Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu May 22 14:25:46 2025
| Host         : FXT333 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.187        0.000                      0                51410        0.057        0.000                      0                51410        2.870        0.000                       0                 28108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.187        0.000                      0                51409        0.057        0.000                      0                51409        2.870        0.000                       0                 28108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.738        0.000                      0                    1        0.996        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 0.538ns (6.995%)  route 7.153ns (93.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.345 - 8.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.404     2.483    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X36Y36         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.433     2.916 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/Q
                         net (fo=128, routed)         7.153    10.069    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][30]_0
    SLICE_X101Y11        LUT6 (Prop_lut6_I1_O)        0.105    10.174 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[122][43]_i_1/O
                         net (fo=1, routed)           0.000    10.174    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[122][43]_i_1_n_0
    SLICE_X101Y11        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.363    10.345    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X101Y11        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][43]/C
                         clock pessimism              0.109    10.454    
                         clock uncertainty           -0.125    10.329    
    SLICE_X101Y11        FDRE (Setup_fdre_C_D)        0.032    10.361    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][43]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.484ns (6.521%)  route 6.938ns (93.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 10.282 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.401     2.480    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X37Y34         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.379     2.859 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__0/Q
                         net (fo=71, routed)          6.938     9.797    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][56]_0
    SLICE_X83Y28         LUT6 (Prop_lut6_I2_O)        0.105     9.902 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[46][20]_i_1/O
                         net (fo=1, routed)           0.000     9.902    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[46][20]_i_1_n_0
    SLICE_X83Y28         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.300    10.282    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X83Y28         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][20]/C
                         clock pessimism              0.109    10.391    
                         clock uncertainty           -0.125    10.266    
    SLICE_X83Y28         FDRE (Setup_fdre_C_D)        0.033    10.299    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][20]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[113][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 0.484ns (6.565%)  route 6.889ns (93.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 10.285 - 8.000 ) 
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.425     2.504    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X63Y75         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.379     2.883 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__13/Q
                         net (fo=128, routed)         6.889     9.772    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[124][43]_0
    SLICE_X69Y35         LUT6 (Prop_lut6_I2_O)        0.105     9.877 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[113][36]_i_1__0/O
                         net (fo=1, routed)           0.000     9.877    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[113][36]_i_1__0_n_0
    SLICE_X69Y35         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[113][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.303    10.285    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X69Y35         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[113][36]/C
                         clock pessimism              0.097    10.382    
                         clock uncertainty           -0.125    10.257    
    SLICE_X69Y35         FDRE (Setup_fdre_C_D)        0.030    10.287    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[113][36]
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[124][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 0.538ns (7.177%)  route 6.958ns (92.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 10.338 - 8.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.404     2.483    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X36Y36         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.433     2.916 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/Q
                         net (fo=128, routed)         6.958     9.874    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][30]_0
    SLICE_X100Y20        LUT6 (Prop_lut6_I1_O)        0.105     9.979 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[124][25]_i_1/O
                         net (fo=1, routed)           0.000     9.979    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[124][25]_i_1_n_0
    SLICE_X100Y20        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[124][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.356    10.338    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X100Y20        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[124][25]/C
                         clock pessimism              0.109    10.447    
                         clock uncertainty           -0.125    10.322    
    SLICE_X100Y20        FDRE (Setup_fdre_C_D)        0.074    10.396    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[124][25]
  -------------------------------------------------------------------
                         required time                         10.396    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 0.538ns (7.217%)  route 6.916ns (92.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 10.343 - 8.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.404     2.483    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X36Y36         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.433     2.916 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/Q
                         net (fo=128, routed)         6.916     9.832    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][30]_0
    SLICE_X103Y15        LUT6 (Prop_lut6_I1_O)        0.105     9.937 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[122][35]_i_1/O
                         net (fo=1, routed)           0.000     9.937    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[122][35]_i_1_n_0
    SLICE_X103Y15        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.361    10.343    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X103Y15        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][35]/C
                         clock pessimism              0.109    10.452    
                         clock uncertainty           -0.125    10.327    
    SLICE_X103Y15        FDRE (Setup_fdre_C_D)        0.032    10.359    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][35]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 0.484ns (6.566%)  route 6.888ns (93.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 10.289 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.401     2.480    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X37Y34         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.379     2.859 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__0/Q
                         net (fo=71, routed)          6.888     9.747    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][56]_0
    SLICE_X87Y33         LUT6 (Prop_lut6_I2_O)        0.105     9.852 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[46][22]_i_1/O
                         net (fo=1, routed)           0.000     9.852    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[46][22]_i_1_n_0
    SLICE_X87Y33         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.307    10.289    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X87Y33         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][22]/C
                         clock pessimism              0.109    10.398    
                         clock uncertainty           -0.125    10.273    
    SLICE_X87Y33         FDRE (Setup_fdre_C_D)        0.033    10.306    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][22]
  -------------------------------------------------------------------
                         required time                         10.306    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[59][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.538ns (7.262%)  route 6.870ns (92.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 10.341 - 8.000 ) 
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.405     2.484    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X34Y36         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.433     2.917 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__5/Q
                         net (fo=125, routed)         6.870     9.787    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[59][56]_0
    SLICE_X99Y17         LUT4 (Prop_lut4_I1_O)        0.105     9.892 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[59][17]_i_1/O
                         net (fo=1, routed)           0.000     9.892    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[59][17]_i_1_n_0
    SLICE_X99Y17         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[59][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.359    10.341    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X99Y17         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[59][17]/C
                         clock pessimism              0.109    10.450    
                         clock uncertainty           -0.125    10.325    
    SLICE_X99Y17         FDRE (Setup_fdre_C_D)        0.033    10.358    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[59][17]
  -------------------------------------------------------------------
                         required time                         10.358    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.484ns (6.597%)  route 6.852ns (93.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 10.280 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.401     2.480    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X37Y34         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.379     2.859 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__0/Q
                         net (fo=71, routed)          6.852     9.711    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][56]_0
    SLICE_X88Y25         LUT6 (Prop_lut6_I2_O)        0.105     9.816 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[46][27]_i_1/O
                         net (fo=1, routed)           0.000     9.816    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[46][27]_i_1_n_0
    SLICE_X88Y25         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.298    10.280    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X88Y25         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][27]/C
                         clock pessimism              0.109    10.389    
                         clock uncertainty           -0.125    10.264    
    SLICE_X88Y25         FDRE (Setup_fdre_C_D)        0.032    10.296    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[46][27]
  -------------------------------------------------------------------
                         required time                         10.296    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[59][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 0.538ns (7.242%)  route 6.891ns (92.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 10.341 - 8.000 ) 
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.405     2.484    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X34Y36         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.433     2.917 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__5/Q
                         net (fo=125, routed)         6.891     9.808    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[59][56]_0
    SLICE_X100Y17        LUT4 (Prop_lut4_I1_O)        0.105     9.913 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[59][22]_i_1/O
                         net (fo=1, routed)           0.000     9.913    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[59][22]_i_1_n_0
    SLICE_X100Y17        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[59][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.359    10.341    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X100Y17        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[59][22]/C
                         clock pessimism              0.109    10.450    
                         clock uncertainty           -0.125    10.325    
    SLICE_X100Y17        FDRE (Setup_fdre_C_D)        0.074    10.399    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[59][22]
  -------------------------------------------------------------------
                         required time                         10.399    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[120][35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 0.538ns (7.303%)  route 6.828ns (92.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.344 - 8.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.404     2.483    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/s00_axi_aclk
    SLICE_X36Y36         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.433     2.916 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/d_ram_data_in_valid_reg_rep__12/Q
                         net (fo=128, routed)         6.828     9.744    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[122][30]_0
    SLICE_X103Y14        LUT6 (Prop_lut6_I2_O)        0.105     9.849 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[120][35]_i_1/O
                         net (fo=1, routed)           0.000     9.849    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram[120][35]_i_1_n_0
    SLICE_X103Y14        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[120][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.362    10.344    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/s00_axi_aclk
    SLICE_X103Y14        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[120][35]/C
                         clock pessimism              0.109    10.453    
                         clock uncertainty           -0.125    10.328    
    SLICE_X103Y14        FDRE (Setup_fdre_C_D)        0.033    10.361    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/inst_d_ram_ssd1309/ssd1309_ram_reg[120][35]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  0.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.252ns (59.878%)  route 0.169ns (40.122%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.630     0.966    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y118        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.169     1.276    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[5]
    SLICE_X52Y117        LUT2 (Prop_lut2_I1_O)        0.045     1.321 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.321    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[6]
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.387 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.387    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[6]
    SLICE_X52Y117        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.898     1.264    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y117        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X52Y117        FDRE (Hold_fdre_C_D)         0.105     1.330    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.252ns (59.878%)  route 0.169ns (40.122%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.628     0.964    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y120        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y120        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.169     1.274    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[13]
    SLICE_X52Y119        LUT2 (Prop_lut2_I1_O)        0.045     1.319 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.319    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[14]
    SLICE_X52Y119        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.385 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.385    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[14]
    SLICE_X52Y119        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.896     1.262    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y119        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X52Y119        FDRE (Hold_fdre_C_D)         0.105     1.328    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.252ns (59.878%)  route 0.169ns (40.122%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.631     0.967    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y117        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.169     1.277    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[1]
    SLICE_X52Y116        LUT2 (Prop_lut2_I1_O)        0.045     1.322 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.322    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[2]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.388 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.388    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[2]
    SLICE_X52Y116        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.899     1.265    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y116        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X52Y116        FDRE (Hold_fdre_C_D)         0.105     1.331    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.252ns (59.878%)  route 0.169ns (40.122%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.629     0.965    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y119        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.169     1.275    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[9]
    SLICE_X52Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.320 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.320    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[10]
    SLICE_X52Y118        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.386 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.386    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X52Y118        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.897     1.263    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y118        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X52Y118        FDRE (Hold_fdre_C_D)         0.105     1.329    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.735%)  route 0.119ns (23.265%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.580     0.916    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[7]/Q
                         net (fo=4, routed)           0.119     1.175    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg_n_0_[7]
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.335 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.335    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[8]_i_1__0_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.374 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.375    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[12]_i_1__0_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.429 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.429    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/data0[13]
    SLICE_X65Y100        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.935     1.301    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/s00_axi_aclk
    SLICE_X65Y100        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[13]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_dec_2_rom_addr_1/integer_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.527%)  route 0.171ns (40.473%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.629     0.965    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y130        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.171     1.277    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[12]
    SLICE_X52Y130        LUT2 (Prop_lut2_I1_O)        0.045     1.322 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.322    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[13]
    SLICE_X52Y130        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.387 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.387    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[13]
    SLICE_X52Y130        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.896     1.262    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y130        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X52Y130        FDRE (Hold_fdre_C_D)         0.105     1.328    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.527%)  route 0.171ns (40.473%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.627     0.963    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y128        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.171     1.275    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[4]
    SLICE_X52Y128        LUT2 (Prop_lut2_I1_O)        0.045     1.320 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.320    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X52Y128        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.385 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.385    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X52Y128        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.894     1.260    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y128        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X52Y128        FDRE (Hold_fdre_C_D)         0.105     1.326    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.527%)  route 0.171ns (40.473%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.628     0.964    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y129        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=2, routed)           0.171     1.276    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[8]
    SLICE_X52Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.321 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.321    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[9]
    SLICE_X52Y129        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.386 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.386    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[9]
    SLICE_X52Y129        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.895     1.261    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y129        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X52Y129        FDRE (Hold_fdre_C_D)         0.105     1.327    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.249ns (58.881%)  route 0.174ns (41.119%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.629     0.965    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y130        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=2, routed)           0.174     1.280    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[14]
    SLICE_X52Y130        LUT2 (Prop_lut2_I1_O)        0.045     1.325 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.325    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[15]
    SLICE_X52Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.388 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.388    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[15]
    SLICE_X52Y130        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.896     1.262    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y130        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X52Y130        FDRE (Hold_fdre_C_D)         0.105     1.328    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.137%)  route 0.170ns (39.863%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.631     0.967    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y117        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.170     1.278    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[3]
    SLICE_X52Y117        LUT2 (Prop_lut2_I1_O)        0.045     1.323 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.323    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[4]
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.393 r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.393    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[4]
    SLICE_X52Y117        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.898     1.264    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y117        FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X52Y117        FDRE (Hold_fdre_C_D)         0.105     1.330    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_dec_2_rom_addr/inst_fun_hex_2_dec/inst_div_gen_hex_2_dec_4/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.170         8.000       5.830      RAMB18_X0Y16  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         8.000       5.830      RAMB18_X0Y16  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y9   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y9   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y8   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y8   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_am2302/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y4   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y4   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y5   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y5   system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_ssd1309/inst_fun_display_gy_25/inst_fun_d_ram_ssd1309/rom_angle_c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y45  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_rx/rx_array_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.433ns (41.342%)  route 0.614ns (58.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 10.348 - 8.000 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.483     2.562    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.433     2.995 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/Q
                         net (fo=2, routed)           0.614     3.609    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl_2
    RAMB18_X0Y16         FIFO18E1                                     f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     8.906    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.983 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       1.365    10.348    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y16         FIFO18E1                                     r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.193    10.541    
                         clock uncertainty           -0.125    10.416    
    RAMB18_X0Y16         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.068     8.348    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                          8.348    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                  4.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (33.999%)  route 0.318ns (66.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.595     0.931    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/fifo_rst_reg/Q
                         net (fo=2, routed)           0.318     1.413    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl_2
    RAMB18_X0Y16         FIFO18E1                                     f  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=28108, routed)       0.904     1.270    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y16         FIFO18E1                                     r  system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.263     1.006    
    RAMB18_X0Y16         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     0.417    system_i/Pro_FPGA_ctrl_0/U0/Pro_FPGA_ctrl_v1_0_S00_AXI_inst/inst_TOP/inst_fun_servo/inst_servo_tx/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.996    





