--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
implementado_e.twr -v 30 -l 30 implementado_e_routed.ncd implementado_e.pcf

Design file:              implementado_e_routed.ncd
Physical constraint file: implementado_e.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.665ns.
--------------------------------------------------------------------------------
Slack:                  3.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_1/contador_0 (FF)
  Destination:          U_1/contador_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_1/contador_0 to U_1/contador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.AQ     Tcko                  0.381   U_1/contador[1]
                                                       U_1/contador_0
    SLICE_X84Y119.B1     net (fanout=3)        0.491   U_1/contador[0]
    SLICE_X84Y119.B      Tilo                  0.068   U_1/contador[1]
                                                       U_1/PWR_9_o_contador[1]_equal_1_o<1>1
    SLICE_X84Y119.SR     net (fanout=1)        0.235   U_1/PWR_9_o_contador[1]_equal_1_o
    SLICE_X84Y119.CLK    Tsrck                 0.455   U_1/contador[1]
                                                       U_1/contador_1
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (0.904ns logic, 0.726ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  3.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_1/contador_0 (FF)
  Destination:          U_1/contador_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_1/contador_0 to U_1/contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.AQ     Tcko                  0.381   U_1/contador[1]
                                                       U_1/contador_0
    SLICE_X84Y119.B1     net (fanout=3)        0.491   U_1/contador[0]
    SLICE_X84Y119.B      Tilo                  0.068   U_1/contador[1]
                                                       U_1/PWR_9_o_contador[1]_equal_1_o<1>1
    SLICE_X84Y119.SR     net (fanout=1)        0.235   U_1/PWR_9_o_contador[1]_equal_1_o
    SLICE_X84Y119.CLK    Tsrck                 0.455   U_1/contador[1]
                                                       U_1/contador_0
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (0.904ns logic, 0.726ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  3.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_1/contador_1 (FF)
  Destination:          U_1/contador_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_1/contador_1 to U_1/contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.BQ     Tcko                  0.381   U_1/contador[1]
                                                       U_1/contador_1
    SLICE_X84Y119.B4     net (fanout=2)        0.281   U_1/contador[1]
    SLICE_X84Y119.B      Tilo                  0.068   U_1/contador[1]
                                                       U_1/PWR_9_o_contador[1]_equal_1_o<1>1
    SLICE_X84Y119.SR     net (fanout=1)        0.235   U_1/PWR_9_o_contador[1]_equal_1_o
    SLICE_X84Y119.CLK    Tsrck                 0.455   U_1/contador[1]
                                                       U_1/contador_0
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.904ns logic, 0.516ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack:                  3.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_1/contador_1 (FF)
  Destination:          U_1/contador_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_1/contador_1 to U_1/contador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.BQ     Tcko                  0.381   U_1/contador[1]
                                                       U_1/contador_1
    SLICE_X84Y119.B4     net (fanout=2)        0.281   U_1/contador[1]
    SLICE_X84Y119.B      Tilo                  0.068   U_1/contador[1]
                                                       U_1/PWR_9_o_contador[1]_equal_1_o<1>1
    SLICE_X84Y119.SR     net (fanout=1)        0.235   U_1/PWR_9_o_contador[1]_equal_1_o
    SLICE_X84Y119.CLK    Tsrck                 0.455   U_1/contador[1]
                                                       U_1/contador_1
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.904ns logic, 0.516ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack:                  4.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_1/contador_0 (FF)
  Destination:          U_1/contador_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_1/contador_0 to U_1/contador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.AQ     Tcko                  0.381   U_1/contador[1]
                                                       U_1/contador_0
    SLICE_X84Y119.B1     net (fanout=3)        0.491   U_1/contador[0]
    SLICE_X84Y119.CLK    Tas                   0.045   U_1/contador[1]
                                                       U_1/Mcount_contador_xor<1>11
                                                       U_1/contador_1
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.426ns logic, 0.491ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  4.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_1/contador_0 (FF)
  Destination:          U_1/clk_100mz_aux (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.728ns (Levels of Logic = 1)
  Clock Path Skew:      -0.095ns (1.550 - 1.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_1/contador_0 to U_1/clk_100mz_aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.AQ     Tcko                  0.381   U_1/contador[1]
                                                       U_1/contador_0
    SLICE_X84Y120.A5     net (fanout=3)        0.317   U_1/contador[0]
    SLICE_X84Y120.CLK    Tas                   0.030   U_1/clk_100mz_aux
                                                       U_1/clk_100mz_aux_rstpot
                                                       U_1/clk_100mz_aux
    -------------------------------------------------  ---------------------------
    Total                                      0.728ns (0.411ns logic, 0.317ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack:                  4.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_1/clk_100mz_aux (FF)
  Destination:          U_1/clk_100mz_aux (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_1/clk_100mz_aux to U_1/clk_100mz_aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y120.AQ     Tcko                  0.381   U_1/clk_100mz_aux
                                                       U_1/clk_100mz_aux
    SLICE_X84Y120.A4     net (fanout=2)        0.410   U_1/clk_100mz_aux
    SLICE_X84Y120.CLK    Tas                   0.030   U_1/clk_100mz_aux
                                                       U_1/clk_100mz_aux_rstpot
                                                       U_1/clk_100mz_aux
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.411ns logic, 0.410ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_1/contador_1 (FF)
  Destination:          U_1/clk_100mz_aux (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 1)
  Clock Path Skew:      -0.095ns (1.550 - 1.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_1/contador_1 to U_1/clk_100mz_aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.BQ     Tcko                  0.381   U_1/contador[1]
                                                       U_1/contador_1
    SLICE_X84Y120.A6     net (fanout=2)        0.246   U_1/contador[1]
    SLICE_X84Y120.CLK    Tas                   0.030   U_1/clk_100mz_aux
                                                       U_1/clk_100mz_aux_rstpot
                                                       U_1/clk_100mz_aux
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.411ns logic, 0.246ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack:                  4.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_1/contador_1 (FF)
  Destination:          U_1/contador_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_1/contador_1 to U_1/contador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.BQ     Tcko                  0.381   U_1/contador[1]
                                                       U_1/contador_1
    SLICE_X84Y119.B4     net (fanout=2)        0.281   U_1/contador[1]
    SLICE_X84Y119.CLK    Tas                   0.041   U_1/contador[1]
                                                       U_1/Mcount_contador_xor<1>11
                                                       U_1/contador_1
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.422ns logic, 0.281ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack:                  4.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_1/contador_0 (FF)
  Destination:          U_1/contador_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_1/contador_0 to U_1/contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y119.AQ     Tcko                  0.381   U_1/contador[1]
                                                       U_1/contador_0
    SLICE_X84Y119.A5     net (fanout=3)        0.200   U_1/contador[0]
    SLICE_X84Y119.CLK    Tas                   0.030   U_1/contador[1]
                                                       U_1/Mcount_contador_xor<0>11_INV_0
                                                       U_1/contador_0
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.411ns logic, 0.200ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_1/contador[1]/CLK
  Logical resource: U_1/contador_0/CK
  Location pin: SLICE_X84Y119.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_1/contador[1]/CLK
  Logical resource: U_1/contador_0/CK
  Location pin: SLICE_X84Y119.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_1/contador[1]/CLK
  Logical resource: U_1/contador_0/CK
  Location pin: SLICE_X84Y119.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_1/contador[1]/CLK
  Logical resource: U_1/contador_1/CK
  Location pin: SLICE_X84Y119.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_1/contador[1]/CLK
  Logical resource: U_1/contador_1/CK
  Location pin: SLICE_X84Y119.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_1/contador[1]/CLK
  Logical resource: U_1/contador_1/CK
  Location pin: SLICE_X84Y119.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_1/clk_100mz_aux/CLK
  Logical resource: U_1/clk_100mz_aux/CK
  Location pin: SLICE_X84Y120.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_1/clk_100mz_aux/CLK
  Logical resource: U_1/clk_100mz_aux/CK
  Location pin: SLICE_X84Y120.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_1/clk_100mz_aux/CLK
  Logical resource: U_1/clk_100mz_aux/CK
  Location pin: SLICE_X84Y120.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 995.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.665|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 10 connections

Design statistics:
   Minimum period:   1.665ns{1}   (Maximum frequency: 600.601MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 27 17:52:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 665 MB



