

================================================================
== Vivado HLS Report for 'LOAD_IFM'
================================================================
* Date:           Tue Jun 11 17:40:13 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        LURAM-Test
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  678|  678|  678|  678|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  676|  676|         1|          1|          1|   676|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      3|       0|     635|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      75|    -|
|Register         |        -|      -|     327|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|     327|     710|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |top_mac_muladd_5ncud_U62  |top_mac_muladd_5ncud  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_255_p2                 |     *    |      3|  0|  20|          32|          32|
    |i_5_fu_295_p2                   |     +    |      0|  0|  11|           1|           3|
    |indvar_flatten_next5_fu_289_p2  |     +    |      0|  0|  73|          66|           1|
    |indvar_flatten_op_fu_468_p2     |     +    |      0|  0|  71|          64|           1|
    |j_4_fu_377_p2                   |     +    |      0|  0|  38|           1|          31|
    |m_2_fu_462_p2                   |     +    |      0|  0|  38|          31|           1|
    |tmp_t_mid1_fu_342_p2            |     +    |      0|  0|  11|           3|           3|
    |ap_block_state2                 |    and   |      0|  0|   9|           1|           1|
    |exitcond_flatten5_fu_284_p2     |   icmp   |      0|  0|  50|          66|          66|
    |exitcond_flatten_fu_301_p2      |   icmp   |      0|  0|  29|          64|          64|
    |tmp_40_fu_328_p2                |   icmp   |      0|  0|   9|           3|           2|
    |tmp_43_mid_fu_269_p2            |   icmp   |      0|  0|  20|          32|           1|
    |tmp_mid1_fu_322_p2              |   icmp   |      0|  0|   9|           3|           2|
    |tmp_s_fu_279_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |grp_fu_482_p1                   |  select  |      0|  0|   9|           1|           9|
    |i_mid2_fu_369_p3                |  select  |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_474_p3   |  select  |      0|  0|  64|           1|           1|
    |j_mid2_fu_415_p3                |  select  |      0|  0|  31|           1|          31|
    |j_mid_fu_306_p3                 |  select  |      0|  0|  31|           1|           1|
    |m_mid2_fu_383_p3                |  select  |      0|  0|  31|           1|          31|
    |m_mid_fu_314_p3                 |  select  |      0|  0|  31|           1|           1|
    |tmp_43_mid1_fu_362_p3           |  select  |      0|  0|   2|           1|           1|
    |tmp_61_fu_395_p3                |  select  |      0|  0|   9|           1|           1|
    |tmp_mid2_fu_334_p3              |  select  |      0|  0|   2|           1|           1|
    |tmp_t_mid2_fu_354_p3            |  select  |      0|  0|   3|           1|           3|
    |tmp_t_fu_348_p2                 |    xor   |      0|  0|  11|           3|           4|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      3|  0| 635|         413|         327|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |i_reg_203                |   9|          2|    3|          6|
    |indvar_flatten5_reg_192  |   9|          2|   66|        132|
    |indvar_flatten_reg_214   |   9|          2|   64|        128|
    |input_dma_I_TDATA_blk_n  |   9|          2|    1|          2|
    |j_reg_225                |   9|          2|   31|         62|
    |m_reg_236                |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|  197|        396|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |bound_reg_496            |  64|   0|   64|          0|
    |i_reg_203                |   3|   0|    3|          0|
    |indvar_flatten5_reg_192  |  66|   0|   66|          0|
    |indvar_flatten_reg_214   |  64|   0|   64|          0|
    |j_reg_225                |  31|   0|   31|          0|
    |m_reg_236                |  31|   0|   31|          0|
    |tmp_43_mid_reg_506       |   1|   0|    1|          0|
    |tmp_reg_501              |  64|   0|   66|          2|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 327|   0|  329|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_start            |  in |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_done             | out |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_idle             | out |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_ready            | out |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|input_dma_I_TDATA   |  in |   56|    axis    | input_dma_I_V_data |    pointer   |
|input_dma_I_TVALID  |  in |    1|    axis    | input_dma_I_V_data |    pointer   |
|input_dma_I_TREADY  | out |    1|    axis    | input_dma_I_V_last |    pointer   |
|input_dma_I_TLAST   |  in |    1|    axis    | input_dma_I_V_last |    pointer   |
|IFM_0_V_address0    | out |    8|  ap_memory |       IFM_0_V      |     array    |
|IFM_0_V_ce0         | out |    1|  ap_memory |       IFM_0_V      |     array    |
|IFM_0_V_we0         | out |    1|  ap_memory |       IFM_0_V      |     array    |
|IFM_0_V_d0          | out |   26|  ap_memory |       IFM_0_V      |     array    |
|IFM_1_V_address0    | out |    8|  ap_memory |       IFM_1_V      |     array    |
|IFM_1_V_ce0         | out |    1|  ap_memory |       IFM_1_V      |     array    |
|IFM_1_V_we0         | out |    1|  ap_memory |       IFM_1_V      |     array    |
|IFM_1_V_d0          | out |   26|  ap_memory |       IFM_1_V      |     array    |
|IFM_2_V_address0    | out |    8|  ap_memory |       IFM_2_V      |     array    |
|IFM_2_V_ce0         | out |    1|  ap_memory |       IFM_2_V      |     array    |
|IFM_2_V_we0         | out |    1|  ap_memory |       IFM_2_V      |     array    |
|IFM_2_V_d0          | out |   26|  ap_memory |       IFM_2_V      |     array    |
|IFM_3_V_address0    | out |    8|  ap_memory |       IFM_3_V      |     array    |
|IFM_3_V_ce0         | out |    1|  ap_memory |       IFM_3_V      |     array    |
|IFM_3_V_we0         | out |    1|  ap_memory |       IFM_3_V      |     array    |
|IFM_3_V_d0          | out |   26|  ap_memory |       IFM_3_V      |     array    |
|IFM_4_V_address0    | out |    8|  ap_memory |       IFM_4_V      |     array    |
|IFM_4_V_ce0         | out |    1|  ap_memory |       IFM_4_V      |     array    |
|IFM_4_V_we0         | out |    1|  ap_memory |       IFM_4_V      |     array    |
|IFM_4_V_d0          | out |   26|  ap_memory |       IFM_4_V      |     array    |
|IFM_5_V_address0    | out |    8|  ap_memory |       IFM_5_V      |     array    |
|IFM_5_V_ce0         | out |    1|  ap_memory |       IFM_5_V      |     array    |
|IFM_5_V_we0         | out |    1|  ap_memory |       IFM_5_V      |     array    |
|IFM_5_V_d0          | out |   26|  ap_memory |       IFM_5_V      |     array    |
|IFM_6_V_address0    | out |    8|  ap_memory |       IFM_6_V      |     array    |
|IFM_6_V_ce0         | out |    1|  ap_memory |       IFM_6_V      |     array    |
|IFM_6_V_we0         | out |    1|  ap_memory |       IFM_6_V      |     array    |
|IFM_6_V_d0          | out |   26|  ap_memory |       IFM_6_V      |     array    |
|custom_Tr           |  in |   32|   ap_none  |      custom_Tr     |    scalar    |
|custom_Tc           |  in |   32|   ap_none  |      custom_Tc     |    scalar    |
+--------------------+-----+-----+------------+--------------------+--------------+

