<?xml version="1.0" encoding="UTF-8"?>
<raModuleDescription>
    <config id="config.bsp.ra6m2.fsp" path="fsp_cfg/bsp/bsp_mcu_family_cfg.h" version="0">
        <property default="config.bsp.fsp.OFS0.iwdt_start_mode.disabled" display="OFS0 register settings|Independent WDT|Start Mode" id="config.bsp.fsp.OFS0.iwdt_start_mode">
            <option display="IWDT is Disabled" id="config.bsp.fsp.OFS0.iwdt_start_mode.disabled" value="1 &lt;&lt; 1"/>
            <option display="IWDT is automatically activated after a reset (Autostart mode)" id="config.bsp.fsp.OFS0.iwdt_start_mode.enabled" value="0 &lt;&lt; 1"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_timeout.2048" display="OFS0 register settings|Independent WDT|Timeout Period" id="config.bsp.fsp.OFS0.iwdt_timeout">
            <option display="128 cycles" id="config.bsp.fsp.OFS0.iwdt_timeout.128" value="0 &lt;&lt; 2"/>
            <option display="512 cycles" id="config.bsp.fsp.OFS0.iwdt_timeout.512" value="1 &lt;&lt; 2"/>
            <option display="1024 cycles" id="config.bsp.fsp.OFS0.iwdt_timeout.1024" value="2 &lt;&lt; 2"/>
            <option display="2048 cycles" id="config.bsp.fsp.OFS0.iwdt_timeout.2048" value="3 &lt;&lt; 2"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_divisor.128" display="OFS0 register settings|Independent WDT|Dedicated Clock Frequency Divisor" id="config.bsp.fsp.OFS0.iwdt_divisor">
            <option display="1" id="config.bsp.fsp.OFS0.iwdt_divisor.1" value="0 &lt;&lt; 4"/>
            <option display="16" id="config.bsp.fsp.OFS0.iwdt_divisor.16" value="2 &lt;&lt; 4"/>
            <option display="32" id="config.bsp.fsp.OFS0.iwdt_divisor.32" value="3 &lt;&lt; 4"/>
            <option display="64" id="config.bsp.fsp.OFS0.iwdt_divisor.64" value="4 &lt;&lt; 4"/>
            <option display="128" id="config.bsp.fsp.OFS0.iwdt_divisor.128" value="15 &lt;&lt; 4"/>
            <option display="256" id="config.bsp.fsp.OFS0.iwdt_divisor.256" value="5 &lt;&lt; 4"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_window_end.0" display="OFS0 register settings|Independent WDT|Window End Position" id="config.bsp.fsp.OFS0.iwdt_window_end">
            <option display="75%" id="config.bsp.fsp.OFS0.iwdt_window_end.75" value="0 &lt;&lt; 8"/>
            <option display="50%" id="config.bsp.fsp.OFS0.iwdt_window_end.50" value="1 &lt;&lt; 8"/>
            <option display="25%" id="config.bsp.fsp.OFS0.iwdt_window_end.25" value="2 &lt;&lt; 8"/>
            <option display=" 0% (no window end position)" id="config.bsp.fsp.OFS0.iwdt_window_end.0" value="3 &lt;&lt; 8"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_window_start.100" display="OFS0 register settings|Independent WDT|Window Start Position" id="config.bsp.fsp.OFS0.iwdt_window_start">
            <option display="25%" id="config.bsp.fsp.OFS0.iwdt_window_start.25" value="0 &lt;&lt; 10"/>
            <option display="50%" id="config.bsp.fsp.OFS0.iwdt_window_start.50" value="1 &lt;&lt; 10"/>
            <option display="75%" id="config.bsp.fsp.OFS0.iwdt_window_start.75" value="2 &lt;&lt; 10"/>
            <option display="100% (no window start position)" id="config.bsp.fsp.OFS0.iwdt_window_start.100" value="3 &lt;&lt; 10"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_reset_interrupt.Reset" display="OFS0 register settings|Independent WDT|Reset Interrupt Request Select" id="config.bsp.fsp.OFS0.iwdt_reset_interrupt">
            <option display="NMI request or interrupt request is enabled" id="config.bsp.fsp.OFS0.iwdt_reset_interrupt.NMI" value="0 &lt;&lt; 12"/>
            <option display="Reset is enabled" id="config.bsp.fsp.OFS0.iwdt_reset_interrupt.Reset" value="1 &lt;&lt; 12"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_stop_control.stops" display="OFS0 register settings|Independent WDT|Stop Control" id="config.bsp.fsp.OFS0.iwdt_stop_control">
            <option display="Counting continues (Note: Device will not enter Deep Standby Mode when selected. Device will enter Software Standby Mode)" id="config.bsp.fsp.OFS0.iwdt_stop_control.continues" value="0 &lt;&lt; 14"/>
            <option display="Stop counting when in Sleep, Snooze mode, or Software Standby" id="config.bsp.fsp.OFS0.iwdt_stop_control.stops" value="1 &lt;&lt; 14"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_start_mode.register" display="OFS0 register settings|WDT|Start Mode Select" id="config.bsp.fsp.OFS0.wdt_start_mode">
            <option display="Automatically activate WDT after a reset (auto-start mode)" id="config.bsp.fsp.OFS0.wdt_start_mode.auto" value="0 &lt;&lt; 17"/>
            <option display="Stop WDT after a reset (register-start mode)" id="config.bsp.fsp.OFS0.wdt_start_mode.register" value="1 &lt;&lt; 17"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_timeout.16384" display="OFS0 register settings|WDT|Timeout Period" id="config.bsp.fsp.OFS0.wdt_timeout">
            <option display="1024 cycles" id="config.bsp.fsp.OFS0.wdt_timeout.1024" value="0 &lt;&lt; 18"/>
            <option display="4096 cycles" id="config.bsp.fsp.OFS0.wdt_timeout.4096" value="1 &lt;&lt; 18"/>
            <option display="8192 cycles" id="config.bsp.fsp.OFS0.wdt_timeout.8192" value="2 &lt;&lt; 18"/>
            <option display="16384 cycles" id="config.bsp.fsp.OFS0.wdt_timeout.16384" value="3 &lt;&lt; 18"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_divisor.128" display="OFS0 register settings|WDT|Clock Frequency Division Ratio" id="config.bsp.fsp.OFS0.wdt_divisor">
            <option display="4" id="config.bsp.fsp.OFS0.wdt_divisor.4" value="1 &lt;&lt; 20"/>
            <option display="64" id="config.bsp.fsp.OFS0.wdt_divisor.64" value="4 &lt;&lt; 20"/>
            <option display="128" id="config.bsp.fsp.OFS0.wdt_divisor.128" value="15 &lt;&lt; 20"/>
            <option display="512" id="config.bsp.fsp.OFS0.wdt_divisor.512" value="6 &lt;&lt; 20"/>
            <option display="2048" id="config.bsp.fsp.OFS0.wdt_divisor.2048" value="7 &lt;&lt; 20"/>
            <option display="8192" id="config.bsp.fsp.OFS0.wdt_divisor.8192" value="8 &lt;&lt; 20"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_window_end.0" display="OFS0 register settings|WDT|Window End Position" id="config.bsp.fsp.OFS0.wdt_window_end">
            <option display="75%" id="config.bsp.fsp.OFS0.wdt_window_end.75" value="0 &lt;&lt; 24"/>
            <option display="50%" id="config.bsp.fsp.OFS0.wdt_window_end.50" value="1 &lt;&lt; 24"/>
            <option display="25%" id="config.bsp.fsp.OFS0.wdt_window_end.25" value="2 &lt;&lt; 24"/>
            <option display=" 0% (no window end position)" id="config.bsp.fsp.OFS0.wdt_window_end.0" value="3 &lt;&lt; 24"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_window_start.100" display="OFS0 register settings|WDT|Window Start Position" id="config.bsp.fsp.OFS0.wdt_window_start">
            <option display="25%" id="config.bsp.fsp.OFS0.wdt_window_start.25" value="0 &lt;&lt; 26"/>
            <option display="50%" id="config.bsp.fsp.OFS0.wdt_window_start.50" value="1 &lt;&lt; 26"/>
            <option display="75%" id="config.bsp.fsp.OFS0.wdt_window_start.75" value="2 &lt;&lt; 26"/>
            <option display="100% (no window start position)" id="config.bsp.fsp.OFS0.wdt_window_start.100" value="3 &lt;&lt; 26"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_reset_interrupt.Reset" display="OFS0 register settings|WDT|Reset Interrupt Request" id="config.bsp.fsp.OFS0.wdt_reset_interrupt">
            <option display="NMI" id="config.bsp.fsp.OFS0.wdt_reset_interrupt.NMI" value="0 &lt;&lt; 28"/>
            <option display="Reset" id="config.bsp.fsp.OFS0.wdt_reset_interrupt.Reset" value="1 &lt;&lt; 28"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_stop_control.stops" display="OFS0 register settings|WDT|Stop Control" id="config.bsp.fsp.OFS0.wdt_stop_control">
            <option display="Counting continues" id="config.bsp.fsp.OFS0.wdt_stop_control.continues" value="0 &lt;&lt; 30"/>
            <option display="Stop counting when entering Sleep mode" id="config.bsp.fsp.OFS0.wdt_stop_control.stops" value="1 &lt;&lt; 30"/>
        </property>

        <property default="config.bsp.fsp.OFS1.voltage_detection0.start.disabled" display="OFS1 register settings|Voltage Detection 0 Circuit Start" id="config.bsp.fsp.OFS1.voltage_detection0.start">
            <option display="Voltage monitor 0 reset is enabled after reset" id="config.bsp.fsp.OFS1.voltage_detection0.start.enabled" value="0 &lt;&lt; 2"/>
            <option display="Voltage monitor 0 reset is disabled after reset" id="config.bsp.fsp.OFS1.voltage_detection0.start.disabled" value="1 &lt;&lt; 2"/>
        </property>

        <property default="config.bsp.fsp.OFS1.voltage_detection0_level.280" display="OFS1 register settings|Voltage Detection 0 Level" id="config.bsp.fsp.OFS1.voltage_detection0_level">
            <option display="2.94 V" id="config.bsp.fsp.OFS1.voltage_detection0_level.294" value="1"/>
            <option display="2.87 V" id="config.bsp.fsp.OFS1.voltage_detection0_level.287" value="2"/>
            <option display="2.80 V" id="config.bsp.fsp.OFS1.voltage_detection0_level.280" value="3"/>
        </property>

        <property default="config.bsp.fsp.OFS1.hoco_osc.disabled" display="OFS1 register settings|HOCO Oscillation Enable" id="config.bsp.fsp.OFS1.hoco_osc">
            <option display="HOCO oscillation is enabled after reset" id="config.bsp.fsp.OFS1.hoco_osc.enabled" value="0 &lt;&lt; 8"/>
            <option display="HOCO oscillation is disabled after reset" id="config.bsp.fsp.OFS1.hoco_osc.disabled" value="1 &lt;&lt; 8"/>
        </property>
        <property id="config.bsp.fsp.mpu_pc0_enable" display="MPU|Enable or disable PC Region 0" default="config.bsp.fsp.mpu_pc0_enable.disabled">
            <option id="config.bsp.fsp.mpu_pc0_enable.enabled" display="Enabled" value="0" />
            <option id="config.bsp.fsp.mpu_pc0_enable.disabled" display="Disabled" value="1" />
        </property>
        <property id="config.bsp.fsp.mpu_pc0_start" display="MPU|PC0 Start" default="0xFFFFFFFC" macro="BSP_CFG_ROM_REG_MPU_PC0_START">
            <constraint display="Value must be an integer between 0 and 0xFFFFFFFC">testInteger("${config.bsp.fsp.mpu_pc0_start}") &amp;&amp;
(("${config.bsp.fsp.mpu_pc0_start}" &gt;= 0) &amp;&amp;("${config.bsp.fsp.mpu_pc0_start}" &lt;= 0xFFFFFFFC))
            </constraint>
        </property>
        <property id="config.bsp.fsp.mpu_pc0_end" display="MPU|PC0 End" default="0xFFFFFFFF" macro="BSP_CFG_ROM_REG_MPU_PC0_END">
            <constraint display="Value must be an integer between 0x00000003 and 0xFFFFFFFF">testInteger("${config.bsp.fsp.mpu_pc0_end}") &amp;&amp;
(("${config.bsp.fsp.mpu_pc0_end}" &gt;= 0x00000003) &amp;&amp;("${config.bsp.fsp.mpu_pc0_end}" &lt;= 0xFFFFFFFF))
            </constraint>
        </property>
        <property id="config.bsp.fsp.mpu_pc1_enable" display="MPU|Enable or disable PC Region 1" default="config.bsp.fsp.mpu_pc1_enable.disabled">
            <option id="config.bsp.fsp.mpu_pc1_enable.enabled" display="Enabled" value="0" />
            <option id="config.bsp.fsp.mpu_pc1_enable.disabled" display="Disabled" value="1" />
        </property>
        <property id="config.bsp.fsp.mpu_pc1_start" display="MPU|PC1 Start" default="0xFFFFFFFC" macro="BSP_CFG_ROM_REG_MPU_PC1_START">
            <constraint display="Value must be an integer between 0 and 0xFFFFFFFC">testInteger("${config.bsp.fsp.mpu_pc1_start}") &amp;&amp;
(("${config.bsp.fsp.mpu_pc1_start}" &gt;= 0) &amp;&amp;("${config.bsp.fsp.mpu_pc1_start}" &lt;= 0xFFFFFFFC))
            </constraint>
        </property>
        <property id="config.bsp.fsp.mpu_pc1_end" display="MPU|PC1 End" default="0xFFFFFFFF" macro="BSP_CFG_ROM_REG_MPU_PC1_END">
            <constraint display="Value must be an integer between 0x00000003 and 0xFFFFFFFF">testInteger("${config.bsp.fsp.mpu_pc1_end}") &amp;&amp;
 (("${config.bsp.fsp.mpu_pc1_end}" &gt;= 0x00000003) &amp;&amp;("${config.bsp.fsp.mpu_pc1_end}" &lt;= 0xFFFFFFFF))
            </constraint>
        </property>
        <property id="config.bsp.fsp.mpu_reg0_enable" display="MPU|Enable or disable Memory Region 0" default="config.bsp.fsp.mpu_reg0_enable.disabled">
            <option id="config.bsp.fsp.mpu_reg0_enable.enabled" display="Enabled" value="0" />
            <option id="config.bsp.fsp.mpu_reg0_enable.disabled" display="Disabled" value="1" />
        </property>
        <property id="config.bsp.fsp.mpu_reg0_start" display="MPU|Memory Region 0 Start" default="0x00FFFFFC" macro="BSP_CFG_ROM_REG_MPU_REGION0_START">
            <constraint display="Value must be an integer between 0 and 0x00FFFFFC">testInteger("${config.bsp.fsp.mpu_reg0_start}") &amp;&amp;
(("${config.bsp.fsp.mpu_reg0_start}" &gt;= 0) &amp;&amp;("${config.bsp.fsp.mpu_reg0_start}" &lt;= 0x00FFFFFC))
            </constraint>
        </property>
        <property id="config.bsp.fsp.mpu_reg0_end" display="MPU|Memory Region 0 End" default="0x00FFFFFF" macro="BSP_CFG_ROM_REG_MPU_REGION0_END">
            <constraint display="Value must be an integer between 0x00000003 and 0x00FFFFFF">testInteger("${config.bsp.fsp.mpu_reg0_end}") &amp;&amp;
(("${config.bsp.fsp.mpu_reg0_end}" &gt;= 0x00000003) &amp;&amp;("${config.bsp.fsp.mpu_reg0_end}" &lt;= 0x00FFFFFF))
            </constraint>
        </property>
        <property id="config.bsp.fsp.mpu_reg1_enable" display="MPU|Enable or disable Memory Region 1" default="config.bsp.fsp.mpu_reg1_enable.disabled">
            <option id="config.bsp.fsp.mpu_reg1_enable.enabled" display="Enabled" value="0" />
            <option id="config.bsp.fsp.mpu_reg1_enable.disabled" display="Disabled" value="1" />
        </property>

        <property id="config.bsp.fsp.mpu_reg1_start" display="MPU|Memory Region 1 Start" default="0x200FFFFC" macro="BSP_CFG_ROM_REG_MPU_REGION1_START">
            <constraint display="Value must be an integer between 0x1FF00000 and 0x200FFFFC">testInteger("${config.bsp.fsp.mpu_reg1_start}") &amp;&amp;
(("${config.bsp.fsp.mpu_reg1_start}" &gt;= 0x1FF00000) &amp;&amp;("${config.bsp.fsp.mpu_reg1_start}" &lt;= 0x200FFFFC))
            </constraint>
        </property>
        <property id="config.bsp.fsp.mpu_reg1_end" display="MPU|Memory Region 1 End" default="0x200FFFFF" macro="BSP_CFG_ROM_REG_MPU_REGION1_END">
            <constraint display="Value must be an integer between 0x1FF00003 and 0x200FFFFF">testInteger("${config.bsp.fsp.mpu_reg1_end}") &amp;&amp;
(("${config.bsp.fsp.mpu_reg1_end}" &gt;= 0x1FF00003) &amp;&amp;("${config.bsp.fsp.mpu_reg1_end}" &lt;= 0x200FFFFF))
            </constraint>
        </property>
        <property id="config.bsp.fsp.mpu_reg2_enable" display="MPU|Enable or disable Memory Region 2" default="config.bsp.fsp.mpu_reg2_enable.disabled">
            <option id="config.bsp.fsp.mpu_reg2_enable.enabled" display="Enabled" value="0" />
            <option id="config.bsp.fsp.mpu_reg2_enable.disabled" display="Disabled" value="1" />
        </property>
        <property id="config.bsp.fsp.mpu_reg2_start" display="MPU|Memory Region 2 Start" default="0x407FFFFC" macro="BSP_CFG_ROM_REG_MPU_REGION2_START">
            <constraint display="Value must be an integer between 0x400C0000 and 0x400DFFFC or between 0x40100000 and 0x407FFFFC">testInteger("${config.bsp.fsp.mpu_reg2_start}") &amp;&amp;
(("${config.bsp.fsp.mpu_reg2_start}" &gt;= 0x400C0000) &amp;&amp;("${config.bsp.fsp.mpu_reg2_start}" &lt;= 0x400DFFFC)) ||
(("${config.bsp.fsp.mpu_reg2_start}" &gt;= 0x40100000) &amp;&amp;("${config.bsp.fsp.mpu_reg2_start}" &lt;= 0x407FFFFC))
            </constraint>
        </property>
        <property id="config.bsp.fsp.mpu_reg2_end" display="MPU|Memory Region 2 End" default="0x407FFFFF" macro="BSP_CFG_ROM_REG_MPU_REGION2_END">
            <constraint display="Value must be an integer between 0x400C0003 and 0x400DFFFF or between 0x40100003 and 0x407FFFFF">testInteger("${config.bsp.fsp.mpu_reg2_end}") &amp;&amp;
(("${config.bsp.fsp.mpu_reg2_end}" &gt;= 0x400C0003) &amp;&amp;("${config.bsp.fsp.mpu_reg2_end}" &lt;= 0x400DFFFF)) ||
(("${config.bsp.fsp.mpu_reg2_end}" &gt;= 0x40100003) &amp;&amp;("${config.bsp.fsp.mpu_reg2_end}" &lt;= 0x407FFFFF))
            </constraint>
        </property>
        <property id="config.bsp.fsp.mpu_reg3_enable" display="MPU|Enable or disable Memory Region 3" default="config.bsp.fsp.mpu_reg3_enable.disabled">
            <option id="config.bsp.fsp.mpu_reg3_enable.enabled" display="Enabled" value="0" />
            <option id="config.bsp.fsp.mpu_reg3_enable.disabled" display="Disabled" value="1" />
        </property>
        <property id="config.bsp.fsp.mpu_reg3_start" display="MPU|Memory Region 3 Start" default="0x400DFFFC" macro="BSP_CFG_ROM_REG_MPU_REGION3_START">
            <constraint display="Value must be an integer between 0x400C0000 and 0x400DFFFC or between 0x40100000 and 0x407FFFFC">testInteger("${config.bsp.fsp.mpu_reg3_start}") &amp;&amp;
(("${config.bsp.fsp.mpu_reg3_start}" &gt;= 0x400C0000) &amp;&amp;("${config.bsp.fsp.mpu_reg3_start}" &lt;= 0x400DFFFC)) ||
(("${config.bsp.fsp.mpu_reg3_start}" &gt;= 0x40100000) &amp;&amp;("${config.bsp.fsp.mpu_reg3_start}" &lt;= 0x407FFFFC))
            </constraint>
        </property>
        <property id="config.bsp.fsp.mpu_reg3_end" display="MPU|Memory Region 3 End" default="0x400DFFFF" macro="BSP_CFG_ROM_REG_MPU_REGION3_END">
            <constraint display="Value must be an integer between 0x400C0003 and 0x400DFFFF or between 0x40100003 and 0x407FFFFF">testInteger("${config.bsp.fsp.mpu_reg3_end}") &amp;&amp;
(("${config.bsp.fsp.mpu_reg3_end}" &gt;= 0x400C0003) &amp;&amp;("${config.bsp.fsp.mpu_reg3_end}" &lt;= 0x400DFFFF)) ||
(("${config.bsp.fsp.mpu_reg3_end}" &gt;= 0x40100003) &amp;&amp;("${config.bsp.fsp.mpu_reg3_end}" &lt;= 0x407FFFFF))
            </constraint>
        </property>
        <property id="config.bsp.fsp.hoco_fll" display="Clocks|HOCO FLL Function" default="config.bsp.fsp.hoco_fll.disabled" description="Setting this option to Enabled improves HOCO accuracy significantly by using the subclock, but incurs certain restrictions.\n\nThe FLL function requires the subclock oscillator to be running and stabilized. When enabled and running the PLL or system clock from HOCO, the BSP will wait for both the Subclock Stabilization Time as well as the FLL Stabilization Time when setting up clocks at startup.\n\nWhen FLL is enabled Software Standby and Deep Software Standby modes are not available.">
            <option id="config.bsp.fsp.hoco_fll.enabled" display="Enabled" value="1" />
            <option id="config.bsp.fsp.hoco_fll.disabled" display="Disabled" value="0" />
        </property>
        <property id="config.bsp.common.main_osc_wait" default="config.bsp.common.main_osc_wait.wait_8163" display="Main Oscillator Wait Time" description="Number of cycles to wait for the main oscillator clock to stabilize. Drive capability automatic switching function is by default disabled.">
            <option id="config.bsp.common.main_osc_wait.wait_35" display="35 cycles" value="1"/>
            <option id="config.bsp.common.main_osc_wait.wait_67" display="67 cycles" value="2"/>
            <option id="config.bsp.common.main_osc_wait.wait_131" display="131 cycles" value="3"/>
            <option id="config.bsp.common.main_osc_wait.wait_259" display="259 cycles" value="4"/>
            <option id="config.bsp.common.main_osc_wait.wait_547" display="547 cycles" value="5"/>
            <option id="config.bsp.common.main_osc_wait.wait_1059" display="1059 cycles" value="6"/>
            <option id="config.bsp.common.main_osc_wait.wait_2147" display="2147 cycles" value="7"/>
            <option id="config.bsp.common.main_osc_wait.wait_4291" display="4291 cycles" value="8"/>
            <option id="config.bsp.common.main_osc_wait.wait_8163" display="8163 cycles" value="9"/>
        </property>
        <property id="config.bsp.fsp.mcu.adc.max_freq_hz" default="60000000"/>
        <property id="config.bsp.fsp.mcu.sci_uart.max_baud" default="20000000"/>
        <property id="config.bsp.fsp.mcu.adc.sample_and_hold" default="1"/>
        <property id="config.bsp.fsp.mcu.sci_spi.max_bitrate" default="30000000"/>
        <property id="config.bsp.fsp.mcu.spi.max_bitrate" default="30000000"/>
        <property id="config.bsp.fsp.mcu.iic_master.rate.rate_fastplus" default="1"/>
        <property id="config.bsp.fsp.mcu.sci_uart.cstpen_channels" default="0x0" />
        <property id="config.bsp.fsp.mcu.gpt.pin_count_source_channels" default="0xFFFF" />
        <property id="config.bsp.common.id_mode" default="config.bsp.common.id_mode.unlocked" display="ID Code Mode" description="When set to 'Locked with All Erase support', the ID Code must be set in the debugger to read or write data to the MCU, but the All Erase command is still accepted regardless. When set to 'Locked', all erase/download/debug access is disabled unless the ID Code is provided.">
            <option id="config.bsp.common.id_mode.unlocked" display="Unlocked (Ignore ID)" value="0xFFFFFFFF" />
            <option id="config.bsp.common.id_mode.enabled_all_erase" display="Locked with All Erase support" value="0xC0000000" />
            <option id="config.bsp.common.id_mode.enabled_no_all_erase" display="Locked" value="0x80000000" />
        </property>
        <property id="config.bsp.common.id_code" display="ID Code (32 Hex Characters)" default="FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" description="Set the ID Code for locking debug access. This setting is only used when the ID Code Mode is not set to Unlocked.">
            <constraint display="Value must be a 32 character long hex string">"${config.bsp.common.id_code}".length == 32</constraint>
        </property>
        <property id="config.bsp.common.id1" default="" macro="BSP_CFG_ID_CODE_LONG_1">
            <export>eval(' \
            value = ("${config.bsp.common.id_mode}" == "0xFFFFFFFF") ? "FFFFFFFF" : ("${config.bsp.common.id_code}" + "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF").substring(0, 8), \
            /* convert to little endian */ \
            value.substring(6, 8) + value.substring(4, 6) + value.substring(2, 4) + value.substring(0, 2) \
            ')</export>
        </property>
        <property id="config.bsp.common.id2" default="" macro="BSP_CFG_ID_CODE_LONG_2">
            <export>eval(' \
            value = ("${config.bsp.common.id_mode}" == "0xFFFFFFFF") ? "FFFFFFFF" : ("${config.bsp.common.id_code}" + "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF").substring(8, 16), \
            /* convert to little endian */ \
            value.substring(6, 8) + value.substring(4, 6) + value.substring(2, 4) + value.substring(0, 2) \
            ')</export>
        </property>
        <property id="config.bsp.common.id3" default="" macro="BSP_CFG_ID_CODE_LONG_3">
            <export>eval(' \
            value = ("${config.bsp.common.id_mode}" == "0xFFFFFFFF") ? "FFFFFFFF" : ("${config.bsp.common.id_code}" + "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF").substring(16, 24), \
            /* convert to little endian */ \
            value.substring(6, 8) + value.substring(4, 6) + value.substring(2, 4) + value.substring(0, 2) \
            ')</export>
        </property>
        <property id="config.bsp.common.id4" default="" macro="BSP_CFG_ID_CODE_LONG_4">
            <export>eval(' \
            value = ("${config.bsp.common.id_mode}" == "0xFFFFFFFF") ? "FFFFFFFF" : ("${config.bsp.common.id_code}" + "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF").substring(24, 32), \
            high_id_byte = parseInt(value.substring(6, 8), 16), \
            high_mode_byte = parseInt(("${config.bsp.common.id_mode}").substring(2, 4), 16), \
            high_byte = ((high_id_byte &amp; 0x3F) | high_mode_byte).toString(16), \
            /* convert to little endian */ \
            high_byte + value.substring(4, 6) + value.substring(2, 4) + value.substring(0, 2)')</export>
        </property>
        <property id="config.bsp.common.id_fixed" default="">
            <export>eval(' \
                value = ("${config.bsp.common.id_code}" + "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"), \
                low_bytes = value.substring(0,30), \
                high_id_byte = parseInt(value.substring(29, 32), 16), \
                high_mode_byte = parseInt(("${config.bsp.common.id_mode}").substring(2, 4), 16), \
                /* add 0x100 to force string to be padded */ \
                high_byte = (0x100 + ((high_id_byte &amp; 0x3F) | high_mode_byte)).toString(16).substring(1,3), \
                ("${config.bsp.common.id_mode}" == "0xFFFFFFFF") ? "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" : low_bytes + high_byte')</export>
        </property>
        <content>
            #ifdef __cplusplus
            extern "C" {
            #endif

            #include "bsp_mcu_device_pn_cfg.h"
            #include "bsp_mcu_device_cfg.h"
            #include "../../../ra/fsp/src/bsp/mcu/ra6m2/bsp_mcu_info.h"
            #include "bsp_clock_cfg.h"
            #define BSP_MCU_GROUP_RA6M2 (1)
            #define BSP_LOCO_HZ                 (32768)
            #define BSP_MOCO_HZ                 (8000000)
            #define BSP_SUB_CLOCK_HZ            (32768)
            #if   BSP_CFG_HOCO_FREQUENCY == 0
                #define BSP_HOCO_HZ                 (16000000)
            #elif BSP_CFG_HOCO_FREQUENCY == 1
                #define BSP_HOCO_HZ                 (18000000)
            #elif BSP_CFG_HOCO_FREQUENCY == 2
                #define BSP_HOCO_HZ                 (20000000)
            #else
                #error "Invalid HOCO frequency chosen (BSP_CFG_HOCO_FREQUENCY) in bsp_clock_cfg.h"
            #endif

            #define BSP_CFG_FLL_ENABLE                 (${config.bsp.fsp.hoco_fll})

            #define BSP_CORTEX_VECTOR_TABLE_ENTRIES    (16U)
            #define BSP_VECTOR_TABLE_MAX_ENTRIES       (112U)
            #define BSP_MCU_VBATT_SUPPORT       (1)

            #define OFS_SEQ1 0xA001A001 | (${config.bsp.fsp.OFS0.iwdt_start_mode}) | (${config.bsp.fsp.OFS0.iwdt_timeout})
            #define OFS_SEQ2 (${config.bsp.fsp.OFS0.iwdt_divisor}) | (${config.bsp.fsp.OFS0.iwdt_window_end}) | (${config.bsp.fsp.OFS0.iwdt_window_start})
            #define OFS_SEQ3 (${config.bsp.fsp.OFS0.iwdt_reset_interrupt}) | (${config.bsp.fsp.OFS0.iwdt_stop_control}) | (${config.bsp.fsp.OFS0.wdt_start_mode})
            #define OFS_SEQ4 (${config.bsp.fsp.OFS0.wdt_timeout}) |(${config.bsp.fsp.OFS0.wdt_divisor}) | (${config.bsp.fsp.OFS0.wdt_window_end}) | (${config.bsp.fsp.OFS0.wdt_window_start})
            #define OFS_SEQ5 (${config.bsp.fsp.OFS0.wdt_reset_interrupt}) | (${config.bsp.fsp.OFS0.wdt_stop_control})
            #define BSP_CFG_ROM_REG_OFS0 (OFS_SEQ1 | OFS_SEQ2 | OFS_SEQ3 | OFS_SEQ4 | OFS_SEQ5)
            #define BSP_CFG_ROM_REG_OFS1 (0xFFFFFEF8 | (${config.bsp.fsp.OFS1.voltage_detection0.start}) | (${config.bsp.fsp.OFS1.voltage_detection0_level}) |  (${config.bsp.fsp.OFS1.hoco_osc}))
            #define BSP_CFG_ROM_REG_MPU_PC0_ENABLE (${config.bsp.fsp.mpu_pc0_enable})
            #define BSP_CFG_ROM_REG_MPU_PC0_START (${config.bsp.fsp.mpu_pc0_start})
            #define BSP_CFG_ROM_REG_MPU_PC0_END (${config.bsp.fsp.mpu_pc0_end})
            #define BSP_CFG_ROM_REG_MPU_PC1_ENABLE (${config.bsp.fsp.mpu_pc1_enable})
            #define BSP_CFG_ROM_REG_MPU_PC1_START (${config.bsp.fsp.mpu_pc1_start})
            #define BSP_CFG_ROM_REG_MPU_PC1_END (${config.bsp.fsp.mpu_pc1_end})
            #define BSP_CFG_ROM_REG_MPU_REGION0_ENABLE (${config.bsp.fsp.mpu_reg0_enable})
            #define BSP_CFG_ROM_REG_MPU_REGION0_START (${config.bsp.fsp.mpu_reg0_start})
            #define BSP_CFG_ROM_REG_MPU_REGION0_END (${config.bsp.fsp.mpu_reg0_end})
            #define BSP_CFG_ROM_REG_MPU_REGION1_ENABLE (${config.bsp.fsp.mpu_reg1_enable})
            #define BSP_CFG_ROM_REG_MPU_REGION1_START (${config.bsp.fsp.mpu_reg1_start})
            #define BSP_CFG_ROM_REG_MPU_REGION1_END (${config.bsp.fsp.mpu_reg1_end})
            #define BSP_CFG_ROM_REG_MPU_REGION2_ENABLE (${config.bsp.fsp.mpu_reg2_enable})
            #define BSP_CFG_ROM_REG_MPU_REGION2_START (${config.bsp.fsp.mpu_reg2_start})
            #define BSP_CFG_ROM_REG_MPU_REGION2_END (${config.bsp.fsp.mpu_reg2_end})
            #define BSP_CFG_ROM_REG_MPU_REGION3_ENABLE (${config.bsp.fsp.mpu_reg3_enable})
            #define BSP_CFG_ROM_REG_MPU_REGION3_START (${config.bsp.fsp.mpu_reg3_start})
            #define BSP_CFG_ROM_REG_MPU_REGION3_END (${config.bsp.fsp.mpu_reg3_end})
            #ifndef BSP_CLOCK_CFG_MAIN_OSC_WAIT
            #define BSP_CLOCK_CFG_MAIN_OSC_WAIT (${config.bsp.common.main_osc_wait})
            #endif
            /* Used to create IELS values for the interrupt initialization table g_interrupt_event_link_select. */
            #define BSP_PRV_IELS_ENUM(vector)    (ELC_ ## vector)

            /*
            ID Code
            Note: To permanently lock and disable the debug interface define the BSP_ID_CODE_PERMANENTLY_LOCKED in the compiler settings.
            WARNING: This will disable debug access to the part and cannot be reversed by a debug probe.
            */
            #if defined(BSP_ID_CODE_PERMANENTLY_LOCKED)
            #define BSP_CFG_ID_CODE_LONG_1 (0x00000000)
            #define BSP_CFG_ID_CODE_LONG_2 (0x00000000)
            #define BSP_CFG_ID_CODE_LONG_3 (0x00000000)
            #define BSP_CFG_ID_CODE_LONG_4 (0x00000000)
            #else
            /* ID CODE: ${config.bsp.common.id_fixed} */
            #define BSP_CFG_ID_CODE_LONG_1 (0x${config.bsp.common.id1})
            #define BSP_CFG_ID_CODE_LONG_2 (0x${config.bsp.common.id2})
            #define BSP_CFG_ID_CODE_LONG_3 (0x${config.bsp.common.id3})
            #define BSP_CFG_ID_CODE_LONG_4 (0x${config.bsp.common.id4})
            #endif

            #ifdef __cplusplus
            }
            #endif
        </content>
    </config>
    <bsp id="bsp.ra6m2.fsp" config="config.bsp.ra6m2.fsp" display="RA6M2 Family" version="0">
        <provides interface="interface.mcu.crypto.aes" />
        <provides interface="interface.mcu.crypto.aes_wrapped" />
        <provides interface="interface.mcu.crypto.ecc" />
        <provides interface="interface.mcu.crypto.ecc_wrapped" />
        <provides interface="interface.mcu.crypto.hash" />
        <provides interface="interface.mcu.crypto.rsa" />
        <provides interface="interface.mcu.crypto.rsa_wrapped" />
        <provides interface="interface.mcu.flash_rv40f" />
        <provides interface="interface.mcu.sce7" />

        <enum id="enum.mcu.nvic.priorities.mandatory" default="board.icu.common.irq.priority12">
            <option display="Priority 0 (highest)" id="board.icu.common.irq.priority0" value="(0)" />
            <option display="Priority 1" id="board.icu.common.irq.priority1" value="(1)" />
            <option display="Priority 2" id="board.icu.common.irq.priority2" value="(2)" />
            <option display="Priority 3" id="board.icu.common.irq.priority3" value="(3)" />
            <option display="Priority 4" id="board.icu.common.irq.priority4" value="(4)" />
            <option display="Priority 5" id="board.icu.common.irq.priority5" value="(5)" />
            <option display="Priority 6" id="board.icu.common.irq.priority6" value="(6)" />
            <option display="Priority 7" id="board.icu.common.irq.priority7" value="(7)" />
            <option display="Priority 8" id="board.icu.common.irq.priority8" value="(8)" />
            <option display="Priority 9" id="board.icu.common.irq.priority9" value="(9)" />
            <option display="Priority 10" id="board.icu.common.irq.priority10" value="(10)" />
            <option display="Priority 11" id="board.icu.common.irq.priority11" value="(11)" />
            <option display="Priority 12" id="board.icu.common.irq.priority12" value="(12)" />
            <option display="Priority 13" id="board.icu.common.irq.priority13" value="(13)" />
            <option display="Priority 14" id="board.icu.common.irq.priority14" value="(14)" />
            <option display="Priority 15" id="board.icu.common.irq.priority15" value="(15)" />
        </enum>
        <enum id="enum.mcu.nvic.priorities.optional" default="_disabled">
            <option display="Priority 0 (highest)" id="board.icu.common.irq.priority0" value="(0)" />
            <option display="Priority 1" id="board.icu.common.irq.priority1" value="(1)" />
            <option display="Priority 2" id="board.icu.common.irq.priority2" value="(2)" />
            <option display="Priority 3" id="board.icu.common.irq.priority3" value="(3)" />
            <option display="Priority 4" id="board.icu.common.irq.priority4" value="(4)" />
            <option display="Priority 5" id="board.icu.common.irq.priority5" value="(5)" />
            <option display="Priority 6" id="board.icu.common.irq.priority6" value="(6)" />
            <option display="Priority 7" id="board.icu.common.irq.priority7" value="(7)" />
            <option display="Priority 8" id="board.icu.common.irq.priority8" value="(8)" />
            <option display="Priority 9" id="board.icu.common.irq.priority9" value="(9)" />
            <option display="Priority 10" id="board.icu.common.irq.priority10" value="(10)" />
            <option display="Priority 11" id="board.icu.common.irq.priority11" value="(11)" />
            <option display="Priority 12" id="board.icu.common.irq.priority12" value="(12)" />
            <option display="Priority 13" id="board.icu.common.irq.priority13" value="(13)" />
            <option display="Priority 14" id="board.icu.common.irq.priority14" value="(14)" />
            <option display="Priority 15" id="board.icu.common.irq.priority15" value="(15)" />
            <option display="Disabled" id="_disabled" value="(BSP_IRQ_DISABLED)" />
        </enum>
        <enum id="enum.mcu.hw_stack_monitoring" default="config.mcu.hw_stack_monitoring.enabled">
            <option id="config.mcu.hw_stack_monitoring.enabled" display="Enabled" value="1" />
            <option id="config.mcu.hw_stack_monitoring.disabled" display="Disabled" value="0" />
        </enum>
        <enum id="enum.mcu.can.clock_source" default="module.driver.can.clock_source.canmclk">
            <option display="PCLKB" id="module.driver.can.clock_source.pclkb" value="CAN_CLOCK_SOURCE_PCLKB"/>
            <option display="Main oscillator (CANMCLK)" id="module.driver.can.clock_source.canmclk" value="CAN_CLOCK_SOURCE_CANMCLK"/>
        </enum>
        <enum id="enum.mcu.lpm.mode" default="module.driver.lpm.mode.sleep">
            <option display="Sleep mode" id="module.driver.lpm.mode.sleep" value="LPM_MODE_SLEEP" />
            <option display="Software Standby mode" id="module.driver.lpm.mode.standby" value="LPM_MODE_STANDBY" />
            <option display="Snooze mode" id="module.driver.lpm.mode.standby_snooze" value="LPM_MODE_STANDBY_SNOOZE" />
            <option display="Deep Software Standby mode" id="module.driver.lpm.mode.deep" value="LPM_MODE_DEEP" />
        </enum>
        <enum id="enum.mcu.lpm.output_port_enable_standby" default="module.driver.lpm.output_port_enable_standby.no_change">
            <option display="High impedance state" id="module.driver.lpm.output_port_enable_standby.high_impedance" value="LPM_OUTPUT_PORT_ENABLE_HIGH_IMPEDANCE"/>
            <option display="No change" id="module.driver.lpm.output_port_enable_standby.no_change" value="LPM_OUTPUT_PORT_ENABLE_RETAIN"/>
        </enum>
        <enum id="enum.mcu.lpm.standby_wake_sources" default="">
            <option display="IRQ0" id="module.driver.lpm.standby_wake_irq0" value="IRQ0"/>
            <option display="IRQ1" id="module.driver.lpm.standby_wake_irq1" value="IRQ1"/>
            <option display="IRQ2" id="module.driver.lpm.standby_wake_irq2" value="IRQ2"/>
            <option display="IRQ3" id="module.driver.lpm.standby_wake_irq3" value="IRQ3"/>
            <option display="IRQ4" id="module.driver.lpm.standby_wake_irq4" value="IRQ4"/>
            <option display="IRQ5" id="module.driver.lpm.standby_wake_irq5" value="IRQ5"/>
            <option display="IRQ6" id="module.driver.lpm.standby_wake_irq6" value="IRQ6"/>
            <option display="IRQ7" id="module.driver.lpm.standby_wake_irq7" value="IRQ7"/>
            <option display="IRQ8" id="module.driver.lpm.standby_wake_irq8" value="IRQ8"/>
            <option display="IRQ9" id="module.driver.lpm.standby_wake_irq9" value="IRQ9"/>
            <option display="IRQ10" id="module.driver.lpm.standby_wake_irq10" value="IRQ10"/>
            <option display="IRQ11" id="module.driver.lpm.standby_wake_irq11" value="IRQ11"/>
            <option display="IRQ12" id="module.driver.lpm.standby_wake_irq12" value="IRQ12"/>
            <option display="IRQ13" id="module.driver.lpm.standby_wake_irq13" value="IRQ13"/>
            <option display="IRQ14" id="module.driver.lpm.standby_wake_irq14" value="IRQ14"/>
            <option display="IRQ15" id="module.driver.lpm.standby_wake_irq15" value="IRQ15"/>
            <option display="IWDT" id="module.driver.lpm.standby_wake_iwdt" value="IWDT"/>
            <option display="Key Interrupt" id="module.driver.lpm.standby_wake_key" value="KEY"/>
            <option display="LVD1 Interrupt" id="module.driver.lpm.standby_wake_lvd1" value="LVD1"/>
            <option display="LVD2 Interrupt" id="module.driver.lpm.standby_wake_lvd2" value="LVD2"/>
            <option display="Analog Comparator High-speed 0 Interrupt" id="module.driver.lpm.standby_wake_acmphs0" value="ACMPHS0"/>
            <option display="RTC Alarm" id="module.driver.lpm.standby_wake_rtcalm" value="RTCALM"/>
            <option display="RTC Period" id="module.driver.lpm.standby_wake_rtcprd" value="RTCPRD"/>
            <option display="USB Full-speed" id="module.driver.lpm.standby_wake_usbfs" value="USBFS"/>
            <option display="AGT1 Underflow" id="module.driver.lpm.standby_wake_agt1ud" value="AGT1UD"/>
            <option display="AGT1 Compare Match A" id="module.driver.lpm.standby_wake_agt1ca" value="AGT1CA"/>
            <option display="AGT1 Compare Match B" id="module.driver.lpm.standby_wake_agt1cb" value="AGT1CB"/>
            <option display="I2C 0" id="module.driver.lpm.standby_wake_iic0" value="IIC0"/>
        </enum>
        <enum id="enum.mcu.lpm.snooze_request" default="module.driver.lpm.snooze_request_rxd0_falling">
            <option display="RXD0 falling edge" id="module.driver.lpm.snooze_request_rxd0_falling" value="LPM_SNOOZE_REQUEST_RXD0_FALLING"/>
            <option display="IRQ0" id="module.driver.lpm.snooze_request_irq0" value="LPM_SNOOZE_REQUEST_IRQ0"/>
            <option display="IRQ1" id="module.driver.lpm.snooze_request_irq1" value="LPM_SNOOZE_REQUEST_IRQ1"/>
            <option display="IRQ2" id="module.driver.lpm.snooze_request_irq2" value="LPM_SNOOZE_REQUEST_IRQ2"/>
            <option display="IRQ3" id="module.driver.lpm.snooze_request_irq3" value="LPM_SNOOZE_REQUEST_IRQ3"/>
            <option display="IRQ4" id="module.driver.lpm.snooze_request_irq4" value="LPM_SNOOZE_REQUEST_IRQ4"/>
            <option display="IRQ5" id="module.driver.lpm.snooze_request_irq5" value="LPM_SNOOZE_REQUEST_IRQ5"/>
            <option display="IRQ6" id="module.driver.lpm.snooze_request_irq6" value="LPM_SNOOZE_REQUEST_IRQ6"/>
            <option display="IRQ7" id="module.driver.lpm.snooze_request_irq7" value="LPM_SNOOZE_REQUEST_IRQ7"/>
            <option display="IRQ8" id="module.driver.lpm.snooze_request_irq8" value="LPM_SNOOZE_REQUEST_IRQ8"/>
            <option display="IRQ9" id="module.driver.lpm.snooze_request_irq9" value="LPM_SNOOZE_REQUEST_IRQ9"/>
            <option display="IRQ10" id="module.driver.lpm.snooze_request_irq10" value="LPM_SNOOZE_REQUEST_IRQ10"/>
            <option display="IRQ11" id="module.driver.lpm.snooze_request_irq11" value="LPM_SNOOZE_REQUEST_IRQ11"/>
            <option display="IRQ12" id="module.driver.lpm.snooze_request_irq12" value="LPM_SNOOZE_REQUEST_IRQ12"/>
            <option display="IRQ13" id="module.driver.lpm.snooze_request_irq13" value="LPM_SNOOZE_REQUEST_IRQ13"/>
            <option display="IRQ14" id="module.driver.lpm.snooze_request_irq14" value="LPM_SNOOZE_REQUEST_IRQ14"/>
            <option display="IRQ15" id="module.driver.lpm.snooze_request_irq15" value="LPM_SNOOZE_REQUEST_IRQ15"/>
            <option display="KINT (Key Interrupt)" id="module.driver.lpm.snooze_request_key" value="LPM_SNOOZE_REQUEST_KEY"/>
            <option display="ACMPHS0 (High-speed Analog Comparator 0)" id="module.driver.lpm.snooze_request_acmphs0" value="LPM_SNOOZE_REQUEST_ACMPHS0"/>
            <option display="RTC Alarm" id="module.driver.lpm.snooze_request_rtc_alarm" value="LPM_SNOOZE_REQUEST_RTC_ALARM"/>
            <option display="RTC Period" id="module.driver.lpm.snooze_request_rtc_period" value="LPM_SNOOZE_REQUEST_RTC_PERIOD"/>
            <option display="AGT1 Underflow" id="module.driver.lpm.snooze_request_agt1_underflow" value="LPM_SNOOZE_REQUEST_AGT1_UNDERFLOW"/>
            <option display="AGT1 Compare Match A" id="module.driver.lpm.snooze_request_agt1_compare_a" value="LPM_SNOOZE_REQUEST_AGT1_COMPARE_A"/>
            <option display="AGT1 Compare Match B" id="module.driver.lpm.snooze_request_agt1_compare_b" value="LPM_SNOOZE_REQUEST_AGT1_COMPARE_B"/>
        </enum>
        <enum id="enum.mcu.lpm.snooze_end_sources" default="">
            <option display="AGT1 Underflow" id="module.driver.lpm.snooze_end_agt1_underflow" value="AGT1_UNDERFLOW"/>
            <option display="DTC Transfer Completion" id="module.driver.lpm.snooze_end_dtc_complete" value="DTC_TRANS_COMPLETE"/>
            <option display="DTC Transfer Completion Negated signal" id="module.driver.lpm.snooze_end_dtc_complete_negated" value="DTC_TRANS_COMPLETE_NEGATED"/>
            <option display="ADC0 Compare Match" id="module.driver.lpm.snooze_end_adc0_compare_match" value="ADC0_COMPARE_MATCH"/>
            <option display="ADC0 Compare Mismatch" id="module.driver.lpm.snooze_end_adc0_compare_mismatch" value="ADC0_COMPARE_MISMATCH"/>
            <option display="ADC1 Compare Match" id="module.driver.lpm.snooze_end_adc1_compare_match" value="ADC1_COMPARE_MATCH"/>
            <option display="ADC1 Compare Mismatch" id="module.driver.lpm.snooze_end_adc1_compare_mismatch" value="ADC1_COMPARE_MISMATCH"/>
            <option display="SCI0 Address Match" id="module.driver.lpm.snooze_end_sci0_compare_mismatch" value="SCI0_ADDRESS_MATCH"/>
        </enum>
        <enum id="enum.mcu.lpm.snooze_cancel_source" default="enum.mcu.lpm.snooze_cancel_source.none">
            <option display="None" id="enum.mcu.lpm.snooze_cancel_source.none" value="LPM_SNOOZE_CANCEL_SOURCE_NONE"/>
            <option display="ADC Unit 0 Compare Match" id="enum.mcu.lpm.snooze_cancel_source.adc0_wcmpm" value="LPM_SNOOZE_CANCEL_SOURCE_ADC0_WCMPM"/>
            <option display="ADC Unit 0 Compare Mismatch" id="enum.mcu.lpm.snooze_cancel_source.adc0_wcmpum" value="LPM_SNOOZE_CANCEL_SOURCE_ADC0_WCMPUM"/>
            <option display="ADC Unit 1 Compare Match" id="enum.mcu.lpm.snooze_cancel_source.adc1_wcmpm" value="LPM_SNOOZE_CANCEL_SOURCE_ADC1_WCMPM"/>
            <option display="ADC Unit 1 Compare Mismatch" id="enum.mcu.lpm.snooze_cancel_source.adc1_wcmpum" value="LPM_SNOOZE_CANCEL_SOURCE_ADC1_WCMPUM"/>
            <option display="SCI0 Address Match" id="enum.mcu.lpm.snooze_cancel_source.sci0_am" value="LPM_SNOOZE_CANCEL_SOURCE_SCI0_AM"/>
            <option display="SCI0 Receive or Error" id="enum.mcu.lpm.snooze_cancel_source.sci0_rxi_or_eri" value="LPM_SNOOZE_CANCEL_SOURCE_SCI0_RXI_OR_ERI"/>
            <option display="DTC Transfer Complete" id="enum.mcu.lpm.snooze_cancel_source.dtc_complete" value="LPM_SNOOZE_CANCEL_SOURCE_DTC_COMPLETE"/>
            <option display="DOC Interrupt" id="enum.mcu.lpm.snooze_cancel_source.doc_int" value="LPM_SNOOZE_CANCEL_SOURCE_DOC_DOPCI"/>
            <option display="CTSU Measurement End" id="enum.mcu.lpm.snooze_cancel_source.ctsu_fn" value="LPM_SNOOZE_CANCEL_SOURCE_CTSU_CTSUFN"/>
        </enum>
        <enum id="enum.mcu.lpm.snooze_dtc" default="module.driver.lpm.snooze_dtc.lpm_snooze_dtc_disable">
            <option display="Disabled" id="module.driver.lpm.snooze_dtc.lpm_snooze_dtc_disable" value="LPM_SNOOZE_DTC_DISABLE"/>
            <option display="Enabled" id="module.driver.lpm.snooze_dtc.lpm_snooze_dtc_enable" value="LPM_SNOOZE_DTC_ENABLE"/>
        </enum>
        <enum id="enum.mcu.lpm.deep_standby_cancel_sources" default="">
            <option display="IRQ0" id="module.driver.lpm.deep_standby_cancel_irq0" value="IRQ0"/>
            <option display="IRQ1" id="module.driver.lpm.deep_standby_cancel_irq1" value="IRQ1"/>
            <option display="IRQ2" id="module.driver.lpm.deep_standby_cancel_irq2" value="IRQ2"/>
            <option display="IRQ3" id="module.driver.lpm.deep_standby_cancel_irq3" value="IRQ3"/>
            <option display="IRQ4" id="module.driver.lpm.deep_standby_cancel_irq4" value="IRQ4"/>
            <option display="IRQ5" id="module.driver.lpm.deep_standby_cancel_irq5" value="IRQ5"/>
            <option display="IRQ6" id="module.driver.lpm.deep_standby_cancel_irq6" value="IRQ6"/>
            <option display="IRQ7" id="module.driver.lpm.deep_standby_cancel_irq7" value="IRQ7"/>
            <option display="IRQ8" id="module.driver.lpm.deep_standby_cancel_irq8" value="IRQ8"/>
            <option display="IRQ9" id="module.driver.lpm.deep_standby_cancel_irq9" value="IRQ9"/>
            <option display="IRQ10" id="module.driver.lpm.deep_standby_cancel_irq10" value="IRQ10"/>
            <option display="IRQ11" id="module.driver.lpm.deep_standby_cancel_irq11" value="IRQ11"/>
            <option display="IRQ12" id="module.driver.lpm.deep_standby_cancel_irq12" value="IRQ12"/>
            <option display="IRQ13" id="module.driver.lpm.deep_standby_cancel_irq13" value="IRQ13"/>
            <option display="LVD1" id="module.driver.lpm.deep_standby_cancel_lvd1" value="LVD1"/>
            <option display="LVD2" id="module.driver.lpm.deep_standby_cancel_lvd2" value="LVD2"/>
            <option display="RTC Interval" id="module.driver.lpm.deep_standby_cancel_rtc_interval" value="RTC_INTERVAL"/>
            <option display="RTC Alarm" id="module.driver.lpm.deep_standby_cancel_rtc_alarm" value="RTC_ALARM"/>
            <option display="NMI" id="module.driver.lpm.deep_standby_cancel_nmi" value="NMI"/>
            <option display="USBFS" id="module.driver.lpm.deep_standby_cancel_usbfs." value="USBFS"/>
            <option display="AGT1" id="module.driver.lpm.deep_standby_cancel_agt1." value="AGT1"/>
        </enum>
        <enum id="enum.mcu.lpm.deep_standby_cancel_edges" default="">
            <option display="IRQ0 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq0.edge" value="IRQ0_RISING"/>
            <option display="IRQ1 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq1.edge" value="IRQ1_RISING"/>
            <option display="IRQ2 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq2.edge" value="IRQ2_RISING"/>
            <option display="IRQ3 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq3.edge" value="IRQ3_RISING"/>
            <option display="IRQ4 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq4.edge" value="IRQ4_RISING"/>
            <option display="IRQ5 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq5.edge" value="IRQ5_RISING"/>
            <option display="IRQ6 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq6.edge" value="IRQ6_RISING"/>
            <option display="IRQ7 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq7.edge" value="IRQ7_RISING"/>
            <option display="IRQ8 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq8.edge" value="IRQ8_RISING"/>
            <option display="IRQ9 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq9.edge" value="IRQ9_RISING"/>
            <option display="IRQ10 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq10.edge" value="IRQ10_RISING"/>
            <option display="IRQ11 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq11.edge" value="IRQ11_RISING"/>
            <option display="IRQ12 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq12.edge" value="IRQ12_RISING"/>
            <option display="IRQ13 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq13.edge" value="IRQ13_RISING"/>
            <option display="LVD1 Rising Edge" id="module.driver.lpm.deep_standby_cancel_lvd1.edge" value="LVD1_RISING"/>
            <option display="LVD2 Rising Edge" id="module.driver.lpm.deep_standby_cancel_lvd2.edge" value="LVD2_RISING"/>
            <option display="NMI Rising Edge" id="module.driver.lpm.deep_standby_cancel_nmi.edge" value="NMI_RISING"/>
        </enum>
        <!-- IO states on exit from Deep Standby -->
        <enum id="enum.mcu.lpm.io_port_deep_standby_exit" default="module.driver.lpm.io_port_deep_standby_exit.no_change">
            <option display="Maintain the IO port states" id="module.driver.lpm.io_port_deep_standby_exit.no_change" value="LPM_IO_PORT_NO_CHANGE"/>
            <option display="Reset the IO port states" id="module.driver.lpm.io_port_deep_standby_exit.reset" value="LPM_IO_PORT_RESET"/>
        </enum>
        <!-- Internal power supply state in deep standby (Deepcut) -->
        <enum id="enum.mcu.lpm.power_supply_deep_standby" default="module.driver.lpm.power_supply_deep_standby.deepcut0">
            <option display="Supply power to the Standby RAM, low-speed on-chip oscillator, AGTn and USBFS resume detecting unit" id="module.driver.lpm.power_supply_deep_standby.deepcut0" value="LPM_POWER_SUPPLY_DEEPCUT0"/>
            <option display="Cut the power supply to Standby RAM, low-speed on-chip oscillator, AGTn, and USBFS/HS resume detecting unit" id="module.driver.lpm.power_supply_deep_standby.deepcut1" value="LPM_POWER_SUPPLY_DEEPCUT1"/>
            <option display="Cut the power supply to LVDn, Standby RAM, low-speed on-chip oscillator, AGTn, and USBFS/HS resume detecting unit. Enable low power function of power-on reset circuit" id="module.driver.lpm.power_supply_deep_standby.deepcut3" value="LPM_POWER_SUPPLY_DEEPCUT3"/>
        </enum>
        <enum id="enum.mcu.lpm.ram_power_enable" default="">
            <!-- Feature not supported on this MCU. -->
        </enum>
        <enum id="enum.mcu.lpm.tcm_power_enable" default="enum.mcu.lpm.tcm_power_enable.disable">
            <option display="Not Supported" id="enum.mcu.lpm.tcm_power_enable.disable" value="false"/>
        </enum>
        <enum id="enum.mcu.lpm.standby_ram_power_enable" default="enum.mcu.lpm.standby_ram_power_enable.disable">
            <option display="Not Supported" id="enum.mcu.lpm.standby_ram_power_enable.disable" value="false"/>
        </enum>
        <enum id="enum.mcu.lpm.oscillator_ldo_state.pll1" default="enum.mcu.lpm.oscillator_ldo_state.pll1.disable">
            <option display="Not Supported" id="enum.mcu.lpm.oscillator_ldo_state.pll1.disable" value="false"/>
        </enum>
        <enum id="enum.mcu.lpm.oscillator_ldo_state.pll2" default="enum.mcu.lpm.oscillator_ldo_state.pll2.disable">
            <option display="Not Supported" id="enum.mcu.lpm.oscillator_ldo_state.pll2.disable" value="false"/>
        </enum>
        <enum id="enum.mcu.lpm.oscillator_ldo_state.hoco" default="enum.mcu.lpm.oscillator_ldo_state.hoco.disable">
            <option display="Not Supported" id="enum.mcu.lpm.oscillator_ldo_state.hoco.disable" value="false"/>
        </enum>
        <enum id="enum.mcu.lvd.monitor" default="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_1_LEVEL_2_99V">
            <option display="Monitor 1 (2.99V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_1_LEVEL_2_99V" value="LVD_THRESHOLD_MONITOR_1_LEVEL_2_99V"/>
            <option display="Monitor 1 (2.92V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_1_LEVEL_2_92V" value="LVD_THRESHOLD_MONITOR_1_LEVEL_2_92V"/>
            <option display="Monitor 1 (2.85V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_1_LEVEL_2_85V" value="LVD_THRESHOLD_MONITOR_1_LEVEL_2_85V"/>
            <option display="Monitor 2 (2.99V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_2_LEVEL_2_99V" value="LVD_THRESHOLD_MONITOR_2_LEVEL_2_99V"/>
            <option display="Monitor 2 (2.92V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_2_LEVEL_2_92V" value="LVD_THRESHOLD_MONITOR_2_LEVEL_2_92V"/>
            <option display="Monitor 2 (2.85V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_2_LEVEL_2_85V" value="LVD_THRESHOLD_MONITOR_2_LEVEL_2_85V"/>
        </enum>
        <enum id="enum.mcu.lvd.sample_clock_divisor" default="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_DISABLED">
            <option display="Disabled" id="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_DISABLED" value="LVD_SAMPLE_CLOCK_DISABLED"/>
            <option display="Sampling clock is LOCO/2" id="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_LOCO_DIV_2" value="LVD_SAMPLE_CLOCK_LOCO_DIV_2"/>
            <option display="Sampling clock is LOCO/4" id="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_LOCO_DIV_4" value="LVD_SAMPLE_CLOCK_LOCO_DIV_4"/>
            <option display="Sampling clock is LOCO/8" id="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_LOCO_DIV_8" value="LVD_SAMPLE_CLOCK_LOCO_DIV_8"/>
            <option display="Sampling clock is LOCO/16" id="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_LOCO_DIV_16" value="LVD_SAMPLE_CLOCK_LOCO_DIV_16"/>
        </enum>
        <enum id="enum.mcu.lvd.monitor_number" default="module.driver.lvd.monitor_number.MONITOR_1">
            <option display="1" id="module.driver.lvd.monitor_number.MONITOR_1" value="1"/>
            <option display="2" id="module.driver.lvd.monitor_number.MONITOR_2" value="2"/>
        </enum>
        <enum id="enum.mcu.sdhi.bus_width" default="module.driver.sdmmc.bus_width.bus_width_4_bits">
            <option display="1 Bit" id="module.driver.sdmmc.bus_width.bus_width_1_bit" value="SDMMC_BUS_WIDTH_1_BIT"/>
            <option display="4 Bits" id="module.driver.sdmmc.bus_width.bus_width_4_bits" value="SDMMC_BUS_WIDTH_4_BITS"/>
            <option display="8 Bits" id="module.driver.sdmmc.bus_width.bus_width_8_bits" value="SDMMC_BUS_WIDTH_8_BITS"/>
        </enum>
        <enum id="enum.mcu.dac.output_amplifier" default="module.driver.dac.output_amplifier.disabled">
            <option display="Enabled" id="module.driver.dac.output_amplifier.enabled" value="1"/>
            <option display="Disabled" id="module.driver.dac.output_amplifier.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.dac.charge_pump" default="enum.mcu.dac.charge_pump.disabled">
            <option id="enum.mcu.dac.charge_pump.disabled" display="Disabled" value="0" />
        </enum>
        <enum id="enum.mcu.dac.internal_output" default="enum.mcu.dac.internal_output.disabled">
            <option id="enum.mcu.dac.internal_output.disabled" display="Enabled by default" value="false" />
        </enum>
        <enum id="enum.mcu.dac.ad_da_synchronized" default="module.driver.dac.ad_da_synchronized.disabled">
            <option display="Disabled" id="module.driver.dac.ad_da_synchronized.disabled" value="false" />
            <option display="Enabled" id="module.driver.dac.ad_da_synchronized.enabled" value="true" />
        </enum>
        <enum id="enum.mcu.adc.resolution" default="module.driver.adc.resolution.resolution_12_bit">
            <option display="12-Bit" id="module.driver.adc.resolution.resolution_12_bit" value="ADC_RESOLUTION_12_BIT" />
            <option display="10-Bit" id="module.driver.adc.resolution.resolution_10_bit" value="ADC_RESOLUTION_10_BIT" />
            <option display="8-Bit" id="module.driver.adc.resolution.resolution_8_bit" value="ADC_RESOLUTION_8_BIT" />
        </enum>
        <enum id="enum.mcu.adc.adc_vref_control" default="module.driver.adc.adc_vref_control.vrefh">
            <option display="VREFH0/VREFH" id="module.driver.adc.adc_vref_control.vrefh" value="ADC_VREF_CONTROL_VREFH"/>
        </enum>
        <enum id="enum.mcu.adc.alignment" default="module.driver.adc.alignment.alignment_right">
            <option display="Right" id="module.driver.adc.alignment.alignment_right" value="ADC_ALIGNMENT_RIGHT"/>
            <option display="Left" id="module.driver.adc.alignment.alignment_left" value="ADC_ALIGNMENT_LEFT"/>
        </enum>
        <enum id="enum.mcu.adc.add_average_count" default="module.driver.adc.add_average_count.add_off">
            <option display="Disabled" id="module.driver.adc.add_average_count.add_off" value="ADC_ADD_OFF"/>
            <option display="Add two samples" id="module.driver.adc.add_average_count.add_two" value="ADC_ADD_TWO"/>
            <option display="Add three samples" id="module.driver.adc.add_average_count.add_three" value="ADC_ADD_THREE"/>
            <option display="Add four samples" id="module.driver.adc.add_average_count.add_four" value="ADC_ADD_FOUR"/>
            <option display="Add sixteen samples(supported only for ADC 12-bit resolution)" id="module.driver.adc.add_average_count.add_sixteen" value="ADC_ADD_SIXTEEN"/>
            <option display="Average two samples" id="module.driver.adc.add_average_count.add_average_two" value="ADC_ADD_AVERAGE_TWO"/>
            <option display="Average four samples" id="module.driver.adc.add_average_count.add_average_four" value="ADC_ADD_AVERAGE_FOUR"/>
        </enum>
        <enum id="enum.mcu.dmac.transfer_mode" default="module.driver.transfer.mode.mode_normal">
            <option display="Normal" id="module.driver.transfer.mode.mode_normal" value="TRANSFER_MODE_NORMAL"/>
            <option display="Repeat" id="module.driver.transfer.mode.mode_repeat" value="TRANSFER_MODE_REPEAT"/>
            <option display="Block" id="module.driver.transfer.mode.mode_block" value="TRANSFER_MODE_BLOCK"/>
        </enum>
        <enum id="enum.mcu.flash.min_write_size" default="enum.mcu.flash.min_write_size.128">
            <option id="enum.mcu.flash.min_write_size.128" display="128" value="128" />
        </enum>
        <enum id="enum.mcu.flash.min_erase_size" default="enum.mcu.flash.min_erase_size.8000">
            <option id="enum.mcu.flash.min_erase_size.8000" display="0x8000" value="0x8000" />
        </enum>
        <enum default="module.driver.cac.cac_meas_clock.hoco" id="enum.mcu.cac.cac_meas_clock.clock">
            <option display="Main Oscillator" id="module.driver.cac.cac_meas_clock.main" value="CAC_CLOCK_SOURCE_MAIN_OSC"/>
            <option display="Sub-clock" id="module.driver.cac.cac_meas_clock.sub" value="CAC_CLOCK_SOURCE_SUBCLOCK"/>
            <option display="HOCO" id="module.driver.cac.cac_meas_clock.hoco" value="CAC_CLOCK_SOURCE_HOCO"/>
            <option display="MOCO" id="module.driver.cac.cac_meas_clock.moco" value="CAC_CLOCK_SOURCE_MOCO"/>
            <option display="LOCO" id="module.driver.cac.cac_meas_clock.loco" value="CAC_CLOCK_SOURCE_LOCO"/>
            <option display="PCLKB" id="module.driver.cac.cac_meas_clock.pclkb" value="CAC_CLOCK_SOURCE_PCLKB"/>
            <option display="IWDT" id="module.driver.cac.cac_meas_clock.iwdt" value="CAC_CLOCK_SOURCE_IWDT"/>
        </enum>
        <enum default="module.driver.cac.cac_ref_clock.main" id="enum.mcu.cac.cac_ref_clock.clock">
            <option display="Main Oscillator" id="module.driver.cac.cac_ref_clock.main" value="CAC_CLOCK_SOURCE_MAIN_OSC"/>
            <option display="Sub-clock" id="module.driver.cac.cac_ref_clock.sub" value="CAC_CLOCK_SOURCE_SUBCLOCK"/>
            <option display="HOCO" id="module.driver.cac.cac_ref_clock.hoco" value="CAC_CLOCK_SOURCE_HOCO"/>
            <option display="MOCO" id="module.driver.cac.cac_ref_clock.moco" value="CAC_CLOCK_SOURCE_MOCO"/>
            <option display="LOCO" id="module.driver.cac.cac_ref_clock.loco" value="CAC_CLOCK_SOURCE_LOCO"/>
            <option display="PCLKB" id="module.driver.cac.cac_ref_clock.pclkb" value="CAC_CLOCK_SOURCE_PCLKB"/>
            <option display="IWDT" id="module.driver.cac.cac_ref_clock.iwdt" value="CAC_CLOCK_SOURCE_IWDT"/>
            <option display="External" id="module.driver.cac.cac_ref_clock.ext" value="CAC_CLOCK_SOURCE_EXTERNAL"/>
        </enum>
        <enum id="enum.driver.cgc.main_osc_wait" default="config.driver.cgc.main_osc_wait.wait_547">
            <option display="134 us (35 cycles)" id="config.driver.cgc.main_osc_wait.wait_35" value="(1)"/>
            <option display="256 us (67 cycles)" id="config.driver.cgc.main_osc_wait.wait_67" value="(2)"/>
            <option display="500 us (131 cycles)" id="config.driver.cgc.main_osc_wait.wait_131" value="(3)"/>
            <option display="988 us (259 cycles)" id="config.driver.cgc.main_osc_wait.wait_259" value="(4)"/>
            <option display="2087 us (547 cycles)" id="config.driver.cgc.main_osc_wait.wait_547" value="(5)"/>
            <option display="4040 us (1059 cycles)" id="config.driver.cgc.main_osc_wait.wait_1059" value="(6)"/>
            <option display="8190 us (2147 cycles)" id="config.driver.cgc.main_osc_wait.wait_2147" value="(7)"/>
            <option display="16369 us (4291 cycles)" id="config.driver.cgc.main_osc_wait.wait_4291" value="(8)"/>
            <option display="31139 us (8163 cycles)" id="config.driver.cgc.main_osc_wait.wait_8163" value="(9)"/>
        </enum>
        <enum id="enum.driver.cgc.pll_state" default="module.driver.cgc_cfg.subosc_state.pll_state_clock_change_none">
            <option display="None" id="module.driver.cgc_cfg.pll_state.pll_state_clock_change_none" value="CGC_CLOCK_CHANGE_NONE"/>
            <option display="Stop" id="module.driver.cgc_cfg.pll_state.pll_state_clock_change_stop" value="CGC_CLOCK_CHANGE_STOP"/>
            <option display="Start" id="module.driver.cgc_cfg.pll_state.pll_state_clock_change_start" value="CGC_CLOCK_CHANGE_START"/>
        </enum>
        <enum id="enum.driver.cgc.pll_clock_source" default="module.driver.cgc_cfg.source_clock.source_clock_main_osc">
            <option display="HOCO" id="module.driver.cgc_cfg.source_clock.source_clock_hoco" value="CGC_CLOCK_HOCO"/>
            <option display="Main Oscillator" id="module.driver.cgc_cfg.source_clock.source_clock_main_osc" value="CGC_CLOCK_MAIN_OSC"/>
        </enum>
        <enum id="enum.driver.cgc.pll_divisor" default="module.driver.cgc_cfg.divider.divider_div_1">
            <option display="1" id="module.driver.cgc_cfg.divider.divider_div_1" value="CGC_PLL_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.divider.divider_div_2" value="CGC_PLL_DIV_2"/>
            <option display="3" id="module.driver.cgc_cfg.divider.divider_div_3" value="CGC_PLL_DIV_3"/>
        </enum>
        <enum id="enum.driver.cgc.pclka_div" default="module.driver.cgc_cfg.pclka_div.pclka_div_div_2">
            <option display="1" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_1" value="BSP_CLOCKS_SYS_CLOCK_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_2" value="BSP_CLOCKS_SYS_CLOCK_DIV_2"/>
            <option display="4" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_4" value="BSP_CLOCKS_SYS_CLOCK_DIV_4"/>
            <option display="8" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_8" value="BSP_CLOCKS_SYS_CLOCK_DIV_8"/>
            <option display="16" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_16" value="BSP_CLOCKS_SYS_CLOCK_DIV_16"/>
            <option display="32" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_32" value="BSP_CLOCKS_SYS_CLOCK_DIV_32"/>
            <option display="64" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_64" value="BSP_CLOCKS_SYS_CLOCK_DIV_64"/>
        </enum>
        <enum id="enum.driver.cgc.pclkb_div" default="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_4">
            <option display="1" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_1" value="BSP_CLOCKS_SYS_CLOCK_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_2" value="BSP_CLOCKS_SYS_CLOCK_DIV_2"/>
            <option display="4" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_4" value="BSP_CLOCKS_SYS_CLOCK_DIV_4"/>
            <option display="8" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_8" value="BSP_CLOCKS_SYS_CLOCK_DIV_8"/>
            <option display="16" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_16" value="BSP_CLOCKS_SYS_CLOCK_DIV_16"/>
            <option display="32" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_32" value="BSP_CLOCKS_SYS_CLOCK_DIV_32"/>
            <option display="64" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_64" value="BSP_CLOCKS_SYS_CLOCK_DIV_64"/>
        </enum>
        <enum id="enum.driver.cgc.pclkc_div" default="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_4">
            <option display="1" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_1" value="BSP_CLOCKS_SYS_CLOCK_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_2" value="BSP_CLOCKS_SYS_CLOCK_DIV_2"/>
            <option display="4" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_4" value="BSP_CLOCKS_SYS_CLOCK_DIV_4"/>
            <option display="8" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_8" value="BSP_CLOCKS_SYS_CLOCK_DIV_8"/>
            <option display="16" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_16" value="BSP_CLOCKS_SYS_CLOCK_DIV_16"/>
            <option display="32" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_32" value="BSP_CLOCKS_SYS_CLOCK_DIV_32"/>
            <option display="64" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_64" value="BSP_CLOCKS_SYS_CLOCK_DIV_64"/>
        </enum>
        <enum id="enum.driver.cgc.pclkd_div" default="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_2">
            <option display="1" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_1" value="BSP_CLOCKS_SYS_CLOCK_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_2" value="BSP_CLOCKS_SYS_CLOCK_DIV_2"/>
            <option display="4" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_4" value="BSP_CLOCKS_SYS_CLOCK_DIV_4"/>
            <option display="8" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_8" value="BSP_CLOCKS_SYS_CLOCK_DIV_8"/>
            <option display="16" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_16" value="BSP_CLOCKS_SYS_CLOCK_DIV_16"/>
            <option display="32" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_32" value="BSP_CLOCKS_SYS_CLOCK_DIV_32"/>
            <option display="64" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_64" value="BSP_CLOCKS_SYS_CLOCK_DIV_64"/>
        </enum>
        <enum id="enum.driver.cgc.bclk_div" default="module.driver.cgc_cfg.bclk_div.bclk_div_div_2">
            <option display="1" id="module.driver.cgc_cfg.bclk_div.bclk_div_div_1" value="BSP_CLOCKS_SYS_CLOCK_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.bclk_div.bclk_div_div_2" value="BSP_CLOCKS_SYS_CLOCK_DIV_2"/>
            <option display="4" id="module.driver.cgc_cfg.bclk_div.bclk_div_div_4" value="BSP_CLOCKS_SYS_CLOCK_DIV_4"/>
            <option display="8" id="module.driver.cgc_cfg.bclk_div.bclk_div_div_8" value="BSP_CLOCKS_SYS_CLOCK_DIV_8"/>
            <option display="16" id="module.driver.cgc_cfg.bclk_div.bclk_div_div_16" value="BSP_CLOCKS_SYS_CLOCK_DIV_16"/>
            <option display="32" id="module.driver.cgc_cfg.bclk_div.bclk_div_div_32" value="BSP_CLOCKS_SYS_CLOCK_DIV_32"/>
            <option display="64" id="module.driver.cgc_cfg.bclk_div.bclk_div_div_64" value="BSP_CLOCKS_SYS_CLOCK_DIV_64"/>
        </enum>
        <enum id="enum.driver.cgc.fclk_div" default="module.driver.cgc_cfg.fclk_div.fclk_div_div_4">
            <option display="1" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_1" value="BSP_CLOCKS_SYS_CLOCK_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_2" value="BSP_CLOCKS_SYS_CLOCK_DIV_2"/>
            <option display="4" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_4" value="BSP_CLOCKS_SYS_CLOCK_DIV_4"/>
            <option display="8" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_8" value="BSP_CLOCKS_SYS_CLOCK_DIV_8"/>
            <option display="16" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_16" value="BSP_CLOCKS_SYS_CLOCK_DIV_16"/>
            <option display="32" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_32" value="BSP_CLOCKS_SYS_CLOCK_DIV_32"/>
            <option display="64" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_64" value="BSP_CLOCKS_SYS_CLOCK_DIV_64"/>
        </enum>
        <enum id="enum.driver.cgc.system_clock_source" default="module.driver.cgc_cfg.system_clock.system_clock_hoco">
            <option display="HOCO" id="module.driver.cgc_cfg.system_clock.system_clock_hoco" value="CGC_CLOCK_HOCO"/>
            <option display="MOCO" id="module.driver.cgc_cfg.system_clock.system_clock_moco" value="CGC_CLOCK_MOCO"/>
            <option display="LOCO" id="module.driver.cgc_cfg.system_clock.system_clock_loco" value="CGC_CLOCK_LOCO"/>
            <option display="Main Oscillator" id="module.driver.cgc_cfg.system_clock.system_clock_main_osc" value="CGC_CLOCK_MAIN_OSC"/>
            <option display="Sub-Clock" id="module.driver.cgc_cfg.system_clock.system_clock_sub_clk" value="CGC_CLOCK_SUBCLOCK"/>
            <option display="PLL" id="module.driver.cgc_cfg.system_clock.system_clock_pll" value="CGC_CLOCK_PLL"/>
        </enum>
        <enum id="enum.driver.gpt.sources" default="">
            <option display="GTETRGA Rising Edge" id="module.driver.gpt.source_gtetrga_rising" value="GTETRGA_RISING"/>
            <option display="GTETRGA Falling Edge" id="module.driver.gpt.source_gtetrga_falling" value="GTETRGA_FALLING"/>
            <option display="GTETRGB Rising Edge" id="module.driver.gpt.source_gtetrgb_rising" value="GTETRGB_RISING"/>
            <option display="GTETRGB Falling Edge" id="module.driver.gpt.source_gtetrgb_falling" value="GTETRGB_FALLING"/>
            <option display="GTETRGC Rising Edge" id="module.driver.gpt.source_gtetrgc_rising" value="GTETRGC_RISING"/>
            <option display="GTETRGC Falling Edge" id="module.driver.gpt.source_gtetrgc_falling" value="GTETRGC_FALLING"/>
            <option display="GTETRGD Rising Edge" id="module.driver.gpt.source_gtetrgd_rising" value="GTETRGD_RISING"/>
            <option display="GTETRGD Falling Edge" id="module.driver.gpt.source_gtetrgd_falling" value="GTETRGD_FALLING"/>
            <option display="GTIOCA Rising Edge While GTIOCB Low" id="module.driver.gpt.source_gtioca_rising_gtiocb_low" value="GTIOCA_RISING_WHILE_GTIOCB_LOW"/>
            <option display="GTIOCA Rising Edge While GTIOCB High" id="module.driver.gpt.source_gtioca_rising_gtiocb_high" value="GTIOCA_RISING_WHILE_GTIOCB_HIGH"/>
            <option display="GTIOCA Falling Edge While GTIOCB Low" id="module.driver.gpt.source_gtioca_falling_gtiocb_low" value="GTIOCA_FALLING_WHILE_GTIOCB_LOW"/>
            <option display="GTIOCA Falling Edge While GTIOCB High" id="module.driver.gpt.source_gtioca_falling_gtiocb_high" value="GTIOCA_FALLING_WHILE_GTIOCB_HIGH"/>
            <option display="GTIOCB Rising Edge While GTIOCA Low" id="module.driver.gpt.source_gtiocb_rising_gtioca_low" value="GTIOCB_RISING_WHILE_GTIOCA_LOW"/>
            <option display="GTIOCB Rising Edge While GTIOCA High" id="module.driver.gpt.source_gtiocb_rising_gtioca_high" value="GTIOCB_RISING_WHILE_GTIOCA_HIGH"/>
            <option display="GTIOCB Falling Edge While GTIOCA Low" id="module.driver.gpt.source_gtiocb_falling_gtioca_low" value="GTIOCB_FALLING_WHILE_GTIOCA_LOW"/>
            <option display="GTIOCB Falling Edge While GTIOCA High" id="module.driver.gpt.source_gtiocb_falling_gtioca_high" value="GTIOCB_FALLING_WHILE_GTIOCA_HIGH"/>
        </enum>
        <enum id="enum.driver.acmphs.ivcmp" default="module.driver.acmphs.ivcmp_no_connection">
            <option display="No Connection" id="module.driver.acmphs.ivcmp_no_connection" value="ACMPHS_INPUT_NONE"/>
            <option display="AN017 (any channel)" id="module.driver.acmphs.ivcmp_an017_p502" value="ACMPHS_INPUT_IVCMP0"/>
            <option display="DAC121 (any channel)" id="module.driver.acmphs.ivcmp_dac121_da" value="ACMPHS_INPUT_IVCMP1"/>
            <option display="AN000 (channel 0 only) " id="module.driver.acmphs.ivcmp_an000_p000" value="ACMPHS_INPUT_IVCMP2"/>
            <option display="AN001 (channel 1 only)" id="module.driver.acmphs.ivcmp_an001_p001" value="ACMPHS_INPUT_IVCMP2"/>
            <option display="AN002 (channel 2 only)" id="module.driver.acmphs.ivcmp_an002_p002" value="ACMPHS_INPUT_IVCMP2"/>
            <option display="AN100 (channel 3 only)" id="module.driver.acmphs.ivcmp_an101_p004" value="ACMPHS_INPUT_IVCMP2"/>
            <option display="AN101 (channel 4 only)" id="module.driver.acmphs.ivcmp_an102_p005" value="ACMPHS_INPUT_IVCMP2"/>
            <option display="AN102 (channel 5 only)" id="module.driver.acmphs.ivcmp_an103_p006" value="ACMPHS_INPUT_IVCMP2"/>
        </enum>
        <enum id="enum.driver.acmphs.ivref" default="module.driver.acmphs0.ivref_no_connection">
            <option display="No Connection" id="module.driver.acmphs0.ivref_no_connection" value="ACMPHS_REFERENCE_NONE"/>
            <option display="AN016 (any channel)" id="module.driver.acmphs.ivref.port5_p500" value="ACMPHS_REFERENCE_IVREF0"/>
            <option display="AN116 (any channel)" id="module.driver.acmphs.ivref.port5_p501" value="ACMPHS_REFERENCE_IVREF1"/>
            <option display="ANALOG0 VREF (any channel)" id="module.driver.acmphs.ivref.analog0_vref" value="ACMPHS_REFERENCE_IVREF2"/>
            <option display="DAC120 DA (any channel)" id="module.driver.acmphs.ivref.dac120_da" value="ACMPHS_REFERENCE_IVREF3"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.aes_alt" default="config.driver.psa_crypto.aes_alt.enabled">
            <option display="Use Hardware" id="config.driver.psa_crypto.aes_alt.enabled" value="1"/>
            <option display="Use Software" id="config.driver.psa_crypto.aes_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.aes_gcm_alt" default="config.driver.psa_crypto.aes_gcm_alt.disabled">
            <option display="Undefine" id="config.driver.psa_crypto.aes_gcm_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.ecp_alt" default="config.driver.psa_crypto.ecp_alt.enabled">
            <option display="Use Hardware" id="config.driver.psa_crypto.ecp_alt.enabled" value="1"/>
            <option display="Use Software" id="config.driver.psa_crypto.ecp_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.ecdsa_alt" default="config.driver.psa_crypto.ecdsa_alt.enabled">
            <option display="Use Hardware" id="config.driver.psa_crypto.ecdsa_alt.enabled" value="1"/>
            <option display="Use Software" id="config.driver.psa_crypto.ecdsa_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.ecdh_alt" default="config.driver.psa_crypto.ecdh_alt.enabled">
            <option display="Use Hardware" id="config.driver.psa_crypto.ecdh_alt.enabled" value="1"/>
            <option display="Use Software" id="config.driver.psa_crypto.ecdh_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.rsa_alt" default="config.driver.psa_crypto.rsa_alt.enabled">
            <option display="Use Hardware" id="config.driver.psa_crypto.rsa_alt.enabled" value="1"/>
            <option display="Use Software" id="config.driver.psa_crypto.rsa_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.rsa_3072" default="config.driver.psa_crypto.rsa_3072.disabled">
            <option display="Disabled" id="config.driver.psa_crypto.rsa_3072.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.rsa_4096" default="config.driver.psa_crypto.rsa_4096.disabled">
            <option display="Disabled" id="config.driver.psa_crypto.rsa_4096.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.sha256_alt" default="config.driver.psa_crypto.sha256_alt.enabled">
            <option display="Use Hardware" id="config.driver.psa_crypto.sha256_alt.enabled" value="1"/>
            <option display="Use Software" id="config.driver.psa_crypto.sha256_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.aes_format" default="config.driver.psa_crypto.aes_format.plaintext">
            <option display="Plaintext Only" id="config.driver.psa_crypto.aes_format.plaintext" value="1"/>
            <option display="Plaintext and Wrapped (Vendor)" id="config.driver.psa_crypto.aes_format.vendor_plaintext" value="3"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.ecc_format" default="config.driver.psa_crypto.ecc_format.plaintext">
            <option display="Plaintext Only" id="config.driver.psa_crypto.ecc_format.plaintext" value="1"/>
            <option display="Wrapped (Vendor) Only" id="config.driver.psa_crypto.ecc_format.vendor" value="2"/>
            <option display="Plaintext and Wrapped (Vendor)" id="config.driver.psa_crypto.ecc_format.vendor_plaintext" value="3"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.rsa_format" default="config.driver.psa_crypto.rsa_format.plaintext">
            <option display="Plaintext Only" id="config.driver.psa_crypto.rsa_format.plaintext" value="1"/>
            <option display="Wrapped (Vendor) Only" id="config.driver.psa_crypto.rsa_format.vendor" value="2"/>
            <option display="Plaintext and Wrapped (Vendor)" id="config.driver.psa_crypto.rsa_format.vendor_plaintext" value="3"/>
        </enum>
        <enum id="enum.mcu.tinycrypt.aes128_alt" default="config.driver.tinycrypt.aes128_alt.disabled">
            <option display="Use Software" id="config.driver.tinycrypt.aes128_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.aes_alt" default="config.driver.psa_crypto.aes_alt.enabled">
            <option display="Use Hardware" id="config.driver.psa_crypto.aes_alt.enabled" value="1"/>
            <option display="Use Software" id="config.driver.psa_crypto.aes_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.sha256_alt" default="config.driver.psa_crypto.sha256_alt.disabled">
            <option display="Use Software" id="config.driver.psa_crypto.sha256_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.ecp_alt" default="config.driver.psa_crypto.ecp_alt.disabled">
            <option display="Use Software" id="config.driver.psa_crypto.ecp_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.rsa_alt" default="config.driver.psa_crypto.rsa_alt.disabled">
            <option display="Use Software" id="config.driver.psa_crypto.rsa_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.rsa_2048_alt" default="config.middleware.rm_netx_secure_crypto.rsa_2048_alt.disabled">
            <option display="Disabled" id="config.middleware.rm_netx_secure_crypto.rsa_2048_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.rsa_3072" default="config.driver.psa_crypto.rsa_3072.disabled">
            <option display="Disabled" id="config.driver.psa_crypto.rsa_3072.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.rsa_4096" default="config.driver.psa_crypto.rsa_4096.disabled">
            <option display="Disabled" id="config.driver.psa_crypto.rsa_4096.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.rsa.scratch_buffer_size" default="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.b2048">
            <option display="Disabled (HW)" id="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.disabled" value="4"/>
            <option display="1304 (Modulus: 1024bits) (SW)" id="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.b1024" value="1024"/>
            <option display="2584 (Modulus: 2048bits) (SW)" id="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.b2048" value="2048"/>
            <option display="3864 (Modulus: 3072bits) (SW)" id="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.b3072" value="3072"/>
            <option display="5144 (Modulus: 4096bits) (SW)" id="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.b4096" value="4096"/>
        </enum>
        <enum id="enum.driver.poeg.trigger" default="">
            <option display="GTETRG Pin" id="module.driver.poeg.trigger.trigger_pin" value="POEG_TRIGGER_PIN"/>
            <option display="GPT Output Level" id="module.driver.poeg.trigger.trigger_gpt_output_level" value="POEG_TRIGGER_GPT_OUTPUT_LEVEL"/>
            <option display="Oscillation Stop" id="module.driver.poeg.trigger.trigger_oscillation_stop" value="POEG_TRIGGER_OSCILLATION_STOP"/>
            <option display="ACMPHS0" id="module.driver.poeg.trigger.trigger_acmphs0" value="POEG_TRIGGER_ACMPHS0"/>
            <option display="ACMPHS1" id="module.driver.poeg.trigger.trigger_acmphs1" value="POEG_TRIGGER_ACMPHS1"/>
            <option display="ACMPHS2" id="module.driver.poeg.trigger.trigger_acmphs2" value="POEG_TRIGGER_ACMPHS2"/>
            <option display="ACMPHS3" id="module.driver.poeg.trigger.trigger_acmphs3" value="POEG_TRIGGER_ACMPHS3"/>
            <option display="ACMPHS4" id="module.driver.poeg.trigger.trigger_acmphs4" value="POEG_TRIGGER_ACMPHS4"/>
            <option display="ACMPHS5" id="module.driver.poeg.trigger.trigger_acmphs5" value="POEG_TRIGGER_ACMPHS5"/>
        </enum>
        <enum id="enum.driver.adc.adbuf" default="module.driver.adc.adbuf.disabled">
            <option display="Not Supported" id="module.driver.adc.adbuf.disabled" value="0"/>
        </enum>
        <enum id="enum.driver.uart.flow_control" default="module.driver.uart.flow_control.rts">
            <option display="Hardware CTS" id="module.driver.uart.flow_control.cts" value="SCI_UART_FLOW_CONTROL_CTS"/>
            <option display="Hardware RTS" id="module.driver.uart.flow_control.rts" value="SCI_UART_FLOW_CONTROL_RTS"/>
            <option display="Hardware CTS and Software RTS" id="module.driver.uart.flow_control.ctsrts" value="SCI_UART_FLOW_CONTROL_CTSRTS"/>
        </enum>
        <enum id="enum.driver.timer.gpt_core_clock" default="module.driver.timer.gpt_core_clock.pclk">
            <option display="PCLKD" id="module.driver.timer.gpt_core_clock.pclk" value="1" />
        </enum>
        <enum id="enum.driver.timer.divider_step_size" default="module.driver.timer.divider_step_size.4">
            <option display="4" id="module.driver.timer.divider_step_size.4" value="4"/>
        </enum>
        <enum id="enum.driver.timer.divider_valid_value_7_9" default="module.driver.timer.divider_value.7_9">
            <option display="2" id="module.driver.timer.divider_value.7_9" value="0"/>
        </enum>
        <enum id="enum.driver.usb.fspriorities.mandatory" default="board.icu.common.irq.priority12">
            <option display="Priority 0 (highest)" id="board.icu.common.irq.priority0" value="(0)" />
            <option display="Priority 1" id="board.icu.common.irq.priority1" value="(1)" />
            <option display="Priority 2" id="board.icu.common.irq.priority2" value="(2)" />
            <option display="Priority 3" id="board.icu.common.irq.priority3" value="(3)" />
            <option display="Priority 4" id="board.icu.common.irq.priority4" value="(4)" />
            <option display="Priority 5" id="board.icu.common.irq.priority5" value="(5)" />
            <option display="Priority 6" id="board.icu.common.irq.priority6" value="(6)" />
            <option display="Priority 7" id="board.icu.common.irq.priority7" value="(7)" />
            <option display="Priority 8" id="board.icu.common.irq.priority8" value="(8)" />
            <option display="Priority 9" id="board.icu.common.irq.priority9" value="(9)" />
            <option display="Priority 10" id="board.icu.common.irq.priority10" value="(10)" />
            <option display="Priority 11" id="board.icu.common.irq.priority11" value="(11)" />
            <option display="Priority 12" id="board.icu.common.irq.priority12" value="(12)" />
            <option display="Priority 13" id="board.icu.common.irq.priority13" value="(13)" />
            <option display="Priority 14" id="board.icu.common.irq.priority14" value="(14)" />
            <option display="Priority 15" id="board.icu.common.irq.priority15" value="(15)" />
            <option display="Not Supported" id="_disabled" value="(BSP_IRQ_DISABLED)" />
        </enum>
        <enum id="enum.driver.usb.hspriorities.mandatory" default="_disabled">
            <option display="Not Supported" id="_disabled" value="(BSP_IRQ_DISABLED)" />
        </enum>
        <enum id="enum.driver.doc.doc_event" default="module.driver.doc.doc_event.comparison_mismatch">
            <option display="Comparison mismatch" id="module.driver.doc.doc_event.comparison_mismatch" value="DOC_EVENT_COMPARISON_MISMATCH"/>
            <option display="Comparison match" id="module.driver.doc.doc_event.comparison_match" value="DOC_EVENT_COMPARISON_MATCH"/>
            <option display="Addition overflow" id="module.driver.doc.doc_event.addition" value="DOC_EVENT_ADDITION"/>
            <option display="Subtraction underflow" id="module.driver.doc.doc_event.subtraction" value="DOC_EVENT_SUBTRACTION"/>
        </enum>
        <enum id="enum.driver.doc.doc_bit_width" default="module.driver.doc.doc_bit_width.16">
            <option display="16-Bit" id="module.driver.doc.doc_bit_width.16" value="DOC_BIT_WIDTH_16"/>
        </enum>
        <enum id="enum.mcu.usb_basic.pll_clock_frequency" default="config.driver.usb_basic.pll_clock_frequency.24mhz">
            <option display="Not Supported" id="config.driver.usb_basic.pll_clock_frequency.24mhz" value="USB_CFG_24MHZ"/>
        </enum>
        <enum id="enum.mcu.usb_basic.buswait" default="config.driver.usb_basic.buswait.0">
            <option display="Not Supported" id="config.driver.usb_basic.buswait.0" value="USB_CFG_BUSWAIT_0" />
        </enum>
        <enum id="enum.mcu.usb_basic.bc_function" default="config.driver.usb_basic.bc_function.disable">
            <option display="Not Supported" id="config.driver.usb_basic.bc_function.disable" value="USB_CFG_DISABLE" />
        </enum>
        <enum id="enum.mcu.usb_basic.power_source" default="config.driver.usb_basic.power_source.high">
            <option display="Active High" id="config.driver.usb_basic.power_source.high" value="USB_CFG_HIGH"/>
            <option display="Active Low" id="config.driver.usb_basic.power_source.low" value="USB_CFG_LOW"/>
        </enum>
        <enum id="enum.mcu.usb_basic.dcp_function" default="config.driver.usb_basic.dcp_function.disable">
            <option display="Not Supported" id="config.driver.usb_basic.dcp_function.disable" value="USB_CFG_DISABLE"/>
        </enum>
        <enum id="enum.mcu.usb_basic.cntmd" default="config.driver.usb_basic.cntmd.disable">
            <option display="Not Supported" id="config.driver.usb_basic.cntmd.disable" value="USB_CFG_CNTMDOFF"/>
        </enum>
        <enum id="enum.mcu.usb_basic.ldo_regulator" default="config.driver.usb_basic.ldo_regulator.disable">
            <option display="Not Supported" id="config.driver.usb_basic.ldo_regulator.disable" value="USB_CFG_DISABLE" />
        </enum>
        <enum id="enum.mcu.usb_basic.dma" default="config.driver.usb_basic.dma.disable">
            <option display="Disabled" id="config.driver.usb_basic.dma.disable" value="USB_CFG_DISABLE"/>
            <option display="Enabled" id="config.driver.usb_basic.dma.enable" value="USB_CFG_ENABLE"/>
        </enum>
        <enum id="enum.driver.iwdt.register_start_nmi_supported" default="enum.driver.iwdt.register_start_nmi_supported.disabled">
            <option id="enum.driver.iwdt.register_start_nmi_supported.disabled" display="Disabled" value="(0)" />
        </enum>
        <enum id="enum.driver.iwdt.timeout" default="enum.driver.iwdt.timeout.disabled">
            <option id="enum.driver.iwdt.timeout.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <enum id="enum.driver.iwdt.clock_division" default="enum.driver.iwdt.clock_division.disabled">
            <option id="enum.driver.iwdt.clock_division.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <enum id="enum.driver.iwdt.window_start" default="enum.driver.iwdt.window_start.disabled">
            <option id="enum.driver.iwdt.window_start.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <enum id="enum.driver.iwdt.window_end" default="enum.driver.iwdt.window_end.disabled">
            <option id="enum.driver.iwdt.window_end.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <enum id="enum.driver.iwdt.reset_control" default="enum.driver.iwdt.reset_control.disabled">
            <option id="enum.driver.iwdt.reset_control.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <enum id="enum.driver.iwdt.stop_control" default="enum.driver.iwdt.stop_control.disabled">
            <option id="enum.driver.iwdt.stop_control.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <clock>
            <constraint display="The system clock source must be greater than 0.">
                ${value:board.clock.iclk.display} &gt; 0
            </constraint>
            <constraint display="ICLK must not be less than PCLKA or PCLKB">
                (${value:board.clock.iclk.display} &gt;= ${value:board.clock.pclka.display}) &amp;&amp;
                (${value:board.clock.iclk.display} &gt;= ${value:board.clock.pclkb.display})
            </constraint>
            <constraint display="ICLK must not be less than FCLK">
                (${value:board.clock.iclk.display} &gt;= ${value:board.clock.fclk.display})
            </constraint>
            <constraint display="ICLK must not be less than BCLK">
                (${value:board.clock.iclk.display} &gt;= ${value:board.clock.bclk.display})
            </constraint>
            <constraint display="PCKLA must not be less than PCLKB">
                (${value:board.clock.pclka.display} &gt;= ${value:board.clock.pclkb.display})
            </constraint>
            <constraint display="PCLKD must not be less than PCLKA or PCLKB">
                (${value:board.clock.pclkd.display} &gt;= ${value:board.clock.pclka.display}) &amp;&amp;
                (${value:board.clock.pclkd.display} &gt;= ${value:board.clock.pclkb.display})
            </constraint>
            <constraint display="PCLKB:PCLKC ratio must equal 1:1, 1:2, 1:4, 2:1, 4:1, or 8:1">
                ((${value:board.clock.pclkc.display} / ${value:board.clock.pclkb.display}) &lt;= 4)
                &amp;&amp;
                ((${value:board.clock.pclkb.display} / ${value:board.clock.pclkc.display}) &lt;= 8)
            </constraint>
            <constraint display="Maximum allowed XTAL frequency for RA6M2 is 24MHz">
                (${value:board.clock.xtal.freq} &lt;= "24000000")
            </constraint>
            <node id="board.clock.xtal.freq" xhint="0" yhint="0" default="12000000" tooltip="Click to edit the XTAL frequency.">
                <peripheral id="board.clock.peripheral.canmclk" />
                <option id="_edit" display="XTAL ${value}Hz" macroName="BSP_CFG_XTAL_HZ" macroValue="(${value})" />
            </node>
            <node id="board.clock.pll.source" xhint="1" yhint="1" default="board.clock.pll.source.xtal">
                <option id="board.clock.pll.source.disabled" display="PLL Src: Disabled" input="0" mul="0" macroName="BSP_CFG_PLL_SOURCE" macroValue="(BSP_CLOCKS_CLOCK_DISABLED)" />
                <option id="board.clock.pll.source.xtal" display="PLL Src: XTAL" input="board.clock.xtal.freq" macroName="BSP_CFG_PLL_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MAIN_OSC)" />
                <option id="board.clock.pll.source.hoco" display="PLL Src: HOCO" input="board.clock.hoco.freq" macroName="BSP_CFG_PLL_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_HOCO)" />
            </node>
            <node id="board.clock.hoco.freq" xhint="0" yhint="5" default="board.clock.hoco.freq.20m">
                <option id="board.clock.hoco.freq.16m" display="HOCO 16MHz" mul="16000000" macroName="BSP_CFG_HOCO_FREQUENCY" macroValue="(0)" />
                <option id="board.clock.hoco.freq.18m" display="HOCO 18MHz" mul="18000000" macroName="BSP_CFG_HOCO_FREQUENCY" macroValue="(1)" />
                <option id="board.clock.hoco.freq.20m" display="HOCO 20MHz" mul="20000000" macroName="BSP_CFG_HOCO_FREQUENCY" macroValue="(2)" />
            </node>
            <node id="board.clock.loco.freq" xhint="0" yhint="6" default="board.clock.loco.freq.32768">
                <option id="board.clock.loco.freq.32768" display="LOCO 32768Hz" mul="32768" />
            </node>
            <node id="board.clock.moco.freq" xhint="0" yhint="7" default="board.clock.moco.freq.8m">
                <option id="board.clock.moco.freq.8m" display="MOCO 8MHz" mul="8000000" />
            </node>
            <node id="board.clock.subclk.freq" xhint="0" yhint="8" default="board.clock.subclk.freq.32768">
                <option id="board.clock.subclk.freq.32768" display="SUBCLK 32768Hz" mul="32768" />
            </node>
            <node id="board.clock.pll.div" xhint="1" yhint="2" default="board.clock.pll.div.1">
                <option id="board.clock.pll.div.1" display="PLL Div /1" div="1" input="board.clock.pll.source" macroName="BSP_CFG_PLL_DIV" macroValue="(BSP_CLOCKS_PLL_DIV_1)" />
                <option id="board.clock.pll.div.2" display="PLL Div /2" div="2" input="board.clock.pll.source" macroName="BSP_CFG_PLL_DIV" macroValue="(BSP_CLOCKS_PLL_DIV_2)" />
                <option id="board.clock.pll.div.3" display="PLL Div /3" div="3" input="board.clock.pll.source" macroName="BSP_CFG_PLL_DIV" macroValue="(BSP_CLOCKS_PLL_DIV_3)" />
            </node>
            <node id="board.clock.pll.mul" xhint="1" yhint="3" default="board.clock.pll.mul.200">
                <option id="board.clock.pll.mul.100" display="PLL Mul x10.0" mul="100" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(10U,0U)" />
                <option id="board.clock.pll.mul.105" display="PLL Mul x10.5" mul="105" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(10U,50U)" />
                <option id="board.clock.pll.mul.110" display="PLL Mul x11.0" mul="110" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(11U,0U)" />
                <option id="board.clock.pll.mul.115" display="PLL Mul x11.5" mul="115" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(11U,50U)" />
                <option id="board.clock.pll.mul.120" display="PLL Mul x12.0" mul="120" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(12U,0U)" />
                <option id="board.clock.pll.mul.125" display="PLL Mul x12.5" mul="125" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(12U,50U)" />
                <option id="board.clock.pll.mul.130" display="PLL Mul x13.0" mul="130" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(13U,0U)" />
                <option id="board.clock.pll.mul.135" display="PLL Mul x13.5" mul="135" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(13U,50U)" />
                <option id="board.clock.pll.mul.140" display="PLL Mul x14.0" mul="140" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(14U,0U)" />
                <option id="board.clock.pll.mul.145" display="PLL Mul x14.5" mul="145" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(14U,50U)" />
                <option id="board.clock.pll.mul.150" display="PLL Mul x15.0" mul="150" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(15U,0U)" />
                <option id="board.clock.pll.mul.155" display="PLL Mul x15.5" mul="155" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(15U,50U)" />
                <option id="board.clock.pll.mul.160" display="PLL Mul x16.0" mul="160" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(16U,0U)" />
                <option id="board.clock.pll.mul.165" display="PLL Mul x16.5" mul="165" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(16U,50U)" />
                <option id="board.clock.pll.mul.170" display="PLL Mul x17.0" mul="170" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(17U,0U)" />
                <option id="board.clock.pll.mul.175" display="PLL Mul x17.5" mul="175" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(17U,50U)" />
                <option id="board.clock.pll.mul.180" display="PLL Mul x18.0" mul="180" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(18U,0U)" />
                <option id="board.clock.pll.mul.185" display="PLL Mul x18.5" mul="185" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(18U,50U)" />
                <option id="board.clock.pll.mul.190" display="PLL Mul x19.0" mul="190" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(19U,0U)" />
                <option id="board.clock.pll.mul.195" display="PLL Mul x19.5" mul="195" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(19U,50U)" />
                <option id="board.clock.pll.mul.200" display="PLL Mul x20.0" mul="200" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(20U,0U)" />
                <option id="board.clock.pll.mul.205" display="PLL Mul x20.5" mul="205" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(20U,50U)" />
                <option id="board.clock.pll.mul.210" display="PLL Mul x21.0" mul="210" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(21U,0U)" />
                <option id="board.clock.pll.mul.215" display="PLL Mul x21.5" mul="215" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(21U,50U)" />
                <option id="board.clock.pll.mul.220" display="PLL Mul x22.0" mul="220" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(22U,0U)" />
                <option id="board.clock.pll.mul.225" display="PLL Mul x22.5" mul="225" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(22U,50U)" />
                <option id="board.clock.pll.mul.230" display="PLL Mul x23.0" mul="230" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(23U,0U)" />
                <option id="board.clock.pll.mul.235" display="PLL Mul x23.5" mul="235" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(23U,50U)" />
                <option id="board.clock.pll.mul.240" display="PLL Mul x24.0" mul="240" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(24U,0U)" />
                <option id="board.clock.pll.mul.245" display="PLL Mul x24.5" mul="245" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(24U,50U)" />
                <option id="board.clock.pll.mul.250" display="PLL Mul x25.0" mul="250" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(25U,0U)" />
                <option id="board.clock.pll.mul.255" display="PLL Mul x25.5" mul="255" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(25U,50U)" />
                <option id="board.clock.pll.mul.260" display="PLL Mul x26.0" mul="260" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(26U,0U)" />
                <option id="board.clock.pll.mul.265" display="PLL Mul x26.5" mul="265" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(26U,50U)" />
                <option id="board.clock.pll.mul.270" display="PLL Mul x27.0" mul="270" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(27U,0U)" />
                <option id="board.clock.pll.mul.275" display="PLL Mul x27.5" mul="275" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(27U,50U)" />
                <option id="board.clock.pll.mul.280" display="PLL Mul x28.0" mul="280" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(28U,0U)" />
                <option id="board.clock.pll.mul.285" display="PLL Mul x28.5" mul="285" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(28U,50U)" />
                <option id="board.clock.pll.mul.290" display="PLL Mul x29.0" mul="290" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(29U,0U)" />
                <option id="board.clock.pll.mul.295" display="PLL Mul x29.5" mul="295" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(29U,50U)" />
                <option id="board.clock.pll.mul.300" display="PLL Mul x30.0" mul="300" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(30U,0U)" />
            </node>
            <node id="board.clock.pll.display" xhint="1" yhint="4" tooltip="PLL output frequency must be between 120 MHz and 240 MHz.">
                <option id="board.clock.pll.display.value" input="board.clock.pll.mul" display="PLL ${value}Hz" minValue="120000000" maxValue="240000000" />
            </node>
            <node id="board.clock.clock.source" xhint="2" yhint="4" default="board.clock.clock.source.pll">
                <option id="board.clock.clock.source.hoco" display="Clock Src: HOCO" input="board.clock.hoco.freq" macroName="BSP_CFG_CLOCK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_HOCO)" />
                <option id="board.clock.clock.source.moco" display="Clock Src: MOCO" input="board.clock.moco.freq" macroName="BSP_CFG_CLOCK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MOCO)" />
                <option id="board.clock.clock.source.loco" display="Clock Src: LOCO" input="board.clock.loco.freq" macroName="BSP_CFG_CLOCK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_LOCO)" />
                <option id="board.clock.clock.source.xtal" display="Clock Src: XTAL" input="board.clock.xtal.freq" macroName="BSP_CFG_CLOCK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MAIN_OSC)" />
                <option id="board.clock.clock.source.subclk" display="Clock Src: SUBCLK" input="board.clock.subclk.freq" macroName="BSP_CFG_CLOCK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_SUBCLOCK)" />
                <option id="board.clock.clock.source.pll" display="Clock Src: PLL" input="board.clock.pll.display" macroName="BSP_CFG_CLOCK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_PLL)" />
            </node>
            <node id="board.clock.iclk.div" xhint="3" yhint="0" default="board.clock.iclk.div.2">
                <option id="board.clock.iclk.div.1" display="ICLK Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.iclk.div.2" display="ICLK Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.iclk.div.4" display="ICLK Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.iclk.div.8" display="ICLK Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.iclk.div.16" display="ICLK Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.iclk.div.32" display="ICLK Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.iclk.div.64" display="ICLK Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.iclk.display" xhint="4" yhint="0" tooltip="The system clock (ICLK) is used as the operating clock of the CPU, DMAC, DTC, ROM and RAM. \nMaximum frequency is 120 MHz.">
                <peripheral id="board.clock.peripheral.can.iclk" />
                <option id="board.clock.iclk.display.value" input="board.clock.iclk.div" display="ICLK ${value}Hz" maxValue="120000000" />
            </node>
            <node id="board.clock.pclka.div" xhint="3" yhint="1" default="board.clock.pclka.div.2">
                <option id="board.clock.pclka.div.1" display="PCLKA Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.pclka.div.2" display="PCLKA Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.pclka.div.4" display="PCLKA Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.pclka.div.8" display="PCLKA Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.pclka.div.16" display="PCLKA Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.pclka.div.32" display="PCLKA Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.pclka.div.64" display="PCLKA Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.pclka.display" xhint="4" yhint="1" tooltip="The Peripheral clock A (PCLKA) is used as the operating clock for the ETHER, QSPI, SPI, SCI, SCE7, SDHI, CRC, IrDA, GPT (bus clock). \nMaximum frequency is 120 MHz.">
                <peripheral id="board.clock.peripheral.sci" />
                <peripheral id="board.clock.peripheral.spi" />
                <peripheral id="board.clock.peripheral.ether" />
                <peripheral id="board.clock.peripheral.can.pclka" />
                <option id="board.clock.pclka.display.value" input="board.clock.pclka.div" display="PCLKA ${value}Hz" maxValue="120000000" />
            </node>
            <node id="board.clock.pclkb.div" xhint="3" yhint="2" default="board.clock.pclkb.div.4">
                <option id="board.clock.pclkb.div.1" display="PCLKB Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.pclkb.div.2" display="PCLKB Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.pclkb.div.4" display="PCLKB Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.pclkb.div.8" display="PCLKB Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.pclkb.div.16" display="PCLKB Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.pclkb.div.32" display="PCLKB Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.pclkb.div.64" display="PCLKB Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.pclkb.display" xhint="4" yhint="2" tooltip="The Peripheral clock B (PCLKB) is used as the operating clock for all other modules not supported by PCLKA, PCLKC and PCLKD. \nMaximum frequency is 60 MHz.">
                <peripheral id="board.clock.peripheral.agt" />
                <peripheral id="board.clock.peripheral.iic" />
                <peripheral id="board.clock.peripheral.can" />
                <peripheral id="board.clock.peripheral.can.pclkb" />
                <option id="board.clock.pclkb.display.value" input="board.clock.pclkb.div" display="PCLKB ${value}Hz" maxValue="60000000" />
            </node>
            <node id="board.clock.pclkc.div" xhint="3" yhint="3" default="board.clock.pclkc.div.4">
                <option id="board.clock.pclkc.div.1" display="PCLKC Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.pclkc.div.2" display="PCLKC Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.pclkc.div.4" display="PCLKC Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.pclkc.div.8" display="PCLKC Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.pclkc.div.16" display="PCLKC Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.pclkc.div.32" display="PCLKC Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.pclkc.div.64" display="PCLKC Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.pclkc.display" xhint="4" yhint="3" tooltip="The Peripheral clock C (PCLKC) is used as the operating clock for the ADC module. \nMaximum frequency is 60 MHz.">
                <peripheral id="board.clock.peripheral.adc" />
                <option id="board.clock.pclkc.display.value" input="board.clock.pclkc.div" display="PCLKC ${value}Hz" maxValue="60000000" />
            </node>
            <node id="board.clock.pclkd.div" xhint="3" yhint="4" default="board.clock.pclkd.div.2">
                <option id="board.clock.pclkd.div.1" display="PCLKD Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.pclkd.div.2" display="PCLKD Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.pclkd.div.4" display="PCLKD Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.pclkd.div.8" display="PCLKD Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.pclkd.div.16" display="PCLKD Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.pclkd.div.32" display="PCLKD Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.pclkd.div.64" display="PCLKD Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.pclkd.display" xhint="4" yhint="4" tooltip="The Peripheral clock D (PCLKD) is used as the operating clock for the GPT (count clock) module. \nMaximum frequency is 120 MHz.">
                <peripheral id="board.clock.peripheral.gpt" />
                <peripheral id="board.clock.peripheral.gptclk" />
                <option id="board.clock.pclkd.display.value" input="board.clock.pclkd.div" display="PCLKD ${value}Hz" maxValue="120000000" />
            </node>
            <node id="board.clock.sdclkout.enable" xhint="3" yhint="5" default="board.clock.sdclkout.enable.enabled">
                <option id="board.clock.sdclkout.enable.disabled" display="SDCLK Disabled" mul="0" input="board.clock.bclk.div" macroName="BSP_CFG_SDCLK_OUTPUT" macroValue="(0)" />
                <option id="board.clock.sdclkout.enable.enabled" display="SDCLK Enabled" div="1" input="board.clock.bclk.div" macroName="BSP_CFG_SDCLK_OUTPUT" macroValue="(1)" />
            </node>
            <node id="board.clock.sdclkout.display" xhint="4" yhint="5" tooltip="The SDRAM clock (SDCLK) is an operating clock for the external bus controller.\nIt is output externally from the SDCLK pin for the SDRAM that is connected to the external bus. \nMaximum frequency is 120 MHz.">
                <option id="board.clock.sdclkout.display.value" input="board.clock.sdclkout.enable" display="SDCLK ${value}Hz" maxValue="120000000" />
            </node>
            <node id="board.clock.bclk.div" xhint="3" yhint="6" default="board.clock.bclk.div.2">
                <option id="board.clock.bclk.div.1" display="BCLK Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_BCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.bclk.div.2" display="BCLK Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_BCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.bclk.div.4" display="BCLK Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_BCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.bclk.div.8" display="BCLK Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_BCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.bclk.div.16" display="BCLK Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_BCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.bclk.div.32" display="BCLK Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_BCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.bclk.div.64" display="BCLK Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_BCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.bclk.display" xhint="4" yhint="6" tooltip="The external bus clock (BCLK) is an operating clock for the external bus controller.\nIt is also output externally from the BCLK pin for the external connection bus.">
                <option id="board.clock.bclk.display.value" input="board.clock.bclk.div" display="BCLK ${value}Hz" maxValue="120000000" />
            </node>
            <node id="board.clock.bclkout.div" xhint="3" yhint="7" default="board.clock.bclkout.div.2">
                <option id="board.clock.bclkout.div.0" display="EBCLK Disabled" mul="0" input="board.clock.bclk.div" macroName="BSP_CFG_BCLK_OUTPUT" macroValue="(0)" />
                <option id="board.clock.bclkout.div.1" display="EBCLK Div /1" div="1" input="board.clock.bclk.div" macroName="BSP_CFG_BCLK_OUTPUT" macroValue="(1)" />
                <option id="board.clock.bclkout.div.2" display="EBCLK Div /2" div="2" input="board.clock.bclk.div" macroName="BSP_CFG_BCLK_OUTPUT" macroValue="(2)" />
            </node>
            <node id="board.clock.bclkout.display" xhint="4" yhint="7" tooltip="Whether to output the BCLK frequency on the BCLKOUT pin. \nMaximum frequency is 60 MHz.">
                <option id="board.clock.bclkout.display.value" input="board.clock.bclkout.div" display="EBCLK ${value}Hz" maxValue="60000000" />
            </node>
            <node id="board.clock.uclk.div" xhint="3" yhint="8" default="board.clock.uclk.div.5">
                <option id="board.clock.uclk.div.3" display="UCLK Div /3" div="3" input="board.clock.clock.source" macroName="BSP_CFG_UCK_DIV" macroValue="(BSP_CLOCKS_USB_CLOCK_DIV_3)" />
                <option id="board.clock.uclk.div.4" display="UCLK Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_UCK_DIV" macroValue="(BSP_CLOCKS_USB_CLOCK_DIV_4)" />
                <option id="board.clock.uclk.div.5" display="UCLK Div /5" div="5" input="board.clock.clock.source" macroName="BSP_CFG_UCK_DIV" macroValue="(BSP_CLOCKS_USB_CLOCK_DIV_5)" />
            </node>
            <node id="board.clock.uclk.display" xhint="4" yhint="8" tooltip="The USB clock (UCLK) is an operating clock for the USBFS module.\nA 48-MHz clock must be supplied to the USB module.\nWhen the USB module is used, setting must be made so that UCLK is 48 MHz.">
                <peripheral id="board.clock.peripheral.usb" />
                <option id="board.clock.uclk.display.value" input="board.clock.uclk.div" display="UCLK ${value}Hz" minValue="48000000" maxValue="48000000" />
            </node>
            <node id="board.clock.fclk.div" xhint="3" yhint="9" default="board.clock.fclk.div.4">
                <option id="board.clock.fclk.div.1" display="FCLK Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.fclk.div.2" display="FCLK Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.fclk.div.4" display="FCLK Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.fclk.div.8" display="FCLK Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.fclk.div.16" display="FCLK Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.fclk.div.32" display="FCLK Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.fclk.div.64" display="FCLK Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.fclk.display" xhint="4" yhint="9" tooltip="The flash-interface clock (FCLK) is used as the operating clock for the flash-memory interfaces.\nThat is, FCLK is used for programming and erasure of the ROM and E2 DataFlash, and reading from the E2 DataFlash. \nFrequency must be between 4 MHz and 60 MHz when any of these features are used.">
                <option id="board.clock.fclk.display.value" input="board.clock.fclk.div" display="FCLK ${value}Hz" minValue="4000000" maxValue="60000000" />
            </node>
            <node id="board.clock.clkout.source" xhint="2" yhint="10" default="board.clock.clkout.source.disabled">
                <option id="board.clock.clkout.source.disabled" display="CLKOUT Disabled" input="0" mul="0" macroName="BSP_CFG_CLKOUT_SOURCE" macroValue="(BSP_CLOCKS_CLOCK_DISABLED)" />
                <option id="board.clock.clkout.source.hoco" display="CLKOUT Src: HOCO" input="board.clock.hoco.freq" macroName="BSP_CFG_CLKOUT_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_HOCO)" />
                <option id="board.clock.clkout.source.moco" display="CLKOUT Src: MOCO" input="board.clock.moco.freq" macroName="BSP_CFG_CLKOUT_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MOCO)" />
                <option id="board.clock.clkout.source.loco" display="CLKOUT Src: LOCO" input="board.clock.loco.freq" macroName="BSP_CFG_CLKOUT_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_LOCO)" />
                <option id="board.clock.clkout.source.xtal" display="CLKOUT Src: XTAL" input="board.clock.xtal.freq" macroName="BSP_CFG_CLKOUT_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MAIN_OSC)" />
                <option id="board.clock.clkout.source.subclk" display="CLKOUT Src: SUBCLK" input="board.clock.subclk.freq" macroName="BSP_CFG_CLKOUT_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_SUBCLOCK)" />
            </node>
            <node id="board.clock.clkout.div" xhint="3" yhint="10" default="board.clock.clkout.div.1">
                <option id="board.clock.clkout.div.1" display="CLKOUT Div /1" div="1" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.clkout.div.2" display="CLKOUT Div /2" div="2" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.clkout.div.4" display="CLKOUT Div /4" div="4" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.clkout.div.8" display="CLKOUT Div /8" div="8" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.clkout.div.16" display="CLKOUT Div /16" div="16" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.clkout.div.32" display="CLKOUT Div /32" div="32" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.clkout.div.64" display="CLKOUT Div /64" div="64" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
                <option id="board.clock.clkout.div.128" display="CLKOUT Div /128" div="128" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_128)" />
            </node>
            <node id="board.clock.clkout.display" xhint="4" yhint="10" tooltip="Frequency output on the CLKOUT pin if CLKOUT is enabled. \nMaximum frequency is 24 MHz.">
                <option id="board.clock.clkout.display.value" input="board.clock.clkout.div" display="CLKOUT ${value}Hz" maxValue="24000000" />
            </node>
        </clock>
        <event id="event.icu.irq0" display="ICU|ICU IRQ0 (External pin interrupt 0)" value="ICU_IRQ0"></event>
        <event id="event.icu.irq1" display="ICU|ICU IRQ1 (External pin interrupt 1)" value="ICU_IRQ1"></event>
        <event id="event.icu.irq2" display="ICU|ICU IRQ2 (External pin interrupt 2)" value="ICU_IRQ2"></event>
        <event id="event.icu.irq3" display="ICU|ICU IRQ3 (External pin interrupt 3)" value="ICU_IRQ3"></event>
        <event id="event.icu.irq4" display="ICU|ICU IRQ4 (External pin interrupt 4)" value="ICU_IRQ4"></event>
        <event id="event.icu.irq5" display="ICU|ICU IRQ5 (External pin interrupt 5)" value="ICU_IRQ5"></event>
        <event id="event.icu.irq6" display="ICU|ICU IRQ6 (External pin interrupt 6)" value="ICU_IRQ6"></event>
        <event id="event.icu.irq7" display="ICU|ICU IRQ7 (External pin interrupt 7)" value="ICU_IRQ7"></event>
        <event id="event.icu.irq8" display="ICU|ICU IRQ8 (External pin interrupt 8)" value="ICU_IRQ8"></event>
        <event id="event.icu.irq9" display="ICU|ICU IRQ9 (External pin interrupt 9)" value="ICU_IRQ9"></event>
        <event id="event.icu.irq10" display="ICU|ICU IRQ10 (External pin interrupt 10)" value="ICU_IRQ10"></event>
        <event id="event.icu.irq11" display="ICU|ICU IRQ11 (External pin interrupt 11)" value="ICU_IRQ11"></event>
        <event id="event.icu.irq12" display="ICU|ICU IRQ12 (External pin interrupt 12)" value="ICU_IRQ12"></event>
        <event id="event.icu.irq13" display="ICU|ICU IRQ13 (External pin interrupt 13)" value="ICU_IRQ13"></event>
        <event id="event.icu.irq14" display="ICU|ICU IRQ14 (External pin interrupt 14)" value="ICU_IRQ14"></event>
        <event id="event.icu.irq15" display="ICU|ICU IRQ15 (External pin interrupt 15)" value="ICU_IRQ15"></event>
        <event id="event.dmac0.int" display="DMAC|DMAC0|DMAC0 INT (DMAC transfer end 0)" value="DMAC0_INT"></event>
        <event id="event.dmac1.int" display="DMAC|DMAC1|DMAC1 INT (DMAC transfer end 1)" value="DMAC1_INT"></event>
        <event id="event.dmac2.int" display="DMAC|DMAC2|DMAC2 INT (DMAC transfer end 2)" value="DMAC2_INT"></event>
        <event id="event.dmac3.int" display="DMAC|DMAC3|DMAC3 INT (DMAC transfer end 3)" value="DMAC3_INT"></event>
        <event id="event.dmac4.int" display="DMAC|DMAC4|DMAC4 INT (DMAC transfer end 4)" value="DMAC4_INT"></event>
        <event id="event.dmac5.int" display="DMAC|DMAC5|DMAC5 INT (DMAC transfer end 5)" value="DMAC5_INT"></event>
        <event id="event.dmac6.int" display="DMAC|DMAC6|DMAC6 INT (DMAC transfer end 6)" value="DMAC6_INT"></event>
        <event id="event.dmac7.int" display="DMAC|DMAC7|DMAC7 INT (DMAC transfer end 7)" value="DMAC7_INT"></event>
        <event id="event.dtc.complete" display="DTC|DTC COMPLETE (DTC last transfer)" value="DTC_COMPLETE"></event>
        <event id="event.icu.snooze.cancel" display="ICU|ICU SNOOZE CANCEL (Canceling from Snooze mode)" value="ICU_SNOOZE_CANCEL"></event>
        <event id="event.fcu.fiferr" display="FCU|FCU FIFERR (Flash access error interrupt)" value="FCU_FIFERR"></event>
        <event id="event.fcu.frdyi" display="FCU|FCU FRDYI (Flash ready interrupt)" value="FCU_FRDYI"></event>
        <event id="event.lvd.lvd1" display="LVD|LVD LVD1 (Voltage monitor 1 interrupt)" value="LVD_LVD1"></event>
        <event id="event.lvd.lvd2" display="LVD|LVD LVD2 (Voltage monitor 2 interrupt)" value="LVD_LVD2"></event>
        <event id="event.cgc.mosc.stop" display="CGC|CGC MOSC STOP (Main Clock oscillation stop)" value="CGC_MOSC_STOP"></event>
        <event id="event.lpm.snooze.request" display="LPM|LPM SNOOZE REQUEST (Snooze entry)" value="LPM_SNOOZE_REQUEST"></event>
        <event id="event.agt0.int" display="AGT|AGT0|AGT0 INT (AGT interrupt)" value="AGT0_INT"></event>
        <event id="event.agt0.compare.a" display="AGT|AGT0|AGT0 COMPARE A (Compare match A)" value="AGT0_COMPARE_A"></event>
        <event id="event.agt0.compare.b" display="AGT|AGT0|AGT0 COMPARE B (Compare match B)" value="AGT0_COMPARE_B"></event>
        <event id="event.agt1.int" display="AGT|AGT1|AGT1 INT (AGT interrupt)" value="AGT1_INT"></event>
        <event id="event.agt1.compare.a" display="AGT|AGT1|AGT1 COMPARE A (Compare match A)" value="AGT1_COMPARE_A"></event>
        <event id="event.agt1.compare.b" display="AGT|AGT1|AGT1 COMPARE B (Compare match B)" value="AGT1_COMPARE_B"></event>
        <event id="event.iwdt.underflow" display="IWDT|IWDT UNDERFLOW (IWDT underflow)" value="IWDT_UNDERFLOW"></event>
        <event id="event.wdt.underflow" display="WDT|WDT UNDERFLOW (WDT underflow)" value="WDT_UNDERFLOW"></event>
        <event id="event.rtc.alarm" display="RTC|RTC ALARM (Alarm interrupt)" value="RTC_ALARM"></event>
        <event id="event.rtc.period" display="RTC|RTC PERIOD (Periodic interrupt)" value="RTC_PERIOD"></event>
        <event id="event.rtc.carry" display="RTC|RTC CARRY (Carry interrupt)" value="RTC_CARRY"></event>
        <event id="event.adc0.scan.end" display="ADC|ADC0|ADC0 SCAN END (A/D scan end interrupt)" value="ADC0_SCAN_END"></event>
        <event id="event.adc0.scan.end.b" display="ADC|ADC0|ADC0 SCAN END B (A/D scan end interrupt for group B)" value="ADC0_SCAN_END_B"></event>
        <event id="event.adc0.window.a" display="ADC|ADC0|ADC0 WINDOW A (Window A Compare match)" value="ADC0_WINDOW_A"></event>
        <event id="event.adc0.window.b" display="ADC|ADC0|ADC0 WINDOW B (Window B Compare match)" value="ADC0_WINDOW_B"></event>
        <event id="event.adc0.compare.match" display="ADC|ADC0|ADC0 COMPARE MATCH (Compare match)" value="ADC0_COMPARE_MATCH"></event>
        <event id="event.adc0.compare.mismatch" display="ADC|ADC0|ADC0 COMPARE MISMATCH (Compare mismatch)" value="ADC0_COMPARE_MISMATCH"></event>
        <event id="event.adc1.scan.end" display="ADC|ADC1|ADC1 SCAN END (A/D scan end interrupt)" value="ADC1_SCAN_END"></event>
        <event id="event.adc1.scan.end.b" display="ADC|ADC1|ADC1 SCAN END B (A/D scan end interrupt for group B)" value="ADC1_SCAN_END_B"></event>
        <event id="event.adc1.window.a" display="ADC|ADC1|ADC1 WINDOW A (Window A Compare match)" value="ADC1_WINDOW_A"></event>
        <event id="event.adc1.window.b" display="ADC|ADC1|ADC1 WINDOW B (Window B Compare match)" value="ADC1_WINDOW_B"></event>
        <event id="event.adc1.compare.match" display="ADC|ADC1|ADC1 COMPARE MATCH (Compare match)" value="ADC1_COMPARE_MATCH"></event>
        <event id="event.adc1.compare.mismatch" display="ADC|ADC1|ADC1 COMPARE MISMATCH (Compare mismatch)" value="ADC1_COMPARE_MISMATCH"></event>
        <event id="event.acmphs0.int" display="COMP|COMP HS0 INT (Comparator interrupt 0)" value="ACMPHS0_INT"></event>
        <event id="event.acmphs1.int" display="COMP|COMP HS1 INT (Comparator interrupt 1)" value="ACMPHS1_INT"></event>
        <event id="event.acmphs2.int" display="COMP|COMP HS2 INT (Comparator interrupt 2)" value="ACMPHS2_INT"></event>
        <event id="event.acmphs3.int" display="COMP|COMP HS3 INT (Comparator interrupt 3)" value="ACMPHS3_INT"></event>
        <event id="event.acmphs4.int" display="COMP|COMP HS4 INT (Comparator interrupt 4)" value="ACMPHS4_INT"></event>
        <event id="event.acmphs5.int" display="COMP|COMP HS5 INT (Comparator interrupt 5)" value="ACMPHS5_INT"></event>
        <event id="event.usbfs.fifo.0" display="USBFS|USBFS FIFO 0 (DMA transfer request 0)" value="USBFS_FIFO_0"></event>
        <event id="event.usbfs.fifo.1" display="USBFS|USBFS FIFO 1 (DMA transfer request 1)" value="USBFS_FIFO_1"></event>
        <event id="event.usbfs.int" display="USBFS|USBFS INT (USBFS interrupt)" value="USBFS_INT"></event>
        <event id="event.usbfs.resume" display="USBFS|USBFS RESUME (USBFS resume interrupt)" value="USBFS_RESUME"></event>
        <event id="event.iic0.rxi" display="IIC|IIC0|IIC0 RXI (Receive data full)" value="IIC0_RXI"></event>
        <event id="event.iic0.txi" display="IIC|IIC0|IIC0 TXI (Transmit data empty)" value="IIC0_TXI"></event>
        <event id="event.iic0.tei" display="IIC|IIC0|IIC0 TEI (Transmit end)" value="IIC0_TEI"></event>
        <event id="event.iic0.eri" display="IIC|IIC0|IIC0 ERI (Transfer error)" value="IIC0_ERI"></event>
        <event id="event.iic0.wui" display="IIC|IIC0|IIC0 WUI (Slave address match)" value="IIC0_WUI"></event>
        <event id="event.iic1.rxi" display="IIC|IIC1|IIC1 RXI (Receive data full)" value="IIC1_RXI"></event>
        <event id="event.iic1.txi" display="IIC|IIC1|IIC1 TXI (Transmit data empty)" value="IIC1_TXI"></event>
        <event id="event.iic1.tei" display="IIC|IIC1|IIC1 TEI (Transmit end)" value="IIC1_TEI"></event>
        <event id="event.iic1.eri" display="IIC|IIC1|IIC1 ERI (Transfer error)" value="IIC1_ERI"></event>
        <event id="event.iic2.rxi" display="IIC|IIC2|IIC2 RXI (Receive data full)" value="IIC2_RXI"></event>
        <event id="event.iic2.txi" display="IIC|IIC2|IIC2 TXI (Transmit data empty)" value="IIC2_TXI"></event>
        <event id="event.iic2.tei" display="IIC|IIC2|IIC2 TEI (Transmit end)" value="IIC2_TEI"></event>
        <event id="event.iic2.eri" display="IIC|IIC2|IIC2 ERI (Transfer error)" value="IIC2_ERI"></event>
        <event id="event.ssi0.txi" display="SSI|SSI0|SSI0 TXI (Transmit data empty)" value="SSI0_TXI"></event>
        <event id="event.ssi0.rxi" display="SSI|SSI0|SSI0 RXI (Receive data full)" value="SSI0_RXI"></event>
        <event id="event.ssi0.int" display="SSI|SSI0|SSI0 INT (Error interrupt)" value="SSI0_INT"></event>
        <event id="event.src.input.fifo.empty" display="SRC|SRC INPUT FIFO EMPTY (Input FIFO empty)" value="SRC_INPUT_FIFO_EMPTY"></event>
        <event id="event.src.output.fifo.full" display="SRC|SRC OUTPUT FIFO FULL (Output FIFO full)" value="SRC_OUTPUT_FIFO_FULL"></event>
        <event id="event.src.output.fifo.overflow" display="SRC|SRC OUTPUT FIFO OVERFLOW (Output FIFO overflow)" value="SRC_OUTPUT_FIFO_OVERFLOW"></event>
        <event id="event.src.output.fifo.underflow" display="SRC|SRC OUTPUT FIFO UNDERFLOW (Output FIFO underflow)" value="SRC_OUTPUT_FIFO_UNDERFLOW"></event>
        <event id="event.src.conversion.end" display="SRC|SRC CONVERSION END (Conversion end)" value="SRC_CONVERSION_END"></event>
        <event id="event.pdc.receive.data.ready" display="PDC|PDC RECEIVE DATA READY (Receive data ready interrupt)" value="PDC_RECEIVE_DATA_READY"></event>
        <event id="event.pdc.frame.end" display="PDC|PDC FRAME END (Frame end interrupt)" value="PDC_FRAME_END"></event>
        <event id="event.pdc.int" display="PDC|PDC INT (Error interrupt)" value="PDC_INT"></event>
        <event id="event.ctsu.write" display="CTSU|CTSU WRITE (Write request interrupt)" value="CTSU_WRITE"></event>
        <event id="event.ctsu.read" display="CTSU|CTSU READ (Measurement data transfer request interrupt)" value="CTSU_READ"></event>
        <event id="event.ctsu.end" display="CTSU|CTSU END (Measurement end interrupt)" value="CTSU_END"></event>
        <event id="event.key.int" display="KEY|KEY INT (Key interrupt)" value="KEY_INT"></event>
        <event id="event.doc.int" display="DOC|DOC INT (Data operation circuit interrupt)" value="DOC_INT"></event>
        <event id="event.cac.frequency.error" display="CAC|CAC FREQUENCY ERROR (Frequency error interrupt)" value="CAC_FREQUENCY_ERROR"></event>
        <event id="event.cac.measurement.end" display="CAC|CAC MEASUREMENT END (Measurement end interrupt)" value="CAC_MEASUREMENT_END"></event>
        <event id="event.cac.overflow" display="CAC|CAC OVERFLOW (Overflow interrupt)" value="CAC_OVERFLOW"></event>
        <event id="event.can0.error" display="CAN|CAN0|CAN0 ERROR (Error interrupt)" value="CAN0_ERROR"></event>
        <event id="event.can0.fifo.rx" display="CAN|CAN0|CAN0 FIFO RX (Receive FIFO interrupt)" value="CAN0_FIFO_RX"></event>
        <event id="event.can0.fifo.tx" display="CAN|CAN0|CAN0 FIFO TX (Transmit FIFO interrupt)" value="CAN0_FIFO_TX"></event>
        <event id="event.can0.mailbox.rx" display="CAN|CAN0|CAN0 MAILBOX RX (Reception complete interrupt)" value="CAN0_MAILBOX_RX"></event>
        <event id="event.can0.mailbox.tx" display="CAN|CAN0|CAN0 MAILBOX TX (Transmission complete interrupt)" value="CAN0_MAILBOX_TX"></event>
        <event id="event.can1.error" display="CAN|CAN1|CAN1 ERROR (Error interrupt)" value="CAN1_ERROR"></event>
        <event id="event.can1.fifo.rx" display="CAN|CAN1|CAN1 FIFO RX (Receive FIFO interrupt)" value="CAN1_FIFO_RX"></event>
        <event id="event.can1.fifo.tx" display="CAN|CAN1|CAN1 FIFO TX (Transmit FIFO interrupt)" value="CAN1_FIFO_TX"></event>
        <event id="event.can1.mailbox.rx" display="CAN|CAN1|CAN1 MAILBOX RX (Reception complete interrupt)" value="CAN1_MAILBOX_RX"></event>
        <event id="event.can1.mailbox.tx" display="CAN|CAN1|CAN1 MAILBOX TX (Transmission complete interrupt)" value="CAN1_MAILBOX_TX"></event>
        <event id="event.ioport.event.1" display="IOPORT|IOPORT EVENT 1 (Port 1 event)" value="IOPORT_EVENT_1"></event>
        <event id="event.ioport.event.2" display="IOPORT|IOPORT EVENT 2 (Port 2 event)" value="IOPORT_EVENT_2"></event>
        <event id="event.ioport.event.3" display="IOPORT|IOPORT EVENT 3 (Port 3 event)" value="IOPORT_EVENT_3"></event>
        <event id="event.ioport.event.4" display="IOPORT|IOPORT EVENT 4 (Port 4 event)" value="IOPORT_EVENT_4"></event>
        <event id="event.elc.software.event.0" display="ELC|ELC SOFTWARE EVENT 0 (Software event 0)" value="ELC_SOFTWARE_EVENT_0"></event>
        <event id="event.elc.software.event.1" display="ELC|ELC SOFTWARE EVENT 1 (Software event 1)" value="ELC_SOFTWARE_EVENT_1"></event>
        <event id="event.poeg0.event" display="POEG|POEG0|POEG0 EVENT (Port Output disable interrupt A)" value="POEG0_EVENT"></event>
        <event id="event.poeg1.event" display="POEG|POEG1|POEG1 EVENT (Port Output disable interrupt B)" value="POEG1_EVENT"></event>
        <event id="event.poeg2.event" display="POEG|POEG2|POEG2 EVENT (Port Output disable interrupt C)" value="POEG2_EVENT"></event>
        <event id="event.poeg3.event" display="POEG|POEG3|POEG3 EVENT (Port Output disable interrupt D)" value="POEG3_EVENT"></event>
        <event id="event.gpt0.capture.compare.a" display="GPT|GPT0|GPT0 CAPTURE COMPARE A (Compare match A)" value="GPT0_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt0.capture.compare.b" display="GPT|GPT0|GPT0 CAPTURE COMPARE B (Compare match B)" value="GPT0_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt0.compare.c" display="GPT|GPT0|GPT0 COMPARE C (Compare match C)" value="GPT0_COMPARE_C"></event>
        <event id="event.gpt0.compare.d" display="GPT|GPT0|GPT0 COMPARE D (Compare match D)" value="GPT0_COMPARE_D"></event>
        <event id="event.gpt0.compare.e" display="GPT|GPT0|GPT0 COMPARE E (Compare match E)" value="GPT0_COMPARE_E"></event>
        <event id="event.gpt0.compare.f" display="GPT|GPT0|GPT0 COMPARE F (Compare match F)" value="GPT0_COMPARE_F"></event>
        <event id="event.gpt0.counter.overflow" display="GPT|GPT0|GPT0 COUNTER OVERFLOW (Overflow)" value="GPT0_COUNTER_OVERFLOW"></event>
        <event id="event.gpt0.counter.underflow" display="GPT|GPT0|GPT0 COUNTER UNDERFLOW (Underflow)" value="GPT0_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt0.ad.trig.a" display="GPT|GPT0|GPT0 AD TRIG A (A/D converter start request A)" value="GPT0_AD_TRIG_A"></event>
        <event id="event.gpt0.ad.trig.b" display="GPT|GPT0|GPT0 AD TRIG B (A/D converter start request B)" value="GPT0_AD_TRIG_B"></event>
        <event id="event.gpt1.capture.compare.a" display="GPT|GPT1|GPT1 CAPTURE COMPARE A (Compare match A)" value="GPT1_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt1.capture.compare.b" display="GPT|GPT1|GPT1 CAPTURE COMPARE B (Compare match B)" value="GPT1_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt1.compare.c" display="GPT|GPT1|GPT1 COMPARE C (Compare match C)" value="GPT1_COMPARE_C"></event>
        <event id="event.gpt1.compare.d" display="GPT|GPT1|GPT1 COMPARE D (Compare match D)" value="GPT1_COMPARE_D"></event>
        <event id="event.gpt1.compare.e" display="GPT|GPT1|GPT1 COMPARE E (Compare match E)" value="GPT1_COMPARE_E"></event>
        <event id="event.gpt1.compare.f" display="GPT|GPT1|GPT1 COMPARE F (Compare match F)" value="GPT1_COMPARE_F"></event>
        <event id="event.gpt1.counter.overflow" display="GPT|GPT1|GPT1 COUNTER OVERFLOW (Overflow)" value="GPT1_COUNTER_OVERFLOW"></event>
        <event id="event.gpt1.counter.underflow" display="GPT|GPT1|GPT1 COUNTER UNDERFLOW (Underflow)" value="GPT1_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt1.ad.trig.a" display="GPT|GPT1|GPT1 AD TRIG A (A/D converter start request A)" value="GPT1_AD_TRIG_A"></event>
        <event id="event.gpt1.ad.trig.b" display="GPT|GPT1|GPT1 AD TRIG B (A/D converter start request B)" value="GPT1_AD_TRIG_B"></event>
        <event id="event.gpt2.capture.compare.a" display="GPT|GPT2|GPT2 CAPTURE COMPARE A (Compare match A)" value="GPT2_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt2.capture.compare.b" display="GPT|GPT2|GPT2 CAPTURE COMPARE B (Compare match B)" value="GPT2_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt2.compare.c" display="GPT|GPT2|GPT2 COMPARE C (Compare match C)" value="GPT2_COMPARE_C"></event>
        <event id="event.gpt2.compare.d" display="GPT|GPT2|GPT2 COMPARE D (Compare match D)" value="GPT2_COMPARE_D"></event>
        <event id="event.gpt2.compare.e" display="GPT|GPT2|GPT2 COMPARE E (Compare match E)" value="GPT2_COMPARE_E"></event>
        <event id="event.gpt2.compare.f" display="GPT|GPT2|GPT2 COMPARE F (Compare match F)" value="GPT2_COMPARE_F"></event>
        <event id="event.gpt2.counter.overflow" display="GPT|GPT2|GPT2 COUNTER OVERFLOW (Overflow)" value="GPT2_COUNTER_OVERFLOW"></event>
        <event id="event.gpt2.counter.underflow" display="GPT|GPT2|GPT2 COUNTER UNDERFLOW (Underflow)" value="GPT2_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt2.ad.trig.a" display="GPT|GPT2|GPT2 AD TRIG A (A/D converter start request A)" value="GPT2_AD_TRIG_A"></event>
        <event id="event.gpt2.ad.trig.b" display="GPT|GPT2|GPT2 AD TRIG B (A/D converter start request B)" value="GPT2_AD_TRIG_B"></event>
        <event id="event.gpt3.capture.compare.a" display="GPT|GPT3|GPT3 CAPTURE COMPARE A (Compare match A)" value="GPT3_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt3.capture.compare.b" display="GPT|GPT3|GPT3 CAPTURE COMPARE B (Compare match B)" value="GPT3_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt3.compare.c" display="GPT|GPT3|GPT3 COMPARE C (Compare match C)" value="GPT3_COMPARE_C"></event>
        <event id="event.gpt3.compare.d" display="GPT|GPT3|GPT3 COMPARE D (Compare match D)" value="GPT3_COMPARE_D"></event>
        <event id="event.gpt3.compare.e" display="GPT|GPT3|GPT3 COMPARE E (Compare match E)" value="GPT3_COMPARE_E"></event>
        <event id="event.gpt3.compare.f" display="GPT|GPT3|GPT3 COMPARE F (Compare match F)" value="GPT3_COMPARE_F"></event>
        <event id="event.gpt3.counter.overflow" display="GPT|GPT3|GPT3 COUNTER OVERFLOW (Overflow)" value="GPT3_COUNTER_OVERFLOW"></event>
        <event id="event.gpt3.counter.underflow" display="GPT|GPT3|GPT3 COUNTER UNDERFLOW (Underflow)" value="GPT3_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt3.ad.trig.a" display="GPT|GPT3|GPT3 AD TRIG A (A/D converter start request A)" value="GPT3_AD_TRIG_A"></event>
        <event id="event.gpt3.ad.trig.b" display="GPT|GPT3|GPT3 AD TRIG B (A/D converter start request B)" value="GPT3_AD_TRIG_B"></event>
        <event id="event.gpt4.capture.compare.a" display="GPT|GPT4|GPT4 CAPTURE COMPARE A (Compare match A)" value="GPT4_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt4.capture.compare.b" display="GPT|GPT4|GPT4 CAPTURE COMPARE B (Compare match B)" value="GPT4_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt4.compare.c" display="GPT|GPT4|GPT4 COMPARE C (Compare match C)" value="GPT4_COMPARE_C"></event>
        <event id="event.gpt4.compare.d" display="GPT|GPT4|GPT4 COMPARE D (Compare match D)" value="GPT4_COMPARE_D"></event>
        <event id="event.gpt4.compare.e" display="GPT|GPT4|GPT4 COMPARE E (Compare match E)" value="GPT4_COMPARE_E"></event>
        <event id="event.gpt4.compare.f" display="GPT|GPT4|GPT4 COMPARE F (Compare match F)" value="GPT4_COMPARE_F"></event>
        <event id="event.gpt4.counter.overflow" display="GPT|GPT4|GPT4 COUNTER OVERFLOW (Overflow)" value="GPT4_COUNTER_OVERFLOW"></event>
        <event id="event.gpt4.counter.underflow" display="GPT|GPT4|GPT4 COUNTER UNDERFLOW (Underflow)" value="GPT4_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt4.ad.trig.a" display="GPT|GPT4|GPT4 AD TRIG A (A/D converter start request A)" value="GPT4_AD_TRIG_A"></event>
        <event id="event.gpt4.ad.trig.b" display="GPT|GPT4|GPT4 AD TRIG B (A/D converter start request B)" value="GPT4_AD_TRIG_B"></event>
        <event id="event.gpt5.capture.compare.a" display="GPT|GPT5|GPT5 CAPTURE COMPARE A (Compare match A)" value="GPT5_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt5.capture.compare.b" display="GPT|GPT5|GPT5 CAPTURE COMPARE B (Compare match B)" value="GPT5_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt5.compare.c" display="GPT|GPT5|GPT5 COMPARE C (Compare match C)" value="GPT5_COMPARE_C"></event>
        <event id="event.gpt5.compare.d" display="GPT|GPT5|GPT5 COMPARE D (Compare match D)" value="GPT5_COMPARE_D"></event>
        <event id="event.gpt5.compare.e" display="GPT|GPT5|GPT5 COMPARE E (Compare match E)" value="GPT5_COMPARE_E"></event>
        <event id="event.gpt5.compare.f" display="GPT|GPT5|GPT5 COMPARE F (Compare match F)" value="GPT5_COMPARE_F"></event>
        <event id="event.gpt5.counter.overflow" display="GPT|GPT5|GPT5 COUNTER OVERFLOW (Overflow)" value="GPT5_COUNTER_OVERFLOW"></event>
        <event id="event.gpt5.counter.underflow" display="GPT|GPT5|GPT5 COUNTER UNDERFLOW (Underflow)" value="GPT5_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt5.ad.trig.a" display="GPT|GPT5|GPT5 AD TRIG A (A/D converter start request A)" value="GPT5_AD_TRIG_A"></event>
        <event id="event.gpt5.ad.trig.b" display="GPT|GPT5|GPT5 AD TRIG B (A/D converter start request B)" value="GPT5_AD_TRIG_B"></event>
        <event id="event.gpt6.capture.compare.a" display="GPT|GPT6|GPT6 CAPTURE COMPARE A (Compare match A)" value="GPT6_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt6.capture.compare.b" display="GPT|GPT6|GPT6 CAPTURE COMPARE B (Compare match B)" value="GPT6_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt6.compare.c" display="GPT|GPT6|GPT6 COMPARE C (Compare match C)" value="GPT6_COMPARE_C"></event>
        <event id="event.gpt6.compare.d" display="GPT|GPT6|GPT6 COMPARE D (Compare match D)" value="GPT6_COMPARE_D"></event>
        <event id="event.gpt6.compare.e" display="GPT|GPT6|GPT6 COMPARE E (Compare match E)" value="GPT6_COMPARE_E"></event>
        <event id="event.gpt6.compare.f" display="GPT|GPT6|GPT6 COMPARE F (Compare match F)" value="GPT6_COMPARE_F"></event>
        <event id="event.gpt6.counter.overflow" display="GPT|GPT6|GPT6 COUNTER OVERFLOW (Overflow)" value="GPT6_COUNTER_OVERFLOW"></event>
        <event id="event.gpt6.counter.underflow" display="GPT|GPT6|GPT6 COUNTER UNDERFLOW (Underflow)" value="GPT6_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt6.ad.trig.a" display="GPT|GPT6|GPT6 AD TRIG A (A/D converter start request A)" value="GPT6_AD_TRIG_A"></event>
        <event id="event.gpt6.ad.trig.b" display="GPT|GPT6|GPT6 AD TRIG B (A/D converter start request B)" value="GPT6_AD_TRIG_B"></event>
        <event id="event.gpt7.capture.compare.a" display="GPT|GPT7|GPT7 CAPTURE COMPARE A (Compare match A)" value="GPT7_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt7.capture.compare.b" display="GPT|GPT7|GPT7 CAPTURE COMPARE B (Compare match B)" value="GPT7_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt7.compare.c" display="GPT|GPT7|GPT7 COMPARE C (Compare match C)" value="GPT7_COMPARE_C"></event>
        <event id="event.gpt7.compare.d" display="GPT|GPT7|GPT7 COMPARE D (Compare match D)" value="GPT7_COMPARE_D"></event>
        <event id="event.gpt7.compare.e" display="GPT|GPT7|GPT7 COMPARE E (Compare match E)" value="GPT7_COMPARE_E"></event>
        <event id="event.gpt7.compare.f" display="GPT|GPT7|GPT7 COMPARE F (Compare match F)" value="GPT7_COMPARE_F"></event>
        <event id="event.gpt7.counter.overflow" display="GPT|GPT7|GPT7 COUNTER OVERFLOW (Overflow)" value="GPT7_COUNTER_OVERFLOW"></event>
        <event id="event.gpt7.counter.underflow" display="GPT|GPT7|GPT7 COUNTER UNDERFLOW (Underflow)" value="GPT7_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt7.ad.trig.a" display="GPT|GPT7|GPT7 AD TRIG A (A/D converter start request A)" value="GPT7_AD_TRIG_A"></event>
        <event id="event.gpt7.ad.trig.b" display="GPT|GPT7|GPT7 AD TRIG B (A/D converter start request B)" value="GPT7_AD_TRIG_B"></event>
        <event id="event.gpt8.capture.compare.a" display="GPT|GPT8|GPT8 CAPTURE COMPARE A (Compare match A)" value="GPT8_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt8.capture.compare.b" display="GPT|GPT8|GPT8 CAPTURE COMPARE B (Compare match B)" value="GPT8_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt8.compare.c" display="GPT|GPT8|GPT8 COMPARE C (Compare match C)" value="GPT8_COMPARE_C"></event>
        <event id="event.gpt8.compare.d" display="GPT|GPT8|GPT8 COMPARE D (Compare match D)" value="GPT8_COMPARE_D"></event>
        <event id="event.gpt8.compare.e" display="GPT|GPT8|GPT8 COMPARE E (Compare match E)" value="GPT8_COMPARE_E"></event>
        <event id="event.gpt8.compare.f" display="GPT|GPT8|GPT8 COMPARE F (Compare match F)" value="GPT8_COMPARE_F"></event>
        <event id="event.gpt8.counter.overflow" display="GPT|GPT8|GPT8 COUNTER OVERFLOW (Overflow)" value="GPT8_COUNTER_OVERFLOW"></event>
        <event id="event.gpt8.counter.underflow" display="GPT|GPT8|GPT8 COUNTER UNDERFLOW (Underflow)" value="GPT8_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt9.capture.compare.a" display="GPT|GPT9|GPT9 CAPTURE COMPARE A (Compare match A)" value="GPT9_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt9.capture.compare.b" display="GPT|GPT9|GPT9 CAPTURE COMPARE B (Compare match B)" value="GPT9_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt9.compare.c" display="GPT|GPT9|GPT9 COMPARE C (Compare match C)" value="GPT9_COMPARE_C"></event>
        <event id="event.gpt9.compare.d" display="GPT|GPT9|GPT9 COMPARE D (Compare match D)" value="GPT9_COMPARE_D"></event>
        <event id="event.gpt9.compare.e" display="GPT|GPT9|GPT9 COMPARE E (Compare match E)" value="GPT9_COMPARE_E"></event>
        <event id="event.gpt9.compare.f" display="GPT|GPT9|GPT9 COMPARE F (Compare match F)" value="GPT9_COMPARE_F"></event>
        <event id="event.gpt9.counter.overflow" display="GPT|GPT9|GPT9 COUNTER OVERFLOW (Overflow)" value="GPT9_COUNTER_OVERFLOW"></event>
        <event id="event.gpt9.counter.underflow" display="GPT|GPT9|GPT9 COUNTER UNDERFLOW (Underflow)" value="GPT9_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt10.capture.compare.a" display="GPT|GPT10|GPT10 CAPTURE COMPARE A (Compare match A)" value="GPT10_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt10.capture.compare.b" display="GPT|GPT10|GPT10 CAPTURE COMPARE B (Compare match B)" value="GPT10_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt10.compare.c" display="GPT|GPT10|GPT10 COMPARE C (Compare match C)" value="GPT10_COMPARE_C"></event>
        <event id="event.gpt10.compare.d" display="GPT|GPT10|GPT10 COMPARE D (Compare match D)" value="GPT10_COMPARE_D"></event>
        <event id="event.gpt10.compare.e" display="GPT|GPT10|GPT10 COMPARE E (Compare match E)" value="GPT10_COMPARE_E"></event>
        <event id="event.gpt10.compare.f" display="GPT|GPT10|GPT10 COMPARE F (Compare match F)" value="GPT10_COMPARE_F"></event>
        <event id="event.gpt10.counter.overflow" display="GPT|GPT10|GPT10 COUNTER OVERFLOW (Overflow)" value="GPT10_COUNTER_OVERFLOW"></event>
        <event id="event.gpt10.counter.underflow" display="GPT|GPT10|GPT10 COUNTER UNDERFLOW (Underflow)" value="GPT10_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt11.capture.compare.a" display="GPT|GPT11|GPT11 CAPTURE COMPARE A (Compare match A)" value="GPT11_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt11.capture.compare.b" display="GPT|GPT11|GPT11 CAPTURE COMPARE B (Compare match B)" value="GPT11_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt11.compare.c" display="GPT|GPT11|GPT11 COMPARE C (Compare match C)" value="GPT11_COMPARE_C"></event>
        <event id="event.gpt11.compare.d" display="GPT|GPT11|GPT11 COMPARE D (Compare match D)" value="GPT11_COMPARE_D"></event>
        <event id="event.gpt11.compare.e" display="GPT|GPT11|GPT11 COMPARE E (Compare match E)" value="GPT11_COMPARE_E"></event>
        <event id="event.gpt11.compare.f" display="GPT|GPT11|GPT11 COMPARE F (Compare match F)" value="GPT11_COMPARE_F"></event>
        <event id="event.gpt11.counter.overflow" display="GPT|GPT11|GPT11 COUNTER OVERFLOW (Overflow)" value="GPT11_COUNTER_OVERFLOW"></event>
        <event id="event.gpt11.counter.underflow" display="GPT|GPT11|GPT11 COUNTER UNDERFLOW (Underflow)" value="GPT11_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt12.capture.compare.a" display="GPT|GPT12|GPT12 CAPTURE COMPARE A (Compare match A)" value="GPT12_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt12.capture.compare.b" display="GPT|GPT12|GPT12 CAPTURE COMPARE B (Compare match B)" value="GPT12_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt12.compare.c" display="GPT|GPT12|GPT12 COMPARE C (Compare match C)" value="GPT12_COMPARE_C"></event>
        <event id="event.gpt12.compare.d" display="GPT|GPT12|GPT12 COMPARE D (Compare match D)" value="GPT12_COMPARE_D"></event>
        <event id="event.gpt12.compare.e" display="GPT|GPT12|GPT12 COMPARE E (Compare match E)" value="GPT12_COMPARE_E"></event>
        <event id="event.gpt12.compare.f" display="GPT|GPT12|GPT12 COMPARE F (Compare match F)" value="GPT12_COMPARE_F"></event>
        <event id="event.gpt12.counter.overflow" display="GPT|GPT12|GPT12 COUNTER OVERFLOW (Overflow)" value="GPT12_COUNTER_OVERFLOW"></event>
        <event id="event.gpt12.counter.underflow" display="GPT|GPT12|GPT12 COUNTER UNDERFLOW (Underflow)" value="GPT12_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt13.capture.compare.a" display="GPT|GPT13|GPT13 CAPTURE COMPARE A (Compare match A)" value="GPT13_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt13.capture.compare.b" display="GPT|GPT13|GPT13 CAPTURE COMPARE B (Compare match B)" value="GPT13_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt13.compare.c" display="GPT|GPT13|GPT13 COMPARE C (Compare match C)" value="GPT13_COMPARE_C"></event>
        <event id="event.gpt13.compare.d" display="GPT|GPT13|GPT13 COMPARE D (Compare match D)" value="GPT13_COMPARE_D"></event>
        <event id="event.gpt13.compare.e" display="GPT|GPT13|GPT13 COMPARE E (Compare match E)" value="GPT13_COMPARE_E"></event>
        <event id="event.gpt13.compare.f" display="GPT|GPT13|GPT13 COMPARE F (Compare match F)" value="GPT13_COMPARE_F"></event>
        <event id="event.gpt13.counter.overflow" display="GPT|GPT13|GPT13 COUNTER OVERFLOW (Overflow)" value="GPT13_COUNTER_OVERFLOW"></event>
        <event id="event.gpt13.counter.underflow" display="GPT|GPT13|GPT13 COUNTER UNDERFLOW (Underflow)" value="GPT13_COUNTER_UNDERFLOW"></event>
        <event id="event.ops.uvw.edge" display="OPS|OPS UVW EDGE (UVW edge event)" value="OPS_UVW_EDGE"></event>
        <event id="event.edmac0.eint" display="EDMAC|EDMAC0|EDMAC0 EINT (EDMAC 0 interrupt)" value="EDMAC0_EINT"></event>
        <event id="event.sci0.rxi" display="SCI|SCI0|SCI0 RXI (Receive data full)" value="SCI0_RXI"></event>
        <event id="event.sci0.txi" display="SCI|SCI0|SCI0 TXI (Transmit data empty)" value="SCI0_TXI"></event>
        <event id="event.sci0.tei" display="SCI|SCI0|SCI0 TEI (Transmit end)" value="SCI0_TEI"></event>
        <event id="event.sci0.eri" display="SCI|SCI0|SCI0 ERI (Receive error)" value="SCI0_ERI"></event>
        <event id="event.sci0.am" display="SCI|SCI0|SCI0 AM (Address match event)" value="SCI0_AM"></event>
        <event id="event.sci0.rxi.or.eri" display="SCI|SCI0|SCI0 RXI OR ERI (Receive data full/Receive)" value="SCI0_RXI_OR_ERI"></event>
        <event id="event.sci1.rxi" display="SCI|SCI1|SCI1 RXI (Received data full)" value="SCI1_RXI"></event>
        <event id="event.sci1.txi" display="SCI|SCI1|SCI1 TXI (Transmit data empty)" value="SCI1_TXI"></event>
        <event id="event.sci1.tei" display="SCI|SCI1|SCI1 TEI (Transmit end)" value="SCI1_TEI"></event>
        <event id="event.sci1.eri" display="SCI|SCI1|SCI1 ERI (Receive error)" value="SCI1_ERI"></event>
        <event id="event.sci1.am" display="SCI|SCI1|SCI1 AM (Address match event)" value="SCI1_AM"></event>
        <event id="event.sci2.rxi" display="SCI|SCI2|SCI2 RXI (Received data full)" value="SCI2_RXI"></event>
        <event id="event.sci2.txi" display="SCI|SCI2|SCI2 TXI (Transmit data empty)" value="SCI2_TXI"></event>
        <event id="event.sci2.tei" display="SCI|SCI2|SCI2 TEI (Transmit end)" value="SCI2_TEI"></event>
        <event id="event.sci2.eri" display="SCI|SCI2|SCI2 ERI (Receive error)" value="SCI2_ERI"></event>
        <event id="event.sci2.am" display="SCI|SCI2|SCI2 AM (Address match event)" value="SCI2_AM"></event>
        <event id="event.sci3.rxi" display="SCI|SCI3|SCI3 RXI (Received data full)" value="SCI3_RXI"></event>
        <event id="event.sci3.txi" display="SCI|SCI3|SCI3 TXI (Transmit data empty)" value="SCI3_TXI"></event>
        <event id="event.sci3.tei" display="SCI|SCI3|SCI3 TEI (Transmit end)" value="SCI3_TEI"></event>
        <event id="event.sci3.eri" display="SCI|SCI3|SCI3 ERI (Receive error)" value="SCI3_ERI"></event>
        <event id="event.sci3.am" display="SCI|SCI3|SCI3 AM (Address match event)" value="SCI3_AM"></event>
        <event id="event.sci4.rxi" display="SCI|SCI4|SCI4 RXI (Received data full)" value="SCI4_RXI"></event>
        <event id="event.sci4.txi" display="SCI|SCI4|SCI4 TXI (Transmit data empty)" value="SCI4_TXI"></event>
        <event id="event.sci4.tei" display="SCI|SCI4|SCI4 TEI (Transmit end)" value="SCI4_TEI"></event>
        <event id="event.sci4.eri" display="SCI|SCI4|SCI4 ERI (Receive error)" value="SCI4_ERI"></event>
        <event id="event.sci4.am" display="SCI|SCI4|SCI4 AM (Address match event)" value="SCI4_AM"></event>
        <event id="event.sci5.rxi" display="SCI|SCI5|SCI5 RXI (Received data full)" value="SCI5_RXI"></event>
        <event id="event.sci5.txi" display="SCI|SCI5|SCI5 TXI (Transmit data empty)" value="SCI5_TXI"></event>
        <event id="event.sci5.tei" display="SCI|SCI5|SCI5 TEI (Transmit end)" value="SCI5_TEI"></event>
        <event id="event.sci5.eri" display="SCI|SCI5|SCI5 ERI (Receive error)" value="SCI5_ERI"></event>
        <event id="event.sci5.am" display="SCI|SCI5|SCI5 AM (Address match event)" value="SCI5_AM"></event>
        <event id="event.sci6.rxi" display="SCI|SCI6|SCI6 RXI (Received data full)" value="SCI6_RXI"></event>
        <event id="event.sci6.txi" display="SCI|SCI6|SCI6 TXI (Transmit data empty)" value="SCI6_TXI"></event>
        <event id="event.sci6.tei" display="SCI|SCI6|SCI6 TEI (Transmit end)" value="SCI6_TEI"></event>
        <event id="event.sci6.eri" display="SCI|SCI6|SCI6 ERI (Receive error)" value="SCI6_ERI"></event>
        <event id="event.sci6.am" display="SCI|SCI6|SCI6 AM (Address match event)" value="SCI6_AM"></event>
        <event id="event.sci7.rxi" display="SCI|SCI7|SCI7 RXI (Received data full)" value="SCI7_RXI"></event>
        <event id="event.sci7.txi" display="SCI|SCI7|SCI7 TXI (Transmit data empty)" value="SCI7_TXI"></event>
        <event id="event.sci7.tei" display="SCI|SCI7|SCI7 TEI (Transmit end)" value="SCI7_TEI"></event>
        <event id="event.sci7.eri" display="SCI|SCI7|SCI7 ERI (Receive error)" value="SCI7_ERI"></event>
        <event id="event.sci7.am" display="SCI|SCI7|SCI7 AM (Address match event)" value="SCI7_AM"></event>
        <event id="event.sci8.rxi" display="SCI|SCI8|SCI8 RXI (Received data full)" value="SCI8_RXI"></event>
        <event id="event.sci8.txi" display="SCI|SCI8|SCI8 TXI (Transmit data empty)" value="SCI8_TXI"></event>
        <event id="event.sci8.tei" display="SCI|SCI8|SCI8 TEI (Transmit end)" value="SCI8_TEI"></event>
        <event id="event.sci8.eri" display="SCI|SCI8|SCI8 ERI (Receive error)" value="SCI8_ERI"></event>
        <event id="event.sci8.am" display="SCI|SCI8|SCI8 AM (Address match event)" value="SCI8_AM"></event>
        <event id="event.sci9.rxi" display="SCI|SCI9|SCI9 RXI (Received data full)" value="SCI9_RXI"></event>
        <event id="event.sci9.txi" display="SCI|SCI9|SCI9 TXI (Transmit data empty)" value="SCI9_TXI"></event>
        <event id="event.sci9.tei" display="SCI|SCI9|SCI9 TEI (Transmit end)" value="SCI9_TEI"></event>
        <event id="event.sci9.eri" display="SCI|SCI9|SCI9 ERI (Receive error)" value="SCI9_ERI"></event>
        <event id="event.sci9.am" display="SCI|SCI9|SCI9 AM (Address match event)" value="SCI9_AM"></event>
        <event id="event.spi0.rxi" display="SPI|SPI0|SPI0 RXI (Receive buffer full)" value="SPI0_RXI"></event>
        <event id="event.spi0.txi" display="SPI|SPI0|SPI0 TXI (Transmit buffer empty)" value="SPI0_TXI"></event>
        <event id="event.spi0.idle" display="SPI|SPI0|SPI0 IDLE (Idle)" value="SPI0_IDLE"></event>
        <event id="event.spi0.eri" display="SPI|SPI0|SPI0 ERI (Error)" value="SPI0_ERI"></event>
        <event id="event.spi0.tei" display="SPI|SPI0|SPI0 TEI (Transmission complete event)" value="SPI0_TEI"></event>
        <event id="event.spi1.rxi" display="SPI|SPI1|SPI1 RXI (Receive buffer full)" value="SPI1_RXI"></event>
        <event id="event.spi1.txi" display="SPI|SPI1|SPI1 TXI (Transmit buffer empty)" value="SPI1_TXI"></event>
        <event id="event.spi1.idle" display="SPI|SPI1|SPI1 IDLE (Idle)" value="SPI1_IDLE"></event>
        <event id="event.spi1.eri" display="SPI|SPI1|SPI1 ERI (Error)" value="SPI1_ERI"></event>
        <event id="event.spi1.tei" display="SPI|SPI1|SPI1 TEI (Transmission complete event)" value="SPI1_TEI"></event>
        <event id="event.qspi.int" display="QSPI|QSPI INT (Error)" value="QSPI_INT"></event>
        <event id="event.sdhimmc0.accs" display="SDHIMMC|SDHIMMC0|SDHIMMC0 ACCS (Card access)" value="SDHIMMC0_ACCS"></event>
        <event id="event.sdhimmc0.sdio" display="SDHIMMC|SDHIMMC0|SDHIMMC0 SDIO (SDIO access)" value="SDHIMMC0_SDIO"></event>
        <event id="event.sdhimmc0.card" display="SDHIMMC|SDHIMMC0|SDHIMMC0 CARD (Card detect)" value="SDHIMMC0_CARD"></event>
        <event id="event.sdhimmc0.dma.req" display="SDHIMMC|SDHIMMC0|SDHIMMC0 DMA REQ (DMA transfer request)" value="SDHIMMC0_DMA_REQ"></event>
        <event id="event.sdhimmc1.accs" display="SDHIMMC|SDHIMMC1|SDHIMMC1 ACCS (Card access)" value="SDHIMMC1_ACCS"></event>
        <event id="event.sdhimmc1.sdio" display="SDHIMMC|SDHIMMC1|SDHIMMC1 SDIO (SDIO access)" value="SDHIMMC1_SDIO"></event>
        <event id="event.sdhimmc1.card" display="SDHIMMC|SDHIMMC1|SDHIMMC1 CARD (Card detect)" value="SDHIMMC1_CARD"></event>
        <event id="event.sdhimmc1.dma.req" display="SDHIMMC|SDHIMMC1|SDHIMMC1 DMA REQ (DMA transfer request)" value="SDHIMMC1_DMA_REQ"></event>
        <event id="event.sce.proc.busy" display="SCE|SCE PROC BUSY" value="SCE_PROC_BUSY"></event>
        <event id="event.sce.romok" display="SCE|SCE ROMOK" value="SCE_ROMOK"></event>
        <event id="event.sce.long.plg" display="SCE|SCE LONG PLG" value="SCE_LONG_PLG"></event>
        <event id="event.sce.test.busy" display="SCE|SCE TEST BUSY" value="SCE_TEST_BUSY"></event>
        <event id="event.sce.wrrdy.0" display="SCE|SCE WRRDY 0" value="SCE_WRRDY_0"></event>
        <event id="event.sce.wrrdy.1" display="SCE|SCE WRRDY 1" value="SCE_WRRDY_1"></event>
        <event id="event.sce.wrrdy.4" display="SCE|SCE WRRDY 4" value="SCE_WRRDY_4"></event>
        <event id="event.sce.rdrdy.0" display="SCE|SCE RDRDY 0" value="SCE_RDRDY_0"></event>
        <event id="event.sce.rdrdy.1" display="SCE|SCE RDRDY 1" value="SCE_RDRDY_1"></event>
        <event id="event.sce.integrate.wrrdy" display="SCE|SCE INTEGRATE WRRDY" value="SCE_INTEGRATE_WRRDY"></event>
        <event id="event.sce.integrate.rdrdy" display="SCE|SCE INTEGRATE RDRDY" value="SCE_INTEGRATE_RDRDY"></event>
        <!-- These events can not be used as interrupts. Only for ELC triggering -->
        <event id="event.dtc.end" display="DTC|DTC END (DTC transfer end)" value="DTC_END">
            <constraint display="Can only be used for ELC triggering">false</constraint>
        </event>
        <link id="link.gpta" display="GPT (A)" value="GPT_A" />
        <link id="link.gptb" display="GPT (B)" value="GPT_B" />
        <link id="link.gptc" display="GPT (C)" value="GPT_C" />
        <link id="link.gptd" display="GPT (D)" value="GPT_D" />
        <link id="link.gpte" display="GPT (E)" value="GPT_E" />
        <link id="link.gptf" display="GPT (F)" value="GPT_F" />
        <link id="link.gptg" display="GPT (G)" value="GPT_G" />
        <link id="link.gpth" display="GPT (H)" value="GPT_H" />
        <link id="link.adc0" display="ADC12A0" value="ADC0" />
        <link id="link.adc0b" display="ADC12B0" value="ADC0_B" />
        <link id="link.adc1" display="ADC12A1" value="ADC1" />
        <link id="link.adc1b" display="ADC12B1" value="ADC1_B" />
        <link id="link.dac0" display="DAC12 Channel 0" value="DAC0" />
        <link id="link.dac1" display="DAC12 Channel 1" value="DAC1" />
        <link id="link.ioport1" display="PORT 1" value="IOPORT1" />
        <link id="link.ioport2" display="PORT 2" value="IOPORT2" />
        <link id="link.ioport3" display="PORT 3" value="IOPORT3" />
        <link id="link.ioport4" display="PORT 4" value="IOPORT4" />
        <link id="link.ctsu" display="CTSU" value="CTSU" />
    </bsp>
</raModuleDescription>
