-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 13:30:59 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v7
  Current state: extract
  Project: Catapult_2
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                     664 2319811    2319817            0  0        ? 
    Design Total:                                    664 2319811    2319817            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                         Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ------------------------------------------------------ ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                   
    BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                    
    ccs_in(14,32)                                               0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                               0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                        0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                       0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                       
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028()          97.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350()          64.000     0.000      0.000            0.000 0.320          1           1 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb()              6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                     
    mgc_add(10,0,10,0,10)                                      10.000     0.000     10.000            9.000 1.035          1           2 
    mgc_add(11,0,11,0,11)                                      11.000     0.000     11.000           10.000 1.050          1           0 
    mgc_add(12,0,12,0,12)                                      12.000     0.000     12.000           11.000 1.065          2           1 
    mgc_add(13,0,13,0,13)                                      13.000     0.000     13.000           12.000 1.080          4           1 
    mgc_add(14,0,14,0,14)                                      14.000     0.000     14.000           13.000 1.095          3          29 
    mgc_add(15,0,14,0,15)                                      15.000     0.000     15.000           14.000 1.110         23           2 
    mgc_add(15,0,15,0,15)                                      15.000     0.000     15.000           14.000 1.110          1           0 
    mgc_add(18,0,1,1,19)                                       18.000     0.000     18.000           17.000 1.155          1           0 
    mgc_add(18,0,15,1,19)                                      18.000     0.000     18.000           17.000 1.155          0           1 
    mgc_add(32,0,32,0,32)                                      32.000     0.000     32.000           31.000 1.365          3           2 
    mgc_add(4,0,1,1,4)                                          4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_add(4,0,2,1,4)                                          4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,5,0,5)                                          5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(9,0,2,1,10)                                         9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_add(9,0,9,0,9)                                          9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_and(1,2)                                                1.000     0.000      1.000            0.000 0.550          0         241 
    mgc_and(1,3)                                                1.000     0.000      1.000            0.000 0.550          0          86 
    mgc_and(1,4)                                                1.000     0.000      1.000            0.000 0.550          0          20 
    mgc_and(1,5)                                                1.000     0.000      1.000            0.000 0.550          0          17 
    mgc_and(1,6)                                                1.000     0.000      1.000            0.000 0.550          0          13 
    mgc_and(1,7)                                                2.000     0.000      2.000            0.000 1.500          0          10 
    mgc_and(1,8)                                                2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_and(1,9)                                                2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_and(14,2)                                              14.000     0.000     14.000            0.000 0.550          0           1 
    mgc_and(2,2)                                                2.000     0.000      2.000            0.000 0.550          0           4 
    mgc_and(32,2)                                              32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_and(4,2)                                                4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_and(9,2)                                                9.000     0.000      9.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,10)                                     608.000     1.000      0.000            0.000 3.713          1           1 
    mgc_mul(14,0,14,0,14)                                     608.000     1.000      0.000            0.000 3.871          1          10 
    mgc_mux(1,1,2)                                              1.000     0.000      1.000            0.000 0.080          0         474 
    mgc_mux(10,1,2)                                            10.000     0.000     10.000            0.000 0.080          0           2 
    mgc_mux(11,1,2)                                            11.000     0.000     11.000            0.000 0.080          0           1 
    mgc_mux(12,1,2)                                            12.000     0.000     12.000            0.000 0.080          0           1 
    mgc_mux(13,1,2)                                            13.000     0.000     13.000            0.000 0.080          0           1 
    mgc_mux(14,1,2)                                            14.000     0.000     14.000            0.000 0.080          0           4 
    mgc_mux(18,1,2)                                            18.000     0.000     18.000            0.000 0.080          0           1 
    mgc_mux(2,1,2)                                              2.000     0.000      2.000            0.000 0.080          0           2 
    mgc_mux(32,1,2)                                            32.000     0.000     32.000            0.000 0.080          0          13 
    mgc_mux(4,1,2)                                              4.000     0.000      4.000            0.000 0.080          0           5 
    mgc_mux(8,1,2)                                              8.000     0.000      8.000            0.000 0.080          0           2 
    mgc_mux(9,1,2)                                              9.000     0.000      9.000            0.000 0.080          0           4 
    mgc_mux1hot(1,29)                                          11.431     0.000     11.431            0.000 2.850          0           1 
    mgc_mux1hot(1,30)                                          11.815     0.000     11.815            0.000 2.850          0           1 
    mgc_mux1hot(1,31)                                          12.199     0.000     12.199            0.000 2.850          0           1 
    mgc_mux1hot(1,32)                                          12.583     0.000     12.583            0.000 2.850          0           1 
    mgc_mux1hot(1,33)                                          12.967     0.000     12.967            0.000 2.850          0           1 
    mgc_mux1hot(1,4)                                            1.830     0.000      1.830            0.000 1.500          0           2 
    mgc_mux1hot(1,5)                                            2.214     0.000      2.214            0.000 1.500          0           1 
    mgc_mux1hot(1,6)                                            2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(1,7)                                            2.982     0.000      2.982            0.000 1.500          0           2 
    mgc_mux1hot(1,8)                                            3.366     0.000      3.366            0.000 1.500          0           1 
    mgc_mux1hot(10,3)                                          14.463     0.000     14.463            0.000 0.550          0           2 
    mgc_mux1hot(10,7)                                          29.824     0.000     29.824            0.000 1.500          0           1 
    mgc_mux1hot(11,4)                                          20.134     0.000     20.134            0.000 1.500          0           1 
    mgc_mux1hot(14,26)                                        143.904     0.000    143.904            0.000 2.850          0           1 
    mgc_mux1hot(2,9)                                            7.501     0.000      7.501            0.000 1.500          0           1 
    mgc_mux1hot(3,5)                                            6.643     0.000      6.643            0.000 1.500          0           1 
    mgc_mux1hot(32,3)                                          46.282     0.000     46.282            0.000 0.550          0           3 
    mgc_mux1hot(32,4)                                          58.571     0.000     58.571            0.000 1.500          0           1 
    mgc_mux1hot(4,14)                                          22.682     0.000     22.682            0.000 1.500          0           1 
    mgc_mux1hot(4,4)                                            7.321     0.000      7.321            0.000 1.500          0           1 
    mgc_mux1hot(5,24)                                          47.554     0.000     47.554            0.000 2.850          0           1 
    mgc_mux1hot(5,9)                                           18.752     0.000     18.752            0.000 1.500          0           1 
    mgc_mux1hot(8,3)                                           11.571     0.000     11.571            0.000 0.550          0           1 
    mgc_mux1hot(9,10)                                          37.210     0.000     37.210            0.000 1.500          0           1 
    mgc_mux1hot(9,3)                                           13.017     0.000     13.017            0.000 0.550          0           1 
    mgc_mux1hot(9,34)                                         120.159     0.000    120.159            0.000 2.850          0           1 
    mgc_nand(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          19 
    mgc_nand(1,3)                                               1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nand(1,4)                                               1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_nand(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nand(1,6)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nand(14,2)                                             14.000     0.000     14.000            0.000 0.550          0           1 
    mgc_nor(1,10)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_nor(1,2)                                                1.000     0.000      1.000            0.000 0.550          0          50 
    mgc_nor(1,3)                                                1.000     0.000      1.000            0.000 0.550          0          14 
    mgc_nor(1,4)                                                1.000     0.000      1.000            0.000 0.550          0           7 
    mgc_nor(1,5)                                                1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_nor(1,6)                                                1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_nor(1,7)                                                2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_nor(1,8)                                                2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_nor(1,9)                                                2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_nor(4,2)                                                4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_not(1)                                                  0.000     0.000      0.000            0.000 0.000          0         416 
    mgc_not(10)                                                 0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(11)                                                 0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(12)                                                 0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(14)                                                 0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(32)                                                 0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                                  0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(9)                                                  0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,10)                                                2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,14)                                                3.000     0.000      3.000            0.000 1.500          0           2 
    mgc_or(1,15)                                                3.000     0.000      3.000            0.000 1.500          0           3 
    mgc_or(1,18)                                                4.000     0.000      4.000            0.000 1.500          0           1 
    mgc_or(1,2)                                                 1.000     0.000      1.000            0.000 0.550          0          95 
    mgc_or(1,3)                                                 1.000     0.000      1.000            0.000 0.550          0          57 
    mgc_or(1,32)                                                7.000     0.000      7.000            0.000 1.500          0           1 
    mgc_or(1,4)                                                 1.000     0.000      1.000            0.000 0.550          0          38 
    mgc_or(1,5)                                                 1.000     0.000      1.000            0.000 0.550          0          11 
    mgc_or(1,6)                                                 1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_or(1,7)                                                 2.000     0.000      2.000            0.000 1.500          0           5 
    mgc_or(1,8)                                                 2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_or(1,9)                                                 2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_or(2,2)                                                 2.000     0.000      2.000            0.000 0.550          0           2 
    mgc_or(3,2)                                                 3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_or(4,2)                                                 4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(1,0,0,1,1,0,0)                                  0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(1,0,0,1,1,1,1)                                  0.000     0.000      0.000            0.000 0.320          0          10 
    mgc_reg_pos(10,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(12,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(14,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(15,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(15,0,0,1,1,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0          13 
    mgc_reg_pos(4,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(9,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(1,0,4,12)                                      10.442     0.000     10.442            0.000 0.550          0           1 
    mgc_shift_l(1,0,4,13)                                      11.280     0.000     11.280            0.000 0.550          0           1 
    mgc_shift_l(1,0,4,14)                                      12.109     0.000     12.109            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,15)                                      12.929     0.000     12.929            0.000 0.550          1           1 
    mgc_xnor(1,2)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                    
    mgc_io_sync(0)                                              0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                         
    TOTAL AREA (After Assignment):                          16523.178    11.000   3381.000          532.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- --------------- ---------------- ----------------
    Total Area Score:   8339.0          31320.1          16566.2        
    Total Reg:             0.0              0.0              0.0        
                                                                        
    DataPath:           8339.0 (100%)   31277.1 (100%)   16523.2 (100%) 
      MUX:                 0.0           2785.7   (9%)    1887.4  (11%) 
      FUNC:             8339.0 (100%)   27844.4  (89%)   13760.8  (83%) 
      LOGIC:               0.0            647.0   (2%)     875.0   (5%) 
      BUFFER:              0.0              0.0              0.0        
      MEM:                 0.0              0.0              0.0        
      ROM:                 0.0              0.0              0.0        
      REG:                 0.0              0.0              0.0        
                                                                        
    
    FSM:                   0.0             43.0   (0%)      43.0   (0%) 
      FSM-REG:             0.0              0.0              0.0        
      FSM-COMB:            0.0             43.0 (100%)      43.0 (100%) 
                                                                        
    
  Register-to-Variable Mappings
    Register                                       Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                              32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                         COMP_LOOP:twiddle_f#10.sva                            
                                                                                         COMP_LOOP:twiddle_f#11.sva                            
                                                                                         COMP_LOOP:twiddle_f#12.sva                            
                                                                                         COMP_LOOP:twiddle_f#13.sva                            
                                                                                         COMP_LOOP:twiddle_f#14.sva                            
                                                                                         COMP_LOOP:twiddle_f#15.sva                            
                                                                                         COMP_LOOP:twiddle_f#16.sva                            
                                                                                         COMP_LOOP:twiddle_f#18.sva                            
                                                                                         COMP_LOOP:twiddle_f#2.sva                             
                                                                                         COMP_LOOP:twiddle_f#20.sva                            
                                                                                         COMP_LOOP:twiddle_f#22.sva                            
                                                                                         COMP_LOOP:twiddle_f#24.sva                            
                                                                                         COMP_LOOP:twiddle_f#26.sva                            
                                                                                         COMP_LOOP:twiddle_f#28.sva                            
                                                                                         COMP_LOOP:twiddle_f#3.sva                             
                                                                                         COMP_LOOP:twiddle_f#30.sva                            
                                                                                         COMP_LOOP:twiddle_f#4.sva                             
                                                                                         COMP_LOOP:twiddle_f#5.sva                             
                                                                                         COMP_LOOP:twiddle_f#6.sva                             
                                                                                         COMP_LOOP:twiddle_f#7.sva                             
                                                                                         COMP_LOOP:twiddle_f#8.sva                             
                                                                                         COMP_LOOP:twiddle_f#9.sva                             
                                                                                         COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_f#17.sva                             32         Y           Y      COMP_LOOP:twiddle_f#17.sva                            
                                                                                         COMP_LOOP:twiddle_f#19.sva                            
                                                                                         COMP_LOOP:twiddle_f#21.sva                            
                                                                                         COMP_LOOP:twiddle_f#23.sva                            
                                                                                         COMP_LOOP:twiddle_f#25.sva                            
                                                                                         COMP_LOOP:twiddle_f#27.sva                            
                                                                                         COMP_LOOP:twiddle_f#29.sva                            
                                                                                         COMP_LOOP:twiddle_f#31.sva                            
                                                                                         VEC_LOOP:j#1.sva                                      
                                                                                         VEC_LOOP:modulo_sub(return)#1.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#2.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#3.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#4.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#5.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#6.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#7.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#8.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#9.sva                     
                                                                                         VEC_LOOP:modulo_sub(return).sva                       
    COMP_LOOP:twiddle_help#1.sva                           32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                         COMP_LOOP:twiddle_help#10.sva                         
                                                                                         COMP_LOOP:twiddle_help#11.sva                         
                                                                                         COMP_LOOP:twiddle_help#12.sva                         
                                                                                         COMP_LOOP:twiddle_help#13.sva                         
                                                                                         COMP_LOOP:twiddle_help#14.sva                         
                                                                                         COMP_LOOP:twiddle_help#15.sva                         
                                                                                         COMP_LOOP:twiddle_help#16.sva                         
                                                                                         COMP_LOOP:twiddle_help#18.sva                         
                                                                                         COMP_LOOP:twiddle_help#2.sva                          
                                                                                         COMP_LOOP:twiddle_help#20.sva                         
                                                                                         COMP_LOOP:twiddle_help#22.sva                         
                                                                                         COMP_LOOP:twiddle_help#24.sva                         
                                                                                         COMP_LOOP:twiddle_help#26.sva                         
                                                                                         COMP_LOOP:twiddle_help#28.sva                         
                                                                                         COMP_LOOP:twiddle_help#3.sva                          
                                                                                         COMP_LOOP:twiddle_help#30.sva                         
                                                                                         COMP_LOOP:twiddle_help#4.sva                          
                                                                                         COMP_LOOP:twiddle_help#5.sva                          
                                                                                         COMP_LOOP:twiddle_help#6.sva                          
                                                                                         COMP_LOOP:twiddle_help#7.sva                          
                                                                                         COMP_LOOP:twiddle_help#8.sva                          
                                                                                         COMP_LOOP:twiddle_help#9.sva                          
                                                                                         COMP_LOOP:twiddle_help.sva                            
    COMP_LOOP:twiddle_help#17.sva                          32         Y           Y      COMP_LOOP:twiddle_help#17.sva                         
                                                                                         COMP_LOOP:twiddle_help#19.sva                         
                                                                                         COMP_LOOP:twiddle_help#21.sva                         
                                                                                         COMP_LOOP:twiddle_help#23.sva                         
                                                                                         COMP_LOOP:twiddle_help#25.sva                         
                                                                                         COMP_LOOP:twiddle_help#27.sva                         
                                                                                         COMP_LOOP:twiddle_help#29.sva                         
                                                                                         COMP_LOOP:twiddle_help#31.sva                         
                                                                                         VEC_LOOP:j#1.sva#1                                    
    VEC_LOOP:mult(vec)#1.sva                               32         Y                  VEC_LOOP:mult(vec)#1.sva                              
                                                                                         VEC_LOOP:mult(vec)#10.sva                             
                                                                                         VEC_LOOP:mult(vec)#11.sva                             
                                                                                         VEC_LOOP:mult(vec)#12.sva                             
                                                                                         VEC_LOOP:mult(vec)#13.sva                             
                                                                                         VEC_LOOP:mult(vec)#14.sva                             
                                                                                         VEC_LOOP:mult(vec)#15.sva                             
                                                                                         VEC_LOOP:mult(vec)#16.sva                             
                                                                                         VEC_LOOP:mult(vec)#17.sva                             
                                                                                         VEC_LOOP:mult(vec)#18.sva                             
                                                                                         VEC_LOOP:mult(vec)#19.sva                             
                                                                                         VEC_LOOP:mult(vec)#2.sva                              
                                                                                         VEC_LOOP:mult(vec)#20.sva                             
                                                                                         VEC_LOOP:mult(vec)#21.sva                             
                                                                                         VEC_LOOP:mult(vec)#22.sva                             
                                                                                         VEC_LOOP:mult(vec)#23.sva                             
                                                                                         VEC_LOOP:mult(vec)#24.sva                             
                                                                                         VEC_LOOP:mult(vec)#25.sva                             
                                                                                         VEC_LOOP:mult(vec)#26.sva                             
                                                                                         VEC_LOOP:mult(vec)#27.sva                             
                                                                                         VEC_LOOP:mult(vec)#28.sva                             
                                                                                         VEC_LOOP:mult(vec)#29.sva                             
                                                                                         VEC_LOOP:mult(vec)#3.sva                              
                                                                                         VEC_LOOP:mult(vec)#30.sva                             
                                                                                         VEC_LOOP:mult(vec)#31.sva                             
                                                                                         VEC_LOOP:mult(vec)#4.sva                              
                                                                                         VEC_LOOP:mult(vec)#5.sva                              
                                                                                         VEC_LOOP:mult(vec)#6.sva                              
                                                                                         VEC_LOOP:mult(vec)#7.sva                              
                                                                                         VEC_LOOP:mult(vec)#8.sva                              
                                                                                         VEC_LOOP:mult(vec)#9.sva                              
                                                                                         VEC_LOOP:mult(vec).sva                                
                                                                                         VEC_LOOP:modulo_sub(return)#10.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#11.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#12.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#13.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#14.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#15.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#16.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#17.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#18.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#19.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#20.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#21.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#22.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#23.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#24.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#25.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#26.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#27.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#28.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#29.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#30.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#31.sva                    
    factor1#1.sva                                          32         Y           Y      factor1#1.sva                                         
                                                                                         factor1#10.sva                                        
                                                                                         factor1#11.sva                                        
                                                                                         factor1#12.sva                                        
                                                                                         factor1#13.sva                                        
                                                                                         factor1#14.sva                                        
                                                                                         factor1#15.sva                                        
                                                                                         factor1#16.sva                                        
                                                                                         factor1#17.sva                                        
                                                                                         factor1#18.sva                                        
                                                                                         factor1#19.sva                                        
                                                                                         factor1#2.sva                                         
                                                                                         factor1#20.sva                                        
                                                                                         factor1#21.sva                                        
                                                                                         factor1#22.sva                                        
                                                                                         factor1#23.sva                                        
                                                                                         factor1#24.sva                                        
                                                                                         factor1#25.sva                                        
                                                                                         factor1#26.sva                                        
                                                                                         factor1#27.sva                                        
                                                                                         factor1#28.sva                                        
                                                                                         factor1#29.sva                                        
                                                                                         factor1#3.sva                                         
                                                                                         factor1#30.sva                                        
                                                                                         factor1#31.sva                                        
                                                                                         factor1#4.sva                                         
                                                                                         factor1#5.sva                                         
                                                                                         factor1#6.sva                                         
                                                                                         factor1#7.sva                                         
                                                                                         factor1#8.sva                                         
                                                                                         factor1#9.sva                                         
                                                                                         factor1.sva                                           
    p.sva                                                  32         Y           Y      p.sva                                                 
    twiddle:rsci.qa_d.bfwt(31:0)                           32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                          
    twiddle:rsci.qa_d.bfwt(63:32)                          32         Y           Y      twiddle:rsci.qa_d.bfwt(63:32)                         
    twiddle_h:rsci.qa_d.bfwt(31:0)                         32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                        
    twiddle_h:rsci.qa_d.bfwt(63:32)                        32         Y           Y      twiddle_h:rsci.qa_d.bfwt(63:32)                       
    vec:rsci.qa_d.bfwt(31:0)                               32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                              32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    STAGE_LOOP:lshift.psp.sva                              15         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j#10(14:0).sva#1                              15         Y           Y      VEC_LOOP:j#10(14:0).sva#1                             
                                                                                         VEC_LOOP:j#11(14:0).sva#1                             
                                                                                         VEC_LOOP:j#12(14:0).sva#1                             
                                                                                         VEC_LOOP:j#13(14:0).sva#1                             
                                                                                         VEC_LOOP:j#14(14:0).sva#1                             
                                                                                         VEC_LOOP:j#15(14:0).sva#1                             
                                                                                         VEC_LOOP:j#16(14:0).sva#1                             
                                                                                         VEC_LOOP:j#17(14:0).sva#1                             
                                                                                         VEC_LOOP:j#18(14:0).sva#1                             
                                                                                         VEC_LOOP:j#19(14:0).sva#1                             
                                                                                         VEC_LOOP:j#2(14:0).sva#1                              
                                                                                         VEC_LOOP:j#20(14:0).sva#1                             
                                                                                         VEC_LOOP:j#21(14:0).sva#1                             
                                                                                         VEC_LOOP:j#22(14:0).sva#1                             
                                                                                         VEC_LOOP:j#23(14:0).sva#1                             
                                                                                         VEC_LOOP:j#24(14:0).sva#1                             
                                                                                         VEC_LOOP:j#25(14:0).sva#1                             
                                                                                         VEC_LOOP:j#26(14:0).sva#1                             
                                                                                         VEC_LOOP:j#27(14:0).sva#1                             
                                                                                         VEC_LOOP:j#28(14:0).sva#1                             
                                                                                         VEC_LOOP:j#29(14:0).sva#1                             
                                                                                         VEC_LOOP:j#3(14:0).sva#1                              
                                                                                         VEC_LOOP:j#30(14:0).sva#1                             
                                                                                         VEC_LOOP:j#31(14:0).sva#1                             
                                                                                         VEC_LOOP:j#4(14:0).sva#1                              
                                                                                         VEC_LOOP:j#5(14:0).sva#1                              
                                                                                         VEC_LOOP:j#6(14:0).sva#1                              
                                                                                         VEC_LOOP:j#7(14:0).sva#1                              
                                                                                         VEC_LOOP:j#8(14:0).sva#1                              
                                                                                         VEC_LOOP:j#9(14:0).sva#1                              
                                                                                         VEC_LOOP:j(14:0).sva#1                                
    COMP_LOOP-2:twiddle_f:lshift.ncse.sva                  14         Y           Y      COMP_LOOP-2:twiddle_f:lshift.ncse.sva                 
    VEC_LOOP:acc#1.cse#10.sva                              14         Y           Y      VEC_LOOP:acc#1.cse#10.sva                             
                                                                                         VEC_LOOP:acc#1.cse#12.sva                             
                                                                                         VEC_LOOP:acc#1.cse#14.sva                             
                                                                                         VEC_LOOP:acc#1.cse#16.sva                             
                                                                                         VEC_LOOP:acc#1.cse#18.sva                             
                                                                                         VEC_LOOP:acc#1.cse#2.sva                              
                                                                                         VEC_LOOP:acc#1.cse#20.sva                             
                                                                                         VEC_LOOP:acc#1.cse#22.sva                             
                                                                                         VEC_LOOP:acc#1.cse#24.sva                             
                                                                                         VEC_LOOP:acc#1.cse#26.sva                             
                                                                                         VEC_LOOP:acc#1.cse#28.sva                             
                                                                                         VEC_LOOP:acc#1.cse#30.sva                             
                                                                                         VEC_LOOP:acc#1.cse#4.sva                              
                                                                                         VEC_LOOP:acc#1.cse#6.sva                              
                                                                                         VEC_LOOP:acc#1.cse#8.sva                              
                                                                                         VEC_LOOP:acc#1.cse.sva                                
                                                                                         VEC_LOOP:j#10(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#12(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#14(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#16(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#18(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#2(14:0).sva(13:0)                          
                                                                                         VEC_LOOP:j#20(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#22(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#24(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#26(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#28(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#30(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#4(14:0).sva(13:0)                          
                                                                                         VEC_LOOP:j#6(14:0).sva(13:0)                          
                                                                                         VEC_LOOP:j#8(14:0).sva(13:0)                          
                                                                                         VEC_LOOP:j(14:0).sva(13:0)                            
                                                                                         VEC_LOOP:j#9(14:0).sva(13:0)                          
                                                                                         VEC_LOOP:j#11(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#13(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#15(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#19(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#21(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#23(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#25(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#27(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#29(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#3(14:0).sva(13:0)                          
                                                                                         VEC_LOOP:j#31(14:0).sva(13:0)                         
                                                                                         VEC_LOOP:j#5(14:0).sva(13:0)                          
                                                                                         VEC_LOOP:j#7(14:0).sva(13:0)                          
                                                                                         VEC_LOOP:j#17(14:0).sva(13:0)                         
    VEC_LOOP:acc#10.cse#1.sva                              14         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                         VEC_LOOP:acc#10.cse#10.sva                            
                                                                                         VEC_LOOP:acc#10.cse#11.sva                            
                                                                                         VEC_LOOP:acc#10.cse#12.sva                            
                                                                                         VEC_LOOP:acc#10.cse#13.sva                            
                                                                                         VEC_LOOP:acc#10.cse#14.sva                            
                                                                                         VEC_LOOP:acc#10.cse#15.sva                            
                                                                                         VEC_LOOP:acc#10.cse#16.sva                            
                                                                                         VEC_LOOP:acc#10.cse#17.sva                            
                                                                                         VEC_LOOP:acc#10.cse#18.sva                            
                                                                                         VEC_LOOP:acc#10.cse#19.sva                            
                                                                                         VEC_LOOP:acc#10.cse#2.sva                             
                                                                                         VEC_LOOP:acc#10.cse#20.sva                            
                                                                                         VEC_LOOP:acc#10.cse#21.sva                            
                                                                                         VEC_LOOP:acc#10.cse#22.sva                            
                                                                                         VEC_LOOP:acc#10.cse#23.sva                            
                                                                                         VEC_LOOP:acc#10.cse#24.sva                            
                                                                                         VEC_LOOP:acc#10.cse#25.sva                            
                                                                                         VEC_LOOP:acc#10.cse#26.sva                            
                                                                                         VEC_LOOP:acc#10.cse#27.sva                            
                                                                                         VEC_LOOP:acc#10.cse#28.sva                            
                                                                                         VEC_LOOP:acc#10.cse#29.sva                            
                                                                                         VEC_LOOP:acc#10.cse#3.sva                             
                                                                                         VEC_LOOP:acc#10.cse#30.sva                            
                                                                                         VEC_LOOP:acc#10.cse#31.sva                            
                                                                                         VEC_LOOP:acc#10.cse#4.sva                             
                                                                                         VEC_LOOP:acc#10.cse#5.sva                             
                                                                                         VEC_LOOP:acc#10.cse#6.sva                             
                                                                                         VEC_LOOP:acc#10.cse#7.sva                             
                                                                                         VEC_LOOP:acc#10.cse#8.sva                             
                                                                                         VEC_LOOP:acc#10.cse#9.sva                             
                                                                                         VEC_LOOP:acc#10.cse.sva                               
    COMP_LOOP-5:twiddle_f:lshift.ncse.sva                  12         Y           Y      COMP_LOOP-5:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP-9:twiddle_f:lshift.ncse.sva                  11         Y           Y      COMP_LOOP-9:twiddle_f:lshift.ncse.sva                 
    VEC_LOOP:acc#11.psp.sva(10:0)                          11         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc#13.psp.sva                               
                                                                                         VEC_LOOP:acc#15.psp.sva                               
                                                                                         VEC_LOOP:acc#17.psp.sva                               
                                                                                         VEC_LOOP:acc#19.psp.sva                               
                                                                                         VEC_LOOP:acc#21.psp.sva                               
                                                                                         VEC_LOOP:acc#23.psp.sva                               
                                                                                         VEC_LOOP:acc#25.psp.sva                               
                                                                                         VEC_LOOP:acc#12.psp.sva                               
                                                                                         VEC_LOOP:acc#16.psp.sva                               
                                                                                         VEC_LOOP:acc#20.psp.sva                               
                                                                                         VEC_LOOP:acc#24.psp.sva                               
                                                                                         VEC_LOOP:acc#14.psp.sva                               
                                                                                         VEC_LOOP:acc#22.psp.sva                               
    COMP_LOOP-17:twiddle_f:mul.psp.sva                     10         Y           Y      COMP_LOOP-17:twiddle_f:mul.psp.sva                    
                                                                                         VEC_LOOP:acc#18.psp.sva                               
    COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8:0)              9         Y           Y      COMP_LOOP-3:twiddle_f:lshift.ncse.sva                 
                                                                                         COMP_LOOP-1:twiddle_f:mul.psp.sva                     
                                                                                         VEC_LOOP:acc.psp.sva                                  
    COMP_LOOP:k(14:5).sva(8:0)                              9         Y           Y      COMP_LOOP:k(14:5).sva(8:0)                            
    COMP_LOOP-1:twiddle_f:acc.cse.sva                       4         Y           Y      COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    COMP_LOOP-3:twiddle_f:lshift.ncse.sva(12:9)             4         Y           Y      COMP_LOOP-3:twiddle_f:lshift.ncse.sva                 
                                                                                         COMP_LOOP-1:twiddle_f:mul.psp.sva                     
                                                                                         VEC_LOOP:acc.psp.sva                                  
    STAGE_LOOP:i(3:0).sva                                   4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(18).itm          1         Y           Y      COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(18).itm        
                                                                                         run_ac_sync_tmp_dobj.sva                              
    VEC_LOOP:acc#11.psp.sva(11)                             1         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc#13.psp.sva                               
                                                                                         VEC_LOOP:acc#15.psp.sva                               
                                                                                         VEC_LOOP:acc#17.psp.sva                               
                                                                                         VEC_LOOP:acc#19.psp.sva                               
                                                                                         VEC_LOOP:acc#21.psp.sva                               
                                                                                         VEC_LOOP:acc#23.psp.sva                               
                                                                                         VEC_LOOP:acc#25.psp.sva                               
                                                                                         VEC_LOOP:acc#12.psp.sva                               
                                                                                         VEC_LOOP:acc#16.psp.sva                               
                                                                                         VEC_LOOP:acc#20.psp.sva                               
                                                                                         VEC_LOOP:acc#24.psp.sva                               
                                                                                         VEC_LOOP:acc#14.psp.sva                               
                                                                                         VEC_LOOP:acc#22.psp.sva                               
    VEC_LOOP:acc#11.psp.sva(12)                             1         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc#13.psp.sva                               
                                                                                         VEC_LOOP:acc#15.psp.sva                               
                                                                                         VEC_LOOP:acc#17.psp.sva                               
                                                                                         VEC_LOOP:acc#19.psp.sva                               
                                                                                         VEC_LOOP:acc#21.psp.sva                               
                                                                                         VEC_LOOP:acc#23.psp.sva                               
                                                                                         VEC_LOOP:acc#25.psp.sva                               
                                                                                         VEC_LOOP:acc#12.psp.sva                               
                                                                                         VEC_LOOP:acc#16.psp.sva                               
                                                                                         VEC_LOOP:acc#20.psp.sva                               
                                                                                         VEC_LOOP:acc#24.psp.sva                               
                                                                                         VEC_LOOP:acc#14.psp.sva                               
                                                                                         VEC_LOOP:acc#22.psp.sva                               
    complete:rsci.bcwt                                      1                            complete:rsci.bcwt                                    
    core.wten.reg                                           1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                             1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#2).cse                                    1         Y                  reg(ensig.cgo#2).cse                                  
    reg(ensig.cgo).cse                                      1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                                  1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt#1).cse                            1         Y                  reg(twiddle:rsci.oswt#1).cse                          
    reg(twiddle:rsci.oswt).cse                              1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse                       1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                                1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                                  1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                                           1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                                      1         Y           Y      run:rsci.ivld.bfwt                                    
    twiddle:rsci.bcwt                                       1                            twiddle:rsci.bcwt                                     
    twiddle:rsci.bcwt#1                                     1                            twiddle:rsci.bcwt#1                                   
    twiddle_h:rsci.bcwt                                     1                            twiddle_h:rsci.bcwt                                   
    twiddle_h:rsci.bcwt#1                                   1                            twiddle_h:rsci.bcwt#1                                 
    vec:rsci.bcwt                                           1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                                         1                            vec:rsci.bcwt#1                                       
                                                                                                                                               
    Total:                                                584            575         534 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.91) 
    
  Timing Report
    Critical Path
      Max Delay:  9.170738
      Slack:      0.8292619999999999
      
      Path                                                                                                                                     Startpoint                                                            Endpoint                                  Delay  Slack  
      ---------------------------------------------------------------------------------------------------------------------------------------- --------------------------------------------------------------------- ----------------------------------------- ------ ------
      1                                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adra   9.1707 0.8293 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                               Component                                                                                                       Delta  Delay  
        --------                                                                                                                               ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698                                                                                                    mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698.itm                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#33                                                                                                     mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#29                                                                                                                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#374                                                                                                    mgc_and_1_7                                                                                                     1.1000 1.6500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#300                                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31                                                                                  mgc_or_1_2                                                                                                      0.5500 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1                                                                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2                                                               mgc_or_2_2                                                                                                      0.5500 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404                                                                                                                                                                                               0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404.itm                                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-24:twiddle_f:mul:rg                                                                              mgc_mul_14_0_14_0_14                                                                                            3.8707 6.6207 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                    0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(4-3)                                                                                                                                                          0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(4-3).itm                                                                                                                                                      0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h                                                                                            mgc_mux1hot_2_9                                                                                                 1.5000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm                                                                                                                                                                                                        0.0000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and                                                                                              mgc_and_2_2                                                                                                     0.5500 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and.rmff                                                                                                                                                                                                         0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#323                                                                                                                                                                                               0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                        0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                             0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(13-0)                                                                                                                     0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                             0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adra                                                                                                                                                                                                                0.5000 9.1707 
                                                                                                                                                                                                                                                                             
      2                                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb   9.1707 0.8293 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                               Component                                                                                                       Delta  Delay  
        --------                                                                                                                               ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698                                                                                                    mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698.itm                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#33                                                                                                     mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#29                                                                                                                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#374                                                                                                    mgc_and_1_7                                                                                                     1.1000 1.6500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#300                                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31                                                                                  mgc_or_1_2                                                                                                      0.5500 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1                                                                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2                                                               mgc_or_2_2                                                                                                      0.5500 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404                                                                                                                                                                                               0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404.itm                                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-24:twiddle_f:mul:rg                                                                              mgc_mul_14_0_14_0_14                                                                                            3.8707 6.6207 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                    0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(4-3)                                                                                                                                                          0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(4-3).itm                                                                                                                                                      0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h                                                                                            mgc_mux1hot_2_9                                                                                                 1.5000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm                                                                                                                                                                                                        0.0000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and                                                                                              mgc_and_2_2                                                                                                     0.5500 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and.rmff                                                                                                                                                                                                         0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#323                                                                                                                                                                                               0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                        0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                             0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(27-14)                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                             0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                                0.5000 9.1707 
                                                                                                                                                                                                                                                                             
      3                                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb   9.1707 0.8293 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                               Component                                                                                                       Delta  Delay  
        --------                                                                                                                               ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(3)#186                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(3)#186.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#690                                                                                                    mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#690.itm                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#16                                                                                                     mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#12                                                                                                                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#374                                                                                                    mgc_and_1_7                                                                                                     1.1000 1.6500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#300                                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31                                                                                  mgc_or_1_2                                                                                                      0.5500 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1                                                                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2                                                               mgc_or_2_2                                                                                                      0.5500 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404                                                                                                                                                                                               0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404.itm                                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-24:twiddle_f:mul:rg                                                                              mgc_mul_14_0_14_0_14                                                                                            3.8707 6.6207 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                    0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(4-3)                                                                                                                                                          0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(4-3).itm                                                                                                                                                      0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h                                                                                            mgc_mux1hot_2_9                                                                                                 1.5000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm                                                                                                                                                                                                        0.0000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and                                                                                              mgc_and_2_2                                                                                                     0.5500 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and.rmff                                                                                                                                                                                                         0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#323                                                                                                                                                                                               0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                        0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                             0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(27-14)                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                             0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                                0.5000 9.1707 
                                                                                                                                                                                                                                                                             
      4                                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb   9.1707 0.8293 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                               Component                                                                                                       Delta  Delay  
        --------                                                                                                                               ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698                                                                                                    mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698.itm                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#33                                                                                                     mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#29                                                                                                                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#374                                                                                                    mgc_and_1_7                                                                                                     1.1000 1.6500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#300                                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31                                                                                  mgc_or_1_2                                                                                                      0.5500 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1                                                                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2                                                               mgc_or_2_2                                                                                                      0.5500 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404                                                                                                                                                                                               0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404.itm                                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-24:twiddle_f:mul:rg                                                                              mgc_mul_14_0_14_0_14                                                                                            3.8707 6.6207 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                    0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(2)                                                                                                                                                            0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(2).itm                                                                                                                                                        0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#57                                                                               mgc_mux1hot_1_8                                                                                                 1.5000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#57.itm                                                                                                                                                                                           0.0000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and#3                                                                                  mgc_and_1_2                                                                                                     0.5500 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#57.rmff                                                                                                                                                                                          0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#323                                                                                                                                                                                               0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                        0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                             0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(27-14)                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                             0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                                0.5000 9.1707 
                                                                                                                                                                                                                                                                             
      5                                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb   9.1707 0.8293 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                               Component                                                                                                       Delta  Delay  
        --------                                                                                                                               ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698                                                                                                    mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698.itm                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#33                                                                                                     mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#29                                                                                                                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#374                                                                                                    mgc_and_1_7                                                                                                     1.1000 1.6500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#300                                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31                                                                                  mgc_or_1_2                                                                                                      0.5500 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1                                                                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2                                                               mgc_or_2_2                                                                                                      0.5500 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404                                                                                                                                                                                               0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404.itm                                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-24:twiddle_f:mul:rg                                                                              mgc_mul_14_0_14_0_14                                                                                            3.8707 6.6207 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                    0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(0)                                                                                                                                                            0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(0).itm                                                                                                                                                        0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128.itm                                                                                                                                                                                          0.0000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and#1                                                                                  mgc_and_1_2                                                                                                     0.5500 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128.rmff                                                                                                                                                                                         0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#323                                                                                                                                                                                               0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                        0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                             0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(27-14)                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                             0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                                0.5000 9.1707 
                                                                                                                                                                                                                                                                             
      6                                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle_h:rsc.adrb 9.1707 0.8293 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                               Component                                                                                                       Delta  Delay  
        --------                                                                                                                               ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698                                                                                                    mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698.itm                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#33                                                                                                     mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#29                                                                                                                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#374                                                                                                    mgc_and_1_7                                                                                                     1.1000 1.6500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#300                                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31                                                                                  mgc_or_1_2                                                                                                      0.5500 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1                                                                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2                                                               mgc_or_2_2                                                                                                      0.5500 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404                                                                                                                                                                                               0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404.itm                                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-24:twiddle_f:mul:rg                                                                              mgc_mul_14_0_14_0_14                                                                                            3.8707 6.6207 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                    0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(4-3)                                                                                                                                                          0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(4-3).itm                                                                                                                                                      0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h                                                                                            mgc_mux1hot_2_9                                                                                                 1.5000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm                                                                                                                                                                                                        0.0000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and                                                                                              mgc_and_2_2                                                                                                     0.5500 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and.rmff                                                                                                                                                                                                         0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                                0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                           0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(27-14)                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                          0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                              0.5000 9.1707 
                                                                                                                                                                                                                                                                             
      7                                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle_h:rsc.adrb 9.1707 0.8293 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                               Component                                                                                                       Delta  Delay  
        --------                                                                                                                               ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698                                                                                                    mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698.itm                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#33                                                                                                     mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#29                                                                                                                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#374                                                                                                    mgc_and_1_7                                                                                                     1.1000 1.6500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#300                                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31                                                                                  mgc_or_1_2                                                                                                      0.5500 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1                                                                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2                                                               mgc_or_2_2                                                                                                      0.5500 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404                                                                                                                                                                                               0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404.itm                                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-24:twiddle_f:mul:rg                                                                              mgc_mul_14_0_14_0_14                                                                                            3.8707 6.6207 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                    0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(0)                                                                                                                                                            0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(0).itm                                                                                                                                                        0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128.itm                                                                                                                                                                                          0.0000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and#1                                                                                  mgc_and_1_2                                                                                                     0.5500 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128.rmff                                                                                                                                                                                         0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                                0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                           0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(27-14)                                                                                                                 0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                          0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adrb                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                              0.5000 9.1707 
                                                                                                                                                                                                                                                                             
      8                                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra 9.1707 0.8293 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                               Component                                                                                                       Delta  Delay  
        --------                                                                                                                               ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698                                                                                                    mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698.itm                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#33                                                                                                     mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#29                                                                                                                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#374                                                                                                    mgc_and_1_7                                                                                                     1.1000 1.6500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#300                                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31                                                                                  mgc_or_1_2                                                                                                      0.5500 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1                                                                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2                                                               mgc_or_2_2                                                                                                      0.5500 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404                                                                                                                                                                                               0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404.itm                                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-24:twiddle_f:mul:rg                                                                              mgc_mul_14_0_14_0_14                                                                                            3.8707 6.6207 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                    0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(4-3)                                                                                                                                                          0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(4-3).itm                                                                                                                                                      0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h                                                                                            mgc_mux1hot_2_9                                                                                                 1.5000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h.itm                                                                                                                                                                                                        0.0000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and                                                                                              mgc_and_2_2                                                                                                     0.5500 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and.rmff                                                                                                                                                                                                         0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                                0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                           0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(13-0)                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                          0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                              0.5000 9.1707 
                                                                                                                                                                                                                                                                             
      9                                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra 9.1707 0.8293 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                               Component                                                                                                       Delta  Delay  
        --------                                                                                                                               ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#272.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698                                                                                                    mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#698.itm                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#33                                                                                                     mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#29                                                                                                                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#374                                                                                                    mgc_and_1_7                                                                                                     1.1000 1.6500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#300                                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31                                                                                  mgc_or_1_2                                                                                                      0.5500 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1                                                                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2                                                               mgc_or_2_2                                                                                                      0.5500 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404                                                                                                                                                                                               0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404.itm                                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-24:twiddle_f:mul:rg                                                                              mgc_mul_14_0_14_0_14                                                                                            3.8707 6.6207 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                    0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(0)                                                                                                                                                            0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(0).itm                                                                                                                                                        0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128.itm                                                                                                                                                                                          0.0000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and#1                                                                                  mgc_and_1_2                                                                                                     0.5500 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128.rmff                                                                                                                                                                                         0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                                0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                           0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(13-0)                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                          0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                              0.5000 9.1707 
                                                                                                                                                                                                                                                                             
      10                                                                                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra 9.1707 0.8293 
                                                                                                                                                                                                                                                                             
        Instance                                                                                                                               Component                                                                                                       Delta  Delay  
        --------                                                                                                                               ---------                                                                                                       -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(3)#186                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(3)#186.itm                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#690                                                                                                    mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#690.itm                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/and#16                                                                                                     mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#12                                                                                                                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/and#374                                                                                                    mgc_and_1_7                                                                                                     1.1000 1.6500 
        inPlaceNTT_DIT_precomp:core/and.dcpl#300                                                                                                                                                                                                               0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31                                                                                  mgc_or_1_2                                                                                                      0.5500 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#31.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1                                                                                                                                                                                                  0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:exs#1.itm                                                                                                                                                                                              0.0000 2.2000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2                                                               mgc_or_2_2                                                                                                      0.5500 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404                                                                                                                                                                                               0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#404.itm                                                                                                                                                                                           0.0000 2.7500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-24:twiddle_f:mul:rg                                                                              mgc_mul_14_0_14_0_14                                                                                            3.8707 6.6207 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                    0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(0)                                                                                                                                                            0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#4.sva#1)(0).itm                                                                                                                                                        0.0000 6.6207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128                                                                              mgc_mux1hot_1_4                                                                                                 1.5000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128.itm                                                                                                                                                                                          0.0000 8.1207 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and#1                                                                                  mgc_and_1_2                                                                                                     0.5500 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#128.rmff                                                                                                                                                                                         0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                                0.0000 8.6707 
        inPlaceNTT_DIT_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                           0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra_d                                                                                                                                                    0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(13-0)                                                                                                                  0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                          0.0000 8.6707 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)gen/adra                                                                                                                                                      0.0000 8.6707 
        inPlaceNTT_DIT_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                              0.5000 9.1707 
                                                                                                                                                                                                                                                                             
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                                               Slack (Delay) Messages 
      ---------------------------------------------------------------------------------------------------- ---------------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT_precomp:core/reg(run:rsci.oswt)                                                       COMP_LOOP:if:nor.itm                                              8.9000  1.1000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)                                                       not#1025.itm                                                      8.4200  1.5800          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)                                                     and#14.rmff                                                       8.5000  1.5000          
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)                                                   and#123.rmff                                                      7.6300  2.3700          
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt#1)                                                 and#128.rmff                                                      8.8200  1.1800          
      inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                                  and#169.itm                                                       6.3650  3.6350          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                            and.dcpl#168                                                      7.8000  2.2000          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo)                                                           not#1019.itm                                                      9.0500  0.9500          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo#2)                                                         not#1026.itm                                                      8.4200  1.5800          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                                 7.7950  2.2050          
      inPlaceNTT_DIT_precomp:core/reg(p)                                                                   p:rsci.idat                                                      10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               z.out                                                             3.2943  6.7057          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(14:5).sva(8:0))                                          COMP_LOOP:k:COMP_LOOP:k:and.itm                                   6.2150  3.7850          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)                                           z.out#14                                                          3.2943  6.7057          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-17:twiddle_f:mul.psp)                                      COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm                   3.2943  6.7057          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)                                   slc(COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.rgt)(12-9).itm  3.2975  6.7025          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)#1                                 slc(COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.rgt)(8-0).itm   3.2975  6.7025          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)                                   COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1                           3.1293  6.8707          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                            COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm             7.4400  2.5600          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                               COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm                 7.4400  2.5600          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#17)                                              VEC_LOOP:and#4.itm                                                5.4700  4.5300          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(18))                          VEC_LOOP:VEC_LOOP:mux.itm                                         5.2700  4.7300          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#10)                                                     VEC_LOOP:mux1h#14.itm                                             1.6600  8.3400          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#17)                                           VEC_LOOP:j:mux1h.itm                                              6.0350  3.9650          
      inPlaceNTT_DIT_precomp:core/reg(factor1#1)                                                           factor1:factor1:mux.itm                                           7.4400  2.5600          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:mult(vec)#1)                                                factor1:mux1h#1.itm                                               6.9700  3.0300          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)                                                      VEC_LOOP:and#5.itm                                                4.9750  5.0250          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#10(14:0))                                                 z.out#11                                                          5.5900  4.4100          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)                                   z.out#1                                                           3.2975  6.7025          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)                                                 VEC_LOOP:VEC_LOOP:slc(z.out#24)(12).itm                           5.6200  4.3800          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)#1                                               VEC_LOOP:VEC_LOOP:mux#12.itm                                      5.1550  4.8450          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)#2                                               VEC_LOOP:VEC_LOOP:mux#13.itm                                      5.1550  4.8450          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-9:twiddle_f:lshift.ncse)                                   COMP_LOOP:twiddle_f:slc(z.out#1)(10-0).itm                        7.1700  2.8300          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                                        6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                                     9.9200  0.0800          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                          VEC_LOOP:nor.itm                                                  6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                        VEC_LOOP:nor#2.itm                                                6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                     VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                            7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                   VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                             7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                                       6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt#1)            COMP_LOOP:twiddle_f:nor#2.itm                                     6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)         COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm             7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1       COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm              7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                                    6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt#1)      COMP_LOOP:twiddle_help:nor#2.itm                                  6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)   COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm        7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1 COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm         7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                                      6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                                         8.0300  1.9700          
      inPlaceNTT_DIT_precomp                                                                               run:rsc.rdy                                                       9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adra                                                      1.1600  8.8400          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.da                                                        6.9800  3.0200          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.wea                                                       6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adrb                                                      1.1600  8.8400          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.db                                                        6.9800  3.0200          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.web                                                       6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.triosy.lz                                                 9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               p:rsc.triosy.lz                                                   9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               r:rsc.triosy.lz                                                   9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adra                                                  0.8293  9.1707          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.da                                                    9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.wea                                                   9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adrb                                                  0.8293  9.1707          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.db                                                    9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.web                                                   9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.triosy.lz                                             9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adra                                                0.8293  9.1707          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.da                                                  9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.wea                                                 9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adrb                                                0.8293  9.1707          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.db                                                  9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.web                                                 9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.triosy.lz                                           9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               complete:rsc.vld                                                  9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     1 
    -                                                        32     2 
    -                                                        19     1 
    -                                                        15     2 
    -                                                        14    29 
    -                                                        13     1 
    -                                                        12     1 
    -                                                        10     2 
    and                                                               
    -                                                         9     1 
    -                                                         4     1 
    -                                                        32     1 
    -                                                         2     4 
    -                                                        14     1 
    -                                                         1   391 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        15     1 
    -                                                        14     1 
    -                                                        13     1 
    -                                                        12     1 
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028                   
    -                                                        32     1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350                   
    -                                                        32     1 
    mul                                                               
    -                                                        14    10 
    -                                                        10     1 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb                         
    -                                                        32     1 
    mux                                                               
    -                                                         9     4 
    -                                                         8     2 
    -                                                         4     5 
    -                                                        32    13 
    -                                                         2     2 
    -                                                        18     1 
    -                                                        14     4 
    -                                                        13     1 
    -                                                        12     1 
    -                                                        11     1 
    -                                                        10     2 
    -                                                         1   474 
    mux1h                                                             
    -                                                         9     3 
    -                                                         8     1 
    -                                                         5     2 
    -                                                         4     2 
    -                                                        32     4 
    -                                                         3     1 
    -                                                         2     1 
    -                                                        14     1 
    -                                                        11     1 
    -                                                        10     3 
    -                                                         1    12 
    nand                                                              
    -                                                        14     1 
    -                                                         1    28 
    nor                                                               
    -                                                         4     1 
    -                                                         1    89 
    not                                                               
    -                                                         9     1 
    -                                                         4     2 
    -                                                        32     1 
    -                                                        14     2 
    -                                                        12     1 
    -                                                        11     1 
    -                                                        10     1 
    -                                                         1   416 
    or                                                                
    -                                                         4     1 
    -                                                         3     1 
    -                                                         2     2 
    -                                                         1   221 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     2 
    -                                                         4     3 
    -                                                        32    13 
    -                                                        15     2 
    -                                                        14     3 
    -                                                        12     1 
    -                                                        11     2 
    -                                                        10     1 
    -                                                         1    22 
    xnor                                                              
    -                                                         1     1 
    
  End of Report
