This paper investigates the topological and geometrical characteristics of the circuit layout problem. A topological layout procedure is presented. This procedure can be especially useful for integrated circuit layout.