INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_level_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_level_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_level_packet.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_level_packet
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/FPGA/fpga_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
