$date
	Thu Oct 27 15:04:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ! f $end
$var wire 16 ' Y [0:15] $end
$scope module s0 $end
$var wire 1 & e $end
$var wire 4 ( w [3:0] $end
$var reg 16 ) y [0:15] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000000 )
b0 (
b1000000000000000 '
1&
0%
0$
0#
0"
0!
$end
#20
1!
b100000000000000 '
b100000000000000 )
b1 (
1%
#40
0!
b10000000000000 '
b10000000000000 )
0%
b10 (
1$
#60
1!
b1000000000000 '
b1000000000000 )
b11 (
1%
#80
0!
b100000000000 '
b100000000000 )
0%
0$
b100 (
1#
#100
b10000000000 '
b10000000000 )
b101 (
1%
#120
1!
b1000000000 '
b1000000000 )
0%
b110 (
1$
#140
b100000000 '
b100000000 )
b111 (
1%
#160
0!
b10000000 '
b10000000 )
0%
0$
0#
b1000 (
1"
#180
1!
b1000000 '
b1000000 )
b1001 (
1%
#200
0!
b100000 '
b100000 )
0%
b1010 (
1$
#220
b10000 '
b10000 )
b1011 (
1%
#240
b1000 '
b1000 )
0%
0$
b1100 (
1#
#260
b100 '
b100 )
b1101 (
1%
#280
1!
b10 '
b10 )
0%
b1110 (
1$
#300
b1 '
b1 )
b1111 (
1%
#320
