
tutor_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010ac  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001254  08001254  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001254  08001254  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  08001254  08001254  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001254  08001254  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001254  08001254  00011254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001258  08001258  00011258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  0800125c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020034  2**0
                  CONTENTS
 10 .bss          00000048  20000034  20000034  00020034  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000007c  2000007c  00020034  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001c52  00000000  00000000  0002005e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000669  00000000  00000000  00021cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000208  00000000  00000000  00022320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000001c0  00000000  00000000  00022528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001b30  00000000  00000000  000226e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00000a48  00000000  00000000  00024218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00024c60  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000780  00000000  00000000  00024cb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000034 	.word	0x20000034
 80001c4:	00000000 	.word	0x00000000
 80001c8:	0800123c 	.word	0x0800123c

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000038 	.word	0x20000038
 80001e4:	0800123c 	.word	0x0800123c

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <I2C1_GPIOInits>:
 * PB6-> SCL
 * PB7 -> SDA
 */

void I2C1_GPIOInits(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
	GPIO_Handle_t I2CPins;

	I2CPins.pGPIOx = GPIOB;
 80001fe:	4b0e      	ldr	r3, [pc, #56]	; (8000238 <I2C1_GPIOInits+0x40>)
 8000200:	607b      	str	r3, [r7, #4]
	I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000202:	2302      	movs	r3, #2
 8000204:	727b      	strb	r3, [r7, #9]
	I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 8000206:	2301      	movs	r3, #1
 8000208:	733b      	strb	r3, [r7, #12]
	I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800020a:	2301      	movs	r3, #1
 800020c:	72fb      	strb	r3, [r7, #11]
	I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4;
 800020e:	2304      	movs	r3, #4
 8000210:	737b      	strb	r3, [r7, #13]
	I2CPins. GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000212:	2302      	movs	r3, #2
 8000214:	72bb      	strb	r3, [r7, #10]

	//scl
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 8000216:	2306      	movs	r3, #6
 8000218:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 800021a:	1d3b      	adds	r3, r7, #4
 800021c:	4618      	mov	r0, r3
 800021e:	f000 f971 	bl	8000504 <GPIO_Init>


	//sda
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 8000222:	2307      	movs	r3, #7
 8000224:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	4618      	mov	r0, r3
 800022a:	f000 f96b 	bl	8000504 <GPIO_Init>


}
 800022e:	bf00      	nop
 8000230:	3710      	adds	r7, #16
 8000232:	46bd      	mov	sp, r7
 8000234:	bd80      	pop	{r7, pc}
 8000236:	bf00      	nop
 8000238:	40020400 	.word	0x40020400

0800023c <I2C1_Inits>:

void I2C1_Inits(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	af00      	add	r7, sp, #0
	I2C1Handle.pI2Cx = I2C1;
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <I2C1_Inits+0x2c>)
 8000242:	4a0a      	ldr	r2, [pc, #40]	; (800026c <I2C1_Inits+0x30>)
 8000244:	601a      	str	r2, [r3, #0]
	I2C1Handle.I2C_Config.I2C_AckControl = I2C_ACK_ENABLE;
 8000246:	4b08      	ldr	r3, [pc, #32]	; (8000268 <I2C1_Inits+0x2c>)
 8000248:	2201      	movs	r2, #1
 800024a:	725a      	strb	r2, [r3, #9]
	I2C1Handle.I2C_Config.I2C_DeviceAddress = MY_ADDR;
 800024c:	4b06      	ldr	r3, [pc, #24]	; (8000268 <I2C1_Inits+0x2c>)
 800024e:	2269      	movs	r2, #105	; 0x69
 8000250:	721a      	strb	r2, [r3, #8]
	I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_2;
 8000252:	4b05      	ldr	r3, [pc, #20]	; (8000268 <I2C1_Inits+0x2c>)
 8000254:	2200      	movs	r2, #0
 8000256:	729a      	strb	r2, [r3, #10]
	I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM;
 8000258:	4b03      	ldr	r3, [pc, #12]	; (8000268 <I2C1_Inits+0x2c>)
 800025a:	4a05      	ldr	r2, [pc, #20]	; (8000270 <I2C1_Inits+0x34>)
 800025c:	605a      	str	r2, [r3, #4]

	I2C_Init(&I2C1Handle);
 800025e:	4802      	ldr	r0, [pc, #8]	; (8000268 <I2C1_Inits+0x2c>)
 8000260:	f000 fbe0 	bl	8000a24 <I2C_Init>

}
 8000264:	bf00      	nop
 8000266:	bd80      	pop	{r7, pc}
 8000268:	20000050 	.word	0x20000050
 800026c:	40005400 	.word	0x40005400
 8000270:	000186a0 	.word	0x000186a0

08000274 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b084      	sub	sp, #16
 8000278:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn;

	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOA;
 800027a:	4b09      	ldr	r3, [pc, #36]	; (80002a0 <GPIO_ButtonInit+0x2c>)
 800027c:	607b      	str	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800027e:	2300      	movs	r3, #0
 8000280:	723b      	strb	r3, [r7, #8]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 8000282:	2300      	movs	r3, #0
 8000284:	727b      	strb	r3, [r7, #9]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000286:	2302      	movs	r3, #2
 8000288:	72bb      	strb	r3, [r7, #10]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800028a:	2300      	movs	r3, #0
 800028c:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIOBtn);
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	4618      	mov	r0, r3
 8000292:	f000 f937 	bl	8000504 <GPIO_Init>

}
 8000296:	bf00      	nop
 8000298:	3710      	adds	r7, #16
 800029a:	46bd      	mov	sp, r7
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	40020000 	.word	0x40020000

080002a4 <main>:


int main(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0


	GPIO_ButtonInit();
 80002a8:	f7ff ffe4 	bl	8000274 <GPIO_ButtonInit>

	//i2c pin inits
	I2C1_GPIOInits();
 80002ac:	f7ff ffa4 	bl	80001f8 <I2C1_GPIOInits>

	//i2c peripheral configuration
	I2C1_Inits();
 80002b0:	f7ff ffc4 	bl	800023c <I2C1_Inits>

	//I2C IRQ configurations
	I2C_IRQInterruptConfig(IRQ_NO_I2C1_EV,ENABLE);
 80002b4:	2101      	movs	r1, #1
 80002b6:	201f      	movs	r0, #31
 80002b8:	f000 fc82 	bl	8000bc0 <I2C_IRQInterruptConfig>
	I2C_IRQInterruptConfig(IRQ_NO_I2C1_ER,ENABLE);
 80002bc:	2101      	movs	r1, #1
 80002be:	2020      	movs	r0, #32
 80002c0:	f000 fc7e 	bl	8000bc0 <I2C_IRQInterruptConfig>

	I2C_SlaveEnableDisableCallbackEvents(I2C1,ENABLE);
 80002c4:	2101      	movs	r1, #1
 80002c6:	4806      	ldr	r0, [pc, #24]	; (80002e0 <main+0x3c>)
 80002c8:	f000 fb28 	bl	800091c <I2C_SlaveEnableDisableCallbackEvents>

	//enable the i2c peripheral
	I2C_PeripheralControl(I2C1,ENABLE);
 80002cc:	2101      	movs	r1, #1
 80002ce:	4804      	ldr	r0, [pc, #16]	; (80002e0 <main+0x3c>)
 80002d0:	f000 fb57 	bl	8000982 <I2C_PeripheralControl>

	//ack bit is made 1 after PE=1
	I2C_ManageAcking(I2C1,I2C_ACK_ENABLE);
 80002d4:	2101      	movs	r1, #1
 80002d6:	4802      	ldr	r0, [pc, #8]	; (80002e0 <main+0x3c>)
 80002d8:	f000 fc56 	bl	8000b88 <I2C_ManageAcking>

	while(1);
 80002dc:	e7fe      	b.n	80002dc <main+0x38>
 80002de:	bf00      	nop
 80002e0:	40005400 	.word	0x40005400

080002e4 <I2C1_EV_IRQHandler>:

}


void I2C1_EV_IRQHandler (void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
	I2C_EV_IRQHandling(&I2C1Handle);
 80002e8:	4802      	ldr	r0, [pc, #8]	; (80002f4 <I2C1_EV_IRQHandler+0x10>)
 80002ea:	f000 fdc0 	bl	8000e6e <I2C_EV_IRQHandling>
}
 80002ee:	bf00      	nop
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	20000050 	.word	0x20000050

080002f8 <I2C1_ER_IRQHandler>:


void I2C1_ER_IRQHandler (void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
	I2C_ER_IRQHandling(&I2C1Handle);
 80002fc:	4802      	ldr	r0, [pc, #8]	; (8000308 <I2C1_ER_IRQHandler+0x10>)
 80002fe:	f000 fe92 	bl	8001026 <I2C_ER_IRQHandling>
}
 8000302:	bf00      	nop
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	20000050 	.word	0x20000050

0800030c <I2C_ApplicationEventCallback>:




void I2C_ApplicationEventCallback(I2C_Handle_t *pI2CHandle,uint8_t AppEv)
{
 800030c:	b590      	push	{r4, r7, lr}
 800030e:	b083      	sub	sp, #12
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
 8000314:	460b      	mov	r3, r1
 8000316:	70fb      	strb	r3, [r7, #3]

	static uint8_t commandCode = 0;
	static  uint8_t Cnt = 0;

	if(AppEv == I2C_EV_DATA_REQ)
 8000318:	78fb      	ldrb	r3, [r7, #3]
 800031a:	2b08      	cmp	r3, #8
 800031c:	d123      	bne.n	8000366 <I2C_ApplicationEventCallback+0x5a>
	{
		//Master wants some data. slave has to send it
		if(commandCode == 0x51)
 800031e:	4b1f      	ldr	r3, [pc, #124]	; (800039c <I2C_ApplicationEventCallback+0x90>)
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b51      	cmp	r3, #81	; 0x51
 8000324:	d10b      	bne.n	800033e <I2C_ApplicationEventCallback+0x32>
		{
			//send the length information to the master
			I2C_SlaveSendData(pI2CHandle->pI2Cx,strlen((char*)Tx_buf));
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	681c      	ldr	r4, [r3, #0]
 800032a:	481d      	ldr	r0, [pc, #116]	; (80003a0 <I2C_ApplicationEventCallback+0x94>)
 800032c:	f7ff ff5c 	bl	80001e8 <strlen>
 8000330:	4603      	mov	r3, r0
 8000332:	b2db      	uxtb	r3, r3
 8000334:	4619      	mov	r1, r3
 8000336:	4620      	mov	r0, r4
 8000338:	f000 fd7f 	bl	8000e3a <I2C_SlaveSendData>
	{
		//This happens only during slave reception .
		//Master has ended the I2C communication with the slave.
	}

}
 800033c:	e029      	b.n	8000392 <I2C_ApplicationEventCallback+0x86>
		}else if (commandCode == 0x52)
 800033e:	4b17      	ldr	r3, [pc, #92]	; (800039c <I2C_ApplicationEventCallback+0x90>)
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	2b52      	cmp	r3, #82	; 0x52
 8000344:	d125      	bne.n	8000392 <I2C_ApplicationEventCallback+0x86>
			I2C_SlaveSendData(pI2CHandle->pI2Cx,Tx_buf[Cnt++]);
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	681a      	ldr	r2, [r3, #0]
 800034a:	4b16      	ldr	r3, [pc, #88]	; (80003a4 <I2C_ApplicationEventCallback+0x98>)
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	1c59      	adds	r1, r3, #1
 8000350:	b2c8      	uxtb	r0, r1
 8000352:	4914      	ldr	r1, [pc, #80]	; (80003a4 <I2C_ApplicationEventCallback+0x98>)
 8000354:	7008      	strb	r0, [r1, #0]
 8000356:	4619      	mov	r1, r3
 8000358:	4b11      	ldr	r3, [pc, #68]	; (80003a0 <I2C_ApplicationEventCallback+0x94>)
 800035a:	5c5b      	ldrb	r3, [r3, r1]
 800035c:	4619      	mov	r1, r3
 800035e:	4610      	mov	r0, r2
 8000360:	f000 fd6b 	bl	8000e3a <I2C_SlaveSendData>
}
 8000364:	e015      	b.n	8000392 <I2C_ApplicationEventCallback+0x86>
	}else if (AppEv == I2C_EV_DATA_RCV)
 8000366:	78fb      	ldrb	r3, [r7, #3]
 8000368:	2b09      	cmp	r3, #9
 800036a:	d109      	bne.n	8000380 <I2C_ApplicationEventCallback+0x74>
		commandCode = I2C_SlaveReceiveData(pI2CHandle->pI2Cx);
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	4618      	mov	r0, r3
 8000372:	f000 fd70 	bl	8000e56 <I2C_SlaveReceiveData>
 8000376:	4603      	mov	r3, r0
 8000378:	461a      	mov	r2, r3
 800037a:	4b08      	ldr	r3, [pc, #32]	; (800039c <I2C_ApplicationEventCallback+0x90>)
 800037c:	701a      	strb	r2, [r3, #0]
}
 800037e:	e008      	b.n	8000392 <I2C_ApplicationEventCallback+0x86>
	}else if (AppEv == I2C_ERROR_AF)
 8000380:	78fb      	ldrb	r3, [r7, #3]
 8000382:	2b05      	cmp	r3, #5
 8000384:	d105      	bne.n	8000392 <I2C_ApplicationEventCallback+0x86>
		commandCode = 0xff;
 8000386:	4b05      	ldr	r3, [pc, #20]	; (800039c <I2C_ApplicationEventCallback+0x90>)
 8000388:	22ff      	movs	r2, #255	; 0xff
 800038a:	701a      	strb	r2, [r3, #0]
		Cnt = 0;
 800038c:	4b05      	ldr	r3, [pc, #20]	; (80003a4 <I2C_ApplicationEventCallback+0x98>)
 800038e:	2200      	movs	r2, #0
 8000390:	701a      	strb	r2, [r3, #0]
}
 8000392:	bf00      	nop
 8000394:	370c      	adds	r7, #12
 8000396:	46bd      	mov	sp, r7
 8000398:	bd90      	pop	{r4, r7, pc}
 800039a:	bf00      	nop
 800039c:	20000078 	.word	0x20000078
 80003a0:	20000000 	.word	0x20000000
 80003a4:	20000079 	.word	0x20000079

080003a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003a8:	480d      	ldr	r0, [pc, #52]	; (80003e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003aa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003ac:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003b0:	480c      	ldr	r0, [pc, #48]	; (80003e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80003b2:	490d      	ldr	r1, [pc, #52]	; (80003e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003b4:	4a0d      	ldr	r2, [pc, #52]	; (80003ec <LoopForever+0xe>)
  movs r3, #0
 80003b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003b8:	e002      	b.n	80003c0 <LoopCopyDataInit>

080003ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003be:	3304      	adds	r3, #4

080003c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003c4:	d3f9      	bcc.n	80003ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003c6:	4a0a      	ldr	r2, [pc, #40]	; (80003f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003c8:	4c0a      	ldr	r4, [pc, #40]	; (80003f4 <LoopForever+0x16>)
  movs r3, #0
 80003ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003cc:	e001      	b.n	80003d2 <LoopFillZerobss>

080003ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003d0:	3204      	adds	r2, #4

080003d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003d4:	d3fb      	bcc.n	80003ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003d6:	f000 ff0d 	bl	80011f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003da:	f7ff ff63 	bl	80002a4 <main>

080003de <LoopForever>:

LoopForever:
  b LoopForever
 80003de:	e7fe      	b.n	80003de <LoopForever>
  ldr   r0, =_estack
 80003e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003e8:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 80003ec:	0800125c 	.word	0x0800125c
  ldr r2, =_sbss
 80003f0:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 80003f4:	2000007c 	.word	0x2000007c

080003f8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003f8:	e7fe      	b.n	80003f8 <ADC_IRQHandler>
	...

080003fc <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80003fc:	b480      	push	{r7}
 80003fe:	b083      	sub	sp, #12
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
 8000404:	460b      	mov	r3, r1
 8000406:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000408:	78fb      	ldrb	r3, [r7, #3]
 800040a:	2b01      	cmp	r3, #1
 800040c:	d161      	bne.n	80004d2 <GPIO_PeriClockControl+0xd6>
	{
		if(pGPIOx == GPIOA)
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	4a32      	ldr	r2, [pc, #200]	; (80004dc <GPIO_PeriClockControl+0xe0>)
 8000412:	4293      	cmp	r3, r2
 8000414:	d106      	bne.n	8000424 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000416:	4b32      	ldr	r3, [pc, #200]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 8000418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041a:	4a31      	ldr	r2, [pc, #196]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 800041c:	f043 0301 	orr.w	r3, r3, #1
 8000420:	6313      	str	r3, [r2, #48]	; 0x30
	else
	{
		//TODO
	}

}
 8000422:	e056      	b.n	80004d2 <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOB)
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	4a2f      	ldr	r2, [pc, #188]	; (80004e4 <GPIO_PeriClockControl+0xe8>)
 8000428:	4293      	cmp	r3, r2
 800042a:	d106      	bne.n	800043a <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 800042c:	4b2c      	ldr	r3, [pc, #176]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 800042e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000430:	4a2b      	ldr	r2, [pc, #172]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 8000432:	f043 0302 	orr.w	r3, r3, #2
 8000436:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000438:	e04b      	b.n	80004d2 <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOC)
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	4a2a      	ldr	r2, [pc, #168]	; (80004e8 <GPIO_PeriClockControl+0xec>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d106      	bne.n	8000450 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000442:	4b27      	ldr	r3, [pc, #156]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 8000444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000446:	4a26      	ldr	r2, [pc, #152]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 8000448:	f043 0304 	orr.w	r3, r3, #4
 800044c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800044e:	e040      	b.n	80004d2 <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOD)
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	4a26      	ldr	r2, [pc, #152]	; (80004ec <GPIO_PeriClockControl+0xf0>)
 8000454:	4293      	cmp	r3, r2
 8000456:	d106      	bne.n	8000466 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000458:	4b21      	ldr	r3, [pc, #132]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 800045a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045c:	4a20      	ldr	r2, [pc, #128]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 800045e:	f043 0308 	orr.w	r3, r3, #8
 8000462:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000464:	e035      	b.n	80004d2 <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOE)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	4a21      	ldr	r2, [pc, #132]	; (80004f0 <GPIO_PeriClockControl+0xf4>)
 800046a:	4293      	cmp	r3, r2
 800046c:	d106      	bne.n	800047c <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800046e:	4b1c      	ldr	r3, [pc, #112]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 8000470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000472:	4a1b      	ldr	r2, [pc, #108]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 8000474:	f043 0310 	orr.w	r3, r3, #16
 8000478:	6313      	str	r3, [r2, #48]	; 0x30
}
 800047a:	e02a      	b.n	80004d2 <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOF)
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	4a1d      	ldr	r2, [pc, #116]	; (80004f4 <GPIO_PeriClockControl+0xf8>)
 8000480:	4293      	cmp	r3, r2
 8000482:	d106      	bne.n	8000492 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000484:	4b16      	ldr	r3, [pc, #88]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 8000486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000488:	4a15      	ldr	r2, [pc, #84]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 800048a:	f043 0320 	orr.w	r3, r3, #32
 800048e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000490:	e01f      	b.n	80004d2 <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOG)
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	4a18      	ldr	r2, [pc, #96]	; (80004f8 <GPIO_PeriClockControl+0xfc>)
 8000496:	4293      	cmp	r3, r2
 8000498:	d106      	bne.n	80004a8 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800049a:	4b11      	ldr	r3, [pc, #68]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 800049c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800049e:	4a10      	ldr	r2, [pc, #64]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 80004a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004a4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004a6:	e014      	b.n	80004d2 <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOH)
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	4a14      	ldr	r2, [pc, #80]	; (80004fc <GPIO_PeriClockControl+0x100>)
 80004ac:	4293      	cmp	r3, r2
 80004ae:	d106      	bne.n	80004be <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80004b0:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 80004b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b4:	4a0a      	ldr	r2, [pc, #40]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 80004b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80004ba:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004bc:	e009      	b.n	80004d2 <GPIO_PeriClockControl+0xd6>
		}else if (pGPIOx == GPIOI)
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	4a0f      	ldr	r2, [pc, #60]	; (8000500 <GPIO_PeriClockControl+0x104>)
 80004c2:	4293      	cmp	r3, r2
 80004c4:	d105      	bne.n	80004d2 <GPIO_PeriClockControl+0xd6>
			GPIOI_PCLK_EN();
 80004c6:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 80004c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ca:	4a05      	ldr	r2, [pc, #20]	; (80004e0 <GPIO_PeriClockControl+0xe4>)
 80004cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004d0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004d2:	bf00      	nop
 80004d4:	370c      	adds	r7, #12
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bc80      	pop	{r7}
 80004da:	4770      	bx	lr
 80004dc:	40020000 	.word	0x40020000
 80004e0:	40023800 	.word	0x40023800
 80004e4:	40020400 	.word	0x40020400
 80004e8:	40020800 	.word	0x40020800
 80004ec:	40020c00 	.word	0x40020c00
 80004f0:	40021000 	.word	0x40021000
 80004f4:	40021400 	.word	0x40021400
 80004f8:	40021800 	.word	0x40021800
 80004fc:	40021c00 	.word	0x40021c00
 8000500:	40022000 	.word	0x40022000

08000504 <GPIO_Init>:
 *
 * @Note              -

 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b086      	sub	sp, #24
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0; //temp. register
 800050c:	2300      	movs	r3, #0
 800050e:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	2101      	movs	r1, #1
 8000516:	4618      	mov	r0, r3
 8000518:	f7ff ff70 	bl	80003fc <GPIO_PeriClockControl>

	//1 . configure the mode of gpio pin

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	795b      	ldrb	r3, [r3, #5]
 8000520:	2b03      	cmp	r3, #3
 8000522:	d820      	bhi.n	8000566 <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ) );
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	795b      	ldrb	r3, [r3, #5]
 8000528:	461a      	mov	r2, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	791b      	ldrb	r3, [r3, #4]
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	fa02 f303 	lsl.w	r3, r2, r3
 8000534:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	681a      	ldr	r2, [r3, #0]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	791b      	ldrb	r3, [r3, #4]
 8000540:	005b      	lsls	r3, r3, #1
 8000542:	2103      	movs	r1, #3
 8000544:	fa01 f303 	lsl.w	r3, r1, r3
 8000548:	43db      	mvns	r3, r3
 800054a:	4619      	mov	r1, r3
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	400a      	ands	r2, r1
 8000552:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	6819      	ldr	r1, [r3, #0]
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	697a      	ldr	r2, [r7, #20]
 8000560:	430a      	orrs	r2, r1
 8000562:	601a      	str	r2, [r3, #0]
 8000564:	e0cb      	b.n	80006fe <GPIO_Init+0x1fa>

	}else
	{
		//this part will code later . ( interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_FT )
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	795b      	ldrb	r3, [r3, #5]
 800056a:	2b04      	cmp	r3, #4
 800056c:	d117      	bne.n	800059e <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800056e:	4b4b      	ldr	r3, [pc, #300]	; (800069c <GPIO_Init+0x198>)
 8000570:	68db      	ldr	r3, [r3, #12]
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	7912      	ldrb	r2, [r2, #4]
 8000576:	4611      	mov	r1, r2
 8000578:	2201      	movs	r2, #1
 800057a:	408a      	lsls	r2, r1
 800057c:	4611      	mov	r1, r2
 800057e:	4a47      	ldr	r2, [pc, #284]	; (800069c <GPIO_Init+0x198>)
 8000580:	430b      	orrs	r3, r1
 8000582:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000584:	4b45      	ldr	r3, [pc, #276]	; (800069c <GPIO_Init+0x198>)
 8000586:	689b      	ldr	r3, [r3, #8]
 8000588:	687a      	ldr	r2, [r7, #4]
 800058a:	7912      	ldrb	r2, [r2, #4]
 800058c:	4611      	mov	r1, r2
 800058e:	2201      	movs	r2, #1
 8000590:	408a      	lsls	r2, r1
 8000592:	43d2      	mvns	r2, r2
 8000594:	4611      	mov	r1, r2
 8000596:	4a41      	ldr	r2, [pc, #260]	; (800069c <GPIO_Init+0x198>)
 8000598:	400b      	ands	r3, r1
 800059a:	6093      	str	r3, [r2, #8]
 800059c:	e035      	b.n	800060a <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT )
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	795b      	ldrb	r3, [r3, #5]
 80005a2:	2b05      	cmp	r3, #5
 80005a4:	d117      	bne.n	80005d6 <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005a6:	4b3d      	ldr	r3, [pc, #244]	; (800069c <GPIO_Init+0x198>)
 80005a8:	689b      	ldr	r3, [r3, #8]
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	7912      	ldrb	r2, [r2, #4]
 80005ae:	4611      	mov	r1, r2
 80005b0:	2201      	movs	r2, #1
 80005b2:	408a      	lsls	r2, r1
 80005b4:	4611      	mov	r1, r2
 80005b6:	4a39      	ldr	r2, [pc, #228]	; (800069c <GPIO_Init+0x198>)
 80005b8:	430b      	orrs	r3, r1
 80005ba:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005bc:	4b37      	ldr	r3, [pc, #220]	; (800069c <GPIO_Init+0x198>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	687a      	ldr	r2, [r7, #4]
 80005c2:	7912      	ldrb	r2, [r2, #4]
 80005c4:	4611      	mov	r1, r2
 80005c6:	2201      	movs	r2, #1
 80005c8:	408a      	lsls	r2, r1
 80005ca:	43d2      	mvns	r2, r2
 80005cc:	4611      	mov	r1, r2
 80005ce:	4a33      	ldr	r2, [pc, #204]	; (800069c <GPIO_Init+0x198>)
 80005d0:	400b      	ands	r3, r1
 80005d2:	60d3      	str	r3, [r2, #12]
 80005d4:	e019      	b.n	800060a <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT )
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	795b      	ldrb	r3, [r3, #5]
 80005da:	2b06      	cmp	r3, #6
 80005dc:	d115      	bne.n	800060a <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005de:	4b2f      	ldr	r3, [pc, #188]	; (800069c <GPIO_Init+0x198>)
 80005e0:	689b      	ldr	r3, [r3, #8]
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	7912      	ldrb	r2, [r2, #4]
 80005e6:	4611      	mov	r1, r2
 80005e8:	2201      	movs	r2, #1
 80005ea:	408a      	lsls	r2, r1
 80005ec:	4611      	mov	r1, r2
 80005ee:	4a2b      	ldr	r2, [pc, #172]	; (800069c <GPIO_Init+0x198>)
 80005f0:	430b      	orrs	r3, r1
 80005f2:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005f4:	4b29      	ldr	r3, [pc, #164]	; (800069c <GPIO_Init+0x198>)
 80005f6:	68db      	ldr	r3, [r3, #12]
 80005f8:	687a      	ldr	r2, [r7, #4]
 80005fa:	7912      	ldrb	r2, [r2, #4]
 80005fc:	4611      	mov	r1, r2
 80005fe:	2201      	movs	r2, #1
 8000600:	408a      	lsls	r2, r1
 8000602:	4611      	mov	r1, r2
 8000604:	4a25      	ldr	r2, [pc, #148]	; (800069c <GPIO_Init+0x198>)
 8000606:	430b      	orrs	r3, r1
 8000608:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	791b      	ldrb	r3, [r3, #4]
 800060e:	089b      	lsrs	r3, r3, #2
 8000610:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	791b      	ldrb	r3, [r3, #4]
 8000616:	f003 0303 	and.w	r3, r3, #3
 800061a:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a1f      	ldr	r2, [pc, #124]	; (80006a0 <GPIO_Init+0x19c>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d04e      	beq.n	80006c4 <GPIO_Init+0x1c0>
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a1e      	ldr	r2, [pc, #120]	; (80006a4 <GPIO_Init+0x1a0>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d032      	beq.n	8000696 <GPIO_Init+0x192>
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a1c      	ldr	r2, [pc, #112]	; (80006a8 <GPIO_Init+0x1a4>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d02b      	beq.n	8000692 <GPIO_Init+0x18e>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a1b      	ldr	r2, [pc, #108]	; (80006ac <GPIO_Init+0x1a8>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d024      	beq.n	800068e <GPIO_Init+0x18a>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a19      	ldr	r2, [pc, #100]	; (80006b0 <GPIO_Init+0x1ac>)
 800064a:	4293      	cmp	r3, r2
 800064c:	d01d      	beq.n	800068a <GPIO_Init+0x186>
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a18      	ldr	r2, [pc, #96]	; (80006b4 <GPIO_Init+0x1b0>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d016      	beq.n	8000686 <GPIO_Init+0x182>
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a16      	ldr	r2, [pc, #88]	; (80006b8 <GPIO_Init+0x1b4>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d00f      	beq.n	8000682 <GPIO_Init+0x17e>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4a15      	ldr	r2, [pc, #84]	; (80006bc <GPIO_Init+0x1b8>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d008      	beq.n	800067e <GPIO_Init+0x17a>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a13      	ldr	r2, [pc, #76]	; (80006c0 <GPIO_Init+0x1bc>)
 8000672:	4293      	cmp	r3, r2
 8000674:	d101      	bne.n	800067a <GPIO_Init+0x176>
 8000676:	2308      	movs	r3, #8
 8000678:	e025      	b.n	80006c6 <GPIO_Init+0x1c2>
 800067a:	2300      	movs	r3, #0
 800067c:	e023      	b.n	80006c6 <GPIO_Init+0x1c2>
 800067e:	2307      	movs	r3, #7
 8000680:	e021      	b.n	80006c6 <GPIO_Init+0x1c2>
 8000682:	2306      	movs	r3, #6
 8000684:	e01f      	b.n	80006c6 <GPIO_Init+0x1c2>
 8000686:	2305      	movs	r3, #5
 8000688:	e01d      	b.n	80006c6 <GPIO_Init+0x1c2>
 800068a:	2304      	movs	r3, #4
 800068c:	e01b      	b.n	80006c6 <GPIO_Init+0x1c2>
 800068e:	2303      	movs	r3, #3
 8000690:	e019      	b.n	80006c6 <GPIO_Init+0x1c2>
 8000692:	2302      	movs	r3, #2
 8000694:	e017      	b.n	80006c6 <GPIO_Init+0x1c2>
 8000696:	2301      	movs	r3, #1
 8000698:	e015      	b.n	80006c6 <GPIO_Init+0x1c2>
 800069a:	bf00      	nop
 800069c:	40013c00 	.word	0x40013c00
 80006a0:	40020000 	.word	0x40020000
 80006a4:	40020400 	.word	0x40020400
 80006a8:	40020800 	.word	0x40020800
 80006ac:	40020c00 	.word	0x40020c00
 80006b0:	40021000 	.word	0x40021000
 80006b4:	40021400 	.word	0x40021400
 80006b8:	40021800 	.word	0x40021800
 80006bc:	40021c00 	.word	0x40021c00
 80006c0:	40022000 	.word	0x40022000
 80006c4:	2300      	movs	r3, #0
 80006c6:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80006c8:	4b59      	ldr	r3, [pc, #356]	; (8000830 <GPIO_Init+0x32c>)
 80006ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006cc:	4a58      	ldr	r2, [pc, #352]	; (8000830 <GPIO_Init+0x32c>)
 80006ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006d2:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 80006d4:	7c7a      	ldrb	r2, [r7, #17]
 80006d6:	7cbb      	ldrb	r3, [r7, #18]
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	fa02 f103 	lsl.w	r1, r2, r3
 80006de:	4a55      	ldr	r2, [pc, #340]	; (8000834 <GPIO_Init+0x330>)
 80006e0:	7cfb      	ldrb	r3, [r7, #19]
 80006e2:	3302      	adds	r3, #2
 80006e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the exti interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 80006e8:	4b53      	ldr	r3, [pc, #332]	; (8000838 <GPIO_Init+0x334>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	687a      	ldr	r2, [r7, #4]
 80006ee:	7912      	ldrb	r2, [r2, #4]
 80006f0:	4611      	mov	r1, r2
 80006f2:	2201      	movs	r2, #1
 80006f4:	408a      	lsls	r2, r1
 80006f6:	4611      	mov	r1, r2
 80006f8:	4a4f      	ldr	r2, [pc, #316]	; (8000838 <GPIO_Init+0x334>)
 80006fa:	430b      	orrs	r3, r1
 80006fc:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	799b      	ldrb	r3, [r3, #6]
 8000702:	461a      	mov	r2, r3
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	791b      	ldrb	r3, [r3, #4]
 8000708:	005b      	lsls	r3, r3, #1
 800070a:	fa02 f303 	lsl.w	r3, r2, r3
 800070e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	689a      	ldr	r2, [r3, #8]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	791b      	ldrb	r3, [r3, #4]
 800071a:	005b      	lsls	r3, r3, #1
 800071c:	2103      	movs	r1, #3
 800071e:	fa01 f303 	lsl.w	r3, r1, r3
 8000722:	43db      	mvns	r3, r3
 8000724:	4619      	mov	r1, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	400a      	ands	r2, r1
 800072c:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	6899      	ldr	r1, [r3, #8]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	697a      	ldr	r2, [r7, #20]
 800073a:	430a      	orrs	r2, r1
 800073c:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	79db      	ldrb	r3, [r3, #7]
 8000742:	461a      	mov	r2, r3
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	791b      	ldrb	r3, [r3, #4]
 8000748:	005b      	lsls	r3, r3, #1
 800074a:	fa02 f303 	lsl.w	r3, r2, r3
 800074e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	68da      	ldr	r2, [r3, #12]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	791b      	ldrb	r3, [r3, #4]
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	2103      	movs	r1, #3
 800075e:	fa01 f303 	lsl.w	r3, r1, r3
 8000762:	43db      	mvns	r3, r3
 8000764:	4619      	mov	r1, r3
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	400a      	ands	r2, r1
 800076c:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	68d9      	ldr	r1, [r3, #12]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	697a      	ldr	r2, [r7, #20]
 800077a:	430a      	orrs	r2, r1
 800077c:	60da      	str	r2, [r3, #12]


	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	7a1b      	ldrb	r3, [r3, #8]
 8000782:	461a      	mov	r2, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	791b      	ldrb	r3, [r3, #4]
 8000788:	fa02 f303 	lsl.w	r3, r2, r3
 800078c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	685a      	ldr	r2, [r3, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	791b      	ldrb	r3, [r3, #4]
 8000798:	4619      	mov	r1, r3
 800079a:	2301      	movs	r3, #1
 800079c:	408b      	lsls	r3, r1
 800079e:	43db      	mvns	r3, r3
 80007a0:	4619      	mov	r1, r3
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	400a      	ands	r2, r1
 80007a8:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	6859      	ldr	r1, [r3, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	697a      	ldr	r2, [r7, #20]
 80007b6:	430a      	orrs	r2, r1
 80007b8:	605a      	str	r2, [r3, #4]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	795b      	ldrb	r3, [r3, #5]
 80007be:	2b02      	cmp	r3, #2
 80007c0:	d131      	bne.n	8000826 <GPIO_Init+0x322>
	{
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	791b      	ldrb	r3, [r3, #4]
 80007c6:	08db      	lsrs	r3, r3, #3
 80007c8:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	791b      	ldrb	r3, [r3, #4]
 80007ce:	f003 0307 	and.w	r3, r3, #7
 80007d2:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	7c3a      	ldrb	r2, [r7, #16]
 80007da:	3208      	adds	r2, #8
 80007dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007e0:	7bfb      	ldrb	r3, [r7, #15]
 80007e2:	009b      	lsls	r3, r3, #2
 80007e4:	220f      	movs	r2, #15
 80007e6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ea:	43db      	mvns	r3, r3
 80007ec:	4618      	mov	r0, r3
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	7c3a      	ldrb	r2, [r7, #16]
 80007f4:	4001      	ands	r1, r0
 80007f6:	3208      	adds	r2, #8
 80007f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	7c3a      	ldrb	r2, [r7, #16]
 8000802:	3208      	adds	r2, #8
 8000804:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	7a5b      	ldrb	r3, [r3, #9]
 800080c:	461a      	mov	r2, r3
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	4618      	mov	r0, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	7c3a      	ldrb	r2, [r7, #16]
 800081e:	4301      	orrs	r1, r0
 8000820:	3208      	adds	r2, #8
 8000822:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 8000826:	bf00      	nop
 8000828:	3718      	adds	r7, #24
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40023800 	.word	0x40023800
 8000834:	40013800 	.word	0x40013800
 8000838:	40013c00 	.word	0x40013c00

0800083c <I2C_ExecuteAddressPhaseWrite>:
}



static void I2C_ExecuteAddressPhaseWrite(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
 8000844:	460b      	mov	r3, r1
 8000846:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1;
 8000848:	78fb      	ldrb	r3, [r7, #3]
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	70fb      	strb	r3, [r7, #3]
	SlaveAddr &= ~(1); //SlaveAddr is Slave address + r/nw bit=0
 800084e:	78fb      	ldrb	r3, [r7, #3]
 8000850:	f023 0301 	bic.w	r3, r3, #1
 8000854:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;
 8000856:	78fa      	ldrb	r2, [r7, #3]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	611a      	str	r2, [r3, #16]
}
 800085c:	bf00      	nop
 800085e:	370c      	adds	r7, #12
 8000860:	46bd      	mov	sp, r7
 8000862:	bc80      	pop	{r7}
 8000864:	4770      	bx	lr

08000866 <I2C_ExecuteAddressPhaseRead>:


static void I2C_ExecuteAddressPhaseRead(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 8000866:	b480      	push	{r7}
 8000868:	b083      	sub	sp, #12
 800086a:	af00      	add	r7, sp, #0
 800086c:	6078      	str	r0, [r7, #4]
 800086e:	460b      	mov	r3, r1
 8000870:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1;
 8000872:	78fb      	ldrb	r3, [r7, #3]
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	70fb      	strb	r3, [r7, #3]
	SlaveAddr |= 1; //SlaveAddr is Slave address + r/nw bit=1
 8000878:	78fb      	ldrb	r3, [r7, #3]
 800087a:	f043 0301 	orr.w	r3, r3, #1
 800087e:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;
 8000880:	78fa      	ldrb	r2, [r7, #3]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	611a      	str	r2, [r3, #16]
}
 8000886:	bf00      	nop
 8000888:	370c      	adds	r7, #12
 800088a:	46bd      	mov	sp, r7
 800088c:	bc80      	pop	{r7}
 800088e:	4770      	bx	lr

08000890 <I2C_ClearADDRFlag>:


static void I2C_ClearADDRFlag(I2C_Handle_t *pI2CHandle )
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
	uint32_t dummy_read;
	//check for device mode
	if(pI2CHandle->pI2Cx->SR2 & ( 1 << I2C_SR2_MSL))
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	699b      	ldr	r3, [r3, #24]
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d01f      	beq.n	80008e6 <I2C_ClearADDRFlag+0x56>
	{
		//device is in master mode
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	7f1b      	ldrb	r3, [r3, #28]
 80008aa:	2b01      	cmp	r3, #1
 80008ac:	d112      	bne.n	80008d4 <I2C_ClearADDRFlag+0x44>
		{
			if(pI2CHandle->RxSize  == 1)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6a1b      	ldr	r3, [r3, #32]
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d11f      	bne.n	80008f6 <I2C_ClearADDRFlag+0x66>
			{
				//first disable the ack
				I2C_ManageAcking(pI2CHandle->pI2Cx,DISABLE);
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	2100      	movs	r1, #0
 80008bc:	4618      	mov	r0, r3
 80008be:	f000 f963 	bl	8000b88 <I2C_ManageAcking>

				//clear the ADDR flag ( read SR1 , read SR2)
				dummy_read = pI2CHandle->pI2Cx->SR1;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	695b      	ldr	r3, [r3, #20]
 80008c8:	60fb      	str	r3, [r7, #12]
				dummy_read = pI2CHandle->pI2Cx->SR2;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	60fb      	str	r3, [r7, #12]
		dummy_read = pI2CHandle->pI2Cx->SR2;
		(void)dummy_read;
	}


}
 80008d2:	e010      	b.n	80008f6 <I2C_ClearADDRFlag+0x66>
			dummy_read = pI2CHandle->pI2Cx->SR1;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	695b      	ldr	r3, [r3, #20]
 80008da:	60fb      	str	r3, [r7, #12]
			dummy_read = pI2CHandle->pI2Cx->SR2;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	699b      	ldr	r3, [r3, #24]
 80008e2:	60fb      	str	r3, [r7, #12]
}
 80008e4:	e007      	b.n	80008f6 <I2C_ClearADDRFlag+0x66>
		dummy_read = pI2CHandle->pI2Cx->SR1;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	695b      	ldr	r3, [r3, #20]
 80008ec:	60fb      	str	r3, [r7, #12]
		dummy_read = pI2CHandle->pI2Cx->SR2;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	699b      	ldr	r3, [r3, #24]
 80008f4:	60fb      	str	r3, [r7, #12]
}
 80008f6:	bf00      	nop
 80008f8:	3710      	adds	r7, #16
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}

080008fe <I2C_GenerateStopCondition>:


 void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 80008fe:	b480      	push	{r7}
 8000900:	b083      	sub	sp, #12
 8000902:	af00      	add	r7, sp, #0
 8000904:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= ( 1 << I2C_CR1_STOP);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	601a      	str	r2, [r3, #0]
}
 8000912:	bf00      	nop
 8000914:	370c      	adds	r7, #12
 8000916:	46bd      	mov	sp, r7
 8000918:	bc80      	pop	{r7}
 800091a:	4770      	bx	lr

0800091c <I2C_SlaveEnableDisableCallbackEvents>:


 void I2C_SlaveEnableDisableCallbackEvents(I2C_RegDef_t *pI2Cx,uint8_t EnorDi)
 {
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
 8000924:	460b      	mov	r3, r1
 8000926:	70fb      	strb	r3, [r7, #3]
	 if(EnorDi == ENABLE)
 8000928:	78fb      	ldrb	r3, [r7, #3]
 800092a:	2b01      	cmp	r3, #1
 800092c:	d112      	bne.n	8000954 <I2C_SlaveEnableDisableCallbackEvents+0x38>
	 {
			pI2Cx->CR2 |= ( 1 << I2C_CR2_ITEVTEN);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	605a      	str	r2, [r3, #4]
			pI2Cx->CR2 |= ( 1 << I2C_CR2_ITBUFEN);
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	605a      	str	r2, [r3, #4]
			pI2Cx->CR2 |= ( 1 << I2C_CR2_ITERREN);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	605a      	str	r2, [r3, #4]
			pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITEVTEN);
			pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITBUFEN);
			pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITERREN);
	 }

 }
 8000952:	e011      	b.n	8000978 <I2C_SlaveEnableDisableCallbackEvents+0x5c>
			pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITEVTEN);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	605a      	str	r2, [r3, #4]
			pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITBUFEN);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	605a      	str	r2, [r3, #4]
			pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITERREN);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	605a      	str	r2, [r3, #4]
 }
 8000978:	bf00      	nop
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	bc80      	pop	{r7}
 8000980:	4770      	bx	lr

08000982 <I2C_PeripheralControl>:
 *
 * @Note              -

 */
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi)
{
 8000982:	b480      	push	{r7}
 8000984:	b083      	sub	sp, #12
 8000986:	af00      	add	r7, sp, #0
 8000988:	6078      	str	r0, [r7, #4]
 800098a:	460b      	mov	r3, r1
 800098c:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 800098e:	78fb      	ldrb	r3, [r7, #3]
 8000990:	2b01      	cmp	r3, #1
 8000992:	d106      	bne.n	80009a2 <I2C_PeripheralControl+0x20>
	{
		pI2Cx->CR1 |= (1 << I2C_CR1_PE);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	f043 0201 	orr.w	r2, r3, #1
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	601a      	str	r2, [r3, #0]
	}else
	{
		pI2Cx->CR1 &= ~(1 << 0);
	}

}
 80009a0:	e005      	b.n	80009ae <I2C_PeripheralControl+0x2c>
		pI2Cx->CR1 &= ~(1 << 0);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f023 0201 	bic.w	r2, r3, #1
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	601a      	str	r2, [r3, #0]
}
 80009ae:	bf00      	nop
 80009b0:	370c      	adds	r7, #12
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bc80      	pop	{r7}
 80009b6:	4770      	bx	lr

080009b8 <I2C_PeriClockControl>:
 *
 * @Note              -

 */
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	460b      	mov	r3, r1
 80009c2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80009c4:	78fb      	ldrb	r3, [r7, #3]
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d11f      	bne.n	8000a0a <I2C_PeriClockControl+0x52>
	{
		if(pI2Cx == I2C1)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4a11      	ldr	r2, [pc, #68]	; (8000a14 <I2C_PeriClockControl+0x5c>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d106      	bne.n	80009e0 <I2C_PeriClockControl+0x28>
		{
			I2C1_PCLK_EN();
 80009d2:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <I2C_PeriClockControl+0x60>)
 80009d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d6:	4a10      	ldr	r2, [pc, #64]	; (8000a18 <I2C_PeriClockControl+0x60>)
 80009d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009dc:	6413      	str	r3, [r2, #64]	; 0x40
	else
	{
		//TODO
	}

}
 80009de:	e014      	b.n	8000a0a <I2C_PeriClockControl+0x52>
		}else if (pI2Cx == I2C2)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4a0e      	ldr	r2, [pc, #56]	; (8000a1c <I2C_PeriClockControl+0x64>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d106      	bne.n	80009f6 <I2C_PeriClockControl+0x3e>
			I2C2_PCLK_EN();
 80009e8:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <I2C_PeriClockControl+0x60>)
 80009ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ec:	4a0a      	ldr	r2, [pc, #40]	; (8000a18 <I2C_PeriClockControl+0x60>)
 80009ee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009f2:	6413      	str	r3, [r2, #64]	; 0x40
}
 80009f4:	e009      	b.n	8000a0a <I2C_PeriClockControl+0x52>
		}else if (pI2Cx == I2C3)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a09      	ldr	r2, [pc, #36]	; (8000a20 <I2C_PeriClockControl+0x68>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d105      	bne.n	8000a0a <I2C_PeriClockControl+0x52>
			I2C3_PCLK_EN();
 80009fe:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <I2C_PeriClockControl+0x60>)
 8000a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a02:	4a05      	ldr	r2, [pc, #20]	; (8000a18 <I2C_PeriClockControl+0x60>)
 8000a04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000a08:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a0a:	bf00      	nop
 8000a0c:	370c      	adds	r7, #12
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bc80      	pop	{r7}
 8000a12:	4770      	bx	lr
 8000a14:	40005400 	.word	0x40005400
 8000a18:	40023800 	.word	0x40023800
 8000a1c:	40005800 	.word	0x40005800
 8000a20:	40005c00 	.word	0x40005c00

08000a24 <I2C_Init>:
 *
 * @Note              -

 */
void I2C_Init(I2C_Handle_t *pI2CHandle)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
	uint32_t tempreg = 0 ;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	60fb      	str	r3, [r7, #12]

	//enable the clock for the i2cx peripheral
	I2C_PeriClockControl(pI2CHandle->pI2Cx,ENABLE);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	2101      	movs	r1, #1
 8000a36:	4618      	mov	r0, r3
 8000a38:	f7ff ffbe 	bl	80009b8 <I2C_PeriClockControl>

	//ack control bit
	tempreg |= pI2CHandle->I2C_Config.I2C_AckControl << 10;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	7a5b      	ldrb	r3, [r3, #9]
 8000a40:	029b      	lsls	r3, r3, #10
 8000a42:	461a      	mov	r2, r3
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	4313      	orrs	r3, r2
 8000a48:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR1 = tempreg;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	68fa      	ldr	r2, [r7, #12]
 8000a50:	601a      	str	r2, [r3, #0]

	//configure the FREQ field of CR2
	tempreg = 0;
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
	tempreg |= RCC_GetPCLK1Value() /1000000U ;
 8000a56:	f000 fb6d 	bl	8001134 <RCC_GetPCLK1Value>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	4a47      	ldr	r2, [pc, #284]	; (8000b7c <I2C_Init+0x158>)
 8000a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a62:	0c9b      	lsrs	r3, r3, #18
 8000a64:	68fa      	ldr	r2, [r7, #12]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR2 =  (tempreg & 0x3F);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	68fa      	ldr	r2, [r7, #12]
 8000a70:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000a74:	605a      	str	r2, [r3, #4]

   //program the device own address
	tempreg = 0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	60fb      	str	r3, [r7, #12]
	tempreg |= pI2CHandle->I2C_Config.I2C_DeviceAddress << 1;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	7a1b      	ldrb	r3, [r3, #8]
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	461a      	mov	r2, r3
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	60fb      	str	r3, [r7, #12]
	tempreg |= ( 1 << 14);
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a8e:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->OAR1 = tempreg;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	68fa      	ldr	r2, [r7, #12]
 8000a96:	609a      	str	r2, [r3, #8]

	//CCR calculations
	uint16_t ccr_value = 0;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	817b      	strh	r3, [r7, #10]
	tempreg = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	4a36      	ldr	r2, [pc, #216]	; (8000b80 <I2C_Init+0x15c>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d80f      	bhi.n	8000aca <I2C_Init+0xa6>
	{
		//mode is standard mode
		ccr_value = (RCC_GetPCLK1Value() / ( 2 * pI2CHandle->I2C_Config.I2C_SCLSpeed ) );
 8000aaa:	f000 fb43 	bl	8001134 <RCC_GetPCLK1Value>
 8000aae:	4602      	mov	r2, r0
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	005b      	lsls	r3, r3, #1
 8000ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aba:	817b      	strh	r3, [r7, #10]
		tempreg |= (ccr_value & 0xFFF);
 8000abc:	897b      	ldrh	r3, [r7, #10]
 8000abe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ac2:	68fa      	ldr	r2, [r7, #12]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	e02d      	b.n	8000b26 <I2C_Init+0x102>
	}else
	{
		//mode is fast mode
		tempreg |= ( 1 << 15);
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ad0:	60fb      	str	r3, [r7, #12]
		tempreg |= (pI2CHandle->I2C_Config.I2C_FMDutyCycle << 14);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	7a9b      	ldrb	r3, [r3, #10]
 8000ad6:	039b      	lsls	r3, r3, #14
 8000ad8:	461a      	mov	r2, r3
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	4313      	orrs	r3, r2
 8000ade:	60fb      	str	r3, [r7, #12]
		if(pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	7a9b      	ldrb	r3, [r3, #10]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d10b      	bne.n	8000b00 <I2C_Init+0xdc>
		{
			ccr_value = (RCC_GetPCLK1Value() / ( 3 * pI2CHandle->I2C_Config.I2C_SCLSpeed ) );
 8000ae8:	f000 fb24 	bl	8001134 <RCC_GetPCLK1Value>
 8000aec:	4601      	mov	r1, r0
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	685a      	ldr	r2, [r3, #4]
 8000af2:	4613      	mov	r3, r2
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	4413      	add	r3, r2
 8000af8:	fbb1 f3f3 	udiv	r3, r1, r3
 8000afc:	817b      	strh	r3, [r7, #10]
 8000afe:	e00c      	b.n	8000b1a <I2C_Init+0xf6>
		}else
		{
			ccr_value = (RCC_GetPCLK1Value() / ( 25 * pI2CHandle->I2C_Config.I2C_SCLSpeed ) );
 8000b00:	f000 fb18 	bl	8001134 <RCC_GetPCLK1Value>
 8000b04:	4601      	mov	r1, r0
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	685a      	ldr	r2, [r3, #4]
 8000b0a:	4613      	mov	r3, r2
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	4413      	add	r3, r2
 8000b10:	009a      	lsls	r2, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b18:	817b      	strh	r3, [r7, #10]
		}
		tempreg |= (ccr_value & 0xFFF);
 8000b1a:	897b      	ldrh	r3, [r7, #10]
 8000b1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000b20:	68fa      	ldr	r2, [r7, #12]
 8000b22:	4313      	orrs	r3, r2
 8000b24:	60fb      	str	r3, [r7, #12]
	}
	pI2CHandle->pI2Cx->CCR = tempreg;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	68fa      	ldr	r2, [r7, #12]
 8000b2c:	61da      	str	r2, [r3, #28]

	//TRISE Configuration
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	4a13      	ldr	r2, [pc, #76]	; (8000b80 <I2C_Init+0x15c>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d809      	bhi.n	8000b4c <I2C_Init+0x128>
	{
		//mode is standard mode

		tempreg = (RCC_GetPCLK1Value() /1000000U) + 1 ;
 8000b38:	f000 fafc 	bl	8001134 <RCC_GetPCLK1Value>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	4a0f      	ldr	r2, [pc, #60]	; (8000b7c <I2C_Init+0x158>)
 8000b40:	fba2 2303 	umull	r2, r3, r2, r3
 8000b44:	0c9b      	lsrs	r3, r3, #18
 8000b46:	3301      	adds	r3, #1
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	e00d      	b.n	8000b68 <I2C_Init+0x144>

	}else
	{
		//mode is fast mode
		tempreg = ( (RCC_GetPCLK1Value() * 300) / 1000000000U ) + 1;
 8000b4c:	f000 faf2 	bl	8001134 <RCC_GetPCLK1Value>
 8000b50:	4603      	mov	r3, r0
 8000b52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000b56:	fb02 f303 	mul.w	r3, r2, r3
 8000b5a:	0a5b      	lsrs	r3, r3, #9
 8000b5c:	4a09      	ldr	r2, [pc, #36]	; (8000b84 <I2C_Init+0x160>)
 8000b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b62:	09db      	lsrs	r3, r3, #7
 8000b64:	3301      	adds	r3, #1
 8000b66:	60fb      	str	r3, [r7, #12]

	}

	pI2CHandle->pI2Cx->TRISE = (tempreg & 0x3F);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	68fa      	ldr	r2, [r7, #12]
 8000b6e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000b72:	621a      	str	r2, [r3, #32]

}
 8000b74:	bf00      	nop
 8000b76:	3710      	adds	r7, #16
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	431bde83 	.word	0x431bde83
 8000b80:	000186a0 	.word	0x000186a0
 8000b84:	00044b83 	.word	0x00044b83

08000b88 <I2C_ManageAcking>:

}


void I2C_ManageAcking(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	460b      	mov	r3, r1
 8000b92:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == I2C_ACK_ENABLE)
 8000b94:	78fb      	ldrb	r3, [r7, #3]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d106      	bne.n	8000ba8 <I2C_ManageAcking+0x20>
	{
		//enable the ack
		pI2Cx->CR1 |= ( 1 << I2C_CR1_ACK);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	601a      	str	r2, [r3, #0]
	}else
	{
		//disable the ack
		pI2Cx->CR1 &= ~( 1 << I2C_CR1_ACK);
	}
}
 8000ba6:	e005      	b.n	8000bb4 <I2C_ManageAcking+0x2c>
		pI2Cx->CR1 &= ~( 1 << I2C_CR1_ACK);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	601a      	str	r2, [r3, #0]
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bc80      	pop	{r7}
 8000bbc:	4770      	bx	lr
	...

08000bc0 <I2C_IRQInterruptConfig>:
 *
 * @Note              -

 */
void I2C_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	460a      	mov	r2, r1
 8000bca:	71fb      	strb	r3, [r7, #7]
 8000bcc:	4613      	mov	r3, r2
 8000bce:	71bb      	strb	r3, [r7, #6]

	if(EnorDi == ENABLE)
 8000bd0:	79bb      	ldrb	r3, [r7, #6]
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d133      	bne.n	8000c3e <I2C_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	2b1f      	cmp	r3, #31
 8000bda:	d80a      	bhi.n	8000bf2 <I2C_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 8000bdc:	4b34      	ldr	r3, [pc, #208]	; (8000cb0 <I2C_IRQInterruptConfig+0xf0>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	79fa      	ldrb	r2, [r7, #7]
 8000be2:	2101      	movs	r1, #1
 8000be4:	fa01 f202 	lsl.w	r2, r1, r2
 8000be8:	4611      	mov	r1, r2
 8000bea:	4a31      	ldr	r2, [pc, #196]	; (8000cb0 <I2C_IRQInterruptConfig+0xf0>)
 8000bec:	430b      	orrs	r3, r1
 8000bee:	6013      	str	r3, [r2, #0]
			//program ICER2 register
			*NVIC_ICER3 |= ( 1 << (IRQNumber % 64) );
		}
	}

}
 8000bf0:	e059      	b.n	8000ca6 <I2C_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 ) //32 to 63
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	2b1f      	cmp	r3, #31
 8000bf6:	d90f      	bls.n	8000c18 <I2C_IRQInterruptConfig+0x58>
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	2b3f      	cmp	r3, #63	; 0x3f
 8000bfc:	d80c      	bhi.n	8000c18 <I2C_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= ( 1 << (IRQNumber % 32) );
 8000bfe:	4b2d      	ldr	r3, [pc, #180]	; (8000cb4 <I2C_IRQInterruptConfig+0xf4>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	79fa      	ldrb	r2, [r7, #7]
 8000c04:	f002 021f 	and.w	r2, r2, #31
 8000c08:	2101      	movs	r1, #1
 8000c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c0e:	4611      	mov	r1, r2
 8000c10:	4a28      	ldr	r2, [pc, #160]	; (8000cb4 <I2C_IRQInterruptConfig+0xf4>)
 8000c12:	430b      	orrs	r3, r1
 8000c14:	6013      	str	r3, [r2, #0]
 8000c16:	e046      	b.n	8000ca6 <I2C_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96 )
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	2b3f      	cmp	r3, #63	; 0x3f
 8000c1c:	d943      	bls.n	8000ca6 <I2C_IRQInterruptConfig+0xe6>
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	2b5f      	cmp	r3, #95	; 0x5f
 8000c22:	d840      	bhi.n	8000ca6 <I2C_IRQInterruptConfig+0xe6>
			*NVIC_ISER3 |= ( 1 << (IRQNumber % 64) );
 8000c24:	4b24      	ldr	r3, [pc, #144]	; (8000cb8 <I2C_IRQInterruptConfig+0xf8>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	79fa      	ldrb	r2, [r7, #7]
 8000c2a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000c2e:	2101      	movs	r1, #1
 8000c30:	fa01 f202 	lsl.w	r2, r1, r2
 8000c34:	4611      	mov	r1, r2
 8000c36:	4a20      	ldr	r2, [pc, #128]	; (8000cb8 <I2C_IRQInterruptConfig+0xf8>)
 8000c38:	430b      	orrs	r3, r1
 8000c3a:	6013      	str	r3, [r2, #0]
}
 8000c3c:	e033      	b.n	8000ca6 <I2C_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	2b1f      	cmp	r3, #31
 8000c42:	d80a      	bhi.n	8000c5a <I2C_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 8000c44:	4b1d      	ldr	r3, [pc, #116]	; (8000cbc <I2C_IRQInterruptConfig+0xfc>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	79fa      	ldrb	r2, [r7, #7]
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	fa01 f202 	lsl.w	r2, r1, r2
 8000c50:	4611      	mov	r1, r2
 8000c52:	4a1a      	ldr	r2, [pc, #104]	; (8000cbc <I2C_IRQInterruptConfig+0xfc>)
 8000c54:	430b      	orrs	r3, r1
 8000c56:	6013      	str	r3, [r2, #0]
}
 8000c58:	e025      	b.n	8000ca6 <I2C_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 )
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	2b1f      	cmp	r3, #31
 8000c5e:	d90f      	bls.n	8000c80 <I2C_IRQInterruptConfig+0xc0>
 8000c60:	79fb      	ldrb	r3, [r7, #7]
 8000c62:	2b3f      	cmp	r3, #63	; 0x3f
 8000c64:	d80c      	bhi.n	8000c80 <I2C_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= ( 1 << (IRQNumber % 32) );
 8000c66:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <I2C_IRQInterruptConfig+0x100>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	79fa      	ldrb	r2, [r7, #7]
 8000c6c:	f002 021f 	and.w	r2, r2, #31
 8000c70:	2101      	movs	r1, #1
 8000c72:	fa01 f202 	lsl.w	r2, r1, r2
 8000c76:	4611      	mov	r1, r2
 8000c78:	4a11      	ldr	r2, [pc, #68]	; (8000cc0 <I2C_IRQInterruptConfig+0x100>)
 8000c7a:	430b      	orrs	r3, r1
 8000c7c:	6013      	str	r3, [r2, #0]
 8000c7e:	e012      	b.n	8000ca6 <I2C_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 6 && IRQNumber < 96 )
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	2b05      	cmp	r3, #5
 8000c84:	d90f      	bls.n	8000ca6 <I2C_IRQInterruptConfig+0xe6>
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	2b5f      	cmp	r3, #95	; 0x5f
 8000c8a:	d80c      	bhi.n	8000ca6 <I2C_IRQInterruptConfig+0xe6>
			*NVIC_ICER3 |= ( 1 << (IRQNumber % 64) );
 8000c8c:	4b0d      	ldr	r3, [pc, #52]	; (8000cc4 <I2C_IRQInterruptConfig+0x104>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	79fa      	ldrb	r2, [r7, #7]
 8000c92:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000c96:	2101      	movs	r1, #1
 8000c98:	fa01 f202 	lsl.w	r2, r1, r2
 8000c9c:	4611      	mov	r1, r2
 8000c9e:	4a09      	ldr	r2, [pc, #36]	; (8000cc4 <I2C_IRQInterruptConfig+0x104>)
 8000ca0:	430b      	orrs	r3, r1
 8000ca2:	6013      	str	r3, [r2, #0]
}
 8000ca4:	e7ff      	b.n	8000ca6 <I2C_IRQInterruptConfig+0xe6>
 8000ca6:	bf00      	nop
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr
 8000cb0:	e000e100 	.word	0xe000e100
 8000cb4:	e000e104 	.word	0xe000e104
 8000cb8:	e000e10c 	.word	0xe000e10c
 8000cbc:	e000e180 	.word	0xe000e180
 8000cc0:	e000e184 	.word	0xe000e184
 8000cc4:	e000e18c 	.word	0xe000e18c

08000cc8 <I2C_MasterHandleTXEInterrupt>:

	return busystate;
}

static void I2C_MasterHandleTXEInterrupt(I2C_Handle_t *pI2CHandle )
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]

	if(pI2CHandle->TxLen > 0)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	695b      	ldr	r3, [r3, #20]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d00f      	beq.n	8000cf8 <I2C_MasterHandleTXEInterrupt+0x30>
	{
		//1. load the data in to DR
		pI2CHandle->pI2Cx->DR = *(pI2CHandle->pTxBuffer);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	781a      	ldrb	r2, [r3, #0]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	611a      	str	r2, [r3, #16]

		//2. decrement the TxLen
		pI2CHandle->TxLen--;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	695b      	ldr	r3, [r3, #20]
 8000ce8:	1e5a      	subs	r2, r3, #1
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	615a      	str	r2, [r3, #20]

		//3. Increment the buffer address
		pI2CHandle->pTxBuffer++;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	1c5a      	adds	r2, r3, #1
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	60da      	str	r2, [r3, #12]

	}

}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bc80      	pop	{r7}
 8000d00:	4770      	bx	lr

08000d02 <I2C_MasterHandleRXNEInterrupt>:

static void I2C_MasterHandleRXNEInterrupt(I2C_Handle_t *pI2CHandle )
{
 8000d02:	b580      	push	{r7, lr}
 8000d04:	b082      	sub	sp, #8
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	6078      	str	r0, [r7, #4]
	//We have to do the data reception
	if(pI2CHandle->RxSize == 1)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	6a1b      	ldr	r3, [r3, #32]
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	d10b      	bne.n	8000d2a <I2C_MasterHandleRXNEInterrupt+0x28>
	{
		*pI2CHandle->pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	691a      	ldr	r2, [r3, #16]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	691b      	ldr	r3, [r3, #16]
 8000d1c:	b2d2      	uxtb	r2, r2
 8000d1e:	701a      	strb	r2, [r3, #0]
		pI2CHandle->RxLen--;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	1e5a      	subs	r2, r3, #1
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	619a      	str	r2, [r3, #24]

	}


	if(pI2CHandle->RxSize > 1)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6a1b      	ldr	r3, [r3, #32]
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d91a      	bls.n	8000d68 <I2C_MasterHandleRXNEInterrupt+0x66>
	{
		if(pI2CHandle->RxLen == 2)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	699b      	ldr	r3, [r3, #24]
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d105      	bne.n	8000d46 <I2C_MasterHandleRXNEInterrupt+0x44>
		{
			//clear the ack bit
			I2C_ManageAcking(pI2CHandle->pI2Cx,DISABLE);
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff ff21 	bl	8000b88 <I2C_ManageAcking>
		}

			//read DR
			*pI2CHandle->pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	691a      	ldr	r2, [r3, #16]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	691b      	ldr	r3, [r3, #16]
 8000d50:	b2d2      	uxtb	r2, r2
 8000d52:	701a      	strb	r2, [r3, #0]
			pI2CHandle->pRxBuffer++;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	691b      	ldr	r3, [r3, #16]
 8000d58:	1c5a      	adds	r2, r3, #1
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	611a      	str	r2, [r3, #16]
			pI2CHandle->RxLen--;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	699b      	ldr	r3, [r3, #24]
 8000d62:	1e5a      	subs	r2, r3, #1
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	619a      	str	r2, [r3, #24]
	}

	if(pI2CHandle->RxLen == 0 )
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d110      	bne.n	8000d92 <I2C_MasterHandleRXNEInterrupt+0x90>
	{
		//close the I2C data reception and notify the application

		//1. generate the stop condition
		if(pI2CHandle->Sr == I2C_DISABLE_SR)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d104      	bne.n	8000d84 <I2C_MasterHandleRXNEInterrupt+0x82>
			I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff fdbd 	bl	80008fe <I2C_GenerateStopCondition>

		//2 . Close the I2C rx
		I2C_CloseReceiveData(pI2CHandle);
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f000 f808 	bl	8000d9a <I2C_CloseReceiveData>

		//3. Notify the application
		I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_RX_CMPLT);
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff fabd 	bl	800030c <I2C_ApplicationEventCallback>
	}
}
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <I2C_CloseReceiveData>:


void I2C_CloseReceiveData(I2C_Handle_t *pI2CHandle)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b082      	sub	sp, #8
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	6078      	str	r0, [r7, #4]
	//Implement the code to disable ITBUFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITBUFEN);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	685a      	ldr	r2, [r3, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000db0:	605a      	str	r2, [r3, #4]

	//Implement the code to disable ITEVFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITEVTEN);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	685a      	ldr	r2, [r3, #4]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000dc0:	605a      	str	r2, [r3, #4]

	pI2CHandle->TxRxState = I2C_READY;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	771a      	strb	r2, [r3, #28]
	pI2CHandle->pRxBuffer = NULL;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2200      	movs	r2, #0
 8000dcc:	611a      	str	r2, [r3, #16]
	pI2CHandle->RxLen = 0;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	619a      	str	r2, [r3, #24]
	pI2CHandle->RxSize = 0;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	621a      	str	r2, [r3, #32]

	if(pI2CHandle->I2C_Config.I2C_AckControl == I2C_ACK_ENABLE)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	7a5b      	ldrb	r3, [r3, #9]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d105      	bne.n	8000dee <I2C_CloseReceiveData+0x54>
	{
		I2C_ManageAcking(pI2CHandle->pI2Cx,ENABLE);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	2101      	movs	r1, #1
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff fecd 	bl	8000b88 <I2C_ManageAcking>
	}

}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <I2C_CloseSendData>:

void I2C_CloseSendData(I2C_Handle_t *pI2CHandle)
{
 8000df6:	b480      	push	{r7}
 8000df8:	b083      	sub	sp, #12
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
	//Implement the code to disable ITBUFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITBUFEN);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	685a      	ldr	r2, [r3, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000e0c:	605a      	str	r2, [r3, #4]

	//Implement the code to disable ITEVFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITEVTEN);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	685a      	ldr	r2, [r3, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000e1c:	605a      	str	r2, [r3, #4]


	pI2CHandle->TxRxState = I2C_READY;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2200      	movs	r2, #0
 8000e22:	771a      	strb	r2, [r3, #28]
	pI2CHandle->pTxBuffer = NULL;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	60da      	str	r2, [r3, #12]
	pI2CHandle->TxLen = 0;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	615a      	str	r2, [r3, #20]
}
 8000e30:	bf00      	nop
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bc80      	pop	{r7}
 8000e38:	4770      	bx	lr

08000e3a <I2C_SlaveSendData>:


void I2C_SlaveSendData(I2C_RegDef_t *pI2C,uint8_t data)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	b083      	sub	sp, #12
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
 8000e42:	460b      	mov	r3, r1
 8000e44:	70fb      	strb	r3, [r7, #3]
	pI2C->DR = data;
 8000e46:	78fa      	ldrb	r2, [r7, #3]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	611a      	str	r2, [r3, #16]
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr

08000e56 <I2C_SlaveReceiveData>:

uint8_t I2C_SlaveReceiveData(I2C_RegDef_t *pI2C)
{
 8000e56:	b480      	push	{r7}
 8000e58:	b083      	sub	sp, #12
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
    return (uint8_t) pI2C->DR;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	691b      	ldr	r3, [r3, #16]
 8000e62:	b2db      	uxtb	r3, r3
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bc80      	pop	{r7}
 8000e6c:	4770      	bx	lr

08000e6e <I2C_EV_IRQHandling>:



void I2C_EV_IRQHandling(I2C_Handle_t *pI2CHandle)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	b086      	sub	sp, #24
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]
	//Interrupt handling for both master and slave mode of a device

	uint32_t temp1, temp2, temp3;

	temp1   = pI2CHandle->pI2Cx->CR2 & ( 1 << I2C_CR2_ITEVTEN) ;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e80:	617b      	str	r3, [r7, #20]
	temp2   = pI2CHandle->pI2Cx->CR2 & ( 1 << I2C_CR2_ITBUFEN) ;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e8c:	613b      	str	r3, [r7, #16]

	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_SB);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	695b      	ldr	r3, [r3, #20]
 8000e94:	f003 0301 	and.w	r3, r3, #1
 8000e98:	60fb      	str	r3, [r7, #12]
	//1. Handle For interrupt generated by SB event
	//	Note : SB flag is only applicable in Master mode
	if(temp1 && temp3)
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d01b      	beq.n	8000ed8 <I2C_EV_IRQHandling+0x6a>
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d018      	beq.n	8000ed8 <I2C_EV_IRQHandling+0x6a>
	{
		//The interrupt is generated because of SB event
		//This block will not be executed in slave mode because for slave SB is always zero
		//In this block lets executed the address phase
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	7f1b      	ldrb	r3, [r3, #28]
 8000eaa:	2b02      	cmp	r3, #2
 8000eac:	d108      	bne.n	8000ec0 <I2C_EV_IRQHandling+0x52>
		{
			I2C_ExecuteAddressPhaseWrite(pI2CHandle->pI2Cx,pI2CHandle->DevAddr);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	7f5b      	ldrb	r3, [r3, #29]
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4610      	mov	r0, r2
 8000eba:	f7ff fcbf 	bl	800083c <I2C_ExecuteAddressPhaseWrite>
 8000ebe:	e00b      	b.n	8000ed8 <I2C_EV_IRQHandling+0x6a>
		}else if (pI2CHandle->TxRxState == I2C_BUSY_IN_RX )
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	7f1b      	ldrb	r3, [r3, #28]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d107      	bne.n	8000ed8 <I2C_EV_IRQHandling+0x6a>
		{
			I2C_ExecuteAddressPhaseRead(pI2CHandle->pI2Cx,pI2CHandle->DevAddr);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	7f5b      	ldrb	r3, [r3, #29]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4610      	mov	r0, r2
 8000ed4:	f7ff fcc7 	bl	8000866 <I2C_ExecuteAddressPhaseRead>
		}
	}

	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_ADDR);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	695b      	ldr	r3, [r3, #20]
 8000ede:	f003 0302 	and.w	r3, r3, #2
 8000ee2:	60fb      	str	r3, [r7, #12]
	//2. Handle For interrupt generated by ADDR event
	//Note : When master mode : Address is sent
	//		 When Slave mode   : Address matched with own address
	if(temp1 && temp3)
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d005      	beq.n	8000ef6 <I2C_EV_IRQHandling+0x88>
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d002      	beq.n	8000ef6 <I2C_EV_IRQHandling+0x88>
	{
		// interrupt is generated because of ADDR event
		I2C_ClearADDRFlag(pI2CHandle);
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	f7ff fccd 	bl	8000890 <I2C_ClearADDRFlag>
	}

	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_BTF);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	695b      	ldr	r3, [r3, #20]
 8000efc:	f003 0304 	and.w	r3, r3, #4
 8000f00:	60fb      	str	r3, [r7, #12]
	//3. Handle For interrupt generated by BTF(Byte Transfer Finished) event
	if(temp1 && temp3)
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d022      	beq.n	8000f4e <I2C_EV_IRQHandling+0xe0>
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d01f      	beq.n	8000f4e <I2C_EV_IRQHandling+0xe0>
	{
		//BTF flag is set
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	7f1b      	ldrb	r3, [r3, #28]
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d11b      	bne.n	8000f4e <I2C_EV_IRQHandling+0xe0>
		{
			//make sure that TXE is also set .
			if(pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_TXE) )
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	695b      	ldr	r3, [r3, #20]
 8000f1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d014      	beq.n	8000f4e <I2C_EV_IRQHandling+0xe0>
			{
				//BTF, TXE = 1
				if(pI2CHandle->TxLen == 0 )
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	695b      	ldr	r3, [r3, #20]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d110      	bne.n	8000f4e <I2C_EV_IRQHandling+0xe0>
				{
					//1. generate the STOP condition
					if(pI2CHandle->Sr == I2C_DISABLE_SR)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d104      	bne.n	8000f40 <I2C_EV_IRQHandling+0xd2>
						I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff fcdf 	bl	80008fe <I2C_GenerateStopCondition>

					//2. reset all the member elements of the handle structure.
					I2C_CloseSendData(pI2CHandle);
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff ff58 	bl	8000df6 <I2C_CloseSendData>

					//3. notify the application about transmission complete
					I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_TX_CMPLT);
 8000f46:	2100      	movs	r1, #0
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f7ff f9df 	bl	800030c <I2C_ApplicationEventCallback>
		{
			;
		}
	}

	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_STOPF);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	695b      	ldr	r3, [r3, #20]
 8000f54:	f003 0310 	and.w	r3, r3, #16
 8000f58:	60fb      	str	r3, [r7, #12]
	//4. Handle For interrupt generated by STOPF event
	// Note : Stop detection flag is applicable only slave mode . For master this flag will never be set
	//The below code block will not be executed by the master since STOPF will not set in master mode
	if(temp1 && temp3)
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d00c      	beq.n	8000f7a <I2C_EV_IRQHandling+0x10c>
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d009      	beq.n	8000f7a <I2C_EV_IRQHandling+0x10c>
	{
		//STOF flag is set
		//Clear the STOPF ( i.e 1) read SR1 2) Write to CR1 )

		pI2CHandle->pI2Cx->CR1 |= 0x0000;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	6812      	ldr	r2, [r2, #0]
 8000f70:	601a      	str	r2, [r3, #0]

		//Notify the application that STOP is detected
		I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_STOP);
 8000f72:	2102      	movs	r1, #2
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f7ff f9c9 	bl	800030c <I2C_ApplicationEventCallback>
	}


	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_TXE);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	695b      	ldr	r3, [r3, #20]
 8000f80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f84:	60fb      	str	r3, [r7, #12]
	//5. Handle For interrupt generated by TXE event
	if(temp1 && temp2 && temp3)
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d01f      	beq.n	8000fcc <I2C_EV_IRQHandling+0x15e>
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d01c      	beq.n	8000fcc <I2C_EV_IRQHandling+0x15e>
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d019      	beq.n	8000fcc <I2C_EV_IRQHandling+0x15e>
	{
		//Check for device mode
		if(pI2CHandle->pI2Cx->SR2 & ( 1 << I2C_SR2_MSL))
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d007      	beq.n	8000fb6 <I2C_EV_IRQHandling+0x148>
		{
			//TXE flag is set
			//We have to do the data transmission
			if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	7f1b      	ldrb	r3, [r3, #28]
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d10e      	bne.n	8000fcc <I2C_EV_IRQHandling+0x15e>
			{
				I2C_MasterHandleTXEInterrupt(pI2CHandle);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff fe8a 	bl	8000cc8 <I2C_MasterHandleTXEInterrupt>
 8000fb4:	e00a      	b.n	8000fcc <I2C_EV_IRQHandling+0x15e>
			}
		}else
		{
			//slave
			//make sure that the slave is really in transmitter mode
		    if(pI2CHandle->pI2Cx->SR2 & ( 1 << I2C_SR2_TRA))
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	f003 0304 	and.w	r3, r3, #4
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d003      	beq.n	8000fcc <I2C_EV_IRQHandling+0x15e>
		    {
		    	I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_DATA_REQ);
 8000fc4:	2108      	movs	r1, #8
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f7ff f9a0 	bl	800030c <I2C_ApplicationEventCallback>
		    }
		}
	}

	temp3  = pI2CHandle->pI2Cx->SR1 & ( 1 << I2C_SR1_RXNE);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	695b      	ldr	r3, [r3, #20]
 8000fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fd6:	60fb      	str	r3, [r7, #12]
	//6. Handle For interrupt generated by RXNE event
	if(temp1 && temp2 && temp3)
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d01f      	beq.n	800101e <I2C_EV_IRQHandling+0x1b0>
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d01c      	beq.n	800101e <I2C_EV_IRQHandling+0x1b0>
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d019      	beq.n	800101e <I2C_EV_IRQHandling+0x1b0>
	{
		//check device mode .
		if(pI2CHandle->pI2Cx->SR2 & ( 1 << I2C_SR2_MSL))
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	f003 0301 	and.w	r3, r3, #1
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d007      	beq.n	8001008 <I2C_EV_IRQHandling+0x19a>
		{
			//The device is master

			//RXNE flag is set
			if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	7f1b      	ldrb	r3, [r3, #28]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d10e      	bne.n	800101e <I2C_EV_IRQHandling+0x1b0>
			{
				I2C_MasterHandleRXNEInterrupt(pI2CHandle);
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f7ff fe7e 	bl	8000d02 <I2C_MasterHandleRXNEInterrupt>
			{
				I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_DATA_RCV);
			}
		}
	}
}
 8001006:	e00a      	b.n	800101e <I2C_EV_IRQHandling+0x1b0>
			if(!(pI2CHandle->pI2Cx->SR2 & ( 1 << I2C_SR2_TRA)))
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	699b      	ldr	r3, [r3, #24]
 800100e:	f003 0304 	and.w	r3, r3, #4
 8001012:	2b00      	cmp	r3, #0
 8001014:	d103      	bne.n	800101e <I2C_EV_IRQHandling+0x1b0>
				I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_DATA_RCV);
 8001016:	2109      	movs	r1, #9
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f7ff f977 	bl	800030c <I2C_ApplicationEventCallback>
}
 800101e:	bf00      	nop
 8001020:	3718      	adds	r7, #24
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <I2C_ER_IRQHandling>:
						#define I2C_ERROR_TIMEOUT 7

 */

void I2C_ER_IRQHandling(I2C_Handle_t *pI2CHandle)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b084      	sub	sp, #16
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]

	uint32_t temp1,temp2;

    //Know the status of  ITERREN control bit in the CR2
	temp2 = (pI2CHandle->pI2Cx->CR2) & ( 1 << I2C_CR2_ITERREN);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001038:	60fb      	str	r3, [r7, #12]


/***********************Check for Bus error************************************/
	temp1 = (pI2CHandle->pI2Cx->SR1) & ( 1<< I2C_SR1_BERR);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001044:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2 )
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00e      	beq.n	800106a <I2C_ER_IRQHandling+0x44>
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d00b      	beq.n	800106a <I2C_ER_IRQHandling+0x44>
	{
		//This is Bus error

		//Implement the code to clear the buss error flag
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_BERR);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	695a      	ldr	r2, [r3, #20]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001060:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
	   I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_BERR);
 8001062:	2103      	movs	r1, #3
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff f951 	bl	800030c <I2C_ApplicationEventCallback>
	}

/***********************Check for arbitration lost error************************************/
	temp1 = (pI2CHandle->pI2Cx->SR1) & ( 1 << I2C_SR1_ARLO );
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	695b      	ldr	r3, [r3, #20]
 8001070:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001074:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d00e      	beq.n	800109a <I2C_ER_IRQHandling+0x74>
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d00b      	beq.n	800109a <I2C_ER_IRQHandling+0x74>
	{
		//This is arbitration lost error

		//Implement the code to clear the arbitration lost error flag
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_ARLO);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	695a      	ldr	r2, [r3, #20]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001090:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_ARLO);
 8001092:	2104      	movs	r1, #4
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff f939 	bl	800030c <I2C_ApplicationEventCallback>

	}

/***********************Check for ACK failure  error************************************/

	temp1 = (pI2CHandle->pI2Cx->SR1) & ( 1 << I2C_SR1_AF);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	695b      	ldr	r3, [r3, #20]
 80010a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010a4:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d00e      	beq.n	80010ca <I2C_ER_IRQHandling+0xa4>
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d00b      	beq.n	80010ca <I2C_ER_IRQHandling+0xa4>
	{
		//This is ACK failure error

	    //Implement the code to clear the ACK failure error flag
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_AF);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	695a      	ldr	r2, [r3, #20]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80010c0:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_AF);
 80010c2:	2105      	movs	r1, #5
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff f921 	bl	800030c <I2C_ApplicationEventCallback>
	}

/***********************Check for Overrun/underrun error************************************/
	temp1 = (pI2CHandle->pI2Cx->SR1) & ( 1 << I2C_SR1_OVR);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	695b      	ldr	r3, [r3, #20]
 80010d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80010d4:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d00e      	beq.n	80010fa <I2C_ER_IRQHandling+0xd4>
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d00b      	beq.n	80010fa <I2C_ER_IRQHandling+0xd4>
	{
		//This is Overrun/underrun

	    //Implement the code to clear the Overrun/underrun error flag
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_OVR);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	695a      	ldr	r2, [r3, #20]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80010f0:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_OVR);
 80010f2:	2106      	movs	r1, #6
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff f909 	bl	800030c <I2C_ApplicationEventCallback>
	}

/***********************Check for Time out error************************************/
	temp1 = (pI2CHandle->pI2Cx->SR1) & ( 1 << I2C_SR1_TIMEOUT);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	695b      	ldr	r3, [r3, #20]
 8001100:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001104:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00e      	beq.n	800112a <I2C_ER_IRQHandling+0x104>
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d00b      	beq.n	800112a <I2C_ER_IRQHandling+0x104>
	{
		//This is Time out error

	    //Implement the code to clear the Time out error flag
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_TIMEOUT);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	695a      	ldr	r2, [r3, #20]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001120:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_TIMEOUT);
 8001122:	2107      	movs	r1, #7
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f7ff f8f1 	bl	800030c <I2C_ApplicationEventCallback>
	}

}
 800112a:	bf00      	nop
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
	...

08001134 <RCC_GetPCLK1Value>:
uint8_t APB1_PreScaler[4] = { 2, 4 , 8, 16};



uint32_t RCC_GetPCLK1Value(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc,temp,ahbp,apb1p;

	clksrc = ((RCC->CFGR >> 2) & 0x3);
 800113a:	4b25      	ldr	r3, [pc, #148]	; (80011d0 <RCC_GetPCLK1Value+0x9c>)
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	089b      	lsrs	r3, r3, #2
 8001140:	b2db      	uxtb	r3, r3
 8001142:	f003 0303 	and.w	r3, r3, #3
 8001146:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0 )
 8001148:	7a7b      	ldrb	r3, [r7, #9]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d102      	bne.n	8001154 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 800114e:	4b21      	ldr	r3, [pc, #132]	; (80011d4 <RCC_GetPCLK1Value+0xa0>)
 8001150:	60fb      	str	r3, [r7, #12]
 8001152:	e00b      	b.n	800116c <RCC_GetPCLK1Value+0x38>
	}else if(clksrc == 1)
 8001154:	7a7b      	ldrb	r3, [r7, #9]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d102      	bne.n	8001160 <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk = 8000000;
 800115a:	4b1f      	ldr	r3, [pc, #124]	; (80011d8 <RCC_GetPCLK1Value+0xa4>)
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	e005      	b.n	800116c <RCC_GetPCLK1Value+0x38>
	}else if (clksrc == 2)
 8001160:	7a7b      	ldrb	r3, [r7, #9]
 8001162:	2b02      	cmp	r3, #2
 8001164:	d102      	bne.n	800116c <RCC_GetPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock();
 8001166:	f000 f83d 	bl	80011e4 <RCC_GetPLLOutputClock>
 800116a:	60f8      	str	r0, [r7, #12]
	}

	//for ahb
	temp = ((RCC->CFGR >> 4 ) & 0xF);
 800116c:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <RCC_GetPCLK1Value+0x9c>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	091b      	lsrs	r3, r3, #4
 8001172:	b2db      	uxtb	r3, r3
 8001174:	f003 030f 	and.w	r3, r3, #15
 8001178:	723b      	strb	r3, [r7, #8]

	if(temp < 8)
 800117a:	7a3b      	ldrb	r3, [r7, #8]
 800117c:	2b07      	cmp	r3, #7
 800117e:	d802      	bhi.n	8001186 <RCC_GetPCLK1Value+0x52>
	{
		ahbp = 1;
 8001180:	2301      	movs	r3, #1
 8001182:	72fb      	strb	r3, [r7, #11]
 8001184:	e005      	b.n	8001192 <RCC_GetPCLK1Value+0x5e>
	}else
	{
		ahbp = AHB_PreScaler[temp-8];
 8001186:	7a3b      	ldrb	r3, [r7, #8]
 8001188:	3b08      	subs	r3, #8
 800118a:	4a14      	ldr	r2, [pc, #80]	; (80011dc <RCC_GetPCLK1Value+0xa8>)
 800118c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001190:	72fb      	strb	r3, [r7, #11]
	}



	//apb1
	temp = ((RCC->CFGR >> 10 ) & 0x7);
 8001192:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <RCC_GetPCLK1Value+0x9c>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	0a9b      	lsrs	r3, r3, #10
 8001198:	b2db      	uxtb	r3, r3
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	723b      	strb	r3, [r7, #8]

	if(temp < 4)
 80011a0:	7a3b      	ldrb	r3, [r7, #8]
 80011a2:	2b03      	cmp	r3, #3
 80011a4:	d802      	bhi.n	80011ac <RCC_GetPCLK1Value+0x78>
	{
		apb1p = 1;
 80011a6:	2301      	movs	r3, #1
 80011a8:	72bb      	strb	r3, [r7, #10]
 80011aa:	e004      	b.n	80011b6 <RCC_GetPCLK1Value+0x82>
	}else
	{
		apb1p = APB1_PreScaler[temp-4];
 80011ac:	7a3b      	ldrb	r3, [r7, #8]
 80011ae:	3b04      	subs	r3, #4
 80011b0:	4a0b      	ldr	r2, [pc, #44]	; (80011e0 <RCC_GetPCLK1Value+0xac>)
 80011b2:	5cd3      	ldrb	r3, [r2, r3]
 80011b4:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 =  (SystemClk / ahbp) /apb1p;
 80011b6:	7afb      	ldrb	r3, [r7, #11]
 80011b8:	68fa      	ldr	r2, [r7, #12]
 80011ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80011be:	7abb      	ldrb	r3, [r7, #10]
 80011c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c4:	607b      	str	r3, [r7, #4]

	return pclk1;
 80011c6:	687b      	ldr	r3, [r7, #4]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40023800 	.word	0x40023800
 80011d4:	00f42400 	.word	0x00f42400
 80011d8:	007a1200 	.word	0x007a1200
 80011dc:	20000020 	.word	0x20000020
 80011e0:	20000030 	.word	0x20000030

080011e4 <RCC_GetPLLOutputClock>:

	return pclk2;
}

uint32_t  RCC_GetPLLOutputClock()
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0

	return 0;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr
	...

080011f4 <__libc_init_array>:
 80011f4:	b570      	push	{r4, r5, r6, lr}
 80011f6:	4d0d      	ldr	r5, [pc, #52]	; (800122c <__libc_init_array+0x38>)
 80011f8:	4c0d      	ldr	r4, [pc, #52]	; (8001230 <__libc_init_array+0x3c>)
 80011fa:	1b64      	subs	r4, r4, r5
 80011fc:	10a4      	asrs	r4, r4, #2
 80011fe:	2600      	movs	r6, #0
 8001200:	42a6      	cmp	r6, r4
 8001202:	d109      	bne.n	8001218 <__libc_init_array+0x24>
 8001204:	4d0b      	ldr	r5, [pc, #44]	; (8001234 <__libc_init_array+0x40>)
 8001206:	4c0c      	ldr	r4, [pc, #48]	; (8001238 <__libc_init_array+0x44>)
 8001208:	f000 f818 	bl	800123c <_init>
 800120c:	1b64      	subs	r4, r4, r5
 800120e:	10a4      	asrs	r4, r4, #2
 8001210:	2600      	movs	r6, #0
 8001212:	42a6      	cmp	r6, r4
 8001214:	d105      	bne.n	8001222 <__libc_init_array+0x2e>
 8001216:	bd70      	pop	{r4, r5, r6, pc}
 8001218:	f855 3b04 	ldr.w	r3, [r5], #4
 800121c:	4798      	blx	r3
 800121e:	3601      	adds	r6, #1
 8001220:	e7ee      	b.n	8001200 <__libc_init_array+0xc>
 8001222:	f855 3b04 	ldr.w	r3, [r5], #4
 8001226:	4798      	blx	r3
 8001228:	3601      	adds	r6, #1
 800122a:	e7f2      	b.n	8001212 <__libc_init_array+0x1e>
 800122c:	08001254 	.word	0x08001254
 8001230:	08001254 	.word	0x08001254
 8001234:	08001254 	.word	0x08001254
 8001238:	08001258 	.word	0x08001258

0800123c <_init>:
 800123c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800123e:	bf00      	nop
 8001240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001242:	bc08      	pop	{r3}
 8001244:	469e      	mov	lr, r3
 8001246:	4770      	bx	lr

08001248 <_fini>:
 8001248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800124a:	bf00      	nop
 800124c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800124e:	bc08      	pop	{r3}
 8001250:	469e      	mov	lr, r3
 8001252:	4770      	bx	lr
