{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1618345079221 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARQ_Lab1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ARQ_Lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618345079235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618345079293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618345079294 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618345079408 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618345079436 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618345080810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618345080810 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1618345080810 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618345080812 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618345080812 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618345080812 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618345080812 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK0 " "Pin CLK0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK0 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { -8 176 192 168 "CLK0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK1 " "Pin CLK1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK1 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 144 168 184 320 "CLK1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK2 " "Pin CLK2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK2 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 296 184 200 472 "CLK2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK3 " "Pin CLK3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK3 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 440 168 184 616 "CLK3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0 " "Pin Q0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q0 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { -16 24 40 160 "Q0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Pin Q1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 48 0 16 224 "Q1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Pin Q2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 288 16 32 464 "Q2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Pin Q3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 432 16 32 608 "Q3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Enable " "Pin Write_Enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Enable } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 400 -104 -88 576 "Write_Enable" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout " "Pin Cout not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Cout } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 824 200 376 840 "Cout" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 824 928 1104 840 "N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Z } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 960 -336 -160 976 "Z" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0 " "Pin S0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 360 -568 -392 376 "S0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1 " "Pin S1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 304 -584 -408 320 "S1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[4\] " "Pin Enderecoteste\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[4] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 736 -536 -520 912 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[3\] " "Pin Enderecoteste\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 736 -536 -520 912 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[2\] " "Pin Enderecoteste\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 736 -536 -520 912 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[1\] " "Pin Enderecoteste\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 736 -536 -520 912 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[0\] " "Pin Enderecoteste\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 736 -536 -520 912 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[9\] " "Pin Instrucao\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[9] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[8\] " "Pin Instrucao\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[8] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[7\] " "Pin Instrucao\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[7] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[6\] " "Pin Instrucao\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[6] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[5\] " "Pin Instrucao\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[5] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[4\] " "Pin Instrucao\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[4] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[3\] " "Pin Instrucao\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[2\] " "Pin Instrucao\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[1\] " "Pin Instrucao\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[0\] " "Pin Instrucao\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Pin R0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { -24 448 464 152 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Pin R0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { -24 448 464 152 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Pin R0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { -24 448 464 152 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Pin R0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { -24 448 464 152 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Pin R1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 128 408 424 304 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Pin R1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 128 408 424 304 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Pin R1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 128 408 424 304 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Pin R1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 128 408 424 304 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Pin R2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 456 464 480 632 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Pin R2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 456 464 480 632 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Pin R2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 456 464 480 632 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Pin R2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 456 464 480 632 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[3\] " "Pin R3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R3[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 600 456 472 776 "R3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[2\] " "Pin R3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R3[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 600 456 472 776 "R3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[1\] " "Pin R3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R3[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 600 456 472 776 "R3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[0\] " "Pin R3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R3[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 600 456 472 776 "R3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Externo3 " "Pin Externo3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Externo3 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 1240 552 728 1256 "Externo3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Externo3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Externo2 " "Pin Externo2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Externo2 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 1208 552 728 1224 "Externo2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Externo2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Externo1 " "Pin Externo1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Externo1 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 1176 552 728 1192 "Externo1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Externo1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Externo0 " "Pin Externo0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Externo0 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 1144 552 728 1160 "Externo0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Externo0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock14 " "Pin Clock14 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock14 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 1064 -304 -128 1080 "Clock14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 1064 -1056 -880 1080 "Clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618345080960 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1618345080960 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1618345081101 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARQ_Lab1.sdc " "Synopsys Design Constraints File file not found: 'ARQ_Lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618345081102 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618345081102 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618345081105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618345081126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[1\] " "Destination node PC:inst16\|endereco_instrucao\[1\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[2\] " "Destination node PC:inst16\|endereco_instrucao\[2\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[3\] " "Destination node PC:inst16\|endereco_instrucao\[3\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[4\] " "Destination node PC:inst16\|endereco_instrucao\[4\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1618345081126 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 1064 -1056 -880 1080 "Clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618345081126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst  " "Automatically promoted node inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618345081128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK0 " "Destination node CLK0" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK0 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { -8 176 192 168 "CLK0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081128 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1618345081128 ""}  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 144 96 160 192 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618345081128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst2  " "Automatically promoted node inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618345081128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK1 " "Destination node CLK1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK1 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 144 168 184 320 "CLK1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081128 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1618345081128 ""}  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 296 96 160 344 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618345081128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Instrucao_20x10:inst14\|RAM~0  " "Automatically promoted node Instrucao_20x10:inst14\|RAM~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618345081129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decodificador:inst19\|WideOr14~0 " "Destination node Decodificador:inst19\|WideOr14~0" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/Decodificador.sv" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decodificador:inst19|WideOr14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instrucao_20x10:inst14\|RAM~1 " "Destination node Instrucao_20x10:inst14\|RAM~1" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/Memoria_Instrucao.sv" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao_20x10:inst14|RAM~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst " "Destination node inst" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 144 96 160 192 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2 " "Destination node inst2" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf" { { 296 96 160 344 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst1\|Cout~0 " "Destination node ALU:inst1\|Cout~0" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ALU.sv" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst1|Cout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:MBSelect\|lpm_mux:\$00000\|mux_omc:auto_generated\|result_node\[3\]~1 " "Destination node busmux:MBSelect\|lpm_mux:\$00000\|mux_omc:auto_generated\|result_node\[3\]~1" {  } { { "db/mux_omc.tdf" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/db/mux_omc.tdf" 29 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:MBSelect|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:MBSelect\|lpm_mux:\$00000\|mux_omc:auto_generated\|result_node\[2\]~3 " "Destination node busmux:MBSelect\|lpm_mux:\$00000\|mux_omc:auto_generated\|result_node\[2\]~3" {  } { { "db/mux_omc.tdf" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/db/mux_omc.tdf" 29 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:MBSelect|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:MBSelect\|lpm_mux:\$00000\|mux_omc:auto_generated\|result_node\[1\]~5 " "Destination node busmux:MBSelect\|lpm_mux:\$00000\|mux_omc:auto_generated\|result_node\[1\]~5" {  } { { "db/mux_omc.tdf" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/db/mux_omc.tdf" 29 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:MBSelect|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:MBSelect\|lpm_mux:\$00000\|mux_omc:auto_generated\|result_node\[0\]~7 " "Destination node busmux:MBSelect\|lpm_mux:\$00000\|mux_omc:auto_generated\|result_node\[0\]~7" {  } { { "db/mux_omc.tdf" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/db/mux_omc.tdf" 29 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:MBSelect|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst1\|G\[3\]~8 " "Destination node ALU:inst1\|G\[3\]~8" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ALU.sv" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst1|G[3]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618345081129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1618345081129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1618345081129 ""}  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/Memoria_Instrucao.sv" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao_20x10:inst14|RAM~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618345081129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618345081208 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618345081209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618345081209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618345081211 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618345081211 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618345081212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618345081212 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618345081213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618345081234 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1618345081235 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618345081235 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 3.3V 5 45 0 " "Number of I/O pins in group: 50 (unused VREF, 3.3V VCCIO, 5 input, 45 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1618345081238 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1618345081238 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1618345081238 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618345081240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618345081240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618345081240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618345081240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618345081240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618345081240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618345081240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618345081240 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1618345081240 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1618345081240 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618345081281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618345083760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618345083897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618345083907 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618345084992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618345084992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618345085065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1618345086647 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618345086647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618345087283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1618345087286 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618345087286 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1618345087298 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618345087302 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "45 " "Found 45 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK0 0 " "Pin \"CLK0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK1 0 " "Pin \"CLK1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK2 0 " "Pin \"CLK2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK3 0 " "Pin \"CLK3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Enable 0 " "Pin \"Write_Enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout 0 " "Pin \"Cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N 0 " "Pin \"N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0 0 " "Pin \"S0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1 0 " "Pin \"S1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[4\] 0 " "Pin \"Enderecoteste\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[3\] 0 " "Pin \"Enderecoteste\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[2\] 0 " "Pin \"Enderecoteste\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[1\] 0 " "Pin \"Enderecoteste\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[0\] 0 " "Pin \"Enderecoteste\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[9\] 0 " "Pin \"Instrucao\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[8\] 0 " "Pin \"Instrucao\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[7\] 0 " "Pin \"Instrucao\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[6\] 0 " "Pin \"Instrucao\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[5\] 0 " "Pin \"Instrucao\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[4\] 0 " "Pin \"Instrucao\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[3\] 0 " "Pin \"Instrucao\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[2\] 0 " "Pin \"Instrucao\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[1\] 0 " "Pin \"Instrucao\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[0\] 0 " "Pin \"Instrucao\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[3\] 0 " "Pin \"R0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[2\] 0 " "Pin \"R0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[1\] 0 " "Pin \"R0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[0\] 0 " "Pin \"R0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[3\] 0 " "Pin \"R1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[2\] 0 " "Pin \"R1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[1\] 0 " "Pin \"R1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[0\] 0 " "Pin \"R1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[3\] 0 " "Pin \"R2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[2\] 0 " "Pin \"R2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[1\] 0 " "Pin \"R2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[0\] 0 " "Pin \"R2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[3\] 0 " "Pin \"R3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[2\] 0 " "Pin \"R3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[1\] 0 " "Pin \"R3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[0\] 0 " "Pin \"R3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618345087308 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1618345087308 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618345087459 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618345087477 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618345087631 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618345088073 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1618345088218 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/output_files/ARQ_Lab1.fit.smsg " "Generated suppressed messages file C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/output_files/ARQ_Lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618345088355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618345088563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 17:18:08 2021 " "Processing ended: Tue Apr 13 17:18:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618345088563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618345088563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618345088563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618345088563 ""}
