{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673967247553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673967247554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 14:54:07 2023 " "Processing started: Tue Jan 17 14:54:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673967247554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673967247554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSX_DE0_Top -c MSX_DE0_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSX_DE0_Top -c MSX_DE0_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673967247554 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673967247790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msx_de0_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msx_de0_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSX_DE0_Top-rtl " "Found design unit 1: MSX_DE0_Top-rtl" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673967248153 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSX_DE0_Top " "Found entity 1: MSX_DE0_Top" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673967248153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673967248153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-rtl " "Found design unit 1: decoder_7seg-rtl" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/decoder_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673967248154 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/decoder_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673967248154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673967248154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSX_DE0_TOP " "Elaborating entity \"MSX_DE0_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673967248178 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD MSX_DE0_Top.vhd(24) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(24): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248179 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_CTS MSX_DE0_Top.vhd(26) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(26): used implicit default value for signal \"UART_CTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248179 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR MSX_DE0_Top.vhd(30) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(30): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248180 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM MSX_DE0_Top.vhd(31) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(31): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248180 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM MSX_DE0_Top.vhd(32) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(32): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248180 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N MSX_DE0_Top.vhd(33) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(33): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248180 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N MSX_DE0_Top.vhd(34) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(34): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248180 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N MSX_DE0_Top.vhd(35) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(35): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248180 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N MSX_DE0_Top.vhd(36) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(36): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248180 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_0 MSX_DE0_Top.vhd(37) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(37): used implicit default value for signal \"DRAM_BA_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248180 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_1 MSX_DE0_Top.vhd(38) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(38): used implicit default value for signal \"DRAM_BA_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248180 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK MSX_DE0_Top.vhd(39) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(39): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248180 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE MSX_DE0_Top.vhd(40) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(40): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248180 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WP_N MSX_DE0_Top.vhd(49) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(49): used implicit default value for signal \"FL_WP_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_BYTE_N MSX_DE0_Top.vhd(50) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(50): used implicit default value for signal \"FL_BYTE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON MSX_DE0_Top.vhd(54) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(54): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW MSX_DE0_Top.vhd(55) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(55): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN MSX_DE0_Top.vhd(56) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(56): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS MSX_DE0_Top.vhd(57) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(57): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK MSX_DE0_Top.vhd(62) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(62): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS MSX_DE0_Top.vhd(70) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(70): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS MSX_DE0_Top.vhd(71) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(71): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R MSX_DE0_Top.vhd(72) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(72): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G MSX_DE0_Top.vhd(73) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(73): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B MSX_DE0_Top.vhd(74) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(74): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673967248181 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mreq MSX_DE0_Top.vhd(117) " "Verilog HDL or VHDL warning at MSX_DE0_Top.vhd(117): object \"s_mreq\" assigned a value but never read" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673967248182 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_reset MSX_DE0_Top.vhd(123) " "VHDL Signal Declaration warning at MSX_DE0_Top.vhd(123): used explicit default value for signal \"s_reset\" because signal was never assigned a value" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1673967248182 "|MSX_DE0_TOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset MSX_DE0_Top.vhd(179) " "VHDL Process Statement warning at MSX_DE0_Top.vhd(179): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673967248183 "|MSX_DE0_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[0\] MSX_DE0_Top.vhd(166) " "Inferred latch for \"s_msx_a\[0\]\" at MSX_DE0_Top.vhd(166)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248185 "|MSX_DE0_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[1\] MSX_DE0_Top.vhd(166) " "Inferred latch for \"s_msx_a\[1\]\" at MSX_DE0_Top.vhd(166)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 "|MSX_DE0_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[2\] MSX_DE0_Top.vhd(166) " "Inferred latch for \"s_msx_a\[2\]\" at MSX_DE0_Top.vhd(166)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 "|MSX_DE0_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[3\] MSX_DE0_Top.vhd(166) " "Inferred latch for \"s_msx_a\[3\]\" at MSX_DE0_Top.vhd(166)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 "|MSX_DE0_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[4\] MSX_DE0_Top.vhd(166) " "Inferred latch for \"s_msx_a\[4\]\" at MSX_DE0_Top.vhd(166)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 "|MSX_DE0_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[5\] MSX_DE0_Top.vhd(166) " "Inferred latch for \"s_msx_a\[5\]\" at MSX_DE0_Top.vhd(166)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 "|MSX_DE0_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[6\] MSX_DE0_Top.vhd(166) " "Inferred latch for \"s_msx_a\[6\]\" at MSX_DE0_Top.vhd(166)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 "|MSX_DE0_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[7\] MSX_DE0_Top.vhd(166) " "Inferred latch for \"s_msx_a\[7\]\" at MSX_DE0_Top.vhd(166)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 "|MSX_DE0_TOP"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[6\] MSX_DE0_Top.vhd(191) " "Can't resolve multiple constant drivers for net \"HEX0\[6\]\" at MSX_DE0_Top.vhd(191)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 191 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "MSX_DE0_Top.vhd(218) " "Constant driver at MSX_DE0_Top.vhd(218)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 218 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1673967248186 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[5\] MSX_DE0_Top.vhd(191) " "Can't resolve multiple constant drivers for net \"HEX0\[5\]\" at MSX_DE0_Top.vhd(191)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 191 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[4\] MSX_DE0_Top.vhd(191) " "Can't resolve multiple constant drivers for net \"HEX0\[4\]\" at MSX_DE0_Top.vhd(191)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 191 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[3\] MSX_DE0_Top.vhd(191) " "Can't resolve multiple constant drivers for net \"HEX0\[3\]\" at MSX_DE0_Top.vhd(191)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 191 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[2\] MSX_DE0_Top.vhd(191) " "Can't resolve multiple constant drivers for net \"HEX0\[2\]\" at MSX_DE0_Top.vhd(191)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 191 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248186 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[1\] MSX_DE0_Top.vhd(191) " "Can't resolve multiple constant drivers for net \"HEX0\[1\]\" at MSX_DE0_Top.vhd(191)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 191 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[0\] MSX_DE0_Top.vhd(191) " "Can't resolve multiple constant drivers for net \"HEX0\[0\]\" at MSX_DE0_Top.vhd(191)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 191 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[6\] MSX_DE0_Top.vhd(192) " "Can't resolve multiple constant drivers for net \"HEX1\[6\]\" at MSX_DE0_Top.vhd(192)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 192 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "MSX_DE0_Top.vhd(219) " "Constant driver at MSX_DE0_Top.vhd(219)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 219 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[5\] MSX_DE0_Top.vhd(192) " "Can't resolve multiple constant drivers for net \"HEX1\[5\]\" at MSX_DE0_Top.vhd(192)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 192 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[4\] MSX_DE0_Top.vhd(192) " "Can't resolve multiple constant drivers for net \"HEX1\[4\]\" at MSX_DE0_Top.vhd(192)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 192 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[3\] MSX_DE0_Top.vhd(192) " "Can't resolve multiple constant drivers for net \"HEX1\[3\]\" at MSX_DE0_Top.vhd(192)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 192 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[2\] MSX_DE0_Top.vhd(192) " "Can't resolve multiple constant drivers for net \"HEX1\[2\]\" at MSX_DE0_Top.vhd(192)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 192 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[1\] MSX_DE0_Top.vhd(192) " "Can't resolve multiple constant drivers for net \"HEX1\[1\]\" at MSX_DE0_Top.vhd(192)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 192 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[0\] MSX_DE0_Top.vhd(192) " "Can't resolve multiple constant drivers for net \"HEX1\[0\]\" at MSX_DE0_Top.vhd(192)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 192 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX2\[6\] MSX_DE0_Top.vhd(193) " "Can't resolve multiple constant drivers for net \"HEX2\[6\]\" at MSX_DE0_Top.vhd(193)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 193 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "MSX_DE0_Top.vhd(220) " "Constant driver at MSX_DE0_Top.vhd(220)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 220 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX2\[5\] MSX_DE0_Top.vhd(193) " "Can't resolve multiple constant drivers for net \"HEX2\[5\]\" at MSX_DE0_Top.vhd(193)" {  } { { "MSX_DE0_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Altera DE0 Project/MSX_DE0_Top.vhd" 193 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1673967248187 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673967248267 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 17 14:54:08 2023 " "Processing ended: Tue Jan 17 14:54:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673967248267 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673967248267 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673967248267 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673967248267 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 29 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 29 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673967248820 ""}
