\hypertarget{group__PERIPH__177X__8X__BASE}{}\section{C\+H\+IP\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}
\label{group__PERIPH__177X__8X__BASE}\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga78bc9c1986ea5da20688e1db532c5717}{I2\+C\+\_\+\+I\+R\+Q\+Handler}~I2\+C0\+\_\+\+I\+R\+Q\+Handler
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gab6eaf639d3a1eec83583a9e11ab7336f}{L\+P\+C\+\_\+\+A\+DC}~((\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga2396e0d0c565e4c1c3b2fc593bd6c37f}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga2396e0d0c565e4c1c3b2fc593bd6c37f}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+B\+A\+SE}~0x40034000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga2f006d6888921f8336dce504eb56f4aa}{L\+P\+C\+\_\+\+C\+A\+N1}~((\hyperlink{structLPC__CAN__T}{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gaf2407c1927ebddd767832aefa74c3398}{L\+P\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaf2407c1927ebddd767832aefa74c3398}{L\+P\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE}~0x40044000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga838776140ad5e0156715278f8bb0652d}{L\+P\+C\+\_\+\+C\+A\+N2}~((\hyperlink{structLPC__CAN__T}{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gab9608b3b72dd843a25910dd2a809106b}{L\+P\+C\+\_\+\+C\+A\+N2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gab9608b3b72dd843a25910dd2a809106b}{L\+P\+C\+\_\+\+C\+A\+N2\+\_\+\+B\+A\+SE}~0x40048000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga4f738c971938302f38d54e662c9f7774}{L\+P\+C\+\_\+\+C\+A\+N\+AF}~((\hyperlink{structLPC__CANAF__T}{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gabc6943f9e943d63ecf4e236b4ce7c344}{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gabc6943f9e943d63ecf4e236b4ce7c344}{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+B\+A\+SE}~0x4003\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaf02b7bcdc41a045910b3f0bae8a8f4b0}{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+AM}~((\hyperlink{structLPC__CANAF__RAM__T}{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+T}        $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga9d4f2bac61e26b32ad64d62f2be50e49}{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga9d4f2bac61e26b32ad64d62f2be50e49}{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+\+B\+A\+SE}~0x40038000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gadc209557a5736e29149b96018056fc29}{L\+P\+C\+\_\+\+C\+A\+N\+CR}~((L\+P\+C\+\_\+\+C\+A\+N\+C\+R\+\_\+T            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gac22b88e108d620661add143c174f8f11}{L\+P\+C\+\_\+\+C\+A\+N\+C\+R\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gac22b88e108d620661add143c174f8f11}{L\+P\+C\+\_\+\+C\+A\+N\+C\+R\+\_\+\+B\+A\+SE}~0x40040000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaf01f4835164b4abd2dcc9d89a66ffc21}{L\+P\+C\+\_\+\+C\+RC}~((L\+P\+C\+\_\+\+C\+R\+C\+\_\+T              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga6d27804148d49c67065a8cd351ebc7b7}{L\+P\+C\+\_\+\+C\+R\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga6d27804148d49c67065a8cd351ebc7b7}{L\+P\+C\+\_\+\+C\+R\+C\+\_\+\+B\+A\+SE}~0x20090000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga5b94918e9ea326d84ab862a5d377903b}{L\+P\+C\+\_\+\+D\+AC}~((\hyperlink{structLPC__DAC__T}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga3bbaedad584252212d4704bb419489f6}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga3bbaedad584252212d4704bb419489f6}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE}~0x4008\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga3af7cc9a426f661ac4deee8a9997a830}{L\+P\+C\+\_\+\+E\+E\+P\+R\+OM}~((L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T           $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga9d1fcaafb9feb0f8253c3cef1edc7e9f}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga9d1fcaafb9feb0f8253c3cef1edc7e9f}{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE}~0x00200080
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga115afed5bd08559bbc4eba50e7c23495}{L\+P\+C\+\_\+\+E\+MC}~((L\+P\+C\+\_\+\+E\+M\+C\+\_\+T              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga52f586bf3c6855ad4ef03b1fee3f2f0d}{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga52f586bf3c6855ad4ef03b1fee3f2f0d}{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE}~0x2009\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga73c18d53000abe3814c4b787cd83a57c}{L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+\+B\+A\+SE}~0x20084000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaddb977e4442891b21ced3344c71440d7}{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET}~((\hyperlink{structLPC__ENET__T}{L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+T}             $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga73c18d53000abe3814c4b787cd83a57c}{L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga406fa416fe50b196b86146ba0b20ba3c}{L\+P\+C\+\_\+\+F\+MC}~((\hyperlink{structLPC__FMC__T}{L\+P\+C\+\_\+\+F\+M\+C\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gaad6b7f57ab13bf5886da624bbb4bcc61}{L\+P\+C\+\_\+\+F\+M\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaad6b7f57ab13bf5886da624bbb4bcc61}{L\+P\+C\+\_\+\+F\+M\+C\+\_\+\+B\+A\+SE}~0x00200000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaf9d4b843ddff8d08a27880f90e2dbf18}{L\+P\+C\+\_\+\+G\+P\+D\+MA}~((\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga51ba8e3f33730fa2b78be3f892d8c278}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga51ba8e3f33730fa2b78be3f892d8c278}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE}~0x20080000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga8fce6a072685922bf3ebc1aa9070f408}{L\+P\+C\+\_\+\+G\+P\+IO}~((\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga09e0e964ea1abf3b991772df2aa52405}{L\+P\+C\+\_\+\+G\+P\+I\+O0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga09e0e964ea1abf3b991772df2aa52405}{L\+P\+C\+\_\+\+G\+P\+I\+O0\+\_\+\+B\+A\+SE}~0x20098000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga335587dad4e6d0da56c1f3ad1c087d10}{L\+P\+C\+\_\+\+G\+P\+I\+O1}~((\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga9fb0536853721a3073bd69d94d0b7ec2}{L\+P\+C\+\_\+\+G\+P\+I\+O1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga9fb0536853721a3073bd69d94d0b7ec2}{L\+P\+C\+\_\+\+G\+P\+I\+O1\+\_\+\+B\+A\+SE}~0x20098020
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga27a09e8c08f9e209c6af70b0a3c56b39}{L\+P\+C\+\_\+\+G\+P\+I\+O2}~((\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gae5524b2d728167194033ec7a1841a36b}{L\+P\+C\+\_\+\+G\+P\+I\+O2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gae5524b2d728167194033ec7a1841a36b}{L\+P\+C\+\_\+\+G\+P\+I\+O2\+\_\+\+B\+A\+SE}~0x20098040
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga6e961eb01d0f1e61dd9b9d5979d2aafc}{L\+P\+C\+\_\+\+G\+P\+I\+O3}~((\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga56c68c5326b521b3278a35f4d81369a9}{L\+P\+C\+\_\+\+G\+P\+I\+O3\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga56c68c5326b521b3278a35f4d81369a9}{L\+P\+C\+\_\+\+G\+P\+I\+O3\+\_\+\+B\+A\+SE}~0x20098060
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga652a560a972d4edec8a67cd85ad4bd60}{L\+P\+C\+\_\+\+G\+P\+I\+O4}~((\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gaa54352e7745932e78b56bcbc1d70fa21}{L\+P\+C\+\_\+\+G\+P\+I\+O4\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaa54352e7745932e78b56bcbc1d70fa21}{L\+P\+C\+\_\+\+G\+P\+I\+O4\+\_\+\+B\+A\+SE}~0x20098080
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gad41551ad62a13c91b7fff17e4340cb69}{L\+P\+C\+\_\+\+G\+P\+I\+O5}~((\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gaf6bbc732156be98ff8a4d15fa7558ad6}{L\+P\+C\+\_\+\+G\+P\+I\+O5\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaf6bbc732156be98ff8a4d15fa7558ad6}{L\+P\+C\+\_\+\+G\+P\+I\+O5\+\_\+\+B\+A\+SE}~0x200980\+A0
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaefe2f52407c1ce58395766dc760525b5}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+NT}~((\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T}          $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gadf88491f4b83b5af99eaf30778cb62fa}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gadf88491f4b83b5af99eaf30778cb62fa}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~0x40028080
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga14b6c56857e970a682a9bb22a0cb6716}{L\+P\+C\+\_\+\+I2\+C0}~((\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gab4476c9e874621194369f74fcf26ce92}{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gab4476c9e874621194369f74fcf26ce92}{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE}~0x4001\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gad6d6333e47875813be171cffef258837}{L\+P\+C\+\_\+\+I2\+C1}~((\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gae59f73cf24ff126be3b9a8b921926676}{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gae59f73cf24ff126be3b9a8b921926676}{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE}~0x4005\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga6bcdaa0ab66f4e3d213a488b34055557}{L\+P\+C\+\_\+\+I2\+C2}~((\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga00796bd1f1fa200bbffcd9e7e8679eaa}{L\+P\+C\+\_\+\+I2\+C2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga00796bd1f1fa200bbffcd9e7e8679eaa}{L\+P\+C\+\_\+\+I2\+C2\+\_\+\+B\+A\+SE}~0x400\+A0000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga1d2800cab1a50bdf99efe66d6028b663}{L\+P\+C\+\_\+\+I2S}~((\hyperlink{structLPC__I2S__T}{L\+P\+C\+\_\+\+I2\+S\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gacff8b54e3924910d381e6b8ba804050c}{L\+P\+C\+\_\+\+I2\+S\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gacff8b54e3924910d381e6b8ba804050c}{L\+P\+C\+\_\+\+I2\+S\+\_\+\+B\+A\+SE}~0x400\+A8000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaabc651799ba17b0dd4a0114c8d48a145}{L\+P\+C\+\_\+\+I\+O\+C\+ON}~((\hyperlink{structLPC__IOCON__T}{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gae48aea115d5924805263d7a15402d4fa}{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gae48aea115d5924805263d7a15402d4fa}{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+B\+A\+SE}~0x4002\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga68cb24e38b29356c45f9bb634b35c677}{L\+P\+C\+\_\+\+L\+CD}~((L\+P\+C\+\_\+\+L\+C\+D\+\_\+T              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gae1746cd618a1eb4f24f95255594f159a}{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gae1746cd618a1eb4f24f95255594f159a}{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE}~0x20088000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga6fe8e415821195a786b3f0dc5e7fc9fa}{L\+P\+C\+\_\+\+M\+C\+P\+WM}~((\hyperlink{structLPC__MCPWM__T}{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gad8a41dc802e3ea0ba9457d42a6927c03}{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gad8a41dc802e3ea0ba9457d42a6927c03}{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE}~0x400\+B8000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga9d540cc313db00679c10f9ac1961b06a}{L\+P\+C\+\_\+\+P\+MU}~((\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga865bed8ad61e9e273439ad1349a46d68}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga865bed8ad61e9e273439ad1349a46d68}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+B\+A\+SE}~0x400\+F\+C0\+C0
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gad2e9bbd8d91b559eed11b8e83bd73bbf}{L\+P\+C\+\_\+\+P\+W\+M0\+\_\+\+B\+A\+SE}~0x40014000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gabb885bd92b4a003b94dc27c4700818bb}{L\+P\+C\+\_\+\+P\+W\+M1\+\_\+\+B\+A\+SE}~0x40018000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga71347b58898f54f8e9f00a6c652c7d49}{L\+P\+C\+\_\+\+Q\+EI}~((\hyperlink{structLPC__QEI__T}{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga80fa25b18324c10c8e5c26893e6f0a67}{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga80fa25b18324c10c8e5c26893e6f0a67}{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE}~0x400\+B\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga2c74da31b7fd461d9b01e3241963f895}{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE}~((\hyperlink{structLPC__REGFILE__T}{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+T}          $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gad2674eff10cea9243ab060ad1fbac9d2}{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gad2674eff10cea9243ab060ad1fbac9d2}{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE}~0x40024044
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga8303d3e5135b2a039f0dc5f93c194f78}{L\+P\+C\+\_\+\+R\+TC}~((\hyperlink{structLPC__RTC__T}{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga4618213cf968f8245814d7d3e7aa2e2e}{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga4618213cf968f8245814d7d3e7aa2e2e}{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE}~0x40024000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga3914f06f63d5e9e9156865b86956bca8}{L\+P\+C\+\_\+\+S\+DC}~((L\+P\+C\+\_\+\+S\+D\+C\+\_\+T              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gab8f044e5911a6bf51879e4614bf2a0a3}{L\+P\+C\+\_\+\+S\+D\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gab8f044e5911a6bf51879e4614bf2a0a3}{L\+P\+C\+\_\+\+S\+D\+C\+\_\+\+B\+A\+SE}~0x400\+C0000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gad284a5971366e0a8b5fe9881fdb9aa0c}{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE}~0x20094000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gac213e0325a8e8a972bd2e0dd6ccf353c}{L\+P\+C\+\_\+\+S\+S\+P0}~((\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga53fb1af80b541545988f2a966681abfd}{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga53fb1af80b541545988f2a966681abfd}{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE}~0x40088000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga09c4610ada1d9aa18913963cbd1a6e52}{L\+P\+C\+\_\+\+S\+S\+P1}~((\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga05d118997f53f596d3a087f8b91a1969}{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga05d118997f53f596d3a087f8b91a1969}{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE}~0x40030000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga1e342299e20b4a502b4c71d292fc8eeb}{L\+P\+C\+\_\+\+S\+S\+P2}~((\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga1460d4b0a86fa00b3d3ef8abd21abbc1}{L\+P\+C\+\_\+\+S\+S\+P2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga1460d4b0a86fa00b3d3ef8abd21abbc1}{L\+P\+C\+\_\+\+S\+S\+P2\+\_\+\+B\+A\+SE}~0x400\+A\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gabe45c10a979fe812e3d9ecd72fe33a2f}{L\+P\+C\+\_\+\+S\+Y\+S\+C\+ON}~((\hyperlink{structLPC__SYSCTL__T}{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}           $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gae4670b50fe27772fa31de1da10bec7b7}{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+B\+A\+SE}) /$\ast$ Alias for \hyperlink{group__PERIPH__407X__8X__BASE_ga30cc92eba86b30295b3dcf3da503b736}{L\+P\+C\+\_\+\+S\+Y\+S\+C\+TL} $\ast$/
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga30cc92eba86b30295b3dcf3da503b736}{L\+P\+C\+\_\+\+S\+Y\+S\+C\+TL}~((\hyperlink{structLPC__SYSCTL__T}{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}           $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gae4670b50fe27772fa31de1da10bec7b7}{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gae4670b50fe27772fa31de1da10bec7b7}{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+B\+A\+SE}~0x400\+F\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga800f32a8a38d9e9c8f3b6ab161f6f2d2}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0}~((\hyperlink{structLPC__TIMER__T}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga58d2cc2a6a4bd9319853ad5b62a20d43}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga58d2cc2a6a4bd9319853ad5b62a20d43}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE}~0x40004000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga0d28200f11e877cece24025ebe7fe72a}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1}~((\hyperlink{structLPC__TIMER__T}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga077e94a95d95d79f6aeb0ea962377c46}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga077e94a95d95d79f6aeb0ea962377c46}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE}~0x40008000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gae0a3c421e7e1ac3ffd7e740e33387dc5}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2}~((\hyperlink{structLPC__TIMER__T}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gab46122134a159b494e060ae3a7be0967}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gab46122134a159b494e060ae3a7be0967}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE}~0x40090000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gab34ae64ea250497b5148b7ffb61d04f5}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3}~((\hyperlink{structLPC__TIMER__T}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga002e95d51eef32473052ea2575440eac}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga002e95d51eef32473052ea2575440eac}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE}~0x40094000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga6ba29f0f9b8af2f72e303533185bcc82}{L\+P\+C\+\_\+\+U\+A\+R\+T0}~((\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gaa96fb70405a1298b350fc6f0ad0af997}{L\+P\+C\+\_\+\+U\+A\+R\+T0\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaa96fb70405a1298b350fc6f0ad0af997}{L\+P\+C\+\_\+\+U\+A\+R\+T0\+\_\+\+B\+A\+SE}~0x4000\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga83ea0dab4dcb7411c2e1de20050a4d2d}{L\+P\+C\+\_\+\+U\+A\+R\+T1}~((\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga18e8f96b25e3f343bdd7ba552ae7a617}{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga18e8f96b25e3f343bdd7ba552ae7a617}{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE}~0x40010000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gac8badf231948fc9216d416c71a34e924}{L\+P\+C\+\_\+\+U\+A\+R\+T2}~((\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga8c3873ab74db743465b038c74b365281}{L\+P\+C\+\_\+\+U\+A\+R\+T2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga8c3873ab74db743465b038c74b365281}{L\+P\+C\+\_\+\+U\+A\+R\+T2\+\_\+\+B\+A\+SE}~0x40098000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga61c2bf57d66b50108cdec6878f9e8ee5}{L\+P\+C\+\_\+\+U\+A\+R\+T3}~((\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gac8dc517d5e03d4ca7666c18c89d5052e}{L\+P\+C\+\_\+\+U\+A\+R\+T3\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gac8dc517d5e03d4ca7666c18c89d5052e}{L\+P\+C\+\_\+\+U\+A\+R\+T3\+\_\+\+B\+A\+SE}~0x4009\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gac023ca54f076d863ce21045365ebca63}{L\+P\+C\+\_\+\+U\+A\+R\+T4}~((\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga52bf68ce53e20c93366ba5496e98f5c8}{L\+P\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga52bf68ce53e20c93366ba5496e98f5c8}{L\+P\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+B\+A\+SE}~0x400\+A4000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gae77538a7f3f4850715c95283e38b423f}{L\+P\+C\+\_\+\+U\+SB}~((\hyperlink{structLPC__USB__T}{L\+P\+C\+\_\+\+U\+S\+B\+\_\+T}              $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_gaa619008881e9f76dc31131313eff1b79}{L\+P\+C\+\_\+\+U\+S\+B\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaa619008881e9f76dc31131313eff1b79}{L\+P\+C\+\_\+\+U\+S\+B\+\_\+\+B\+A\+SE}~0x2008\+C000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga235e068b1412366044449dba68194c55}{L\+P\+C\+\_\+\+W\+W\+DT}~((\hyperlink{structLPC__WWDT__T}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T}             $\ast$) \hyperlink{group__PERIPH__407X__8X__BASE_ga9b83c39ba53f9c9e87974984c96e35de}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_ga9b83c39ba53f9c9e87974984c96e35de}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE}~0x40000000
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gac4eb0fc5d2f19b89fa77194876b63df4}{S\+S\+P\+\_\+\+I\+R\+Q\+Handler}~S\+S\+P0\+\_\+\+I\+R\+Q\+Handler
\item 
\#define \hyperlink{group__PERIPH__177X__8X__BASE_gaf6a20f8c9320377f3713d96ea90bfd10}{U\+A\+R\+T\+\_\+\+I\+R\+Q\+Handler}~U\+A\+R\+T0\+\_\+\+I\+R\+Q\+Handler
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!I2\+C\+\_\+\+I\+R\+Q\+Handler@{I2\+C\+\_\+\+I\+R\+Q\+Handler}}
\index{I2\+C\+\_\+\+I\+R\+Q\+Handler@{I2\+C\+\_\+\+I\+R\+Q\+Handler}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+I\+R\+Q\+Handler}{I2C_IRQHandler}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+I\+R\+Q\+Handler~I2\+C0\+\_\+\+I\+R\+Q\+Handler}\hypertarget{group__PERIPH__177X__8X__BASE_ga78bc9c1986ea5da20688e1db532c5717}{}\label{group__PERIPH__177X__8X__BASE_ga78bc9c1986ea5da20688e1db532c5717}


Definition at line 160 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+A\+DC@{L\+P\+C\+\_\+\+A\+DC}}
\index{L\+P\+C\+\_\+\+A\+DC@{L\+P\+C\+\_\+\+A\+DC}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+A\+DC}{LPC_ADC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+A\+DC~(({\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gab6eaf639d3a1eec83583a9e11ab7336f}{}\label{group__PERIPH__177X__8X__BASE_gab6eaf639d3a1eec83583a9e11ab7336f}


Definition at line 145 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+B\+A\+SE}{LPC_ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+B\+A\+SE~0x40034000}\hypertarget{group__PERIPH__177X__8X__BASE_ga2396e0d0c565e4c1c3b2fc593bd6c37f}{}\label{group__PERIPH__177X__8X__BASE_ga2396e0d0c565e4c1c3b2fc593bd6c37f}


Definition at line 101 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+A\+N1@{L\+P\+C\+\_\+\+C\+A\+N1}}
\index{L\+P\+C\+\_\+\+C\+A\+N1@{L\+P\+C\+\_\+\+C\+A\+N1}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+A\+N1}{LPC_CAN1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+A\+N1~(({\bf L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga2f006d6888921f8336dce504eb56f4aa}{}\label{group__PERIPH__177X__8X__BASE_ga2f006d6888921f8336dce504eb56f4aa}


Definition at line 153 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE}{LPC_CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+A\+N1\+\_\+\+B\+A\+SE~0x40044000}\hypertarget{group__PERIPH__177X__8X__BASE_gaf2407c1927ebddd767832aefa74c3398}{}\label{group__PERIPH__177X__8X__BASE_gaf2407c1927ebddd767832aefa74c3398}


Definition at line 97 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+A\+N2@{L\+P\+C\+\_\+\+C\+A\+N2}}
\index{L\+P\+C\+\_\+\+C\+A\+N2@{L\+P\+C\+\_\+\+C\+A\+N2}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+A\+N2}{LPC_CAN2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+A\+N2~(({\bf L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+C\+A\+N2\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga838776140ad5e0156715278f8bb0652d}{}\label{group__PERIPH__177X__8X__BASE_ga838776140ad5e0156715278f8bb0652d}


Definition at line 154 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+A\+N2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+A\+N2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+A\+N2\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+A\+N2\+\_\+\+B\+A\+SE}{LPC_CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+A\+N2\+\_\+\+B\+A\+SE~0x40048000}\hypertarget{group__PERIPH__177X__8X__BASE_gab9608b3b72dd843a25910dd2a809106b}{}\label{group__PERIPH__177X__8X__BASE_gab9608b3b72dd843a25910dd2a809106b}


Definition at line 98 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+A\+N\+AF@{L\+P\+C\+\_\+\+C\+A\+N\+AF}}
\index{L\+P\+C\+\_\+\+C\+A\+N\+AF@{L\+P\+C\+\_\+\+C\+A\+N\+AF}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+A\+N\+AF}{LPC_CANAF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+A\+N\+AF~(({\bf L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga4f738c971938302f38d54e662c9f7774}{}\label{group__PERIPH__177X__8X__BASE_ga4f738c971938302f38d54e662c9f7774}


Definition at line 151 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+B\+A\+SE}{LPC_CANAF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+B\+A\+SE~0x4003\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_gabc6943f9e943d63ecf4e236b4ce7c344}{}\label{group__PERIPH__177X__8X__BASE_gabc6943f9e943d63ecf4e236b4ce7c344}


Definition at line 95 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+AM@{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+AM}}
\index{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+AM@{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+AM}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+AM}{LPC_CANAF_RAM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+AM~(({\bf L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+T}        $\ast$) {\bf L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gaf02b7bcdc41a045910b3f0bae8a8f4b0}{}\label{group__PERIPH__177X__8X__BASE_gaf02b7bcdc41a045910b3f0bae8a8f4b0}


Definition at line 150 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+\+B\+A\+SE}{LPC_CANAF_RAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+\+B\+A\+SE~0x40038000}\hypertarget{group__PERIPH__177X__8X__BASE_ga9d4f2bac61e26b32ad64d62f2be50e49}{}\label{group__PERIPH__177X__8X__BASE_ga9d4f2bac61e26b32ad64d62f2be50e49}


Definition at line 94 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+A\+N\+CR@{L\+P\+C\+\_\+\+C\+A\+N\+CR}}
\index{L\+P\+C\+\_\+\+C\+A\+N\+CR@{L\+P\+C\+\_\+\+C\+A\+N\+CR}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+A\+N\+CR}{LPC_CANCR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+A\+N\+CR~((L\+P\+C\+\_\+\+C\+A\+N\+C\+R\+\_\+T            $\ast$) {\bf L\+P\+C\+\_\+\+C\+A\+N\+C\+R\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gadc209557a5736e29149b96018056fc29}{}\label{group__PERIPH__177X__8X__BASE_gadc209557a5736e29149b96018056fc29}


Definition at line 152 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+A\+N\+C\+R\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+A\+N\+C\+R\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+A\+N\+C\+R\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+A\+N\+C\+R\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+A\+N\+C\+R\+\_\+\+B\+A\+SE}{LPC_CANCR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+A\+N\+C\+R\+\_\+\+B\+A\+SE~0x40040000}\hypertarget{group__PERIPH__177X__8X__BASE_gac22b88e108d620661add143c174f8f11}{}\label{group__PERIPH__177X__8X__BASE_gac22b88e108d620661add143c174f8f11}


Definition at line 96 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+RC@{L\+P\+C\+\_\+\+C\+RC}}
\index{L\+P\+C\+\_\+\+C\+RC@{L\+P\+C\+\_\+\+C\+RC}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+RC}{LPC_CRC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+RC~((L\+P\+C\+\_\+\+C\+R\+C\+\_\+T              $\ast$) {\bf L\+P\+C\+\_\+\+C\+R\+C\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gaf01f4835164b4abd2dcc9d89a66ffc21}{}\label{group__PERIPH__177X__8X__BASE_gaf01f4835164b4abd2dcc9d89a66ffc21}


Definition at line 155 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+C\+R\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+R\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+C\+R\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+C\+R\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+C\+R\+C\+\_\+\+B\+A\+SE}{LPC_CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+C\+R\+C\+\_\+\+B\+A\+SE~0x20090000}\hypertarget{group__PERIPH__177X__8X__BASE_ga6d27804148d49c67065a8cd351ebc7b7}{}\label{group__PERIPH__177X__8X__BASE_ga6d27804148d49c67065a8cd351ebc7b7}


Definition at line 63 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+D\+AC@{L\+P\+C\+\_\+\+D\+AC}}
\index{L\+P\+C\+\_\+\+D\+AC@{L\+P\+C\+\_\+\+D\+AC}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+D\+AC}{LPC_DAC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+D\+AC~(({\bf L\+P\+C\+\_\+\+D\+A\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga5b94918e9ea326d84ab862a5d377903b}{}\label{group__PERIPH__177X__8X__BASE_ga5b94918e9ea326d84ab862a5d377903b}


Definition at line 144 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE}{LPC_DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+D\+A\+C\+\_\+\+B\+A\+SE~0x4008\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_ga3bbaedad584252212d4704bb419489f6}{}\label{group__PERIPH__177X__8X__BASE_ga3bbaedad584252212d4704bb419489f6}


Definition at line 100 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+E\+P\+R\+OM@{L\+P\+C\+\_\+\+E\+E\+P\+R\+OM}}
\index{L\+P\+C\+\_\+\+E\+E\+P\+R\+OM@{L\+P\+C\+\_\+\+E\+E\+P\+R\+OM}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+E\+P\+R\+OM}{LPC_EEPROM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+E\+P\+R\+OM~((L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+T           $\ast$) {\bf L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga3af7cc9a426f661ac4deee8a9997a830}{}\label{group__PERIPH__177X__8X__BASE_ga3af7cc9a426f661ac4deee8a9997a830}


Definition at line 110 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE}{LPC_EEPROM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+B\+A\+SE~0x00200080}\hypertarget{group__PERIPH__177X__8X__BASE_ga9d1fcaafb9feb0f8253c3cef1edc7e9f}{}\label{group__PERIPH__177X__8X__BASE_ga9d1fcaafb9feb0f8253c3cef1edc7e9f}


Definition at line 58 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+MC@{L\+P\+C\+\_\+\+E\+MC}}
\index{L\+P\+C\+\_\+\+E\+MC@{L\+P\+C\+\_\+\+E\+MC}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+MC}{LPC_EMC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+MC~((L\+P\+C\+\_\+\+E\+M\+C\+\_\+T              $\ast$) {\bf L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga115afed5bd08559bbc4eba50e7c23495}{}\label{group__PERIPH__177X__8X__BASE_ga115afed5bd08559bbc4eba50e7c23495}


Definition at line 112 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE}{LPC_EMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+B\+A\+SE~0x2009\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_ga52f586bf3c6855ad4ef03b1fee3f2f0d}{}\label{group__PERIPH__177X__8X__BASE_ga52f586bf3c6855ad4ef03b1fee3f2f0d}


Definition at line 71 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+\+B\+A\+SE}{LPC_ENET_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+\+B\+A\+SE~0x20084000}\hypertarget{group__PERIPH__177X__8X__BASE_ga73c18d53000abe3814c4b787cd83a57c}{}\label{group__PERIPH__177X__8X__BASE_ga73c18d53000abe3814c4b787cd83a57c}


Definition at line 60 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET@{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET}}
\index{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET@{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET}{LPC_ETHERNET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+E\+T\+H\+E\+R\+N\+ET~(({\bf L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gaddb977e4442891b21ced3344c71440d7}{}\label{group__PERIPH__177X__8X__BASE_gaddb977e4442891b21ced3344c71440d7}


Definition at line 115 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+F\+MC@{L\+P\+C\+\_\+\+F\+MC}}
\index{L\+P\+C\+\_\+\+F\+MC@{L\+P\+C\+\_\+\+F\+MC}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+F\+MC}{LPC_FMC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+F\+MC~(({\bf L\+P\+C\+\_\+\+F\+M\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+F\+M\+C\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga406fa416fe50b196b86146ba0b20ba3c}{}\label{group__PERIPH__177X__8X__BASE_ga406fa416fe50b196b86146ba0b20ba3c}


Definition at line 156 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+F\+M\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+F\+M\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+F\+M\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+F\+M\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+F\+M\+C\+\_\+\+B\+A\+SE}{LPC_FMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+F\+M\+C\+\_\+\+B\+A\+SE~0x00200000}\hypertarget{group__PERIPH__177X__8X__BASE_gaad6b7f57ab13bf5886da624bbb4bcc61}{}\label{group__PERIPH__177X__8X__BASE_gaad6b7f57ab13bf5886da624bbb4bcc61}


Definition at line 57 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+D\+MA@{L\+P\+C\+\_\+\+G\+P\+D\+MA}}
\index{L\+P\+C\+\_\+\+G\+P\+D\+MA@{L\+P\+C\+\_\+\+G\+P\+D\+MA}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+D\+MA}{LPC_GPDMA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+D\+MA~(({\bf L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gaf9d4b843ddff8d08a27880f90e2dbf18}{}\label{group__PERIPH__177X__8X__BASE_gaf9d4b843ddff8d08a27880f90e2dbf18}


Definition at line 111 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE}{LPC_GPDMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+\+B\+A\+SE~0x20080000}\hypertarget{group__PERIPH__177X__8X__BASE_ga51ba8e3f33730fa2b78be3f892d8c278}{}\label{group__PERIPH__177X__8X__BASE_ga51ba8e3f33730fa2b78be3f892d8c278}


Definition at line 59 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+IO@{L\+P\+C\+\_\+\+G\+P\+IO}}
\index{L\+P\+C\+\_\+\+G\+P\+IO@{L\+P\+C\+\_\+\+G\+P\+IO}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+IO}{LPC_GPIO}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+IO~(({\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+G\+P\+I\+O0\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga8fce6a072685922bf3ebc1aa9070f408}{}\label{group__PERIPH__177X__8X__BASE_ga8fce6a072685922bf3ebc1aa9070f408}


Definition at line 116 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O0\+\_\+\+B\+A\+SE}{LPC_GPIO0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O0\+\_\+\+B\+A\+SE~0x20098000}\hypertarget{group__PERIPH__177X__8X__BASE_ga09e0e964ea1abf3b991772df2aa52405}{}\label{group__PERIPH__177X__8X__BASE_ga09e0e964ea1abf3b991772df2aa52405}


Definition at line 65 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O1@{L\+P\+C\+\_\+\+G\+P\+I\+O1}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O1@{L\+P\+C\+\_\+\+G\+P\+I\+O1}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O1}{LPC_GPIO1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O1~(({\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+G\+P\+I\+O1\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga335587dad4e6d0da56c1f3ad1c087d10}{}\label{group__PERIPH__177X__8X__BASE_ga335587dad4e6d0da56c1f3ad1c087d10}


Definition at line 117 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O1\+\_\+\+B\+A\+SE}{LPC_GPIO1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O1\+\_\+\+B\+A\+SE~0x20098020}\hypertarget{group__PERIPH__177X__8X__BASE_ga9fb0536853721a3073bd69d94d0b7ec2}{}\label{group__PERIPH__177X__8X__BASE_ga9fb0536853721a3073bd69d94d0b7ec2}


Definition at line 66 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O2@{L\+P\+C\+\_\+\+G\+P\+I\+O2}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O2@{L\+P\+C\+\_\+\+G\+P\+I\+O2}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O2}{LPC_GPIO2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O2~(({\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+G\+P\+I\+O2\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga27a09e8c08f9e209c6af70b0a3c56b39}{}\label{group__PERIPH__177X__8X__BASE_ga27a09e8c08f9e209c6af70b0a3c56b39}


Definition at line 118 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O2\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O2\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O2\+\_\+\+B\+A\+SE}{LPC_GPIO2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O2\+\_\+\+B\+A\+SE~0x20098040}\hypertarget{group__PERIPH__177X__8X__BASE_gae5524b2d728167194033ec7a1841a36b}{}\label{group__PERIPH__177X__8X__BASE_gae5524b2d728167194033ec7a1841a36b}


Definition at line 67 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O3@{L\+P\+C\+\_\+\+G\+P\+I\+O3}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O3@{L\+P\+C\+\_\+\+G\+P\+I\+O3}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O3}{LPC_GPIO3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O3~(({\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+G\+P\+I\+O3\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga6e961eb01d0f1e61dd9b9d5979d2aafc}{}\label{group__PERIPH__177X__8X__BASE_ga6e961eb01d0f1e61dd9b9d5979d2aafc}


Definition at line 119 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O3\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O3\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O3\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O3\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O3\+\_\+\+B\+A\+SE}{LPC_GPIO3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O3\+\_\+\+B\+A\+SE~0x20098060}\hypertarget{group__PERIPH__177X__8X__BASE_ga56c68c5326b521b3278a35f4d81369a9}{}\label{group__PERIPH__177X__8X__BASE_ga56c68c5326b521b3278a35f4d81369a9}


Definition at line 68 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O4@{L\+P\+C\+\_\+\+G\+P\+I\+O4}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O4@{L\+P\+C\+\_\+\+G\+P\+I\+O4}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O4}{LPC_GPIO4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O4~(({\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+G\+P\+I\+O4\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga652a560a972d4edec8a67cd85ad4bd60}{}\label{group__PERIPH__177X__8X__BASE_ga652a560a972d4edec8a67cd85ad4bd60}


Definition at line 120 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O4\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O4\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O4\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O4\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O4\+\_\+\+B\+A\+SE}{LPC_GPIO4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O4\+\_\+\+B\+A\+SE~0x20098080}\hypertarget{group__PERIPH__177X__8X__BASE_gaa54352e7745932e78b56bcbc1d70fa21}{}\label{group__PERIPH__177X__8X__BASE_gaa54352e7745932e78b56bcbc1d70fa21}


Definition at line 69 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O5@{L\+P\+C\+\_\+\+G\+P\+I\+O5}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O5@{L\+P\+C\+\_\+\+G\+P\+I\+O5}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O5}{LPC_GPIO5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O5~(({\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+G\+P\+I\+O5\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gad41551ad62a13c91b7fff17e4340cb69}{}\label{group__PERIPH__177X__8X__BASE_gad41551ad62a13c91b7fff17e4340cb69}


Definition at line 121 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O5\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O5\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O5\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O5\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O5\+\_\+\+B\+A\+SE}{LPC_GPIO5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O5\+\_\+\+B\+A\+SE~0x200980\+A0}\hypertarget{group__PERIPH__177X__8X__BASE_gaf6bbc732156be98ff8a4d15fa7558ad6}{}\label{group__PERIPH__177X__8X__BASE_gaf6bbc732156be98ff8a4d15fa7558ad6}


Definition at line 70 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+NT@{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+NT}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+NT@{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+NT}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+NT}{LPC_GPIOINT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+NT~(({\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T}          $\ast$) {\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gaefe2f52407c1ce58395766dc760525b5}{}\label{group__PERIPH__177X__8X__BASE_gaefe2f52407c1ce58395766dc760525b5}


Definition at line 122 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{LPC_GPIOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+B\+A\+SE~0x40028080}\hypertarget{group__PERIPH__177X__8X__BASE_gadf88491f4b83b5af99eaf30778cb62fa}{}\label{group__PERIPH__177X__8X__BASE_gadf88491f4b83b5af99eaf30778cb62fa}


Definition at line 102 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+C0@{L\+P\+C\+\_\+\+I2\+C0}}
\index{L\+P\+C\+\_\+\+I2\+C0@{L\+P\+C\+\_\+\+I2\+C0}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+C0}{LPC_I2C0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+C0~(({\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga14b6c56857e970a682a9bb22a0cb6716}{}\label{group__PERIPH__177X__8X__BASE_ga14b6c56857e970a682a9bb22a0cb6716}


Definition at line 139 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE}{LPC_I2C0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+C0\+\_\+\+B\+A\+SE~0x4001\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_gab4476c9e874621194369f74fcf26ce92}{}\label{group__PERIPH__177X__8X__BASE_gab4476c9e874621194369f74fcf26ce92}


Definition at line 90 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+C1@{L\+P\+C\+\_\+\+I2\+C1}}
\index{L\+P\+C\+\_\+\+I2\+C1@{L\+P\+C\+\_\+\+I2\+C1}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+C1}{LPC_I2C1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+C1~(({\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gad6d6333e47875813be171cffef258837}{}\label{group__PERIPH__177X__8X__BASE_gad6d6333e47875813be171cffef258837}


Definition at line 140 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE}{LPC_I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+C1\+\_\+\+B\+A\+SE~0x4005\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_gae59f73cf24ff126be3b9a8b921926676}{}\label{group__PERIPH__177X__8X__BASE_gae59f73cf24ff126be3b9a8b921926676}


Definition at line 91 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+C2@{L\+P\+C\+\_\+\+I2\+C2}}
\index{L\+P\+C\+\_\+\+I2\+C2@{L\+P\+C\+\_\+\+I2\+C2}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+C2}{LPC_I2C2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+C2~(({\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+I2\+C2\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga6bcdaa0ab66f4e3d213a488b34055557}{}\label{group__PERIPH__177X__8X__BASE_ga6bcdaa0ab66f4e3d213a488b34055557}


Definition at line 141 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+C2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+C2\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+I2\+C2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+C2\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+C2\+\_\+\+B\+A\+SE}{LPC_I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+C2\+\_\+\+B\+A\+SE~0x400\+A0000}\hypertarget{group__PERIPH__177X__8X__BASE_ga00796bd1f1fa200bbffcd9e7e8679eaa}{}\label{group__PERIPH__177X__8X__BASE_ga00796bd1f1fa200bbffcd9e7e8679eaa}


Definition at line 92 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2S@{L\+P\+C\+\_\+\+I2S}}
\index{L\+P\+C\+\_\+\+I2S@{L\+P\+C\+\_\+\+I2S}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2S}{LPC_I2S}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2S~(({\bf L\+P\+C\+\_\+\+I2\+S\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+I2\+S\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga1d2800cab1a50bdf99efe66d6028b663}{}\label{group__PERIPH__177X__8X__BASE_ga1d2800cab1a50bdf99efe66d6028b663}


Definition at line 142 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I2\+S\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+S\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+I2\+S\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I2\+S\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+S\+\_\+\+B\+A\+SE}{LPC_I2S_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+S\+\_\+\+B\+A\+SE~0x400\+A8000}\hypertarget{group__PERIPH__177X__8X__BASE_gacff8b54e3924910d381e6b8ba804050c}{}\label{group__PERIPH__177X__8X__BASE_gacff8b54e3924910d381e6b8ba804050c}


Definition at line 93 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I\+O\+C\+ON@{L\+P\+C\+\_\+\+I\+O\+C\+ON}}
\index{L\+P\+C\+\_\+\+I\+O\+C\+ON@{L\+P\+C\+\_\+\+I\+O\+C\+ON}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I\+O\+C\+ON}{LPC_IOCON}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I\+O\+C\+ON~(({\bf L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gaabc651799ba17b0dd4a0114c8d48a145}{}\label{group__PERIPH__177X__8X__BASE_gaabc651799ba17b0dd4a0114c8d48a145}


Definition at line 146 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+B\+A\+SE}{LPC_IOCON_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+B\+A\+SE~0x4002\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_gae48aea115d5924805263d7a15402d4fa}{}\label{group__PERIPH__177X__8X__BASE_gae48aea115d5924805263d7a15402d4fa}


Definition at line 103 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+L\+CD@{L\+P\+C\+\_\+\+L\+CD}}
\index{L\+P\+C\+\_\+\+L\+CD@{L\+P\+C\+\_\+\+L\+CD}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+L\+CD}{LPC_LCD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+L\+CD~((L\+P\+C\+\_\+\+L\+C\+D\+\_\+T              $\ast$) {\bf L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga68cb24e38b29356c45f9bb634b35c677}{}\label{group__PERIPH__177X__8X__BASE_ga68cb24e38b29356c45f9bb634b35c677}


Definition at line 114 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE}{LPC_LCD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+L\+C\+D\+\_\+\+B\+A\+SE~0x20088000}\hypertarget{group__PERIPH__177X__8X__BASE_gae1746cd618a1eb4f24f95255594f159a}{}\label{group__PERIPH__177X__8X__BASE_gae1746cd618a1eb4f24f95255594f159a}


Definition at line 61 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+M\+C\+P\+WM@{L\+P\+C\+\_\+\+M\+C\+P\+WM}}
\index{L\+P\+C\+\_\+\+M\+C\+P\+WM@{L\+P\+C\+\_\+\+M\+C\+P\+WM}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+M\+C\+P\+WM}{LPC_MCPWM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+M\+C\+P\+WM~(({\bf L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga6fe8e415821195a786b3f0dc5e7fc9fa}{}\label{group__PERIPH__177X__8X__BASE_ga6fe8e415821195a786b3f0dc5e7fc9fa}


Definition at line 138 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE}{LPC_MCPWM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+\+B\+A\+SE~0x400\+B8000}\hypertarget{group__PERIPH__177X__8X__BASE_gad8a41dc802e3ea0ba9457d42a6927c03}{}\label{group__PERIPH__177X__8X__BASE_gad8a41dc802e3ea0ba9457d42a6927c03}


Definition at line 87 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+P\+MU@{L\+P\+C\+\_\+\+P\+MU}}
\index{L\+P\+C\+\_\+\+P\+MU@{L\+P\+C\+\_\+\+P\+MU}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+P\+MU}{LPC_PMU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+P\+MU~(({\bf L\+P\+C\+\_\+\+P\+M\+U\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga9d540cc313db00679c10f9ac1961b06a}{}\label{group__PERIPH__177X__8X__BASE_ga9d540cc313db00679c10f9ac1961b06a}


Definition at line 109 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+B\+A\+SE}{LPC_PMU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+P\+M\+U\+\_\+\+B\+A\+SE~0x400\+F\+C0\+C0}\hypertarget{group__PERIPH__177X__8X__BASE_ga865bed8ad61e9e273439ad1349a46d68}{}\label{group__PERIPH__177X__8X__BASE_ga865bed8ad61e9e273439ad1349a46d68}


Definition at line 106 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+P\+W\+M0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+P\+W\+M0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+P\+W\+M0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+P\+W\+M0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+P\+W\+M0\+\_\+\+B\+A\+SE}{LPC_PWM0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+P\+W\+M0\+\_\+\+B\+A\+SE~0x40014000}\hypertarget{group__PERIPH__177X__8X__BASE_gad2e9bbd8d91b559eed11b8e83bd73bbf}{}\label{group__PERIPH__177X__8X__BASE_gad2e9bbd8d91b559eed11b8e83bd73bbf}


Definition at line 88 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+P\+W\+M1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+P\+W\+M1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+P\+W\+M1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+P\+W\+M1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+P\+W\+M1\+\_\+\+B\+A\+SE}{LPC_PWM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+P\+W\+M1\+\_\+\+B\+A\+SE~0x40018000}\hypertarget{group__PERIPH__177X__8X__BASE_gabb885bd92b4a003b94dc27c4700818bb}{}\label{group__PERIPH__177X__8X__BASE_gabb885bd92b4a003b94dc27c4700818bb}


Definition at line 89 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+Q\+EI@{L\+P\+C\+\_\+\+Q\+EI}}
\index{L\+P\+C\+\_\+\+Q\+EI@{L\+P\+C\+\_\+\+Q\+EI}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+Q\+EI}{LPC_QEI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+Q\+EI~(({\bf L\+P\+C\+\_\+\+Q\+E\+I\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga71347b58898f54f8e9f00a6c652c7d49}{}\label{group__PERIPH__177X__8X__BASE_ga71347b58898f54f8e9f00a6c652c7d49}


Definition at line 143 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE}{LPC_QEI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+Q\+E\+I\+\_\+\+B\+A\+SE~0x400\+B\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_ga80fa25b18324c10c8e5c26893e6f0a67}{}\label{group__PERIPH__177X__8X__BASE_ga80fa25b18324c10c8e5c26893e6f0a67}


Definition at line 99 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE@{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE}}
\index{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE@{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE}{LPC_REGFILE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+LE~(({\bf L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+T}          $\ast$) {\bf L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga2c74da31b7fd461d9b01e3241963f895}{}\label{group__PERIPH__177X__8X__BASE_ga2c74da31b7fd461d9b01e3241963f895}


Definition at line 124 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE}{LPC_REGFILE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+B\+A\+SE~0x40024044}\hypertarget{group__PERIPH__177X__8X__BASE_gad2674eff10cea9243ab060ad1fbac9d2}{}\label{group__PERIPH__177X__8X__BASE_gad2674eff10cea9243ab060ad1fbac9d2}


Definition at line 73 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+TC@{L\+P\+C\+\_\+\+R\+TC}}
\index{L\+P\+C\+\_\+\+R\+TC@{L\+P\+C\+\_\+\+R\+TC}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+TC}{LPC_RTC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+TC~(({\bf L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga8303d3e5135b2a039f0dc5f93c194f78}{}\label{group__PERIPH__177X__8X__BASE_ga8303d3e5135b2a039f0dc5f93c194f78}


Definition at line 123 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE}{LPC_RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+B\+A\+SE~0x40024000}\hypertarget{group__PERIPH__177X__8X__BASE_ga4618213cf968f8245814d7d3e7aa2e2e}{}\label{group__PERIPH__177X__8X__BASE_ga4618213cf968f8245814d7d3e7aa2e2e}


Definition at line 72 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+DC@{L\+P\+C\+\_\+\+S\+DC}}
\index{L\+P\+C\+\_\+\+S\+DC@{L\+P\+C\+\_\+\+S\+DC}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+DC}{LPC_SDC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+DC~((L\+P\+C\+\_\+\+S\+D\+C\+\_\+T              $\ast$) {\bf L\+P\+C\+\_\+\+S\+D\+C\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga3914f06f63d5e9e9156865b86956bca8}{}\label{group__PERIPH__177X__8X__BASE_ga3914f06f63d5e9e9156865b86956bca8}


Definition at line 147 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+D\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+D\+C\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+D\+C\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+D\+C\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+D\+C\+\_\+\+B\+A\+SE}{LPC_SDC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+D\+C\+\_\+\+B\+A\+SE~0x400\+C0000}\hypertarget{group__PERIPH__177X__8X__BASE_gab8f044e5911a6bf51879e4614bf2a0a3}{}\label{group__PERIPH__177X__8X__BASE_gab8f044e5911a6bf51879e4614bf2a0a3}


Definition at line 104 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE}{LPC_SPIFI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+B\+A\+SE~0x20094000}\hypertarget{group__PERIPH__177X__8X__BASE_gad284a5971366e0a8b5fe9881fdb9aa0c}{}\label{group__PERIPH__177X__8X__BASE_gad284a5971366e0a8b5fe9881fdb9aa0c}


Definition at line 64 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+S\+P0@{L\+P\+C\+\_\+\+S\+S\+P0}}
\index{L\+P\+C\+\_\+\+S\+S\+P0@{L\+P\+C\+\_\+\+S\+S\+P0}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+S\+P0}{LPC_SSP0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+S\+P0~(({\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gac213e0325a8e8a972bd2e0dd6ccf353c}{}\label{group__PERIPH__177X__8X__BASE_gac213e0325a8e8a972bd2e0dd6ccf353c}


Definition at line 131 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE}{LPC_SSP0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+S\+P0\+\_\+\+B\+A\+SE~0x40088000}\hypertarget{group__PERIPH__177X__8X__BASE_ga53fb1af80b541545988f2a966681abfd}{}\label{group__PERIPH__177X__8X__BASE_ga53fb1af80b541545988f2a966681abfd}


Definition at line 80 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+S\+P1@{L\+P\+C\+\_\+\+S\+S\+P1}}
\index{L\+P\+C\+\_\+\+S\+S\+P1@{L\+P\+C\+\_\+\+S\+S\+P1}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+S\+P1}{LPC_SSP1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+S\+P1~(({\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga09c4610ada1d9aa18913963cbd1a6e52}{}\label{group__PERIPH__177X__8X__BASE_ga09c4610ada1d9aa18913963cbd1a6e52}


Definition at line 132 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE}{LPC_SSP1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+S\+P1\+\_\+\+B\+A\+SE~0x40030000}\hypertarget{group__PERIPH__177X__8X__BASE_ga05d118997f53f596d3a087f8b91a1969}{}\label{group__PERIPH__177X__8X__BASE_ga05d118997f53f596d3a087f8b91a1969}


Definition at line 81 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+S\+P2@{L\+P\+C\+\_\+\+S\+S\+P2}}
\index{L\+P\+C\+\_\+\+S\+S\+P2@{L\+P\+C\+\_\+\+S\+S\+P2}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+S\+P2}{LPC_SSP2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+S\+P2~(({\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+S\+S\+P2\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga1e342299e20b4a502b4c71d292fc8eeb}{}\label{group__PERIPH__177X__8X__BASE_ga1e342299e20b4a502b4c71d292fc8eeb}


Definition at line 133 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+S\+P2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+S\+P2\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+S\+P2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+S\+P2\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+S\+P2\+\_\+\+B\+A\+SE}{LPC_SSP2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+S\+P2\+\_\+\+B\+A\+SE~0x400\+A\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_ga1460d4b0a86fa00b3d3ef8abd21abbc1}{}\label{group__PERIPH__177X__8X__BASE_ga1460d4b0a86fa00b3d3ef8abd21abbc1}


Definition at line 82 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+ON@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+ON}}
\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+ON@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+ON}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+Y\+S\+C\+ON}{LPC_SYSCON}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+Y\+S\+C\+ON~(({\bf L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}           $\ast$) {\bf L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+B\+A\+SE}) /$\ast$ Alias for {\bf L\+P\+C\+\_\+\+S\+Y\+S\+C\+TL} $\ast$/}\hypertarget{group__PERIPH__177X__8X__BASE_gabe45c10a979fe812e3d9ecd72fe33a2f}{}\label{group__PERIPH__177X__8X__BASE_gabe45c10a979fe812e3d9ecd72fe33a2f}


Definition at line 149 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+TL@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+TL}}
\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+TL@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+TL}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+Y\+S\+C\+TL}{LPC_SYSCTL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+Y\+S\+C\+TL~(({\bf L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}           $\ast$) {\bf L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga30cc92eba86b30295b3dcf3da503b736}{}\label{group__PERIPH__177X__8X__BASE_ga30cc92eba86b30295b3dcf3da503b736}


Definition at line 148 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+B\+A\+SE}{LPC_SYSCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+B\+A\+SE~0x400\+F\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_gae4670b50fe27772fa31de1da10bec7b7}{}\label{group__PERIPH__177X__8X__BASE_gae4670b50fe27772fa31de1da10bec7b7}


Definition at line 105 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R0@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0}{LPC_TIMER0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R0~(({\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga800f32a8a38d9e9c8f3b6ab161f6f2d2}{}\label{group__PERIPH__177X__8X__BASE_ga800f32a8a38d9e9c8f3b6ab161f6f2d2}


Definition at line 134 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE}{LPC_TIMER0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R0\+\_\+\+B\+A\+SE~0x40004000}\hypertarget{group__PERIPH__177X__8X__BASE_ga58d2cc2a6a4bd9319853ad5b62a20d43}{}\label{group__PERIPH__177X__8X__BASE_ga58d2cc2a6a4bd9319853ad5b62a20d43}


Definition at line 83 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R1@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1}{LPC_TIMER1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R1~(({\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga0d28200f11e877cece24025ebe7fe72a}{}\label{group__PERIPH__177X__8X__BASE_ga0d28200f11e877cece24025ebe7fe72a}


Definition at line 135 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE}{LPC_TIMER1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R1\+\_\+\+B\+A\+SE~0x40008000}\hypertarget{group__PERIPH__177X__8X__BASE_ga077e94a95d95d79f6aeb0ea962377c46}{}\label{group__PERIPH__177X__8X__BASE_ga077e94a95d95d79f6aeb0ea962377c46}


Definition at line 84 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R2@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2}{LPC_TIMER2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R2~(({\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gae0a3c421e7e1ac3ffd7e740e33387dc5}{}\label{group__PERIPH__177X__8X__BASE_gae0a3c421e7e1ac3ffd7e740e33387dc5}


Definition at line 136 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE}{LPC_TIMER2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R2\+\_\+\+B\+A\+SE~0x40090000}\hypertarget{group__PERIPH__177X__8X__BASE_gab46122134a159b494e060ae3a7be0967}{}\label{group__PERIPH__177X__8X__BASE_gab46122134a159b494e060ae3a7be0967}


Definition at line 85 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R3@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3}{LPC_TIMER3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R3~(({\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gab34ae64ea250497b5148b7ffb61d04f5}{}\label{group__PERIPH__177X__8X__BASE_gab34ae64ea250497b5148b7ffb61d04f5}


Definition at line 137 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE}{LPC_TIMER3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+T\+I\+M\+E\+R3\+\_\+\+B\+A\+SE~0x40094000}\hypertarget{group__PERIPH__177X__8X__BASE_ga002e95d51eef32473052ea2575440eac}{}\label{group__PERIPH__177X__8X__BASE_ga002e95d51eef32473052ea2575440eac}


Definition at line 86 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T0@{L\+P\+C\+\_\+\+U\+A\+R\+T0}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T0@{L\+P\+C\+\_\+\+U\+A\+R\+T0}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T0}{LPC_UART0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T0~(({\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+U\+A\+R\+T0\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga6ba29f0f9b8af2f72e303533185bcc82}{}\label{group__PERIPH__177X__8X__BASE_ga6ba29f0f9b8af2f72e303533185bcc82}


Definition at line 126 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T0\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T0\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T0\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T0\+\_\+\+B\+A\+SE}{LPC_UART0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T0\+\_\+\+B\+A\+SE~0x4000\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_gaa96fb70405a1298b350fc6f0ad0af997}{}\label{group__PERIPH__177X__8X__BASE_gaa96fb70405a1298b350fc6f0ad0af997}


Definition at line 75 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T1@{L\+P\+C\+\_\+\+U\+A\+R\+T1}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T1@{L\+P\+C\+\_\+\+U\+A\+R\+T1}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T1}{LPC_UART1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T1~(({\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga83ea0dab4dcb7411c2e1de20050a4d2d}{}\label{group__PERIPH__177X__8X__BASE_ga83ea0dab4dcb7411c2e1de20050a4d2d}


Definition at line 127 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE}{LPC_UART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T1\+\_\+\+B\+A\+SE~0x40010000}\hypertarget{group__PERIPH__177X__8X__BASE_ga18e8f96b25e3f343bdd7ba552ae7a617}{}\label{group__PERIPH__177X__8X__BASE_ga18e8f96b25e3f343bdd7ba552ae7a617}


Definition at line 76 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T2@{L\+P\+C\+\_\+\+U\+A\+R\+T2}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T2@{L\+P\+C\+\_\+\+U\+A\+R\+T2}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T2}{LPC_UART2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T2~(({\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+U\+A\+R\+T2\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gac8badf231948fc9216d416c71a34e924}{}\label{group__PERIPH__177X__8X__BASE_gac8badf231948fc9216d416c71a34e924}


Definition at line 128 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T2\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T2\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T2\+\_\+\+B\+A\+SE}{LPC_UART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T2\+\_\+\+B\+A\+SE~0x40098000}\hypertarget{group__PERIPH__177X__8X__BASE_ga8c3873ab74db743465b038c74b365281}{}\label{group__PERIPH__177X__8X__BASE_ga8c3873ab74db743465b038c74b365281}


Definition at line 77 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T3@{L\+P\+C\+\_\+\+U\+A\+R\+T3}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T3@{L\+P\+C\+\_\+\+U\+A\+R\+T3}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T3}{LPC_UART3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T3~(({\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+U\+A\+R\+T3\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga61c2bf57d66b50108cdec6878f9e8ee5}{}\label{group__PERIPH__177X__8X__BASE_ga61c2bf57d66b50108cdec6878f9e8ee5}


Definition at line 129 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T3\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T3\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T3\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T3\+\_\+\+B\+A\+SE}{LPC_UART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T3\+\_\+\+B\+A\+SE~0x4009\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_gac8dc517d5e03d4ca7666c18c89d5052e}{}\label{group__PERIPH__177X__8X__BASE_gac8dc517d5e03d4ca7666c18c89d5052e}


Definition at line 78 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T4@{L\+P\+C\+\_\+\+U\+A\+R\+T4}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T4@{L\+P\+C\+\_\+\+U\+A\+R\+T4}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T4}{LPC_UART4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T4~(({\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}            $\ast$) {\bf L\+P\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gac023ca54f076d863ce21045365ebca63}{}\label{group__PERIPH__177X__8X__BASE_gac023ca54f076d863ce21045365ebca63}


Definition at line 130 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+B\+A\+SE}{LPC_UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+B\+A\+SE~0x400\+A4000}\hypertarget{group__PERIPH__177X__8X__BASE_ga52bf68ce53e20c93366ba5496e98f5c8}{}\label{group__PERIPH__177X__8X__BASE_ga52bf68ce53e20c93366ba5496e98f5c8}


Definition at line 79 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+SB@{L\+P\+C\+\_\+\+U\+SB}}
\index{L\+P\+C\+\_\+\+U\+SB@{L\+P\+C\+\_\+\+U\+SB}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+SB}{LPC_USB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+SB~(({\bf L\+P\+C\+\_\+\+U\+S\+B\+\_\+T}              $\ast$) {\bf L\+P\+C\+\_\+\+U\+S\+B\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_gae77538a7f3f4850715c95283e38b423f}{}\label{group__PERIPH__177X__8X__BASE_gae77538a7f3f4850715c95283e38b423f}


Definition at line 113 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+U\+S\+B\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+B\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+U\+S\+B\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+U\+S\+B\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+U\+S\+B\+\_\+\+B\+A\+SE}{LPC_USB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+U\+S\+B\+\_\+\+B\+A\+SE~0x2008\+C000}\hypertarget{group__PERIPH__177X__8X__BASE_gaa619008881e9f76dc31131313eff1b79}{}\label{group__PERIPH__177X__8X__BASE_gaa619008881e9f76dc31131313eff1b79}


Definition at line 62 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+W\+W\+DT@{L\+P\+C\+\_\+\+W\+W\+DT}}
\index{L\+P\+C\+\_\+\+W\+W\+DT@{L\+P\+C\+\_\+\+W\+W\+DT}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+W\+W\+DT}{LPC_WWDT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+W\+W\+DT~(({\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T}             $\ast$) {\bf L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE})}\hypertarget{group__PERIPH__177X__8X__BASE_ga235e068b1412366044449dba68194c55}{}\label{group__PERIPH__177X__8X__BASE_ga235e068b1412366044449dba68194c55}


Definition at line 125 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE}}
\index{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE@{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE}{LPC_WWDT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+\+B\+A\+SE~0x40000000}\hypertarget{group__PERIPH__177X__8X__BASE_ga9b83c39ba53f9c9e87974984c96e35de}{}\label{group__PERIPH__177X__8X__BASE_ga9b83c39ba53f9c9e87974984c96e35de}


Definition at line 74 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!S\+S\+P\+\_\+\+I\+R\+Q\+Handler@{S\+S\+P\+\_\+\+I\+R\+Q\+Handler}}
\index{S\+S\+P\+\_\+\+I\+R\+Q\+Handler@{S\+S\+P\+\_\+\+I\+R\+Q\+Handler}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+I\+R\+Q\+Handler}{SSP_IRQHandler}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+I\+R\+Q\+Handler~S\+S\+P0\+\_\+\+I\+R\+Q\+Handler}\hypertarget{group__PERIPH__177X__8X__BASE_gac4eb0fc5d2f19b89fa77194876b63df4}{}\label{group__PERIPH__177X__8X__BASE_gac4eb0fc5d2f19b89fa77194876b63df4}


Definition at line 161 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

\index{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}!U\+A\+R\+T\+\_\+\+I\+R\+Q\+Handler@{U\+A\+R\+T\+\_\+\+I\+R\+Q\+Handler}}
\index{U\+A\+R\+T\+\_\+\+I\+R\+Q\+Handler@{U\+A\+R\+T\+\_\+\+I\+R\+Q\+Handler}!C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations@{C\+H\+I\+P\+: L\+P\+C177x/8x Peripheral addresses and register set declarations}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+R\+Q\+Handler}{UART_IRQHandler}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+R\+Q\+Handler~U\+A\+R\+T0\+\_\+\+I\+R\+Q\+Handler}\hypertarget{group__PERIPH__177X__8X__BASE_gaf6a20f8c9320377f3713d96ea90bfd10}{}\label{group__PERIPH__177X__8X__BASE_gaf6a20f8c9320377f3713d96ea90bfd10}


Definition at line 159 of file chip\+\_\+lpc177x\+\_\+8x.\+h.

