{
  "module_name": "max98373-sdw.h",
  "hash_id": "9d64c7882e6ec915ebf7e55572aa8524b04dd105836b91f53091bf8052c145bf",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/max98373-sdw.h",
  "human_readable_source": " \n \n\n#ifndef _MAX98373_SDW_H\n#define _MAX98373_SDW_H\n\n#include \"max98373.h\"\n\n \n#define MAX98373_R0040_SCP_INIT_STAT_1\t\t0x0040\n#define MAX98373_R0041_SCP_INIT_MASK_1\t\t0x0041\n#define MAX98373_R0042_SCP_INIT_STAT_2\t\t0x0042\n#define MAX98373_R0044_SCP_CTRL\t\t\t0x0044\n#define MAX98373_R0045_SCP_SYSTEM_CTRL\t\t0x0045\n#define MAX98373_R0046_SCP_DEV_NUMBER\t\t0x0046\n#define MAX98373_R0050_SCP_DEV_ID_0\t\t0x0050\n#define MAX98373_R0051_SCP_DEV_ID_1\t\t0x0051\n#define MAX98373_R0052_SCP_DEV_ID_2\t\t0x0052\n#define MAX98373_R0053_SCP_DEV_ID_3\t\t0x0053\n#define MAX98373_R0054_SCP_DEV_ID_4\t\t0x0054\n#define MAX98373_R0055_SCP_DEV_ID_5\t\t0x0055\n#define MAX98373_R0060_SCP_FRAME_CTLR\t\t0x0060\n#define MAX98373_R0070_SCP_FRAME_CTLR\t\t0x0070\n\n \n \n#define MAX98373_R0100_DP1_INIT_STAT\t\t0x0100\n#define MAX98373_R0101_DP1_INIT_MASK\t\t0x0101\n#define MAX98373_R0102_DP1_PORT_CTRL\t\t0x0102\n#define MAX98373_R0103_DP1_BLOCK_CTRL_1\t\t0x0103\n#define MAX98373_R0104_DP1_PREPARE_STATUS\t0x0104\n#define MAX98373_R0105_DP1_PREPARE_CTRL\t\t0x0105\n \n#define MAX98373_R0120_DP1_CHANNEL_EN\t\t0x0120\n#define MAX98373_R0122_DP1_SAMPLE_CTRL1\t\t0x0122\n#define MAX98373_R0123_DP1_SAMPLE_CTRL2\t\t0x0123\n#define MAX98373_R0124_DP1_OFFSET_CTRL1\t\t0x0124\n#define MAX98373_R0125_DP1_OFFSET_CTRL2\t\t0x0125\n#define MAX98373_R0126_DP1_HCTRL\t\t0x0126\n#define MAX98373_R0127_DP1_BLOCK_CTRL3\t\t0x0127\n \n#define MAX98373_R0130_DP1_CHANNEL_EN\t\t0x0130\n#define MAX98373_R0132_DP1_SAMPLE_CTRL1\t\t0x0132\n#define MAX98373_R0133_DP1_SAMPLE_CTRL2\t\t0x0133\n#define MAX98373_R0134_DP1_OFFSET_CTRL1\t\t0x0134\n#define MAX98373_R0135_DP1_OFFSET_CTRL2\t\t0x0135\n#define MAX98373_R0136_DP1_HCTRL\t\t0x0136\n#define MAX98373_R0137_DP1_BLOCK_CTRL3\t\t0x0137\n \n#define MAX98373_R0300_DP3_INIT_STAT\t\t0x0300\n#define MAX98373_R0301_DP3_INIT_MASK\t\t0x0301\n#define MAX98373_R0302_DP3_PORT_CTRL\t\t0x0302\n#define MAX98373_R0303_DP3_BLOCK_CTRL_1\t\t0x0303\n#define MAX98373_R0304_DP3_PREPARE_STATUS\t0x0304\n#define MAX98373_R0305_DP3_PREPARE_CTRL\t\t0x0305\n \n#define MAX98373_R0320_DP3_CHANNEL_EN\t\t0x0320\n#define MAX98373_R0322_DP3_SAMPLE_CTRL1\t\t0x0322\n#define MAX98373_R0323_DP3_SAMPLE_CTRL2\t\t0x0323\n#define MAX98373_R0324_DP3_OFFSET_CTRL1\t\t0x0324\n#define MAX98373_R0325_DP3_OFFSET_CTRL2\t\t0x0325\n#define MAX98373_R0326_DP3_HCTRL\t\t0x0326\n#define MAX98373_R0327_DP3_BLOCK_CTRL3\t\t0x0327\n \n#define MAX98373_R0330_DP3_CHANNEL_EN\t\t0x0330\n#define MAX98373_R0332_DP3_SAMPLE_CTRL1\t\t0x0332\n#define MAX98373_R0333_DP3_SAMPLE_CTRL2\t\t0x0333\n#define MAX98373_R0334_DP3_OFFSET_CTRL1\t\t0x0334\n#define MAX98373_R0335_DP3_OFFSET_CTRL2\t\t0x0335\n#define MAX98373_R0336_DP3_HCTRL\t\t0x0336\n#define MAX98373_R0337_DP3_BLOCK_CTRL3\t\t0x0337\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}