static T_1\r\nF_1 ( int V_1 )\r\n{\r\nT_2 V_2 ;\r\nT_3 V_3 ;\r\nT_3 error ;\r\nV_2 = F_2 ( V_1 ) ;\r\nif ( V_2 == NULL ) {\r\nreturn TRUE ;\r\n}\r\nif ( V_2 == V_4 ) {\r\nreturn FALSE ;\r\n}\r\nV_3 = F_3 ( V_2 ) ;\r\nif ( V_3 == V_5 ) {\r\nerror = F_4 () ;\r\nif ( error == V_6 ) {\r\nreturn TRUE ;\r\n}\r\n}\r\nreturn FALSE ;\r\n}\r\nvoid\r\nF_5 ( void )\r\n{\r\nT_1 V_7 ;\r\nT_1 V_8 ;\r\nT_1 V_9 ;\r\nif ( V_10 ) {\r\nreturn;\r\n}\r\nif ( ! V_11 ) {\r\nV_7 = F_1 ( V_12 ) ;\r\nV_8 = F_1 ( V_13 ) ;\r\nV_9 = F_1 ( V_14 ) ;\r\nif ( ! V_7 && ! V_8 && ! V_9 )\r\nreturn;\r\nif ( ! F_6 ( V_15 ) ) {\r\nF_7 () ;\r\nif ( F_8 () ) {\r\nV_16 = TRUE ;\r\nF_9 ( F_10 ( L_1 ) ) ;\r\n} else {\r\nreturn;\r\n}\r\n}\r\nif ( V_7 )\r\nF_11 ( L_2 , L_3 , V_17 ) ;\r\nif ( V_8 ) {\r\nF_11 ( L_4 , L_5 , stdout ) ;\r\nfprintf ( stdout , L_6 ) ;\r\n}\r\nif ( V_9 ) {\r\nF_11 ( L_4 , L_5 , V_18 ) ;\r\nfprintf ( V_18 , L_6 ) ;\r\n}\r\natexit ( V_19 ) ;\r\nV_11 = TRUE ;\r\n}\r\n}\r\nvoid\r\nV_19 ( void )\r\n{\r\nif ( V_16 ) {\r\nprintf ( L_7 ) ;\r\nF_12 () ;\r\n}\r\nF_7 () ;\r\n}\r\nvoid\r\nF_13 ( T_1 F_13 )\r\n{\r\nV_16 = F_13 ;\r\n}\r\nT_1\r\nF_14 ( void )\r\n{\r\nreturn V_16 ;\r\n}\r\nvoid\r\nF_15 ( T_1 F_15 )\r\n{\r\nV_11 = F_15 ;\r\n}\r\nT_1\r\nF_16 ( void )\r\n{\r\nreturn V_11 ;\r\n}\r\nvoid\r\nF_17 ( T_1 F_17 )\r\n{\r\nV_10 = F_17 ;\r\n}\r\nT_1\r\nF_18 ( void )\r\n{\r\nreturn V_10 ;\r\n}
