{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523591512401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523591512417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 23:51:52 2018 " "Processing started: Thu Apr 12 23:51:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523591512417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591512417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591512417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523591513676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523591513676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv/multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv/multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv/multdiv_tb.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g cla8.v(7) " "Verilog HDL Declaration information at cla8.v(7): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "multdiv/cla8.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/cla8.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523591528128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p cla8.v(7) " "Verilog HDL Declaration information at cla8.v(7): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "multdiv/cla8.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/cla8.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523591528128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv/cla8.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv/cla8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla8 " "Found entity 1: cla8" {  } { { "multdiv/cla8.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/cla8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv/adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv/adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32_md " "Found entity 1: adder32_md" {  } { { "multdiv/adder32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_md " "Found entity 1: alu_md" {  } { { "multdiv/alu.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv/multctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv/multctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 multctrl " "Found entity 1: multctrl" {  } { { "multdiv/multctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv/divctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv/divctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 divctrl " "Found entity 1: divctrl" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv/multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv/multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random32.v 1 1 " "Found 1 design units, including 1 entities, in source file random32.v" { { "Info" "ISGN_ENTITY_NAME" "1 random32 " "Found entity 1: random32" {  } { { "random32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/random32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_ta.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_ta.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_ta " "Found entity 1: skeleton_ta" {  } { { "skeleton_ta.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twos_complement32.v 1 1 " "Found 1 design units, including 1 entities, in source file twos_complement32.v" { { "Info" "ISGN_ENTITY_NAME" "1 twos_complement32 " "Found entity 1: twos_complement32" {  } { { "twos_complement32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/twos_complement32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_write.v 2 2 " "Found 2 design units, including 2 entities, in source file stage_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_write " "Found entity 1: stage_write" {  } { { "stage_write.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528255 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_controls " "Found entity 2: write_controls" {  } { { "stage_write.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_write.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_memory " "Found entity 1: stage_memory" {  } { { "stage_memory.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_fetch " "Found entity 1: stage_fetch" {  } { { "stage_fetch.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_execute.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_execute " "Found entity 1: stage_execute" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_decode.v 2 2 " "Found 2 design units, including 2 entities, in source file stage_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_decode " "Found entity 1: stage_decode" {  } { { "stage_decode.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528302 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_controls " "Found entity 2: decode_controls" {  } { { "stage_decode.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_decode.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "sr_latch.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/sr_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender_16to32.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender_16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextender_16to32 " "Found entity 1: signextender_16to32" {  } { { "signextender_16to32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/signextender_16to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectors.v 6 6 " "Found 6 design units, including 6 entities, in source file selectors.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528364 ""} { "Info" "ISGN_ENTITY_NAME" "2 tristate_buffer32 " "Found entity 2: tristate_buffer32" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528364 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux32_tristate " "Found entity 3: mux32_tristate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528364 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1_32 " "Found entity 4: mux2to1_32" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528364 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2to1_33 " "Found entity 5: mux2to1_33" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528364 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux8_tristate " "Found entity 6: mux8_tristate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 7 7 " "Found 7 design units, including 7 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg64_sl1 " "Found entity 1: reg64_sl1" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528395 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg6 " "Found entity 2: reg6" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528395 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg65_sr2 " "Found entity 3: reg65_sr2" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528395 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg5 " "Found entity 4: reg5" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528395 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg32 " "Found entity 5: reg32" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528395 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg32_neg " "Found entity 6: reg32_neg" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528395 ""} { "Info" "ISGN_ENTITY_NAME" "7 reg64 " "Found entity 7: reg64" {  } { { "registers.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb_auto.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb_auto.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb_auto " "Found entity 1: processor_tb_auto" {  } { { "processor_tb_auto.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor_tb_auto.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_module.v 2 2 " "Found 2 design units, including 2 entities, in source file pc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_module " "Found entity 1: pc_module" {  } { { "pc_module.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528458 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "pc_module.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc_module.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb1 " "Found entity 1: multdiv_tb1" {  } { { "multdiv_tb.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv1 " "Found entity 1: multdiv1" {  } { { "multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32 " "Found entity 1: mult32" {  } { { "mult32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/mult32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latches.v 5 5 " "Found 5 design units, including 5 entities, in source file latches.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_PC " "Found entity 1: latch_PC" {  } { { "latches.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528536 ""} { "Info" "ISGN_ENTITY_NAME" "2 latch_FD " "Found entity 2: latch_FD" {  } { { "latches.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528536 ""} { "Info" "ISGN_ENTITY_NAME" "3 latch_DX " "Found entity 3: latch_DX" {  } { { "latches.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528536 ""} { "Info" "ISGN_ENTITY_NAME" "4 latch_XM " "Found entity 4: latch_XM" {  } { { "latches.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528536 ""} { "Info" "ISGN_ENTITY_NAME" "5 latch_MW " "Found entity 5: latch_MW" {  } { { "latches.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_ext_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_ext_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_ext_tb " "Found entity 1: immediate_ext_tb" {  } { { "immediate_ext_tb.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/immediate_ext_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazards.v 1 1 " "Found 1 design units, including 1 entities, in source file hazards.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_hazard_control " "Found entity 1: data_hazard_control" {  } { { "hazards.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/hazards.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.v 1 1 " "Found 1 design units, including 1 entities, in source file div32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div32 " "Found entity 1: div32" {  } { { "div32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/div32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop_neg " "Found entity 1: dflipflop_neg" {  } { { "dflipflop_neg.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "decoder5to32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/decoder5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.v 2 2 " "Found 2 design units, including 2 entities, in source file counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_counter16 " "Found entity 1: adder_counter16" {  } { { "counters.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/counters.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528661 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_counter32 " "Found entity 2: adder_counter32" {  } { { "counters.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/counters.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.v 1 1 " "Found 1 design units, including 1 entities, in source file controls.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "controls.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/controls.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_operations.v 14 14 " "Found 14 design units, including 14 entities, in source file alu_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "2 sll16 " "Found entity 2: sll16" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "3 sll8 " "Found entity 3: sll8" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "4 sll4 " "Found entity 4: sll4" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "5 sll2 " "Found entity 5: sll2" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "6 sll1 " "Found entity 6: sll1" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "7 sra " "Found entity 7: sra" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "8 sra16 " "Found entity 8: sra16" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "9 sra8 " "Found entity 9: sra8" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "10 sra4 " "Found entity 10: sra4" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "11 sra2 " "Found entity 11: sra2" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "12 sra1 " "Found entity 12: sra1" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "13 and32 " "Found entity 13: and32" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""} { "Info" "ISGN_ENTITY_NAME" "14 or32 " "Found entity 14: or32" {  } { { "ALU_operations.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adders.v 4 4 " "Found 4 design units, including 4 entities, in source file adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder1 " "Found entity 1: adder1" {  } { { "adders.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528802 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder5 " "Found entity 2: adder5" {  } { { "adders.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528802 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder6 " "Found entity 3: adder6" {  } { { "adders.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528802 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder8 " "Found entity 4: adder8" {  } { { "adders.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass " "Found entity 1: bypass" {  } { { "bypass.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_stall.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_stall.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_stall " "Found entity 1: bypass_stall" {  } { { "bypass_stall.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass_stall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ctrl_MULT ctrl_mult multdiv_controller.v(19) " "Verilog HDL Declaration information at multdiv_controller.v(19): object \"ctrl_MULT\" differs only in case from object \"ctrl_mult\" in the same scope" {  } { { "multdiv_controller.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523591528849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ctrl_DIV ctrl_div multdiv_controller.v(19) " "Verilog HDL Declaration information at multdiv_controller.v(19): object \"ctrl_DIV\" differs only in case from object \"ctrl_div\" in the same scope" {  } { { "multdiv_controller.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523591528849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file multdiv_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_controller " "Found entity 1: multdiv_controller" {  } { { "multdiv_controller.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528864 ""} { "Info" "ISGN_ENTITY_NAME" "2 latch_md " "Found entity 2: latch_md" {  } { { "multdiv_controller.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591528864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591528864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton_ta " "Elaborating entity \"skeleton_ta\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523591529083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton_ta.v" "my_imem" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/imem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/imem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529239 ""}  } { { "imem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/imem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523591529239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/db/altsyncram_bs91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591529333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591529333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bs91 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated " "Elaborating entity \"altsyncram_bs91\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton_ta.v" "my_dmem" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523591529411 ""}  } { { "dmem.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523591529411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9g1 " "Found entity 1: altsyncram_l9g1" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/db/altsyncram_l9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591529505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591529505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9g1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated " "Elaborating entity \"altsyncram_l9g1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton_ta.v" "my_regfile" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 regfile:my_regfile\|decoder5to32:my_decoder " "Elaborating entity \"decoder5to32\" for hierarchy \"regfile:my_regfile\|decoder5to32:my_decoder\"" {  } { { "regfile.v" "my_decoder" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_neg regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero " "Elaborating entity \"reg32_neg\" for hierarchy \"regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero\"" {  } { { "regfile.v" "loop1\[0\].myregisterZero" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop_neg regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero\|dflipflop_neg:loop1\[0\].mydffe " "Elaborating entity \"dflipflop_neg\" for hierarchy \"regfile:my_regfile\|reg32_neg:loop1\[0\].myregisterZero\|dflipflop_neg:loop1\[0\].mydffe\"" {  } { { "registers.v" "loop1\[0\].mydffe" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_tristate regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA " "Elaborating entity \"mux32_tristate\" for hierarchy \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\"" {  } { { "regfile.v" "loop1\[0\].displayRegA" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri " "Elaborating entity \"tristate_buffer\" for hierarchy \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri\"" {  } { { "selectors.v" "loop\[0\].my_tri" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591529708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton_ta.v" "my_processor" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_PC processor:my_processor\|latch_PC:lpc " "Elaborating entity \"latch_PC\" for hierarchy \"processor:my_processor\|latch_PC:lpc\"" {  } { { "processor.v" "lpc" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_fetch processor:my_processor\|stage_fetch:fetch " "Elaborating entity \"stage_fetch\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\"" {  } { { "processor.v" "fetch" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32 " "Elaborating entity \"adder32\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\"" {  } { { "stage_fetch.v" "my_adder32" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_fetch.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0 " "Elaborating entity \"adder8\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0\"" {  } { { "adder32.v" "myadder8_0" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adder32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1 processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0\|adder1:loop2\[0\].myadder1 " "Elaborating entity \"adder1\" for hierarchy \"processor:my_processor\|stage_fetch:fetch\|adder32:my_adder32\|adder8:myadder8_0\|adder1:loop2\[0\].myadder1\"" {  } { { "adders.v" "loop2\[0\].myadder1" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_FD processor:my_processor\|latch_FD:lfd " "Elaborating entity \"latch_FD\" for hierarchy \"processor:my_processor\|latch_FD:lfd\"" {  } { { "processor.v" "lfd" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 processor:my_processor\|latch_FD:lfd\|reg32:pc_address " "Elaborating entity \"reg32\" for hierarchy \"processor:my_processor\|latch_FD:lfd\|reg32:pc_address\"" {  } { { "latches.v" "pc_address" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop processor:my_processor\|latch_FD:lfd\|reg32:pc_address\|dflipflop:loop1\[0\].mydffe " "Elaborating entity \"dflipflop\" for hierarchy \"processor:my_processor\|latch_FD:lfd\|reg32:pc_address\|dflipflop:loop1\[0\].mydffe\"" {  } { { "registers.v" "loop1\[0\].mydffe" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_decode processor:my_processor\|stage_decode:decode " "Elaborating entity \"stage_decode\" for hierarchy \"processor:my_processor\|stage_decode:decode\"" {  } { { "processor.v" "decode" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_controls processor:my_processor\|stage_decode:decode\|decode_controls:dc " "Elaborating entity \"decode_controls\" for hierarchy \"processor:my_processor\|stage_decode:decode\|decode_controls:dc\"" {  } { { "stage_decode.v" "dc" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_decode.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_DX processor:my_processor\|latch_DX:ldx " "Elaborating entity \"latch_DX\" for hierarchy \"processor:my_processor\|latch_DX:ldx\"" {  } { { "processor.v" "ldx" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591539793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_execute processor:my_processor\|stage_execute:execute " "Elaborating entity \"stage_execute\" for hierarchy \"processor:my_processor\|stage_execute:execute\"" {  } { { "processor.v" "execute" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|stage_execute:execute\|alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\"" {  } { { "stage_execute.v" "my_alu" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 processor:my_processor\|stage_execute:execute\|alu:my_alu\|and32:myand32 " "Elaborating entity \"and32\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|and32:myand32\"" {  } { { "alu.v" "myand32" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 processor:my_processor\|stage_execute:execute\|alu:my_alu\|or32:myor32 " "Elaborating entity \"or32\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|or32:myor32\"" {  } { { "alu.v" "myor32" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll " "Elaborating entity \"sll\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\"" {  } { { "alu.v" "mysll" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll16 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll16:mysll16 " "Elaborating entity \"sll16\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll16:mysll16\"" {  } { { "ALU_operations.v" "mysll16" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll8 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll8:mysll8 " "Elaborating entity \"sll8\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll8:mysll8\"" {  } { { "ALU_operations.v" "mysll8" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll4 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll4:mysll4 " "Elaborating entity \"sll4\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll4:mysll4\"" {  } { { "ALU_operations.v" "mysll4" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll2 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll2:mysll2 " "Elaborating entity \"sll2\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll2:mysll2\"" {  } { { "ALU_operations.v" "mysll2" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll1 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll1:mysll1 " "Elaborating entity \"sll1\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sll:mysll\|sll1:mysll1\"" {  } { { "ALU_operations.v" "mysll1" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra " "Elaborating entity \"sra\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\"" {  } { { "alu.v" "mysra" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra16 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra16:mysra16 " "Elaborating entity \"sra16\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra16:mysra16\"" {  } { { "ALU_operations.v" "mysra16" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra8 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra8:mysra8 " "Elaborating entity \"sra8\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra8:mysra8\"" {  } { { "ALU_operations.v" "mysra8" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra4 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra4:mysra4 " "Elaborating entity \"sra4\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra4:mysra4\"" {  } { { "ALU_operations.v" "mysra4" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra2 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra2:mysra2 " "Elaborating entity \"sra2\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra2:mysra2\"" {  } { { "ALU_operations.v" "mysra2" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra1 processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra1:mysra1 " "Elaborating entity \"sra1\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|sra:mysra\|sra1:mysra1\"" {  } { { "ALU_operations.v" "mysra1" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_tristate processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux " "Elaborating entity \"mux8_tristate\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\"" {  } { { "alu.v" "loop_alu\[0\].mymux" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|decoder3to8:mydecoder " "Elaborating entity \"decoder3to8\" for hierarchy \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|decoder3to8:mydecoder\"" {  } { { "selectors.v" "mydecoder" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591540806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender_16to32 processor:my_processor\|stage_execute:execute\|signextender_16to32:my_se " "Elaborating entity \"signextender_16to32\" for hierarchy \"processor:my_processor\|stage_execute:execute\|signextender_16to32:my_se\"" {  } { { "stage_execute.v" "my_se" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591541525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv_controller processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller " "Elaborating entity \"multdiv_controller\" for hierarchy \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\"" {  } { { "stage_execute.v" "my_multdiv_controller" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591541525 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_MULT multdiv_controller.v(26) " "Verilog HDL Always Construct warning at multdiv_controller.v(26): inferring latch(es) for variable \"ctrl_MULT\", which holds its previous value in one or more paths through the always construct" {  } { { "multdiv_controller.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523591541525 "|skeleton_ta|processor:my_processor|stage_execute:execute|multdiv_controller:my_multdiv_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_MULT multdiv_controller.v(30) " "Inferred latch for \"ctrl_MULT\" at multdiv_controller.v(30)" {  } { { "multdiv_controller.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591541540 "|skeleton_ta|processor:my_processor|stage_execute:execute|multdiv_controller:my_multdiv_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_md processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_mult " "Elaborating entity \"latch_md\" for hierarchy \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_mult\"" {  } { { "multdiv_controller.v" "ctrl_mult" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591541556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv " "Elaborating entity \"multdiv\" for hierarchy \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\"" {  } { { "multdiv_controller.v" "my_multdiv" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591541885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg64 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|reg64:solutionReg_sR " "Elaborating entity \"reg64\" for hierarchy \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|reg64:solutionReg_sR\"" {  } { { "multdiv/multdiv.v" "solutionReg_sR" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591541885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_md processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu " "Elaborating entity \"alu_md\" for hierarchy \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\"" {  } { { "multdiv/multdiv.v" "adder_alu" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591542167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32_md processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|adder32_md:adder " "Elaborating entity \"adder32_md\" for hierarchy \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|adder32_md:adder\"" {  } { { "multdiv/alu.v" "adder" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591542167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|adder32_md:adder\|cla8:block0 " "Elaborating entity \"cla8\" for hierarchy \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|adder32_md:adder\|cla8:block0\"" {  } { { "multdiv/adder32.v" "block0" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/adder32.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591542182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divctrl processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider " "Elaborating entity \"divctrl\" for hierarchy \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\"" {  } { { "multdiv/multdiv.v" "divider" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591542792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multctrl processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|multctrl:multiplier " "Elaborating entity \"multctrl\" for hierarchy \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|multctrl:multiplier\"" {  } { { "multdiv/multdiv.v" "multiplier" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591544888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_XM processor:my_processor\|latch_XM:lxm " "Elaborating entity \"latch_XM\" for hierarchy \"processor:my_processor\|latch_XM:lxm\"" {  } { { "processor.v" "lxm" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591545935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_memory processor:my_processor\|stage_memory:memory " "Elaborating entity \"stage_memory\" for hierarchy \"processor:my_processor\|stage_memory:memory\"" {  } { { "processor.v" "memory" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591546341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_MW processor:my_processor\|latch_MW:lmw " "Elaborating entity \"latch_MW\" for hierarchy \"processor:my_processor\|latch_MW:lmw\"" {  } { { "processor.v" "lmw" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591546357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_write processor:my_processor\|stage_write:writeback " "Elaborating entity \"stage_write\" for hierarchy \"processor:my_processor\|stage_write:writeback\"" {  } { { "processor.v" "writeback" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591546747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_controls processor:my_processor\|stage_write:writeback\|write_controls:wc " "Elaborating entity \"write_controls\" for hierarchy \"processor:my_processor\|stage_write:writeback\|write_controls:wc\"" {  } { { "stage_write.v" "wc" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_write.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591546763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass processor:my_processor\|bypass:my_bypass " "Elaborating entity \"bypass\" for hierarchy \"processor:my_processor\|bypass:my_bypass\"" {  } { { "processor.v" "my_bypass" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591546763 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dx_write_insn bypass.v(84) " "Verilog HDL or VHDL warning at bypass.v(84): object \"dx_write_insn\" assigned a value but never read" {  } { { "bypass.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523591546763 "|skeleton_ta|processor:my_processor|bypass:my_bypass"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_stall processor:my_processor\|bypass_stall:my_bypass_stall " "Elaborating entity \"bypass_stall\" for hierarchy \"processor:my_processor\|bypass_stall:my_bypass_stall\"" {  } { { "processor.v" "my_bypass_stall" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591546779 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|data_resultRDY " "Found clock multiplexer processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|data_resultRDY" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1523591552469 "|skeleton_ta|processor:my_processor|stage_execute:execute|multdiv_controller:my_multdiv_controller|multdiv:my_multdiv|data_resultRDY"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1523591552469 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[31\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[31\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[30\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[30\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[29\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[29\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[28\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[28\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[27\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[27\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[26\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[26\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[25\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[25\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[24\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[24\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[23\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[23\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[22\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[22\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[21\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[21\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[20\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[20\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[19\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[19\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[18\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[18\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[17\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[17\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[16\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[16\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[15\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[15\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[14\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[14\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[13\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[13\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[12\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[12\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[11\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[11\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[10\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[10\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[9\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[9\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[8\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[8\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[7\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[7\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[6\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[6\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[5\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[5\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[4\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[4\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[3\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[3\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[2\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[2\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[1\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[1\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[0\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:quotient_negator\|data_result\[0\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[31\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[31\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[30\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[30\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[29\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[29\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[28\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[28\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[27\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[27\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[26\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[26\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[25\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[25\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[24\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[24\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[23\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[23\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[22\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[22\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[21\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[21\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[20\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[20\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[19\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[19\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[18\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[18\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[17\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[17\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[16\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[16\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[15\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[15\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[14\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[14\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[13\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[13\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[12\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[12\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[11\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[11\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[10\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[10\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[9\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[9\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[8\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[8\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[7\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[7\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[6\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[6\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[5\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[5\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[4\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[4\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[3\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[3\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[2\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[2\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[1\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[1\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[0\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:dividend_negator\|data_result\[0\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[31\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[31\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[30\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[30\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[29\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[29\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[28\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[28\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[27\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[27\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[26\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[26\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[25\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[25\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[24\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[24\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[23\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[23\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[22\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[22\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[21\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[21\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[20\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[20\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[19\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[19\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[18\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[18\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[17\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[17\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[16\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[16\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[15\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[15\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[14\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[14\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[13\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[13\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[12\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[12\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[11\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[11\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[10\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[10\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[9\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[9\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[8\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[8\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[7\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[7\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[6\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[6\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[5\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[5\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[4\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[4\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[3\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[3\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[2\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[2\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[1\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[1\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[0\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|alu_md:divisor_negator\|data_result\[0\]\" into a selector" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[31\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[31\]\" into a selector" {  } { { "multdiv/alu.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/alu.v" 59 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[30\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[30\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[29\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[29\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[28\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[28\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[27\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[27\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[26\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[26\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[25\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[25\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[24\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[24\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[23\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[23\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[22\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[22\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[21\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[21\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[20\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[20\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[19\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[19\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[18\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[18\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[17\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[17\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[16\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[16\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[15\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[15\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[14\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[14\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[13\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[13\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[12\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[12\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[11\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[11\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[10\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[10\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[9\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[9\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[8\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[8\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[7\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[7\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[6\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[6\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[5\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[5\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[4\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[4\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[3\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[3\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[2\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[2\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[1\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[1\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[0\]\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|alu_md:adder_alu\|data_result\[0\]\" into a selector" {  } { { "multdiv/divctrl.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[31\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[31\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[30\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[30\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[29\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[29\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[28\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[28\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[27\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[27\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[26\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[26\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[25\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[25\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[24\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[24\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[23\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[23\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[22\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[22\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[21\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[21\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[20\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[20\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[19\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[19\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[18\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[18\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[17\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[17\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[16\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[16\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[15\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[15\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[14\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[14\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[13\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[13\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[12\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[12\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[11\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[11\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[10\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[10\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[9\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[9\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[8\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[8\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[7\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[7\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[6\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[6\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[5\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[5\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[4\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[4\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[3\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[3\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[2\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[2\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[1\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[1\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|out\" " "Converted tri-state node \"processor:my_processor\|stage_execute:execute\|alu:my_alu\|mux8_tristate:loop_alu\[0\].mymux\|out\" into a selector" {  } { { "stage_execute.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1523591553421 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1523591553421 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523591559392 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[0\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[0\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[1\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[1\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[2\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[2\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[3\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[3\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[4\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[4\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[5\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[5\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[6\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[6\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[7\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[7\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[8\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[8\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[9\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[9\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[10\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[10\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[11\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[11\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[12\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[12\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[13\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[13\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[14\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[14\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[15\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[15\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[16\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[16\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[17\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[17\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[18\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[18\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[19\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[19\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[20\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[20\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[21\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[21\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[22\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[22\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[23\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[23\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[24\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[24\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[25\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[25\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[26\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[26\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[27\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[27\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[28\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[28\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[29\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[29\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[30\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[30\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[31\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegA\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regA\|dflipflop:loop1\[31\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[0\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[0\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[0\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[1\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[1\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[1\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[2\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[2\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[2\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[3\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[3\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[3\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[4\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[4\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[4\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[5\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[5\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[5\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[6\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[6\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[6\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[7\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[7\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[7\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[8\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[8\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[8\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[9\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[9\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[9\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[10\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[10\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[10\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[11\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[11\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[11\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[12\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[12\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[12\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[13\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[13\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[13\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[14\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[14\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[14\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[15\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[15\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[15\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[16\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[16\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[16\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[17\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[17\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[17\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[18\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[18\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[18\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[19\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[19\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[19\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[20\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[20\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[20\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[21\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[21\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[21\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[22\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[22\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[22\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[23\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[23\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[23\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[24\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[24\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[24\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[25\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[25\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[25\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[26\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[26\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[26\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[27\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[27\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[27\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[28\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[28\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[28\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[29\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[29\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[29\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[30\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[30\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[30\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[31\].mydffe\|q " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|mux32_tristate:loop1\[31\].displayRegB\|tristate_buffer:loop\[0\].my_tri\|out\" to the node \"processor:my_processor\|latch_DX:ldx\|reg32:data_regB\|dflipflop:loop1\[31\].mydffe\|q\" into an OR gate" {  } { { "selectors.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1523591559502 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1523591559502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_MULT " "Latch processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_MULT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE processor:my_processor\|latch_DX:ldx\|reg32:pc_insn\|dflipflop:loop1\[2\].mydffe\|q " "Ports ENA and PRE on the latch are fed by the same signal processor:my_processor\|latch_DX:ldx\|reg32:pc_insn\|dflipflop:loop1\[2\].mydffe\|q" {  } { { "dflipflop.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523591559517 ""}  } { { "multdiv_controller.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523591559517 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "bypass_stall.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass_stall.v" 26 -1 0 } } { "multdiv_controller.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1523591559549 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1523591559549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523591564670 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "processor:my_processor\|bypass_stall:my_bypass_stall\|wait_multdiv_RDY High " "Register processor:my_processor\|bypass_stall:my_bypass_stall\|wait_multdiv_RDY will power up to High" {  } { { "bypass_stall.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass_stall.v" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523591565217 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV High " "Register processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV will power up to High" {  } { { "multdiv_controller.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523591565217 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1523591565217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591570252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523591571674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591571674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5203 " "Implemented 5203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523591572189 ""} { "Info" "ICUT_CUT_TM_OPINS" "233 " "Implemented 233 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523591572189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4904 " "Implemented 4904 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523591572189 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1523591572189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523591572189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 237 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523591572283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 23:52:52 2018 " "Processing ended: Thu Apr 12 23:52:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523591572283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523591572283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523591572283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591572283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1523591574103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523591574119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 23:52:53 2018 " "Processing started: Thu Apr 12 23:52:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523591574119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523591574119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523591574123 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1523591574375 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1523591574375 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1523591574375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1523591574593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1523591574593 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523591574625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523591574750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523591574750 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523591575218 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523591575218 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523591575812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523591575812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523591575812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523591575812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523591575812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523591575812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523591575812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523591575812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523591575812 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523591575812 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 14201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523591575828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 14203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523591575828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 14205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523591575828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 14207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523591575828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 14209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523591575828 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523591575828 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523591575828 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1523591576609 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "235 235 " "No exact pin location assignment(s) for 235 pins of 235 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1523591577750 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1523591578640 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1523591578640 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1523591578640 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_processor\|execute\|my_multdiv_controller\|my_multdiv\|data_resultRDY  from: datac  to: combout " "Cell: my_processor\|execute\|my_multdiv_controller\|my_multdiv\|data_resultRDY  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523591578687 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1523591578687 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1523591578734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1523591578734 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1523591578734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523591579171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|dflipflop:mult_div_dff\|q " "Destination node processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|dflipflop:mult_div_dff\|q" {  } { { "dflipflop.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 7740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523591579171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|multctrl:multiplier\|reg32:operationCounter_oC\|dflipflop:loop1\[31\].mydffe\|q " "Destination node processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|multctrl:multiplier\|reg32:operationCounter_oC\|dflipflop:loop1\[31\].mydffe\|q" {  } { { "dflipflop.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 7542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523591579171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|dflipflop:ready_delay\|q " "Destination node processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|multdiv:my_multdiv\|divctrl:divider\|dflipflop:ready_delay\|q" {  } { { "dflipflop.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 7573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523591579171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523591579171 ""}  } { { "skeleton_ta.v" "" { Text "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 0 { 0 ""} 0 14196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523591579171 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523591579953 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523591579968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523591579968 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523591579984 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523591579999 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523591580015 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523591580015 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523591580031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523591580031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1523591580031 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523591580031 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "234 unused 2.5V 1 233 0 " "Number of I/O pins in group: 234 (unused VREF, 2.5V VCCIO, 1 input, 233 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1523591580046 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1523591580046 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1523591580046 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523591580046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523591580046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523591580046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523591580046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523591580046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523591580046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523591580046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523591580046 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1523591580046 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1523591580046 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523591581109 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1523591581125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523591585541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523591587416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523591587478 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523591627980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:41 " "Fitter placement operations ending: elapsed time is 00:00:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523591627980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523591629206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1523591640881 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523591640881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1523591656159 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523591656159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523591656159 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.46 " "Total time spent on timing analysis during the Fitter is 9.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1523591656441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523591656487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523591657566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523591657566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523591658611 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523591660095 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/output_files/processor.fit.smsg " "Generated suppressed messages file C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523591662057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1403 " "Peak virtual memory: 1403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523591663657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 23:54:23 2018 " "Processing ended: Thu Apr 12 23:54:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523591663657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523591663657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523591663657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523591663657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523591665362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523591665378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 23:54:25 2018 " "Processing started: Thu Apr 12 23:54:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523591665378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523591665378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523591665378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1523591666244 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1523591670252 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523591670396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523591670859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 23:54:30 2018 " "Processing ended: Thu Apr 12 23:54:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523591670859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523591670859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523591670859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523591670859 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523591671611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523591672612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523591672612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 23:54:32 2018 " "Processing started: Thu Apr 12 23:54:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523591672612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591672612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591672612 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1523591673083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591674237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591674237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591674346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591674346 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675011 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675158 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675158 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523591675190 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV " "create_clock -period 1.000 -name processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523591675190 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " "create_clock -period 1.000 -name processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523591675190 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675190 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_processor\|execute\|my_multdiv_controller\|my_multdiv\|data_resultRDY  from: dataa  to: combout " "Cell: my_processor\|execute\|my_multdiv_controller\|my_multdiv\|data_resultRDY  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523591675206 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675206 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675222 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1523591675226 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523591675266 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523591675794 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.483 " "Worst-case setup slack is -19.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.483          -13702.696 clock  " "  -19.483          -13702.696 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.315              -4.315 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "   -4.315              -4.315 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock  " "    0.354               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "    0.589               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.904 " "Worst-case recovery slack is -3.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.904              -3.904 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "   -3.904              -3.904 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.407              -3.407 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV  " "   -3.407              -3.407 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.243 " "Worst-case removal slack is 3.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.243               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV  " "    3.243               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.810               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "    3.810               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2223.642 clock  " "   -3.000           -2223.642 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV  " "   -1.285              -1.285 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "   -1.285              -1.285 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591675902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591675902 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523591676614 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591676614 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523591676646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591676710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591679491 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_processor\|execute\|my_multdiv_controller\|my_multdiv\|data_resultRDY  from: dataa  to: combout " "Cell: my_processor\|execute\|my_multdiv_controller\|my_multdiv\|data_resultRDY  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523591679883 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591679883 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591679883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523591680111 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591680111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.869 " "Worst-case setup slack is -17.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.869          -12561.197 clock  " "  -17.869          -12561.197 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.857              -3.857 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "   -3.857              -3.857 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591680131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clock  " "    0.357               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "    0.557               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591680311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.459 " "Worst-case recovery slack is -3.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.459              -3.459 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "   -3.459              -3.459 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.043              -3.043 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV  " "   -3.043              -3.043 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591680339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.927 " "Worst-case removal slack is 2.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.927               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV  " "    2.927               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.440               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "    3.440               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591680359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2220.826 clock  " "   -3.000           -2220.826 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV  " "   -1.285              -1.285 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "   -1.285              -1.285 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591680391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591680391 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523591681391 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591681391 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523591681415 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_processor\|execute\|my_multdiv_controller\|my_multdiv\|data_resultRDY  from: dataa  to: combout " "Cell: my_processor\|execute\|my_multdiv_controller\|my_multdiv\|data_resultRDY  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523591681656 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591681656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591681656 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523591681724 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591681724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.080 " "Worst-case setup slack is -9.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.080           -6161.827 clock  " "   -9.080           -6161.827 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.718              -1.718 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "   -1.718              -1.718 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591681736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clock  " "    0.161               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "    0.227               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591681812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.583 " "Worst-case recovery slack is -1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583              -1.583 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV  " "   -1.583              -1.583 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.552              -1.552 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "   -1.552              -1.552 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591681824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.994 " "Worst-case removal slack is 1.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.994               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "    1.994               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV  " "    2.000               0.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591681836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1813.032 clock  " "   -3.000           -1813.032 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV  " "   -1.000              -1.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|ctrl_DIV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q  " "   -1.000              -1.000 processor:my_processor\|stage_execute:execute\|multdiv_controller:my_multdiv_controller\|latch_md:ctrl_div\|reg32:my_reg32\|dflipflop:loop1\[0\].mydffe\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523591681848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591681848 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523591682432 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591682432 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591683205 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591683247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523591683582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 23:54:43 2018 " "Processing ended: Thu Apr 12 23:54:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523591683582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523591683582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523591683582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591683582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523591684947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523591684962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 23:54:44 2018 " "Processing started: Thu Apr 12 23:54:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523591684962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1523591684962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1523591684962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1523591686166 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_85c_slow.vo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_85c_slow.vo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523591687256 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_0c_slow.vo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_0c_slow.vo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523591687912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_0c_fast.vo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_0c_fast.vo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523591688566 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor.vo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor.vo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523591689191 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_85c_v_slow.sdo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523591689848 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_0c_v_slow.sdo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523591690473 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_0c_v_fast.sdo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523591691113 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_v.sdo C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/ simulation " "Generated file processor_v.sdo in folder \"C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523591691778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523591691934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 23:54:51 2018 " "Processing ended: Thu Apr 12 23:54:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523591691934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523591691934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523591691934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1523591691934 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 251 s " "Quartus Prime Full Compilation was successful. 0 errors, 251 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1523591692682 ""}
