// Seed: 2174810381
module module_0 (
    input  uwire id_0,
    output uwire id_1
);
  supply1 id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wand id_3,
    output uwire id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri id_7,
    output uwire id_8,
    input wand id_9,
    output tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14
);
  wire id_16;
  wire id_17, id_18, id_19, id_20, id_21;
  module_0(
      id_0, id_2
  );
  assign id_8 = id_12 && id_12;
  wire id_22;
endmodule
