<root><simulation><result_generated_time />2023-05-16 18:11:59<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 25, 'OX': 25, 'IY': 75, 'IX': 75, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />69120000<total_data_size_element />{'W': 110592, 'I': 2880000, 'O': 15000}<total_data_reuse />{'W': 625, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />8/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [36, 1, 1], 'I': [75, 1, 1], 'O': [300, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], [('OY', 5)]], [[('K', 6)], [('FY', 3), ('K', 2)]], [], []]<I />[[[('K', 6)], [('K', 2)]], [[('OY', 5)], [('FY', 3), ('OY', 5)]], [], []]<O />[[[], [('FY', 3)]], [[('OY', 5), ('K', 6)], [('OY', 5), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('C', 128), ('FX', 3), ('C', 4), ('OX', 5), ('OX', 5)], []]<I />[[('K', 2)], [('C', 128), ('FX', 3), ('C', 4), ('OX', 5), ('OX', 5)], []]<O />[[('K', 2), ('C', 128), ('FX', 3), ('C', 4)], [('OX', 5), ('OX', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 1, 25, 1], 'I': [33.33, 0.72, 1.0, 1.0], 'O': [3.0, 1536, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [16, 884736, 884736], 'I': [8, 23040000, 23040000], 'O': [16, 120000, 120000], 'O_partial': [16, 0, 0], 'O_final': [0, 120000, 120000]}<actual_mem_utilization_individual />{'W': [0.03, 0.03, 0.0], 'I': [0.02, 0.69, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.72, 0.0], 'I': [0.02, 0.72, 0.0], 'O': [0.03, 0.72, 0.0]}<effective_mem_size_bit />{'W': [8, 884736, 884736], 'I': [8, 23040000, 23040000], 'O': [16, 24000, 120000], 'O_partial': [16, 0, 0], 'O_final': [0, 24000, 120000]}<total_unit_count />{'W': [900, 36, 1, 1], 'I': [900, 75, 1, 1], 'O': [900, 300, 1, 1]}<unique_unit_count />{'W': [36, 36, 1, 1], 'I': [27, 75, 1, 1], 'O': [300, 300, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [33.333333333333336, 1.0, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2764800, 2764800], [2764800, 110592], [110592, 0]]<I />[[1036800, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(23025000, 23040000), (15000, 0)], [(0, 15000), (15000, 0)], [(0, 15000), (0, 0)]]<O_partial />[[(23025000, 23040000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (15000, 0)], [(0, 15000), (15000, 0)], [(0, 15000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[345600, 345600], [43200, 1728], [432, 0]]<I />[[129600, 360000], [45000, 45000], [11250, 0]]<O />[[(2878125, 2880000), (1875, 0)], [(0, 234), (234, 0)], [(0, 59), (0, 0)]]<O_partial />[([2878125, 2880000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1875, 0]), ([0, 234], [234, 0]), ([0, 59], [0, 0])]</mem_access_count_word><mac_count><active />69120000<idle />9523200</mac_count></basic_info><energy><total_energy />151604224.8<mem_energy_breakdown><W />[242.1, 4708.6, 575.4]<I />[174.8, 8918.4, 14983.3]<O />[2017.7, 46.5, 78.0]</mem_energy_breakdown><MAC_energy><active_MAC />151096320.0<idle_MAC />476160.0<total />151572480.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5464<utilization_without_data_loading />0.8789<utilization_spatial />0.8789<utilization_temporal_with_data_loading />0.6217<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />123530<latency_cycle_without_data_loading />76800<ideal_computing_cycle />76800<data_loading><load_cycle_total />46730<load_cycle_individual />{'W': [2, 1728, 0], 'I': [2, 45000, 0]}<load_cycle_combined />{'W': 1728, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-76799], [-76798, -38399], [-76800, -76800]], 'I': [[-76799], [-76798, -38399], [-76800, -76800]], 'O': [[-76800], [-76800, -76575], [-76566, -76741]]}<mem_stall_cycle_shared />{'W': [[-76799], [-76798, 0], [0, 0]], 'I': [[-76799], [-76798, 0], [0, 0]], 'O': [[-76800], [-76800, -76575], [-76566, -76741]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 884736, 884736], 'I': [8, 23040000, 23040000], 'O': [16, 120000, 120000], 'O_partial': [16, 0, 0], 'O_final': [0, 120000, 120000]}<data_size_each_level_total />{'W': [576, 884736, 884736], 'I': [600, 23040000, 23040000], 'O': [4800, 120000, 120000]}<loop_cycles_each_level />{'W': [2, 76800, 76800], 'I': [2, 76800, 76800], 'O': [3072, 76800, 76800]}<top_ir_loop_size />{'W': [1, 25, 1], 'I': [2, 1, 1], 'O': [1536, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [288.0, 11.5], [11.5, 11.5]], 'I': [[2.9, 4.0], [300.0, 300.0], [300.0, 300.0]], 'O': [[8.0, 0.0], [1.6, 1.6], [1.6, 1.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [288.0, 288.0], [288.0, 11.5]], 'I': [[2.9, 8.0], [600.0, 300.0], [300.0, 300.0]], 'O': [[8.0, 8.0], [2400.0, 1.6], [1.6, 1.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [288.0, 11.5], [11.5, 0]], 'I': [[2.9, 4.0], [300.0, 300.0], [300.0, 0]], 'O': [[8.0, 0.0], [1.6, 1.6], [1.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [589.6, 313.1], [311.5, 1.6]], 'I': [[2.9, 4.0], [589.6, 313.1], [311.5, 1.6]], 'O': [[8.0, 0.0], [589.6, 313.1], [311.5, 1.6]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 76800], [2, 2, 38400], [76800, 76800, 1]], 'I': [[1, 1, 76800], [2, 2, 38400], [76800, 76800, 1]], 'O': [[1, 1, 76800], [3072, 3072, 25], [76800, 76800, 1]]}<trans_time_real />{'W': [[0, 1, 76800], [[0, 2, 38400], [1, 2, 38400]], [[1728, 76800, 1], [432, 76800, 1]]], 'I': [[0, 1, 76800], [[0, 2, 38400], [1, 2, 38400]], [[45000, 76800, 1], [11250, 76800, 1]]], 'O': [[0, 1, 76800], [[0, 3072, 25], [9, 3072, 25]], [[234, 76800, 1], [59, 76800, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, -1], [-75072, -76368]], 'I': [[-1], [-2, -1], [-31800, -65550]], 'O': [[-1], [-3072, -3063], [-76566, -76741]]}<single_stall_count />{'W': [76799, 38399, 0], 'I': [76799, 38399, 0], 'O': [76800, 25, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [234, 0]}, 1: {'W': [38399, 0], 'I': [38399, 0], 'O': [225, 234]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-76800, -76800], [-76566, -76800]], 1: [[-2, -76800], [-76575, -76566]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>