Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 63fc52f5f24842c79987f0c2980bbd21 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SimpleLogicModule_behav xil_defaultlib.tb_SimpleLogicModule xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleIP/SimpleLogicModuleIP.srcs/sources_1/imports/SimpleLogicModuleIP/tb_SimpleLogicModuleIP.v:36]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleIP/SimpleLogicModuleIP.srcs/sources_1/imports/SimpleLogicModuleIP/tb_SimpleLogicModuleIP.v:37]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleIP/SimpleLogicModuleIP.srcs/sources_1/imports/SimpleLogicModuleIP/tb_SimpleLogicModuleIP.v:38]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleIP/SimpleLogicModuleIP.srcs/sources_1/imports/SimpleLogicModuleIP/tb_SimpleLogicModuleIP.v:39]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleIP/SimpleLogicModuleIP.srcs/sources_1/imports/SimpleLogicModuleIP/tb_SimpleLogicModuleIP.v:40]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleIP/SimpleLogicModuleIP.srcs/sources_1/imports/SimpleLogicModuleIP/tb_SimpleLogicModuleIP.v:41]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleIP/SimpleLogicModuleIP.srcs/sources_1/imports/SimpleLogicModuleIP/tb_SimpleLogicModuleIP.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SimpleLogicModule
Compiling module xil_defaultlib.tb_SimpleLogicModule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SimpleLogicModule_behav
