{"@context": "http://schema.org", "@type": "JobPosting", "datePosted": "2021-08-27T05:11:34.000Z", "description": "&lt;p&gt;Ascenium (www.ascenium.com) is building a new class of processor and recruiting for multiple Compiler Engineers/Architects. In this role, you will be a key member of our Core Engineering Team. This is a ground floor opportunity as Ascenium just raised a $16M series A round. You can follow the recent coverage about Ascenium in THE NEXT PLATFORM newsletter (https://www.nextplatform.com/2021/07/12/gutting-decades-of-architecture-to-build-a-new-kind-of-processor/). If you want to be part of a top-tier team that is building \u201cWhat\u2019s next\u201d in high performance processors, you will enjoy this role.&amp;nbsp;&amp;nbsp;&lt;/p&gt;&lt;p&gt;&lt;br&gt;&lt;/p&gt;&lt;p&gt;&lt;strong&gt;Job Description&lt;/strong&gt;&lt;/p&gt;&lt;ul&gt;&lt;li&gt;Design, develop, and enhance different components of the compiler&lt;/li&gt;&lt;li&gt;Benchmark and analyze output produced by optimizing compiler, and quantify results (analyze performance, code size, and key other compiler metrics)&lt;/li&gt;&lt;li&gt;Develop and execute benchmark and test scenarios for compilers&lt;/li&gt;&lt;li&gt;Collaborate with the HW design team to co-optimize compiler strategy&amp;nbsp;&amp;nbsp;&lt;/li&gt;&lt;li&gt;Build custom front-end and back-end LLVM passes&lt;/li&gt;&lt;/ul&gt;&lt;p&gt;&lt;br&gt;&lt;/p&gt;&lt;p&gt;&lt;strong&gt;Qualifications&lt;/strong&gt;&lt;/p&gt;&lt;ul&gt;&lt;li&gt;BS or MS degree in Computer Science, Computer Engineering, Electrical Engineering, or related field of study&lt;/li&gt;&lt;li&gt;Minimum 3+ years of working experience with LLVM/compilers; Proven ability to design/architect compiler frameworks; Knowledge of LLVM flow, front-end and back-end compiler techniques;&amp;nbsp;Strong background in&amp;nbsp;debugging technologies, code generation, program analysis, and compiler optimizations&lt;/li&gt;&lt;li&gt;Experience in C++ programming, and software design skills, including debugging, performance analysis, and test design&lt;/li&gt;&lt;li&gt;Knowledge of contemporary of CPU and GPU Compute architectures&lt;/li&gt;&lt;li&gt;Experience and proficiency with code versioning systems (GitHub)&lt;/li&gt;&lt;li&gt;Familiarity with hand-written assembly optimizations (especially math-related)&lt;/li&gt;&lt;li&gt;Experience in constraint satisfaction problem-solving techniques, modeling, and simulation tools&lt;/li&gt;&lt;li&gt;Hardware background / familiarity with Verilog is a plus,&amp;nbsp;but not mandatory&lt;/li&gt;&lt;li&gt;Ideally have public LLVM repository contributions&amp;nbsp;&amp;nbsp;&lt;/li&gt;&lt;/ul&gt;&lt;p&gt;&lt;br&gt;&lt;/p&gt;", "employmentType": "FULL_TIME", "hiringOrganization": {"@type": "Organization", "name": "Ascenium Inc", "sameAs": "https://www.linkedin.com/company/ascenium-inc", "logo": "https://media-exp1.licdn.com/dms/image/C560BAQH854kpAj3-Zw/company-logo_200_200/0/1626494332540?e=1638403200&amp;v=beta&amp;t=r_msJCADQTqlOXHhUbZJn4TeWfWlbKO1jwIPuxS94p0"}, "identifier": {"@type": "PropertyValue", "name": "Ascenium Inc"}, "image": "https://media-exp1.licdn.com/dms/image/C560BAQH854kpAj3-Zw/company-logo_100_100/0/1626494332540?e=1638403200&amp;v=beta&amp;t=9P0IfdLbl8R41y7hvqKRN3boTY6vetL_G9qMfQfP6iM", "industry": "", "jobLocation": {"@type": "Place", "address": {"@type": "PostalAddress", "addressCountry": "US", "addressLocality": "Campbell", "addressRegion": "CA", "postalCode": "95009", "streetAddress": null}, "latitude": 37.28766, "longitude": -121.94243}, "skills": "", "title": "Compiler Engineer/Architect", "validThrough": "2022-02-23T05:10:29.000Z", "educationRequirements": {"@type": "EducationalOccupationalCredential", "credentialCategory": "bachelor degree"}, "experienceRequirements": {"@type": "OccupationalExperienceRequirements", "monthsOfExperience": 36}}