#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Feb 26 18:55:53 2022
# Process ID: 154216
# Current directory: E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.runs/synth_1/main.vds
# Journal file: E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 153492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 358.680 ; gain = 99.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'password' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/password.v:23]
INFO: [Synth 8-6157] synthesizing module 'check_count_module' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/check_count.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_switch' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/select_switch.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_hz' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/two_hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_hz' (1#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/two_hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'twenty_hz' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/twenty_hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'twenty_hz' (2#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/twenty_hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_hu_hz' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/two_hu_hz.v:25]
INFO: [Synth 8-6155] done synthesizing module 'two_hu_hz' (3#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/two_hu_hz.v:25]
INFO: [Synth 8-6155] done synthesizing module 'select_switch' (4#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/select_switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'check_count_module' (5#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/check_count.v:23]
INFO: [Synth 8-6157] synthesizing module 'create_tenk_hz' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_tenk_hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'create_tenk_hz' (6#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_tenk_hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'check_counter' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/check_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'create_diff_frequency' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_diff_frequency.v:23]
INFO: [Synth 8-6155] done synthesizing module 'create_diff_frequency' (7#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_diff_frequency.v:23]
INFO: [Synth 8-6155] done synthesizing module 'check_counter' (8#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/check_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'create_one_hz' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_one_hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'create_one_hz' (9#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_one_hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'create_ten_hz' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_ten_hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'create_ten_hz' (10#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_ten_hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'create_hu_hz' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_hu_hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'create_hu_hz' (11#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_hu_hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'three_seconds' [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/three_seconds.v:22]
INFO: [Synth 8-6155] done synthesizing module 'three_seconds' (12#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/three_seconds.v:22]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/password.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/password.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/password.v:267]
WARNING: [Synth 8-6090] variable 'anode' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/password.v:291]
WARNING: [Synth 8-6090] variable 'seg' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/password.v:292]
INFO: [Synth 8-6155] done synthesizing module 'password' (13#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/password.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (14#1) [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[14]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[13]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[12]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[11]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[10]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[9]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[8]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[7]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[6]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[5]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[4]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[3]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[2]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[1]
WARNING: [Synth 8-3331] design three_seconds has unconnected port switch[0]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[15]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[14]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[13]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[12]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[11]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[10]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[9]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[8]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[7]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[6]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[5]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[4]
WARNING: [Synth 8-3331] design select_switch has unconnected port switch[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 413.691 ; gain = 154.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 413.691 ; gain = 154.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 413.691 ; gain = 154.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/constrs_1/new/constraint_file.xdc]
Finished Parsing XDC File [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/constrs_1/new/constraint_file.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/constrs_1/new/constraint_file.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 750.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 750.656 ; gain = 491.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 750.656 ; gain = 491.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 750.656 ; gain = 491.059
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "my_clock_40" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clock_40" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clock_40" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clock_50" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clock0" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clock_20" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clock_30" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clock_40" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'password'
INFO: [Synth 8-5546] ROM "led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "anode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "anode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "anode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "anode" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                           000000
                 iSTATE1 |                              001 |                           000001
                 iSTATE2 |                              010 |                           000010
                 iSTATE3 |                              011 |                           000011
                 iSTATE4 |                              100 |                           000100
                 iSTATE5 |                              101 |                           000101
                 iSTATE6 |                              110 |                           000110
                  iSTATE |                              111 |                           000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'password'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 750.656 ; gain = 491.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     51 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module two_hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module twenty_hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module two_hu_hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module select_switch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module check_count_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module create_tenk_hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module create_diff_frequency 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module check_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module create_one_hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module create_ten_hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module create_hu_hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
Module three_seconds 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module password 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element l1/fe5/count_reg was removed.  [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_tenk_hz.v:31]
WARNING: [Synth 8-6014] Unused sequential element l1/fe5/my_clock_5_reg was removed.  [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/create_tenk_hz.v:32]
WARNING: [Synth 8-6014] Unused sequential element l1/check_state_reg was removed.  [E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.srcs/sources_1/new/password.v:255]
INFO: [Synth 8-5545] ROM "l1/f1/f1/one/my_clock_40" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "l1/f1/f1/two/my_clock_40" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "l1/f1/f1/thre/my_clock_40" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "l1/link2/nolabel_line28/my_clock0" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "l1/fe2/my_clock_20" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "l1/fe3/my_clock_30" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "l1/fe4/my_clock_40" won't be mapped to RAM because address size (51) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design main has unconnected port sw[14]
WARNING: [Synth 8-3331] design main has unconnected port sw[13]
WARNING: [Synth 8-3331] design main has unconnected port sw[12]
WARNING: [Synth 8-3331] design main has unconnected port sw[11]
WARNING: [Synth 8-3331] design main has unconnected port sw[10]
WARNING: [Synth 8-3331] design main has unconnected port sw[9]
WARNING: [Synth 8-3331] design main has unconnected port sw[8]
WARNING: [Synth 8-3331] design main has unconnected port sw[7]
WARNING: [Synth 8-3331] design main has unconnected port sw[6]
WARNING: [Synth 8-3331] design main has unconnected port sw[5]
WARNING: [Synth 8-3331] design main has unconnected port sw[4]
WARNING: [Synth 8-3331] design main has unconnected port sw[3]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1/led_reg[14] )
INFO: [Synth 8-3886] merging instance 'l1/seg_reg[0]' (FDSE) to 'l1/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'l1/seg_reg[2]' (FDRE) to 'l1/seg_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\l1/seg_reg[7] )
WARNING: [Synth 8-3332] Sequential element (l1/seg_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (l1/led_reg[14]) is unused and will be removed from module main.
INFO: [Synth 8-3886] merging instance 'l1/anode_reg[3]' (FDRE) to 'l1/seg_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 750.656 ; gain = 491.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 750.656 ; gain = 491.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 774.059 ; gain = 514.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 774.504 ; gain = 514.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 774.504 ; gain = 514.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 774.504 ; gain = 514.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 774.504 ; gain = 514.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 774.504 ; gain = 514.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 774.504 ; gain = 514.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 774.504 ; gain = 514.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   104|
|3     |LUT1   |    10|
|4     |LUT2   |     5|
|5     |LUT3   |    10|
|6     |LUT4   |    64|
|7     |LUT5   |    59|
|8     |LUT6   |    55|
|9     |FDRE   |   447|
|10    |FDSE   |     2|
|11    |IBUF   |    10|
|12    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+----------------------+------+
|      |Instance             |Module                |Cells |
+------+---------------------+----------------------+------+
|1     |top                  |                      |   795|
|2     |  l1                 |password              |   756|
|3     |    f1               |check_count_module    |   268|
|4     |      f1             |select_switch         |   260|
|5     |        one          |two_hz                |    89|
|6     |        thre         |two_hu_hz             |    82|
|7     |        two          |twenty_hz             |    88|
|8     |    fe10             |three_seconds         |    83|
|9     |    fe2              |create_one_hz         |    84|
|10    |    fe3              |create_ten_hz         |    83|
|11    |    fe4              |create_hu_hz          |    87|
|12    |    link2            |check_counter         |   119|
|13    |      nolabel_line28 |create_diff_frequency |    83|
+------+---------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 774.504 ; gain = 514.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 774.504 ; gain = 177.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 774.504 ; gain = 514.906
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 774.504 ; gain = 527.840
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/EE2026_Lab/lab3_assign_zip/Assign_3_/Assign_3_.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 774.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 26 18:56:22 2022...
