#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bc5fae7b10 .scope module, "memory_tb" "memory_tb" 2 3;
 .timescale -9 -12;
v000001bc5fae1c50_0 .var "clear_enable", 0 0;
v000001bc5fae1cf0_0 .var "clk", 0 0;
v000001bc5fae1d90_0 .var "equ_enable", 0 0;
v000001bc5fae1e30_0 .var "num", 3 0;
v000001bc5fae1ed0_0 .var "op_enable", 0 0;
v000001bc5fae1fc0_0 .net "op_out", 3 0, v000001bc5fae1890_0;  1 drivers
v000001bc5fae2ec0_0 .var "operator", 1 0;
v000001bc5fae27e0_0 .var "res", 15 0;
v000001bc5fae2c40_0 .net "save1", 15 0, v000001bc5fae1a70_0;  1 drivers
v000001bc5fae2060_0 .net "save2", 15 0, v000001bc5fae1b10_0;  1 drivers
v000001bc5fae2380_0 .var "save_enable", 1 0;
S_000001bc5fae7ca0 .scope module, "uut" "memory" 2 21, 3 1 0, S_000001bc5fae7b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "num";
    .port_info 2 /INPUT 16 "res";
    .port_info 3 /INPUT 2 "operator";
    .port_info 4 /INPUT 1 "clear_enable";
    .port_info 5 /INPUT 1 "equ_enable";
    .port_info 6 /INPUT 2 "save_enable";
    .port_info 7 /INPUT 1 "op_enable";
    .port_info 8 /OUTPUT 16 "save1";
    .port_info 9 /OUTPUT 16 "save2";
    .port_info 10 /OUTPUT 4 "op_out";
v000001bc5fab3120_0 .net "clear_enable", 0 0, v000001bc5fae1c50_0;  1 drivers
v000001bc5fab33d0_0 .net "clk", 0 0, v000001bc5fae1cf0_0;  1 drivers
v000001bc5fae16b0_0 .net "equ_enable", 0 0, v000001bc5fae1d90_0;  1 drivers
v000001bc5fae1750_0 .net "num", 3 0, v000001bc5fae1e30_0;  1 drivers
v000001bc5fae17f0_0 .net "op_enable", 0 0, v000001bc5fae1ed0_0;  1 drivers
v000001bc5fae1890_0 .var "op_out", 3 0;
v000001bc5fae1930_0 .net "operator", 1 0, v000001bc5fae2ec0_0;  1 drivers
v000001bc5fae19d0_0 .net "res", 15 0, v000001bc5fae27e0_0;  1 drivers
v000001bc5fae1a70_0 .var "save1", 15 0;
v000001bc5fae1b10_0 .var "save2", 15 0;
v000001bc5fae1bb0_0 .net "save_enable", 1 0, v000001bc5fae2380_0;  1 drivers
E_000001bc5fad52b0 .event posedge, v000001bc5fab33d0_0;
    .scope S_000001bc5fae7ca0;
T_0 ;
    %wait E_000001bc5fad52b0;
    %load/vec4 v000001bc5fab3120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001bc5fae1a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001bc5fae1b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bc5fae1890_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bc5fae1bb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001bc5fae16b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001bc5fae19d0_0;
    %assign/vec4 v000001bc5fae1a70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001bc5fae1a70_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001bc5fae1750_0;
    %pad/u 16;
    %add;
    %assign/vec4 v000001bc5fae1a70_0, 0;
T_0.5 ;
T_0.2 ;
    %load/vec4 v000001bc5fae1bb0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v000001bc5fae1930_0;
    %pad/u 4;
    %assign/vec4 v000001bc5fae1890_0, 0;
T_0.6 ;
    %load/vec4 v000001bc5fae1bb0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v000001bc5fae1b10_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001bc5fae1750_0;
    %pad/u 16;
    %add;
    %assign/vec4 v000001bc5fae1b10_0, 0;
T_0.8 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bc5fae7b10;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc5fae1cf0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v000001bc5fae1cf0_0;
    %inv;
    %store/vec4 v000001bc5fae1cf0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001bc5fae7b10;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bc5fae1e30_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001bc5fae27e0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc5fae2ec0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc5fae1c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc5fae1d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc5fae1ed0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc5fae1c50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bc5fae1e30_0, 0, 4;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v000001bc5fae27e0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bc5fae1e30_0, 0, 4;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v000001bc5fae27e0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001bc5fae1e30_0, 0, 4;
    %pushi/vec4 22137, 0, 16;
    %store/vec4 v000001bc5fae27e0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bc5fae1e30_0, 0, 4;
    %pushi/vec4 22137, 0, 16;
    %store/vec4 v000001bc5fae27e0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001bc5fae1e30_0, 0, 4;
    %pushi/vec4 22137, 0, 16;
    %store/vec4 v000001bc5fae27e0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bc5fae1e30_0, 0, 4;
    %pushi/vec4 22137, 0, 16;
    %store/vec4 v000001bc5fae27e0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc5fae1c50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc5fae1c50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001bc5fae1e30_0, 0, 4;
    %pushi/vec4 39612, 0, 16;
    %store/vec4 v000001bc5fae27e0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bc5fae2380_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bc5fae2ec0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc5fae1c50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc5fae1c50_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 123 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001bc5fae7b10;
T_3 ;
    %vpi_call 2 128 "$monitor", "Time = %t, num = %b, res = %h, operator = %b, clear_enable = %b, save_enable = %b, op_out = %b, save1 = %h, save2 = %h", $time, v000001bc5fae1e30_0, v000001bc5fae27e0_0, v000001bc5fae2ec0_0, v000001bc5fae1c50_0, v000001bc5fae2380_0, v000001bc5fae1fc0_0, v000001bc5fae2c40_0, v000001bc5fae2060_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./testbench/testbenchmemory.v";
    "./memory.v";
