/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2020 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_LME_V2_0_H
#define IS_SFR_LME_V2_0_H

#define INT_PULSE				(0)
#define INT_LEVEL				(1)

#define LME_TRY_COUNT			(20000)
#define LME_PATH_DRAIN_TOT_LINE (12)

#define GET_LME_COREX_OFFSET(SET_ID) \
	((SET_ID <= COREX_SET_D) ? (0x0 + ((SET_ID) * 0x2000)) : 0x8000)

enum lme_interrupt_map {
	INTR_LME_FRAME_START      = 0,
	INTR_LME_FRAME_END        = 1,
	INTR_LME_ON_ROW_COL_INFO  = 2,
	INTR_LME_IRQ_CORRUPTED    = 3,
	INTR_LME_COREX_ERROR      = 4,
	INTR_LME_PRE_FRAME_END    = 5,
	INTR_LME_MVCT_DONE        = 6,
	INTR_LME_COREX_END_0      = 7,
	INTR_LME_COREX_END_1      = 8,
	INTR_LME_CTRL_ERROR       = 10,
	INTR_LME_DMACLIENTS_ERROR = 11,
	INTR_LME_DMACLIENTS_INFO  = 12,
	INTR_LME_MAX              = 16
};

#define LME_INT_EN_MASK	((0)\
			|(1 << INTR_LME_FRAME_START)\
			|(1 << INTR_LME_FRAME_END)\
			|(1 << INTR_LME_ON_ROW_COL_INFO)\
			|(1 << INTR_LME_IRQ_CORRUPTED)\
			|(1 << INTR_LME_COREX_ERROR)\
			|(1 << INTR_LME_PRE_FRAME_END)\
			|(1 << INTR_LME_MVCT_DONE)\
			|(1 << INTR_LME_COREX_END_0)\
			|(1 << INTR_LME_COREX_END_1)\
			|(1 << INTR_LME_CTRL_ERROR)\
			|(1 << INTR_LME_DMACLIENTS_ERROR)\
			|(1 << INTR_LME_DMACLIENTS_INFO)\
			)

#define LME_INT_ERR_MASK	((0)\
			|(1 << INTR_LME_IRQ_CORRUPTED)\
			|(1 << INTR_LME_COREX_ERROR)\
			|(1 << INTR_LME_CTRL_ERROR)\
			|(1 << INTR_LME_DMACLIENTS_ERROR)\
			)

enum is_lme_reg_name {
	LME_R_GLOBAL_ENABLE,
	LME_R_DISABLE_CHAIN_ON_CORRUPTED,
	LME_R_SW_RESET,
	LME_R_SW_CORE_RESET,
	LME_R_HW_RESET,
	LME_R_FORCE_INTERNAL_CLOCK,
	LME_R_TRANS_STOP_REQ,
	LME_R_TRANS_STOP_REQ_RDY,
	LME_R_IDLENESS_STATUS,
	LME_R_AUTO_MASK_PREADY,
	LME_R_INTERRUPT_AUTO_MASK,
	LME_R_IP_POST_FRAME_GAP,
	LME_R_IP_USE_END_INTERRUPT_ENABLE,
	LME_R_IP_ROL_MODE,
	LME_R_IP_ROL_RESET,
	LME_R_IP_PROCESSING,
	LME_R_IP_DISABLE_C2COM_LOST_CONNECTION_AUTORECOVERY,
	LME_R_IP_FORCE_TRS_FLUSH,
	LME_R_CTRL_MS_OPERATION_MODE_SELECT,
	LME_R_CTRL_ADD_TO_QUEUE_INPUT_MODE_SELECT,
	LME_R_CTRL_MS_SEQUENCE_LENGTH,
	LME_R_CTRL_MS_SEQUENCE,
	LME_R_CTRL_MS_SEQUENCE_INDEX_POINTER,
	LME_R_CTRL_MS_SEQUENCE_SET_DISABLE,
	LME_R_CTRL_MS_CURRENT_ACTIVE_SET,
	LME_R_CTRL_MS_NEXT_FRAME_SET,
	LME_R_CTRL_MS_QUEUE_FULLNESS,
	LME_R_CTRL_MS_QUEUE_FLUSH,
	LME_R_CTRL_MS_ADD_TO_QUEUE,
	LME_R_CTRL_INCREASE_FRAME_COUNTER_TRIGGER,
	LME_R_CTRL_TOTAL_FRAME_COUNTER,
	LME_R_CTRL_FRAME_COUNTER_PER_SET,
	LME_R_CTRL_ERROR_INTERRUPT_VECTOR_STATUS,
	LME_R_CTRL_ERROR_INTERRUPT_VECTOR_STATUS_CLEAR,
	LME_R_CTRL_ERROR_INTERRUPT_ENABLE,
	LME_R_CTRL_PROCESSING_TIMEOUT,
	LME_R_CTRL_PROCESSING_TIMEOUT_RESET_ENABLE,
	LME_R_IP_END_INTERRUPT_ENABLE,
	LME_R_IP_CORRUPTED_INTERRUPT_ENABLE,
	LME_R_IP_STALL_OUT_STAT,
	LME_R_IP_ROL_SELECT,
	LME_R_IP_SECURITY_INPUT_SELECT,
	LME_R_IP_INT_ON_COL_ROW,
	LME_R_IP_INT_ON_COL_ROW_CORD,
	LME_R_DMA_ISP_ARUSER,
	LME_R_DMA_ISP_AWUSER,
	LME_R_IP_FREEZE_VERSION,
	LME_R_IP_ISP_VERSION,
	LME_R_SIPULME2P0P0_REG_INTERFACE_VER,
	LME_R_CACHE_8BIT_LME_BYPASS,
	LME_R_CACHE_8BIT_LME_CONFIG,
	LME_R_CACHE_8BIT_IMAGE0_CONFIG,
	LME_R_CACHE_8BIT_BASE_ADDR_1P_0,
	LME_R_CACHE_8BIT_BASE_ADDR_1P_JUMP_0,
	LME_R_CACHE_8BIT_IMAGE1_CONFIG,
	LME_R_CACHE_8BIT_BASE_ADDR_1P_1,
	LME_R_CACHE_8BIT_BASE_ADDR_1P_JUMP_1,
	LME_R_CACHE_8BIT_CROP_CONFIG_START_0,
	LME_R_CACHE_8BIT_CROP_CONFIG_START_1,
	LME_R_CACHE_8BIT_PIX_CONFIG_0,
	LME_R_CACHE_8BIT_PIX_CONFIG_1,
	LME_R_CACHE_8BIT_DATA_REQ_CNT,
	LME_R_CACHE_8BIT_DATA_REQ_CNT_HIT,
	LME_R_CACHE_8BIT_PRE_REQ_CNT,
	LME_R_CACHE_8BIT_PRE_REQ_CNT_HIT,
	LME_R_CACHE_8BIT_CACHE_UTILIZATION,
	LME_R_CACHE_8BIT_REG_INTERFACE_VER,
	LME_R_MVCT_12BIT_LME_CONFIG,
	LME_R_MVCT_12BIT_MVE_CONFIG,
	LME_R_MVCT_12BIT_MVE_WEIGHT,
	LME_R_MVCT_12BIT_MV_SR,
	LME_R_MVCT_12BIT_IMAGE_DIMENTIONS,
	LME_R_MVCT_12BIT_LME_PREFETCH,
	LME_R_MVCT_12BIT_TRS_CONFIG1,
	LME_R_MVCT_12BIT_POST_FRAME_GAP,
	LME_R_MVCT_12BIT_MVM_DBG0,
	LME_R_MVCT_12BIT_MVM_DBG1,
	LME_R_MVCT_12BIT_MVM_DBG1A,
	LME_R_MVCT_12BIT_MVM_DBG2,
	LME_R_MVCT_12BIT_MVM_DBG2A,
	LME_R_MVCT_12BIT_MVM_DBG3,
	LME_R_MVCT_12BIT_MVM_DBG4A,
	LME_R_MVCT_12BIT_MVM_DBG4B,
	LME_R_MVCT_12BIT_MVM_DBG4C,
	LME_R_MVCT_12BIT_MVM_DBG4D,
	LME_R_MVCT_12BIT_MVM_DBG5,
	LME_R_MVCT_12BIT_IFC_DBG0,
	LME_R_MVCT_12BIT_IFC_DBG1,
	LME_R_MVCT_12BIT_PMV_RAM_WR_ACCESS,
	LME_R_MVCT_12BIT_PMV_RAM_START_ADD,
	LME_R_MVCT_12BIT_PMV_RAM_RD_ACCESS,
	LME_R_MVCT_12BIT_REG_INTERFACE_VER,
	LME_R_SECU_CTRL_SEQID,
	LME_R_SECU_CTRL_SEQID_RD,
	LME_R_SECU_CTRL_TZINFO_SEQID_0,
	LME_R_SECU_CTRL_TZINFO_SEQID_0_RD,
	LME_R_SECU_CTRL_TZINFO_SEQID_1,
	LME_R_SECU_CTRL_TZINFO_SEQID_1_RD,
	LME_R_SECU_CTRL_TZINFO_SEQID_2,
	LME_R_SECU_CTRL_TZINFO_SEQID_2_RD,
	LME_R_SECU_CTRL_TZINFO_SEQID_3,
	LME_R_SECU_CTRL_TZINFO_SEQID_3_RD,
	LME_R_SECU_CTRL_TZINFO_SEQID_4,
	LME_R_SECU_CTRL_TZINFO_SEQID_4_RD,
	LME_R_SECU_CTRL_TZINFO_SEQID_5,
	LME_R_SECU_CTRL_TZINFO_SEQID_5_RD,
	LME_R_SECU_CTRL_TZINFO_SEQID_6,
	LME_R_SECU_CTRL_TZINFO_SEQID_6_RD,
	LME_R_SECU_CTRL_TZINFO_SEQID_7,
	LME_R_SECU_CTRL_TZINFO_SEQID_7_RD,
	LME_R_SECUCTRL_REG_INTERFACE_VER,
	LME_R_DMA_SIPULME2P0P0_DEBUG,
	LME_R_DMA_SIPULME2P0P0_WR_SLOT_LEN_0,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_0,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_1,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_2,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_3,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_4,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_5,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_6,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_7,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_8,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_9,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_10,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_11,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_12,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_13,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_14,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_15,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_RD_0_16,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_0,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_1,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_2,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_3,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_4,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_5,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_6,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_7,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_8,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_9,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_10,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_11,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_12,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_13,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_14,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_15,
	LME_R_DMA_SIPULME2P0P0_SLOT_REG_WR_0_16,
	LME_R_DMA_SIPULME2P0P0_SWAP_TABLE_RD_0,
	LME_R_DMA_SIPULME2P0P0_SWAP_TABLE_WR_0,
	LME_R_DMA_SIPULME2P0P0_QOS_LUT_RD_0_0,
	LME_R_DMA_SIPULME2P0P0_QOS_LUT_RD_0_1,
	LME_R_DMA_SIPULME2P0P0_QOS_LUT_WR_0_0,
	LME_R_DMA_SIPULME2P0P0_QOS_LUT_WR_0_1,
	LME_R_DMA_SIPULME2P0P0_WR_ADDR_FIFO_DEPTH_0,
	LME_R_DMA_SIPULME2P0P0_WR_DATA_FIFO_DEPTH_0,
	LME_R_DMA_SIPULME2P0P0_WR_FIFO_FULLNESS_0,
	LME_R_DMA_SIPULME2P0P0_WR_ADDR_MO_LIMIT_0,
	LME_R_DMA_SIPULME2P0P0_WR_MO_CNT_0,
	LME_R_DMA_SIPULME2P0P0_RD_MO_CNT_0,
	LME_R_DMA_SIPULME2P0P0_REG_INTERFACE_VER,
	LME_R_DMATOP_SIPULME2P0P0_DMACLIENTS_FLUSH_STATUS,
	LME_R_DMATOP_SIPULME2P0P0_DMACLIENTS_ERRORS,
	LME_R_DMATOP_SIPULME2P0P0_DMACLIENTS_INFO,
	LME_R_DMATOP_SIPULME2P0P0_REG_INTERFACE_VER,
	LME_R_DMACLIENT_CACHE_IN_CLIENT_ENABLE,
	LME_R_DMACLIENT_CACHE_IN_GEOM_BURST_LENGTH,
	LME_R_DMACLIENT_CACHE_IN_CLIENT_FLUSH,
	LME_R_DMACLIENT_CACHE_IN_OUTSTANDING_LIMIT,
	LME_R_DMACLIENT_CACHE_IN_STATUS,
	LME_R_DMACLIENT_CACHE_IN_TRACK_STATUS_BYTE,
	LME_R_DMACLIENT_CACHE_IN_TRACK_STATUS_LINE,
	LME_R_DMACLIENT_CACHE_IN_TRACK_STATUS_STRIP,
	LME_R_DMACLIENT_CACHE_IN_TRACK_KEY_BYTE,
	LME_R_DMACLIENT_CACHE_IN_TRACK_KEY_LINE,
	LME_R_DMACLIENT_CACHE_IN_TRACK_ENABLE,
	LME_R_DMACLIENT_CACHE_IN_INTERRUPT_VECTOR_MASKED,
	LME_R_DMACLIENT_CACHE_IN_INTERRUPT_VECTOR,
	LME_R_DMACLIENT_CACHE_IN_INTERRUPT_VECTOR_CLEAR,
	LME_R_DMACLIENT_CACHE_IN_INTERRUPT_MASK,
	LME_R_DMACLIENT_CACHE_IN_STALL_COUNTER,
	LME_R_DMACLIENT_CACHE_IN_STALL_COUNTER_RESET,
	LME_R_DMACLIENT_CACHE_IN_DATA_FIFO_DEPTH,
	LME_R_DMACLIENT_CACHE_IN_BURST_ALIGNMENT,
	LME_R_DMACLIENT_CACHE_IN_DESCRIPTOR_1,
	LME_R_DMACLIENT_CACHE_IN_DESCRIPTOR_2,
	LME_R_DMACLIENT_CACHE_IN_REG_INTERFACE_VER,
	LME_R_DMACLIENT_CACHE_IN_BLOCK_ID_CODE,
	LME_R_DMACLIENT_MV_OUT_CLIENT_ENABLE,
	LME_R_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_0,
	LME_R_DMACLIENT_MV_OUT_GEOM_BURST_LENGTH,
	LME_R_DMACLIENT_MV_OUT_GEOM_LWIDTH,
	LME_R_DMACLIENT_MV_OUT_GEOM_LINE_COUNT,
	LME_R_DMACLIENT_MV_OUT_GEOM_TOTAL_WIDTH,
	LME_R_DMACLIENT_MV_OUT_GEOM_LINE_DIRECTION,
	LME_R_DMACLIENT_MV_OUT_GEOM_LINE_DIRECTION_HW,
	LME_R_DMACLIENT_MV_OUT_FRMT_PACKING,
	LME_R_DMACLIENT_MV_OUT_FRMT_MNM,
	LME_R_DMACLIENT_MV_OUT_FRMT_CH_MIX_0,
	LME_R_DMACLIENT_MV_OUT_FRMT_CH_MIX_1,
	LME_R_DMACLIENT_MV_OUT_CLIENT_FLUSH,
	LME_R_DMACLIENT_MV_OUT_OUTSTANDING_LIMIT,
	LME_R_DMACLIENT_MV_OUT_STATUS,
	LME_R_DMACLIENT_MV_OUT_TRACK_STATUS_BYTE,
	LME_R_DMACLIENT_MV_OUT_TRACK_STATUS_LINE,
	LME_R_DMACLIENT_MV_OUT_TRACK_STATUS_STRIP,
	LME_R_DMACLIENT_MV_OUT_TRACK_KEY_BYTE,
	LME_R_DMACLIENT_MV_OUT_TRACK_KEY_LINE,
	LME_R_DMACLIENT_MV_OUT_TRACK_ENABLE,
	LME_R_DMACLIENT_MV_OUT_INTERRUPT_VECTOR_MASKED,
	LME_R_DMACLIENT_MV_OUT_INTERRUPT_VECTOR,
	LME_R_DMACLIENT_MV_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_R_DMACLIENT_MV_OUT_INTERRUPT_MASK,
	LME_R_DMACLIENT_MV_OUT_STALL_COUNTER,
	LME_R_DMACLIENT_MV_OUT_STALL_COUNTER_RESET,
	LME_R_DMACLIENT_MV_OUT_DATA_FIFO_DEPTH,
	LME_R_DMACLIENT_MV_OUT_BURST_ALIGNMENT,
	LME_R_DMACLIENT_MV_OUT_SELF_HW_FLUSH_ENABLE,
	LME_R_DMACLIENT_MV_OUT_SELF_HW_FLUSH_STATUS,
	LME_R_DMACLIENT_MV_OUT_DESCRIPTOR_1,
	LME_R_DMACLIENT_MV_OUT_DESCRIPTOR_2,
	LME_R_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_1,
	LME_R_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_2,
	LME_R_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_3,
	LME_R_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_4,
	LME_R_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_5,
	LME_R_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_6,
	LME_R_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_7,
	LME_R_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_CONF,
	LME_R_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_R_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_R_DMACLIENT_MV_OUT_REG_INTERFACE_VER,
	LME_R_DMACLIENT_MV_OUT_BLOCK_ID_CODE,
	LME_R_DMACLIENT_SAD_OUT_CLIENT_ENABLE,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_0,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BURST_LENGTH,
	LME_R_DMACLIENT_SAD_OUT_GEOM_LWIDTH,
	LME_R_DMACLIENT_SAD_OUT_GEOM_LINE_COUNT,
	LME_R_DMACLIENT_SAD_OUT_GEOM_TOTAL_WIDTH,
	LME_R_DMACLIENT_SAD_OUT_GEOM_LINE_DIRECTION,
	LME_R_DMACLIENT_SAD_OUT_GEOM_LINE_DIRECTION_HW,
	LME_R_DMACLIENT_SAD_OUT_FRMT_PACKING,
	LME_R_DMACLIENT_SAD_OUT_FRMT_MNM,
	LME_R_DMACLIENT_SAD_OUT_CLIENT_FLUSH,
	LME_R_DMACLIENT_SAD_OUT_OUTSTANDING_LIMIT,
	LME_R_DMACLIENT_SAD_OUT_STATUS,
	LME_R_DMACLIENT_SAD_OUT_TRACK_STATUS_BYTE,
	LME_R_DMACLIENT_SAD_OUT_TRACK_STATUS_LINE,
	LME_R_DMACLIENT_SAD_OUT_TRACK_STATUS_STRIP,
	LME_R_DMACLIENT_SAD_OUT_TRACK_KEY_BYTE,
	LME_R_DMACLIENT_SAD_OUT_TRACK_KEY_LINE,
	LME_R_DMACLIENT_SAD_OUT_TRACK_ENABLE,
	LME_R_DMACLIENT_SAD_OUT_INTERRUPT_VECTOR_MASKED,
	LME_R_DMACLIENT_SAD_OUT_INTERRUPT_VECTOR,
	LME_R_DMACLIENT_SAD_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_R_DMACLIENT_SAD_OUT_INTERRUPT_MASK,
	LME_R_DMACLIENT_SAD_OUT_STALL_COUNTER,
	LME_R_DMACLIENT_SAD_OUT_STALL_COUNTER_RESET,
	LME_R_DMACLIENT_SAD_OUT_DATA_FIFO_DEPTH,
	LME_R_DMACLIENT_SAD_OUT_BURST_ALIGNMENT,
	LME_R_DMACLIENT_SAD_OUT_SELF_HW_FLUSH_ENABLE,
	LME_R_DMACLIENT_SAD_OUT_SELF_HW_FLUSH_STATUS,
	LME_R_DMACLIENT_SAD_OUT_DESCRIPTOR_1,
	LME_R_DMACLIENT_SAD_OUT_DESCRIPTOR_2,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_1,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_2,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_3,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_4,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_5,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_6,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_7,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_CONF,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_R_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_R_DMACLIENT_SAD_OUT_REG_INTERFACE_VER,
	LME_R_DMACLIENT_SAD_OUT_BLOCK_ID_CODE,
	LME_R_CONTINT_SIPULME2P0P0_4SETS_LEVEL_PULSE_N_SEL,
	LME_R_CONTINT_SIPULME2P0P0_4SETS_INT1,
	LME_R_CONTINT_SIPULME2P0P0_4SETS_INT1_ENABLE,
	LME_R_CONTINT_SIPULME2P0P0_4SETS_INT1_STATUS,
	LME_R_CONTINT_SIPULME2P0P0_4SETS_INT1_CLEAR,
	LME_R_CONTINT_SIPULME2P0P0_4SETS_INT2,
	LME_R_CONTINT_SIPULME2P0P0_4SETS_INT2_ENABLE,
	LME_R_CONTINT_SIPULME2P0P0_4SETS_INT2_STATUS,
	LME_R_CONTINT_SIPULME2P0P0_4SETS_INT2_CLEAR,
	LME_R_CONTINT_SIPULME2P0P0_4SETS_REG_INTERFACE_VER,
	LME_R_AXICRC_SIPULME2P0P0_SEED_0,
	LME_R_AXICRC_SIPULME2P0P0_RESULT_0,
	LME_R_AXICRC_SIPULME2P0P0_SEED_1,
	LME_R_AXICRC_SIPULME2P0P0_RESULT_1,
	LME_R_AXICRC_SIPULME2P0P0_REG_INTERFACE_VER,
	LME_R_COREX_ENABLE,
	LME_R_COREX_RESET,
	LME_R_COREX_FAST_MODE,
	LME_R_COREX_UPDATE_TYPE_0,
	LME_R_COREX_UPDATE_TYPE_1,
	LME_R_COREX_UPDATE_MODE_0,
	LME_R_COREX_UPDATE_MODE_1,
	LME_R_COREX_START_0,
	LME_R_COREX_START_1,
	LME_R_COREX_COPY_FROM_IP_0,
	LME_R_COREX_COPY_FROM_IP_1,
	LME_R_COREX_STATUS_0,
	LME_R_COREX_STATUS_1,
	LME_R_COREX_PRE_ADDR_CONFIG,
	LME_R_COREX_PRE_DATA_CONFIG,
	LME_R_COREX_POST_ADDR_CONFIG,
	LME_R_COREX_POST_DATA_CONFIG,
	LME_R_COREX_PRE_POST_CONFIG_EN,
	LME_R_COREX_TYPE_WRITE,
	LME_R_COREX_TYPE_WRITE_TRIGGER,
	LME_R_COREX_TYPE_READ,
	LME_R_COREX_TYPE_READ_OFFSET,
	LME_R_COREX_INTERRUPT_VECTOR_MASKED,
	LME_R_COREX_INTERRUPT_VECTOR,
	LME_R_COREX_INTERRUPT_VECTOR_CLEAR,
	LME_R_COREX_INTERRUPT_MASK,
	LME_R_COREX_MULTISET_ENABLE,
	LME_R_COREX_MS_UPDATE_TYPE_0_0,
	LME_R_COREX_MS_UPDATE_TYPE_0_1,
	LME_R_COREX_MS_UPDATE_TYPE_0_2,
	LME_R_COREX_MS_UPDATE_TYPE_0_3,
	LME_R_COREX_MS_UPDATE_TYPE_1_0,
	LME_R_COREX_MS_UPDATE_TYPE_1_1,
	LME_R_COREX_MS_UPDATE_TYPE_1_2,
	LME_R_COREX_MS_UPDATE_TYPE_1_3,
	LME_R_COREX_MS_STATUS_0,
	LME_R_COREX_MS_STATUS_1,
	LME_R_COREX_REG_INTERFACE_VER,
	LME_R_I2MM_SIPULME2P0P0_MVMSPSMEDS_MVMSPSMEDS_REDUCED_SUPPORT,
	LME_R_I2MM_SIPULME2P0P0_MVMSPSMEDS_LINEGAP,
	LME_R_I2MM_SIPULME2P0P0_MVMSPSMEDS_REG_INTERFACE_VER,
	LME_R_I2MM_SIPULME2P0P0_MVMSPSMEDF_MVMSPSMEDF_REDUCED_SUPPORT,
	LME_R_I2MM_SIPULME2P0P0_MVMSPSMEDF_LINEGAP,
	LME_R_I2MM_SIPULME2P0P0_MVMSPSMEDF_REG_INTERFACE_VER,
	LME_REG_CNT
};

enum is_lme_field_name {
	LME_F_GLOBAL_ENABLE,
	LME_F_DISABLE_CHAIN_ON_CORRUPTED,
	LME_F_SW_RESET,
	LME_F_SW_CORE_RESET,
	LME_F_HW_RESET,
	LME_F_FORCE_INTERNAL_CLOCK,
	LME_F_TRANS_STOP_REQ,
	LME_F_TRANS_STOP_REQ_RDY,
	LME_F_IDLENESS_STATUS,
	LME_F_CHAIN_IDLENESS_STATUS,
	LME_F_AUTO_MASK_PREADY,
	LME_F_INTERRUPT_AUTO_MASK,
	LME_F_IP_POST_FRAME_GAP,
	LME_F_IP_USE_END_INTERRUPT_ENABLE,
	LME_F_IP_ROL_MODE,
	LME_F_IP_ROL_RESET,
	LME_F_IP_PROCESSING,
	LME_F_IP_DISABLE_C2COM_LOST_CONNECTION_AUTORECOVERY,
	LME_F_IP_FORCE_TRS_FLUSH,
	LME_F_CTRL_MS_OPERATION_MODE_SELECT,
	LME_F_CTRL_ADD_TO_QUEUE_INPUT_MODE_SELECT,
	LME_F_CTRL_MS_SEQUENCE_LENGTH,
	LME_F_CTRL_MS_SEQUENCE,
	LME_F_CTRL_MS_SEQUENCE_INDEX_POINTER,
	LME_F_CTRL_MS_SEQUENCE_SET0_DISABLE,
	LME_F_CTRL_MS_SEQUENCE_SET1_DISABLE,
	LME_F_CTRL_MS_SEQUENCE_SET2_DISABLE,
	LME_F_CTRL_MS_SEQUENCE_SET3_DISABLE,
	LME_F_CTRL_MS_CURRENT_ACTIVE_SET,
	LME_F_CTRL_MS_NEXT_FRAME_SET,
	LME_F_CTRL_MS_QUEUE_FULLNESS,
	LME_F_CTRL_MS_QUEUE_FLUSH,
	LME_F_CTRL_MS_ADD_TO_QUEUE,
	LME_F_CTRL_INCREASE_FRAME_COUNTER_TRIGGER,
	LME_F_CTRL_TOTAL_FRAME_COUNTER,
	LME_F_CTRL_FRAME_COUNTER_PER_SET,
	LME_F_CTRL_ERROR_INTERRUPT_VECTOR_STATUS,
	LME_F_CTRL_ERROR_INTERRUPT_VECTOR_STATUS_CLEAR,
	LME_F_CTRL_ERROR_INTERRUPT_ENABLE,
	LME_F_CTRL_PROCESSING_TIMEOUT,
	LME_F_CTRL_PROCESSING_TIMEOUT_RESET_ENABLE,
	LME_F_IP_END_INTERRUPT_ENABLE,
	LME_F_IP_CORRUPTED_INTERRUPT_ENABLE,
	LME_F_IP_STALL_OUT_STAT,
	LME_F_IP_ROL_SELECT,
	LME_F_IP_SECURITY_INPUT_SELECT,
	LME_F_IP_INT_SRC_SEL,
	LME_F_IP_INT_COL_EN,
	LME_F_IP_INT_ROW_EN,
	LME_F_IP_INT_COL_CORD,
	LME_F_IP_INT_ROW_CORD,
	LME_F_DMA_ISP_ARUSER_RCAI,
	LME_F_DMA_ISP_ARUSER_RAI,
	LME_F_DMA_ISP_ARUSER_PST,
	LME_F_DMA_ISP_ARUSER_PLD,
	LME_F_DMA_ISP_ARUSER_CACHE_HIT,
	LME_F_DMA_ISP_ARUSER_FULL_LINE_INFO,
	LME_F_DMA_ISP_ARUSER_DATA_SHARE_TYPE,
	LME_F_DMA_ISP_AWUSER_RCAI,
	LME_F_DMA_ISP_AWUSER_RAI,
	LME_F_DMA_ISP_AWUSER_PST,
	LME_F_DMA_ISP_AWUSER_PLD,
	LME_F_DMA_ISP_AWUSER_CACHE_HIT,
	LME_F_DMA_ISP_AWUSER_FULL_LINE_INFO,
	LME_F_DMA_ISP_AWUSER_DATA_SHARE_TYPE,
	LME_F_IP_FREEZE_NUMBER,
	LME_F_IP_MICRO,
	LME_F_IP_MINOR,
	LME_F_IP_MAJOR,
	LME_F_SIPULME2P0P0_REG_INTERFACE_VER,
	LME_F_CACHE_8BIT_LME_BYPASS,
	LME_F_CACHE_8BIT_LME_MODE,
	LME_F_CACHE_8BIT_IGNORE_PREFETCH,
	LME_F_CACHE_8BIT_DATA_REQ_CNT_EN,
	LME_F_CACHE_8BIT_PRE_REQ_CNT_EN,
	LME_F_CACHE_8BIT_CACHE_UTILIZATION_EN,
	LME_F_CACHE_8BIT_IMG_WIDTH_X_0,
	LME_F_CACHE_8BIT_IMG_HEIGHT_Y_0,
	LME_F_CACHE_8BIT_BASE_ADDR_1P_0,
	LME_F_CACHE_8BIT_BASE_ADDR_1P_JUMP_0,
	LME_F_CACHE_8BIT_IMG_WIDTH_X_1,
	LME_F_CACHE_8BIT_IMG_HEIGHT_Y_1,
	LME_F_CACHE_8BIT_BASE_ADDR_1P_1,
	LME_F_CACHE_8BIT_BASE_ADDR_1P_JUMP_1,
	LME_F_CACHE_8BIT_CROP_START_X_0,
	LME_F_CACHE_8BIT_CROP_START_Y_0,
	LME_F_CACHE_8BIT_CROP_START_X_1,
	LME_F_CACHE_8BIT_CROP_START_Y_1,
	LME_F_CACHE_8BIT_PIX_GAIN_0,
	LME_F_CACHE_8BIT_PIX_OFFSET_0,
	LME_F_CACHE_8BIT_PIX_GAIN_1,
	LME_F_CACHE_8BIT_PIX_OFFSET_1,
	LME_F_CACHE_8BIT_DATA_REQ_CNT,
	LME_F_CACHE_8BIT_DATA_REQ_CNT_HIT,
	LME_F_CACHE_8BIT_PRE_REQ_CNT,
	LME_F_CACHE_8BIT_PRE_REQ_CNT_HIT,
	LME_F_CACHE_8BIT_CACHE_UTILIZATION,
	LME_F_CACHE_8BIT_REG_INTERFACE_VER,
	LME_F_MVCT_12BIT_LME_MODE,
	LME_F_MVCT_12BIT_LME_FIRST_FRAME,
	LME_F_MVCT_12BIT_LME_FW_FRAME_ONLY,
	LME_F_MVCT_12BIT_MVMIPSMED_MODE,
	LME_F_MVCT_12BIT_MVMSPSMED_F_MODE,
	LME_F_MVCT_12BIT_MVMSPSMED_S_MODE,
	LME_F_MVCT_12BIT_GMV_SKIP_EN,
	LME_F_MVCT_12BIT_USE_AD,
	LME_F_MVCT_12BIT_USE_SAD,
	LME_F_MVCT_12BIT_USE_CT,
	LME_F_MVCT_12BIT_USE_ZSAD,
	LME_F_MVCT_12BIT_NOISE_REDUCTION_EN,
	LME_F_MVCT_12BIT_COST_SEL,
	LME_F_MVCT_12BIT_WEIGHT_CT,
	LME_F_MVCT_12BIT_WEIGHT_AD,
	LME_F_MVCT_12BIT_WEIGHT_SAD,
	LME_F_MVCT_12BIT_WEIGHT_ZSAD,
	LME_F_MVCT_12BIT_NOISE_LEVEL,
	LME_F_MVCT_12BIT_SR_X,
	LME_F_MVCT_12BIT_SR_Y,
	LME_F_MVCT_12BIT_IMAGE_WIDTH,
	LME_F_MVCT_12BIT_IMAGE_HEIGHT,
	LME_F_MVCT_12BIT_LME_PREFETCH_GAP,
	LME_F_MVCT_12BIT_LME_PREFETCH_EN,
	LME_F_MVCT_12BIT_TRS_SRC_INITIAL_COND_VAL,
	LME_F_MVCT_12BIT_TRS_REF_INITIAL_COND_VAL,
	LME_F_MVCT_12BIT_POST_FRAME_GAP,
	LME_F_MVCT_12BIT_MVCT_DBG_SM,
	LME_F_MVCT_12BIT_MVM_DBG_SM,
	LME_F_MVCT_12BIT_MVM_DBG_LBRD_CNDS_SM,
	LME_F_MVCT_12BIT_MVM_DBG_LBRD_PREFTECH_SM,
	LME_F_MVCT_12BIT_MVM_DBG_MBMV_IN_CNT,
	LME_F_MVCT_12BIT_MVM_DBG_SPS_IN_CNT,
	LME_F_MVCT_12BIT_MVM_DBG_CNDS_LAST_CNT,
	LME_F_MVCT_12BIT_MVM_DBG_PREFETCH_LAST_CNT,
	LME_F_MVCT_12BIT_MVM_DBG_LBRD_CNDS_X_BLK_POS,
	LME_F_MVCT_12BIT_MVM_DBG_LBRD_CNDS_Y_BLK_POS,
	LME_F_MVCT_12BIT_MVM_DBG_LBRD_PREFETCH_X_BLK_POS,
	LME_F_MVCT_12BIT_MVM_DBG_LBRD_PREFETCH_Y_BLK_POS,
	LME_F_MVCT_12BIT_MVM_DBG_MVOUT_FIFO0_FULLNESS,
	LME_F_MVCT_12BIT_MVM_DBG_MVOUT_FIFO1_FULLNESS,
	LME_F_MVCT_12BIT_MVM_DBG_MVOUT_FIFO2_FULLNESS,
	LME_F_MVCT_12BIT_MVM_DBG_MVOUT_FIFO3_FULLNESS,
	LME_F_MVCT_12BIT_MVM_DBG_MVOUT_FIFO4_FULLNESS,
	LME_F_MVCT_12BIT_MVM_DBG_MVOUT_FIFO5_FULLNESS,
	LME_F_MVCT_12BIT_MVM_DBG_MVOUT_FIFO6_FULLNESS,
	LME_F_MVCT_12BIT_MVM_DBG_MVOUT_FIFO7_FULLNESS,
	LME_F_MVCT_12BIT_MVM_DBG_LBMV_FILL_LINE_CNT,
	LME_F_MVCT_12BIT_IFC_IMGREQ_MAIN_DEBUG_CURR_STATE,
	LME_F_MVCT_12BIT_IFC_PREFETCHREQ_MAIN_DEBUG_CURR_STATE,
	LME_F_MVCT_12BIT_IFC_MV_FIFO_FULLNESS,
	LME_F_MVCT_12BIT_IFC_IMGREQ_MAIN_DEBUG_BLK_CNT_X,
	LME_F_MVCT_12BIT_IFC_IMGREQ_MAIN_DEBUG_BLK_CNT_Y,
	LME_F_MVCT_12BIT_IFC_PREFETCHREQ_MAIN_DEBUG_BLK_CNT_X,
	LME_F_MVCT_12BIT_IFC_PREFETCHREQ_MAIN_DEBUG_BLK_CNT_Y,
	LME_F_MVCT_12BIT_PMV_RAM_WR_ACCESS,
	LME_F_MVCT_12BIT_PMV_RAM_START_ADD,
	LME_F_MVCT_12BIT_PMV_RAM_RD_ACCESS,
	LME_F_MVCT_12BIT_REG_INTERFACE_VER,
	LME_F_SECU_CTRL_SEQID,
	LME_F_SECU_CTRL_SEQID_RD,
	LME_F_SECU_CTRL_TZINFO_SEQID_0,
	LME_F_SECU_CTRL_TZINFO_SEQID_0_RD,
	LME_F_SECU_CTRL_TZINFO_SEQID_1,
	LME_F_SECU_CTRL_TZINFO_SEQID_1_RD,
	LME_F_SECU_CTRL_TZINFO_SEQID_2,
	LME_F_SECU_CTRL_TZINFO_SEQID_2_RD,
	LME_F_SECU_CTRL_TZINFO_SEQID_3,
	LME_F_SECU_CTRL_TZINFO_SEQID_3_RD,
	LME_F_SECU_CTRL_TZINFO_SEQID_4,
	LME_F_SECU_CTRL_TZINFO_SEQID_4_RD,
	LME_F_SECU_CTRL_TZINFO_SEQID_5,
	LME_F_SECU_CTRL_TZINFO_SEQID_5_RD,
	LME_F_SECU_CTRL_TZINFO_SEQID_6,
	LME_F_SECU_CTRL_TZINFO_SEQID_6_RD,
	LME_F_SECU_CTRL_TZINFO_SEQID_7,
	LME_F_SECU_CTRL_TZINFO_SEQID_7_RD,
	LME_F_SECUCTRL_REG_INTERFACE_VER,
	LME_F_DMA_SIPULME2P0P0_DEBUG_FIFO_BYPASS,
	LME_F_DMA_SIPULME2P0P0_SLOT_LEN_WR_0,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_0,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_1,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_2,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_3,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_4,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_5,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_6,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_7,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_8,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_9,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_10,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_11,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_12,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_13,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_14,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_15,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_16,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_17,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_18,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_19,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_20,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_21,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_22,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_23,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_24,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_25,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_26,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_27,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_28,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_29,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_30,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_31,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_32,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_33,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_34,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_35,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_36,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_37,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_38,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_39,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_40,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_41,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_42,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_43,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_44,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_45,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_46,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_47,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_48,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_49,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_50,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_51,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_52,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_53,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_54,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_55,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_56,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_57,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_58,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_59,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_60,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_61,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_62,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_63,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_64,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_65,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_66,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_67,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_68,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_69,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_70,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_71,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_72,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_73,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_74,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_75,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_76,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_77,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_78,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_79,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_80,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_81,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_82,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_83,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_84,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_85,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_86,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_87,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_88,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_89,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_90,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_91,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_92,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_93,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_94,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_95,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_96,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_97,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_98,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_99,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_100,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_RD_0_101,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_0,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_1,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_2,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_3,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_4,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_5,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_6,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_7,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_8,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_9,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_10,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_11,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_12,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_13,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_14,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_15,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_16,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_17,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_18,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_19,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_20,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_21,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_22,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_23,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_24,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_25,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_26,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_27,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_28,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_29,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_30,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_31,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_32,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_33,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_34,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_35,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_36,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_37,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_38,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_39,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_40,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_41,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_42,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_43,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_44,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_45,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_46,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_47,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_48,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_49,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_50,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_51,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_52,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_53,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_54,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_55,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_56,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_57,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_58,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_59,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_60,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_61,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_62,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_63,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_64,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_65,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_66,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_67,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_68,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_69,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_70,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_71,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_72,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_73,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_74,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_75,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_76,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_77,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_78,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_79,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_80,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_81,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_82,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_83,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_84,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_85,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_86,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_87,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_88,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_89,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_90,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_91,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_92,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_93,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_94,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_95,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_96,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_97,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_98,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_99,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_100,
	LME_F_DMA_SIPULME2P0P0_SLOT_REG_WR_0_101,
	LME_F_DMA_SIPULME2P0P0_SWAP_TABLE_RD_CLNT_0,
	LME_F_DMA_SIPULME2P0P0_SWAP_TABLE_WR_CLNT_0,
	LME_F_DMA_SIPULME2P0P0_SWAP_TABLE_WR_CLNT_1,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_0,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_1,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_2,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_3,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_4,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_5,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_6,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_7,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_8,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_9,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_10,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_11,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_12,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_13,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_14,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_RD_0_15,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_0,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_1,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_2,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_3,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_4,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_5,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_6,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_7,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_8,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_9,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_10,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_11,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_12,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_13,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_14,
	LME_F_DMA_SIPULME2P0P0_QOS_LUT_WR_0_15,
	LME_F_DMA_SIPULME2P0P0_WR_ADDR_FIFO_DEPTH_0,
	LME_F_DMA_SIPULME2P0P0_WR_DATA_FIFO_DEPTH_0,
	LME_F_DMA_SIPULME2P0P0_WR_ADDR_FIFO_FULLNESS_0,
	LME_F_DMA_SIPULME2P0P0_WR_DATA_FIFO_FULLNESS_0,
	LME_F_DMA_SIPULME2P0P0_WR_ADDR_MO_LIMIT_0,
	LME_F_DMA_SIPULME2P0P0_WR_MO_CNT_0,
	LME_F_DMA_SIPULME2P0P0_RD_MO_CNT_0,
	LME_F_DMA_SIPULME2P0P0_REG_INTERFACE_VER,
	LME_F_DMATOP_SIPULME2P0P0_DMATOP_DMACLIENTS_FLUSH_STATUS,
	LME_F_DMATOP_SIPULME2P0P0_DMATOP_DMACLIENTS_ERRORS,
	LME_F_DMATOP_SIPULME2P0P0_DMATOP_DMACLIENTS_INFO,
	LME_F_DMATOP_SIPULME2P0P0_REG_INTERFACE_VER,
	LME_F_DMACLIENT_CACHE_IN_CLIENT_ENABLE,
	LME_F_DMACLIENT_CACHE_IN_GEOM_BURST_LENGTH,
	LME_F_DMACLIENT_CACHE_IN_CLIENT_FLUSH,
	LME_F_DMACLIENT_CACHE_IN_OUTSTANDING_LIMIT,
	LME_F_DMACLIENT_CACHE_IN_BUSY,
	LME_F_DMACLIENT_CACHE_IN_ERROR,
	LME_F_DMACLIENT_CACHE_IN_TOKEN_ERROR,
	LME_F_DMACLIENT_CACHE_IN_TRS_CONNECTION_LOST_OCCURRENCE,
	LME_F_DMACLIENT_CACHE_IN_GEOM_STATE,
	LME_F_DMACLIENT_CACHE_IN_GEOM_TYPE,
	LME_F_DMACLIENT_CACHE_IN_FIFO_FULLNESS,
	LME_F_DMACLIENT_CACHE_IN_TRACK_STATUS_BYTE,
	LME_F_DMACLIENT_CACHE_IN_TRACK_STATUS_LINE,
	LME_F_DMACLIENT_CACHE_IN_TRACK_STATUS_STRIP,
	LME_F_DMACLIENT_CACHE_IN_TRACK_KEY_BYTE,
	LME_F_DMACLIENT_CACHE_IN_TRACK_KEY_LINE,
	LME_F_DMACLIENT_CACHE_IN_TRACK_ENABLE,
	LME_F_DMACLIENT_CACHE_IN_INTERRUPT_VECTOR_MASKED,
	LME_F_DMACLIENT_CACHE_IN_INTERRUPT_VECTOR,
	LME_F_DMACLIENT_CACHE_IN_INTERRUPT_VECTOR_CLEAR,
	LME_F_DMACLIENT_CACHE_IN_INTERRUPT_MASK,
	LME_F_DMACLIENT_CACHE_IN_STALL_COUNTER,
	LME_F_DMACLIENT_CACHE_IN_STALL_COUNTER_RESET,
	LME_F_DMACLIENT_CACHE_IN_FIFO_DEPTH,
	LME_F_DMACLIENT_CACHE_IN_BURST_ALIGNMENT,
	LME_F_DMACLIENT_CACHE_IN_DESCRIPTOR_1,
	LME_F_DMACLIENT_CACHE_IN_DESCRIPTOR_2,
	LME_F_DMACLIENT_CACHE_IN_REG_INTERFACE_VER,
	LME_F_DMACLIENT_CACHE_IN_BLOCK_ID_CODE,
	LME_F_DMACLIENT_MV_OUT_CLIENT_ENABLE,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_0,
	LME_F_DMACLIENT_MV_OUT_GEOM_BURST_LENGTH,
	LME_F_DMACLIENT_MV_OUT_GEOM_LWIDTH,
	LME_F_DMACLIENT_MV_OUT_GEOM_LINE_COUNT,
	LME_F_DMACLIENT_MV_OUT_GEOM_TOTAL_WIDTH,
	LME_F_DMACLIENT_MV_OUT_GEOM_LINE_DIRECTION,
	LME_F_DMACLIENT_MV_OUT_GEOM_LINE_DIRECTION_HW,
	LME_F_DMACLIENT_MV_OUT_FRMT_PACKING,
	LME_F_DMACLIENT_MV_OUT_FRMT_BPAD_SET,
	LME_F_DMACLIENT_MV_OUT_FRMT_BPAD_TYPE,
	LME_F_DMACLIENT_MV_OUT_FRMT_BSHIFT_SET,
	LME_F_DMACLIENT_MV_OUT_FRMT_CH_MIX_0,
	LME_F_DMACLIENT_MV_OUT_FRMT_CH_MIX_1,
	LME_F_DMACLIENT_MV_OUT_CLIENT_FLUSH,
	LME_F_DMACLIENT_MV_OUT_OUTSTANDING_LIMIT,
	LME_F_DMACLIENT_MV_OUT_BUSY,
	LME_F_DMACLIENT_MV_OUT_ERROR,
	LME_F_DMACLIENT_MV_OUT_TOKEN_ERROR,
	LME_F_DMACLIENT_MV_OUT_TRS_CONNECTION_LOST_OCCURRENCE,
	LME_F_DMACLIENT_MV_OUT_GEOM_STATE,
	LME_F_DMACLIENT_MV_OUT_GEOM_TYPE,
	LME_F_DMACLIENT_MV_OUT_FIFO_FULLNESS,
	LME_F_DMACLIENT_MV_OUT_TRACK_STATUS_BYTE,
	LME_F_DMACLIENT_MV_OUT_TRACK_STATUS_LINE,
	LME_F_DMACLIENT_MV_OUT_TRACK_STATUS_STRIP,
	LME_F_DMACLIENT_MV_OUT_TRACK_KEY_BYTE,
	LME_F_DMACLIENT_MV_OUT_TRACK_KEY_LINE,
	LME_F_DMACLIENT_MV_OUT_TRACK_ENABLE,
	LME_F_DMACLIENT_MV_OUT_INTERRUPT_VECTOR_MASKED,
	LME_F_DMACLIENT_MV_OUT_INTERRUPT_VECTOR,
	LME_F_DMACLIENT_MV_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_F_DMACLIENT_MV_OUT_INTERRUPT_MASK,
	LME_F_DMACLIENT_MV_OUT_STALL_COUNTER,
	LME_F_DMACLIENT_MV_OUT_STALL_COUNTER_RESET,
	LME_F_DMACLIENT_MV_OUT_FIFO_DEPTH,
	LME_F_DMACLIENT_MV_OUT_BURST_ALIGNMENT,
	LME_F_DMACLIENT_MV_OUT_SELF_HW_FLUSH_ENABLE,
	LME_F_DMACLIENT_MV_OUT_SELF_HW_FLUSH_STATUS,
	LME_F_DMACLIENT_MV_OUT_DESCRIPTOR_1,
	LME_F_DMACLIENT_MV_OUT_DESCRIPTOR_2,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_1,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_2,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_3,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_4,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_5,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_6,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_7,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_0,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_1,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_2,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_3,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_4,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_5,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_6,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_7,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_ROTATION_SIZE,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_F_DMACLIENT_MV_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_F_DMACLIENT_MV_OUT_REG_INTERFACE_VER,
	LME_F_DMACLIENT_MV_OUT_BLOCK_ID_CODE,
	LME_F_DMACLIENT_SAD_OUT_CLIENT_ENABLE,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_0,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BURST_LENGTH,
	LME_F_DMACLIENT_SAD_OUT_GEOM_LWIDTH,
	LME_F_DMACLIENT_SAD_OUT_GEOM_LINE_COUNT,
	LME_F_DMACLIENT_SAD_OUT_GEOM_TOTAL_WIDTH,
	LME_F_DMACLIENT_SAD_OUT_GEOM_LINE_DIRECTION,
	LME_F_DMACLIENT_SAD_OUT_GEOM_LINE_DIRECTION_HW,
	LME_F_DMACLIENT_SAD_OUT_FRMT_PACKING,
	LME_F_DMACLIENT_SAD_OUT_FRMT_BPAD_SET,
	LME_F_DMACLIENT_SAD_OUT_FRMT_BPAD_TYPE,
	LME_F_DMACLIENT_SAD_OUT_FRMT_BSHIFT_SET,
	LME_F_DMACLIENT_SAD_OUT_CLIENT_FLUSH,
	LME_F_DMACLIENT_SAD_OUT_OUTSTANDING_LIMIT,
	LME_F_DMACLIENT_SAD_OUT_BUSY,
	LME_F_DMACLIENT_SAD_OUT_ERROR,
	LME_F_DMACLIENT_SAD_OUT_TOKEN_ERROR,
	LME_F_DMACLIENT_SAD_OUT_TRS_CONNECTION_LOST_OCCURRENCE,
	LME_F_DMACLIENT_SAD_OUT_GEOM_STATE,
	LME_F_DMACLIENT_SAD_OUT_GEOM_TYPE,
	LME_F_DMACLIENT_SAD_OUT_FIFO_FULLNESS,
	LME_F_DMACLIENT_SAD_OUT_TRACK_STATUS_BYTE,
	LME_F_DMACLIENT_SAD_OUT_TRACK_STATUS_LINE,
	LME_F_DMACLIENT_SAD_OUT_TRACK_STATUS_STRIP,
	LME_F_DMACLIENT_SAD_OUT_TRACK_KEY_BYTE,
	LME_F_DMACLIENT_SAD_OUT_TRACK_KEY_LINE,
	LME_F_DMACLIENT_SAD_OUT_TRACK_ENABLE,
	LME_F_DMACLIENT_SAD_OUT_INTERRUPT_VECTOR_MASKED,
	LME_F_DMACLIENT_SAD_OUT_INTERRUPT_VECTOR,
	LME_F_DMACLIENT_SAD_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_F_DMACLIENT_SAD_OUT_INTERRUPT_MASK,
	LME_F_DMACLIENT_SAD_OUT_STALL_COUNTER,
	LME_F_DMACLIENT_SAD_OUT_STALL_COUNTER_RESET,
	LME_F_DMACLIENT_SAD_OUT_FIFO_DEPTH,
	LME_F_DMACLIENT_SAD_OUT_BURST_ALIGNMENT,
	LME_F_DMACLIENT_SAD_OUT_SELF_HW_FLUSH_ENABLE,
	LME_F_DMACLIENT_SAD_OUT_SELF_HW_FLUSH_STATUS,
	LME_F_DMACLIENT_SAD_OUT_DESCRIPTOR_1,
	LME_F_DMACLIENT_SAD_OUT_DESCRIPTOR_2,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_1,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_2,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_3,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_4,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_5,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_6,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_7,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_0,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_1,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_2,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_3,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_4,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_5,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_6,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_7,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_ROTATION_SIZE,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_F_DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_F_DMACLIENT_SAD_OUT_REG_INTERFACE_VER,
	LME_F_DMACLIENT_SAD_OUT_BLOCK_ID_CODE,
	LME_F_CONTINT_SIPULME2P0P0_4SETS_CONTINT_LEVEL_PULSE_N_SEL,
	LME_F_CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT1,
	LME_F_CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT1_ENABLE,
	LME_F_CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT1_STATUS,
	LME_F_CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT1_CLEAR,
	LME_F_CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT2,
	LME_F_CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT2_ENABLE,
	LME_F_CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT2_STATUS,
	LME_F_CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT2_CLEAR,
	LME_F_CONTINT_SIPULME2P0P0_4SETS_REG_INTERFACE_VER,
	LME_F_AXICRC_SIPULME2P0P0_SEED_0,
	LME_F_AXICRC_SIPULME2P0P0_RESULT_0,
	LME_F_AXICRC_SIPULME2P0P0_SEED_1,
	LME_F_AXICRC_SIPULME2P0P0_RESULT_1,
	LME_F_AXICRC_SIPULME2P0P0_REG_INTERFACE_VER,
	LME_F_COREX_ENABLE,
	LME_F_COREX_RESET,
	LME_F_COREX_FAST_MODE,
	LME_F_COREX_UPDATE_TYPE_0,
	LME_F_COREX_UPDATE_TYPE_1,
	LME_F_COREX_UPDATE_MODE_0,
	LME_F_COREX_UPDATE_MODE_1,
	LME_F_COREX_START_0,
	LME_F_COREX_START_1,
	LME_F_COREX_COPY_FROM_IP_0,
	LME_F_COREX_COPY_FROM_IP_1,
	LME_F_COREX_BUSY_0,
	LME_F_COREX_IP_SET_0,
	LME_F_COREX_BUSY_1,
	LME_F_COREX_IP_SET_1,
	LME_F_COREX_PRE_ADDR_CONFIG,
	LME_F_COREX_PRE_DATA_CONFIG,
	LME_F_COREX_POST_ADDR_CONFIG,
	LME_F_COREX_POST_DATA_CONFIG,
	LME_F_COREX_PRE_CONFIG_EN,
	LME_F_COREX_POST_CONFIG_EN,
	LME_F_COREX_TYPE_WRITE,
	LME_F_COREX_TYPE_WRITE_TRIGGER,
	LME_F_COREX_TYPE_READ,
	LME_F_COREX_TYPE_READ_OFFSET,
	LME_F_COREX_INTERRUPT_VECTOR_MASKED,
	LME_F_COREX_INTERRUPT_VECTOR,
	LME_F_COREX_INTERRUPT_VECTOR_CLEAR,
	LME_F_COREX_INTERRUPT_MASK,
	LME_F_COREX_MULTISET_ENABLE,
	LME_F_COREX_MS_UPDATE_TYPE_0_0,
	LME_F_COREX_MS_UPDATE_TYPE_0_1,
	LME_F_COREX_MS_UPDATE_TYPE_0_2,
	LME_F_COREX_MS_UPDATE_TYPE_0_3,
	LME_F_COREX_MS_UPDATE_TYPE_1_0,
	LME_F_COREX_MS_UPDATE_TYPE_1_1,
	LME_F_COREX_MS_UPDATE_TYPE_1_2,
	LME_F_COREX_MS_UPDATE_TYPE_1_3,
	LME_F_COREX_MS_BUSY_0,
	LME_F_COREX_MS_IP_SET_0,
	LME_F_COREX_MS_BUSY_1,
	LME_F_COREX_MS_IP_SET_1,
	LME_F_COREX_REG_INTERFACE_VER,
	LME_F_I2MM_SIPULME2P0P0_MVMSPSMEDS_MVMSPSMEDS_REDUCED_SUPPORT,
	LME_F_I2MM_SIPULME2P0P0_MVMSPSMEDS_LINEGAP,
	LME_F_I2MM_SIPULME2P0P0_MVMSPSMEDS_REG_INTERFACE_VER,
	LME_F_I2MM_SIPULME2P0P0_MVMSPSMEDF_MVMSPSMEDF_REDUCED_SUPPORT,
	LME_F_I2MM_SIPULME2P0P0_MVMSPSMEDF_LINEGAP,
	LME_F_I2MM_SIPULME2P0P0_MVMSPSMEDF_REG_INTERFACE_VER,
	LME_REG_FIELD_CNT
};

static const struct is_reg lme_regs[LME_REG_CNT] = {
	{0x00000, "GLOBAL_ENABLE"},
	{0x00004, "DISABLE_CHAIN_ON_CORRUPTED"},
	{0x00008, "SW_RESET"},
	{0x0000C, "SW_CORE_RESET"},
	{0x00010, "HW_RESET"},
	{0x00014, "FORCE_INTERNAL_CLOCK"},
	{0x00018, "TRANS_STOP_REQ"},
	{0x0001C, "TRANS_STOP_REQ_RDY"},
	{0x00020, "IDLENESS_STATUS"},
	{0x00024, "AUTO_MASK_PREADY"},
	{0x00028, "INTERRUPT_AUTO_MASK"},
	{0x0002C, "IP_POST_FRAME_GAP"},
	{0x00030, "IP_USE_END_INTERRUPT_ENABLE"},
	{0x00034, "IP_ROL_MODE"},
	{0x00038, "IP_ROL_RESET"},
	{0x0003C, "IP_PROCESSING"},
	{0x00040, "IP_DISABLE_C2COM_LOST_CONNECTION_AUTORECOVERY"},
	{0x00044, "IP_FORCE_TRS_FLUSH"},
	{0x00048, "CTRL_MS_OPERATION_MODE_SELECT"},
	{0x0004C, "CTRL_ADD_TO_QUEUE_INPUT_MODE_SELECT"},
	{0x00050, "CTRL_MS_SEQUENCE_LENGTH"},
	{0x00054, "CTRL_MS_SEQUENCE"},
	{0x00058, "CTRL_MS_SEQUENCE_INDEX_POINTER"},
	{0x0005C, "CTRL_MS_SEQUENCE_SET_DISABLE"},
	{0x00060, "CTRL_MS_CURRENT_ACTIVE_SET"},
	{0x00064, "CTRL_MS_NEXT_FRAME_SET"},
	{0x00068, "CTRL_MS_QUEUE_FULLNESS"},
	{0x0006C, "CTRL_MS_QUEUE_FLUSH"},
	{0x00070, "CTRL_MS_ADD_TO_QUEUE"},
	{0x00074, "CTRL_INCREASE_FRAME_COUNTER_TRIGGER"},
	{0x00078, "CTRL_TOTAL_FRAME_COUNTER"},
	{0x0007C, "CTRL_FRAME_COUNTER_PER_SET"},
	{0x00080, "CTRL_ERROR_INTERRUPT_VECTOR_STATUS"},
	{0x00084, "CTRL_ERROR_INTERRUPT_VECTOR_STATUS_CLEAR"},
	{0x00088, "CTRL_ERROR_INTERRUPT_ENABLE"},
	{0x0008C, "CTRL_PROCESSING_TIMEOUT"},
	{0x00090, "CTRL_PROCESSING_TIMEOUT_RESET_ENABLE"},
	{0x00094, "IP_END_INTERRUPT_ENABLE"},
	{0x00098, "IP_CORRUPTED_INTERRUPT_ENABLE"},
	{0x0009C, "IP_STALL_OUT_STAT"},
	{0x000A0, "IP_ROL_SELECT"},
	{0x000A4, "IP_SECURITY_INPUT_SELECT"},
	{0x000A8, "IP_INT_ON_COL_ROW"},
	{0x000AC, "IP_INT_ON_COL_ROW_CORD"},
	{0x000B0, "DMA_ISP_ARUSER"},
	{0x000B4, "DMA_ISP_AWUSER"},
	{0x000E8, "IP_FREEZE_VERSION"},
	{0x000EC, "IP_ISP_VERSION"},
	{0x000F4, "SIPULME2P0P0_REG_INTERFACE_VER"},
	{0x00100, "CACHE_8BIT_LME_BYPASS"},
	{0x00104, "CACHE_8BIT_LME_CONFIG"},
	{0x00108, "CACHE_8BIT_IMAGE0_CONFIG"},
	{0x0010C, "CACHE_8BIT_BASE_ADDR_1P_0"},
	{0x00110, "CACHE_8BIT_BASE_ADDR_1P_JUMP_0"},
	{0x00114, "CACHE_8BIT_IMAGE1_CONFIG"},
	{0x00118, "CACHE_8BIT_BASE_ADDR_1P_1"},
	{0x0011C, "CACHE_8BIT_BASE_ADDR_1P_JUMP_1"},
	{0x00120, "CACHE_8BIT_CROP_CONFIG_START_0"},
	{0x00124, "CACHE_8BIT_CROP_CONFIG_START_1"},
	{0x00128, "CACHE_8BIT_PIX_CONFIG_0"},
	{0x0012C, "CACHE_8BIT_PIX_CONFIG_1"},
	{0x00130, "CACHE_8BIT_DATA_REQ_CNT"},
	{0x00134, "CACHE_8BIT_DATA_REQ_CNT_HIT"},
	{0x00138, "CACHE_8BIT_PRE_REQ_CNT"},
	{0x0013C, "CACHE_8BIT_PRE_REQ_CNT_HIT"},
	{0x00140, "CACHE_8BIT_CACHE_UTILIZATION"},
	{0x001F4, "CACHE_8BIT_REG_INTERFACE_VER"},
	{0x00200, "MVCT_12BIT_LME_CONFIG"},
	{0x00204, "MVCT_12BIT_MVE_CONFIG"},
	{0x00208, "MVCT_12BIT_MVE_WEIGHT"},
	{0x0020C, "MVCT_12BIT_MV_SR"},
	{0x00210, "MVCT_12BIT_IMAGE_DIMENTIONS"},
	{0x00214, "MVCT_12BIT_LME_PREFETCH"},
	{0x00218, "MVCT_12BIT_TRS_CONFIG1"},
	{0x0021C, "MVCT_12BIT_POST_FRAME_GAP"},
	{0x00220, "MVCT_12BIT_MVM_DBG0"},
	{0x00224, "MVCT_12BIT_MVM_DBG1"},
	{0x00228, "MVCT_12BIT_MVM_DBG1A"},
	{0x0022C, "MVCT_12BIT_MVM_DBG2"},
	{0x00230, "MVCT_12BIT_MVM_DBG2A"},
	{0x00234, "MVCT_12BIT_MVM_DBG3"},
	{0x00238, "MVCT_12BIT_MVM_DBG4A"},
	{0x0023C, "MVCT_12BIT_MVM_DBG4B"},
	{0x00240, "MVCT_12BIT_MVM_DBG4C"},
	{0x00244, "MVCT_12BIT_MVM_DBG4D"},
	{0x00248, "MVCT_12BIT_MVM_DBG5"},
	{0x0024C, "MVCT_12BIT_IFC_DBG0"},
	{0x00250, "MVCT_12BIT_IFC_DBG1"},
	{0x00254, "MVCT_12BIT_PMV_RAM_WR_ACCESS"},
	{0x00258, "MVCT_12BIT_PMV_RAM_START_ADD"},
	{0x0025C, "MVCT_12BIT_PMV_RAM_RD_ACCESS"},
	{0x002F4, "MVCT_12BIT_REG_INTERFACE_VER"},
	{0x00300, "SECU_CTRL_SEQID"},
	{0x00304, "SECU_CTRL_SEQID_RD"},
	{0x00308, "SECU_CTRL_TZINFO_SEQID_0"},
	{0x0030C, "SECU_CTRL_TZINFO_SEQID_0_RD"},
	{0x00310, "SECU_CTRL_TZINFO_SEQID_1"},
	{0x00314, "SECU_CTRL_TZINFO_SEQID_1_RD"},
	{0x00318, "SECU_CTRL_TZINFO_SEQID_2"},
	{0x0031C, "SECU_CTRL_TZINFO_SEQID_2_RD"},
	{0x00320, "SECU_CTRL_TZINFO_SEQID_3"},
	{0x00324, "SECU_CTRL_TZINFO_SEQID_3_RD"},
	{0x00328, "SECU_CTRL_TZINFO_SEQID_4"},
	{0x0032C, "SECU_CTRL_TZINFO_SEQID_4_RD"},
	{0x00330, "SECU_CTRL_TZINFO_SEQID_5"},
	{0x00334, "SECU_CTRL_TZINFO_SEQID_5_RD"},
	{0x00338, "SECU_CTRL_TZINFO_SEQID_6"},
	{0x0033C, "SECU_CTRL_TZINFO_SEQID_6_RD"},
	{0x00340, "SECU_CTRL_TZINFO_SEQID_7"},
	{0x00344, "SECU_CTRL_TZINFO_SEQID_7_RD"},
	{0x003F4, "SECUCTRL_REG_INTERFACE_VER"},
	{0x00400, "DMA_SIPULME2P0P0_DEBUG"},
	{0x00408, "DMA_SIPULME2P0P0_WR_SLOT_LEN_0"},
	{0x0040C, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_0"},
	{0x00410, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_1"},
	{0x00414, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_2"},
	{0x00418, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_3"},
	{0x0041C, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_4"},
	{0x00420, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_5"},
	{0x00424, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_6"},
	{0x00428, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_7"},
	{0x0042C, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_8"},
	{0x00430, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_9"},
	{0x00434, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_10"},
	{0x00438, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_11"},
	{0x0043C, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_12"},
	{0x00440, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_13"},
	{0x00444, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_14"},
	{0x00448, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_15"},
	{0x0044C, "DMA_SIPULME2P0P0_SLOT_REG_RD_0_16"},
	{0x00450, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_0"},
	{0x00454, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_1"},
	{0x00458, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_2"},
	{0x0045C, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_3"},
	{0x00460, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_4"},
	{0x00464, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_5"},
	{0x00468, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_6"},
	{0x0046C, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_7"},
	{0x00470, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_8"},
	{0x00474, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_9"},
	{0x00478, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_10"},
	{0x0047C, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_11"},
	{0x00480, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_12"},
	{0x00484, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_13"},
	{0x00488, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_14"},
	{0x0048C, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_15"},
	{0x00490, "DMA_SIPULME2P0P0_SLOT_REG_WR_0_16"},
	{0x00494, "DMA_SIPULME2P0P0_SWAP_TABLE_RD_0"},
	{0x00498, "DMA_SIPULME2P0P0_SWAP_TABLE_WR_0"},
	{0x0049C, "DMA_SIPULME2P0P0_QOS_LUT_RD_0_0"},
	{0x004A0, "DMA_SIPULME2P0P0_QOS_LUT_RD_0_1"},
	{0x004A4, "DMA_SIPULME2P0P0_QOS_LUT_WR_0_0"},
	{0x004A8, "DMA_SIPULME2P0P0_QOS_LUT_WR_0_1"},
	{0x004AC, "DMA_SIPULME2P0P0_WR_ADDR_FIFO_DEPTH_0"},
	{0x004B0, "DMA_SIPULME2P0P0_WR_DATA_FIFO_DEPTH_0"},
	{0x004B4, "DMA_SIPULME2P0P0_WR_FIFO_FULLNESS_0"},
	{0x004B8, "DMA_SIPULME2P0P0_WR_ADDR_MO_LIMIT_0"},
	{0x004BC, "DMA_SIPULME2P0P0_WR_MO_CNT_0"},
	{0x004C0, "DMA_SIPULME2P0P0_RD_MO_CNT_0"},
	{0x004F4, "DMA_SIPULME2P0P0_REG_INTERFACE_VER"},
	{0x00500, "DMATOP_SIPULME2P0P0_DMACLIENTS_FLUSH_STATUS"},
	{0x00504, "DMATOP_SIPULME2P0P0_DMACLIENTS_ERRORS"},
	{0x00508, "DMATOP_SIPULME2P0P0_DMACLIENTS_INFO"},
	{0x005F4, "DMATOP_SIPULME2P0P0_REG_INTERFACE_VER"},
	{0x00600, "DMACLIENT_CACHE_IN_CLIENT_ENABLE"},
	{0x00608, "DMACLIENT_CACHE_IN_GEOM_BURST_LENGTH"},
	{0x00678, "DMACLIENT_CACHE_IN_CLIENT_FLUSH"},
	{0x0067C, "DMACLIENT_CACHE_IN_OUTSTANDING_LIMIT"},
	{0x00680, "DMACLIENT_CACHE_IN_STATUS"},
	{0x00684, "DMACLIENT_CACHE_IN_TRACK_STATUS_BYTE"},
	{0x00688, "DMACLIENT_CACHE_IN_TRACK_STATUS_LINE"},
	{0x0068C, "DMACLIENT_CACHE_IN_TRACK_STATUS_STRIP"},
	{0x00690, "DMACLIENT_CACHE_IN_TRACK_KEY_BYTE"},
	{0x00694, "DMACLIENT_CACHE_IN_TRACK_KEY_LINE"},
	{0x0069C, "DMACLIENT_CACHE_IN_TRACK_ENABLE"},
	{0x006A0, "DMACLIENT_CACHE_IN_INTERRUPT_VECTOR_MASKED"},
	{0x006A4, "DMACLIENT_CACHE_IN_INTERRUPT_VECTOR"},
	{0x006A8, "DMACLIENT_CACHE_IN_INTERRUPT_VECTOR_CLEAR"},
	{0x006AC, "DMACLIENT_CACHE_IN_INTERRUPT_MASK"},
	{0x006B0, "DMACLIENT_CACHE_IN_STALL_COUNTER"},
	{0x006B4, "DMACLIENT_CACHE_IN_STALL_COUNTER_RESET"},
	{0x006BC, "DMACLIENT_CACHE_IN_DATA_FIFO_DEPTH"},
	{0x006C0, "DMACLIENT_CACHE_IN_BURST_ALIGNMENT"},
	{0x006D8, "DMACLIENT_CACHE_IN_DESCRIPTOR_1"},
	{0x006DC, "DMACLIENT_CACHE_IN_DESCRIPTOR_2"},
	{0x006F4, "DMACLIENT_CACHE_IN_REG_INTERFACE_VER"},
	{0x006F8, "DMACLIENT_CACHE_IN_BLOCK_ID_CODE"},
	{0x00700, "DMACLIENT_MV_OUT_CLIENT_ENABLE"},
	{0x00704, "DMACLIENT_MV_OUT_GEOM_BASE_ADDR_0"},
	{0x00708, "DMACLIENT_MV_OUT_GEOM_BURST_LENGTH"},
	{0x0070C, "DMACLIENT_MV_OUT_GEOM_LWIDTH"},
	{0x00718, "DMACLIENT_MV_OUT_GEOM_LINE_COUNT"},
	{0x00720, "DMACLIENT_MV_OUT_GEOM_TOTAL_WIDTH"},
	{0x00724, "DMACLIENT_MV_OUT_GEOM_LINE_DIRECTION"},
	{0x00728, "DMACLIENT_MV_OUT_GEOM_LINE_DIRECTION_HW"},
	{0x0075C, "DMACLIENT_MV_OUT_FRMT_PACKING"},
	{0x00760, "DMACLIENT_MV_OUT_FRMT_MNM"},
	{0x00768, "DMACLIENT_MV_OUT_FRMT_CH_MIX_0"},
	{0x0076C, "DMACLIENT_MV_OUT_FRMT_CH_MIX_1"},
	{0x00778, "DMACLIENT_MV_OUT_CLIENT_FLUSH"},
	{0x0077C, "DMACLIENT_MV_OUT_OUTSTANDING_LIMIT"},
	{0x00780, "DMACLIENT_MV_OUT_STATUS"},
	{0x00784, "DMACLIENT_MV_OUT_TRACK_STATUS_BYTE"},
	{0x00788, "DMACLIENT_MV_OUT_TRACK_STATUS_LINE"},
	{0x0078C, "DMACLIENT_MV_OUT_TRACK_STATUS_STRIP"},
	{0x00790, "DMACLIENT_MV_OUT_TRACK_KEY_BYTE"},
	{0x00794, "DMACLIENT_MV_OUT_TRACK_KEY_LINE"},
	{0x0079C, "DMACLIENT_MV_OUT_TRACK_ENABLE"},
	{0x007A0, "DMACLIENT_MV_OUT_INTERRUPT_VECTOR_MASKED"},
	{0x007A4, "DMACLIENT_MV_OUT_INTERRUPT_VECTOR"},
	{0x007A8, "DMACLIENT_MV_OUT_INTERRUPT_VECTOR_CLEAR"},
	{0x007AC, "DMACLIENT_MV_OUT_INTERRUPT_MASK"},
	{0x007B0, "DMACLIENT_MV_OUT_STALL_COUNTER"},
	{0x007B4, "DMACLIENT_MV_OUT_STALL_COUNTER_RESET"},
	{0x007BC, "DMACLIENT_MV_OUT_DATA_FIFO_DEPTH"},
	{0x007C0, "DMACLIENT_MV_OUT_BURST_ALIGNMENT"},
	{0x007C8, "DMACLIENT_MV_OUT_SELF_HW_FLUSH_ENABLE"},
	{0x007CC, "DMACLIENT_MV_OUT_SELF_HW_FLUSH_STATUS"},
	{0x007D8, "DMACLIENT_MV_OUT_DESCRIPTOR_1"},
	{0x007DC, "DMACLIENT_MV_OUT_DESCRIPTOR_2"},
	{0x00800, "DMACLIENT_MV_OUT_GEOM_BASE_ADDR_1"},
	{0x00804, "DMACLIENT_MV_OUT_GEOM_BASE_ADDR_2"},
	{0x00808, "DMACLIENT_MV_OUT_GEOM_BASE_ADDR_3"},
	{0x0080C, "DMACLIENT_MV_OUT_GEOM_BASE_ADDR_4"},
	{0x00810, "DMACLIENT_MV_OUT_GEOM_BASE_ADDR_5"},
	{0x00814, "DMACLIENT_MV_OUT_GEOM_BASE_ADDR_6"},
	{0x00818, "DMACLIENT_MV_OUT_GEOM_BASE_ADDR_7"},
	{0x0081C, "DMACLIENT_MV_OUT_GEOM_BASE_ADDR_CONF"},
	{0x00820, "DMACLIENT_MV_OUT_GEOM_BASE_ADDR_CURRENT"},
	{0x00824, "DMACLIENT_MV_OUT_GEOM_BASE_ADDR_ROTATION_RESET"},
	{0x008F4, "DMACLIENT_MV_OUT_REG_INTERFACE_VER"},
	{0x008F8, "DMACLIENT_MV_OUT_BLOCK_ID_CODE"},
	{0x00900, "DMACLIENT_SAD_OUT_CLIENT_ENABLE"},
	{0x00904, "DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_0"},
	{0x00908, "DMACLIENT_SAD_OUT_GEOM_BURST_LENGTH"},
	{0x0090C, "DMACLIENT_SAD_OUT_GEOM_LWIDTH"},
	{0x00918, "DMACLIENT_SAD_OUT_GEOM_LINE_COUNT"},
	{0x00920, "DMACLIENT_SAD_OUT_GEOM_TOTAL_WIDTH"},
	{0x00924, "DMACLIENT_SAD_OUT_GEOM_LINE_DIRECTION"},
	{0x00928, "DMACLIENT_SAD_OUT_GEOM_LINE_DIRECTION_HW"},
	{0x0095C, "DMACLIENT_SAD_OUT_FRMT_PACKING"},
	{0x00960, "DMACLIENT_SAD_OUT_FRMT_MNM"},
	{0x00978, "DMACLIENT_SAD_OUT_CLIENT_FLUSH"},
	{0x0097C, "DMACLIENT_SAD_OUT_OUTSTANDING_LIMIT"},
	{0x00980, "DMACLIENT_SAD_OUT_STATUS"},
	{0x00984, "DMACLIENT_SAD_OUT_TRACK_STATUS_BYTE"},
	{0x00988, "DMACLIENT_SAD_OUT_TRACK_STATUS_LINE"},
	{0x0098C, "DMACLIENT_SAD_OUT_TRACK_STATUS_STRIP"},
	{0x00990, "DMACLIENT_SAD_OUT_TRACK_KEY_BYTE"},
	{0x00994, "DMACLIENT_SAD_OUT_TRACK_KEY_LINE"},
	{0x0099C, "DMACLIENT_SAD_OUT_TRACK_ENABLE"},
	{0x009A0, "DMACLIENT_SAD_OUT_INTERRUPT_VECTOR_MASKED"},
	{0x009A4, "DMACLIENT_SAD_OUT_INTERRUPT_VECTOR"},
	{0x009A8, "DMACLIENT_SAD_OUT_INTERRUPT_VECTOR_CLEAR"},
	{0x009AC, "DMACLIENT_SAD_OUT_INTERRUPT_MASK"},
	{0x009B0, "DMACLIENT_SAD_OUT_STALL_COUNTER"},
	{0x009B4, "DMACLIENT_SAD_OUT_STALL_COUNTER_RESET"},
	{0x009BC, "DMACLIENT_SAD_OUT_DATA_FIFO_DEPTH"},
	{0x009C0, "DMACLIENT_SAD_OUT_BURST_ALIGNMENT"},
	{0x009C8, "DMACLIENT_SAD_OUT_SELF_HW_FLUSH_ENABLE"},
	{0x009CC, "DMACLIENT_SAD_OUT_SELF_HW_FLUSH_STATUS"},
	{0x009D8, "DMACLIENT_SAD_OUT_DESCRIPTOR_1"},
	{0x009DC, "DMACLIENT_SAD_OUT_DESCRIPTOR_2"},
	{0x00A00, "DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_1"},
	{0x00A04, "DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_2"},
	{0x00A08, "DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_3"},
	{0x00A0C, "DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_4"},
	{0x00A10, "DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_5"},
	{0x00A14, "DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_6"},
	{0x00A18, "DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_7"},
	{0x00A1C, "DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_CONF"},
	{0x00A20, "DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_CURRENT"},
	{0x00A24, "DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_ROTATION_RESET"},
	{0x00AF4, "DMACLIENT_SAD_OUT_REG_INTERFACE_VER"},
	{0x00AF8, "DMACLIENT_SAD_OUT_BLOCK_ID_CODE"},
	{0x00B00, "CONTINT_SIPULME2P0P0_4SETS_LEVEL_PULSE_N_SEL"},
	{0x00B04, "CONTINT_SIPULME2P0P0_4SETS_INT1"},
	{0x00B08, "CONTINT_SIPULME2P0P0_4SETS_INT1_ENABLE"},
	{0x00B0C, "CONTINT_SIPULME2P0P0_4SETS_INT1_STATUS"},
	{0x00B10, "CONTINT_SIPULME2P0P0_4SETS_INT1_CLEAR"},
	{0x00B14, "CONTINT_SIPULME2P0P0_4SETS_INT2"},
	{0x00B18, "CONTINT_SIPULME2P0P0_4SETS_INT2_ENABLE"},
	{0x00B1C, "CONTINT_SIPULME2P0P0_4SETS_INT2_STATUS"},
	{0x00B20, "CONTINT_SIPULME2P0P0_4SETS_INT2_CLEAR"},
	{0x00BF4, "CONTINT_SIPULME2P0P0_4SETS_REG_INTERFACE_VER"},
	{0x00C00, "AXICRC_SIPULME2P0P0_SEED_0"},
	{0x00C04, "AXICRC_SIPULME2P0P0_RESULT_0"},
	{0x00C08, "AXICRC_SIPULME2P0P0_SEED_1"},
	{0x00C0C, "AXICRC_SIPULME2P0P0_RESULT_1"},
	{0x00CF4, "AXICRC_SIPULME2P0P0_REG_INTERFACE_VER"},
	{0x00D00, "COREX_ENABLE"},
	{0x00D04, "COREX_RESET"},
	{0x00D08, "COREX_FAST_MODE"},
	{0x00D0C, "COREX_UPDATE_TYPE_0"},
	{0x00D10, "COREX_UPDATE_TYPE_1"},
	{0x00D14, "COREX_UPDATE_MODE_0"},
	{0x00D18, "COREX_UPDATE_MODE_1"},
	{0x00D1C, "COREX_START_0"},
	{0x00D20, "COREX_START_1"},
	{0x00D24, "COREX_COPY_FROM_IP_0"},
	{0x00D28, "COREX_COPY_FROM_IP_1"},
	{0x00D2C, "COREX_STATUS_0"},
	{0x00D30, "COREX_STATUS_1"},
	{0x00D34, "COREX_PRE_ADDR_CONFIG"},
	{0x00D38, "COREX_PRE_DATA_CONFIG"},
	{0x00D3C, "COREX_POST_ADDR_CONFIG"},
	{0x00D40, "COREX_POST_DATA_CONFIG"},
	{0x00D44, "COREX_PRE_POST_CONFIG_EN"},
	{0x00D48, "COREX_TYPE_WRITE"},
	{0x00D4C, "COREX_TYPE_WRITE_TRIGGER"},
	{0x00D50, "COREX_TYPE_READ"},
	{0x00D54, "COREX_TYPE_READ_OFFSET"},
	{0x00D58, "COREX_INTERRUPT_VECTOR_MASKED"},
	{0x00D5C, "COREX_INTERRUPT_VECTOR"},
	{0x00D60, "COREX_INTERRUPT_VECTOR_CLEAR"},
	{0x00D64, "COREX_INTERRUPT_MASK"},
	{0x00D68, "COREX_MULTISET_ENABLE"},
	{0x00D6C, "COREX_MS_UPDATE_TYPE_0_0"},
	{0x00D70, "COREX_MS_UPDATE_TYPE_0_1"},
	{0x00D74, "COREX_MS_UPDATE_TYPE_0_2"},
	{0x00D78, "COREX_MS_UPDATE_TYPE_0_3"},
	{0x00D7C, "COREX_MS_UPDATE_TYPE_1_0"},
	{0x00D80, "COREX_MS_UPDATE_TYPE_1_1"},
	{0x00D84, "COREX_MS_UPDATE_TYPE_1_2"},
	{0x00D88, "COREX_MS_UPDATE_TYPE_1_3"},
	{0x00D8C, "COREX_MS_STATUS_0"},
	{0x00D90, "COREX_MS_STATUS_1"},
	{0x00DF4, "COREX_REG_INTERFACE_VER"},
	{0x00E04, "I2MM_SIPULME2P0P0_MVMSPSMEDS_MVMSPSMEDS_REDUCED_SUPPORT"},
	{0x00E08, "I2MM_SIPULME2P0P0_MVMSPSMEDS_LINEGAP"},
	{0x00EF4, "I2MM_SIPULME2P0P0_MVMSPSMEDS_REG_INTERFACE_VER"},
	{0x00F04, "I2MM_SIPULME2P0P0_MVMSPSMEDF_MVMSPSMEDF_REDUCED_SUPPORT"},
	{0x00F08, "I2MM_SIPULME2P0P0_MVMSPSMEDF_LINEGAP"},
	{0x00FF4, "I2MM_SIPULME2P0P0_MVMSPSMEDF_REG_INTERFACE_VER"},
};

static const struct is_field lme_fields[LME_REG_FIELD_CNT] = {
	{"GLOBAL_ENABLE", 0, 1, RW, 0x00000000},
	{"DISABLE_CHAIN_ON_CORRUPTED", 0, 1, RW, 0x00000000},
	{"SW_RESET", 0, 1, XWTC, 0x00000000},
	{"SW_CORE_RESET", 0, 1, XWTC, 0x00000000},
	{"HW_RESET", 0, 1, XWTC, 0x00000000},
	{"FORCE_INTERNAL_CLOCK", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ_RDY", 0, 1, RO, 0x00000001},
	{"IDLENESS_STATUS", 0, 1, RO, 0x00000001},
	{"CHAIN_IDLENESS_STATUS", 4, 1, RO, 0x00000001},
	{"AUTO_MASK_PREADY", 0, 1, RW, 0x00000000},
	{"INTERRUPT_AUTO_MASK", 0, 1, RW, 0x00000000},
	{"IP_POST_FRAME_GAP", 0, 32, RWC, 0x00000010},
	{"IP_USE_END_INTERRUPT_ENABLE", 0, 1, RWC, 0x00000000},
	{"IP_ROL_MODE", 0, 2, RWC, 0x00000000},
	{"IP_ROL_RESET", 0, 1, XWTC, 0x00000000},
	{"IP_PROCESSING", 0, 1, RW, 0x00000000},
	{"IP_DISABLE_C2COM_LOST_CONNECTION_AUTORECOVERY", 0, 1, RW, 0x00000001},
	{"IP_FORCE_TRS_FLUSH", 0, 1, RW, 0x00000000},
	{"CTRL_MS_OPERATION_MODE_SELECT", 0, 1, RW, 0x00000000},
	{"CTRL_ADD_TO_QUEUE_INPUT_MODE_SELECT", 0, 2, RW, 0x00000000},
	{"CTRL_MS_SEQUENCE_LENGTH", 0, 4, RW, 0x00000001},
	{"CTRL_MS_SEQUENCE", 0, 32, RW, 0x00000000},
	{"CTRL_MS_SEQUENCE_INDEX_POINTER", 0, 5, RO, 0x00000000},
	{"CTRL_MS_SEQUENCE_SET0_DISABLE", 0, 1, RW, 0x00000000},
	{"CTRL_MS_SEQUENCE_SET1_DISABLE", 1, 1, RW, 0x00000000},
	{"CTRL_MS_SEQUENCE_SET2_DISABLE", 2, 1, RW, 0x00000000},
	{"CTRL_MS_SEQUENCE_SET3_DISABLE", 3, 1, RW, 0x00000000},
	{"CTRL_MS_CURRENT_ACTIVE_SET", 0, 2, RO, 0x00000000},
	{"CTRL_MS_NEXT_FRAME_SET", 0, 2, RO, 0x00000000},
	{"CTRL_MS_QUEUE_FULLNESS", 0, 5, RO, 0x00000000},
	{"CTRL_MS_QUEUE_FLUSH", 0, 1, XWTC, 0x00000000},
	{"CTRL_MS_ADD_TO_QUEUE", 0, 3, WO, 0x00000000},
	{"CTRL_INCREASE_FRAME_COUNTER_TRIGGER", 0, 1, RW, 0x00000000},
	{"CTRL_TOTAL_FRAME_COUNTER", 0, 32, RO, 0x00000000},
	{"CTRL_FRAME_COUNTER_PER_SET", 0, 32, ROS, 0x00000000},
	{"CTRL_ERROR_INTERRUPT_VECTOR_STATUS", 0, 5, RO, 0x00000000},
	{"CTRL_ERROR_INTERRUPT_VECTOR_STATUS_CLEAR", 0, 5, WO, 0x00000000},
	{"CTRL_ERROR_INTERRUPT_ENABLE", 0, 5, RW, 0x00000000},
	{"CTRL_PROCESSING_TIMEOUT", 0, 32, RWC, 0x00000000},
	{"CTRL_PROCESSING_TIMEOUT_RESET_ENABLE", 0, 1, RWC, 0x00000000},
	{"IP_END_INTERRUPT_ENABLE", 0, 1, RWC, 0x00000000},
	{"IP_CORRUPTED_INTERRUPT_ENABLE", 0, 3, RWC, 0x00000000},
	{"IP_STALL_OUT_STAT", 0, 2, RO, 0x00000000},
	{"IP_ROL_SELECT", 0, 3, RWC, 0x00000000},
	{"IP_SECURITY_INPUT_SELECT", 0, 1, RWC, 0x00000001},
	{"IP_INT_SRC_SEL", 0, 2, RWC, 0x00000000},
	{"IP_INT_COL_EN", 2, 1, RWC, 0x00000000},
	{"IP_INT_ROW_EN", 3, 1, RWC, 0x00000000},
	{"IP_INT_COL_CORD", 0, 13, RWC, 0x00000000},
	{"IP_INT_ROW_CORD", 16, 13, RWC, 0x00000000},
	{"DMA_ISP_ARUSER_RCAI", 0, 1, RWC, 0x00000000},
	{"DMA_ISP_ARUSER_RAI", 1, 1, RWC, 0x00000000},
	{"DMA_ISP_ARUSER_PST", 2, 1, RWC, 0x00000000},
	{"DMA_ISP_ARUSER_PLD", 3, 1, RWC, 0x00000000},
	{"DMA_ISP_ARUSER_CACHE_HIT", 4, 3, RWC, 0x00000000},
	{"DMA_ISP_ARUSER_FULL_LINE_INFO", 7, 1, RWC, 0x00000000},
	{"DMA_ISP_ARUSER_DATA_SHARE_TYPE", 8, 2, RWC, 0x00000000},
	{"DMA_ISP_AWUSER_RCAI", 0, 1, RWC, 0x00000000},
	{"DMA_ISP_AWUSER_RAI", 1, 1, RWC, 0x00000000},
	{"DMA_ISP_AWUSER_PST", 2, 1, RWC, 0x00000000},
	{"DMA_ISP_AWUSER_PLD", 3, 1, RWC, 0x00000000},
	{"DMA_ISP_AWUSER_CACHE_HIT", 4, 3, RWC, 0x00000000},
	{"DMA_ISP_AWUSER_FULL_LINE_INFO", 7, 1, RWC, 0x00000000},
	{"DMA_ISP_AWUSER_DATA_SHARE_TYPE", 8, 2, RWC, 0x00000000},
	{"IP_FREEZE_NUMBER", 0, 16, RO, 0x00000004},
	{"IP_MICRO", 0, 16, RO, 0x00000000},
	{"IP_MINOR", 16, 8, RO, 0x00000000},
	{"IP_MAJOR", 24, 8, RO, 0x00000002},
	{"SIPULME2P0P0_REG_INTERFACE_VER", 0, 16, RO, 0x00009d92},
	{"CACHE_8BIT_LME_BYPASS", 0, 1, RWC, 0x00000000},
	{"CACHE_8BIT_LME_MODE", 0, 1, RWC, 0x00000001},
	{"CACHE_8BIT_IGNORE_PREFETCH", 3, 1, RWC, 0x00000000},
	{"CACHE_8BIT_DATA_REQ_CNT_EN", 24, 1, RWC, 0x00000000},
	{"CACHE_8BIT_PRE_REQ_CNT_EN", 25, 1, RWC, 0x00000000},
	{"CACHE_8BIT_CACHE_UTILIZATION_EN", 26, 1, RWC, 0x00000000},
	{"CACHE_8BIT_IMG_WIDTH_X_0", 0, 11, RWC, 0x00000680},
	{"CACHE_8BIT_IMG_HEIGHT_Y_0", 11, 11, RWC, 0x00000438},
	{"CACHE_8BIT_BASE_ADDR_1P_0", 0, 32, RWC, 0x00000000},
	{"CACHE_8BIT_BASE_ADDR_1P_JUMP_0", 0, 32, RWC, 0x00000780},
	{"CACHE_8BIT_IMG_WIDTH_X_1", 0, 11, RWC, 0x00000680},
	{"CACHE_8BIT_IMG_HEIGHT_Y_1", 11, 11, RWC, 0x00000438},
	{"CACHE_8BIT_BASE_ADDR_1P_1", 0, 32, RWC, 0x00000000},
	{"CACHE_8BIT_BASE_ADDR_1P_JUMP_1", 0, 32, RWC, 0x00000780},
	{"CACHE_8BIT_CROP_START_X_0", 0, 11, RWC, 0x00000000},
	{"CACHE_8BIT_CROP_START_Y_0", 11, 11, RWC, 0x00000000},
	{"CACHE_8BIT_CROP_START_X_1", 0, 11, RWC, 0x00000000},
	{"CACHE_8BIT_CROP_START_Y_1", 11, 11, RWC, 0x00000000},
	{"CACHE_8BIT_PIX_GAIN_0", 0, 10, RWC, 0x00000040},
	{"CACHE_8BIT_PIX_OFFSET_0", 10, 10, RWC, 0x00000000},
	{"CACHE_8BIT_PIX_GAIN_1", 0, 10, RWC, 0x00000040},
	{"CACHE_8BIT_PIX_OFFSET_1", 10, 10, RWC, 0x00000000},
	{"CACHE_8BIT_DATA_REQ_CNT", 0, 32, ROS, 0x00000000},
	{"CACHE_8BIT_DATA_REQ_CNT_HIT", 0, 32, ROS, 0x00000000},
	{"CACHE_8BIT_PRE_REQ_CNT", 0, 32, ROS, 0x00000000},
	{"CACHE_8BIT_PRE_REQ_CNT_HIT", 0, 32, ROS, 0x00000000},
	{"CACHE_8BIT_CACHE_UTILIZATION", 0, 9, ROS, 0x00000000},
	{"CACHE_8BIT_REG_INTERFACE_VER", 0, 16, RO, 0x0000e753},
	{"MVCT_12BIT_LME_MODE", 0, 1, RWC, 0x00000000},
	{"MVCT_12BIT_LME_FIRST_FRAME", 1, 1, RWC, 0x00000000},
	{"MVCT_12BIT_LME_FW_FRAME_ONLY", 2, 1, RWC, 0x00000000},
	{"MVCT_12BIT_MVMIPSMED_MODE", 3, 3, RWC, 0x00000000},
	{"MVCT_12BIT_MVMSPSMED_F_MODE", 6, 2, RWC, 0x00000000},
	{"MVCT_12BIT_MVMSPSMED_S_MODE", 8, 2, RWC, 0x00000000},
	{"MVCT_12BIT_GMV_SKIP_EN", 10, 1, RWC, 0x00000001},
	{"MVCT_12BIT_USE_AD", 0, 1, RWC, 0x00000000},
	{"MVCT_12BIT_USE_SAD", 1, 1, RWC, 0x00000001},
	{"MVCT_12BIT_USE_CT", 2, 1, RWC, 0x00000001},
	{"MVCT_12BIT_USE_ZSAD", 3, 1, RWC, 0x00000001},
	{"MVCT_12BIT_NOISE_REDUCTION_EN", 4, 1, RWC, 0x00000001},
	{"MVCT_12BIT_COST_SEL", 5, 1, RWC, 0x00000000},
	{"MVCT_12BIT_WEIGHT_CT", 0, 4, RWC, 0x00000001},
	{"MVCT_12BIT_WEIGHT_AD", 4, 4, RWC, 0x00000005},
	{"MVCT_12BIT_WEIGHT_SAD", 8, 4, RWC, 0x00000001},
	{"MVCT_12BIT_WEIGHT_ZSAD", 12, 4, RWC, 0x00000001},
	{"MVCT_12BIT_NOISE_LEVEL", 16, 8, RWC, 0x00000003},
	{"MVCT_12BIT_SR_X", 0, 8, RWC, 0x00000080},
	{"MVCT_12BIT_SR_Y", 8, 8, RWC, 0x00000080},
	{"MVCT_12BIT_IMAGE_WIDTH", 0, 11, RWC, 0x00000780},
	{"MVCT_12BIT_IMAGE_HEIGHT", 11, 11, RWC, 0x00000438},
	{"MVCT_12BIT_LME_PREFETCH_GAP", 0, 7, RWC, 0x00000002},
	{"MVCT_12BIT_LME_PREFETCH_EN", 7, 1, RWC, 0x00000001},
	{"MVCT_12BIT_TRS_SRC_INITIAL_COND_VAL", 0, 10, RWC, 0x00000024},
	{"MVCT_12BIT_TRS_REF_INITIAL_COND_VAL", 10, 10, RWC, 0x0000002a},
	{"MVCT_12BIT_POST_FRAME_GAP", 0, 8, RWC, 0x00000014},
	{"MVCT_12BIT_MVCT_DBG_SM", 0, 2, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_SM", 2, 2, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_LBRD_CNDS_SM", 4, 4, ROS, 0x0000000a},
	{"MVCT_12BIT_MVM_DBG_LBRD_PREFTECH_SM", 8, 4, ROS, 0x0000000a},
	{"MVCT_12BIT_MVM_DBG_MBMV_IN_CNT", 0, 16, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_SPS_IN_CNT", 0, 17, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_CNDS_LAST_CNT", 0, 16, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_PREFETCH_LAST_CNT", 0, 16, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_LBRD_CNDS_X_BLK_POS", 0, 8, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_LBRD_CNDS_Y_BLK_POS", 8, 8, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_LBRD_PREFETCH_X_BLK_POS", 16, 8, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_LBRD_PREFETCH_Y_BLK_POS", 24, 8, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_MVOUT_FIFO0_FULLNESS", 0, 9, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_MVOUT_FIFO1_FULLNESS", 9, 9, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_MVOUT_FIFO2_FULLNESS", 0, 9, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_MVOUT_FIFO3_FULLNESS", 9, 9, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_MVOUT_FIFO4_FULLNESS", 0, 9, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_MVOUT_FIFO5_FULLNESS", 9, 9, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_MVOUT_FIFO6_FULLNESS", 0, 9, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_MVOUT_FIFO7_FULLNESS", 9, 9, ROS, 0x00000000},
	{"MVCT_12BIT_MVM_DBG_LBMV_FILL_LINE_CNT", 0, 8, ROS, 0x00000000},
	{"MVCT_12BIT_IFC_IMGREQ_MAIN_DEBUG_CURR_STATE", 0, 3, ROS, 0x00000000},
	{"MVCT_12BIT_IFC_PREFETCHREQ_MAIN_DEBUG_CURR_STATE", 4, 3, ROS, 0x00000000},
	{"MVCT_12BIT_IFC_MV_FIFO_FULLNESS", 8, 5, ROS, 0x00000000},
	{"MVCT_12BIT_IFC_IMGREQ_MAIN_DEBUG_BLK_CNT_X", 0, 8, ROS, 0x00000000},
	{"MVCT_12BIT_IFC_IMGREQ_MAIN_DEBUG_BLK_CNT_Y", 8, 8, ROS, 0x00000000},
	{"MVCT_12BIT_IFC_PREFETCHREQ_MAIN_DEBUG_BLK_CNT_X", 16, 8, ROS, 0x00000000},
	{"MVCT_12BIT_IFC_PREFETCHREQ_MAIN_DEBUG_BLK_CNT_Y", 24, 8, ROS, 0x00000000},
	{"MVCT_12BIT_PMV_RAM_WR_ACCESS", 0, 24, WO, 0x00000000},
	{"MVCT_12BIT_PMV_RAM_START_ADD", 0, 16, RW, 0x00000000},
	{"MVCT_12BIT_PMV_RAM_RD_ACCESS", 0, 24, RO, 0x00000000},
	{"MVCT_12BIT_REG_INTERFACE_VER", 0, 16, RO, 0x0000bec4},
	{"SECU_CTRL_SEQID", 0, 3, WOS, 0x00000000},
	{"SECU_CTRL_SEQID_RD", 0, 3, ROS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_0", 0, 32, WOS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_0_RD", 0, 32, ROS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_1", 0, 32, WOS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_1_RD", 0, 32, ROS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_2", 0, 32, WOS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_2_RD", 0, 32, ROS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_3", 0, 32, WOS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_3_RD", 0, 32, ROS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_4", 0, 32, WOS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_4_RD", 0, 32, ROS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_5", 0, 32, WOS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_5_RD", 0, 32, ROS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_6", 0, 32, WOS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_6_RD", 0, 32, ROS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_7", 0, 32, WOS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_7_RD", 0, 32, ROS, 0x00000000},
	{"SECUCTRL_REG_INTERFACE_VER", 0, 16, RO, 0x00008d10},
	{"DMA_SIPULME2P0P0_DEBUG_FIFO_BYPASS", 0, 1, RW, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_LEN_WR_0", 0, 7, RWC, 0x00000002},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_0", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_1", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_2", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_3", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_4", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_5", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_6", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_7", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_8", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_9", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_10", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_11", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_12", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_13", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_14", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_15", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_16", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_17", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_18", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_19", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_20", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_21", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_22", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_23", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_24", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_25", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_26", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_27", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_28", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_29", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_30", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_31", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_32", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_33", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_34", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_35", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_36", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_37", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_38", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_39", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_40", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_41", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_42", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_43", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_44", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_45", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_46", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_47", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_48", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_49", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_50", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_51", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_52", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_53", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_54", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_55", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_56", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_57", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_58", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_59", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_60", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_61", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_62", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_63", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_64", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_65", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_66", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_67", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_68", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_69", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_70", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_71", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_72", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_73", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_74", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_75", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_76", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_77", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_78", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_79", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_80", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_81", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_82", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_83", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_84", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_85", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_86", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_87", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_88", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_89", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_90", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_91", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_92", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_93", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_94", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_95", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_96", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_97", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_98", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_99", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_100", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_RD_0_101", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_0", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_1", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_2", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_3", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_4", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_5", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_6", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_7", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_8", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_9", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_10", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_11", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_12", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_13", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_14", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_15", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_16", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_17", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_18", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_19", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_20", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_21", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_22", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_23", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_24", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_25", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_26", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_27", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_28", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_29", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_30", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_31", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_32", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_33", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_34", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_35", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_36", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_37", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_38", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_39", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_40", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_41", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_42", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_43", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_44", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_45", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_46", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_47", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_48", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_49", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_50", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_51", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_52", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_53", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_54", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_55", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_56", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_57", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_58", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_59", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_60", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_61", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_62", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_63", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_64", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_65", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_66", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_67", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_68", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_69", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_70", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_71", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_72", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_73", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_74", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_75", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_76", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_77", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_78", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_79", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_80", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_81", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_82", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_83", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_84", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_85", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_86", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_87", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_88", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_89", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_90", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_91", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_92", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_93", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_94", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_95", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_96", 0, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_97", 5, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_98", 10, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_99", 15, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_100", 20, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SLOT_REG_WR_0_101", 25, 5, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SWAP_TABLE_RD_CLNT_0", 0, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SWAP_TABLE_WR_CLNT_0", 0, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_SWAP_TABLE_WR_CLNT_1", 4, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_0", 0, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_1", 4, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_2", 8, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_3", 12, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_4", 16, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_5", 20, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_6", 24, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_7", 28, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_8", 0, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_9", 4, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_10", 8, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_11", 12, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_12", 16, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_13", 20, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_14", 24, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_RD_0_15", 28, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_0", 0, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_1", 4, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_2", 8, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_3", 12, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_4", 16, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_5", 20, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_6", 24, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_7", 28, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_8", 0, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_9", 4, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_10", 8, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_11", 12, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_12", 16, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_13", 20, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_14", 24, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_QOS_LUT_WR_0_15", 28, 4, RWC, 0x00000000},
	{"DMA_SIPULME2P0P0_WR_ADDR_FIFO_DEPTH_0", 0, 7, RWC, 0x00000040},
	{"DMA_SIPULME2P0P0_WR_DATA_FIFO_DEPTH_0", 0, 7, RWC, 0x00000040},
	{"DMA_SIPULME2P0P0_WR_ADDR_FIFO_FULLNESS_0", 0, 7, ROL, 0x00000000},
	{"DMA_SIPULME2P0P0_WR_DATA_FIFO_FULLNESS_0", 16, 7, ROL, 0x00000000},
	{"DMA_SIPULME2P0P0_WR_ADDR_MO_LIMIT_0", 0, 7, RWC, 0x00000040},
	{"DMA_SIPULME2P0P0_WR_MO_CNT_0", 0, 7, ROL, 0x00000000},
	{"DMA_SIPULME2P0P0_RD_MO_CNT_0", 0, 9, ROL, 0x00000000},
	{"DMA_SIPULME2P0P0_REG_INTERFACE_VER", 0, 16, RO, 0x000091b9},
	{"DMATOP_SIPULME2P0P0_DMATOP_DMACLIENTS_FLUSH_STATUS", 0, 3, RO, 0x00000000},
	{"DMATOP_SIPULME2P0P0_DMATOP_DMACLIENTS_ERRORS", 0, 3, RW, 0x00000000},
	{"DMATOP_SIPULME2P0P0_DMATOP_DMACLIENTS_INFO", 0, 3, RW, 0x00000000},
	{"DMATOP_SIPULME2P0P0_REG_INTERFACE_VER", 0, 16, RO, 0x000092f2},
	{"DMACLIENT_CACHE_IN_CLIENT_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_CACHE_IN_GEOM_BURST_LENGTH", 0, 4, RWC, 0x0000000f},
	{"DMACLIENT_CACHE_IN_CLIENT_FLUSH", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CACHE_IN_OUTSTANDING_LIMIT", 0, 7, RWC, 0x00000058},
	{"DMACLIENT_CACHE_IN_BUSY", 0, 1, ROL, 0x00000000},
	{"DMACLIENT_CACHE_IN_ERROR", 1, 1, ROL, 0x00000000},
	{"DMACLIENT_CACHE_IN_TOKEN_ERROR", 2, 1, ROL, 0x00000000},
	{"DMACLIENT_CACHE_IN_TRS_CONNECTION_LOST_OCCURRENCE", 3, 1, ROL, 0x00000000},
	{"DMACLIENT_CACHE_IN_GEOM_STATE", 4, 2, ROL, 0x00000000},
	{"DMACLIENT_CACHE_IN_GEOM_TYPE", 8, 3, ROL, 0x00000003},
	{"DMACLIENT_CACHE_IN_FIFO_FULLNESS", 16, 16, ROL, 0x00000000},
	{"DMACLIENT_CACHE_IN_TRACK_STATUS_BYTE", 0, 17, ROL, 0x00000000},
	{"DMACLIENT_CACHE_IN_TRACK_STATUS_LINE", 0, 16, ROL, 0x00000000},
	{"DMACLIENT_CACHE_IN_TRACK_STATUS_STRIP", 0, 6, ROL, 0x00000000},
	{"DMACLIENT_CACHE_IN_TRACK_KEY_BYTE", 0, 17, RWC, 0x00000000},
	{"DMACLIENT_CACHE_IN_TRACK_KEY_LINE", 0, 16, RWC, 0x00000000},
	{"DMACLIENT_CACHE_IN_TRACK_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_CACHE_IN_INTERRUPT_VECTOR_MASKED", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CACHE_IN_INTERRUPT_VECTOR", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CACHE_IN_INTERRUPT_VECTOR_CLEAR", 0, 3, XWTC, 0x00000000},
	{"DMACLIENT_CACHE_IN_INTERRUPT_MASK", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CACHE_IN_STALL_COUNTER", 0, 24, ROL, 0x00000000},
	{"DMACLIENT_CACHE_IN_STALL_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CACHE_IN_FIFO_DEPTH", 0, 9, RWC, 0x0000014d},
	{"DMACLIENT_CACHE_IN_BURST_ALIGNMENT", 0, 3, RWC, 0x00000001},
	{"DMACLIENT_CACHE_IN_DESCRIPTOR_1", 0, 32, RO, 0x00145fc0},
	{"DMACLIENT_CACHE_IN_DESCRIPTOR_2", 0, 32, RO, 0x09c5814d},
	{"DMACLIENT_CACHE_IN_REG_INTERFACE_VER", 0, 16, RO, 0x0000b6ef},
	{"DMACLIENT_CACHE_IN_BLOCK_ID_CODE", 0, 32, RO, 0x222caa01},
	{"DMACLIENT_MV_OUT_CLIENT_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_0", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BURST_LENGTH", 0, 4, RWC, 0x0000000f},
	{"DMACLIENT_MV_OUT_GEOM_LWIDTH", 0, 17, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_LINE_COUNT", 0, 16, RWC, 0x00000001},
	{"DMACLIENT_MV_OUT_GEOM_TOTAL_WIDTH", 0, 18, RWC, 0x00000001},
	{"DMACLIENT_MV_OUT_GEOM_LINE_DIRECTION", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_LINE_DIRECTION_HW", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_FRMT_PACKING", 0, 8, RWC, 0x00000008},
	{"DMACLIENT_MV_OUT_FRMT_BPAD_SET", 0, 3, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_FRMT_BPAD_TYPE", 4, 2, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_FRMT_BSHIFT_SET", 8, 3, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_FRMT_CH_MIX_0", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_FRMT_CH_MIX_1", 0, 1, RWC, 0x00000001},
	{"DMACLIENT_MV_OUT_CLIENT_FLUSH", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_MV_OUT_OUTSTANDING_LIMIT", 0, 2, RWC, 0x00000003},
	{"DMACLIENT_MV_OUT_BUSY", 0, 1, ROL, 0x00000000},
	{"DMACLIENT_MV_OUT_ERROR", 1, 1, ROL, 0x00000000},
	{"DMACLIENT_MV_OUT_TOKEN_ERROR", 2, 1, ROL, 0x00000000},
	{"DMACLIENT_MV_OUT_TRS_CONNECTION_LOST_OCCURRENCE", 3, 1, ROL, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_STATE", 4, 2, ROL, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_TYPE", 8, 3, ROL, 0x00000001},
	{"DMACLIENT_MV_OUT_FIFO_FULLNESS", 16, 16, ROL, 0x00000000},
	{"DMACLIENT_MV_OUT_TRACK_STATUS_BYTE", 0, 17, ROL, 0x00000000},
	{"DMACLIENT_MV_OUT_TRACK_STATUS_LINE", 0, 16, ROL, 0x00000000},
	{"DMACLIENT_MV_OUT_TRACK_STATUS_STRIP", 0, 6, ROL, 0x00000000},
	{"DMACLIENT_MV_OUT_TRACK_KEY_BYTE", 0, 17, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_TRACK_KEY_LINE", 0, 16, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_TRACK_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_INTERRUPT_VECTOR_MASKED", 0, 3, RO, 0x00000000},
	{"DMACLIENT_MV_OUT_INTERRUPT_VECTOR", 0, 3, RO, 0x00000000},
	{"DMACLIENT_MV_OUT_INTERRUPT_VECTOR_CLEAR", 0, 3, XWTC, 0x00000000},
	{"DMACLIENT_MV_OUT_INTERRUPT_MASK", 0, 3, RW, 0x00000000},
	{"DMACLIENT_MV_OUT_STALL_COUNTER", 0, 24, ROL, 0x00000000},
	{"DMACLIENT_MV_OUT_STALL_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_MV_OUT_FIFO_DEPTH", 0, 6, RWC, 0x00000020},
	{"DMACLIENT_MV_OUT_BURST_ALIGNMENT", 0, 3, RWC, 0x00000001},
	{"DMACLIENT_MV_OUT_SELF_HW_FLUSH_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_SELF_HW_FLUSH_STATUS", 0, 1, RO, 0x00000000},
	{"DMACLIENT_MV_OUT_DESCRIPTOR_1", 0, 32, RO, 0x000503e0},
	{"DMACLIENT_MV_OUT_DESCRIPTOR_2", 0, 32, RO, 0x29c03020},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_1", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_2", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_3", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_4", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_5", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_6", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_7", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_0", 0, 1, RWC, 0x00000001},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_1", 1, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_2", 2, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_3", 3, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_4", 4, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_5", 5, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_6", 6, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_EN_7", 7, 1, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_ROTATION_SIZE", 8, 3, RWC, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_CURRENT", 0, 3, RO, 0x00000000},
	{"DMACLIENT_MV_OUT_GEOM_BASE_ADDR_ROTATION_RESET", 0, 3, WO, 0x00000000},
	{"DMACLIENT_MV_OUT_REG_INTERFACE_VER", 0, 16, RO, 0x00008939},
	{"DMACLIENT_MV_OUT_BLOCK_ID_CODE", 0, 32, RO, 0x222caa01},
	{"DMACLIENT_SAD_OUT_CLIENT_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_0", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BURST_LENGTH", 0, 4, RWC, 0x0000000f},
	{"DMACLIENT_SAD_OUT_GEOM_LWIDTH", 0, 17, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_LINE_COUNT", 0, 16, RWC, 0x00000001},
	{"DMACLIENT_SAD_OUT_GEOM_TOTAL_WIDTH", 0, 18, RWC, 0x00000001},
	{"DMACLIENT_SAD_OUT_GEOM_LINE_DIRECTION", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_LINE_DIRECTION_HW", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_FRMT_PACKING", 0, 8, RWC, 0x00000008},
	{"DMACLIENT_SAD_OUT_FRMT_BPAD_SET", 0, 3, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_FRMT_BPAD_TYPE", 4, 2, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_FRMT_BSHIFT_SET", 8, 3, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_CLIENT_FLUSH", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_SAD_OUT_OUTSTANDING_LIMIT", 0, 2, RWC, 0x00000003},
	{"DMACLIENT_SAD_OUT_BUSY", 0, 1, ROL, 0x00000000},
	{"DMACLIENT_SAD_OUT_ERROR", 1, 1, ROL, 0x00000000},
	{"DMACLIENT_SAD_OUT_TOKEN_ERROR", 2, 1, ROL, 0x00000000},
	{"DMACLIENT_SAD_OUT_TRS_CONNECTION_LOST_OCCURRENCE", 3, 1, ROL, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_STATE", 4, 2, ROL, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_TYPE", 8, 3, ROL, 0x00000001},
	{"DMACLIENT_SAD_OUT_FIFO_FULLNESS", 16, 16, ROL, 0x00000000},
	{"DMACLIENT_SAD_OUT_TRACK_STATUS_BYTE", 0, 17, ROL, 0x00000000},
	{"DMACLIENT_SAD_OUT_TRACK_STATUS_LINE", 0, 16, ROL, 0x00000000},
	{"DMACLIENT_SAD_OUT_TRACK_STATUS_STRIP", 0, 6, ROL, 0x00000000},
	{"DMACLIENT_SAD_OUT_TRACK_KEY_BYTE", 0, 17, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_TRACK_KEY_LINE", 0, 16, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_TRACK_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_INTERRUPT_VECTOR_MASKED", 0, 3, RO, 0x00000000},
	{"DMACLIENT_SAD_OUT_INTERRUPT_VECTOR", 0, 3, RO, 0x00000000},
	{"DMACLIENT_SAD_OUT_INTERRUPT_VECTOR_CLEAR", 0, 3, XWTC, 0x00000000},
	{"DMACLIENT_SAD_OUT_INTERRUPT_MASK", 0, 3, RW, 0x00000000},
	{"DMACLIENT_SAD_OUT_STALL_COUNTER", 0, 24, ROL, 0x00000000},
	{"DMACLIENT_SAD_OUT_STALL_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_SAD_OUT_FIFO_DEPTH", 0, 6, RWC, 0x00000020},
	{"DMACLIENT_SAD_OUT_BURST_ALIGNMENT", 0, 3, RWC, 0x00000001},
	{"DMACLIENT_SAD_OUT_SELF_HW_FLUSH_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_SELF_HW_FLUSH_STATUS", 0, 1, RO, 0x00000000},
	{"DMACLIENT_SAD_OUT_DESCRIPTOR_1", 0, 32, RO, 0x000103e1},
	{"DMACLIENT_SAD_OUT_DESCRIPTOR_2", 0, 32, RO, 0x29c03020},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_1", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_2", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_3", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_4", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_5", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_6", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_7", 0, 32, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_0", 0, 1, RWC, 0x00000001},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_1", 1, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_2", 2, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_3", 3, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_4", 4, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_5", 5, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_6", 6, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_EN_7", 7, 1, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_ROTATION_SIZE", 8, 3, RWC, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_CURRENT", 0, 3, RO, 0x00000000},
	{"DMACLIENT_SAD_OUT_GEOM_BASE_ADDR_ROTATION_RESET", 0, 3, WO, 0x00000000},
	{"DMACLIENT_SAD_OUT_REG_INTERFACE_VER", 0, 16, RO, 0x0000e8f6},
	{"DMACLIENT_SAD_OUT_BLOCK_ID_CODE", 0, 32, RO, 0x222caa01},
	{"CONTINT_SIPULME2P0P0_4SETS_CONTINT_LEVEL_PULSE_N_SEL", 0, 2, RWC, 0x00000000},
	{"CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT1", 0, 16, ROS, 0x00000000},
	{"CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT1_ENABLE", 0, 16, RWC, 0x00000000},
	{"CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT1_STATUS", 0, 16, ROS, 0x00000000},
	{"CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT1_CLEAR", 0, 16, WOS, 0x00000000},
	{"CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT2", 0, 1, ROS, 0x00000000},
	{"CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT2_ENABLE", 0, 1, RWC, 0x00000000},
	{"CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT2_STATUS", 0, 1, ROS, 0x00000000},
	{"CONTINT_SIPULME2P0P0_4SETS_CONTINT_INT2_CLEAR", 0, 1, WOS, 0x00000000},
	{"CONTINT_SIPULME2P0P0_4SETS_REG_INTERFACE_VER", 0, 16, RO, 0x00008b96},
	{"AXICRC_SIPULME2P0P0_SEED_0", 0, 16, RW, 0x00000000},
	{"AXICRC_SIPULME2P0P0_RESULT_0", 0, 16, RO, 0x00000000},
	{"AXICRC_SIPULME2P0P0_SEED_1", 0, 16, RW, 0x00000000},
	{"AXICRC_SIPULME2P0P0_RESULT_1", 0, 16, RO, 0x00000000},
	{"AXICRC_SIPULME2P0P0_REG_INTERFACE_VER", 0, 16, RO, 0x0000d399},
	{"COREX_ENABLE", 0, 1, RW, 0x00000000},
	{"COREX_RESET", 0, 1, XWTC, 0x00000000},
	{"COREX_FAST_MODE", 0, 1, RW, 0x00000001},
	{"COREX_UPDATE_TYPE_0", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_TYPE_1", 0, 2, RW, 0x00000000},
	{"COREX_UPDATE_MODE_0", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_MODE_1", 0, 1, RW, 0x00000000},
	{"COREX_START_0", 0, 1, XWTC, 0x00000000},
	{"COREX_START_1", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_0", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_1", 0, 1, XWTC, 0x00000000},
	{"COREX_BUSY_0", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_0", 1, 1, RO, 0x00000000},
	{"COREX_BUSY_1", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_1", 1, 1, RO, 0x00000000},
	{"COREX_PRE_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_CONFIG_EN", 0, 1, RW, 0x00000000},
	{"COREX_POST_CONFIG_EN", 1, 1, RW, 0x00000000},
	{"COREX_TYPE_WRITE", 0, 32, WO, 0x00000000},
	{"COREX_TYPE_WRITE_TRIGGER", 0, 1, XWTC, 0x00000000},
	{"COREX_TYPE_READ", 0, 32, RO, 0x00000000},
	{"COREX_TYPE_READ_OFFSET", 0, 8, RW, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_MASKED", 0, 5, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR", 0, 5, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_CLEAR", 0, 5, WO, 0x00000000},
	{"COREX_INTERRUPT_MASK", 0, 5, RW, 0x00000000},
	{"COREX_MULTISET_ENABLE", 0, 1, RW, 0x00000001},
	{"COREX_MS_UPDATE_TYPE_0_0", 0, 1, RW, 0x00000001},
	{"COREX_MS_UPDATE_TYPE_0_1", 0, 1, RW, 0x00000001},
	{"COREX_MS_UPDATE_TYPE_0_2", 0, 1, RW, 0x00000001},
	{"COREX_MS_UPDATE_TYPE_0_3", 0, 1, RW, 0x00000001},
	{"COREX_MS_UPDATE_TYPE_1_0", 0, 1, RW, 0x00000000},
	{"COREX_MS_UPDATE_TYPE_1_1", 0, 1, RW, 0x00000000},
	{"COREX_MS_UPDATE_TYPE_1_2", 0, 1, RW, 0x00000000},
	{"COREX_MS_UPDATE_TYPE_1_3", 0, 1, RW, 0x00000000},
	{"COREX_MS_BUSY_0", 0, 1, RO, 0x00000000},
	{"COREX_MS_IP_SET_0", 1, 2, RO, 0x00000000},
	{"COREX_MS_BUSY_1", 0, 1, RO, 0x00000000},
	{"COREX_MS_IP_SET_1", 1, 2, RO, 0x00000000},
	{"COREX_REG_INTERFACE_VER", 0, 16, RO, 0x0000defe},
	{"I2MM_SIPULME2P0P0_MVMSPSMEDS_MVMSPSMEDS_REDUCED_SUPPORT", 0, 1, RWC, 0x00000000},
	{"I2MM_SIPULME2P0P0_MVMSPSMEDS_LINEGAP", 0, 11, RWC, 0x0000000a},
	{"I2MM_SIPULME2P0P0_MVMSPSMEDS_REG_INTERFACE_VER", 0, 16, RO, 0x0000f3f2},
	{"I2MM_SIPULME2P0P0_MVMSPSMEDF_MVMSPSMEDF_REDUCED_SUPPORT", 0, 2, RWC, 0x00000000},
	{"I2MM_SIPULME2P0P0_MVMSPSMEDF_LINEGAP", 0, 11, RWC, 0x0000000a},
	{"I2MM_SIPULME2P0P0_MVMSPSMEDF_REG_INTERFACE_VER", 0, 16, RO, 0x0000c4dd},
};
#endif

