module top_module(
    input a, 
    input b,
    output out
);

    // Perform logical AND operation on input signals a and b
    assign out = a & b;

endmodule
