;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-22
	SPL @370, 90
	MOV -7, <-22
	MOV -7, <-22
	ADD @127, 106
	SPL @370, 90
	MOV -7, <-22
	SUB @121, 106
	ADD @127, 106
	MOV -7, <-22
	MOV -7, <-22
	ADD @127, 106
	MOV 218, 60
	SPL 7, <102
	SUB 13, 2
	SUB 13, 2
	SUB @127, 106
	MOV -7, <-22
	MOV -7, <-22
	MOV -7, <-22
	CMP 13, 2
	SPL 7, <102
	SUB @-127, 100
	SUB @-127, 100
	ADD @127, 106
	SUB @0, @2
	ADD -637, 9
	SLT @-127, 100
	SUB 13, 2
	ADD -637, 9
	CMP @127, 106
	CMP @127, 106
	ADD 3, @0
	SUB @63, @0
	SUB -7, <-120
	SUB 13, 2
	MOV -7, <-22
	MOV -7, <-22
	MOV -7, <-22
	CMP -207, <-122
	CMP -207, <-122
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-22
	MOV -1, <-20
	SUB 736, -200
