<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>RECONFIGURATION_INTERFACE</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="RECONFIGURATION_INTERFACE::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/RECONFIGURATION_INTERFACE/RECONFIGURATION_INTERFACE.cxf"/></vendorExtension><busInterfaces><busInterface><name>Q0_LANE0_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>Q0_LANE1_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE1_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE1_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE1_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>Q0_LANE2_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE2_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE2_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE2_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>Q0_LANE3_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE3_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE3_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE3_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>PLL0_SW_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>PLL0_SW_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>PLL0_SW_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>PLL0_SW_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>APBS_SLAVE</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PADDR</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>PSEL</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>PENABLE</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>PWRITE</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>PRDATA</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>PWDATA</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>PREADY</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>PSLVERR</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>PCLK</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRESETN</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PINTERRUPT</name><direction>out</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PTIMEOUT</name><direction>out</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>BUSERROR</name><direction>out</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DRI_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DRI_ARST_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_INTERRUPT</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE1_DRI_INTERRUPT</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE2_DRI_INTERRUPT</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE3_DRI_INTERRUPT</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL0_SW_DRI_INTERRUPT</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSEL</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PENABLE</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWRITE</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PREADY</name><direction>out</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSLVERR</name><direction>out</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSTRB</name><direction>in</direction><left>3</left><right>0</right><export>false</export><defaultValue><value>1</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DRI_WDATA</name><direction>out</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE1_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE1_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE2_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE2_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE3_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE3_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL0_SW_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL0_SW_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PADDR</name><direction>in</direction><left>28</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>