#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Nov  5 21:29:48 2019
# Process ID: 7108
# Current directory: C:/FPGA/Assignment_1/FPGA/PongDesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13720 C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.xpr
# Log file: C:/FPGA/Assignment_1/FPGA/PongDesign/vivado.log
# Journal file: C:/FPGA/Assignment_1/FPGA/PongDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.xpr
update_compile_order -fileset sources_1
create_peripheral xilinx.com user WS2812 1.0 -dir C:/FPGA/Assignment_1/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:WS2812:1.0]
set_property VALUE 70 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:WS2812:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:WS2812:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:WS2812:1.0]
set_property  ip_repo_paths  {C:/FPGA/Assignment_1/ip_repo/WS2812_1.0 C:/FPGA/Assignment_1/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_WS2812_v1_0 -directory C:/FPGA/Assignment_1/ip_repo c:/FPGA/Assignment_1/ip_repo/WS2812_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/FPGA/Assignment_1/ip_repo/WS2812_1.0/src C:/FPGA/Assignment_1/FPGA/PongDesign/WS2812.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project PongDesign
open_bd_design {C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:WS2812:1.0 [get_ips  design_1_WS2812_0_4] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_WS2812_0_4] -no_script -sync -force -quiet
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells WS2812_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:WS2812:1.0 WS2812_0
endgroup
delete_bd_objs [get_bd_cells WS2812_0]
set_property  ip_repo_paths  c:/FPGA/Assignment_1/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:WS2812:1.0 WS2812_0
endgroup
current_project edit_WS2812_v1_0
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project PongDesign
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_WS2812_v1_0
current_project PongDesign
upgrade_ip [get_ips  design_1_WS2812_0_6] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_WS2812_0_6] -no_script -sync -force -quiet
set_property location {2.5 874 144} [get_bd_cells WS2812_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/WS2812_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins WS2812_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins WS2812_0/clk]
endgroup
connect_bd_net [get_bd_ports d_out_0] [get_bd_pins WS2812_0/d_out]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
file copy -force C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/design_1_wrapper.sysdef C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf
current_project edit_WS2812_v1_0
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/Assignment_1/ip_repo
ipx::edit_ip_in_project -upgrade true -name WS2812_v1_0_project -directory C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.tmp/WS2812_v1_0_project c:/FPGA/Assignment_1/ip_repo/WS2812_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/Assignment_1/ip_repo
ipx::edit_ip_in_project -upgrade true -name WS2812_v1_0_project -directory C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.tmp/WS2812_v1_0_project c:/FPGA/Assignment_1/ip_repo/WS2812_1.0/component.xml
update_compile_order -fileset sources_1
close_project
upgrade_ip -vlnv xilinx.com:user:WS2812:1.0 [get_ips  design_1_WS2812_0_6] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_WS2812_0_6] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
reset_run synth_1
reset_run design_1_processing_system7_0_3_synth_1
reset_run design_1_WS2812_0_6_synth_1
ipx::edit_ip_in_project -upgrade true -name WS2812_v1_0_project -directory C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.tmp/WS2812_v1_0_project c:/FPGA/Assignment_1/ip_repo/WS2812_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/Assignment_1/ip_repo
upgrade_ip -vlnv xilinx.com:user:WS2812:1.0 [get_ips  design_1_WS2812_0_6] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_WS2812_0_6] -no_script -sync -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
file copy -force C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/design_1_wrapper.sysdef C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf
file copy -force C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/design_1_wrapper.sysdef C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf

file copy -force C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/design_1_wrapper.sysdef C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name WS2812_v1_0_project -directory C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.tmp/WS2812_v1_0_project c:/FPGA/Assignment_1/ip_repo/WS2812_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project PongDesign
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project WS2812_v1_0_project
current_project PongDesign
upgrade_ip -vlnv xilinx.com:user:WS2812:1.0 [get_ips  design_1_WS2812_0_6] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_WS2812_0_6] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_WS2812_0_6] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 14 design_1_WS2812_0_6_synth_1
export_simulation -of_objects [get_files C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.ip_user_files -ipstatic_source_dir C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.cache/compile_simlib/modelsim} {questa=C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.cache/compile_simlib/questa} {riviera=C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.cache/compile_simlib/riviera} {activehdl=C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf
file copy -force C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/design_1_wrapper.sysdef C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
report_ip_status -name ip_status 
file copy -force C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/design_1_wrapper.sysdef C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name WS2812_v1_0_project -directory C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.tmp/WS2812_v1_0_project c:/FPGA/Assignment_1/ip_repo/WS2812_1.0/component.xml
current_project WS2812_v1_0_project
close_project
create_peripheral xilinx.com user NeoTestPixel 1.0 -dir C:/FPGA/Assignment_1/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:NeoTestPixel:1.0]
set_property VALUE 12 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:NeoTestPixel:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:NeoTestPixel:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:NeoTestPixel:1.0]
set_property  ip_repo_paths  {C:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0 c:/FPGA/Assignment_1/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_NeoTestPixel_v1_0 -directory C:/FPGA/Assignment_1/ip_repo c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/FPGA/Assignment_1/ip_repo/NeoTestPixel_1.0/src C:/FPGA/Assignment_1/FPGA/PongDesign/NeoPixel.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project PongDesign
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:NeoTestPixel:1.0 NeoTestPixel_0
endgroup
current_project edit_NeoTestPixel_v1_0
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project PongDesign
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_NeoTestPixel_v1_0
current_project PongDesign
upgrade_ip [get_ips  design_1_NeoTestPixel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_NeoTestPixel_0_0] -no_script -sync -force -quiet
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/NeoTestPixel_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins NeoTestPixel_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins NeoTestPixel_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins NeoTestPixel_0/d_out]
endgroup
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 14
wait_on_run impl_1
open_run impl_1
place_ports d_out_1 L15
set_property IOSTANDARD LVCMOS33 [get_ports [list d_out_1]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
close_design
file copy -force C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/design_1_wrapper.sysdef C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf
close_project
