{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1699538519890 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spacewire_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"spacewire_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699538519894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699538519941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699538519942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699538519942 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699538520118 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699538520130 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699538520315 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699538520315 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699538520315 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699538520315 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699538520320 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699538520320 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699538520320 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699538520320 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699538520320 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699538520320 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699538520323 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "4 " "Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "spw_di spw_di(n) " "Pin \"spw_di\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"spw_di(n)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_di } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_di" } { 0 "spw_di(n)" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 53 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_di } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 24 9224 9983 0} { 0 { 0 ""} 0 34 9224 9983 0}  }  } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_di(n) } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_di(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538520828 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "spw_si spw_si(n) " "Pin \"spw_si\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"spw_si(n)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_si } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_si" } { 0 "spw_si(n)" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 54 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_si } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 25 9224 9983 0} { 0 { 0 ""} 0 36 9224 9983 0}  }  } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_si(n) } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_si(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538520828 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "spw_do spw_do(n) " "Pin \"spw_do\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"spw_do(n)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_do } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_do" } { 0 "spw_do(n)" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 55 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_do } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 26 9224 9983 0} { 0 { 0 ""} 0 35 9224 9983 0}  }  } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_do(n) } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_do(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538520828 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "spw_so spw_so(n) " "Pin \"spw_so\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"spw_so(n)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_so } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_so" } { 0 "spw_so(n)" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 56 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_so } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 27 9224 9983 0} { 0 { 0 ""} 0 37 9224 9983 0}  }  } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_so(n) } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_so(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699538520828 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1699538520828 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 15 " "No exact pin location assignment(s) for 10 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_reset " "Pin btn_reset not assigned to an exact location on the device" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { btn_reset } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 49 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { btn_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699538520847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_clear " "Pin btn_clear not assigned to an exact location on the device" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { btn_clear } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 50 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { btn_clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699538520847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switch\[0\] " "Pin switch\[0\] not assigned to an exact location on the device" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[0] } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699538520847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switch\[1\] " "Pin switch\[1\] not assigned to an exact location on the device" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[1] } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699538520847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switch\[2\] " "Pin switch\[2\] not assigned to an exact location on the device" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[2] } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699538520847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switch\[3\] " "Pin switch\[3\] not assigned to an exact location on the device" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[3] } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699538520847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[0\] " "Pin led\[0\] not assigned to an exact location on the device" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[0] } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699538520847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[1\] " "Pin led\[1\] not assigned to an exact location on the device" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[1] } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699538520847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[2\] " "Pin led\[2\] not assigned to an exact location on the device" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[2] } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699538520847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[3\] " "Pin led\[3\] not assigned to an exact location on the device" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { led[3] } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 52 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699538520847 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1699538520847 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/clock_constraints.sdc " "Reading SDC File: 'output_files/clock_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1699538521028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clock_constraints.sdc 3 clk pin " "Ignored filter at clock_constraints.sdc(3): clk could not be matched with a pin" {  } { { "/home/quartus/spacewire_top/output_files/clock_constraints.sdc" "" { Text "/home/quartus/spacewire_top/output_files/clock_constraints.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699538521029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock clock_constraints.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at clock_constraints.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 18.0 \[get_pins clk\] " "create_clock -period 18.0 \[get_pins clk\]" {  } { { "/home/quartus/spacewire_top/output_files/clock_constraints.sdc" "" { Text "/home/quartus/spacewire_top/output_files/clock_constraints.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1699538521030 ""}  } { { "/home/quartus/spacewire_top/output_files/clock_constraints.sdc" "" { Text "/home/quartus/spacewire_top/output_files/clock_constraints.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699538521030 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699538521030 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1699538521031 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1699538521031 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699538521031 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1699538521031 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699538521032 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699538521034 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699538521034 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699538521034 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699538521035 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699538521035 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699538521035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699538521035 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699538521035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699538521036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1699538521036 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699538521036 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 6 4 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 6 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1699538521038 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1699538521038 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1699538521038 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699538521039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699538521039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699538521039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 18 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699538521039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 16 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699538521039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 3 10 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699538521039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699538521039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 22 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699538521039 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1699538521039 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1699538521039 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "button(0) " "Ignored I/O standard assignment to node \"button(0)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "button(0)" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "button(1) " "Ignored I/O standard assignment to node \"button(1)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "button(1)" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led(0) " "Ignored I/O standard assignment to node \"led(0)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led(0)" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led(1) " "Ignored I/O standard assignment to node \"led(1)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led(1)" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led(2) " "Ignored I/O standard assignment to node \"led(2)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led(2)" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led(3) " "Ignored I/O standard assignment to node \"led(3)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led(3)" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "switch(0) " "Ignored I/O standard assignment to node \"switch(0)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch(0)" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "switch(1) " "Ignored I/O standard assignment to node \"switch(1)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch(1)" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "switch(2) " "Ignored I/O standard assignment to node \"switch(2)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch(2)" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "switch(3) " "Ignored I/O standard assignment to node \"switch(3)\"" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch(3)" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699538521048 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1699538521048 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button(0) " "Node \"button(0)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "button(0)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button(1) " "Node \"button(1)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "button(1)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led(0) " "Node \"led(0)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led(0)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led(1) " "Node \"led(1)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led(1)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led(2) " "Node \"led(2)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led(2)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led(3) " "Node \"led(3)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led(3)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch(0) " "Node \"switch(0)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch(0)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch(1) " "Node \"switch(1)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch(1)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch(2) " "Node \"switch(2)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch(2)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1699538521048 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch(3) " "Node \"switch(3)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch(3)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1699538521048 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1699538521048 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699538521048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699538521911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699538521976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699538521986 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699538522133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699538522133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699538522370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/quartus/spacewire_top/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1699538522907 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699538522907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699538523046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1699538523047 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1699538523047 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699538523047 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1699538523054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699538523097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699538523258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699538523298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699538523595 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699538523883 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1699538524284 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 48 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1699538524287 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1699538524287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/quartus/spacewire_top/output_files/spacewire_top.fit.smsg " "Generated suppressed messages file /home/quartus/spacewire_top/output_files/spacewire_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699538524342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "779 " "Peak virtual memory: 779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699538524501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 15:02:04 2023 " "Processing ended: Thu Nov  9 15:02:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699538524501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699538524501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699538524501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699538524501 ""}
