--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml vga_extram_top.twx vga_extram_top.ncd -o vga_extram_top.twr
vga_extram_top.pcf -ucf vgapin.ucf

Design file:              vga_extram_top.ncd
Physical constraint file: vga_extram_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    1.888|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Seleccion<0>   |blue<0>        |   11.911|
Seleccion<0>   |blue<1>        |   11.799|
Seleccion<0>   |green<0>       |   12.008|
Seleccion<0>   |green<1>       |   11.410|
Seleccion<0>   |green<2>       |   11.756|
Seleccion<0>   |red<0>         |   11.896|
Seleccion<0>   |red<1>         |   11.647|
Seleccion<0>   |red<2>         |   11.879|
Seleccion<1>   |blue<0>        |   11.667|
Seleccion<1>   |blue<1>        |   11.643|
Seleccion<1>   |green<0>       |   10.726|
Seleccion<1>   |green<1>       |   10.742|
Seleccion<1>   |green<2>       |   10.850|
Seleccion<1>   |red<0>         |   11.236|
Seleccion<1>   |red<1>         |   11.243|
Seleccion<1>   |red<2>         |   10.570|
Seleccion<2>   |blue<0>        |   10.721|
Seleccion<2>   |blue<1>        |   11.024|
Seleccion<2>   |green<0>       |   10.934|
Seleccion<2>   |green<1>       |   10.636|
Seleccion<2>   |green<2>       |   11.308|
Seleccion<2>   |red<0>         |   11.233|
Seleccion<2>   |red<1>         |   10.911|
Seleccion<2>   |red<2>         |   10.774|
---------------+---------------+---------+


Analysis completed Sun Apr 09 22:58:19 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 102 MB



