{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520607887748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520607887749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  9 10:04:43 2018 " "Processing started: Fri Mar  9 10:04:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520607887749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1520607887749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off nios2_ddr_prog_mem -c nios2_ddr_prog_mem " "Command: quartus_fit --read_settings_files=on --write_settings_files=off nios2_ddr_prog_mem -c nios2_ddr_prog_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1520607887749 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1520607887784 ""}
{ "Info" "0" "" "Project  = nios2_ddr_prog_mem" {  } {  } 0 0 "Project  = nios2_ddr_prog_mem" 0 0 "Fitter" 0 0 1520607887785 ""}
{ "Info" "0" "" "Revision = nios2_ddr_prog_mem" {  } {  } 0 0 "Revision = nios2_ddr_prog_mem" 0 0 "Fitter" 0 0 1520607887785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1520607888983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1520607888998 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios2_ddr_prog_mem 5CEFA7F23I7 " "Selected device 5CEFA7F23I7 for design \"nios2_ddr_prog_mem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1520607889143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520607889194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520607889194 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1520607889407 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1520607890307 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1520607894683 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1520607895637 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1520607912548 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "6 s (3 global, 3 dual-regional) " "Promoted 6 clocks (3 global, 3 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altclkctrl:ALTCLKCTRL_0\|altclkctrl_07c:auto_generated\|sd1 159 global CLKCTRL_G13 " "altclkctrl:ALTCLKCTRL_0\|altclkctrl_07c:auto_generated\|sd1 with 159 fanout uses global clock CLKCTRL_G13" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1520607914786 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1520607914786 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 3467 global CLKCTRL_G3 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 with 3467 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1520607914786 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 222 dual-regional CLKCTRL_R33 and CLKCTRL_R21 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 with 222 fanout uses dual-regional clock CLKCTRL_R33 and CLKCTRL_R21" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 89 36 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1520607914786 ""} { "Info" "ICCLK_MERGED_CELL" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk~CLKENA0_Duplicate 0 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1520607914786 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1520607914786 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 1198 dual-regional CLKCTRL_R31 and CLKCTRL_R25 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 with 1198 fanout uses dual-regional clock CLKCTRL_R31 and CLKCTRL_R25" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 89 36 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1520607914786 ""} { "Info" "ICCLK_MERGED_CELL" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1520607914786 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1520607914786 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 232 dual-regional CLKCTRL_R36 and CLKCTRL_R24 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 with 232 fanout uses dual-regional clock CLKCTRL_R36 and CLKCTRL_R24" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 89 36 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1520607914786 ""} { "Info" "ICCLK_MERGED_CELL" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1520607914786 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1520607914786 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2521 global CLKCTRL_G14 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2521 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1520607914786 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1520607914786 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver altclkctrl:ALTCLKCTRL_0\|altclkctrl_07c:auto_generated\|sd1 CLKCTRL_G13 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver altclkctrl:ALTCLKCTRL_0\|altclkctrl_07c:auto_generated\|sd1, placed at CLKCTRL_G13" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad OSC_TCXO_20M_FPGA PIN_C21 " "Refclk input I/O pad OSC_TCXO_20M_FPGA is placed onto PIN_C21" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1520607914787 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1520607914787 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1520607914787 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520607914788 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1520607920154 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1520607920154 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1520607920340 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1520607920410 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1520607920413 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1520607920428 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1520607920429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1520607920444 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Fitter" 0 0 1520607921072 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520607921257 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1520607921257 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1520607921715 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1520607921715 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1520607921721 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1520607921721 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1520607921723 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1520607921723 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1520607921724 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333    DDR3_CK_n " "   3.333    DDR3_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333    DDR3_CK_p " "   3.333    DDR3_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[0\]_OUT " "   3.333 DDR3_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[1\]_OUT " "   3.333 DDR3_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[0\]_IN " "   3.333 DDR3_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[0\]_OUT " "   3.333 DDR3_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[1\]_IN " "   3.333 DDR3_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[1\]_OUT " "   3.333 DDR3_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 OSC_TCXO_20M_FPGA " "  50.000 OSC_TCXO_20M_FPGA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " "  20.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " "  40.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " "   3.333 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " "   3.333 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock " "   3.333 u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520607921725 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1520607921725 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520607922685 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520607922687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1520607922693 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520607922721 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520607922829 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1520607922904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1520607922906 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1520607922936 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1520607925929 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "154 Block RAM " "Packed 154 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1520607925962 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1520607925962 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1520607925962 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1520607925962 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1520607925962 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520607927304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1520607935464 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1520607940658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:06 " "Fitter placement preparation operations ending: elapsed time is 00:01:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520608001563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1520608044845 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1520608082287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:21 " "Fitter placement operations ending: elapsed time is 00:01:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520608082287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1520608091654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1520608128034 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1520608128034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1520608171728 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1520608171728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:12 " "Fitter routing operations ending: elapsed time is 00:01:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520608171737 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 58.87 " "Total time spent on timing analysis during the Fitter is 58.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1520608185833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520608186229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520608194901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520608194911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520608206707 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:50 " "Fitter post-fit operations ending: elapsed time is 00:00:50" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520608235655 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1520608236440 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQS_p[1] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 944 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQS_p[0] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 943 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQS_n[1] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 942 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQS_n[0] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 941 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[15] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 940 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[14] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 939 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[13] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 938 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[12] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 937 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[11] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 936 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[10] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 935 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[0] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 925 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[1] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 926 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[2] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 927 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[3] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 928 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[4] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 929 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[5] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 930 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[6] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 931 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[7] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 932 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[8] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 933 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DDR3_DQ[9] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/dommb_rev1_ddr3_test/" { { 0 { 0 ""} 0 934 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1520608236529 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1520608236529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tyler/dommb_rev1_ddr3_test/output_files/nios2_ddr_prog_mem.fit.smsg " "Generated suppressed messages file /home/tyler/dommb_rev1_ddr3_test/output_files/nios2_ddr_prog_mem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1520608237962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3716 " "Peak virtual memory: 3716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520608243988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  9 10:10:43 2018 " "Processing ended: Fri Mar  9 10:10:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520608243988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:00 " "Elapsed time: 00:06:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520608243988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:45 " "Total CPU time (on all processors): 00:09:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520608243988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1520608243988 ""}
