

================================================================
== Vivado HLS Report for 'exp_38_18_s'
================================================================
* Date:           Sat Dec  7 00:53:10 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       11|       11| 0.110 us | 0.110 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    427|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     24|     728|    381|    -|
|Memory           |        5|      -|      21|      4|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        6|      -|    1029|    291|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       11|     25|    1778|   1103|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|     11|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |dut_mul_42ns_44nspcA_U37  |dut_mul_42ns_44nspcA  |        0|      6|  254|  207|    0|
    |dut_mul_48ns_50nsqcK_U38  |dut_mul_48ns_50nsqcK  |        0|      9|  237|   87|    0|
    |dut_mul_50ns_50nsrcU_U39  |dut_mul_50ns_50nsrcU  |        0|      9|  237|   87|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     24|  728|  381|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dut_mac_muladd_3nsc4_U40  |dut_mac_muladd_3nsc4  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U  |exp_38_18_s_exp_xocq  |        2|  0|   0|    0|   256|   50|     1|        12800|
    |f_x_lsb_table_V_U      |exp_38_18_s_f_x_llbW  |        0|  8|   2|    0|    16|    8|     1|          128|
    |f_x_msb_4_h_table_V_U  |exp_38_18_s_f_x_mjbC  |        0|  6|   1|    0|     8|    6|     1|           48|
    |f_x_msb_4_l_table_V_U  |exp_38_18_s_f_x_mkbM  |        0|  7|   1|    0|     8|    7|     1|           56|
    |f_x_msb_3_table_V_U    |exp_38_18_s_f_x_mmb6  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |f_x_msb_2_table_V_U    |exp_38_18_s_f_x_mncg  |        2|  0|   0|    0|   256|   46|     1|        11776|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                      |        5| 21|   4|    0|   576|  149|     6|        25832|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_fu_864_p2              |     +    |      0|  0|  50|          43|          43|
    |exp_x_msb_3_4_lsb_m_s_fu_874_p2  |     +    |      0|  0|  55|          48|          48|
    |ret_V_8_fu_962_p2                |     +    |      0|  0|  15|          57|          57|
    |ret_V_9_fu_971_p2                |     +    |      0|  0|  15|          57|          57|
    |ret_V_fu_897_p2                  |     +    |      0|  0|  15|           9|           9|
    |y_l_V_fu_1012_p2                 |     +    |      0|  0|  57|          50|          50|
    |and_ln281_fu_652_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln281_1_fu_646_p2           |   icmp   |      0|  0|  18|          23|          20|
    |icmp_ln281_fu_640_p2             |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln456_1_fu_1092_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln456_fu_1062_p2            |   icmp   |      0|  0|   8|           2|           1|
    |or_ln281_10_fu_718_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln281_11_fu_724_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln281_12_fu_730_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln281_13_fu_736_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln281_14_fu_742_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln281_15_fu_748_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln281_16_fu_754_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln281_17_fu_760_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln281_18_fu_1040_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln281_1_fu_664_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln281_2_fu_670_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln281_3_fu_676_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln281_4_fu_682_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln281_5_fu_688_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln281_6_fu_694_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln281_7_fu_700_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln281_8_fu_706_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln281_9_fu_712_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln281_fu_658_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln456_1_fu_1098_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln456_fu_1076_p2              |    or    |      0|  0|   2|           1|           1|
    |ap_return                        |  select  |      0|  0|  38|           1|          37|
    |p_Val2_39_fu_1044_p3             |  select  |      0|  0|  46|           1|          46|
    |select_ln282_fu_1032_p3          |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln278_10_fu_462_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_11_fu_476_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_12_fu_490_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_13_fu_504_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_14_fu_518_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_15_fu_532_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_16_fu_546_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_17_fu_560_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_18_fu_574_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_1_fu_336_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_2_fu_350_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_3_fu_364_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_4_fu_378_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_5_fu_392_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_6_fu_406_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_7_fu_420_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_8_fu_434_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_9_fu_448_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_fu_322_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln282_fu_1027_p2             |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 427|         344|         421|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_1287                |  50|   0|   50|          0|
    |exp_x_msb_2_3_4_lsb_s_reg_1282        |  50|   0|   50|          0|
    |exp_x_msb_3_4_lsb_m_s_reg_1244        |  48|   0|   48|          0|
    |exp_x_msb_4_lsb_m_1_s_reg_1203        |  10|   0|   10|          0|
    |f_x_msb_2_3_4_lsb_s_s_reg_1272        |  46|   0|   46|          0|
    |f_x_msb_3_4_lsb_s_V_reg_1234          |  31|   0|   31|          0|
    |f_x_msb_3_V_reg_1213                  |  32|   0|   32|          0|
    |f_x_msb_4_l_V_reg_1198                |   7|   0|    7|          0|
    |or_ln281_17_reg_1193                  |   1|   0|    1|          0|
    |or_ln281_8_reg_1188                   |   1|   0|    1|          0|
    |p_Result_18_reg_1141                  |   7|   0|    7|          0|
    |p_Result_37_reg_1219                  |  26|   0|   42|         16|
    |ret_V_reg_1250                        |   9|   0|    9|          0|
    |tmp_V_1_reg_1152                      |   5|   0|    5|          0|
    |tmp_V_2_reg_1158                      |   3|   0|    3|          0|
    |tmp_V_3_reg_1130                      |   1|   0|    4|          3|
    |tmp_V_reg_1146                        |   8|   0|    8|          0|
    |tmp_reg_1135                          |   1|   0|    1|          0|
    |trunc_ln612_1_reg_1178                |   4|   0|    4|          0|
    |trunc_ln612_1_reg_1178_pp0_iter1_reg  |   4|   0|    4|          0|
    |trunc_ln612_2_reg_1208                |   5|   0|    5|          0|
    |trunc_ln612_3_reg_1256                |  41|   0|   41|          0|
    |y_lo_s_V_reg_1303                     |  48|   0|   48|          0|
    |exp_x_msb_1_V_reg_1287                |   1|   1|   50|          0|
    |exp_x_msb_3_4_lsb_m_s_reg_1244        |   1|   1|   48|          0|
    |f_x_msb_3_V_reg_1213                  |  64|  32|   32|          0|
    |or_ln281_17_reg_1193                  |  64|  32|    1|          0|
    |or_ln281_8_reg_1188                   |  64|  32|    1|          0|
    |p_Result_18_reg_1141                  |  64|  32|    7|          0|
    |p_Result_37_reg_1219                  |  64|  32|   42|         16|
    |ret_V_reg_1250                        |  64|  32|    9|          0|
    |tmp_V_1_reg_1152                      |  64|  32|    5|          0|
    |tmp_V_reg_1146                        |  64|  32|    8|          0|
    |tmp_reg_1135                          |  64|  32|    1|          0|
    |trunc_ln612_3_reg_1256                |   1|   1|   41|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1029| 291|  714|         35|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  exp<38, 18> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  exp<38, 18> | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  exp<38, 18> | return value |
|ap_done    | out |    1| ap_ctrl_hs |  exp<38, 18> | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  exp<38, 18> | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  exp<38, 18> | return value |
|ap_return  | out |   38| ap_ctrl_hs |  exp<38, 18> | return value |
|x_V        |  in |   38|   ap_none  |      x_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.40>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_V_read = call i38 @_ssdm_op_Read.ap_auto.i38(i38 %x_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:269]   --->   Operation 13 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_l_V = sext i38 %x_V_read to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:269]   --->   Operation 14 'sext' 'x_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i38 %x_V_read to i1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:302]   --->   Operation 15 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %trunc_ln703, i3 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:302]   --->   Operation 16 'bitconcatenate' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_33 = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %x_V_read, i32 20, i32 24)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:272]   --->   Operation 17 'partselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i38 %x_V_read to i20" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 18 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_34 = call i23 @_ssdm_op_BitConcatenate.i23.i20.i3(i20 %trunc_ln612, i3 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 19 'bitconcatenate' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %x_V_read, i32 37)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 24)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 21 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%xor_ln278 = xor i1 %tmp, %p_Result_s" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 22 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 25)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 23 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%xor_ln278_1 = xor i1 %tmp, %p_Result_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 24 'xor' 'xor_ln278_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 26)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 25 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_2 = xor i1 %tmp, %p_Result_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 26 'xor' 'xor_ln278_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 27)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 27 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_3 = xor i1 %tmp, %p_Result_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 28 'xor' 'xor_ln278_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 28)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 29 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_4 = xor i1 %tmp, %p_Result_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 30 'xor' 'xor_ln278_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 29)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 31 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%xor_ln278_5 = xor i1 %tmp, %p_Result_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 32 'xor' 'xor_ln278_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 30)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 33 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%xor_ln278_6 = xor i1 %tmp, %p_Result_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 34 'xor' 'xor_ln278_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 31)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 35 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_7 = xor i1 %tmp, %p_Result_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 36 'xor' 'xor_ln278_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 32)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 37 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_8 = xor i1 %tmp, %p_Result_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 38 'xor' 'xor_ln278_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 33)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 39 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_9 = xor i1 %tmp, %p_Result_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 40 'xor' 'xor_ln278_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%p_Result_s_97 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 34)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 41 'bitselect' 'p_Result_s_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%xor_ln278_10 = xor i1 %tmp, %p_Result_s_97" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 42 'xor' 'xor_ln278_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 35)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 43 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%xor_ln278_11 = xor i1 %tmp, %p_Result_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 44 'xor' 'xor_ln278_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 36)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 45 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_12 = xor i1 %tmp, %p_Result_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 46 'xor' 'xor_ln278_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 37)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 47 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_13 = xor i1 %tmp, %p_Result_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 48 'xor' 'xor_ln278_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 38)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 49 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_14 = xor i1 %tmp, %p_Result_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 50 'xor' 'xor_ln278_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 39)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 51 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%xor_ln278_15 = xor i1 %tmp, %p_Result_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 52 'xor' 'xor_ln278_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 40)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 53 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%xor_ln278_16 = xor i1 %tmp, %p_Result_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 54 'xor' 'xor_ln278_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 41)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 55 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%xor_ln278_17 = xor i1 %tmp, %p_Result_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 56 'xor' 'xor_ln278_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 42)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 57 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%xor_ln278_18 = xor i1 %tmp, %p_Result_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 58 'xor' 'xor_ln278_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_18 = call i7 @_ssdm_op_PartSelect.i7.i38.i32.i32(i38 %x_V_read, i32 17, i32 23)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:289]   --->   Operation 59 'partselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i38.i32.i32(i38 %x_V_read, i32 9, i32 16)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:291]   --->   Operation 60 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %x_V_read, i32 4, i32 8)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:293]   --->   Operation 61 'partselect' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i3 @_ssdm_op_PartSelect.i3.i38.i32.i32(i38 %x_V_read, i32 1, i32 3)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:295]   --->   Operation 62 'partselect' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i3 %tmp_V_2 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:318]   --->   Operation 63 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%f_x_msb_4_h_table_V_s = getelementptr [8 x i6]* @f_x_msb_4_h_table_V, i64 0, i64 %zext_ln544" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:318]   --->   Operation 64 'getelementptr' 'f_x_msb_4_h_table_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%f_x_msb_4_h_V = load i6* %f_x_msb_4_h_table_V_s, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:318]   --->   Operation 65 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%f_x_msb_4_l_table_V_s = getelementptr [8 x i7]* @f_x_msb_4_l_table_V, i64 0, i64 %zext_ln544" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:319]   --->   Operation 66 'getelementptr' 'f_x_msb_4_l_table_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%f_x_msb_4_l_V = load i7* %f_x_msb_4_l_table_V_s, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:319]   --->   Operation 67 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i4 %tmp_V_3 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:325]   --->   Operation 68 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%f_x_lsb_table_V_addr = getelementptr [16 x i8]* @f_x_lsb_table_V, i64 0, i64 %zext_ln544_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:325]   --->   Operation 69 'getelementptr' 'f_x_lsb_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%f_x_lsb_V = load i8* %f_x_lsb_table_V_addr, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:325]   --->   Operation 70 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln612_1 = trunc i38 %x_V_read to i4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:335]   --->   Operation 71 'trunc' 'trunc_ln612_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i5 %tmp_V_1 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 72 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_ad = getelementptr [32 x i32]* @f_x_msb_3_table_V, i64 0, i64 %zext_ln544_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 73 'getelementptr' 'f_x_msb_3_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 74 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 75 [1/1] (1.36ns)   --->   "%icmp_ln281 = icmp eq i5 %p_Result_33, 15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 75 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (2.44ns)   --->   "%icmp_ln281_1 = icmp ugt i23 %p_Result_34, -483309" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 76 'icmp' 'icmp_ln281_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%and_ln281 = and i1 %icmp_ln281_1, %icmp_ln281" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 77 'and' 'and_ln281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%or_ln281 = or i1 %xor_ln278, %xor_ln278_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 78 'or' 'or_ln281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%or_ln281_1 = or i1 %xor_ln278_3, %xor_ln278_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 79 'or' 'or_ln281_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_2 = or i1 %or_ln281_1, %xor_ln278_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 80 'or' 'or_ln281_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_3 = or i1 %or_ln281_2, %or_ln281" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 81 'or' 'or_ln281_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%or_ln281_4 = or i1 %xor_ln278_5, %xor_ln278_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 82 'or' 'or_ln281_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%or_ln281_5 = or i1 %xor_ln278_8, %xor_ln278_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 83 'or' 'or_ln281_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_6 = or i1 %or_ln281_5, %xor_ln278_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 84 'or' 'or_ln281_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%or_ln281_7 = or i1 %or_ln281_6, %or_ln281_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 85 'or' 'or_ln281_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_8 = or i1 %or_ln281_7, %or_ln281_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 86 'or' 'or_ln281_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%or_ln281_9 = or i1 %xor_ln278_10, %xor_ln278_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 87 'or' 'or_ln281_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%or_ln281_10 = or i1 %xor_ln278_13, %xor_ln278_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 88 'or' 'or_ln281_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_11 = or i1 %or_ln281_10, %xor_ln278_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 89 'or' 'or_ln281_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_12 = or i1 %or_ln281_11, %or_ln281_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 90 'or' 'or_ln281_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%or_ln281_13 = or i1 %xor_ln278_15, %xor_ln278_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 91 'or' 'or_ln281_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%or_ln281_14 = or i1 %xor_ln278_18, %and_ln281" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 92 'or' 'or_ln281_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_15 = or i1 %or_ln281_14, %xor_ln278_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 93 'or' 'or_ln281_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%or_ln281_16 = or i1 %or_ln281_15, %or_ln281_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 94 'or' 'or_ln281_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_17 = or i1 %or_ln281_16, %or_ln281_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 95 'or' 'or_ln281_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%f_x_msb_4_h_V = load i6* %f_x_msb_4_h_table_V_s, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:318]   --->   Operation 96 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%f_x_msb_4_l_V = load i7* %f_x_msb_4_l_table_V_s, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:319]   --->   Operation 97 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%f_x_lsb_V = load i8* %f_x_lsb_table_V_addr, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:325]   --->   Operation 98 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%r_V = zext i3 %tmp_V_2 to i7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:327]   --->   Operation 99 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i4 %tmp_V_3 to i7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:327]   --->   Operation 100 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (3.36ns) (grouped into DSP with root node exp_x_msb_4_lsb_m_1_s)   --->   "%r_V_12 = mul i7 %r_V, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:327]   --->   Operation 101 'mul' 'r_V_12' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_22 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %f_x_lsb_V, i32 5, i32 7)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:331]   --->   Operation 102 'partselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_36 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i6.i3(i1 false, i6 %f_x_msb_4_h_V, i3 %p_Result_22)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:331]   --->   Operation 103 'bitconcatenate' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into DSP with root node exp_x_msb_4_lsb_m_1_s)   --->   "%zext_ln703 = zext i7 %r_V_12 to i10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:332]   --->   Operation 104 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (3.02ns) (root node of the DSP)   --->   "%exp_x_msb_4_lsb_m_1_s = add i10 %zext_ln703, %p_Result_36" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:332]   --->   Operation 105 'add' 'exp_x_msb_4_lsb_m_1_s' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln612_2 = trunc i8 %f_x_lsb_V to i5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:337]   --->   Operation 106 'trunc' 'trunc_ln612_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 107 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 8.41>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_37 = call i42 @_ssdm_op_BitConcatenate.i42.i4.i12.i10.i5.i4.i7(i4 %trunc_ln612_1, i12 0, i10 %exp_x_msb_4_lsb_m_1_s, i5 %trunc_ln612_2, i4 0, i7 %f_x_msb_4_l_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:338]   --->   Operation 108 'bitconcatenate' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_38 = call i44 @_ssdm_op_BitConcatenate.i44.i5.i7.i32(i5 %tmp_V_1, i7 0, i32 %f_x_msb_3_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:351]   --->   Operation 109 'bitconcatenate' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%r_V_5 = zext i44 %p_Result_38 to i86" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:353]   --->   Operation 110 'zext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i42 %p_Result_37 to i86" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:353]   --->   Operation 111 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [3/3] (8.41ns)   --->   "%r_V_13 = mul i86 %zext_ln1118_1, %r_V_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:353]   --->   Operation 112 'mul' 'r_V_13' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 113 [2/3] (8.41ns)   --->   "%r_V_13 = mul i86 %zext_ln1118_1, %r_V_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:353]   --->   Operation 113 'mul' 'r_V_13' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 114 [1/3] (8.41ns)   --->   "%r_V_13 = mul i86 %zext_ln1118_1, %r_V_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:353]   --->   Operation 114 'mul' 'r_V_13' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%f_x_msb_3_4_lsb_s_V = call i31 @_ssdm_op_PartSelect.i31.i86.i32.i32(i86 %r_V_13, i32 55, i32 85)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:354]   --->   Operation 115 'partselect' 'f_x_msb_3_4_lsb_s_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i8 %tmp_V to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 116 'zext' 'zext_ln544_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_ad = getelementptr [256 x i46]* @f_x_msb_2_table_V, i64 0, i64 %zext_ln544_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 117 'getelementptr' 'f_x_msb_2_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 118 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 6.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i31 %f_x_msb_3_4_lsb_s_V to i43" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:355]   --->   Operation 119 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_V = call i47 @_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3(i5 %tmp_V_1, i7 0, i32 %f_x_msb_3_V, i3 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:355]   --->   Operation 120 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i47 %rhs_V to i48" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:355]   --->   Operation 121 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i42 %p_Result_37 to i43" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:355]   --->   Operation 122 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (2.93ns)   --->   "%add_ln703 = add i43 %zext_ln703_1, %zext_ln703_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:355]   --->   Operation 123 'add' 'add_ln703' <Predicate = true> <Delay = 2.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i43 %add_ln703 to i48" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:355]   --->   Operation 124 'zext' 'zext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (3.07ns)   --->   "%exp_x_msb_3_4_lsb_m_s = add i48 %zext_ln728, %zext_ln703_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:355]   --->   Operation 125 'add' 'exp_x_msb_3_4_lsb_m_s' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 126 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_39 = call i5 @_ssdm_op_PartSelect.i5.i46.i32.i32(i46 %f_x_msb_2_V, i32 41, i32 45)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:370]   --->   Operation 127 'partselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%lhs_V = zext i5 %p_Result_39 to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 128 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i8 %tmp_V to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 129 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.91ns)   --->   "%ret_V = add i9 %lhs_V, %rhs_V_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 130 'add' 'ret_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln612_3 = trunc i46 %f_x_msb_2_V to i41" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:374]   --->   Operation 131 'trunc' 'trunc_ln612_3' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.62>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_40 = call i50 @_ssdm_op_BitConcatenate.i50.i9.i41(i9 %ret_V, i41 %trunc_ln612_3)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:374]   --->   Operation 132 'bitconcatenate' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_7 = zext i50 %p_Result_40 to i98" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 133 'zext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i48 %exp_x_msb_3_4_lsb_m_s to i98" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 134 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [2/2] (8.62ns)   --->   "%r_V_14 = mul i98 %zext_ln1118_2, %r_V_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 135 'mul' 'r_V_14' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.62>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_35 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp, i7 %p_Result_18)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:289]   --->   Operation 136 'bitconcatenate' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/2] (8.62ns)   --->   "%r_V_14 = mul i98 %zext_ln1118_2, %r_V_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 137 'mul' 'r_V_14' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%f_x_msb_2_3_4_lsb_s_s = call i46 @_ssdm_op_PartSelect.i46.i98.i32.i32(i98 %r_V_14, i32 52, i32 97)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:377]   --->   Operation 138 'partselect' 'f_x_msb_2_3_4_lsb_s_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i8 %p_Result_35 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 139 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [256 x i50]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 140 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 141 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 5.13>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i46 %f_x_msb_2_3_4_lsb_s_s to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 142 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6(i9 %ret_V, i41 %trunc_ln612_3, i6 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 143 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i56 %rhs_V_2 to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 144 'zext' 'zext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i57 %lhs_V_1, %zext_ln728_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 145 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i48 %exp_x_msb_3_4_lsb_m_s to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 146 'zext' 'zext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (5.13ns) (root node of TernaryAdder)   --->   "%ret_V_9 = add i57 %zext_ln703_7, %ret_V_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 147 'add' 'ret_V_9' <Predicate = true> <Delay = 5.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_s = call i50 @_ssdm_op_PartSelect.i50.i57.i32.i32(i57 %ret_V_9, i32 6, i32 55)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 148 'partselect' 'exp_x_msb_2_3_4_lsb_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 149 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 8.62>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%r_V_9 = zext i50 %exp_x_msb_1_V to i100" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 150 'zext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i50 %exp_x_msb_2_3_4_lsb_s to i100" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 151 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [2/2] (8.62ns)   --->   "%r_V_15 = mul i100 %r_V_9, %zext_ln1118_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 152 'mul' 'r_V_15' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.62>
ST_11 : Operation 153 [1/2] (8.62ns)   --->   "%r_V_15 = mul i100 %r_V_9, %zext_ln1118_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 153 'mul' 'r_V_15' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i48 @_ssdm_op_PartSelect.i48.i100.i32.i32(i100 %r_V_15, i32 52, i32 99)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:448]   --->   Operation 154 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.74>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str34) nounwind" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 155 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i48 %y_lo_s_V to i50" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:449]   --->   Operation 156 'zext' 'zext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (3.15ns)   --->   "%y_l_V = add i50 %zext_ln703_8, %exp_x_msb_1_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:449]   --->   Operation 157 'add' 'y_l_V' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%y_V = call i46 @_ssdm_op_PartSelect.i46.i50.i32.i32(i50 %y_l_V, i32 4, i32 49)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:450]   --->   Operation 158 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%xor_ln282 = xor i1 %tmp, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:282]   --->   Operation 159 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%select_ln282 = select i1 %xor_ln282, i46 -1, i46 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:282]   --->   Operation 160 'select' 'select_ln282' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%or_ln281_18 = or i1 %or_ln281_17, %or_ln281_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 161 'or' 'or_ln281_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (1.11ns) (out node of the LUT)   --->   "%p_Val2_39 = select i1 %or_ln281_18, i46 %select_ln282, i46 %y_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 162 'select' 'p_Val2_39' <Predicate = true> <Delay = 1.11> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_76 = call i2 @_ssdm_op_PartSelect.i2.i46.i32.i32(i46 %p_Val2_39, i32 44, i32 45)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 163 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.95ns)   --->   "%icmp_ln456 = icmp ne i2 %tmp_76, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 164 'icmp' 'icmp_ln456' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i46.i32(i46 %p_Val2_39, i32 43)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 165 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%or_ln456 = or i1 %icmp_ln456, %tmp_77" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 166 'or' 'or_ln456' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_78 = call i3 @_ssdm_op_PartSelect.i3.i46.i32.i32(i46 %p_Val2_39, i32 40, i32 42)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 167 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.13ns)   --->   "%icmp_ln456_1 = icmp ne i3 %tmp_78, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 168 'icmp' 'icmp_ln456_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%or_ln456_1 = or i1 %icmp_ln456_1, %or_ln456" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 169 'or' 'or_ln456_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node r_V_11)   --->   "%tmp_s = call i38 @_ssdm_op_PartSelect.i38.i46.i32.i32(i46 %p_Val2_39, i32 3, i32 40)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:468]   --->   Operation 170 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (1.34ns) (out node of the LUT)   --->   "%r_V_11 = select i1 %or_ln456_1, i38 137438953471, i38 %tmp_s" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:468]   --->   Operation 171 'select' 'r_V_11' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "ret i38 %r_V_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867]   --->   Operation 172 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read              (read          ) [ 0000000000000]
x_l_V                 (sext          ) [ 0000000000000]
trunc_ln703           (trunc         ) [ 0000000000000]
tmp_V_3               (bitconcatenate) [ 0110000000000]
p_Result_33           (partselect    ) [ 0000000000000]
trunc_ln612           (trunc         ) [ 0000000000000]
p_Result_34           (bitconcatenate) [ 0000000000000]
tmp                   (bitselect     ) [ 0111111111111]
p_Result_s            (bitselect     ) [ 0000000000000]
xor_ln278             (xor           ) [ 0000000000000]
p_Result_1            (bitselect     ) [ 0000000000000]
xor_ln278_1           (xor           ) [ 0000000000000]
p_Result_2            (bitselect     ) [ 0000000000000]
xor_ln278_2           (xor           ) [ 0000000000000]
p_Result_3            (bitselect     ) [ 0000000000000]
xor_ln278_3           (xor           ) [ 0000000000000]
p_Result_4            (bitselect     ) [ 0000000000000]
xor_ln278_4           (xor           ) [ 0000000000000]
p_Result_5            (bitselect     ) [ 0000000000000]
xor_ln278_5           (xor           ) [ 0000000000000]
p_Result_6            (bitselect     ) [ 0000000000000]
xor_ln278_6           (xor           ) [ 0000000000000]
p_Result_7            (bitselect     ) [ 0000000000000]
xor_ln278_7           (xor           ) [ 0000000000000]
p_Result_8            (bitselect     ) [ 0000000000000]
xor_ln278_8           (xor           ) [ 0000000000000]
p_Result_9            (bitselect     ) [ 0000000000000]
xor_ln278_9           (xor           ) [ 0000000000000]
p_Result_s_97         (bitselect     ) [ 0000000000000]
xor_ln278_10          (xor           ) [ 0000000000000]
p_Result_10           (bitselect     ) [ 0000000000000]
xor_ln278_11          (xor           ) [ 0000000000000]
p_Result_11           (bitselect     ) [ 0000000000000]
xor_ln278_12          (xor           ) [ 0000000000000]
p_Result_12           (bitselect     ) [ 0000000000000]
xor_ln278_13          (xor           ) [ 0000000000000]
p_Result_13           (bitselect     ) [ 0000000000000]
xor_ln278_14          (xor           ) [ 0000000000000]
p_Result_14           (bitselect     ) [ 0000000000000]
xor_ln278_15          (xor           ) [ 0000000000000]
p_Result_15           (bitselect     ) [ 0000000000000]
xor_ln278_16          (xor           ) [ 0000000000000]
p_Result_16           (bitselect     ) [ 0000000000000]
xor_ln278_17          (xor           ) [ 0000000000000]
p_Result_17           (bitselect     ) [ 0000000000000]
xor_ln278_18          (xor           ) [ 0000000000000]
p_Result_18           (partselect    ) [ 0111111110000]
tmp_V                 (partselect    ) [ 0111111000000]
tmp_V_1               (partselect    ) [ 0111111000000]
tmp_V_2               (partselect    ) [ 0110000000000]
zext_ln544            (zext          ) [ 0000000000000]
f_x_msb_4_h_table_V_s (getelementptr ) [ 0110000000000]
f_x_msb_4_l_table_V_s (getelementptr ) [ 0110000000000]
zext_ln544_1          (zext          ) [ 0000000000000]
f_x_lsb_table_V_addr  (getelementptr ) [ 0110000000000]
trunc_ln612_1         (trunc         ) [ 0111000000000]
zext_ln544_2          (zext          ) [ 0000000000000]
f_x_msb_3_table_V_ad  (getelementptr ) [ 0110000000000]
icmp_ln281            (icmp          ) [ 0000000000000]
icmp_ln281_1          (icmp          ) [ 0000000000000]
and_ln281             (and           ) [ 0000000000000]
or_ln281              (or            ) [ 0000000000000]
or_ln281_1            (or            ) [ 0000000000000]
or_ln281_2            (or            ) [ 0000000000000]
or_ln281_3            (or            ) [ 0000000000000]
or_ln281_4            (or            ) [ 0000000000000]
or_ln281_5            (or            ) [ 0000000000000]
or_ln281_6            (or            ) [ 0000000000000]
or_ln281_7            (or            ) [ 0000000000000]
or_ln281_8            (or            ) [ 0111111111111]
or_ln281_9            (or            ) [ 0000000000000]
or_ln281_10           (or            ) [ 0000000000000]
or_ln281_11           (or            ) [ 0000000000000]
or_ln281_12           (or            ) [ 0000000000000]
or_ln281_13           (or            ) [ 0000000000000]
or_ln281_14           (or            ) [ 0000000000000]
or_ln281_15           (or            ) [ 0000000000000]
or_ln281_16           (or            ) [ 0000000000000]
or_ln281_17           (or            ) [ 0111111111111]
f_x_msb_4_h_V         (load          ) [ 0000000000000]
f_x_msb_4_l_V         (load          ) [ 0101000000000]
f_x_lsb_V             (load          ) [ 0000000000000]
r_V                   (zext          ) [ 0000000000000]
zext_ln1118           (zext          ) [ 0000000000000]
r_V_12                (mul           ) [ 0000000000000]
p_Result_22           (partselect    ) [ 0000000000000]
p_Result_36           (bitconcatenate) [ 0000000000000]
zext_ln703            (zext          ) [ 0000000000000]
exp_x_msb_4_lsb_m_1_s (add           ) [ 0101000000000]
trunc_ln612_2         (trunc         ) [ 0101000000000]
f_x_msb_3_V           (load          ) [ 0101111000000]
p_Result_37           (bitconcatenate) [ 0100111000000]
p_Result_38           (bitconcatenate) [ 0000000000000]
r_V_5                 (zext          ) [ 0100110000000]
zext_ln1118_1         (zext          ) [ 0100110000000]
r_V_13                (mul           ) [ 0000000000000]
f_x_msb_3_4_lsb_s_V   (partselect    ) [ 0100001000000]
zext_ln544_3          (zext          ) [ 0000000000000]
f_x_msb_2_table_V_ad  (getelementptr ) [ 0100001000000]
zext_ln703_1          (zext          ) [ 0000000000000]
rhs_V                 (bitconcatenate) [ 0000000000000]
zext_ln728            (zext          ) [ 0000000000000]
zext_ln703_2          (zext          ) [ 0000000000000]
add_ln703             (add           ) [ 0000000000000]
zext_ln703_3          (zext          ) [ 0000000000000]
exp_x_msb_3_4_lsb_m_s (add           ) [ 0100000111000]
f_x_msb_2_V           (load          ) [ 0000000000000]
p_Result_39           (partselect    ) [ 0000000000000]
lhs_V                 (zext          ) [ 0000000000000]
rhs_V_1               (zext          ) [ 0000000000000]
ret_V                 (add           ) [ 0100000111000]
trunc_ln612_3         (trunc         ) [ 0100000111000]
p_Result_40           (bitconcatenate) [ 0000000000000]
r_V_7                 (zext          ) [ 0100000010000]
zext_ln1118_2         (zext          ) [ 0100000010000]
p_Result_35           (bitconcatenate) [ 0000000000000]
r_V_14                (mul           ) [ 0000000000000]
f_x_msb_2_3_4_lsb_s_s (partselect    ) [ 0100000001000]
zext_ln544_4          (zext          ) [ 0000000000000]
exp_x_msb_1_table_V_s (getelementptr ) [ 0100000001000]
lhs_V_1               (zext          ) [ 0000000000000]
rhs_V_2               (bitconcatenate) [ 0000000000000]
zext_ln728_1          (zext          ) [ 0000000000000]
ret_V_8               (add           ) [ 0000000000000]
zext_ln703_7          (zext          ) [ 0000000000000]
ret_V_9               (add           ) [ 0000000000000]
exp_x_msb_2_3_4_lsb_s (partselect    ) [ 0100000000100]
exp_x_msb_1_V         (load          ) [ 0100000000111]
r_V_9                 (zext          ) [ 0100000000010]
zext_ln1118_3         (zext          ) [ 0100000000010]
r_V_15                (mul           ) [ 0000000000000]
y_lo_s_V              (partselect    ) [ 0100000000001]
specpipeline_ln41     (specpipeline  ) [ 0000000000000]
zext_ln703_8          (zext          ) [ 0000000000000]
y_l_V                 (add           ) [ 0000000000000]
y_V                   (partselect    ) [ 0000000000000]
xor_ln282             (xor           ) [ 0000000000000]
select_ln282          (select        ) [ 0000000000000]
or_ln281_18           (or            ) [ 0000000000000]
p_Val2_39             (select        ) [ 0000000000000]
tmp_76                (partselect    ) [ 0000000000000]
icmp_ln456            (icmp          ) [ 0000000000000]
tmp_77                (bitselect     ) [ 0000000000000]
or_ln456              (or            ) [ 0000000000000]
tmp_78                (partselect    ) [ 0000000000000]
icmp_ln456_1          (icmp          ) [ 0000000000000]
or_ln456_1            (or            ) [ 0000000000000]
tmp_s                 (partselect    ) [ 0000000000000]
r_V_11                (select        ) [ 0000000000000]
ret_ln867             (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i38"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i20.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i38.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i47.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i4.i12.i10.i5.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i5.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i9.i41"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i9.i41.i6"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i46.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="x_V_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="38" slack="0"/>
<pin id="186" dir="0" index="1" bw="38" slack="0"/>
<pin id="187" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="f_x_msb_4_h_table_V_s_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_4_h_table_V_s/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_4_h_V/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="f_x_msb_4_l_table_V_s_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_4_l_table_V_s/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_4_l_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="f_x_lsb_table_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_V_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="f_x_msb_3_table_V_ad_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_3_table_V_ad/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_3_V/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="f_x_msb_2_table_V_ad_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="46" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_ad/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="46" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exp_x_msb_1_table_V_s_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="50" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_s/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="50" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="x_l_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="38" slack="0"/>
<pin id="270" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_l_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln703_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="38" slack="0"/>
<pin id="274" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_V_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_3/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_Result_33_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="38" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="0" index="3" bw="6" slack="0"/>
<pin id="289" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_33/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln612_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="38" slack="0"/>
<pin id="296" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Result_34_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="23" slack="0"/>
<pin id="300" dir="0" index="1" bw="20" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_34/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="38" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Result_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="38" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln278_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_Result_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="38" slack="0"/>
<pin id="331" dir="0" index="2" bw="6" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln278_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_Result_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="38" slack="0"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln278_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_2/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Result_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="38" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln278_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_3/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_Result_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="38" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="xor_ln278_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_4/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Result_5_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="38" slack="0"/>
<pin id="387" dir="0" index="2" bw="6" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="xor_ln278_5_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_5/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Result_6_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="38" slack="0"/>
<pin id="401" dir="0" index="2" bw="6" slack="0"/>
<pin id="402" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="xor_ln278_6_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_6/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Result_7_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="38" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="xor_ln278_7_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_7/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Result_8_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="38" slack="0"/>
<pin id="429" dir="0" index="2" bw="7" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="xor_ln278_8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_8/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_9_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="38" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="xor_ln278_9_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_9/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_Result_s_97_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="38" slack="0"/>
<pin id="457" dir="0" index="2" bw="7" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s_97/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="xor_ln278_10_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_10/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_Result_10_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="38" slack="0"/>
<pin id="471" dir="0" index="2" bw="7" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="xor_ln278_11_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_11/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Result_11_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="38" slack="0"/>
<pin id="485" dir="0" index="2" bw="7" slack="0"/>
<pin id="486" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln278_12_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_12/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_Result_12_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="38" slack="0"/>
<pin id="499" dir="0" index="2" bw="7" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln278_13_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_13/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_Result_13_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="38" slack="0"/>
<pin id="513" dir="0" index="2" bw="7" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln278_14_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_14/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Result_14_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="38" slack="0"/>
<pin id="527" dir="0" index="2" bw="7" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln278_15_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_15/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Result_15_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="38" slack="0"/>
<pin id="541" dir="0" index="2" bw="7" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="xor_ln278_16_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_16/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_Result_16_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="38" slack="0"/>
<pin id="555" dir="0" index="2" bw="7" slack="0"/>
<pin id="556" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="xor_ln278_17_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_17/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_Result_17_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="38" slack="0"/>
<pin id="569" dir="0" index="2" bw="7" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln278_18_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_18/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Result_18_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="0" index="1" bw="38" slack="0"/>
<pin id="583" dir="0" index="2" bw="6" slack="0"/>
<pin id="584" dir="0" index="3" bw="6" slack="0"/>
<pin id="585" dir="1" index="4" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_V_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="38" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="0" index="3" bw="6" slack="0"/>
<pin id="595" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_V_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="0"/>
<pin id="602" dir="0" index="1" bw="38" slack="0"/>
<pin id="603" dir="0" index="2" bw="4" slack="0"/>
<pin id="604" dir="0" index="3" bw="5" slack="0"/>
<pin id="605" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_V_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="0"/>
<pin id="612" dir="0" index="1" bw="38" slack="0"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="0" index="3" bw="3" slack="0"/>
<pin id="615" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln544_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln544_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln612_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="38" slack="0"/>
<pin id="633" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612_1/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln544_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln281_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="5" slack="0"/>
<pin id="642" dir="0" index="1" bw="5" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln281_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="23" slack="0"/>
<pin id="648" dir="0" index="1" bw="23" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281_1/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="and_ln281_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln281/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="or_ln281_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="or_ln281_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_1/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_ln281_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_2/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="or_ln281_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_3/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="or_ln281_4_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_4/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="or_ln281_5_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_5/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="or_ln281_6_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_6/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="or_ln281_7_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_7/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="or_ln281_8_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_8/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="or_ln281_9_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_9/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="or_ln281_10_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_10/1 "/>
</bind>
</comp>

<comp id="724" class="1004" name="or_ln281_11_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_11/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="or_ln281_12_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_12/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="or_ln281_13_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_13/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="or_ln281_14_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_14/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="or_ln281_15_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_15/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="or_ln281_16_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_16/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="or_ln281_17_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_17/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="r_V_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="3" slack="1"/>
<pin id="768" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln1118_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="1"/>
<pin id="771" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="p_Result_22_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="0" index="2" bw="4" slack="0"/>
<pin id="776" dir="0" index="3" bw="4" slack="0"/>
<pin id="777" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="p_Result_36_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="0" index="2" bw="6" slack="0"/>
<pin id="786" dir="0" index="3" bw="3" slack="0"/>
<pin id="787" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_36/2 "/>
</bind>
</comp>

<comp id="792" class="1004" name="trunc_ln612_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612_2/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="p_Result_37_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="42" slack="0"/>
<pin id="798" dir="0" index="1" bw="4" slack="2"/>
<pin id="799" dir="0" index="2" bw="1" slack="0"/>
<pin id="800" dir="0" index="3" bw="10" slack="1"/>
<pin id="801" dir="0" index="4" bw="5" slack="1"/>
<pin id="802" dir="0" index="5" bw="1" slack="0"/>
<pin id="803" dir="0" index="6" bw="7" slack="1"/>
<pin id="804" dir="1" index="7" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_37/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_Result_38_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="44" slack="0"/>
<pin id="810" dir="0" index="1" bw="5" slack="2"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="0" index="3" bw="32" slack="1"/>
<pin id="813" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_38/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="r_V_5_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="44" slack="0"/>
<pin id="818" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_5/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln1118_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="42" slack="0"/>
<pin id="822" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="grp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="42" slack="0"/>
<pin id="826" dir="0" index="1" bw="44" slack="0"/>
<pin id="827" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="f_x_msb_3_4_lsb_s_V_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="31" slack="0"/>
<pin id="832" dir="0" index="1" bw="86" slack="0"/>
<pin id="833" dir="0" index="2" bw="7" slack="0"/>
<pin id="834" dir="0" index="3" bw="8" slack="0"/>
<pin id="835" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_x_msb_3_4_lsb_s_V/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln544_3_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="4"/>
<pin id="842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln703_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="31" slack="1"/>
<pin id="846" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="rhs_V_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="47" slack="0"/>
<pin id="849" dir="0" index="1" bw="5" slack="5"/>
<pin id="850" dir="0" index="2" bw="1" slack="0"/>
<pin id="851" dir="0" index="3" bw="32" slack="4"/>
<pin id="852" dir="0" index="4" bw="1" slack="0"/>
<pin id="853" dir="1" index="5" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln728_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="47" slack="0"/>
<pin id="859" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln703_2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="42" slack="3"/>
<pin id="863" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="add_ln703_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="31" slack="0"/>
<pin id="866" dir="0" index="1" bw="42" slack="0"/>
<pin id="867" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/6 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln703_3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="43" slack="0"/>
<pin id="872" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_3/6 "/>
</bind>
</comp>

<comp id="874" class="1004" name="exp_x_msb_3_4_lsb_m_s_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="47" slack="0"/>
<pin id="876" dir="0" index="1" bw="43" slack="0"/>
<pin id="877" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_3_4_lsb_m_s/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="p_Result_39_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="5" slack="0"/>
<pin id="882" dir="0" index="1" bw="46" slack="0"/>
<pin id="883" dir="0" index="2" bw="7" slack="0"/>
<pin id="884" dir="0" index="3" bw="7" slack="0"/>
<pin id="885" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_39/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="lhs_V_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="0"/>
<pin id="892" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="894" class="1004" name="rhs_V_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="5"/>
<pin id="896" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/6 "/>
</bind>
</comp>

<comp id="897" class="1004" name="ret_V_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="5" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="trunc_ln612_3_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="46" slack="0"/>
<pin id="905" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612_3/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_Result_40_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="50" slack="0"/>
<pin id="909" dir="0" index="1" bw="9" slack="1"/>
<pin id="910" dir="0" index="2" bw="41" slack="1"/>
<pin id="911" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_40/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="r_V_7_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="50" slack="0"/>
<pin id="915" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_7/7 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln1118_2_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="48" slack="1"/>
<pin id="919" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/7 "/>
</bind>
</comp>

<comp id="920" class="1004" name="grp_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="48" slack="0"/>
<pin id="922" dir="0" index="1" bw="50" slack="0"/>
<pin id="923" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/7 "/>
</bind>
</comp>

<comp id="926" class="1004" name="p_Result_35_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="7"/>
<pin id="929" dir="0" index="2" bw="7" slack="7"/>
<pin id="930" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_35/8 "/>
</bind>
</comp>

<comp id="932" class="1004" name="f_x_msb_2_3_4_lsb_s_s_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="46" slack="0"/>
<pin id="934" dir="0" index="1" bw="98" slack="0"/>
<pin id="935" dir="0" index="2" bw="7" slack="0"/>
<pin id="936" dir="0" index="3" bw="8" slack="0"/>
<pin id="937" dir="1" index="4" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_x_msb_2_3_4_lsb_s_s/8 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln544_4_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/8 "/>
</bind>
</comp>

<comp id="947" class="1004" name="lhs_V_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="46" slack="1"/>
<pin id="949" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/9 "/>
</bind>
</comp>

<comp id="950" class="1004" name="rhs_V_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="56" slack="0"/>
<pin id="952" dir="0" index="1" bw="9" slack="3"/>
<pin id="953" dir="0" index="2" bw="41" slack="3"/>
<pin id="954" dir="0" index="3" bw="1" slack="0"/>
<pin id="955" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/9 "/>
</bind>
</comp>

<comp id="958" class="1004" name="zext_ln728_1_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="56" slack="0"/>
<pin id="960" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_1/9 "/>
</bind>
</comp>

<comp id="962" class="1004" name="ret_V_8_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="46" slack="0"/>
<pin id="964" dir="0" index="1" bw="56" slack="0"/>
<pin id="965" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/9 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln703_7_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="48" slack="3"/>
<pin id="970" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_7/9 "/>
</bind>
</comp>

<comp id="971" class="1004" name="ret_V_9_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="48" slack="0"/>
<pin id="973" dir="0" index="1" bw="57" slack="0"/>
<pin id="974" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/9 "/>
</bind>
</comp>

<comp id="977" class="1004" name="exp_x_msb_2_3_4_lsb_s_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="50" slack="0"/>
<pin id="979" dir="0" index="1" bw="57" slack="0"/>
<pin id="980" dir="0" index="2" bw="4" slack="0"/>
<pin id="981" dir="0" index="3" bw="7" slack="0"/>
<pin id="982" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_x_msb_2_3_4_lsb_s/9 "/>
</bind>
</comp>

<comp id="987" class="1004" name="r_V_9_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="50" slack="1"/>
<pin id="989" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_9/10 "/>
</bind>
</comp>

<comp id="990" class="1004" name="zext_ln1118_3_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="50" slack="1"/>
<pin id="992" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/10 "/>
</bind>
</comp>

<comp id="993" class="1004" name="grp_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="50" slack="0"/>
<pin id="995" dir="0" index="1" bw="50" slack="0"/>
<pin id="996" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/10 "/>
</bind>
</comp>

<comp id="999" class="1004" name="y_lo_s_V_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="48" slack="0"/>
<pin id="1001" dir="0" index="1" bw="100" slack="0"/>
<pin id="1002" dir="0" index="2" bw="7" slack="0"/>
<pin id="1003" dir="0" index="3" bw="8" slack="0"/>
<pin id="1004" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/11 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="zext_ln703_8_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="48" slack="1"/>
<pin id="1011" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_8/12 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="y_l_V_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="48" slack="0"/>
<pin id="1014" dir="0" index="1" bw="50" slack="3"/>
<pin id="1015" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/12 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="y_V_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="46" slack="0"/>
<pin id="1019" dir="0" index="1" bw="50" slack="0"/>
<pin id="1020" dir="0" index="2" bw="4" slack="0"/>
<pin id="1021" dir="0" index="3" bw="7" slack="0"/>
<pin id="1022" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/12 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="xor_ln282_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="11"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln282/12 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="select_ln282_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="46" slack="0"/>
<pin id="1035" dir="0" index="2" bw="46" slack="0"/>
<pin id="1036" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln282/12 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="or_ln281_18_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="11"/>
<pin id="1042" dir="0" index="1" bw="1" slack="11"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_18/12 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="p_Val2_39_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="46" slack="0"/>
<pin id="1047" dir="0" index="2" bw="46" slack="0"/>
<pin id="1048" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_39/12 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_76_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="2" slack="0"/>
<pin id="1054" dir="0" index="1" bw="46" slack="0"/>
<pin id="1055" dir="0" index="2" bw="7" slack="0"/>
<pin id="1056" dir="0" index="3" bw="7" slack="0"/>
<pin id="1057" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/12 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="icmp_ln456_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="2" slack="0"/>
<pin id="1064" dir="0" index="1" bw="2" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln456/12 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_77_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="46" slack="0"/>
<pin id="1071" dir="0" index="2" bw="7" slack="0"/>
<pin id="1072" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/12 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="or_ln456_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln456/12 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_78_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="0"/>
<pin id="1084" dir="0" index="1" bw="46" slack="0"/>
<pin id="1085" dir="0" index="2" bw="7" slack="0"/>
<pin id="1086" dir="0" index="3" bw="7" slack="0"/>
<pin id="1087" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/12 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="icmp_ln456_1_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="0"/>
<pin id="1094" dir="0" index="1" bw="3" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln456_1/12 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="or_ln456_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln456_1/12 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_s_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="38" slack="0"/>
<pin id="1106" dir="0" index="1" bw="46" slack="0"/>
<pin id="1107" dir="0" index="2" bw="3" slack="0"/>
<pin id="1108" dir="0" index="3" bw="7" slack="0"/>
<pin id="1109" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="r_V_11_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="38" slack="0"/>
<pin id="1117" dir="0" index="2" bw="38" slack="0"/>
<pin id="1118" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_11/12 "/>
</bind>
</comp>

<comp id="1122" class="1007" name="grp_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="3" slack="0"/>
<pin id="1124" dir="0" index="1" bw="4" slack="0"/>
<pin id="1125" dir="0" index="2" bw="10" slack="0"/>
<pin id="1126" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_12/2 zext_ln703/2 exp_x_msb_4_lsb_m_1_s/2 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_V_3_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="4" slack="1"/>
<pin id="1132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="7"/>
<pin id="1137" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1141" class="1005" name="p_Result_18_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="7" slack="7"/>
<pin id="1143" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="tmp_V_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="4"/>
<pin id="1148" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tmp_V_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="5" slack="2"/>
<pin id="1154" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="tmp_V_2_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="3" slack="1"/>
<pin id="1160" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="f_x_msb_4_h_table_V_s_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="3" slack="1"/>
<pin id="1165" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_h_table_V_s "/>
</bind>
</comp>

<comp id="1168" class="1005" name="f_x_msb_4_l_table_V_s_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="3" slack="1"/>
<pin id="1170" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_l_table_V_s "/>
</bind>
</comp>

<comp id="1173" class="1005" name="f_x_lsb_table_V_addr_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="4" slack="1"/>
<pin id="1175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_V_addr "/>
</bind>
</comp>

<comp id="1178" class="1005" name="trunc_ln612_1_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="4" slack="2"/>
<pin id="1180" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln612_1 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="f_x_msb_3_table_V_ad_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="5" slack="1"/>
<pin id="1185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_table_V_ad "/>
</bind>
</comp>

<comp id="1188" class="1005" name="or_ln281_8_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="11"/>
<pin id="1190" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="or_ln281_8 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="or_ln281_17_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="11"/>
<pin id="1195" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="or_ln281_17 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="f_x_msb_4_l_V_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="7" slack="1"/>
<pin id="1200" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_l_V "/>
</bind>
</comp>

<comp id="1203" class="1005" name="exp_x_msb_4_lsb_m_1_s_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="10" slack="1"/>
<pin id="1205" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_4_lsb_m_1_s "/>
</bind>
</comp>

<comp id="1208" class="1005" name="trunc_ln612_2_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="5" slack="1"/>
<pin id="1210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln612_2 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="f_x_msb_3_V_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_V "/>
</bind>
</comp>

<comp id="1219" class="1005" name="p_Result_37_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="42" slack="3"/>
<pin id="1221" dir="1" index="1" bw="42" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_37 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="r_V_5_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="86" slack="1"/>
<pin id="1226" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="zext_ln1118_1_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="86" slack="1"/>
<pin id="1231" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="f_x_msb_3_4_lsb_s_V_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="31" slack="1"/>
<pin id="1236" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_4_lsb_s_V "/>
</bind>
</comp>

<comp id="1239" class="1005" name="f_x_msb_2_table_V_ad_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="1"/>
<pin id="1241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_ad "/>
</bind>
</comp>

<comp id="1244" class="1005" name="exp_x_msb_3_4_lsb_m_s_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="48" slack="1"/>
<pin id="1246" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_3_4_lsb_m_s "/>
</bind>
</comp>

<comp id="1250" class="1005" name="ret_V_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="9" slack="1"/>
<pin id="1252" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1256" class="1005" name="trunc_ln612_3_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="41" slack="1"/>
<pin id="1258" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln612_3 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="r_V_7_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="98" slack="1"/>
<pin id="1264" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="zext_ln1118_2_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="98" slack="1"/>
<pin id="1269" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_2 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="f_x_msb_2_3_4_lsb_s_s_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="46" slack="1"/>
<pin id="1274" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_3_4_lsb_s_s "/>
</bind>
</comp>

<comp id="1277" class="1005" name="exp_x_msb_1_table_V_s_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="1"/>
<pin id="1279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_s "/>
</bind>
</comp>

<comp id="1282" class="1005" name="exp_x_msb_2_3_4_lsb_s_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="50" slack="1"/>
<pin id="1284" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_3_4_lsb_s "/>
</bind>
</comp>

<comp id="1287" class="1005" name="exp_x_msb_1_V_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="50" slack="1"/>
<pin id="1289" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="1293" class="1005" name="r_V_9_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="100" slack="1"/>
<pin id="1295" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="zext_ln1118_3_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="100" slack="1"/>
<pin id="1300" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_3 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="y_lo_s_V_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="48" slack="1"/>
<pin id="1305" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="188"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="90" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="90" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="90" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="90" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="90" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="184" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="184" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="184" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="297"><net_src comp="184" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="184" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="268" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="306" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="314" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="268" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="306" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="328" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="268" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="306" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="342" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="32" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="268" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="38" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="306" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="356" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="268" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="306" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="370" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="268" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="306" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="384" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="268" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="44" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="306" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="398" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="32" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="268" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="46" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="306" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="412" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="32" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="268" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="306" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="426" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="268" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="306" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="440" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="268" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="52" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="306" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="454" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="32" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="268" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="306" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="468" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="32" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="268" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="306" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="482" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="32" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="268" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="30" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="306" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="496" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="32" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="268" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="306" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="510" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="32" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="268" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="60" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="306" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="524" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="32" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="268" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="62" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="306" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="538" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="32" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="268" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="64" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="306" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="552" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="32" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="268" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="66" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="306" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="566" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="586"><net_src comp="68" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="184" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="70" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="72" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="596"><net_src comp="74" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="184" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="76" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="78" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="606"><net_src comp="20" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="184" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="80" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="82" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="616"><net_src comp="84" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="184" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="86" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="88" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="623"><net_src comp="610" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="629"><net_src comp="276" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="634"><net_src comp="184" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="600" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="644"><net_src comp="284" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="92" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="298" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="94" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="640" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="322" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="336" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="364" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="378" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="350" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="658" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="392" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="406" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="434" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="448" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="420" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="682" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="676" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="462" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="476" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="504" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="518" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="490" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="712" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="532" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="546" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="574" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="652" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="560" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="736" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="730" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="778"><net_src comp="96" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="223" pin="3"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="98" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="100" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="788"><net_src comp="102" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="104" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="790"><net_src comp="197" pin="3"/><net_sink comp="782" pin=2"/></net>

<net id="791"><net_src comp="772" pin="4"/><net_sink comp="782" pin=3"/></net>

<net id="795"><net_src comp="223" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="805"><net_src comp="106" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="806"><net_src comp="108" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="110" pin="0"/><net_sink comp="796" pin=5"/></net>

<net id="814"><net_src comp="112" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="114" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="808" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="796" pin="7"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="816" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="836"><net_src comp="116" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="838"><net_src comp="118" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="839"><net_src comp="120" pin="0"/><net_sink comp="830" pin=3"/></net>

<net id="843"><net_src comp="840" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="854"><net_src comp="122" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="114" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="18" pin="0"/><net_sink comp="847" pin=4"/></net>

<net id="860"><net_src comp="847" pin="5"/><net_sink comp="857" pin=0"/></net>

<net id="868"><net_src comp="844" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="861" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="878"><net_src comp="857" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="870" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="886"><net_src comp="124" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="249" pin="3"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="64" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="126" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="893"><net_src comp="880" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="901"><net_src comp="890" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="249" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="128" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="907" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="924"><net_src comp="917" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="913" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="931"><net_src comp="130" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="938"><net_src comp="132" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="920" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="940"><net_src comp="134" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="941"><net_src comp="136" pin="0"/><net_sink comp="932" pin=3"/></net>

<net id="945"><net_src comp="926" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="956"><net_src comp="138" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="140" pin="0"/><net_sink comp="950" pin=3"/></net>

<net id="961"><net_src comp="950" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="947" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="958" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="975"><net_src comp="968" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="962" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="983"><net_src comp="142" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="971" pin="2"/><net_sink comp="977" pin=1"/></net>

<net id="985"><net_src comp="144" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="986"><net_src comp="118" pin="0"/><net_sink comp="977" pin=3"/></net>

<net id="997"><net_src comp="987" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="990" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1005"><net_src comp="146" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="993" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1007"><net_src comp="134" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1008"><net_src comp="148" pin="0"/><net_sink comp="999" pin=3"/></net>

<net id="1016"><net_src comp="1009" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1023"><net_src comp="158" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="1012" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1025"><net_src comp="80" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1026"><net_src comp="160" pin="0"/><net_sink comp="1017" pin=3"/></net>

<net id="1031"><net_src comp="162" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="1027" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="164" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="166" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1049"><net_src comp="1040" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="1032" pin="3"/><net_sink comp="1044" pin=1"/></net>

<net id="1051"><net_src comp="1017" pin="4"/><net_sink comp="1044" pin=2"/></net>

<net id="1058"><net_src comp="168" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="1044" pin="3"/><net_sink comp="1052" pin=1"/></net>

<net id="1060"><net_src comp="170" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1061"><net_src comp="126" pin="0"/><net_sink comp="1052" pin=3"/></net>

<net id="1066"><net_src comp="1052" pin="4"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="172" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1073"><net_src comp="174" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="1044" pin="3"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="176" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1080"><net_src comp="1062" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="1068" pin="3"/><net_sink comp="1076" pin=1"/></net>

<net id="1088"><net_src comp="178" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="1044" pin="3"/><net_sink comp="1082" pin=1"/></net>

<net id="1090"><net_src comp="62" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1091"><net_src comp="66" pin="0"/><net_sink comp="1082" pin=3"/></net>

<net id="1096"><net_src comp="1082" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="18" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1076" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1110"><net_src comp="180" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1111"><net_src comp="1044" pin="3"/><net_sink comp="1104" pin=1"/></net>

<net id="1112"><net_src comp="88" pin="0"/><net_sink comp="1104" pin=2"/></net>

<net id="1113"><net_src comp="62" pin="0"/><net_sink comp="1104" pin=3"/></net>

<net id="1119"><net_src comp="1098" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="182" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1121"><net_src comp="1104" pin="4"/><net_sink comp="1114" pin=2"/></net>

<net id="1127"><net_src comp="766" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1128"><net_src comp="769" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1129"><net_src comp="782" pin="4"/><net_sink comp="1122" pin=2"/></net>

<net id="1133"><net_src comp="276" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1138"><net_src comp="306" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1144"><net_src comp="580" pin="4"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="1149"><net_src comp="590" pin="4"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1155"><net_src comp="600" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1161"><net_src comp="610" pin="4"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1166"><net_src comp="190" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1171"><net_src comp="203" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1176"><net_src comp="216" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1181"><net_src comp="631" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1186"><net_src comp="229" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1191"><net_src comp="706" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1196"><net_src comp="760" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1201"><net_src comp="210" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="796" pin=6"/></net>

<net id="1206"><net_src comp="1122" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="796" pin=3"/></net>

<net id="1211"><net_src comp="792" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="796" pin=4"/></net>

<net id="1216"><net_src comp="236" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="808" pin=3"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="847" pin=3"/></net>

<net id="1222"><net_src comp="796" pin="7"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1227"><net_src comp="816" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1232"><net_src comp="820" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1237"><net_src comp="830" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1242"><net_src comp="242" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1247"><net_src comp="874" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1253"><net_src comp="897" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1259"><net_src comp="903" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="950" pin=2"/></net>

<net id="1265"><net_src comp="913" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1270"><net_src comp="917" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1275"><net_src comp="932" pin="4"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1280"><net_src comp="255" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1285"><net_src comp="977" pin="4"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1290"><net_src comp="262" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1296"><net_src comp="987" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1301"><net_src comp="990" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1306"><net_src comp="999" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="1009" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
	Port: f_x_msb_4_h_table_V | {}
	Port: f_x_msb_4_l_table_V | {}
	Port: f_x_lsb_table_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp<38, 18> : x_V | {1 }
	Port: exp<38, 18> : f_x_msb_4_h_table_V | {1 2 }
	Port: exp<38, 18> : f_x_msb_4_l_table_V | {1 2 }
	Port: exp<38, 18> : f_x_lsb_table_V | {1 2 }
	Port: exp<38, 18> : f_x_msb_3_table_V | {1 2 }
	Port: exp<38, 18> : f_x_msb_2_table_V | {5 6 }
	Port: exp<38, 18> : exp_x_msb_1_table_V | {8 9 }
  - Chain level:
	State 1
		tmp_V_3 : 1
		p_Result_34 : 1
		p_Result_s : 1
		xor_ln278 : 2
		p_Result_1 : 1
		xor_ln278_1 : 2
		p_Result_2 : 1
		xor_ln278_2 : 2
		p_Result_3 : 1
		xor_ln278_3 : 2
		p_Result_4 : 1
		xor_ln278_4 : 2
		p_Result_5 : 1
		xor_ln278_5 : 2
		p_Result_6 : 1
		xor_ln278_6 : 2
		p_Result_7 : 1
		xor_ln278_7 : 2
		p_Result_8 : 1
		xor_ln278_8 : 2
		p_Result_9 : 1
		xor_ln278_9 : 2
		p_Result_s_97 : 1
		xor_ln278_10 : 2
		p_Result_10 : 1
		xor_ln278_11 : 2
		p_Result_11 : 1
		xor_ln278_12 : 2
		p_Result_12 : 1
		xor_ln278_13 : 2
		p_Result_13 : 1
		xor_ln278_14 : 2
		p_Result_14 : 1
		xor_ln278_15 : 2
		p_Result_15 : 1
		xor_ln278_16 : 2
		p_Result_16 : 1
		xor_ln278_17 : 2
		p_Result_17 : 1
		xor_ln278_18 : 2
		zext_ln544 : 1
		f_x_msb_4_h_table_V_s : 2
		f_x_msb_4_h_V : 3
		f_x_msb_4_l_table_V_s : 2
		f_x_msb_4_l_V : 3
		zext_ln544_1 : 2
		f_x_lsb_table_V_addr : 3
		f_x_lsb_V : 4
		zext_ln544_2 : 1
		f_x_msb_3_table_V_ad : 2
		f_x_msb_3_V : 3
		icmp_ln281 : 1
		icmp_ln281_1 : 2
		and_ln281 : 3
		or_ln281 : 2
		or_ln281_1 : 2
		or_ln281_2 : 2
		or_ln281_3 : 2
		or_ln281_4 : 2
		or_ln281_5 : 2
		or_ln281_6 : 2
		or_ln281_7 : 2
		or_ln281_8 : 2
		or_ln281_9 : 2
		or_ln281_10 : 2
		or_ln281_11 : 2
		or_ln281_12 : 2
		or_ln281_13 : 2
		or_ln281_14 : 3
		or_ln281_15 : 3
		or_ln281_16 : 3
		or_ln281_17 : 3
	State 2
		r_V_12 : 1
		p_Result_22 : 1
		p_Result_36 : 2
		zext_ln703 : 2
		exp_x_msb_4_lsb_m_1_s : 3
		trunc_ln612_2 : 1
	State 3
		r_V_5 : 1
		zext_ln1118_1 : 1
		r_V_13 : 2
	State 4
	State 5
		f_x_msb_3_4_lsb_s_V : 1
		f_x_msb_2_table_V_ad : 1
		f_x_msb_2_V : 2
	State 6
		zext_ln728 : 1
		add_ln703 : 1
		zext_ln703_3 : 2
		exp_x_msb_3_4_lsb_m_s : 3
		p_Result_39 : 1
		lhs_V : 2
		ret_V : 3
		trunc_ln612_3 : 1
	State 7
		r_V_7 : 1
		r_V_14 : 2
	State 8
		f_x_msb_2_3_4_lsb_s_s : 1
		zext_ln544_4 : 1
		exp_x_msb_1_table_V_s : 2
		exp_x_msb_1_V : 3
	State 9
		zext_ln728_1 : 1
		ret_V_8 : 2
		ret_V_9 : 3
		exp_x_msb_2_3_4_lsb_s : 4
	State 10
		r_V_15 : 1
	State 11
		y_lo_s_V : 1
	State 12
		y_l_V : 1
		y_V : 2
		p_Val2_39 : 3
		tmp_76 : 4
		icmp_ln456 : 5
		tmp_77 : 4
		or_ln456 : 6
		tmp_78 : 4
		icmp_ln456_1 : 5
		or_ln456_1 : 6
		tmp_s : 4
		r_V_11 : 6
		ret_ln867 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_824          |    6    |   254   |   207   |
|    mul   |          grp_fu_920          |    9    |   237   |    87   |
|          |          grp_fu_993          |    9    |   237   |    87   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln703_fu_864       |    0    |    0    |    49   |
|          | exp_x_msb_3_4_lsb_m_s_fu_874 |    0    |    0    |    54   |
|    add   |         ret_V_fu_897         |    0    |    0    |    15   |
|          |        ret_V_8_fu_962        |    0    |    0    |    15   |
|          |        ret_V_9_fu_971        |    0    |    0    |    15   |
|          |         y_l_V_fu_1012        |    0    |    0    |    57   |
|----------|------------------------------|---------|---------|---------|
|          |     select_ln282_fu_1032     |    0    |    0    |    46   |
|  select  |       p_Val2_39_fu_1044      |    0    |    0    |    46   |
|          |        r_V_11_fu_1114        |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln281_fu_640      |    0    |    0    |    11   |
|   icmp   |      icmp_ln281_1_fu_646     |    0    |    0    |    18   |
|          |      icmp_ln456_fu_1062      |    0    |    0    |    8    |
|          |     icmp_ln456_1_fu_1092     |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln281_fu_658       |    0    |    0    |    2    |
|          |       or_ln281_1_fu_664      |    0    |    0    |    2    |
|          |       or_ln281_2_fu_670      |    0    |    0    |    2    |
|          |       or_ln281_3_fu_676      |    0    |    0    |    2    |
|          |       or_ln281_4_fu_682      |    0    |    0    |    2    |
|          |       or_ln281_5_fu_688      |    0    |    0    |    2    |
|          |       or_ln281_6_fu_694      |    0    |    0    |    2    |
|          |       or_ln281_7_fu_700      |    0    |    0    |    2    |
|          |       or_ln281_8_fu_706      |    0    |    0    |    2    |
|          |       or_ln281_9_fu_712      |    0    |    0    |    2    |
|    or    |      or_ln281_10_fu_718      |    0    |    0    |    2    |
|          |      or_ln281_11_fu_724      |    0    |    0    |    2    |
|          |      or_ln281_12_fu_730      |    0    |    0    |    2    |
|          |      or_ln281_13_fu_736      |    0    |    0    |    2    |
|          |      or_ln281_14_fu_742      |    0    |    0    |    2    |
|          |      or_ln281_15_fu_748      |    0    |    0    |    2    |
|          |      or_ln281_16_fu_754      |    0    |    0    |    2    |
|          |      or_ln281_17_fu_760      |    0    |    0    |    2    |
|          |      or_ln281_18_fu_1040     |    0    |    0    |    2    |
|          |       or_ln456_fu_1076       |    0    |    0    |    2    |
|          |      or_ln456_1_fu_1098      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln278_fu_322       |    0    |    0    |    2    |
|          |      xor_ln278_1_fu_336      |    0    |    0    |    2    |
|          |      xor_ln278_2_fu_350      |    0    |    0    |    2    |
|          |      xor_ln278_3_fu_364      |    0    |    0    |    2    |
|          |      xor_ln278_4_fu_378      |    0    |    0    |    2    |
|          |      xor_ln278_5_fu_392      |    0    |    0    |    2    |
|          |      xor_ln278_6_fu_406      |    0    |    0    |    2    |
|          |      xor_ln278_7_fu_420      |    0    |    0    |    2    |
|          |      xor_ln278_8_fu_434      |    0    |    0    |    2    |
|    xor   |      xor_ln278_9_fu_448      |    0    |    0    |    2    |
|          |      xor_ln278_10_fu_462     |    0    |    0    |    2    |
|          |      xor_ln278_11_fu_476     |    0    |    0    |    2    |
|          |      xor_ln278_12_fu_490     |    0    |    0    |    2    |
|          |      xor_ln278_13_fu_504     |    0    |    0    |    2    |
|          |      xor_ln278_14_fu_518     |    0    |    0    |    2    |
|          |      xor_ln278_15_fu_532     |    0    |    0    |    2    |
|          |      xor_ln278_16_fu_546     |    0    |    0    |    2    |
|          |      xor_ln278_17_fu_560     |    0    |    0    |    2    |
|          |      xor_ln278_18_fu_574     |    0    |    0    |    2    |
|          |       xor_ln282_fu_1027      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln281_fu_652       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1122         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |     x_V_read_read_fu_184     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |         x_l_V_fu_268         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln703_fu_272      |    0    |    0    |    0    |
|          |      trunc_ln612_fu_294      |    0    |    0    |    0    |
|   trunc  |     trunc_ln612_1_fu_631     |    0    |    0    |    0    |
|          |     trunc_ln612_2_fu_792     |    0    |    0    |    0    |
|          |     trunc_ln612_3_fu_903     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_V_3_fu_276        |    0    |    0    |    0    |
|          |      p_Result_34_fu_298      |    0    |    0    |    0    |
|          |      p_Result_36_fu_782      |    0    |    0    |    0    |
|          |      p_Result_37_fu_796      |    0    |    0    |    0    |
|bitconcatenate|      p_Result_38_fu_808      |    0    |    0    |    0    |
|          |         rhs_V_fu_847         |    0    |    0    |    0    |
|          |      p_Result_40_fu_907      |    0    |    0    |    0    |
|          |      p_Result_35_fu_926      |    0    |    0    |    0    |
|          |        rhs_V_2_fu_950        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_33_fu_284      |    0    |    0    |    0    |
|          |      p_Result_18_fu_580      |    0    |    0    |    0    |
|          |         tmp_V_fu_590         |    0    |    0    |    0    |
|          |        tmp_V_1_fu_600        |    0    |    0    |    0    |
|          |        tmp_V_2_fu_610        |    0    |    0    |    0    |
|          |      p_Result_22_fu_772      |    0    |    0    |    0    |
|          |  f_x_msb_3_4_lsb_s_V_fu_830  |    0    |    0    |    0    |
|partselect|      p_Result_39_fu_880      |    0    |    0    |    0    |
|          | f_x_msb_2_3_4_lsb_s_s_fu_932 |    0    |    0    |    0    |
|          | exp_x_msb_2_3_4_lsb_s_fu_977 |    0    |    0    |    0    |
|          |        y_lo_s_V_fu_999       |    0    |    0    |    0    |
|          |          y_V_fu_1017         |    0    |    0    |    0    |
|          |        tmp_76_fu_1052        |    0    |    0    |    0    |
|          |        tmp_78_fu_1082        |    0    |    0    |    0    |
|          |         tmp_s_fu_1104        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_306          |    0    |    0    |    0    |
|          |       p_Result_s_fu_314      |    0    |    0    |    0    |
|          |       p_Result_1_fu_328      |    0    |    0    |    0    |
|          |       p_Result_2_fu_342      |    0    |    0    |    0    |
|          |       p_Result_3_fu_356      |    0    |    0    |    0    |
|          |       p_Result_4_fu_370      |    0    |    0    |    0    |
|          |       p_Result_5_fu_384      |    0    |    0    |    0    |
|          |       p_Result_6_fu_398      |    0    |    0    |    0    |
|          |       p_Result_7_fu_412      |    0    |    0    |    0    |
|          |       p_Result_8_fu_426      |    0    |    0    |    0    |
| bitselect|       p_Result_9_fu_440      |    0    |    0    |    0    |
|          |     p_Result_s_97_fu_454     |    0    |    0    |    0    |
|          |      p_Result_10_fu_468      |    0    |    0    |    0    |
|          |      p_Result_11_fu_482      |    0    |    0    |    0    |
|          |      p_Result_12_fu_496      |    0    |    0    |    0    |
|          |      p_Result_13_fu_510      |    0    |    0    |    0    |
|          |      p_Result_14_fu_524      |    0    |    0    |    0    |
|          |      p_Result_15_fu_538      |    0    |    0    |    0    |
|          |      p_Result_16_fu_552      |    0    |    0    |    0    |
|          |      p_Result_17_fu_566      |    0    |    0    |    0    |
|          |        tmp_77_fu_1068        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln544_fu_620      |    0    |    0    |    0    |
|          |      zext_ln544_1_fu_626     |    0    |    0    |    0    |
|          |      zext_ln544_2_fu_635     |    0    |    0    |    0    |
|          |          r_V_fu_766          |    0    |    0    |    0    |
|          |      zext_ln1118_fu_769      |    0    |    0    |    0    |
|          |         r_V_5_fu_816         |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_820     |    0    |    0    |    0    |
|          |      zext_ln544_3_fu_840     |    0    |    0    |    0    |
|          |      zext_ln703_1_fu_844     |    0    |    0    |    0    |
|          |       zext_ln728_fu_857      |    0    |    0    |    0    |
|          |      zext_ln703_2_fu_861     |    0    |    0    |    0    |
|   zext   |      zext_ln703_3_fu_870     |    0    |    0    |    0    |
|          |         lhs_V_fu_890         |    0    |    0    |    0    |
|          |        rhs_V_1_fu_894        |    0    |    0    |    0    |
|          |         r_V_7_fu_913         |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_917     |    0    |    0    |    0    |
|          |      zext_ln544_4_fu_942     |    0    |    0    |    0    |
|          |        lhs_V_1_fu_947        |    0    |    0    |    0    |
|          |      zext_ln728_1_fu_958     |    0    |    0    |    0    |
|          |      zext_ln703_7_fu_968     |    0    |    0    |    0    |
|          |         r_V_9_fu_987         |    0    |    0    |    0    |
|          |     zext_ln1118_3_fu_990     |    0    |    0    |    0    |
|          |     zext_ln703_8_fu_1009     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    25   |   728   |   846   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    exp_x_msb_1_V_reg_1287    |   50   |
|exp_x_msb_1_table_V_s_reg_1277|    8   |
|exp_x_msb_2_3_4_lsb_s_reg_1282|   50   |
|exp_x_msb_3_4_lsb_m_s_reg_1244|   48   |
|exp_x_msb_4_lsb_m_1_s_reg_1203|   10   |
| f_x_lsb_table_V_addr_reg_1173|    4   |
|f_x_msb_2_3_4_lsb_s_s_reg_1272|   46   |
| f_x_msb_2_table_V_ad_reg_1239|    8   |
| f_x_msb_3_4_lsb_s_V_reg_1234 |   31   |
|     f_x_msb_3_V_reg_1213     |   32   |
| f_x_msb_3_table_V_ad_reg_1183|    5   |
|f_x_msb_4_h_table_V_s_reg_1163|    3   |
|    f_x_msb_4_l_V_reg_1198    |    7   |
|f_x_msb_4_l_table_V_s_reg_1168|    3   |
|     or_ln281_17_reg_1193     |    1   |
|      or_ln281_8_reg_1188     |    1   |
|     p_Result_18_reg_1141     |    7   |
|     p_Result_37_reg_1219     |   42   |
|        r_V_5_reg_1224        |   86   |
|        r_V_7_reg_1262        |   98   |
|        r_V_9_reg_1293        |   100  |
|        ret_V_reg_1250        |    9   |
|       tmp_V_1_reg_1152       |    5   |
|       tmp_V_2_reg_1158       |    3   |
|       tmp_V_3_reg_1130       |    4   |
|        tmp_V_reg_1146        |    8   |
|         tmp_reg_1135         |    1   |
|    trunc_ln612_1_reg_1178    |    4   |
|    trunc_ln612_2_reg_1208    |    5   |
|    trunc_ln612_3_reg_1256    |   41   |
|       y_lo_s_V_reg_1303      |   48   |
|    zext_ln1118_1_reg_1229    |   86   |
|    zext_ln1118_2_reg_1267    |   98   |
|    zext_ln1118_3_reg_1298    |   100  |
+------------------------------+--------+
|             Total            |  1052  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_197 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_210 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_223 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_249 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_824    |  p0  |   2  |  42  |   84   ||    9    |
|     grp_fu_824    |  p1  |   2  |  44  |   88   ||    9    |
|     grp_fu_920    |  p0  |   2  |  48  |   96   ||    9    |
|     grp_fu_920    |  p1  |   2  |  50  |   100  ||    9    |
|     grp_fu_993    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_993    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   630  ||  21.228 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    -   |   728  |   846  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   108  |
|  Register |    -   |    -   |  1052  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   21   |  1780  |   954  |
+-----------+--------+--------+--------+--------+
