
*** Running vivado
    with args -log ripple_adder_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ripple_adder_tb.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ripple_adder_tb.tcl -notrace
Command: synth_design -top ripple_adder_tb -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19009
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2492.254 ; gain = 0.000 ; free physical = 3725 ; free virtual = 12756
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ripple_adder_tb' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder_tb.vhd:12]
INFO: [Synth 8-638] synthesizing module 'n_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder.vhd:42]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'FA' of component 'full_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:39]
INFO: [Synth 8-3491] module 'half_adder' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/half_adder.vhd:34' bound to instance 'U1' of component 'half_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:49]
INFO: [Synth 8-638] synthesizing module 'half_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/half_adder.vhd:41]
INFO: [Synth 8-3491] module 'and2' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/and2.vhd:34' bound to instance 'U1' of component 'and2' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/half_adder.vhd:55]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_and2' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/and2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_and2' (1#1) [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/and2.vhd:40]
INFO: [Synth 8-3491] module 'xor2' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/xor2.vhd:34' bound to instance 'U2' of component 'xor2' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/half_adder.vhd:56]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_xor2' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/xor2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_xor2' (2#1) [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/xor2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (3#1) [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/half_adder.vhd:41]
INFO: [Synth 8-3491] module 'half_adder' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/half_adder.vhd:34' bound to instance 'U2' of component 'half_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (4#1) [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:39]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'FA' of component 'full_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'FA' of component 'full_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'FA' of component 'full_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'FA' of component 'full_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'FA' of component 'full_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'FA' of component 'full_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'FA' of component 'full_adder' [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'n_adder' (5#1) [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder.vhd:42]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder_tb.vhd:38]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder_tb.vhd:42]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder_tb.vhd:46]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder_tb.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ripple_adder_tb' (6#1) [/home/saacman/Projects/vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder_tb.vhd:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2492.254 ; gain = 0.000 ; free physical = 3088 ; free virtual = 12119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2492.254 ; gain = 0.000 ; free physical = 2862 ; free virtual = 11893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 2853 ; free virtual = 11884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 2813 ; free virtual = 11846
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 3447 ; free virtual = 12484
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 3446 ; free virtual = 12483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 3440 ; free virtual = 12478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 3446 ; free virtual = 12484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 3446 ; free virtual = 12484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 3446 ; free virtual = 12484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 3446 ; free virtual = 12484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 3446 ; free virtual = 12484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 3446 ; free virtual = 12484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 3446 ; free virtual = 12484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.184 ; gain = 7.930 ; free physical = 3446 ; free virtual = 12484
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.191 ; gain = 7.930 ; free physical = 3446 ; free virtual = 12484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.191 ; gain = 0.000 ; free physical = 3443 ; free virtual = 12481
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.191 ; gain = 0.000 ; free physical = 3429 ; free virtual = 12471
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 868ced0d
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2500.191 ; gain = 8.012 ; free physical = 3566 ; free virtual = 12607
INFO: [Common 17-1381] The checkpoint '/home/saacman/Projects/vhdl_hms/vhdl_hms.runs/synth_1/ripple_adder_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ripple_adder_tb_utilization_synth.rpt -pb ripple_adder_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 13 19:29:46 2022...
