QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 13:21:25 on Oct 24,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/Components/ControlUnit.vhd proj/src/TopLevel/Components/InstructionFetch/BranchDecoder.vhd proj/src/TopLevel/Components/InstructionFetch/Iterator.vhd proj/src/TopLevel/Components/InstructionFetch/ProgramCounterSimple.vhd proj/src/TopLevel/Components/Extender/BitExtender20t32.vhd proj/src/TopLevel/Components/ALU_Components/ALU.vhd proj/src/TopLevel/Components/ALU_Components/ALU_Control.vhd proj/src/TopLevel/Components/ALU_Components/depends/IsZero/IsZero.vhd proj/src/TopLevel/Components/ALU_Components/depends/BitExtender/BitExtender.vhd proj/src/TopLevel/Components/ALU_Components/depends/Gates/org2.vhd proj/src/TopLevel/Components/ALU_Components/depends/Gates/andg2.vhd proj/src/TopLevel/Components/ALU_Components/depends/Gates/xorg2.vhd proj/src/TopLevel/Components/ALU_Components/depends/Gates/invg.vhd proj/src/TopLevel/Components/ALU_Components/depends/AddSub/addSub_n.vhd proj/src/TopLevel/Components/ALU_Components/depends/AddSub/onesComp_n.vhd proj/src/TopLevel/Components/ALU_Components/depends/AddSub/rippleAdder_n.vhd proj/src/TopLevel/Components/ALU_Components/depends/AddSub/fulladder.vhd proj/src/TopLevel/Components/ALU_Components/depends/LogicModule/LogicModule.vhd proj/src/TopLevel/Components/ALU_Components/depends/Mux/mux2t1_N.vhd proj/src/TopLevel/Components/ALU_Components/depends/Mux/bit_mux4t1.vhd proj/src/TopLevel/Components/ALU_Components/depends/Mux/mux2t1.vhd proj/src/TopLevel/Components/ALU_Components/depends/Mux/mux4t1.vhd proj/src/TopLevel/Components/ALU_Components/depends/Mux/DFmux2t1.vhd proj/src/TopLevel/Components/ALU_Components/depends/InstructionPackage/InstructionPackage.vhd proj/src/TopLevel/Components/ALU_Components/depends/IsNegative/IsNegative.vhd proj/src/TopLevel/Components/ALU_Components/depends/BarrelShifter/dualShift.vhd proj/src/TopLevel/Components/ALU_Components/depends/BarrelShifter/rbshift.vhd proj/src/TopLevel/Components/lab1Components/AddSub/addSub_n.vhd proj/src/TopLevel/Components/lab1Components/AddSub/tb_addSub_n.vhd proj/src/TopLevel/Components/lab1Components/Adder/tb_rippleAdder_n.vhd proj/src/TopLevel/Components/lab1Components/Adder/tb_fulladder.vhd proj/src/TopLevel/Components/lab1Components/Adder/rippleAdder_n.vhd proj/src/TopLevel/Components/lab1Components/Adder/fulladder.vhd proj/src/TopLevel/Components/lab1Components/OnesComp/tb_onesComp_n.vhd proj/src/TopLevel/Components/lab1Components/OnesComp/onesComp_n.vhd proj/src/TopLevel/Components/lab1Components/Mux/mux2t1.vhd proj/src/TopLevel/Components/lab1Components/Mux/tb_DFmux2t1.vhd proj/src/TopLevel/Components/lab1Components/Mux/DFmux2t1.vhd proj/src/TopLevel/Components/lab1Components/Mux/tb_mux2t1.vhd proj/src/TopLevel/Components/lab1Components/Mux/tb_mux2t1_N.vhd proj/src/TopLevel/Components/lab1Components/Lab1/Reg.vhd proj/src/TopLevel/Components/lab1Components/Lab1/andg2.vhd proj/src/TopLevel/Components/lab1Components/Lab1/Multiplier.vhd proj/src/TopLevel/Components/lab1Components/Lab1/tb_TPU_MV_Element.vhd proj/src/TopLevel/Components/lab1Components/Lab1/RegLd.vhd proj/src/TopLevel/Components/lab1Components/Lab1/Adder.vhd proj/src/TopLevel/Components/lab1Components/Lab1/invg.vhd proj/src/TopLevel/Components/lab1Components/Lab1/TPU_MV_Element.vhd proj/src/TopLevel/Components/lab1Components/Lab1/org2.vhd proj/src/TopLevel/Components/lab1Components/Lab1/mux2t1_N.vhd proj/src/TopLevel/Components/lab1Components/Lab1/xorg2.vhd proj/src/TopLevel/Components/Regfile/array32.vhd proj/src/TopLevel/Components/Regfile/RegFile.vhd proj/src/TopLevel/Components/Regfile/RegisterDecoder.vhd proj/src/TopLevel/Components/Regfile/nBitRegister.vhd proj/src/TopLevel/Libraries/InstructionPackage.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(165): (vcom-1615) Existing package body 'RISCV_types(body)' at line 165 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package RISCV_types
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity ControlUnit
-- Compiling architecture dataflow of ControlUnit
-- Compiling entity BranchDecoder
-- Compiling architecture dataflow of BranchDecoder
-- Compiling entity Iterator
-- Compiling architecture mixed of Iterator
-- Compiling entity ProgramCounterSimple
-- Compiling architecture mixed of ProgramCounterSimple
-- Compiling entity BitExtender20t32
-- Compiling architecture dataflow of BitExtender20t32
-- Compiling entity ALU
-- Compiling architecture behaviour of ALU
** Error: (vcom-11) Could not find work.instructionpackage.
** Error (suppressible): proj/src/TopLevel/Components/ALU_Components/ALU_Control.vhd(5): (vcom-1195) Cannot find expanded name "work.InstructionPackage".
** Error: proj/src/TopLevel/Components/ALU_Components/ALU_Control.vhd(5): Unknown expanded name.
** Note: proj/src/TopLevel/Components/ALU_Components/ALU_Control.vhd(7): VHDL Compiler exiting
End time: 13:21:25 on Oct 24,2025, Elapsed time: 0:00:00
Errors: 3, Warnings: 2
