
SEAG_F.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a6c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  08008c50  08008c50  00018c50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009198  08009198  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08009198  08009198  00019198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091a0  080091a0  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091a0  080091a0  000191a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091a4  080091a4  000191a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  080091a8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000718  200000d0  08009278  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007e8  08009278  000207e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f61f  00000000  00000000  00020143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003821  00000000  00000000  0002f762  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000de8  00000000  00000000  00032f88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a33  00000000  00000000  00033d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025dd9  00000000  00000000  000347a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000176d7  00000000  00000000  0005a57c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d24f2  00000000  00000000  00071c53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000043b4  00000000  00000000  00144148  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001484fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000d0 	.word	0x200000d0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008c34 	.word	0x08008c34

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000d4 	.word	0x200000d4
 800021c:	08008c34 	.word	0x08008c34

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <CodecInit>:
 *  Created on: Mar 17, 2024
 *      Author: seppe
 */
#include "CodecDriver.h"

void CodecInit(I2C_HandleTypeDef *hi2c1){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]

	ResetCodec(hi2c1);
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f000 f88c 	bl	80010aa <ResetCodec>

	HAL_Delay(25);
 8000f92:	2019      	movs	r0, #25
 8000f94:	f002 f9c8 	bl	8003328 <HAL_Delay>

	//Connect Linput1 to inverting input of left input PGA, 0db gain, connecting Left input PGA to input booster
	//WriteCodecRegister(hi2c1, 0x20, 0b100001000);

	// L out Volume
	WriteCodecRegister(hi2c1, 0x02, 0b101111001);
 8000f98:	f240 1279 	movw	r2, #377	; 0x179
 8000f9c:	2102      	movs	r1, #2
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f000 f890 	bl	80010c4 <WriteCodecRegister>

	//un mute left channel, LINVOL = +0DB [5:0]
	WriteCodecRegister(hi2c1, 0x00, 0b100010111);
 8000fa4:	f240 1217 	movw	r2, #279	; 0x117
 8000fa8:	2100      	movs	r1, #0
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f000 f88a 	bl	80010c4 <WriteCodecRegister>

	//mute right channel
	WriteCodecRegister(hi2c1, 0x01, 0b100000000);
 8000fb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000fb4:	2101      	movs	r1, #1
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f000 f884 	bl	80010c4 <WriteCodecRegister>

	//Enable LB2LO
	WriteCodecRegister(hi2c1, 0x2D, 0b001010000);
 8000fbc:	2250      	movs	r2, #80	; 0x50
 8000fbe:	212d      	movs	r1, #45	; 0x2d
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f000 f87f 	bl	80010c4 <WriteCodecRegister>


	// ----- Power Management -----

	// outdated R25 VMIDSEL: 01 = driver enable(playback/record), VREF enable, AINL enable, AINR disabled, ADCL enable, ADCR disable, MICB disable, MCLK enabled
	WriteCodecRegister(hi2c1, 0x19, 0b011111100);
 8000fc6:	22fc      	movs	r2, #252	; 0xfc
 8000fc8:	2119      	movs	r1, #25
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f000 f87a 	bl	80010c4 <WriteCodecRegister>

	//left DAC, LOUT1 buffer SPKL PGA, PLL enabled
	WriteCodecRegister(hi2c1, 0x1A, 0b111010000);
 8000fd0:	f44f 72e8 	mov.w	r2, #464	; 0x1d0
 8000fd4:	211a      	movs	r1, #26
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f000 f874 	bl	80010c4 <WriteCodecRegister>

	//left PGA enabled, Left output mixer
	WriteCodecRegister(hi2c1, 0x2F, 0b000111100);
 8000fdc:	223c      	movs	r2, #60	; 0x3c
 8000fde:	212f      	movs	r1, #47	; 0x2f
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f000 f86f 	bl	80010c4 <WriteCodecRegister>
	//WriteCodecRegister(hi2c1, 0x02, 0b100000000);

	//-----------------------

	// Disable master mode codec, IS format
	WriteCodecRegister(hi2c1, 0x07, 0b000000010);
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	2107      	movs	r1, #7
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f000 f86a 	bl	80010c4 <WriteCodecRegister>

	WriteCodecRegister(hi2c1, 0x20, 0b100001000);
 8000ff0:	f44f 7284 	mov.w	r2, #264	; 0x108
 8000ff4:	2120      	movs	r1, #32
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f000 f864 	bl	80010c4 <WriteCodecRegister>

	WriteCodecRegister(hi2c1, 0x21, 0b000000000);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2121      	movs	r1, #33	; 0x21
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f000 f85f 	bl	80010c4 <WriteCodecRegister>

	//WriteCodecRegister(hi2c1, 0x2D, 0b000000000);

	WriteCodecRegister(hi2c1, 0x2E, 0b000000000);
 8001006:	2200      	movs	r2, #0
 8001008:	212e      	movs	r1, #46	; 0x2e
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f000 f85a 	bl	80010c4 <WriteCodecRegister>

	WriteCodecRegister(hi2c1, 0x22, 0b101010000);
 8001010:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8001014:	2122      	movs	r1, #34	; 0x22
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f000 f854 	bl	80010c4 <WriteCodecRegister>

	WriteCodecRegister(hi2c1, 0x25, 0b001010000);
 800101c:	2250      	movs	r2, #80	; 0x50
 800101e:	2125      	movs	r1, #37	; 0x25
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f000 f84f 	bl	80010c4 <WriteCodecRegister>

	//Write speaker L volume
	WriteCodecRegister(hi2c1, 0x28, 0b101111001);
 8001026:	f240 1279 	movw	r2, #377	; 0x179
 800102a:	2128      	movs	r1, #40	; 0x28
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 f849 	bl	80010c4 <WriteCodecRegister>
	//Write speaker R volume
	WriteCodecRegister(hi2c1, 0x29, 0b101111001);
 8001032:	f240 1279 	movw	r2, #377	; 0x179
 8001036:	2129      	movs	r1, #41	; 0x29
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f000 f843 	bl	80010c4 <WriteCodecRegister>

	WriteCodecRegister(hi2c1, 0x34, 0b000000000);
 800103e:	2200      	movs	r2, #0
 8001040:	2134      	movs	r1, #52	; 0x34
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f000 f83e 	bl	80010c4 <WriteCodecRegister>

	WriteCodecRegister(hi2c1, 0x04, 0b000000000);
 8001048:	2200      	movs	r2, #0
 800104a:	2104      	movs	r1, #4
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f000 f839 	bl	80010c4 <WriteCodecRegister>

	WriteCodecRegister(hi2c1, 0x08, 0b111000000);
 8001052:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8001056:	2108      	movs	r1, #8
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f000 f833 	bl	80010c4 <WriteCodecRegister>

	// Disabled high pass filter
	WriteCodecRegister(hi2c1, 0x05, 0b000000001);
 800105e:	2201      	movs	r2, #1
 8001060:	2105      	movs	r1, #5
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f000 f82e 	bl	80010c4 <WriteCodecRegister>

	WriteCodecRegister(hi2c1, 0x09, 0b000000000);
 8001068:	2200      	movs	r2, #0
 800106a:	2109      	movs	r1, #9
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f000 f829 	bl	80010c4 <WriteCodecRegister>

	//Writing ADC and DAC volume
	WriteCodecRegister(hi2c1, 0x15, 0b111000011);
 8001072:	f240 12c3 	movw	r2, #451	; 0x1c3
 8001076:	2115      	movs	r1, #21
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f000 f823 	bl	80010c4 <WriteCodecRegister>
	WriteCodecRegister(hi2c1, 0x16, 0b111000011);
 800107e:	f240 12c3 	movw	r2, #451	; 0x1c3
 8001082:	2116      	movs	r1, #22
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f000 f81d 	bl	80010c4 <WriteCodecRegister>

	//Writing ADC and DAC volume
	WriteCodecRegister(hi2c1, 0x0A, 0b111111111);
 800108a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800108e:	210a      	movs	r1, #10
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f000 f817 	bl	80010c4 <WriteCodecRegister>
	WriteCodecRegister(hi2c1, 0x0B, 0b111111111);
 8001096:	f240 12ff 	movw	r2, #511	; 0x1ff
 800109a:	210b      	movs	r1, #11
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f000 f811 	bl	80010c4 <WriteCodecRegister>
	buf[0]=0x55;
	HAL_I2C_Master_Transmit(hi2c1, codecAddr, buf, 1 , HAL_MAX_DELAY);

	HAL_I2C_Mem_Write(hi2c1, codecAddr, reg , I2C_MEMADD_SIZE_8BIT, data)
	*/
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <ResetCodec>:


void ResetCodec(I2C_HandleTypeDef *hi2c1){
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b082      	sub	sp, #8
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
	WriteCodecRegister(hi2c1, 0x0F, 0xFF);
 80010b2:	22ff      	movs	r2, #255	; 0xff
 80010b4:	210f      	movs	r1, #15
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f000 f804 	bl	80010c4 <WriteCodecRegister>
}
 80010bc:	bf00      	nop
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <WriteCodecRegister>:

void WriteCodecRegister(I2C_HandleTypeDef *hi2c1, uint8_t reg, uint16_t pData){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b088      	sub	sp, #32
 80010c8:	af04      	add	r7, sp, #16
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	70fb      	strb	r3, [r7, #3]
 80010d0:	4613      	mov	r3, r2
 80010d2:	803b      	strh	r3, [r7, #0]
	uint8_t regAddrWDataBit = (uint8_t)(reg << 1) | (pData >> 8);
 80010d4:	78fb      	ldrb	r3, [r7, #3]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	883b      	ldrh	r3, [r7, #0]
 80010dc:	0a1b      	lsrs	r3, r3, #8
 80010de:	b29b      	uxth	r3, r3
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	4313      	orrs	r3, r2
 80010e4:	73fb      	strb	r3, [r7, #15]
	uint8_t lowByte = (uint8_t)(pData & 0xFF);
 80010e6:	883b      	ldrh	r3, [r7, #0]
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(hi2c1, codecAddr, regAddrWDataBit, I2C_MEMADD_SIZE_8BIT, &lowByte, 1, HAL_MAX_DELAY);
 80010ec:	2334      	movs	r3, #52	; 0x34
 80010ee:	b299      	uxth	r1, r3
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	f04f 33ff 	mov.w	r3, #4294967295
 80010f8:	9302      	str	r3, [sp, #8]
 80010fa:	2301      	movs	r3, #1
 80010fc:	9301      	str	r3, [sp, #4]
 80010fe:	f107 030e 	add.w	r3, r7, #14
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2301      	movs	r3, #1
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f003 f832 	bl	8004170 <HAL_I2C_Mem_Write>
}
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <InitDSP>:
uint8_t dataReadyFlag;

// --- filters ---
Filters* filters;

void InitDSP(uint32_t sampleFrequency, I2S_HandleTypeDef *hi2s1, I2S_HandleTypeDef *hi2s2){
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]

	//Init filters
	filters = initializeFilters(sampleFrequency);
 8001120:	68f8      	ldr	r0, [r7, #12]
 8001122:	f000 fcb9 	bl	8001a98 <initializeFilters>
 8001126:	4603      	mov	r3, r0
 8001128:	4a07      	ldr	r2, [pc, #28]	; (8001148 <InitDSP+0x34>)
 800112a:	6013      	str	r3, [r2, #0]

	//Init IS
	HAL_I2S_Transmit_DMA(hi2s1, (uint16_t*)&outputData[0], BUFFER_SIZE);
 800112c:	2280      	movs	r2, #128	; 0x80
 800112e:	4907      	ldr	r1, [pc, #28]	; (800114c <InitDSP+0x38>)
 8001130:	68b8      	ldr	r0, [r7, #8]
 8001132:	f003 fcf5 	bl	8004b20 <HAL_I2S_Transmit_DMA>
	HAL_I2S_Receive_DMA(hi2s2, (uint16_t*)&inputData[0], BUFFER_SIZE);
 8001136:	2280      	movs	r2, #128	; 0x80
 8001138:	4905      	ldr	r1, [pc, #20]	; (8001150 <InitDSP+0x3c>)
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f003 fd98 	bl	8004c70 <HAL_I2S_Receive_DMA>

}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	200002f0 	.word	0x200002f0
 800114c:	200001ec 	.word	0x200001ec
 8001150:	200000ec 	.word	0x200000ec

08001154 <DSPUpdate>:


void DSPUpdate(){
 8001154:	b590      	push	{r4, r7, lr}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0


	if(dataReadyFlag){
 800115a:	4b1a      	ldr	r3, [pc, #104]	; (80011c4 <DSPUpdate+0x70>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d02b      	beq.n	80011ba <DSPUpdate+0x66>

		for(uint8_t i = 0; i < BUFFER_SIZE/2; i++){
 8001162:	2300      	movs	r3, #0
 8001164:	71fb      	strb	r3, [r7, #7]
 8001166:	e022      	b.n	80011ae <DSPUpdate+0x5a>

			// Process left channel
			if(i % 2 == 0){
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d112      	bne.n	800119a <DSPUpdate+0x46>
				*(outputBufPtr+i) = appendSample(filters, *(inputBufPtr+i));
 8001174:	4b14      	ldr	r3, [pc, #80]	; (80011c8 <DSPUpdate+0x74>)
 8001176:	6818      	ldr	r0, [r3, #0]
 8001178:	4b14      	ldr	r3, [pc, #80]	; (80011cc <DSPUpdate+0x78>)
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	4413      	add	r3, r2
 8001182:	881b      	ldrh	r3, [r3, #0]
 8001184:	b219      	sxth	r1, r3
 8001186:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <DSPUpdate+0x7c>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	18d4      	adds	r4, r2, r3
 8001190:	f000 fd1e 	bl	8001bd0 <appendSample>
 8001194:	4603      	mov	r3, r0
 8001196:	8023      	strh	r3, [r4, #0]
 8001198:	e006      	b.n	80011a8 <DSPUpdate+0x54>

			}else{
				*(outputBufPtr+i) = (int16_t)(0);
 800119a:	4b0d      	ldr	r3, [pc, #52]	; (80011d0 <DSPUpdate+0x7c>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	4413      	add	r3, r2
 80011a4:	2200      	movs	r2, #0
 80011a6:	801a      	strh	r2, [r3, #0]
		for(uint8_t i = 0; i < BUFFER_SIZE/2; i++){
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	3301      	adds	r3, #1
 80011ac:	71fb      	strb	r3, [r7, #7]
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	2b3f      	cmp	r3, #63	; 0x3f
 80011b2:	d9d9      	bls.n	8001168 <DSPUpdate+0x14>
			}

		}
		dataReadyFlag = 0;
 80011b4:	4b03      	ldr	r3, [pc, #12]	; (80011c4 <DSPUpdate+0x70>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]
	}


}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd90      	pop	{r4, r7, pc}
 80011c2:	bf00      	nop
 80011c4:	200002ec 	.word	0x200002ec
 80011c8:	200002f0 	.word	0x200002f0
 80011cc:	20000000 	.word	0x20000000
 80011d0:	20000004 	.word	0x20000004

080011d4 <SetFilterStates>:


void SetFilterStates(uint8_t states){
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]

	filters->enabledFilters = states;
 80011de:	4b05      	ldr	r3, [pc, #20]	; (80011f4 <SetFilterStates+0x20>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	79fa      	ldrb	r2, [r7, #7]
 80011e4:	701a      	strb	r2, [r3, #0]

}
 80011e6:	bf00      	nop
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	200002f0 	.word	0x200002f0

080011f8 <GetEnabledFilters>:

uint8_t GetEnabledFilters(){
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
	return filters->enabledFilters;
 80011fc:	4b03      	ldr	r3, [pc, #12]	; (800120c <GetEnabledFilters+0x14>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	781b      	ldrb	r3, [r3, #0]
}
 8001202:	4618      	mov	r0, r3
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	200002f0 	.word	0x200002f0

08001210 <getFilters>:

Filters* getFilters(){
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
	return filters;
 8001214:	4b03      	ldr	r3, [pc, #12]	; (8001224 <getFilters+0x14>)
 8001216:	681b      	ldr	r3, [r3, #0]
}
 8001218:	4618      	mov	r0, r3
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	200002f0 	.word	0x200002f0

08001228 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]

	inputBufPtr = &inputData[0];
 8001230:	4b07      	ldr	r3, [pc, #28]	; (8001250 <HAL_I2S_RxHalfCpltCallback+0x28>)
 8001232:	4a08      	ldr	r2, [pc, #32]	; (8001254 <HAL_I2S_RxHalfCpltCallback+0x2c>)
 8001234:	601a      	str	r2, [r3, #0]
	outputBufPtr = &outputData[0];
 8001236:	4b08      	ldr	r3, [pc, #32]	; (8001258 <HAL_I2S_RxHalfCpltCallback+0x30>)
 8001238:	4a08      	ldr	r2, [pc, #32]	; (800125c <HAL_I2S_RxHalfCpltCallback+0x34>)
 800123a:	601a      	str	r2, [r3, #0]

	dataReadyFlag = 1;
 800123c:	4b08      	ldr	r3, [pc, #32]	; (8001260 <HAL_I2S_RxHalfCpltCallback+0x38>)
 800123e:	2201      	movs	r2, #1
 8001240:	701a      	strb	r2, [r3, #0]

}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	20000000 	.word	0x20000000
 8001254:	200000ec 	.word	0x200000ec
 8001258:	20000004 	.word	0x20000004
 800125c:	200001ec 	.word	0x200001ec
 8001260:	200002ec 	.word	0x200002ec

08001264 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s){
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]

	inputBufPtr = &inputData[BUFFER_SIZE/2];
 800126c:	4b07      	ldr	r3, [pc, #28]	; (800128c <HAL_I2S_RxCpltCallback+0x28>)
 800126e:	4a08      	ldr	r2, [pc, #32]	; (8001290 <HAL_I2S_RxCpltCallback+0x2c>)
 8001270:	601a      	str	r2, [r3, #0]
	outputBufPtr = &outputData[BUFFER_SIZE/2];
 8001272:	4b08      	ldr	r3, [pc, #32]	; (8001294 <HAL_I2S_RxCpltCallback+0x30>)
 8001274:	4a08      	ldr	r2, [pc, #32]	; (8001298 <HAL_I2S_RxCpltCallback+0x34>)
 8001276:	601a      	str	r2, [r3, #0]

	dataReadyFlag = 1;
 8001278:	4b08      	ldr	r3, [pc, #32]	; (800129c <HAL_I2S_RxCpltCallback+0x38>)
 800127a:	2201      	movs	r2, #1
 800127c:	701a      	strb	r2, [r3, #0]

}
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	20000000 	.word	0x20000000
 8001290:	2000016c 	.word	0x2000016c
 8001294:	20000004 	.word	0x20000004
 8001298:	2000026c 	.word	0x2000026c
 800129c:	200002ec 	.word	0x200002ec

080012a0 <initializeAllPass>:

#include "AllPass.h"

AllPass* initializeAllPass(uint32_t sampleRate, float delayS, float amplification, float attenuation){
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	ed87 0a02 	vstr	s0, [r7, #8]
 80012ac:	edc7 0a01 	vstr	s1, [r7, #4]
 80012b0:	ed87 1a00 	vstr	s2, [r7]

    AllPass* allPass = malloc(sizeof(AllPass));
 80012b4:	2008      	movs	r0, #8
 80012b6:	f004 fe93 	bl	8005fe0 <malloc>
 80012ba:	4603      	mov	r3, r0
 80012bc:	61fb      	str	r3, [r7, #28]

    CombFeedforward *combFeedforward = initializeCombFeedforward(sampleRate, delayS, amplification, attenuation);
 80012be:	ed97 1a00 	vldr	s2, [r7]
 80012c2:	edd7 0a01 	vldr	s1, [r7, #4]
 80012c6:	ed97 0a02 	vldr	s0, [r7, #8]
 80012ca:	68f8      	ldr	r0, [r7, #12]
 80012cc:	f000 fa18 	bl	8001700 <initializeCombFeedforward>
 80012d0:	61b8      	str	r0, [r7, #24]
    CombFeedback *combFeedback = initializeCombFeedback(sampleRate, delayS, amplification, attenuation);
 80012d2:	ed97 1a00 	vldr	s2, [r7]
 80012d6:	edd7 0a01 	vldr	s1, [r7, #4]
 80012da:	ed97 0a02 	vldr	s0, [r7, #8]
 80012de:	68f8      	ldr	r0, [r7, #12]
 80012e0:	f000 f956 	bl	8001590 <initializeCombFeedback>
 80012e4:	6178      	str	r0, [r7, #20]

    allPass->combFeedforward = combFeedforward;
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	601a      	str	r2, [r3, #0]
    allPass->combFeedback = combFeedback;
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	605a      	str	r2, [r3, #4]

    return allPass;
 80012f2:	69fb      	ldr	r3, [r7, #28]

}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3720      	adds	r7, #32
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <allPassAppendSample>:

SampleType  allPassAppendSample(AllPass* filter, SampleType  newSample){
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	460b      	mov	r3, r1
 8001306:	807b      	strh	r3, [r7, #2]

	SampleType feedForwardOutput = combFeedforwardAppendSample(filter->combFeedforward, newSample);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001310:	4611      	mov	r1, r2
 8001312:	4618      	mov	r0, r3
 8001314:	f000 fa25 	bl	8001762 <combFeedforwardAppendSample>
 8001318:	4603      	mov	r3, r0
 800131a:	81fb      	strh	r3, [r7, #14]

	SampleType output = combFeedbackAppendSample(filter->combFeedback, feedForwardOutput);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f000 f96b 	bl	8001602 <combFeedbackAppendSample>
 800132c:	4603      	mov	r3, r0
 800132e:	81bb      	strh	r3, [r7, #12]

    return output;
 8001330:	f9b7 300c 	ldrsh.w	r3, [r7, #12]

}
 8001334:	4618      	mov	r0, r3
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <setAllPassLevel>:
	allPass->combFeedback->offset = offset;
	allPass->combFeedforward->offset = offset;

}

void setAllPassLevel(AllPass* allPass, float a){
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	ed87 0a00 	vstr	s0, [r7]
	setCombFeedbackLevel(allPass->combFeedback, a);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	ed97 0a00 	vldr	s0, [r7]
 8001350:	4618      	mov	r0, r3
 8001352:	f000 f999 	bl	8001688 <setCombFeedbackLevel>
	setCombFeedforwardLevel(allPass->combFeedforward, a);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	ed97 0a00 	vldr	s0, [r7]
 800135e:	4618      	mov	r0, r3
 8001360:	f000 fa3e 	bl	80017e0 <setCombFeedforwardLevel>
}
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <initializeChorus>:
#include "Chorus.h"


Chorus* initializeChorus(uint32_t sampleRate){
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b087      	sub	sp, #28
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]

    Chorus* filter = malloc(sizeof(Chorus));
 8001374:	2018      	movs	r0, #24
 8001376:	f004 fe33 	bl	8005fe0 <malloc>
 800137a:	4603      	mov	r3, r0
 800137c:	613b      	str	r3, [r7, #16]

    filter->delayLowPass = initializeLowPass(sampleRate, 10);
 800137e:	210a      	movs	r1, #10
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f000 fcc5 	bl	8001d10 <initializeLowPass>
 8001386:	4602      	mov	r2, r0
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	605a      	str	r2, [r3, #4]
    
    filter->amountOfFeedforwardFilters = 2;
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	2202      	movs	r2, #2
 8001390:	741a      	strb	r2, [r3, #16]
    filter->previousDelays = calloc(filter->amountOfFeedforwardFilters, sizeof(float));
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	7c1b      	ldrb	r3, [r3, #16]
 8001396:	2104      	movs	r1, #4
 8001398:	4618      	mov	r0, r3
 800139a:	f004 fe03 	bl	8005fa4 <calloc>
 800139e:	4603      	mov	r3, r0
 80013a0:	461a      	mov	r2, r3
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	609a      	str	r2, [r3, #8]

    filter->a = 0.9999f;
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	4a29      	ldr	r2, [pc, #164]	; (8001450 <initializeChorus+0xe4>)
 80013aa:	60da      	str	r2, [r3, #12]

    filter->combFeedforwardFilters = malloc(filter->amountOfFeedforwardFilters*sizeof(CombFeedforward));
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	7c1b      	ldrb	r3, [r3, #16]
 80013b0:	011b      	lsls	r3, r3, #4
 80013b2:	4618      	mov	r0, r3
 80013b4:	f004 fe14 	bl	8005fe0 <malloc>
 80013b8:	4603      	mov	r3, r0
 80013ba:	461a      	mov	r2, r3
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	615a      	str	r2, [r3, #20]

    float delayS[2] = {0.03f, 0.050f};
 80013c0:	4a24      	ldr	r2, [pc, #144]	; (8001454 <initializeChorus+0xe8>)
 80013c2:	f107 0308 	add.w	r3, r7, #8
 80013c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013ca:	e883 0003 	stmia.w	r3, {r0, r1}

    for(uint8_t i = 0; i < filter->amountOfFeedforwardFilters; i++){
 80013ce:	2300      	movs	r3, #0
 80013d0:	75fb      	strb	r3, [r7, #23]
 80013d2:	e032      	b.n	800143a <initializeChorus+0xce>
        filter->previousDelays[i] = sampleRate*delayS[i]/2;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	ee07 3a90 	vmov	s15, r3
 80013da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013de:	7dfb      	ldrb	r3, [r7, #23]
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	3318      	adds	r3, #24
 80013e4:	443b      	add	r3, r7
 80013e6:	3b10      	subs	r3, #16
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	689a      	ldr	r2, [r3, #8]
 80013f4:	7dfb      	ldrb	r3, [r7, #23]
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	4413      	add	r3, r2
 80013fa:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80013fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001402:	edc3 7a00 	vstr	s15, [r3]
        filter->combFeedforwardFilters[i] = initializeCombFeedforward(sampleRate, delayS[i], 1.0f, 0.99f);
 8001406:	7dfb      	ldrb	r3, [r7, #23]
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	3318      	adds	r3, #24
 800140c:	443b      	add	r3, r7
 800140e:	3b10      	subs	r3, #16
 8001410:	edd3 7a00 	vldr	s15, [r3]
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	695a      	ldr	r2, [r3, #20]
 8001418:	7dfb      	ldrb	r3, [r7, #23]
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	18d4      	adds	r4, r2, r3
 800141e:	ed9f 1a0e 	vldr	s2, [pc, #56]	; 8001458 <initializeChorus+0xec>
 8001422:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001426:	eeb0 0a67 	vmov.f32	s0, s15
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 f968 	bl	8001700 <initializeCombFeedforward>
 8001430:	4603      	mov	r3, r0
 8001432:	6023      	str	r3, [r4, #0]
    for(uint8_t i = 0; i < filter->amountOfFeedforwardFilters; i++){
 8001434:	7dfb      	ldrb	r3, [r7, #23]
 8001436:	3301      	adds	r3, #1
 8001438:	75fb      	strb	r3, [r7, #23]
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	7c1b      	ldrb	r3, [r3, #16]
 800143e:	7dfa      	ldrb	r2, [r7, #23]
 8001440:	429a      	cmp	r2, r3
 8001442:	d3c7      	bcc.n	80013d4 <initializeChorus+0x68>

    }

    return filter;
 8001444:	693b      	ldr	r3, [r7, #16]

}
 8001446:	4618      	mov	r0, r3
 8001448:	371c      	adds	r7, #28
 800144a:	46bd      	mov	sp, r7
 800144c:	bd90      	pop	{r4, r7, pc}
 800144e:	bf00      	nop
 8001450:	3f7ff972 	.word	0x3f7ff972
 8001454:	08008c50 	.word	0x08008c50
 8001458:	3f7d70a4 	.word	0x3f7d70a4

0800145c <chorusAppendSample>:

SampleType chorusAppendSample(Chorus *filter, SampleType input){
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	460b      	mov	r3, r1
 8001466:	807b      	strh	r3, [r7, #2]

	SampleType output = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	81fb      	strh	r3, [r7, #14]

    for(uint8_t i = 0; i < filter->amountOfFeedforwardFilters; i++){
 800146c:	2300      	movs	r3, #0
 800146e:	737b      	strb	r3, [r7, #13]
 8001470:	e062      	b.n	8001538 <chorusAppendSample+0xdc>
        uint16_t rawDelay = rand() % filter->combFeedforwardFilters[i]->inputSamples->bufferSize; // max delay in sample amount
 8001472:	f004 fe69 	bl	8006148 <rand>
 8001476:	4603      	mov	r3, r0
 8001478:	461a      	mov	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6959      	ldr	r1, [r3, #20]
 800147e:	7b7b      	ldrb	r3, [r7, #13]
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	440b      	add	r3, r1
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	fbb2 f1f3 	udiv	r1, r2, r3
 800148e:	fb01 f303 	mul.w	r3, r1, r3
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	817b      	strh	r3, [r7, #10]

        filter->previousDelays[i] = filter->a*filter->previousDelays[i] + (1.0f-filter->a)*rawDelay;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	ed93 7a03 	vldr	s14, [r3, #12]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	689a      	ldr	r2, [r3, #8]
 80014a0:	7b7b      	ldrb	r3, [r7, #13]
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	4413      	add	r3, r2
 80014a6:	edd3 7a00 	vldr	s15, [r3]
 80014aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	edd3 7a03 	vldr	s15, [r3, #12]
 80014b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80014b8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80014bc:	897b      	ldrh	r3, [r7, #10]
 80014be:	ee07 3a90 	vmov	s15, r3
 80014c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	689a      	ldr	r2, [r3, #8]
 80014ce:	7b7b      	ldrb	r3, [r7, #13]
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014d8:	edc3 7a00 	vstr	s15, [r3]

        uint16_t delay = (uint16_t)filter->previousDelays[i];
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	689a      	ldr	r2, [r3, #8]
 80014e0:	7b7b      	ldrb	r3, [r7, #13]
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	edd3 7a00 	vldr	s15, [r3]
 80014ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014ee:	ee17 3a90 	vmov	r3, s15
 80014f2:	813b      	strh	r3, [r7, #8]

        filter->combFeedforwardFilters[i]->offset = delay;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	695a      	ldr	r2, [r3, #20]
 80014f8:	7b7b      	ldrb	r3, [r7, #13]
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	4413      	add	r3, r2
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	893a      	ldrh	r2, [r7, #8]
 8001502:	601a      	str	r2, [r3, #0]

        
        output += combFeedforwardAppendSample(filter->combFeedforwardFilters[i], input)/filter->amountOfFeedforwardFilters;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	695a      	ldr	r2, [r3, #20]
 8001508:	7b7b      	ldrb	r3, [r7, #13]
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001514:	4611      	mov	r1, r2
 8001516:	4618      	mov	r0, r3
 8001518:	f000 f923 	bl	8001762 <combFeedforwardAppendSample>
 800151c:	4603      	mov	r3, r0
 800151e:	461a      	mov	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	7c1b      	ldrb	r3, [r3, #16]
 8001524:	fb92 f3f3 	sdiv	r3, r2, r3
 8001528:	b29a      	uxth	r2, r3
 800152a:	89fb      	ldrh	r3, [r7, #14]
 800152c:	4413      	add	r3, r2
 800152e:	b29b      	uxth	r3, r3
 8001530:	81fb      	strh	r3, [r7, #14]
    for(uint8_t i = 0; i < filter->amountOfFeedforwardFilters; i++){
 8001532:	7b7b      	ldrb	r3, [r7, #13]
 8001534:	3301      	adds	r3, #1
 8001536:	737b      	strb	r3, [r7, #13]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	7c1b      	ldrb	r3, [r3, #16]
 800153c:	7b7a      	ldrb	r2, [r7, #13]
 800153e:	429a      	cmp	r2, r3
 8001540:	d397      	bcc.n	8001472 <chorusAppendSample+0x16>

    }

    return output;
 8001542:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 8001546:	4618      	mov	r0, r3
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <setChorusLevel>:

void setChorusLevel(Chorus* filter, float a){
 800154e:	b580      	push	{r7, lr}
 8001550:	b084      	sub	sp, #16
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
 8001556:	ed87 0a00 	vstr	s0, [r7]

	for(uint8_t i = 0 ;i < filter->amountOfFeedforwardFilters; i++){
 800155a:	2300      	movs	r3, #0
 800155c:	73fb      	strb	r3, [r7, #15]
 800155e:	e00d      	b.n	800157c <setChorusLevel+0x2e>

		setCombFeedforwardLevel(filter->combFeedforwardFilters[i], a);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	695a      	ldr	r2, [r3, #20]
 8001564:	7bfb      	ldrb	r3, [r7, #15]
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	4413      	add	r3, r2
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	ed97 0a00 	vldr	s0, [r7]
 8001570:	4618      	mov	r0, r3
 8001572:	f000 f935 	bl	80017e0 <setCombFeedforwardLevel>
	for(uint8_t i = 0 ;i < filter->amountOfFeedforwardFilters; i++){
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	3301      	adds	r3, #1
 800157a:	73fb      	strb	r3, [r7, #15]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	7c1b      	ldrb	r3, [r3, #16]
 8001580:	7bfa      	ldrb	r2, [r7, #15]
 8001582:	429a      	cmp	r2, r3
 8001584:	d3ec      	bcc.n	8001560 <setChorusLevel+0x12>

	}

}
 8001586:	bf00      	nop
 8001588:	bf00      	nop
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <initializeCombFeedback>:

#include "CombFeedback.h"

CombFeedback* initializeCombFeedback(uint32_t sampleRate, float delayS, float amplification, float attenuation){
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	ed87 0a02 	vstr	s0, [r7, #8]
 800159c:	edc7 0a01 	vstr	s1, [r7, #4]
 80015a0:	ed87 1a00 	vstr	s2, [r7]

    CombFeedback *filter = malloc(sizeof(CombFeedback));
 80015a4:	2014      	movs	r0, #20
 80015a6:	f004 fd1b 	bl	8005fe0 <malloc>
 80015aa:	4603      	mov	r3, r0
 80015ac:	617b      	str	r3, [r7, #20]

    filter->offset = 0;
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
    filter->outputSamples = initializeCircularBuffer( delayS*sampleRate);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	ee07 3a90 	vmov	s15, r3
 80015ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015be:	edd7 7a02 	vldr	s15, [r7, #8]
 80015c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015ca:	ee17 0a90 	vmov	r0, s15
 80015ce:	f000 fd13 	bl	8001ff8 <initializeCircularBuffer>
 80015d2:	4602      	mov	r2, r0
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	605a      	str	r2, [r3, #4]

    filter->K = amplification;
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	687a      	ldr	r2, [r7, #4]
 80015dc:	60da      	str	r2, [r3, #12]
    setCombFeedbackLevel(filter, attenuation);
 80015de:	ed97 0a00 	vldr	s0, [r7]
 80015e2:	6978      	ldr	r0, [r7, #20]
 80015e4:	f000 f850 	bl	8001688 <setCombFeedbackLevel>

    filter->lowPass = initializeLowPass(sampleRate, 1760);
 80015e8:	f44f 61dc 	mov.w	r1, #1760	; 0x6e0
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	f000 fb8f 	bl	8001d10 <initializeLowPass>
 80015f2:	4602      	mov	r2, r0
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	609a      	str	r2, [r3, #8]

    return filter;
 80015f8:	697b      	ldr	r3, [r7, #20]

}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3718      	adds	r7, #24
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <combFeedbackAppendSample>:

SampleType combFeedbackAppendSample(CombFeedback *filter, SampleType newSample){
 8001602:	b590      	push	{r4, r7, lr}
 8001604:	b085      	sub	sp, #20
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
 800160a:	460b      	mov	r3, r1
 800160c:	807b      	strh	r3, [r7, #2]

	SampleType lowPassedDelayedOutput = lowPassAppendSample( filter->lowPass, getValueInCircularBuffer(filter->outputSamples, filter->offset) );
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	689c      	ldr	r4, [r3, #8]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685a      	ldr	r2, [r3, #4]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4619      	mov	r1, r3
 800161c:	4610      	mov	r0, r2
 800161e:	f000 fd27 	bl	8002070 <getValueInCircularBuffer>
 8001622:	4603      	mov	r3, r0
 8001624:	4619      	mov	r1, r3
 8001626:	4620      	mov	r0, r4
 8001628:	f000 fbba 	bl	8001da0 <lowPassAppendSample>
 800162c:	4603      	mov	r3, r0
 800162e:	81fb      	strh	r3, [r7, #14]

	SampleType output = (filter->K)*(newSample - (filter->a)*lowPassedDelayedOutput);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	ed93 7a03 	vldr	s14, [r3, #12]
 8001636:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800163a:	ee07 3a90 	vmov	s15, r3
 800163e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	ed93 6a04 	vldr	s12, [r3, #16]
 8001648:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800164c:	ee07 3a90 	vmov	s15, r3
 8001650:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001654:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001658:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800165c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001660:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001664:	ee17 3a90 	vmov	r3, s15
 8001668:	81bb      	strh	r3, [r7, #12]

	putValueInCircularBuffer(filter->outputSamples, output);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001672:	4611      	mov	r1, r2
 8001674:	4618      	mov	r0, r3
 8001676:	f000 fcdb 	bl	8002030 <putValueInCircularBuffer>

    return output;
 800167a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]

}
 800167e:	4618      	mov	r0, r3
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	bd90      	pop	{r4, r7, pc}
	...

08001688 <setCombFeedbackLevel>:

void setCombFeedbackLevel(CombFeedback *combfeedback, float a){
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	ed87 0a00 	vstr	s0, [r7]

	if(a > 1.0f) a = 1.0f;
 8001694:	edd7 7a00 	vldr	s15, [r7]
 8001698:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800169c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a4:	dd02      	ble.n	80016ac <setCombFeedbackLevel+0x24>
 80016a6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80016aa:	603b      	str	r3, [r7, #0]
	if(a < 0.0f) a = 0.0f;
 80016ac:	edd7 7a00 	vldr	s15, [r7]
 80016b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b8:	d502      	bpl.n	80016c0 <setCombFeedbackLevel+0x38>
 80016ba:	f04f 0300 	mov.w	r3, #0
 80016be:	603b      	str	r3, [r7, #0]

	float value = pow(a, 1.0f/5.0f); //More resolution the higher a gets
 80016c0:	6838      	ldr	r0, [r7, #0]
 80016c2:	f7fe ff61 	bl	8000588 <__aeabi_f2d>
 80016c6:	4602      	mov	r2, r0
 80016c8:	460b      	mov	r3, r1
 80016ca:	ed9f 1b0b 	vldr	d1, [pc, #44]	; 80016f8 <setCombFeedbackLevel+0x70>
 80016ce:	ec43 2b10 	vmov	d0, r2, r3
 80016d2:	f005 fcb5 	bl	8007040 <pow>
 80016d6:	ec53 2b10 	vmov	r2, r3, d0
 80016da:	4610      	mov	r0, r2
 80016dc:	4619      	mov	r1, r3
 80016de:	f7ff fa83 	bl	8000be8 <__aeabi_d2f>
 80016e2:	4603      	mov	r3, r0
 80016e4:	60fb      	str	r3, [r7, #12]

    combfeedback->a = value;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	68fa      	ldr	r2, [r7, #12]
 80016ea:	611a      	str	r2, [r3, #16]

}
 80016ec:	bf00      	nop
 80016ee:	3710      	adds	r7, #16
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	f3af 8000 	nop.w
 80016f8:	a0000000 	.word	0xa0000000
 80016fc:	3fc99999 	.word	0x3fc99999

08001700 <initializeCombFeedforward>:

#include "CombFeedforward.h"

CombFeedforward* initializeCombFeedforward(uint32_t sampleRate, float delayS, float amplification, float attenuation){
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	ed87 0a02 	vstr	s0, [r7, #8]
 800170c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001710:	ed87 1a00 	vstr	s2, [r7]

    CombFeedforward *filter = malloc(sizeof(CombFeedforward));
 8001714:	2010      	movs	r0, #16
 8001716:	f004 fc63 	bl	8005fe0 <malloc>
 800171a:	4603      	mov	r3, r0
 800171c:	617b      	str	r3, [r7, #20]

    filter->offset = 0;
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
    
    filter->K = amplification;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	609a      	str	r2, [r3, #8]
    setCombFeedforwardLevel(filter, attenuation);
 800172a:	ed97 0a00 	vldr	s0, [r7]
 800172e:	6978      	ldr	r0, [r7, #20]
 8001730:	f000 f856 	bl	80017e0 <setCombFeedforwardLevel>

    filter->inputSamples = initializeCircularBuffer(delayS*sampleRate);
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	ee07 3a90 	vmov	s15, r3
 800173a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800173e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001742:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001746:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800174a:	ee17 0a90 	vmov	r0, s15
 800174e:	f000 fc53 	bl	8001ff8 <initializeCircularBuffer>
 8001752:	4602      	mov	r2, r0
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	605a      	str	r2, [r3, #4]
    
    return filter;
 8001758:	697b      	ldr	r3, [r7, #20]

}
 800175a:	4618      	mov	r0, r3
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <combFeedforwardAppendSample>:

int16_t combFeedforwardAppendSample(CombFeedforward *filter, int16_t newSample){
 8001762:	b580      	push	{r7, lr}
 8001764:	ed2d 8b02 	vpush	{d8}
 8001768:	b084      	sub	sp, #16
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
 800176e:	460b      	mov	r3, r1
 8001770:	807b      	strh	r3, [r7, #2]

    int16_t output = filter->K*newSample + filter->a*getValueInCircularBuffer(filter->inputSamples, filter->offset);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	ed93 7a02 	vldr	s14, [r3, #8]
 8001778:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800177c:	ee07 3a90 	vmov	s15, r3
 8001780:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001784:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	edd3 8a03 	vldr	s17, [r3, #12]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4619      	mov	r1, r3
 8001798:	4610      	mov	r0, r2
 800179a:	f000 fc69 	bl	8002070 <getValueInCircularBuffer>
 800179e:	4603      	mov	r3, r0
 80017a0:	ee07 3a90 	vmov	s15, r3
 80017a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017a8:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80017ac:	ee78 7a27 	vadd.f32	s15, s16, s15
 80017b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017b4:	ee17 3a90 	vmov	r3, s15
 80017b8:	81fb      	strh	r3, [r7, #14]

    putValueInCircularBuffer(filter->inputSamples, newSample);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80017c2:	4611      	mov	r1, r2
 80017c4:	4618      	mov	r0, r3
 80017c6:	f000 fc33 	bl	8002030 <putValueInCircularBuffer>

    return output;
 80017ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	ecbd 8b02 	vpop	{d8}
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	0000      	movs	r0, r0
 80017dc:	0000      	movs	r0, r0
	...

080017e0 <setCombFeedforwardLevel>:

void setCombFeedforwardLevel(CombFeedforward *combfeedback, float a){
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	ed87 0a00 	vstr	s0, [r7]

	if(a > 1.0f) a = 1.0f;
 80017ec:	edd7 7a00 	vldr	s15, [r7]
 80017f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80017f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fc:	dd02      	ble.n	8001804 <setCombFeedforwardLevel+0x24>
 80017fe:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001802:	603b      	str	r3, [r7, #0]
	if(a < 0.0f) a = 0.0f;
 8001804:	edd7 7a00 	vldr	s15, [r7]
 8001808:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800180c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001810:	d502      	bpl.n	8001818 <setCombFeedforwardLevel+0x38>
 8001812:	f04f 0300 	mov.w	r3, #0
 8001816:	603b      	str	r3, [r7, #0]

	float value = pow(a, 1.0f/5.0f); //More resolution the higher a gets
 8001818:	6838      	ldr	r0, [r7, #0]
 800181a:	f7fe feb5 	bl	8000588 <__aeabi_f2d>
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	ed9f 1b0b 	vldr	d1, [pc, #44]	; 8001850 <setCombFeedforwardLevel+0x70>
 8001826:	ec43 2b10 	vmov	d0, r2, r3
 800182a:	f005 fc09 	bl	8007040 <pow>
 800182e:	ec53 2b10 	vmov	r2, r3, d0
 8001832:	4610      	mov	r0, r2
 8001834:	4619      	mov	r1, r3
 8001836:	f7ff f9d7 	bl	8000be8 <__aeabi_d2f>
 800183a:	4603      	mov	r3, r0
 800183c:	60fb      	str	r3, [r7, #12]

	combfeedback->a = value;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68fa      	ldr	r2, [r7, #12]
 8001842:	60da      	str	r2, [r3, #12]

}
 8001844:	bf00      	nop
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	f3af 8000 	nop.w
 8001850:	a0000000 	.word	0xa0000000
 8001854:	3fc99999 	.word	0x3fc99999

08001858 <initializeDistortion>:

#include "Distortion.h"

Distortion* initializeDistortion(int threshold){
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
    Distortion *distortion= malloc(sizeof(Distortion));
 8001860:	2002      	movs	r0, #2
 8001862:	f004 fbbd 	bl	8005fe0 <malloc>
 8001866:	4603      	mov	r3, r0
 8001868:	60fb      	str	r3, [r7, #12]
    distortion->threshold = threshold;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	b29a      	uxth	r2, r3
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	801a      	strh	r2, [r3, #0]
    return distortion;
 8001872:	68fb      	ldr	r3, [r7, #12]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3710      	adds	r7, #16
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}

0800187c <distortionAppendSample>:

SampleType distortionAppendSample(Distortion* distortion, SampleType newSample){
 800187c:	b480      	push	{r7}
 800187e:	b087      	sub	sp, #28
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	460b      	mov	r3, r1
 8001886:	807b      	strh	r3, [r7, #2]
    float in, out, in_fabs;
    uint8_t negatief =1;
 8001888:	2301      	movs	r3, #1
 800188a:	74fb      	strb	r3, [r7, #19]

    // Normalize input to threshold level = 1.0
    in = (float)newSample/distortion->threshold;
 800188c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001890:	ee07 3a90 	vmov	s15, r3
 8001894:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	881b      	ldrh	r3, [r3, #0]
 800189c:	ee07 3a90 	vmov	s15, r3
 80018a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018a8:	edc7 7a03 	vstr	s15, [r7, #12]
    in_fabs = fabs(in);
 80018ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80018b0:	eef0 7ae7 	vabs.f32	s15, s15
 80018b4:	edc7 7a02 	vstr	s15, [r7, #8]
    if (in_fabs == in){
 80018b8:	ed97 7a02 	vldr	s14, [r7, #8]
 80018bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80018c0:	eeb4 7a67 	vcmp.f32	s14, s15
 80018c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c8:	d101      	bne.n	80018ce <distortionAppendSample+0x52>
        negatief = 0;
 80018ca:	2300      	movs	r3, #0
 80018cc:	74fb      	strb	r3, [r7, #19]
    }
    if (in_fabs<1.0f/3) {
 80018ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80018d2:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80019a4 <distortionAppendSample+0x128>
 80018d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018de:	d508      	bpl.n	80018f2 <distortionAppendSample+0x76>
        out = 1.5*in_fabs;
 80018e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80018e4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80018e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ec:	edc7 7a05 	vstr	s15, [r7, #20]
 80018f0:	e035      	b.n	800195e <distortionAppendSample+0xe2>
    } else if (in_fabs >= 1.0f/3 && in_fabs < 2.0f/3) {
 80018f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80018f6:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80019a4 <distortionAppendSample+0x128>
 80018fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001902:	db29      	blt.n	8001958 <distortionAppendSample+0xdc>
 8001904:	edd7 7a02 	vldr	s15, [r7, #8]
 8001908:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80019a8 <distortionAppendSample+0x12c>
 800190c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001914:	d520      	bpl.n	8001958 <distortionAppendSample+0xdc>
        out = (float)(3- (2-(3*in_fabs))*(2-(3*in_fabs)))/3;
 8001916:	edd7 7a02 	vldr	s15, [r7, #8]
 800191a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800191e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001922:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001926:	ee37 7a67 	vsub.f32	s14, s14, s15
 800192a:	edd7 7a02 	vldr	s15, [r7, #8]
 800192e:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001932:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001936:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800193a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800193e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001942:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001946:	ee37 7a67 	vsub.f32	s14, s14, s15
 800194a:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800194e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001952:	edc7 7a05 	vstr	s15, [r7, #20]
 8001956:	e002      	b.n	800195e <distortionAppendSample+0xe2>
    } 
    else{
        out = 1;
 8001958:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800195c:	617b      	str	r3, [r7, #20]
    }
    if(negatief){
 800195e:	7cfb      	ldrb	r3, [r7, #19]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <distortionAppendSample+0xf4>
        out *= -1;
 8001964:	edd7 7a05 	vldr	s15, [r7, #20]
 8001968:	eef1 7a67 	vneg.f32	s15, s15
 800196c:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    out = out * distortion->threshold;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	881b      	ldrh	r3, [r3, #0]
 8001974:	ee07 3a90 	vmov	s15, r3
 8001978:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800197c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001980:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001984:	edc7 7a05 	vstr	s15, [r7, #20]
    return (SampleType)out;
 8001988:	edd7 7a05 	vldr	s15, [r7, #20]
 800198c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001990:	ee17 3a90 	vmov	r3, s15
 8001994:	b21b      	sxth	r3, r3

}
 8001996:	4618      	mov	r0, r3
 8001998:	371c      	adds	r7, #28
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	3eaaaaab 	.word	0x3eaaaaab
 80019a8:	3f2aaaab 	.word	0x3f2aaaab

080019ac <setDistortionLevel>:

void setDistortionLevel(Distortion* dist, float a){
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	ed87 0a00 	vstr	s0, [r7]

	if(a > 1.0f) a = 1.0f;
 80019b8:	edd7 7a00 	vldr	s15, [r7]
 80019bc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80019c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c8:	dd02      	ble.n	80019d0 <setDistortionLevel+0x24>
 80019ca:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80019ce:	603b      	str	r3, [r7, #0]
	if(a < 0.0f) a = 0.0f;
 80019d0:	edd7 7a00 	vldr	s15, [r7]
 80019d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019dc:	d502      	bpl.n	80019e4 <setDistortionLevel+0x38>
 80019de:	f04f 0300 	mov.w	r3, #0
 80019e2:	603b      	str	r3, [r7, #0]

	dist->threshold = 300 + a*(3000-300);
 80019e4:	edd7 7a00 	vldr	s15, [r7]
 80019e8:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001a14 <setDistortionLevel+0x68>
 80019ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f0:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001a18 <setDistortionLevel+0x6c>
 80019f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019fc:	ee17 3a90 	vmov	r3, s15
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	801a      	strh	r2, [r3, #0]

}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	4528c000 	.word	0x4528c000
 8001a18:	43960000 	.word	0x43960000

08001a1c <createFilter>:
 *      Author: Joran
 */

#include "Filter.h"

Filter* createFilter(void* filterStruct, SampleType (*filterMethod)(void*, SampleType), void (*changeLevelMethod)(void*, float) ){
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]

	Filter* filter = malloc(sizeof(Filter));
 8001a28:	200c      	movs	r0, #12
 8001a2a:	f004 fad9 	bl	8005fe0 <malloc>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	617b      	str	r3, [r7, #20]

	filter->filterStruct = filterStruct;
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	68fa      	ldr	r2, [r7, #12]
 8001a36:	601a      	str	r2, [r3, #0]
	filter->filterMethod = filterMethod;
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	68ba      	ldr	r2, [r7, #8]
 8001a3c:	605a      	str	r2, [r3, #4]
	filter->changeLevelMethod = changeLevelMethod;
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	609a      	str	r2, [r3, #8]

	return filter;
 8001a44:	697b      	ldr	r3, [r7, #20]
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3718      	adds	r7, #24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <changeFilterLevel>:


void changeFilterLevel(Filter* filter, float a){
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b082      	sub	sp, #8
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
 8001a56:	ed87 0a00 	vstr	s0, [r7]
	filter->changeLevelMethod(filter->filterStruct, a);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	6812      	ldr	r2, [r2, #0]
 8001a62:	ed97 0a00 	vldr	s0, [r7]
 8001a66:	4610      	mov	r0, r2
 8001a68:	4798      	blx	r3
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <filterAppendSample>:

SampleType filterAppendSample(Filter* filter, SampleType newSample){
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	807b      	strh	r3, [r7, #2]
	return filter->filterMethod(filter->filterStruct, newSample);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	6812      	ldr	r2, [r2, #0]
 8001a86:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8001a8a:	4610      	mov	r0, r2
 8001a8c:	4798      	blx	r3
 8001a8e:	4603      	mov	r3, r0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <initializeFilters>:
 *  Created on: May 13, 2024
 *      Author: Joran
 */
#include "Filters.h"

Filters* initializeFilters(uint32_t sampleRate){
 8001a98:	b590      	push	{r4, r7, lr}
 8001a9a:	b097      	sub	sp, #92	; 0x5c
 8001a9c:	af02      	add	r7, sp, #8
 8001a9e:	6078      	str	r0, [r7, #4]

	Filters* filters = malloc(sizeof(Filters));
 8001aa0:	2020      	movs	r0, #32
 8001aa2:	f004 fa9d 	bl	8005fe0 <malloc>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	64fb      	str	r3, [r7, #76]	; 0x4c

	filters->outputLowPass = initializeLowPass(sampleRate, 5000);
 8001aaa:	f241 3188 	movw	r1, #5000	; 0x1388
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f000 f92e 	bl	8001d10 <initializeLowPass>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ab8:	609a      	str	r2, [r3, #8]
	filters->inputLowPass = initializeLowPass(sampleRate, 5000);
 8001aba:	f241 3188 	movw	r1, #5000	; 0x1388
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f000 f926 	bl	8001d10 <initializeLowPass>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ac8:	605a      	str	r2, [r3, #4]

    filters->enabledFilters = 0b00000000;
 8001aca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001acc:	2200      	movs	r2, #0
 8001ace:	701a      	strb	r2, [r3, #0]

	Distortion* dist = initializeDistortion(1000);
 8001ad0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ad4:	f7ff fec0 	bl	8001858 <initializeDistortion>
 8001ad8:	64b8      	str	r0, [r7, #72]	; 0x48
	Filter* distFilter = createFilter(dist, distortionAppendSample, setDistortionLevel);
 8001ada:	4a30      	ldr	r2, [pc, #192]	; (8001b9c <initializeFilters+0x104>)
 8001adc:	4930      	ldr	r1, [pc, #192]	; (8001ba0 <initializeFilters+0x108>)
 8001ade:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001ae0:	f7ff ff9c 	bl	8001a1c <createFilter>
 8001ae4:	6478      	str	r0, [r7, #68]	; 0x44

    CombFeedback* echo = initializeCombFeedback(sampleRate, 0.5, 1.0, 0.5);
 8001ae6:	eeb6 1a00 	vmov.f32	s2, #96	; 0x3f000000  0.5
 8001aea:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001aee:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f7ff fd4c 	bl	8001590 <initializeCombFeedback>
 8001af8:	6438      	str	r0, [r7, #64]	; 0x40
    Filter* echoFilter = createFilter(echo, combFeedbackAppendSample, setCombFeedbackLevel);
 8001afa:	4a2a      	ldr	r2, [pc, #168]	; (8001ba4 <initializeFilters+0x10c>)
 8001afc:	492a      	ldr	r1, [pc, #168]	; (8001ba8 <initializeFilters+0x110>)
 8001afe:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001b00:	f7ff ff8c 	bl	8001a1c <createFilter>
 8001b04:	63f8      	str	r0, [r7, #60]	; 0x3c

    float delayCombS[4] = {0.0297, 0.0371, 0.0411, 0.0437};
 8001b06:	4b29      	ldr	r3, [pc, #164]	; (8001bac <initializeFilters+0x114>)
 8001b08:	f107 0414 	add.w	r4, r7, #20
 8001b0c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b0e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    float delayAllS[2] = {0.005, 0.0017};
 8001b12:	4a27      	ldr	r2, [pc, #156]	; (8001bb0 <initializeFilters+0x118>)
 8001b14:	f107 030c 	add.w	r3, r7, #12
 8001b18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b1c:	e883 0003 	stmia.w	r3, {r0, r1}
	Reverb* reverb = initializeReverb(sampleRate, 4, delayCombS, 2, delayAllS);
 8001b20:	f107 0214 	add.w	r2, r7, #20
 8001b24:	f107 030c 	add.w	r3, r7, #12
 8001b28:	9300      	str	r3, [sp, #0]
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	2104      	movs	r1, #4
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f000 f96e 	bl	8001e10 <initializeReverb>
 8001b34:	63b8      	str	r0, [r7, #56]	; 0x38
	Filter* reverbFilter = createFilter(reverb, reverbAppendSample, setReverbLevel);
 8001b36:	4a1f      	ldr	r2, [pc, #124]	; (8001bb4 <initializeFilters+0x11c>)
 8001b38:	491f      	ldr	r1, [pc, #124]	; (8001bb8 <initializeFilters+0x120>)
 8001b3a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001b3c:	f7ff ff6e 	bl	8001a1c <createFilter>
 8001b40:	6378      	str	r0, [r7, #52]	; 0x34

	Flanger* flanger = initializeFlanger(sampleRate, 5.0f, 0.02f);
 8001b42:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8001bbc <initializeFilters+0x124>
 8001b46:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f000 f882 	bl	8001c54 <initializeFlanger>
 8001b50:	6338      	str	r0, [r7, #48]	; 0x30
	Filter* flangerFilter = createFilter(flanger, flangerAppendSample, setFlangerLevel);
 8001b52:	4a1b      	ldr	r2, [pc, #108]	; (8001bc0 <initializeFilters+0x128>)
 8001b54:	491b      	ldr	r1, [pc, #108]	; (8001bc4 <initializeFilters+0x12c>)
 8001b56:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b58:	f7ff ff60 	bl	8001a1c <createFilter>
 8001b5c:	62f8      	str	r0, [r7, #44]	; 0x2c

	Chorus* chorus = initializeChorus(sampleRate);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff fc04 	bl	800136c <initializeChorus>
 8001b64:	62b8      	str	r0, [r7, #40]	; 0x28
	Filter* chorusFilter = createFilter(chorus, chorusAppendSample, setChorusLevel);
 8001b66:	4a18      	ldr	r2, [pc, #96]	; (8001bc8 <initializeFilters+0x130>)
 8001b68:	4918      	ldr	r1, [pc, #96]	; (8001bcc <initializeFilters+0x134>)
 8001b6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b6c:	f7ff ff56 	bl	8001a1c <createFilter>
 8001b70:	6278      	str	r0, [r7, #36]	; 0x24


    filters->filterInstances[0] = distFilter;
 8001b72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b74:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001b76:	60da      	str	r2, [r3, #12]
    filters->filterInstances[1] = echoFilter;
 8001b78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b7a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001b7c:	611a      	str	r2, [r3, #16]
    filters->filterInstances[2] = reverbFilter;
 8001b7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b80:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001b82:	615a      	str	r2, [r3, #20]
    filters->filterInstances[3] = flangerFilter;
 8001b84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b88:	619a      	str	r2, [r3, #24]
    filters->filterInstances[4] = chorusFilter;
 8001b8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b8e:	61da      	str	r2, [r3, #28]

    return filters;
 8001b90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c

}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3754      	adds	r7, #84	; 0x54
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd90      	pop	{r4, r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	080019ad 	.word	0x080019ad
 8001ba0:	0800187d 	.word	0x0800187d
 8001ba4:	08001689 	.word	0x08001689
 8001ba8:	08001603 	.word	0x08001603
 8001bac:	08008c58 	.word	0x08008c58
 8001bb0:	08008c68 	.word	0x08008c68
 8001bb4:	08001f8b 	.word	0x08001f8b
 8001bb8:	08001ef5 	.word	0x08001ef5
 8001bbc:	3ca3d70a 	.word	0x3ca3d70a
 8001bc0:	08001ce9 	.word	0x08001ce9
 8001bc4:	08001ca9 	.word	0x08001ca9
 8001bc8:	0800154f 	.word	0x0800154f
 8001bcc:	0800145d 	.word	0x0800145d

08001bd0 <appendSample>:


SampleType appendSample(Filters* filters, SampleType newSample){
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	460b      	mov	r3, r1
 8001bda:	807b      	strh	r3, [r7, #2]

	SampleType previousOutput = lowPassAppendSample(filters->inputLowPass, newSample);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001be4:	4611      	mov	r1, r2
 8001be6:	4618      	mov	r0, r3
 8001be8:	f000 f8da 	bl	8001da0 <lowPassAppendSample>
 8001bec:	4603      	mov	r3, r0
 8001bee:	81fb      	strh	r3, [r7, #14]

	for(uint8_t i = 0; i < AMOUNT_OF_FILTERS; i++){
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	737b      	strb	r3, [r7, #13]
 8001bf4:	e01d      	b.n	8001c32 <appendSample+0x62>

		uint8_t filterEnabled = (filters->enabledFilters >> i) & 1;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	7b7b      	ldrb	r3, [r7, #13]
 8001bfe:	fa42 f303 	asr.w	r3, r2, r3
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	733b      	strb	r3, [r7, #12]
		if(filterEnabled){
 8001c0a:	7b3b      	ldrb	r3, [r7, #12]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d00d      	beq.n	8001c2c <appendSample+0x5c>
			previousOutput = filterAppendSample(filters->filterInstances[i], previousOutput);
 8001c10:	7b7b      	ldrb	r3, [r7, #13]
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	3302      	adds	r3, #2
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	4413      	add	r3, r2
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001c20:	4611      	mov	r1, r2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff ff25 	bl	8001a72 <filterAppendSample>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i < AMOUNT_OF_FILTERS; i++){
 8001c2c:	7b7b      	ldrb	r3, [r7, #13]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	737b      	strb	r3, [r7, #13]
 8001c32:	7b7b      	ldrb	r3, [r7, #13]
 8001c34:	2b04      	cmp	r3, #4
 8001c36:	d9de      	bls.n	8001bf6 <appendSample+0x26>
		}

	}

	return lowPassAppendSample(filters->outputLowPass, previousOutput);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001c40:	4611      	mov	r1, r2
 8001c42:	4618      	mov	r0, r3
 8001c44:	f000 f8ac 	bl	8001da0 <lowPassAppendSample>
 8001c48:	4603      	mov	r3, r0

}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <initializeFlanger>:

#include "Flanger.h"

Flanger* initializeFlanger(uint32_t sampleRate, float fer, float amp){
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c60:	edc7 0a01 	vstr	s1, [r7, #4]

    Flanger *flanger= malloc(sizeof(flanger));
 8001c64:	2004      	movs	r0, #4
 8001c66:	f004 f9bb 	bl	8005fe0 <malloc>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	617b      	str	r3, [r7, #20]

    flanger->oscillator = initializeOscillator(sampleRate, fer, amp);
 8001c6e:	edd7 0a01 	vldr	s1, [r7, #4]
 8001c72:	ed97 0a02 	vldr	s0, [r7, #8]
 8001c76:	68f8      	ldr	r0, [r7, #12]
 8001c78:	f000 faaa 	bl	80021d0 <initializeOscillator>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	60da      	str	r2, [r3, #12]
    flanger->combFilter = initializeCombFeedforward(sampleRate, amp, 1.0f, 0.95f);
 8001c82:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8001ca4 <initializeFlanger+0x50>
 8001c86:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001c8a:	ed97 0a01 	vldr	s0, [r7, #4]
 8001c8e:	68f8      	ldr	r0, [r7, #12]
 8001c90:	f7ff fd36 	bl	8001700 <initializeCombFeedforward>
 8001c94:	4602      	mov	r2, r0
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	609a      	str	r2, [r3, #8]

    return flanger;
 8001c9a:	697b      	ldr	r3, [r7, #20]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	3f733333 	.word	0x3f733333

08001ca8 <flangerAppendSample>:

SampleType flangerAppendSample(Flanger* flanger, SampleType newSample){
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	807b      	strh	r3, [r7, #2]
    
    uint32_t delay = oscillateAppendSample(flanger->oscillator);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f000 fabd 	bl	8002238 <oscillateAppendSample>
 8001cbe:	60f8      	str	r0, [r7, #12]

    flanger->combFilter->offset = delay;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	68fa      	ldr	r2, [r7, #12]
 8001cc6:	601a      	str	r2, [r3, #0]

    SampleType result = combFeedforwardAppendSample(flanger->combFilter, newSample);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001cd0:	4611      	mov	r1, r2
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff fd45 	bl	8001762 <combFeedforwardAppendSample>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	817b      	strh	r3, [r7, #10]

    return result;
 8001cdc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]

}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <setFlangerLevel>:

void setFlangerLevel(Flanger* flanger, float a){
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	ed87 0a00 	vstr	s0, [r7]

	setCombFeedforwardLevel(flanger->combFilter, a);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	ed97 0a00 	vldr	s0, [r7]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff fd6f 	bl	80017e0 <setCombFeedforwardLevel>

}
 8001d02:	bf00      	nop
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	0000      	movs	r0, r0
 8001d0c:	0000      	movs	r0, r0
	...

08001d10 <initializeLowPass>:

#include "LowPass.h"

LowPass* initializeLowPass(uint32_t samplingFreq, uint32_t freq) {
 8001d10:	b5b0      	push	{r4, r5, r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]

    LowPass *filter =malloc(sizeof(LowPass));
 8001d1a:	2008      	movs	r0, #8
 8001d1c:	f004 f960 	bl	8005fe0 <malloc>
 8001d20:	4603      	mov	r3, r0
 8001d22:	60fb      	str	r3, [r7, #12]

    filter->a = exp(-2*M_PI*(float)freq/samplingFreq);
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	ee07 3a90 	vmov	s15, r3
 8001d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d2e:	ee17 0a90 	vmov	r0, s15
 8001d32:	f7fe fc29 	bl	8000588 <__aeabi_f2d>
 8001d36:	a318      	add	r3, pc, #96	; (adr r3, 8001d98 <initializeLowPass+0x88>)
 8001d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d3c:	f7fe fc7c 	bl	8000638 <__aeabi_dmul>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4614      	mov	r4, r2
 8001d46:	461d      	mov	r5, r3
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f7fe fbfb 	bl	8000544 <__aeabi_ui2d>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	460b      	mov	r3, r1
 8001d52:	4620      	mov	r0, r4
 8001d54:	4629      	mov	r1, r5
 8001d56:	f7fe fd99 	bl	800088c <__aeabi_ddiv>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	ec43 2b17 	vmov	d7, r2, r3
 8001d62:	eeb0 0a47 	vmov.f32	s0, s14
 8001d66:	eef0 0a67 	vmov.f32	s1, s15
 8001d6a:	f005 f921 	bl	8006fb0 <exp>
 8001d6e:	ec53 2b10 	vmov	r2, r3, d0
 8001d72:	4610      	mov	r0, r2
 8001d74:	4619      	mov	r1, r3
 8001d76:	f7fe ff37 	bl	8000be8 <__aeabi_d2f>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	601a      	str	r2, [r3, #0]

    filter->prevInput = 0;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2200      	movs	r2, #0
 8001d84:	80da      	strh	r2, [r3, #6]
    filter->prevOutput = 0;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	809a      	strh	r2, [r3, #4]

    return filter;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bdb0      	pop	{r4, r5, r7, pc}
 8001d96:	bf00      	nop
 8001d98:	54442d18 	.word	0x54442d18
 8001d9c:	c01921fb 	.word	0xc01921fb

08001da0 <lowPassAppendSample>:

SampleType lowPassAppendSample(LowPass *filter, SampleType input) {
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	460b      	mov	r3, r1
 8001daa:	807b      	strh	r3, [r7, #2]
    
	SampleType output = (1.0f-filter->a)*filter->prevInput + filter->a*filter->prevOutput;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	edd3 7a00 	vldr	s15, [r3]
 8001db2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001db6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001dc0:	ee07 3a90 	vmov	s15, r3
 8001dc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	edd3 6a00 	vldr	s13, [r3]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001dd8:	ee07 3a90 	vmov	s15, r3
 8001ddc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001de4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001de8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dec:	ee17 3a90 	vmov	r3, s15
 8001df0:	81fb      	strh	r3, [r7, #14]

    filter->prevInput = input;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	887a      	ldrh	r2, [r7, #2]
 8001df6:	80da      	strh	r2, [r3, #6]
    filter->prevOutput = output;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	89fa      	ldrh	r2, [r7, #14]
 8001dfc:	809a      	strh	r2, [r3, #4]

    return output;
 8001dfe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3714      	adds	r7, #20
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
	...

08001e10 <initializeReverb>:

#include "Reverb.h"

//Order delayS smallest to largest
Reverb* initializeReverb(uint32_t sampleRate, uint8_t amountOfCombFilters, float *delayCombS, uint8_t amountOfAllPassFilters, float *delayAllS){
 8001e10:	b590      	push	{r4, r7, lr}
 8001e12:	b089      	sub	sp, #36	; 0x24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	607a      	str	r2, [r7, #4]
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	72fb      	strb	r3, [r7, #11]
 8001e20:	4613      	mov	r3, r2
 8001e22:	72bb      	strb	r3, [r7, #10]

    Reverb *reverb = malloc(sizeof(Reverb));
 8001e24:	2010      	movs	r0, #16
 8001e26:	f004 f8db 	bl	8005fe0 <malloc>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	617b      	str	r3, [r7, #20]


    //Comb
    reverb->amountOfCombFilters = amountOfCombFilters;
 8001e2e:	7afa      	ldrb	r2, [r7, #11]
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	601a      	str	r2, [r3, #0]

    reverb->combFilters = malloc(reverb->amountOfCombFilters*sizeof(CombFeedforward));
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	011b      	lsls	r3, r3, #4
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f004 f8d0 	bl	8005fe0 <malloc>
 8001e40:	4603      	mov	r3, r0
 8001e42:	461a      	mov	r2, r3
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	605a      	str	r2, [r3, #4]

    for(int i = 0; i < reverb->amountOfCombFilters; i++){
 8001e48:	2300      	movs	r3, #0
 8001e4a:	61fb      	str	r3, [r7, #28]
 8001e4c:	e018      	b.n	8001e80 <initializeReverb+0x70>
        reverb->combFilters[i] = initializeCombFeedback(sampleRate, delayCombS[i], 1.0f, 0.8f);
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	4413      	add	r3, r2
 8001e56:	edd3 7a00 	vldr	s15, [r3]
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	685a      	ldr	r2, [r3, #4]
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	18d4      	adds	r4, r2, r3
 8001e64:	ed9f 1a22 	vldr	s2, [pc, #136]	; 8001ef0 <initializeReverb+0xe0>
 8001e68:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001e6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e70:	68f8      	ldr	r0, [r7, #12]
 8001e72:	f7ff fb8d 	bl	8001590 <initializeCombFeedback>
 8001e76:	4603      	mov	r3, r0
 8001e78:	6023      	str	r3, [r4, #0]
    for(int i = 0; i < reverb->amountOfCombFilters; i++){
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	61fb      	str	r3, [r7, #28]
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	69fa      	ldr	r2, [r7, #28]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	dbe1      	blt.n	8001e4e <initializeReverb+0x3e>
    }
    
    
    //AllPass
    reverb->amountOfAllPassFilters = amountOfAllPassFilters;
 8001e8a:	7aba      	ldrb	r2, [r7, #10]
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	609a      	str	r2, [r3, #8]
    reverb->allPassFilters = malloc(reverb->amountOfAllPassFilters*sizeof(AllPass));
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	00db      	lsls	r3, r3, #3
 8001e96:	4618      	mov	r0, r3
 8001e98:	f004 f8a2 	bl	8005fe0 <malloc>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	60da      	str	r2, [r3, #12]

    for(int i = 0; i < reverb->amountOfAllPassFilters; i++){
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61bb      	str	r3, [r7, #24]
 8001ea8:	e018      	b.n	8001edc <initializeReverb+0xcc>
        reverb->allPassFilters[i] = initializeAllPass(sampleRate, delayAllS[i], 1, 0.8f);
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001eb0:	4413      	add	r3, r2
 8001eb2:	edd3 7a00 	vldr	s15, [r3]
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	68da      	ldr	r2, [r3, #12]
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	18d4      	adds	r4, r2, r3
 8001ec0:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 8001ef0 <initializeReverb+0xe0>
 8001ec4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ecc:	68f8      	ldr	r0, [r7, #12]
 8001ece:	f7ff f9e7 	bl	80012a0 <initializeAllPass>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	6023      	str	r3, [r4, #0]
    for(int i = 0; i < reverb->amountOfAllPassFilters; i++){
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	61bb      	str	r3, [r7, #24]
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	dbe1      	blt.n	8001eaa <initializeReverb+0x9a>
    }

    return reverb;
 8001ee6:	697b      	ldr	r3, [r7, #20]

}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3724      	adds	r7, #36	; 0x24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd90      	pop	{r4, r7, pc}
 8001ef0:	3f4ccccd 	.word	0x3f4ccccd

08001ef4 <reverbAppendSample>:

SampleType reverbAppendSample(Reverb* reverb, SampleType newSample){
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	460b      	mov	r3, r1
 8001efe:	807b      	strh	r3, [r7, #2]

	SampleType combSumOutput = 0;
 8001f00:	2300      	movs	r3, #0
 8001f02:	82fb      	strh	r3, [r7, #22]

    for(int i = 0; i < reverb->amountOfCombFilters; i++){
 8001f04:	2300      	movs	r3, #0
 8001f06:	613b      	str	r3, [r7, #16]
 8001f08:	e019      	b.n	8001f3e <reverbAppendSample+0x4a>
        combSumOutput += combFeedbackAppendSample(reverb->combFilters[i], newSample)/reverb->amountOfCombFilters;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff fb70 	bl	8001602 <combFeedbackAppendSample>
 8001f22:	4603      	mov	r3, r0
 8001f24:	461a      	mov	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	8afb      	ldrh	r3, [r7, #22]
 8001f32:	4413      	add	r3, r2
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	82fb      	strh	r3, [r7, #22]
    for(int i = 0; i < reverb->amountOfCombFilters; i++){
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	613b      	str	r3, [r7, #16]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	dbe0      	blt.n	8001f0a <reverbAppendSample+0x16>
    }


    SampleType  previousAllPassOutput = combSumOutput;
 8001f48:	8afb      	ldrh	r3, [r7, #22]
 8001f4a:	81fb      	strh	r3, [r7, #14]

    for (int i = 0; i < reverb->amountOfAllPassFilters; i++){
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60bb      	str	r3, [r7, #8]
 8001f50:	e010      	b.n	8001f74 <reverbAppendSample+0x80>
        previousAllPassOutput = allPassAppendSample(reverb->allPassFilters[i], previousAllPassOutput);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	68da      	ldr	r2, [r3, #12]
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4413      	add	r3, r2
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001f62:	4611      	mov	r1, r2
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff f9c9 	bl	80012fc <allPassAppendSample>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < reverb->amountOfAllPassFilters; i++){
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	3301      	adds	r3, #1
 8001f72:	60bb      	str	r3, [r7, #8]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	68ba      	ldr	r2, [r7, #8]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	dbe9      	blt.n	8001f52 <reverbAppendSample+0x5e>
    }
    
    return previousAllPassOutput;
 8001f7e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3718      	adds	r7, #24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <setReverbLevel>:

void setReverbLevel(Reverb* reverb, float a){
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b084      	sub	sp, #16
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
 8001f92:	ed87 0a00 	vstr	s0, [r7]

	for(uint8_t i = 0; i < reverb->amountOfCombFilters; i++){
 8001f96:	2300      	movs	r3, #0
 8001f98:	73fb      	strb	r3, [r7, #15]
 8001f9a:	e00d      	b.n	8001fb8 <setReverbLevel+0x2e>
		setCombFeedbackLevel(reverb->combFilters[i], a);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685a      	ldr	r2, [r3, #4]
 8001fa0:	7bfb      	ldrb	r3, [r7, #15]
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	4413      	add	r3, r2
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	ed97 0a00 	vldr	s0, [r7]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff fb6b 	bl	8001688 <setCombFeedbackLevel>
	for(uint8_t i = 0; i < reverb->amountOfCombFilters; i++){
 8001fb2:	7bfb      	ldrb	r3, [r7, #15]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	73fb      	strb	r3, [r7, #15]
 8001fb8:	7bfa      	ldrb	r2, [r7, #15]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	dbec      	blt.n	8001f9c <setReverbLevel+0x12>
	}

	for(uint8_t i = 0; i < reverb->amountOfAllPassFilters; i++){
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	73bb      	strb	r3, [r7, #14]
 8001fc6:	e00d      	b.n	8001fe4 <setReverbLevel+0x5a>
		setAllPassLevel(reverb->allPassFilters[i], a);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	68da      	ldr	r2, [r3, #12]
 8001fcc:	7bbb      	ldrb	r3, [r7, #14]
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	4413      	add	r3, r2
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	ed97 0a00 	vldr	s0, [r7]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff f9af 	bl	800133c <setAllPassLevel>
	for(uint8_t i = 0; i < reverb->amountOfAllPassFilters; i++){
 8001fde:	7bbb      	ldrb	r3, [r7, #14]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	73bb      	strb	r3, [r7, #14]
 8001fe4:	7bba      	ldrb	r2, [r7, #14]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	dbec      	blt.n	8001fc8 <setReverbLevel+0x3e>
	}

}
 8001fee:	bf00      	nop
 8001ff0:	bf00      	nop
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <initializeCircularBuffer>:

#include "CircularBuffer.h"

CircularBuffer* initializeCircularBuffer(uint32_t bufferSize){
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

    CircularBuffer *buffer = malloc(sizeof(CircularBuffer));
 8002000:	200c      	movs	r0, #12
 8002002:	f003 ffed 	bl	8005fe0 <malloc>
 8002006:	4603      	mov	r3, r0
 8002008:	60fb      	str	r3, [r7, #12]

    buffer->bufferSize = bufferSize;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	609a      	str	r2, [r3, #8]
    buffer->buffer = calloc(bufferSize, sizeof(int16_t));
 8002010:	2102      	movs	r1, #2
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f003 ffc6 	bl	8005fa4 <calloc>
 8002018:	4603      	mov	r3, r0
 800201a:	461a      	mov	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	601a      	str	r2, [r3, #0]
    buffer->writeIndex = 0;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2200      	movs	r2, #0
 8002024:	605a      	str	r2, [r3, #4]

    return buffer;
 8002026:	68fb      	ldr	r3, [r7, #12]

}
 8002028:	4618      	mov	r0, r3
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <putValueInCircularBuffer>:

void putValueInCircularBuffer(CircularBuffer* buffer, int16_t value){
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	460b      	mov	r3, r1
 800203a:	807b      	strh	r3, [r7, #2]

    buffer->buffer[buffer->writeIndex] = value;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	4413      	add	r3, r2
 8002048:	887a      	ldrh	r2, [r7, #2]
 800204a:	801a      	strh	r2, [r3, #0]
    buffer->writeIndex = (buffer->writeIndex+1) % buffer->bufferSize;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	3301      	adds	r3, #1
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6892      	ldr	r2, [r2, #8]
 8002056:	fbb3 f1f2 	udiv	r1, r3, r2
 800205a:	fb01 f202 	mul.w	r2, r1, r2
 800205e:	1a9a      	subs	r2, r3, r2
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	605a      	str	r2, [r3, #4]

}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <getValueInCircularBuffer>:

SampleType getValueInCircularBuffer(CircularBuffer* buffer, uint32_t offset){
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]

    SampleType output = buffer->buffer[ (buffer->writeIndex + offset ) % buffer->bufferSize ];
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6819      	ldr	r1, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685a      	ldr	r2, [r3, #4]
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	4413      	add	r3, r2
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	6892      	ldr	r2, [r2, #8]
 800208a:	fbb3 f0f2 	udiv	r0, r3, r2
 800208e:	fb00 f202 	mul.w	r2, r0, r2
 8002092:	1a9b      	subs	r3, r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	440b      	add	r3, r1
 8002098:	881b      	ldrh	r3, [r3, #0]
 800209a:	81fb      	strh	r3, [r7, #14]
    return output;
 800209c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3714      	adds	r7, #20
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	0000      	movs	r0, r0
	...

080020b0 <initSin>:

#define SIN_LUT_SIZE 128

static float sin_lut[SIN_LUT_SIZE];

void initSin(){
 80020b0:	b590      	push	{r4, r7, lr}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0

    for(uint16_t i = 0; i < SIN_LUT_SIZE; i++){
 80020b6:	2300      	movs	r3, #0
 80020b8:	80fb      	strh	r3, [r7, #6]
 80020ba:	e02c      	b.n	8002116 <initSin+0x66>
        sin_lut[i] = sinf(M_TWOPI*(float)i/SIN_LUT_SIZE);
 80020bc:	88fb      	ldrh	r3, [r7, #6]
 80020be:	ee07 3a90 	vmov	s15, r3
 80020c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020c6:	ee17 0a90 	vmov	r0, s15
 80020ca:	f7fe fa5d 	bl	8000588 <__aeabi_f2d>
 80020ce:	a318      	add	r3, pc, #96	; (adr r3, 8002130 <initSin+0x80>)
 80020d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d4:	f7fe fab0 	bl	8000638 <__aeabi_dmul>
 80020d8:	4602      	mov	r2, r0
 80020da:	460b      	mov	r3, r1
 80020dc:	4610      	mov	r0, r2
 80020de:	4619      	mov	r1, r3
 80020e0:	f04f 0200 	mov.w	r2, #0
 80020e4:	4b10      	ldr	r3, [pc, #64]	; (8002128 <initSin+0x78>)
 80020e6:	f7fe fbd1 	bl	800088c <__aeabi_ddiv>
 80020ea:	4602      	mov	r2, r0
 80020ec:	460b      	mov	r3, r1
 80020ee:	4610      	mov	r0, r2
 80020f0:	4619      	mov	r1, r3
 80020f2:	f7fe fd79 	bl	8000be8 <__aeabi_d2f>
 80020f6:	4603      	mov	r3, r0
 80020f8:	88fc      	ldrh	r4, [r7, #6]
 80020fa:	ee00 3a10 	vmov	s0, r3
 80020fe:	f005 f80f 	bl	8007120 <sinf>
 8002102:	eef0 7a40 	vmov.f32	s15, s0
 8002106:	4a09      	ldr	r2, [pc, #36]	; (800212c <initSin+0x7c>)
 8002108:	00a3      	lsls	r3, r4, #2
 800210a:	4413      	add	r3, r2
 800210c:	edc3 7a00 	vstr	s15, [r3]
    for(uint16_t i = 0; i < SIN_LUT_SIZE; i++){
 8002110:	88fb      	ldrh	r3, [r7, #6]
 8002112:	3301      	adds	r3, #1
 8002114:	80fb      	strh	r3, [r7, #6]
 8002116:	88fb      	ldrh	r3, [r7, #6]
 8002118:	2b7f      	cmp	r3, #127	; 0x7f
 800211a:	d9cf      	bls.n	80020bc <initSin+0xc>
    }

}
 800211c:	bf00      	nop
 800211e:	bf00      	nop
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	bd90      	pop	{r4, r7, pc}
 8002126:	bf00      	nop
 8002128:	40600000 	.word	0x40600000
 800212c:	200002f4 	.word	0x200002f4
 8002130:	54442d18 	.word	0x54442d18
 8002134:	401921fb 	.word	0x401921fb

08002138 <sinApproxLut>:

//x should be between 0 and 2 pi
float sinApproxLut(float x){
 8002138:	b480      	push	{r7}
 800213a:	b087      	sub	sp, #28
 800213c:	af00      	add	r7, sp, #0
 800213e:	ed87 0a01 	vstr	s0, [r7, #4]

    //x -= truncf(x/(M_TWOPI))*M_TWOPI;

    float _x = x * 0.159154943092f; //[0..2*pi] to [0..1]
 8002142:	edd7 7a01 	vldr	s15, [r7, #4]
 8002146:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80021c4 <sinApproxLut+0x8c>
 800214a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800214e:	edc7 7a05 	vstr	s15, [r7, #20]
    float findex = (_x * SIN_LUT_SIZE);
 8002152:	edd7 7a05 	vldr	s15, [r7, #20]
 8002156:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80021c8 <sinApproxLut+0x90>
 800215a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800215e:	edc7 7a04 	vstr	s15, [r7, #16]
    uint16_t index = (uint16_t)(findex);
 8002162:	edd7 7a04 	vldr	s15, [r7, #16]
 8002166:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800216a:	ee17 3a90 	vmov	r3, s15
 800216e:	81fb      	strh	r3, [r7, #14]

    float fract = findex - index;
 8002170:	89fb      	ldrh	r3, [r7, #14]
 8002172:	ee07 3a90 	vmov	s15, r3
 8002176:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800217a:	ed97 7a04 	vldr	s14, [r7, #16]
 800217e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002182:	edc7 7a02 	vstr	s15, [r7, #8]

    return (1.0f*fract)*sin_lut[index]+fract*sin_lut[index+1];
 8002186:	89fb      	ldrh	r3, [r7, #14]
 8002188:	4a10      	ldr	r2, [pc, #64]	; (80021cc <sinApproxLut+0x94>)
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	ed93 7a00 	vldr	s14, [r3]
 8002192:	edd7 7a02 	vldr	s15, [r7, #8]
 8002196:	ee27 7a27 	vmul.f32	s14, s14, s15
 800219a:	89fb      	ldrh	r3, [r7, #14]
 800219c:	3301      	adds	r3, #1
 800219e:	4a0b      	ldr	r2, [pc, #44]	; (80021cc <sinApproxLut+0x94>)
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	4413      	add	r3, r2
 80021a4:	edd3 6a00 	vldr	s13, [r3]
 80021a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80021ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021b0:	ee77 7a27 	vadd.f32	s15, s14, s15
    
    //return sin_lut[3];

}
 80021b4:	eeb0 0a67 	vmov.f32	s0, s15
 80021b8:	371c      	adds	r7, #28
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	3e22f983 	.word	0x3e22f983
 80021c8:	43000000 	.word	0x43000000
 80021cc:	200002f4 	.word	0x200002f4

080021d0 <initializeOscillator>:

#include "Oscillator.h"

Oscillator* initializeOscillator(uint32_t sampleRate, float frequency, float amplitude){
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80021dc:	edc7 0a01 	vstr	s1, [r7, #4]

    Oscillator* oscillator = malloc(sizeof(Oscillator));
 80021e0:	200c      	movs	r0, #12
 80021e2:	f003 fefd 	bl	8005fe0 <malloc>
 80021e6:	4603      	mov	r3, r0
 80021e8:	617b      	str	r3, [r7, #20]

    oscillator->freq = sampleRate/frequency; // [(1/s)/(1/s)]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	ee07 3a90 	vmov	s15, r3
 80021f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021f4:	ed97 7a02 	vldr	s14, [r7, #8]
 80021f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002200:	ee17 2a90 	vmov	r2, s15
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	601a      	str	r2, [r3, #0]
    oscillator->amp = amplitude*sampleRate;  // [s*1/s]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	ee07 3a90 	vmov	s15, r3
 800220e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002212:	edd7 7a01 	vldr	s15, [r7, #4]
 8002216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800221a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800221e:	ee17 2a90 	vmov	r2, s15
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	605a      	str	r2, [r3, #4]

    oscillator->i =0;
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	2200      	movs	r2, #0
 800222a:	609a      	str	r2, [r3, #8]

    return oscillator;
 800222c:	697b      	ldr	r3, [r7, #20]
}
 800222e:	4618      	mov	r0, r3
 8002230:	3718      	adds	r7, #24
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <oscillateAppendSample>:

uint32_t oscillateAppendSample(Oscillator* osc){
 8002238:	b5b0      	push	{r4, r5, r7, lr}
 800223a:	ed2d 8b02 	vpush	{d8}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]

    float sinuscall = M_TWOPI*osc->i/osc->freq;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	4618      	mov	r0, r3
 800224a:	f7fe f97b 	bl	8000544 <__aeabi_ui2d>
 800224e:	a326      	add	r3, pc, #152	; (adr r3, 80022e8 <oscillateAppendSample+0xb0>)
 8002250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002254:	f7fe f9f0 	bl	8000638 <__aeabi_dmul>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4614      	mov	r4, r2
 800225e:	461d      	mov	r5, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe f96d 	bl	8000544 <__aeabi_ui2d>
 800226a:	4602      	mov	r2, r0
 800226c:	460b      	mov	r3, r1
 800226e:	4620      	mov	r0, r4
 8002270:	4629      	mov	r1, r5
 8002272:	f7fe fb0b 	bl	800088c <__aeabi_ddiv>
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	4610      	mov	r0, r2
 800227c:	4619      	mov	r1, r3
 800227e:	f7fe fcb3 	bl	8000be8 <__aeabi_d2f>
 8002282:	4603      	mov	r3, r0
 8002284:	60fb      	str	r3, [r7, #12]
    float output = osc->amp/2*(1.0f-(float)sinApproxLut(sinuscall)); //delen omdat het tussen de max waarden komt te zitte
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	085b      	lsrs	r3, r3, #1
 800228c:	ee07 3a90 	vmov	s15, r3
 8002290:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8002294:	ed97 0a03 	vldr	s0, [r7, #12]
 8002298:	f7ff ff4e 	bl	8002138 <sinApproxLut>
 800229c:	eef0 7a40 	vmov.f32	s15, s0
 80022a0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80022a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022a8:	ee68 7a27 	vmul.f32	s15, s16, s15
 80022ac:	edc7 7a02 	vstr	s15, [r7, #8]
    osc->i++;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	1c5a      	adds	r2, r3, #1
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	609a      	str	r2, [r3, #8]
    // = (osc->i+1) % osc->freq;
    if(osc->i >= osc->freq){
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689a      	ldr	r2, [r3, #8]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d302      	bcc.n	80022cc <oscillateAppendSample+0x94>
    	osc->i = 0;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
    }

    return output;
 80022cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80022d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022d4:	ee17 3a90 	vmov	r3, s15
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3710      	adds	r7, #16
 80022dc:	46bd      	mov	sp, r7
 80022de:	ecbd 8b02 	vpop	{d8}
 80022e2:	bdb0      	pop	{r4, r5, r7, pc}
 80022e4:	f3af 8000 	nop.w
 80022e8:	54442d18 	.word	0x54442d18
 80022ec:	401921fb 	.word	0x401921fb

080022f0 <InitIO>:
// 1, SelectingValue -> Disabled
// 2, Disabled -> SelectingFilter
// 3, SelectingFilter -> SelectingValue
uint8_t switchedStateFlag;

void InitIO(){
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
	LoadValueIntoShiftRegister(&shiftRegFilterSelect, 0x00);
 80022f4:	2100      	movs	r1, #0
 80022f6:	4804      	ldr	r0, [pc, #16]	; (8002308 <InitIO+0x18>)
 80022f8:	f000 fa34 	bl	8002764 <LoadValueIntoShiftRegister>
	ResetShiftRegister(&shiftRegLedbar);
 80022fc:	4803      	ldr	r0, [pc, #12]	; (800230c <InitIO+0x1c>)
 80022fe:	f000 fa25 	bl	800274c <ResetShiftRegister>
}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	20000008 	.word	0x20000008
 800230c:	20000020 	.word	0x20000020

08002310 <HandleSelectingFilter>:

void HandleSelectingFilter(){
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0

	selectedFilter = (uint16_t)(rotaryEncoder.currentPos/4) % AMOUNT_OF_FILTERS;
 8002314:	4b0d      	ldr	r3, [pc, #52]	; (800234c <HandleSelectingFilter+0x3c>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	089b      	lsrs	r3, r3, #2
 800231a:	b2da      	uxtb	r2, r3
 800231c:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <HandleSelectingFilter+0x40>)
 800231e:	fba3 1302 	umull	r1, r3, r3, r2
 8002322:	0899      	lsrs	r1, r3, #2
 8002324:	460b      	mov	r3, r1
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	440b      	add	r3, r1
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	b2da      	uxtb	r2, r3
 800232e:	4b09      	ldr	r3, [pc, #36]	; (8002354 <HandleSelectingFilter+0x44>)
 8002330:	701a      	strb	r2, [r3, #0]
	LoadValueIntoShiftRegister(&shiftRegFilterSelect, 1 << selectedFilter);
 8002332:	4b08      	ldr	r3, [pc, #32]	; (8002354 <HandleSelectingFilter+0x44>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	461a      	mov	r2, r3
 8002338:	2301      	movs	r3, #1
 800233a:	4093      	lsls	r3, r2
 800233c:	b2db      	uxtb	r3, r3
 800233e:	4619      	mov	r1, r3
 8002340:	4805      	ldr	r0, [pc, #20]	; (8002358 <HandleSelectingFilter+0x48>)
 8002342:	f000 fa0f 	bl	8002764 <LoadValueIntoShiftRegister>

}
 8002346:	bf00      	nop
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	20000038 	.word	0x20000038
 8002350:	cccccccd 	.word	0xcccccccd
 8002354:	200004f5 	.word	0x200004f5
 8002358:	20000008 	.word	0x20000008

0800235c <HandleSelectingValue>:

void HandleSelectingValue(){
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0

	uint8_t led_bar = (rotaryEncoder.currentPos/4);
 8002362:	4b15      	ldr	r3, [pc, #84]	; (80023b8 <HandleSelectingValue+0x5c>)
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	089b      	lsrs	r3, r3, #2
 8002368:	71fb      	strb	r3, [r7, #7]
	uint8_t ledbar_array = (1 << led_bar) - 1;
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	2201      	movs	r2, #1
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	b2db      	uxtb	r3, r3
 8002374:	3b01      	subs	r3, #1
 8002376:	71bb      	strb	r3, [r7, #6]

	changeFilterLevel(getFilters()->filterInstances[selectedFilter], (float)led_bar/(8-1));
 8002378:	f7fe ff4a 	bl	8001210 <getFilters>
 800237c:	4602      	mov	r2, r0
 800237e:	4b0f      	ldr	r3, [pc, #60]	; (80023bc <HandleSelectingValue+0x60>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	3302      	adds	r3, #2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	79fa      	ldrb	r2, [r7, #7]
 800238c:	ee07 2a90 	vmov	s15, r2
 8002390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002394:	eef1 6a0c 	vmov.f32	s13, #28	; 0x40e00000  7.0
 8002398:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800239c:	eeb0 0a47 	vmov.f32	s0, s14
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff fb54 	bl	8001a4e <changeFilterLevel>

	LoadValueIntoShiftRegister(&shiftRegLedbar, ledbar_array);
 80023a6:	79bb      	ldrb	r3, [r7, #6]
 80023a8:	4619      	mov	r1, r3
 80023aa:	4805      	ldr	r0, [pc, #20]	; (80023c0 <HandleSelectingValue+0x64>)
 80023ac:	f000 f9da 	bl	8002764 <LoadValueIntoShiftRegister>

}
 80023b0:	bf00      	nop
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	20000038 	.word	0x20000038
 80023bc:	200004f5 	.word	0x200004f5
 80023c0:	20000020 	.word	0x20000020

080023c4 <ButtonInterrupt>:

void ButtonInterrupt(){
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0

	IOState = (IOState + 1)%3;
 80023c8:	4b0e      	ldr	r3, [pc, #56]	; (8002404 <ButtonInterrupt+0x40>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	1c5a      	adds	r2, r3, #1
 80023ce:	4b0e      	ldr	r3, [pc, #56]	; (8002408 <ButtonInterrupt+0x44>)
 80023d0:	fb83 3102 	smull	r3, r1, r3, r2
 80023d4:	17d3      	asrs	r3, r2, #31
 80023d6:	1ac9      	subs	r1, r1, r3
 80023d8:	460b      	mov	r3, r1
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	440b      	add	r3, r1
 80023de:	1ad1      	subs	r1, r2, r3
 80023e0:	b2ca      	uxtb	r2, r1
 80023e2:	4b08      	ldr	r3, [pc, #32]	; (8002404 <ButtonInterrupt+0x40>)
 80023e4:	701a      	strb	r2, [r3, #0]

	rotaryEncoder.currentPos = 0;
 80023e6:	4b09      	ldr	r3, [pc, #36]	; (800240c <ButtonInterrupt+0x48>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	701a      	strb	r2, [r3, #0]

	switchedStateFlag = IOState + 1;
 80023ec:	4b05      	ldr	r3, [pc, #20]	; (8002404 <ButtonInterrupt+0x40>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	3301      	adds	r3, #1
 80023f2:	b2da      	uxtb	r2, r3
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <ButtonInterrupt+0x4c>)
 80023f6:	701a      	strb	r2, [r3, #0]


}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	200004f4 	.word	0x200004f4
 8002408:	55555556 	.word	0x55555556
 800240c:	20000038 	.word	0x20000038
 8002410:	200004f6 	.word	0x200004f6

08002414 <RotaryEncoderInterrupt>:

void RotaryEncoderInterrupt(){
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
	rot_intrupt(&rotaryEncoder);
 8002418:	4802      	ldr	r0, [pc, #8]	; (8002424 <RotaryEncoderInterrupt+0x10>)
 800241a:	f000 f909 	bl	8002630 <rot_intrupt>
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	20000038 	.word	0x20000038

08002428 <IOUpdate>:

uint8_t newSelectedFilters = 0b00000000;
void IOUpdate(){
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0


	uint8_t buttonPressed = HAL_GPIO_ReadPin(ToggleInput1_GPIO_Port, ToggleInput1_Pin);
 800242e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002432:	485d      	ldr	r0, [pc, #372]	; (80025a8 <IOUpdate+0x180>)
 8002434:	f001 fdc2 	bl	8003fbc <HAL_GPIO_ReadPin>
 8002438:	4603      	mov	r3, r0
 800243a:	71fb      	strb	r3, [r7, #7]
	if( !buttonPressed) newSelectedFilters |= (1 << 0);  else newSelectedFilters &= ~(1 << 0); // inverted because toggle is upside down
 800243c:	79fb      	ldrb	r3, [r7, #7]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d107      	bne.n	8002452 <IOUpdate+0x2a>
 8002442:	4b5a      	ldr	r3, [pc, #360]	; (80025ac <IOUpdate+0x184>)
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	f043 0301 	orr.w	r3, r3, #1
 800244a:	b2da      	uxtb	r2, r3
 800244c:	4b57      	ldr	r3, [pc, #348]	; (80025ac <IOUpdate+0x184>)
 800244e:	701a      	strb	r2, [r3, #0]
 8002450:	e006      	b.n	8002460 <IOUpdate+0x38>
 8002452:	4b56      	ldr	r3, [pc, #344]	; (80025ac <IOUpdate+0x184>)
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	f023 0301 	bic.w	r3, r3, #1
 800245a:	b2da      	uxtb	r2, r3
 800245c:	4b53      	ldr	r3, [pc, #332]	; (80025ac <IOUpdate+0x184>)
 800245e:	701a      	strb	r2, [r3, #0]
	buttonPressed = HAL_GPIO_ReadPin(ToggleInput2_GPIO_Port, ToggleInput2_Pin);
 8002460:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002464:	4850      	ldr	r0, [pc, #320]	; (80025a8 <IOUpdate+0x180>)
 8002466:	f001 fda9 	bl	8003fbc <HAL_GPIO_ReadPin>
 800246a:	4603      	mov	r3, r0
 800246c:	71fb      	strb	r3, [r7, #7]
	if( buttonPressed) newSelectedFilters |= (1 << 1);  else newSelectedFilters &= ~(1 << 1);
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d007      	beq.n	8002484 <IOUpdate+0x5c>
 8002474:	4b4d      	ldr	r3, [pc, #308]	; (80025ac <IOUpdate+0x184>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	f043 0302 	orr.w	r3, r3, #2
 800247c:	b2da      	uxtb	r2, r3
 800247e:	4b4b      	ldr	r3, [pc, #300]	; (80025ac <IOUpdate+0x184>)
 8002480:	701a      	strb	r2, [r3, #0]
 8002482:	e006      	b.n	8002492 <IOUpdate+0x6a>
 8002484:	4b49      	ldr	r3, [pc, #292]	; (80025ac <IOUpdate+0x184>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	f023 0302 	bic.w	r3, r3, #2
 800248c:	b2da      	uxtb	r2, r3
 800248e:	4b47      	ldr	r3, [pc, #284]	; (80025ac <IOUpdate+0x184>)
 8002490:	701a      	strb	r2, [r3, #0]
	buttonPressed = HAL_GPIO_ReadPin(ToggleInput3_GPIO_Port, ToggleInput3_Pin);
 8002492:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002496:	4844      	ldr	r0, [pc, #272]	; (80025a8 <IOUpdate+0x180>)
 8002498:	f001 fd90 	bl	8003fbc <HAL_GPIO_ReadPin>
 800249c:	4603      	mov	r3, r0
 800249e:	71fb      	strb	r3, [r7, #7]
	if( buttonPressed) newSelectedFilters |= (1 << 2);  else newSelectedFilters &= ~(1 << 2);
 80024a0:	79fb      	ldrb	r3, [r7, #7]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d007      	beq.n	80024b6 <IOUpdate+0x8e>
 80024a6:	4b41      	ldr	r3, [pc, #260]	; (80025ac <IOUpdate+0x184>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	f043 0304 	orr.w	r3, r3, #4
 80024ae:	b2da      	uxtb	r2, r3
 80024b0:	4b3e      	ldr	r3, [pc, #248]	; (80025ac <IOUpdate+0x184>)
 80024b2:	701a      	strb	r2, [r3, #0]
 80024b4:	e006      	b.n	80024c4 <IOUpdate+0x9c>
 80024b6:	4b3d      	ldr	r3, [pc, #244]	; (80025ac <IOUpdate+0x184>)
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	f023 0304 	bic.w	r3, r3, #4
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	4b3a      	ldr	r3, [pc, #232]	; (80025ac <IOUpdate+0x184>)
 80024c2:	701a      	strb	r2, [r3, #0]
	buttonPressed = HAL_GPIO_ReadPin(ToggleInput4_GPIO_Port, ToggleInput4_Pin);
 80024c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024c8:	4837      	ldr	r0, [pc, #220]	; (80025a8 <IOUpdate+0x180>)
 80024ca:	f001 fd77 	bl	8003fbc <HAL_GPIO_ReadPin>
 80024ce:	4603      	mov	r3, r0
 80024d0:	71fb      	strb	r3, [r7, #7]
	if(!buttonPressed) newSelectedFilters |= (1 << 3);  else newSelectedFilters &= ~(1 << 3); // inverted because toggle is upside down
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d107      	bne.n	80024e8 <IOUpdate+0xc0>
 80024d8:	4b34      	ldr	r3, [pc, #208]	; (80025ac <IOUpdate+0x184>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	f043 0308 	orr.w	r3, r3, #8
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	4b32      	ldr	r3, [pc, #200]	; (80025ac <IOUpdate+0x184>)
 80024e4:	701a      	strb	r2, [r3, #0]
 80024e6:	e006      	b.n	80024f6 <IOUpdate+0xce>
 80024e8:	4b30      	ldr	r3, [pc, #192]	; (80025ac <IOUpdate+0x184>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	f023 0308 	bic.w	r3, r3, #8
 80024f0:	b2da      	uxtb	r2, r3
 80024f2:	4b2e      	ldr	r3, [pc, #184]	; (80025ac <IOUpdate+0x184>)
 80024f4:	701a      	strb	r2, [r3, #0]
	buttonPressed = HAL_GPIO_ReadPin(ToggleInput5_GPIO_Port, ToggleInput5_Pin);
 80024f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024fa:	482d      	ldr	r0, [pc, #180]	; (80025b0 <IOUpdate+0x188>)
 80024fc:	f001 fd5e 	bl	8003fbc <HAL_GPIO_ReadPin>
 8002500:	4603      	mov	r3, r0
 8002502:	71fb      	strb	r3, [r7, #7]
	if( buttonPressed) newSelectedFilters |= (1 << 4);  else newSelectedFilters &= ~(1 << 4);
 8002504:	79fb      	ldrb	r3, [r7, #7]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d007      	beq.n	800251a <IOUpdate+0xf2>
 800250a:	4b28      	ldr	r3, [pc, #160]	; (80025ac <IOUpdate+0x184>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	f043 0310 	orr.w	r3, r3, #16
 8002512:	b2da      	uxtb	r2, r3
 8002514:	4b25      	ldr	r3, [pc, #148]	; (80025ac <IOUpdate+0x184>)
 8002516:	701a      	strb	r2, [r3, #0]
 8002518:	e006      	b.n	8002528 <IOUpdate+0x100>
 800251a:	4b24      	ldr	r3, [pc, #144]	; (80025ac <IOUpdate+0x184>)
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	f023 0310 	bic.w	r3, r3, #16
 8002522:	b2da      	uxtb	r2, r3
 8002524:	4b21      	ldr	r3, [pc, #132]	; (80025ac <IOUpdate+0x184>)
 8002526:	701a      	strb	r2, [r3, #0]
	SetFilterState(6, buttonPressed);
	uint8_t buttonPressed = HAL_GPIO_ReadPin(ToggleInput8_GPIO_Port, ToggleInput8_Pin);
	SetFilterState(7, buttonPressed);
	 */

	if(newSelectedFilters != GetEnabledFilters()){
 8002528:	f7fe fe66 	bl	80011f8 <GetEnabledFilters>
 800252c:	4603      	mov	r3, r0
 800252e:	461a      	mov	r2, r3
 8002530:	4b1e      	ldr	r3, [pc, #120]	; (80025ac <IOUpdate+0x184>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	429a      	cmp	r2, r3
 8002536:	d001      	beq.n	800253c <IOUpdate+0x114>
		UpdateLedsActiveFilters();
 8002538:	f000 f846 	bl	80025c8 <UpdateLedsActiveFilters>
	}

	//Handling Transistions
	if(switchedStateFlag > 0){
 800253c:	4b1d      	ldr	r3, [pc, #116]	; (80025b4 <IOUpdate+0x18c>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d01b      	beq.n	800257c <IOUpdate+0x154>

		switch(switchedStateFlag){
 8002544:	4b1b      	ldr	r3, [pc, #108]	; (80025b4 <IOUpdate+0x18c>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b03      	cmp	r3, #3
 800254a:	d010      	beq.n	800256e <IOUpdate+0x146>
 800254c:	2b03      	cmp	r3, #3
 800254e:	dc12      	bgt.n	8002576 <IOUpdate+0x14e>
 8002550:	2b01      	cmp	r3, #1
 8002552:	d001      	beq.n	8002558 <IOUpdate+0x130>
 8002554:	2b02      	cmp	r3, #2
				LoadValueIntoShiftRegister(&shiftRegFilterSelect, GetEnabledFilters());
				ResetShiftRegister(&shiftRegLedbar);
				break;
			case 2:
				// Nothing needs to be reset
				break;
 8002556:	e00e      	b.n	8002576 <IOUpdate+0x14e>
				LoadValueIntoShiftRegister(&shiftRegFilterSelect, GetEnabledFilters());
 8002558:	f7fe fe4e 	bl	80011f8 <GetEnabledFilters>
 800255c:	4603      	mov	r3, r0
 800255e:	4619      	mov	r1, r3
 8002560:	4815      	ldr	r0, [pc, #84]	; (80025b8 <IOUpdate+0x190>)
 8002562:	f000 f8ff 	bl	8002764 <LoadValueIntoShiftRegister>
				ResetShiftRegister(&shiftRegLedbar);
 8002566:	4815      	ldr	r0, [pc, #84]	; (80025bc <IOUpdate+0x194>)
 8002568:	f000 f8f0 	bl	800274c <ResetShiftRegister>
				break;
 800256c:	e003      	b.n	8002576 <IOUpdate+0x14e>
			case 3:
				// Nothing needs to be reset
				rotaryEncoder.currentPos = 4; // At least one led on, at start
 800256e:	4b14      	ldr	r3, [pc, #80]	; (80025c0 <IOUpdate+0x198>)
 8002570:	2204      	movs	r2, #4
 8002572:	701a      	strb	r2, [r3, #0]
				break;
 8002574:	bf00      	nop
		}

		switchedStateFlag = 0;
 8002576:	4b0f      	ldr	r3, [pc, #60]	; (80025b4 <IOUpdate+0x18c>)
 8002578:	2200      	movs	r2, #0
 800257a:	701a      	strb	r2, [r3, #0]

	}

	//Handling states
	switch (IOState) {
 800257c:	4b11      	ldr	r3, [pc, #68]	; (80025c4 <IOUpdate+0x19c>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	2b02      	cmp	r3, #2
 8002582:	d009      	beq.n	8002598 <IOUpdate+0x170>
 8002584:	2b02      	cmp	r3, #2
 8002586:	dc0b      	bgt.n	80025a0 <IOUpdate+0x178>
 8002588:	2b00      	cmp	r3, #0
 800258a:	d008      	beq.n	800259e <IOUpdate+0x176>
 800258c:	2b01      	cmp	r3, #1
 800258e:	d000      	beq.n	8002592 <IOUpdate+0x16a>
	    case SelectingValue:
	    	HandleSelectingValue();
	    	break;
	  }

}
 8002590:	e006      	b.n	80025a0 <IOUpdate+0x178>
	    	HandleSelectingFilter();
 8002592:	f7ff febd 	bl	8002310 <HandleSelectingFilter>
	    	break;
 8002596:	e003      	b.n	80025a0 <IOUpdate+0x178>
	    	HandleSelectingValue();
 8002598:	f7ff fee0 	bl	800235c <HandleSelectingValue>
	    	break;
 800259c:	e000      	b.n	80025a0 <IOUpdate+0x178>
	    	break;
 800259e:	bf00      	nop
}
 80025a0:	bf00      	nop
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	40020000 	.word	0x40020000
 80025ac:	200004f7 	.word	0x200004f7
 80025b0:	40020800 	.word	0x40020800
 80025b4:	200004f6 	.word	0x200004f6
 80025b8:	20000008 	.word	0x20000008
 80025bc:	20000020 	.word	0x20000020
 80025c0:	20000038 	.word	0x20000038
 80025c4:	200004f4 	.word	0x200004f4

080025c8 <UpdateLedsActiveFilters>:

void UpdateLedsActiveFilters(){
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0

	SetFilterStates(newSelectedFilters);
 80025cc:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <UpdateLedsActiveFilters+0x20>)
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fe fdff 	bl	80011d4 <SetFilterStates>
	LoadValueIntoShiftRegister(&shiftRegFilterSelect, GetEnabledFilters());
 80025d6:	f7fe fe0f 	bl	80011f8 <GetEnabledFilters>
 80025da:	4603      	mov	r3, r0
 80025dc:	4619      	mov	r1, r3
 80025de:	4803      	ldr	r0, [pc, #12]	; (80025ec <UpdateLedsActiveFilters+0x24>)
 80025e0:	f000 f8c0 	bl	8002764 <LoadValueIntoShiftRegister>

}
 80025e4:	bf00      	nop
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	200004f7 	.word	0x200004f7
 80025ec:	20000008 	.word	0x20000008

080025f0 <rot_get_state>:

uint8_t rot_old_state =0;
uint8_t rot_new_state=0;


uint8_t rot_get_state(RotaryEncoder_t* rotEncoder) {
 80025f0:	b590      	push	{r4, r7, lr}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	return (uint8_t)( (HAL_GPIO_ReadPin(rotEncoder->portB, rotEncoder->pinB) << 1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	68da      	ldr	r2, [r3, #12]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	8a1b      	ldrh	r3, [r3, #16]
 8002600:	4619      	mov	r1, r3
 8002602:	4610      	mov	r0, r2
 8002604:	f001 fcda 	bl	8003fbc <HAL_GPIO_ReadPin>
 8002608:	4603      	mov	r3, r0
 800260a:	005b      	lsls	r3, r3, #1
                	| (HAL_GPIO_ReadPin(rotEncoder->portA, rotEncoder->pinA)) );
 800260c:	b25c      	sxtb	r4, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	891b      	ldrh	r3, [r3, #8]
 8002616:	4619      	mov	r1, r3
 8002618:	4610      	mov	r0, r2
 800261a:	f001 fccf 	bl	8003fbc <HAL_GPIO_ReadPin>
 800261e:	4603      	mov	r3, r0
 8002620:	b25b      	sxtb	r3, r3
 8002622:	4323      	orrs	r3, r4
 8002624:	b25b      	sxtb	r3, r3
	return (uint8_t)( (HAL_GPIO_ReadPin(rotEncoder->portB, rotEncoder->pinB) << 1)
 8002626:	b2db      	uxtb	r3, r3
}
 8002628:	4618      	mov	r0, r3
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	bd90      	pop	{r4, r7, pc}

08002630 <rot_intrupt>:

void rot_intrupt(RotaryEncoder_t* rotEncoder){
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]

	  rot_new_state = rot_get_state(rotEncoder);
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7ff ffd9 	bl	80025f0 <rot_get_state>
 800263e:	4603      	mov	r3, r0
 8002640:	461a      	mov	r2, r3
 8002642:	4b40      	ldr	r3, [pc, #256]	; (8002744 <rot_intrupt+0x114>)
 8002644:	701a      	strb	r2, [r3, #0]
	  		// Check transition
	  if (rot_old_state == 3 && rot_new_state == 2) {        // 3 -> 2 transition
 8002646:	4b40      	ldr	r3, [pc, #256]	; (8002748 <rot_intrupt+0x118>)
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	2b03      	cmp	r3, #3
 800264c:	d10a      	bne.n	8002664 <rot_intrupt+0x34>
 800264e:	4b3d      	ldr	r3, [pc, #244]	; (8002744 <rot_intrupt+0x114>)
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	2b02      	cmp	r3, #2
 8002654:	d106      	bne.n	8002664 <rot_intrupt+0x34>
		  rotEncoder->currentPos++;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	3301      	adds	r3, #1
 800265c:	b2da      	uxtb	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	701a      	strb	r2, [r3, #0]
 8002662:	e067      	b.n	8002734 <rot_intrupt+0x104>
	  } else if (rot_old_state == 2 && rot_new_state == 0) { // 2 -> 0 transition
 8002664:	4b38      	ldr	r3, [pc, #224]	; (8002748 <rot_intrupt+0x118>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	2b02      	cmp	r3, #2
 800266a:	d10a      	bne.n	8002682 <rot_intrupt+0x52>
 800266c:	4b35      	ldr	r3, [pc, #212]	; (8002744 <rot_intrupt+0x114>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d106      	bne.n	8002682 <rot_intrupt+0x52>
		  rotEncoder->currentPos++;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	3301      	adds	r3, #1
 800267a:	b2da      	uxtb	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	701a      	strb	r2, [r3, #0]
 8002680:	e058      	b.n	8002734 <rot_intrupt+0x104>
	  } else if (rot_old_state == 0 && rot_new_state == 1) { // 0 -> 1 transition
 8002682:	4b31      	ldr	r3, [pc, #196]	; (8002748 <rot_intrupt+0x118>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10a      	bne.n	80026a0 <rot_intrupt+0x70>
 800268a:	4b2e      	ldr	r3, [pc, #184]	; (8002744 <rot_intrupt+0x114>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d106      	bne.n	80026a0 <rot_intrupt+0x70>
		  rotEncoder->currentPos++;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	3301      	adds	r3, #1
 8002698:	b2da      	uxtb	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	701a      	strb	r2, [r3, #0]
 800269e:	e049      	b.n	8002734 <rot_intrupt+0x104>
	  } else if (rot_old_state == 1 && rot_new_state == 3) { // 1 -> 3 transition
 80026a0:	4b29      	ldr	r3, [pc, #164]	; (8002748 <rot_intrupt+0x118>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d10a      	bne.n	80026be <rot_intrupt+0x8e>
 80026a8:	4b26      	ldr	r3, [pc, #152]	; (8002744 <rot_intrupt+0x114>)
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	2b03      	cmp	r3, #3
 80026ae:	d106      	bne.n	80026be <rot_intrupt+0x8e>
		  rotEncoder->currentPos++;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	3301      	adds	r3, #1
 80026b6:	b2da      	uxtb	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	701a      	strb	r2, [r3, #0]
 80026bc:	e03a      	b.n	8002734 <rot_intrupt+0x104>
	  } else if (rot_old_state == 3 && rot_new_state == 1) { // 3 -> 1 transition
 80026be:	4b22      	ldr	r3, [pc, #136]	; (8002748 <rot_intrupt+0x118>)
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	2b03      	cmp	r3, #3
 80026c4:	d10a      	bne.n	80026dc <rot_intrupt+0xac>
 80026c6:	4b1f      	ldr	r3, [pc, #124]	; (8002744 <rot_intrupt+0x114>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d106      	bne.n	80026dc <rot_intrupt+0xac>
		  rotEncoder->currentPos--;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	3b01      	subs	r3, #1
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	701a      	strb	r2, [r3, #0]
 80026da:	e02b      	b.n	8002734 <rot_intrupt+0x104>
	  } else if (rot_old_state == 1 && rot_new_state == 0) { // 1 -> 0 transition
 80026dc:	4b1a      	ldr	r3, [pc, #104]	; (8002748 <rot_intrupt+0x118>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d10a      	bne.n	80026fa <rot_intrupt+0xca>
 80026e4:	4b17      	ldr	r3, [pc, #92]	; (8002744 <rot_intrupt+0x114>)
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d106      	bne.n	80026fa <rot_intrupt+0xca>
		  rotEncoder->currentPos--;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	b2da      	uxtb	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	701a      	strb	r2, [r3, #0]
 80026f8:	e01c      	b.n	8002734 <rot_intrupt+0x104>
	  } else if (rot_old_state == 0 && rot_new_state == 2) { // 0 -> 2 transition
 80026fa:	4b13      	ldr	r3, [pc, #76]	; (8002748 <rot_intrupt+0x118>)
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10a      	bne.n	8002718 <rot_intrupt+0xe8>
 8002702:	4b10      	ldr	r3, [pc, #64]	; (8002744 <rot_intrupt+0x114>)
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	2b02      	cmp	r3, #2
 8002708:	d106      	bne.n	8002718 <rot_intrupt+0xe8>
		  rotEncoder->currentPos--;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	3b01      	subs	r3, #1
 8002710:	b2da      	uxtb	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	701a      	strb	r2, [r3, #0]
 8002716:	e00d      	b.n	8002734 <rot_intrupt+0x104>
	  } else if (rot_old_state == 2 && rot_new_state == 3) { // 2 -> 3 transition
 8002718:	4b0b      	ldr	r3, [pc, #44]	; (8002748 <rot_intrupt+0x118>)
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	2b02      	cmp	r3, #2
 800271e:	d109      	bne.n	8002734 <rot_intrupt+0x104>
 8002720:	4b08      	ldr	r3, [pc, #32]	; (8002744 <rot_intrupt+0x114>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	2b03      	cmp	r3, #3
 8002726:	d105      	bne.n	8002734 <rot_intrupt+0x104>
		  rotEncoder->currentPos--;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	3b01      	subs	r3, #1
 800272e:	b2da      	uxtb	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	701a      	strb	r2, [r3, #0]
	  }
	  rot_old_state = rot_new_state;
 8002734:	4b03      	ldr	r3, [pc, #12]	; (8002744 <rot_intrupt+0x114>)
 8002736:	781a      	ldrb	r2, [r3, #0]
 8002738:	4b03      	ldr	r3, [pc, #12]	; (8002748 <rot_intrupt+0x118>)
 800273a:	701a      	strb	r2, [r3, #0]
}
 800273c:	bf00      	nop
 800273e:	3708      	adds	r7, #8
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	200004f9 	.word	0x200004f9
 8002748:	200004f8 	.word	0x200004f8

0800274c <ResetShiftRegister>:
 */


#include "ShiftRegister.h"

void ResetShiftRegister(ShiftRegister_t *reg){
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
	LoadValueIntoShiftRegister(reg, 0x00);
 8002754:	2100      	movs	r1, #0
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f804 	bl	8002764 <LoadValueIntoShiftRegister>
}
 800275c:	bf00      	nop
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <LoadValueIntoShiftRegister>:

void LoadValueIntoShiftRegister(ShiftRegister_t *reg, uint8_t num){
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	460b      	mov	r3, r1
 800276e:	70fb      	strb	r3, [r7, #3]



	for (int8_t i = 0; i < 8; i++) {
 8002770:	2300      	movs	r3, #0
 8002772:	73fb      	strb	r3, [r7, #15]
 8002774:	e02c      	b.n	80027d0 <LoadValueIntoShiftRegister+0x6c>
		GPIO_PinState bit_value = ((num >> i) & 1)  ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8002776:	78fa      	ldrb	r2, [r7, #3]
 8002778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800277c:	fa42 f303 	asr.w	r3, r2, r3
 8002780:	b2db      	uxtb	r3, r3
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	73bb      	strb	r3, [r7, #14]
		HAL_GPIO_WritePin(reg->dataPort, reg->dataPin, bit_value);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6898      	ldr	r0, [r3, #8]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	899b      	ldrh	r3, [r3, #12]
 8002790:	7bba      	ldrb	r2, [r7, #14]
 8002792:	4619      	mov	r1, r3
 8002794:	f001 fc2a 	bl	8003fec <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8002798:	2001      	movs	r0, #1
 800279a:	f000 fdc5 	bl	8003328 <HAL_Delay>
		HAL_GPIO_WritePin(reg->clkPort, reg->clkPin, GPIO_PIN_SET);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6818      	ldr	r0, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	889b      	ldrh	r3, [r3, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	4619      	mov	r1, r3
 80027aa:	f001 fc1f 	bl	8003fec <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80027ae:	2001      	movs	r0, #1
 80027b0:	f000 fdba 	bl	8003328 <HAL_Delay>
		HAL_GPIO_WritePin(reg->clkPort, reg->clkPin, GPIO_PIN_RESET);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6818      	ldr	r0, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	889b      	ldrh	r3, [r3, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	4619      	mov	r1, r3
 80027c0:	f001 fc14 	bl	8003fec <HAL_GPIO_WritePin>
	for (int8_t i = 0; i < 8; i++) {
 80027c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	3301      	adds	r3, #1
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	73fb      	strb	r3, [r7, #15]
 80027d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027d4:	2b07      	cmp	r3, #7
 80027d6:	ddce      	ble.n	8002776 <LoadValueIntoShiftRegister+0x12>
	  }

	HAL_GPIO_WritePin(reg->enabledPort, reg->enabledPin, GPIO_PIN_SET);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6918      	ldr	r0, [r3, #16]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	8a9b      	ldrh	r3, [r3, #20]
 80027e0:	2201      	movs	r2, #1
 80027e2:	4619      	mov	r1, r3
 80027e4:	f001 fc02 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80027e8:	2001      	movs	r0, #1
 80027ea:	f000 fd9d 	bl	8003328 <HAL_Delay>
	HAL_GPIO_WritePin(reg->enabledPort, reg->enabledPin, GPIO_PIN_RESET);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6918      	ldr	r0, [r3, #16]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	8a9b      	ldrh	r3, [r3, #20]
 80027f6:	2200      	movs	r2, #0
 80027f8:	4619      	mov	r1, r3
 80027fa:	f001 fbf7 	bl	8003fec <HAL_GPIO_WritePin>
}
 80027fe:	bf00      	nop
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
	...

08002808 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800280c:	f000 fd2f 	bl	800326e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002810:	f000 f826 	bl	8002860 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002814:	f000 f892 	bl	800293c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002818:	f000 f97a 	bl	8002b10 <MX_GPIO_Init>
  MX_DMA_Init();
 800281c:	f000 f946 	bl	8002aac <MX_DMA_Init>
  MX_I2C1_Init();
 8002820:	f000 f8ae 	bl	8002980 <MX_I2C1_Init>
  MX_I2S1_Init();
 8002824:	f000 f8ec 	bl	8002a00 <MX_I2S1_Init>
  MX_I2S2_Init();
 8002828:	f000 f916 	bl	8002a58 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */

  initSin();
 800282c:	f7ff fc40 	bl	80020b0 <initSin>

  InitIO();
 8002830:	f7ff fd5e 	bl	80022f0 <InitIO>
  CodecInit(&hi2c1);
 8002834:	4807      	ldr	r0, [pc, #28]	; (8002854 <main+0x4c>)
 8002836:	f7fe fba5 	bl	8000f84 <CodecInit>

  InitDSP(44000, &hi2s1, &hi2s2); //44117 is in IOC file
 800283a:	4a07      	ldr	r2, [pc, #28]	; (8002858 <main+0x50>)
 800283c:	4907      	ldr	r1, [pc, #28]	; (800285c <main+0x54>)
 800283e:	f64a 30e0 	movw	r0, #44000	; 0xabe0
 8002842:	f7fe fc67 	bl	8001114 <InitDSP>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	IOUpdate();
 8002846:	f7ff fdef 	bl	8002428 <IOUpdate>
	DSPUpdate(&hi2s1);
 800284a:	4804      	ldr	r0, [pc, #16]	; (800285c <main+0x54>)
 800284c:	f7fe fc82 	bl	8001154 <DSPUpdate>
	IOUpdate();
 8002850:	e7f9      	b.n	8002846 <main+0x3e>
 8002852:	bf00      	nop
 8002854:	200004fc 	.word	0x200004fc
 8002858:	20000590 	.word	0x20000590
 800285c:	20000550 	.word	0x20000550

08002860 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b094      	sub	sp, #80	; 0x50
 8002864:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002866:	f107 0320 	add.w	r3, r7, #32
 800286a:	2230      	movs	r2, #48	; 0x30
 800286c:	2100      	movs	r1, #0
 800286e:	4618      	mov	r0, r3
 8002870:	f003 fdad 	bl	80063ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002874:	f107 030c 	add.w	r3, r7, #12
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002884:	4b2b      	ldr	r3, [pc, #172]	; (8002934 <SystemClock_Config+0xd4>)
 8002886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002888:	4a2a      	ldr	r2, [pc, #168]	; (8002934 <SystemClock_Config+0xd4>)
 800288a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800288e:	6413      	str	r3, [r2, #64]	; 0x40
 8002890:	4b28      	ldr	r3, [pc, #160]	; (8002934 <SystemClock_Config+0xd4>)
 8002892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002898:	60bb      	str	r3, [r7, #8]
 800289a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800289c:	4b26      	ldr	r3, [pc, #152]	; (8002938 <SystemClock_Config+0xd8>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a25      	ldr	r2, [pc, #148]	; (8002938 <SystemClock_Config+0xd8>)
 80028a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028a6:	6013      	str	r3, [r2, #0]
 80028a8:	4b23      	ldr	r3, [pc, #140]	; (8002938 <SystemClock_Config+0xd8>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80028b0:	607b      	str	r3, [r7, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80028b4:	2301      	movs	r3, #1
 80028b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80028b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028be:	2302      	movs	r3, #2
 80028c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80028c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80028c8:	2319      	movs	r3, #25
 80028ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 80028cc:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80028d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028d2:	2302      	movs	r3, #2
 80028d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80028d6:	2302      	movs	r3, #2
 80028d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028da:	f107 0320 	add.w	r3, r7, #32
 80028de:	4618      	mov	r0, r3
 80028e0:	f002 fbc0 	bl	8005064 <HAL_RCC_OscConfig>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80028ea:	f000 f9cf 	bl	8002c8c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80028ee:	f002 fb69 	bl	8004fc4 <HAL_PWREx_EnableOverDrive>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80028f8:	f000 f9c8 	bl	8002c8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028fc:	230f      	movs	r3, #15
 80028fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002900:	2302      	movs	r3, #2
 8002902:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002904:	2300      	movs	r3, #0
 8002906:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002908:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800290c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800290e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002912:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002914:	f107 030c 	add.w	r3, r7, #12
 8002918:	2107      	movs	r1, #7
 800291a:	4618      	mov	r0, r3
 800291c:	f002 fe46 	bl	80055ac <HAL_RCC_ClockConfig>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8002926:	f000 f9b1 	bl	8002c8c <Error_Handler>
  }
}
 800292a:	bf00      	nop
 800292c:	3750      	adds	r7, #80	; 0x50
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	40023800 	.word	0x40023800
 8002938:	40007000 	.word	0x40007000

0800293c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b0a0      	sub	sp, #128	; 0x80
 8002940:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002942:	463b      	mov	r3, r7
 8002944:	2280      	movs	r2, #128	; 0x80
 8002946:	2100      	movs	r1, #0
 8002948:	4618      	mov	r0, r3
 800294a:	f003 fd40 	bl	80063ce <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800294e:	2301      	movs	r3, #1
 8002950:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8002952:	23c0      	movs	r3, #192	; 0xc0
 8002954:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002956:	2302      	movs	r3, #2
 8002958:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 800295a:	2302      	movs	r3, #2
 800295c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2SDivQ = 1;
 800295e:	2301      	movs	r3, #1
 8002960:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.I2sClockSelection = RCC_I2SCLKSOURCE_PLLI2S;
 8002962:	2300      	movs	r3, #0
 8002964:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002966:	463b      	mov	r3, r7
 8002968:	4618      	mov	r0, r3
 800296a:	f002 ffd1 	bl	8005910 <HAL_RCCEx_PeriphCLKConfig>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <PeriphCommonClock_Config+0x3c>
  {
    Error_Handler();
 8002974:	f000 f98a 	bl	8002c8c <Error_Handler>
  }
}
 8002978:	bf00      	nop
 800297a:	3780      	adds	r7, #128	; 0x80
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002984:	4b1b      	ldr	r3, [pc, #108]	; (80029f4 <MX_I2C1_Init+0x74>)
 8002986:	4a1c      	ldr	r2, [pc, #112]	; (80029f8 <MX_I2C1_Init+0x78>)
 8002988:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 800298a:	4b1a      	ldr	r3, [pc, #104]	; (80029f4 <MX_I2C1_Init+0x74>)
 800298c:	4a1b      	ldr	r2, [pc, #108]	; (80029fc <MX_I2C1_Init+0x7c>)
 800298e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002990:	4b18      	ldr	r3, [pc, #96]	; (80029f4 <MX_I2C1_Init+0x74>)
 8002992:	2200      	movs	r2, #0
 8002994:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002996:	4b17      	ldr	r3, [pc, #92]	; (80029f4 <MX_I2C1_Init+0x74>)
 8002998:	2201      	movs	r2, #1
 800299a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800299c:	4b15      	ldr	r3, [pc, #84]	; (80029f4 <MX_I2C1_Init+0x74>)
 800299e:	2200      	movs	r2, #0
 80029a0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80029a2:	4b14      	ldr	r3, [pc, #80]	; (80029f4 <MX_I2C1_Init+0x74>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80029a8:	4b12      	ldr	r3, [pc, #72]	; (80029f4 <MX_I2C1_Init+0x74>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029ae:	4b11      	ldr	r3, [pc, #68]	; (80029f4 <MX_I2C1_Init+0x74>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029b4:	4b0f      	ldr	r3, [pc, #60]	; (80029f4 <MX_I2C1_Init+0x74>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80029ba:	480e      	ldr	r0, [pc, #56]	; (80029f4 <MX_I2C1_Init+0x74>)
 80029bc:	f001 fb48 	bl	8004050 <HAL_I2C_Init>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80029c6:	f000 f961 	bl	8002c8c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80029ca:	2100      	movs	r1, #0
 80029cc:	4809      	ldr	r0, [pc, #36]	; (80029f4 <MX_I2C1_Init+0x74>)
 80029ce:	f001 ff29 	bl	8004824 <HAL_I2CEx_ConfigAnalogFilter>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80029d8:	f000 f958 	bl	8002c8c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80029dc:	2100      	movs	r1, #0
 80029de:	4805      	ldr	r0, [pc, #20]	; (80029f4 <MX_I2C1_Init+0x74>)
 80029e0:	f001 ff6b 	bl	80048ba <HAL_I2CEx_ConfigDigitalFilter>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80029ea:	f000 f94f 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80029ee:	bf00      	nop
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	200004fc 	.word	0x200004fc
 80029f8:	40005400 	.word	0x40005400
 80029fc:	20404768 	.word	0x20404768

08002a00 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8002a04:	4b12      	ldr	r3, [pc, #72]	; (8002a50 <MX_I2S1_Init+0x50>)
 8002a06:	4a13      	ldr	r2, [pc, #76]	; (8002a54 <MX_I2S1_Init+0x54>)
 8002a08:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8002a0a:	4b11      	ldr	r3, [pc, #68]	; (8002a50 <MX_I2S1_Init+0x50>)
 8002a0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a10:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8002a12:	4b0f      	ldr	r3, [pc, #60]	; (8002a50 <MX_I2S1_Init+0x50>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002a18:	4b0d      	ldr	r3, [pc, #52]	; (8002a50 <MX_I2S1_Init+0x50>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8002a1e:	4b0c      	ldr	r3, [pc, #48]	; (8002a50 <MX_I2S1_Init+0x50>)
 8002a20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a24:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8002a26:	4b0a      	ldr	r3, [pc, #40]	; (8002a50 <MX_I2S1_Init+0x50>)
 8002a28:	f64a 4244 	movw	r2, #44100	; 0xac44
 8002a2c:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8002a2e:	4b08      	ldr	r3, [pc, #32]	; (8002a50 <MX_I2S1_Init+0x50>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	619a      	str	r2, [r3, #24]
  hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 8002a34:	4b06      	ldr	r3, [pc, #24]	; (8002a50 <MX_I2S1_Init+0x50>)
 8002a36:	2202      	movs	r2, #2
 8002a38:	61da      	str	r2, [r3, #28]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8002a3a:	4805      	ldr	r0, [pc, #20]	; (8002a50 <MX_I2S1_Init+0x50>)
 8002a3c:	f001 ff8a 	bl	8004954 <HAL_I2S_Init>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <MX_I2S1_Init+0x4a>
  {
    Error_Handler();
 8002a46:	f000 f921 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000550 	.word	0x20000550
 8002a54:	40013000 	.word	0x40013000

08002a58 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8002a5c:	4b11      	ldr	r3, [pc, #68]	; (8002aa4 <MX_I2S2_Init+0x4c>)
 8002a5e:	4a12      	ldr	r2, [pc, #72]	; (8002aa8 <MX_I2S2_Init+0x50>)
 8002a60:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_SLAVE_RX;
 8002a62:	4b10      	ldr	r3, [pc, #64]	; (8002aa4 <MX_I2S2_Init+0x4c>)
 8002a64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a68:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8002a6a:	4b0e      	ldr	r3, [pc, #56]	; (8002aa4 <MX_I2S2_Init+0x4c>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002a70:	4b0c      	ldr	r3, [pc, #48]	; (8002aa4 <MX_I2S2_Init+0x4c>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8002a76:	4b0b      	ldr	r3, [pc, #44]	; (8002aa4 <MX_I2S2_Init+0x4c>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8002a7c:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <MX_I2S2_Init+0x4c>)
 8002a7e:	f64a 4244 	movw	r2, #44100	; 0xac44
 8002a82:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8002a84:	4b07      	ldr	r3, [pc, #28]	; (8002aa4 <MX_I2S2_Init+0x4c>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8002a8a:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <MX_I2S2_Init+0x4c>)
 8002a8c:	2202      	movs	r2, #2
 8002a8e:	61da      	str	r2, [r3, #28]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8002a90:	4804      	ldr	r0, [pc, #16]	; (8002aa4 <MX_I2S2_Init+0x4c>)
 8002a92:	f001 ff5f 	bl	8004954 <HAL_I2S_Init>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <MX_I2S2_Init+0x48>
  {
    Error_Handler();
 8002a9c:	f000 f8f6 	bl	8002c8c <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8002aa0:	bf00      	nop
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	20000590 	.word	0x20000590
 8002aa8:	40003800 	.word	0x40003800

08002aac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ab2:	4b16      	ldr	r3, [pc, #88]	; (8002b0c <MX_DMA_Init+0x60>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab6:	4a15      	ldr	r2, [pc, #84]	; (8002b0c <MX_DMA_Init+0x60>)
 8002ab8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002abc:	6313      	str	r3, [r2, #48]	; 0x30
 8002abe:	4b13      	ldr	r3, [pc, #76]	; (8002b0c <MX_DMA_Init+0x60>)
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ac6:	607b      	str	r3, [r7, #4]
 8002ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002aca:	4b10      	ldr	r3, [pc, #64]	; (8002b0c <MX_DMA_Init+0x60>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	4a0f      	ldr	r2, [pc, #60]	; (8002b0c <MX_DMA_Init+0x60>)
 8002ad0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ad6:	4b0d      	ldr	r3, [pc, #52]	; (8002b0c <MX_DMA_Init+0x60>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ade:	603b      	str	r3, [r7, #0]
 8002ae0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	200e      	movs	r0, #14
 8002ae8:	f000 fd1d 	bl	8003526 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002aec:	200e      	movs	r0, #14
 8002aee:	f000 fd36 	bl	800355e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002af2:	2200      	movs	r2, #0
 8002af4:	2100      	movs	r1, #0
 8002af6:	203b      	movs	r0, #59	; 0x3b
 8002af8:	f000 fd15 	bl	8003526 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002afc:	203b      	movs	r0, #59	; 0x3b
 8002afe:	f000 fd2e 	bl	800355e <HAL_NVIC_EnableIRQ>

}
 8002b02:	bf00      	nop
 8002b04:	3708      	adds	r7, #8
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40023800 	.word	0x40023800

08002b10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b08a      	sub	sp, #40	; 0x28
 8002b14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b16:	f107 0314 	add.w	r3, r7, #20
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	605a      	str	r2, [r3, #4]
 8002b20:	609a      	str	r2, [r3, #8]
 8002b22:	60da      	str	r2, [r3, #12]
 8002b24:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b26:	4b43      	ldr	r3, [pc, #268]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2a:	4a42      	ldr	r2, [pc, #264]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b2c:	f043 0304 	orr.w	r3, r3, #4
 8002b30:	6313      	str	r3, [r2, #48]	; 0x30
 8002b32:	4b40      	ldr	r3, [pc, #256]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	613b      	str	r3, [r7, #16]
 8002b3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b3e:	4b3d      	ldr	r3, [pc, #244]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	4a3c      	ldr	r2, [pc, #240]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b48:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4a:	4b3a      	ldr	r3, [pc, #232]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b52:	60fb      	str	r3, [r7, #12]
 8002b54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b56:	4b37      	ldr	r3, [pc, #220]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5a:	4a36      	ldr	r2, [pc, #216]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	6313      	str	r3, [r2, #48]	; 0x30
 8002b62:	4b34      	ldr	r3, [pc, #208]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	60bb      	str	r3, [r7, #8]
 8002b6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b6e:	4b31      	ldr	r3, [pc, #196]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	4a30      	ldr	r2, [pc, #192]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b74:	f043 0302 	orr.w	r3, r3, #2
 8002b78:	6313      	str	r3, [r2, #48]	; 0x30
 8002b7a:	4b2e      	ldr	r3, [pc, #184]	; (8002c34 <MX_GPIO_Init+0x124>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	607b      	str	r3, [r7, #4]
 8002b84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ShiftRegFDat_Pin|ShiftRegFStoClk_Pin|ShiftRegFClk_Pin|ShiftRegLBarDat_Pin
 8002b86:	2200      	movs	r2, #0
 8002b88:	f24e 010d 	movw	r1, #57357	; 0xe00d
 8002b8c:	482a      	ldr	r0, [pc, #168]	; (8002c38 <MX_GPIO_Init+0x128>)
 8002b8e:	f001 fa2d 	bl	8003fec <HAL_GPIO_WritePin>
                          |ShiftRegLBarStoClk_Pin|ShiftRegLBarClk_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ShiftRegFDat_Pin ShiftRegFStoClk_Pin ShiftRegFClk_Pin ShiftRegLBarDat_Pin
                           ShiftRegLBarStoClk_Pin ShiftRegLBarClk_Pin */
  GPIO_InitStruct.Pin = ShiftRegFDat_Pin|ShiftRegFStoClk_Pin|ShiftRegFClk_Pin|ShiftRegLBarDat_Pin
 8002b92:	f24e 030d 	movw	r3, #57357	; 0xe00d
 8002b96:	617b      	str	r3, [r7, #20]
                          |ShiftRegLBarStoClk_Pin|ShiftRegLBarClk_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ba4:	f107 0314 	add.w	r3, r7, #20
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4823      	ldr	r0, [pc, #140]	; (8002c38 <MX_GPIO_Init+0x128>)
 8002bac:	f001 f86a 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : RotEncoderInA_Pin RotEncoderButton_Pin */
  GPIO_InitStruct.Pin = RotEncoderInA_Pin|RotEncoderButton_Pin;
 8002bb0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002bb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002bb6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002bba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bc0:	f107 0314 	add.w	r3, r7, #20
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	481c      	ldr	r0, [pc, #112]	; (8002c38 <MX_GPIO_Init+0x128>)
 8002bc8:	f001 f85c 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : RotEncoderInB_Pin */
  GPIO_InitStruct.Pin = RotEncoderInB_Pin;
 8002bcc:	2380      	movs	r3, #128	; 0x80
 8002bce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002bd0:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002bd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RotEncoderInB_GPIO_Port, &GPIO_InitStruct);
 8002bda:	f107 0314 	add.w	r3, r7, #20
 8002bde:	4619      	mov	r1, r3
 8002be0:	4815      	ldr	r0, [pc, #84]	; (8002c38 <MX_GPIO_Init+0x128>)
 8002be2:	f001 f84f 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : ToggleInput4_Pin ToggleInput3_Pin ToggleInput2_Pin ToggleInput1_Pin
                           ToggleInput8_Pin */
  GPIO_InitStruct.Pin = ToggleInput4_Pin|ToggleInput3_Pin|ToggleInput2_Pin|ToggleInput1_Pin
 8002be6:	f44f 431e 	mov.w	r3, #40448	; 0x9e00
 8002bea:	617b      	str	r3, [r7, #20]
                          |ToggleInput8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bec:	2300      	movs	r3, #0
 8002bee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf4:	f107 0314 	add.w	r3, r7, #20
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	4810      	ldr	r0, [pc, #64]	; (8002c3c <MX_GPIO_Init+0x12c>)
 8002bfc:	f001 f842 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : ToggleInput7_Pin ToggleInput6_Pin ToggleInput5_Pin */
  GPIO_InitStruct.Pin = ToggleInput7_Pin|ToggleInput6_Pin|ToggleInput5_Pin;
 8002c00:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c06:	2300      	movs	r3, #0
 8002c08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c0e:	f107 0314 	add.w	r3, r7, #20
 8002c12:	4619      	mov	r1, r3
 8002c14:	4808      	ldr	r0, [pc, #32]	; (8002c38 <MX_GPIO_Init+0x128>)
 8002c16:	f001 f835 	bl	8003c84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	2100      	movs	r1, #0
 8002c1e:	2017      	movs	r0, #23
 8002c20:	f000 fc81 	bl	8003526 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002c24:	2017      	movs	r0, #23
 8002c26:	f000 fc9a 	bl	800355e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c2a:	bf00      	nop
 8002c2c:	3728      	adds	r7, #40	; 0x28
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	40023800 	.word	0x40023800
 8002c38:	40020800 	.word	0x40020800
 8002c3c:	40020000 	.word	0x40020000

08002c40 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	80fb      	strh	r3, [r7, #6]

  /* Prevent unused argument(s) compilation warning */
  uint32_t currentMillis = HAL_GetTick();
 8002c4a:	f000 fb61 	bl	8003310 <HAL_GetTick>
 8002c4e:	60f8      	str	r0, [r7, #12]
  UNUSED(GPIO_Pin);


  if(GPIO_Pin == RotEncoderButton_Pin && (currentMillis - previousMillis > 100)){
 8002c50:	88fb      	ldrh	r3, [r7, #6]
 8002c52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c56:	d107      	bne.n	8002c68 <HAL_GPIO_EXTI_Callback+0x28>
 8002c58:	4b0b      	ldr	r3, [pc, #44]	; (8002c88 <HAL_GPIO_EXTI_Callback+0x48>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68fa      	ldr	r2, [r7, #12]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b64      	cmp	r3, #100	; 0x64
 8002c62:	d901      	bls.n	8002c68 <HAL_GPIO_EXTI_Callback+0x28>
	  ButtonInterrupt();
 8002c64:	f7ff fbae 	bl	80023c4 <ButtonInterrupt>
  }

  if(GPIO_Pin == RotEncoderInA_Pin || GPIO_Pin == RotEncoderInB_Pin){
 8002c68:	88fb      	ldrh	r3, [r7, #6]
 8002c6a:	2b40      	cmp	r3, #64	; 0x40
 8002c6c:	d002      	beq.n	8002c74 <HAL_GPIO_EXTI_Callback+0x34>
 8002c6e:	88fb      	ldrh	r3, [r7, #6]
 8002c70:	2b80      	cmp	r3, #128	; 0x80
 8002c72:	d101      	bne.n	8002c78 <HAL_GPIO_EXTI_Callback+0x38>
	  RotaryEncoderInterrupt();
 8002c74:	f7ff fbce 	bl	8002414 <RotaryEncoderInterrupt>
  }

  previousMillis = currentMillis;
 8002c78:	4a03      	ldr	r2, [pc, #12]	; (8002c88 <HAL_GPIO_EXTI_Callback+0x48>)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6013      	str	r3, [r2, #0]

}
 8002c7e:	bf00      	nop
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000690 	.word	0x20000690

08002c8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c90:	b672      	cpsid	i
}
 8002c92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c94:	e7fe      	b.n	8002c94 <Error_Handler+0x8>
	...

08002c98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002c9e:	4b0f      	ldr	r3, [pc, #60]	; (8002cdc <HAL_MspInit+0x44>)
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	4a0e      	ldr	r2, [pc, #56]	; (8002cdc <HAL_MspInit+0x44>)
 8002ca4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ca8:	6413      	str	r3, [r2, #64]	; 0x40
 8002caa:	4b0c      	ldr	r3, [pc, #48]	; (8002cdc <HAL_MspInit+0x44>)
 8002cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb2:	607b      	str	r3, [r7, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cb6:	4b09      	ldr	r3, [pc, #36]	; (8002cdc <HAL_MspInit+0x44>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cba:	4a08      	ldr	r2, [pc, #32]	; (8002cdc <HAL_MspInit+0x44>)
 8002cbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cc0:	6453      	str	r3, [r2, #68]	; 0x44
 8002cc2:	4b06      	ldr	r3, [pc, #24]	; (8002cdc <HAL_MspInit+0x44>)
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cca:	603b      	str	r3, [r7, #0]
 8002ccc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cce:	bf00      	nop
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	40023800 	.word	0x40023800

08002ce0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b0aa      	sub	sp, #168	; 0xa8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	605a      	str	r2, [r3, #4]
 8002cf2:	609a      	str	r2, [r3, #8]
 8002cf4:	60da      	str	r2, [r3, #12]
 8002cf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002cf8:	f107 0314 	add.w	r3, r7, #20
 8002cfc:	2280      	movs	r2, #128	; 0x80
 8002cfe:	2100      	movs	r1, #0
 8002d00:	4618      	mov	r0, r3
 8002d02:	f003 fb64 	bl	80063ce <memset>
  if(hi2c->Instance==I2C1)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a21      	ldr	r2, [pc, #132]	; (8002d90 <HAL_I2C_MspInit+0xb0>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d13b      	bne.n	8002d88 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002d10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d14:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002d16:	2300      	movs	r3, #0
 8002d18:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d1a:	f107 0314 	add.w	r3, r7, #20
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f002 fdf6 	bl	8005910 <HAL_RCCEx_PeriphCLKConfig>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002d2a:	f7ff ffaf 	bl	8002c8c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d2e:	4b19      	ldr	r3, [pc, #100]	; (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d32:	4a18      	ldr	r2, [pc, #96]	; (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d34:	f043 0302 	orr.w	r3, r3, #2
 8002d38:	6313      	str	r3, [r2, #48]	; 0x30
 8002d3a:	4b16      	ldr	r3, [pc, #88]	; (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	613b      	str	r3, [r7, #16]
 8002d44:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d46:	23c0      	movs	r3, #192	; 0xc0
 8002d48:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d4c:	2312      	movs	r3, #18
 8002d4e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d52:	2300      	movs	r3, #0
 8002d54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d5e:	2304      	movs	r3, #4
 8002d60:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d64:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002d68:	4619      	mov	r1, r3
 8002d6a:	480b      	ldr	r0, [pc, #44]	; (8002d98 <HAL_I2C_MspInit+0xb8>)
 8002d6c:	f000 ff8a 	bl	8003c84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d70:	4b08      	ldr	r3, [pc, #32]	; (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d74:	4a07      	ldr	r2, [pc, #28]	; (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d7a:	6413      	str	r3, [r2, #64]	; 0x40
 8002d7c:	4b05      	ldr	r3, [pc, #20]	; (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d84:	60fb      	str	r3, [r7, #12]
 8002d86:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002d88:	bf00      	nop
 8002d8a:	37a8      	adds	r7, #168	; 0xa8
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40005400 	.word	0x40005400
 8002d94:	40023800 	.word	0x40023800
 8002d98:	40020400 	.word	0x40020400

08002d9c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b08e      	sub	sp, #56	; 0x38
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	605a      	str	r2, [r3, #4]
 8002dae:	609a      	str	r2, [r3, #8]
 8002db0:	60da      	str	r2, [r3, #12]
 8002db2:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI1)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a7c      	ldr	r2, [pc, #496]	; (8002fac <HAL_I2S_MspInit+0x210>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d176      	bne.n	8002eac <HAL_I2S_MspInit+0x110>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002dbe:	4b7c      	ldr	r3, [pc, #496]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc2:	4a7b      	ldr	r2, [pc, #492]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002dc4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8002dca:	4b79      	ldr	r3, [pc, #484]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dd2:	623b      	str	r3, [r7, #32]
 8002dd4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd6:	4b76      	ldr	r3, [pc, #472]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	4a75      	ldr	r2, [pc, #468]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002ddc:	f043 0301 	orr.w	r3, r3, #1
 8002de0:	6313      	str	r3, [r2, #48]	; 0x30
 8002de2:	4b73      	ldr	r3, [pc, #460]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	61fb      	str	r3, [r7, #28]
 8002dec:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dee:	4b70      	ldr	r3, [pc, #448]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df2:	4a6f      	ldr	r2, [pc, #444]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002df4:	f043 0304 	orr.w	r3, r3, #4
 8002df8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dfa:	4b6d      	ldr	r3, [pc, #436]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfe:	f003 0304 	and.w	r3, r3, #4
 8002e02:	61bb      	str	r3, [r7, #24]
 8002e04:	69bb      	ldr	r3, [r7, #24]
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA7     ------> I2S1_SD
    PC4     ------> I2S1_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8002e06:	23b0      	movs	r3, #176	; 0xb0
 8002e08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e12:	2300      	movs	r3, #0
 8002e14:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e16:	2305      	movs	r3, #5
 8002e18:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e1e:	4619      	mov	r1, r3
 8002e20:	4864      	ldr	r0, [pc, #400]	; (8002fb4 <HAL_I2S_MspInit+0x218>)
 8002e22:	f000 ff2f 	bl	8003c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002e26:	2310      	movs	r3, #16
 8002e28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e32:	2300      	movs	r3, #0
 8002e34:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e36:	2305      	movs	r3, #5
 8002e38:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e3e:	4619      	mov	r1, r3
 8002e40:	485d      	ldr	r0, [pc, #372]	; (8002fb8 <HAL_I2S_MspInit+0x21c>)
 8002e42:	f000 ff1f 	bl	8003c84 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002e46:	4b5d      	ldr	r3, [pc, #372]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002e48:	4a5d      	ldr	r2, [pc, #372]	; (8002fc0 <HAL_I2S_MspInit+0x224>)
 8002e4a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002e4c:	4b5b      	ldr	r3, [pc, #364]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002e4e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002e52:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e54:	4b59      	ldr	r3, [pc, #356]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002e56:	2240      	movs	r2, #64	; 0x40
 8002e58:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e5a:	4b58      	ldr	r3, [pc, #352]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e60:	4b56      	ldr	r3, [pc, #344]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002e62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e66:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e68:	4b54      	ldr	r3, [pc, #336]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002e6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e6e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e70:	4b52      	ldr	r3, [pc, #328]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002e72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e76:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8002e78:	4b50      	ldr	r3, [pc, #320]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002e7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e7e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002e80:	4b4e      	ldr	r3, [pc, #312]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002e82:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002e86:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e88:	4b4c      	ldr	r3, [pc, #304]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002e8e:	484b      	ldr	r0, [pc, #300]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002e90:	f000 fb80 	bl	8003594 <HAL_DMA_Init>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <HAL_I2S_MspInit+0x102>
    {
      Error_Handler();
 8002e9a:	f7ff fef7 	bl	8002c8c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4a46      	ldr	r2, [pc, #280]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002ea2:	631a      	str	r2, [r3, #48]	; 0x30
 8002ea4:	4a45      	ldr	r2, [pc, #276]	; (8002fbc <HAL_I2S_MspInit+0x220>)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002eaa:	e07a      	b.n	8002fa2 <HAL_I2S_MspInit+0x206>
  else if(hi2s->Instance==SPI2)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a44      	ldr	r2, [pc, #272]	; (8002fc4 <HAL_I2S_MspInit+0x228>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d175      	bne.n	8002fa2 <HAL_I2S_MspInit+0x206>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002eb6:	4b3e      	ldr	r3, [pc, #248]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eba:	4a3d      	ldr	r2, [pc, #244]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002ebc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ec0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ec2:	4b3b      	ldr	r3, [pc, #236]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eca:	617b      	str	r3, [r7, #20]
 8002ecc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ece:	4b38      	ldr	r3, [pc, #224]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed2:	4a37      	ldr	r2, [pc, #220]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002ed4:	f043 0304 	orr.w	r3, r3, #4
 8002ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eda:	4b35      	ldr	r3, [pc, #212]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ede:	f003 0304 	and.w	r3, r3, #4
 8002ee2:	613b      	str	r3, [r7, #16]
 8002ee4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ee6:	4b32      	ldr	r3, [pc, #200]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eea:	4a31      	ldr	r2, [pc, #196]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002eec:	f043 0302 	orr.w	r3, r3, #2
 8002ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ef2:	4b2f      	ldr	r3, [pc, #188]	; (8002fb0 <HAL_I2S_MspInit+0x214>)
 8002ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	60fb      	str	r3, [r7, #12]
 8002efc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002efe:	2302      	movs	r3, #2
 8002f00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f02:	2302      	movs	r3, #2
 8002f04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f06:	2300      	movs	r3, #0
 8002f08:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f0e:	2305      	movs	r3, #5
 8002f10:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f16:	4619      	mov	r1, r3
 8002f18:	4827      	ldr	r0, [pc, #156]	; (8002fb8 <HAL_I2S_MspInit+0x21c>)
 8002f1a:	f000 feb3 	bl	8003c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002f1e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002f22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f24:	2302      	movs	r3, #2
 8002f26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f30:	2305      	movs	r3, #5
 8002f32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f38:	4619      	mov	r1, r3
 8002f3a:	4823      	ldr	r0, [pc, #140]	; (8002fc8 <HAL_I2S_MspInit+0x22c>)
 8002f3c:	f000 fea2 	bl	8003c84 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002f40:	4b22      	ldr	r3, [pc, #136]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f42:	4a23      	ldr	r2, [pc, #140]	; (8002fd0 <HAL_I2S_MspInit+0x234>)
 8002f44:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8002f46:	4b21      	ldr	r3, [pc, #132]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f4c:	4b1f      	ldr	r3, [pc, #124]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f52:	4b1e      	ldr	r3, [pc, #120]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f58:	4b1c      	ldr	r3, [pc, #112]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f5e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f60:	4b1a      	ldr	r3, [pc, #104]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f66:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f68:	4b18      	ldr	r3, [pc, #96]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f6e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8002f70:	4b16      	ldr	r3, [pc, #88]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f72:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f76:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002f78:	4b14      	ldr	r3, [pc, #80]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f7a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002f7e:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f80:	4b12      	ldr	r3, [pc, #72]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002f86:	4811      	ldr	r0, [pc, #68]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f88:	f000 fb04 	bl	8003594 <HAL_DMA_Init>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <HAL_I2S_MspInit+0x1fa>
      Error_Handler();
 8002f92:	f7ff fe7b 	bl	8002c8c <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a0c      	ldr	r2, [pc, #48]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f9a:	635a      	str	r2, [r3, #52]	; 0x34
 8002f9c:	4a0b      	ldr	r2, [pc, #44]	; (8002fcc <HAL_I2S_MspInit+0x230>)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002fa2:	bf00      	nop
 8002fa4:	3738      	adds	r7, #56	; 0x38
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	40013000 	.word	0x40013000
 8002fb0:	40023800 	.word	0x40023800
 8002fb4:	40020000 	.word	0x40020000
 8002fb8:	40020800 	.word	0x40020800
 8002fbc:	200005d0 	.word	0x200005d0
 8002fc0:	40026458 	.word	0x40026458
 8002fc4:	40003800 	.word	0x40003800
 8002fc8:	40020400 	.word	0x40020400
 8002fcc:	20000630 	.word	0x20000630
 8002fd0:	40026058 	.word	0x40026058

08002fd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fd8:	e7fe      	b.n	8002fd8 <NMI_Handler+0x4>

08002fda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fda:	b480      	push	{r7}
 8002fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fde:	e7fe      	b.n	8002fde <HardFault_Handler+0x4>

08002fe0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fe4:	e7fe      	b.n	8002fe4 <MemManage_Handler+0x4>

08002fe6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fea:	e7fe      	b.n	8002fea <BusFault_Handler+0x4>

08002fec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ff0:	e7fe      	b.n	8002ff0 <UsageFault_Handler+0x4>

08002ff2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ff6:	bf00      	nop
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003004:	bf00      	nop
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr

0800300e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800300e:	b480      	push	{r7}
 8003010:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003012:	bf00      	nop
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003020:	f000 f962 	bl	80032e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003024:	bf00      	nop
 8003026:	bd80      	pop	{r7, pc}

08003028 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800302c:	4802      	ldr	r0, [pc, #8]	; (8003038 <DMA1_Stream3_IRQHandler+0x10>)
 800302e:	f000 fbbf 	bl	80037b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003032:	bf00      	nop
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	20000630 	.word	0x20000630

0800303c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RotEncoderInA_Pin);
 8003040:	2040      	movs	r0, #64	; 0x40
 8003042:	f000 ffed 	bl	8004020 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RotEncoderInB_Pin);
 8003046:	2080      	movs	r0, #128	; 0x80
 8003048:	f000 ffea 	bl	8004020 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RotEncoderButton_Pin);
 800304c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003050:	f000 ffe6 	bl	8004020 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003054:	bf00      	nop
 8003056:	bd80      	pop	{r7, pc}

08003058 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800305c:	4802      	ldr	r0, [pc, #8]	; (8003068 <DMA2_Stream3_IRQHandler+0x10>)
 800305e:	f000 fba7 	bl	80037b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003062:	bf00      	nop
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	200005d0 	.word	0x200005d0

0800306c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  return 1;
 8003070:	2301      	movs	r3, #1
}
 8003072:	4618      	mov	r0, r3
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <_kill>:

int _kill(int pid, int sig)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003086:	f003 fa01 	bl	800648c <__errno>
 800308a:	4603      	mov	r3, r0
 800308c:	2216      	movs	r2, #22
 800308e:	601a      	str	r2, [r3, #0]
  return -1;
 8003090:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003094:	4618      	mov	r0, r3
 8003096:	3708      	adds	r7, #8
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <_exit>:

void _exit (int status)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030a4:	f04f 31ff 	mov.w	r1, #4294967295
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7ff ffe7 	bl	800307c <_kill>
  while (1) {}    /* Make sure we hang here */
 80030ae:	e7fe      	b.n	80030ae <_exit+0x12>

080030b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030bc:	2300      	movs	r3, #0
 80030be:	617b      	str	r3, [r7, #20]
 80030c0:	e00a      	b.n	80030d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030c2:	f3af 8000 	nop.w
 80030c6:	4601      	mov	r1, r0
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	1c5a      	adds	r2, r3, #1
 80030cc:	60ba      	str	r2, [r7, #8]
 80030ce:	b2ca      	uxtb	r2, r1
 80030d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	3301      	adds	r3, #1
 80030d6:	617b      	str	r3, [r7, #20]
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	429a      	cmp	r2, r3
 80030de:	dbf0      	blt.n	80030c2 <_read+0x12>
  }

  return len;
 80030e0:	687b      	ldr	r3, [r7, #4]
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3718      	adds	r7, #24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b086      	sub	sp, #24
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	60f8      	str	r0, [r7, #12]
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030f6:	2300      	movs	r3, #0
 80030f8:	617b      	str	r3, [r7, #20]
 80030fa:	e009      	b.n	8003110 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	1c5a      	adds	r2, r3, #1
 8003100:	60ba      	str	r2, [r7, #8]
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	4618      	mov	r0, r3
 8003106:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	3301      	adds	r3, #1
 800310e:	617b      	str	r3, [r7, #20]
 8003110:	697a      	ldr	r2, [r7, #20]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	429a      	cmp	r2, r3
 8003116:	dbf1      	blt.n	80030fc <_write+0x12>
  }
  return len;
 8003118:	687b      	ldr	r3, [r7, #4]
}
 800311a:	4618      	mov	r0, r3
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}

08003122 <_close>:

int _close(int file)
{
 8003122:	b480      	push	{r7}
 8003124:	b083      	sub	sp, #12
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800312a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800312e:	4618      	mov	r0, r3
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr

0800313a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800313a:	b480      	push	{r7}
 800313c:	b083      	sub	sp, #12
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
 8003142:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800314a:	605a      	str	r2, [r3, #4]
  return 0;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr

0800315a <_isatty>:

int _isatty(int file)
{
 800315a:	b480      	push	{r7}
 800315c:	b083      	sub	sp, #12
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003162:	2301      	movs	r3, #1
}
 8003164:	4618      	mov	r0, r3
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3714      	adds	r7, #20
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
	...

0800318c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003194:	4a14      	ldr	r2, [pc, #80]	; (80031e8 <_sbrk+0x5c>)
 8003196:	4b15      	ldr	r3, [pc, #84]	; (80031ec <_sbrk+0x60>)
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031a0:	4b13      	ldr	r3, [pc, #76]	; (80031f0 <_sbrk+0x64>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d102      	bne.n	80031ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031a8:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <_sbrk+0x64>)
 80031aa:	4a12      	ldr	r2, [pc, #72]	; (80031f4 <_sbrk+0x68>)
 80031ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031ae:	4b10      	ldr	r3, [pc, #64]	; (80031f0 <_sbrk+0x64>)
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4413      	add	r3, r2
 80031b6:	693a      	ldr	r2, [r7, #16]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d207      	bcs.n	80031cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031bc:	f003 f966 	bl	800648c <__errno>
 80031c0:	4603      	mov	r3, r0
 80031c2:	220c      	movs	r2, #12
 80031c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031c6:	f04f 33ff 	mov.w	r3, #4294967295
 80031ca:	e009      	b.n	80031e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031cc:	4b08      	ldr	r3, [pc, #32]	; (80031f0 <_sbrk+0x64>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031d2:	4b07      	ldr	r3, [pc, #28]	; (80031f0 <_sbrk+0x64>)
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4413      	add	r3, r2
 80031da:	4a05      	ldr	r2, [pc, #20]	; (80031f0 <_sbrk+0x64>)
 80031dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031de:	68fb      	ldr	r3, [r7, #12]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3718      	adds	r7, #24
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	20040000 	.word	0x20040000
 80031ec:	00000400 	.word	0x00000400
 80031f0:	20000694 	.word	0x20000694
 80031f4:	200007e8 	.word	0x200007e8

080031f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031fc:	4b06      	ldr	r3, [pc, #24]	; (8003218 <SystemInit+0x20>)
 80031fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003202:	4a05      	ldr	r2, [pc, #20]	; (8003218 <SystemInit+0x20>)
 8003204:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003208:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800320c:	bf00      	nop
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	e000ed00 	.word	0xe000ed00

0800321c <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack      /* set stack pointer */
 800321c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003254 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003220:	480d      	ldr	r0, [pc, #52]	; (8003258 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003222:	490e      	ldr	r1, [pc, #56]	; (800325c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003224:	4a0e      	ldr	r2, [pc, #56]	; (8003260 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003226:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003228:	e002      	b.n	8003230 <LoopCopyDataInit>

0800322a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800322a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800322c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800322e:	3304      	adds	r3, #4

08003230 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003230:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003232:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003234:	d3f9      	bcc.n	800322a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003236:	4a0b      	ldr	r2, [pc, #44]	; (8003264 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003238:	4c0b      	ldr	r4, [pc, #44]	; (8003268 <LoopFillZerobss+0x26>)
  movs r3, #0
 800323a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800323c:	e001      	b.n	8003242 <LoopFillZerobss>

0800323e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800323e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003240:	3204      	adds	r2, #4

08003242 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003242:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003244:	d3fb      	bcc.n	800323e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003246:	f7ff ffd7 	bl	80031f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800324a:	f003 f925 	bl	8006498 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800324e:	f7ff fadb 	bl	8002808 <main>
  bx  lr    
 8003252:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003254:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8003258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800325c:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8003260:	080091a8 	.word	0x080091a8
  ldr r2, =_sbss
 8003264:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8003268:	200007e8 	.word	0x200007e8

0800326c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800326c:	e7fe      	b.n	800326c <ADC_IRQHandler>

0800326e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003272:	2003      	movs	r0, #3
 8003274:	f000 f94c 	bl	8003510 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003278:	200f      	movs	r0, #15
 800327a:	f000 f805 	bl	8003288 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800327e:	f7ff fd0b 	bl	8002c98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	bd80      	pop	{r7, pc}

08003288 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003290:	4b12      	ldr	r3, [pc, #72]	; (80032dc <HAL_InitTick+0x54>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	4b12      	ldr	r3, [pc, #72]	; (80032e0 <HAL_InitTick+0x58>)
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	4619      	mov	r1, r3
 800329a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800329e:	fbb3 f3f1 	udiv	r3, r3, r1
 80032a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a6:	4618      	mov	r0, r3
 80032a8:	f000 f967 	bl	800357a <HAL_SYSTICK_Config>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e00e      	b.n	80032d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2b0f      	cmp	r3, #15
 80032ba:	d80a      	bhi.n	80032d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032bc:	2200      	movs	r2, #0
 80032be:	6879      	ldr	r1, [r7, #4]
 80032c0:	f04f 30ff 	mov.w	r0, #4294967295
 80032c4:	f000 f92f 	bl	8003526 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032c8:	4a06      	ldr	r2, [pc, #24]	; (80032e4 <HAL_InitTick+0x5c>)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032ce:	2300      	movs	r3, #0
 80032d0:	e000      	b.n	80032d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3708      	adds	r7, #8
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	20000054 	.word	0x20000054
 80032e0:	2000005c 	.word	0x2000005c
 80032e4:	20000058 	.word	0x20000058

080032e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032ec:	4b06      	ldr	r3, [pc, #24]	; (8003308 <HAL_IncTick+0x20>)
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	461a      	mov	r2, r3
 80032f2:	4b06      	ldr	r3, [pc, #24]	; (800330c <HAL_IncTick+0x24>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4413      	add	r3, r2
 80032f8:	4a04      	ldr	r2, [pc, #16]	; (800330c <HAL_IncTick+0x24>)
 80032fa:	6013      	str	r3, [r2, #0]
}
 80032fc:	bf00      	nop
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	2000005c 	.word	0x2000005c
 800330c:	20000698 	.word	0x20000698

08003310 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  return uwTick;
 8003314:	4b03      	ldr	r3, [pc, #12]	; (8003324 <HAL_GetTick+0x14>)
 8003316:	681b      	ldr	r3, [r3, #0]
}
 8003318:	4618      	mov	r0, r3
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	20000698 	.word	0x20000698

08003328 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003330:	f7ff ffee 	bl	8003310 <HAL_GetTick>
 8003334:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003340:	d005      	beq.n	800334e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003342:	4b0a      	ldr	r3, [pc, #40]	; (800336c <HAL_Delay+0x44>)
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	461a      	mov	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4413      	add	r3, r2
 800334c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800334e:	bf00      	nop
 8003350:	f7ff ffde 	bl	8003310 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	429a      	cmp	r2, r3
 800335e:	d8f7      	bhi.n	8003350 <HAL_Delay+0x28>
  {
  }
}
 8003360:	bf00      	nop
 8003362:	bf00      	nop
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	2000005c 	.word	0x2000005c

08003370 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f003 0307 	and.w	r3, r3, #7
 800337e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003380:	4b0b      	ldr	r3, [pc, #44]	; (80033b0 <__NVIC_SetPriorityGrouping+0x40>)
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003386:	68ba      	ldr	r2, [r7, #8]
 8003388:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800338c:	4013      	ands	r3, r2
 800338e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003398:	4b06      	ldr	r3, [pc, #24]	; (80033b4 <__NVIC_SetPriorityGrouping+0x44>)
 800339a:	4313      	orrs	r3, r2
 800339c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800339e:	4a04      	ldr	r2, [pc, #16]	; (80033b0 <__NVIC_SetPriorityGrouping+0x40>)
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	60d3      	str	r3, [r2, #12]
}
 80033a4:	bf00      	nop
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr
 80033b0:	e000ed00 	.word	0xe000ed00
 80033b4:	05fa0000 	.word	0x05fa0000

080033b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033bc:	4b04      	ldr	r3, [pc, #16]	; (80033d0 <__NVIC_GetPriorityGrouping+0x18>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	0a1b      	lsrs	r3, r3, #8
 80033c2:	f003 0307 	and.w	r3, r3, #7
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	e000ed00 	.word	0xe000ed00

080033d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	4603      	mov	r3, r0
 80033dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	db0b      	blt.n	80033fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033e6:	79fb      	ldrb	r3, [r7, #7]
 80033e8:	f003 021f 	and.w	r2, r3, #31
 80033ec:	4907      	ldr	r1, [pc, #28]	; (800340c <__NVIC_EnableIRQ+0x38>)
 80033ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f2:	095b      	lsrs	r3, r3, #5
 80033f4:	2001      	movs	r0, #1
 80033f6:	fa00 f202 	lsl.w	r2, r0, r2
 80033fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	e000e100 	.word	0xe000e100

08003410 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	6039      	str	r1, [r7, #0]
 800341a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800341c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003420:	2b00      	cmp	r3, #0
 8003422:	db0a      	blt.n	800343a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	b2da      	uxtb	r2, r3
 8003428:	490c      	ldr	r1, [pc, #48]	; (800345c <__NVIC_SetPriority+0x4c>)
 800342a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342e:	0112      	lsls	r2, r2, #4
 8003430:	b2d2      	uxtb	r2, r2
 8003432:	440b      	add	r3, r1
 8003434:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003438:	e00a      	b.n	8003450 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	b2da      	uxtb	r2, r3
 800343e:	4908      	ldr	r1, [pc, #32]	; (8003460 <__NVIC_SetPriority+0x50>)
 8003440:	79fb      	ldrb	r3, [r7, #7]
 8003442:	f003 030f 	and.w	r3, r3, #15
 8003446:	3b04      	subs	r3, #4
 8003448:	0112      	lsls	r2, r2, #4
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	440b      	add	r3, r1
 800344e:	761a      	strb	r2, [r3, #24]
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	e000e100 	.word	0xe000e100
 8003460:	e000ed00 	.word	0xe000ed00

08003464 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003464:	b480      	push	{r7}
 8003466:	b089      	sub	sp, #36	; 0x24
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f003 0307 	and.w	r3, r3, #7
 8003476:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	f1c3 0307 	rsb	r3, r3, #7
 800347e:	2b04      	cmp	r3, #4
 8003480:	bf28      	it	cs
 8003482:	2304      	movcs	r3, #4
 8003484:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	3304      	adds	r3, #4
 800348a:	2b06      	cmp	r3, #6
 800348c:	d902      	bls.n	8003494 <NVIC_EncodePriority+0x30>
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	3b03      	subs	r3, #3
 8003492:	e000      	b.n	8003496 <NVIC_EncodePriority+0x32>
 8003494:	2300      	movs	r3, #0
 8003496:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003498:	f04f 32ff 	mov.w	r2, #4294967295
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43da      	mvns	r2, r3
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	401a      	ands	r2, r3
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034ac:	f04f 31ff 	mov.w	r1, #4294967295
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	fa01 f303 	lsl.w	r3, r1, r3
 80034b6:	43d9      	mvns	r1, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034bc:	4313      	orrs	r3, r2
         );
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3724      	adds	r7, #36	; 0x24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
	...

080034cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034dc:	d301      	bcc.n	80034e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034de:	2301      	movs	r3, #1
 80034e0:	e00f      	b.n	8003502 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034e2:	4a0a      	ldr	r2, [pc, #40]	; (800350c <SysTick_Config+0x40>)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	3b01      	subs	r3, #1
 80034e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034ea:	210f      	movs	r1, #15
 80034ec:	f04f 30ff 	mov.w	r0, #4294967295
 80034f0:	f7ff ff8e 	bl	8003410 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034f4:	4b05      	ldr	r3, [pc, #20]	; (800350c <SysTick_Config+0x40>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034fa:	4b04      	ldr	r3, [pc, #16]	; (800350c <SysTick_Config+0x40>)
 80034fc:	2207      	movs	r2, #7
 80034fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3708      	adds	r7, #8
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	e000e010 	.word	0xe000e010

08003510 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7ff ff29 	bl	8003370 <__NVIC_SetPriorityGrouping>
}
 800351e:	bf00      	nop
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003526:	b580      	push	{r7, lr}
 8003528:	b086      	sub	sp, #24
 800352a:	af00      	add	r7, sp, #0
 800352c:	4603      	mov	r3, r0
 800352e:	60b9      	str	r1, [r7, #8]
 8003530:	607a      	str	r2, [r7, #4]
 8003532:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003538:	f7ff ff3e 	bl	80033b8 <__NVIC_GetPriorityGrouping>
 800353c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	68b9      	ldr	r1, [r7, #8]
 8003542:	6978      	ldr	r0, [r7, #20]
 8003544:	f7ff ff8e 	bl	8003464 <NVIC_EncodePriority>
 8003548:	4602      	mov	r2, r0
 800354a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800354e:	4611      	mov	r1, r2
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff ff5d 	bl	8003410 <__NVIC_SetPriority>
}
 8003556:	bf00      	nop
 8003558:	3718      	adds	r7, #24
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b082      	sub	sp, #8
 8003562:	af00      	add	r7, sp, #0
 8003564:	4603      	mov	r3, r0
 8003566:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356c:	4618      	mov	r0, r3
 800356e:	f7ff ff31 	bl	80033d4 <__NVIC_EnableIRQ>
}
 8003572:	bf00      	nop
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b082      	sub	sp, #8
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7ff ffa2 	bl	80034cc <SysTick_Config>
 8003588:	4603      	mov	r3, r0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
	...

08003594 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b086      	sub	sp, #24
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80035a0:	f7ff feb6 	bl	8003310 <HAL_GetTick>
 80035a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d101      	bne.n	80035b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e099      	b.n	80036e4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0201 	bic.w	r2, r2, #1
 80035ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035d0:	e00f      	b.n	80035f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035d2:	f7ff fe9d 	bl	8003310 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	2b05      	cmp	r3, #5
 80035de:	d908      	bls.n	80035f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2220      	movs	r2, #32
 80035e4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2203      	movs	r2, #3
 80035ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e078      	b.n	80036e4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0301 	and.w	r3, r3, #1
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d1e8      	bne.n	80035d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	4b38      	ldr	r3, [pc, #224]	; (80036ec <HAL_DMA_Init+0x158>)
 800360c:	4013      	ands	r3, r2
 800360e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685a      	ldr	r2, [r3, #4]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800361e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800362a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003636:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a1b      	ldr	r3, [r3, #32]
 800363c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	4313      	orrs	r3, r2
 8003642:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	2b04      	cmp	r3, #4
 800364a:	d107      	bne.n	800365c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003654:	4313      	orrs	r3, r2
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	4313      	orrs	r3, r2
 800365a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	697a      	ldr	r2, [r7, #20]
 8003662:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	f023 0307 	bic.w	r3, r3, #7
 8003672:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	4313      	orrs	r3, r2
 800367c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003682:	2b04      	cmp	r3, #4
 8003684:	d117      	bne.n	80036b6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	4313      	orrs	r3, r2
 800368e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00e      	beq.n	80036b6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 fa77 	bl	8003b8c <DMA_CheckFifoParam>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d008      	beq.n	80036b6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2240      	movs	r2, #64	; 0x40
 80036a8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80036b2:	2301      	movs	r3, #1
 80036b4:	e016      	b.n	80036e4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	697a      	ldr	r2, [r7, #20]
 80036bc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 fa2e 	bl	8003b20 <DMA_CalcBaseAndBitshift>
 80036c4:	4603      	mov	r3, r0
 80036c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036cc:	223f      	movs	r2, #63	; 0x3f
 80036ce:	409a      	lsls	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3718      	adds	r7, #24
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	e010803f 	.word	0xe010803f

080036f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b086      	sub	sp, #24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	607a      	str	r2, [r7, #4]
 80036fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036fe:	2300      	movs	r3, #0
 8003700:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003706:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800370e:	2b01      	cmp	r3, #1
 8003710:	d101      	bne.n	8003716 <HAL_DMA_Start_IT+0x26>
 8003712:	2302      	movs	r3, #2
 8003714:	e048      	b.n	80037a8 <HAL_DMA_Start_IT+0xb8>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b01      	cmp	r3, #1
 8003728:	d137      	bne.n	800379a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2202      	movs	r2, #2
 800372e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	68b9      	ldr	r1, [r7, #8]
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 f9c0 	bl	8003ac4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003748:	223f      	movs	r2, #63	; 0x3f
 800374a:	409a      	lsls	r2, r3
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f042 0216 	orr.w	r2, r2, #22
 800375e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695a      	ldr	r2, [r3, #20]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800376e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003774:	2b00      	cmp	r3, #0
 8003776:	d007      	beq.n	8003788 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f042 0208 	orr.w	r2, r2, #8
 8003786:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0201 	orr.w	r2, r2, #1
 8003796:	601a      	str	r2, [r3, #0]
 8003798:	e005      	b.n	80037a6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80037a2:	2302      	movs	r3, #2
 80037a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80037a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3718      	adds	r7, #24
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80037b8:	2300      	movs	r3, #0
 80037ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80037bc:	4b8e      	ldr	r3, [pc, #568]	; (80039f8 <HAL_DMA_IRQHandler+0x248>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a8e      	ldr	r2, [pc, #568]	; (80039fc <HAL_DMA_IRQHandler+0x24c>)
 80037c2:	fba2 2303 	umull	r2, r3, r2, r3
 80037c6:	0a9b      	lsrs	r3, r3, #10
 80037c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037da:	2208      	movs	r2, #8
 80037dc:	409a      	lsls	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	4013      	ands	r3, r2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d01a      	beq.n	800381c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0304 	and.w	r3, r3, #4
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d013      	beq.n	800381c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f022 0204 	bic.w	r2, r2, #4
 8003802:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003808:	2208      	movs	r2, #8
 800380a:	409a      	lsls	r2, r3
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003814:	f043 0201 	orr.w	r2, r3, #1
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003820:	2201      	movs	r2, #1
 8003822:	409a      	lsls	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	4013      	ands	r3, r2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d012      	beq.n	8003852 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00b      	beq.n	8003852 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800383e:	2201      	movs	r2, #1
 8003840:	409a      	lsls	r2, r3
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800384a:	f043 0202 	orr.w	r2, r3, #2
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003856:	2204      	movs	r2, #4
 8003858:	409a      	lsls	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4013      	ands	r3, r2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d012      	beq.n	8003888 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0302 	and.w	r3, r3, #2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00b      	beq.n	8003888 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003874:	2204      	movs	r2, #4
 8003876:	409a      	lsls	r2, r3
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003880:	f043 0204 	orr.w	r2, r3, #4
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800388c:	2210      	movs	r2, #16
 800388e:	409a      	lsls	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4013      	ands	r3, r2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d043      	beq.n	8003920 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0308 	and.w	r3, r3, #8
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d03c      	beq.n	8003920 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038aa:	2210      	movs	r2, #16
 80038ac:	409a      	lsls	r2, r3
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d018      	beq.n	80038f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d108      	bne.n	80038e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d024      	beq.n	8003920 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	4798      	blx	r3
 80038de:	e01f      	b.n	8003920 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d01b      	beq.n	8003920 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	4798      	blx	r3
 80038f0:	e016      	b.n	8003920 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d107      	bne.n	8003910 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0208 	bic.w	r2, r2, #8
 800390e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003914:	2b00      	cmp	r3, #0
 8003916:	d003      	beq.n	8003920 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003924:	2220      	movs	r2, #32
 8003926:	409a      	lsls	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	4013      	ands	r3, r2
 800392c:	2b00      	cmp	r3, #0
 800392e:	f000 808f 	beq.w	8003a50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0310 	and.w	r3, r3, #16
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 8087 	beq.w	8003a50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003946:	2220      	movs	r2, #32
 8003948:	409a      	lsls	r2, r3
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b05      	cmp	r3, #5
 8003958:	d136      	bne.n	80039c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f022 0216 	bic.w	r2, r2, #22
 8003968:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695a      	ldr	r2, [r3, #20]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003978:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397e:	2b00      	cmp	r3, #0
 8003980:	d103      	bne.n	800398a <HAL_DMA_IRQHandler+0x1da>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003986:	2b00      	cmp	r3, #0
 8003988:	d007      	beq.n	800399a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f022 0208 	bic.w	r2, r2, #8
 8003998:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800399e:	223f      	movs	r2, #63	; 0x3f
 80039a0:	409a      	lsls	r2, r3
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d07e      	beq.n	8003abc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	4798      	blx	r3
        }
        return;
 80039c6:	e079      	b.n	8003abc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d01d      	beq.n	8003a12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10d      	bne.n	8003a00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d031      	beq.n	8003a50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	4798      	blx	r3
 80039f4:	e02c      	b.n	8003a50 <HAL_DMA_IRQHandler+0x2a0>
 80039f6:	bf00      	nop
 80039f8:	20000054 	.word	0x20000054
 80039fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d023      	beq.n	8003a50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	4798      	blx	r3
 8003a10:	e01e      	b.n	8003a50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d10f      	bne.n	8003a40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0210 	bic.w	r2, r2, #16
 8003a2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d032      	beq.n	8003abe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d022      	beq.n	8003aaa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2205      	movs	r2, #5
 8003a68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 0201 	bic.w	r2, r2, #1
 8003a7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d307      	bcc.n	8003a98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1f2      	bne.n	8003a7c <HAL_DMA_IRQHandler+0x2cc>
 8003a96:	e000      	b.n	8003a9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003a98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d005      	beq.n	8003abe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	4798      	blx	r3
 8003aba:	e000      	b.n	8003abe <HAL_DMA_IRQHandler+0x30e>
        return;
 8003abc:	bf00      	nop
    }
  }
}
 8003abe:	3718      	adds	r7, #24
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
 8003ad0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ae0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	2b40      	cmp	r3, #64	; 0x40
 8003af0:	d108      	bne.n	8003b04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b02:	e007      	b.n	8003b14 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68ba      	ldr	r2, [r7, #8]
 8003b0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	60da      	str	r2, [r3, #12]
}
 8003b14:	bf00      	nop
 8003b16:	3714      	adds	r7, #20
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	3b10      	subs	r3, #16
 8003b30:	4a13      	ldr	r2, [pc, #76]	; (8003b80 <DMA_CalcBaseAndBitshift+0x60>)
 8003b32:	fba2 2303 	umull	r2, r3, r2, r3
 8003b36:	091b      	lsrs	r3, r3, #4
 8003b38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b3a:	4a12      	ldr	r2, [pc, #72]	; (8003b84 <DMA_CalcBaseAndBitshift+0x64>)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4413      	add	r3, r2
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	461a      	mov	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2b03      	cmp	r3, #3
 8003b4c:	d908      	bls.n	8003b60 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	461a      	mov	r2, r3
 8003b54:	4b0c      	ldr	r3, [pc, #48]	; (8003b88 <DMA_CalcBaseAndBitshift+0x68>)
 8003b56:	4013      	ands	r3, r2
 8003b58:	1d1a      	adds	r2, r3, #4
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	659a      	str	r2, [r3, #88]	; 0x58
 8003b5e:	e006      	b.n	8003b6e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	461a      	mov	r2, r3
 8003b66:	4b08      	ldr	r3, [pc, #32]	; (8003b88 <DMA_CalcBaseAndBitshift+0x68>)
 8003b68:	4013      	ands	r3, r2
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3714      	adds	r7, #20
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	aaaaaaab 	.word	0xaaaaaaab
 8003b84:	08008c80 	.word	0x08008c80
 8003b88:	fffffc00 	.word	0xfffffc00

08003b8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b94:	2300      	movs	r3, #0
 8003b96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d11f      	bne.n	8003be6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2b03      	cmp	r3, #3
 8003baa:	d856      	bhi.n	8003c5a <DMA_CheckFifoParam+0xce>
 8003bac:	a201      	add	r2, pc, #4	; (adr r2, 8003bb4 <DMA_CheckFifoParam+0x28>)
 8003bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb2:	bf00      	nop
 8003bb4:	08003bc5 	.word	0x08003bc5
 8003bb8:	08003bd7 	.word	0x08003bd7
 8003bbc:	08003bc5 	.word	0x08003bc5
 8003bc0:	08003c5b 	.word	0x08003c5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d046      	beq.n	8003c5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bd4:	e043      	b.n	8003c5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bda:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003bde:	d140      	bne.n	8003c62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003be4:	e03d      	b.n	8003c62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bee:	d121      	bne.n	8003c34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	2b03      	cmp	r3, #3
 8003bf4:	d837      	bhi.n	8003c66 <DMA_CheckFifoParam+0xda>
 8003bf6:	a201      	add	r2, pc, #4	; (adr r2, 8003bfc <DMA_CheckFifoParam+0x70>)
 8003bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bfc:	08003c0d 	.word	0x08003c0d
 8003c00:	08003c13 	.word	0x08003c13
 8003c04:	08003c0d 	.word	0x08003c0d
 8003c08:	08003c25 	.word	0x08003c25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c10:	e030      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d025      	beq.n	8003c6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c22:	e022      	b.n	8003c6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c28:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c2c:	d11f      	bne.n	8003c6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c32:	e01c      	b.n	8003c6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d903      	bls.n	8003c42 <DMA_CheckFifoParam+0xb6>
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	2b03      	cmp	r3, #3
 8003c3e:	d003      	beq.n	8003c48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c40:	e018      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	73fb      	strb	r3, [r7, #15]
      break;
 8003c46:	e015      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00e      	beq.n	8003c72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	73fb      	strb	r3, [r7, #15]
      break;
 8003c58:	e00b      	b.n	8003c72 <DMA_CheckFifoParam+0xe6>
      break;
 8003c5a:	bf00      	nop
 8003c5c:	e00a      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;
 8003c5e:	bf00      	nop
 8003c60:	e008      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;
 8003c62:	bf00      	nop
 8003c64:	e006      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;
 8003c66:	bf00      	nop
 8003c68:	e004      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;
 8003c6a:	bf00      	nop
 8003c6c:	e002      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c6e:	bf00      	nop
 8003c70:	e000      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;
 8003c72:	bf00      	nop
    }
  } 
  
  return status; 
 8003c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop

08003c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b089      	sub	sp, #36	; 0x24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003c92:	2300      	movs	r3, #0
 8003c94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003c96:	2300      	movs	r3, #0
 8003c98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61fb      	str	r3, [r7, #28]
 8003ca2:	e169      	b.n	8003f78 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	f040 8158 	bne.w	8003f72 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f003 0303 	and.w	r3, r3, #3
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d005      	beq.n	8003cda <HAL_GPIO_Init+0x56>
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f003 0303 	and.w	r3, r3, #3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d130      	bne.n	8003d3c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	005b      	lsls	r3, r3, #1
 8003ce4:	2203      	movs	r2, #3
 8003ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cea:	43db      	mvns	r3, r3
 8003cec:	69ba      	ldr	r2, [r7, #24]
 8003cee:	4013      	ands	r3, r2
 8003cf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	68da      	ldr	r2, [r3, #12]
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d10:	2201      	movs	r2, #1
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	43db      	mvns	r3, r3
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	091b      	lsrs	r3, r3, #4
 8003d26:	f003 0201 	and.w	r2, r3, #1
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	69ba      	ldr	r2, [r7, #24]
 8003d3a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f003 0303 	and.w	r3, r3, #3
 8003d44:	2b03      	cmp	r3, #3
 8003d46:	d017      	beq.n	8003d78 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	2203      	movs	r2, #3
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	43db      	mvns	r3, r3
 8003d5a:	69ba      	ldr	r2, [r7, #24]
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	f003 0303 	and.w	r3, r3, #3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d123      	bne.n	8003dcc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	08da      	lsrs	r2, r3, #3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	3208      	adds	r2, #8
 8003d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	f003 0307 	and.w	r3, r3, #7
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	220f      	movs	r2, #15
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	43db      	mvns	r3, r3
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	4013      	ands	r3, r2
 8003da6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	fa02 f303 	lsl.w	r3, r2, r3
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	08da      	lsrs	r2, r3, #3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	3208      	adds	r2, #8
 8003dc6:	69b9      	ldr	r1, [r7, #24]
 8003dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	005b      	lsls	r3, r3, #1
 8003dd6:	2203      	movs	r2, #3
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	69ba      	ldr	r2, [r7, #24]
 8003de0:	4013      	ands	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f003 0203 	and.w	r2, r3, #3
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	fa02 f303 	lsl.w	r3, r2, r3
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 80b2 	beq.w	8003f72 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e0e:	4b60      	ldr	r3, [pc, #384]	; (8003f90 <HAL_GPIO_Init+0x30c>)
 8003e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e12:	4a5f      	ldr	r2, [pc, #380]	; (8003f90 <HAL_GPIO_Init+0x30c>)
 8003e14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e18:	6453      	str	r3, [r2, #68]	; 0x44
 8003e1a:	4b5d      	ldr	r3, [pc, #372]	; (8003f90 <HAL_GPIO_Init+0x30c>)
 8003e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e22:	60fb      	str	r3, [r7, #12]
 8003e24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003e26:	4a5b      	ldr	r2, [pc, #364]	; (8003f94 <HAL_GPIO_Init+0x310>)
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	089b      	lsrs	r3, r3, #2
 8003e2c:	3302      	adds	r3, #2
 8003e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	220f      	movs	r2, #15
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	43db      	mvns	r3, r3
 8003e44:	69ba      	ldr	r2, [r7, #24]
 8003e46:	4013      	ands	r3, r2
 8003e48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a52      	ldr	r2, [pc, #328]	; (8003f98 <HAL_GPIO_Init+0x314>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d02b      	beq.n	8003eaa <HAL_GPIO_Init+0x226>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a51      	ldr	r2, [pc, #324]	; (8003f9c <HAL_GPIO_Init+0x318>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d025      	beq.n	8003ea6 <HAL_GPIO_Init+0x222>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a50      	ldr	r2, [pc, #320]	; (8003fa0 <HAL_GPIO_Init+0x31c>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d01f      	beq.n	8003ea2 <HAL_GPIO_Init+0x21e>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a4f      	ldr	r2, [pc, #316]	; (8003fa4 <HAL_GPIO_Init+0x320>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d019      	beq.n	8003e9e <HAL_GPIO_Init+0x21a>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a4e      	ldr	r2, [pc, #312]	; (8003fa8 <HAL_GPIO_Init+0x324>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d013      	beq.n	8003e9a <HAL_GPIO_Init+0x216>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a4d      	ldr	r2, [pc, #308]	; (8003fac <HAL_GPIO_Init+0x328>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d00d      	beq.n	8003e96 <HAL_GPIO_Init+0x212>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a4c      	ldr	r2, [pc, #304]	; (8003fb0 <HAL_GPIO_Init+0x32c>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d007      	beq.n	8003e92 <HAL_GPIO_Init+0x20e>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a4b      	ldr	r2, [pc, #300]	; (8003fb4 <HAL_GPIO_Init+0x330>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d101      	bne.n	8003e8e <HAL_GPIO_Init+0x20a>
 8003e8a:	2307      	movs	r3, #7
 8003e8c:	e00e      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003e8e:	2308      	movs	r3, #8
 8003e90:	e00c      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003e92:	2306      	movs	r3, #6
 8003e94:	e00a      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003e96:	2305      	movs	r3, #5
 8003e98:	e008      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003e9a:	2304      	movs	r3, #4
 8003e9c:	e006      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e004      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e002      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e000      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003eaa:	2300      	movs	r3, #0
 8003eac:	69fa      	ldr	r2, [r7, #28]
 8003eae:	f002 0203 	and.w	r2, r2, #3
 8003eb2:	0092      	lsls	r2, r2, #2
 8003eb4:	4093      	lsls	r3, r2
 8003eb6:	69ba      	ldr	r2, [r7, #24]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ebc:	4935      	ldr	r1, [pc, #212]	; (8003f94 <HAL_GPIO_Init+0x310>)
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	089b      	lsrs	r3, r3, #2
 8003ec2:	3302      	adds	r3, #2
 8003ec4:	69ba      	ldr	r2, [r7, #24]
 8003ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003eca:	4b3b      	ldr	r3, [pc, #236]	; (8003fb8 <HAL_GPIO_Init+0x334>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	43db      	mvns	r3, r3
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003ee6:	69ba      	ldr	r2, [r7, #24]
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	4313      	orrs	r3, r2
 8003eec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003eee:	4a32      	ldr	r2, [pc, #200]	; (8003fb8 <HAL_GPIO_Init+0x334>)
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ef4:	4b30      	ldr	r3, [pc, #192]	; (8003fb8 <HAL_GPIO_Init+0x334>)
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	43db      	mvns	r3, r3
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	4013      	ands	r3, r2
 8003f02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d003      	beq.n	8003f18 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f18:	4a27      	ldr	r2, [pc, #156]	; (8003fb8 <HAL_GPIO_Init+0x334>)
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f1e:	4b26      	ldr	r3, [pc, #152]	; (8003fb8 <HAL_GPIO_Init+0x334>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	43db      	mvns	r3, r3
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d003      	beq.n	8003f42 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003f3a:	69ba      	ldr	r2, [r7, #24]
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f42:	4a1d      	ldr	r2, [pc, #116]	; (8003fb8 <HAL_GPIO_Init+0x334>)
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f48:	4b1b      	ldr	r3, [pc, #108]	; (8003fb8 <HAL_GPIO_Init+0x334>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	43db      	mvns	r3, r3
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	4013      	ands	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d003      	beq.n	8003f6c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f6c:	4a12      	ldr	r2, [pc, #72]	; (8003fb8 <HAL_GPIO_Init+0x334>)
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	3301      	adds	r3, #1
 8003f76:	61fb      	str	r3, [r7, #28]
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	2b0f      	cmp	r3, #15
 8003f7c:	f67f ae92 	bls.w	8003ca4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003f80:	bf00      	nop
 8003f82:	bf00      	nop
 8003f84:	3724      	adds	r7, #36	; 0x24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	40023800 	.word	0x40023800
 8003f94:	40013800 	.word	0x40013800
 8003f98:	40020000 	.word	0x40020000
 8003f9c:	40020400 	.word	0x40020400
 8003fa0:	40020800 	.word	0x40020800
 8003fa4:	40020c00 	.word	0x40020c00
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	40021400 	.word	0x40021400
 8003fb0:	40021800 	.word	0x40021800
 8003fb4:	40021c00 	.word	0x40021c00
 8003fb8:	40013c00 	.word	0x40013c00

08003fbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	691a      	ldr	r2, [r3, #16]
 8003fcc:	887b      	ldrh	r3, [r7, #2]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d002      	beq.n	8003fda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	73fb      	strb	r3, [r7, #15]
 8003fd8:	e001      	b.n	8003fde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3714      	adds	r7, #20
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	807b      	strh	r3, [r7, #2]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ffc:	787b      	ldrb	r3, [r7, #1]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d003      	beq.n	800400a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004002:	887a      	ldrh	r2, [r7, #2]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004008:	e003      	b.n	8004012 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800400a:	887b      	ldrh	r3, [r7, #2]
 800400c:	041a      	lsls	r2, r3, #16
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	619a      	str	r2, [r3, #24]
}
 8004012:	bf00      	nop
 8004014:	370c      	adds	r7, #12
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
	...

08004020 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	4603      	mov	r3, r0
 8004028:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800402a:	4b08      	ldr	r3, [pc, #32]	; (800404c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800402c:	695a      	ldr	r2, [r3, #20]
 800402e:	88fb      	ldrh	r3, [r7, #6]
 8004030:	4013      	ands	r3, r2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d006      	beq.n	8004044 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004036:	4a05      	ldr	r2, [pc, #20]	; (800404c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004038:	88fb      	ldrh	r3, [r7, #6]
 800403a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800403c:	88fb      	ldrh	r3, [r7, #6]
 800403e:	4618      	mov	r0, r3
 8004040:	f7fe fdfe 	bl	8002c40 <HAL_GPIO_EXTI_Callback>
  }
}
 8004044:	bf00      	nop
 8004046:	3708      	adds	r7, #8
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	40013c00 	.word	0x40013c00

08004050 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d101      	bne.n	8004062 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e07f      	b.n	8004162 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d106      	bne.n	800407c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f7fe fe32 	bl	8002ce0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2224      	movs	r2, #36	; 0x24
 8004080:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f022 0201 	bic.w	r2, r2, #1
 8004092:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685a      	ldr	r2, [r3, #4]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80040a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d107      	bne.n	80040ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	689a      	ldr	r2, [r3, #8]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040c6:	609a      	str	r2, [r3, #8]
 80040c8:	e006      	b.n	80040d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689a      	ldr	r2, [r3, #8]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80040d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d104      	bne.n	80040ea <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	6859      	ldr	r1, [r3, #4]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	4b1d      	ldr	r3, [pc, #116]	; (800416c <HAL_I2C_Init+0x11c>)
 80040f6:	430b      	orrs	r3, r1
 80040f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	68da      	ldr	r2, [r3, #12]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004108:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691a      	ldr	r2, [r3, #16]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	430a      	orrs	r2, r1
 8004122:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	69d9      	ldr	r1, [r3, #28]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a1a      	ldr	r2, [r3, #32]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	430a      	orrs	r2, r1
 8004132:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f042 0201 	orr.w	r2, r2, #1
 8004142:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2220      	movs	r2, #32
 800414e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3708      	adds	r7, #8
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	02008000 	.word	0x02008000

08004170 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b088      	sub	sp, #32
 8004174:	af02      	add	r7, sp, #8
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	4608      	mov	r0, r1
 800417a:	4611      	mov	r1, r2
 800417c:	461a      	mov	r2, r3
 800417e:	4603      	mov	r3, r0
 8004180:	817b      	strh	r3, [r7, #10]
 8004182:	460b      	mov	r3, r1
 8004184:	813b      	strh	r3, [r7, #8]
 8004186:	4613      	mov	r3, r2
 8004188:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b20      	cmp	r3, #32
 8004194:	f040 80f9 	bne.w	800438a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004198:	6a3b      	ldr	r3, [r7, #32]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d002      	beq.n	80041a4 <HAL_I2C_Mem_Write+0x34>
 800419e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d105      	bne.n	80041b0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041aa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e0ed      	b.n	800438c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d101      	bne.n	80041be <HAL_I2C_Mem_Write+0x4e>
 80041ba:	2302      	movs	r3, #2
 80041bc:	e0e6      	b.n	800438c <HAL_I2C_Mem_Write+0x21c>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80041c6:	f7ff f8a3 	bl	8003310 <HAL_GetTick>
 80041ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	9300      	str	r3, [sp, #0]
 80041d0:	2319      	movs	r3, #25
 80041d2:	2201      	movs	r2, #1
 80041d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80041d8:	68f8      	ldr	r0, [r7, #12]
 80041da:	f000 f955 	bl	8004488 <I2C_WaitOnFlagUntilTimeout>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e0d1      	b.n	800438c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2221      	movs	r2, #33	; 0x21
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2240      	movs	r2, #64	; 0x40
 80041f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2200      	movs	r2, #0
 80041fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6a3a      	ldr	r2, [r7, #32]
 8004202:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004208:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004210:	88f8      	ldrh	r0, [r7, #6]
 8004212:	893a      	ldrh	r2, [r7, #8]
 8004214:	8979      	ldrh	r1, [r7, #10]
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	9301      	str	r3, [sp, #4]
 800421a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800421c:	9300      	str	r3, [sp, #0]
 800421e:	4603      	mov	r3, r0
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f000 f8b9 	bl	8004398 <I2C_RequestMemoryWrite>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d005      	beq.n	8004238 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e0a9      	b.n	800438c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800423c:	b29b      	uxth	r3, r3
 800423e:	2bff      	cmp	r3, #255	; 0xff
 8004240:	d90e      	bls.n	8004260 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	22ff      	movs	r2, #255	; 0xff
 8004246:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800424c:	b2da      	uxtb	r2, r3
 800424e:	8979      	ldrh	r1, [r7, #10]
 8004250:	2300      	movs	r3, #0
 8004252:	9300      	str	r3, [sp, #0]
 8004254:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f000 fab1 	bl	80047c0 <I2C_TransferConfig>
 800425e:	e00f      	b.n	8004280 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004264:	b29a      	uxth	r2, r3
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800426e:	b2da      	uxtb	r2, r3
 8004270:	8979      	ldrh	r1, [r7, #10]
 8004272:	2300      	movs	r3, #0
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f000 faa0 	bl	80047c0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f000 f93f 	bl	8004508 <I2C_WaitOnTXISFlagUntilTimeout>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d001      	beq.n	8004294 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e07b      	b.n	800438c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004298:	781a      	ldrb	r2, [r3, #0]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a4:	1c5a      	adds	r2, r3, #1
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	3b01      	subs	r3, #1
 80042b2:	b29a      	uxth	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042bc:	3b01      	subs	r3, #1
 80042be:	b29a      	uxth	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d034      	beq.n	8004338 <HAL_I2C_Mem_Write+0x1c8>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d130      	bne.n	8004338 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	9300      	str	r3, [sp, #0]
 80042da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042dc:	2200      	movs	r2, #0
 80042de:	2180      	movs	r1, #128	; 0x80
 80042e0:	68f8      	ldr	r0, [r7, #12]
 80042e2:	f000 f8d1 	bl	8004488 <I2C_WaitOnFlagUntilTimeout>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d001      	beq.n	80042f0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e04d      	b.n	800438c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2bff      	cmp	r3, #255	; 0xff
 80042f8:	d90e      	bls.n	8004318 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	22ff      	movs	r2, #255	; 0xff
 80042fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004304:	b2da      	uxtb	r2, r3
 8004306:	8979      	ldrh	r1, [r7, #10]
 8004308:	2300      	movs	r3, #0
 800430a:	9300      	str	r3, [sp, #0]
 800430c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f000 fa55 	bl	80047c0 <I2C_TransferConfig>
 8004316:	e00f      	b.n	8004338 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800431c:	b29a      	uxth	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004326:	b2da      	uxtb	r2, r3
 8004328:	8979      	ldrh	r1, [r7, #10]
 800432a:	2300      	movs	r3, #0
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f000 fa44 	bl	80047c0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800433c:	b29b      	uxth	r3, r3
 800433e:	2b00      	cmp	r3, #0
 8004340:	d19e      	bne.n	8004280 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004342:	697a      	ldr	r2, [r7, #20]
 8004344:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 f91e 	bl	8004588 <I2C_WaitOnSTOPFlagUntilTimeout>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d001      	beq.n	8004356 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e01a      	b.n	800438c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2220      	movs	r2, #32
 800435c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6859      	ldr	r1, [r3, #4]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	4b0a      	ldr	r3, [pc, #40]	; (8004394 <HAL_I2C_Mem_Write+0x224>)
 800436a:	400b      	ands	r3, r1
 800436c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2220      	movs	r2, #32
 8004372:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004386:	2300      	movs	r3, #0
 8004388:	e000      	b.n	800438c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800438a:	2302      	movs	r3, #2
  }
}
 800438c:	4618      	mov	r0, r3
 800438e:	3718      	adds	r7, #24
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	fe00e800 	.word	0xfe00e800

08004398 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af02      	add	r7, sp, #8
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	4608      	mov	r0, r1
 80043a2:	4611      	mov	r1, r2
 80043a4:	461a      	mov	r2, r3
 80043a6:	4603      	mov	r3, r0
 80043a8:	817b      	strh	r3, [r7, #10]
 80043aa:	460b      	mov	r3, r1
 80043ac:	813b      	strh	r3, [r7, #8]
 80043ae:	4613      	mov	r3, r2
 80043b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80043b2:	88fb      	ldrh	r3, [r7, #6]
 80043b4:	b2da      	uxtb	r2, r3
 80043b6:	8979      	ldrh	r1, [r7, #10]
 80043b8:	4b20      	ldr	r3, [pc, #128]	; (800443c <I2C_RequestMemoryWrite+0xa4>)
 80043ba:	9300      	str	r3, [sp, #0]
 80043bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f000 f9fd 	bl	80047c0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043c6:	69fa      	ldr	r2, [r7, #28]
 80043c8:	69b9      	ldr	r1, [r7, #24]
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	f000 f89c 	bl	8004508 <I2C_WaitOnTXISFlagUntilTimeout>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e02c      	b.n	8004434 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043da:	88fb      	ldrh	r3, [r7, #6]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d105      	bne.n	80043ec <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043e0:	893b      	ldrh	r3, [r7, #8]
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	629a      	str	r2, [r3, #40]	; 0x28
 80043ea:	e015      	b.n	8004418 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80043ec:	893b      	ldrh	r3, [r7, #8]
 80043ee:	0a1b      	lsrs	r3, r3, #8
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043fa:	69fa      	ldr	r2, [r7, #28]
 80043fc:	69b9      	ldr	r1, [r7, #24]
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 f882 	bl	8004508 <I2C_WaitOnTXISFlagUntilTimeout>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e012      	b.n	8004434 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800440e:	893b      	ldrh	r3, [r7, #8]
 8004410:	b2da      	uxtb	r2, r3
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	9300      	str	r3, [sp, #0]
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	2200      	movs	r2, #0
 8004420:	2180      	movs	r1, #128	; 0x80
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 f830 	bl	8004488 <I2C_WaitOnFlagUntilTimeout>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d001      	beq.n	8004432 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e000      	b.n	8004434 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3710      	adds	r7, #16
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}
 800443c:	80002000 	.word	0x80002000

08004440 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b02      	cmp	r3, #2
 8004454:	d103      	bne.n	800445e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2200      	movs	r2, #0
 800445c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	2b01      	cmp	r3, #1
 800446a:	d007      	beq.n	800447c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	699a      	ldr	r2, [r3, #24]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f042 0201 	orr.w	r2, r2, #1
 800447a:	619a      	str	r2, [r3, #24]
  }
}
 800447c:	bf00      	nop
 800447e:	370c      	adds	r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	60f8      	str	r0, [r7, #12]
 8004490:	60b9      	str	r1, [r7, #8]
 8004492:	603b      	str	r3, [r7, #0]
 8004494:	4613      	mov	r3, r2
 8004496:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004498:	e022      	b.n	80044e0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a0:	d01e      	beq.n	80044e0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044a2:	f7fe ff35 	bl	8003310 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	683a      	ldr	r2, [r7, #0]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d302      	bcc.n	80044b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d113      	bne.n	80044e0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044bc:	f043 0220 	orr.w	r2, r3, #32
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e00f      	b.n	8004500 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699a      	ldr	r2, [r3, #24]
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	4013      	ands	r3, r2
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	bf0c      	ite	eq
 80044f0:	2301      	moveq	r3, #1
 80044f2:	2300      	movne	r3, #0
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	461a      	mov	r2, r3
 80044f8:	79fb      	ldrb	r3, [r7, #7]
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d0cd      	beq.n	800449a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044fe:	2300      	movs	r3, #0
}
 8004500:	4618      	mov	r0, r3
 8004502:	3710      	adds	r7, #16
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004514:	e02c      	b.n	8004570 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	68b9      	ldr	r1, [r7, #8]
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f000 f870 	bl	8004600 <I2C_IsErrorOccurred>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e02a      	b.n	8004580 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004530:	d01e      	beq.n	8004570 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004532:	f7fe feed 	bl	8003310 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	68ba      	ldr	r2, [r7, #8]
 800453e:	429a      	cmp	r2, r3
 8004540:	d302      	bcc.n	8004548 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d113      	bne.n	8004570 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800454c:	f043 0220 	orr.w	r2, r3, #32
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2220      	movs	r2, #32
 8004558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e007      	b.n	8004580 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b02      	cmp	r3, #2
 800457c:	d1cb      	bne.n	8004516 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3710      	adds	r7, #16
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004594:	e028      	b.n	80045e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	68b9      	ldr	r1, [r7, #8]
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f000 f830 	bl	8004600 <I2C_IsErrorOccurred>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e026      	b.n	80045f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045aa:	f7fe feb1 	bl	8003310 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d302      	bcc.n	80045c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d113      	bne.n	80045e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c4:	f043 0220 	orr.w	r2, r3, #32
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2220      	movs	r2, #32
 80045d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e007      	b.n	80045f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	f003 0320 	and.w	r3, r3, #32
 80045f2:	2b20      	cmp	r3, #32
 80045f4:	d1cf      	bne.n	8004596 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b08a      	sub	sp, #40	; 0x28
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800460c:	2300      	movs	r3, #0
 800460e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800461a:	2300      	movs	r3, #0
 800461c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	f003 0310 	and.w	r3, r3, #16
 8004628:	2b00      	cmp	r3, #0
 800462a:	d068      	beq.n	80046fe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2210      	movs	r2, #16
 8004632:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004634:	e049      	b.n	80046ca <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800463c:	d045      	beq.n	80046ca <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800463e:	f7fe fe67 	bl	8003310 <HAL_GetTick>
 8004642:	4602      	mov	r2, r0
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	68ba      	ldr	r2, [r7, #8]
 800464a:	429a      	cmp	r2, r3
 800464c:	d302      	bcc.n	8004654 <I2C_IsErrorOccurred+0x54>
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d13a      	bne.n	80046ca <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800465e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004666:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004672:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004676:	d121      	bne.n	80046bc <I2C_IsErrorOccurred+0xbc>
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800467e:	d01d      	beq.n	80046bc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004680:	7cfb      	ldrb	r3, [r7, #19]
 8004682:	2b20      	cmp	r3, #32
 8004684:	d01a      	beq.n	80046bc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	685a      	ldr	r2, [r3, #4]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004694:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004696:	f7fe fe3b 	bl	8003310 <HAL_GetTick>
 800469a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800469c:	e00e      	b.n	80046bc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800469e:	f7fe fe37 	bl	8003310 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	2b19      	cmp	r3, #25
 80046aa:	d907      	bls.n	80046bc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	f043 0320 	orr.w	r3, r3, #32
 80046b2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80046ba:	e006      	b.n	80046ca <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	f003 0320 	and.w	r3, r3, #32
 80046c6:	2b20      	cmp	r3, #32
 80046c8:	d1e9      	bne.n	800469e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	699b      	ldr	r3, [r3, #24]
 80046d0:	f003 0320 	and.w	r3, r3, #32
 80046d4:	2b20      	cmp	r3, #32
 80046d6:	d003      	beq.n	80046e0 <I2C_IsErrorOccurred+0xe0>
 80046d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d0aa      	beq.n	8004636 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80046e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d103      	bne.n	80046f0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2220      	movs	r2, #32
 80046ee:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80046f0:	6a3b      	ldr	r3, [r7, #32]
 80046f2:	f043 0304 	orr.w	r3, r3, #4
 80046f6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00b      	beq.n	8004728 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004710:	6a3b      	ldr	r3, [r7, #32]
 8004712:	f043 0301 	orr.w	r3, r3, #1
 8004716:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004720:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00b      	beq.n	800474a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004732:	6a3b      	ldr	r3, [r7, #32]
 8004734:	f043 0308 	orr.w	r3, r3, #8
 8004738:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004742:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004750:	2b00      	cmp	r3, #0
 8004752:	d00b      	beq.n	800476c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004754:	6a3b      	ldr	r3, [r7, #32]
 8004756:	f043 0302 	orr.w	r3, r3, #2
 800475a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004764:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800476c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004770:	2b00      	cmp	r3, #0
 8004772:	d01c      	beq.n	80047ae <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f7ff fe63 	bl	8004440 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6859      	ldr	r1, [r3, #4]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	4b0d      	ldr	r3, [pc, #52]	; (80047bc <I2C_IsErrorOccurred+0x1bc>)
 8004786:	400b      	ands	r3, r1
 8004788:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800478e:	6a3b      	ldr	r3, [r7, #32]
 8004790:	431a      	orrs	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2220      	movs	r2, #32
 800479a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80047ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3728      	adds	r7, #40	; 0x28
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	fe00e800 	.word	0xfe00e800

080047c0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b087      	sub	sp, #28
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	607b      	str	r3, [r7, #4]
 80047ca:	460b      	mov	r3, r1
 80047cc:	817b      	strh	r3, [r7, #10]
 80047ce:	4613      	mov	r3, r2
 80047d0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047d2:	897b      	ldrh	r3, [r7, #10]
 80047d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047d8:	7a7b      	ldrb	r3, [r7, #9]
 80047da:	041b      	lsls	r3, r3, #16
 80047dc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047e0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80047ee:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685a      	ldr	r2, [r3, #4]
 80047f6:	6a3b      	ldr	r3, [r7, #32]
 80047f8:	0d5b      	lsrs	r3, r3, #21
 80047fa:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80047fe:	4b08      	ldr	r3, [pc, #32]	; (8004820 <I2C_TransferConfig+0x60>)
 8004800:	430b      	orrs	r3, r1
 8004802:	43db      	mvns	r3, r3
 8004804:	ea02 0103 	and.w	r1, r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	430a      	orrs	r2, r1
 8004810:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004812:	bf00      	nop
 8004814:	371c      	adds	r7, #28
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	03ff63ff 	.word	0x03ff63ff

08004824 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004834:	b2db      	uxtb	r3, r3
 8004836:	2b20      	cmp	r3, #32
 8004838:	d138      	bne.n	80048ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004840:	2b01      	cmp	r3, #1
 8004842:	d101      	bne.n	8004848 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004844:	2302      	movs	r3, #2
 8004846:	e032      	b.n	80048ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2224      	movs	r2, #36	; 0x24
 8004854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f022 0201 	bic.w	r2, r2, #1
 8004866:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004876:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	6819      	ldr	r1, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	683a      	ldr	r2, [r7, #0]
 8004884:	430a      	orrs	r2, r1
 8004886:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0201 	orr.w	r2, r2, #1
 8004896:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2220      	movs	r2, #32
 800489c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	e000      	b.n	80048ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80048ac:	2302      	movs	r3, #2
  }
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b085      	sub	sp, #20
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
 80048c2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	2b20      	cmp	r3, #32
 80048ce:	d139      	bne.n	8004944 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d101      	bne.n	80048de <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80048da:	2302      	movs	r3, #2
 80048dc:	e033      	b.n	8004946 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2224      	movs	r2, #36	; 0x24
 80048ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f022 0201 	bic.w	r2, r2, #1
 80048fc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800490c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	021b      	lsls	r3, r3, #8
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	4313      	orrs	r3, r2
 8004916:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68fa      	ldr	r2, [r7, #12]
 800491e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f042 0201 	orr.w	r2, r2, #1
 800492e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2220      	movs	r2, #32
 8004934:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004940:	2300      	movs	r3, #0
 8004942:	e000      	b.n	8004946 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004944:	2302      	movs	r3, #2
  }
}
 8004946:	4618      	mov	r0, r3
 8004948:	3714      	adds	r7, #20
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
	...

08004954 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b088      	sub	sp, #32
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d101      	bne.n	8004966 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e0d2      	b.n	8004b0c <HAL_I2S_Init+0x1b8>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d106      	bne.n	8004980 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f7fe fa0e 	bl	8002d9c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	69d9      	ldr	r1, [r3, #28]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	4b60      	ldr	r3, [pc, #384]	; (8004b14 <HAL_I2S_Init+0x1c0>)
 8004994:	400b      	ands	r3, r1
 8004996:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2202      	movs	r2, #2
 800499e:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d067      	beq.n	8004a78 <HAL_I2S_Init+0x124>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d102      	bne.n	80049b6 <HAL_I2S_Init+0x62>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80049b0:	2310      	movs	r3, #16
 80049b2:	617b      	str	r3, [r7, #20]
 80049b4:	e001      	b.n	80049ba <HAL_I2S_Init+0x66>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80049b6:	2320      	movs	r3, #32
 80049b8:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	2b20      	cmp	r3, #32
 80049c0:	d802      	bhi.n	80049c8 <HAL_I2S_Init+0x74>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	005b      	lsls	r3, r3, #1
 80049c6:	617b      	str	r3, [r7, #20]
    }

    /* If an external I2S clock has to be used, the specific define should be set
    in the project configuration or in the stm32f3xx_conf.h file */
    if (hi2s->Init.ClockSource == I2S_CLOCK_EXTERNAL)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	69db      	ldr	r3, [r3, #28]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d102      	bne.n	80049d6 <HAL_I2S_Init+0x82>
    {
      /* Set the I2S clock to the external clock  value */
      i2sclk = EXTERNAL_CLOCK_VALUE;
 80049d0:	4b51      	ldr	r3, [pc, #324]	; (8004b18 <HAL_I2S_Init+0x1c4>)
 80049d2:	60fb      	str	r3, [r7, #12]
 80049d4:	e003      	b.n	80049de <HAL_I2S_Init+0x8a>
    }
    else
    {
      /* Get the I2S source clock value */
      i2sclk = I2S_GetClockFreq(hi2s);
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 fa24 	bl	8004e24 <I2S_GetClockFreq>
 80049dc:	60f8      	str	r0, [r7, #12]
    }

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049e6:	d125      	bne.n	8004a34 <HAL_I2S_Init+0xe0>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d010      	beq.n	8004a12 <HAL_I2S_Init+0xbe>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80049fa:	4613      	mov	r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	4413      	add	r3, r2
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	461a      	mov	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a0c:	3305      	adds	r3, #5
 8004a0e:	613b      	str	r3, [r7, #16]
 8004a10:	e01f      	b.n	8004a52 <HAL_I2S_Init+0xfe>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	00db      	lsls	r3, r3, #3
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	4413      	add	r3, r2
 8004a22:	005b      	lsls	r3, r3, #1
 8004a24:	461a      	mov	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2e:	3305      	adds	r3, #5
 8004a30:	613b      	str	r3, [r7, #16]
 8004a32:	e00e      	b.n	8004a52 <HAL_I2S_Init+0xfe>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	4413      	add	r3, r2
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	461a      	mov	r2, r3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a4e:	3305      	adds	r3, #5
 8004a50:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	4a31      	ldr	r2, [pc, #196]	; (8004b1c <HAL_I2S_Init+0x1c8>)
 8004a56:	fba2 2303 	umull	r2, r3, r2, r3
 8004a5a:	08db      	lsrs	r3, r3, #3
 8004a5c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	f003 0301 	and.w	r3, r3, #1
 8004a64:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004a66:	693a      	ldr	r2, [r7, #16]
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	085b      	lsrs	r3, r3, #1
 8004a6e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	021b      	lsls	r3, r3, #8
 8004a74:	61bb      	str	r3, [r7, #24]
 8004a76:	e003      	b.n	8004a80 <HAL_I2S_Init+0x12c>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004a78:	2302      	movs	r3, #2
 8004a7a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d902      	bls.n	8004a8c <HAL_I2S_Init+0x138>
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	2bff      	cmp	r3, #255	; 0xff
 8004a8a:	d907      	bls.n	8004a9c <HAL_I2S_Init+0x148>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a90:	f043 0210 	orr.w	r2, r3, #16
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	63da      	str	r2, [r3, #60]	; 0x3c
    return  HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e037      	b.n	8004b0c <HAL_I2S_Init+0x1b8>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	691a      	ldr	r2, [r3, #16]
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	ea42 0103 	orr.w	r1, r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	69fa      	ldr	r2, [r7, #28]
 8004aac:	430a      	orrs	r2, r1
 8004aae:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	69da      	ldr	r2, [r3, #28]
 8004ab6:	4b17      	ldr	r3, [pc, #92]	; (8004b14 <HAL_I2S_Init+0x1c0>)
 8004ab8:	4013      	ands	r3, r2
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	6851      	ldr	r1, [r2, #4]
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	6892      	ldr	r2, [r2, #8]
 8004ac2:	4311      	orrs	r1, r2
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	68d2      	ldr	r2, [r2, #12]
 8004ac8:	4311      	orrs	r1, r2
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	6992      	ldr	r2, [r2, #24]
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	431a      	orrs	r2, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ada:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	2b30      	cmp	r3, #48	; 0x30
 8004ae2:	d003      	beq.n	8004aec <HAL_I2S_Init+0x198>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	2bb0      	cmp	r3, #176	; 0xb0
 8004aea:	d107      	bne.n	8004afc <HAL_I2S_Init+0x1a8>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	69da      	ldr	r2, [r3, #28]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004afa:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->State     = HAL_I2S_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3720      	adds	r7, #32
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	fffff040 	.word	0xfffff040
 8004b18:	00bb8000 	.word	0x00bb8000
 8004b1c:	cccccccd 	.word	0xcccccccd

08004b20 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d002      	beq.n	8004b3a <HAL_I2S_Transmit_DMA+0x1a>
 8004b34:	88fb      	ldrh	r3, [r7, #6]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e08e      	b.n	8004c5c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d101      	bne.n	8004b4e <HAL_I2S_Transmit_DMA+0x2e>
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	e086      	b.n	8004c5c <HAL_I2S_Transmit_DMA+0x13c>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2201      	movs	r2, #1
 8004b52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d005      	beq.n	8004b6e <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    return HAL_BUSY;
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	e076      	b.n	8004c5c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2203      	movs	r2, #3
 8004b72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->pTxBuffPtr = pData;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	68ba      	ldr	r2, [r7, #8]
 8004b80:	621a      	str	r2, [r3, #32]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	69db      	ldr	r3, [r3, #28]
 8004b88:	f003 0307 	and.w	r3, r3, #7
 8004b8c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	2b03      	cmp	r3, #3
 8004b92:	d002      	beq.n	8004b9a <HAL_I2S_Transmit_DMA+0x7a>
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	2b05      	cmp	r3, #5
 8004b98:	d10a      	bne.n	8004bb0 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004b9a:	88fb      	ldrh	r3, [r7, #6]
 8004b9c:	005b      	lsls	r3, r3, #1
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	849a      	strh	r2, [r3, #36]	; 0x24
    hi2s->TxXferCount = (Size << 1U);
 8004ba4:	88fb      	ldrh	r3, [r7, #6]
 8004ba6:	005b      	lsls	r3, r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	84da      	strh	r2, [r3, #38]	; 0x26
 8004bae:	e005      	b.n	8004bbc <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	88fa      	ldrh	r2, [r7, #6]
 8004bb4:	849a      	strh	r2, [r3, #36]	; 0x24
    hi2s->TxXferCount = Size;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	88fa      	ldrh	r2, [r7, #6]
 8004bba:	84da      	strh	r2, [r3, #38]	; 0x26
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc0:	4a28      	ldr	r2, [pc, #160]	; (8004c64 <HAL_I2S_Transmit_DMA+0x144>)
 8004bc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc8:	4a27      	ldr	r2, [pc, #156]	; (8004c68 <HAL_I2S_Transmit_DMA+0x148>)
 8004bca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd0:	4a26      	ldr	r2, [pc, #152]	; (8004c6c <HAL_I2S_Transmit_DMA+0x14c>)
 8004bd2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6b18      	ldr	r0, [r3, #48]	; 0x30
                                 (uint32_t)hi2s->pTxBuffPtr,
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a1b      	ldr	r3, [r3, #32]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004bdc:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004be4:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004bea:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004bec:	f7fe fd80 	bl	80036f0 <HAL_DMA_Start_IT>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00f      	beq.n	8004c16 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bfa:	f043 0208 	orr.w	r2, r3, #8
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	63da      	str	r2, [r3, #60]	; 0x3c
    hi2s->State = HAL_I2S_STATE_READY;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    __HAL_UNLOCK(hi2s);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e022      	b.n	8004c5c <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	69db      	ldr	r3, [r3, #28]
 8004c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d107      	bne.n	8004c34 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	69da      	ldr	r2, [r3, #28]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c32:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d107      	bne.n	8004c52 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f042 0202 	orr.w	r2, r2, #2
 8004c50:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  return HAL_OK;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3718      	adds	r7, #24
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	08004eff 	.word	0x08004eff
 8004c68:	08004ebd 	.word	0x08004ebd
 8004c6c:	08004f79 	.word	0x08004f79

08004c70 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d002      	beq.n	8004c8a <HAL_I2S_Receive_DMA+0x1a>
 8004c84:	88fb      	ldrh	r3, [r7, #6]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e0a1      	b.n	8004dd2 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d101      	bne.n	8004c9e <HAL_I2S_Receive_DMA+0x2e>
 8004c9a:	2302      	movs	r3, #2
 8004c9c:	e099      	b.n	8004dd2 <HAL_I2S_Receive_DMA+0x162>
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d005      	beq.n	8004cbe <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    return HAL_BUSY;
 8004cba:	2302      	movs	r3, #2
 8004cbc:	e089      	b.n	8004dd2 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2204      	movs	r2, #4
 8004cc2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->pRxBuffPtr = pData;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	629a      	str	r2, [r3, #40]	; 0x28

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	69db      	ldr	r3, [r3, #28]
 8004cd8:	f003 0307 	and.w	r3, r3, #7
 8004cdc:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	2b03      	cmp	r3, #3
 8004ce2:	d002      	beq.n	8004cea <HAL_I2S_Receive_DMA+0x7a>
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	2b05      	cmp	r3, #5
 8004ce8:	d10a      	bne.n	8004d00 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 8004cea:	88fb      	ldrh	r3, [r7, #6]
 8004cec:	005b      	lsls	r3, r3, #1
 8004cee:	b29a      	uxth	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	859a      	strh	r2, [r3, #44]	; 0x2c
    hi2s->RxXferCount = (Size << 1U);
 8004cf4:	88fb      	ldrh	r3, [r7, #6]
 8004cf6:	005b      	lsls	r3, r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	85da      	strh	r2, [r3, #46]	; 0x2e
 8004cfe:	e005      	b.n	8004d0c <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	88fa      	ldrh	r2, [r7, #6]
 8004d04:	859a      	strh	r2, [r3, #44]	; 0x2c
    hi2s->RxXferCount = Size;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	88fa      	ldrh	r2, [r7, #6]
 8004d0a:	85da      	strh	r2, [r3, #46]	; 0x2e
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d10:	4a32      	ldr	r2, [pc, #200]	; (8004ddc <HAL_I2S_Receive_DMA+0x16c>)
 8004d12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d18:	4a31      	ldr	r2, [pc, #196]	; (8004de0 <HAL_I2S_Receive_DMA+0x170>)
 8004d1a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d20:	4a30      	ldr	r2, [pc, #192]	; (8004de4 <HAL_I2S_Receive_DMA+0x174>)
 8004d22:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d32:	d10a      	bne.n	8004d4a <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004d34:	2300      	movs	r3, #0
 8004d36:	613b      	str	r3, [r7, #16]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	613b      	str	r3, [r7, #16]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	613b      	str	r3, [r7, #16]
 8004d48:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	330c      	adds	r3, #12
 8004d54:	4619      	mov	r1, r3
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d5a:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004d60:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8004d62:	f7fe fcc5 	bl	80036f0 <HAL_DMA_Start_IT>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00f      	beq.n	8004d8c <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d70:	f043 0208 	orr.w	r2, r3, #8
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	63da      	str	r2, [r3, #60]	; 0x3c
    hi2s->State = HAL_I2S_STATE_READY;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    __HAL_UNLOCK(hi2s);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e022      	b.n	8004dd2 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d107      	bne.n	8004daa <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	69da      	ldr	r2, [r3, #28]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004da8:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f003 0301 	and.w	r3, r3, #1
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d107      	bne.n	8004dc8 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	685a      	ldr	r2, [r3, #4]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0201 	orr.w	r2, r2, #1
 8004dc6:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3718      	adds	r7, #24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	08004f5d 	.word	0x08004f5d
 8004de0:	08004f1b 	.word	0x08004f1b
 8004de4:	08004f79 	.word	0x08004f79

08004de8 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b083      	sub	sp, #12
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004e18:	bf00      	nop
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <I2S_GetClockFreq>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *               the configuration information for I2S module.
  * @retval I2S Clock Input
  */
static uint32_t I2S_GetClockFreq(I2S_HandleTypeDef *hi2s)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b087      	sub	sp, #28
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  uint32_t i2sclocksource;

  /* Configure I2S Clock based on I2S source clock selection */

  /* I2S_CLK_x : I2S Block Clock configuration for different clock sources selected */
  switch (hi2s->Init.ClockSource)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	69db      	ldr	r3, [r3, #28]
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d02d      	beq.n	8004e90 <I2S_GetClockFreq+0x6c>
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d12e      	bne.n	8004e96 <I2S_GetClockFreq+0x72>
  {
    case I2S_CLOCK_PLL :
    {
      /* Configure the PLLI2S division factor */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004e38:	4b1c      	ldr	r3, [pc, #112]	; (8004eac <I2S_GetClockFreq+0x88>)
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d108      	bne.n	8004e56 <I2S_GetClockFreq+0x32>
      {
        /* In Case the PLL Source is HSI (Internal Clock) */
        vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004e44:	4b19      	ldr	r3, [pc, #100]	; (8004eac <I2S_GetClockFreq+0x88>)
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e4c:	4a18      	ldr	r2, [pc, #96]	; (8004eb0 <I2S_GetClockFreq+0x8c>)
 8004e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e52:	617b      	str	r3, [r7, #20]
 8004e54:	e007      	b.n	8004e66 <I2S_GetClockFreq+0x42>
      }
      else
      {
        /* In Case the PLL Source is HSE (External Clock) */
        vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8004e56:	4b15      	ldr	r3, [pc, #84]	; (8004eac <I2S_GetClockFreq+0x88>)
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e5e:	4a15      	ldr	r2, [pc, #84]	; (8004eb4 <I2S_GetClockFreq+0x90>)
 8004e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e64:	617b      	str	r3, [r7, #20]
      }

      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* I2S_CLK(first level) = PLLI2S_VCO Output/PLLI2SR */
      tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U;
 8004e66:	4b11      	ldr	r3, [pc, #68]	; (8004eac <I2S_GetClockFreq+0x88>)
 8004e68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e6c:	0f1b      	lsrs	r3, r3, #28
 8004e6e:	f003 0307 	and.w	r3, r3, #7
 8004e72:	60fb      	str	r3, [r7, #12]
      i2sclocksource = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg);
 8004e74:	4b0d      	ldr	r3, [pc, #52]	; (8004eac <I2S_GetClockFreq+0x88>)
 8004e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e7a:	099b      	lsrs	r3, r3, #6
 8004e7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e80:	697a      	ldr	r2, [r7, #20]
 8004e82:	fb03 f202 	mul.w	r2, r3, r2
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e8c:	613b      	str	r3, [r7, #16]

      break;
 8004e8e:	e005      	b.n	8004e9c <I2S_GetClockFreq+0x78>
    }
    case I2S_CLOCK_EXTERNAL :
    {
      i2sclocksource = EXTERNAL_CLOCK_VALUE;
 8004e90:	4b09      	ldr	r3, [pc, #36]	; (8004eb8 <I2S_GetClockFreq+0x94>)
 8004e92:	613b      	str	r3, [r7, #16]
      break;
 8004e94:	e002      	b.n	8004e9c <I2S_GetClockFreq+0x78>
    }
    default :
    {
      i2sclocksource = 0U;
 8004e96:	2300      	movs	r3, #0
 8004e98:	613b      	str	r3, [r7, #16]
      break;
 8004e9a:	bf00      	nop
    }
  }

  /* the return result is the value of I2S clock */
  return i2sclocksource;
 8004e9c:	693b      	ldr	r3, [r7, #16]
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	371c      	adds	r7, #28
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	00f42400 	.word	0x00f42400
 8004eb4:	017d7840 	.word	0x017d7840
 8004eb8:	00bb8000 	.word	0x00bb8000

08004ebc <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	69db      	ldr	r3, [r3, #28]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10e      	bne.n	8004ef0 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	685a      	ldr	r2, [r3, #4]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f022 0202 	bic.w	r2, r2, #2
 8004ee0:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	84da      	strh	r2, [r3, #38]	; 0x26
    hi2s->State = HAL_I2S_STATE_READY;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f7ff ff83 	bl	8004dfc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004ef6:	bf00      	nop
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004efe:	b580      	push	{r7, lr}
 8004f00:	b084      	sub	sp, #16
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f0a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8004f0c:	68f8      	ldr	r0, [r7, #12]
 8004f0e:	f7ff ff6b 	bl	8004de8 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004f12:	bf00      	nop
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8004f1a:	b580      	push	{r7, lr}
 8004f1c:	b084      	sub	sp, #16
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f26:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	69db      	ldr	r3, [r3, #28]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d10e      	bne.n	8004f4e <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	685a      	ldr	r2, [r3, #4]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f022 0201 	bic.w	r2, r2, #1
 8004f3e:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2200      	movs	r2, #0
 8004f44:	85da      	strh	r2, [r3, #46]	; 0x2e
    hi2s->State = HAL_I2S_STATE_READY;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f7fc f988 	bl	8001264 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004f54:	bf00      	nop
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f68:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8004f6a:	68f8      	ldr	r0, [r7, #12]
 8004f6c:	f7fc f95c 	bl	8001228 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004f70:	bf00      	nop
 8004f72:	3710      	adds	r7, #16
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f84:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	685a      	ldr	r2, [r3, #4]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 0203 	bic.w	r2, r2, #3
 8004f94:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	84da      	strh	r2, [r3, #38]	; 0x26
  hi2s->RxXferCount = 0U;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	85da      	strh	r2, [r3, #46]	; 0x2e

  hi2s->State = HAL_I2S_STATE_READY;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fae:	f043 0208 	orr.w	r2, r3, #8
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f7ff ff2a 	bl	8004e10 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004fbc:	bf00      	nop
 8004fbe:	3710      	adds	r7, #16
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}

08004fc4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004fce:	4b23      	ldr	r3, [pc, #140]	; (800505c <HAL_PWREx_EnableOverDrive+0x98>)
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	4a22      	ldr	r2, [pc, #136]	; (800505c <HAL_PWREx_EnableOverDrive+0x98>)
 8004fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8004fda:	4b20      	ldr	r3, [pc, #128]	; (800505c <HAL_PWREx_EnableOverDrive+0x98>)
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe2:	603b      	str	r3, [r7, #0]
 8004fe4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004fe6:	4b1e      	ldr	r3, [pc, #120]	; (8005060 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a1d      	ldr	r2, [pc, #116]	; (8005060 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004fec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ff0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ff2:	f7fe f98d 	bl	8003310 <HAL_GetTick>
 8004ff6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004ff8:	e009      	b.n	800500e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004ffa:	f7fe f989 	bl	8003310 <HAL_GetTick>
 8004ffe:	4602      	mov	r2, r0
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005008:	d901      	bls.n	800500e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e022      	b.n	8005054 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800500e:	4b14      	ldr	r3, [pc, #80]	; (8005060 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005016:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800501a:	d1ee      	bne.n	8004ffa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800501c:	4b10      	ldr	r3, [pc, #64]	; (8005060 <HAL_PWREx_EnableOverDrive+0x9c>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a0f      	ldr	r2, [pc, #60]	; (8005060 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005022:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005026:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005028:	f7fe f972 	bl	8003310 <HAL_GetTick>
 800502c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800502e:	e009      	b.n	8005044 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005030:	f7fe f96e 	bl	8003310 <HAL_GetTick>
 8005034:	4602      	mov	r2, r0
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800503e:	d901      	bls.n	8005044 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e007      	b.n	8005054 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005044:	4b06      	ldr	r3, [pc, #24]	; (8005060 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800504c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005050:	d1ee      	bne.n	8005030 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3708      	adds	r7, #8
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	40023800 	.word	0x40023800
 8005060:	40007000 	.word	0x40007000

08005064 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800506c:	2300      	movs	r3, #0
 800506e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e291      	b.n	800559e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0301 	and.w	r3, r3, #1
 8005082:	2b00      	cmp	r3, #0
 8005084:	f000 8087 	beq.w	8005196 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005088:	4b96      	ldr	r3, [pc, #600]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f003 030c 	and.w	r3, r3, #12
 8005090:	2b04      	cmp	r3, #4
 8005092:	d00c      	beq.n	80050ae <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005094:	4b93      	ldr	r3, [pc, #588]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f003 030c 	and.w	r3, r3, #12
 800509c:	2b08      	cmp	r3, #8
 800509e:	d112      	bne.n	80050c6 <HAL_RCC_OscConfig+0x62>
 80050a0:	4b90      	ldr	r3, [pc, #576]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050ac:	d10b      	bne.n	80050c6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050ae:	4b8d      	ldr	r3, [pc, #564]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d06c      	beq.n	8005194 <HAL_RCC_OscConfig+0x130>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d168      	bne.n	8005194 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e26b      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050ce:	d106      	bne.n	80050de <HAL_RCC_OscConfig+0x7a>
 80050d0:	4b84      	ldr	r3, [pc, #528]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a83      	ldr	r2, [pc, #524]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80050d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050da:	6013      	str	r3, [r2, #0]
 80050dc:	e02e      	b.n	800513c <HAL_RCC_OscConfig+0xd8>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d10c      	bne.n	8005100 <HAL_RCC_OscConfig+0x9c>
 80050e6:	4b7f      	ldr	r3, [pc, #508]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a7e      	ldr	r2, [pc, #504]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80050ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050f0:	6013      	str	r3, [r2, #0]
 80050f2:	4b7c      	ldr	r3, [pc, #496]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a7b      	ldr	r2, [pc, #492]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80050f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050fc:	6013      	str	r3, [r2, #0]
 80050fe:	e01d      	b.n	800513c <HAL_RCC_OscConfig+0xd8>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005108:	d10c      	bne.n	8005124 <HAL_RCC_OscConfig+0xc0>
 800510a:	4b76      	ldr	r3, [pc, #472]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a75      	ldr	r2, [pc, #468]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005110:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005114:	6013      	str	r3, [r2, #0]
 8005116:	4b73      	ldr	r3, [pc, #460]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a72      	ldr	r2, [pc, #456]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 800511c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005120:	6013      	str	r3, [r2, #0]
 8005122:	e00b      	b.n	800513c <HAL_RCC_OscConfig+0xd8>
 8005124:	4b6f      	ldr	r3, [pc, #444]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a6e      	ldr	r2, [pc, #440]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 800512a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800512e:	6013      	str	r3, [r2, #0]
 8005130:	4b6c      	ldr	r3, [pc, #432]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a6b      	ldr	r2, [pc, #428]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005136:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800513a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d013      	beq.n	800516c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005144:	f7fe f8e4 	bl	8003310 <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800514a:	e008      	b.n	800515e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800514c:	f7fe f8e0 	bl	8003310 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b64      	cmp	r3, #100	; 0x64
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e21f      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800515e:	4b61      	ldr	r3, [pc, #388]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d0f0      	beq.n	800514c <HAL_RCC_OscConfig+0xe8>
 800516a:	e014      	b.n	8005196 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800516c:	f7fe f8d0 	bl	8003310 <HAL_GetTick>
 8005170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005172:	e008      	b.n	8005186 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005174:	f7fe f8cc 	bl	8003310 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	2b64      	cmp	r3, #100	; 0x64
 8005180:	d901      	bls.n	8005186 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e20b      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005186:	4b57      	ldr	r3, [pc, #348]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1f0      	bne.n	8005174 <HAL_RCC_OscConfig+0x110>
 8005192:	e000      	b.n	8005196 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005194:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0302 	and.w	r3, r3, #2
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d069      	beq.n	8005276 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80051a2:	4b50      	ldr	r3, [pc, #320]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	f003 030c 	and.w	r3, r3, #12
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00b      	beq.n	80051c6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051ae:	4b4d      	ldr	r3, [pc, #308]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f003 030c 	and.w	r3, r3, #12
 80051b6:	2b08      	cmp	r3, #8
 80051b8:	d11c      	bne.n	80051f4 <HAL_RCC_OscConfig+0x190>
 80051ba:	4b4a      	ldr	r3, [pc, #296]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d116      	bne.n	80051f4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051c6:	4b47      	ldr	r3, [pc, #284]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d005      	beq.n	80051de <HAL_RCC_OscConfig+0x17a>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d001      	beq.n	80051de <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e1df      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051de:	4b41      	ldr	r3, [pc, #260]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	00db      	lsls	r3, r3, #3
 80051ec:	493d      	ldr	r1, [pc, #244]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051f2:	e040      	b.n	8005276 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d023      	beq.n	8005244 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051fc:	4b39      	ldr	r3, [pc, #228]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a38      	ldr	r2, [pc, #224]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005202:	f043 0301 	orr.w	r3, r3, #1
 8005206:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005208:	f7fe f882 	bl	8003310 <HAL_GetTick>
 800520c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800520e:	e008      	b.n	8005222 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005210:	f7fe f87e 	bl	8003310 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b02      	cmp	r3, #2
 800521c:	d901      	bls.n	8005222 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e1bd      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005222:	4b30      	ldr	r3, [pc, #192]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0302 	and.w	r3, r3, #2
 800522a:	2b00      	cmp	r3, #0
 800522c:	d0f0      	beq.n	8005210 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800522e:	4b2d      	ldr	r3, [pc, #180]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	00db      	lsls	r3, r3, #3
 800523c:	4929      	ldr	r1, [pc, #164]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 800523e:	4313      	orrs	r3, r2
 8005240:	600b      	str	r3, [r1, #0]
 8005242:	e018      	b.n	8005276 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005244:	4b27      	ldr	r3, [pc, #156]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a26      	ldr	r2, [pc, #152]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 800524a:	f023 0301 	bic.w	r3, r3, #1
 800524e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005250:	f7fe f85e 	bl	8003310 <HAL_GetTick>
 8005254:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005256:	e008      	b.n	800526a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005258:	f7fe f85a 	bl	8003310 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	2b02      	cmp	r3, #2
 8005264:	d901      	bls.n	800526a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005266:	2303      	movs	r3, #3
 8005268:	e199      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800526a:	4b1e      	ldr	r3, [pc, #120]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0302 	and.w	r3, r3, #2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d1f0      	bne.n	8005258 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0308 	and.w	r3, r3, #8
 800527e:	2b00      	cmp	r3, #0
 8005280:	d038      	beq.n	80052f4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d019      	beq.n	80052be <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800528a:	4b16      	ldr	r3, [pc, #88]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 800528c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800528e:	4a15      	ldr	r2, [pc, #84]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 8005290:	f043 0301 	orr.w	r3, r3, #1
 8005294:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005296:	f7fe f83b 	bl	8003310 <HAL_GetTick>
 800529a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800529c:	e008      	b.n	80052b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800529e:	f7fe f837 	bl	8003310 <HAL_GetTick>
 80052a2:	4602      	mov	r2, r0
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d901      	bls.n	80052b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e176      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052b0:	4b0c      	ldr	r3, [pc, #48]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80052b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d0f0      	beq.n	800529e <HAL_RCC_OscConfig+0x23a>
 80052bc:	e01a      	b.n	80052f4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052be:	4b09      	ldr	r3, [pc, #36]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80052c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052c2:	4a08      	ldr	r2, [pc, #32]	; (80052e4 <HAL_RCC_OscConfig+0x280>)
 80052c4:	f023 0301 	bic.w	r3, r3, #1
 80052c8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ca:	f7fe f821 	bl	8003310 <HAL_GetTick>
 80052ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052d0:	e00a      	b.n	80052e8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052d2:	f7fe f81d 	bl	8003310 <HAL_GetTick>
 80052d6:	4602      	mov	r2, r0
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d903      	bls.n	80052e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e15c      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
 80052e4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052e8:	4b91      	ldr	r3, [pc, #580]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80052ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d1ee      	bne.n	80052d2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0304 	and.w	r3, r3, #4
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 80a4 	beq.w	800544a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005302:	4b8b      	ldr	r3, [pc, #556]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10d      	bne.n	800532a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800530e:	4b88      	ldr	r3, [pc, #544]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005312:	4a87      	ldr	r2, [pc, #540]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005318:	6413      	str	r3, [r2, #64]	; 0x40
 800531a:	4b85      	ldr	r3, [pc, #532]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 800531c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800531e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005322:	60bb      	str	r3, [r7, #8]
 8005324:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005326:	2301      	movs	r3, #1
 8005328:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800532a:	4b82      	ldr	r3, [pc, #520]	; (8005534 <HAL_RCC_OscConfig+0x4d0>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005332:	2b00      	cmp	r3, #0
 8005334:	d118      	bne.n	8005368 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005336:	4b7f      	ldr	r3, [pc, #508]	; (8005534 <HAL_RCC_OscConfig+0x4d0>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a7e      	ldr	r2, [pc, #504]	; (8005534 <HAL_RCC_OscConfig+0x4d0>)
 800533c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005340:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005342:	f7fd ffe5 	bl	8003310 <HAL_GetTick>
 8005346:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005348:	e008      	b.n	800535c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800534a:	f7fd ffe1 	bl	8003310 <HAL_GetTick>
 800534e:	4602      	mov	r2, r0
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	1ad3      	subs	r3, r2, r3
 8005354:	2b64      	cmp	r3, #100	; 0x64
 8005356:	d901      	bls.n	800535c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e120      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800535c:	4b75      	ldr	r3, [pc, #468]	; (8005534 <HAL_RCC_OscConfig+0x4d0>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005364:	2b00      	cmp	r3, #0
 8005366:	d0f0      	beq.n	800534a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	2b01      	cmp	r3, #1
 800536e:	d106      	bne.n	800537e <HAL_RCC_OscConfig+0x31a>
 8005370:	4b6f      	ldr	r3, [pc, #444]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005374:	4a6e      	ldr	r2, [pc, #440]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005376:	f043 0301 	orr.w	r3, r3, #1
 800537a:	6713      	str	r3, [r2, #112]	; 0x70
 800537c:	e02d      	b.n	80053da <HAL_RCC_OscConfig+0x376>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10c      	bne.n	80053a0 <HAL_RCC_OscConfig+0x33c>
 8005386:	4b6a      	ldr	r3, [pc, #424]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800538a:	4a69      	ldr	r2, [pc, #420]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 800538c:	f023 0301 	bic.w	r3, r3, #1
 8005390:	6713      	str	r3, [r2, #112]	; 0x70
 8005392:	4b67      	ldr	r3, [pc, #412]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005396:	4a66      	ldr	r2, [pc, #408]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005398:	f023 0304 	bic.w	r3, r3, #4
 800539c:	6713      	str	r3, [r2, #112]	; 0x70
 800539e:	e01c      	b.n	80053da <HAL_RCC_OscConfig+0x376>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	2b05      	cmp	r3, #5
 80053a6:	d10c      	bne.n	80053c2 <HAL_RCC_OscConfig+0x35e>
 80053a8:	4b61      	ldr	r3, [pc, #388]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80053aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ac:	4a60      	ldr	r2, [pc, #384]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80053ae:	f043 0304 	orr.w	r3, r3, #4
 80053b2:	6713      	str	r3, [r2, #112]	; 0x70
 80053b4:	4b5e      	ldr	r3, [pc, #376]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80053b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b8:	4a5d      	ldr	r2, [pc, #372]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80053ba:	f043 0301 	orr.w	r3, r3, #1
 80053be:	6713      	str	r3, [r2, #112]	; 0x70
 80053c0:	e00b      	b.n	80053da <HAL_RCC_OscConfig+0x376>
 80053c2:	4b5b      	ldr	r3, [pc, #364]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80053c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053c6:	4a5a      	ldr	r2, [pc, #360]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80053c8:	f023 0301 	bic.w	r3, r3, #1
 80053cc:	6713      	str	r3, [r2, #112]	; 0x70
 80053ce:	4b58      	ldr	r3, [pc, #352]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80053d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053d2:	4a57      	ldr	r2, [pc, #348]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80053d4:	f023 0304 	bic.w	r3, r3, #4
 80053d8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d015      	beq.n	800540e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e2:	f7fd ff95 	bl	8003310 <HAL_GetTick>
 80053e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053e8:	e00a      	b.n	8005400 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053ea:	f7fd ff91 	bl	8003310 <HAL_GetTick>
 80053ee:	4602      	mov	r2, r0
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	1ad3      	subs	r3, r2, r3
 80053f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d901      	bls.n	8005400 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e0ce      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005400:	4b4b      	ldr	r3, [pc, #300]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005404:	f003 0302 	and.w	r3, r3, #2
 8005408:	2b00      	cmp	r3, #0
 800540a:	d0ee      	beq.n	80053ea <HAL_RCC_OscConfig+0x386>
 800540c:	e014      	b.n	8005438 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800540e:	f7fd ff7f 	bl	8003310 <HAL_GetTick>
 8005412:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005414:	e00a      	b.n	800542c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005416:	f7fd ff7b 	bl	8003310 <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	f241 3288 	movw	r2, #5000	; 0x1388
 8005424:	4293      	cmp	r3, r2
 8005426:	d901      	bls.n	800542c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e0b8      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800542c:	4b40      	ldr	r3, [pc, #256]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 800542e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005430:	f003 0302 	and.w	r3, r3, #2
 8005434:	2b00      	cmp	r3, #0
 8005436:	d1ee      	bne.n	8005416 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005438:	7dfb      	ldrb	r3, [r7, #23]
 800543a:	2b01      	cmp	r3, #1
 800543c:	d105      	bne.n	800544a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800543e:	4b3c      	ldr	r3, [pc, #240]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005442:	4a3b      	ldr	r2, [pc, #236]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005444:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005448:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	2b00      	cmp	r3, #0
 8005450:	f000 80a4 	beq.w	800559c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005454:	4b36      	ldr	r3, [pc, #216]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f003 030c 	and.w	r3, r3, #12
 800545c:	2b08      	cmp	r3, #8
 800545e:	d06b      	beq.n	8005538 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	699b      	ldr	r3, [r3, #24]
 8005464:	2b02      	cmp	r3, #2
 8005466:	d149      	bne.n	80054fc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005468:	4b31      	ldr	r3, [pc, #196]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a30      	ldr	r2, [pc, #192]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 800546e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005472:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005474:	f7fd ff4c 	bl	8003310 <HAL_GetTick>
 8005478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800547a:	e008      	b.n	800548e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800547c:	f7fd ff48 	bl	8003310 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b02      	cmp	r3, #2
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e087      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800548e:	4b28      	ldr	r3, [pc, #160]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1f0      	bne.n	800547c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	69da      	ldr	r2, [r3, #28]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	431a      	orrs	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a8:	019b      	lsls	r3, r3, #6
 80054aa:	431a      	orrs	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b0:	085b      	lsrs	r3, r3, #1
 80054b2:	3b01      	subs	r3, #1
 80054b4:	041b      	lsls	r3, r3, #16
 80054b6:	431a      	orrs	r2, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054bc:	061b      	lsls	r3, r3, #24
 80054be:	4313      	orrs	r3, r2
 80054c0:	4a1b      	ldr	r2, [pc, #108]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80054c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80054c6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054c8:	4b19      	ldr	r3, [pc, #100]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a18      	ldr	r2, [pc, #96]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80054ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80054d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d4:	f7fd ff1c 	bl	8003310 <HAL_GetTick>
 80054d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054da:	e008      	b.n	80054ee <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054dc:	f7fd ff18 	bl	8003310 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e057      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054ee:	4b10      	ldr	r3, [pc, #64]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d0f0      	beq.n	80054dc <HAL_RCC_OscConfig+0x478>
 80054fa:	e04f      	b.n	800559c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054fc:	4b0c      	ldr	r3, [pc, #48]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a0b      	ldr	r2, [pc, #44]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005502:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005506:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005508:	f7fd ff02 	bl	8003310 <HAL_GetTick>
 800550c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800550e:	e008      	b.n	8005522 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005510:	f7fd fefe 	bl	8003310 <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	2b02      	cmp	r3, #2
 800551c:	d901      	bls.n	8005522 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e03d      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005522:	4b03      	ldr	r3, [pc, #12]	; (8005530 <HAL_RCC_OscConfig+0x4cc>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1f0      	bne.n	8005510 <HAL_RCC_OscConfig+0x4ac>
 800552e:	e035      	b.n	800559c <HAL_RCC_OscConfig+0x538>
 8005530:	40023800 	.word	0x40023800
 8005534:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005538:	4b1b      	ldr	r3, [pc, #108]	; (80055a8 <HAL_RCC_OscConfig+0x544>)
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	2b01      	cmp	r3, #1
 8005544:	d028      	beq.n	8005598 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005550:	429a      	cmp	r2, r3
 8005552:	d121      	bne.n	8005598 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800555e:	429a      	cmp	r2, r3
 8005560:	d11a      	bne.n	8005598 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005568:	4013      	ands	r3, r2
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800556e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005570:	4293      	cmp	r3, r2
 8005572:	d111      	bne.n	8005598 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800557e:	085b      	lsrs	r3, r3, #1
 8005580:	3b01      	subs	r3, #1
 8005582:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005584:	429a      	cmp	r2, r3
 8005586:	d107      	bne.n	8005598 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005592:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005594:	429a      	cmp	r2, r3
 8005596:	d001      	beq.n	800559c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e000      	b.n	800559e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3718      	adds	r7, #24
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	40023800 	.word	0x40023800

080055ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80055b6:	2300      	movs	r3, #0
 80055b8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d101      	bne.n	80055c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e0d0      	b.n	8005766 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055c4:	4b6a      	ldr	r3, [pc, #424]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 030f 	and.w	r3, r3, #15
 80055cc:	683a      	ldr	r2, [r7, #0]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d910      	bls.n	80055f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055d2:	4b67      	ldr	r3, [pc, #412]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f023 020f 	bic.w	r2, r3, #15
 80055da:	4965      	ldr	r1, [pc, #404]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	4313      	orrs	r3, r2
 80055e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055e2:	4b63      	ldr	r3, [pc, #396]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 030f 	and.w	r3, r3, #15
 80055ea:	683a      	ldr	r2, [r7, #0]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d001      	beq.n	80055f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e0b8      	b.n	8005766 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 0302 	and.w	r3, r3, #2
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d020      	beq.n	8005642 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0304 	and.w	r3, r3, #4
 8005608:	2b00      	cmp	r3, #0
 800560a:	d005      	beq.n	8005618 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800560c:	4b59      	ldr	r3, [pc, #356]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	4a58      	ldr	r2, [pc, #352]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 8005612:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005616:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0308 	and.w	r3, r3, #8
 8005620:	2b00      	cmp	r3, #0
 8005622:	d005      	beq.n	8005630 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005624:	4b53      	ldr	r3, [pc, #332]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	4a52      	ldr	r2, [pc, #328]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 800562a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800562e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005630:	4b50      	ldr	r3, [pc, #320]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	494d      	ldr	r1, [pc, #308]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 800563e:	4313      	orrs	r3, r2
 8005640:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d040      	beq.n	80056d0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d107      	bne.n	8005666 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005656:	4b47      	ldr	r3, [pc, #284]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d115      	bne.n	800568e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e07f      	b.n	8005766 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	2b02      	cmp	r3, #2
 800566c:	d107      	bne.n	800567e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800566e:	4b41      	ldr	r3, [pc, #260]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005676:	2b00      	cmp	r3, #0
 8005678:	d109      	bne.n	800568e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e073      	b.n	8005766 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800567e:	4b3d      	ldr	r3, [pc, #244]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 0302 	and.w	r3, r3, #2
 8005686:	2b00      	cmp	r3, #0
 8005688:	d101      	bne.n	800568e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e06b      	b.n	8005766 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800568e:	4b39      	ldr	r3, [pc, #228]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	f023 0203 	bic.w	r2, r3, #3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	4936      	ldr	r1, [pc, #216]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 800569c:	4313      	orrs	r3, r2
 800569e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056a0:	f7fd fe36 	bl	8003310 <HAL_GetTick>
 80056a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056a6:	e00a      	b.n	80056be <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056a8:	f7fd fe32 	bl	8003310 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d901      	bls.n	80056be <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	e053      	b.n	8005766 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056be:	4b2d      	ldr	r3, [pc, #180]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f003 020c 	and.w	r2, r3, #12
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d1eb      	bne.n	80056a8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056d0:	4b27      	ldr	r3, [pc, #156]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 030f 	and.w	r3, r3, #15
 80056d8:	683a      	ldr	r2, [r7, #0]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d210      	bcs.n	8005700 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056de:	4b24      	ldr	r3, [pc, #144]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f023 020f 	bic.w	r2, r3, #15
 80056e6:	4922      	ldr	r1, [pc, #136]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ee:	4b20      	ldr	r3, [pc, #128]	; (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 030f 	and.w	r3, r3, #15
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d001      	beq.n	8005700 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e032      	b.n	8005766 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0304 	and.w	r3, r3, #4
 8005708:	2b00      	cmp	r3, #0
 800570a:	d008      	beq.n	800571e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800570c:	4b19      	ldr	r3, [pc, #100]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	4916      	ldr	r1, [pc, #88]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 800571a:	4313      	orrs	r3, r2
 800571c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0308 	and.w	r3, r3, #8
 8005726:	2b00      	cmp	r3, #0
 8005728:	d009      	beq.n	800573e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800572a:	4b12      	ldr	r3, [pc, #72]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	00db      	lsls	r3, r3, #3
 8005738:	490e      	ldr	r1, [pc, #56]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 800573a:	4313      	orrs	r3, r2
 800573c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800573e:	f000 f821 	bl	8005784 <HAL_RCC_GetSysClockFreq>
 8005742:	4602      	mov	r2, r0
 8005744:	4b0b      	ldr	r3, [pc, #44]	; (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	091b      	lsrs	r3, r3, #4
 800574a:	f003 030f 	and.w	r3, r3, #15
 800574e:	490a      	ldr	r1, [pc, #40]	; (8005778 <HAL_RCC_ClockConfig+0x1cc>)
 8005750:	5ccb      	ldrb	r3, [r1, r3]
 8005752:	fa22 f303 	lsr.w	r3, r2, r3
 8005756:	4a09      	ldr	r2, [pc, #36]	; (800577c <HAL_RCC_ClockConfig+0x1d0>)
 8005758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800575a:	4b09      	ldr	r3, [pc, #36]	; (8005780 <HAL_RCC_ClockConfig+0x1d4>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4618      	mov	r0, r3
 8005760:	f7fd fd92 	bl	8003288 <HAL_InitTick>

  return HAL_OK;
 8005764:	2300      	movs	r3, #0
}
 8005766:	4618      	mov	r0, r3
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	40023c00 	.word	0x40023c00
 8005774:	40023800 	.word	0x40023800
 8005778:	08008c70 	.word	0x08008c70
 800577c:	20000054 	.word	0x20000054
 8005780:	20000058 	.word	0x20000058

08005784 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005788:	b090      	sub	sp, #64	; 0x40
 800578a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800578c:	2300      	movs	r3, #0
 800578e:	637b      	str	r3, [r7, #52]	; 0x34
 8005790:	2300      	movs	r3, #0
 8005792:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005794:	2300      	movs	r3, #0
 8005796:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8005798:	2300      	movs	r3, #0
 800579a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800579c:	4b59      	ldr	r3, [pc, #356]	; (8005904 <HAL_RCC_GetSysClockFreq+0x180>)
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	f003 030c 	and.w	r3, r3, #12
 80057a4:	2b08      	cmp	r3, #8
 80057a6:	d00d      	beq.n	80057c4 <HAL_RCC_GetSysClockFreq+0x40>
 80057a8:	2b08      	cmp	r3, #8
 80057aa:	f200 80a1 	bhi.w	80058f0 <HAL_RCC_GetSysClockFreq+0x16c>
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <HAL_RCC_GetSysClockFreq+0x34>
 80057b2:	2b04      	cmp	r3, #4
 80057b4:	d003      	beq.n	80057be <HAL_RCC_GetSysClockFreq+0x3a>
 80057b6:	e09b      	b.n	80058f0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057b8:	4b53      	ldr	r3, [pc, #332]	; (8005908 <HAL_RCC_GetSysClockFreq+0x184>)
 80057ba:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80057bc:	e09b      	b.n	80058f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057be:	4b53      	ldr	r3, [pc, #332]	; (800590c <HAL_RCC_GetSysClockFreq+0x188>)
 80057c0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80057c2:	e098      	b.n	80058f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057c4:	4b4f      	ldr	r3, [pc, #316]	; (8005904 <HAL_RCC_GetSysClockFreq+0x180>)
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80057cc:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80057ce:	4b4d      	ldr	r3, [pc, #308]	; (8005904 <HAL_RCC_GetSysClockFreq+0x180>)
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d028      	beq.n	800582c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057da:	4b4a      	ldr	r3, [pc, #296]	; (8005904 <HAL_RCC_GetSysClockFreq+0x180>)
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	099b      	lsrs	r3, r3, #6
 80057e0:	2200      	movs	r2, #0
 80057e2:	623b      	str	r3, [r7, #32]
 80057e4:	627a      	str	r2, [r7, #36]	; 0x24
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80057ec:	2100      	movs	r1, #0
 80057ee:	4b47      	ldr	r3, [pc, #284]	; (800590c <HAL_RCC_GetSysClockFreq+0x188>)
 80057f0:	fb03 f201 	mul.w	r2, r3, r1
 80057f4:	2300      	movs	r3, #0
 80057f6:	fb00 f303 	mul.w	r3, r0, r3
 80057fa:	4413      	add	r3, r2
 80057fc:	4a43      	ldr	r2, [pc, #268]	; (800590c <HAL_RCC_GetSysClockFreq+0x188>)
 80057fe:	fba0 1202 	umull	r1, r2, r0, r2
 8005802:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005804:	460a      	mov	r2, r1
 8005806:	62ba      	str	r2, [r7, #40]	; 0x28
 8005808:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800580a:	4413      	add	r3, r2
 800580c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800580e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005810:	2200      	movs	r2, #0
 8005812:	61bb      	str	r3, [r7, #24]
 8005814:	61fa      	str	r2, [r7, #28]
 8005816:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800581a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800581e:	f7fb fa33 	bl	8000c88 <__aeabi_uldivmod>
 8005822:	4602      	mov	r2, r0
 8005824:	460b      	mov	r3, r1
 8005826:	4613      	mov	r3, r2
 8005828:	63fb      	str	r3, [r7, #60]	; 0x3c
 800582a:	e053      	b.n	80058d4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800582c:	4b35      	ldr	r3, [pc, #212]	; (8005904 <HAL_RCC_GetSysClockFreq+0x180>)
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	099b      	lsrs	r3, r3, #6
 8005832:	2200      	movs	r2, #0
 8005834:	613b      	str	r3, [r7, #16]
 8005836:	617a      	str	r2, [r7, #20]
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800583e:	f04f 0b00 	mov.w	fp, #0
 8005842:	4652      	mov	r2, sl
 8005844:	465b      	mov	r3, fp
 8005846:	f04f 0000 	mov.w	r0, #0
 800584a:	f04f 0100 	mov.w	r1, #0
 800584e:	0159      	lsls	r1, r3, #5
 8005850:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005854:	0150      	lsls	r0, r2, #5
 8005856:	4602      	mov	r2, r0
 8005858:	460b      	mov	r3, r1
 800585a:	ebb2 080a 	subs.w	r8, r2, sl
 800585e:	eb63 090b 	sbc.w	r9, r3, fp
 8005862:	f04f 0200 	mov.w	r2, #0
 8005866:	f04f 0300 	mov.w	r3, #0
 800586a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800586e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005872:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005876:	ebb2 0408 	subs.w	r4, r2, r8
 800587a:	eb63 0509 	sbc.w	r5, r3, r9
 800587e:	f04f 0200 	mov.w	r2, #0
 8005882:	f04f 0300 	mov.w	r3, #0
 8005886:	00eb      	lsls	r3, r5, #3
 8005888:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800588c:	00e2      	lsls	r2, r4, #3
 800588e:	4614      	mov	r4, r2
 8005890:	461d      	mov	r5, r3
 8005892:	eb14 030a 	adds.w	r3, r4, sl
 8005896:	603b      	str	r3, [r7, #0]
 8005898:	eb45 030b 	adc.w	r3, r5, fp
 800589c:	607b      	str	r3, [r7, #4]
 800589e:	f04f 0200 	mov.w	r2, #0
 80058a2:	f04f 0300 	mov.w	r3, #0
 80058a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058aa:	4629      	mov	r1, r5
 80058ac:	028b      	lsls	r3, r1, #10
 80058ae:	4621      	mov	r1, r4
 80058b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058b4:	4621      	mov	r1, r4
 80058b6:	028a      	lsls	r2, r1, #10
 80058b8:	4610      	mov	r0, r2
 80058ba:	4619      	mov	r1, r3
 80058bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058be:	2200      	movs	r2, #0
 80058c0:	60bb      	str	r3, [r7, #8]
 80058c2:	60fa      	str	r2, [r7, #12]
 80058c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058c8:	f7fb f9de 	bl	8000c88 <__aeabi_uldivmod>
 80058cc:	4602      	mov	r2, r0
 80058ce:	460b      	mov	r3, r1
 80058d0:	4613      	mov	r3, r2
 80058d2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80058d4:	4b0b      	ldr	r3, [pc, #44]	; (8005904 <HAL_RCC_GetSysClockFreq+0x180>)
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	0c1b      	lsrs	r3, r3, #16
 80058da:	f003 0303 	and.w	r3, r3, #3
 80058de:	3301      	adds	r3, #1
 80058e0:	005b      	lsls	r3, r3, #1
 80058e2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80058e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ec:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80058ee:	e002      	b.n	80058f6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058f0:	4b05      	ldr	r3, [pc, #20]	; (8005908 <HAL_RCC_GetSysClockFreq+0x184>)
 80058f2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80058f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3740      	adds	r7, #64	; 0x40
 80058fc:	46bd      	mov	sp, r7
 80058fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005902:	bf00      	nop
 8005904:	40023800 	.word	0x40023800
 8005908:	00f42400 	.word	0x00f42400
 800590c:	017d7840 	.word	0x017d7840

08005910 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b088      	sub	sp, #32
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005918:	2300      	movs	r3, #0
 800591a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800591c:	2300      	movs	r3, #0
 800591e:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8005920:	2300      	movs	r3, #0
 8005922:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005924:	2300      	movs	r3, #0
 8005926:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 0301 	and.w	r3, r3, #1
 8005930:	2b00      	cmp	r3, #0
 8005932:	d012      	beq.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005934:	4b65      	ldr	r3, [pc, #404]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	4a64      	ldr	r2, [pc, #400]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800593a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800593e:	6093      	str	r3, [r2, #8]
 8005940:	4b62      	ldr	r3, [pc, #392]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005942:	689a      	ldr	r2, [r3, #8]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005948:	4960      	ldr	r1, [pc, #384]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800594a:	4313      	orrs	r3, r2
 800594c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005952:	2b00      	cmp	r3, #0
 8005954:	d101      	bne.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8005956:	2301      	movs	r3, #1
 8005958:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d017      	beq.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005966:	4b59      	ldr	r3, [pc, #356]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005968:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800596c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005974:	4955      	ldr	r1, [pc, #340]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005976:	4313      	orrs	r3, r2
 8005978:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005980:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005984:	d101      	bne.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8005986:	2301      	movs	r3, #1
 8005988:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800598e:	2b00      	cmp	r3, #0
 8005990:	d101      	bne.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8005992:	2301      	movs	r3, #1
 8005994:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d017      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80059a2:	4b4a      	ldr	r3, [pc, #296]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059a8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b0:	4946      	ldr	r1, [pc, #280]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059b2:	4313      	orrs	r3, r2
 80059b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059c0:	d101      	bne.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 80059c2:	2301      	movs	r3, #1
 80059c4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d101      	bne.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 80059ce:	2301      	movs	r3, #1
 80059d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 0320 	and.w	r3, r3, #32
 80059da:	2b00      	cmp	r3, #0
 80059dc:	f000 808b 	beq.w	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80059e0:	4b3a      	ldr	r3, [pc, #232]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e4:	4a39      	ldr	r2, [pc, #228]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059ea:	6413      	str	r3, [r2, #64]	; 0x40
 80059ec:	4b37      	ldr	r3, [pc, #220]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059f4:	60fb      	str	r3, [r7, #12]
 80059f6:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80059f8:	4b35      	ldr	r3, [pc, #212]	; (8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a34      	ldr	r2, [pc, #208]	; (8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80059fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a04:	f7fd fc84 	bl	8003310 <HAL_GetTick>
 8005a08:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a0a:	e008      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a0c:	f7fd fc80 	bl	8003310 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b64      	cmp	r3, #100	; 0x64
 8005a18:	d901      	bls.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e2bc      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a1e:	4b2c      	ldr	r3, [pc, #176]	; (8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d0f0      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a2a:	4b28      	ldr	r3, [pc, #160]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a32:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d035      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d02e      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a48:	4b20      	ldr	r3, [pc, #128]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a50:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a52:	4b1e      	ldr	r3, [pc, #120]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a56:	4a1d      	ldr	r2, [pc, #116]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a5c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a5e:	4b1b      	ldr	r3, [pc, #108]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a62:	4a1a      	ldr	r2, [pc, #104]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a68:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005a6a:	4a18      	ldr	r2, [pc, #96]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a70:	4b16      	ldr	r3, [pc, #88]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a74:	f003 0301 	and.w	r3, r3, #1
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d114      	bne.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a7c:	f7fd fc48 	bl	8003310 <HAL_GetTick>
 8005a80:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a82:	e00a      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a84:	f7fd fc44 	bl	8003310 <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d901      	bls.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8005a96:	2303      	movs	r3, #3
 8005a98:	e27e      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a9a:	4b0c      	ldr	r3, [pc, #48]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a9e:	f003 0302 	and.w	r3, r3, #2
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d0ee      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005aae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ab2:	d111      	bne.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8005ab4:	4b05      	ldr	r3, [pc, #20]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8005ac0:	4b04      	ldr	r3, [pc, #16]	; (8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005ac2:	400b      	ands	r3, r1
 8005ac4:	4901      	ldr	r1, [pc, #4]	; (8005acc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	608b      	str	r3, [r1, #8]
 8005aca:	e00b      	b.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8005acc:	40023800 	.word	0x40023800
 8005ad0:	40007000 	.word	0x40007000
 8005ad4:	0ffffcff 	.word	0x0ffffcff
 8005ad8:	4ba4      	ldr	r3, [pc, #656]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	4aa3      	ldr	r2, [pc, #652]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ade:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005ae2:	6093      	str	r3, [r2, #8]
 8005ae4:	4ba1      	ldr	r3, [pc, #644]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ae6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005af0:	499e      	ldr	r1, [pc, #632]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005af2:	4313      	orrs	r3, r2
 8005af4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0310 	and.w	r3, r3, #16
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d010      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b02:	4b9a      	ldr	r3, [pc, #616]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b08:	4a98      	ldr	r2, [pc, #608]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b0e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005b12:	4b96      	ldr	r3, [pc, #600]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b14:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b1c:	4993      	ldr	r1, [pc, #588]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d00a      	beq.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b30:	4b8e      	ldr	r3, [pc, #568]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b36:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b3e:	498b      	ldr	r1, [pc, #556]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b40:	4313      	orrs	r3, r2
 8005b42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d00a      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b52:	4b86      	ldr	r3, [pc, #536]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b58:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b60:	4982      	ldr	r1, [pc, #520]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b62:	4313      	orrs	r3, r2
 8005b64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d00a      	beq.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b74:	4b7d      	ldr	r3, [pc, #500]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b7a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b82:	497a      	ldr	r1, [pc, #488]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b84:	4313      	orrs	r3, r2
 8005b86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d00a      	beq.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b96:	4b75      	ldr	r3, [pc, #468]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b9c:	f023 0203 	bic.w	r2, r3, #3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ba4:	4971      	ldr	r1, [pc, #452]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d00a      	beq.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005bb8:	4b6c      	ldr	r3, [pc, #432]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bbe:	f023 020c 	bic.w	r2, r3, #12
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc6:	4969      	ldr	r1, [pc, #420]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00a      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005bda:	4b64      	ldr	r3, [pc, #400]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005be0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005be8:	4960      	ldr	r1, [pc, #384]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bea:	4313      	orrs	r3, r2
 8005bec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d00a      	beq.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005bfc:	4b5b      	ldr	r3, [pc, #364]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c02:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c0a:	4958      	ldr	r1, [pc, #352]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00a      	beq.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c1e:	4b53      	ldr	r3, [pc, #332]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c2c:	494f      	ldr	r1, [pc, #316]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00a      	beq.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005c40:	4b4a      	ldr	r3, [pc, #296]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c46:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c4e:	4947      	ldr	r1, [pc, #284]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c50:	4313      	orrs	r3, r2
 8005c52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00a      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005c62:	4b42      	ldr	r3, [pc, #264]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c68:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c70:	493e      	ldr	r1, [pc, #248]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c72:	4313      	orrs	r3, r2
 8005c74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d00a      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005c84:	4b39      	ldr	r3, [pc, #228]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c8a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c92:	4936      	ldr	r1, [pc, #216]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c94:	4313      	orrs	r3, r2
 8005c96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d011      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005ca6:	4b31      	ldr	r3, [pc, #196]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cac:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cb4:	492d      	ldr	r1, [pc, #180]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cc0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005cc4:	d101      	bne.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00a      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005cd6:	4b25      	ldr	r3, [pc, #148]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cdc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ce4:	4921      	ldr	r1, [pc, #132]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00a      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005cf8:	4b1c      	ldr	r3, [pc, #112]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cfe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d06:	4919      	ldr	r1, [pc, #100]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00a      	beq.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005d1a:	4b14      	ldr	r3, [pc, #80]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d20:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d28:	4910      	ldr	r1, [pc, #64]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	2b01      	cmp	r3, #1
 8005d34:	d006      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	f000 809d 	beq.w	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005d44:	4b09      	ldr	r3, [pc, #36]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a08      	ldr	r2, [pc, #32]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005d4a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005d4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d50:	f7fd fade 	bl	8003310 <HAL_GetTick>
 8005d54:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005d56:	e00b      	b.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005d58:	f7fd fada 	bl	8003310 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b64      	cmp	r3, #100	; 0x64
 8005d64:	d904      	bls.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e116      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8005d6a:	bf00      	nop
 8005d6c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005d70:	4b8b      	ldr	r3, [pc, #556]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d1ed      	bne.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0301 	and.w	r3, r3, #1
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d017      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d113      	bne.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005d90:	4b83      	ldr	r3, [pc, #524]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d96:	0e1b      	lsrs	r3, r3, #24
 8005d98:	f003 030f 	and.w	r3, r3, #15
 8005d9c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	019a      	lsls	r2, r3, #6
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	061b      	lsls	r3, r3, #24
 8005da8:	431a      	orrs	r2, r3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	071b      	lsls	r3, r3, #28
 8005db0:	497b      	ldr	r1, [pc, #492]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005db2:	4313      	orrs	r3, r2
 8005db4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d004      	beq.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dcc:	d00a      	beq.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d024      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005de2:	d11f      	bne.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005de4:	4b6e      	ldr	r3, [pc, #440]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005de6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dea:	0f1b      	lsrs	r3, r3, #28
 8005dec:	f003 0307 	and.w	r3, r3, #7
 8005df0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	019a      	lsls	r2, r3, #6
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	061b      	lsls	r3, r3, #24
 8005dfe:	431a      	orrs	r2, r3
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	071b      	lsls	r3, r3, #28
 8005e04:	4966      	ldr	r1, [pc, #408]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e06:	4313      	orrs	r3, r2
 8005e08:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005e0c:	4b64      	ldr	r3, [pc, #400]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e12:	f023 021f 	bic.w	r2, r3, #31
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	69db      	ldr	r3, [r3, #28]
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	4960      	ldr	r1, [pc, #384]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d00d      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	019a      	lsls	r2, r3, #6
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	061b      	lsls	r3, r3, #24
 8005e3c:	431a      	orrs	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	071b      	lsls	r3, r3, #28
 8005e44:	4956      	ldr	r1, [pc, #344]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005e4c:	4b54      	ldr	r3, [pc, #336]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a53      	ldr	r2, [pc, #332]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e52:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005e56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e58:	f7fd fa5a 	bl	8003310 <HAL_GetTick>
 8005e5c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e5e:	e008      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005e60:	f7fd fa56 	bl	8003310 <HAL_GetTick>
 8005e64:	4602      	mov	r2, r0
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	2b64      	cmp	r3, #100	; 0x64
 8005e6c:	d901      	bls.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	e092      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e72:	4b4b      	ldr	r3, [pc, #300]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d0f0      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	f040 8088 	bne.w	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005e86:	4b46      	ldr	r3, [pc, #280]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a45      	ldr	r2, [pc, #276]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e92:	f7fd fa3d 	bl	8003310 <HAL_GetTick>
 8005e96:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005e98:	e008      	b.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005e9a:	f7fd fa39 	bl	8003310 <HAL_GetTick>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	2b64      	cmp	r3, #100	; 0x64
 8005ea6:	d901      	bls.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e075      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005eac:	4b3c      	ldr	r3, [pc, #240]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005eb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005eb8:	d0ef      	beq.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d003      	beq.n	8005ece <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d009      	beq.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d024      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d120      	bne.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005ee2:	4b2f      	ldr	r3, [pc, #188]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ee8:	0c1b      	lsrs	r3, r3, #16
 8005eea:	f003 0303 	and.w	r3, r3, #3
 8005eee:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	691b      	ldr	r3, [r3, #16]
 8005ef4:	019a      	lsls	r2, r3, #6
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	041b      	lsls	r3, r3, #16
 8005efa:	431a      	orrs	r2, r3
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	061b      	lsls	r3, r3, #24
 8005f02:	4927      	ldr	r1, [pc, #156]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005f04:	4313      	orrs	r3, r2
 8005f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005f0a:	4b25      	ldr	r3, [pc, #148]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f10:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a1b      	ldr	r3, [r3, #32]
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	021b      	lsls	r3, r3, #8
 8005f1c:	4920      	ldr	r1, [pc, #128]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d018      	beq.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f38:	d113      	bne.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005f3a:	4b19      	ldr	r3, [pc, #100]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f40:	0e1b      	lsrs	r3, r3, #24
 8005f42:	f003 030f 	and.w	r3, r3, #15
 8005f46:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	691b      	ldr	r3, [r3, #16]
 8005f4c:	019a      	lsls	r2, r3, #6
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	699b      	ldr	r3, [r3, #24]
 8005f52:	041b      	lsls	r3, r3, #16
 8005f54:	431a      	orrs	r2, r3
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	061b      	lsls	r3, r3, #24
 8005f5a:	4911      	ldr	r1, [pc, #68]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005f62:	4b0f      	ldr	r3, [pc, #60]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a0e      	ldr	r2, [pc, #56]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f6e:	f7fd f9cf 	bl	8003310 <HAL_GetTick>
 8005f72:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005f74:	e008      	b.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005f76:	f7fd f9cb 	bl	8003310 <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	2b64      	cmp	r3, #100	; 0x64
 8005f82:	d901      	bls.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e007      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005f88:	4b05      	ldr	r3, [pc, #20]	; (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f94:	d1ef      	bne.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8005f96:	2300      	movs	r3, #0
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3720      	adds	r7, #32
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}
 8005fa0:	40023800 	.word	0x40023800

08005fa4 <calloc>:
 8005fa4:	4b02      	ldr	r3, [pc, #8]	; (8005fb0 <calloc+0xc>)
 8005fa6:	460a      	mov	r2, r1
 8005fa8:	4601      	mov	r1, r0
 8005faa:	6818      	ldr	r0, [r3, #0]
 8005fac:	f000 b802 	b.w	8005fb4 <_calloc_r>
 8005fb0:	200000b8 	.word	0x200000b8

08005fb4 <_calloc_r>:
 8005fb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005fb6:	fba1 2402 	umull	r2, r4, r1, r2
 8005fba:	b94c      	cbnz	r4, 8005fd0 <_calloc_r+0x1c>
 8005fbc:	4611      	mov	r1, r2
 8005fbe:	9201      	str	r2, [sp, #4]
 8005fc0:	f000 f836 	bl	8006030 <_malloc_r>
 8005fc4:	9a01      	ldr	r2, [sp, #4]
 8005fc6:	4605      	mov	r5, r0
 8005fc8:	b930      	cbnz	r0, 8005fd8 <_calloc_r+0x24>
 8005fca:	4628      	mov	r0, r5
 8005fcc:	b003      	add	sp, #12
 8005fce:	bd30      	pop	{r4, r5, pc}
 8005fd0:	220c      	movs	r2, #12
 8005fd2:	6002      	str	r2, [r0, #0]
 8005fd4:	2500      	movs	r5, #0
 8005fd6:	e7f8      	b.n	8005fca <_calloc_r+0x16>
 8005fd8:	4621      	mov	r1, r4
 8005fda:	f000 f9f8 	bl	80063ce <memset>
 8005fde:	e7f4      	b.n	8005fca <_calloc_r+0x16>

08005fe0 <malloc>:
 8005fe0:	4b02      	ldr	r3, [pc, #8]	; (8005fec <malloc+0xc>)
 8005fe2:	4601      	mov	r1, r0
 8005fe4:	6818      	ldr	r0, [r3, #0]
 8005fe6:	f000 b823 	b.w	8006030 <_malloc_r>
 8005fea:	bf00      	nop
 8005fec:	200000b8 	.word	0x200000b8

08005ff0 <sbrk_aligned>:
 8005ff0:	b570      	push	{r4, r5, r6, lr}
 8005ff2:	4e0e      	ldr	r6, [pc, #56]	; (800602c <sbrk_aligned+0x3c>)
 8005ff4:	460c      	mov	r4, r1
 8005ff6:	6831      	ldr	r1, [r6, #0]
 8005ff8:	4605      	mov	r5, r0
 8005ffa:	b911      	cbnz	r1, 8006002 <sbrk_aligned+0x12>
 8005ffc:	f000 fa24 	bl	8006448 <_sbrk_r>
 8006000:	6030      	str	r0, [r6, #0]
 8006002:	4621      	mov	r1, r4
 8006004:	4628      	mov	r0, r5
 8006006:	f000 fa1f 	bl	8006448 <_sbrk_r>
 800600a:	1c43      	adds	r3, r0, #1
 800600c:	d00a      	beq.n	8006024 <sbrk_aligned+0x34>
 800600e:	1cc4      	adds	r4, r0, #3
 8006010:	f024 0403 	bic.w	r4, r4, #3
 8006014:	42a0      	cmp	r0, r4
 8006016:	d007      	beq.n	8006028 <sbrk_aligned+0x38>
 8006018:	1a21      	subs	r1, r4, r0
 800601a:	4628      	mov	r0, r5
 800601c:	f000 fa14 	bl	8006448 <_sbrk_r>
 8006020:	3001      	adds	r0, #1
 8006022:	d101      	bne.n	8006028 <sbrk_aligned+0x38>
 8006024:	f04f 34ff 	mov.w	r4, #4294967295
 8006028:	4620      	mov	r0, r4
 800602a:	bd70      	pop	{r4, r5, r6, pc}
 800602c:	200006a0 	.word	0x200006a0

08006030 <_malloc_r>:
 8006030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006034:	1ccd      	adds	r5, r1, #3
 8006036:	f025 0503 	bic.w	r5, r5, #3
 800603a:	3508      	adds	r5, #8
 800603c:	2d0c      	cmp	r5, #12
 800603e:	bf38      	it	cc
 8006040:	250c      	movcc	r5, #12
 8006042:	2d00      	cmp	r5, #0
 8006044:	4607      	mov	r7, r0
 8006046:	db01      	blt.n	800604c <_malloc_r+0x1c>
 8006048:	42a9      	cmp	r1, r5
 800604a:	d905      	bls.n	8006058 <_malloc_r+0x28>
 800604c:	230c      	movs	r3, #12
 800604e:	603b      	str	r3, [r7, #0]
 8006050:	2600      	movs	r6, #0
 8006052:	4630      	mov	r0, r6
 8006054:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006058:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800612c <_malloc_r+0xfc>
 800605c:	f000 f868 	bl	8006130 <__malloc_lock>
 8006060:	f8d8 3000 	ldr.w	r3, [r8]
 8006064:	461c      	mov	r4, r3
 8006066:	bb5c      	cbnz	r4, 80060c0 <_malloc_r+0x90>
 8006068:	4629      	mov	r1, r5
 800606a:	4638      	mov	r0, r7
 800606c:	f7ff ffc0 	bl	8005ff0 <sbrk_aligned>
 8006070:	1c43      	adds	r3, r0, #1
 8006072:	4604      	mov	r4, r0
 8006074:	d155      	bne.n	8006122 <_malloc_r+0xf2>
 8006076:	f8d8 4000 	ldr.w	r4, [r8]
 800607a:	4626      	mov	r6, r4
 800607c:	2e00      	cmp	r6, #0
 800607e:	d145      	bne.n	800610c <_malloc_r+0xdc>
 8006080:	2c00      	cmp	r4, #0
 8006082:	d048      	beq.n	8006116 <_malloc_r+0xe6>
 8006084:	6823      	ldr	r3, [r4, #0]
 8006086:	4631      	mov	r1, r6
 8006088:	4638      	mov	r0, r7
 800608a:	eb04 0903 	add.w	r9, r4, r3
 800608e:	f000 f9db 	bl	8006448 <_sbrk_r>
 8006092:	4581      	cmp	r9, r0
 8006094:	d13f      	bne.n	8006116 <_malloc_r+0xe6>
 8006096:	6821      	ldr	r1, [r4, #0]
 8006098:	1a6d      	subs	r5, r5, r1
 800609a:	4629      	mov	r1, r5
 800609c:	4638      	mov	r0, r7
 800609e:	f7ff ffa7 	bl	8005ff0 <sbrk_aligned>
 80060a2:	3001      	adds	r0, #1
 80060a4:	d037      	beq.n	8006116 <_malloc_r+0xe6>
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	442b      	add	r3, r5
 80060aa:	6023      	str	r3, [r4, #0]
 80060ac:	f8d8 3000 	ldr.w	r3, [r8]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d038      	beq.n	8006126 <_malloc_r+0xf6>
 80060b4:	685a      	ldr	r2, [r3, #4]
 80060b6:	42a2      	cmp	r2, r4
 80060b8:	d12b      	bne.n	8006112 <_malloc_r+0xe2>
 80060ba:	2200      	movs	r2, #0
 80060bc:	605a      	str	r2, [r3, #4]
 80060be:	e00f      	b.n	80060e0 <_malloc_r+0xb0>
 80060c0:	6822      	ldr	r2, [r4, #0]
 80060c2:	1b52      	subs	r2, r2, r5
 80060c4:	d41f      	bmi.n	8006106 <_malloc_r+0xd6>
 80060c6:	2a0b      	cmp	r2, #11
 80060c8:	d917      	bls.n	80060fa <_malloc_r+0xca>
 80060ca:	1961      	adds	r1, r4, r5
 80060cc:	42a3      	cmp	r3, r4
 80060ce:	6025      	str	r5, [r4, #0]
 80060d0:	bf18      	it	ne
 80060d2:	6059      	strne	r1, [r3, #4]
 80060d4:	6863      	ldr	r3, [r4, #4]
 80060d6:	bf08      	it	eq
 80060d8:	f8c8 1000 	streq.w	r1, [r8]
 80060dc:	5162      	str	r2, [r4, r5]
 80060de:	604b      	str	r3, [r1, #4]
 80060e0:	4638      	mov	r0, r7
 80060e2:	f104 060b 	add.w	r6, r4, #11
 80060e6:	f000 f829 	bl	800613c <__malloc_unlock>
 80060ea:	f026 0607 	bic.w	r6, r6, #7
 80060ee:	1d23      	adds	r3, r4, #4
 80060f0:	1af2      	subs	r2, r6, r3
 80060f2:	d0ae      	beq.n	8006052 <_malloc_r+0x22>
 80060f4:	1b9b      	subs	r3, r3, r6
 80060f6:	50a3      	str	r3, [r4, r2]
 80060f8:	e7ab      	b.n	8006052 <_malloc_r+0x22>
 80060fa:	42a3      	cmp	r3, r4
 80060fc:	6862      	ldr	r2, [r4, #4]
 80060fe:	d1dd      	bne.n	80060bc <_malloc_r+0x8c>
 8006100:	f8c8 2000 	str.w	r2, [r8]
 8006104:	e7ec      	b.n	80060e0 <_malloc_r+0xb0>
 8006106:	4623      	mov	r3, r4
 8006108:	6864      	ldr	r4, [r4, #4]
 800610a:	e7ac      	b.n	8006066 <_malloc_r+0x36>
 800610c:	4634      	mov	r4, r6
 800610e:	6876      	ldr	r6, [r6, #4]
 8006110:	e7b4      	b.n	800607c <_malloc_r+0x4c>
 8006112:	4613      	mov	r3, r2
 8006114:	e7cc      	b.n	80060b0 <_malloc_r+0x80>
 8006116:	230c      	movs	r3, #12
 8006118:	603b      	str	r3, [r7, #0]
 800611a:	4638      	mov	r0, r7
 800611c:	f000 f80e 	bl	800613c <__malloc_unlock>
 8006120:	e797      	b.n	8006052 <_malloc_r+0x22>
 8006122:	6025      	str	r5, [r4, #0]
 8006124:	e7dc      	b.n	80060e0 <_malloc_r+0xb0>
 8006126:	605b      	str	r3, [r3, #4]
 8006128:	deff      	udf	#255	; 0xff
 800612a:	bf00      	nop
 800612c:	2000069c 	.word	0x2000069c

08006130 <__malloc_lock>:
 8006130:	4801      	ldr	r0, [pc, #4]	; (8006138 <__malloc_lock+0x8>)
 8006132:	f000 b9d6 	b.w	80064e2 <__retarget_lock_acquire_recursive>
 8006136:	bf00      	nop
 8006138:	200007e4 	.word	0x200007e4

0800613c <__malloc_unlock>:
 800613c:	4801      	ldr	r0, [pc, #4]	; (8006144 <__malloc_unlock+0x8>)
 800613e:	f000 b9d1 	b.w	80064e4 <__retarget_lock_release_recursive>
 8006142:	bf00      	nop
 8006144:	200007e4 	.word	0x200007e4

08006148 <rand>:
 8006148:	4b16      	ldr	r3, [pc, #88]	; (80061a4 <rand+0x5c>)
 800614a:	b510      	push	{r4, lr}
 800614c:	681c      	ldr	r4, [r3, #0]
 800614e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006150:	b9b3      	cbnz	r3, 8006180 <rand+0x38>
 8006152:	2018      	movs	r0, #24
 8006154:	f7ff ff44 	bl	8005fe0 <malloc>
 8006158:	4602      	mov	r2, r0
 800615a:	6320      	str	r0, [r4, #48]	; 0x30
 800615c:	b920      	cbnz	r0, 8006168 <rand+0x20>
 800615e:	4b12      	ldr	r3, [pc, #72]	; (80061a8 <rand+0x60>)
 8006160:	4812      	ldr	r0, [pc, #72]	; (80061ac <rand+0x64>)
 8006162:	2152      	movs	r1, #82	; 0x52
 8006164:	f000 f9c0 	bl	80064e8 <__assert_func>
 8006168:	4911      	ldr	r1, [pc, #68]	; (80061b0 <rand+0x68>)
 800616a:	4b12      	ldr	r3, [pc, #72]	; (80061b4 <rand+0x6c>)
 800616c:	e9c0 1300 	strd	r1, r3, [r0]
 8006170:	4b11      	ldr	r3, [pc, #68]	; (80061b8 <rand+0x70>)
 8006172:	6083      	str	r3, [r0, #8]
 8006174:	230b      	movs	r3, #11
 8006176:	8183      	strh	r3, [r0, #12]
 8006178:	2100      	movs	r1, #0
 800617a:	2001      	movs	r0, #1
 800617c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006180:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006182:	480e      	ldr	r0, [pc, #56]	; (80061bc <rand+0x74>)
 8006184:	690b      	ldr	r3, [r1, #16]
 8006186:	694c      	ldr	r4, [r1, #20]
 8006188:	4a0d      	ldr	r2, [pc, #52]	; (80061c0 <rand+0x78>)
 800618a:	4358      	muls	r0, r3
 800618c:	fb02 0004 	mla	r0, r2, r4, r0
 8006190:	fba3 3202 	umull	r3, r2, r3, r2
 8006194:	3301      	adds	r3, #1
 8006196:	eb40 0002 	adc.w	r0, r0, r2
 800619a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800619e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80061a2:	bd10      	pop	{r4, pc}
 80061a4:	200000b8 	.word	0x200000b8
 80061a8:	08008c88 	.word	0x08008c88
 80061ac:	08008c9f 	.word	0x08008c9f
 80061b0:	abcd330e 	.word	0xabcd330e
 80061b4:	e66d1234 	.word	0xe66d1234
 80061b8:	0005deec 	.word	0x0005deec
 80061bc:	5851f42d 	.word	0x5851f42d
 80061c0:	4c957f2d 	.word	0x4c957f2d

080061c4 <std>:
 80061c4:	2300      	movs	r3, #0
 80061c6:	b510      	push	{r4, lr}
 80061c8:	4604      	mov	r4, r0
 80061ca:	e9c0 3300 	strd	r3, r3, [r0]
 80061ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061d2:	6083      	str	r3, [r0, #8]
 80061d4:	8181      	strh	r1, [r0, #12]
 80061d6:	6643      	str	r3, [r0, #100]	; 0x64
 80061d8:	81c2      	strh	r2, [r0, #14]
 80061da:	6183      	str	r3, [r0, #24]
 80061dc:	4619      	mov	r1, r3
 80061de:	2208      	movs	r2, #8
 80061e0:	305c      	adds	r0, #92	; 0x5c
 80061e2:	f000 f8f4 	bl	80063ce <memset>
 80061e6:	4b0d      	ldr	r3, [pc, #52]	; (800621c <std+0x58>)
 80061e8:	6263      	str	r3, [r4, #36]	; 0x24
 80061ea:	4b0d      	ldr	r3, [pc, #52]	; (8006220 <std+0x5c>)
 80061ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80061ee:	4b0d      	ldr	r3, [pc, #52]	; (8006224 <std+0x60>)
 80061f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80061f2:	4b0d      	ldr	r3, [pc, #52]	; (8006228 <std+0x64>)
 80061f4:	6323      	str	r3, [r4, #48]	; 0x30
 80061f6:	4b0d      	ldr	r3, [pc, #52]	; (800622c <std+0x68>)
 80061f8:	6224      	str	r4, [r4, #32]
 80061fa:	429c      	cmp	r4, r3
 80061fc:	d006      	beq.n	800620c <std+0x48>
 80061fe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006202:	4294      	cmp	r4, r2
 8006204:	d002      	beq.n	800620c <std+0x48>
 8006206:	33d0      	adds	r3, #208	; 0xd0
 8006208:	429c      	cmp	r4, r3
 800620a:	d105      	bne.n	8006218 <std+0x54>
 800620c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006214:	f000 b964 	b.w	80064e0 <__retarget_lock_init_recursive>
 8006218:	bd10      	pop	{r4, pc}
 800621a:	bf00      	nop
 800621c:	08006349 	.word	0x08006349
 8006220:	0800636b 	.word	0x0800636b
 8006224:	080063a3 	.word	0x080063a3
 8006228:	080063c7 	.word	0x080063c7
 800622c:	200006a4 	.word	0x200006a4

08006230 <stdio_exit_handler>:
 8006230:	4a02      	ldr	r2, [pc, #8]	; (800623c <stdio_exit_handler+0xc>)
 8006232:	4903      	ldr	r1, [pc, #12]	; (8006240 <stdio_exit_handler+0x10>)
 8006234:	4803      	ldr	r0, [pc, #12]	; (8006244 <stdio_exit_handler+0x14>)
 8006236:	f000 b869 	b.w	800630c <_fwalk_sglue>
 800623a:	bf00      	nop
 800623c:	20000060 	.word	0x20000060
 8006240:	080066c9 	.word	0x080066c9
 8006244:	2000006c 	.word	0x2000006c

08006248 <cleanup_stdio>:
 8006248:	6841      	ldr	r1, [r0, #4]
 800624a:	4b0c      	ldr	r3, [pc, #48]	; (800627c <cleanup_stdio+0x34>)
 800624c:	4299      	cmp	r1, r3
 800624e:	b510      	push	{r4, lr}
 8006250:	4604      	mov	r4, r0
 8006252:	d001      	beq.n	8006258 <cleanup_stdio+0x10>
 8006254:	f000 fa38 	bl	80066c8 <_fflush_r>
 8006258:	68a1      	ldr	r1, [r4, #8]
 800625a:	4b09      	ldr	r3, [pc, #36]	; (8006280 <cleanup_stdio+0x38>)
 800625c:	4299      	cmp	r1, r3
 800625e:	d002      	beq.n	8006266 <cleanup_stdio+0x1e>
 8006260:	4620      	mov	r0, r4
 8006262:	f000 fa31 	bl	80066c8 <_fflush_r>
 8006266:	68e1      	ldr	r1, [r4, #12]
 8006268:	4b06      	ldr	r3, [pc, #24]	; (8006284 <cleanup_stdio+0x3c>)
 800626a:	4299      	cmp	r1, r3
 800626c:	d004      	beq.n	8006278 <cleanup_stdio+0x30>
 800626e:	4620      	mov	r0, r4
 8006270:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006274:	f000 ba28 	b.w	80066c8 <_fflush_r>
 8006278:	bd10      	pop	{r4, pc}
 800627a:	bf00      	nop
 800627c:	200006a4 	.word	0x200006a4
 8006280:	2000070c 	.word	0x2000070c
 8006284:	20000774 	.word	0x20000774

08006288 <global_stdio_init.part.0>:
 8006288:	b510      	push	{r4, lr}
 800628a:	4b0b      	ldr	r3, [pc, #44]	; (80062b8 <global_stdio_init.part.0+0x30>)
 800628c:	4c0b      	ldr	r4, [pc, #44]	; (80062bc <global_stdio_init.part.0+0x34>)
 800628e:	4a0c      	ldr	r2, [pc, #48]	; (80062c0 <global_stdio_init.part.0+0x38>)
 8006290:	601a      	str	r2, [r3, #0]
 8006292:	4620      	mov	r0, r4
 8006294:	2200      	movs	r2, #0
 8006296:	2104      	movs	r1, #4
 8006298:	f7ff ff94 	bl	80061c4 <std>
 800629c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80062a0:	2201      	movs	r2, #1
 80062a2:	2109      	movs	r1, #9
 80062a4:	f7ff ff8e 	bl	80061c4 <std>
 80062a8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80062ac:	2202      	movs	r2, #2
 80062ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b2:	2112      	movs	r1, #18
 80062b4:	f7ff bf86 	b.w	80061c4 <std>
 80062b8:	200007dc 	.word	0x200007dc
 80062bc:	200006a4 	.word	0x200006a4
 80062c0:	08006231 	.word	0x08006231

080062c4 <__sfp_lock_acquire>:
 80062c4:	4801      	ldr	r0, [pc, #4]	; (80062cc <__sfp_lock_acquire+0x8>)
 80062c6:	f000 b90c 	b.w	80064e2 <__retarget_lock_acquire_recursive>
 80062ca:	bf00      	nop
 80062cc:	200007e5 	.word	0x200007e5

080062d0 <__sfp_lock_release>:
 80062d0:	4801      	ldr	r0, [pc, #4]	; (80062d8 <__sfp_lock_release+0x8>)
 80062d2:	f000 b907 	b.w	80064e4 <__retarget_lock_release_recursive>
 80062d6:	bf00      	nop
 80062d8:	200007e5 	.word	0x200007e5

080062dc <__sinit>:
 80062dc:	b510      	push	{r4, lr}
 80062de:	4604      	mov	r4, r0
 80062e0:	f7ff fff0 	bl	80062c4 <__sfp_lock_acquire>
 80062e4:	6a23      	ldr	r3, [r4, #32]
 80062e6:	b11b      	cbz	r3, 80062f0 <__sinit+0x14>
 80062e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062ec:	f7ff bff0 	b.w	80062d0 <__sfp_lock_release>
 80062f0:	4b04      	ldr	r3, [pc, #16]	; (8006304 <__sinit+0x28>)
 80062f2:	6223      	str	r3, [r4, #32]
 80062f4:	4b04      	ldr	r3, [pc, #16]	; (8006308 <__sinit+0x2c>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1f5      	bne.n	80062e8 <__sinit+0xc>
 80062fc:	f7ff ffc4 	bl	8006288 <global_stdio_init.part.0>
 8006300:	e7f2      	b.n	80062e8 <__sinit+0xc>
 8006302:	bf00      	nop
 8006304:	08006249 	.word	0x08006249
 8006308:	200007dc 	.word	0x200007dc

0800630c <_fwalk_sglue>:
 800630c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006310:	4607      	mov	r7, r0
 8006312:	4688      	mov	r8, r1
 8006314:	4614      	mov	r4, r2
 8006316:	2600      	movs	r6, #0
 8006318:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800631c:	f1b9 0901 	subs.w	r9, r9, #1
 8006320:	d505      	bpl.n	800632e <_fwalk_sglue+0x22>
 8006322:	6824      	ldr	r4, [r4, #0]
 8006324:	2c00      	cmp	r4, #0
 8006326:	d1f7      	bne.n	8006318 <_fwalk_sglue+0xc>
 8006328:	4630      	mov	r0, r6
 800632a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800632e:	89ab      	ldrh	r3, [r5, #12]
 8006330:	2b01      	cmp	r3, #1
 8006332:	d907      	bls.n	8006344 <_fwalk_sglue+0x38>
 8006334:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006338:	3301      	adds	r3, #1
 800633a:	d003      	beq.n	8006344 <_fwalk_sglue+0x38>
 800633c:	4629      	mov	r1, r5
 800633e:	4638      	mov	r0, r7
 8006340:	47c0      	blx	r8
 8006342:	4306      	orrs	r6, r0
 8006344:	3568      	adds	r5, #104	; 0x68
 8006346:	e7e9      	b.n	800631c <_fwalk_sglue+0x10>

08006348 <__sread>:
 8006348:	b510      	push	{r4, lr}
 800634a:	460c      	mov	r4, r1
 800634c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006350:	f000 f868 	bl	8006424 <_read_r>
 8006354:	2800      	cmp	r0, #0
 8006356:	bfab      	itete	ge
 8006358:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800635a:	89a3      	ldrhlt	r3, [r4, #12]
 800635c:	181b      	addge	r3, r3, r0
 800635e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006362:	bfac      	ite	ge
 8006364:	6563      	strge	r3, [r4, #84]	; 0x54
 8006366:	81a3      	strhlt	r3, [r4, #12]
 8006368:	bd10      	pop	{r4, pc}

0800636a <__swrite>:
 800636a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800636e:	461f      	mov	r7, r3
 8006370:	898b      	ldrh	r3, [r1, #12]
 8006372:	05db      	lsls	r3, r3, #23
 8006374:	4605      	mov	r5, r0
 8006376:	460c      	mov	r4, r1
 8006378:	4616      	mov	r6, r2
 800637a:	d505      	bpl.n	8006388 <__swrite+0x1e>
 800637c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006380:	2302      	movs	r3, #2
 8006382:	2200      	movs	r2, #0
 8006384:	f000 f83c 	bl	8006400 <_lseek_r>
 8006388:	89a3      	ldrh	r3, [r4, #12]
 800638a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800638e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006392:	81a3      	strh	r3, [r4, #12]
 8006394:	4632      	mov	r2, r6
 8006396:	463b      	mov	r3, r7
 8006398:	4628      	mov	r0, r5
 800639a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800639e:	f000 b863 	b.w	8006468 <_write_r>

080063a2 <__sseek>:
 80063a2:	b510      	push	{r4, lr}
 80063a4:	460c      	mov	r4, r1
 80063a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063aa:	f000 f829 	bl	8006400 <_lseek_r>
 80063ae:	1c43      	adds	r3, r0, #1
 80063b0:	89a3      	ldrh	r3, [r4, #12]
 80063b2:	bf15      	itete	ne
 80063b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80063b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80063ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80063be:	81a3      	strheq	r3, [r4, #12]
 80063c0:	bf18      	it	ne
 80063c2:	81a3      	strhne	r3, [r4, #12]
 80063c4:	bd10      	pop	{r4, pc}

080063c6 <__sclose>:
 80063c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063ca:	f000 b809 	b.w	80063e0 <_close_r>

080063ce <memset>:
 80063ce:	4402      	add	r2, r0
 80063d0:	4603      	mov	r3, r0
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d100      	bne.n	80063d8 <memset+0xa>
 80063d6:	4770      	bx	lr
 80063d8:	f803 1b01 	strb.w	r1, [r3], #1
 80063dc:	e7f9      	b.n	80063d2 <memset+0x4>
	...

080063e0 <_close_r>:
 80063e0:	b538      	push	{r3, r4, r5, lr}
 80063e2:	4d06      	ldr	r5, [pc, #24]	; (80063fc <_close_r+0x1c>)
 80063e4:	2300      	movs	r3, #0
 80063e6:	4604      	mov	r4, r0
 80063e8:	4608      	mov	r0, r1
 80063ea:	602b      	str	r3, [r5, #0]
 80063ec:	f7fc fe99 	bl	8003122 <_close>
 80063f0:	1c43      	adds	r3, r0, #1
 80063f2:	d102      	bne.n	80063fa <_close_r+0x1a>
 80063f4:	682b      	ldr	r3, [r5, #0]
 80063f6:	b103      	cbz	r3, 80063fa <_close_r+0x1a>
 80063f8:	6023      	str	r3, [r4, #0]
 80063fa:	bd38      	pop	{r3, r4, r5, pc}
 80063fc:	200007e0 	.word	0x200007e0

08006400 <_lseek_r>:
 8006400:	b538      	push	{r3, r4, r5, lr}
 8006402:	4d07      	ldr	r5, [pc, #28]	; (8006420 <_lseek_r+0x20>)
 8006404:	4604      	mov	r4, r0
 8006406:	4608      	mov	r0, r1
 8006408:	4611      	mov	r1, r2
 800640a:	2200      	movs	r2, #0
 800640c:	602a      	str	r2, [r5, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	f7fc feae 	bl	8003170 <_lseek>
 8006414:	1c43      	adds	r3, r0, #1
 8006416:	d102      	bne.n	800641e <_lseek_r+0x1e>
 8006418:	682b      	ldr	r3, [r5, #0]
 800641a:	b103      	cbz	r3, 800641e <_lseek_r+0x1e>
 800641c:	6023      	str	r3, [r4, #0]
 800641e:	bd38      	pop	{r3, r4, r5, pc}
 8006420:	200007e0 	.word	0x200007e0

08006424 <_read_r>:
 8006424:	b538      	push	{r3, r4, r5, lr}
 8006426:	4d07      	ldr	r5, [pc, #28]	; (8006444 <_read_r+0x20>)
 8006428:	4604      	mov	r4, r0
 800642a:	4608      	mov	r0, r1
 800642c:	4611      	mov	r1, r2
 800642e:	2200      	movs	r2, #0
 8006430:	602a      	str	r2, [r5, #0]
 8006432:	461a      	mov	r2, r3
 8006434:	f7fc fe3c 	bl	80030b0 <_read>
 8006438:	1c43      	adds	r3, r0, #1
 800643a:	d102      	bne.n	8006442 <_read_r+0x1e>
 800643c:	682b      	ldr	r3, [r5, #0]
 800643e:	b103      	cbz	r3, 8006442 <_read_r+0x1e>
 8006440:	6023      	str	r3, [r4, #0]
 8006442:	bd38      	pop	{r3, r4, r5, pc}
 8006444:	200007e0 	.word	0x200007e0

08006448 <_sbrk_r>:
 8006448:	b538      	push	{r3, r4, r5, lr}
 800644a:	4d06      	ldr	r5, [pc, #24]	; (8006464 <_sbrk_r+0x1c>)
 800644c:	2300      	movs	r3, #0
 800644e:	4604      	mov	r4, r0
 8006450:	4608      	mov	r0, r1
 8006452:	602b      	str	r3, [r5, #0]
 8006454:	f7fc fe9a 	bl	800318c <_sbrk>
 8006458:	1c43      	adds	r3, r0, #1
 800645a:	d102      	bne.n	8006462 <_sbrk_r+0x1a>
 800645c:	682b      	ldr	r3, [r5, #0]
 800645e:	b103      	cbz	r3, 8006462 <_sbrk_r+0x1a>
 8006460:	6023      	str	r3, [r4, #0]
 8006462:	bd38      	pop	{r3, r4, r5, pc}
 8006464:	200007e0 	.word	0x200007e0

08006468 <_write_r>:
 8006468:	b538      	push	{r3, r4, r5, lr}
 800646a:	4d07      	ldr	r5, [pc, #28]	; (8006488 <_write_r+0x20>)
 800646c:	4604      	mov	r4, r0
 800646e:	4608      	mov	r0, r1
 8006470:	4611      	mov	r1, r2
 8006472:	2200      	movs	r2, #0
 8006474:	602a      	str	r2, [r5, #0]
 8006476:	461a      	mov	r2, r3
 8006478:	f7fc fe37 	bl	80030ea <_write>
 800647c:	1c43      	adds	r3, r0, #1
 800647e:	d102      	bne.n	8006486 <_write_r+0x1e>
 8006480:	682b      	ldr	r3, [r5, #0]
 8006482:	b103      	cbz	r3, 8006486 <_write_r+0x1e>
 8006484:	6023      	str	r3, [r4, #0]
 8006486:	bd38      	pop	{r3, r4, r5, pc}
 8006488:	200007e0 	.word	0x200007e0

0800648c <__errno>:
 800648c:	4b01      	ldr	r3, [pc, #4]	; (8006494 <__errno+0x8>)
 800648e:	6818      	ldr	r0, [r3, #0]
 8006490:	4770      	bx	lr
 8006492:	bf00      	nop
 8006494:	200000b8 	.word	0x200000b8

08006498 <__libc_init_array>:
 8006498:	b570      	push	{r4, r5, r6, lr}
 800649a:	4d0d      	ldr	r5, [pc, #52]	; (80064d0 <__libc_init_array+0x38>)
 800649c:	4c0d      	ldr	r4, [pc, #52]	; (80064d4 <__libc_init_array+0x3c>)
 800649e:	1b64      	subs	r4, r4, r5
 80064a0:	10a4      	asrs	r4, r4, #2
 80064a2:	2600      	movs	r6, #0
 80064a4:	42a6      	cmp	r6, r4
 80064a6:	d109      	bne.n	80064bc <__libc_init_array+0x24>
 80064a8:	4d0b      	ldr	r5, [pc, #44]	; (80064d8 <__libc_init_array+0x40>)
 80064aa:	4c0c      	ldr	r4, [pc, #48]	; (80064dc <__libc_init_array+0x44>)
 80064ac:	f002 fbc2 	bl	8008c34 <_init>
 80064b0:	1b64      	subs	r4, r4, r5
 80064b2:	10a4      	asrs	r4, r4, #2
 80064b4:	2600      	movs	r6, #0
 80064b6:	42a6      	cmp	r6, r4
 80064b8:	d105      	bne.n	80064c6 <__libc_init_array+0x2e>
 80064ba:	bd70      	pop	{r4, r5, r6, pc}
 80064bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80064c0:	4798      	blx	r3
 80064c2:	3601      	adds	r6, #1
 80064c4:	e7ee      	b.n	80064a4 <__libc_init_array+0xc>
 80064c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80064ca:	4798      	blx	r3
 80064cc:	3601      	adds	r6, #1
 80064ce:	e7f2      	b.n	80064b6 <__libc_init_array+0x1e>
 80064d0:	080091a0 	.word	0x080091a0
 80064d4:	080091a0 	.word	0x080091a0
 80064d8:	080091a0 	.word	0x080091a0
 80064dc:	080091a4 	.word	0x080091a4

080064e0 <__retarget_lock_init_recursive>:
 80064e0:	4770      	bx	lr

080064e2 <__retarget_lock_acquire_recursive>:
 80064e2:	4770      	bx	lr

080064e4 <__retarget_lock_release_recursive>:
 80064e4:	4770      	bx	lr
	...

080064e8 <__assert_func>:
 80064e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80064ea:	4614      	mov	r4, r2
 80064ec:	461a      	mov	r2, r3
 80064ee:	4b09      	ldr	r3, [pc, #36]	; (8006514 <__assert_func+0x2c>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4605      	mov	r5, r0
 80064f4:	68d8      	ldr	r0, [r3, #12]
 80064f6:	b14c      	cbz	r4, 800650c <__assert_func+0x24>
 80064f8:	4b07      	ldr	r3, [pc, #28]	; (8006518 <__assert_func+0x30>)
 80064fa:	9100      	str	r1, [sp, #0]
 80064fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006500:	4906      	ldr	r1, [pc, #24]	; (800651c <__assert_func+0x34>)
 8006502:	462b      	mov	r3, r5
 8006504:	f000 f908 	bl	8006718 <fiprintf>
 8006508:	f000 f918 	bl	800673c <abort>
 800650c:	4b04      	ldr	r3, [pc, #16]	; (8006520 <__assert_func+0x38>)
 800650e:	461c      	mov	r4, r3
 8006510:	e7f3      	b.n	80064fa <__assert_func+0x12>
 8006512:	bf00      	nop
 8006514:	200000b8 	.word	0x200000b8
 8006518:	08008cf7 	.word	0x08008cf7
 800651c:	08008d04 	.word	0x08008d04
 8006520:	08008d32 	.word	0x08008d32

08006524 <_free_r>:
 8006524:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006526:	2900      	cmp	r1, #0
 8006528:	d044      	beq.n	80065b4 <_free_r+0x90>
 800652a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800652e:	9001      	str	r0, [sp, #4]
 8006530:	2b00      	cmp	r3, #0
 8006532:	f1a1 0404 	sub.w	r4, r1, #4
 8006536:	bfb8      	it	lt
 8006538:	18e4      	addlt	r4, r4, r3
 800653a:	f7ff fdf9 	bl	8006130 <__malloc_lock>
 800653e:	4a1e      	ldr	r2, [pc, #120]	; (80065b8 <_free_r+0x94>)
 8006540:	9801      	ldr	r0, [sp, #4]
 8006542:	6813      	ldr	r3, [r2, #0]
 8006544:	b933      	cbnz	r3, 8006554 <_free_r+0x30>
 8006546:	6063      	str	r3, [r4, #4]
 8006548:	6014      	str	r4, [r2, #0]
 800654a:	b003      	add	sp, #12
 800654c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006550:	f7ff bdf4 	b.w	800613c <__malloc_unlock>
 8006554:	42a3      	cmp	r3, r4
 8006556:	d908      	bls.n	800656a <_free_r+0x46>
 8006558:	6825      	ldr	r5, [r4, #0]
 800655a:	1961      	adds	r1, r4, r5
 800655c:	428b      	cmp	r3, r1
 800655e:	bf01      	itttt	eq
 8006560:	6819      	ldreq	r1, [r3, #0]
 8006562:	685b      	ldreq	r3, [r3, #4]
 8006564:	1949      	addeq	r1, r1, r5
 8006566:	6021      	streq	r1, [r4, #0]
 8006568:	e7ed      	b.n	8006546 <_free_r+0x22>
 800656a:	461a      	mov	r2, r3
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	b10b      	cbz	r3, 8006574 <_free_r+0x50>
 8006570:	42a3      	cmp	r3, r4
 8006572:	d9fa      	bls.n	800656a <_free_r+0x46>
 8006574:	6811      	ldr	r1, [r2, #0]
 8006576:	1855      	adds	r5, r2, r1
 8006578:	42a5      	cmp	r5, r4
 800657a:	d10b      	bne.n	8006594 <_free_r+0x70>
 800657c:	6824      	ldr	r4, [r4, #0]
 800657e:	4421      	add	r1, r4
 8006580:	1854      	adds	r4, r2, r1
 8006582:	42a3      	cmp	r3, r4
 8006584:	6011      	str	r1, [r2, #0]
 8006586:	d1e0      	bne.n	800654a <_free_r+0x26>
 8006588:	681c      	ldr	r4, [r3, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	6053      	str	r3, [r2, #4]
 800658e:	440c      	add	r4, r1
 8006590:	6014      	str	r4, [r2, #0]
 8006592:	e7da      	b.n	800654a <_free_r+0x26>
 8006594:	d902      	bls.n	800659c <_free_r+0x78>
 8006596:	230c      	movs	r3, #12
 8006598:	6003      	str	r3, [r0, #0]
 800659a:	e7d6      	b.n	800654a <_free_r+0x26>
 800659c:	6825      	ldr	r5, [r4, #0]
 800659e:	1961      	adds	r1, r4, r5
 80065a0:	428b      	cmp	r3, r1
 80065a2:	bf04      	itt	eq
 80065a4:	6819      	ldreq	r1, [r3, #0]
 80065a6:	685b      	ldreq	r3, [r3, #4]
 80065a8:	6063      	str	r3, [r4, #4]
 80065aa:	bf04      	itt	eq
 80065ac:	1949      	addeq	r1, r1, r5
 80065ae:	6021      	streq	r1, [r4, #0]
 80065b0:	6054      	str	r4, [r2, #4]
 80065b2:	e7ca      	b.n	800654a <_free_r+0x26>
 80065b4:	b003      	add	sp, #12
 80065b6:	bd30      	pop	{r4, r5, pc}
 80065b8:	2000069c 	.word	0x2000069c

080065bc <__sflush_r>:
 80065bc:	898a      	ldrh	r2, [r1, #12]
 80065be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065c2:	4605      	mov	r5, r0
 80065c4:	0710      	lsls	r0, r2, #28
 80065c6:	460c      	mov	r4, r1
 80065c8:	d458      	bmi.n	800667c <__sflush_r+0xc0>
 80065ca:	684b      	ldr	r3, [r1, #4]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	dc05      	bgt.n	80065dc <__sflush_r+0x20>
 80065d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	dc02      	bgt.n	80065dc <__sflush_r+0x20>
 80065d6:	2000      	movs	r0, #0
 80065d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80065de:	2e00      	cmp	r6, #0
 80065e0:	d0f9      	beq.n	80065d6 <__sflush_r+0x1a>
 80065e2:	2300      	movs	r3, #0
 80065e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80065e8:	682f      	ldr	r7, [r5, #0]
 80065ea:	6a21      	ldr	r1, [r4, #32]
 80065ec:	602b      	str	r3, [r5, #0]
 80065ee:	d032      	beq.n	8006656 <__sflush_r+0x9a>
 80065f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80065f2:	89a3      	ldrh	r3, [r4, #12]
 80065f4:	075a      	lsls	r2, r3, #29
 80065f6:	d505      	bpl.n	8006604 <__sflush_r+0x48>
 80065f8:	6863      	ldr	r3, [r4, #4]
 80065fa:	1ac0      	subs	r0, r0, r3
 80065fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80065fe:	b10b      	cbz	r3, 8006604 <__sflush_r+0x48>
 8006600:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006602:	1ac0      	subs	r0, r0, r3
 8006604:	2300      	movs	r3, #0
 8006606:	4602      	mov	r2, r0
 8006608:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800660a:	6a21      	ldr	r1, [r4, #32]
 800660c:	4628      	mov	r0, r5
 800660e:	47b0      	blx	r6
 8006610:	1c43      	adds	r3, r0, #1
 8006612:	89a3      	ldrh	r3, [r4, #12]
 8006614:	d106      	bne.n	8006624 <__sflush_r+0x68>
 8006616:	6829      	ldr	r1, [r5, #0]
 8006618:	291d      	cmp	r1, #29
 800661a:	d82b      	bhi.n	8006674 <__sflush_r+0xb8>
 800661c:	4a29      	ldr	r2, [pc, #164]	; (80066c4 <__sflush_r+0x108>)
 800661e:	410a      	asrs	r2, r1
 8006620:	07d6      	lsls	r6, r2, #31
 8006622:	d427      	bmi.n	8006674 <__sflush_r+0xb8>
 8006624:	2200      	movs	r2, #0
 8006626:	6062      	str	r2, [r4, #4]
 8006628:	04d9      	lsls	r1, r3, #19
 800662a:	6922      	ldr	r2, [r4, #16]
 800662c:	6022      	str	r2, [r4, #0]
 800662e:	d504      	bpl.n	800663a <__sflush_r+0x7e>
 8006630:	1c42      	adds	r2, r0, #1
 8006632:	d101      	bne.n	8006638 <__sflush_r+0x7c>
 8006634:	682b      	ldr	r3, [r5, #0]
 8006636:	b903      	cbnz	r3, 800663a <__sflush_r+0x7e>
 8006638:	6560      	str	r0, [r4, #84]	; 0x54
 800663a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800663c:	602f      	str	r7, [r5, #0]
 800663e:	2900      	cmp	r1, #0
 8006640:	d0c9      	beq.n	80065d6 <__sflush_r+0x1a>
 8006642:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006646:	4299      	cmp	r1, r3
 8006648:	d002      	beq.n	8006650 <__sflush_r+0x94>
 800664a:	4628      	mov	r0, r5
 800664c:	f7ff ff6a 	bl	8006524 <_free_r>
 8006650:	2000      	movs	r0, #0
 8006652:	6360      	str	r0, [r4, #52]	; 0x34
 8006654:	e7c0      	b.n	80065d8 <__sflush_r+0x1c>
 8006656:	2301      	movs	r3, #1
 8006658:	4628      	mov	r0, r5
 800665a:	47b0      	blx	r6
 800665c:	1c41      	adds	r1, r0, #1
 800665e:	d1c8      	bne.n	80065f2 <__sflush_r+0x36>
 8006660:	682b      	ldr	r3, [r5, #0]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d0c5      	beq.n	80065f2 <__sflush_r+0x36>
 8006666:	2b1d      	cmp	r3, #29
 8006668:	d001      	beq.n	800666e <__sflush_r+0xb2>
 800666a:	2b16      	cmp	r3, #22
 800666c:	d101      	bne.n	8006672 <__sflush_r+0xb6>
 800666e:	602f      	str	r7, [r5, #0]
 8006670:	e7b1      	b.n	80065d6 <__sflush_r+0x1a>
 8006672:	89a3      	ldrh	r3, [r4, #12]
 8006674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006678:	81a3      	strh	r3, [r4, #12]
 800667a:	e7ad      	b.n	80065d8 <__sflush_r+0x1c>
 800667c:	690f      	ldr	r7, [r1, #16]
 800667e:	2f00      	cmp	r7, #0
 8006680:	d0a9      	beq.n	80065d6 <__sflush_r+0x1a>
 8006682:	0793      	lsls	r3, r2, #30
 8006684:	680e      	ldr	r6, [r1, #0]
 8006686:	bf08      	it	eq
 8006688:	694b      	ldreq	r3, [r1, #20]
 800668a:	600f      	str	r7, [r1, #0]
 800668c:	bf18      	it	ne
 800668e:	2300      	movne	r3, #0
 8006690:	eba6 0807 	sub.w	r8, r6, r7
 8006694:	608b      	str	r3, [r1, #8]
 8006696:	f1b8 0f00 	cmp.w	r8, #0
 800669a:	dd9c      	ble.n	80065d6 <__sflush_r+0x1a>
 800669c:	6a21      	ldr	r1, [r4, #32]
 800669e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80066a0:	4643      	mov	r3, r8
 80066a2:	463a      	mov	r2, r7
 80066a4:	4628      	mov	r0, r5
 80066a6:	47b0      	blx	r6
 80066a8:	2800      	cmp	r0, #0
 80066aa:	dc06      	bgt.n	80066ba <__sflush_r+0xfe>
 80066ac:	89a3      	ldrh	r3, [r4, #12]
 80066ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066b2:	81a3      	strh	r3, [r4, #12]
 80066b4:	f04f 30ff 	mov.w	r0, #4294967295
 80066b8:	e78e      	b.n	80065d8 <__sflush_r+0x1c>
 80066ba:	4407      	add	r7, r0
 80066bc:	eba8 0800 	sub.w	r8, r8, r0
 80066c0:	e7e9      	b.n	8006696 <__sflush_r+0xda>
 80066c2:	bf00      	nop
 80066c4:	dfbffffe 	.word	0xdfbffffe

080066c8 <_fflush_r>:
 80066c8:	b538      	push	{r3, r4, r5, lr}
 80066ca:	690b      	ldr	r3, [r1, #16]
 80066cc:	4605      	mov	r5, r0
 80066ce:	460c      	mov	r4, r1
 80066d0:	b913      	cbnz	r3, 80066d8 <_fflush_r+0x10>
 80066d2:	2500      	movs	r5, #0
 80066d4:	4628      	mov	r0, r5
 80066d6:	bd38      	pop	{r3, r4, r5, pc}
 80066d8:	b118      	cbz	r0, 80066e2 <_fflush_r+0x1a>
 80066da:	6a03      	ldr	r3, [r0, #32]
 80066dc:	b90b      	cbnz	r3, 80066e2 <_fflush_r+0x1a>
 80066de:	f7ff fdfd 	bl	80062dc <__sinit>
 80066e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d0f3      	beq.n	80066d2 <_fflush_r+0xa>
 80066ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80066ec:	07d0      	lsls	r0, r2, #31
 80066ee:	d404      	bmi.n	80066fa <_fflush_r+0x32>
 80066f0:	0599      	lsls	r1, r3, #22
 80066f2:	d402      	bmi.n	80066fa <_fflush_r+0x32>
 80066f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066f6:	f7ff fef4 	bl	80064e2 <__retarget_lock_acquire_recursive>
 80066fa:	4628      	mov	r0, r5
 80066fc:	4621      	mov	r1, r4
 80066fe:	f7ff ff5d 	bl	80065bc <__sflush_r>
 8006702:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006704:	07da      	lsls	r2, r3, #31
 8006706:	4605      	mov	r5, r0
 8006708:	d4e4      	bmi.n	80066d4 <_fflush_r+0xc>
 800670a:	89a3      	ldrh	r3, [r4, #12]
 800670c:	059b      	lsls	r3, r3, #22
 800670e:	d4e1      	bmi.n	80066d4 <_fflush_r+0xc>
 8006710:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006712:	f7ff fee7 	bl	80064e4 <__retarget_lock_release_recursive>
 8006716:	e7dd      	b.n	80066d4 <_fflush_r+0xc>

08006718 <fiprintf>:
 8006718:	b40e      	push	{r1, r2, r3}
 800671a:	b503      	push	{r0, r1, lr}
 800671c:	4601      	mov	r1, r0
 800671e:	ab03      	add	r3, sp, #12
 8006720:	4805      	ldr	r0, [pc, #20]	; (8006738 <fiprintf+0x20>)
 8006722:	f853 2b04 	ldr.w	r2, [r3], #4
 8006726:	6800      	ldr	r0, [r0, #0]
 8006728:	9301      	str	r3, [sp, #4]
 800672a:	f000 f837 	bl	800679c <_vfiprintf_r>
 800672e:	b002      	add	sp, #8
 8006730:	f85d eb04 	ldr.w	lr, [sp], #4
 8006734:	b003      	add	sp, #12
 8006736:	4770      	bx	lr
 8006738:	200000b8 	.word	0x200000b8

0800673c <abort>:
 800673c:	b508      	push	{r3, lr}
 800673e:	2006      	movs	r0, #6
 8006740:	f000 fb94 	bl	8006e6c <raise>
 8006744:	2001      	movs	r0, #1
 8006746:	f7fc fca9 	bl	800309c <_exit>

0800674a <__sfputc_r>:
 800674a:	6893      	ldr	r3, [r2, #8]
 800674c:	3b01      	subs	r3, #1
 800674e:	2b00      	cmp	r3, #0
 8006750:	b410      	push	{r4}
 8006752:	6093      	str	r3, [r2, #8]
 8006754:	da08      	bge.n	8006768 <__sfputc_r+0x1e>
 8006756:	6994      	ldr	r4, [r2, #24]
 8006758:	42a3      	cmp	r3, r4
 800675a:	db01      	blt.n	8006760 <__sfputc_r+0x16>
 800675c:	290a      	cmp	r1, #10
 800675e:	d103      	bne.n	8006768 <__sfputc_r+0x1e>
 8006760:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006764:	f000 bac4 	b.w	8006cf0 <__swbuf_r>
 8006768:	6813      	ldr	r3, [r2, #0]
 800676a:	1c58      	adds	r0, r3, #1
 800676c:	6010      	str	r0, [r2, #0]
 800676e:	7019      	strb	r1, [r3, #0]
 8006770:	4608      	mov	r0, r1
 8006772:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006776:	4770      	bx	lr

08006778 <__sfputs_r>:
 8006778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800677a:	4606      	mov	r6, r0
 800677c:	460f      	mov	r7, r1
 800677e:	4614      	mov	r4, r2
 8006780:	18d5      	adds	r5, r2, r3
 8006782:	42ac      	cmp	r4, r5
 8006784:	d101      	bne.n	800678a <__sfputs_r+0x12>
 8006786:	2000      	movs	r0, #0
 8006788:	e007      	b.n	800679a <__sfputs_r+0x22>
 800678a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800678e:	463a      	mov	r2, r7
 8006790:	4630      	mov	r0, r6
 8006792:	f7ff ffda 	bl	800674a <__sfputc_r>
 8006796:	1c43      	adds	r3, r0, #1
 8006798:	d1f3      	bne.n	8006782 <__sfputs_r+0xa>
 800679a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800679c <_vfiprintf_r>:
 800679c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067a0:	460d      	mov	r5, r1
 80067a2:	b09d      	sub	sp, #116	; 0x74
 80067a4:	4614      	mov	r4, r2
 80067a6:	4698      	mov	r8, r3
 80067a8:	4606      	mov	r6, r0
 80067aa:	b118      	cbz	r0, 80067b4 <_vfiprintf_r+0x18>
 80067ac:	6a03      	ldr	r3, [r0, #32]
 80067ae:	b90b      	cbnz	r3, 80067b4 <_vfiprintf_r+0x18>
 80067b0:	f7ff fd94 	bl	80062dc <__sinit>
 80067b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80067b6:	07d9      	lsls	r1, r3, #31
 80067b8:	d405      	bmi.n	80067c6 <_vfiprintf_r+0x2a>
 80067ba:	89ab      	ldrh	r3, [r5, #12]
 80067bc:	059a      	lsls	r2, r3, #22
 80067be:	d402      	bmi.n	80067c6 <_vfiprintf_r+0x2a>
 80067c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80067c2:	f7ff fe8e 	bl	80064e2 <__retarget_lock_acquire_recursive>
 80067c6:	89ab      	ldrh	r3, [r5, #12]
 80067c8:	071b      	lsls	r3, r3, #28
 80067ca:	d501      	bpl.n	80067d0 <_vfiprintf_r+0x34>
 80067cc:	692b      	ldr	r3, [r5, #16]
 80067ce:	b99b      	cbnz	r3, 80067f8 <_vfiprintf_r+0x5c>
 80067d0:	4629      	mov	r1, r5
 80067d2:	4630      	mov	r0, r6
 80067d4:	f000 faca 	bl	8006d6c <__swsetup_r>
 80067d8:	b170      	cbz	r0, 80067f8 <_vfiprintf_r+0x5c>
 80067da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80067dc:	07dc      	lsls	r4, r3, #31
 80067de:	d504      	bpl.n	80067ea <_vfiprintf_r+0x4e>
 80067e0:	f04f 30ff 	mov.w	r0, #4294967295
 80067e4:	b01d      	add	sp, #116	; 0x74
 80067e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067ea:	89ab      	ldrh	r3, [r5, #12]
 80067ec:	0598      	lsls	r0, r3, #22
 80067ee:	d4f7      	bmi.n	80067e0 <_vfiprintf_r+0x44>
 80067f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80067f2:	f7ff fe77 	bl	80064e4 <__retarget_lock_release_recursive>
 80067f6:	e7f3      	b.n	80067e0 <_vfiprintf_r+0x44>
 80067f8:	2300      	movs	r3, #0
 80067fa:	9309      	str	r3, [sp, #36]	; 0x24
 80067fc:	2320      	movs	r3, #32
 80067fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006802:	f8cd 800c 	str.w	r8, [sp, #12]
 8006806:	2330      	movs	r3, #48	; 0x30
 8006808:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80069bc <_vfiprintf_r+0x220>
 800680c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006810:	f04f 0901 	mov.w	r9, #1
 8006814:	4623      	mov	r3, r4
 8006816:	469a      	mov	sl, r3
 8006818:	f813 2b01 	ldrb.w	r2, [r3], #1
 800681c:	b10a      	cbz	r2, 8006822 <_vfiprintf_r+0x86>
 800681e:	2a25      	cmp	r2, #37	; 0x25
 8006820:	d1f9      	bne.n	8006816 <_vfiprintf_r+0x7a>
 8006822:	ebba 0b04 	subs.w	fp, sl, r4
 8006826:	d00b      	beq.n	8006840 <_vfiprintf_r+0xa4>
 8006828:	465b      	mov	r3, fp
 800682a:	4622      	mov	r2, r4
 800682c:	4629      	mov	r1, r5
 800682e:	4630      	mov	r0, r6
 8006830:	f7ff ffa2 	bl	8006778 <__sfputs_r>
 8006834:	3001      	adds	r0, #1
 8006836:	f000 80a9 	beq.w	800698c <_vfiprintf_r+0x1f0>
 800683a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800683c:	445a      	add	r2, fp
 800683e:	9209      	str	r2, [sp, #36]	; 0x24
 8006840:	f89a 3000 	ldrb.w	r3, [sl]
 8006844:	2b00      	cmp	r3, #0
 8006846:	f000 80a1 	beq.w	800698c <_vfiprintf_r+0x1f0>
 800684a:	2300      	movs	r3, #0
 800684c:	f04f 32ff 	mov.w	r2, #4294967295
 8006850:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006854:	f10a 0a01 	add.w	sl, sl, #1
 8006858:	9304      	str	r3, [sp, #16]
 800685a:	9307      	str	r3, [sp, #28]
 800685c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006860:	931a      	str	r3, [sp, #104]	; 0x68
 8006862:	4654      	mov	r4, sl
 8006864:	2205      	movs	r2, #5
 8006866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800686a:	4854      	ldr	r0, [pc, #336]	; (80069bc <_vfiprintf_r+0x220>)
 800686c:	f7f9 fcd8 	bl	8000220 <memchr>
 8006870:	9a04      	ldr	r2, [sp, #16]
 8006872:	b9d8      	cbnz	r0, 80068ac <_vfiprintf_r+0x110>
 8006874:	06d1      	lsls	r1, r2, #27
 8006876:	bf44      	itt	mi
 8006878:	2320      	movmi	r3, #32
 800687a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800687e:	0713      	lsls	r3, r2, #28
 8006880:	bf44      	itt	mi
 8006882:	232b      	movmi	r3, #43	; 0x2b
 8006884:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006888:	f89a 3000 	ldrb.w	r3, [sl]
 800688c:	2b2a      	cmp	r3, #42	; 0x2a
 800688e:	d015      	beq.n	80068bc <_vfiprintf_r+0x120>
 8006890:	9a07      	ldr	r2, [sp, #28]
 8006892:	4654      	mov	r4, sl
 8006894:	2000      	movs	r0, #0
 8006896:	f04f 0c0a 	mov.w	ip, #10
 800689a:	4621      	mov	r1, r4
 800689c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068a0:	3b30      	subs	r3, #48	; 0x30
 80068a2:	2b09      	cmp	r3, #9
 80068a4:	d94d      	bls.n	8006942 <_vfiprintf_r+0x1a6>
 80068a6:	b1b0      	cbz	r0, 80068d6 <_vfiprintf_r+0x13a>
 80068a8:	9207      	str	r2, [sp, #28]
 80068aa:	e014      	b.n	80068d6 <_vfiprintf_r+0x13a>
 80068ac:	eba0 0308 	sub.w	r3, r0, r8
 80068b0:	fa09 f303 	lsl.w	r3, r9, r3
 80068b4:	4313      	orrs	r3, r2
 80068b6:	9304      	str	r3, [sp, #16]
 80068b8:	46a2      	mov	sl, r4
 80068ba:	e7d2      	b.n	8006862 <_vfiprintf_r+0xc6>
 80068bc:	9b03      	ldr	r3, [sp, #12]
 80068be:	1d19      	adds	r1, r3, #4
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	9103      	str	r1, [sp, #12]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	bfbb      	ittet	lt
 80068c8:	425b      	neglt	r3, r3
 80068ca:	f042 0202 	orrlt.w	r2, r2, #2
 80068ce:	9307      	strge	r3, [sp, #28]
 80068d0:	9307      	strlt	r3, [sp, #28]
 80068d2:	bfb8      	it	lt
 80068d4:	9204      	strlt	r2, [sp, #16]
 80068d6:	7823      	ldrb	r3, [r4, #0]
 80068d8:	2b2e      	cmp	r3, #46	; 0x2e
 80068da:	d10c      	bne.n	80068f6 <_vfiprintf_r+0x15a>
 80068dc:	7863      	ldrb	r3, [r4, #1]
 80068de:	2b2a      	cmp	r3, #42	; 0x2a
 80068e0:	d134      	bne.n	800694c <_vfiprintf_r+0x1b0>
 80068e2:	9b03      	ldr	r3, [sp, #12]
 80068e4:	1d1a      	adds	r2, r3, #4
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	9203      	str	r2, [sp, #12]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	bfb8      	it	lt
 80068ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80068f2:	3402      	adds	r4, #2
 80068f4:	9305      	str	r3, [sp, #20]
 80068f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80069cc <_vfiprintf_r+0x230>
 80068fa:	7821      	ldrb	r1, [r4, #0]
 80068fc:	2203      	movs	r2, #3
 80068fe:	4650      	mov	r0, sl
 8006900:	f7f9 fc8e 	bl	8000220 <memchr>
 8006904:	b138      	cbz	r0, 8006916 <_vfiprintf_r+0x17a>
 8006906:	9b04      	ldr	r3, [sp, #16]
 8006908:	eba0 000a 	sub.w	r0, r0, sl
 800690c:	2240      	movs	r2, #64	; 0x40
 800690e:	4082      	lsls	r2, r0
 8006910:	4313      	orrs	r3, r2
 8006912:	3401      	adds	r4, #1
 8006914:	9304      	str	r3, [sp, #16]
 8006916:	f814 1b01 	ldrb.w	r1, [r4], #1
 800691a:	4829      	ldr	r0, [pc, #164]	; (80069c0 <_vfiprintf_r+0x224>)
 800691c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006920:	2206      	movs	r2, #6
 8006922:	f7f9 fc7d 	bl	8000220 <memchr>
 8006926:	2800      	cmp	r0, #0
 8006928:	d03f      	beq.n	80069aa <_vfiprintf_r+0x20e>
 800692a:	4b26      	ldr	r3, [pc, #152]	; (80069c4 <_vfiprintf_r+0x228>)
 800692c:	bb1b      	cbnz	r3, 8006976 <_vfiprintf_r+0x1da>
 800692e:	9b03      	ldr	r3, [sp, #12]
 8006930:	3307      	adds	r3, #7
 8006932:	f023 0307 	bic.w	r3, r3, #7
 8006936:	3308      	adds	r3, #8
 8006938:	9303      	str	r3, [sp, #12]
 800693a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800693c:	443b      	add	r3, r7
 800693e:	9309      	str	r3, [sp, #36]	; 0x24
 8006940:	e768      	b.n	8006814 <_vfiprintf_r+0x78>
 8006942:	fb0c 3202 	mla	r2, ip, r2, r3
 8006946:	460c      	mov	r4, r1
 8006948:	2001      	movs	r0, #1
 800694a:	e7a6      	b.n	800689a <_vfiprintf_r+0xfe>
 800694c:	2300      	movs	r3, #0
 800694e:	3401      	adds	r4, #1
 8006950:	9305      	str	r3, [sp, #20]
 8006952:	4619      	mov	r1, r3
 8006954:	f04f 0c0a 	mov.w	ip, #10
 8006958:	4620      	mov	r0, r4
 800695a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800695e:	3a30      	subs	r2, #48	; 0x30
 8006960:	2a09      	cmp	r2, #9
 8006962:	d903      	bls.n	800696c <_vfiprintf_r+0x1d0>
 8006964:	2b00      	cmp	r3, #0
 8006966:	d0c6      	beq.n	80068f6 <_vfiprintf_r+0x15a>
 8006968:	9105      	str	r1, [sp, #20]
 800696a:	e7c4      	b.n	80068f6 <_vfiprintf_r+0x15a>
 800696c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006970:	4604      	mov	r4, r0
 8006972:	2301      	movs	r3, #1
 8006974:	e7f0      	b.n	8006958 <_vfiprintf_r+0x1bc>
 8006976:	ab03      	add	r3, sp, #12
 8006978:	9300      	str	r3, [sp, #0]
 800697a:	462a      	mov	r2, r5
 800697c:	4b12      	ldr	r3, [pc, #72]	; (80069c8 <_vfiprintf_r+0x22c>)
 800697e:	a904      	add	r1, sp, #16
 8006980:	4630      	mov	r0, r6
 8006982:	f3af 8000 	nop.w
 8006986:	4607      	mov	r7, r0
 8006988:	1c78      	adds	r0, r7, #1
 800698a:	d1d6      	bne.n	800693a <_vfiprintf_r+0x19e>
 800698c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800698e:	07d9      	lsls	r1, r3, #31
 8006990:	d405      	bmi.n	800699e <_vfiprintf_r+0x202>
 8006992:	89ab      	ldrh	r3, [r5, #12]
 8006994:	059a      	lsls	r2, r3, #22
 8006996:	d402      	bmi.n	800699e <_vfiprintf_r+0x202>
 8006998:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800699a:	f7ff fda3 	bl	80064e4 <__retarget_lock_release_recursive>
 800699e:	89ab      	ldrh	r3, [r5, #12]
 80069a0:	065b      	lsls	r3, r3, #25
 80069a2:	f53f af1d 	bmi.w	80067e0 <_vfiprintf_r+0x44>
 80069a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80069a8:	e71c      	b.n	80067e4 <_vfiprintf_r+0x48>
 80069aa:	ab03      	add	r3, sp, #12
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	462a      	mov	r2, r5
 80069b0:	4b05      	ldr	r3, [pc, #20]	; (80069c8 <_vfiprintf_r+0x22c>)
 80069b2:	a904      	add	r1, sp, #16
 80069b4:	4630      	mov	r0, r6
 80069b6:	f000 f879 	bl	8006aac <_printf_i>
 80069ba:	e7e4      	b.n	8006986 <_vfiprintf_r+0x1ea>
 80069bc:	08008d33 	.word	0x08008d33
 80069c0:	08008d3d 	.word	0x08008d3d
 80069c4:	00000000 	.word	0x00000000
 80069c8:	08006779 	.word	0x08006779
 80069cc:	08008d39 	.word	0x08008d39

080069d0 <_printf_common>:
 80069d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069d4:	4616      	mov	r6, r2
 80069d6:	4699      	mov	r9, r3
 80069d8:	688a      	ldr	r2, [r1, #8]
 80069da:	690b      	ldr	r3, [r1, #16]
 80069dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80069e0:	4293      	cmp	r3, r2
 80069e2:	bfb8      	it	lt
 80069e4:	4613      	movlt	r3, r2
 80069e6:	6033      	str	r3, [r6, #0]
 80069e8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80069ec:	4607      	mov	r7, r0
 80069ee:	460c      	mov	r4, r1
 80069f0:	b10a      	cbz	r2, 80069f6 <_printf_common+0x26>
 80069f2:	3301      	adds	r3, #1
 80069f4:	6033      	str	r3, [r6, #0]
 80069f6:	6823      	ldr	r3, [r4, #0]
 80069f8:	0699      	lsls	r1, r3, #26
 80069fa:	bf42      	ittt	mi
 80069fc:	6833      	ldrmi	r3, [r6, #0]
 80069fe:	3302      	addmi	r3, #2
 8006a00:	6033      	strmi	r3, [r6, #0]
 8006a02:	6825      	ldr	r5, [r4, #0]
 8006a04:	f015 0506 	ands.w	r5, r5, #6
 8006a08:	d106      	bne.n	8006a18 <_printf_common+0x48>
 8006a0a:	f104 0a19 	add.w	sl, r4, #25
 8006a0e:	68e3      	ldr	r3, [r4, #12]
 8006a10:	6832      	ldr	r2, [r6, #0]
 8006a12:	1a9b      	subs	r3, r3, r2
 8006a14:	42ab      	cmp	r3, r5
 8006a16:	dc26      	bgt.n	8006a66 <_printf_common+0x96>
 8006a18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006a1c:	1e13      	subs	r3, r2, #0
 8006a1e:	6822      	ldr	r2, [r4, #0]
 8006a20:	bf18      	it	ne
 8006a22:	2301      	movne	r3, #1
 8006a24:	0692      	lsls	r2, r2, #26
 8006a26:	d42b      	bmi.n	8006a80 <_printf_common+0xb0>
 8006a28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a2c:	4649      	mov	r1, r9
 8006a2e:	4638      	mov	r0, r7
 8006a30:	47c0      	blx	r8
 8006a32:	3001      	adds	r0, #1
 8006a34:	d01e      	beq.n	8006a74 <_printf_common+0xa4>
 8006a36:	6823      	ldr	r3, [r4, #0]
 8006a38:	6922      	ldr	r2, [r4, #16]
 8006a3a:	f003 0306 	and.w	r3, r3, #6
 8006a3e:	2b04      	cmp	r3, #4
 8006a40:	bf02      	ittt	eq
 8006a42:	68e5      	ldreq	r5, [r4, #12]
 8006a44:	6833      	ldreq	r3, [r6, #0]
 8006a46:	1aed      	subeq	r5, r5, r3
 8006a48:	68a3      	ldr	r3, [r4, #8]
 8006a4a:	bf0c      	ite	eq
 8006a4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a50:	2500      	movne	r5, #0
 8006a52:	4293      	cmp	r3, r2
 8006a54:	bfc4      	itt	gt
 8006a56:	1a9b      	subgt	r3, r3, r2
 8006a58:	18ed      	addgt	r5, r5, r3
 8006a5a:	2600      	movs	r6, #0
 8006a5c:	341a      	adds	r4, #26
 8006a5e:	42b5      	cmp	r5, r6
 8006a60:	d11a      	bne.n	8006a98 <_printf_common+0xc8>
 8006a62:	2000      	movs	r0, #0
 8006a64:	e008      	b.n	8006a78 <_printf_common+0xa8>
 8006a66:	2301      	movs	r3, #1
 8006a68:	4652      	mov	r2, sl
 8006a6a:	4649      	mov	r1, r9
 8006a6c:	4638      	mov	r0, r7
 8006a6e:	47c0      	blx	r8
 8006a70:	3001      	adds	r0, #1
 8006a72:	d103      	bne.n	8006a7c <_printf_common+0xac>
 8006a74:	f04f 30ff 	mov.w	r0, #4294967295
 8006a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a7c:	3501      	adds	r5, #1
 8006a7e:	e7c6      	b.n	8006a0e <_printf_common+0x3e>
 8006a80:	18e1      	adds	r1, r4, r3
 8006a82:	1c5a      	adds	r2, r3, #1
 8006a84:	2030      	movs	r0, #48	; 0x30
 8006a86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a8a:	4422      	add	r2, r4
 8006a8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a94:	3302      	adds	r3, #2
 8006a96:	e7c7      	b.n	8006a28 <_printf_common+0x58>
 8006a98:	2301      	movs	r3, #1
 8006a9a:	4622      	mov	r2, r4
 8006a9c:	4649      	mov	r1, r9
 8006a9e:	4638      	mov	r0, r7
 8006aa0:	47c0      	blx	r8
 8006aa2:	3001      	adds	r0, #1
 8006aa4:	d0e6      	beq.n	8006a74 <_printf_common+0xa4>
 8006aa6:	3601      	adds	r6, #1
 8006aa8:	e7d9      	b.n	8006a5e <_printf_common+0x8e>
	...

08006aac <_printf_i>:
 8006aac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab0:	7e0f      	ldrb	r7, [r1, #24]
 8006ab2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006ab4:	2f78      	cmp	r7, #120	; 0x78
 8006ab6:	4691      	mov	r9, r2
 8006ab8:	4680      	mov	r8, r0
 8006aba:	460c      	mov	r4, r1
 8006abc:	469a      	mov	sl, r3
 8006abe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006ac2:	d807      	bhi.n	8006ad4 <_printf_i+0x28>
 8006ac4:	2f62      	cmp	r7, #98	; 0x62
 8006ac6:	d80a      	bhi.n	8006ade <_printf_i+0x32>
 8006ac8:	2f00      	cmp	r7, #0
 8006aca:	f000 80d4 	beq.w	8006c76 <_printf_i+0x1ca>
 8006ace:	2f58      	cmp	r7, #88	; 0x58
 8006ad0:	f000 80c0 	beq.w	8006c54 <_printf_i+0x1a8>
 8006ad4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ad8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006adc:	e03a      	b.n	8006b54 <_printf_i+0xa8>
 8006ade:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006ae2:	2b15      	cmp	r3, #21
 8006ae4:	d8f6      	bhi.n	8006ad4 <_printf_i+0x28>
 8006ae6:	a101      	add	r1, pc, #4	; (adr r1, 8006aec <_printf_i+0x40>)
 8006ae8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006aec:	08006b45 	.word	0x08006b45
 8006af0:	08006b59 	.word	0x08006b59
 8006af4:	08006ad5 	.word	0x08006ad5
 8006af8:	08006ad5 	.word	0x08006ad5
 8006afc:	08006ad5 	.word	0x08006ad5
 8006b00:	08006ad5 	.word	0x08006ad5
 8006b04:	08006b59 	.word	0x08006b59
 8006b08:	08006ad5 	.word	0x08006ad5
 8006b0c:	08006ad5 	.word	0x08006ad5
 8006b10:	08006ad5 	.word	0x08006ad5
 8006b14:	08006ad5 	.word	0x08006ad5
 8006b18:	08006c5d 	.word	0x08006c5d
 8006b1c:	08006b85 	.word	0x08006b85
 8006b20:	08006c17 	.word	0x08006c17
 8006b24:	08006ad5 	.word	0x08006ad5
 8006b28:	08006ad5 	.word	0x08006ad5
 8006b2c:	08006c7f 	.word	0x08006c7f
 8006b30:	08006ad5 	.word	0x08006ad5
 8006b34:	08006b85 	.word	0x08006b85
 8006b38:	08006ad5 	.word	0x08006ad5
 8006b3c:	08006ad5 	.word	0x08006ad5
 8006b40:	08006c1f 	.word	0x08006c1f
 8006b44:	682b      	ldr	r3, [r5, #0]
 8006b46:	1d1a      	adds	r2, r3, #4
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	602a      	str	r2, [r5, #0]
 8006b4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b54:	2301      	movs	r3, #1
 8006b56:	e09f      	b.n	8006c98 <_printf_i+0x1ec>
 8006b58:	6820      	ldr	r0, [r4, #0]
 8006b5a:	682b      	ldr	r3, [r5, #0]
 8006b5c:	0607      	lsls	r7, r0, #24
 8006b5e:	f103 0104 	add.w	r1, r3, #4
 8006b62:	6029      	str	r1, [r5, #0]
 8006b64:	d501      	bpl.n	8006b6a <_printf_i+0xbe>
 8006b66:	681e      	ldr	r6, [r3, #0]
 8006b68:	e003      	b.n	8006b72 <_printf_i+0xc6>
 8006b6a:	0646      	lsls	r6, r0, #25
 8006b6c:	d5fb      	bpl.n	8006b66 <_printf_i+0xba>
 8006b6e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006b72:	2e00      	cmp	r6, #0
 8006b74:	da03      	bge.n	8006b7e <_printf_i+0xd2>
 8006b76:	232d      	movs	r3, #45	; 0x2d
 8006b78:	4276      	negs	r6, r6
 8006b7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b7e:	485a      	ldr	r0, [pc, #360]	; (8006ce8 <_printf_i+0x23c>)
 8006b80:	230a      	movs	r3, #10
 8006b82:	e012      	b.n	8006baa <_printf_i+0xfe>
 8006b84:	682b      	ldr	r3, [r5, #0]
 8006b86:	6820      	ldr	r0, [r4, #0]
 8006b88:	1d19      	adds	r1, r3, #4
 8006b8a:	6029      	str	r1, [r5, #0]
 8006b8c:	0605      	lsls	r5, r0, #24
 8006b8e:	d501      	bpl.n	8006b94 <_printf_i+0xe8>
 8006b90:	681e      	ldr	r6, [r3, #0]
 8006b92:	e002      	b.n	8006b9a <_printf_i+0xee>
 8006b94:	0641      	lsls	r1, r0, #25
 8006b96:	d5fb      	bpl.n	8006b90 <_printf_i+0xe4>
 8006b98:	881e      	ldrh	r6, [r3, #0]
 8006b9a:	4853      	ldr	r0, [pc, #332]	; (8006ce8 <_printf_i+0x23c>)
 8006b9c:	2f6f      	cmp	r7, #111	; 0x6f
 8006b9e:	bf0c      	ite	eq
 8006ba0:	2308      	moveq	r3, #8
 8006ba2:	230a      	movne	r3, #10
 8006ba4:	2100      	movs	r1, #0
 8006ba6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006baa:	6865      	ldr	r5, [r4, #4]
 8006bac:	60a5      	str	r5, [r4, #8]
 8006bae:	2d00      	cmp	r5, #0
 8006bb0:	bfa2      	ittt	ge
 8006bb2:	6821      	ldrge	r1, [r4, #0]
 8006bb4:	f021 0104 	bicge.w	r1, r1, #4
 8006bb8:	6021      	strge	r1, [r4, #0]
 8006bba:	b90e      	cbnz	r6, 8006bc0 <_printf_i+0x114>
 8006bbc:	2d00      	cmp	r5, #0
 8006bbe:	d04b      	beq.n	8006c58 <_printf_i+0x1ac>
 8006bc0:	4615      	mov	r5, r2
 8006bc2:	fbb6 f1f3 	udiv	r1, r6, r3
 8006bc6:	fb03 6711 	mls	r7, r3, r1, r6
 8006bca:	5dc7      	ldrb	r7, [r0, r7]
 8006bcc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006bd0:	4637      	mov	r7, r6
 8006bd2:	42bb      	cmp	r3, r7
 8006bd4:	460e      	mov	r6, r1
 8006bd6:	d9f4      	bls.n	8006bc2 <_printf_i+0x116>
 8006bd8:	2b08      	cmp	r3, #8
 8006bda:	d10b      	bne.n	8006bf4 <_printf_i+0x148>
 8006bdc:	6823      	ldr	r3, [r4, #0]
 8006bde:	07de      	lsls	r6, r3, #31
 8006be0:	d508      	bpl.n	8006bf4 <_printf_i+0x148>
 8006be2:	6923      	ldr	r3, [r4, #16]
 8006be4:	6861      	ldr	r1, [r4, #4]
 8006be6:	4299      	cmp	r1, r3
 8006be8:	bfde      	ittt	le
 8006bea:	2330      	movle	r3, #48	; 0x30
 8006bec:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006bf0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006bf4:	1b52      	subs	r2, r2, r5
 8006bf6:	6122      	str	r2, [r4, #16]
 8006bf8:	f8cd a000 	str.w	sl, [sp]
 8006bfc:	464b      	mov	r3, r9
 8006bfe:	aa03      	add	r2, sp, #12
 8006c00:	4621      	mov	r1, r4
 8006c02:	4640      	mov	r0, r8
 8006c04:	f7ff fee4 	bl	80069d0 <_printf_common>
 8006c08:	3001      	adds	r0, #1
 8006c0a:	d14a      	bne.n	8006ca2 <_printf_i+0x1f6>
 8006c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c10:	b004      	add	sp, #16
 8006c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	f043 0320 	orr.w	r3, r3, #32
 8006c1c:	6023      	str	r3, [r4, #0]
 8006c1e:	4833      	ldr	r0, [pc, #204]	; (8006cec <_printf_i+0x240>)
 8006c20:	2778      	movs	r7, #120	; 0x78
 8006c22:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006c26:	6823      	ldr	r3, [r4, #0]
 8006c28:	6829      	ldr	r1, [r5, #0]
 8006c2a:	061f      	lsls	r7, r3, #24
 8006c2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006c30:	d402      	bmi.n	8006c38 <_printf_i+0x18c>
 8006c32:	065f      	lsls	r7, r3, #25
 8006c34:	bf48      	it	mi
 8006c36:	b2b6      	uxthmi	r6, r6
 8006c38:	07df      	lsls	r7, r3, #31
 8006c3a:	bf48      	it	mi
 8006c3c:	f043 0320 	orrmi.w	r3, r3, #32
 8006c40:	6029      	str	r1, [r5, #0]
 8006c42:	bf48      	it	mi
 8006c44:	6023      	strmi	r3, [r4, #0]
 8006c46:	b91e      	cbnz	r6, 8006c50 <_printf_i+0x1a4>
 8006c48:	6823      	ldr	r3, [r4, #0]
 8006c4a:	f023 0320 	bic.w	r3, r3, #32
 8006c4e:	6023      	str	r3, [r4, #0]
 8006c50:	2310      	movs	r3, #16
 8006c52:	e7a7      	b.n	8006ba4 <_printf_i+0xf8>
 8006c54:	4824      	ldr	r0, [pc, #144]	; (8006ce8 <_printf_i+0x23c>)
 8006c56:	e7e4      	b.n	8006c22 <_printf_i+0x176>
 8006c58:	4615      	mov	r5, r2
 8006c5a:	e7bd      	b.n	8006bd8 <_printf_i+0x12c>
 8006c5c:	682b      	ldr	r3, [r5, #0]
 8006c5e:	6826      	ldr	r6, [r4, #0]
 8006c60:	6961      	ldr	r1, [r4, #20]
 8006c62:	1d18      	adds	r0, r3, #4
 8006c64:	6028      	str	r0, [r5, #0]
 8006c66:	0635      	lsls	r5, r6, #24
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	d501      	bpl.n	8006c70 <_printf_i+0x1c4>
 8006c6c:	6019      	str	r1, [r3, #0]
 8006c6e:	e002      	b.n	8006c76 <_printf_i+0x1ca>
 8006c70:	0670      	lsls	r0, r6, #25
 8006c72:	d5fb      	bpl.n	8006c6c <_printf_i+0x1c0>
 8006c74:	8019      	strh	r1, [r3, #0]
 8006c76:	2300      	movs	r3, #0
 8006c78:	6123      	str	r3, [r4, #16]
 8006c7a:	4615      	mov	r5, r2
 8006c7c:	e7bc      	b.n	8006bf8 <_printf_i+0x14c>
 8006c7e:	682b      	ldr	r3, [r5, #0]
 8006c80:	1d1a      	adds	r2, r3, #4
 8006c82:	602a      	str	r2, [r5, #0]
 8006c84:	681d      	ldr	r5, [r3, #0]
 8006c86:	6862      	ldr	r2, [r4, #4]
 8006c88:	2100      	movs	r1, #0
 8006c8a:	4628      	mov	r0, r5
 8006c8c:	f7f9 fac8 	bl	8000220 <memchr>
 8006c90:	b108      	cbz	r0, 8006c96 <_printf_i+0x1ea>
 8006c92:	1b40      	subs	r0, r0, r5
 8006c94:	6060      	str	r0, [r4, #4]
 8006c96:	6863      	ldr	r3, [r4, #4]
 8006c98:	6123      	str	r3, [r4, #16]
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ca0:	e7aa      	b.n	8006bf8 <_printf_i+0x14c>
 8006ca2:	6923      	ldr	r3, [r4, #16]
 8006ca4:	462a      	mov	r2, r5
 8006ca6:	4649      	mov	r1, r9
 8006ca8:	4640      	mov	r0, r8
 8006caa:	47d0      	blx	sl
 8006cac:	3001      	adds	r0, #1
 8006cae:	d0ad      	beq.n	8006c0c <_printf_i+0x160>
 8006cb0:	6823      	ldr	r3, [r4, #0]
 8006cb2:	079b      	lsls	r3, r3, #30
 8006cb4:	d413      	bmi.n	8006cde <_printf_i+0x232>
 8006cb6:	68e0      	ldr	r0, [r4, #12]
 8006cb8:	9b03      	ldr	r3, [sp, #12]
 8006cba:	4298      	cmp	r0, r3
 8006cbc:	bfb8      	it	lt
 8006cbe:	4618      	movlt	r0, r3
 8006cc0:	e7a6      	b.n	8006c10 <_printf_i+0x164>
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	4632      	mov	r2, r6
 8006cc6:	4649      	mov	r1, r9
 8006cc8:	4640      	mov	r0, r8
 8006cca:	47d0      	blx	sl
 8006ccc:	3001      	adds	r0, #1
 8006cce:	d09d      	beq.n	8006c0c <_printf_i+0x160>
 8006cd0:	3501      	adds	r5, #1
 8006cd2:	68e3      	ldr	r3, [r4, #12]
 8006cd4:	9903      	ldr	r1, [sp, #12]
 8006cd6:	1a5b      	subs	r3, r3, r1
 8006cd8:	42ab      	cmp	r3, r5
 8006cda:	dcf2      	bgt.n	8006cc2 <_printf_i+0x216>
 8006cdc:	e7eb      	b.n	8006cb6 <_printf_i+0x20a>
 8006cde:	2500      	movs	r5, #0
 8006ce0:	f104 0619 	add.w	r6, r4, #25
 8006ce4:	e7f5      	b.n	8006cd2 <_printf_i+0x226>
 8006ce6:	bf00      	nop
 8006ce8:	08008d44 	.word	0x08008d44
 8006cec:	08008d55 	.word	0x08008d55

08006cf0 <__swbuf_r>:
 8006cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf2:	460e      	mov	r6, r1
 8006cf4:	4614      	mov	r4, r2
 8006cf6:	4605      	mov	r5, r0
 8006cf8:	b118      	cbz	r0, 8006d02 <__swbuf_r+0x12>
 8006cfa:	6a03      	ldr	r3, [r0, #32]
 8006cfc:	b90b      	cbnz	r3, 8006d02 <__swbuf_r+0x12>
 8006cfe:	f7ff faed 	bl	80062dc <__sinit>
 8006d02:	69a3      	ldr	r3, [r4, #24]
 8006d04:	60a3      	str	r3, [r4, #8]
 8006d06:	89a3      	ldrh	r3, [r4, #12]
 8006d08:	071a      	lsls	r2, r3, #28
 8006d0a:	d525      	bpl.n	8006d58 <__swbuf_r+0x68>
 8006d0c:	6923      	ldr	r3, [r4, #16]
 8006d0e:	b31b      	cbz	r3, 8006d58 <__swbuf_r+0x68>
 8006d10:	6823      	ldr	r3, [r4, #0]
 8006d12:	6922      	ldr	r2, [r4, #16]
 8006d14:	1a98      	subs	r0, r3, r2
 8006d16:	6963      	ldr	r3, [r4, #20]
 8006d18:	b2f6      	uxtb	r6, r6
 8006d1a:	4283      	cmp	r3, r0
 8006d1c:	4637      	mov	r7, r6
 8006d1e:	dc04      	bgt.n	8006d2a <__swbuf_r+0x3a>
 8006d20:	4621      	mov	r1, r4
 8006d22:	4628      	mov	r0, r5
 8006d24:	f7ff fcd0 	bl	80066c8 <_fflush_r>
 8006d28:	b9e0      	cbnz	r0, 8006d64 <__swbuf_r+0x74>
 8006d2a:	68a3      	ldr	r3, [r4, #8]
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	60a3      	str	r3, [r4, #8]
 8006d30:	6823      	ldr	r3, [r4, #0]
 8006d32:	1c5a      	adds	r2, r3, #1
 8006d34:	6022      	str	r2, [r4, #0]
 8006d36:	701e      	strb	r6, [r3, #0]
 8006d38:	6962      	ldr	r2, [r4, #20]
 8006d3a:	1c43      	adds	r3, r0, #1
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d004      	beq.n	8006d4a <__swbuf_r+0x5a>
 8006d40:	89a3      	ldrh	r3, [r4, #12]
 8006d42:	07db      	lsls	r3, r3, #31
 8006d44:	d506      	bpl.n	8006d54 <__swbuf_r+0x64>
 8006d46:	2e0a      	cmp	r6, #10
 8006d48:	d104      	bne.n	8006d54 <__swbuf_r+0x64>
 8006d4a:	4621      	mov	r1, r4
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	f7ff fcbb 	bl	80066c8 <_fflush_r>
 8006d52:	b938      	cbnz	r0, 8006d64 <__swbuf_r+0x74>
 8006d54:	4638      	mov	r0, r7
 8006d56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d58:	4621      	mov	r1, r4
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	f000 f806 	bl	8006d6c <__swsetup_r>
 8006d60:	2800      	cmp	r0, #0
 8006d62:	d0d5      	beq.n	8006d10 <__swbuf_r+0x20>
 8006d64:	f04f 37ff 	mov.w	r7, #4294967295
 8006d68:	e7f4      	b.n	8006d54 <__swbuf_r+0x64>
	...

08006d6c <__swsetup_r>:
 8006d6c:	b538      	push	{r3, r4, r5, lr}
 8006d6e:	4b2a      	ldr	r3, [pc, #168]	; (8006e18 <__swsetup_r+0xac>)
 8006d70:	4605      	mov	r5, r0
 8006d72:	6818      	ldr	r0, [r3, #0]
 8006d74:	460c      	mov	r4, r1
 8006d76:	b118      	cbz	r0, 8006d80 <__swsetup_r+0x14>
 8006d78:	6a03      	ldr	r3, [r0, #32]
 8006d7a:	b90b      	cbnz	r3, 8006d80 <__swsetup_r+0x14>
 8006d7c:	f7ff faae 	bl	80062dc <__sinit>
 8006d80:	89a3      	ldrh	r3, [r4, #12]
 8006d82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d86:	0718      	lsls	r0, r3, #28
 8006d88:	d422      	bmi.n	8006dd0 <__swsetup_r+0x64>
 8006d8a:	06d9      	lsls	r1, r3, #27
 8006d8c:	d407      	bmi.n	8006d9e <__swsetup_r+0x32>
 8006d8e:	2309      	movs	r3, #9
 8006d90:	602b      	str	r3, [r5, #0]
 8006d92:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006d96:	81a3      	strh	r3, [r4, #12]
 8006d98:	f04f 30ff 	mov.w	r0, #4294967295
 8006d9c:	e034      	b.n	8006e08 <__swsetup_r+0x9c>
 8006d9e:	0758      	lsls	r0, r3, #29
 8006da0:	d512      	bpl.n	8006dc8 <__swsetup_r+0x5c>
 8006da2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006da4:	b141      	cbz	r1, 8006db8 <__swsetup_r+0x4c>
 8006da6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006daa:	4299      	cmp	r1, r3
 8006dac:	d002      	beq.n	8006db4 <__swsetup_r+0x48>
 8006dae:	4628      	mov	r0, r5
 8006db0:	f7ff fbb8 	bl	8006524 <_free_r>
 8006db4:	2300      	movs	r3, #0
 8006db6:	6363      	str	r3, [r4, #52]	; 0x34
 8006db8:	89a3      	ldrh	r3, [r4, #12]
 8006dba:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006dbe:	81a3      	strh	r3, [r4, #12]
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	6063      	str	r3, [r4, #4]
 8006dc4:	6923      	ldr	r3, [r4, #16]
 8006dc6:	6023      	str	r3, [r4, #0]
 8006dc8:	89a3      	ldrh	r3, [r4, #12]
 8006dca:	f043 0308 	orr.w	r3, r3, #8
 8006dce:	81a3      	strh	r3, [r4, #12]
 8006dd0:	6923      	ldr	r3, [r4, #16]
 8006dd2:	b94b      	cbnz	r3, 8006de8 <__swsetup_r+0x7c>
 8006dd4:	89a3      	ldrh	r3, [r4, #12]
 8006dd6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006dda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dde:	d003      	beq.n	8006de8 <__swsetup_r+0x7c>
 8006de0:	4621      	mov	r1, r4
 8006de2:	4628      	mov	r0, r5
 8006de4:	f000 f884 	bl	8006ef0 <__smakebuf_r>
 8006de8:	89a0      	ldrh	r0, [r4, #12]
 8006dea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006dee:	f010 0301 	ands.w	r3, r0, #1
 8006df2:	d00a      	beq.n	8006e0a <__swsetup_r+0x9e>
 8006df4:	2300      	movs	r3, #0
 8006df6:	60a3      	str	r3, [r4, #8]
 8006df8:	6963      	ldr	r3, [r4, #20]
 8006dfa:	425b      	negs	r3, r3
 8006dfc:	61a3      	str	r3, [r4, #24]
 8006dfe:	6923      	ldr	r3, [r4, #16]
 8006e00:	b943      	cbnz	r3, 8006e14 <__swsetup_r+0xa8>
 8006e02:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e06:	d1c4      	bne.n	8006d92 <__swsetup_r+0x26>
 8006e08:	bd38      	pop	{r3, r4, r5, pc}
 8006e0a:	0781      	lsls	r1, r0, #30
 8006e0c:	bf58      	it	pl
 8006e0e:	6963      	ldrpl	r3, [r4, #20]
 8006e10:	60a3      	str	r3, [r4, #8]
 8006e12:	e7f4      	b.n	8006dfe <__swsetup_r+0x92>
 8006e14:	2000      	movs	r0, #0
 8006e16:	e7f7      	b.n	8006e08 <__swsetup_r+0x9c>
 8006e18:	200000b8 	.word	0x200000b8

08006e1c <_raise_r>:
 8006e1c:	291f      	cmp	r1, #31
 8006e1e:	b538      	push	{r3, r4, r5, lr}
 8006e20:	4604      	mov	r4, r0
 8006e22:	460d      	mov	r5, r1
 8006e24:	d904      	bls.n	8006e30 <_raise_r+0x14>
 8006e26:	2316      	movs	r3, #22
 8006e28:	6003      	str	r3, [r0, #0]
 8006e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e2e:	bd38      	pop	{r3, r4, r5, pc}
 8006e30:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006e32:	b112      	cbz	r2, 8006e3a <_raise_r+0x1e>
 8006e34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e38:	b94b      	cbnz	r3, 8006e4e <_raise_r+0x32>
 8006e3a:	4620      	mov	r0, r4
 8006e3c:	f000 f830 	bl	8006ea0 <_getpid_r>
 8006e40:	462a      	mov	r2, r5
 8006e42:	4601      	mov	r1, r0
 8006e44:	4620      	mov	r0, r4
 8006e46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e4a:	f000 b817 	b.w	8006e7c <_kill_r>
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d00a      	beq.n	8006e68 <_raise_r+0x4c>
 8006e52:	1c59      	adds	r1, r3, #1
 8006e54:	d103      	bne.n	8006e5e <_raise_r+0x42>
 8006e56:	2316      	movs	r3, #22
 8006e58:	6003      	str	r3, [r0, #0]
 8006e5a:	2001      	movs	r0, #1
 8006e5c:	e7e7      	b.n	8006e2e <_raise_r+0x12>
 8006e5e:	2400      	movs	r4, #0
 8006e60:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006e64:	4628      	mov	r0, r5
 8006e66:	4798      	blx	r3
 8006e68:	2000      	movs	r0, #0
 8006e6a:	e7e0      	b.n	8006e2e <_raise_r+0x12>

08006e6c <raise>:
 8006e6c:	4b02      	ldr	r3, [pc, #8]	; (8006e78 <raise+0xc>)
 8006e6e:	4601      	mov	r1, r0
 8006e70:	6818      	ldr	r0, [r3, #0]
 8006e72:	f7ff bfd3 	b.w	8006e1c <_raise_r>
 8006e76:	bf00      	nop
 8006e78:	200000b8 	.word	0x200000b8

08006e7c <_kill_r>:
 8006e7c:	b538      	push	{r3, r4, r5, lr}
 8006e7e:	4d07      	ldr	r5, [pc, #28]	; (8006e9c <_kill_r+0x20>)
 8006e80:	2300      	movs	r3, #0
 8006e82:	4604      	mov	r4, r0
 8006e84:	4608      	mov	r0, r1
 8006e86:	4611      	mov	r1, r2
 8006e88:	602b      	str	r3, [r5, #0]
 8006e8a:	f7fc f8f7 	bl	800307c <_kill>
 8006e8e:	1c43      	adds	r3, r0, #1
 8006e90:	d102      	bne.n	8006e98 <_kill_r+0x1c>
 8006e92:	682b      	ldr	r3, [r5, #0]
 8006e94:	b103      	cbz	r3, 8006e98 <_kill_r+0x1c>
 8006e96:	6023      	str	r3, [r4, #0]
 8006e98:	bd38      	pop	{r3, r4, r5, pc}
 8006e9a:	bf00      	nop
 8006e9c:	200007e0 	.word	0x200007e0

08006ea0 <_getpid_r>:
 8006ea0:	f7fc b8e4 	b.w	800306c <_getpid>

08006ea4 <__swhatbuf_r>:
 8006ea4:	b570      	push	{r4, r5, r6, lr}
 8006ea6:	460c      	mov	r4, r1
 8006ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eac:	2900      	cmp	r1, #0
 8006eae:	b096      	sub	sp, #88	; 0x58
 8006eb0:	4615      	mov	r5, r2
 8006eb2:	461e      	mov	r6, r3
 8006eb4:	da0d      	bge.n	8006ed2 <__swhatbuf_r+0x2e>
 8006eb6:	89a3      	ldrh	r3, [r4, #12]
 8006eb8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006ebc:	f04f 0100 	mov.w	r1, #0
 8006ec0:	bf0c      	ite	eq
 8006ec2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006ec6:	2340      	movne	r3, #64	; 0x40
 8006ec8:	2000      	movs	r0, #0
 8006eca:	6031      	str	r1, [r6, #0]
 8006ecc:	602b      	str	r3, [r5, #0]
 8006ece:	b016      	add	sp, #88	; 0x58
 8006ed0:	bd70      	pop	{r4, r5, r6, pc}
 8006ed2:	466a      	mov	r2, sp
 8006ed4:	f000 f848 	bl	8006f68 <_fstat_r>
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	dbec      	blt.n	8006eb6 <__swhatbuf_r+0x12>
 8006edc:	9901      	ldr	r1, [sp, #4]
 8006ede:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006ee2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006ee6:	4259      	negs	r1, r3
 8006ee8:	4159      	adcs	r1, r3
 8006eea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006eee:	e7eb      	b.n	8006ec8 <__swhatbuf_r+0x24>

08006ef0 <__smakebuf_r>:
 8006ef0:	898b      	ldrh	r3, [r1, #12]
 8006ef2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ef4:	079d      	lsls	r5, r3, #30
 8006ef6:	4606      	mov	r6, r0
 8006ef8:	460c      	mov	r4, r1
 8006efa:	d507      	bpl.n	8006f0c <__smakebuf_r+0x1c>
 8006efc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f00:	6023      	str	r3, [r4, #0]
 8006f02:	6123      	str	r3, [r4, #16]
 8006f04:	2301      	movs	r3, #1
 8006f06:	6163      	str	r3, [r4, #20]
 8006f08:	b002      	add	sp, #8
 8006f0a:	bd70      	pop	{r4, r5, r6, pc}
 8006f0c:	ab01      	add	r3, sp, #4
 8006f0e:	466a      	mov	r2, sp
 8006f10:	f7ff ffc8 	bl	8006ea4 <__swhatbuf_r>
 8006f14:	9900      	ldr	r1, [sp, #0]
 8006f16:	4605      	mov	r5, r0
 8006f18:	4630      	mov	r0, r6
 8006f1a:	f7ff f889 	bl	8006030 <_malloc_r>
 8006f1e:	b948      	cbnz	r0, 8006f34 <__smakebuf_r+0x44>
 8006f20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f24:	059a      	lsls	r2, r3, #22
 8006f26:	d4ef      	bmi.n	8006f08 <__smakebuf_r+0x18>
 8006f28:	f023 0303 	bic.w	r3, r3, #3
 8006f2c:	f043 0302 	orr.w	r3, r3, #2
 8006f30:	81a3      	strh	r3, [r4, #12]
 8006f32:	e7e3      	b.n	8006efc <__smakebuf_r+0xc>
 8006f34:	89a3      	ldrh	r3, [r4, #12]
 8006f36:	6020      	str	r0, [r4, #0]
 8006f38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f3c:	81a3      	strh	r3, [r4, #12]
 8006f3e:	9b00      	ldr	r3, [sp, #0]
 8006f40:	6163      	str	r3, [r4, #20]
 8006f42:	9b01      	ldr	r3, [sp, #4]
 8006f44:	6120      	str	r0, [r4, #16]
 8006f46:	b15b      	cbz	r3, 8006f60 <__smakebuf_r+0x70>
 8006f48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f4c:	4630      	mov	r0, r6
 8006f4e:	f000 f81d 	bl	8006f8c <_isatty_r>
 8006f52:	b128      	cbz	r0, 8006f60 <__smakebuf_r+0x70>
 8006f54:	89a3      	ldrh	r3, [r4, #12]
 8006f56:	f023 0303 	bic.w	r3, r3, #3
 8006f5a:	f043 0301 	orr.w	r3, r3, #1
 8006f5e:	81a3      	strh	r3, [r4, #12]
 8006f60:	89a3      	ldrh	r3, [r4, #12]
 8006f62:	431d      	orrs	r5, r3
 8006f64:	81a5      	strh	r5, [r4, #12]
 8006f66:	e7cf      	b.n	8006f08 <__smakebuf_r+0x18>

08006f68 <_fstat_r>:
 8006f68:	b538      	push	{r3, r4, r5, lr}
 8006f6a:	4d07      	ldr	r5, [pc, #28]	; (8006f88 <_fstat_r+0x20>)
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	4604      	mov	r4, r0
 8006f70:	4608      	mov	r0, r1
 8006f72:	4611      	mov	r1, r2
 8006f74:	602b      	str	r3, [r5, #0]
 8006f76:	f7fc f8e0 	bl	800313a <_fstat>
 8006f7a:	1c43      	adds	r3, r0, #1
 8006f7c:	d102      	bne.n	8006f84 <_fstat_r+0x1c>
 8006f7e:	682b      	ldr	r3, [r5, #0]
 8006f80:	b103      	cbz	r3, 8006f84 <_fstat_r+0x1c>
 8006f82:	6023      	str	r3, [r4, #0]
 8006f84:	bd38      	pop	{r3, r4, r5, pc}
 8006f86:	bf00      	nop
 8006f88:	200007e0 	.word	0x200007e0

08006f8c <_isatty_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4d06      	ldr	r5, [pc, #24]	; (8006fa8 <_isatty_r+0x1c>)
 8006f90:	2300      	movs	r3, #0
 8006f92:	4604      	mov	r4, r0
 8006f94:	4608      	mov	r0, r1
 8006f96:	602b      	str	r3, [r5, #0]
 8006f98:	f7fc f8df 	bl	800315a <_isatty>
 8006f9c:	1c43      	adds	r3, r0, #1
 8006f9e:	d102      	bne.n	8006fa6 <_isatty_r+0x1a>
 8006fa0:	682b      	ldr	r3, [r5, #0]
 8006fa2:	b103      	cbz	r3, 8006fa6 <_isatty_r+0x1a>
 8006fa4:	6023      	str	r3, [r4, #0]
 8006fa6:	bd38      	pop	{r3, r4, r5, pc}
 8006fa8:	200007e0 	.word	0x200007e0
 8006fac:	00000000 	.word	0x00000000

08006fb0 <exp>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	ed2d 8b02 	vpush	{d8}
 8006fb6:	ec55 4b10 	vmov	r4, r5, d0
 8006fba:	f000 f905 	bl	80071c8 <__ieee754_exp>
 8006fbe:	eeb0 8a40 	vmov.f32	s16, s0
 8006fc2:	eef0 8a60 	vmov.f32	s17, s1
 8006fc6:	ec45 4b10 	vmov	d0, r4, r5
 8006fca:	f000 f8ef 	bl	80071ac <finite>
 8006fce:	b168      	cbz	r0, 8006fec <exp+0x3c>
 8006fd0:	a317      	add	r3, pc, #92	; (adr r3, 8007030 <exp+0x80>)
 8006fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	4629      	mov	r1, r5
 8006fda:	f7f9 fdbd 	bl	8000b58 <__aeabi_dcmpgt>
 8006fde:	b160      	cbz	r0, 8006ffa <exp+0x4a>
 8006fe0:	f7ff fa54 	bl	800648c <__errno>
 8006fe4:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8007020 <exp+0x70>
 8006fe8:	2322      	movs	r3, #34	; 0x22
 8006fea:	6003      	str	r3, [r0, #0]
 8006fec:	eeb0 0a48 	vmov.f32	s0, s16
 8006ff0:	eef0 0a68 	vmov.f32	s1, s17
 8006ff4:	ecbd 8b02 	vpop	{d8}
 8006ff8:	bd38      	pop	{r3, r4, r5, pc}
 8006ffa:	a30f      	add	r3, pc, #60	; (adr r3, 8007038 <exp+0x88>)
 8006ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007000:	4620      	mov	r0, r4
 8007002:	4629      	mov	r1, r5
 8007004:	f7f9 fd8a 	bl	8000b1c <__aeabi_dcmplt>
 8007008:	2800      	cmp	r0, #0
 800700a:	d0ef      	beq.n	8006fec <exp+0x3c>
 800700c:	f7ff fa3e 	bl	800648c <__errno>
 8007010:	2322      	movs	r3, #34	; 0x22
 8007012:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8007028 <exp+0x78>
 8007016:	6003      	str	r3, [r0, #0]
 8007018:	e7e8      	b.n	8006fec <exp+0x3c>
 800701a:	bf00      	nop
 800701c:	f3af 8000 	nop.w
 8007020:	00000000 	.word	0x00000000
 8007024:	7ff00000 	.word	0x7ff00000
	...
 8007030:	fefa39ef 	.word	0xfefa39ef
 8007034:	40862e42 	.word	0x40862e42
 8007038:	d52d3051 	.word	0xd52d3051
 800703c:	c0874910 	.word	0xc0874910

08007040 <pow>:
 8007040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007042:	ed2d 8b02 	vpush	{d8}
 8007046:	eeb0 8a40 	vmov.f32	s16, s0
 800704a:	eef0 8a60 	vmov.f32	s17, s1
 800704e:	ec55 4b11 	vmov	r4, r5, d1
 8007052:	f000 fa3d 	bl	80074d0 <__ieee754_pow>
 8007056:	4622      	mov	r2, r4
 8007058:	462b      	mov	r3, r5
 800705a:	4620      	mov	r0, r4
 800705c:	4629      	mov	r1, r5
 800705e:	ec57 6b10 	vmov	r6, r7, d0
 8007062:	f7f9 fd83 	bl	8000b6c <__aeabi_dcmpun>
 8007066:	2800      	cmp	r0, #0
 8007068:	d13b      	bne.n	80070e2 <pow+0xa2>
 800706a:	ec51 0b18 	vmov	r0, r1, d8
 800706e:	2200      	movs	r2, #0
 8007070:	2300      	movs	r3, #0
 8007072:	f7f9 fd49 	bl	8000b08 <__aeabi_dcmpeq>
 8007076:	b1b8      	cbz	r0, 80070a8 <pow+0x68>
 8007078:	2200      	movs	r2, #0
 800707a:	2300      	movs	r3, #0
 800707c:	4620      	mov	r0, r4
 800707e:	4629      	mov	r1, r5
 8007080:	f7f9 fd42 	bl	8000b08 <__aeabi_dcmpeq>
 8007084:	2800      	cmp	r0, #0
 8007086:	d146      	bne.n	8007116 <pow+0xd6>
 8007088:	ec45 4b10 	vmov	d0, r4, r5
 800708c:	f000 f88e 	bl	80071ac <finite>
 8007090:	b338      	cbz	r0, 80070e2 <pow+0xa2>
 8007092:	2200      	movs	r2, #0
 8007094:	2300      	movs	r3, #0
 8007096:	4620      	mov	r0, r4
 8007098:	4629      	mov	r1, r5
 800709a:	f7f9 fd3f 	bl	8000b1c <__aeabi_dcmplt>
 800709e:	b300      	cbz	r0, 80070e2 <pow+0xa2>
 80070a0:	f7ff f9f4 	bl	800648c <__errno>
 80070a4:	2322      	movs	r3, #34	; 0x22
 80070a6:	e01b      	b.n	80070e0 <pow+0xa0>
 80070a8:	ec47 6b10 	vmov	d0, r6, r7
 80070ac:	f000 f87e 	bl	80071ac <finite>
 80070b0:	b9e0      	cbnz	r0, 80070ec <pow+0xac>
 80070b2:	eeb0 0a48 	vmov.f32	s0, s16
 80070b6:	eef0 0a68 	vmov.f32	s1, s17
 80070ba:	f000 f877 	bl	80071ac <finite>
 80070be:	b1a8      	cbz	r0, 80070ec <pow+0xac>
 80070c0:	ec45 4b10 	vmov	d0, r4, r5
 80070c4:	f000 f872 	bl	80071ac <finite>
 80070c8:	b180      	cbz	r0, 80070ec <pow+0xac>
 80070ca:	4632      	mov	r2, r6
 80070cc:	463b      	mov	r3, r7
 80070ce:	4630      	mov	r0, r6
 80070d0:	4639      	mov	r1, r7
 80070d2:	f7f9 fd4b 	bl	8000b6c <__aeabi_dcmpun>
 80070d6:	2800      	cmp	r0, #0
 80070d8:	d0e2      	beq.n	80070a0 <pow+0x60>
 80070da:	f7ff f9d7 	bl	800648c <__errno>
 80070de:	2321      	movs	r3, #33	; 0x21
 80070e0:	6003      	str	r3, [r0, #0]
 80070e2:	ecbd 8b02 	vpop	{d8}
 80070e6:	ec47 6b10 	vmov	d0, r6, r7
 80070ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070ec:	2200      	movs	r2, #0
 80070ee:	2300      	movs	r3, #0
 80070f0:	4630      	mov	r0, r6
 80070f2:	4639      	mov	r1, r7
 80070f4:	f7f9 fd08 	bl	8000b08 <__aeabi_dcmpeq>
 80070f8:	2800      	cmp	r0, #0
 80070fa:	d0f2      	beq.n	80070e2 <pow+0xa2>
 80070fc:	eeb0 0a48 	vmov.f32	s0, s16
 8007100:	eef0 0a68 	vmov.f32	s1, s17
 8007104:	f000 f852 	bl	80071ac <finite>
 8007108:	2800      	cmp	r0, #0
 800710a:	d0ea      	beq.n	80070e2 <pow+0xa2>
 800710c:	ec45 4b10 	vmov	d0, r4, r5
 8007110:	f000 f84c 	bl	80071ac <finite>
 8007114:	e7c3      	b.n	800709e <pow+0x5e>
 8007116:	4f01      	ldr	r7, [pc, #4]	; (800711c <pow+0xdc>)
 8007118:	2600      	movs	r6, #0
 800711a:	e7e2      	b.n	80070e2 <pow+0xa2>
 800711c:	3ff00000 	.word	0x3ff00000

08007120 <sinf>:
 8007120:	ee10 3a10 	vmov	r3, s0
 8007124:	b507      	push	{r0, r1, r2, lr}
 8007126:	4a1f      	ldr	r2, [pc, #124]	; (80071a4 <sinf+0x84>)
 8007128:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800712c:	4293      	cmp	r3, r2
 800712e:	dc07      	bgt.n	8007140 <sinf+0x20>
 8007130:	eddf 0a1d 	vldr	s1, [pc, #116]	; 80071a8 <sinf+0x88>
 8007134:	2000      	movs	r0, #0
 8007136:	b003      	add	sp, #12
 8007138:	f85d eb04 	ldr.w	lr, [sp], #4
 800713c:	f000 bf5a 	b.w	8007ff4 <__kernel_sinf>
 8007140:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007144:	db04      	blt.n	8007150 <sinf+0x30>
 8007146:	ee30 0a40 	vsub.f32	s0, s0, s0
 800714a:	b003      	add	sp, #12
 800714c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007150:	4668      	mov	r0, sp
 8007152:	f000 ff97 	bl	8008084 <__ieee754_rem_pio2f>
 8007156:	f000 0003 	and.w	r0, r0, #3
 800715a:	2801      	cmp	r0, #1
 800715c:	d00a      	beq.n	8007174 <sinf+0x54>
 800715e:	2802      	cmp	r0, #2
 8007160:	d00f      	beq.n	8007182 <sinf+0x62>
 8007162:	b9c0      	cbnz	r0, 8007196 <sinf+0x76>
 8007164:	eddd 0a01 	vldr	s1, [sp, #4]
 8007168:	ed9d 0a00 	vldr	s0, [sp]
 800716c:	2001      	movs	r0, #1
 800716e:	f000 ff41 	bl	8007ff4 <__kernel_sinf>
 8007172:	e7ea      	b.n	800714a <sinf+0x2a>
 8007174:	eddd 0a01 	vldr	s1, [sp, #4]
 8007178:	ed9d 0a00 	vldr	s0, [sp]
 800717c:	f000 fedc 	bl	8007f38 <__kernel_cosf>
 8007180:	e7e3      	b.n	800714a <sinf+0x2a>
 8007182:	eddd 0a01 	vldr	s1, [sp, #4]
 8007186:	ed9d 0a00 	vldr	s0, [sp]
 800718a:	2001      	movs	r0, #1
 800718c:	f000 ff32 	bl	8007ff4 <__kernel_sinf>
 8007190:	eeb1 0a40 	vneg.f32	s0, s0
 8007194:	e7d9      	b.n	800714a <sinf+0x2a>
 8007196:	eddd 0a01 	vldr	s1, [sp, #4]
 800719a:	ed9d 0a00 	vldr	s0, [sp]
 800719e:	f000 fecb 	bl	8007f38 <__kernel_cosf>
 80071a2:	e7f5      	b.n	8007190 <sinf+0x70>
 80071a4:	3f490fd8 	.word	0x3f490fd8
 80071a8:	00000000 	.word	0x00000000

080071ac <finite>:
 80071ac:	b082      	sub	sp, #8
 80071ae:	ed8d 0b00 	vstr	d0, [sp]
 80071b2:	9801      	ldr	r0, [sp, #4]
 80071b4:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80071b8:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80071bc:	0fc0      	lsrs	r0, r0, #31
 80071be:	b002      	add	sp, #8
 80071c0:	4770      	bx	lr
 80071c2:	0000      	movs	r0, r0
 80071c4:	0000      	movs	r0, r0
	...

080071c8 <__ieee754_exp>:
 80071c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071cc:	ec55 4b10 	vmov	r4, r5, d0
 80071d0:	49b5      	ldr	r1, [pc, #724]	; (80074a8 <__ieee754_exp+0x2e0>)
 80071d2:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 80071d6:	428a      	cmp	r2, r1
 80071d8:	ed2d 8b04 	vpush	{d8-d9}
 80071dc:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80071e0:	d93b      	bls.n	800725a <__ieee754_exp+0x92>
 80071e2:	49b2      	ldr	r1, [pc, #712]	; (80074ac <__ieee754_exp+0x2e4>)
 80071e4:	428a      	cmp	r2, r1
 80071e6:	d916      	bls.n	8007216 <__ieee754_exp+0x4e>
 80071e8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80071ec:	4323      	orrs	r3, r4
 80071ee:	ee10 2a10 	vmov	r2, s0
 80071f2:	d007      	beq.n	8007204 <__ieee754_exp+0x3c>
 80071f4:	462b      	mov	r3, r5
 80071f6:	4620      	mov	r0, r4
 80071f8:	4629      	mov	r1, r5
 80071fa:	f7f9 f867 	bl	80002cc <__adddf3>
 80071fe:	4604      	mov	r4, r0
 8007200:	460d      	mov	r5, r1
 8007202:	e002      	b.n	800720a <__ieee754_exp+0x42>
 8007204:	b10e      	cbz	r6, 800720a <__ieee754_exp+0x42>
 8007206:	2400      	movs	r4, #0
 8007208:	2500      	movs	r5, #0
 800720a:	ecbd 8b04 	vpop	{d8-d9}
 800720e:	ec45 4b10 	vmov	d0, r4, r5
 8007212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007216:	a38e      	add	r3, pc, #568	; (adr r3, 8007450 <__ieee754_exp+0x288>)
 8007218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721c:	ee10 0a10 	vmov	r0, s0
 8007220:	4629      	mov	r1, r5
 8007222:	f7f9 fc99 	bl	8000b58 <__aeabi_dcmpgt>
 8007226:	4607      	mov	r7, r0
 8007228:	b130      	cbz	r0, 8007238 <__ieee754_exp+0x70>
 800722a:	ecbd 8b04 	vpop	{d8-d9}
 800722e:	2000      	movs	r0, #0
 8007230:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007234:	f001 b901 	b.w	800843a <__math_oflow>
 8007238:	a387      	add	r3, pc, #540	; (adr r3, 8007458 <__ieee754_exp+0x290>)
 800723a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723e:	4620      	mov	r0, r4
 8007240:	4629      	mov	r1, r5
 8007242:	f7f9 fc6b 	bl	8000b1c <__aeabi_dcmplt>
 8007246:	2800      	cmp	r0, #0
 8007248:	f000 808b 	beq.w	8007362 <__ieee754_exp+0x19a>
 800724c:	ecbd 8b04 	vpop	{d8-d9}
 8007250:	4638      	mov	r0, r7
 8007252:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007256:	f001 b8e7 	b.w	8008428 <__math_uflow>
 800725a:	4b95      	ldr	r3, [pc, #596]	; (80074b0 <__ieee754_exp+0x2e8>)
 800725c:	429a      	cmp	r2, r3
 800725e:	f240 80ac 	bls.w	80073ba <__ieee754_exp+0x1f2>
 8007262:	4b94      	ldr	r3, [pc, #592]	; (80074b4 <__ieee754_exp+0x2ec>)
 8007264:	429a      	cmp	r2, r3
 8007266:	d87c      	bhi.n	8007362 <__ieee754_exp+0x19a>
 8007268:	4b93      	ldr	r3, [pc, #588]	; (80074b8 <__ieee754_exp+0x2f0>)
 800726a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800726e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007272:	ee10 0a10 	vmov	r0, s0
 8007276:	4629      	mov	r1, r5
 8007278:	f7f9 f826 	bl	80002c8 <__aeabi_dsub>
 800727c:	4b8f      	ldr	r3, [pc, #572]	; (80074bc <__ieee754_exp+0x2f4>)
 800727e:	00f7      	lsls	r7, r6, #3
 8007280:	443b      	add	r3, r7
 8007282:	ed93 7b00 	vldr	d7, [r3]
 8007286:	f1c6 0a01 	rsb	sl, r6, #1
 800728a:	4680      	mov	r8, r0
 800728c:	4689      	mov	r9, r1
 800728e:	ebaa 0a06 	sub.w	sl, sl, r6
 8007292:	eeb0 8a47 	vmov.f32	s16, s14
 8007296:	eef0 8a67 	vmov.f32	s17, s15
 800729a:	ec53 2b18 	vmov	r2, r3, d8
 800729e:	4640      	mov	r0, r8
 80072a0:	4649      	mov	r1, r9
 80072a2:	f7f9 f811 	bl	80002c8 <__aeabi_dsub>
 80072a6:	4604      	mov	r4, r0
 80072a8:	460d      	mov	r5, r1
 80072aa:	4622      	mov	r2, r4
 80072ac:	462b      	mov	r3, r5
 80072ae:	4620      	mov	r0, r4
 80072b0:	4629      	mov	r1, r5
 80072b2:	f7f9 f9c1 	bl	8000638 <__aeabi_dmul>
 80072b6:	a36a      	add	r3, pc, #424	; (adr r3, 8007460 <__ieee754_exp+0x298>)
 80072b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072bc:	4606      	mov	r6, r0
 80072be:	460f      	mov	r7, r1
 80072c0:	f7f9 f9ba 	bl	8000638 <__aeabi_dmul>
 80072c4:	a368      	add	r3, pc, #416	; (adr r3, 8007468 <__ieee754_exp+0x2a0>)
 80072c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ca:	f7f8 fffd 	bl	80002c8 <__aeabi_dsub>
 80072ce:	4632      	mov	r2, r6
 80072d0:	463b      	mov	r3, r7
 80072d2:	f7f9 f9b1 	bl	8000638 <__aeabi_dmul>
 80072d6:	a366      	add	r3, pc, #408	; (adr r3, 8007470 <__ieee754_exp+0x2a8>)
 80072d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072dc:	f7f8 fff6 	bl	80002cc <__adddf3>
 80072e0:	4632      	mov	r2, r6
 80072e2:	463b      	mov	r3, r7
 80072e4:	f7f9 f9a8 	bl	8000638 <__aeabi_dmul>
 80072e8:	a363      	add	r3, pc, #396	; (adr r3, 8007478 <__ieee754_exp+0x2b0>)
 80072ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ee:	f7f8 ffeb 	bl	80002c8 <__aeabi_dsub>
 80072f2:	4632      	mov	r2, r6
 80072f4:	463b      	mov	r3, r7
 80072f6:	f7f9 f99f 	bl	8000638 <__aeabi_dmul>
 80072fa:	a361      	add	r3, pc, #388	; (adr r3, 8007480 <__ieee754_exp+0x2b8>)
 80072fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007300:	f7f8 ffe4 	bl	80002cc <__adddf3>
 8007304:	4632      	mov	r2, r6
 8007306:	463b      	mov	r3, r7
 8007308:	f7f9 f996 	bl	8000638 <__aeabi_dmul>
 800730c:	4602      	mov	r2, r0
 800730e:	460b      	mov	r3, r1
 8007310:	4620      	mov	r0, r4
 8007312:	4629      	mov	r1, r5
 8007314:	f7f8 ffd8 	bl	80002c8 <__aeabi_dsub>
 8007318:	4602      	mov	r2, r0
 800731a:	460b      	mov	r3, r1
 800731c:	4606      	mov	r6, r0
 800731e:	460f      	mov	r7, r1
 8007320:	4620      	mov	r0, r4
 8007322:	4629      	mov	r1, r5
 8007324:	f7f9 f988 	bl	8000638 <__aeabi_dmul>
 8007328:	ec41 0b19 	vmov	d9, r0, r1
 800732c:	f1ba 0f00 	cmp.w	sl, #0
 8007330:	d15d      	bne.n	80073ee <__ieee754_exp+0x226>
 8007332:	2200      	movs	r2, #0
 8007334:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007338:	4630      	mov	r0, r6
 800733a:	4639      	mov	r1, r7
 800733c:	f7f8 ffc4 	bl	80002c8 <__aeabi_dsub>
 8007340:	4602      	mov	r2, r0
 8007342:	460b      	mov	r3, r1
 8007344:	ec51 0b19 	vmov	r0, r1, d9
 8007348:	f7f9 faa0 	bl	800088c <__aeabi_ddiv>
 800734c:	4622      	mov	r2, r4
 800734e:	462b      	mov	r3, r5
 8007350:	f7f8 ffba 	bl	80002c8 <__aeabi_dsub>
 8007354:	4602      	mov	r2, r0
 8007356:	460b      	mov	r3, r1
 8007358:	2000      	movs	r0, #0
 800735a:	4959      	ldr	r1, [pc, #356]	; (80074c0 <__ieee754_exp+0x2f8>)
 800735c:	f7f8 ffb4 	bl	80002c8 <__aeabi_dsub>
 8007360:	e74d      	b.n	80071fe <__ieee754_exp+0x36>
 8007362:	4b58      	ldr	r3, [pc, #352]	; (80074c4 <__ieee754_exp+0x2fc>)
 8007364:	4620      	mov	r0, r4
 8007366:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800736a:	4629      	mov	r1, r5
 800736c:	a346      	add	r3, pc, #280	; (adr r3, 8007488 <__ieee754_exp+0x2c0>)
 800736e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007372:	f7f9 f961 	bl	8000638 <__aeabi_dmul>
 8007376:	e9d6 2300 	ldrd	r2, r3, [r6]
 800737a:	f7f8 ffa7 	bl	80002cc <__adddf3>
 800737e:	f7f9 fc0b 	bl	8000b98 <__aeabi_d2iz>
 8007382:	4682      	mov	sl, r0
 8007384:	f7f9 f8ee 	bl	8000564 <__aeabi_i2d>
 8007388:	a341      	add	r3, pc, #260	; (adr r3, 8007490 <__ieee754_exp+0x2c8>)
 800738a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738e:	4606      	mov	r6, r0
 8007390:	460f      	mov	r7, r1
 8007392:	f7f9 f951 	bl	8000638 <__aeabi_dmul>
 8007396:	4602      	mov	r2, r0
 8007398:	460b      	mov	r3, r1
 800739a:	4620      	mov	r0, r4
 800739c:	4629      	mov	r1, r5
 800739e:	f7f8 ff93 	bl	80002c8 <__aeabi_dsub>
 80073a2:	a33d      	add	r3, pc, #244	; (adr r3, 8007498 <__ieee754_exp+0x2d0>)
 80073a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a8:	4680      	mov	r8, r0
 80073aa:	4689      	mov	r9, r1
 80073ac:	4630      	mov	r0, r6
 80073ae:	4639      	mov	r1, r7
 80073b0:	f7f9 f942 	bl	8000638 <__aeabi_dmul>
 80073b4:	ec41 0b18 	vmov	d8, r0, r1
 80073b8:	e76f      	b.n	800729a <__ieee754_exp+0xd2>
 80073ba:	4b43      	ldr	r3, [pc, #268]	; (80074c8 <__ieee754_exp+0x300>)
 80073bc:	429a      	cmp	r2, r3
 80073be:	d811      	bhi.n	80073e4 <__ieee754_exp+0x21c>
 80073c0:	a337      	add	r3, pc, #220	; (adr r3, 80074a0 <__ieee754_exp+0x2d8>)
 80073c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c6:	ee10 0a10 	vmov	r0, s0
 80073ca:	4629      	mov	r1, r5
 80073cc:	f7f8 ff7e 	bl	80002cc <__adddf3>
 80073d0:	4b3b      	ldr	r3, [pc, #236]	; (80074c0 <__ieee754_exp+0x2f8>)
 80073d2:	2200      	movs	r2, #0
 80073d4:	f7f9 fbc0 	bl	8000b58 <__aeabi_dcmpgt>
 80073d8:	b138      	cbz	r0, 80073ea <__ieee754_exp+0x222>
 80073da:	4b39      	ldr	r3, [pc, #228]	; (80074c0 <__ieee754_exp+0x2f8>)
 80073dc:	2200      	movs	r2, #0
 80073de:	4620      	mov	r0, r4
 80073e0:	4629      	mov	r1, r5
 80073e2:	e70a      	b.n	80071fa <__ieee754_exp+0x32>
 80073e4:	f04f 0a00 	mov.w	sl, #0
 80073e8:	e75f      	b.n	80072aa <__ieee754_exp+0xe2>
 80073ea:	4682      	mov	sl, r0
 80073ec:	e75d      	b.n	80072aa <__ieee754_exp+0xe2>
 80073ee:	4632      	mov	r2, r6
 80073f0:	463b      	mov	r3, r7
 80073f2:	2000      	movs	r0, #0
 80073f4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80073f8:	f7f8 ff66 	bl	80002c8 <__aeabi_dsub>
 80073fc:	4602      	mov	r2, r0
 80073fe:	460b      	mov	r3, r1
 8007400:	ec51 0b19 	vmov	r0, r1, d9
 8007404:	f7f9 fa42 	bl	800088c <__aeabi_ddiv>
 8007408:	4602      	mov	r2, r0
 800740a:	460b      	mov	r3, r1
 800740c:	ec51 0b18 	vmov	r0, r1, d8
 8007410:	f7f8 ff5a 	bl	80002c8 <__aeabi_dsub>
 8007414:	4642      	mov	r2, r8
 8007416:	464b      	mov	r3, r9
 8007418:	f7f8 ff56 	bl	80002c8 <__aeabi_dsub>
 800741c:	4602      	mov	r2, r0
 800741e:	460b      	mov	r3, r1
 8007420:	2000      	movs	r0, #0
 8007422:	4927      	ldr	r1, [pc, #156]	; (80074c0 <__ieee754_exp+0x2f8>)
 8007424:	f7f8 ff50 	bl	80002c8 <__aeabi_dsub>
 8007428:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800742c:	4592      	cmp	sl, r2
 800742e:	db02      	blt.n	8007436 <__ieee754_exp+0x26e>
 8007430:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8007434:	e6e3      	b.n	80071fe <__ieee754_exp+0x36>
 8007436:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800743a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800743e:	2200      	movs	r2, #0
 8007440:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8007444:	f7f9 f8f8 	bl	8000638 <__aeabi_dmul>
 8007448:	e6d9      	b.n	80071fe <__ieee754_exp+0x36>
 800744a:	bf00      	nop
 800744c:	f3af 8000 	nop.w
 8007450:	fefa39ef 	.word	0xfefa39ef
 8007454:	40862e42 	.word	0x40862e42
 8007458:	d52d3051 	.word	0xd52d3051
 800745c:	c0874910 	.word	0xc0874910
 8007460:	72bea4d0 	.word	0x72bea4d0
 8007464:	3e663769 	.word	0x3e663769
 8007468:	c5d26bf1 	.word	0xc5d26bf1
 800746c:	3ebbbd41 	.word	0x3ebbbd41
 8007470:	af25de2c 	.word	0xaf25de2c
 8007474:	3f11566a 	.word	0x3f11566a
 8007478:	16bebd93 	.word	0x16bebd93
 800747c:	3f66c16c 	.word	0x3f66c16c
 8007480:	5555553e 	.word	0x5555553e
 8007484:	3fc55555 	.word	0x3fc55555
 8007488:	652b82fe 	.word	0x652b82fe
 800748c:	3ff71547 	.word	0x3ff71547
 8007490:	fee00000 	.word	0xfee00000
 8007494:	3fe62e42 	.word	0x3fe62e42
 8007498:	35793c76 	.word	0x35793c76
 800749c:	3dea39ef 	.word	0x3dea39ef
 80074a0:	8800759c 	.word	0x8800759c
 80074a4:	7e37e43c 	.word	0x7e37e43c
 80074a8:	40862e41 	.word	0x40862e41
 80074ac:	7fefffff 	.word	0x7fefffff
 80074b0:	3fd62e42 	.word	0x3fd62e42
 80074b4:	3ff0a2b1 	.word	0x3ff0a2b1
 80074b8:	08008d78 	.word	0x08008d78
 80074bc:	08008d88 	.word	0x08008d88
 80074c0:	3ff00000 	.word	0x3ff00000
 80074c4:	08008d68 	.word	0x08008d68
 80074c8:	3defffff 	.word	0x3defffff
 80074cc:	00000000 	.word	0x00000000

080074d0 <__ieee754_pow>:
 80074d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074d4:	ed2d 8b06 	vpush	{d8-d10}
 80074d8:	b089      	sub	sp, #36	; 0x24
 80074da:	ed8d 1b00 	vstr	d1, [sp]
 80074de:	e9dd 2900 	ldrd	r2, r9, [sp]
 80074e2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80074e6:	ea58 0102 	orrs.w	r1, r8, r2
 80074ea:	ec57 6b10 	vmov	r6, r7, d0
 80074ee:	d115      	bne.n	800751c <__ieee754_pow+0x4c>
 80074f0:	19b3      	adds	r3, r6, r6
 80074f2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80074f6:	4152      	adcs	r2, r2
 80074f8:	4299      	cmp	r1, r3
 80074fa:	4b89      	ldr	r3, [pc, #548]	; (8007720 <__ieee754_pow+0x250>)
 80074fc:	4193      	sbcs	r3, r2
 80074fe:	f080 84d1 	bcs.w	8007ea4 <__ieee754_pow+0x9d4>
 8007502:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007506:	4630      	mov	r0, r6
 8007508:	4639      	mov	r1, r7
 800750a:	f7f8 fedf 	bl	80002cc <__adddf3>
 800750e:	ec41 0b10 	vmov	d0, r0, r1
 8007512:	b009      	add	sp, #36	; 0x24
 8007514:	ecbd 8b06 	vpop	{d8-d10}
 8007518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800751c:	4b81      	ldr	r3, [pc, #516]	; (8007724 <__ieee754_pow+0x254>)
 800751e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8007522:	429c      	cmp	r4, r3
 8007524:	ee10 aa10 	vmov	sl, s0
 8007528:	463d      	mov	r5, r7
 800752a:	dc06      	bgt.n	800753a <__ieee754_pow+0x6a>
 800752c:	d101      	bne.n	8007532 <__ieee754_pow+0x62>
 800752e:	2e00      	cmp	r6, #0
 8007530:	d1e7      	bne.n	8007502 <__ieee754_pow+0x32>
 8007532:	4598      	cmp	r8, r3
 8007534:	dc01      	bgt.n	800753a <__ieee754_pow+0x6a>
 8007536:	d10f      	bne.n	8007558 <__ieee754_pow+0x88>
 8007538:	b172      	cbz	r2, 8007558 <__ieee754_pow+0x88>
 800753a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800753e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8007542:	ea55 050a 	orrs.w	r5, r5, sl
 8007546:	d1dc      	bne.n	8007502 <__ieee754_pow+0x32>
 8007548:	e9dd 3200 	ldrd	r3, r2, [sp]
 800754c:	18db      	adds	r3, r3, r3
 800754e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8007552:	4152      	adcs	r2, r2
 8007554:	429d      	cmp	r5, r3
 8007556:	e7d0      	b.n	80074fa <__ieee754_pow+0x2a>
 8007558:	2d00      	cmp	r5, #0
 800755a:	da3b      	bge.n	80075d4 <__ieee754_pow+0x104>
 800755c:	4b72      	ldr	r3, [pc, #456]	; (8007728 <__ieee754_pow+0x258>)
 800755e:	4598      	cmp	r8, r3
 8007560:	dc51      	bgt.n	8007606 <__ieee754_pow+0x136>
 8007562:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007566:	4598      	cmp	r8, r3
 8007568:	f340 84ab 	ble.w	8007ec2 <__ieee754_pow+0x9f2>
 800756c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007570:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007574:	2b14      	cmp	r3, #20
 8007576:	dd0f      	ble.n	8007598 <__ieee754_pow+0xc8>
 8007578:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800757c:	fa22 f103 	lsr.w	r1, r2, r3
 8007580:	fa01 f303 	lsl.w	r3, r1, r3
 8007584:	4293      	cmp	r3, r2
 8007586:	f040 849c 	bne.w	8007ec2 <__ieee754_pow+0x9f2>
 800758a:	f001 0101 	and.w	r1, r1, #1
 800758e:	f1c1 0302 	rsb	r3, r1, #2
 8007592:	9304      	str	r3, [sp, #16]
 8007594:	b182      	cbz	r2, 80075b8 <__ieee754_pow+0xe8>
 8007596:	e05f      	b.n	8007658 <__ieee754_pow+0x188>
 8007598:	2a00      	cmp	r2, #0
 800759a:	d15b      	bne.n	8007654 <__ieee754_pow+0x184>
 800759c:	f1c3 0314 	rsb	r3, r3, #20
 80075a0:	fa48 f103 	asr.w	r1, r8, r3
 80075a4:	fa01 f303 	lsl.w	r3, r1, r3
 80075a8:	4543      	cmp	r3, r8
 80075aa:	f040 8487 	bne.w	8007ebc <__ieee754_pow+0x9ec>
 80075ae:	f001 0101 	and.w	r1, r1, #1
 80075b2:	f1c1 0302 	rsb	r3, r1, #2
 80075b6:	9304      	str	r3, [sp, #16]
 80075b8:	4b5c      	ldr	r3, [pc, #368]	; (800772c <__ieee754_pow+0x25c>)
 80075ba:	4598      	cmp	r8, r3
 80075bc:	d132      	bne.n	8007624 <__ieee754_pow+0x154>
 80075be:	f1b9 0f00 	cmp.w	r9, #0
 80075c2:	f280 8477 	bge.w	8007eb4 <__ieee754_pow+0x9e4>
 80075c6:	4959      	ldr	r1, [pc, #356]	; (800772c <__ieee754_pow+0x25c>)
 80075c8:	4632      	mov	r2, r6
 80075ca:	463b      	mov	r3, r7
 80075cc:	2000      	movs	r0, #0
 80075ce:	f7f9 f95d 	bl	800088c <__aeabi_ddiv>
 80075d2:	e79c      	b.n	800750e <__ieee754_pow+0x3e>
 80075d4:	2300      	movs	r3, #0
 80075d6:	9304      	str	r3, [sp, #16]
 80075d8:	2a00      	cmp	r2, #0
 80075da:	d13d      	bne.n	8007658 <__ieee754_pow+0x188>
 80075dc:	4b51      	ldr	r3, [pc, #324]	; (8007724 <__ieee754_pow+0x254>)
 80075de:	4598      	cmp	r8, r3
 80075e0:	d1ea      	bne.n	80075b8 <__ieee754_pow+0xe8>
 80075e2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80075e6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80075ea:	ea53 030a 	orrs.w	r3, r3, sl
 80075ee:	f000 8459 	beq.w	8007ea4 <__ieee754_pow+0x9d4>
 80075f2:	4b4f      	ldr	r3, [pc, #316]	; (8007730 <__ieee754_pow+0x260>)
 80075f4:	429c      	cmp	r4, r3
 80075f6:	dd08      	ble.n	800760a <__ieee754_pow+0x13a>
 80075f8:	f1b9 0f00 	cmp.w	r9, #0
 80075fc:	f2c0 8456 	blt.w	8007eac <__ieee754_pow+0x9dc>
 8007600:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007604:	e783      	b.n	800750e <__ieee754_pow+0x3e>
 8007606:	2302      	movs	r3, #2
 8007608:	e7e5      	b.n	80075d6 <__ieee754_pow+0x106>
 800760a:	f1b9 0f00 	cmp.w	r9, #0
 800760e:	f04f 0000 	mov.w	r0, #0
 8007612:	f04f 0100 	mov.w	r1, #0
 8007616:	f6bf af7a 	bge.w	800750e <__ieee754_pow+0x3e>
 800761a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800761e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007622:	e774      	b.n	800750e <__ieee754_pow+0x3e>
 8007624:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007628:	d106      	bne.n	8007638 <__ieee754_pow+0x168>
 800762a:	4632      	mov	r2, r6
 800762c:	463b      	mov	r3, r7
 800762e:	4630      	mov	r0, r6
 8007630:	4639      	mov	r1, r7
 8007632:	f7f9 f801 	bl	8000638 <__aeabi_dmul>
 8007636:	e76a      	b.n	800750e <__ieee754_pow+0x3e>
 8007638:	4b3e      	ldr	r3, [pc, #248]	; (8007734 <__ieee754_pow+0x264>)
 800763a:	4599      	cmp	r9, r3
 800763c:	d10c      	bne.n	8007658 <__ieee754_pow+0x188>
 800763e:	2d00      	cmp	r5, #0
 8007640:	db0a      	blt.n	8007658 <__ieee754_pow+0x188>
 8007642:	ec47 6b10 	vmov	d0, r6, r7
 8007646:	b009      	add	sp, #36	; 0x24
 8007648:	ecbd 8b06 	vpop	{d8-d10}
 800764c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007650:	f000 befc 	b.w	800844c <__ieee754_sqrt>
 8007654:	2300      	movs	r3, #0
 8007656:	9304      	str	r3, [sp, #16]
 8007658:	ec47 6b10 	vmov	d0, r6, r7
 800765c:	f000 fc62 	bl	8007f24 <fabs>
 8007660:	ec51 0b10 	vmov	r0, r1, d0
 8007664:	f1ba 0f00 	cmp.w	sl, #0
 8007668:	d129      	bne.n	80076be <__ieee754_pow+0x1ee>
 800766a:	b124      	cbz	r4, 8007676 <__ieee754_pow+0x1a6>
 800766c:	4b2f      	ldr	r3, [pc, #188]	; (800772c <__ieee754_pow+0x25c>)
 800766e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8007672:	429a      	cmp	r2, r3
 8007674:	d123      	bne.n	80076be <__ieee754_pow+0x1ee>
 8007676:	f1b9 0f00 	cmp.w	r9, #0
 800767a:	da05      	bge.n	8007688 <__ieee754_pow+0x1b8>
 800767c:	4602      	mov	r2, r0
 800767e:	460b      	mov	r3, r1
 8007680:	2000      	movs	r0, #0
 8007682:	492a      	ldr	r1, [pc, #168]	; (800772c <__ieee754_pow+0x25c>)
 8007684:	f7f9 f902 	bl	800088c <__aeabi_ddiv>
 8007688:	2d00      	cmp	r5, #0
 800768a:	f6bf af40 	bge.w	800750e <__ieee754_pow+0x3e>
 800768e:	9b04      	ldr	r3, [sp, #16]
 8007690:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007694:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007698:	431c      	orrs	r4, r3
 800769a:	d108      	bne.n	80076ae <__ieee754_pow+0x1de>
 800769c:	4602      	mov	r2, r0
 800769e:	460b      	mov	r3, r1
 80076a0:	4610      	mov	r0, r2
 80076a2:	4619      	mov	r1, r3
 80076a4:	f7f8 fe10 	bl	80002c8 <__aeabi_dsub>
 80076a8:	4602      	mov	r2, r0
 80076aa:	460b      	mov	r3, r1
 80076ac:	e78f      	b.n	80075ce <__ieee754_pow+0xfe>
 80076ae:	9b04      	ldr	r3, [sp, #16]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	f47f af2c 	bne.w	800750e <__ieee754_pow+0x3e>
 80076b6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80076ba:	4619      	mov	r1, r3
 80076bc:	e727      	b.n	800750e <__ieee754_pow+0x3e>
 80076be:	0feb      	lsrs	r3, r5, #31
 80076c0:	3b01      	subs	r3, #1
 80076c2:	9306      	str	r3, [sp, #24]
 80076c4:	9a06      	ldr	r2, [sp, #24]
 80076c6:	9b04      	ldr	r3, [sp, #16]
 80076c8:	4313      	orrs	r3, r2
 80076ca:	d102      	bne.n	80076d2 <__ieee754_pow+0x202>
 80076cc:	4632      	mov	r2, r6
 80076ce:	463b      	mov	r3, r7
 80076d0:	e7e6      	b.n	80076a0 <__ieee754_pow+0x1d0>
 80076d2:	4b19      	ldr	r3, [pc, #100]	; (8007738 <__ieee754_pow+0x268>)
 80076d4:	4598      	cmp	r8, r3
 80076d6:	f340 80fb 	ble.w	80078d0 <__ieee754_pow+0x400>
 80076da:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80076de:	4598      	cmp	r8, r3
 80076e0:	4b13      	ldr	r3, [pc, #76]	; (8007730 <__ieee754_pow+0x260>)
 80076e2:	dd0c      	ble.n	80076fe <__ieee754_pow+0x22e>
 80076e4:	429c      	cmp	r4, r3
 80076e6:	dc0f      	bgt.n	8007708 <__ieee754_pow+0x238>
 80076e8:	f1b9 0f00 	cmp.w	r9, #0
 80076ec:	da0f      	bge.n	800770e <__ieee754_pow+0x23e>
 80076ee:	2000      	movs	r0, #0
 80076f0:	b009      	add	sp, #36	; 0x24
 80076f2:	ecbd 8b06 	vpop	{d8-d10}
 80076f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076fa:	f000 be9e 	b.w	800843a <__math_oflow>
 80076fe:	429c      	cmp	r4, r3
 8007700:	dbf2      	blt.n	80076e8 <__ieee754_pow+0x218>
 8007702:	4b0a      	ldr	r3, [pc, #40]	; (800772c <__ieee754_pow+0x25c>)
 8007704:	429c      	cmp	r4, r3
 8007706:	dd19      	ble.n	800773c <__ieee754_pow+0x26c>
 8007708:	f1b9 0f00 	cmp.w	r9, #0
 800770c:	dcef      	bgt.n	80076ee <__ieee754_pow+0x21e>
 800770e:	2000      	movs	r0, #0
 8007710:	b009      	add	sp, #36	; 0x24
 8007712:	ecbd 8b06 	vpop	{d8-d10}
 8007716:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800771a:	f000 be85 	b.w	8008428 <__math_uflow>
 800771e:	bf00      	nop
 8007720:	fff00000 	.word	0xfff00000
 8007724:	7ff00000 	.word	0x7ff00000
 8007728:	433fffff 	.word	0x433fffff
 800772c:	3ff00000 	.word	0x3ff00000
 8007730:	3fefffff 	.word	0x3fefffff
 8007734:	3fe00000 	.word	0x3fe00000
 8007738:	41e00000 	.word	0x41e00000
 800773c:	4b60      	ldr	r3, [pc, #384]	; (80078c0 <__ieee754_pow+0x3f0>)
 800773e:	2200      	movs	r2, #0
 8007740:	f7f8 fdc2 	bl	80002c8 <__aeabi_dsub>
 8007744:	a354      	add	r3, pc, #336	; (adr r3, 8007898 <__ieee754_pow+0x3c8>)
 8007746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774a:	4604      	mov	r4, r0
 800774c:	460d      	mov	r5, r1
 800774e:	f7f8 ff73 	bl	8000638 <__aeabi_dmul>
 8007752:	a353      	add	r3, pc, #332	; (adr r3, 80078a0 <__ieee754_pow+0x3d0>)
 8007754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007758:	4606      	mov	r6, r0
 800775a:	460f      	mov	r7, r1
 800775c:	4620      	mov	r0, r4
 800775e:	4629      	mov	r1, r5
 8007760:	f7f8 ff6a 	bl	8000638 <__aeabi_dmul>
 8007764:	4b57      	ldr	r3, [pc, #348]	; (80078c4 <__ieee754_pow+0x3f4>)
 8007766:	4682      	mov	sl, r0
 8007768:	468b      	mov	fp, r1
 800776a:	2200      	movs	r2, #0
 800776c:	4620      	mov	r0, r4
 800776e:	4629      	mov	r1, r5
 8007770:	f7f8 ff62 	bl	8000638 <__aeabi_dmul>
 8007774:	4602      	mov	r2, r0
 8007776:	460b      	mov	r3, r1
 8007778:	a14b      	add	r1, pc, #300	; (adr r1, 80078a8 <__ieee754_pow+0x3d8>)
 800777a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800777e:	f7f8 fda3 	bl	80002c8 <__aeabi_dsub>
 8007782:	4622      	mov	r2, r4
 8007784:	462b      	mov	r3, r5
 8007786:	f7f8 ff57 	bl	8000638 <__aeabi_dmul>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	2000      	movs	r0, #0
 8007790:	494d      	ldr	r1, [pc, #308]	; (80078c8 <__ieee754_pow+0x3f8>)
 8007792:	f7f8 fd99 	bl	80002c8 <__aeabi_dsub>
 8007796:	4622      	mov	r2, r4
 8007798:	4680      	mov	r8, r0
 800779a:	4689      	mov	r9, r1
 800779c:	462b      	mov	r3, r5
 800779e:	4620      	mov	r0, r4
 80077a0:	4629      	mov	r1, r5
 80077a2:	f7f8 ff49 	bl	8000638 <__aeabi_dmul>
 80077a6:	4602      	mov	r2, r0
 80077a8:	460b      	mov	r3, r1
 80077aa:	4640      	mov	r0, r8
 80077ac:	4649      	mov	r1, r9
 80077ae:	f7f8 ff43 	bl	8000638 <__aeabi_dmul>
 80077b2:	a33f      	add	r3, pc, #252	; (adr r3, 80078b0 <__ieee754_pow+0x3e0>)
 80077b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b8:	f7f8 ff3e 	bl	8000638 <__aeabi_dmul>
 80077bc:	4602      	mov	r2, r0
 80077be:	460b      	mov	r3, r1
 80077c0:	4650      	mov	r0, sl
 80077c2:	4659      	mov	r1, fp
 80077c4:	f7f8 fd80 	bl	80002c8 <__aeabi_dsub>
 80077c8:	4602      	mov	r2, r0
 80077ca:	460b      	mov	r3, r1
 80077cc:	4680      	mov	r8, r0
 80077ce:	4689      	mov	r9, r1
 80077d0:	4630      	mov	r0, r6
 80077d2:	4639      	mov	r1, r7
 80077d4:	f7f8 fd7a 	bl	80002cc <__adddf3>
 80077d8:	2000      	movs	r0, #0
 80077da:	4632      	mov	r2, r6
 80077dc:	463b      	mov	r3, r7
 80077de:	4604      	mov	r4, r0
 80077e0:	460d      	mov	r5, r1
 80077e2:	f7f8 fd71 	bl	80002c8 <__aeabi_dsub>
 80077e6:	4602      	mov	r2, r0
 80077e8:	460b      	mov	r3, r1
 80077ea:	4640      	mov	r0, r8
 80077ec:	4649      	mov	r1, r9
 80077ee:	f7f8 fd6b 	bl	80002c8 <__aeabi_dsub>
 80077f2:	9b04      	ldr	r3, [sp, #16]
 80077f4:	9a06      	ldr	r2, [sp, #24]
 80077f6:	3b01      	subs	r3, #1
 80077f8:	4313      	orrs	r3, r2
 80077fa:	4682      	mov	sl, r0
 80077fc:	468b      	mov	fp, r1
 80077fe:	f040 81e7 	bne.w	8007bd0 <__ieee754_pow+0x700>
 8007802:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80078b8 <__ieee754_pow+0x3e8>
 8007806:	eeb0 8a47 	vmov.f32	s16, s14
 800780a:	eef0 8a67 	vmov.f32	s17, s15
 800780e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007812:	2600      	movs	r6, #0
 8007814:	4632      	mov	r2, r6
 8007816:	463b      	mov	r3, r7
 8007818:	e9dd 0100 	ldrd	r0, r1, [sp]
 800781c:	f7f8 fd54 	bl	80002c8 <__aeabi_dsub>
 8007820:	4622      	mov	r2, r4
 8007822:	462b      	mov	r3, r5
 8007824:	f7f8 ff08 	bl	8000638 <__aeabi_dmul>
 8007828:	e9dd 2300 	ldrd	r2, r3, [sp]
 800782c:	4680      	mov	r8, r0
 800782e:	4689      	mov	r9, r1
 8007830:	4650      	mov	r0, sl
 8007832:	4659      	mov	r1, fp
 8007834:	f7f8 ff00 	bl	8000638 <__aeabi_dmul>
 8007838:	4602      	mov	r2, r0
 800783a:	460b      	mov	r3, r1
 800783c:	4640      	mov	r0, r8
 800783e:	4649      	mov	r1, r9
 8007840:	f7f8 fd44 	bl	80002cc <__adddf3>
 8007844:	4632      	mov	r2, r6
 8007846:	463b      	mov	r3, r7
 8007848:	4680      	mov	r8, r0
 800784a:	4689      	mov	r9, r1
 800784c:	4620      	mov	r0, r4
 800784e:	4629      	mov	r1, r5
 8007850:	f7f8 fef2 	bl	8000638 <__aeabi_dmul>
 8007854:	460b      	mov	r3, r1
 8007856:	4604      	mov	r4, r0
 8007858:	460d      	mov	r5, r1
 800785a:	4602      	mov	r2, r0
 800785c:	4649      	mov	r1, r9
 800785e:	4640      	mov	r0, r8
 8007860:	f7f8 fd34 	bl	80002cc <__adddf3>
 8007864:	4b19      	ldr	r3, [pc, #100]	; (80078cc <__ieee754_pow+0x3fc>)
 8007866:	4299      	cmp	r1, r3
 8007868:	ec45 4b19 	vmov	d9, r4, r5
 800786c:	4606      	mov	r6, r0
 800786e:	460f      	mov	r7, r1
 8007870:	468b      	mov	fp, r1
 8007872:	f340 82f0 	ble.w	8007e56 <__ieee754_pow+0x986>
 8007876:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800787a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800787e:	4303      	orrs	r3, r0
 8007880:	f000 81e4 	beq.w	8007c4c <__ieee754_pow+0x77c>
 8007884:	ec51 0b18 	vmov	r0, r1, d8
 8007888:	2200      	movs	r2, #0
 800788a:	2300      	movs	r3, #0
 800788c:	f7f9 f946 	bl	8000b1c <__aeabi_dcmplt>
 8007890:	3800      	subs	r0, #0
 8007892:	bf18      	it	ne
 8007894:	2001      	movne	r0, #1
 8007896:	e72b      	b.n	80076f0 <__ieee754_pow+0x220>
 8007898:	60000000 	.word	0x60000000
 800789c:	3ff71547 	.word	0x3ff71547
 80078a0:	f85ddf44 	.word	0xf85ddf44
 80078a4:	3e54ae0b 	.word	0x3e54ae0b
 80078a8:	55555555 	.word	0x55555555
 80078ac:	3fd55555 	.word	0x3fd55555
 80078b0:	652b82fe 	.word	0x652b82fe
 80078b4:	3ff71547 	.word	0x3ff71547
 80078b8:	00000000 	.word	0x00000000
 80078bc:	bff00000 	.word	0xbff00000
 80078c0:	3ff00000 	.word	0x3ff00000
 80078c4:	3fd00000 	.word	0x3fd00000
 80078c8:	3fe00000 	.word	0x3fe00000
 80078cc:	408fffff 	.word	0x408fffff
 80078d0:	4bd5      	ldr	r3, [pc, #852]	; (8007c28 <__ieee754_pow+0x758>)
 80078d2:	402b      	ands	r3, r5
 80078d4:	2200      	movs	r2, #0
 80078d6:	b92b      	cbnz	r3, 80078e4 <__ieee754_pow+0x414>
 80078d8:	4bd4      	ldr	r3, [pc, #848]	; (8007c2c <__ieee754_pow+0x75c>)
 80078da:	f7f8 fead 	bl	8000638 <__aeabi_dmul>
 80078de:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80078e2:	460c      	mov	r4, r1
 80078e4:	1523      	asrs	r3, r4, #20
 80078e6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80078ea:	4413      	add	r3, r2
 80078ec:	9305      	str	r3, [sp, #20]
 80078ee:	4bd0      	ldr	r3, [pc, #832]	; (8007c30 <__ieee754_pow+0x760>)
 80078f0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80078f4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80078f8:	429c      	cmp	r4, r3
 80078fa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80078fe:	dd08      	ble.n	8007912 <__ieee754_pow+0x442>
 8007900:	4bcc      	ldr	r3, [pc, #816]	; (8007c34 <__ieee754_pow+0x764>)
 8007902:	429c      	cmp	r4, r3
 8007904:	f340 8162 	ble.w	8007bcc <__ieee754_pow+0x6fc>
 8007908:	9b05      	ldr	r3, [sp, #20]
 800790a:	3301      	adds	r3, #1
 800790c:	9305      	str	r3, [sp, #20]
 800790e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007912:	2400      	movs	r4, #0
 8007914:	00e3      	lsls	r3, r4, #3
 8007916:	9307      	str	r3, [sp, #28]
 8007918:	4bc7      	ldr	r3, [pc, #796]	; (8007c38 <__ieee754_pow+0x768>)
 800791a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800791e:	ed93 7b00 	vldr	d7, [r3]
 8007922:	4629      	mov	r1, r5
 8007924:	ec53 2b17 	vmov	r2, r3, d7
 8007928:	eeb0 9a47 	vmov.f32	s18, s14
 800792c:	eef0 9a67 	vmov.f32	s19, s15
 8007930:	4682      	mov	sl, r0
 8007932:	f7f8 fcc9 	bl	80002c8 <__aeabi_dsub>
 8007936:	4652      	mov	r2, sl
 8007938:	4606      	mov	r6, r0
 800793a:	460f      	mov	r7, r1
 800793c:	462b      	mov	r3, r5
 800793e:	ec51 0b19 	vmov	r0, r1, d9
 8007942:	f7f8 fcc3 	bl	80002cc <__adddf3>
 8007946:	4602      	mov	r2, r0
 8007948:	460b      	mov	r3, r1
 800794a:	2000      	movs	r0, #0
 800794c:	49bb      	ldr	r1, [pc, #748]	; (8007c3c <__ieee754_pow+0x76c>)
 800794e:	f7f8 ff9d 	bl	800088c <__aeabi_ddiv>
 8007952:	ec41 0b1a 	vmov	d10, r0, r1
 8007956:	4602      	mov	r2, r0
 8007958:	460b      	mov	r3, r1
 800795a:	4630      	mov	r0, r6
 800795c:	4639      	mov	r1, r7
 800795e:	f7f8 fe6b 	bl	8000638 <__aeabi_dmul>
 8007962:	2300      	movs	r3, #0
 8007964:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007968:	9302      	str	r3, [sp, #8]
 800796a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800796e:	46ab      	mov	fp, r5
 8007970:	106d      	asrs	r5, r5, #1
 8007972:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007976:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800797a:	ec41 0b18 	vmov	d8, r0, r1
 800797e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8007982:	2200      	movs	r2, #0
 8007984:	4640      	mov	r0, r8
 8007986:	4649      	mov	r1, r9
 8007988:	4614      	mov	r4, r2
 800798a:	461d      	mov	r5, r3
 800798c:	f7f8 fe54 	bl	8000638 <__aeabi_dmul>
 8007990:	4602      	mov	r2, r0
 8007992:	460b      	mov	r3, r1
 8007994:	4630      	mov	r0, r6
 8007996:	4639      	mov	r1, r7
 8007998:	f7f8 fc96 	bl	80002c8 <__aeabi_dsub>
 800799c:	ec53 2b19 	vmov	r2, r3, d9
 80079a0:	4606      	mov	r6, r0
 80079a2:	460f      	mov	r7, r1
 80079a4:	4620      	mov	r0, r4
 80079a6:	4629      	mov	r1, r5
 80079a8:	f7f8 fc8e 	bl	80002c8 <__aeabi_dsub>
 80079ac:	4602      	mov	r2, r0
 80079ae:	460b      	mov	r3, r1
 80079b0:	4650      	mov	r0, sl
 80079b2:	4659      	mov	r1, fp
 80079b4:	f7f8 fc88 	bl	80002c8 <__aeabi_dsub>
 80079b8:	4642      	mov	r2, r8
 80079ba:	464b      	mov	r3, r9
 80079bc:	f7f8 fe3c 	bl	8000638 <__aeabi_dmul>
 80079c0:	4602      	mov	r2, r0
 80079c2:	460b      	mov	r3, r1
 80079c4:	4630      	mov	r0, r6
 80079c6:	4639      	mov	r1, r7
 80079c8:	f7f8 fc7e 	bl	80002c8 <__aeabi_dsub>
 80079cc:	ec53 2b1a 	vmov	r2, r3, d10
 80079d0:	f7f8 fe32 	bl	8000638 <__aeabi_dmul>
 80079d4:	ec53 2b18 	vmov	r2, r3, d8
 80079d8:	ec41 0b19 	vmov	d9, r0, r1
 80079dc:	ec51 0b18 	vmov	r0, r1, d8
 80079e0:	f7f8 fe2a 	bl	8000638 <__aeabi_dmul>
 80079e4:	a37c      	add	r3, pc, #496	; (adr r3, 8007bd8 <__ieee754_pow+0x708>)
 80079e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ea:	4604      	mov	r4, r0
 80079ec:	460d      	mov	r5, r1
 80079ee:	f7f8 fe23 	bl	8000638 <__aeabi_dmul>
 80079f2:	a37b      	add	r3, pc, #492	; (adr r3, 8007be0 <__ieee754_pow+0x710>)
 80079f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f8:	f7f8 fc68 	bl	80002cc <__adddf3>
 80079fc:	4622      	mov	r2, r4
 80079fe:	462b      	mov	r3, r5
 8007a00:	f7f8 fe1a 	bl	8000638 <__aeabi_dmul>
 8007a04:	a378      	add	r3, pc, #480	; (adr r3, 8007be8 <__ieee754_pow+0x718>)
 8007a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a0a:	f7f8 fc5f 	bl	80002cc <__adddf3>
 8007a0e:	4622      	mov	r2, r4
 8007a10:	462b      	mov	r3, r5
 8007a12:	f7f8 fe11 	bl	8000638 <__aeabi_dmul>
 8007a16:	a376      	add	r3, pc, #472	; (adr r3, 8007bf0 <__ieee754_pow+0x720>)
 8007a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1c:	f7f8 fc56 	bl	80002cc <__adddf3>
 8007a20:	4622      	mov	r2, r4
 8007a22:	462b      	mov	r3, r5
 8007a24:	f7f8 fe08 	bl	8000638 <__aeabi_dmul>
 8007a28:	a373      	add	r3, pc, #460	; (adr r3, 8007bf8 <__ieee754_pow+0x728>)
 8007a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2e:	f7f8 fc4d 	bl	80002cc <__adddf3>
 8007a32:	4622      	mov	r2, r4
 8007a34:	462b      	mov	r3, r5
 8007a36:	f7f8 fdff 	bl	8000638 <__aeabi_dmul>
 8007a3a:	a371      	add	r3, pc, #452	; (adr r3, 8007c00 <__ieee754_pow+0x730>)
 8007a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a40:	f7f8 fc44 	bl	80002cc <__adddf3>
 8007a44:	4622      	mov	r2, r4
 8007a46:	4606      	mov	r6, r0
 8007a48:	460f      	mov	r7, r1
 8007a4a:	462b      	mov	r3, r5
 8007a4c:	4620      	mov	r0, r4
 8007a4e:	4629      	mov	r1, r5
 8007a50:	f7f8 fdf2 	bl	8000638 <__aeabi_dmul>
 8007a54:	4602      	mov	r2, r0
 8007a56:	460b      	mov	r3, r1
 8007a58:	4630      	mov	r0, r6
 8007a5a:	4639      	mov	r1, r7
 8007a5c:	f7f8 fdec 	bl	8000638 <__aeabi_dmul>
 8007a60:	4642      	mov	r2, r8
 8007a62:	4604      	mov	r4, r0
 8007a64:	460d      	mov	r5, r1
 8007a66:	464b      	mov	r3, r9
 8007a68:	ec51 0b18 	vmov	r0, r1, d8
 8007a6c:	f7f8 fc2e 	bl	80002cc <__adddf3>
 8007a70:	ec53 2b19 	vmov	r2, r3, d9
 8007a74:	f7f8 fde0 	bl	8000638 <__aeabi_dmul>
 8007a78:	4622      	mov	r2, r4
 8007a7a:	462b      	mov	r3, r5
 8007a7c:	f7f8 fc26 	bl	80002cc <__adddf3>
 8007a80:	4642      	mov	r2, r8
 8007a82:	4682      	mov	sl, r0
 8007a84:	468b      	mov	fp, r1
 8007a86:	464b      	mov	r3, r9
 8007a88:	4640      	mov	r0, r8
 8007a8a:	4649      	mov	r1, r9
 8007a8c:	f7f8 fdd4 	bl	8000638 <__aeabi_dmul>
 8007a90:	4b6b      	ldr	r3, [pc, #428]	; (8007c40 <__ieee754_pow+0x770>)
 8007a92:	2200      	movs	r2, #0
 8007a94:	4606      	mov	r6, r0
 8007a96:	460f      	mov	r7, r1
 8007a98:	f7f8 fc18 	bl	80002cc <__adddf3>
 8007a9c:	4652      	mov	r2, sl
 8007a9e:	465b      	mov	r3, fp
 8007aa0:	f7f8 fc14 	bl	80002cc <__adddf3>
 8007aa4:	2000      	movs	r0, #0
 8007aa6:	4604      	mov	r4, r0
 8007aa8:	460d      	mov	r5, r1
 8007aaa:	4602      	mov	r2, r0
 8007aac:	460b      	mov	r3, r1
 8007aae:	4640      	mov	r0, r8
 8007ab0:	4649      	mov	r1, r9
 8007ab2:	f7f8 fdc1 	bl	8000638 <__aeabi_dmul>
 8007ab6:	4b62      	ldr	r3, [pc, #392]	; (8007c40 <__ieee754_pow+0x770>)
 8007ab8:	4680      	mov	r8, r0
 8007aba:	4689      	mov	r9, r1
 8007abc:	2200      	movs	r2, #0
 8007abe:	4620      	mov	r0, r4
 8007ac0:	4629      	mov	r1, r5
 8007ac2:	f7f8 fc01 	bl	80002c8 <__aeabi_dsub>
 8007ac6:	4632      	mov	r2, r6
 8007ac8:	463b      	mov	r3, r7
 8007aca:	f7f8 fbfd 	bl	80002c8 <__aeabi_dsub>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	460b      	mov	r3, r1
 8007ad2:	4650      	mov	r0, sl
 8007ad4:	4659      	mov	r1, fp
 8007ad6:	f7f8 fbf7 	bl	80002c8 <__aeabi_dsub>
 8007ada:	ec53 2b18 	vmov	r2, r3, d8
 8007ade:	f7f8 fdab 	bl	8000638 <__aeabi_dmul>
 8007ae2:	4622      	mov	r2, r4
 8007ae4:	4606      	mov	r6, r0
 8007ae6:	460f      	mov	r7, r1
 8007ae8:	462b      	mov	r3, r5
 8007aea:	ec51 0b19 	vmov	r0, r1, d9
 8007aee:	f7f8 fda3 	bl	8000638 <__aeabi_dmul>
 8007af2:	4602      	mov	r2, r0
 8007af4:	460b      	mov	r3, r1
 8007af6:	4630      	mov	r0, r6
 8007af8:	4639      	mov	r1, r7
 8007afa:	f7f8 fbe7 	bl	80002cc <__adddf3>
 8007afe:	4606      	mov	r6, r0
 8007b00:	460f      	mov	r7, r1
 8007b02:	4602      	mov	r2, r0
 8007b04:	460b      	mov	r3, r1
 8007b06:	4640      	mov	r0, r8
 8007b08:	4649      	mov	r1, r9
 8007b0a:	f7f8 fbdf 	bl	80002cc <__adddf3>
 8007b0e:	a33e      	add	r3, pc, #248	; (adr r3, 8007c08 <__ieee754_pow+0x738>)
 8007b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b14:	2000      	movs	r0, #0
 8007b16:	4604      	mov	r4, r0
 8007b18:	460d      	mov	r5, r1
 8007b1a:	f7f8 fd8d 	bl	8000638 <__aeabi_dmul>
 8007b1e:	4642      	mov	r2, r8
 8007b20:	ec41 0b18 	vmov	d8, r0, r1
 8007b24:	464b      	mov	r3, r9
 8007b26:	4620      	mov	r0, r4
 8007b28:	4629      	mov	r1, r5
 8007b2a:	f7f8 fbcd 	bl	80002c8 <__aeabi_dsub>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	460b      	mov	r3, r1
 8007b32:	4630      	mov	r0, r6
 8007b34:	4639      	mov	r1, r7
 8007b36:	f7f8 fbc7 	bl	80002c8 <__aeabi_dsub>
 8007b3a:	a335      	add	r3, pc, #212	; (adr r3, 8007c10 <__ieee754_pow+0x740>)
 8007b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b40:	f7f8 fd7a 	bl	8000638 <__aeabi_dmul>
 8007b44:	a334      	add	r3, pc, #208	; (adr r3, 8007c18 <__ieee754_pow+0x748>)
 8007b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b4a:	4606      	mov	r6, r0
 8007b4c:	460f      	mov	r7, r1
 8007b4e:	4620      	mov	r0, r4
 8007b50:	4629      	mov	r1, r5
 8007b52:	f7f8 fd71 	bl	8000638 <__aeabi_dmul>
 8007b56:	4602      	mov	r2, r0
 8007b58:	460b      	mov	r3, r1
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	4639      	mov	r1, r7
 8007b5e:	f7f8 fbb5 	bl	80002cc <__adddf3>
 8007b62:	9a07      	ldr	r2, [sp, #28]
 8007b64:	4b37      	ldr	r3, [pc, #220]	; (8007c44 <__ieee754_pow+0x774>)
 8007b66:	4413      	add	r3, r2
 8007b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b6c:	f7f8 fbae 	bl	80002cc <__adddf3>
 8007b70:	4682      	mov	sl, r0
 8007b72:	9805      	ldr	r0, [sp, #20]
 8007b74:	468b      	mov	fp, r1
 8007b76:	f7f8 fcf5 	bl	8000564 <__aeabi_i2d>
 8007b7a:	9a07      	ldr	r2, [sp, #28]
 8007b7c:	4b32      	ldr	r3, [pc, #200]	; (8007c48 <__ieee754_pow+0x778>)
 8007b7e:	4413      	add	r3, r2
 8007b80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007b84:	4606      	mov	r6, r0
 8007b86:	460f      	mov	r7, r1
 8007b88:	4652      	mov	r2, sl
 8007b8a:	465b      	mov	r3, fp
 8007b8c:	ec51 0b18 	vmov	r0, r1, d8
 8007b90:	f7f8 fb9c 	bl	80002cc <__adddf3>
 8007b94:	4642      	mov	r2, r8
 8007b96:	464b      	mov	r3, r9
 8007b98:	f7f8 fb98 	bl	80002cc <__adddf3>
 8007b9c:	4632      	mov	r2, r6
 8007b9e:	463b      	mov	r3, r7
 8007ba0:	f7f8 fb94 	bl	80002cc <__adddf3>
 8007ba4:	2000      	movs	r0, #0
 8007ba6:	4632      	mov	r2, r6
 8007ba8:	463b      	mov	r3, r7
 8007baa:	4604      	mov	r4, r0
 8007bac:	460d      	mov	r5, r1
 8007bae:	f7f8 fb8b 	bl	80002c8 <__aeabi_dsub>
 8007bb2:	4642      	mov	r2, r8
 8007bb4:	464b      	mov	r3, r9
 8007bb6:	f7f8 fb87 	bl	80002c8 <__aeabi_dsub>
 8007bba:	ec53 2b18 	vmov	r2, r3, d8
 8007bbe:	f7f8 fb83 	bl	80002c8 <__aeabi_dsub>
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	4650      	mov	r0, sl
 8007bc8:	4659      	mov	r1, fp
 8007bca:	e610      	b.n	80077ee <__ieee754_pow+0x31e>
 8007bcc:	2401      	movs	r4, #1
 8007bce:	e6a1      	b.n	8007914 <__ieee754_pow+0x444>
 8007bd0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8007c20 <__ieee754_pow+0x750>
 8007bd4:	e617      	b.n	8007806 <__ieee754_pow+0x336>
 8007bd6:	bf00      	nop
 8007bd8:	4a454eef 	.word	0x4a454eef
 8007bdc:	3fca7e28 	.word	0x3fca7e28
 8007be0:	93c9db65 	.word	0x93c9db65
 8007be4:	3fcd864a 	.word	0x3fcd864a
 8007be8:	a91d4101 	.word	0xa91d4101
 8007bec:	3fd17460 	.word	0x3fd17460
 8007bf0:	518f264d 	.word	0x518f264d
 8007bf4:	3fd55555 	.word	0x3fd55555
 8007bf8:	db6fabff 	.word	0xdb6fabff
 8007bfc:	3fdb6db6 	.word	0x3fdb6db6
 8007c00:	33333303 	.word	0x33333303
 8007c04:	3fe33333 	.word	0x3fe33333
 8007c08:	e0000000 	.word	0xe0000000
 8007c0c:	3feec709 	.word	0x3feec709
 8007c10:	dc3a03fd 	.word	0xdc3a03fd
 8007c14:	3feec709 	.word	0x3feec709
 8007c18:	145b01f5 	.word	0x145b01f5
 8007c1c:	be3e2fe0 	.word	0xbe3e2fe0
 8007c20:	00000000 	.word	0x00000000
 8007c24:	3ff00000 	.word	0x3ff00000
 8007c28:	7ff00000 	.word	0x7ff00000
 8007c2c:	43400000 	.word	0x43400000
 8007c30:	0003988e 	.word	0x0003988e
 8007c34:	000bb679 	.word	0x000bb679
 8007c38:	08008d98 	.word	0x08008d98
 8007c3c:	3ff00000 	.word	0x3ff00000
 8007c40:	40080000 	.word	0x40080000
 8007c44:	08008db8 	.word	0x08008db8
 8007c48:	08008da8 	.word	0x08008da8
 8007c4c:	a3b3      	add	r3, pc, #716	; (adr r3, 8007f1c <__ieee754_pow+0xa4c>)
 8007c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c52:	4640      	mov	r0, r8
 8007c54:	4649      	mov	r1, r9
 8007c56:	f7f8 fb39 	bl	80002cc <__adddf3>
 8007c5a:	4622      	mov	r2, r4
 8007c5c:	ec41 0b1a 	vmov	d10, r0, r1
 8007c60:	462b      	mov	r3, r5
 8007c62:	4630      	mov	r0, r6
 8007c64:	4639      	mov	r1, r7
 8007c66:	f7f8 fb2f 	bl	80002c8 <__aeabi_dsub>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	460b      	mov	r3, r1
 8007c6e:	ec51 0b1a 	vmov	r0, r1, d10
 8007c72:	f7f8 ff71 	bl	8000b58 <__aeabi_dcmpgt>
 8007c76:	2800      	cmp	r0, #0
 8007c78:	f47f ae04 	bne.w	8007884 <__ieee754_pow+0x3b4>
 8007c7c:	4aa2      	ldr	r2, [pc, #648]	; (8007f08 <__ieee754_pow+0xa38>)
 8007c7e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007c82:	4293      	cmp	r3, r2
 8007c84:	f340 8107 	ble.w	8007e96 <__ieee754_pow+0x9c6>
 8007c88:	151b      	asrs	r3, r3, #20
 8007c8a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8007c8e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8007c92:	fa4a fa03 	asr.w	sl, sl, r3
 8007c96:	44da      	add	sl, fp
 8007c98:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007c9c:	489b      	ldr	r0, [pc, #620]	; (8007f0c <__ieee754_pow+0xa3c>)
 8007c9e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8007ca2:	4108      	asrs	r0, r1
 8007ca4:	ea00 030a 	and.w	r3, r0, sl
 8007ca8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8007cac:	f1c1 0114 	rsb	r1, r1, #20
 8007cb0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007cb4:	fa4a fa01 	asr.w	sl, sl, r1
 8007cb8:	f1bb 0f00 	cmp.w	fp, #0
 8007cbc:	f04f 0200 	mov.w	r2, #0
 8007cc0:	4620      	mov	r0, r4
 8007cc2:	4629      	mov	r1, r5
 8007cc4:	bfb8      	it	lt
 8007cc6:	f1ca 0a00 	rsblt	sl, sl, #0
 8007cca:	f7f8 fafd 	bl	80002c8 <__aeabi_dsub>
 8007cce:	ec41 0b19 	vmov	d9, r0, r1
 8007cd2:	4642      	mov	r2, r8
 8007cd4:	464b      	mov	r3, r9
 8007cd6:	ec51 0b19 	vmov	r0, r1, d9
 8007cda:	f7f8 faf7 	bl	80002cc <__adddf3>
 8007cde:	a37a      	add	r3, pc, #488	; (adr r3, 8007ec8 <__ieee754_pow+0x9f8>)
 8007ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce4:	2000      	movs	r0, #0
 8007ce6:	4604      	mov	r4, r0
 8007ce8:	460d      	mov	r5, r1
 8007cea:	f7f8 fca5 	bl	8000638 <__aeabi_dmul>
 8007cee:	ec53 2b19 	vmov	r2, r3, d9
 8007cf2:	4606      	mov	r6, r0
 8007cf4:	460f      	mov	r7, r1
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	4629      	mov	r1, r5
 8007cfa:	f7f8 fae5 	bl	80002c8 <__aeabi_dsub>
 8007cfe:	4602      	mov	r2, r0
 8007d00:	460b      	mov	r3, r1
 8007d02:	4640      	mov	r0, r8
 8007d04:	4649      	mov	r1, r9
 8007d06:	f7f8 fadf 	bl	80002c8 <__aeabi_dsub>
 8007d0a:	a371      	add	r3, pc, #452	; (adr r3, 8007ed0 <__ieee754_pow+0xa00>)
 8007d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d10:	f7f8 fc92 	bl	8000638 <__aeabi_dmul>
 8007d14:	a370      	add	r3, pc, #448	; (adr r3, 8007ed8 <__ieee754_pow+0xa08>)
 8007d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1a:	4680      	mov	r8, r0
 8007d1c:	4689      	mov	r9, r1
 8007d1e:	4620      	mov	r0, r4
 8007d20:	4629      	mov	r1, r5
 8007d22:	f7f8 fc89 	bl	8000638 <__aeabi_dmul>
 8007d26:	4602      	mov	r2, r0
 8007d28:	460b      	mov	r3, r1
 8007d2a:	4640      	mov	r0, r8
 8007d2c:	4649      	mov	r1, r9
 8007d2e:	f7f8 facd 	bl	80002cc <__adddf3>
 8007d32:	4604      	mov	r4, r0
 8007d34:	460d      	mov	r5, r1
 8007d36:	4602      	mov	r2, r0
 8007d38:	460b      	mov	r3, r1
 8007d3a:	4630      	mov	r0, r6
 8007d3c:	4639      	mov	r1, r7
 8007d3e:	f7f8 fac5 	bl	80002cc <__adddf3>
 8007d42:	4632      	mov	r2, r6
 8007d44:	463b      	mov	r3, r7
 8007d46:	4680      	mov	r8, r0
 8007d48:	4689      	mov	r9, r1
 8007d4a:	f7f8 fabd 	bl	80002c8 <__aeabi_dsub>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	460b      	mov	r3, r1
 8007d52:	4620      	mov	r0, r4
 8007d54:	4629      	mov	r1, r5
 8007d56:	f7f8 fab7 	bl	80002c8 <__aeabi_dsub>
 8007d5a:	4642      	mov	r2, r8
 8007d5c:	4606      	mov	r6, r0
 8007d5e:	460f      	mov	r7, r1
 8007d60:	464b      	mov	r3, r9
 8007d62:	4640      	mov	r0, r8
 8007d64:	4649      	mov	r1, r9
 8007d66:	f7f8 fc67 	bl	8000638 <__aeabi_dmul>
 8007d6a:	a35d      	add	r3, pc, #372	; (adr r3, 8007ee0 <__ieee754_pow+0xa10>)
 8007d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d70:	4604      	mov	r4, r0
 8007d72:	460d      	mov	r5, r1
 8007d74:	f7f8 fc60 	bl	8000638 <__aeabi_dmul>
 8007d78:	a35b      	add	r3, pc, #364	; (adr r3, 8007ee8 <__ieee754_pow+0xa18>)
 8007d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d7e:	f7f8 faa3 	bl	80002c8 <__aeabi_dsub>
 8007d82:	4622      	mov	r2, r4
 8007d84:	462b      	mov	r3, r5
 8007d86:	f7f8 fc57 	bl	8000638 <__aeabi_dmul>
 8007d8a:	a359      	add	r3, pc, #356	; (adr r3, 8007ef0 <__ieee754_pow+0xa20>)
 8007d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d90:	f7f8 fa9c 	bl	80002cc <__adddf3>
 8007d94:	4622      	mov	r2, r4
 8007d96:	462b      	mov	r3, r5
 8007d98:	f7f8 fc4e 	bl	8000638 <__aeabi_dmul>
 8007d9c:	a356      	add	r3, pc, #344	; (adr r3, 8007ef8 <__ieee754_pow+0xa28>)
 8007d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da2:	f7f8 fa91 	bl	80002c8 <__aeabi_dsub>
 8007da6:	4622      	mov	r2, r4
 8007da8:	462b      	mov	r3, r5
 8007daa:	f7f8 fc45 	bl	8000638 <__aeabi_dmul>
 8007dae:	a354      	add	r3, pc, #336	; (adr r3, 8007f00 <__ieee754_pow+0xa30>)
 8007db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db4:	f7f8 fa8a 	bl	80002cc <__adddf3>
 8007db8:	4622      	mov	r2, r4
 8007dba:	462b      	mov	r3, r5
 8007dbc:	f7f8 fc3c 	bl	8000638 <__aeabi_dmul>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	460b      	mov	r3, r1
 8007dc4:	4640      	mov	r0, r8
 8007dc6:	4649      	mov	r1, r9
 8007dc8:	f7f8 fa7e 	bl	80002c8 <__aeabi_dsub>
 8007dcc:	4604      	mov	r4, r0
 8007dce:	460d      	mov	r5, r1
 8007dd0:	4602      	mov	r2, r0
 8007dd2:	460b      	mov	r3, r1
 8007dd4:	4640      	mov	r0, r8
 8007dd6:	4649      	mov	r1, r9
 8007dd8:	f7f8 fc2e 	bl	8000638 <__aeabi_dmul>
 8007ddc:	2200      	movs	r2, #0
 8007dde:	ec41 0b19 	vmov	d9, r0, r1
 8007de2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007de6:	4620      	mov	r0, r4
 8007de8:	4629      	mov	r1, r5
 8007dea:	f7f8 fa6d 	bl	80002c8 <__aeabi_dsub>
 8007dee:	4602      	mov	r2, r0
 8007df0:	460b      	mov	r3, r1
 8007df2:	ec51 0b19 	vmov	r0, r1, d9
 8007df6:	f7f8 fd49 	bl	800088c <__aeabi_ddiv>
 8007dfa:	4632      	mov	r2, r6
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	460d      	mov	r5, r1
 8007e00:	463b      	mov	r3, r7
 8007e02:	4640      	mov	r0, r8
 8007e04:	4649      	mov	r1, r9
 8007e06:	f7f8 fc17 	bl	8000638 <__aeabi_dmul>
 8007e0a:	4632      	mov	r2, r6
 8007e0c:	463b      	mov	r3, r7
 8007e0e:	f7f8 fa5d 	bl	80002cc <__adddf3>
 8007e12:	4602      	mov	r2, r0
 8007e14:	460b      	mov	r3, r1
 8007e16:	4620      	mov	r0, r4
 8007e18:	4629      	mov	r1, r5
 8007e1a:	f7f8 fa55 	bl	80002c8 <__aeabi_dsub>
 8007e1e:	4642      	mov	r2, r8
 8007e20:	464b      	mov	r3, r9
 8007e22:	f7f8 fa51 	bl	80002c8 <__aeabi_dsub>
 8007e26:	460b      	mov	r3, r1
 8007e28:	4602      	mov	r2, r0
 8007e2a:	4939      	ldr	r1, [pc, #228]	; (8007f10 <__ieee754_pow+0xa40>)
 8007e2c:	2000      	movs	r0, #0
 8007e2e:	f7f8 fa4b 	bl	80002c8 <__aeabi_dsub>
 8007e32:	ec41 0b10 	vmov	d0, r0, r1
 8007e36:	ee10 3a90 	vmov	r3, s1
 8007e3a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007e3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e42:	da2b      	bge.n	8007e9c <__ieee754_pow+0x9cc>
 8007e44:	4650      	mov	r0, sl
 8007e46:	f000 fa53 	bl	80082f0 <scalbn>
 8007e4a:	ec51 0b10 	vmov	r0, r1, d0
 8007e4e:	ec53 2b18 	vmov	r2, r3, d8
 8007e52:	f7ff bbee 	b.w	8007632 <__ieee754_pow+0x162>
 8007e56:	4b2f      	ldr	r3, [pc, #188]	; (8007f14 <__ieee754_pow+0xa44>)
 8007e58:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007e5c:	429e      	cmp	r6, r3
 8007e5e:	f77f af0d 	ble.w	8007c7c <__ieee754_pow+0x7ac>
 8007e62:	4b2d      	ldr	r3, [pc, #180]	; (8007f18 <__ieee754_pow+0xa48>)
 8007e64:	440b      	add	r3, r1
 8007e66:	4303      	orrs	r3, r0
 8007e68:	d009      	beq.n	8007e7e <__ieee754_pow+0x9ae>
 8007e6a:	ec51 0b18 	vmov	r0, r1, d8
 8007e6e:	2200      	movs	r2, #0
 8007e70:	2300      	movs	r3, #0
 8007e72:	f7f8 fe53 	bl	8000b1c <__aeabi_dcmplt>
 8007e76:	3800      	subs	r0, #0
 8007e78:	bf18      	it	ne
 8007e7a:	2001      	movne	r0, #1
 8007e7c:	e448      	b.n	8007710 <__ieee754_pow+0x240>
 8007e7e:	4622      	mov	r2, r4
 8007e80:	462b      	mov	r3, r5
 8007e82:	f7f8 fa21 	bl	80002c8 <__aeabi_dsub>
 8007e86:	4642      	mov	r2, r8
 8007e88:	464b      	mov	r3, r9
 8007e8a:	f7f8 fe5b 	bl	8000b44 <__aeabi_dcmpge>
 8007e8e:	2800      	cmp	r0, #0
 8007e90:	f43f aef4 	beq.w	8007c7c <__ieee754_pow+0x7ac>
 8007e94:	e7e9      	b.n	8007e6a <__ieee754_pow+0x99a>
 8007e96:	f04f 0a00 	mov.w	sl, #0
 8007e9a:	e71a      	b.n	8007cd2 <__ieee754_pow+0x802>
 8007e9c:	ec51 0b10 	vmov	r0, r1, d0
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	e7d4      	b.n	8007e4e <__ieee754_pow+0x97e>
 8007ea4:	491a      	ldr	r1, [pc, #104]	; (8007f10 <__ieee754_pow+0xa40>)
 8007ea6:	2000      	movs	r0, #0
 8007ea8:	f7ff bb31 	b.w	800750e <__ieee754_pow+0x3e>
 8007eac:	2000      	movs	r0, #0
 8007eae:	2100      	movs	r1, #0
 8007eb0:	f7ff bb2d 	b.w	800750e <__ieee754_pow+0x3e>
 8007eb4:	4630      	mov	r0, r6
 8007eb6:	4639      	mov	r1, r7
 8007eb8:	f7ff bb29 	b.w	800750e <__ieee754_pow+0x3e>
 8007ebc:	9204      	str	r2, [sp, #16]
 8007ebe:	f7ff bb7b 	b.w	80075b8 <__ieee754_pow+0xe8>
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	f7ff bb65 	b.w	8007592 <__ieee754_pow+0xc2>
 8007ec8:	00000000 	.word	0x00000000
 8007ecc:	3fe62e43 	.word	0x3fe62e43
 8007ed0:	fefa39ef 	.word	0xfefa39ef
 8007ed4:	3fe62e42 	.word	0x3fe62e42
 8007ed8:	0ca86c39 	.word	0x0ca86c39
 8007edc:	be205c61 	.word	0xbe205c61
 8007ee0:	72bea4d0 	.word	0x72bea4d0
 8007ee4:	3e663769 	.word	0x3e663769
 8007ee8:	c5d26bf1 	.word	0xc5d26bf1
 8007eec:	3ebbbd41 	.word	0x3ebbbd41
 8007ef0:	af25de2c 	.word	0xaf25de2c
 8007ef4:	3f11566a 	.word	0x3f11566a
 8007ef8:	16bebd93 	.word	0x16bebd93
 8007efc:	3f66c16c 	.word	0x3f66c16c
 8007f00:	5555553e 	.word	0x5555553e
 8007f04:	3fc55555 	.word	0x3fc55555
 8007f08:	3fe00000 	.word	0x3fe00000
 8007f0c:	fff00000 	.word	0xfff00000
 8007f10:	3ff00000 	.word	0x3ff00000
 8007f14:	4090cbff 	.word	0x4090cbff
 8007f18:	3f6f3400 	.word	0x3f6f3400
 8007f1c:	652b82fe 	.word	0x652b82fe
 8007f20:	3c971547 	.word	0x3c971547

08007f24 <fabs>:
 8007f24:	ec51 0b10 	vmov	r0, r1, d0
 8007f28:	ee10 2a10 	vmov	r2, s0
 8007f2c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007f30:	ec43 2b10 	vmov	d0, r2, r3
 8007f34:	4770      	bx	lr
	...

08007f38 <__kernel_cosf>:
 8007f38:	ee10 3a10 	vmov	r3, s0
 8007f3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007f40:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8007f44:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f48:	da05      	bge.n	8007f56 <__kernel_cosf+0x1e>
 8007f4a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007f4e:	ee17 2a90 	vmov	r2, s15
 8007f52:	2a00      	cmp	r2, #0
 8007f54:	d03b      	beq.n	8007fce <__kernel_cosf+0x96>
 8007f56:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007f5a:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8007fd4 <__kernel_cosf+0x9c>
 8007f5e:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 8007fd8 <__kernel_cosf+0xa0>
 8007f62:	4a1e      	ldr	r2, [pc, #120]	; (8007fdc <__kernel_cosf+0xa4>)
 8007f64:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8007fe0 <__kernel_cosf+0xa8>
 8007f6e:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007f72:	ed9f 6a1c 	vldr	s12, [pc, #112]	; 8007fe4 <__kernel_cosf+0xac>
 8007f76:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007f7a:	eddf 7a1b 	vldr	s15, [pc, #108]	; 8007fe8 <__kernel_cosf+0xb0>
 8007f7e:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007f82:	ed9f 6a1a 	vldr	s12, [pc, #104]	; 8007fec <__kernel_cosf+0xb4>
 8007f86:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007f8a:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8007f8e:	ee26 6a07 	vmul.f32	s12, s12, s14
 8007f92:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007f96:	eee7 0a06 	vfma.f32	s1, s14, s12
 8007f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f9e:	dc04      	bgt.n	8007faa <__kernel_cosf+0x72>
 8007fa0:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007fa4:	ee36 0ae7 	vsub.f32	s0, s13, s15
 8007fa8:	4770      	bx	lr
 8007faa:	4a11      	ldr	r2, [pc, #68]	; (8007ff0 <__kernel_cosf+0xb8>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	bfda      	itte	le
 8007fb0:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8007fb4:	ee07 3a10 	vmovle	s14, r3
 8007fb8:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 8007fbc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007fc0:	ee36 0ac7 	vsub.f32	s0, s13, s14
 8007fc4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007fc8:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007fcc:	4770      	bx	lr
 8007fce:	eeb0 0a66 	vmov.f32	s0, s13
 8007fd2:	4770      	bx	lr
 8007fd4:	ad47d74e 	.word	0xad47d74e
 8007fd8:	310f74f6 	.word	0x310f74f6
 8007fdc:	3e999999 	.word	0x3e999999
 8007fe0:	b493f27c 	.word	0xb493f27c
 8007fe4:	37d00d01 	.word	0x37d00d01
 8007fe8:	bab60b61 	.word	0xbab60b61
 8007fec:	3d2aaaab 	.word	0x3d2aaaab
 8007ff0:	3f480000 	.word	0x3f480000

08007ff4 <__kernel_sinf>:
 8007ff4:	ee10 3a10 	vmov	r3, s0
 8007ff8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ffc:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8008000:	da04      	bge.n	800800c <__kernel_sinf+0x18>
 8008002:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008006:	ee17 3a90 	vmov	r3, s15
 800800a:	b35b      	cbz	r3, 8008064 <__kernel_sinf+0x70>
 800800c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008010:	eddf 7a15 	vldr	s15, [pc, #84]	; 8008068 <__kernel_sinf+0x74>
 8008014:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800806c <__kernel_sinf+0x78>
 8008018:	eea7 6a27 	vfma.f32	s12, s14, s15
 800801c:	eddf 7a14 	vldr	s15, [pc, #80]	; 8008070 <__kernel_sinf+0x7c>
 8008020:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008024:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8008074 <__kernel_sinf+0x80>
 8008028:	eea7 6a87 	vfma.f32	s12, s15, s14
 800802c:	eddf 7a12 	vldr	s15, [pc, #72]	; 8008078 <__kernel_sinf+0x84>
 8008030:	ee60 6a07 	vmul.f32	s13, s0, s14
 8008034:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008038:	b930      	cbnz	r0, 8008048 <__kernel_sinf+0x54>
 800803a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800807c <__kernel_sinf+0x88>
 800803e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008042:	eea6 0a26 	vfma.f32	s0, s12, s13
 8008046:	4770      	bx	lr
 8008048:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800804c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8008050:	eee0 7a86 	vfma.f32	s15, s1, s12
 8008054:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8008058:	eddf 7a09 	vldr	s15, [pc, #36]	; 8008080 <__kernel_sinf+0x8c>
 800805c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8008060:	ee30 0a60 	vsub.f32	s0, s0, s1
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop
 8008068:	2f2ec9d3 	.word	0x2f2ec9d3
 800806c:	b2d72f34 	.word	0xb2d72f34
 8008070:	3638ef1b 	.word	0x3638ef1b
 8008074:	b9500d01 	.word	0xb9500d01
 8008078:	3c088889 	.word	0x3c088889
 800807c:	be2aaaab 	.word	0xbe2aaaab
 8008080:	3e2aaaab 	.word	0x3e2aaaab

08008084 <__ieee754_rem_pio2f>:
 8008084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008086:	ee10 6a10 	vmov	r6, s0
 800808a:	4b86      	ldr	r3, [pc, #536]	; (80082a4 <__ieee754_rem_pio2f+0x220>)
 800808c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8008090:	429d      	cmp	r5, r3
 8008092:	b087      	sub	sp, #28
 8008094:	4604      	mov	r4, r0
 8008096:	dc05      	bgt.n	80080a4 <__ieee754_rem_pio2f+0x20>
 8008098:	2300      	movs	r3, #0
 800809a:	ed80 0a00 	vstr	s0, [r0]
 800809e:	6043      	str	r3, [r0, #4]
 80080a0:	2000      	movs	r0, #0
 80080a2:	e020      	b.n	80080e6 <__ieee754_rem_pio2f+0x62>
 80080a4:	4b80      	ldr	r3, [pc, #512]	; (80082a8 <__ieee754_rem_pio2f+0x224>)
 80080a6:	429d      	cmp	r5, r3
 80080a8:	dc38      	bgt.n	800811c <__ieee754_rem_pio2f+0x98>
 80080aa:	2e00      	cmp	r6, #0
 80080ac:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 80082ac <__ieee754_rem_pio2f+0x228>
 80080b0:	4b7f      	ldr	r3, [pc, #508]	; (80082b0 <__ieee754_rem_pio2f+0x22c>)
 80080b2:	f025 050f 	bic.w	r5, r5, #15
 80080b6:	dd18      	ble.n	80080ea <__ieee754_rem_pio2f+0x66>
 80080b8:	429d      	cmp	r5, r3
 80080ba:	ee70 7a47 	vsub.f32	s15, s0, s14
 80080be:	bf09      	itett	eq
 80080c0:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 80082b4 <__ieee754_rem_pio2f+0x230>
 80080c4:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 80082b8 <__ieee754_rem_pio2f+0x234>
 80080c8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80080cc:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 80082bc <__ieee754_rem_pio2f+0x238>
 80080d0:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80080d4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80080d8:	edc0 6a00 	vstr	s13, [r0]
 80080dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80080e0:	edc0 7a01 	vstr	s15, [r0, #4]
 80080e4:	2001      	movs	r0, #1
 80080e6:	b007      	add	sp, #28
 80080e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080ea:	429d      	cmp	r5, r3
 80080ec:	ee70 7a07 	vadd.f32	s15, s0, s14
 80080f0:	bf09      	itett	eq
 80080f2:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 80082b4 <__ieee754_rem_pio2f+0x230>
 80080f6:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 80082b8 <__ieee754_rem_pio2f+0x234>
 80080fa:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80080fe:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 80082bc <__ieee754_rem_pio2f+0x238>
 8008102:	ee77 6a87 	vadd.f32	s13, s15, s14
 8008106:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800810a:	edc0 6a00 	vstr	s13, [r0]
 800810e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008112:	edc0 7a01 	vstr	s15, [r0, #4]
 8008116:	f04f 30ff 	mov.w	r0, #4294967295
 800811a:	e7e4      	b.n	80080e6 <__ieee754_rem_pio2f+0x62>
 800811c:	4b68      	ldr	r3, [pc, #416]	; (80082c0 <__ieee754_rem_pio2f+0x23c>)
 800811e:	429d      	cmp	r5, r3
 8008120:	dc71      	bgt.n	8008206 <__ieee754_rem_pio2f+0x182>
 8008122:	f000 f8db 	bl	80082dc <fabsf>
 8008126:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80082c4 <__ieee754_rem_pio2f+0x240>
 800812a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800812e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8008132:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008136:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800813a:	ee17 0a90 	vmov	r0, s15
 800813e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80082ac <__ieee754_rem_pio2f+0x228>
 8008142:	eea7 0a67 	vfms.f32	s0, s14, s15
 8008146:	281f      	cmp	r0, #31
 8008148:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80082b8 <__ieee754_rem_pio2f+0x234>
 800814c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008150:	eeb1 6a47 	vneg.f32	s12, s14
 8008154:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008158:	ee16 2a90 	vmov	r2, s13
 800815c:	dc1c      	bgt.n	8008198 <__ieee754_rem_pio2f+0x114>
 800815e:	495a      	ldr	r1, [pc, #360]	; (80082c8 <__ieee754_rem_pio2f+0x244>)
 8008160:	1e47      	subs	r7, r0, #1
 8008162:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8008166:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800816a:	428b      	cmp	r3, r1
 800816c:	d014      	beq.n	8008198 <__ieee754_rem_pio2f+0x114>
 800816e:	6022      	str	r2, [r4, #0]
 8008170:	ed94 7a00 	vldr	s14, [r4]
 8008174:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008178:	2e00      	cmp	r6, #0
 800817a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800817e:	ed84 0a01 	vstr	s0, [r4, #4]
 8008182:	dab0      	bge.n	80080e6 <__ieee754_rem_pio2f+0x62>
 8008184:	eeb1 7a47 	vneg.f32	s14, s14
 8008188:	eeb1 0a40 	vneg.f32	s0, s0
 800818c:	ed84 7a00 	vstr	s14, [r4]
 8008190:	ed84 0a01 	vstr	s0, [r4, #4]
 8008194:	4240      	negs	r0, r0
 8008196:	e7a6      	b.n	80080e6 <__ieee754_rem_pio2f+0x62>
 8008198:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800819c:	ebc1 51d5 	rsb	r1, r1, r5, lsr #23
 80081a0:	2908      	cmp	r1, #8
 80081a2:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80081a6:	dde2      	ble.n	800816e <__ieee754_rem_pio2f+0xea>
 80081a8:	eddf 5a42 	vldr	s11, [pc, #264]	; 80082b4 <__ieee754_rem_pio2f+0x230>
 80081ac:	eef0 6a40 	vmov.f32	s13, s0
 80081b0:	eee6 6a25 	vfma.f32	s13, s12, s11
 80081b4:	ee70 7a66 	vsub.f32	s15, s0, s13
 80081b8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80081bc:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80082bc <__ieee754_rem_pio2f+0x238>
 80081c0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80081c4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80081c8:	ee15 2a90 	vmov	r2, s11
 80081cc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80081d0:	1a5b      	subs	r3, r3, r1
 80081d2:	2b19      	cmp	r3, #25
 80081d4:	dc04      	bgt.n	80081e0 <__ieee754_rem_pio2f+0x15c>
 80081d6:	edc4 5a00 	vstr	s11, [r4]
 80081da:	eeb0 0a66 	vmov.f32	s0, s13
 80081de:	e7c7      	b.n	8008170 <__ieee754_rem_pio2f+0xec>
 80081e0:	eddf 5a3a 	vldr	s11, [pc, #232]	; 80082cc <__ieee754_rem_pio2f+0x248>
 80081e4:	eeb0 0a66 	vmov.f32	s0, s13
 80081e8:	eea6 0a25 	vfma.f32	s0, s12, s11
 80081ec:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80081f0:	eddf 6a37 	vldr	s13, [pc, #220]	; 80082d0 <__ieee754_rem_pio2f+0x24c>
 80081f4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80081f8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80081fc:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008200:	ed84 7a00 	vstr	s14, [r4]
 8008204:	e7b4      	b.n	8008170 <__ieee754_rem_pio2f+0xec>
 8008206:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800820a:	db06      	blt.n	800821a <__ieee754_rem_pio2f+0x196>
 800820c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008210:	edc0 7a01 	vstr	s15, [r0, #4]
 8008214:	edc0 7a00 	vstr	s15, [r0]
 8008218:	e742      	b.n	80080a0 <__ieee754_rem_pio2f+0x1c>
 800821a:	15ea      	asrs	r2, r5, #23
 800821c:	3a86      	subs	r2, #134	; 0x86
 800821e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8008222:	ee07 3a90 	vmov	s15, r3
 8008226:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800822a:	eddf 6a2a 	vldr	s13, [pc, #168]	; 80082d4 <__ieee754_rem_pio2f+0x250>
 800822e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008232:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008236:	ed8d 7a03 	vstr	s14, [sp, #12]
 800823a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800823e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008242:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008246:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800824a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800824e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008252:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800825a:	edcd 7a05 	vstr	s15, [sp, #20]
 800825e:	d11e      	bne.n	800829e <__ieee754_rem_pio2f+0x21a>
 8008260:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8008264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008268:	bf14      	ite	ne
 800826a:	2302      	movne	r3, #2
 800826c:	2301      	moveq	r3, #1
 800826e:	491a      	ldr	r1, [pc, #104]	; (80082d8 <__ieee754_rem_pio2f+0x254>)
 8008270:	9101      	str	r1, [sp, #4]
 8008272:	2102      	movs	r1, #2
 8008274:	9100      	str	r1, [sp, #0]
 8008276:	a803      	add	r0, sp, #12
 8008278:	4621      	mov	r1, r4
 800827a:	f000 f9c1 	bl	8008600 <__kernel_rem_pio2f>
 800827e:	2e00      	cmp	r6, #0
 8008280:	f6bf af31 	bge.w	80080e6 <__ieee754_rem_pio2f+0x62>
 8008284:	edd4 7a00 	vldr	s15, [r4]
 8008288:	eef1 7a67 	vneg.f32	s15, s15
 800828c:	edc4 7a00 	vstr	s15, [r4]
 8008290:	edd4 7a01 	vldr	s15, [r4, #4]
 8008294:	eef1 7a67 	vneg.f32	s15, s15
 8008298:	edc4 7a01 	vstr	s15, [r4, #4]
 800829c:	e77a      	b.n	8008194 <__ieee754_rem_pio2f+0x110>
 800829e:	2303      	movs	r3, #3
 80082a0:	e7e5      	b.n	800826e <__ieee754_rem_pio2f+0x1ea>
 80082a2:	bf00      	nop
 80082a4:	3f490fd8 	.word	0x3f490fd8
 80082a8:	4016cbe3 	.word	0x4016cbe3
 80082ac:	3fc90f80 	.word	0x3fc90f80
 80082b0:	3fc90fd0 	.word	0x3fc90fd0
 80082b4:	37354400 	.word	0x37354400
 80082b8:	37354443 	.word	0x37354443
 80082bc:	2e85a308 	.word	0x2e85a308
 80082c0:	43490f80 	.word	0x43490f80
 80082c4:	3f22f984 	.word	0x3f22f984
 80082c8:	08008dc8 	.word	0x08008dc8
 80082cc:	2e85a300 	.word	0x2e85a300
 80082d0:	248d3132 	.word	0x248d3132
 80082d4:	43800000 	.word	0x43800000
 80082d8:	08008e48 	.word	0x08008e48

080082dc <fabsf>:
 80082dc:	ee10 3a10 	vmov	r3, s0
 80082e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80082e4:	ee00 3a10 	vmov	s0, r3
 80082e8:	4770      	bx	lr
 80082ea:	0000      	movs	r0, r0
 80082ec:	0000      	movs	r0, r0
	...

080082f0 <scalbn>:
 80082f0:	b570      	push	{r4, r5, r6, lr}
 80082f2:	ec55 4b10 	vmov	r4, r5, d0
 80082f6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80082fa:	4606      	mov	r6, r0
 80082fc:	462b      	mov	r3, r5
 80082fe:	b999      	cbnz	r1, 8008328 <scalbn+0x38>
 8008300:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008304:	4323      	orrs	r3, r4
 8008306:	d03f      	beq.n	8008388 <scalbn+0x98>
 8008308:	4b35      	ldr	r3, [pc, #212]	; (80083e0 <scalbn+0xf0>)
 800830a:	4629      	mov	r1, r5
 800830c:	ee10 0a10 	vmov	r0, s0
 8008310:	2200      	movs	r2, #0
 8008312:	f7f8 f991 	bl	8000638 <__aeabi_dmul>
 8008316:	4b33      	ldr	r3, [pc, #204]	; (80083e4 <scalbn+0xf4>)
 8008318:	429e      	cmp	r6, r3
 800831a:	4604      	mov	r4, r0
 800831c:	460d      	mov	r5, r1
 800831e:	da10      	bge.n	8008342 <scalbn+0x52>
 8008320:	a327      	add	r3, pc, #156	; (adr r3, 80083c0 <scalbn+0xd0>)
 8008322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008326:	e01f      	b.n	8008368 <scalbn+0x78>
 8008328:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800832c:	4291      	cmp	r1, r2
 800832e:	d10c      	bne.n	800834a <scalbn+0x5a>
 8008330:	ee10 2a10 	vmov	r2, s0
 8008334:	4620      	mov	r0, r4
 8008336:	4629      	mov	r1, r5
 8008338:	f7f7 ffc8 	bl	80002cc <__adddf3>
 800833c:	4604      	mov	r4, r0
 800833e:	460d      	mov	r5, r1
 8008340:	e022      	b.n	8008388 <scalbn+0x98>
 8008342:	460b      	mov	r3, r1
 8008344:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008348:	3936      	subs	r1, #54	; 0x36
 800834a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800834e:	4296      	cmp	r6, r2
 8008350:	dd0d      	ble.n	800836e <scalbn+0x7e>
 8008352:	2d00      	cmp	r5, #0
 8008354:	a11c      	add	r1, pc, #112	; (adr r1, 80083c8 <scalbn+0xd8>)
 8008356:	e9d1 0100 	ldrd	r0, r1, [r1]
 800835a:	da02      	bge.n	8008362 <scalbn+0x72>
 800835c:	a11c      	add	r1, pc, #112	; (adr r1, 80083d0 <scalbn+0xe0>)
 800835e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008362:	a319      	add	r3, pc, #100	; (adr r3, 80083c8 <scalbn+0xd8>)
 8008364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008368:	f7f8 f966 	bl	8000638 <__aeabi_dmul>
 800836c:	e7e6      	b.n	800833c <scalbn+0x4c>
 800836e:	1872      	adds	r2, r6, r1
 8008370:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008374:	428a      	cmp	r2, r1
 8008376:	dcec      	bgt.n	8008352 <scalbn+0x62>
 8008378:	2a00      	cmp	r2, #0
 800837a:	dd08      	ble.n	800838e <scalbn+0x9e>
 800837c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008380:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008384:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008388:	ec45 4b10 	vmov	d0, r4, r5
 800838c:	bd70      	pop	{r4, r5, r6, pc}
 800838e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008392:	da08      	bge.n	80083a6 <scalbn+0xb6>
 8008394:	2d00      	cmp	r5, #0
 8008396:	a10a      	add	r1, pc, #40	; (adr r1, 80083c0 <scalbn+0xd0>)
 8008398:	e9d1 0100 	ldrd	r0, r1, [r1]
 800839c:	dac0      	bge.n	8008320 <scalbn+0x30>
 800839e:	a10e      	add	r1, pc, #56	; (adr r1, 80083d8 <scalbn+0xe8>)
 80083a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083a4:	e7bc      	b.n	8008320 <scalbn+0x30>
 80083a6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80083aa:	3236      	adds	r2, #54	; 0x36
 80083ac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80083b0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80083b4:	4620      	mov	r0, r4
 80083b6:	4b0c      	ldr	r3, [pc, #48]	; (80083e8 <scalbn+0xf8>)
 80083b8:	2200      	movs	r2, #0
 80083ba:	e7d5      	b.n	8008368 <scalbn+0x78>
 80083bc:	f3af 8000 	nop.w
 80083c0:	c2f8f359 	.word	0xc2f8f359
 80083c4:	01a56e1f 	.word	0x01a56e1f
 80083c8:	8800759c 	.word	0x8800759c
 80083cc:	7e37e43c 	.word	0x7e37e43c
 80083d0:	8800759c 	.word	0x8800759c
 80083d4:	fe37e43c 	.word	0xfe37e43c
 80083d8:	c2f8f359 	.word	0xc2f8f359
 80083dc:	81a56e1f 	.word	0x81a56e1f
 80083e0:	43500000 	.word	0x43500000
 80083e4:	ffff3cb0 	.word	0xffff3cb0
 80083e8:	3c900000 	.word	0x3c900000

080083ec <with_errno>:
 80083ec:	b570      	push	{r4, r5, r6, lr}
 80083ee:	4604      	mov	r4, r0
 80083f0:	460d      	mov	r5, r1
 80083f2:	4616      	mov	r6, r2
 80083f4:	f7fe f84a 	bl	800648c <__errno>
 80083f8:	4629      	mov	r1, r5
 80083fa:	6006      	str	r6, [r0, #0]
 80083fc:	4620      	mov	r0, r4
 80083fe:	bd70      	pop	{r4, r5, r6, pc}

08008400 <xflow>:
 8008400:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008402:	4614      	mov	r4, r2
 8008404:	461d      	mov	r5, r3
 8008406:	b108      	cbz	r0, 800840c <xflow+0xc>
 8008408:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800840c:	e9cd 2300 	strd	r2, r3, [sp]
 8008410:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008414:	4620      	mov	r0, r4
 8008416:	4629      	mov	r1, r5
 8008418:	f7f8 f90e 	bl	8000638 <__aeabi_dmul>
 800841c:	2222      	movs	r2, #34	; 0x22
 800841e:	b003      	add	sp, #12
 8008420:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008424:	f7ff bfe2 	b.w	80083ec <with_errno>

08008428 <__math_uflow>:
 8008428:	b508      	push	{r3, lr}
 800842a:	2200      	movs	r2, #0
 800842c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008430:	f7ff ffe6 	bl	8008400 <xflow>
 8008434:	ec41 0b10 	vmov	d0, r0, r1
 8008438:	bd08      	pop	{r3, pc}

0800843a <__math_oflow>:
 800843a:	b508      	push	{r3, lr}
 800843c:	2200      	movs	r2, #0
 800843e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8008442:	f7ff ffdd 	bl	8008400 <xflow>
 8008446:	ec41 0b10 	vmov	d0, r0, r1
 800844a:	bd08      	pop	{r3, pc}

0800844c <__ieee754_sqrt>:
 800844c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008450:	ec55 4b10 	vmov	r4, r5, d0
 8008454:	4e67      	ldr	r6, [pc, #412]	; (80085f4 <__ieee754_sqrt+0x1a8>)
 8008456:	43ae      	bics	r6, r5
 8008458:	ee10 0a10 	vmov	r0, s0
 800845c:	ee10 2a10 	vmov	r2, s0
 8008460:	4629      	mov	r1, r5
 8008462:	462b      	mov	r3, r5
 8008464:	d10d      	bne.n	8008482 <__ieee754_sqrt+0x36>
 8008466:	f7f8 f8e7 	bl	8000638 <__aeabi_dmul>
 800846a:	4602      	mov	r2, r0
 800846c:	460b      	mov	r3, r1
 800846e:	4620      	mov	r0, r4
 8008470:	4629      	mov	r1, r5
 8008472:	f7f7 ff2b 	bl	80002cc <__adddf3>
 8008476:	4604      	mov	r4, r0
 8008478:	460d      	mov	r5, r1
 800847a:	ec45 4b10 	vmov	d0, r4, r5
 800847e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008482:	2d00      	cmp	r5, #0
 8008484:	dc0b      	bgt.n	800849e <__ieee754_sqrt+0x52>
 8008486:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800848a:	4326      	orrs	r6, r4
 800848c:	d0f5      	beq.n	800847a <__ieee754_sqrt+0x2e>
 800848e:	b135      	cbz	r5, 800849e <__ieee754_sqrt+0x52>
 8008490:	f7f7 ff1a 	bl	80002c8 <__aeabi_dsub>
 8008494:	4602      	mov	r2, r0
 8008496:	460b      	mov	r3, r1
 8008498:	f7f8 f9f8 	bl	800088c <__aeabi_ddiv>
 800849c:	e7eb      	b.n	8008476 <__ieee754_sqrt+0x2a>
 800849e:	1509      	asrs	r1, r1, #20
 80084a0:	f000 808d 	beq.w	80085be <__ieee754_sqrt+0x172>
 80084a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084a8:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 80084ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084b0:	07c9      	lsls	r1, r1, #31
 80084b2:	bf5c      	itt	pl
 80084b4:	005b      	lslpl	r3, r3, #1
 80084b6:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 80084ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80084be:	bf58      	it	pl
 80084c0:	0052      	lslpl	r2, r2, #1
 80084c2:	2500      	movs	r5, #0
 80084c4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80084c8:	1076      	asrs	r6, r6, #1
 80084ca:	0052      	lsls	r2, r2, #1
 80084cc:	f04f 0e16 	mov.w	lr, #22
 80084d0:	46ac      	mov	ip, r5
 80084d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80084d6:	eb0c 0001 	add.w	r0, ip, r1
 80084da:	4298      	cmp	r0, r3
 80084dc:	bfde      	ittt	le
 80084de:	1a1b      	suble	r3, r3, r0
 80084e0:	eb00 0c01 	addle.w	ip, r0, r1
 80084e4:	186d      	addle	r5, r5, r1
 80084e6:	005b      	lsls	r3, r3, #1
 80084e8:	f1be 0e01 	subs.w	lr, lr, #1
 80084ec:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80084f0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80084f4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80084f8:	d1ed      	bne.n	80084d6 <__ieee754_sqrt+0x8a>
 80084fa:	4674      	mov	r4, lr
 80084fc:	2720      	movs	r7, #32
 80084fe:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008502:	4563      	cmp	r3, ip
 8008504:	eb01 000e 	add.w	r0, r1, lr
 8008508:	dc02      	bgt.n	8008510 <__ieee754_sqrt+0xc4>
 800850a:	d113      	bne.n	8008534 <__ieee754_sqrt+0xe8>
 800850c:	4290      	cmp	r0, r2
 800850e:	d811      	bhi.n	8008534 <__ieee754_sqrt+0xe8>
 8008510:	2800      	cmp	r0, #0
 8008512:	eb00 0e01 	add.w	lr, r0, r1
 8008516:	da57      	bge.n	80085c8 <__ieee754_sqrt+0x17c>
 8008518:	f1be 0f00 	cmp.w	lr, #0
 800851c:	db54      	blt.n	80085c8 <__ieee754_sqrt+0x17c>
 800851e:	f10c 0801 	add.w	r8, ip, #1
 8008522:	eba3 030c 	sub.w	r3, r3, ip
 8008526:	4290      	cmp	r0, r2
 8008528:	bf88      	it	hi
 800852a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800852e:	1a12      	subs	r2, r2, r0
 8008530:	440c      	add	r4, r1
 8008532:	46c4      	mov	ip, r8
 8008534:	005b      	lsls	r3, r3, #1
 8008536:	3f01      	subs	r7, #1
 8008538:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800853c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008540:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008544:	d1dd      	bne.n	8008502 <__ieee754_sqrt+0xb6>
 8008546:	4313      	orrs	r3, r2
 8008548:	d01b      	beq.n	8008582 <__ieee754_sqrt+0x136>
 800854a:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80085f8 <__ieee754_sqrt+0x1ac>
 800854e:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80085fc <__ieee754_sqrt+0x1b0>
 8008552:	e9da 0100 	ldrd	r0, r1, [sl]
 8008556:	e9db 2300 	ldrd	r2, r3, [fp]
 800855a:	f7f7 feb5 	bl	80002c8 <__aeabi_dsub>
 800855e:	e9da 8900 	ldrd	r8, r9, [sl]
 8008562:	4602      	mov	r2, r0
 8008564:	460b      	mov	r3, r1
 8008566:	4640      	mov	r0, r8
 8008568:	4649      	mov	r1, r9
 800856a:	f7f8 fae1 	bl	8000b30 <__aeabi_dcmple>
 800856e:	b140      	cbz	r0, 8008582 <__ieee754_sqrt+0x136>
 8008570:	f1b4 3fff 	cmp.w	r4, #4294967295
 8008574:	e9da 0100 	ldrd	r0, r1, [sl]
 8008578:	e9db 2300 	ldrd	r2, r3, [fp]
 800857c:	d126      	bne.n	80085cc <__ieee754_sqrt+0x180>
 800857e:	3501      	adds	r5, #1
 8008580:	463c      	mov	r4, r7
 8008582:	106a      	asrs	r2, r5, #1
 8008584:	0863      	lsrs	r3, r4, #1
 8008586:	07e9      	lsls	r1, r5, #31
 8008588:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800858c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8008590:	bf48      	it	mi
 8008592:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8008596:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800859a:	461c      	mov	r4, r3
 800859c:	e76d      	b.n	800847a <__ieee754_sqrt+0x2e>
 800859e:	0ad3      	lsrs	r3, r2, #11
 80085a0:	3815      	subs	r0, #21
 80085a2:	0552      	lsls	r2, r2, #21
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d0fa      	beq.n	800859e <__ieee754_sqrt+0x152>
 80085a8:	02dc      	lsls	r4, r3, #11
 80085aa:	d50a      	bpl.n	80085c2 <__ieee754_sqrt+0x176>
 80085ac:	f1c1 0420 	rsb	r4, r1, #32
 80085b0:	fa22 f404 	lsr.w	r4, r2, r4
 80085b4:	1e4d      	subs	r5, r1, #1
 80085b6:	408a      	lsls	r2, r1
 80085b8:	4323      	orrs	r3, r4
 80085ba:	1b41      	subs	r1, r0, r5
 80085bc:	e772      	b.n	80084a4 <__ieee754_sqrt+0x58>
 80085be:	4608      	mov	r0, r1
 80085c0:	e7f0      	b.n	80085a4 <__ieee754_sqrt+0x158>
 80085c2:	005b      	lsls	r3, r3, #1
 80085c4:	3101      	adds	r1, #1
 80085c6:	e7ef      	b.n	80085a8 <__ieee754_sqrt+0x15c>
 80085c8:	46e0      	mov	r8, ip
 80085ca:	e7aa      	b.n	8008522 <__ieee754_sqrt+0xd6>
 80085cc:	f7f7 fe7e 	bl	80002cc <__adddf3>
 80085d0:	e9da 8900 	ldrd	r8, r9, [sl]
 80085d4:	4602      	mov	r2, r0
 80085d6:	460b      	mov	r3, r1
 80085d8:	4640      	mov	r0, r8
 80085da:	4649      	mov	r1, r9
 80085dc:	f7f8 fa9e 	bl	8000b1c <__aeabi_dcmplt>
 80085e0:	b120      	cbz	r0, 80085ec <__ieee754_sqrt+0x1a0>
 80085e2:	1ca0      	adds	r0, r4, #2
 80085e4:	bf08      	it	eq
 80085e6:	3501      	addeq	r5, #1
 80085e8:	3402      	adds	r4, #2
 80085ea:	e7ca      	b.n	8008582 <__ieee754_sqrt+0x136>
 80085ec:	3401      	adds	r4, #1
 80085ee:	f024 0401 	bic.w	r4, r4, #1
 80085f2:	e7c6      	b.n	8008582 <__ieee754_sqrt+0x136>
 80085f4:	7ff00000 	.word	0x7ff00000
 80085f8:	200000c0 	.word	0x200000c0
 80085fc:	200000c8 	.word	0x200000c8

08008600 <__kernel_rem_pio2f>:
 8008600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008604:	ed2d 8b04 	vpush	{d8-d9}
 8008608:	b0d9      	sub	sp, #356	; 0x164
 800860a:	4688      	mov	r8, r1
 800860c:	9002      	str	r0, [sp, #8]
 800860e:	49b8      	ldr	r1, [pc, #736]	; (80088f0 <__kernel_rem_pio2f+0x2f0>)
 8008610:	9866      	ldr	r0, [sp, #408]	; 0x198
 8008612:	9301      	str	r3, [sp, #4]
 8008614:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8008618:	9901      	ldr	r1, [sp, #4]
 800861a:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800861c:	f101 3bff 	add.w	fp, r1, #4294967295
 8008620:	1d11      	adds	r1, r2, #4
 8008622:	db25      	blt.n	8008670 <__kernel_rem_pio2f+0x70>
 8008624:	1ed0      	subs	r0, r2, #3
 8008626:	bf48      	it	mi
 8008628:	1d10      	addmi	r0, r2, #4
 800862a:	10c0      	asrs	r0, r0, #3
 800862c:	1c45      	adds	r5, r0, #1
 800862e:	00e9      	lsls	r1, r5, #3
 8008630:	eba0 070b 	sub.w	r7, r0, fp
 8008634:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 8008900 <__kernel_rem_pio2f+0x300>
 8008638:	9103      	str	r1, [sp, #12]
 800863a:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800863e:	eb0a 0c0b 	add.w	ip, sl, fp
 8008642:	ae1c      	add	r6, sp, #112	; 0x70
 8008644:	eb03 0e87 	add.w	lr, r3, r7, lsl #2
 8008648:	2400      	movs	r4, #0
 800864a:	4564      	cmp	r4, ip
 800864c:	dd12      	ble.n	8008674 <__kernel_rem_pio2f+0x74>
 800864e:	9901      	ldr	r1, [sp, #4]
 8008650:	ac1c      	add	r4, sp, #112	; 0x70
 8008652:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8008656:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800865a:	f04f 0c00 	mov.w	ip, #0
 800865e:	45d4      	cmp	ip, sl
 8008660:	dc27      	bgt.n	80086b2 <__kernel_rem_pio2f+0xb2>
 8008662:	f8dd e008 	ldr.w	lr, [sp, #8]
 8008666:	eddf 7aa6 	vldr	s15, [pc, #664]	; 8008900 <__kernel_rem_pio2f+0x300>
 800866a:	4627      	mov	r7, r4
 800866c:	2600      	movs	r6, #0
 800866e:	e016      	b.n	800869e <__kernel_rem_pio2f+0x9e>
 8008670:	2000      	movs	r0, #0
 8008672:	e7db      	b.n	800862c <__kernel_rem_pio2f+0x2c>
 8008674:	42e7      	cmn	r7, r4
 8008676:	bf5d      	ittte	pl
 8008678:	f85e 1024 	ldrpl.w	r1, [lr, r4, lsl #2]
 800867c:	ee07 1a90 	vmovpl	s15, r1
 8008680:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8008684:	eef0 7a47 	vmovmi.f32	s15, s14
 8008688:	ece6 7a01 	vstmia	r6!, {s15}
 800868c:	3401      	adds	r4, #1
 800868e:	e7dc      	b.n	800864a <__kernel_rem_pio2f+0x4a>
 8008690:	ecfe 6a01 	vldmia	lr!, {s13}
 8008694:	ed97 7a00 	vldr	s14, [r7]
 8008698:	eee6 7a87 	vfma.f32	s15, s13, s14
 800869c:	3601      	adds	r6, #1
 800869e:	455e      	cmp	r6, fp
 80086a0:	f1a7 0704 	sub.w	r7, r7, #4
 80086a4:	ddf4      	ble.n	8008690 <__kernel_rem_pio2f+0x90>
 80086a6:	ece9 7a01 	vstmia	r9!, {s15}
 80086aa:	f10c 0c01 	add.w	ip, ip, #1
 80086ae:	3404      	adds	r4, #4
 80086b0:	e7d5      	b.n	800865e <__kernel_rem_pio2f+0x5e>
 80086b2:	a908      	add	r1, sp, #32
 80086b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086b8:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80086bc:	eddf 8a8f 	vldr	s17, [pc, #572]	; 80088fc <__kernel_rem_pio2f+0x2fc>
 80086c0:	ed9f 9a8d 	vldr	s18, [pc, #564]	; 80088f8 <__kernel_rem_pio2f+0x2f8>
 80086c4:	9105      	str	r1, [sp, #20]
 80086c6:	9304      	str	r3, [sp, #16]
 80086c8:	4656      	mov	r6, sl
 80086ca:	00b3      	lsls	r3, r6, #2
 80086cc:	9306      	str	r3, [sp, #24]
 80086ce:	ab58      	add	r3, sp, #352	; 0x160
 80086d0:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80086d4:	ac08      	add	r4, sp, #32
 80086d6:	ab44      	add	r3, sp, #272	; 0x110
 80086d8:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 80086dc:	46a4      	mov	ip, r4
 80086de:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80086e2:	4637      	mov	r7, r6
 80086e4:	2f00      	cmp	r7, #0
 80086e6:	f1a0 0004 	sub.w	r0, r0, #4
 80086ea:	dc4a      	bgt.n	8008782 <__kernel_rem_pio2f+0x182>
 80086ec:	4628      	mov	r0, r5
 80086ee:	9207      	str	r2, [sp, #28]
 80086f0:	f000 f9f8 	bl	8008ae4 <scalbnf>
 80086f4:	eeb0 8a40 	vmov.f32	s16, s0
 80086f8:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80086fc:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008700:	f000 fa56 	bl	8008bb0 <floorf>
 8008704:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8008708:	eea0 8a67 	vfms.f32	s16, s0, s15
 800870c:	2d00      	cmp	r5, #0
 800870e:	9a07      	ldr	r2, [sp, #28]
 8008710:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8008714:	ee17 9a90 	vmov	r9, s15
 8008718:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800871c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8008720:	dd41      	ble.n	80087a6 <__kernel_rem_pio2f+0x1a6>
 8008722:	f106 3cff 	add.w	ip, r6, #4294967295
 8008726:	ab08      	add	r3, sp, #32
 8008728:	f1c5 0e08 	rsb	lr, r5, #8
 800872c:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8008730:	fa47 f00e 	asr.w	r0, r7, lr
 8008734:	4481      	add	r9, r0
 8008736:	fa00 f00e 	lsl.w	r0, r0, lr
 800873a:	1a3f      	subs	r7, r7, r0
 800873c:	f1c5 0007 	rsb	r0, r5, #7
 8008740:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8008744:	4107      	asrs	r7, r0
 8008746:	2f00      	cmp	r7, #0
 8008748:	dd3c      	ble.n	80087c4 <__kernel_rem_pio2f+0x1c4>
 800874a:	f04f 0e00 	mov.w	lr, #0
 800874e:	f109 0901 	add.w	r9, r9, #1
 8008752:	4671      	mov	r1, lr
 8008754:	4576      	cmp	r6, lr
 8008756:	dc67      	bgt.n	8008828 <__kernel_rem_pio2f+0x228>
 8008758:	2d00      	cmp	r5, #0
 800875a:	dd03      	ble.n	8008764 <__kernel_rem_pio2f+0x164>
 800875c:	2d01      	cmp	r5, #1
 800875e:	d074      	beq.n	800884a <__kernel_rem_pio2f+0x24a>
 8008760:	2d02      	cmp	r5, #2
 8008762:	d07b      	beq.n	800885c <__kernel_rem_pio2f+0x25c>
 8008764:	2f02      	cmp	r7, #2
 8008766:	d12d      	bne.n	80087c4 <__kernel_rem_pio2f+0x1c4>
 8008768:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800876c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8008770:	b341      	cbz	r1, 80087c4 <__kernel_rem_pio2f+0x1c4>
 8008772:	4628      	mov	r0, r5
 8008774:	9207      	str	r2, [sp, #28]
 8008776:	f000 f9b5 	bl	8008ae4 <scalbnf>
 800877a:	9a07      	ldr	r2, [sp, #28]
 800877c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8008780:	e020      	b.n	80087c4 <__kernel_rem_pio2f+0x1c4>
 8008782:	ee60 7a28 	vmul.f32	s15, s0, s17
 8008786:	3f01      	subs	r7, #1
 8008788:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800878c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008790:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8008794:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008798:	ecac 0a01 	vstmia	ip!, {s0}
 800879c:	ed90 0a00 	vldr	s0, [r0]
 80087a0:	ee37 0a80 	vadd.f32	s0, s15, s0
 80087a4:	e79e      	b.n	80086e4 <__kernel_rem_pio2f+0xe4>
 80087a6:	d105      	bne.n	80087b4 <__kernel_rem_pio2f+0x1b4>
 80087a8:	1e70      	subs	r0, r6, #1
 80087aa:	ab08      	add	r3, sp, #32
 80087ac:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 80087b0:	11ff      	asrs	r7, r7, #7
 80087b2:	e7c8      	b.n	8008746 <__kernel_rem_pio2f+0x146>
 80087b4:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80087b8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80087bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087c0:	da30      	bge.n	8008824 <__kernel_rem_pio2f+0x224>
 80087c2:	2700      	movs	r7, #0
 80087c4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80087c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087cc:	f040 809a 	bne.w	8008904 <__kernel_rem_pio2f+0x304>
 80087d0:	1e74      	subs	r4, r6, #1
 80087d2:	46a4      	mov	ip, r4
 80087d4:	2100      	movs	r1, #0
 80087d6:	45d4      	cmp	ip, sl
 80087d8:	da47      	bge.n	800886a <__kernel_rem_pio2f+0x26a>
 80087da:	2900      	cmp	r1, #0
 80087dc:	d063      	beq.n	80088a6 <__kernel_rem_pio2f+0x2a6>
 80087de:	ab08      	add	r3, sp, #32
 80087e0:	3d08      	subs	r5, #8
 80087e2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d07f      	beq.n	80088ea <__kernel_rem_pio2f+0x2ea>
 80087ea:	4628      	mov	r0, r5
 80087ec:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80087f0:	f000 f978 	bl	8008ae4 <scalbnf>
 80087f4:	1c63      	adds	r3, r4, #1
 80087f6:	aa44      	add	r2, sp, #272	; 0x110
 80087f8:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80088fc <__kernel_rem_pio2f+0x2fc>
 80087fc:	0099      	lsls	r1, r3, #2
 80087fe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008802:	4623      	mov	r3, r4
 8008804:	2b00      	cmp	r3, #0
 8008806:	f280 80ad 	bge.w	8008964 <__kernel_rem_pio2f+0x364>
 800880a:	4623      	mov	r3, r4
 800880c:	2b00      	cmp	r3, #0
 800880e:	f2c0 80cb 	blt.w	80089a8 <__kernel_rem_pio2f+0x3a8>
 8008812:	aa44      	add	r2, sp, #272	; 0x110
 8008814:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8008818:	4e36      	ldr	r6, [pc, #216]	; (80088f4 <__kernel_rem_pio2f+0x2f4>)
 800881a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8008900 <__kernel_rem_pio2f+0x300>
 800881e:	2000      	movs	r0, #0
 8008820:	1ae2      	subs	r2, r4, r3
 8008822:	e0b6      	b.n	8008992 <__kernel_rem_pio2f+0x392>
 8008824:	2702      	movs	r7, #2
 8008826:	e790      	b.n	800874a <__kernel_rem_pio2f+0x14a>
 8008828:	6820      	ldr	r0, [r4, #0]
 800882a:	b949      	cbnz	r1, 8008840 <__kernel_rem_pio2f+0x240>
 800882c:	b118      	cbz	r0, 8008836 <__kernel_rem_pio2f+0x236>
 800882e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8008832:	6020      	str	r0, [r4, #0]
 8008834:	2001      	movs	r0, #1
 8008836:	f10e 0e01 	add.w	lr, lr, #1
 800883a:	3404      	adds	r4, #4
 800883c:	4601      	mov	r1, r0
 800883e:	e789      	b.n	8008754 <__kernel_rem_pio2f+0x154>
 8008840:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8008844:	6020      	str	r0, [r4, #0]
 8008846:	4608      	mov	r0, r1
 8008848:	e7f5      	b.n	8008836 <__kernel_rem_pio2f+0x236>
 800884a:	1e74      	subs	r4, r6, #1
 800884c:	ab08      	add	r3, sp, #32
 800884e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008852:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8008856:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800885a:	e783      	b.n	8008764 <__kernel_rem_pio2f+0x164>
 800885c:	1e74      	subs	r4, r6, #1
 800885e:	ab08      	add	r3, sp, #32
 8008860:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008864:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8008868:	e7f5      	b.n	8008856 <__kernel_rem_pio2f+0x256>
 800886a:	ab08      	add	r3, sp, #32
 800886c:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 8008870:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008874:	4301      	orrs	r1, r0
 8008876:	e7ae      	b.n	80087d6 <__kernel_rem_pio2f+0x1d6>
 8008878:	3001      	adds	r0, #1
 800887a:	f854 7d04 	ldr.w	r7, [r4, #-4]!
 800887e:	2f00      	cmp	r7, #0
 8008880:	d0fa      	beq.n	8008878 <__kernel_rem_pio2f+0x278>
 8008882:	9b06      	ldr	r3, [sp, #24]
 8008884:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8008888:	eb0d 0403 	add.w	r4, sp, r3
 800888c:	9b01      	ldr	r3, [sp, #4]
 800888e:	18f7      	adds	r7, r6, r3
 8008890:	ab1c      	add	r3, sp, #112	; 0x70
 8008892:	f106 0c01 	add.w	ip, r6, #1
 8008896:	3c4c      	subs	r4, #76	; 0x4c
 8008898:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800889c:	4430      	add	r0, r6
 800889e:	4560      	cmp	r0, ip
 80088a0:	da04      	bge.n	80088ac <__kernel_rem_pio2f+0x2ac>
 80088a2:	4606      	mov	r6, r0
 80088a4:	e711      	b.n	80086ca <__kernel_rem_pio2f+0xca>
 80088a6:	9c05      	ldr	r4, [sp, #20]
 80088a8:	2001      	movs	r0, #1
 80088aa:	e7e6      	b.n	800887a <__kernel_rem_pio2f+0x27a>
 80088ac:	9b04      	ldr	r3, [sp, #16]
 80088ae:	f8dd e008 	ldr.w	lr, [sp, #8]
 80088b2:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 80088b6:	9306      	str	r3, [sp, #24]
 80088b8:	ee07 3a90 	vmov	s15, r3
 80088bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80088c0:	2600      	movs	r6, #0
 80088c2:	ece7 7a01 	vstmia	r7!, {s15}
 80088c6:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8008900 <__kernel_rem_pio2f+0x300>
 80088ca:	46b9      	mov	r9, r7
 80088cc:	455e      	cmp	r6, fp
 80088ce:	dd04      	ble.n	80088da <__kernel_rem_pio2f+0x2da>
 80088d0:	ece4 7a01 	vstmia	r4!, {s15}
 80088d4:	f10c 0c01 	add.w	ip, ip, #1
 80088d8:	e7e1      	b.n	800889e <__kernel_rem_pio2f+0x29e>
 80088da:	ecfe 6a01 	vldmia	lr!, {s13}
 80088de:	ed39 7a01 	vldmdb	r9!, {s14}
 80088e2:	3601      	adds	r6, #1
 80088e4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80088e8:	e7f0      	b.n	80088cc <__kernel_rem_pio2f+0x2cc>
 80088ea:	3c01      	subs	r4, #1
 80088ec:	e777      	b.n	80087de <__kernel_rem_pio2f+0x1de>
 80088ee:	bf00      	nop
 80088f0:	0800918c 	.word	0x0800918c
 80088f4:	08009160 	.word	0x08009160
 80088f8:	43800000 	.word	0x43800000
 80088fc:	3b800000 	.word	0x3b800000
 8008900:	00000000 	.word	0x00000000
 8008904:	9b03      	ldr	r3, [sp, #12]
 8008906:	eeb0 0a48 	vmov.f32	s0, s16
 800890a:	1a98      	subs	r0, r3, r2
 800890c:	f000 f8ea 	bl	8008ae4 <scalbnf>
 8008910:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 80088f8 <__kernel_rem_pio2f+0x2f8>
 8008914:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800891c:	db19      	blt.n	8008952 <__kernel_rem_pio2f+0x352>
 800891e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 80088fc <__kernel_rem_pio2f+0x2fc>
 8008922:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008926:	aa08      	add	r2, sp, #32
 8008928:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800892c:	1c74      	adds	r4, r6, #1
 800892e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008932:	3508      	adds	r5, #8
 8008934:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008938:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800893c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008940:	ee10 3a10 	vmov	r3, s0
 8008944:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8008948:	ee17 3a90 	vmov	r3, s15
 800894c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008950:	e74b      	b.n	80087ea <__kernel_rem_pio2f+0x1ea>
 8008952:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008956:	aa08      	add	r2, sp, #32
 8008958:	ee10 3a10 	vmov	r3, s0
 800895c:	4634      	mov	r4, r6
 800895e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8008962:	e742      	b.n	80087ea <__kernel_rem_pio2f+0x1ea>
 8008964:	a808      	add	r0, sp, #32
 8008966:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800896a:	9001      	str	r0, [sp, #4]
 800896c:	ee07 0a90 	vmov	s15, r0
 8008970:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008974:	3b01      	subs	r3, #1
 8008976:	ee67 7a80 	vmul.f32	s15, s15, s0
 800897a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800897e:	ed62 7a01 	vstmdb	r2!, {s15}
 8008982:	e73f      	b.n	8008804 <__kernel_rem_pio2f+0x204>
 8008984:	ecf6 6a01 	vldmia	r6!, {s13}
 8008988:	ecb5 7a01 	vldmia	r5!, {s14}
 800898c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008990:	3001      	adds	r0, #1
 8008992:	4550      	cmp	r0, sl
 8008994:	dc01      	bgt.n	800899a <__kernel_rem_pio2f+0x39a>
 8008996:	4290      	cmp	r0, r2
 8008998:	ddf4      	ble.n	8008984 <__kernel_rem_pio2f+0x384>
 800899a:	a858      	add	r0, sp, #352	; 0x160
 800899c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80089a0:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 80089a4:	3b01      	subs	r3, #1
 80089a6:	e731      	b.n	800880c <__kernel_rem_pio2f+0x20c>
 80089a8:	9b66      	ldr	r3, [sp, #408]	; 0x198
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	dc09      	bgt.n	80089c2 <__kernel_rem_pio2f+0x3c2>
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	dc2b      	bgt.n	8008a0a <__kernel_rem_pio2f+0x40a>
 80089b2:	d044      	beq.n	8008a3e <__kernel_rem_pio2f+0x43e>
 80089b4:	f009 0007 	and.w	r0, r9, #7
 80089b8:	b059      	add	sp, #356	; 0x164
 80089ba:	ecbd 8b04 	vpop	{d8-d9}
 80089be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c2:	9b66      	ldr	r3, [sp, #408]	; 0x198
 80089c4:	2b03      	cmp	r3, #3
 80089c6:	d1f5      	bne.n	80089b4 <__kernel_rem_pio2f+0x3b4>
 80089c8:	aa30      	add	r2, sp, #192	; 0xc0
 80089ca:	1f0b      	subs	r3, r1, #4
 80089cc:	4413      	add	r3, r2
 80089ce:	461a      	mov	r2, r3
 80089d0:	4620      	mov	r0, r4
 80089d2:	2800      	cmp	r0, #0
 80089d4:	f1a2 0204 	sub.w	r2, r2, #4
 80089d8:	dc52      	bgt.n	8008a80 <__kernel_rem_pio2f+0x480>
 80089da:	4622      	mov	r2, r4
 80089dc:	2a01      	cmp	r2, #1
 80089de:	f1a3 0304 	sub.w	r3, r3, #4
 80089e2:	dc5d      	bgt.n	8008aa0 <__kernel_rem_pio2f+0x4a0>
 80089e4:	ab30      	add	r3, sp, #192	; 0xc0
 80089e6:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8008900 <__kernel_rem_pio2f+0x300>
 80089ea:	440b      	add	r3, r1
 80089ec:	2c01      	cmp	r4, #1
 80089ee:	dc67      	bgt.n	8008ac0 <__kernel_rem_pio2f+0x4c0>
 80089f0:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 80089f4:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 80089f8:	2f00      	cmp	r7, #0
 80089fa:	d167      	bne.n	8008acc <__kernel_rem_pio2f+0x4cc>
 80089fc:	edc8 6a00 	vstr	s13, [r8]
 8008a00:	ed88 7a01 	vstr	s14, [r8, #4]
 8008a04:	edc8 7a02 	vstr	s15, [r8, #8]
 8008a08:	e7d4      	b.n	80089b4 <__kernel_rem_pio2f+0x3b4>
 8008a0a:	ab30      	add	r3, sp, #192	; 0xc0
 8008a0c:	ed1f 7a44 	vldr	s14, [pc, #-272]	; 8008900 <__kernel_rem_pio2f+0x300>
 8008a10:	440b      	add	r3, r1
 8008a12:	4622      	mov	r2, r4
 8008a14:	2a00      	cmp	r2, #0
 8008a16:	da24      	bge.n	8008a62 <__kernel_rem_pio2f+0x462>
 8008a18:	b34f      	cbz	r7, 8008a6e <__kernel_rem_pio2f+0x46e>
 8008a1a:	eef1 7a47 	vneg.f32	s15, s14
 8008a1e:	edc8 7a00 	vstr	s15, [r8]
 8008a22:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8008a26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008a2a:	aa31      	add	r2, sp, #196	; 0xc4
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	429c      	cmp	r4, r3
 8008a30:	da20      	bge.n	8008a74 <__kernel_rem_pio2f+0x474>
 8008a32:	b10f      	cbz	r7, 8008a38 <__kernel_rem_pio2f+0x438>
 8008a34:	eef1 7a67 	vneg.f32	s15, s15
 8008a38:	edc8 7a01 	vstr	s15, [r8, #4]
 8008a3c:	e7ba      	b.n	80089b4 <__kernel_rem_pio2f+0x3b4>
 8008a3e:	ab30      	add	r3, sp, #192	; 0xc0
 8008a40:	ed5f 7a51 	vldr	s15, [pc, #-324]	; 8008900 <__kernel_rem_pio2f+0x300>
 8008a44:	440b      	add	r3, r1
 8008a46:	2c00      	cmp	r4, #0
 8008a48:	da05      	bge.n	8008a56 <__kernel_rem_pio2f+0x456>
 8008a4a:	b10f      	cbz	r7, 8008a50 <__kernel_rem_pio2f+0x450>
 8008a4c:	eef1 7a67 	vneg.f32	s15, s15
 8008a50:	edc8 7a00 	vstr	s15, [r8]
 8008a54:	e7ae      	b.n	80089b4 <__kernel_rem_pio2f+0x3b4>
 8008a56:	ed33 7a01 	vldmdb	r3!, {s14}
 8008a5a:	3c01      	subs	r4, #1
 8008a5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008a60:	e7f1      	b.n	8008a46 <__kernel_rem_pio2f+0x446>
 8008a62:	ed73 7a01 	vldmdb	r3!, {s15}
 8008a66:	3a01      	subs	r2, #1
 8008a68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008a6c:	e7d2      	b.n	8008a14 <__kernel_rem_pio2f+0x414>
 8008a6e:	eef0 7a47 	vmov.f32	s15, s14
 8008a72:	e7d4      	b.n	8008a1e <__kernel_rem_pio2f+0x41e>
 8008a74:	ecb2 7a01 	vldmia	r2!, {s14}
 8008a78:	3301      	adds	r3, #1
 8008a7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008a7e:	e7d6      	b.n	8008a2e <__kernel_rem_pio2f+0x42e>
 8008a80:	edd2 7a00 	vldr	s15, [r2]
 8008a84:	edd2 6a01 	vldr	s13, [r2, #4]
 8008a88:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008a8c:	3801      	subs	r0, #1
 8008a8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008a92:	ed82 7a00 	vstr	s14, [r2]
 8008a96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a9a:	edc2 7a01 	vstr	s15, [r2, #4]
 8008a9e:	e798      	b.n	80089d2 <__kernel_rem_pio2f+0x3d2>
 8008aa0:	edd3 7a00 	vldr	s15, [r3]
 8008aa4:	edd3 6a01 	vldr	s13, [r3, #4]
 8008aa8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008aac:	3a01      	subs	r2, #1
 8008aae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008ab2:	ed83 7a00 	vstr	s14, [r3]
 8008ab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008aba:	edc3 7a01 	vstr	s15, [r3, #4]
 8008abe:	e78d      	b.n	80089dc <__kernel_rem_pio2f+0x3dc>
 8008ac0:	ed33 7a01 	vldmdb	r3!, {s14}
 8008ac4:	3c01      	subs	r4, #1
 8008ac6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008aca:	e78f      	b.n	80089ec <__kernel_rem_pio2f+0x3ec>
 8008acc:	eef1 6a66 	vneg.f32	s13, s13
 8008ad0:	eeb1 7a47 	vneg.f32	s14, s14
 8008ad4:	edc8 6a00 	vstr	s13, [r8]
 8008ad8:	ed88 7a01 	vstr	s14, [r8, #4]
 8008adc:	eef1 7a67 	vneg.f32	s15, s15
 8008ae0:	e790      	b.n	8008a04 <__kernel_rem_pio2f+0x404>
 8008ae2:	bf00      	nop

08008ae4 <scalbnf>:
 8008ae4:	ee10 3a10 	vmov	r3, s0
 8008ae8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8008aec:	d02b      	beq.n	8008b46 <scalbnf+0x62>
 8008aee:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008af2:	d302      	bcc.n	8008afa <scalbnf+0x16>
 8008af4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008af8:	4770      	bx	lr
 8008afa:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8008afe:	d123      	bne.n	8008b48 <scalbnf+0x64>
 8008b00:	4b24      	ldr	r3, [pc, #144]	; (8008b94 <scalbnf+0xb0>)
 8008b02:	eddf 7a25 	vldr	s15, [pc, #148]	; 8008b98 <scalbnf+0xb4>
 8008b06:	4298      	cmp	r0, r3
 8008b08:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008b0c:	db17      	blt.n	8008b3e <scalbnf+0x5a>
 8008b0e:	ee10 3a10 	vmov	r3, s0
 8008b12:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008b16:	3a19      	subs	r2, #25
 8008b18:	f24c 3150 	movw	r1, #50000	; 0xc350
 8008b1c:	4288      	cmp	r0, r1
 8008b1e:	dd15      	ble.n	8008b4c <scalbnf+0x68>
 8008b20:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8008b9c <scalbnf+0xb8>
 8008b24:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8008ba0 <scalbnf+0xbc>
 8008b28:	ee10 3a10 	vmov	r3, s0
 8008b2c:	eeb0 7a67 	vmov.f32	s14, s15
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	bfb8      	it	lt
 8008b34:	eef0 7a66 	vmovlt.f32	s15, s13
 8008b38:	ee27 0a87 	vmul.f32	s0, s15, s14
 8008b3c:	4770      	bx	lr
 8008b3e:	eddf 7a19 	vldr	s15, [pc, #100]	; 8008ba4 <scalbnf+0xc0>
 8008b42:	ee27 0a80 	vmul.f32	s0, s15, s0
 8008b46:	4770      	bx	lr
 8008b48:	0dd2      	lsrs	r2, r2, #23
 8008b4a:	e7e5      	b.n	8008b18 <scalbnf+0x34>
 8008b4c:	4410      	add	r0, r2
 8008b4e:	28fe      	cmp	r0, #254	; 0xfe
 8008b50:	dce6      	bgt.n	8008b20 <scalbnf+0x3c>
 8008b52:	2800      	cmp	r0, #0
 8008b54:	dd06      	ble.n	8008b64 <scalbnf+0x80>
 8008b56:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008b5a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8008b5e:	ee00 3a10 	vmov	s0, r3
 8008b62:	4770      	bx	lr
 8008b64:	f110 0f16 	cmn.w	r0, #22
 8008b68:	da09      	bge.n	8008b7e <scalbnf+0x9a>
 8008b6a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8008ba4 <scalbnf+0xc0>
 8008b6e:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8008ba8 <scalbnf+0xc4>
 8008b72:	ee10 3a10 	vmov	r3, s0
 8008b76:	eeb0 7a67 	vmov.f32	s14, s15
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	e7d9      	b.n	8008b32 <scalbnf+0x4e>
 8008b7e:	3019      	adds	r0, #25
 8008b80:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008b84:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8008b88:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8008bac <scalbnf+0xc8>
 8008b8c:	ee07 3a90 	vmov	s15, r3
 8008b90:	e7d7      	b.n	8008b42 <scalbnf+0x5e>
 8008b92:	bf00      	nop
 8008b94:	ffff3cb0 	.word	0xffff3cb0
 8008b98:	4c000000 	.word	0x4c000000
 8008b9c:	7149f2ca 	.word	0x7149f2ca
 8008ba0:	f149f2ca 	.word	0xf149f2ca
 8008ba4:	0da24260 	.word	0x0da24260
 8008ba8:	8da24260 	.word	0x8da24260
 8008bac:	33000000 	.word	0x33000000

08008bb0 <floorf>:
 8008bb0:	ee10 3a10 	vmov	r3, s0
 8008bb4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008bb8:	3a7f      	subs	r2, #127	; 0x7f
 8008bba:	2a16      	cmp	r2, #22
 8008bbc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008bc0:	dc2a      	bgt.n	8008c18 <floorf+0x68>
 8008bc2:	2a00      	cmp	r2, #0
 8008bc4:	da11      	bge.n	8008bea <floorf+0x3a>
 8008bc6:	eddf 7a18 	vldr	s15, [pc, #96]	; 8008c28 <floorf+0x78>
 8008bca:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008bce:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bd6:	dd05      	ble.n	8008be4 <floorf+0x34>
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	da23      	bge.n	8008c24 <floorf+0x74>
 8008bdc:	4a13      	ldr	r2, [pc, #76]	; (8008c2c <floorf+0x7c>)
 8008bde:	2900      	cmp	r1, #0
 8008be0:	bf18      	it	ne
 8008be2:	4613      	movne	r3, r2
 8008be4:	ee00 3a10 	vmov	s0, r3
 8008be8:	4770      	bx	lr
 8008bea:	4911      	ldr	r1, [pc, #68]	; (8008c30 <floorf+0x80>)
 8008bec:	4111      	asrs	r1, r2
 8008bee:	420b      	tst	r3, r1
 8008bf0:	d0fa      	beq.n	8008be8 <floorf+0x38>
 8008bf2:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8008c28 <floorf+0x78>
 8008bf6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008bfa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c02:	ddef      	ble.n	8008be4 <floorf+0x34>
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	bfbe      	ittt	lt
 8008c08:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8008c0c:	fa40 f202 	asrlt.w	r2, r0, r2
 8008c10:	189b      	addlt	r3, r3, r2
 8008c12:	ea23 0301 	bic.w	r3, r3, r1
 8008c16:	e7e5      	b.n	8008be4 <floorf+0x34>
 8008c18:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008c1c:	d3e4      	bcc.n	8008be8 <floorf+0x38>
 8008c1e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008c22:	4770      	bx	lr
 8008c24:	2300      	movs	r3, #0
 8008c26:	e7dd      	b.n	8008be4 <floorf+0x34>
 8008c28:	7149f2ca 	.word	0x7149f2ca
 8008c2c:	bf800000 	.word	0xbf800000
 8008c30:	007fffff 	.word	0x007fffff

08008c34 <_init>:
 8008c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c36:	bf00      	nop
 8008c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c3a:	bc08      	pop	{r3}
 8008c3c:	469e      	mov	lr, r3
 8008c3e:	4770      	bx	lr

08008c40 <_fini>:
 8008c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c42:	bf00      	nop
 8008c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c46:	bc08      	pop	{r3}
 8008c48:	469e      	mov	lr, r3
 8008c4a:	4770      	bx	lr
