// Seed: 2087861705
module module_0;
  assign {id_1} = id_1;
  tri1 id_2;
  wire id_3;
  assign id_2 = 1;
  always #1 begin : LABEL_0
    id_4(id_3);
  end
  tri0 id_5 = id_2;
  wire id_6;
  assign module_1.type_0 = 0;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0
);
  wire id_2 = id_2 - (1);
  reg  id_4;
  assign id_2 = 1'b0;
  tri1 id_5;
  for (id_6 = id_5; id_3 != 1; id_2 = id_2) begin : LABEL_0
    wire id_7;
    initial
      if (id_6 == 1) id_3 <= 1;
      else id_4 <= 1;
    wire id_8;
    wire id_9;
    wire id_10;
  end
  wire id_11;
  module_0 modCall_1 ();
endmodule
