<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue May 27 21:51:30 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     reg_siso_M
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.042ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             D_reg_i0  (from clk_c +)
   Destination:    FD1S3AX    D              D_reg_i0  (to clk_c +)

   Delay:                   4.133ns  (16.9% logic, 83.1% route), 3 logic levels.

 Constraint Details:

      4.133ns data_path D_reg_i0 to D_reg_i0 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.042ns

 Path Details: D_reg_i0 to D_reg_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              D_reg_i0 (from clk_c)
Route         2   e 1.258                                  D_reg[0]
LUT4        ---     0.166              A to Z              mux_3_i1_3_lut
Route         2   e 1.158                                  D_reg_3__N_5[0]
LUT4        ---     0.166              B to Z              D_reg_2__I_0_11_i1_3_lut
Route         1   e 1.020                                  D_reg_3__N_1[0]
                  --------
                    4.133  (16.9% logic, 83.1% route), 3 logic levels.


Passed:  The following path meets requirements by 1.042ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             D_reg_i0  (from clk_c +)
   Destination:    FD1S3AX    D              Q_10  (to clk_c +)

   Delay:                   4.133ns  (16.9% logic, 83.1% route), 3 logic levels.

 Constraint Details:

      4.133ns data_path D_reg_i0 to Q_10 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.042ns

 Path Details: D_reg_i0 to Q_10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              D_reg_i0 (from clk_c)
Route         2   e 1.258                                  D_reg[0]
LUT4        ---     0.166              A to Z              mux_3_i1_3_lut
Route         2   e 1.158                                  D_reg_3__N_5[0]
LUT4        ---     0.166              B to Z              D_reg_2__I_0_3_lut
Route         1   e 1.020                                  Q_N_9
                  --------
                    4.133  (16.9% logic, 83.1% route), 3 logic levels.


Passed:  The following path meets requirements by 1.042ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             D_reg_i1  (from clk_c +)
   Destination:    FD1S3AX    D              D_reg_i0  (to clk_c +)

   Delay:                   4.133ns  (16.9% logic, 83.1% route), 3 logic levels.

 Constraint Details:

      4.133ns data_path D_reg_i1 to D_reg_i0 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.042ns

 Path Details: D_reg_i1 to D_reg_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              D_reg_i1 (from clk_c)
Route         2   e 1.258                                  D_reg[1]
LUT4        ---     0.166              B to Z              mux_3_i1_3_lut
Route         2   e 1.158                                  D_reg_3__N_5[0]
LUT4        ---     0.166              B to Z              D_reg_2__I_0_11_i1_3_lut
Route         1   e 1.020                                  D_reg_3__N_1[0]
                  --------
                    4.133  (16.9% logic, 83.1% route), 3 logic levels.

Report: 3.958 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     3.958 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  10 paths, 11 nets, and 20 connections (55.6% coverage)


Peak memory: 77754368 bytes, TRCE: 73728 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
