# EMACS settings: -*-	tab-width: 2; indent-tabs-mode: t -*-
# vim: tabstop=2:shiftwidth=2:noexpandtab
# kate: tab-width 2; replace-tabs off; indent-width 2;
# 
# ==============================================================================
# Authors:				 	Patrick Lehmann
#										Martin Zabel
# 
# Netlist config:		This file stores all available netlists and it's settings.
# 
# Description:
# ------------------------------------
#		Some hints:
#		- each PoC namespace, subnamespace and netlist has a own section
#		- directory names are resolved recursively
##		- if no 'FilesFile' key is given in a testbench section,
##			the key is replaced by 'FilesFile' from section 'DEFAULT'
##			and than resolved.
##		- if no 'iSimTclScript' key is given in a testbench section,
##			the key is replaced by 'iSimTclScript' from section 'DEFAULT'
##			and than resolved.
#
# License:
# ==============================================================================
# PostCopy.Ruleright 2007-2016 Technische Universitaet Dresden - Germany
#											Chair for VLSI-Design, Diagnostics and Architecture
# 
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
# 
#		http://www.apache.org/licenses/LICENSE-2.0
# 
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# ==============================================================================
#
# Full netlist section example:
#		TODO: 
#
[NL.DEFAULT]
XSTNoConstraintsFile =	${PoC:XSTDir}/empty.xcf
XSTConstraintsFile =		${PoC:XSTDir}/default.xcf
XSTOptionsFile =				${PoC:XSTDir}/default.xst
XSTFilterFile =					${PoC:XSTDir}/default.filter
FileListFile =					${XSTDir}/${TopModule}.files

# empty task lists
PreCopy.Rule =
PreCopy.File =
PostCopy.Rule =
PostCopy.File =
PostReplace.Rule =
PostReplace.File =

XSTOption.UseNewParser = YES
XSTOption.InputFormat = mixed
XSTOption.OutputFormat = NGC
XSTOption.OptimizationMode = Speed
XSTOption.OptimizationLevel = 2
XSTOption.PowerReduction = NO
XSTOption.IgnoreSynthesisConstraintsFile = NO
XSTOption.KeepHierarchy = Soft
XSTOption.NetListHierarchy = As_Optimized
XSTOption.GenerateRTLView = NO
XSTOption.Globaloptimization = AllClockNets
XSTOption.ReadCores = YES
XSTOption.WriteTimingConstraints = NO
XSTOption.CrossClockAnalysis = YES
XSTOption.HierarchySeparator = /
XSTOption.BusDelimiter = <>
XSTOption.Case = Maintain
XSTOption.SliceUtilizationRatio = 100
XSTOption.BRAMUtilizationRatio = 100
XSTOption.DSPUtilizationRatio = 100
XSTOption.LUTCombining = Auto
XSTOption.ReduceControlSets = Auto
XSTOption.Verilog2001 = YES
XSTOption.FSMExtract = YES
XSTOption.FSMEncoding = Auto
XSTOption.FSMSafeImplementation = NO
XSTOption.FSMStyle = LUT
XSTOption.RAMExtract = YES
XSTOption.RAMStyle = Auto
XSTOption.ROMExtract = YES
XSTOption.ROMStyle = Auto
XSTOption.MUXExtract = YES
XSTOption.MUXStyle = Auto
XSTOption.DecoderExtract = YES
XSTOption.PriorityExtract = YES
XSTOption.ShRegExtract = YES
XSTOption.ShiftExtract = YES
XSTOption.XorCollapse = YES
XSTOption.AutoBRAMPacking = NO
XSTOption.ResourceSharing = YES
XSTOption.ASyncToSync = NO
XSTOption.UseDSP48 = Auto
XSTOption.IOBuf = NO
XSTOption.MaxFanOut = 100000
XSTOption.BufG = 32
XSTOption.RegisterDuplication = YES
XSTOption.RegisterBalancing = NO
XSTOption.SlicePacking = YES
XSTOption.OptimizePrimitives = NO
XSTOption.UseClockEnable = Auto
XSTOption.UseSyncSet = Auto
XSTOption.UseSyncReset = Auto
XSTOption.PackIORegistersIntoIOBs = Auto
XSTOption.EquivalentRegisterRemoval = YES
XSTOption.SliceUtilizationRatioMaxMargin = 5

[SPECIAL]
Device =				ERROR
DeviceSeries =	ERROR
OutputDir =			ERROR

# [PoC]
# ==============================================================================

# PoC.arith
# ==============================================================================
[PoC.arith.counter_bcd]
SrcDir =							${PoC.arith:SrcDir}
XSTDir =							${PoC.arith:XSTDir}
Type =								XilinxSynthesis
TopModule =						arith_counter_bcd
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
#XSTConstraintsFile =	${XSTDir}/${TopModule}.xcf
XSTOption.Generics =	DIGITS=9

[PoC.arith.shifter_barrel]
SrcDir =							${PoC.arith:SrcDir}
XSTDir =							${PoC.arith:XSTDir}
Type =								XilinxSynthesis
TopModule =						arith_shifter_barrel
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
#XSTConstraintsFile =	${XSTDir}/${TopModule}.xcf
XSTOption.Generics =	BITS=32

# PoC.io
# ==============================================================================
[PoC.io.FanControl]
SrcDir =							${PoC.io:SrcDir}
XSTDir =							${PoC.io:XSTDir}
Type =								XilinxSynthesis
TopModule =						io_FanControl
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
XSTOption.Generics =	CLOCK_FREQ=100MHz ADD_INPUT_SYNCHRONIZERS=TRUE ENABLE_TACHO=FALSE

# PoC.io.ddrio
# ------------------------------------------------------------------------------
[PoC.io.ddrio.inout]
SrcDir =							${PoC.io.ddrio:SrcDir}
XSTDir =							${PoC.io.ddrio:XSTDir}
Type =								XilinxSynthesis
TopModule =						ddrio_inout
XSTConstraintsFile =	${PoC.io.ddrio:XSTDir}/ddrio_inout.xcf
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
XSTOption.Generics =	BITS=2

# PoC.io.iic
# ------------------------------------------------------------------------------

# PoC.io.lcd
# ------------------------------------------------------------------------------
[PoC.io.lcd.ChipScopeVIO]
SrcDir =							${PoC.io.lcd:SrcDir}
RelDir =							${PoC.io.lcd:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					lcd_ChipScopeVIO
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

# PoC.io.mdio
# ------------------------------------------------------------------------------

# PoC.io.ps2
# ------------------------------------------------------------------------------

# PoC.io.ow
# ------------------------------------------------------------------------------

# PoC.io.uart
# ------------------------------------------------------------------------------
[PoC.io.uart.fifo]
SrcDir =							${PoC.io.uart:SrcDir}
XSTDir =							${PoC.io.uart:XSTDir}
Type =								XilinxSynthesis
TopModule =						uart_fifo
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
XSTOption.Generics =	CLOCK_FREQ=100MHz BAUDRATE=115200Bd

# PoC.mem
# ==============================================================================

# PoC.mem.ocram
# ------------------------------------------------------------------------------
[PoC.mem.ocram.esdp]
SrcDir =							${PoC.mem.ocram:SrcDir}
XSTDir =							${PoC.mem.ocram:XSTDir}
Type =								XilinxSynthesis
TopModule =						ocram_esdp
#XSTConstraintsFile =	${XSTDir}/${TopModule}.xcf
XSTOption.Generics =	a_bits=8 d_bits=16

[PoC.mem.ocram.sdp]
SrcDir =							${PoC.mem.ocram:SrcDir}
XSTDir =							${PoC.mem.ocram:XSTDir}
Type =								XilinxSynthesis
TopModule =						ocram_sdp
#XSTConstraintsFile =	${XSTDir}/${TopModule}.xcf
XSTOption.Generics =	a_bits=8 d_bits=16

[PoC.mem.ocram.sp]
SrcDir =							${PoC.mem.ocram:SrcDir}
XSTDir =							${PoC.mem.ocram:XSTDir}
Type =								XilinxSynthesis
TopModule =						ocram_sp
#XSTConstraintsFile =	${XSTDir}/${TopModule}.xcf
XSTOption.Generics =	a_bits=8 d_bits=16

[PoC.mem.ocram.tdp]
SrcDir =							${PoC.mem.ocram:SrcDir}
XSTDir =							${PoC.mem.ocram:XSTDir}
Type =								XilinxSynthesis
TopModule =						ocram_tdp
FileListFile =				${XSTDir}/${TopModule}.files
#XSTConstraintsFile =	${XSTDir}/${TopModule}.xcf
XSTOption.UseNewParser = YES
XSTOption.Generics =	a_bits=8 d_bits=16

# PoC.misc
# ==============================================================================

# PoC.misc.gearbox
# ------------------------------------------------------------------------------
[PoC.misc.gearbox.down_cc]
SrcDir =							${PoC.misc.gearbox:SrcDir}
XSTDir =							${PoC.misc.gearbox:XSTDir}
Type =								XilinxSynthesis
TopModule =						gearbox_down_dc
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
XSTConstraintsFile =	${XSTNoConstraintsFile}
XSTOption.Generics =	INPUT_BITS=32 OUTPUT_BITS=8 ADD_INPUT_REGISTERS=TRUE ADD_OUTPUT_REGISTERS=TRUE

[PoC.misc.gearbox.down_dc]
SrcDir =							${PoC.misc.gearbox:SrcDir}
XSTDir =							${PoC.misc.gearbox:XSTDir}
Type =								XilinxSynthesis
TopModule =						gearbox_down_dc
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
XSTConstraintsFile =	${XSTNoConstraintsFile}
XSTOption.Generics =	INPUT_BITS=32 OUTPUT_BITS=8 ADD_INPUT_REGISTERS=TRUE ADD_OUTPUT_REGISTERS=TRUE

[PoC.misc.gearbox.up_cc]
SrcDir =							${PoC.misc.gearbox:SrcDir}
XSTDir =							${PoC.misc.gearbox:XSTDir}
Type =								XilinxSynthesis
TopModule =						gearbox_up_dc
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
XSTConstraintsFile =	${XSTNoConstraintsFile}
XSTOption.Generics =	INPUT_BITS=8 OUTPUT_BITS=32 ADD_INPUT_REGISTERS=TRUE

[PoC.misc.gearbox.up_dc]
SrcDir =							${PoC.misc.gearbox:SrcDir}
XSTDir =							${PoC.misc.gearbox:XSTDir}
Type =								XilinxSynthesis
TopModule =						gearbox_up_dc
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
XSTConstraintsFile =	${XSTNoConstraintsFile}
XSTOption.Generics =	INPUT_BITS=8 OUTPUT_BITS=32 ADD_INPUT_REGISTERS=TRUE

# PoC.net
# ==============================================================================
			 
# PoC.net.eth
# ------------------------------------------------------------------------------
[PoC.net.eth.GMII_SGMII_PCS_Virtex5]
SrcDir =							${PoC.net.eth:SrcDir}
RelDir =							${PoC.net.eth:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					eth_GMII_SGMII_PCS_Virtex5
CoreGeneratorFile =		${SrcDir}/Xilinx/Virtex5/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl

[PoC.net.eth.GMII_SGMII_PCS_Virtex6]
SrcDir =							${PoC.net.eth:SrcDir}
RelDir =							${PoC.net.eth:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					eth_GMII_SGMII_PCS_Virtex6
CoreGeneratorFile =		${SrcDir}/Xilinx/Virtex6/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 
[PoC.net.eth.GMII_SGMII_PCS_Series7]
SrcDir =							${PoC.net.eth:SrcDir}
RelDir =							${PoC.net.eth:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					eth_GMII_SGMII_PCS_Series7
CoreGeneratorFile =		${SrcDir}/Xilinx/Series7/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl

[PoC.net.eth10g.PCS_PMA_Series7]
SrcDir =							${PoC.net.eth10g:SrcDir}
RelDir =							${PoC.net.eth10g:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					eth10g_PCS_PMA_Series7
CoreGeneratorFile =		${SrcDir}/Xilinx/Series7/${IPCoreName}.xco
PostCopy.Rule =		${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
					${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
					${SPECIAL:OutputDir}/${IPCoreName}/example_design/${IPCoreName}_block.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}_block.vhdl
					${SPECIAL:OutputDir}/${IPCoreName}/example_design/gtx/${IPCoreName}_gtwizard_10gbaser.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}_gtwizard_10gbaser.vhdl
					${SPECIAL:OutputDir}/${IPCoreName}/example_design/gtx/${IPCoreName}_gtwizard_10gbaser_gt.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}_gtwizard_10gbaser_gt.vhdl
PostReplace.Rule =	${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl :: "-- synthesis translate_off\n" -> ""
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl :: "end eth10g_PCS_PMA_Series7;\n" -> "end eth10g_PCS_PMA_Series7;\n\n-- synthesis translate_off"

# PoC.sata
# ==============================================================================
[PoC.sata.TransceiverMonitor_ILA]
SrcDir =							${PoC.sata:SrcDir}
RelDir =							${PoC.sata:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					sata_TransceiverMonitor_ILA
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.sata.TransceiverLayer_ILA]
SrcDir =							${PoC.sata:SrcDir}
RelDir =							${PoC.sata:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					sata_TransceiverLayer_ILA
CoreGeneratorFile =		${SrcDir}/chipscope/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf
			 
[PoC.sata.PhysicalLayer_ILA]
SrcDir =							${PoC.sata:SrcDir}
RelDir =							${PoC.sata:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					sata_PhysicalLayer_ILA
CoreGeneratorFile =		${SrcDir}/chipscope/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf
			 
[PoC.sata.LinkLayer_ILA]
SrcDir =							${PoC.sata:SrcDir}
RelDir =							${PoC.sata:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					sata_LinkLayer_ILA
CoreGeneratorFile =		${SrcDir}/chipscope/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf
			 
[PoC.sata.TransportLayer_ILA]
SrcDir =							${PoC.sata:SrcDir}
RelDir =							${PoC.sata:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					sata_TransportLayer_ILA
CoreGeneratorFile =		${SrcDir}/chipscope/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf
			 
[PoC.sata.StreamingLayer_ILA]
SrcDir =							${PoC.sata:SrcDir}
RelDir =							${PoC.sata:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					sata_StreamingLayer_ILA
CoreGeneratorFile =		${SrcDir}/chipscope/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.sata.StreamingStack]
SrcDir =							${PoC.sata:SrcDir}
XSTDir =							${PoC.sata:XSTDir}
Type =								XilinxSynthesis
TopModule =						sata_StreamingStack
XSTConstraintsFile =	${XSTNoConstraintsFile}
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
XSTOption.Generics =	DEBUG=FALSE ENABLE_CHIPSCOPE=FALSE ENABLE_DEBUGPORT=FALSE REFCLOCK_FREQ=150MHz INITIAL_SATA_GENERATION=2 ALLOW_SPEED_NEGOTIATION=FALSE LOGICAL_BLOCK_SIZE=8KiB
#PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${IPCoreName}.ngc

# PoC.sort
# ==============================================================================

# PoC.sort.sortnet
# ------------------------------------------------------------------------------
[PoC.sort.sortnet.OddEvenSort]
SrcDir =							${PoC.sort.sortnet:SrcDir}
XSTDir =							${PoC.sort.sortnet:XSTDir}
Type =								XilinxSynthesis
TopModule =						sortnet_OddEvenSort
#XSTConstraintsFile =	${XSTDir}/${TopModule}.xcf
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
XSTOption.Generics =	INPUTS=64 KEY_BITS=32 DATA_BITS=32 PIPELINE_STAGE_AFTER=3 ADD_OUTPUT_REGISTERS=TRUE

[PoC.sort.sortnet.BitonicSort]
SrcDir =							${PoC.sort.sortnet:SrcDir}
XSTDir =							${PoC.sort.sortnet:XSTDir}
Type =								XilinxSynthesis
TopModule =						sortnet_BitonicSort
#XSTConstraintsFile =	${XSTDir}/${TopModule}.xcf
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
XSTOption.Generics =	INPUTS=32 KEY_BITS=32 DATA_BITS=32 PIPELINE_STAGE_AFTER=2

# PoC.xil
# ==============================================================================
[PoC.xil.ChipScopeICON_1]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_1
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_2]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_2
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_3]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_3
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_4]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_4
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_5]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_5
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_6]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_6
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_7]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_7
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_8]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_8
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_9]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_9
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_10]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_10
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_11]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_11
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_12]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_12
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_13]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_13
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_14]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_14
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeICON_15]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeICON_15
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeILA_8x4k]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeILA_8x4k
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeILA_8x32k]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeILA_8x32k
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeILA_16x4k]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeILA_16x4k
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeILA_32x4k]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeILA_32x4k
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

[PoC.xil.ChipScopeVIO_8x8]
SrcDir =							${PoC.xil:SrcDir}
RelDir =							${PoC.xil:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					xil_ChipScopeVIO_8x8
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ngc
			 ${SPECIAL:OutputDir}/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhdl
			 ${SPECIAL:OutputDir}/${IPCoreName}.ncf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

# PoC.xil.mig
# ==============================================================================
# step 1: coregen
[PoC.xil.mig.Atlys_1x128.1]
PreCopy.Rule = ${SrcDir}/${IPCoreName}.prj -> ${SPECIAL:OutputDir}/${IPCoreName}/user_design/mig.prj
SrcDir =							${PoC.xil.mig:SrcDir}
RelDir =							${PoC.xil.mig:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					mig_Atlys_1x128
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
PostCopy.Rule = ${SPECIAL:OutputDir}/${IPCoreName}/user_design/rtl/iodrp_controller.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/iodrp_controller.vhd
		 	 ${SPECIAL:OutputDir}/${IPCoreName}/user_design/rtl/iodrp_mcb_controller.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/iodrp_mcb_controller.vhd
			 ${SPECIAL:OutputDir}/${IPCoreName}/user_design/rtl/mcb_raw_wrapper.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/mcb_raw_wrapper.vhd
			 ${SPECIAL:OutputDir}/${IPCoreName}/user_design/rtl/mcb_soft_calibration_top.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/mcb_soft_calibration_top.vhd
			 ${SPECIAL:OutputDir}/${IPCoreName}/user_design/rtl/mcb_soft_calibration.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/mcb_soft_calibration.vhd
			 ${SPECIAL:OutputDir}/${IPCoreName}/user_design/rtl/memc3_infrastructure.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/memc3_infrastructure.vhd
			 ${SPECIAL:OutputDir}/${IPCoreName}/user_design/rtl/memc3_wrapper.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/memc3_wrapper.vhd
			 ${SPECIAL:OutputDir}/${IPCoreName}/user_design/rtl/${IPCoreName}.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}_top.vhd
			 ${SPECIAL:OutputDir}/${IPCoreName}/user_design/par/${IPCoreName}.ucf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf
PostReplace.Rule =	${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}_top.vhd :m: "(entity ${IPCoreName} is\n\s*generic\s+?\()" -> "\1\n    C3_CLKOUT2_DIVIDE : integer := 6; -- fraction of 600 MHz clock => 6 means 100 MHz\n"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}_top.vhd :: "(constant C3_CLKOUT2_DIVIDE\s+: integer :=)\s\d+;" -> "-- C3_CLKOUT2_DIVIDE is now a generic"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}_top.vhd :: "(constant C3_CLKFBOUT_MULT\s+: integer :=)\s\d+;" -> "\1 6; -- for 100 MHz board clock"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/memc3_infrastructure.vhd :: "(rst0_sync_r\s+: std_logic.*?);" -> "\1 := (others => '1');"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/memc3_infrastructure.vhd :: "(powerup_pll_locked\s+: std_logic);" -> "\1 := '0';"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/memc3_infrastructure.vhd :: "(syn_clk0_powerup_pll_locked\s+: std_logic);" -> "\1 := '0';"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/memc3_infrastructure.vhd :: "  se_input_clk" -> "  -- Add option for no clock buffer\n  no_ibufg: if C_INPUT_CLK_TYPE = "NONE" generate sys_clk_ibufg <= sys_clk; end generate no_ibufg;\n\n  se_input_clk"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf :: "(NET.*?SYS_CLK3.*?;)" -> "#\1"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf :: "(TIMESPEC.*?SYS_CLK3.*?;)" -> "#\1"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf :: "NET\s+"c3_sys_.*?;" -> ""
#					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.vhd :: "(C3_INPUT_CLK_TYPE\s+: string :=)\s.*?;" -> "\1 "NONE";"

#" (close quotes for syntax highlighting)
# step 2: generate netlist
[PoC.xil.mig.Atlys_1x128.2]
SrcDir =							${PoC.xil.mig:SrcDir}
RelDir =							${PoC.xil.mig:RelDir}
XSTDir =							${PoC.xil.mig:XSTDir}
Type =								XilinxSynthesis
TopModule =						mig_Atlys_1x128
XSTConstraintsFile =	${XSTDir}/${TopModule}.xcf
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
# example for different clock and no clock buffer
#XSTOption.Generics =	C3_CLKOUT2_DIVIDE=8 C3_INPUT_CLK_TYPE="NONE"
PostCopy.Rule = ${SPECIAL:OutputDir}/${TopModule}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.ngc
		 	 ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}_top.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl
PostReplace.Rule = ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :d: "(architecture arc of ${TopModule} is).*(end  arc;)" -> "\1\nbegin\n\2"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :d: "generic.*port" -> "port"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "C3_NUM_DQ_PINS" -> "16"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "C3_MEM_ADDR_WIDTH" -> "13"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "C3_MEM_BANKADDR_WIDTH" -> "3"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "C3_P0_MASK_SIZE" -> "16"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "C3_P0_DATA_PORT_SIZE" -> "128"

# step 1: coregen
[PoC.xil.mig.KC705_MT8JTF12864HZ_1G6.1]
PreCopy.Rule = ${SrcDir}/${IPCoreName}.prj -> ${SPECIAL:OutputDir}/${IPCoreName}/mig.prj
SrcDir =							${PoC.xil.mig:SrcDir}
RelDir =							${PoC.xil.mig:RelDir}
Type =								XilinxCoreGenerator
IPCoreName =					mig_KC705_MT8JTF12864HZ_1G6
CoreGeneratorFile =		${SrcDir}/${IPCoreName}.xco
tempDir =							${SPECIAL:OutputDir}/${IPCoreName}
dstDir =							${PoC:NLDir}/${SPECIAL:Device}/${RelDir}
PostCopy.Rule =	${tempDir}/user_design/rtl/ecc/mig_7series_v1_9_ecc_buf.v -> ${dstDir}/mig_7series_v1_9_ecc_buf.v
				${tempDir}/user_design/rtl/ecc/mig_7series_v1_9_ecc_gen.v -> ${dstDir}/mig_7series_v1_9_ecc_gen.v
				${tempDir}/user_design/rtl/ecc/mig_7series_v1_9_ecc_merge_enc.v -> ${dstDir}/mig_7series_v1_9_ecc_merge_enc.v
				${tempDir}/user_design/rtl/ecc/mig_7series_v1_9_ecc_dec_fix.v -> ${dstDir}/mig_7series_v1_9_ecc_dec_fix.v
				${tempDir}/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v -> ${dstDir}/mig_7series_v1_9_tempmon.v
				${tempDir}/user_design/rtl/clocking/mig_7series_v1_9_clk_ibuf.v -> ${dstDir}/mig_7series_v1_9_clk_ibuf.v
				${tempDir}/user_design/rtl/clocking/mig_7series_v1_9_iodelay_ctrl.v -> ${dstDir}/mig_7series_v1_9_iodelay_ctrl.v
				${tempDir}/user_design/rtl/clocking/mig_7series_v1_9_infrastructure.v -> ${dstDir}/mig_7series_v1_9_infrastructure.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v -> ${dstDir}/mig_7series_v1_9_bank_queue.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_bank_compare.v -> ${dstDir}/mig_7series_v1_9_bank_compare.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_arb_select.v -> ${dstDir}/mig_7series_v1_9_arb_select.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_arb_mux.v -> ${dstDir}/mig_7series_v1_9_arb_mux.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_col_mach.v -> ${dstDir}/mig_7series_v1_9_col_mach.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_bank_common.v -> ${dstDir}/mig_7series_v1_9_bank_common.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_bank_state.v -> ${dstDir}/mig_7series_v1_9_bank_state.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_mc.v -> ${dstDir}/mig_7series_v1_9_mc.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v -> ${dstDir}/mig_7series_v1_9_bank_cntrl.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v -> ${dstDir}/mig_7series_v1_9_rank_cntrl.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v -> ${dstDir}/mig_7series_v1_9_bank_mach.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_rank_mach.v -> ${dstDir}/mig_7series_v1_9_rank_mach.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_arb_row_col.v -> ${dstDir}/mig_7series_v1_9_arb_row_col.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_rank_common.v -> ${dstDir}/mig_7series_v1_9_rank_common.v
				${tempDir}/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v -> ${dstDir}/mig_7series_v1_9_round_robin_arb.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_wrlvl.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_init.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal_hr.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_dqs_found_cal_hr.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy_wrapper.v -> ${dstDir}/mig_7series_v1_9_ddr_mc_phy_wrapper.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy.v -> ${dstDir}/mig_7series_v1_9_ddr_mc_phy.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_tempmon.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_tempmon.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_4lanes.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrcal.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_wrcal.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_calib_top.v -> ${dstDir}/mig_7series_v1_9_ddr_calib_top.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_if_post_fifo.v -> ${dstDir}/mig_7series_v1_9_ddr_if_post_fifo.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_rdlvl.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_dqs_found_cal.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v -> ${dstDir}/mig_7series_v1_9_ddr_prbs_gen.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl_off_delay.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_wrlvl_off_delay.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v -> ${dstDir}/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v -> ${dstDir}/mig_7series_v1_9_ddr_of_pre_fifo.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v -> ${dstDir}/mig_7series_v1_9_ddr_byte_lane.v
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_top.vhd -> ${dstDir}/mig_7series_v1_9_ddr_phy_top.vhd
				${tempDir}/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v -> ${dstDir}/mig_7series_v1_9_ddr_byte_group_io.v
				${tempDir}/user_design/rtl/ip_top/mig_7series_v1_9_mem_intfc.v -> ${dstDir}/mig_7series_v1_9_mem_intfc.v
				${tempDir}/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_std.v -> ${dstDir}/mig_7series_v1_9_memc_ui_top_std.v
				${tempDir}/user_design/rtl/ui/mig_7series_v1_9_ui_top.v -> ${dstDir}/mig_7series_v1_9_ui_top.v
				${tempDir}/user_design/rtl/ui/mig_7series_v1_9_ui_rd_data.v -> ${dstDir}/mig_7series_v1_9_ui_rd_data.v
				${tempDir}/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v -> ${dstDir}/mig_7series_v1_9_ui_wr_data.v
				${tempDir}/user_design/rtl/ui/mig_7series_v1_9_ui_cmd.v -> ${dstDir}/mig_7series_v1_9_ui_cmd.v
				${tempDir}/user_design/rtl/${IPCoreName}.vhd -> ${dstDir}/${IPCoreName}_top.vhd
			 ${SPECIAL:OutputDir}/${IPCoreName}/user_design/constraints/${IPCoreName}.ucf -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${IPCoreName}.ncf

# step 2: generate netlist
[PoC.xil.mig.KC705_MT8JTF12864HZ_1G6.2]
SrcDir =							${PoC.xil.mig:SrcDir}
RelDir =							${PoC.xil.mig:RelDir}
XSTDir =							${PoC.xil.mig:XSTDir}
Type =								XilinxSynthesis
TopModule =						mig_KC705_MT8JTF12864HZ_1G6
XSTConstraintsFile =	${XSTDir}/${TopModule}.xcf
XSTOptionsFile =			${PoC:XSTDir}/${SPECIAL:DeviceSeries}.xst
# set TEMP_MON_CONTROL="EXTERNAL" if the temperature is supplied by an external XADC instance
XSTOption.Generics =	TEMP_MON_CONTROL="INTERNAL"
PostCopy.Rule = ${SPECIAL:OutputDir}/${TopModule}.ngc -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.ngc
		 	 ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}_top.vhd -> ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl
PostReplace.Rule = ${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :d: "(architecture arch_mig.* of ${TopModule} is).*(end architecture arch_mig.*;)" -> "\1\nbegin\n\2"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :d: "generic.*port\s+\(" -> "port ("
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "DQ_WIDTH" -> "64"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "DQS_WIDTH" -> "8"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "ROW_WIDTH" -> "14"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "BANK_WIDTH" -> "3"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "CK_WIDTH" -> "1"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "CKE_WIDTH" -> "1"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "CS_WIDTH" -> "1"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "nCS_PER_RANK" -> "1"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "DM_WIDTH" -> "8"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "ODT_WIDTH" -> "1"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "ADDR_WIDTH" -> "28"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "nCK_PER_CLK" -> "4"
					${PoC:NLDir}/${SPECIAL:Device}/${RelDir}/${TopModule}.vhdl :: "PAYLOAD_WIDTH" -> "64"
