--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    1.408(R)|    2.436(R)|clk               |   0.000|
flashData<0> |   -0.260(R)|    3.776(R)|clk               |   0.000|
flashData<1> |   -0.368(R)|    3.863(R)|clk               |   0.000|
flashData<2> |   -0.488(R)|    3.960(R)|clk               |   0.000|
flashData<3> |   -0.121(R)|    3.666(R)|clk               |   0.000|
flashData<4> |    0.066(R)|    3.515(R)|clk               |   0.000|
flashData<5> |   -0.095(R)|    3.644(R)|clk               |   0.000|
flashData<6> |    0.018(R)|    3.554(R)|clk               |   0.000|
flashData<7> |    0.501(R)|    3.169(R)|clk               |   0.000|
flashData<8> |   -0.551(R)|    4.009(R)|clk               |   0.000|
flashData<9> |   -0.746(R)|    4.165(R)|clk               |   0.000|
flashData<10>|    0.484(R)|    3.181(R)|clk               |   0.000|
flashData<11>|    0.162(R)|    3.439(R)|clk               |   0.000|
flashData<12>|    0.218(R)|    3.392(R)|clk               |   0.000|
flashData<13>|    0.287(R)|    3.337(R)|clk               |   0.000|
flashData<14>|    0.292(R)|    3.336(R)|clk               |   0.000|
flashData<15>|    0.313(R)|    3.319(R)|clk               |   0.000|
ram1Data<0>  |   -1.001(R)|    4.354(R)|clk               |   0.000|
ram1Data<1>  |   -0.402(R)|    3.884(R)|clk               |   0.000|
ram1Data<2>  |    0.012(R)|    3.553(R)|clk               |   0.000|
ram1Data<3>  |   -0.260(R)|    3.771(R)|clk               |   0.000|
ram1Data<4>  |    0.103(R)|    3.479(R)|clk               |   0.000|
ram1Data<5>  |   -0.122(R)|    3.659(R)|clk               |   0.000|
ram1Data<6>  |   -0.490(R)|    3.950(R)|clk               |   0.000|
ram1Data<7>  |   -0.672(R)|    4.097(R)|clk               |   0.000|
ram2Data<0>  |   -0.924(R)|    4.459(R)|clk               |   0.000|
ram2Data<1>  |    0.000(R)|    3.742(R)|clk               |   0.000|
ram2Data<2>  |   -0.279(R)|    3.976(R)|clk               |   0.000|
ram2Data<3>  |    0.002(R)|    4.123(R)|clk               |   0.000|
ram2Data<4>  |   -0.811(R)|    4.482(R)|clk               |   0.000|
ram2Data<5>  |   -0.192(R)|    4.477(R)|clk               |   0.000|
ram2Data<6>  |    0.244(R)|    4.586(R)|clk               |   0.000|
ram2Data<7>  |   -0.470(R)|    4.517(R)|clk               |   0.000|
ram2Data<8>  |   -1.188(R)|    4.717(R)|clk               |   0.000|
ram2Data<9>  |   -0.901(R)|    4.663(R)|clk               |   0.000|
ram2Data<10> |   -0.808(R)|    4.406(R)|clk               |   0.000|
ram2Data<11> |   -1.152(R)|    4.690(R)|clk               |   0.000|
ram2Data<12> |   -1.142(R)|    4.496(R)|clk               |   0.000|
ram2Data<13> |   -1.415(R)|    4.791(R)|clk               |   0.000|
ram2Data<14> |   -0.538(R)|    4.241(R)|clk               |   0.000|
ram2Data<15> |   -1.516(R)|    4.780(R)|clk               |   0.000|
tbre         |    2.380(R)|    1.681(R)|clk               |   0.000|
tsre         |    1.410(R)|    2.736(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.167(R)|    3.294(R)|clk               |   0.000|
flashData<0> |   -1.835(R)|    4.634(R)|clk               |   0.000|
flashData<1> |   -1.943(R)|    4.721(R)|clk               |   0.000|
flashData<2> |   -2.063(R)|    4.818(R)|clk               |   0.000|
flashData<3> |   -1.696(R)|    4.524(R)|clk               |   0.000|
flashData<4> |   -1.509(R)|    4.373(R)|clk               |   0.000|
flashData<5> |   -1.670(R)|    4.502(R)|clk               |   0.000|
flashData<6> |   -1.557(R)|    4.412(R)|clk               |   0.000|
flashData<7> |   -1.074(R)|    4.027(R)|clk               |   0.000|
flashData<8> |   -2.126(R)|    4.867(R)|clk               |   0.000|
flashData<9> |   -2.321(R)|    5.023(R)|clk               |   0.000|
flashData<10>|   -1.091(R)|    4.039(R)|clk               |   0.000|
flashData<11>|   -1.413(R)|    4.297(R)|clk               |   0.000|
flashData<12>|   -1.357(R)|    4.250(R)|clk               |   0.000|
flashData<13>|   -1.288(R)|    4.195(R)|clk               |   0.000|
flashData<14>|   -1.283(R)|    4.194(R)|clk               |   0.000|
flashData<15>|   -1.262(R)|    4.177(R)|clk               |   0.000|
ram1Data<0>  |   -2.576(R)|    5.212(R)|clk               |   0.000|
ram1Data<1>  |   -1.977(R)|    4.742(R)|clk               |   0.000|
ram1Data<2>  |   -1.563(R)|    4.411(R)|clk               |   0.000|
ram1Data<3>  |   -1.835(R)|    4.629(R)|clk               |   0.000|
ram1Data<4>  |   -1.472(R)|    4.337(R)|clk               |   0.000|
ram1Data<5>  |   -1.697(R)|    4.517(R)|clk               |   0.000|
ram1Data<6>  |   -2.065(R)|    4.808(R)|clk               |   0.000|
ram1Data<7>  |   -2.247(R)|    4.955(R)|clk               |   0.000|
ram2Data<0>  |   -2.499(R)|    5.317(R)|clk               |   0.000|
ram2Data<1>  |   -1.575(R)|    4.600(R)|clk               |   0.000|
ram2Data<2>  |   -1.854(R)|    4.834(R)|clk               |   0.000|
ram2Data<3>  |   -1.573(R)|    4.981(R)|clk               |   0.000|
ram2Data<4>  |   -2.386(R)|    5.340(R)|clk               |   0.000|
ram2Data<5>  |   -1.767(R)|    5.335(R)|clk               |   0.000|
ram2Data<6>  |   -1.331(R)|    5.444(R)|clk               |   0.000|
ram2Data<7>  |   -2.045(R)|    5.375(R)|clk               |   0.000|
ram2Data<8>  |   -2.763(R)|    5.575(R)|clk               |   0.000|
ram2Data<9>  |   -2.476(R)|    5.521(R)|clk               |   0.000|
ram2Data<10> |   -2.383(R)|    5.264(R)|clk               |   0.000|
ram2Data<11> |   -2.727(R)|    5.548(R)|clk               |   0.000|
ram2Data<12> |   -2.717(R)|    5.354(R)|clk               |   0.000|
ram2Data<13> |   -2.990(R)|    5.649(R)|clk               |   0.000|
ram2Data<14> |   -2.113(R)|    5.099(R)|clk               |   0.000|
ram2Data<15> |   -3.091(R)|    5.638(R)|clk               |   0.000|
tbre         |    0.805(R)|    2.539(R)|clk               |   0.000|
tsre         |   -0.165(R)|    3.594(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.191(R)|    3.323(R)|clk               |   0.000|
flashData<0> |   -1.859(R)|    4.663(R)|clk               |   0.000|
flashData<1> |   -1.967(R)|    4.750(R)|clk               |   0.000|
flashData<2> |   -2.087(R)|    4.847(R)|clk               |   0.000|
flashData<3> |   -1.720(R)|    4.553(R)|clk               |   0.000|
flashData<4> |   -1.533(R)|    4.402(R)|clk               |   0.000|
flashData<5> |   -1.694(R)|    4.531(R)|clk               |   0.000|
flashData<6> |   -1.581(R)|    4.441(R)|clk               |   0.000|
flashData<7> |   -1.098(R)|    4.056(R)|clk               |   0.000|
flashData<8> |   -2.150(R)|    4.896(R)|clk               |   0.000|
flashData<9> |   -2.345(R)|    5.052(R)|clk               |   0.000|
flashData<10>|   -1.115(R)|    4.068(R)|clk               |   0.000|
flashData<11>|   -1.437(R)|    4.326(R)|clk               |   0.000|
flashData<12>|   -1.381(R)|    4.279(R)|clk               |   0.000|
flashData<13>|   -1.312(R)|    4.224(R)|clk               |   0.000|
flashData<14>|   -1.307(R)|    4.223(R)|clk               |   0.000|
flashData<15>|   -1.286(R)|    4.206(R)|clk               |   0.000|
ram1Data<0>  |   -2.600(R)|    5.241(R)|clk               |   0.000|
ram1Data<1>  |   -2.001(R)|    4.771(R)|clk               |   0.000|
ram1Data<2>  |   -1.587(R)|    4.440(R)|clk               |   0.000|
ram1Data<3>  |   -1.859(R)|    4.658(R)|clk               |   0.000|
ram1Data<4>  |   -1.496(R)|    4.366(R)|clk               |   0.000|
ram1Data<5>  |   -1.721(R)|    4.546(R)|clk               |   0.000|
ram1Data<6>  |   -2.089(R)|    4.837(R)|clk               |   0.000|
ram1Data<7>  |   -2.271(R)|    4.984(R)|clk               |   0.000|
ram2Data<0>  |   -2.523(R)|    5.346(R)|clk               |   0.000|
ram2Data<1>  |   -1.599(R)|    4.629(R)|clk               |   0.000|
ram2Data<2>  |   -1.878(R)|    4.863(R)|clk               |   0.000|
ram2Data<3>  |   -1.597(R)|    5.010(R)|clk               |   0.000|
ram2Data<4>  |   -2.410(R)|    5.369(R)|clk               |   0.000|
ram2Data<5>  |   -1.791(R)|    5.364(R)|clk               |   0.000|
ram2Data<6>  |   -1.355(R)|    5.473(R)|clk               |   0.000|
ram2Data<7>  |   -2.069(R)|    5.404(R)|clk               |   0.000|
ram2Data<8>  |   -2.787(R)|    5.604(R)|clk               |   0.000|
ram2Data<9>  |   -2.500(R)|    5.550(R)|clk               |   0.000|
ram2Data<10> |   -2.407(R)|    5.293(R)|clk               |   0.000|
ram2Data<11> |   -2.751(R)|    5.577(R)|clk               |   0.000|
ram2Data<12> |   -2.741(R)|    5.383(R)|clk               |   0.000|
ram2Data<13> |   -3.014(R)|    5.678(R)|clk               |   0.000|
ram2Data<14> |   -2.137(R)|    5.128(R)|clk               |   0.000|
ram2Data<15> |   -3.115(R)|    5.667(R)|clk               |   0.000|
tbre         |    0.781(R)|    2.568(R)|clk               |   0.000|
tsre         |   -0.189(R)|    3.623(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.488(R)|    3.694(R)|clk               |   0.000|
flashData<0> |   -2.156(R)|    5.034(R)|clk               |   0.000|
flashData<1> |   -2.264(R)|    5.121(R)|clk               |   0.000|
flashData<2> |   -2.384(R)|    5.218(R)|clk               |   0.000|
flashData<3> |   -2.017(R)|    4.924(R)|clk               |   0.000|
flashData<4> |   -1.830(R)|    4.773(R)|clk               |   0.000|
flashData<5> |   -1.991(R)|    4.902(R)|clk               |   0.000|
flashData<6> |   -1.878(R)|    4.812(R)|clk               |   0.000|
flashData<7> |   -1.395(R)|    4.427(R)|clk               |   0.000|
flashData<8> |   -2.447(R)|    5.267(R)|clk               |   0.000|
flashData<9> |   -2.642(R)|    5.423(R)|clk               |   0.000|
flashData<10>|   -1.412(R)|    4.439(R)|clk               |   0.000|
flashData<11>|   -1.734(R)|    4.697(R)|clk               |   0.000|
flashData<12>|   -1.678(R)|    4.650(R)|clk               |   0.000|
flashData<13>|   -1.609(R)|    4.595(R)|clk               |   0.000|
flashData<14>|   -1.604(R)|    4.594(R)|clk               |   0.000|
flashData<15>|   -1.583(R)|    4.577(R)|clk               |   0.000|
ram1Data<0>  |   -2.897(R)|    5.612(R)|clk               |   0.000|
ram1Data<1>  |   -2.298(R)|    5.142(R)|clk               |   0.000|
ram1Data<2>  |   -1.884(R)|    4.811(R)|clk               |   0.000|
ram1Data<3>  |   -2.156(R)|    5.029(R)|clk               |   0.000|
ram1Data<4>  |   -1.793(R)|    4.737(R)|clk               |   0.000|
ram1Data<5>  |   -2.018(R)|    4.917(R)|clk               |   0.000|
ram1Data<6>  |   -2.386(R)|    5.208(R)|clk               |   0.000|
ram1Data<7>  |   -2.568(R)|    5.355(R)|clk               |   0.000|
ram2Data<0>  |   -2.820(R)|    5.717(R)|clk               |   0.000|
ram2Data<1>  |   -1.896(R)|    5.000(R)|clk               |   0.000|
ram2Data<2>  |   -2.175(R)|    5.234(R)|clk               |   0.000|
ram2Data<3>  |   -1.894(R)|    5.381(R)|clk               |   0.000|
ram2Data<4>  |   -2.707(R)|    5.740(R)|clk               |   0.000|
ram2Data<5>  |   -2.088(R)|    5.735(R)|clk               |   0.000|
ram2Data<6>  |   -1.652(R)|    5.844(R)|clk               |   0.000|
ram2Data<7>  |   -2.366(R)|    5.775(R)|clk               |   0.000|
ram2Data<8>  |   -3.084(R)|    5.975(R)|clk               |   0.000|
ram2Data<9>  |   -2.797(R)|    5.921(R)|clk               |   0.000|
ram2Data<10> |   -2.704(R)|    5.664(R)|clk               |   0.000|
ram2Data<11> |   -3.048(R)|    5.948(R)|clk               |   0.000|
ram2Data<12> |   -3.038(R)|    5.754(R)|clk               |   0.000|
ram2Data<13> |   -3.311(R)|    6.049(R)|clk               |   0.000|
ram2Data<14> |   -2.434(R)|    5.499(R)|clk               |   0.000|
ram2Data<15> |   -3.412(R)|    6.038(R)|clk               |   0.000|
tbre         |    0.484(R)|    2.939(R)|clk               |   0.000|
tsre         |   -0.486(R)|    3.994(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.507(R)|clk               |   0.000|
digit1<1>    |   17.748(R)|clk               |   0.000|
digit1<2>    |   17.592(R)|clk               |   0.000|
digit1<3>    |   17.589(R)|clk               |   0.000|
digit1<4>    |   17.478(R)|clk               |   0.000|
digit1<5>    |   17.360(R)|clk               |   0.000|
digit1<6>    |   17.176(R)|clk               |   0.000|
digit2<0>    |   16.528(R)|clk               |   0.000|
digit2<1>    |   16.774(R)|clk               |   0.000|
digit2<2>    |   16.780(R)|clk               |   0.000|
digit2<3>    |   16.112(R)|clk               |   0.000|
digit2<4>    |   17.411(R)|clk               |   0.000|
digit2<5>    |   16.842(R)|clk               |   0.000|
digit2<6>    |   16.781(R)|clk               |   0.000|
flashAddr<1> |   13.777(R)|clk               |   0.000|
flashAddr<2> |   13.479(R)|clk               |   0.000|
flashAddr<3> |   13.808(R)|clk               |   0.000|
flashAddr<4> |   13.722(R)|clk               |   0.000|
flashAddr<5> |   13.449(R)|clk               |   0.000|
flashAddr<6> |   13.178(R)|clk               |   0.000|
flashAddr<7> |   13.681(R)|clk               |   0.000|
flashAddr<8> |   13.602(R)|clk               |   0.000|
flashAddr<9> |   12.864(R)|clk               |   0.000|
flashAddr<10>|   12.804(R)|clk               |   0.000|
flashAddr<11>|   12.897(R)|clk               |   0.000|
flashAddr<12>|   12.721(R)|clk               |   0.000|
flashAddr<13>|   13.333(R)|clk               |   0.000|
flashAddr<14>|   13.366(R)|clk               |   0.000|
flashAddr<15>|   13.434(R)|clk               |   0.000|
flashAddr<16>|   13.206(R)|clk               |   0.000|
flashCe      |   15.022(R)|clk               |   0.000|
flashData<0> |   13.959(R)|clk               |   0.000|
flashData<1> |   13.964(R)|clk               |   0.000|
flashData<2> |   13.657(R)|clk               |   0.000|
flashData<3> |   13.667(R)|clk               |   0.000|
flashData<4> |   14.487(R)|clk               |   0.000|
flashData<5> |   14.501(R)|clk               |   0.000|
flashData<6> |   14.227(R)|clk               |   0.000|
flashData<7> |   14.241(R)|clk               |   0.000|
flashData<8> |   13.968(R)|clk               |   0.000|
flashData<9> |   14.210(R)|clk               |   0.000|
flashData<10>|   14.746(R)|clk               |   0.000|
flashData<11>|   14.760(R)|clk               |   0.000|
flashData<12>|   15.019(R)|clk               |   0.000|
flashData<13>|   15.005(R)|clk               |   0.000|
flashData<14>|   15.278(R)|clk               |   0.000|
flashData<15>|   15.257(R)|clk               |   0.000|
flashOe      |   15.012(R)|clk               |   0.000|
flashWe      |   15.371(R)|clk               |   0.000|
led<9>       |   16.599(R)|clk               |   0.000|
led<10>      |   17.488(R)|clk               |   0.000|
led<11>      |   17.281(R)|clk               |   0.000|
led<12>      |   16.316(R)|clk               |   0.000|
led<13>      |   17.011(R)|clk               |   0.000|
led<14>      |   16.488(R)|clk               |   0.000|
led<15>      |   16.748(R)|clk               |   0.000|
ram1Data<0>  |   14.514(R)|clk               |   0.000|
ram1Data<1>  |   13.690(R)|clk               |   0.000|
ram1Data<2>  |   13.041(R)|clk               |   0.000|
ram1Data<3>  |   13.437(R)|clk               |   0.000|
ram1Data<4>  |   13.318(R)|clk               |   0.000|
ram1Data<5>  |   13.176(R)|clk               |   0.000|
ram1Data<6>  |   13.410(R)|clk               |   0.000|
ram1Data<7>  |   12.848(R)|clk               |   0.000|
ram2Addr<0>  |   14.178(R)|clk               |   0.000|
ram2Addr<1>  |   13.920(R)|clk               |   0.000|
ram2Addr<2>  |   14.151(R)|clk               |   0.000|
ram2Addr<3>  |   14.065(R)|clk               |   0.000|
ram2Addr<4>  |   14.420(R)|clk               |   0.000|
ram2Addr<5>  |   14.119(R)|clk               |   0.000|
ram2Addr<6>  |   14.552(R)|clk               |   0.000|
ram2Addr<7>  |   14.966(R)|clk               |   0.000|
ram2Addr<8>  |   14.324(R)|clk               |   0.000|
ram2Addr<9>  |   14.823(R)|clk               |   0.000|
ram2Addr<10> |   14.914(R)|clk               |   0.000|
ram2Addr<11> |   14.838(R)|clk               |   0.000|
ram2Addr<12> |   14.607(R)|clk               |   0.000|
ram2Addr<13> |   14.015(R)|clk               |   0.000|
ram2Addr<14> |   14.908(R)|clk               |   0.000|
ram2Addr<15> |   13.450(R)|clk               |   0.000|
ram2Data<0>  |   15.534(R)|clk               |   0.000|
ram2Data<1>  |   15.723(R)|clk               |   0.000|
ram2Data<2>  |   15.445(R)|clk               |   0.000|
ram2Data<3>  |   15.163(R)|clk               |   0.000|
ram2Data<4>  |   14.320(R)|clk               |   0.000|
ram2Data<5>  |   14.900(R)|clk               |   0.000|
ram2Data<6>  |   15.152(R)|clk               |   0.000|
ram2Data<7>  |   15.724(R)|clk               |   0.000|
ram2Data<8>  |   14.917(R)|clk               |   0.000|
ram2Data<9>  |   15.583(R)|clk               |   0.000|
ram2Data<10> |   14.595(R)|clk               |   0.000|
ram2Data<11> |   14.603(R)|clk               |   0.000|
ram2Data<12> |   14.923(R)|clk               |   0.000|
ram2Data<13> |   16.006(R)|clk               |   0.000|
ram2Data<14> |   14.309(R)|clk               |   0.000|
ram2Data<15> |   15.176(R)|clk               |   0.000|
ram2Oe       |   12.722(R)|clk               |   0.000|
ram2We       |   13.309(R)|clk               |   0.000|
rdn          |   15.632(R)|clk               |   0.000|
wrn          |   14.143(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.365(R)|clk               |   0.000|
digit1<1>    |   18.606(R)|clk               |   0.000|
digit1<2>    |   18.450(R)|clk               |   0.000|
digit1<3>    |   18.447(R)|clk               |   0.000|
digit1<4>    |   18.336(R)|clk               |   0.000|
digit1<5>    |   18.218(R)|clk               |   0.000|
digit1<6>    |   18.034(R)|clk               |   0.000|
digit2<0>    |   17.386(R)|clk               |   0.000|
digit2<1>    |   17.632(R)|clk               |   0.000|
digit2<2>    |   17.638(R)|clk               |   0.000|
digit2<3>    |   16.970(R)|clk               |   0.000|
digit2<4>    |   18.269(R)|clk               |   0.000|
digit2<5>    |   17.700(R)|clk               |   0.000|
digit2<6>    |   17.639(R)|clk               |   0.000|
flashAddr<1> |   14.635(R)|clk               |   0.000|
flashAddr<2> |   14.337(R)|clk               |   0.000|
flashAddr<3> |   14.666(R)|clk               |   0.000|
flashAddr<4> |   14.580(R)|clk               |   0.000|
flashAddr<5> |   14.307(R)|clk               |   0.000|
flashAddr<6> |   14.036(R)|clk               |   0.000|
flashAddr<7> |   14.539(R)|clk               |   0.000|
flashAddr<8> |   14.460(R)|clk               |   0.000|
flashAddr<9> |   13.722(R)|clk               |   0.000|
flashAddr<10>|   13.662(R)|clk               |   0.000|
flashAddr<11>|   13.755(R)|clk               |   0.000|
flashAddr<12>|   13.579(R)|clk               |   0.000|
flashAddr<13>|   14.191(R)|clk               |   0.000|
flashAddr<14>|   14.224(R)|clk               |   0.000|
flashAddr<15>|   14.292(R)|clk               |   0.000|
flashAddr<16>|   14.064(R)|clk               |   0.000|
flashCe      |   15.880(R)|clk               |   0.000|
flashData<0> |   14.817(R)|clk               |   0.000|
flashData<1> |   14.822(R)|clk               |   0.000|
flashData<2> |   14.515(R)|clk               |   0.000|
flashData<3> |   14.525(R)|clk               |   0.000|
flashData<4> |   15.345(R)|clk               |   0.000|
flashData<5> |   15.359(R)|clk               |   0.000|
flashData<6> |   15.085(R)|clk               |   0.000|
flashData<7> |   15.099(R)|clk               |   0.000|
flashData<8> |   14.826(R)|clk               |   0.000|
flashData<9> |   15.068(R)|clk               |   0.000|
flashData<10>|   15.604(R)|clk               |   0.000|
flashData<11>|   15.618(R)|clk               |   0.000|
flashData<12>|   15.877(R)|clk               |   0.000|
flashData<13>|   15.863(R)|clk               |   0.000|
flashData<14>|   16.136(R)|clk               |   0.000|
flashData<15>|   16.115(R)|clk               |   0.000|
flashOe      |   15.870(R)|clk               |   0.000|
flashWe      |   16.229(R)|clk               |   0.000|
led<9>       |   17.457(R)|clk               |   0.000|
led<10>      |   18.346(R)|clk               |   0.000|
led<11>      |   18.139(R)|clk               |   0.000|
led<12>      |   17.174(R)|clk               |   0.000|
led<13>      |   17.869(R)|clk               |   0.000|
led<14>      |   17.346(R)|clk               |   0.000|
led<15>      |   17.606(R)|clk               |   0.000|
ram1Data<0>  |   15.372(R)|clk               |   0.000|
ram1Data<1>  |   14.548(R)|clk               |   0.000|
ram1Data<2>  |   13.899(R)|clk               |   0.000|
ram1Data<3>  |   14.295(R)|clk               |   0.000|
ram1Data<4>  |   14.176(R)|clk               |   0.000|
ram1Data<5>  |   14.034(R)|clk               |   0.000|
ram1Data<6>  |   14.268(R)|clk               |   0.000|
ram1Data<7>  |   13.706(R)|clk               |   0.000|
ram2Addr<0>  |   15.036(R)|clk               |   0.000|
ram2Addr<1>  |   14.778(R)|clk               |   0.000|
ram2Addr<2>  |   15.009(R)|clk               |   0.000|
ram2Addr<3>  |   14.923(R)|clk               |   0.000|
ram2Addr<4>  |   15.278(R)|clk               |   0.000|
ram2Addr<5>  |   14.977(R)|clk               |   0.000|
ram2Addr<6>  |   15.410(R)|clk               |   0.000|
ram2Addr<7>  |   15.824(R)|clk               |   0.000|
ram2Addr<8>  |   15.182(R)|clk               |   0.000|
ram2Addr<9>  |   15.681(R)|clk               |   0.000|
ram2Addr<10> |   15.772(R)|clk               |   0.000|
ram2Addr<11> |   15.696(R)|clk               |   0.000|
ram2Addr<12> |   15.465(R)|clk               |   0.000|
ram2Addr<13> |   14.873(R)|clk               |   0.000|
ram2Addr<14> |   15.766(R)|clk               |   0.000|
ram2Addr<15> |   14.308(R)|clk               |   0.000|
ram2Data<0>  |   16.392(R)|clk               |   0.000|
ram2Data<1>  |   16.581(R)|clk               |   0.000|
ram2Data<2>  |   16.303(R)|clk               |   0.000|
ram2Data<3>  |   16.021(R)|clk               |   0.000|
ram2Data<4>  |   15.178(R)|clk               |   0.000|
ram2Data<5>  |   15.758(R)|clk               |   0.000|
ram2Data<6>  |   16.010(R)|clk               |   0.000|
ram2Data<7>  |   16.582(R)|clk               |   0.000|
ram2Data<8>  |   15.775(R)|clk               |   0.000|
ram2Data<9>  |   16.441(R)|clk               |   0.000|
ram2Data<10> |   15.453(R)|clk               |   0.000|
ram2Data<11> |   15.461(R)|clk               |   0.000|
ram2Data<12> |   15.781(R)|clk               |   0.000|
ram2Data<13> |   16.864(R)|clk               |   0.000|
ram2Data<14> |   15.167(R)|clk               |   0.000|
ram2Data<15> |   16.034(R)|clk               |   0.000|
ram2Oe       |   13.580(R)|clk               |   0.000|
ram2We       |   14.167(R)|clk               |   0.000|
rdn          |   16.490(R)|clk               |   0.000|
wrn          |   15.001(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.394(R)|clk               |   0.000|
digit1<1>    |   18.635(R)|clk               |   0.000|
digit1<2>    |   18.479(R)|clk               |   0.000|
digit1<3>    |   18.476(R)|clk               |   0.000|
digit1<4>    |   18.365(R)|clk               |   0.000|
digit1<5>    |   18.247(R)|clk               |   0.000|
digit1<6>    |   18.063(R)|clk               |   0.000|
digit2<0>    |   17.415(R)|clk               |   0.000|
digit2<1>    |   17.661(R)|clk               |   0.000|
digit2<2>    |   17.667(R)|clk               |   0.000|
digit2<3>    |   16.999(R)|clk               |   0.000|
digit2<4>    |   18.298(R)|clk               |   0.000|
digit2<5>    |   17.729(R)|clk               |   0.000|
digit2<6>    |   17.668(R)|clk               |   0.000|
flashAddr<1> |   14.664(R)|clk               |   0.000|
flashAddr<2> |   14.366(R)|clk               |   0.000|
flashAddr<3> |   14.695(R)|clk               |   0.000|
flashAddr<4> |   14.609(R)|clk               |   0.000|
flashAddr<5> |   14.336(R)|clk               |   0.000|
flashAddr<6> |   14.065(R)|clk               |   0.000|
flashAddr<7> |   14.568(R)|clk               |   0.000|
flashAddr<8> |   14.489(R)|clk               |   0.000|
flashAddr<9> |   13.751(R)|clk               |   0.000|
flashAddr<10>|   13.691(R)|clk               |   0.000|
flashAddr<11>|   13.784(R)|clk               |   0.000|
flashAddr<12>|   13.608(R)|clk               |   0.000|
flashAddr<13>|   14.220(R)|clk               |   0.000|
flashAddr<14>|   14.253(R)|clk               |   0.000|
flashAddr<15>|   14.321(R)|clk               |   0.000|
flashAddr<16>|   14.093(R)|clk               |   0.000|
flashCe      |   15.909(R)|clk               |   0.000|
flashData<0> |   14.846(R)|clk               |   0.000|
flashData<1> |   14.851(R)|clk               |   0.000|
flashData<2> |   14.544(R)|clk               |   0.000|
flashData<3> |   14.554(R)|clk               |   0.000|
flashData<4> |   15.374(R)|clk               |   0.000|
flashData<5> |   15.388(R)|clk               |   0.000|
flashData<6> |   15.114(R)|clk               |   0.000|
flashData<7> |   15.128(R)|clk               |   0.000|
flashData<8> |   14.855(R)|clk               |   0.000|
flashData<9> |   15.097(R)|clk               |   0.000|
flashData<10>|   15.633(R)|clk               |   0.000|
flashData<11>|   15.647(R)|clk               |   0.000|
flashData<12>|   15.906(R)|clk               |   0.000|
flashData<13>|   15.892(R)|clk               |   0.000|
flashData<14>|   16.165(R)|clk               |   0.000|
flashData<15>|   16.144(R)|clk               |   0.000|
flashOe      |   15.899(R)|clk               |   0.000|
flashWe      |   16.258(R)|clk               |   0.000|
led<9>       |   17.486(R)|clk               |   0.000|
led<10>      |   18.375(R)|clk               |   0.000|
led<11>      |   18.168(R)|clk               |   0.000|
led<12>      |   17.203(R)|clk               |   0.000|
led<13>      |   17.898(R)|clk               |   0.000|
led<14>      |   17.375(R)|clk               |   0.000|
led<15>      |   17.635(R)|clk               |   0.000|
ram1Data<0>  |   15.401(R)|clk               |   0.000|
ram1Data<1>  |   14.577(R)|clk               |   0.000|
ram1Data<2>  |   13.928(R)|clk               |   0.000|
ram1Data<3>  |   14.324(R)|clk               |   0.000|
ram1Data<4>  |   14.205(R)|clk               |   0.000|
ram1Data<5>  |   14.063(R)|clk               |   0.000|
ram1Data<6>  |   14.297(R)|clk               |   0.000|
ram1Data<7>  |   13.735(R)|clk               |   0.000|
ram2Addr<0>  |   15.065(R)|clk               |   0.000|
ram2Addr<1>  |   14.807(R)|clk               |   0.000|
ram2Addr<2>  |   15.038(R)|clk               |   0.000|
ram2Addr<3>  |   14.952(R)|clk               |   0.000|
ram2Addr<4>  |   15.307(R)|clk               |   0.000|
ram2Addr<5>  |   15.006(R)|clk               |   0.000|
ram2Addr<6>  |   15.439(R)|clk               |   0.000|
ram2Addr<7>  |   15.853(R)|clk               |   0.000|
ram2Addr<8>  |   15.211(R)|clk               |   0.000|
ram2Addr<9>  |   15.710(R)|clk               |   0.000|
ram2Addr<10> |   15.801(R)|clk               |   0.000|
ram2Addr<11> |   15.725(R)|clk               |   0.000|
ram2Addr<12> |   15.494(R)|clk               |   0.000|
ram2Addr<13> |   14.902(R)|clk               |   0.000|
ram2Addr<14> |   15.795(R)|clk               |   0.000|
ram2Addr<15> |   14.337(R)|clk               |   0.000|
ram2Data<0>  |   16.421(R)|clk               |   0.000|
ram2Data<1>  |   16.610(R)|clk               |   0.000|
ram2Data<2>  |   16.332(R)|clk               |   0.000|
ram2Data<3>  |   16.050(R)|clk               |   0.000|
ram2Data<4>  |   15.207(R)|clk               |   0.000|
ram2Data<5>  |   15.787(R)|clk               |   0.000|
ram2Data<6>  |   16.039(R)|clk               |   0.000|
ram2Data<7>  |   16.611(R)|clk               |   0.000|
ram2Data<8>  |   15.804(R)|clk               |   0.000|
ram2Data<9>  |   16.470(R)|clk               |   0.000|
ram2Data<10> |   15.482(R)|clk               |   0.000|
ram2Data<11> |   15.490(R)|clk               |   0.000|
ram2Data<12> |   15.810(R)|clk               |   0.000|
ram2Data<13> |   16.893(R)|clk               |   0.000|
ram2Data<14> |   15.196(R)|clk               |   0.000|
ram2Data<15> |   16.063(R)|clk               |   0.000|
ram2Oe       |   13.609(R)|clk               |   0.000|
ram2We       |   14.196(R)|clk               |   0.000|
rdn          |   16.519(R)|clk               |   0.000|
wrn          |   15.030(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.765(R)|clk               |   0.000|
digit1<1>    |   19.006(R)|clk               |   0.000|
digit1<2>    |   18.850(R)|clk               |   0.000|
digit1<3>    |   18.847(R)|clk               |   0.000|
digit1<4>    |   18.736(R)|clk               |   0.000|
digit1<5>    |   18.618(R)|clk               |   0.000|
digit1<6>    |   18.434(R)|clk               |   0.000|
digit2<0>    |   17.786(R)|clk               |   0.000|
digit2<1>    |   18.032(R)|clk               |   0.000|
digit2<2>    |   18.038(R)|clk               |   0.000|
digit2<3>    |   17.370(R)|clk               |   0.000|
digit2<4>    |   18.669(R)|clk               |   0.000|
digit2<5>    |   18.100(R)|clk               |   0.000|
digit2<6>    |   18.039(R)|clk               |   0.000|
flashAddr<1> |   15.035(R)|clk               |   0.000|
flashAddr<2> |   14.737(R)|clk               |   0.000|
flashAddr<3> |   15.066(R)|clk               |   0.000|
flashAddr<4> |   14.980(R)|clk               |   0.000|
flashAddr<5> |   14.707(R)|clk               |   0.000|
flashAddr<6> |   14.436(R)|clk               |   0.000|
flashAddr<7> |   14.939(R)|clk               |   0.000|
flashAddr<8> |   14.860(R)|clk               |   0.000|
flashAddr<9> |   14.122(R)|clk               |   0.000|
flashAddr<10>|   14.062(R)|clk               |   0.000|
flashAddr<11>|   14.155(R)|clk               |   0.000|
flashAddr<12>|   13.979(R)|clk               |   0.000|
flashAddr<13>|   14.591(R)|clk               |   0.000|
flashAddr<14>|   14.624(R)|clk               |   0.000|
flashAddr<15>|   14.692(R)|clk               |   0.000|
flashAddr<16>|   14.464(R)|clk               |   0.000|
flashCe      |   16.280(R)|clk               |   0.000|
flashData<0> |   15.217(R)|clk               |   0.000|
flashData<1> |   15.222(R)|clk               |   0.000|
flashData<2> |   14.915(R)|clk               |   0.000|
flashData<3> |   14.925(R)|clk               |   0.000|
flashData<4> |   15.745(R)|clk               |   0.000|
flashData<5> |   15.759(R)|clk               |   0.000|
flashData<6> |   15.485(R)|clk               |   0.000|
flashData<7> |   15.499(R)|clk               |   0.000|
flashData<8> |   15.226(R)|clk               |   0.000|
flashData<9> |   15.468(R)|clk               |   0.000|
flashData<10>|   16.004(R)|clk               |   0.000|
flashData<11>|   16.018(R)|clk               |   0.000|
flashData<12>|   16.277(R)|clk               |   0.000|
flashData<13>|   16.263(R)|clk               |   0.000|
flashData<14>|   16.536(R)|clk               |   0.000|
flashData<15>|   16.515(R)|clk               |   0.000|
flashOe      |   16.270(R)|clk               |   0.000|
flashWe      |   16.629(R)|clk               |   0.000|
led<9>       |   17.857(R)|clk               |   0.000|
led<10>      |   18.746(R)|clk               |   0.000|
led<11>      |   18.539(R)|clk               |   0.000|
led<12>      |   17.574(R)|clk               |   0.000|
led<13>      |   18.269(R)|clk               |   0.000|
led<14>      |   17.746(R)|clk               |   0.000|
led<15>      |   18.006(R)|clk               |   0.000|
ram1Data<0>  |   15.772(R)|clk               |   0.000|
ram1Data<1>  |   14.948(R)|clk               |   0.000|
ram1Data<2>  |   14.299(R)|clk               |   0.000|
ram1Data<3>  |   14.695(R)|clk               |   0.000|
ram1Data<4>  |   14.576(R)|clk               |   0.000|
ram1Data<5>  |   14.434(R)|clk               |   0.000|
ram1Data<6>  |   14.668(R)|clk               |   0.000|
ram1Data<7>  |   14.106(R)|clk               |   0.000|
ram2Addr<0>  |   15.436(R)|clk               |   0.000|
ram2Addr<1>  |   15.178(R)|clk               |   0.000|
ram2Addr<2>  |   15.409(R)|clk               |   0.000|
ram2Addr<3>  |   15.323(R)|clk               |   0.000|
ram2Addr<4>  |   15.678(R)|clk               |   0.000|
ram2Addr<5>  |   15.377(R)|clk               |   0.000|
ram2Addr<6>  |   15.810(R)|clk               |   0.000|
ram2Addr<7>  |   16.224(R)|clk               |   0.000|
ram2Addr<8>  |   15.582(R)|clk               |   0.000|
ram2Addr<9>  |   16.081(R)|clk               |   0.000|
ram2Addr<10> |   16.172(R)|clk               |   0.000|
ram2Addr<11> |   16.096(R)|clk               |   0.000|
ram2Addr<12> |   15.865(R)|clk               |   0.000|
ram2Addr<13> |   15.273(R)|clk               |   0.000|
ram2Addr<14> |   16.166(R)|clk               |   0.000|
ram2Addr<15> |   14.708(R)|clk               |   0.000|
ram2Data<0>  |   16.792(R)|clk               |   0.000|
ram2Data<1>  |   16.981(R)|clk               |   0.000|
ram2Data<2>  |   16.703(R)|clk               |   0.000|
ram2Data<3>  |   16.421(R)|clk               |   0.000|
ram2Data<4>  |   15.578(R)|clk               |   0.000|
ram2Data<5>  |   16.158(R)|clk               |   0.000|
ram2Data<6>  |   16.410(R)|clk               |   0.000|
ram2Data<7>  |   16.982(R)|clk               |   0.000|
ram2Data<8>  |   16.175(R)|clk               |   0.000|
ram2Data<9>  |   16.841(R)|clk               |   0.000|
ram2Data<10> |   15.853(R)|clk               |   0.000|
ram2Data<11> |   15.861(R)|clk               |   0.000|
ram2Data<12> |   16.181(R)|clk               |   0.000|
ram2Data<13> |   17.264(R)|clk               |   0.000|
ram2Data<14> |   15.567(R)|clk               |   0.000|
ram2Data<15> |   16.434(R)|clk               |   0.000|
ram2Oe       |   13.980(R)|clk               |   0.000|
ram2We       |   14.567(R)|clk               |   0.000|
rdn          |   16.890(R)|clk               |   0.000|
wrn          |   15.401(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.885|         |         |         |
clk_hand       |    6.885|         |         |         |
opt            |    6.885|         |         |         |
rst            |    6.885|   12.953|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.885|         |         |         |
clk_hand       |    6.885|         |         |         |
opt            |    6.885|         |         |         |
rst            |    6.885|   12.953|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.885|         |         |         |
clk_hand       |    6.885|         |         |         |
opt            |    6.885|         |         |         |
rst            |    6.885|   12.953|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.885|         |         |         |
clk_hand       |    6.885|         |         |         |
opt            |    6.885|         |         |         |
rst            |    6.885|   12.953|   -1.268|   -1.268|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 28 21:58:57 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



