INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_send_frame_top glbl -prj send_frame.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s send_frame -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/AESL_automem_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/AESL_automem_mac_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mac_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/AESL_automem_source_addr_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_source_addr_mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/backoff_vo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module backoff_vo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/compose_mac_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compose_mac_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/enqueue_dequeue_fram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enqueue_dequeue_fram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/initial_edca_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initial_edca_process
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/ma_unitdatax_requdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_unitdatax_requdEe_ram
INFO: [VRFC 10-311] analyzing module ma_unitdatax_requdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/ma_unitdatax_requeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_unitdatax_requeOg_ram
INFO: [VRFC 10-311] analyzing module ma_unitdatax_requeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/ma_unitdatax_request.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_unitdatax_request
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/ma_unitdatax_status_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_unitdatax_status_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_request.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_data_request
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_request_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_data_request_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_txend_confirm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_txend_confirm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_txend_request.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_txend_request
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/random_int_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_int_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_send_frame_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame_edca_qfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_frame_edca_qfYi_ram
INFO: [VRFC 10-311] analyzing module send_frame_edca_qfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_frame_frame_ram
INFO: [VRFC 10-311] analyzing module send_frame_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame_mul_mucud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_frame_mul_mucud_DSP48_0
INFO: [VRFC 10-311] analyzing module send_frame_mul_mucud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame_urem_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_frame_urem_3bkb_div_u
INFO: [VRFC 10-311] analyzing module send_frame_urem_3bkb_div
INFO: [VRFC 10-311] analyzing module send_frame_urem_3bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/slot_boundary_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slot_boundary_timing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_backoff_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_backoff_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_backoff_bk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_backoff_bk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_backoff_vi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_backoff_vi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_tx
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.send_frame_edca_qfYi_ram
Compiling module xil_defaultlib.send_frame_edca_qfYi(DataWidth=8...
Compiling module xil_defaultlib.send_frame_frame_ram
Compiling module xil_defaultlib.send_frame_frame(DataWidth=8,Add...
Compiling module xil_defaultlib.enqueue_dequeue_fram
Compiling module xil_defaultlib.start_tx
Compiling module xil_defaultlib.send_frame_urem_3bkb_div_u(in1_W...
Compiling module xil_defaultlib.send_frame_urem_3bkb_div(in1_WID...
Compiling module xil_defaultlib.send_frame_urem_3bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.send_frame_mul_mucud_DSP48_0
Compiling module xil_defaultlib.send_frame_mul_mucud(ID=1,NUM_ST...
Compiling module xil_defaultlib.random_int_gen
Compiling module xil_defaultlib.backoff_vo
Compiling module xil_defaultlib.start_backoff_vi
Compiling module xil_defaultlib.start_backoff_be
Compiling module xil_defaultlib.start_backoff_bk
Compiling module xil_defaultlib.start_timer
Compiling module xil_defaultlib.slot_boundary_timing
Compiling module xil_defaultlib.initial_edca_process
Compiling module xil_defaultlib.phy_txend_confirm
Compiling module xil_defaultlib.ma_unitdatax_requdEe_ram
Compiling module xil_defaultlib.ma_unitdatax_requdEe(DataWidth=8...
Compiling module xil_defaultlib.ma_unitdatax_requeOg_ram
Compiling module xil_defaultlib.ma_unitdatax_requeOg(DataWidth=8...
Compiling module xil_defaultlib.compose_mac_frame
Compiling module xil_defaultlib.ma_unitdatax_status_s
Compiling module xil_defaultlib.ma_unitdatax_request
Compiling module xil_defaultlib.phy_data_request
Compiling module xil_defaultlib.phy_txend_request
Compiling module xil_defaultlib.phy_data_request_1
Compiling module xil_defaultlib.send_frame
Compiling module xil_defaultlib.AESL_automem_source_addr_mac
Compiling module xil_defaultlib.AESL_automem_data
Compiling module xil_defaultlib.AESL_automem_mac_frame
Compiling module xil_defaultlib.apatb_send_frame_top
Compiling module work.glbl
Built simulation snapshot send_frame
