0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_1/project_4_1.srcs/sources_1/new/mux_4_1.v,1619637650,verilog,,C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sim_1/new/simulation.v,,mux_4_1,,,,,,,,
C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_task_3/project_4_task_3.srcs/sources_1/new/decoder_2_4.v,1619812543,verilog,,C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_5_task_2/project_5_task_2.srcs/sources_1/new/digit_displaying.v,,decoder_2_4,,,,,,,,
C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_5_task_2/project_5_task_2.srcs/sources_1/new/digit_displaying.v,1619812262,verilog,,C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_1/project_4_1.srcs/sources_1/new/mux_4_1.v,,digit_displaying,,,,,,,,
C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sim_1/new/simulation.v,1619814615,verilog,,,,simulation,,,,,,,,
C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/BCD_Counter_4_bit.v,1619815987,verilog,,C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sim_1/new/simulation.v,,BCD_Counter_4_bit,,,,,,,,
C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/Wrapper_Displaying_Digits.v,1619639917,verilog,,C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_clock_divider/project_8_clock_divider.srcs/sources_1/new/clock_divider.v,,Wrapper_Displaying_Digits,,,,,,,,
C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/clock_divider2.v,1619640913,verilog,,C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/counter.v,,clock_divider2,,,,,,,,
C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/counter.v,1619638376,verilog,,C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_task_3/project_4_task_3.srcs/sources_1/new/decoder_2_4.v,,counter,,,,,,,,
C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/wrapper_system.v,1619809695,verilog,,C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sim_1/new/simulation.v,,wrapper_system,,,,,,,,
C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_clock_divider/project_8_clock_divider.srcs/sources_1/new/clock_divider.v,1619639809,verilog,,C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_8_4Bit_BCD_Counter/project_8_4Bit_BCD_Counter.srcs/sources_1/new/counter.v,,clock_divider,,,,,,,,
