{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721679192812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721679192813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 17:13:12 2024 " "Processing started: Mon Jul 22 17:13:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721679192813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679192813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selena_gomes -c selena_gomes " "Command: quartus_map --read_settings_files=on --write_settings_files=off selena_gomes -c selena_gomes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679192813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721679192922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721679192922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nivel_caixa.v 1 1 " "Found 1 design units, including 1 entities, in source file nivel_caixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 nivel_caixa " "Found entity 1: nivel_caixa" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/nivel_caixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_t.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_t " "Found entity 1: flipflop_t" {  } { { "flipflop_t.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/flipflop_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rega REGA MEF1.v(1) " "Verilog HDL Declaration information at MEF1.v(1): object \"rega\" differs only in case from object \"REGA\" in the same scope" {  } { { "MEF1.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/MEF1.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721679197913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEF1.v 1 1 " "Found 1 design units, including 1 entities, in source file MEF1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF1 " "Found entity 1: MEF1" {  } { { "MEF1.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/MEF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEF2.v 1 1 " "Found 1 design units, including 1 entities, in source file MEF2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF2 " "Found entity 1: MEF2" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/MEF2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adb ADB limp_register.v(1) " "Verilog HDL Declaration information at limp_register.v(1): object \"adb\" differs only in case from object \"ADB\" in the same scope" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721679197913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "limp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file limp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 limp_register " "Found entity 1: limp_register" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valida_rega.v 1 1 " "Found 1 design units, including 1 entities, in source file valida_rega.v" { { "Info" "ISGN_ENTITY_NAME" "1 valida_rega " "Found entity 1: valida_rega" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "column_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file column_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 column_selector " "Found entity 1: column_selector" {  } { { "column_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/column_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_alternate_display_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_alternate_display_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_alternate_display_mode " "Found entity 1: matrix_alternate_display_mode" {  } { { "matrix_alternate_display_mode.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_alternate_display_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_column_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_column_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_column_selector " "Found entity 1: matrix_column_selector" {  } { { "matrix_column_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_column_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_image_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_image_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_image_selector " "Found entity 1: matrix_image_selector" {  } { { "matrix_image_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_image_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_caixa_dagua.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_caixa_dagua.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_caixa_dagua " "Found entity 1: decoder_caixa_dagua" {  } { { "decoder_caixa_dagua.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/decoder_caixa_dagua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_d " "Found entity 1: flipflop_d" {  } { { "flipflop_d.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/flipflop_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197916 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_selector.v(18) " "Verilog HDL information at clock_selector.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1721679197916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clock_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_selector " "Found entity 1: clock_selector" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "little_clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file little_clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 little_clock_divisor " "Found entity 1: little_clock_divisor" {  } { { "little_clock_divisor.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/little_clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679197917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_pulse main.v(31) " "Verilog HDL Implicit Net warning at main.v(31): created implicit net for \"reset_pulse\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adbN main.v(32) " "Verilog HDL Implicit Net warning at main.v(32): created implicit net for \"adbN\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega main.v(33) " "Verilog HDL Implicit Net warning at main.v(33): created implicit net for \"rega\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega_begin main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"rega_begin\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"c\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega_open main.v(38) " "Verilog HDL Implicit Net warning at main.v(38): created implicit net for \"rega_open\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Low main.v(39) " "Verilog HDL Implicit Net warning at main.v(39): created implicit net for \"Low\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aduba main.v(40) " "Verilog HDL Implicit Net warning at main.v(40): created implicit net for \"aduba\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_erro main.v(43) " "Verilog HDL Implicit Net warning at main.v(43): created implicit net for \"not_erro\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency1 main.v(46) " "Verilog HDL Implicit Net warning at main.v(46): created implicit net for \"new_frequency1\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency2 main.v(47) " "Verilog HDL Implicit Net warning at main.v(47): created implicit net for \"new_frequency2\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency3 main.v(48) " "Verilog HDL Implicit Net warning at main.v(48): created implicit net for \"new_frequency3\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency4 main.v(49) " "Verilog HDL Implicit Net warning at main.v(49): created implicit net for \"new_frequency4\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency5 main.v(50) " "Verilog HDL Implicit Net warning at main.v(50): created implicit net for \"new_frequency5\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "limp main.v(52) " "Verilog HDL Implicit Net warning at main.v(52): created implicit net for \"limp\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_1 divisor_clock.v(8) " "Verilog HDL Implicit Net warning at divisor_clock.v(8): created implicit net for \"wire_1\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_2 divisor_clock.v(9) " "Verilog HDL Implicit Net warning at divisor_clock.v(9): created implicit net for \"wire_2\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_3 divisor_clock.v(10) " "Verilog HDL Implicit Net warning at divisor_clock.v(10): created implicit net for \"wire_3\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_4 divisor_clock.v(11) " "Verilog HDL Implicit Net warning at divisor_clock.v(11): created implicit net for \"wire_4\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN MEF1.v(11) " "Verilog HDL Implicit Net warning at MEF1.v(11): created implicit net for \"resetN\"" {  } { { "MEF1.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/MEF1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asp MEF2.v(7) " "Verilog HDL Implicit Net warning at MEF2.v(7): created implicit net for \"asp\"" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/MEF2.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "got MEF2.v(8) " "Verilog HDL Implicit Net warning at MEF2.v(8): created implicit net for \"got\"" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/MEF2.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN MEF2.v(11) " "Verilog HDL Implicit Net warning at MEF2.v(11): created implicit net for \"resetN\"" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/MEF2.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN limp_register.v(12) " "Verilog HDL Implicit Net warning at limp_register.v(12): created implicit net for \"resetN\"" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adbn limp_register.v(13) " "Verilog HDL Implicit Net warning at limp_register.v(13): created implicit net for \"adbn\"" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_rega valida_rega.v(10) " "Verilog HDL Implicit Net warning at valida_rega.v(10): created implicit net for \"not_rega\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_asp valida_rega.v(11) " "Verilog HDL Implicit Net warning at valida_rega.v(11): created implicit net for \"not_asp\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_got valida_rega.v(12) " "Verilog HDL Implicit Net warning at valida_rega.v(12): created implicit net for \"not_got\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_erro valida_rega.v(13) " "Verilog HDL Implicit Net warning at valida_rega.v(13): created implicit net for \"not_erro\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_critico valida_rega.v(14) " "Verilog HDL Implicit Net warning at valida_rega.v(14): created implicit net for \"not_critico\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mef1_rega valida_rega.v(17) " "Verilog HDL Implicit Net warning at valida_rega.v(17): created implicit net for \"mef1_rega\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "erro_estado_rega valida_rega.v(18) " "Verilog HDL Implicit Net warning at valida_rega.v(18): created implicit net for \"erro_estado_rega\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega_chave valida_rega.v(18) " "Verilog HDL Implicit Net warning at valida_rega.v(18): created implicit net for \"rega_chave\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "erro_sensor_rega valida_rega.v(19) " "Verilog HDL Implicit Net warning at valida_rega.v(19): created implicit net for \"erro_sensor_rega\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Erro_enchimento valida_rega.v(20) " "Verilog HDL Implicit Net warning at valida_rega.v(20): created implicit net for \"Erro_enchimento\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "erro_adb_limp valida_rega.v(25) " "Verilog HDL Implicit Net warning at valida_rega.v(25): created implicit net for \"erro_adb_limp\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_asp valida_rega.v(27) " "Verilog HDL Implicit Net warning at valida_rega.v(27): created implicit net for \"out_asp\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_got valida_rega.v(28) " "Verilog HDL Implicit Net warning at valida_rega.v(28): created implicit net for \"out_got\"" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency1 clock_selector.v(10) " "Verilog HDL Implicit Net warning at clock_selector.v(10): created implicit net for \"new_frequency1\"" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency2 clock_selector.v(11) " "Verilog HDL Implicit Net warning at clock_selector.v(11): created implicit net for \"new_frequency2\"" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency3 clock_selector.v(12) " "Verilog HDL Implicit Net warning at clock_selector.v(12): created implicit net for \"new_frequency3\"" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency4 clock_selector.v(13) " "Verilog HDL Implicit Net warning at clock_selector.v(13): created implicit net for \"new_frequency4\"" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency5 clock_selector.v(14) " "Verilog HDL Implicit Net warning at clock_selector.v(14): created implicit net for \"new_frequency5\"" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency6 clock_selector.v(15) " "Verilog HDL Implicit Net warning at clock_selector.v(15): created implicit net for \"new_frequency6\"" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(8) " "Verilog HDL Instantiation warning at divisor_clock.v(8): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(9) " "Verilog HDL Instantiation warning at divisor_clock.v(9): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(10) " "Verilog HDL Instantiation warning at divisor_clock.v(10): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(11) " "Verilog HDL Instantiation warning at divisor_clock.v(11): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(13) " "Verilog HDL Instantiation warning at divisor_clock.v(13): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(46) " "Verilog HDL Instantiation warning at main.v(46): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(47) " "Verilog HDL Instantiation warning at main.v(47): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(48) " "Verilog HDL Instantiation warning at main.v(48): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(49) " "Verilog HDL Instantiation warning at main.v(49): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(50) " "Verilog HDL Instantiation warning at main.v(50): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(10) " "Verilog HDL Instantiation warning at clock_selector.v(10): instance has no name" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "little_clock_divisor.v(8) " "Verilog HDL Instantiation warning at little_clock_divisor.v(8): instance has no name" {  } { { "little_clock_divisor.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/little_clock_divisor.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(11) " "Verilog HDL Instantiation warning at clock_selector.v(11): instance has no name" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(12) " "Verilog HDL Instantiation warning at clock_selector.v(12): instance has no name" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(13) " "Verilog HDL Instantiation warning at clock_selector.v(13): instance has no name" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(14) " "Verilog HDL Instantiation warning at clock_selector.v(14): instance has no name" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(15) " "Verilog HDL Instantiation warning at clock_selector.v(15): instance has no name" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197918 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(56) " "Verilog HDL Instantiation warning at main.v(56): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(59) " "Verilog HDL Instantiation warning at main.v(59): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(63) " "Verilog HDL Instantiation warning at main.v(63): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(65) " "Verilog HDL Instantiation warning at main.v(65): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(67) " "Verilog HDL Instantiation warning at main.v(67): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(69) " "Verilog HDL Instantiation warning at main.v(69): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrix_alternate_display_mode.v(25) " "Verilog HDL Instantiation warning at matrix_alternate_display_mode.v(25): instance has no name" {  } { { "matrix_alternate_display_mode.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_alternate_display_mode.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrix_alternate_display_mode.v(30) " "Verilog HDL Instantiation warning at matrix_alternate_display_mode.v(30): instance has no name" {  } { { "matrix_alternate_display_mode.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_alternate_display_mode.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(87) " "Verilog HDL Instantiation warning at main.v(87): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrix_column_selector.v(15) " "Verilog HDL Instantiation warning at matrix_column_selector.v(15): instance has no name" {  } { { "matrix_column_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_column_selector.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197919 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(101) " "Verilog HDL Instantiation warning at main.v(101): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721679197919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721679197953 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "2 1 main.v(33) " "Verilog HDL warning at main.v(33): actual bit length 2 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721679197953 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor clock_divisor:comb_12 " "Elaborating entity \"clock_divisor\" for hierarchy \"clock_divisor:comb_12\"" {  } { { "main.v" "comb_12" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_t clock_divisor:comb_12\|flipflop_t:comb_3 " "Elaborating entity \"flipflop_t\" for hierarchy \"clock_divisor:comb_12\|flipflop_t:comb_3\"" {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_selector clock_selector:comb_19 " "Elaborating entity \"clock_selector\" for hierarchy \"clock_selector:comb_19\"" {  } { { "main.v" "comb_19" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "little_clock_divisor clock_selector:comb_19\|little_clock_divisor:comb_4 " "Elaborating entity \"little_clock_divisor\" for hierarchy \"clock_selector:comb_19\|little_clock_divisor:comb_4\"" {  } { { "output_files/clock_selector.v" "comb_4" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valida_rega valida_rega:comb_20 " "Elaborating entity \"valida_rega\" for hierarchy \"valida_rega:comb_20\"" {  } { { "main.v" "comb_20" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197965 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_critico valida_rega.v(14) " "Verilog HDL or VHDL warning at valida_rega.v(14): object \"not_critico\" assigned a value but never read" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721679197965 "|main|valida_rega:comb_20"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "erro_adb_limp 0 valida_rega.v(25) " "Net \"erro_adb_limp\" at valida_rega.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721679197965 "|main|valida_rega:comb_20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nivel_caixa nivel_caixa:comb_21 " "Elaborating entity \"nivel_caixa\" for hierarchy \"nivel_caixa:comb_21\"" {  } { { "main.v" "comb_21" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(40) " "Verilog HDL assignment warning at nivel_caixa.v(40): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/nivel_caixa.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721679197967 "|main|nivel_caixa:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(50) " "Verilog HDL assignment warning at nivel_caixa.v(50): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/nivel_caixa.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721679197967 "|main|nivel_caixa:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(61) " "Verilog HDL assignment warning at nivel_caixa.v(61): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/nivel_caixa.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721679197967 "|main|nivel_caixa:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(63) " "Verilog HDL assignment warning at nivel_caixa.v(63): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/nivel_caixa.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721679197967 "|main|nivel_caixa:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(65) " "Verilog HDL assignment warning at nivel_caixa.v(65): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/nivel_caixa.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721679197967 "|main|nivel_caixa:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(74) " "Verilog HDL assignment warning at nivel_caixa.v(74): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/nivel_caixa.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721679197967 "|main|nivel_caixa:comb_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(76) " "Verilog HDL assignment warning at nivel_caixa.v(76): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/nivel_caixa.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721679197967 "|main|nivel_caixa:comb_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limp_register limp_register:comb_22 " "Elaborating entity \"limp_register\" for hierarchy \"limp_register:comb_22\"" {  } { { "main.v" "comb_22" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197967 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate limp_register.v(22) " "Verilog HDL Always Construct warning at limp_register.v(22): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721679197968 "|main|limp_register:comb_22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LIMP limp_register.v(22) " "Inferred latch for \"nextstate.LIMP\" at limp_register.v(22)" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197968 "|main|limp_register:comb_22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADB limp_register.v(22) " "Inferred latch for \"nextstate.ADB\" at limp_register.v(22)" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197968 "|main|limp_register:comb_22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.NADA limp_register.v(22) " "Inferred latch for \"nextstate.NADA\" at limp_register.v(22)" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679197968 "|main|limp_register:comb_22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF2 MEF2:comb_23 " "Elaborating entity \"MEF2\" for hierarchy \"MEF2:comb_23\"" {  } { { "main.v" "comb_23" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF1 MEF1:comb_24 " "Elaborating entity \"MEF1\" for hierarchy \"MEF1:comb_24\"" {  } { { "main.v" "comb_24" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_alternate_display_mode matrix_alternate_display_mode:comb_27 " "Elaborating entity \"matrix_alternate_display_mode\" for hierarchy \"matrix_alternate_display_mode:comb_27\"" {  } { { "main.v" "comb_27" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_image_selector matrix_alternate_display_mode:comb_27\|matrix_image_selector:comb_3 " "Elaborating entity \"matrix_image_selector\" for hierarchy \"matrix_alternate_display_mode:comb_27\|matrix_image_selector:comb_3\"" {  } { { "matrix_alternate_display_mode.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_alternate_display_mode.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_caixa_dagua matrix_alternate_display_mode:comb_27\|decoder_caixa_dagua:comb_4 " "Elaborating entity \"decoder_caixa_dagua\" for hierarchy \"matrix_alternate_display_mode:comb_27\|decoder_caixa_dagua:comb_4\"" {  } { { "matrix_alternate_display_mode.v" "comb_4" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_alternate_display_mode.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_column_selector matrix_column_selector:comb_28 " "Elaborating entity \"matrix_column_selector\" for hierarchy \"matrix_column_selector:comb_28\"" {  } { { "main.v" "comb_28" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "column_selector matrix_column_selector:comb_28\|column_selector:comb_3 " "Elaborating entity \"column_selector\" for hierarchy \"matrix_column_selector:comb_28\|column_selector:comb_3\"" {  } { { "matrix_column_selector.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_column_selector.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_d matrix_column_selector:comb_28\|column_selector:comb_3\|flipflop_d:D4 " "Elaborating entity \"flipflop_d\" for hierarchy \"matrix_column_selector:comb_28\|column_selector:comb_3\|flipflop_d:D4\"" {  } { { "column_selector.v" "D4" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/column_selector.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721679197971 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "little_clock_divisor.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/little_clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_selector:comb_19|little_clock_divisor:comb_4|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "little_clock_divisor.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/little_clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197984 "|main|clock_selector:comb_19|little_clock_divisor:comb_4|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197985 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721679197986 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721679198207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "limp_register:comb_22\|nextstate.ADB_83 " "Latch limp_register:comb_22\|nextstate.ADB_83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nivel_caixa:comb_21\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal nivel_caixa:comb_21\|count\[2\]" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/nivel_caixa.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721679198211 ""}  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721679198211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "limp_register:comb_22\|nextstate.LIMP_72 " "Latch limp_register:comb_22\|nextstate.LIMP_72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA limp_register:comb_22\|state.LIMP " "Ports D and ENA on the latch are fed by the same signal limp_register:comb_22\|state.LIMP" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721679198211 ""}  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721679198211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "limp_register:comb_22\|nextstate.NADA_94 " "Latch limp_register:comb_22\|nextstate.NADA_94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA limp_register:comb_22\|state.LIMP " "Ports D and ENA on the latch are fed by the same signal limp_register:comb_22\|state.LIMP" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721679198211 ""}  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721679198211 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "flipflop_d.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/flipflop_d.v" 2 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721679198256 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721679198347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721679198351 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721679198351 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721679198351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721679198351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/selena_gomes.map.smsg " "Generated suppressed messages file /home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/selena_gomes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679198375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721679198381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 17:13:18 2024 " "Processing ended: Mon Jul 22 17:13:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721679198381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721679198381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721679198381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679198381 ""}
