Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Feb 22 16:07:30 2018
| Host         : nezin-desktop running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file conv_relu_pool_control_sets_placed.rpt
| Design       : conv_relu_pool
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             537 |          133 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           14 |
| Yes          | No                    | No                     |             204 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             109 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                                Enable Signal                                                                |                                           Set/Reset Signal                                          | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | rst_IBUF                                                                                                                                    | conv0/fifo_128_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i |                1 |              1 |
|  clk_IBUF_BUFG | rst_IBUF                                                                                                                                    | conv1/fifo_128_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i |                1 |              1 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/wr_enable               |                                                                                                     |                1 |              5 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cnfg_and_reload.i_cnfg_and_reload/config_chan_read                           |                                                                                                     |                1 |              5 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_store.i_next_chan_dly/next_chan_dly |                                                                                                     |                1 |              5 |
|  clk_IBUF_BUFG | conv1/h1/sel_valid                                                                                                                          | rst_IBUF                                                                                            |                2 |              5 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cnfg_and_reload.i_cnfg_and_reload/config_chan_read                           |                                                                                                     |                1 |              5 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/wr_enable               |                                                                                                     |                1 |              5 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_store.i_next_chan_dly/next_chan_dly |                                                                                                     |                1 |              5 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                           |                                                                                                     |                1 |              8 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                           |                                                                                                     |                1 |              8 |
|  clk_IBUF_BUFG | conv1/fifo_128_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                               | rst_IBUF                                                                                            |                3 |             14 |
|  clk_IBUF_BUFG | conv0/fifo_128_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                               | rst_IBUF                                                                                            |                3 |             14 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/cntrl[-1]_13[0]                                                    |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_10[5]                                                                            |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_12[5]                                                                            |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/cntrl[-1]_13[0]                                                    |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_8[5]                                                                             |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_12[5]                                                                            |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_8[5]                                                                             |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_10[5]                                                                            |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_9[5]                                                                             |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_7[5]                                                                             |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_11[5]                                                                            |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_11[5]                                                                            |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_9[5]                                                                             |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_7[5]                                                                             |                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | conv0/fifo_128_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               | rst_IBUF                                                                                            |                5 |             21 |
|  clk_IBUF_BUFG | conv1/fifo_128_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               | rst_IBUF                                                                                            |                4 |             21 |
|  clk_IBUF_BUFG | conv0/h0/F/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/latch_op                                                            |                                                                                                     |                5 |             24 |
|  clk_IBUF_BUFG | conv1/h1/F/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/latch_op                                                            |                                                                                                     |                6 |             24 |
|  ceclk_BUFG    | mp/d2/t_i_1_n_0                                                                                                                             |                                                                                                     |                6 |             24 |
|  ceclk_BUFG    |                                                                                                                                             |                                                                                                     |                7 |             25 |
|  clk_IBUF_BUFG | conv0/h0/sel_valid                                                                                                                          | rst_IBUF                                                                                            |               12 |             32 |
|  clk_IBUF_BUFG |                                                                                                                                             | rst_IBUF                                                                                            |               14 |             42 |
|  clk_IBUF_BUFG |                                                                                                                                             |                                                                                                     |              132 |            534 |
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 5      |                     7 |
| 8      |                     2 |
| 14     |                     2 |
| 16+    |                    23 |
+--------+-----------------------+


