

================================================================
== Vivado HLS Report for 'RLC_Circuit_solverCore'
================================================================
* Date:           Sun Nov 22 01:23:52 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        FpgaRLCSolver
* Solution:       vc707
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    31.023|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 31.0>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %x_out_1_V), !map !75"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %x_out_0_V), !map !81"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %l_current_ind_V), !map !87"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @RLC_Circuit_solverCo) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1) nounwind" [FpgaRLCSolver/RLC_CircuitCore.cpp:9]   --->   Operation 6 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str2)" [FpgaRLCSolver/RLC_CircuitCore.cpp:11]   --->   Operation 7 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [FpgaRLCSolver/RLC_CircuitCore.cpp:12]   --->   Operation 8 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_V_1_load = load i57* @x_V_1, align 8"   --->   Operation 9 'load' 'x_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i57 %x_V_1_load to i56" [FpgaRLCSolver/RLC_Circuit.hpp:59->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 10 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_V_2_load = load i51* @x_V_2, align 8"   --->   Operation 11 'load' 'x_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_1_cast = sext i51 %x_V_2_load to i56" [FpgaRLCSolver/RLC_Circuit.hpp:60->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 12 'sext' 'p_Val2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64* @current_eq_ind_V, align 8" [FpgaRLCSolver/RLC_Circuit.hpp:60->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 13 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.69ns)   --->   "%tmp_s = sub i56 %tmp_2, %p_Val2_1_cast" [FpgaRLCSolver/RLC_Circuit.hpp:61->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 14 'sub' 'tmp_s' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1_cast_cast = sext i56 %tmp_s to i80" [FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 15 'sext' 'tmp_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (7.63ns)   --->   "%r_V_6 = mul i80 27487791, %tmp_1_cast_cast" [FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 16 'mul' 'r_V_6' <Predicate = true> <Delay = 7.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lhs_V_cast = sext i80 %r_V_6 to i105" [FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 17 'sext' 'lhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rhs_V = call i104 @_ssdm_op_BitConcatenate.i104.i64.i40(i64 %p_Val2_1, i40 0)" [FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 18 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = sext i104 %rhs_V to i105" [FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 19 'sext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.28ns)   --->   "%ret_V = sub i105 %lhs_V_cast, %rhs_V_1_cast" [FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 20 'sub' 'ret_V' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i64 @_ssdm_op_PartSelect.i64.i105.i32.i32(i105 %ret_V, i32 40, i32 103)" [FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 21 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i105.i32(i105 %ret_V, i32 39)" [FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 22 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i1 %tmp_3 to i64" [FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 23 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.81ns)   --->   "%p_Val2_4 = add nsw i64 %tmp_5_cast, %p_Val2_3" [FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 24 'add' 'p_Val2_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_V = sext i64 %p_Val2_4 to i65" [FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 25 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.81ns)   --->   "%r_V_7 = sub nsw i65 0, %r_V" [FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 26 'sub' 'r_V_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lhs_V = call i105 @_ssdm_op_BitConcatenate.i105.i65.i40(i65 %r_V_7, i40 0)" [FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 27 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.29ns)   --->   "%ret_V_1 = sub i105 %lhs_V, %lhs_V_cast" [FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 28 'sub' 'ret_V_1' <Predicate = true> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i64 @_ssdm_op_PartSelect.i64.i105.i32.i32(i105 %ret_V_1, i32 40, i32 103)" [FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 29 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i105.i32(i105 %ret_V_1, i32 39)" [FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 30 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i1 %tmp_4 to i64" [FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 31 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.81ns)   --->   "%p_Val2_8 = add nsw i64 %tmp_9_cast, %p_Val2_7" [FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 32 'add' 'p_Val2_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i64 %p_Val2_8, i64* @current_eq_ind_V, align 8" [FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_9 = load i64* @current_eq_cap_V, align 8" [FpgaRLCSolver/RLC_Circuit.hpp:68->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 34 'load' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i51 %x_V_2_load to i104" [FpgaRLCSolver/RLC_Circuit.hpp:70->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 35 'sext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (7.76ns)   --->   "%r_V_s = mul i104 43980465111040000, %tmp_10_cast" [FpgaRLCSolver/RLC_Circuit.hpp:70->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 36 'mul' 'r_V_s' <Predicate = true> <Delay = 7.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i104 @_ssdm_op_BitConcatenate.i104.i64.i40(i64 %p_Val2_9, i40 0)" [FpgaRLCSolver/RLC_Circuit.hpp:70->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 37 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.28ns)   --->   "%ret_V_2 = sub i104 %r_V_s, %rhs_V_1" [FpgaRLCSolver/RLC_Circuit.hpp:70->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 38 'sub' 'ret_V_2' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_PartSelect.i64.i104.i32.i32(i104 %ret_V_2, i32 40, i32 103)" [FpgaRLCSolver/RLC_Circuit.hpp:70->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 39 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i104 @_ssdm_op_BitConcatenate.i104.i64.i40(i64 %tmp_1, i40 0)" [FpgaRLCSolver/RLC_Circuit.hpp:71->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 40 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.28ns)   --->   "%ret_V_3 = add i104 %lhs_V_1, %r_V_s" [FpgaRLCSolver/RLC_Circuit.hpp:71->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 41 'add' 'ret_V_3' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_12 = call i64 @_ssdm_op_PartSelect.i64.i104.i32.i32(i104 %ret_V_3, i32 40, i32 103)" [FpgaRLCSolver/RLC_Circuit.hpp:71->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 42 'partselect' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i64 %p_Val2_12, i64* @current_eq_cap_V, align 8" [FpgaRLCSolver/RLC_Circuit.hpp:71->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %l_current_ind_V, i64 %p_Val2_4)" [FpgaRLCSolver/RLC_Circuit.hpp:76->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.81ns)   --->   "%tmp_5 = add i64 109951162777600000, %p_Val2_8" [FpgaRLCSolver/RLC_Circuit.hpp:80->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 45 'add' 'tmp_5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.81ns)   --->   "%tmp_7 = sub i64 %p_Val2_12, %p_Val2_8" [FpgaRLCSolver/RLC_Circuit.hpp:81->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 46 'sub' 'tmp_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i64 %tmp_5 to i95" [FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 47 'sext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (8.18ns)   --->   "%r_V_8 = mul i95 1099511600, %tmp_15_cast" [FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 48 'mul' 'r_V_8' <Predicate = true> <Delay = 8.18> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_6 = call i55 @_ssdm_op_PartSelect.i55.i95.i32.i32(i95 %r_V_8, i32 40, i32 94)" [FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 49 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_17_cast = sext i55 %tmp_6 to i56" [FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 50 'sext' 'p_Val2_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %r_V_8, i32 39)" [FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 51 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_19_cast_cast = zext i1 %tmp_8 to i56" [FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 52 'zext' 'tmp_19_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.67ns)   --->   "%p_Val2_14 = add i56 %tmp_19_cast_cast, %p_Val2_17_cast" [FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 53 'add' 'p_Val2_14' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_18_cast = sext i56 %p_Val2_14 to i64" [FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 54 'sext' 'p_Val2_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_18_cast_cas = sext i56 %p_Val2_14 to i57" [FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 55 'sext' 'p_Val2_18_cast_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i57 %p_Val2_18_cast_cas, i57* @x_V_1, align 8" [FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i64 %tmp_7 to i89" [FpgaRLCSolver/RLC_Circuit.hpp:87->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 57 'sext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (8.18ns)   --->   "%r_V_9 = mul i89 27487722, %tmp_20_cast" [FpgaRLCSolver/RLC_Circuit.hpp:87->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 58 'mul' 'r_V_9' <Predicate = true> <Delay = 8.18> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_9 = call i49 @_ssdm_op_PartSelect.i49.i89.i32.i32(i89 %r_V_9, i32 40, i32 88)" [FpgaRLCSolver/RLC_Circuit.hpp:87->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 59 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_20_cast = sext i49 %tmp_9 to i50" [FpgaRLCSolver/RLC_Circuit.hpp:87->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 60 'sext' 'p_Val2_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i89.i32(i89 %r_V_9, i32 39)" [FpgaRLCSolver/RLC_Circuit.hpp:87->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 61 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_24_cast_cast = zext i1 %tmp_10 to i50" [FpgaRLCSolver/RLC_Circuit.hpp:87->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 62 'zext' 'tmp_24_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.59ns)   --->   "%p_Val2_16 = add i50 %tmp_24_cast_cast, %p_Val2_20_cast" [FpgaRLCSolver/RLC_Circuit.hpp:87->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 63 'add' 'p_Val2_16' <Predicate = true> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_21_cast = sext i50 %p_Val2_16 to i64" [FpgaRLCSolver/RLC_Circuit.hpp:87->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 64 'sext' 'p_Val2_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_21_cast_cas = sext i50 %p_Val2_16 to i51" [FpgaRLCSolver/RLC_Circuit.hpp:87->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 65 'sext' 'p_Val2_21_cast_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "store i51 %p_Val2_21_cast_cas, i51* @x_V_2, align 8" [FpgaRLCSolver/RLC_Circuit.hpp:87->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %x_out_0_V, i64 %p_Val2_18_cast)" [FpgaRLCSolver/RLC_Circuit.hpp:89->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 67 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %x_out_1_V, i64 %p_Val2_21_cast)" [FpgaRLCSolver/RLC_Circuit.hpp:90->FpgaRLCSolver/RLC_CircuitCore.cpp:14]   --->   Operation 68 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str2, i32 %tmp)" [FpgaRLCSolver/RLC_CircuitCore.cpp:15]   --->   Operation 69 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [FpgaRLCSolver/RLC_CircuitCore.cpp:16]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_out_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ l_current_ind_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ x_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ current_eq_ind_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ current_eq_cap_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2         (specbitsmap    ) [ 00]
StgValue_3         (specbitsmap    ) [ 00]
StgValue_4         (specbitsmap    ) [ 00]
StgValue_5         (spectopmodule  ) [ 00]
StgValue_6         (speclatency    ) [ 00]
tmp                (specregionbegin) [ 00]
StgValue_8         (specprotocol   ) [ 00]
x_V_1_load         (load           ) [ 00]
tmp_2              (trunc          ) [ 00]
x_V_2_load         (load           ) [ 00]
p_Val2_1_cast      (sext           ) [ 00]
p_Val2_1           (load           ) [ 00]
tmp_s              (sub            ) [ 00]
tmp_1_cast_cast    (sext           ) [ 00]
r_V_6              (mul            ) [ 00]
lhs_V_cast         (sext           ) [ 00]
rhs_V              (bitconcatenate ) [ 00]
rhs_V_1_cast       (sext           ) [ 00]
ret_V              (sub            ) [ 00]
p_Val2_3           (partselect     ) [ 00]
tmp_3              (bitselect      ) [ 00]
tmp_5_cast         (zext           ) [ 00]
p_Val2_4           (add            ) [ 00]
r_V                (sext           ) [ 00]
r_V_7              (sub            ) [ 00]
lhs_V              (bitconcatenate ) [ 00]
ret_V_1            (sub            ) [ 00]
p_Val2_7           (partselect     ) [ 00]
tmp_4              (bitselect      ) [ 00]
tmp_9_cast         (zext           ) [ 00]
p_Val2_8           (add            ) [ 00]
StgValue_33        (store          ) [ 00]
p_Val2_9           (load           ) [ 00]
tmp_10_cast        (sext           ) [ 00]
r_V_s              (mul            ) [ 00]
rhs_V_1            (bitconcatenate ) [ 00]
ret_V_2            (sub            ) [ 00]
tmp_1              (partselect     ) [ 00]
lhs_V_1            (bitconcatenate ) [ 00]
ret_V_3            (add            ) [ 00]
p_Val2_12          (partselect     ) [ 00]
StgValue_43        (store          ) [ 00]
StgValue_44        (write          ) [ 00]
tmp_5              (add            ) [ 00]
tmp_7              (sub            ) [ 00]
tmp_15_cast        (sext           ) [ 00]
r_V_8              (mul            ) [ 00]
tmp_6              (partselect     ) [ 00]
p_Val2_17_cast     (sext           ) [ 00]
tmp_8              (bitselect      ) [ 00]
tmp_19_cast_cast   (zext           ) [ 00]
p_Val2_14          (add            ) [ 00]
p_Val2_18_cast     (sext           ) [ 00]
p_Val2_18_cast_cas (sext           ) [ 00]
StgValue_56        (store          ) [ 00]
tmp_20_cast        (sext           ) [ 00]
r_V_9              (mul            ) [ 00]
tmp_9              (partselect     ) [ 00]
p_Val2_20_cast     (sext           ) [ 00]
tmp_10             (bitselect      ) [ 00]
tmp_24_cast_cast   (zext           ) [ 00]
p_Val2_16          (add            ) [ 00]
p_Val2_21_cast     (sext           ) [ 00]
p_Val2_21_cast_cas (sext           ) [ 00]
StgValue_66        (store          ) [ 00]
StgValue_67        (write          ) [ 00]
StgValue_68        (write          ) [ 00]
empty              (specregionend  ) [ 00]
StgValue_70        (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_out_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_out_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_out_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l_current_ind_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_current_ind_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="current_eq_ind_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_eq_ind_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="current_eq_cap_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_eq_cap_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RLC_Circuit_solverCo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i104.i64.i40"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i105.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i65.i40"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i104.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i55.i95.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i95.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i89.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i89.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_44_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="64" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="StgValue_67_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="0"/>
<pin id="88" dir="0" index="2" bw="56" slack="0"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_67/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="StgValue_68_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="50" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_68/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="x_V_1_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="57" slack="0"/>
<pin id="101" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_1_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_2_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="57" slack="0"/>
<pin id="105" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="x_V_2_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="51" slack="0"/>
<pin id="109" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_2_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_Val2_1_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="51" slack="0"/>
<pin id="113" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_1_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_Val2_1_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_s_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="56" slack="0"/>
<pin id="121" dir="0" index="1" bw="51" slack="0"/>
<pin id="122" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_1_cast_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="56" slack="0"/>
<pin id="127" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast_cast/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="r_V_6_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="26" slack="0"/>
<pin id="131" dir="0" index="1" bw="56" slack="0"/>
<pin id="132" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="lhs_V_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="80" slack="0"/>
<pin id="137" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="rhs_V_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="104" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="rhs_V_1_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="104" slack="0"/>
<pin id="149" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1_cast/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="ret_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="80" slack="0"/>
<pin id="153" dir="0" index="1" bw="104" slack="0"/>
<pin id="154" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_Val2_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="105" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="0" index="3" bw="8" slack="0"/>
<pin id="162" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_3_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="105" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_5_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Val2_4_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="r_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="r_V_7_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="lhs_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="105" slack="0"/>
<pin id="198" dir="0" index="1" bw="65" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ret_V_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="105" slack="0"/>
<pin id="206" dir="0" index="1" bw="80" slack="0"/>
<pin id="207" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Val2_7_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="105" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="0" index="3" bw="8" slack="0"/>
<pin id="215" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="105" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_9_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Val2_8_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="StgValue_33_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Val2_9_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_10_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="51" slack="0"/>
<pin id="250" dir="1" index="1" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="r_V_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="57" slack="0"/>
<pin id="254" dir="0" index="1" bw="51" slack="0"/>
<pin id="255" dir="1" index="2" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="rhs_V_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="104" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="ret_V_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="104" slack="0"/>
<pin id="268" dir="0" index="1" bw="104" slack="0"/>
<pin id="269" dir="1" index="2" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="104" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="0" index="3" bw="8" slack="0"/>
<pin id="277" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="lhs_V_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="104" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="ret_V_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="104" slack="0"/>
<pin id="292" dir="0" index="1" bw="104" slack="0"/>
<pin id="293" dir="1" index="2" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Val2_12_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="104" slack="0"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="0" index="3" bw="8" slack="0"/>
<pin id="301" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_12/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="StgValue_43_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="58" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_15_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="r_V_8_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_6_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="55" slack="0"/>
<pin id="336" dir="0" index="1" bw="95" slack="0"/>
<pin id="337" dir="0" index="2" bw="7" slack="0"/>
<pin id="338" dir="0" index="3" bw="8" slack="0"/>
<pin id="339" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_Val2_17_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="55" slack="0"/>
<pin id="346" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_17_cast/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_8_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="95" slack="0"/>
<pin id="351" dir="0" index="2" bw="7" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_19_cast_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast_cast/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Val2_14_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="55" slack="0"/>
<pin id="363" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_14/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Val2_18_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="56" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_18_cast/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_Val2_18_cast_cas_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="56" slack="0"/>
<pin id="373" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_18_cast_cas/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="StgValue_56_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="56" slack="0"/>
<pin id="377" dir="0" index="1" bw="57" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_20_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="r_V_9_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="26" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="0"/>
<pin id="388" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_9_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="49" slack="0"/>
<pin id="393" dir="0" index="1" bw="89" slack="0"/>
<pin id="394" dir="0" index="2" bw="7" slack="0"/>
<pin id="395" dir="0" index="3" bw="8" slack="0"/>
<pin id="396" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Val2_20_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="49" slack="0"/>
<pin id="403" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_20_cast/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_10_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="89" slack="0"/>
<pin id="408" dir="0" index="2" bw="7" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_24_cast_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast_cast/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_Val2_16_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="49" slack="0"/>
<pin id="420" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_16/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Val2_21_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="50" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_21_cast/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_Val2_21_cast_cas_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="50" slack="0"/>
<pin id="430" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_21_cast_cas/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="StgValue_66_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="50" slack="0"/>
<pin id="434" dir="0" index="1" bw="51" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="56" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="56" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="56" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="103" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="115" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="135" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="151" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="157" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="186" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="190" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="135" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="204" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="210" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="107" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="244" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="252" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="258" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="42" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="272" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="252" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="232" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="296" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="232" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="312" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="40" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="347"><net_src comp="334" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="66" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="328" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="344" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="374"><net_src comp="360" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="6" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="318" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="72" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="404"><net_src comp="391" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="74" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="385" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="401" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="431"><net_src comp="417" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="8" pin="0"/><net_sink comp="432" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_out_0_V | {1 }
	Port: x_out_1_V | {1 }
	Port: l_current_ind_V | {1 }
	Port: x_V_1 | {1 }
	Port: x_V_2 | {1 }
	Port: current_eq_ind_V | {1 }
	Port: current_eq_cap_V | {1 }
 - Input state : 
	Port: RLC_Circuit_solverCore : x_V_1 | {1 }
	Port: RLC_Circuit_solverCore : x_V_2 | {1 }
	Port: RLC_Circuit_solverCore : current_eq_ind_V | {1 }
	Port: RLC_Circuit_solverCore : current_eq_cap_V | {1 }
  - Chain level:
	State 1
		tmp_2 : 1
		p_Val2_1_cast : 1
		tmp_s : 2
		tmp_1_cast_cast : 3
		r_V_6 : 4
		lhs_V_cast : 5
		rhs_V : 1
		rhs_V_1_cast : 2
		ret_V : 6
		p_Val2_3 : 7
		tmp_3 : 7
		tmp_5_cast : 8
		p_Val2_4 : 9
		r_V : 10
		r_V_7 : 11
		lhs_V : 12
		ret_V_1 : 13
		p_Val2_7 : 14
		tmp_4 : 14
		tmp_9_cast : 15
		p_Val2_8 : 16
		StgValue_33 : 17
		tmp_10_cast : 1
		r_V_s : 2
		rhs_V_1 : 1
		ret_V_2 : 3
		tmp_1 : 4
		lhs_V_1 : 5
		ret_V_3 : 6
		p_Val2_12 : 7
		StgValue_43 : 8
		StgValue_44 : 10
		tmp_5 : 17
		tmp_7 : 17
		tmp_15_cast : 18
		r_V_8 : 19
		tmp_6 : 20
		p_Val2_17_cast : 21
		tmp_8 : 20
		tmp_19_cast_cast : 21
		p_Val2_14 : 22
		p_Val2_18_cast : 23
		p_Val2_18_cast_cas : 23
		StgValue_56 : 24
		tmp_20_cast : 18
		r_V_9 : 19
		tmp_9 : 20
		p_Val2_20_cast : 21
		tmp_10 : 20
		tmp_24_cast_cast : 21
		p_Val2_16 : 22
		p_Val2_21_cast : 23
		p_Val2_21_cast_cas : 23
		StgValue_66 : 24
		StgValue_67 : 24
		StgValue_68 : 24
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_s_fu_119       |    0    |    0    |    63   |
|          |        ret_V_fu_151       |    0    |    0    |   111   |
|    sub   |        r_V_7_fu_190       |    0    |    0    |    71   |
|          |       ret_V_1_fu_204      |    0    |    0    |   112   |
|          |       ret_V_2_fu_266      |    0    |    0    |   111   |
|          |        tmp_7_fu_318       |    0    |    0    |    71   |
|----------|---------------------------|---------|---------|---------|
|          |      p_Val2_4_fu_179      |    0    |    0    |    71   |
|          |      p_Val2_8_fu_232      |    0    |    0    |    71   |
|    add   |       ret_V_3_fu_290      |    0    |    0    |   111   |
|          |        tmp_5_fu_312       |    0    |    0    |    71   |
|          |      p_Val2_14_fu_360     |    0    |    0    |    62   |
|          |      p_Val2_16_fu_417     |    0    |    0    |    56   |
|----------|---------------------------|---------|---------|---------|
|          |        r_V_6_fu_129       |    6    |    0    |    35   |
|    mul   |        r_V_s_fu_252       |    9    |    0    |    36   |
|          |        r_V_8_fu_328       |    8    |    0    |    47   |
|          |        r_V_9_fu_385       |    8    |    0    |    47   |
|----------|---------------------------|---------|---------|---------|
|          |  StgValue_44_write_fu_78  |    0    |    0    |    0    |
|   write  |  StgValue_67_write_fu_85  |    0    |    0    |    0    |
|          |  StgValue_68_write_fu_92  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |        tmp_2_fu_103       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    p_Val2_1_cast_fu_111   |    0    |    0    |    0    |
|          |   tmp_1_cast_cast_fu_125  |    0    |    0    |    0    |
|          |     lhs_V_cast_fu_135     |    0    |    0    |    0    |
|          |    rhs_V_1_cast_fu_147    |    0    |    0    |    0    |
|          |         r_V_fu_186        |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_248    |    0    |    0    |    0    |
|   sext   |     tmp_15_cast_fu_324    |    0    |    0    |    0    |
|          |   p_Val2_17_cast_fu_344   |    0    |    0    |    0    |
|          |   p_Val2_18_cast_fu_366   |    0    |    0    |    0    |
|          | p_Val2_18_cast_cas_fu_371 |    0    |    0    |    0    |
|          |     tmp_20_cast_fu_381    |    0    |    0    |    0    |
|          |   p_Val2_20_cast_fu_401   |    0    |    0    |    0    |
|          |   p_Val2_21_cast_fu_423   |    0    |    0    |    0    |
|          | p_Val2_21_cast_cas_fu_428 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        rhs_V_fu_139       |    0    |    0    |    0    |
|bitconcatenate|        lhs_V_fu_196       |    0    |    0    |    0    |
|          |       rhs_V_1_fu_258      |    0    |    0    |    0    |
|          |       lhs_V_1_fu_282      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      p_Val2_3_fu_157      |    0    |    0    |    0    |
|          |      p_Val2_7_fu_210      |    0    |    0    |    0    |
|partselect|        tmp_1_fu_272       |    0    |    0    |    0    |
|          |      p_Val2_12_fu_296     |    0    |    0    |    0    |
|          |        tmp_6_fu_334       |    0    |    0    |    0    |
|          |        tmp_9_fu_391       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_3_fu_167       |    0    |    0    |    0    |
| bitselect|        tmp_4_fu_220       |    0    |    0    |    0    |
|          |        tmp_8_fu_348       |    0    |    0    |    0    |
|          |       tmp_10_fu_405       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_5_cast_fu_175     |    0    |    0    |    0    |
|   zext   |     tmp_9_cast_fu_228     |    0    |    0    |    0    |
|          |  tmp_19_cast_cast_fu_356  |    0    |    0    |    0    |
|          |  tmp_24_cast_cast_fu_413  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    31   |    0    |   1146  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   31   |    0   |  1146  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   31   |    0   |  1146  |
+-----------+--------+--------+--------+
