// Seed: 700474138
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd52,
    parameter id_9 = 32'd78
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input logic [7:0] id_8;
  input wire id_7;
  inout tri id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_6,
      id_1,
      id_5,
      id_1,
      id_3,
      id_3,
      id_1,
      id_6,
      id_5,
      id_4,
      id_6,
      id_1,
      id_3
  );
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  assign id_6 = (id_2 && id_6) == -1;
  assign id_5 = id_1 && -1 - -1 ? 1 : id_8;
  logic [1 : -1  +  -1 'h0] _id_9;
  wire id_10;
  ;
  logic [7:0][1 : -1] id_11;
  logic id_12;
  logic id_13;
  ;
  assign id_11.id_8[-1 : !{id_9==1, 1, 1, {1{1-id_2}}}] = id_2;
  always force id_9 = id_9;
endmodule
