<profile>

<section name = "Vivado HLS Report for 'inputdatamover'" level="0">
<item name = "Date">Fri May 30 11:15:38 2025
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">music</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu28dr-ffvg1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 1.237, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">199, 200, 199, 200, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">199, 199, 1, 1, 1, 200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 42, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 273, -, -</column>
<specialColumn name="Available">2160, 4272, 850560, 425280, 80</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_149_p2">+, 0, 0, 15, 1, 8</column>
<column name="in_V_data_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_V_data_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln8_fu_155_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="in_V_data_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="i_017_reg_101">9, 2, 8, 16</column>
<column name="in_V_data_0_data_out">9, 2, 128, 256</column>
<column name="in_V_data_0_state">15, 3, 2, 6</column>
<column name="in_V_last_V_0_state">15, 3, 2, 6</column>
<column name="in_r_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_017_reg_101">8, 0, 8, 0</column>
<column name="in_V_data_0_payload_A">128, 0, 128, 0</column>
<column name="in_V_data_0_payload_B">128, 0, 128, 0</column>
<column name="in_V_data_0_sel_rd">1, 0, 1, 0</column>
<column name="in_V_data_0_sel_wr">1, 0, 1, 0</column>
<column name="in_V_data_0_state">2, 0, 2, 0</column>
<column name="in_V_last_V_0_state">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, inputdatamover, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, inputdatamover, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, inputdatamover, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, inputdatamover, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, inputdatamover, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, inputdatamover, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, inputdatamover, return value</column>
<column name="in_r_TDATA">in, 128, axis, in_V_data, pointer</column>
<column name="in_r_TVALID">in, 1, axis, in_V_last_V, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_V_last_V, pointer</column>
<column name="in_r_TLAST">in, 1, axis, in_V_last_V, pointer</column>
<column name="out_strm_re_address0">out, 8, ap_memory, out_strm_re, array</column>
<column name="out_strm_re_ce0">out, 1, ap_memory, out_strm_re, array</column>
<column name="out_strm_re_we0">out, 1, ap_memory, out_strm_re, array</column>
<column name="out_strm_re_d0">out, 64, ap_memory, out_strm_re, array</column>
<column name="out_strm_im_address0">out, 8, ap_memory, out_strm_im, array</column>
<column name="out_strm_im_ce0">out, 1, ap_memory, out_strm_im, array</column>
<column name="out_strm_im_we0">out, 1, ap_memory, out_strm_im, array</column>
<column name="out_strm_im_d0">out, 64, ap_memory, out_strm_im, array</column>
</table>
</item>
</section>
</profile>
