;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	MOV -507, <-27
	MOV -507, <-27
	MOV -11, <-20
	CMP -207, <-126
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB 380, 40
	JMN -11, #10
	JMN -11, #10
	SPL 0, <-2
	SUB -207, <-120
	ADD #270, <0
	SPL 0, <-2
	SLT 20, @12
	SUB -207, <-126
	MOV @-127, 100
	SLT 20, @12
	ADD 210, 30
	CMP <0, @2
	MOV @-127, 100
	SUB <0, @2
	SUB -3, -2
	SUB -3, -2
	ADD #270, <1
	SUB <0, @2
	SUB <0, @2
	SUB -207, <-120
	SUB @-127, 100
	CMP 12, @10
	JMZ <-3, -2
	ADD 210, 30
	ADD 210, 30
	CMP @-127, 100
	ADD 103, 780
	JMZ 103, 780
	SUB 380, 40
	SUB -207, <-126
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	ADD 210, 30
	MOV -507, <-27
	SPL 0, <-2
	SPL 0, <-2
	MOV -1, <-20
	MOV -1, <-20
	MOV -11, <-20
	CMP -207, <-126
