<!doctype html><meta charset=utf-8>

<title>TC0630 FDP</title>
<link rel=icon sizes=16x16 href=fav.gif>
<link rel=stylesheet href=style.css>

<a href=home.html>Back</a>

<h1><img width=121 height=121 src=fdp.gif alt><span>TC0630 FDP<br>“F3 Display Processor”</span></h1>

<style>
	.pinout .vcc, .pinout  .gnd {
		border: none;
	}
</style>

<p>the <abbr>FDP</abbr> handles all graphics rendering, except for final palette lookup and alpha blending.
For each screen pixel, the <abbr>FDP</abbr> outputs two palette indexes. these are used as addresses for palette <abbr>RAM</abbr>, and the resulting colors are sent to the <abbr>FDA</abbr> for blending.
the four <abbr>RAM</abbr> chips to the left of the <abbr>FDP</abbr> are the sprite framebuffer.
the two <abbr>RAM</abbr> chips above the <abbr>FDP</abbr> are accessible to the <abbr>CPU</abbr>. these store the tilemaps, list of sprites to render, text/pixel data, and line effects

<h2>Pinout</h2>

<p>note: many of these pin assignments are only approximately correct

<figure>
<table class=pinout>
	<tr><th>1<td colspan=2>pal1.21 (chip select?)
	<tr><th>2<td colspan=2>ic9.3 (cpu.dsack0 && .dsack1 && .as)
	<tr><th>3<td colspan=2>cpu.ds
	<tr><th>4<td>A14<td rowspan=6 class=cont1>CPU address (high)
	<tr><th>5<td>A13
	<tr><th>6<td>A12
	<tr><th>7<td>A11
	<tr><th>8<td>A10
	<tr><th>9<td>A9
	<tr><th>10<td class=vcc>VCC
	<tr><th>11<td>A8<td class=cont2>CPU address (high)
	<tr><th>12<td>fcm.114<td rowspan=3 class=cont1>CPU address?<br>(low) through FCM
	<tr><th>13<td>fcm.113
	<tr><th>14<td>fcm.112
	<tr><th>15<td class=gnd>GND
	<tr><th>16<td>fcm.111<td rowspan=5 class=cont2>CPU address?<br>(low) through FCM
	<tr><th>17<td>fcm.96
	<tr><th>18<td>fcm.95
	<tr><th>19<td>fcm.94
	<tr><th>20<td>fcm.93
	<tr><th>21<td>fcm.32<td rowspan=6 class=cont1>CPU data?<br>through FCM
	<tr><th>22<td>fcm.91
	<tr><th>23<td>fcm.89
	<tr><th>24<td>fcm.88
	<tr><th>25<td>fcm.87
	<tr><th>26<td>fcm.86
	<tr><th>27<td class=gnd>GND
	<tr><th>28<td>fcm.85<td rowspan=2 class=cont2>CPU data?<br>through FCM
	<tr><th>29<td>fcm.84
	<tr><th>30<td><o-l>UW</o-l><td rowspan=22>graphics ram
	<tr><th>31<td><o-l>LW</o-l>
	<tr><th>32<td><o-l>CE</o-l>
	<tr><th>33<td>A16
	<tr><th>34<td>A15/D15
	<tr><th>35<td>A14/D14
	<tr><th>36<td>A13/D13
	<tr><th>37<td>A12/D12
	<tr><th>38<td class=gnd>GND
	<tr><th>39<td>A11/D11
	<tr><th>40<td>A8/D10
	<tr><th>41<td>A9/D9
	<tr><th>42<td>A10/D8
	<tr><th>43<td class=vcc>VCC
	<tr><th>44<td>A7/D7
	<tr><th>45<td>A6/D6
	<tr><th>46<td>A5/D5
	<tr><th>47<td>A4/D4
	<tr><th>48<td>A3/D3
	<tr><th>49<td>A2/D2
	<tr><th>50<td>A1/D1
	<tr><th>51<td>A0/D0
	<tr><th>52<td class=gnd>GND
</table>
<table class=pinout>
	<tr><th>53<td>A0/D0<td rowspan=15>sprite framebuffer<br>ram 1
	<tr><th>54<td>A1/D1
	<tr><th>55<td>A2/D2
	<tr><th>56<td>A3/D3
	<tr><th>57<td>A4/D4
	<tr><th>58<td>A5/D5
	<tr><th>59<td>A6/D6
	<tr><th>60<td class=gnd>GND
	<tr><th>61<td class=vcc>VCC
	<tr><th>62<td>A7/D9
	<tr><th>63<td>D10
	<tr><th>64<td>D11
	<tr><th>65<td>D12
	<tr><th>66<td>D13
	<tr><th>67<td>R/<o-l>W</o-l>
	<tr><th>68<td>A0/D0<td rowspan=14>sprite framebuffer<br>ram 2
	<tr><th>69<td>A1/D1
	<tr><th>70<td>A2/D2
	<tr><th>71<td>A3/D3
	<tr><th>72<td>A4/D4
	<tr><th>73<td class=gnd>GND
	<tr><th>74<td>A5/D5
	<tr><th>75<td>A6/D6
	<tr><th>76<td>A7/D9
	<tr><th>77<td>D10
	<tr><th>78<td>D11
	<tr><th>79<td>D12
	<tr><th>80<td>D13
	<tr><th>81<td>R/<o-l>W</o-l>
	<tr><th>82<td>A0/D0<td rowspan=14>sprite framebuffer<br>ram 3
	<tr><th>83<td>A1/D1
	<tr><th>84<td class=gnd>GND
	<tr><th>85<td>A2/D2
	<tr><th>86<td>A3/D3
	<tr><th>87<td>A4/D4
	<tr><th>88<td>A5/D5
	<tr><th>89<td>A6/D6
	<tr><th>90<td>A7/D9
	<tr><th>91<td>D10
	<tr><th>92<td>D11
	<tr><th>93<td>D12
	<tr><th>94<td>D13
	<tr><th>95<td>R/<o-l>W</o-l>
	<tr><th>96<td class=gnd>GND
	<tr><th>97<td class=vcc>VCC
	<tr><th>98<td>A0/D0<td rowspan=7 class=cont1>sprite framebuffer<br>ram 4
	<tr><th>99<td>A1/D1
	<tr><th>100<td>A2/D2
	<tr><th>101<td>A3/D3
	<tr><th>102<td>A4/D4
	<tr><th>103<td>A5/D5
	<tr><th>104<td>A6/D6
</table>
<table class=pinout>
	<tr><th>105<td>A7/D9<td rowspan=7 class=cont2>sprite framebuffer<br>ram 4
	<tr><th>106<td>D10
	<tr><th>107<td>D11
	<tr><th>108<td class=gnd>GND
	<tr><th>109<td>D12
	<tr><th>110<td>D13
	<tr><th>111<td>R/<o-l>W</o-l>
	<tr><th>112<td><o-l>RAS</o-l><td rowspan=6>sprite framebuffer<br>common
	<tr><th>113<td>? ic9.8 = 116
	<tr><th>114<td class=vcc>VCC
	<tr><th>115<td><o-l>OE</o-l>
	<tr><th>116<td><o-l>CAS</o-l>
	<tr><th>117<td>? ic9.11 = 112</trb>
	<tr><th>118<td colspan=2>? fcm.119 and fcm.128
	<tr><th>119<td class=gnd>GND
	<tr><th>120<td colspan=2>video sync
	<tr><th>121<td colspan=2>? pal7.19
	<tr><th>122<td colspan=2>? pullup (RB1.9)
	<tr><th>123<td colspan=2>6.6715 MHz clock
	<tr><th>124<td colspan=2>13.343 MHz clock
	<tr><th>125<td>A0/D0<td rowspan=32 class=cont1>graphics rom
	<tr><th>126<td>A1/D1
	<tr><th>127<td>A2/D2
	<tr><th>128<td>A3/D3
	<tr><th>129<td>A4/D4
	<tr><th>130<td>A5/D5
	<tr><th>131<td>A6/D6
	<tr><th>132<td>A7/D7
	<tr><th>133<td class=gnd>GND
	<tr><th>134<td>A8/D8
	<tr><th>135<td>A9/D9
	<tr><th>136<td>A10/D10
	<tr><th>137<td>A11/D11
	<tr><th>138<td>A12/D12
	<tr><th>139<td>A13/D13
	<tr><th>140<td>A14/D14
	<tr><th>141<td>A15/D15
	<tr><th>142<td class=gnd>GND
	<tr><th>143<td>A16/D16
	<tr><th>144<td>A17/D17
	<tr><th>145<td>A18/D18
	<tr><th>146<td>A19/D19
	<tr><th>147<td class=vcc>VCC
	<tr><th>148<td>A20/D20
	<tr><th>149<td>A21/D21
	<tr><th>150<td>A22/D22
	<tr><th>151<td>A23/D23
	<tr><th>152<td>D24
	<tr><th>153<td class=gnd>GND
	<tr><th>154<td>D25
	<tr><th>155<td>D26
	<tr><th>156<td>D27
</table>
<table class=pinout>
	<tr><th>157<td>D28<td rowspan=23 class=cont2>graphics rom
	<tr><th>158<td>D29
	<tr><th>159<td>D30
	<tr><th>160<td>D31
	<tr><th>161<td>D32
	<tr><th>162<td>D33
	<tr><th>163<td>D34
	<tr><th>164<td class=gnd>GND
	<tr><th>165<td class=vcc>VCC
	<tr><th>166<td>D35
	<tr><th>167<td>D36
	<tr><th>168<td>D37
	<tr><th>169<td>D38
	<tr><th>170<td>D39
	<tr><th>171<td>D40
	<tr><th>172<td>D41
	<tr><th>173<td>D42
	<tr><th>174<td>D43
	<tr><th>175<td>D44
	<tr><th>176<td>D45
	<tr><th>177<td class=gnd>GND
	<tr><th>178<td>D46
	<tr><th>179<td>D47
	<tr><th>180<td colspan=2>? carta.89 and cartc.3 and fdp.207
	<tr><th>181<td>fda.98
	<tr><th>182<td>A0<td rowspan=14>color output<br>(palette <abbr>RAM</abbr> address)
	<tr><th>183<td>A1
	<tr><th>184<td>A2
	<tr><th>185<td>A3
	<tr><th>186<td>A4
	<tr><th>187<td>A5
	<tr><th>188<td class=gnd>GND
	<tr><th>189<td>A6
	<tr><th>190<td>A7
	<tr><th>191<td>A8
	<tr><th>192<td>A9
	<tr><th>193<td>A10
	<tr><th>194<td>A11
	<tr><th>195<td>A12
	<tr><th>196<td>fda.3
	<tr><th>197<td>fda.4
	<tr><th>198<td>fda.5
	<tr><th>199<td>fda.6
	<tr><th>200<td class=gnd>GND
	<tr><th>201<td class=vcc>VCC
	<tr><th>202<td>fda.7
	<tr><th>203<td>fda.95
	<tr><th>204<td>fda.96
	<tr><th>205<td>? ic65.13
	<tr><th>206<td colspan=2>cpu.reset
	<tr><th>207<td colspan=2>same as fdp.180
	<tr><th>208<td colspan=2>? fcm.99, fda.26
</table>
</figure>

<script src=link.js></script>
