<module name="WKUP_VTM0_CFG1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VTM_PID" acronym="VTM_PID" offset="0x0" width="32" description="">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x1" description="Business unit - Processors" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x61B" description="Module functional identifier - CTRL MMR" range="" rwaccess="R"/>
    <bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x1" description="RTL revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision number - actual value determined by RTL" range="" rwaccess="R"/>
  </register>
  <register id="VTM_DEVINFO_PWR0" acronym="VTM_DEVINFO_PWR0" offset="0x4" width="32" description="Device specific voltage domain and temp sensor information register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="VTM_VD_MAP" width="4" begin="19" end="16" resetval="0xX" description="Core voltage domain (cVD) global mapping 4-bit code, in the context of this SOC." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EXT_WKUP_VDD" width="1" begin="13" end="13" resetval="0xX" description="This feature is not supported." range="" rwaccess="R"/>
    <bitfield id="VDD_RTC" width="1" begin="12" end="12" resetval="0xX" description="0: There is NO VDD_RTC in this SOC." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TMPSENS_CT" width="4" begin="7" end="4" resetval="0xX" description="Number of temperature sensors associated with this VTM." range="" rwaccess="R"/>
    <bitfield id="CVD_CT" width="4" begin="3" end="0" resetval="0xX" description="Number of core voltage domains in SOC." range="" rwaccess="R"/>
  </register>
  <register id="VTM_CLK_CTRL" acronym="VTM_CLK_CTRL" offset="0x8" width="32" description="VTM clock related control MMR.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_CLK_DIV" width="6" begin="5" end="0" resetval="0xX" description="Temperature sensor clock source divider selector." range="" rwaccess="RW"/>
  </register>
  <register id="VTM_MISC_CTRL" acronym="VTM_MISC_CTRL" offset="0xC" width="32" description="VTM miscellaneous control bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ANY_MAXT_OUTRG_ALERT_EN" width="1" begin="0" end="0" resetval="0x0" description="This bit when enable will cause, the VTM&#8217;s output therm_maxtemp_outrange_alert to be driven high, if any of the sources for the MAXT_OUTRG_ALERT, is set high." range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS0_CTRL" acronym="VTM_TMPSENS0_CTRL" offset="0x80" width="32" description="Temperature Sensor0/Band-gap0 control register.">
    <bitfield id="TH0_DEC_VAL" width="4" begin="31" end="28" resetval="0x0" description="Threshold point-0 (thpt0) decrement temp-value." range="" rwaccess="RW"/>
    <bitfield id="TH2_INC_VAL" width="4" begin="27" end="24" resetval="0x0" description="Threshold point-2 (thpt2) incremental temp-value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TH1_VAL" width="10" begin="21" end="12" resetval="0x0" description="Threshold point-1 (thpt1) temp-value." range="" rwaccess="RW"/>
    <bitfield id="MAXT_OUTRG_EN" width="1" begin="11" end="11" resetval="0x0" description="This bit enables generation of the alert in case the given temperature sensors generates a temp code above 125c." range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_EN" width="1" begin="10" end="10" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH2_EN" width="1" begin="9" end="9" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH1_EN" width="1" begin="8" end="8" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="CLKON_REQ" width="1" begin="7" end="7" resetval="0x0" description="This is the clock-gate enable request control of the 1-2Mhz clock used by the TMPSENS0 (VBGAPTSV2)." range="" rwaccess="RW"/>
    <bitfield id="CLRZ" width="1" begin="6" end="6" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="SOC" width="1" begin="5" end="5" resetval="0x0" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AIPOFF" width="1" begin="3" end="3" resetval="0x1" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="BGROFF" width="1" begin="2" end="2" resetval="0x1" description="VBGAPTSV2: Bandgap control:" range="" rwaccess="RW"/>
    <bitfield id="TMPSOFF" width="1" begin="1" end="1" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="CBIASSEL" width="1" begin="0" end="0" resetval="0x0" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS0_TRIM" acronym="VTM_TMPSENS0_TRIM" offset="0x84" width="32" description="Temperature Sensor0/Band-gap0 0 trim values register.">
    <bitfield id="DTR_BGAPV" width="8" begin="31" end="24" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_BGAPC" width="8" begin="23" end="16" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPSC" width="8" begin="15" end="8" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPS" width="8" begin="7" end="0" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS0_STAT" acronym="VTM_TMPSENS0_STAT" offset="0x88" width="32" description="Temperature Sensor0/Band-gap0 Status register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CLKON_ACK" width="1" begin="20" end="20" resetval="0xX" description="This is the clock-gate enable acknowledge status of the 1-2Mhz clock used by the TSENS0 (VBGAPTSV2)." range="" rwaccess="R"/>
    <bitfield id="VD_MAP" width="4" begin="19" end="16" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="MAXT_OUTRG_ALERT" width="1" begin="15" end="15" resetval="0xX" description="This bit will be driven to a level &#8216;1&#8217; for a given temperature monitor if it has its corresponding bit MAXT_OUTRG_EN == &#8216;1&#8217;, and the temperature reading is reporting to be outside the max temperature supported, temp&amp;amp;gt;125c ( DTEMP[9:0] &amp;amp;gt; d&#8217;946)." range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="14" end="14" resetval="0xX" description="This field reflects the status of the LT_TH0_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="13" end="13" resetval="0xX" description="This field reflects the status of the GT_TH2_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="12" end="12" resetval="0xX" description="This field reflects the status of the GT_TH1_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="EOC_FC_UPDATE" width="1" begin="11" end="11" resetval="0xX" description="This field is reset to &#8216;0&#8217; every time VTM." range="" rwaccess="R"/>
    <bitfield id="EOCZ" width="1" begin="10" end="10" resetval="0xX" description="EOCz value from VBGAPTSV2:" range="" rwaccess="R"/>
    <bitfield id="DTEMP" width="10" begin="9" end="0" resetval="0xX" description="DTEMP value from VBGAPTSV2:" range="" rwaccess="R"/>
  </register>
  <register id="VTM_TMPSENS1_CTRL" acronym="VTM_TMPSENS1_CTRL" offset="0x90" width="32" description="Temperature Sensor1/Band-gap1 control register.">
    <bitfield id="TH0_DEC_VAL" width="4" begin="31" end="28" resetval="0x0" description="Threshold point-0 (thpt0) decrement temp-value." range="" rwaccess="RW"/>
    <bitfield id="TH2_INC_VAL" width="4" begin="27" end="24" resetval="0x0" description="Threshold point-2 (thpt2) incremental temp-value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TH1_VAL" width="10" begin="21" end="12" resetval="0x0" description="Threshold point-1 (thpt1) temp-value." range="" rwaccess="RW"/>
    <bitfield id="MAXT_OUTRG_EN" width="1" begin="11" end="11" resetval="0x0" description="This bit enables generation of the alert in case the given temperature sensors generates a temp code above 125c." range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_EN" width="1" begin="10" end="10" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH2_EN" width="1" begin="9" end="9" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH1_EN" width="1" begin="8" end="8" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="CLKON_REQ" width="1" begin="7" end="7" resetval="0x0" description="This is the clock-gate enable request control of the 1-2Mhz clock used by the TMPSENS1 (VBGAPTSV2)." range="" rwaccess="RW"/>
    <bitfield id="CLRZ" width="1" begin="6" end="6" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="SOC" width="1" begin="5" end="5" resetval="0x0" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AIPOFF" width="1" begin="3" end="3" resetval="0x1" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="BGROFF" width="1" begin="2" end="2" resetval="0x1" description="VBGAPTSV2: Bandgap control:" range="" rwaccess="RW"/>
    <bitfield id="TMPSOFF" width="1" begin="1" end="1" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="CBIASSEL" width="1" begin="0" end="0" resetval="0x0" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS1_TRIM" acronym="VTM_TMPSENS1_TRIM" offset="0x94" width="32" description="Temperature Sensor1/Band-gap1 0 trim values register.">
    <bitfield id="DTR_BGAPV" width="8" begin="31" end="24" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_BGAPC" width="8" begin="23" end="16" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPSC" width="8" begin="15" end="8" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPS" width="8" begin="7" end="0" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS1_STAT" acronym="VTM_TMPSENS1_STAT" offset="0x98" width="32" description="Temperature Sensor1/Band-gap1 Status register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CLKON_ACK" width="1" begin="20" end="20" resetval="0xX" description="This is the clock-gate enable acknowledge status of the 1-2Mhz clock used by the TSENS1 (VBGAPTSV2)." range="" rwaccess="R"/>
    <bitfield id="VD_MAP" width="4" begin="19" end="16" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="MAXT_OUTRG_ALERT" width="1" begin="15" end="15" resetval="0xX" description="This bit will be driven to a level &#8216;1&#8217; for a given temperature monitor if it has its corresponding bit MAXT_OUTRG_EN == &#8216;1&#8217;, and the temperature reading is reporting to be outside the max temperature supported, temp&amp;amp;gt;125c ( DTEMP[9:0] &amp;amp;gt; d&#8217;946)." range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="14" end="14" resetval="0xX" description="This field reflects the status of the LT_TH0_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="13" end="13" resetval="0xX" description="This field reflects the status of the GT_TH2_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="12" end="12" resetval="0xX" description="This field reflects the status of the GT_TH1_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="EOC_FC_UPDATE" width="1" begin="11" end="11" resetval="0xX" description="This field is reset to &#8216;0&#8217; every time VTM." range="" rwaccess="R"/>
    <bitfield id="EOCZ" width="1" begin="10" end="10" resetval="0xX" description="EOCz value from VBGAPTSV2:" range="" rwaccess="R"/>
    <bitfield id="DTEMP" width="10" begin="9" end="0" resetval="0xX" description="DTEMP value from VBGAPTSV2:" range="" rwaccess="R"/>
  </register>
  <register id="VTM_TMPSENS2_CTRL" acronym="VTM_TMPSENS2_CTRL" offset="0xA0" width="32" description="Temperature Sensor2/Band-gap2 control register.">
    <bitfield id="TH0_DEC_VAL" width="4" begin="31" end="28" resetval="0x0" description="Threshold point-0 (thpt0) decrement temp-value." range="" rwaccess="RW"/>
    <bitfield id="TH2_INC_VAL" width="4" begin="27" end="24" resetval="0x0" description="Threshold point-2 (thpt2) incremental temp-value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TH1_VAL" width="10" begin="21" end="12" resetval="0x0" description="Threshold point-1 (thpt1) temp-value." range="" rwaccess="RW"/>
    <bitfield id="MAXT_OUTRG_EN" width="1" begin="11" end="11" resetval="0x0" description="This bit enables generation of the alert in case the given temperature sensors generates a temp code above 125c." range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_EN" width="1" begin="10" end="10" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH2_EN" width="1" begin="9" end="9" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH1_EN" width="1" begin="8" end="8" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="CLKON_REQ" width="1" begin="7" end="7" resetval="0x0" description="This is the clock-gate enable request control of the 1-2Mhz clock used by the TMPSENS2 (VBGAPTSV2)." range="" rwaccess="RW"/>
    <bitfield id="CLRZ" width="1" begin="6" end="6" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="SOC" width="1" begin="5" end="5" resetval="0x0" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AIPOFF" width="1" begin="3" end="3" resetval="0x1" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="BGROFF" width="1" begin="2" end="2" resetval="0x1" description="VBGAPTSV2: Bandgap control:" range="" rwaccess="RW"/>
    <bitfield id="TMPSOFF" width="1" begin="1" end="1" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="CBIASSEL" width="1" begin="0" end="0" resetval="0x0" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS2_TRIM" acronym="VTM_TMPSENS2_TRIM" offset="0xA4" width="32" description="Temperature Sensor2/Band-gap2 0 trim values register.">
    <bitfield id="DTR_BGAPV" width="8" begin="31" end="24" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_BGAPC" width="8" begin="23" end="16" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPSC" width="8" begin="15" end="8" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPS" width="8" begin="7" end="0" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS2_STAT" acronym="VTM_TMPSENS2_STAT" offset="0xA8" width="32" description="Temperature Sensor2/Band-gap2 Status register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CLKON_ACK" width="1" begin="20" end="20" resetval="0xX" description="This is the clock-gate enable acknowledge status of the 1-2Mhz clock used by the TSENS2 (VBGAPTSV2)." range="" rwaccess="R"/>
    <bitfield id="VD_MAP" width="4" begin="19" end="16" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="MAXT_OUTRG_ALERT" width="1" begin="15" end="15" resetval="0xX" description="This bit will be driven to a level &#8216;1&#8217; for a given temperature monitor if it has its corresponding bit MAXT_OUTRG_EN == &#8216;1&#8217;, and the temperature reading is reporting to be outside the max temperature supported, temp&amp;amp;gt;125c ( DTEMP[9:0] &amp;amp;gt; d&#8217;946)." range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="14" end="14" resetval="0xX" description="This field reflects the status of the LT_TH0_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="13" end="13" resetval="0xX" description="This field reflects the status of the GT_TH2_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="12" end="12" resetval="0xX" description="This field reflects the status of the GT_TH1_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="EOC_FC_UPDATE" width="1" begin="11" end="11" resetval="0xX" description="This field is reset to &#8216;0&#8217; every time VTM." range="" rwaccess="R"/>
    <bitfield id="EOCZ" width="1" begin="10" end="10" resetval="0xX" description="EOCz value from VBGAPTSV2:" range="" rwaccess="R"/>
    <bitfield id="DTEMP" width="10" begin="9" end="0" resetval="0xX" description="DTEMP value from VBGAPTSV2:" range="" rwaccess="R"/>
  </register>
  <register id="VTM_TMPSENS3_CTRL" acronym="VTM_TMPSENS3_CTRL" offset="0xB0" width="32" description="Temperature Sensor3/Band-gap3 control register.">
    <bitfield id="TH0_DEC_VAL" width="4" begin="31" end="28" resetval="0x0" description="Threshold point-0 (thpt0) decrement temp-value." range="" rwaccess="RW"/>
    <bitfield id="TH2_INC_VAL" width="4" begin="27" end="24" resetval="0x0" description="Threshold point-2 (thpt2) incremental temp-value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TH1_VAL" width="10" begin="21" end="12" resetval="0x0" description="Threshold point-1 (thpt1) temp-value." range="" rwaccess="RW"/>
    <bitfield id="MAXT_OUTRG_EN" width="1" begin="11" end="11" resetval="0x0" description="This bit enables generation of the alert in case the given temperature sensors generates a temp code above 125c." range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_EN" width="1" begin="10" end="10" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH2_EN" width="1" begin="9" end="9" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH1_EN" width="1" begin="8" end="8" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="CLKON_REQ" width="1" begin="7" end="7" resetval="0x0" description="This is the clock-gate enable request control of the 1-2Mhz clock used by the TMPSENS3 (VBGAPTSV2)." range="" rwaccess="RW"/>
    <bitfield id="CLRZ" width="1" begin="6" end="6" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="SOC" width="1" begin="5" end="5" resetval="0x0" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AIPOFF" width="1" begin="3" end="3" resetval="0x1" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="BGROFF" width="1" begin="2" end="2" resetval="0x1" description="VBGAPTSV2: Bandgap control:" range="" rwaccess="RW"/>
    <bitfield id="TMPSOFF" width="1" begin="1" end="1" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="CBIASSEL" width="1" begin="0" end="0" resetval="0x0" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS3_TRIM" acronym="VTM_TMPSENS3_TRIM" offset="0xB4" width="32" description="Temperature Sensor3/Band-gap3 0 trim values register.">
    <bitfield id="DTR_BGAPV" width="8" begin="31" end="24" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_BGAPC" width="8" begin="23" end="16" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPSC" width="8" begin="15" end="8" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPS" width="8" begin="7" end="0" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS3_STAT" acronym="VTM_TMPSENS3_STAT" offset="0xB8" width="32" description="Temperature Sensor3/Band-gap3 Status register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CLKON_ACK" width="1" begin="20" end="20" resetval="0xX" description="This is the clock-gate enable acknowledge status of the 1-2Mhz clock used by the TSENS3 (VBGAPTSV2)." range="" rwaccess="R"/>
    <bitfield id="VD_MAP" width="4" begin="19" end="16" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="MAXT_OUTRG_ALERT" width="1" begin="15" end="15" resetval="0xX" description="This bit will be driven to a level &#8216;1&#8217; for a given temperature monitor if it has its corresponding bit MAXT_OUTRG_EN == &#8216;1&#8217;, and the temperature reading is reporting to be outside the max temperature supported, temp&amp;amp;gt;125c ( DTEMP[9:0] &amp;amp;gt; d&#8217;946)." range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="14" end="14" resetval="0xX" description="This field reflects the status of the LT_TH0_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="13" end="13" resetval="0xX" description="This field reflects the status of the GT_TH2_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="12" end="12" resetval="0xX" description="This field reflects the status of the GT_TH1_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="EOC_FC_UPDATE" width="1" begin="11" end="11" resetval="0xX" description="This field is reset to &#8216;0&#8217; every time VTM." range="" rwaccess="R"/>
    <bitfield id="EOCZ" width="1" begin="10" end="10" resetval="0xX" description="EOCz value from VBGAPTSV2:" range="" rwaccess="R"/>
    <bitfield id="DTEMP" width="10" begin="9" end="0" resetval="0xX" description="DTEMP value from VBGAPTSV2:" range="" rwaccess="R"/>
  </register>
  <register id="VTM_TMPSENS4_CTRL" acronym="VTM_TMPSENS4_CTRL" offset="0xC0" width="32" description="Temperature Sensor4/Band-gap4 control register.">
    <bitfield id="TH0_DEC_VAL" width="4" begin="31" end="28" resetval="0x0" description="Threshold point-0 (thpt0) decrement temp-value." range="" rwaccess="RW"/>
    <bitfield id="TH2_INC_VAL" width="4" begin="27" end="24" resetval="0x0" description="Threshold point-2 (thpt2) incremental temp-value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TH1_VAL" width="10" begin="21" end="12" resetval="0x0" description="Threshold point-1 (thpt1) temp-value." range="" rwaccess="RW"/>
    <bitfield id="MAXT_OUTRG_EN" width="1" begin="11" end="11" resetval="0x0" description="This bit enables generation of the alert in case the given temperature sensors generates a temp code above 125c." range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_EN" width="1" begin="10" end="10" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH2_EN" width="1" begin="9" end="9" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH1_EN" width="1" begin="8" end="8" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="CLKON_REQ" width="1" begin="7" end="7" resetval="0x0" description="This is the clock-gate enable request control of the 1-2Mhz clock used by the TMPSENS4 (VBGAPTSV2)." range="" rwaccess="RW"/>
    <bitfield id="CLRZ" width="1" begin="6" end="6" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="SOC" width="1" begin="5" end="5" resetval="0x0" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AIPOFF" width="1" begin="3" end="3" resetval="0x1" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="BGROFF" width="1" begin="2" end="2" resetval="0x1" description="VBGAPTSV2: Bandgap control:" range="" rwaccess="RW"/>
    <bitfield id="TMPSOFF" width="1" begin="1" end="1" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="CBIASSEL" width="1" begin="0" end="0" resetval="0x0" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS4_TRIM" acronym="VTM_TMPSENS4_TRIM" offset="0xC4" width="32" description="Temperature Sensor4/Band-gap4 0 trim values register.">
    <bitfield id="DTR_BGAPV" width="8" begin="31" end="24" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_BGAPC" width="8" begin="23" end="16" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPSC" width="8" begin="15" end="8" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPS" width="8" begin="7" end="0" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS4_STAT" acronym="VTM_TMPSENS4_STAT" offset="0xC8" width="32" description="Temperature Sensor4/Band-gap4 Status register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CLKON_ACK" width="1" begin="20" end="20" resetval="0xX" description="This is the clock-gate enable acknowledge status of the 1-2Mhz clock used by the TSENS4 (VBGAPTSV2)." range="" rwaccess="R"/>
    <bitfield id="VD_MAP" width="4" begin="19" end="16" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="MAXT_OUTRG_ALERT" width="1" begin="15" end="15" resetval="0xX" description="This bit will be driven to a level &#8216;1&#8217; for a given temperature monitor if it has its corresponding bit MAXT_OUTRG_EN == &#8216;1&#8217;, and the temperature reading is reporting to be outside the max temperature supported, temp&amp;amp;gt;125c ( DTEMP[9:0] &amp;amp;gt; d&#8217;946)." range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="14" end="14" resetval="0xX" description="This field reflects the status of the LT_TH0_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="13" end="13" resetval="0xX" description="This field reflects the status of the GT_TH2_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="12" end="12" resetval="0xX" description="This field reflects the status of the GT_TH1_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="EOC_FC_UPDATE" width="1" begin="11" end="11" resetval="0xX" description="This field is reset to &#8216;0&#8217; every time VTM." range="" rwaccess="R"/>
    <bitfield id="EOCZ" width="1" begin="10" end="10" resetval="0xX" description="EOCz value from VBGAPTSV2:" range="" rwaccess="R"/>
    <bitfield id="DTEMP" width="10" begin="9" end="0" resetval="0xX" description="DTEMP value from VBGAPTSV2:" range="" rwaccess="R"/>
  </register>
  <register id="VTM_TMPSENS5_CTRL" acronym="VTM_TMPSENS5_CTRL" offset="0xD0" width="32" description="Temperature Sensor5/Band-gap5 control register.">
    <bitfield id="TH0_DEC_VAL" width="4" begin="31" end="28" resetval="0x0" description="Threshold point-0 (thpt0) decrement temp-value." range="" rwaccess="RW"/>
    <bitfield id="TH2_INC_VAL" width="4" begin="27" end="24" resetval="0x0" description="Threshold point-2 (thpt2) incremental temp-value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TH1_VAL" width="10" begin="21" end="12" resetval="0x0" description="Threshold point-1 (thpt1) temp-value." range="" rwaccess="RW"/>
    <bitfield id="MAXT_OUTRG_EN" width="1" begin="11" end="11" resetval="0x0" description="This bit enables generation of the alert in case the given temperature sensors generates a temp code above 125c." range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_EN" width="1" begin="10" end="10" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH2_EN" width="1" begin="9" end="9" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH1_EN" width="1" begin="8" end="8" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="CLKON_REQ" width="1" begin="7" end="7" resetval="0x0" description="This is the clock-gate enable request control of the 1-2Mhz clock used by the TMPSENS5 (VBGAPTSV2)." range="" rwaccess="RW"/>
    <bitfield id="CLRZ" width="1" begin="6" end="6" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="SOC" width="1" begin="5" end="5" resetval="0x0" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AIPOFF" width="1" begin="3" end="3" resetval="0x1" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="BGROFF" width="1" begin="2" end="2" resetval="0x1" description="VBGAPTSV2: Bandgap control:" range="" rwaccess="RW"/>
    <bitfield id="TMPSOFF" width="1" begin="1" end="1" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="CBIASSEL" width="1" begin="0" end="0" resetval="0x0" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS5_TRIM" acronym="VTM_TMPSENS5_TRIM" offset="0xD4" width="32" description="Temperature Sensor5/Band-gap5 0 trim values register.">
    <bitfield id="DTR_BGAPV" width="8" begin="31" end="24" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_BGAPC" width="8" begin="23" end="16" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPSC" width="8" begin="15" end="8" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPS" width="8" begin="7" end="0" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS5_STAT" acronym="VTM_TMPSENS5_STAT" offset="0xD8" width="32" description="Temperature Sensor5/Band-gap5 Status register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CLKON_ACK" width="1" begin="20" end="20" resetval="0xX" description="This is the clock-gate enable acknowledge status of the 1-2Mhz clock used by the TSENS5 (VBGAPTSV2)." range="" rwaccess="R"/>
    <bitfield id="VD_MAP" width="4" begin="19" end="16" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="MAXT_OUTRG_ALERT" width="1" begin="15" end="15" resetval="0xX" description="This bit will be driven to a level &#8216;1&#8217; for a given temperature monitor if it has its corresponding bit MAXT_OUTRG_EN == &#8216;1&#8217;, and the temperature reading is reporting to be outside the max temperature supported, temp&amp;amp;gt;125c ( DTEMP[9:0] &amp;amp;gt; d&#8217;946)." range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="14" end="14" resetval="0xX" description="This field reflects the status of the LT_TH0_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="13" end="13" resetval="0xX" description="This field reflects the status of the GT_TH2_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="12" end="12" resetval="0xX" description="This field reflects the status of the GT_TH1_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="EOC_FC_UPDATE" width="1" begin="11" end="11" resetval="0xX" description="This field is reset to &#8216;0&#8217; every time VTM." range="" rwaccess="R"/>
    <bitfield id="EOCZ" width="1" begin="10" end="10" resetval="0xX" description="EOCz value from VBGAPTSV2:" range="" rwaccess="R"/>
    <bitfield id="DTEMP" width="10" begin="9" end="0" resetval="0xX" description="DTEMP value from VBGAPTSV2:" range="" rwaccess="R"/>
  </register>
  <register id="VTM_TMPSENS6_CTRL" acronym="VTM_TMPSENS6_CTRL" offset="0xE0" width="32" description="Temperature Sensor6/Band-gap6 control register.">
    <bitfield id="TH0_DEC_VAL" width="4" begin="31" end="28" resetval="0x0" description="Threshold point-0 (thpt0) decrement temp-value." range="" rwaccess="RW"/>
    <bitfield id="TH2_INC_VAL" width="4" begin="27" end="24" resetval="0x0" description="Threshold point-2 (thpt2) incremental temp-value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TH1_VAL" width="10" begin="21" end="12" resetval="0x0" description="Threshold point-1 (thpt1) temp-value." range="" rwaccess="RW"/>
    <bitfield id="MAXT_OUTRG_EN" width="1" begin="11" end="11" resetval="0x0" description="This bit enables generation of the alert in case the given temperature sensors generates a temp code above 125c." range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_EN" width="1" begin="10" end="10" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH2_EN" width="1" begin="9" end="9" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH1_EN" width="1" begin="8" end="8" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="CLKON_REQ" width="1" begin="7" end="7" resetval="0x0" description="This is the clock-gate enable request control of the 1-2Mhz clock used by the TMPSENS6 (VBGAPTSV2)." range="" rwaccess="RW"/>
    <bitfield id="CLRZ" width="1" begin="6" end="6" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="SOC" width="1" begin="5" end="5" resetval="0x0" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AIPOFF" width="1" begin="3" end="3" resetval="0x1" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="BGROFF" width="1" begin="2" end="2" resetval="0x1" description="VBGAPTSV2: Bandgap control:" range="" rwaccess="RW"/>
    <bitfield id="TMPSOFF" width="1" begin="1" end="1" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="CBIASSEL" width="1" begin="0" end="0" resetval="0x0" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS6_TRIM" acronym="VTM_TMPSENS6_TRIM" offset="0xE4" width="32" description="Temperature Sensor6/Band-gap6 0 trim values register.">
    <bitfield id="DTR_BGAPV" width="8" begin="31" end="24" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_BGAPC" width="8" begin="23" end="16" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPSC" width="8" begin="15" end="8" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPS" width="8" begin="7" end="0" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS6_STAT" acronym="VTM_TMPSENS6_STAT" offset="0xE8" width="32" description="Temperature Sensor6/Band-gap6 Status register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CLKON_ACK" width="1" begin="20" end="20" resetval="0xX" description="This is the clock-gate enable acknowledge status of the 1-2Mhz clock used by the TSENS6 (VBGAPTSV2)." range="" rwaccess="R"/>
    <bitfield id="VD_MAP" width="4" begin="19" end="16" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="MAXT_OUTRG_ALERT" width="1" begin="15" end="15" resetval="0xX" description="This bit will be driven to a level &#8216;1&#8217; for a given temperature monitor if it has its corresponding bit MAXT_OUTRG_EN == &#8216;1&#8217;, and the temperature reading is reporting to be outside the max temperature supported, temp&amp;amp;gt;125c ( DTEMP[9:0] &amp;amp;gt; d&#8217;946)." range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="14" end="14" resetval="0xX" description="This field reflects the status of the LT_TH0_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="13" end="13" resetval="0xX" description="This field reflects the status of the GT_TH2_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="12" end="12" resetval="0xX" description="This field reflects the status of the GT_TH1_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="EOC_FC_UPDATE" width="1" begin="11" end="11" resetval="0xX" description="This field is reset to &#8216;0&#8217; every time VTM." range="" rwaccess="R"/>
    <bitfield id="EOCZ" width="1" begin="10" end="10" resetval="0xX" description="EOCz value from VBGAPTSV2:" range="" rwaccess="R"/>
    <bitfield id="DTEMP" width="10" begin="9" end="0" resetval="0xX" description="DTEMP value from VBGAPTSV2:" range="" rwaccess="R"/>
  </register>
  <register id="VTM_TMPSENS7_CTRL" acronym="VTM_TMPSENS7_CTRL" offset="0xF0" width="32" description="Temperature Sensor7/Band-gap7 control register.">
    <bitfield id="TH0_DEC_VAL" width="4" begin="31" end="28" resetval="0x0" description="Threshold point-0 (thpt0) decrement temp-value." range="" rwaccess="RW"/>
    <bitfield id="TH2_INC_VAL" width="4" begin="27" end="24" resetval="0x0" description="Threshold point-2 (thpt2) incremental temp-value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TH1_VAL" width="10" begin="21" end="12" resetval="0x0" description="Threshold point-1 (thpt1) temp-value." range="" rwaccess="RW"/>
    <bitfield id="MAXT_OUTRG_EN" width="1" begin="11" end="11" resetval="0x0" description="This bit enables generation of the alert in case the given temperature sensors generates a temp code above 125c." range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_EN" width="1" begin="10" end="10" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH2_EN" width="1" begin="9" end="9" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="GT_TH1_EN" width="1" begin="8" end="8" resetval="0x0" description="Temp event/level control:" range="" rwaccess="RW"/>
    <bitfield id="CLKON_REQ" width="1" begin="7" end="7" resetval="0x0" description="This is the clock-gate enable request control of the 1-2Mhz clock used by the TMPSENS7 (VBGAPTSV2)." range="" rwaccess="RW"/>
    <bitfield id="CLRZ" width="1" begin="6" end="6" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="SOC" width="1" begin="5" end="5" resetval="0x0" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AIPOFF" width="1" begin="3" end="3" resetval="0x1" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="BGROFF" width="1" begin="2" end="2" resetval="0x1" description="VBGAPTSV2: Bandgap control:" range="" rwaccess="RW"/>
    <bitfield id="TMPSOFF" width="1" begin="1" end="1" resetval="0x1" description="VBGAPTSV2: Temp-Monitor control:" range="" rwaccess="RW"/>
    <bitfield id="CBIASSEL" width="1" begin="0" end="0" resetval="0x0" description="VBGAPTSV2:Bandgap/Temp-Monitor control:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS7_TRIM" acronym="VTM_TMPSENS7_TRIM" offset="0xF4" width="32" description="Temperature Sensor7/Band-gap7 0 trim values register.">
    <bitfield id="DTR_BGAPV" width="8" begin="31" end="24" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_BGAPC" width="8" begin="23" end="16" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPSC" width="8" begin="15" end="8" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
    <bitfield id="DTR_TEMPS" width="8" begin="7" end="0" resetval="0xX" description="Trim values for VBGAPTSV2:" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_TMPSENS7_STAT" acronym="VTM_TMPSENS7_STAT" offset="0xF8" width="32" description="Temperature Sensor7/Band-gap7 Status register.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CLKON_ACK" width="1" begin="20" end="20" resetval="0xX" description="This is the clock-gate enable acknowledge status of the 1-2Mhz clock used by the TSENS7 (VBGAPTSV2)." range="" rwaccess="R"/>
    <bitfield id="VD_MAP" width="4" begin="19" end="16" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="MAXT_OUTRG_ALERT" width="1" begin="15" end="15" resetval="0xX" description="This bit will be driven to a level &#8216;1&#8217; for a given temperature monitor if it has its corresponding bit MAXT_OUTRG_EN == &#8216;1&#8217;, and the temperature reading is reporting to be outside the max temperature supported, temp&amp;amp;gt;125c ( DTEMP[9:0] &amp;amp;gt; d&#8217;946)." range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="14" end="14" resetval="0xX" description="This field reflects the status of the LT_TH0_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="13" end="13" resetval="0xX" description="This field reflects the status of the GT_TH2_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="12" end="12" resetval="0xX" description="This field reflects the status of the GT_TH1_ALERT comparator result." range="" rwaccess="R"/>
    <bitfield id="EOC_FC_UPDATE" width="1" begin="11" end="11" resetval="0xX" description="This field is reset to &#8216;0&#8217; every time VTM." range="" rwaccess="R"/>
    <bitfield id="EOCZ" width="1" begin="10" end="10" resetval="0xX" description="EOCz value from VBGAPTSV2:" range="" rwaccess="R"/>
    <bitfield id="DTEMP" width="10" begin="9" end="0" resetval="0xX" description="DTEMP value from VBGAPTSV2:" range="" rwaccess="R"/>
  </register>
  <register id="VTM_DEVINFO_VD0" acronym="VTM_DEVINFO_VD0" offset="0x100" width="32" description="Voltage domain 0 information register.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AVS0_SUP" width="1" begin="12" end="12" resetval="0xX" description="Indicates if the cVD associated with this VTM&#8217;s VD0 mmr supports AVS-Class0:" range="" rwaccess="RW"/>
    <bitfield id="VD_MAP" width="4" begin="11" end="8" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="TSENS_EVT_SEL_DFLT" width="8" begin="7" end="0" resetval="0xX" description="These are the default/recommended settings to be used/set in field" range="" rwaccess="R"/>
  </register>
  <register id="VTM_OPPVID_VD0" acronym="VTM_OPPVID_VD0" offset="0x104" width="32" description="Voltage domain 0 VID actual code used as reference by Firmware to set the various voltage domain supply voltages. Reset defaults are sourced from efuse for each OPP.">
    <bitfield id="OPP_TRB_DFLT" width="8" begin="31" end="24" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_TRB (turbo)." range="" rwaccess="R"/>
    <bitfield id="OPP_ODR_DFLT" width="8" begin="23" end="16" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_ODR (overdrive)." range="" rwaccess="R"/>
    <bitfield id="OPP_NOM_DFLT" width="8" begin="15" end="8" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_NOM (nominal)." range="" rwaccess="R"/>
    <bitfield id="OPP_LOW_DFLT" width="8" begin="7" end="0" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_LOW." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD0_STAT" acronym="VTM_EVT_VD0_STAT" offset="0x108" width="32" description="Voltage domain 0 event and control status register.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="2" end="2" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="1" end="1" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="0" end="0" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the OR of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD0_SET" acronym="VTM_EVT_VD0_SET" offset="0x10C" width="32" description="Voltage domain 0 event and control set register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD0." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_EVT_VD0_CLR" acronym="VTM_EVT_VD0_CLR" offset="0x110" width="32" description="Voltage domain 0 event and control clear register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD0." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_DEVINFO_VD1" acronym="VTM_DEVINFO_VD1" offset="0x120" width="32" description="Voltage domain 1 information register.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AVS0_SUP" width="1" begin="12" end="12" resetval="0xX" description="Indicates if the cVD associated with this VTM&#8217;s VD1 mmr supports AVS-Class0:" range="" rwaccess="RW"/>
    <bitfield id="VD_MAP" width="4" begin="11" end="8" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="TSENS_EVT_SEL_DFLT" width="8" begin="7" end="0" resetval="0xX" description="These are the default/recommended settings to be used/set in field" range="" rwaccess="R"/>
  </register>
  <register id="VTM_OPPVID_VD1" acronym="VTM_OPPVID_VD1" offset="0x124" width="32" description="Voltage domain 1 VID actual code used as reference by Firmware to set the various voltage domain supply voltages. Reset defaults are sourced from efuse for each OPP.">
    <bitfield id="OPP_TRB_DFLT" width="8" begin="31" end="24" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_TRB (turbo)." range="" rwaccess="R"/>
    <bitfield id="OPP_ODR_DFLT" width="8" begin="23" end="16" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_ODR (overdrive)." range="" rwaccess="R"/>
    <bitfield id="OPP_NOM_DFLT" width="8" begin="15" end="8" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_NOM (nominal)." range="" rwaccess="R"/>
    <bitfield id="OPP_LOW_DFLT" width="8" begin="7" end="0" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_LOW." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD1_STAT" acronym="VTM_EVT_VD1_STAT" offset="0x128" width="32" description="Voltage domain 1 event and control status register.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="2" end="2" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="1" end="1" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="0" end="0" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the OR of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD1_SET" acronym="VTM_EVT_VD1_SET" offset="0x12C" width="32" description="Voltage domain 1 event and control set register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD1." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_EVT_VD1_CLR" acronym="VTM_EVT_VD1_CLR" offset="0x130" width="32" description="Voltage domain 1 event and control clear register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD1." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_DEVINFO_VD2" acronym="VTM_DEVINFO_VD2" offset="0x140" width="32" description="Voltage domain 2 information register.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AVS0_SUP" width="1" begin="12" end="12" resetval="0xX" description="Indicates if the cVD associated with this VTM&#8217;s VD2 mmr supports AVS-Class0:" range="" rwaccess="RW"/>
    <bitfield id="VD_MAP" width="4" begin="11" end="8" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="TSENS_EVT_SEL_DFLT" width="8" begin="7" end="0" resetval="0xX" description="These are the default/recommended settings to be used/set in field" range="" rwaccess="R"/>
  </register>
  <register id="VTM_OPPVID_VD2" acronym="VTM_OPPVID_VD2" offset="0x144" width="32" description="Voltage domain 2 VID actual code used as reference by Firmware to set the various voltage domain supply voltages. Reset defaults are sourced from efuse for each OPP.">
    <bitfield id="OPP_TRB_DFLT" width="8" begin="31" end="24" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_TRB (turbo)." range="" rwaccess="R"/>
    <bitfield id="OPP_ODR_DFLT" width="8" begin="23" end="16" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_ODR (overdrive)." range="" rwaccess="R"/>
    <bitfield id="OPP_NOM_DFLT" width="8" begin="15" end="8" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_NOM (nominal)." range="" rwaccess="R"/>
    <bitfield id="OPP_LOW_DFLT" width="8" begin="7" end="0" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_LOW." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD2_STAT" acronym="VTM_EVT_VD2_STAT" offset="0x148" width="32" description="Voltage domain 2 event and control status register.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="2" end="2" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="1" end="1" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="0" end="0" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the OR of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD2_SET" acronym="VTM_EVT_VD2_SET" offset="0x14C" width="32" description="Voltage domain 2 event and control set register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD2." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_EVT_VD2_CLR" acronym="VTM_EVT_VD2_CLR" offset="0x150" width="32" description="Voltage domain 2 event and control clear register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD2." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_DEVINFO_VD3" acronym="VTM_DEVINFO_VD3" offset="0x160" width="32" description="Voltage domain 3 information register.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AVS0_SUP" width="1" begin="12" end="12" resetval="0xX" description="Indicates if the cVD associated with this VTM&#8217;s VD3 mmr supports AVS-Class0:" range="" rwaccess="RW"/>
    <bitfield id="VD_MAP" width="4" begin="11" end="8" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="TSENS_EVT_SEL_DFLT" width="8" begin="7" end="0" resetval="0xX" description="These are the default/recommended settings to be used/set in field" range="" rwaccess="R"/>
  </register>
  <register id="VTM_OPPVID_VD3" acronym="VTM_OPPVID_VD3" offset="0x164" width="32" description="Voltage domain 3 VID actual code used as reference by Firmware to set the various voltage domain supply voltages. Reset defaults are sourced from efuse for each OPP.">
    <bitfield id="OPP_TRB_DFLT" width="8" begin="31" end="24" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_TRB (turbo)." range="" rwaccess="R"/>
    <bitfield id="OPP_ODR_DFLT" width="8" begin="23" end="16" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_ODR (overdrive)." range="" rwaccess="R"/>
    <bitfield id="OPP_NOM_DFLT" width="8" begin="15" end="8" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_NOM (nominal)." range="" rwaccess="R"/>
    <bitfield id="OPP_LOW_DFLT" width="8" begin="7" end="0" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_LOW." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD3_STAT" acronym="VTM_EVT_VD3_STAT" offset="0x168" width="32" description="Voltage domain 3 event and control status register.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="2" end="2" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="1" end="1" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="0" end="0" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the OR of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD3_SET" acronym="VTM_EVT_VD3_SET" offset="0x16C" width="32" description="Voltage domain 3 event and control set register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD3." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_EVT_VD3_CLR" acronym="VTM_EVT_VD3_CLR" offset="0x170" width="32" description="Voltage domain 3 event and control clear register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD3." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_DEVINFO_VD4" acronym="VTM_DEVINFO_VD4" offset="0x180" width="32" description="Voltage domain 4 information register.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AVS0_SUP" width="1" begin="12" end="12" resetval="0xX" description="Indicates if the cVD associated with this VTM&#8217;s VD4 mmr supports AVS-Class0:" range="" rwaccess="RW"/>
    <bitfield id="VD_MAP" width="4" begin="11" end="8" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="TSENS_EVT_SEL_DFLT" width="8" begin="7" end="0" resetval="0xX" description="These are the default/recommended settings to be used/set in field" range="" rwaccess="R"/>
  </register>
  <register id="VTM_OPPVID_VD4" acronym="VTM_OPPVID_VD4" offset="0x184" width="32" description="Voltage domain 4 VID actual code used as reference by Firmware to set the various voltage domain supply voltages. Reset defaults are sourced from efuse for each OPP.">
    <bitfield id="OPP_TRB_DFLT" width="8" begin="31" end="24" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_TRB (turbo)." range="" rwaccess="R"/>
    <bitfield id="OPP_ODR_DFLT" width="8" begin="23" end="16" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_ODR (overdrive)." range="" rwaccess="R"/>
    <bitfield id="OPP_NOM_DFLT" width="8" begin="15" end="8" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_NOM (nominal)." range="" rwaccess="R"/>
    <bitfield id="OPP_LOW_DFLT" width="8" begin="7" end="0" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_LOW." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD4_STAT" acronym="VTM_EVT_VD4_STAT" offset="0x188" width="32" description="Voltage domain 4 event and control status register.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="2" end="2" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="1" end="1" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="0" end="0" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the OR of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD4_SET" acronym="VTM_EVT_VD4_SET" offset="0x18C" width="32" description="Voltage domain 4 event and control set register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD4." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_EVT_VD4_CLR" acronym="VTM_EVT_VD4_CLR" offset="0x190" width="32" description="Voltage domain 4 event and control clear register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD4." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_DEVINFO_VD5" acronym="VTM_DEVINFO_VD5" offset="0x1A0" width="32" description="Voltage domain 5 information register.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AVS0_SUP" width="1" begin="12" end="12" resetval="0xX" description="Indicates if the cVD associated with this VTM&#8217;s VD5 mmr supports AVS-Class0:" range="" rwaccess="RW"/>
    <bitfield id="VD_MAP" width="4" begin="11" end="8" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="TSENS_EVT_SEL_DFLT" width="8" begin="7" end="0" resetval="0xX" description="These are the default/recommended settings to be used/set in field" range="" rwaccess="R"/>
  </register>
  <register id="VTM_OPPVID_VD5" acronym="VTM_OPPVID_VD5" offset="0x1A4" width="32" description="Voltage domain 5 VID actual code used as reference by Firmware to set the various voltage domain supply voltages. Reset defaults are sourced from efuse for each OPP.">
    <bitfield id="OPP_TRB_DFLT" width="8" begin="31" end="24" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_TRB (turbo)." range="" rwaccess="R"/>
    <bitfield id="OPP_ODR_DFLT" width="8" begin="23" end="16" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_ODR (overdrive)." range="" rwaccess="R"/>
    <bitfield id="OPP_NOM_DFLT" width="8" begin="15" end="8" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_NOM (nominal)." range="" rwaccess="R"/>
    <bitfield id="OPP_LOW_DFLT" width="8" begin="7" end="0" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_LOW." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD5_STAT" acronym="VTM_EVT_VD5_STAT" offset="0x1A8" width="32" description="Voltage domain 5 event and control status register.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="2" end="2" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="1" end="1" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="0" end="0" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the OR of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD5_SET" acronym="VTM_EVT_VD5_SET" offset="0x1AC" width="32" description="Voltage domain 5 event and control set register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD5." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_EVT_VD5_CLR" acronym="VTM_EVT_VD5_CLR" offset="0x1B0" width="32" description="Voltage domain 5 event and control clear register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD5." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_DEVINFO_VD6" acronym="VTM_DEVINFO_VD6" offset="0x1C0" width="32" description="Voltage domain 6 information register.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AVS0_SUP" width="1" begin="12" end="12" resetval="0xX" description="Indicates if the cVD associated with this VTM&#8217;s VD6 mmr supports AVS-Class0:" range="" rwaccess="RW"/>
    <bitfield id="VD_MAP" width="4" begin="11" end="8" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="TSENS_EVT_SEL_DFLT" width="8" begin="7" end="0" resetval="0xX" description="These are the default/recommended settings to be used/set in field" range="" rwaccess="R"/>
  </register>
  <register id="VTM_OPPVID_VD6" acronym="VTM_OPPVID_VD6" offset="0x1C4" width="32" description="Voltage domain 6 VID actual code used as reference by Firmware to set the various voltage domain supply voltages. Reset defaults are sourced from efuse for each OPP.">
    <bitfield id="OPP_TRB_DFLT" width="8" begin="31" end="24" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_TRB (turbo)." range="" rwaccess="R"/>
    <bitfield id="OPP_ODR_DFLT" width="8" begin="23" end="16" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_ODR (overdrive)." range="" rwaccess="R"/>
    <bitfield id="OPP_NOM_DFLT" width="8" begin="15" end="8" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_NOM (nominal)." range="" rwaccess="R"/>
    <bitfield id="OPP_LOW_DFLT" width="8" begin="7" end="0" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_LOW." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD6_STAT" acronym="VTM_EVT_VD6_STAT" offset="0x1C8" width="32" description="Voltage domain 6 event and control status register.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="2" end="2" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="1" end="1" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="0" end="0" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the OR of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD6_SET" acronym="VTM_EVT_VD6_SET" offset="0x1CC" width="32" description="Voltage domain 6 event and control set register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD6." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_EVT_VD6_CLR" acronym="VTM_EVT_VD6_CLR" offset="0x1D0" width="32" description="Voltage domain 6 event and control clear register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD6." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_DEVINFO_VD7" acronym="VTM_DEVINFO_VD7" offset="0x1E0" width="32" description="Voltage domain 7 information register.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AVS0_SUP" width="1" begin="12" end="12" resetval="0xX" description="Indicates if the cVD associated with this VTM&#8217;s VD7 mmr supports AVS-Class0:" range="" rwaccess="RW"/>
    <bitfield id="VD_MAP" width="4" begin="11" end="8" resetval="0xX" description="Device specific field." range="" rwaccess="R"/>
    <bitfield id="TSENS_EVT_SEL_DFLT" width="8" begin="7" end="0" resetval="0xX" description="These are the default/recommended settings to be used/set in field" range="" rwaccess="R"/>
  </register>
  <register id="VTM_OPPVID_VD7" acronym="VTM_OPPVID_VD7" offset="0x1E4" width="32" description="Voltage domain 7 VID actual code used as reference by Firmware to set the various voltage domain supply voltages. Reset defaults are sourced from efuse for each OPP.">
    <bitfield id="OPP_TRB_DFLT" width="8" begin="31" end="24" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_TRB (turbo)." range="" rwaccess="R"/>
    <bitfield id="OPP_ODR_DFLT" width="8" begin="23" end="16" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_ODR (overdrive)." range="" rwaccess="R"/>
    <bitfield id="OPP_NOM_DFLT" width="8" begin="15" end="8" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_NOM (nominal)." range="" rwaccess="R"/>
    <bitfield id="OPP_LOW_DFLT" width="8" begin="7" end="0" resetval="0xX" description="VID code that represents the required VDD value in this Voltage domain to operate at OPP_LOW." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD7_STAT" acronym="VTM_EVT_VD7_STAT" offset="0x1E8" width="32" description="Voltage domain 7 event and control status register.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LT_TH0_ALERT" width="1" begin="2" end="2" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH2_ALERT" width="1" begin="1" end="1" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the combination of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
    <bitfield id="GT_TH1_ALERT" width="1" begin="0" end="0" resetval="0xX" description="This bit reflects the status of the merged temperature alert resulting from the OR of all the similar alerts produced by the temp-monitors selected as showed in field TSENS_EVTMRG_SEL." range="" rwaccess="R"/>
  </register>
  <register id="VTM_EVT_VD7_SET" acronym="VTM_EVT_VD7_SET" offset="0x1EC" width="32" description="Voltage domain 7 event and control set register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD7." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_EVT_VD7_CLR" acronym="VTM_EVT_VD7_CLR" offset="0x1F0" width="32" description="Voltage domain 7 event and control clear register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TSENS_EVT_SEL" width="8" begin="23" end="16" resetval="0x0" description="In this field we select which of the event contributions of the 8-maximum possible temp-monitors controlled by this VTM will contribute to generate the merged event/alerts of this VD7." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LT_TH0_OR" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set then the LT_TH0_alert will only become &#8216;0&#8217; when all its contribution alerts from the multiple sensors selected are all &#8216;0&#8217;." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VTM_GT_TH1_INT_RAW_STAT_SET" acronym="VTM_GT_TH1_INT_RAW_STAT_SET" offset="0x204" width="32" description="Interrupt RAW event status and set MMR for interrupt GT_TH1 for each voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt for voltage domain 1. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="VTM_GT_TH1_INT_EN_STAT_CLR" acronym="VTM_GT_TH1_INT_EN_STAT_CLR" offset="0x208" width="32" description="Enabled interrupt event status and clear MMR for interrupt GT_TH1 per voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to clear the pending GT_TH1 interrupt for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to clear the pending GT_TH1 interrupt for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to clear the pending GT_TH1 interrupt for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to clear the pending GT_TH1 interrupt for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to clear the pending GT_TH1 interrupt for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to clear the pending GT_TH1 interrupt for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to clear the pending GT_TH1 interrupt for voltage domain 1. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to clear the pending GT_TH1 interrupt for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="VTM_GT_TH1_INT_EN_SET" acronym="VTM_GT_TH1_INT_EN_SET" offset="0x214" width="32" description="Enable set MMR for interrupt GT_TH1 for each voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt enable for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt enable for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt enable for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt enable for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt enable for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt enable for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt enable for voltage domain 1. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to set the GT_TH1 interrupt enable for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="VTM_GT_TH1_INT_EN_CLR" acronym="VTM_GT_TH1_INT_EN_CLR" offset="0x218" width="32" description="Enable clear MMR for interrupt GT_TH1 for each voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to clear the GT_TH1 interrupt enable for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to clear the GT_TH1 interrupt enable for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to clear the GT_TH1 interrupt enable for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to clear the GT_TH1 interrupt enable for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to clear the GT_TH1 interrupt enable for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to clear the GT_TH1 interrupt enable for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to clear the GT_TH1 interrupt enable for voltage domain 1 . Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to clear the GT_TH1 interrupt enable for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="VTM_GT_TH2_INT_RAW_STAT_SET" acronym="VTM_GT_TH2_INT_RAW_STAT_SET" offset="0x224" width="32" description="Interrupt RAW event status and set MMR for interrupt GT_TH2 for each voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt for voltage domain 1. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="VTM_GT_TH2_INT_EN_STAT_CLR" acronym="VTM_GT_TH2_INT_EN_STAT_CLR" offset="0x228" width="32" description="Enabled interrupt event status and clear MMR for interrupt GT_TH2 per voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to clear the pending GT_TH2 interrupt for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to clear the pending GT_TH2 interrupt for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to clear the pending GT_TH2 interrupt for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to clear the pending GT_TH2 interrupt for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to clear the pending GT_TH2 interrupt for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to clear the pending GT_TH2 interrupt for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to clear the pending GT_TH2 interrupt for voltage domain 1. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to clear the pending GT_TH2 interrupt for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="VTM_GT_TH2_INT_EN_SET" acronym="VTM_GT_TH2_INT_EN_SET" offset="0x234" width="32" description="Enable set MMR for interrupt GT_TH2 for each voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt enable for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt enable for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt enable for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt enable for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt enable for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt enable for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt enable for voltage domain 1. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to set the GT_TH2 interrupt enable for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="VTM_GT_TH2_INT_EN_CLR" acronym="VTM_GT_TH2_INT_EN_CLR" offset="0x238" width="32" description="Enable clear MMR for interrupt GT_TH2 for each voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to clear the GT_TH2 interrupt enable for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to clear the GT_TH2 interrupt enable for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to clear the GT_TH2 interrupt enable for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to clear the GT_TH2 interrupt enable for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to clear the GT_TH2 interrupt enable for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to clear the GT_TH2 interrupt enable for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to clear the GT_TH2 interrupt enable for voltage domain 1 . Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to clear the GT_TH2 interrupt enable for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="VTM_LT_TH0_INT_RAW_STAT_SET" acronym="VTM_LT_TH0_INT_RAW_STAT_SET" offset="0x244" width="32" description="Interrupt RAW event status and set MMR for interrupt LT_TH0 for each voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt for voltage domain 1. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="VTM_LT_TH0_INT_EN_STAT_CLR" acronym="VTM_LT_TH0_INT_EN_STAT_CLR" offset="0x248" width="32" description="Enabled interrupt event status and clear MMR for interrupt LT_TH0 per voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to clear the pending LT_TH0 interrupt for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to clear the pending LT_TH0 interrupt for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to clear the pending LT_TH0 interrupt for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to clear the pending LT_TH0 interrupt for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to clear the pending LT_TH0 interrupt for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to clear the pending LT_TH0 interrupt for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to clear the pending LT_TH0 interrupt for voltage domain 1. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to clear the pending LT_TH0 interrupt for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="VTM_LT_TH0_INT_EN_SET" acronym="VTM_LT_TH0_INT_EN_SET" offset="0x254" width="32" description="Enable set MMR for interrupt LT_TH0 for each voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt enable for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt enable for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt enable for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt enable for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt enable for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt enable for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt enable for voltage domain 1. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to set the LT_TH0 interrupt enable for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="VTM_LT_TH0_INT_EN_CLR" acronym="VTM_LT_TH0_INT_EN_CLR" offset="0x258" width="32" description="Enable clear MMR for interrupt LT_TH0 for each voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INT_VD7" width="1" begin="7" end="7" resetval="0x0" description="Write 1 to clear the LT_TH0 interrupt enable for voltage domain 7. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD6" width="1" begin="6" end="6" resetval="0x0" description="Write 1 to clear the LT_TH0 interrupt enable for voltage domain 6. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD5" width="1" begin="5" end="5" resetval="0x0" description="Write 1 to clear the LT_TH0 interrupt enable for voltage domain 5. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD4" width="1" begin="4" end="4" resetval="0x0" description="Write 1 to clear the LT_TH0 interrupt enable for voltage domain 4. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD3" width="1" begin="3" end="3" resetval="0x0" description="Write 1 to clear the LT_TH0 interrupt enable for voltage domain 3. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD2" width="1" begin="2" end="2" resetval="0x0" description="Write 1 to clear the LT_TH0 interrupt enable for voltage domain 2. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD1" width="1" begin="1" end="1" resetval="0x0" description="Write 1 to clear the LT_TH0 interrupt enable for voltage domain 1 . Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="INT_VD0" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to clear the LT_TH0 interrupt enable for voltage domain 0. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
</module>
