// Seed: 3125989826
module module_0 #(
    parameter id_5 = 32'd37
) (
    input tri1 module_0,
    input wand id_1
);
  logic id_3;
  wire  id_4;
  parameter id_5 = -1;
  wire id_6;
  assign id_3[1 : id_5] = !id_1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd34
) (
    input  tri0 id_0,
    output wand id_1
    , id_4,
    input  tri1 _id_2
);
  wire  [  -1 'b0 :  id_2  ]  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  [  1  :  1  ]  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
