ALDERLAKE:

MEM_LOAD_COMPLETED.L1_MISS_ANY : EventSel=43H UMask=FDH , 
MEM_LOAD_RETIRED.L1_MISS: EventSel=D1H UMask=08H
MEM_LOAD_RETIRED.L1_HIT: EventSel=D1H UMask=01H,
L2_RQSTS.DEMAND_DATA_RD_HIT: EventSel=24H UMask=C1H,
MEM_LOAD_RETIRED.L3_HIT: EventSel=D1H UMask=04H,
LONGEST_LAT_CACHE.MISS: EventSel=2EH UMask=41H,
UOPS_RETIRED.STALLS: EventSel=C2H UMask=02H Invert=1 CMask=01H,
INST_RETIRED.NOP: EventSel=C0H UMask=02H, 
L1D.REPLACEMENT: EventSel=51H UMask=01H,
LSD.UOPS: EventSel=A8H UMask=01H,
MEM_INST_RETIRED.ANY: EventSel=D0H UMask=83H,
MEM_BOUND_STALLS.LOAD_DRAM_HIT: EventSel=34H UMask=04H,
MEM_LOAD_UOPS_RETIRED.DRAM_HIT: EventSel=D1H UMask=80H,
UOPS_RETIRED.ALL: EventSel=C2H UMask=00H,
UNC_M_ACT_COUNT_TOTAL: EventSel=26H UMask=00H,
UNC_M_DRAM_PAGE_HIT_RD: EventSel=1CH UMask=00H,
UNC_M_DRAM_PAGE_MISS_RD: EventSel=1EH UMask=00H,
UNC_M_DRAM_PAGE_HIT_WR: EventSel=1FH UMask=00H,
UNC_M_DRAM_PAGE_MISS_WR: EventSel=21H UMask=00H,
UNC_M_PRE_COUNT_PAGE_MISS: EventSel=27H UMask=00H,


