;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @-721, 103
	ADD @127, 106
	SUB @121, 103
	DJN -1, @-20
	SLT 210, 36
	SUB @121, 103
	SUB @121, 103
	JMN @12, #200
	MOV -7, <-20
	SUB @127, 106
	SUB @12, @10
	SUB @121, 106
	SUB #12, @200
	SUB 12, @10
	SLT <300, 90
	SUB @-127, 102
	CMP 1, <1
	MOV @0, @2
	JMZ -207, @-120
	MOV -7, <-20
	SUB @-127, 102
	MOV -7, <-20
	SLT 221, 600
	JMN -1, @-20
	ADD <-30, 9
	ADD -207, <-120
	SUB 12, @10
	MOV 221, 600
	MOV -7, <-20
	MOV @127, 100
	SUB @127, 106
	MOV @127, 100
	MOV -7, <-20
	SUB @-127, 102
	SUB @128, 103
	SUB @121, 103
	JMP <127, 106
	ADD -1, <-20
	ADD #270, <1
	DJN -1, @-20
	SUB @-127, 100
	ADD #270, <1
	SPL 0, <332
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
