// Seed: 859405075
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  inout id_1;
  assign id_3 = id_1 && 1 && 1 && id_2;
  assign id_2 = id_2 / 1'b0 & id_2;
  logic id_3;
endmodule
