#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 10 09:22:09 2023
# Process ID: 13316
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent432 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab8_example\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {D:/_Code/verilog/interface_lab/RVfpga_SoC_lab8_example/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
