vga_clock_generator_clk_wiz.v,verilog,xil_defaultlib,../../../../vga_test.srcs/sources_1/ip/vga_clock_generator/vga_clock_generator_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
vga_clock_generator.v,verilog,xil_defaultlib,../../../../vga_test.srcs/sources_1/ip/vga_clock_generator/vga_clock_generator.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
