#define __DIB3000MB_PRIV_H_INCLUDED__
#define err(format, arg...)  printk(KERN_ERR     "dib3000: " format "\n" , ## arg)
#define info(format, arg...) printk(KERN_INFO    "dib3000: " format "\n" , ## arg)
#define warn(format, arg...) printk(KERN_WARNING "dib3000: " format "\n" , ## arg)
#define rd(reg) dib3000_read_reg(state,reg)
#define wr(reg,val) if (dib3000_write_reg(state,reg,val)) \
#define wr_foreach(a,v)
#define set_or(reg,val) wr(reg,rd(reg) | val)
#define set_and(reg,val) wr(reg,rd(reg) & val)
#define dprintk(level,args...) \
do  while (0)
#define DIB3000_ACTIVATE_PID_FILTERING	(0x2000)
#define DIB3000_ALPHA_0					(     0)
#define DIB3000_ALPHA_1					(     1)
#define DIB3000_ALPHA_2					(     2)
#define DIB3000_ALPHA_4					(     4)
#define DIB3000_CONSTELLATION_QPSK		(     0)
#define DIB3000_CONSTELLATION_16QAM		(     1)
#define DIB3000_CONSTELLATION_64QAM		(     2)
#define DIB3000_GUARD_TIME_1_32			(     0)
#define DIB3000_GUARD_TIME_1_16			(     1)
#define DIB3000_GUARD_TIME_1_8			(     2)
#define DIB3000_GUARD_TIME_1_4			(     3)
#define DIB3000_TRANSMISSION_MODE_2K	(     0)
#define DIB3000_TRANSMISSION_MODE_8K	(     1)
#define DIB3000_SELECT_LP				(     0)
#define DIB3000_SELECT_HP				(     1)
#define DIB3000_FEC_1_2					(     1)
#define DIB3000_FEC_2_3					(     2)
#define DIB3000_FEC_3_4					(     3)
#define DIB3000_FEC_5_6					(     5)
#define DIB3000_FEC_7_8					(     7)
#define DIB3000_HRCH_OFF				(     0)
#define DIB3000_HRCH_ON					(     1)
#define DIB3000_DDS_INVERSION_OFF		(     0)
#define DIB3000_DDS_INVERSION_ON		(     1)
#define DIB3000_TUNER_WRITE_ENABLE(a)	(0xffff & (a << 8))
#define DIB3000_TUNER_WRITE_DISABLE(a)	(0xffff & ((a << 8) | (1 << 7)))
#define DIB3000_REG_MANUFACTOR_ID		(  1025)
#define DIB3000_I2C_ID_DIBCOM			(0x01b3)
#define DIB3000_REG_DEVICE_ID			(  1026)
#define DIB3000MB_DEVICE_ID				(0x3000)
#define DIB3000MC_DEVICE_ID				(0x3001)
#define DIB3000P_DEVICE_ID				(0x3002)
struct dib3000_state ;
#define DIB3000MB_REG_RESTART			(     0)
#define DIB3000MB_RESTART_OFF			(     0)
#define DIB3000MB_RESTART_AUTO_SEARCH		(1 << 1)
#define DIB3000MB_RESTART_CTRL				(1 << 2)
#define DIB3000MB_RESTART_AGC				(1 << 3)
#define DIB3000MB_REG_FFT				(     1)
#define DIB3000MB_REG_GUARD_TIME		(     2)
#define DIB3000MB_REG_QAM				(     3)
#define DIB3000MB_REG_VIT_ALPHA			(     4)
#define DIB3000MB_REG_DDS_INV			(     5)
#define DIB3000MB_REG_DDS_FREQ_MSB		(     6)
#define DIB3000MB_REG_DDS_FREQ_LSB		(     7)
#define DIB3000MB_DDS_FREQ_MSB				(   178)
#define DIB3000MB_DDS_FREQ_LSB				(  8990)
static u16 dib3000mb_reg_timing_freq[] = ;
static u16 dib3000mb_timing_freq[][2] = ;
static u16 dib3000mb_reg_impulse_noise[] = ;
enum dib3000mb_impulse_noise_type ;
static u16 dib3000mb_impulse_noise_values[][5] = ;
static u16 dib3000mb_reg_agc_gain[] = ;
static u16 dib3000mb_default_agc_gain[] =
;
static u16 dib3000mb_reg_phase_noise[] = ;
static u16 dib3000mb_default_noise_phase[] = ;
static u16 dib3000mb_reg_lock_duration[] = ;
static u16 dib3000mb_default_lock_duration[] = ;
static u16 dib3000mb_reg_agc_bandwidth[] = ;
static u16 dib3000mb_agc_bandwidth_low[]  =
;
static u16 dib3000mb_agc_bandwidth_high[] =
;
#define DIB3000MB_REG_LOCK0_MASK		(    51)
#define DIB3000MB_LOCK0_DEFAULT				(     4)
#define DIB3000MB_REG_LOCK1_MASK		(    52)
#define DIB3000MB_LOCK1_SEARCH_4			(0x0004)
#define DIB3000MB_LOCK1_SEARCH_2048			(0x0800)
#define DIB3000MB_LOCK1_DEFAULT				(0x0001)
#define DIB3000MB_REG_LOCK2_MASK		(    53)
#define DIB3000MB_LOCK2_DEFAULT				(0x0080)
#define DIB3000MB_REG_SEQ				(    54)
static u16 dib3000mb_reg_bandwidth[] = ;
static u16 dib3000mb_bandwidth_6mhz[] =
;
static u16 dib3000mb_bandwidth_7mhz[] =
;
static u16 dib3000mb_bandwidth_8mhz[] =
;
#define DIB3000MB_REG_UNK_68				(    68)
#define DIB3000MB_UNK_68						(     0)
#define DIB3000MB_REG_UNK_69				(    69)
#define DIB3000MB_UNK_69						(     0)
#define DIB3000MB_REG_UNK_71				(    71)
#define DIB3000MB_UNK_71						(     0)
#define DIB3000MB_REG_UNK_77				(    77)
#define DIB3000MB_UNK_77						(     6)
#define DIB3000MB_REG_UNK_78				(    78)
#define DIB3000MB_UNK_78						(0x0080)
#define DIB3000MB_REG_ISI				(    79)
#define DIB3000MB_ISI_ACTIVATE				(     0)
#define DIB3000MB_ISI_INHIBIT				(     1)
#define DIB3000MB_REG_SYNC_IMPROVEMENT	(    84)
#define DIB3000MB_SYNC_IMPROVE_2K_1_8		(     3)
#define DIB3000MB_SYNC_IMPROVE_DEFAULT		(     0)
#define DIB3000MB_REG_PHASE_NOISE		(    87)
#define DIB3000MB_PHASE_NOISE_DEFAULT	(     0)
#define DIB3000MB_REG_UNK_92				(    92)
#define DIB3000MB_UNK_92						(0x0080)
#define DIB3000MB_REG_UNK_96				(    96)
#define DIB3000MB_UNK_96						(0x0010)
#define DIB3000MB_REG_UNK_97				(    97)
#define DIB3000MB_UNK_97						(0x0009)
#define DIB3000MB_REG_MOBILE_MODE		(   101)
#define DIB3000MB_MOBILE_MODE_ON			(     1)
#define DIB3000MB_MOBILE_MODE_OFF			(     0)
#define DIB3000MB_REG_UNK_106			(   106)
#define DIB3000MB_UNK_106					(0x0080)
#define DIB3000MB_REG_UNK_107			(   107)
#define DIB3000MB_UNK_107					(0x0080)
#define DIB3000MB_REG_UNK_108			(   108)
#define DIB3000MB_UNK_108					(0x0080)
#define DIB3000MB_REG_UNK_121			(   121)
#define DIB3000MB_UNK_121_2K				(     7)
#define DIB3000MB_UNK_121_DEFAULT			(     5)
#define DIB3000MB_REG_UNK_122			(   122)
#define DIB3000MB_UNK_122					(  2867)
#define DIB3000MB_REG_MOBILE_MODE_QAM	(   126)
#define DIB3000MB_MOBILE_MODE_QAM_64		(     3)
#define DIB3000MB_MOBILE_MODE_QAM_QPSK_16	(     1)
#define DIB3000MB_MOBILE_MODE_QAM_OFF		(     0)
#define DIB3000MB_REG_DATA_IN_DIVERSITY		(   127)
#define DIB3000MB_DATA_DIVERSITY_IN_OFF			(     0)
#define DIB3000MB_DATA_DIVERSITY_IN_ON			(     2)
#define DIB3000MB_REG_VIT_HRCH			(   128)
#define DIB3000MB_REG_VIT_CODE_RATE		(   129)
#define DIB3000MB_REG_VIT_HP			(   130)
#define DIB3000MB_REG_BERLEN			(   135)
#define DIB3000MB_BERLEN_LONG				(     0)
#define DIB3000MB_BERLEN_DEFAULT			(     1)
#define DIB3000MB_BERLEN_MEDIUM				(     2)
#define DIB3000MB_BERLEN_SHORT				(     3)
#define DIB3000MB_REG_FIFO_142			(   142)
#define DIB3000MB_FIFO_142					(     0)
#define DIB3000MB_REG_MPEG2_OUT_MODE	(   143)
#define DIB3000MB_MPEG2_OUT_MODE_204		(     0)
#define DIB3000MB_MPEG2_OUT_MODE_188		(     1)
#define DIB3000MB_REG_PID_PARSE			(   144)
#define DIB3000MB_PID_PARSE_INHIBIT		(     0)
#define DIB3000MB_PID_PARSE_ACTIVATE	(     1)
#define DIB3000MB_REG_FIFO				(   145)
#define DIB3000MB_FIFO_INHIBIT				(     1)
#define DIB3000MB_FIFO_ACTIVATE				(     0)
#define DIB3000MB_REG_FIFO_146			(   146)
#define DIB3000MB_FIFO_146					(     3)
#define DIB3000MB_REG_FIFO_147			(   147)
#define DIB3000MB_FIFO_147					(0x0100)
#define DIB3000MB_REG_FIRST_PID			(   153)
#define DIB3000MB_NUM_PIDS				(    16)
#define DIB3000MB_REG_OUTPUT_MODE		(   169)
#define DIB3000MB_OUTPUT_MODE_GATED_CLK		(     0)
#define DIB3000MB_OUTPUT_MODE_CONT_CLK		(     1)
#define DIB3000MB_OUTPUT_MODE_SERIAL		(     2)
#define DIB3000MB_OUTPUT_MODE_DATA_DIVERSITY	(     5)
#define DIB3000MB_OUTPUT_MODE_SLAVE			(     6)
#define DIB3000MB_REG_IRQ_EVENT_MASK		(   170)
#define DIB3000MB_IRQ_EVENT_MASK				(     0)
static u16 dib3000mb_reg_filter_coeffs[] = ;
static u16 dib3000mb_filter_coeffs[] = ;
#define DIB3000MB_REG_MOBILE_ALGO		(   195)
#define DIB3000MB_MOBILE_ALGO_ON			(     0)
#define DIB3000MB_MOBILE_ALGO_OFF			(     1)
#define DIB3000MB_REG_MULTI_DEMOD_MSB	(   206)
#define DIB3000MB_REG_MULTI_DEMOD_LSB	(   207)
#define DIB3000MB_MULTI_DEMOD_MSB			( 32767)
#define DIB3000MB_MULTI_DEMOD_LSB			(  4095)
#define DIB3000MB_REG_RESET_DEVICE		(  1024)
#define DIB3000MB_RESET_DEVICE				(0x812c)
#define DIB3000MB_RESET_DEVICE_RST			(     0)
#define DIB3000MB_REG_CLOCK				(  1027)
#define DIB3000MB_CLOCK_DEFAULT				(0x9000)
#define DIB3000MB_CLOCK_DIVERSITY			(0x92b0)
#define DIB3000MB_REG_POWER_CONTROL		(  1028)
#define DIB3000MB_POWER_DOWN				(     1)
#define DIB3000MB_POWER_UP					(     0)
#define DIB3000MB_REG_ELECT_OUT_MODE	(  1029)
#define DIB3000MB_ELECT_OUT_MODE_OFF		(     0)
#define DIB3000MB_ELECT_OUT_MODE_ON			(     1)
#define DIB3000MB_REG_TUNER				(  1089)
#define DIB3000MB_REG_AGC_LOCK			(   324)
#define DIB3000MB_REG_AGC_POWER			(   325)
#define DIB3000MB_REG_AGC1_VALUE		(   326)
#define DIB3000MB_REG_AGC2_VALUE		(   327)
#define DIB3000MB_REG_RF_POWER			(   328)
#define DIB3000MB_REG_DDS_VALUE_MSB		(   339)
#define DIB3000MB_REG_DDS_VALUE_LSB		(   340)
#define DIB3000MB_REG_TIMING_OFFSET_MSB	(   341)
#define DIB3000MB_REG_TIMING_OFFSET_LSB	(   342)
#define DIB3000MB_REG_FFT_WINDOW_POS	(   353)
#define DIB3000MB_REG_CARRIER_LOCK		(   355)
#define DIB3000MB_REG_NOISE_POWER_MSB	(   372)
#define DIB3000MB_REG_NOISE_POWER_LSB	(   373)
#define DIB3000MB_REG_MOBILE_NOISE_MSB	(   374)
#define DIB3000MB_REG_MOBILE_NOISE_LSB	(   375)
#define DIB3000MB_REG_SIGNAL_POWER		(   380)
#define DIB3000MB_REG_MER_MSB			(   381)
#define DIB3000MB_REG_MER_LSB			(   382)
#define DIB3000MB_REG_TPS_LOCK			(   394)
#define DIB3000MB_REG_TPS_QAM			(   398)
#define DIB3000MB_REG_TPS_HRCH			(   399)
#define DIB3000MB_REG_TPS_VIT_ALPHA		(   400)
#define DIB3000MB_REG_TPS_CODE_RATE_HP	(   401)
#define DIB3000MB_REG_TPS_CODE_RATE_LP	(   402)
#define DIB3000MB_REG_TPS_GUARD_TIME	(   403)
#define DIB3000MB_REG_TPS_FFT			(   404)
#define DIB3000MB_REG_TPS_CELL_ID		(   406)
#define DIB3000MB_REG_TPS_1				(   408)
#define DIB3000MB_REG_TPS_2				(   409)
#define DIB3000MB_REG_TPS_3				(   410)
#define DIB3000MB_REG_TPS_4				(   411)
#define DIB3000MB_REG_TPS_5				(   412)
#define DIB3000MB_REG_BER_MSB			(   414)
#define DIB3000MB_REG_BER_LSB			(   415)
#define DIB3000MB_REG_PACKET_ERROR_RATE	(   417)
#define DIB3000MB_REG_UNC				(   420)
#define DIB3000MB_REG_VIT_LCK			(   421)
#define DIB3000MB_REG_VIT_INDICATOR		(   422)
#define DIB3000MB_REG_TS_SYNC_LOCK		(   423)
#define DIB3000MB_REG_TS_RS_LOCK		(   424)
#define DIB3000MB_REG_LOCK0_VALUE		(   425)
#define DIB3000MB_REG_LOCK1_VALUE		(   426)
#define DIB3000MB_REG_LOCK2_VALUE		(   427)
#define DIB3000MB_REG_AS_IRQ_PENDING	(   434)
