# File saved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
# 
# non-default properties - (restore without -noprops)
property attrcolor #000000
property attrfontsize 8
property autobundle 1
property backgroundcolor #ffffff
property boxcolor0 #000000
property boxcolor1 #000000
property boxcolor2 #000000
property boxinstcolor #000000
property boxpincolor #000000
property buscolor #008000
property closeenough 5
property createnetattrdsp 2048
property decorate 1
property elidetext 40
property fillcolor1 #ffffcc
property fillcolor2 #dfebf8
property fillcolor3 #f0f0f0
property gatecellname 2
property instattrmax 30
property instdrag 15
property instorder 1
property marksize 12
property maxfontsize 12
property maxzoom 5
property netcolor #19b400
property objecthighlight0 #ff00ff
property objecthighlight1 #ffff00
property objecthighlight2 #00ff00
property objecthighlight3 #ff6666
property objecthighlight4 #0000ff
property objecthighlight5 #ffc800
property objecthighlight7 #00ffff
property objecthighlight8 #ff00ff
property objecthighlight9 #ccccff
property objecthighlight10 #0ead00
property objecthighlight11 #cefc00
property objecthighlight12 #9e2dbe
property objecthighlight13 #ba6a29
property objecthighlight14 #fc0188
property objecthighlight15 #02f990
property objecthighlight16 #f1b0fb
property objecthighlight17 #fec004
property objecthighlight18 #149bff
property objecthighlight19 #eb591b
property overlapcolor #19b400
property pbuscolor #000000
property pbusnamecolor #000000
property pinattrmax 20
property pinorder 2
property pinpermute 0
property portcolor #000000
property portnamecolor #000000
property ripindexfontsize 8
property rippercolor #000000
property rubberbandcolor #000000
property rubberbandfontsize 12
property selectattr 0
property selectionappearance 2
property selectioncolor #0000ff
property sheetheight 44
property sheetwidth 68
property showmarks 1
property shownetname 0
property showpagenumbers 1
property showripindex 4
property timelimit 1
#
module new cpu work:cpu:NOFILE -nosplit
load symbol multchan_comm work:multchan_comm:NOFILE HIERBOX pin CLK input.left pin RST input.left pin receivable input.left pin recv_flag output.right pin send_flag output.right pin sendable input.left pinBus read_datas output.right [153:0] pinBus read_flags input.left [1:0] pinBus readable output.right [1:0] pinBus recv_data input.left [7:0] pinBus send_data output.right [7:0] pinBus writable output.right [1:0] pinBus write_datas input.left [153:0] pinBus write_flags input.left [1:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol CPUCORE work:CPUCORE:NOFILE HIERBOX pin CLK input.left pin RST input.left pinBus addr output.right [63:0] pinBus busy input.left [1:0] pinBus done input.left [1:0] pinBus read_data input.left [63:0] pinBus rw_flag output.right [3:0] pinBus write_data output.right [63:0] pinBus write_mask output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol memory_controller work:memory_controller:NOFILE HIERBOX pin CLK input.left pin RST input.left pin receivable input.left pin recv_flag output.right pin send_flag output.right pin sendable input.left pinBus addr_ input.left [63:0] pinBus busy output.right [1:0] pinBus done output.right [1:0] pinBus read_data_ output.right [63:0] pinBus recv_data input.left [71:0] pinBus recv_length input.left [4:0] pinBus rw_flag_ input.left [3:0] pinBus send_data output.right [71:0] pinBus send_length output.right [4:0] pinBus write_data_ input.left [63:0] pinBus write_mask_ input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_REG_ASYNC__BREG_217 work GEN pin C input.clk.left pin D input.left pin PRE input.bot pin Q output.right fillcolor 1
load symbol uart_comm work:uart_comm:NOFILE HIERBOX pin CLK input.left pin RST input.left pin Rx input.left pin Tx output.right pin receivable output.right pin recv_flag input.left pin send_flag input.left pin sendable output.right pinBus recv_data output.right [7:0] pinBus send_data input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol clk_wiz_0 work:clk_wiz_0:NOFILE HIERBOX pin clk_in1 input.left pin clk_out1 output.right pin locked output.right pin reset input.left boxcolor 1 fillcolor 2 minwidth 13%
load symbol ALU work:ALU:NOFILE HIERBOX pinBus i_IDSUE_cnt input.left [3:0] pinBus i_IDSUE_d1 input.left [31:0] pinBus i_IDSUE_d2 input.left [31:0] pinBus i_IDSUE_excp input.left [1:0] pinBus i_IDSUE_funct3 input.left [2:0] pinBus i_IDSUE_imm input.left [31:0] pinBus i_IDSUE_opcode input.left [6:0] pinBus i_IDSUE_pc input.left [31:0] pinBus i_IDSUE_rd input.left [4:0] pinBus i_IDSUE_u1 input.left [3:0] pinBus i_IDSUE_u2 input.left [3:0] pinBus i_ROB_u input.left [3:0] pinBus i_ROB_udata input.left [31:0] pinBus o_ROB_cnt output.right [3:0] pinBus o_ROB_excp output.right [1:0] pinBus o_ROB_newpc output.right [31:0] pinBus o_ROB_rd output.right [4:0] pinBus o_ROB_result output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol ALU work:abstract:NOFILE HIERBOX pinBus i_IDSUE_cnt input.left [3:0] pinBus i_IDSUE_d1 input.left [31:0] pinBus i_IDSUE_d2 input.left [31:0] pinBus i_IDSUE_excp input.left [1:0] pinBus i_IDSUE_funct3 input.left [2:0] pinBus i_IDSUE_imm input.left [31:0] pinBus i_IDSUE_opcode input.left [6:0] pinBus i_IDSUE_pc input.left [31:0] pinBus i_IDSUE_rd input.left [4:0] pinBus i_IDSUE_u1 input.left [3:0] pinBus i_IDSUE_u2 input.left [3:0] pinBus i_ROB_u input.left [3:0] pinBus i_ROB_udata input.left [31:0] pinBus o_ROB_cnt output.right [3:0] pinBus o_ROB_excp output.right [1:0] pinBus o_ROB_newpc output.right [31:0] pinBus o_ROB_rd output.right [4:0] pinBus o_ROB_result output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol ID work:ID:NOFILE HIERBOX pin i_IDSUE_rst input.left pinBus i_IFID_inst input.left [31:0] pinBus i_IFID_pc input.left [31:0] pinBus o_IDSUE_funct3 output.right [2:0] pinBus o_IDSUE_imm output.right [31:0] pinBus o_IDSUE_opcode output.right [6:0] pinBus o_IDSUE_pc output.right [31:0] pinBus o_IDSUE_rd output.right [4:0] pinBus o_IDSUE_rs1 output.right [4:0] pinBus o_IDSUE_rs2 output.right [4:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol IDSUE work:IDSUE:NOFILE HIERBOX pin clk input.left pin o_ID_rst output.right pin o_IFID_wait output.right pin o_IF_rst output.right pin rst input.left pinBus i_ID_funct3 input.left [2:0] pinBus i_ID_imm input.left [31:0] pinBus i_ID_opcode input.left [6:0] pinBus i_ID_pc input.left [31:0] pinBus i_ID_rd input.left [4:0] pinBus i_ID_rs1 input.left [4:0] pinBus i_ID_rs2 input.left [4:0] pinBus i_ROB_free input.left [3:0] pinBus i_ROB_wdata input.left [31:0] pinBus i_ROB_wreg input.left [4:0] pinBus o_ALU_list output.right [470:0] pinBus o_MEM output.right [156:0] pinBus o_PCREG_ctrl output.right [1:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol IF work:IF:NOFILE HIERBOX pin i_IDSUE_rst input.left pin i_MMU_busy input.left pin i_PCREG_valid input.left pin o_PCREG_wait output.right pinBus i_MMU_addr input.left [31:0] pinBus i_MMU_inst input.left [31:0] pinBus i_PCREG_pc input.left [31:0] pinBus o_IFID_inst output.right [31:0] pinBus o_IFID_pc output.right [31:0] pinBus o_MMU_addr output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol IFID work:IFID:NOFILE HIERBOX pin clk input.left pin i_IDSUE_wait input.left pin rst input.left pinBus i_IF_inst input.left [31:0] pinBus i_IF_pc input.left [31:0] pinBus o_ID_inst output.right [31:0] pinBus o_ID_pc output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol MEM work:MEM:NOFILE HIERBOX pin i_MMU_rbusy input.left pin i_MMU_wbusy input.left pinBus i_IDSUE_cnt input.left [3:0] pinBus i_IDSUE_d1 input.left [31:0] pinBus i_IDSUE_d2 input.left [31:0] pinBus i_IDSUE_excp input.left [1:0] pinBus i_IDSUE_funct3 input.left [2:0] pinBus i_IDSUE_imm input.left [31:0] pinBus i_IDSUE_opcode input.left [6:0] pinBus i_IDSUE_pc input.left [31:0] pinBus i_IDSUE_rd input.left [4:0] pinBus i_IDSUE_u1 input.left [3:0] pinBus i_IDSUE_u2 input.left [3:0] pinBus i_MMU_raddr input.left [31:0] pinBus i_MMU_rdata input.left [31:0] pinBus i_MMU_waddr input.left [31:0] pinBus i_ROB_u input.left [3:0] pinBus i_ROB_udata input.left [31:0] pinBus o_MMU_raddr output.right [31:0] pinBus o_MMU_waddr output.right [31:0] pinBus o_MMU_wdata output.right [31:0] pinBus o_MMU_wmask output.right [3:0] pinBus o_ROB_cnt output.right [3:0] pinBus o_ROB_excp output.right [1:0] pinBus o_ROB_newpc output.right [31:0] pinBus o_ROB_rd output.right [4:0] pinBus o_ROB_result output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol MMU work:MMU:NOFILE HIERBOX pin o_IF_busy output.right pin o_MEM_rbusy output.right pin o_MEM_wbusy output.right pinBus i_IF_addr input.left [31:0] pinBus i_MC_busy input.left [1:0] pinBus i_MC_done input.left [1:0] pinBus i_MC_read_data input.left [63:0] pinBus i_MEM_raddr input.left [31:0] pinBus i_MEM_waddr input.left [31:0] pinBus i_MEM_wdata input.left [31:0] pinBus i_MEM_wmask input.left [3:0] pinBus o_IF_addr output.right [31:0] pinBus o_IF_inst output.right [31:0] pinBus o_MC_addr output.right [63:0] pinBus o_MC_rw_flag output.right [3:0] pinBus o_MC_write_data output.right [63:0] pinBus o_MC_write_mask output.right [7:0] pinBus o_MEM_raddr output.right [31:0] pinBus o_MEM_rdata output.right [31:0] pinBus o_MEM_waddr output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol PCREG work:PCREG:NOFILE HIERBOX pin clk input.left pin i_ROB_we input.left pin o_IF_valid output.right pin rst input.left pinBus i_IDSUE_ctrl input.left [1:0] pinBus i_IF_wait input.left [31:0] pinBus i_ROB_newpc input.left [31:0] pinBus o_IF_pc output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol ROB work:ROB:NOFILE HIERBOX pin clk input.left pin o_PCREG_we output.right pin rst input.left pinBus i_AM_list input.left [299:0] pinBus o_AM output.right [35:0] pinBus o_IDSUE_free output.right [3:0] pinBus o_IDSUE_wdata output.right [31:0] pinBus o_IDSUE_wreg output.right [4:0] pinBus o_PCREG_newpc output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_MUX53 work MUX pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus O output.right [31:0] pinBus S input.bot [3:0] fillcolor 1
load symbol RTL_MUX76 work MUX pin I0 input.left pin I1 input.left pin O output.right pinBus S input.bot [3:0] fillcolor 1
load symbol RTL_NEQ0 work RTL(!=) pin O output.right pinBus I0 input.left [3:0] pinBus I1 input.left [3:0] fillcolor 1
load symbol RTL_EQ work RTL(=) pin O output.right pinBus I0 input.left [3:0] pinBus I1 input.left [3:0] fillcolor 1
load symbol RTL_MUX752 work MUX pin I0 input.left pin I1 input.left pin I2 input.left pin I3 input.left pin I4 input.left pin I5 input.left pin I6 input.left pin I7 input.left pin O output.right pinBus S input.bot [6:0] fillcolor 1
load symbol RTL_MUX29 work MUX pin I0 input.left pin I1 input.left pin O output.right pin S input.bot fillcolor 1
load symbol RTL_LATCH1 work GEN pin D input.left pin G input.left pin Q output.right fillcolor 1
load symbol RTL_LATCH work GEN pin G input.left pinBus D input.left [31:0] pinBus Q output.right [31:0] fillcolor 1
load symbol RTL_LATCH3 work GEN pin G input.left pinBus D input.left [3:0] pinBus Q output.right [3:0] fillcolor 1
load symbol RTL_AND0 work AND pin I0 input pin I1 input pin O output fillcolor 1
load symbol RTL_ADD4 work RTL(+) pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_AND19 work AND pinBus I0 input [31:0] pinBus I1 input [31:0] pinBus O output [31:0] fillcolor 1
load symbol RTL_MUX54 work MUX pin S input.bot pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_EQ1 work RTL(=) pin O output.right pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] fillcolor 1
load symbol RTL_NEQ13 work RTL(!=) pin O output.right pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] fillcolor 1
load symbol RTL_GEQ work RTL(>=) pin O output.right pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] fillcolor 1
load symbol RTL_MUX873 work MUX pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus I2 input.left [31:0] pinBus I3 input.left [31:0] pinBus I4 input.left [31:0] pinBus I5 input.left [31:0] pinBus O output.right [31:0] pinBus S input.bot [2:0] fillcolor 1
load symbol RTL_MUX872 work MUX pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus I2 input.left [31:0] pinBus I3 input.left [31:0] pinBus O output.right [31:0] pinBus S input.bot [6:0] fillcolor 1
load symbol RTL_ROM work GEN pin O output.right pinBus A input.left [2:0] fillcolor 1
load symbol RTL_MUX847 work MUX pinBus I0 input.left [4:0] pinBus I1 input.left [4:0] pinBus I2 input.left [4:0] pinBus I3 input.left [4:0] pinBus I4 input.left [4:0] pinBus I5 input.left [4:0] pinBus I6 input.left [4:0] pinBus I7 input.left [4:0] pinBus O output.right [4:0] pinBus S input.bot [6:0] fillcolor 1
load symbol RTL_ADD18 work RTL(+) pinBus I0 input.left [31:0] pinBus I1 input.left [2:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_MUX198 work MUX pin S input.bot pinBus I0 input.left [2:0] pinBus I1 input.left [2:0] pinBus O output.right [2:0] fillcolor 1
load symbol RTL_OR1 work OR pinBus I0 input [31:0] pinBus I1 input [31:0] pinBus O output [31:0] fillcolor 1
load symbol RTL_XOR1 work XOR pinBus I0 input [31:0] pinBus I1 input [31:0] pinBus O output [31:0] fillcolor 1
load symbol RTL_LSHIFT1 work RTL(<<) pin I2 input.left pinBus I0 input.left [31:0] pinBus I1 input.left [4:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_RSHIFT work RTL(>>) pin I2 input.left pinBus I0 input.left [31:0] pinBus I1 input.left [4:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_ALSHIFT work RTL(<<<) pin I2 input.left pinBus I0 input.left [31:0] pinBus I1 input.left [4:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_SUB6 work RTL(-) pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_LT1 work RTL(<) pin O output.right pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] fillcolor 1
load symbol RTL_MUX863 work MUX pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus I2 input.left [31:0] pinBus I3 input.left [31:0] pinBus I4 input.left [31:0] pinBus I5 input.left [31:0] pinBus I6 input.left [31:0] pinBus O output.right [31:0] pinBus S input.bot [2:0] fillcolor 1
load symbol RTL_MUX864 work MUX pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus I2 input.left [31:0] pinBus I3 input.left [31:0] pinBus I4 input.left [31:0] pinBus I5 input.left [31:0] pinBus I6 input.left [31:0] pinBus I7 input.left [31:0] pinBus O output.right [31:0] pinBus S input.bot [2:0] fillcolor 1
load symbol RTL_MUX862 work MUX pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus I2 input.left [31:0] pinBus I3 input.left [31:0] pinBus I4 input.left [31:0] pinBus I5 input.left [31:0] pinBus O output.right [31:0] pinBus S input.bot [6:0] fillcolor 1
load symbol RTL_MUX36 work MUX pinBus I0 input.left [3:0] pinBus I1 input.left [3:0] pinBus O output.right [3:0] pinBus S input.bot [3:0] fillcolor 1
load symbol RTL_ADD1 work RTL(+) pin I1 input.left pinBus I0 input.left [3:0] pinBus O output.right [3:0] fillcolor 1
load symbol RTL_BSEL7 work GEN pinBus I input.left [299:0] pinBus O output.right [1:0] pinBus S input.top [31:0] fillcolor 1
load symbol RTL_MUX920 work MUX pin I1 input.left pin S input.bot pinBus I0 input.left [1:0] pinBus O output.right [1:0] fillcolor 1
load symbol RTL_MUX38 work MUX pin S input.bot pinBus I0 input.left [1:0] pinBus I1 input.left [1:0] pinBus O output.right [1:0] fillcolor 1
load symbol RTL_MUX918 work MUX pin S input.bot pinBus I0 input.left [2:0] pinBus I1 input.left [1:0] pinBus O output.right [2:0] fillcolor 1
load symbol RTL_MUX826 work MUX pin S input.bot pinBus I0 input.left [35:0] pinBus I1 input.left [35:0] pinBus O output.right [35:0] fillcolor 1
load symbol RTL_MUX353 work MUX pin I0 input.left pin I1 input.left pin O output.right pinBus S input.bot [1:0] fillcolor 1
load symbol RTL_REG_SYNC__BREG_202 work GEN pin C input.clk.left pin D input.left pin Q output.right pin RST input.top fillcolor 1
load symbol RTL_BSEL4 work GEN pinBus I input.left [299:0] pinBus O output.right [31:0] pinBus S input.top [31:0] fillcolor 1
load symbol RTL_ADD28 work RTL(+) pinBus I0 input.left [31:0] pinBus I1 input.left [5:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_SUB7 work RTL(-) pinBus I0 input.left [10:0] pinBus I1 input.left [6:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_MULT1 work RTL(*) pinBus I0 input.left [3:0] pinBus I1 input.left [6:0] pinBus O output.right [10:0] fillcolor 1
load symbol RTL_BSEL6 work GEN pinBus I input.left [299:0] pinBus O output.right [4:0] pinBus S input.top [31:0] fillcolor 1
load symbol RTL_ADD30 work RTL(+) pinBus I0 input.left [31:0] pinBus I1 input.left [1:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_REG_SYNC__BREG_202 work[4:0]swws GEN pin C input.clk.left pinBus D input.left [4:0] pinBus Q output.right [4:0] pin RST input.top fillcolor 1 sandwich 3 prop @bundle 5
load symbol RTL_REG__BREG_131 work[31:0]ssww GEN pin C input.clk.left pin CE input.left pinBus D input.left [31:0] pinBus Q output.right [31:0] fillcolor 1 sandwich 3 prop @bundle 32
load symbol RTL_REG__BREG_131 work[4:0]ssww GEN pin C input.clk.left pin CE input.left pinBus D input.left [4:0] pinBus Q output.right [4:0] fillcolor 1 sandwich 3 prop @bundle 5
load symbol RTL_REG__BREG_131 work[3:0]ssww GEN pin C input.clk.left pin CE input.left pinBus D input.left [3:0] pinBus Q output.right [3:0] fillcolor 1 sandwich 3 prop @bundle 4
load symbol RTL_REG_SYNC__BREG_208 work[35:0]swww GEN pin C input.clk.left pinBus D input.left [35:0] pinBus Q output.right [35:0] pinBus RST input.top [35:0] fillcolor 1 sandwich 3 prop @bundle 36
load symbol RTL_REG_SYNC__BREG_205 work[3:0]sswwww GEN pin C input.clk.left pin CE input.left pinBus D input.left [3:0] pinBus Q output.right [3:0] pinBus RST input.top [3:0] pinBus SET input.bot [3:0] fillcolor 1 sandwich 3 prop @bundle 4
load symbol RTL_REG_SYNC__BREG_123 work[31:0]sswws GEN pin C input.clk.left pin CE input.left pinBus D input.left [31:0] pinBus Q output.right [31:0] pin RST input.top fillcolor 1 sandwich 3 prop @bundle 32
load symbol RTL_REG_SYNC__BREG_202 work[3:0]swws GEN pin C input.clk.left pinBus D input.left [3:0] pinBus Q output.right [3:0] pin RST input.top fillcolor 1 sandwich 3 prop @bundle 4
load symbol RTL_REG__BREG_131 work[1:0]ssww GEN pin C input.clk.left pin CE input.left pinBus D input.left [1:0] pinBus Q output.right [1:0] fillcolor 1 sandwich 3 prop @bundle 2
load symbol RTL_ADD26 work RTL(+) pin I1 input.left pinBus I0 input.left [31:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_MUX887 work MUX pin I0 input.left pin I1 input.left pin I2 input.left pin O output.right pinBus S input.bot [6:0] fillcolor 1
load symbol RTL_LATCH9 work GEN pin D input.left pin G input.left pin PRE input.bot pin Q output.right fillcolor 1
load symbol RTL_MUX888 work MUX pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus O output.right [31:0] pinBus S input.bot [6:0] fillcolor 1
load symbol RTL_ROM138 work GEN pinBus A input.left [2:0] pinBus O output.right [3:0] fillcolor 1
load symbol RTL_MUX891 work MUX pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus I2 input.left [31:0] pinBus I3 input.left [31:0] pinBus I4 input.left [31:0] pinBus O output.right [31:0] pinBus S input.bot [2:0] fillcolor 1
load port EXCLK input -pg 1 -y 230
load port button input -pg 1 -y 250
load port Tx output -pg 1 -y 550
load port Rx input -pg 1 -y 570
load inst CORE CPUCORE work:CPUCORE:NOFILE -fold -autohide -attr @cell(#000000) CPUCORE -attr @fillcolor #dfebf8 -pinBusAttr addr @name addr[63:0] -pinBusAttr busy @name busy[1:0] -pinBusAttr done @name done[1:0] -pinBusAttr read_data @name read_data[63:0] -pinBusAttr rw_flag @name rw_flag[3:0] -pinBusAttr write_data @name write_data[63:0] -pinBusAttr write_mask @name write_mask[7:0] -pg 1 -lvl 4 -y 140
load inst CORE|_alu_0 ALU work:ALU:NOFILE -hier CORE -autohide -attr @cell(#000000) ALU -attr @name _alu_0 -attr @fillcolor #fafafa -pinBusAttr i_IDSUE_cnt @name i_IDSUE_cnt[3:0] -pinBusAttr i_IDSUE_d1 @name i_IDSUE_d1[31:0] -pinBusAttr i_IDSUE_d2 @name i_IDSUE_d2[31:0] -pinBusAttr i_IDSUE_excp @name i_IDSUE_excp[1:0] -pinBusAttr i_IDSUE_funct3 @name i_IDSUE_funct3[2:0] -pinBusAttr i_IDSUE_imm @name i_IDSUE_imm[31:0] -pinBusAttr i_IDSUE_opcode @name i_IDSUE_opcode[6:0] -pinBusAttr i_IDSUE_pc @name i_IDSUE_pc[31:0] -pinBusAttr i_IDSUE_rd @name i_IDSUE_rd[4:0] -pinBusAttr i_IDSUE_u1 @name i_IDSUE_u1[3:0] -pinBusAttr i_IDSUE_u2 @name i_IDSUE_u2[3:0] -pinBusAttr i_ROB_u @name i_ROB_u[3:0] -pinBusAttr i_ROB_udata @name i_ROB_udata[31:0] -pinBusAttr o_ROB_cnt @name o_ROB_cnt[3:0] -pinBusAttr o_ROB_excp @name o_ROB_excp[1:0] -pinBusAttr o_ROB_newpc @name o_ROB_newpc[31:0] -pinBusAttr o_ROB_rd @name o_ROB_rd[4:0] -pinBusAttr o_ROB_result @name o_ROB_result[31:0] -pg 1 -lvl 1 -y 178
load inst CORE|_alu_0|d2_reg RTL_LATCH work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LATCH -attr @name d2_reg -pinBusAttr D @name D[31:0] -pinBusAttr Q @name Q[31:0] -pg 1 -lvl 3 -y 1578
load inst CORE|_rob ROB work:ROB:NOFILE -hier CORE -autohide -attr @cell(#000000) ROB -attr @name _rob -attr @fillcolor #fafafa -pinBusAttr i_AM_list @name i_AM_list[299:0] -pinBusAttr o_AM @name o_AM[35:0] -pinBusAttr o_IDSUE_free @name o_IDSUE_free[3:0] -pinBusAttr o_IDSUE_wdata @name o_IDSUE_wdata[31:0] -pinBusAttr o_IDSUE_wreg @name o_IDSUE_wreg[4:0] -pinBusAttr o_PCREG_newpc @name o_PCREG_newpc[31:0] -pg 1 -lvl 2 -y 946
load inst CORE|_rob|o_IDSUE_wdata_reg[31:0] RTL_REG_SYNC__BREG_123 work[31:0]sswws -hier CORE|_rob -attr @cell(#000000) RTL_REG_SYNC -attr @name o_IDSUE_wdata_reg[31:0] -pg 1 -lvl 15 -y 1976
load inst CORE|_alu_0|o_ROB_result2_i__2 RTL_LT1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LT -attr @name o_ROB_result2_i__2 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pg 1 -lvl 4 -y 2218
load inst CORE|_alu_1 ALU work:abstract:NOFILE -hier CORE -autohide -attr @cell(#000000) ALU -attr @name _alu_1 -pinBusAttr i_IDSUE_cnt @name i_IDSUE_cnt[3:0] -pinBusAttr i_IDSUE_d1 @name i_IDSUE_d1[31:0] -pinBusAttr i_IDSUE_d2 @name i_IDSUE_d2[31:0] -pinBusAttr i_IDSUE_excp @name i_IDSUE_excp[1:0] -pinBusAttr i_IDSUE_funct3 @name i_IDSUE_funct3[2:0] -pinBusAttr i_IDSUE_imm @name i_IDSUE_imm[31:0] -pinBusAttr i_IDSUE_opcode @name i_IDSUE_opcode[6:0] -pinBusAttr i_IDSUE_pc @name i_IDSUE_pc[31:0] -pinBusAttr i_IDSUE_rd @name i_IDSUE_rd[4:0] -pinBusAttr i_IDSUE_u1 @name i_IDSUE_u1[3:0] -pinBusAttr i_IDSUE_u2 @name i_IDSUE_u2[3:0] -pinBusAttr i_ROB_u @name i_ROB_u[3:0] -pinBusAttr i_ROB_udata @name i_ROB_udata[31:0] -pinBusAttr o_ROB_cnt @name o_ROB_cnt[3:0] -pinBusAttr o_ROB_excp @name o_ROB_excp[1:0] -pinBusAttr o_ROB_newpc @name o_ROB_newpc[31:0] -pinBusAttr o_ROB_rd @name o_ROB_rd[4:0] -pinBusAttr o_ROB_result @name o_ROB_result[31:0] -pg 1 -lvl 1 -y 3518
load inst CORE|_rob|result0_i RTL_BSEL4 work -hier CORE|_rob -attr @cell(#000000) RTL_BSEL -attr @name result0_i -pinBusAttr I @name I[299:0] -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[31:0] -pg 1 -lvl 13 -y 1356
load inst CORE|_alu_2 ALU work:abstract:NOFILE -hier CORE -autohide -attr @cell(#000000) ALU -attr @name _alu_2 -pinBusAttr i_IDSUE_cnt @name i_IDSUE_cnt[3:0] -pinBusAttr i_IDSUE_d1 @name i_IDSUE_d1[31:0] -pinBusAttr i_IDSUE_d2 @name i_IDSUE_d2[31:0] -pinBusAttr i_IDSUE_excp @name i_IDSUE_excp[1:0] -pinBusAttr i_IDSUE_funct3 @name i_IDSUE_funct3[2:0] -pinBusAttr i_IDSUE_imm @name i_IDSUE_imm[31:0] -pinBusAttr i_IDSUE_opcode @name i_IDSUE_opcode[6:0] -pinBusAttr i_IDSUE_pc @name i_IDSUE_pc[31:0] -pinBusAttr i_IDSUE_rd @name i_IDSUE_rd[4:0] -pinBusAttr i_IDSUE_u1 @name i_IDSUE_u1[3:0] -pinBusAttr i_IDSUE_u2 @name i_IDSUE_u2[3:0] -pinBusAttr i_ROB_u @name i_ROB_u[3:0] -pinBusAttr i_ROB_udata @name i_ROB_udata[31:0] -pinBusAttr o_ROB_cnt @name o_ROB_cnt[3:0] -pinBusAttr o_ROB_excp @name o_ROB_excp[1:0] -pinBusAttr o_ROB_newpc @name o_ROB_newpc[31:0] -pinBusAttr o_ROB_rd @name o_ROB_rd[4:0] -pinBusAttr o_ROB_result @name o_ROB_result[31:0] -pg 1 -lvl 1 -y 3848
load inst CORE|_alu_0|o_ROB_result_reg RTL_LATCH work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LATCH -attr @name o_ROB_result_reg -pinBusAttr D @name D[31:0] -pinBusAttr Q @name Q[31:0] -pg 1 -lvl 8 -y 2548
load inst CORE|_rob|o_AM_i RTL_MUX826 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name o_AM_i -pinBusAttr I0 @name I0[35:0] -pinBusAttr I0 @attr V=X\"0FFFFFFE0\",\ S=1'b1 -pinBusAttr I1 @name I1[35:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[35:0] -pg 1 -lvl 13 -y 2026
load inst CORE|_rob|excp_reg[1:0] RTL_REG__BREG_131 work[1:0]ssww -hier CORE|_rob -attr @cell(#000000) RTL_REG -attr @name excp_reg[1:0] -pg 1 -lvl 12 -y 1866
load inst CORE|_mem MEM work:MEM:NOFILE -hier CORE -autohide -attr @cell(#000000) MEM -attr @name _mem -attr @fillcolor #fafafa -pinBusAttr i_IDSUE_cnt @name i_IDSUE_cnt[3:0] -pinBusAttr i_IDSUE_d1 @name i_IDSUE_d1[31:0] -pinBusAttr i_IDSUE_d2 @name i_IDSUE_d2[31:0] -pinBusAttr i_IDSUE_excp @name i_IDSUE_excp[1:0] -pinBusAttr i_IDSUE_funct3 @name i_IDSUE_funct3[2:0] -pinBusAttr i_IDSUE_imm @name i_IDSUE_imm[31:0] -pinBusAttr i_IDSUE_opcode @name i_IDSUE_opcode[6:0] -pinBusAttr i_IDSUE_pc @name i_IDSUE_pc[31:0] -pinBusAttr i_IDSUE_rd @name i_IDSUE_rd[4:0] -pinBusAttr i_IDSUE_u1 @name i_IDSUE_u1[3:0] -pinBusAttr i_IDSUE_u2 @name i_IDSUE_u2[3:0] -pinBusAttr i_MMU_raddr @name i_MMU_raddr[31:0] -pinBusAttr i_MMU_rdata @name i_MMU_rdata[31:0] -pinBusAttr i_MMU_waddr @name i_MMU_waddr[31:0] -pinBusAttr i_ROB_u @name i_ROB_u[3:0] -pinBusAttr i_ROB_udata @name i_ROB_udata[31:0] -pinBusAttr o_MMU_raddr @name o_MMU_raddr[31:0] -pinBusAttr o_MMU_waddr @name o_MMU_waddr[31:0] -pinBusAttr o_MMU_wdata @name o_MMU_wdata[31:0] -pinBusAttr o_MMU_wmask @name o_MMU_wmask[3:0] -pinBusAttr o_ROB_cnt @name o_ROB_cnt[3:0] -pinBusAttr o_ROB_excp @name o_ROB_excp[1:0] -pinBusAttr o_ROB_newpc @name o_ROB_newpc[31:0] -pinBusAttr o_ROB_rd @name o_ROB_rd[4:0] -pinBusAttr o_ROB_result @name o_ROB_result[31:0] -pg 1 -lvl 1 -y 4198
load inst CORE|_mem|d1_ready_reg RTL_LATCH9 work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name d1_ready_reg -pg 1 -lvl 3 -y 4728
load inst CORE|_ifid IFID work:IFID:NOFILE -hier CORE -autohide -attr @cell(#000000) IFID -attr @name _ifid -attr @fillcolor #fafafa -pinBusAttr i_IF_inst @name i_IF_inst[31:0] -pinBusAttr i_IF_pc @name i_IF_pc[31:0] -pinBusAttr o_ID_inst @name o_ID_inst[31:0] -pinBusAttr o_ID_pc @name o_ID_pc[31:0] -pg 1 -lvl 1 -y 5838
load inst CORE|_ifid|o_ID_inst_reg[31:0] RTL_REG_SYNC__BREG_123 work[31:0]sswws -hier CORE|_ifid -attr @cell(#000000) RTL_REG_SYNC -attr @name o_ID_inst_reg[31:0] -pg 1 -lvl 2 -y 5908
load inst CORE|_rob|o_AM_i__0 RTL_MUX826 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name o_AM_i__0 -pinBusAttr I0 @name I0[35:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[35:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[35:0] -pg 1 -lvl 14 -y 1866
load inst CORE|_rob|o_IDSUE_free_reg[3:0] RTL_REG_SYNC__BREG_202 work[3:0]swws -hier CORE|_rob -attr @cell(#000000) RTL_REG_SYNC -attr @name o_IDSUE_free_reg[3:0] -pg 1 -lvl 15 -y 1556
load inst CORE|_alu_0|o_ROB_cnt_reg RTL_LATCH3 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LATCH -attr @name o_ROB_cnt_reg -pinBusAttr D @name D[3:0] -pinBusAttr Q @name Q[3:0] -pg 1 -lvl 8 -y 768
load inst CORE|_alu_0|o_ROB_rd_i RTL_MUX847 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_rd_i -pinBusAttr I0 @name I0[4:0] -pinBusAttr I0 @attr S=7'b0010011 -pinBusAttr I1 @name I1[4:0] -pinBusAttr I1 @attr S=7'b0110111 -pinBusAttr I2 @name I2[4:0] -pinBusAttr I2 @attr S=7'b0010111 -pinBusAttr I3 @name I3[4:0] -pinBusAttr I3 @attr S=7'b0110011 -pinBusAttr I4 @name I4[4:0] -pinBusAttr I4 @attr S=7'b1101111 -pinBusAttr I5 @name I5[4:0] -pinBusAttr I5 @attr S=7'b1100111 -pinBusAttr I6 @name I6[4:0] -pinBusAttr I6 @attr S=7'b1100011 -pinBusAttr I7 @name I7[4:0] -pinBusAttr I7 @attr S=default -pinBusAttr O @name O[4:0] -pinBusAttr S @name S[6:0] -pg 1 -lvl 8 -y 2718
load inst CORE|_mem|o_ROB_result_i__0 RTL_ROM work -hier CORE|_mem -attr @cell(#000000) RTL_ROM -attr @name o_ROB_result_i__0 -pinBusAttr A @name A[2:0] -pg 1 -lvl 7 -y 5008
load inst CORE|_rob|cnt_reg[3:0] RTL_REG_SYNC__BREG_205 work[3:0]sswwww -hier CORE|_rob -attr @cell(#000000) RTL_REG_SYNC -attr @name cnt_reg[3:0] -pinBusAttr SET @attr n/c -pg 1 -lvl 3 -y 1366
load inst CORE|_alu_0|o_ROB_result1_i RTL_ALSHIFT work -hier CORE|_alu_0 -attr @cell(#000000) RTL_ALSHIFT -attr @name o_ROB_result1_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[4:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 4 -y 2428
load inst CORE|_mem|o_MMU_wdata_reg RTL_LATCH work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name o_MMU_wdata_reg -pinBusAttr D @name D[31:0] -pinBusAttr Q @name Q[31:0] -pg 1 -lvl 11 -y 5318
load inst CORE|_rob|o_PCREG_newpc_reg[31:0] RTL_REG_SYNC__BREG_123 work[31:0]sswws -hier CORE|_rob -attr @cell(#000000) RTL_REG_SYNC -attr @name o_PCREG_newpc_reg[31:0] -pg 1 -lvl 15 -y 2126
load inst CORE|_alu_0|d2_i__0 RTL_MUX76 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d2_i__0 -pinAttr I0 @attr S=4'b0000 -pinAttr I1 @attr S=default -pinBusAttr S @name S[3:0] -pg 1 -lvl 2 -y 1468
load inst COMM multchan_comm work:multchan_comm:NOFILE -autohide -attr @cell(#000000) multchan_comm -pinBusAttr read_datas @name read_datas[153:0] -pinBusAttr read_flags @name read_flags[1:0] -pinBusAttr readable @name readable[1:0] -pinBusAttr recv_data @name recv_data[7:0] -pinBusAttr send_data @name send_data[7:0] -pinBusAttr writable @name writable[1:0] -pinBusAttr write_datas @name write_datas[153:0] -pinBusAttr write_flags @name write_flags[1:0] -pg 1 -lvl 6 -y 180
load inst CORE|_mem|o_ROB_result_i__1 RTL_MUX29 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result_i__1 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 8 -y 4978
load inst CORE|_rob|nw_reg[3:0] RTL_REG__BREG_131 work[3:0]ssww -hier CORE|_rob -attr @cell(#000000) RTL_REG -attr @name nw_reg[3:0] -pg 1 -lvl 8 -y 1546
load inst CORE|_mem|o_ROB_result_i__2 RTL_MUX29 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result_i__2 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 9 -y 5378
load inst CORE|_mem|o_MMU_raddr_i RTL_MUX888 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_MMU_raddr_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=7'b0000011 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr V=X\"0000000F\",\ S=7'b0100011 -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[6:0] -pg 1 -lvl 10 -y 5018
load inst CORE|_alu_0|d2_ready_i__0 RTL_MUX752 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d2_ready_i__0 -pinAttr I0 @attr S=7'b0010011 -pinAttr I1 @attr S=7'b0110111 -pinAttr I2 @attr S=7'b0010111 -pinAttr I3 @attr S=7'b0110011 -pinAttr I4 @attr S=7'b1101111 -pinAttr I5 @attr S=7'b1100111 -pinAttr I6 @attr S=7'b1100011 -pinAttr I7 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 5 -y 758
load inst CORE|_mem|addr0_i__0 RTL_AND0 work -hier CORE|_mem -attr @cell(#000000) RTL_AND -attr @name addr0_i__0 -pg 1 -lvl 4 -y 4768
load inst CORE|_mem|o_ROB_result_i__3 RTL_MUX887 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result_i__3 -pinAttr I0 @attr S=7'b0000011 -pinAttr I1 @attr S=7'b0100011 -pinAttr I2 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 10 -y 5448
load inst CORE|_mem|d2_ready0_i RTL_EQ work -hier CORE|_mem -attr @cell(#000000) RTL_EQ -attr @name d2_ready0_i -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[3:0] -pg 1 -lvl 1 -y 5118
load inst CORE|_alu_0|d2_ready_i__1 RTL_MUX29 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d2_ready_i__1 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 3 -y 1208
load inst CORE|_mem|o_MMU_wmask_i__0 RTL_ROM work -hier CORE|_mem -attr @cell(#000000) RTL_ROM -attr @name o_MMU_wmask_i__0 -pinBusAttr A @name A[2:0] -pg 1 -lvl 8 -y 4638
load inst CORE|_rob|pc3_i RTL_MULT1 work -hier CORE|_rob -attr @cell(#000000) RTL_MULT -attr @name pc3_i -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[6:0] -pinBusAttr I1 @attr V=B\"1001011\" -pinBusAttr O @name O[10:0] -pg 1 -lvl 9 -y 1806
load inst CORE|_rob|result_i RTL_MUX29 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name result_i -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 13 -y 1216
load inst CORE|_mem|addr0_i RTL_ADD26 work -hier CORE|_mem -attr @cell(#000000) RTL_ADD -attr @name addr0_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 4758
load inst CORE|_alu_0|d2_ready_i__2 RTL_MUX76 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d2_ready_i__2 -pinAttr I0 @attr S=4'b0000 -pinAttr I1 @attr S=default -pinBusAttr S @name S[3:0] -pg 1 -lvl 4 -y 1208
load inst CORE|_rob|nw1_i__0 RTL_EQ work -hier CORE|_rob -attr @cell(#000000) RTL_EQ -attr @name nw1_i__0 -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[3:0] -pg 1 -lvl 5 -y 1446
load inst CORE|_mem|o_MMU_wmask_i__1 RTL_MUX29 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_MMU_wmask_i__1 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 9 -y 4648
load inst CORE|_rob|cnt0_i__0 RTL_NEQ0 work -hier CORE|_rob -attr @cell(#000000) RTL_NEQ -attr @name cnt0_i__0 -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[3:0] -pg 1 -lvl 2 -y 1496
load inst CORE|_rob|o_IDSUE_wreg_i__0 RTL_MUX29 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name o_IDSUE_wreg_i__0 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 14 -y 1726
load inst clk clk_wiz_0 work:clk_wiz_0:NOFILE -autohide -attr @cell(#000000) clk_wiz_0 -pg 1 -lvl 1 -y 140
load inst CORE|_mem|d1_i__0 RTL_MUX76 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name d1_i__0 -pinAttr I0 @attr S=4'b0000 -pinAttr I1 @attr S=default -pinBusAttr S @name S[3:0] -pg 1 -lvl 3 -y 4468
load inst CORE|_mem|d2_i__0 RTL_MUX76 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name d2_i__0 -pinAttr I0 @attr S=4'b0000 -pinAttr I1 @attr S=default -pinBusAttr S @name S[3:0] -pg 1 -lvl 9 -y 5138
load inst CORE|_alu_0|d2_ready_i__3 RTL_MUX752 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d2_ready_i__3 -pinAttr I0 @attr S=7'b0010011 -pinAttr I1 @attr S=7'b0110111 -pinAttr I2 @attr S=7'b0010111 -pinAttr I3 @attr S=7'b0110011 -pinAttr I4 @attr S=7'b1101111 -pinAttr I5 @attr S=7'b1100111 -pinAttr I6 @attr S=7'b1100011 -pinAttr I7 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 5 -y 1018
load inst CORE|_rob|nw1_i__1 RTL_EQ work -hier CORE|_rob -attr @cell(#000000) RTL_EQ -attr @name nw1_i__1 -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[3:0] -pg 1 -lvl 6 -y 1526
load inst CORE|_mem|o_MMU_wmask_i__2 RTL_MUX887 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_MMU_wmask_i__2 -pinAttr I0 @attr S=7'b0000011 -pinAttr I1 @attr S=7'b0100011 -pinAttr I2 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 10 -y 4678
load inst CORE|_ifid|o_ID_inst_i RTL_MUX29 work -hier CORE|_ifid -attr @cell(#000000) RTL_MUX -attr @name o_ID_inst_i -pinAttr I0 @attr S=1'b0 -pinAttr I1 @attr S=default -pg 1 -lvl 1 -y 5908
load inst CORE|_alu_0|o_ROB_result0_i__10 RTL_AND19 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_AND -attr @name o_ROB_result0_i__10 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 2958
load inst CORE|_mem|o_ROB_cnt_reg RTL_LATCH3 work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name o_ROB_cnt_reg -pinBusAttr D @name D[3:0] -pinBusAttr Q @name Q[3:0] -pg 1 -lvl 11 -y 4588
load inst CORE|_alu_0|o_ROB_result0_i__11 RTL_OR1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_OR -attr @name o_ROB_result0_i__11 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 3118
load inst CORE|_rob|o_PCREG_we_reg RTL_REG_SYNC__BREG_202 work -hier CORE|_rob -attr @cell(#000000) RTL_REG_SYNC -attr @name o_PCREG_we_reg -pg 1 -lvl 15 -y 2266
load inst CORE|_alu_0|o_ROB_result0_i__12 RTL_XOR1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_XOR -attr @name o_ROB_result0_i__12 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 3188
load inst CORE|_alu_0|d1_i__0 RTL_MUX76 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d1_i__0 -pinAttr I0 @attr S=4'b0000 -pinAttr I1 @attr S=default -pinBusAttr S @name S[3:0] -pg 1 -lvl 2 -y 1728
load inst CORE|_mem|o_MMU_raddr_i__0 RTL_ROM work -hier CORE|_mem -attr @cell(#000000) RTL_ROM -attr @name o_MMU_raddr_i__0 -pinBusAttr A @name A[2:0] -pg 1 -lvl 8 -y 4868
load inst CORE|_mem|d1_ready0_i RTL_NEQ0 work -hier CORE|_mem -attr @cell(#000000) RTL_NEQ -attr @name d1_ready0_i -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[3:0] -pg 1 -lvl 2 -y 4838
load inst CORE|_mem|o_ROB_result_reg RTL_LATCH work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name o_ROB_result_reg -pinBusAttr D @name D[31:0] -pinBusAttr Q @name Q[31:0] -pg 1 -lvl 11 -y 5198
load inst CORE|_alu_0|o_ROB_result0_i__13 RTL_LSHIFT1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LSHIFT -attr @name o_ROB_result0_i__13 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[4:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 3308
load inst CORE|_mem|o_MMU_raddr_i__1 RTL_MUX29 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_MMU_raddr_i__1 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 9 -y 4828
load inst CORE|_rob|o_PCREG_we_i__0 RTL_MUX29 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name o_PCREG_we_i__0 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 14 -y 2276
load inst CORE|_rob|rd_reg[4:0] RTL_REG__BREG_131 work[4:0]ssww -hier CORE|_rob -attr @cell(#000000) RTL_REG -attr @name rd_reg[4:0] -pg 1 -lvl 14 -y 1586
load inst CORE|_alu_0|d1_ready_i__0 RTL_MUX752 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d1_ready_i__0 -pinAttr I0 @attr S=7'b0010011 -pinAttr I1 @attr S=7'b0110111 -pinAttr I2 @attr S=7'b0010111 -pinAttr I3 @attr S=7'b0110011 -pinAttr I4 @attr S=7'b1101111 -pinAttr I5 @attr S=7'b1100111 -pinAttr I6 @attr S=7'b1100011 -pinAttr I7 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 5 -y 278
load inst CORE|_alu_0|o_ROB_result0_i__14 RTL_RSHIFT work -hier CORE|_alu_0 -attr @cell(#000000) RTL_RSHIFT -attr @name o_ROB_result0_i__14 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[4:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 3398
load inst CORE|_rob|o_PCREG_we_i RTL_MUX353 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name o_PCREG_we_i -pinAttr I0 @attr S=2'b01 -pinAttr I1 @attr S=default -pinBusAttr S @name S[1:0] -pg 1 -lvl 13 -y 2266
load inst CORE|_mem|o_MMU_raddr_i__2 RTL_MUX887 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_MMU_raddr_i__2 -pinAttr I0 @attr S=7'b0000011 -pinAttr I1 @attr S=7'b0100011 -pinAttr I2 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 10 -y 4818
load inst CORE|_mem|o_MMU_wmask_reg RTL_LATCH3 work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name o_MMU_wmask_reg -pinBusAttr D @name D[3:0] -pinBusAttr Q @name Q[3:0] -pg 1 -lvl 11 -y 4698
load inst CORE|_alu_0|d1_ready_i__1 RTL_MUX29 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d1_ready_i__1 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 3 -y 1088
load inst CORE|_alu_0|d1_ready_i RTL_MUX76 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d1_ready_i -pinAttr I0 @attr S=4'b0000 -pinAttr I1 @attr S=default -pinBusAttr S @name S[3:0] -pg 1 -lvl 4 -y 808
load inst MEM_CTRL memory_controller work:memory_controller:NOFILE -autohide -attr @cell(#000000) memory_controller -pinBusAttr addr_ @name addr_[63:0] -pinBusAttr busy @name busy[1:0] -pinBusAttr done @name done[1:0] -pinBusAttr read_data_ @name read_data_[63:0] -pinBusAttr recv_data @name recv_data[71:0] -pinBusAttr recv_length @name recv_length[4:0] -pinBusAttr rw_flag_ @name rw_flag_[3:0] -pinBusAttr send_data @name send_data[71:0] -pinBusAttr send_length @name send_length[4:0] -pinBusAttr write_data_ @name write_data_[63:0] -pinBusAttr write_mask_ @name write_mask_[7:0] -pg 1 -lvl 5 -y 60
load inst CORE|_rob|o_IDSUE_free_i__0 RTL_MUX29 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name o_IDSUE_free_i__0 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 14 -y 1456
load inst CORE|_mem|d1_ready_i RTL_MUX76 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name d1_ready_i -pinAttr I0 @attr S=4'b0000 -pinAttr I1 @attr S=default -pinBusAttr S @name S[3:0] -pg 1 -lvl 2 -y 4608
load inst CORE|_mem|o_ROB_cnt_i__0 RTL_MUX29 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_ROB_cnt_i__0 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 9 -y 4288
load inst CORE|_alu_0|d1_ready_i__2 RTL_MUX76 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d1_ready_i__2 -pinAttr I0 @attr S=4'b0000 -pinAttr I1 @attr S=default -pinBusAttr S @name S[3:0] -pg 1 -lvl 4 -y 928
load inst CORE|_alu_0|d2_ready0_i RTL_EQ work -hier CORE|_alu_0 -attr @cell(#000000) RTL_EQ -attr @name d2_ready0_i -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[3:0] -pg 1 -lvl 1 -y 1698
load inst CORE|_mem|d2_i RTL_MUX53 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name d2_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=4'b0000 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[3:0] -pg 1 -lvl 9 -y 5258
load inst CORE|_mem|o_ROB_cnt_i__1 RTL_MUX887 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_ROB_cnt_i__1 -pinAttr I0 @attr S=7'b0000011 -pinAttr I1 @attr S=7'b0100011 -pinAttr I2 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 10 -y 4438
load inst CORE|_alu_0|o_ROB_result0_i RTL_ADD4 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_ADD -attr @name o_ROB_result0_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 3038
load inst CORE|_alu_0|d1_ready_i__3 RTL_MUX752 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d1_ready_i__3 -pinAttr I0 @attr S=7'b0010011 -pinAttr I1 @attr S=7'b0110111 -pinAttr I2 @attr S=7'b0010111 -pinAttr I3 @attr S=7'b0110011 -pinAttr I4 @attr S=7'b1101111 -pinAttr I5 @attr S=7'b1100111 -pinAttr I6 @attr S=7'b1100011 -pinAttr I7 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 5 -y 518
load inst CORE|_alu_0|d1_reg RTL_LATCH work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LATCH -attr @name d1_reg -pinBusAttr D @name D[31:0] -pinBusAttr Q @name Q[31:0] -pg 1 -lvl 3 -y 1838
load inst CORE|_alu_0|d1_ready0_i__0 RTL_EQ work -hier CORE|_alu_0 -attr @cell(#000000) RTL_EQ -attr @name d1_ready0_i__0 -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[3:0] -pg 1 -lvl 1 -y 1788
load inst CORE|_alu_0|d2_i RTL_MUX53 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d2_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=4'b0000 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[3:0] -pg 1 -lvl 2 -y 1588
load inst CORE|_id ID work:ID:NOFILE -hier CORE -autohide -attr @cell(#000000) ID -attr @name _id -pinBusAttr i_IFID_inst @name i_IFID_inst[31:0] -pinBusAttr i_IFID_pc @name i_IFID_pc[31:0] -pinBusAttr o_IDSUE_funct3 @name o_IDSUE_funct3[2:0] -pinBusAttr o_IDSUE_imm @name o_IDSUE_imm[31:0] -pinBusAttr o_IDSUE_opcode @name o_IDSUE_opcode[6:0] -pinBusAttr o_IDSUE_pc @name o_IDSUE_pc[31:0] -pinBusAttr o_IDSUE_rd @name o_IDSUE_rd[4:0] -pinBusAttr o_IDSUE_rs1 @name o_IDSUE_rs1[4:0] -pinBusAttr o_IDSUE_rs2 @name o_IDSUE_rs2[4:0] -pg 1 -lvl 2 -y 2716
load inst CORE|_alu_0|o_ROB_result0_i__0 RTL_ADD18 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_ADD -attr @name o_ROB_result0_i__0 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[2:0] -pinBusAttr I1 @attr V=B\"100\" -pinBusAttr O @name O[31:0] -pg 1 -lvl 4 -y 1458
load inst CORE|_alu_0|o_ROB_result1_i__0 RTL_ADD4 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_ADD -attr @name o_ROB_result1_i__0 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 4 -y 2528
load inst CORE|_mem|o_MMU_wmask_i RTL_ROM138 work -hier CORE|_mem -attr @cell(#000000) RTL_ROM -attr @name o_MMU_wmask_i -pinBusAttr A @name A[2:0] -pinBusAttr O @name O[3:0] -pg 1 -lvl 10 -y 4568
load inst CORE|_alu_0|o_ROB_result0_i__1 RTL_MUX198 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result0_i__1 -pinBusAttr I0 @name I0[2:0] -pinBusAttr I0 @attr V=B\"001\",\ S=1'b1 -pinBusAttr I1 @name I1[2:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[2:0] -pg 1 -lvl 5 -y 2038
load inst CORE|_alu_0|o_ROB_newpc2_i__0 RTL_NEQ13 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_NEQ -attr @name o_ROB_newpc2_i__0 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pg 1 -lvl 4 -y 1648
load inst CORE|_alu_0|o_ROB_result1_i__1 RTL_SUB6 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_SUB -attr @name o_ROB_result1_i__1 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 4 -y 2628
load inst CORE|_alu_0|o_ROB_newpc2_i__1 RTL_GEQ work -hier CORE|_alu_0 -attr @cell(#000000) RTL_GEQ -attr @name o_ROB_newpc2_i__1 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pg 1 -lvl 4 -y 1828
load inst CORE|_idsue IDSUE work:IDSUE:NOFILE -hier CORE -autohide -attr @cell(#000000) IDSUE -attr @name _idsue -pinBusAttr i_ID_funct3 @name i_ID_funct3[2:0] -pinBusAttr i_ID_imm @name i_ID_imm[31:0] -pinBusAttr i_ID_opcode @name i_ID_opcode[6:0] -pinBusAttr i_ID_pc @name i_ID_pc[31:0] -pinBusAttr i_ID_rd @name i_ID_rd[4:0] -pinBusAttr i_ID_rs1 @name i_ID_rs1[4:0] -pinBusAttr i_ID_rs2 @name i_ID_rs2[4:0] -pinBusAttr i_ROB_free @name i_ROB_free[3:0] -pinBusAttr i_ROB_wdata @name i_ROB_wdata[31:0] -pinBusAttr i_ROB_wreg @name i_ROB_wreg[4:0] -pinBusAttr o_ALU_list @name o_ALU_list[470:0] -pinBusAttr o_MEM @name o_MEM[156:0] -pinBusAttr o_PCREG_ctrl @name o_PCREG_ctrl[1:0] -pg 1 -lvl 3 -y 1388
load inst CORE|_alu_0|d2_ready_i RTL_MUX76 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d2_ready_i -pinAttr I0 @attr S=4'b0000 -pinAttr I1 @attr S=default -pinBusAttr S @name S[3:0] -pg 1 -lvl 4 -y 1088
load inst CORE|_if IF work:IF:NOFILE -hier CORE -autohide -attr @cell(#000000) IF -attr @name _if -pinBusAttr i_MMU_addr @name i_MMU_addr[31:0] -pinBusAttr i_MMU_inst @name i_MMU_inst[31:0] -pinBusAttr i_PCREG_pc @name i_PCREG_pc[31:0] -pinBusAttr o_IFID_inst @name o_IFID_inst[31:0] -pinBusAttr o_IFID_pc @name o_IFID_pc[31:0] -pinBusAttr o_MMU_addr @name o_MMU_addr[31:0] -pg 1 -lvl 5 -y 1768
load inst CORE|_alu_0|o_ROB_result0_i__2 RTL_MUX198 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result0_i__2 -pinBusAttr I0 @name I0[2:0] -pinBusAttr I0 @attr V=B\"001\",\ S=1'b1 -pinBusAttr I1 @name I1[2:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[2:0] -pg 1 -lvl 5 -y 2158
load inst CORE|_mem|d2_ready_reg RTL_LATCH9 work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name d2_ready_reg -pg 1 -lvl 3 -y 4898
load inst CORE|_mem|d2_reg RTL_LATCH work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name d2_reg -pinBusAttr D @name D[31:0] -pinBusAttr Q @name Q[31:0] -pg 1 -lvl 10 -y 5588
load inst CORE|_mem|o_MMU_wdata_i RTL_MUX887 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_MMU_wdata_i -pinAttr I0 @attr S=7'b0000011 -pinAttr I1 @attr S=7'b0100011 -pinAttr I2 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 10 -y 5308
load inst CORE|_alu_0|o_ROB_newpc2_i__2 RTL_GEQ work -hier CORE|_alu_0 -attr @cell(#000000) RTL_GEQ -attr @name o_ROB_newpc2_i__2 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pg 1 -lvl 4 -y 1918
load inst CORE|_alu_0|o_ROB_result0_i__3 RTL_OR1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_OR -attr @name o_ROB_result0_i__3 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 2298
load inst CORE|_alu_0|o_ROB_result0_i__4 RTL_XOR1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_XOR -attr @name o_ROB_result0_i__4 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 2368
load inst CORE|_alu_0|o_ROB_result0_i__5 RTL_LSHIFT1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LSHIFT -attr @name o_ROB_result0_i__5 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[4:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 4 -y 2318
load inst CORE|_alu_0|o_ROB_cnt0_i RTL_AND0 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_AND -attr @name o_ROB_cnt0_i -pg 1 -lvl 7 -y 758
load inst CORE|_alu_0|o_ROB_newpc_i RTL_MUX873 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_newpc_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=3'b000 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=3'b001 -pinBusAttr I2 @name I2[31:0] -pinBusAttr I2 @attr S=3'b100 -pinBusAttr I3 @name I3[31:0] -pinBusAttr I3 @attr S=3'b101 -pinBusAttr I4 @name I4[31:0] -pinBusAttr I4 @attr S=3'b110 -pinBusAttr I5 @name I5[31:0] -pinBusAttr I5 @attr S=3'b111 -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[2:0] -pg 1 -lvl 6 -y 1608
load inst CORE|_alu_0|o_ROB_result0_i__6 RTL_MUX54 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result0_i__6 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=1'b0 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 2458
load inst CORE|_rob|o_PCREG_newpc_i RTL_MUX353 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name o_PCREG_newpc_i -pinAttr I0 @attr S=2'b01 -pinAttr I1 @attr S=default -pinBusAttr S @name S[1:0] -pg 1 -lvl 13 -y 2146
load inst CORE|_rob|o_PCREG_newpc_i__0 RTL_MUX29 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name o_PCREG_newpc_i__0 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 14 -y 2156
load inst CORE|_mem|o_ROB_cnt_i RTL_MUX29 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_ROB_cnt_i -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 9 -y 4478
load inst CORE|_alu_0|o_ROB_result0_i__7 RTL_MUX54 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result0_i__7 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=1'b0 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 2578
load inst CORE|_rob|o_AM_reg[35:0] RTL_REG_SYNC__BREG_208 work[35:0]swww -hier CORE|_rob -attr @cell(#000000) RTL_REG_SYNC -attr @name o_AM_reg[35:0] -pg 1 -lvl 15 -y 1816
load inst CORE|_mem|addr_reg RTL_LATCH work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name addr_reg -pinBusAttr D @name D[31:0] -pinBusAttr Q @name Q[31:0] -pg 1 -lvl 6 -y 4718
load inst CORE|_mem|nw_cnt_reg RTL_LATCH3 work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name nw_cnt_reg -pinBusAttr D @name D[3:0] -pinBusAttr Q @name Q[3:0] -pg 1 -lvl 1 -y 4948
load inst CORE|_alu_0|o_ROB_result0_i__8 RTL_MUX198 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result0_i__8 -pinBusAttr I0 @name I0[2:0] -pinBusAttr I0 @attr V=B\"001\",\ S=1'b1 -pinBusAttr I1 @name I1[2:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[2:0] -pg 1 -lvl 5 -y 2718
load inst CORE|_alu_0|o_ROB_result_i__0 RTL_MUX864 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result_i__0 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=3'b000 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=3'b010 -pinBusAttr I2 @name I2[31:0] -pinBusAttr I2 @attr S=3'b011 -pinBusAttr I3 @name I3[31:0] -pinBusAttr I3 @attr S=3'b111 -pinBusAttr I4 @name I4[31:0] -pinBusAttr I4 @attr S=3'b110 -pinBusAttr I5 @name I5[31:0] -pinBusAttr I5 @attr S=3'b100 -pinBusAttr I6 @name I6[31:0] -pinBusAttr I6 @attr S=3'b001 -pinBusAttr I7 @name I7[31:0] -pinBusAttr I7 @attr S=3'b101 -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[2:0] -pg 1 -lvl 6 -y 2868
load inst CORE|_rob|cnt1_i RTL_ADD1 work -hier CORE|_rob -attr @cell(#000000) RTL_ADD -attr @name cnt1_i -pinBusAttr I0 @name I0[3:0] -pinBusAttr O @name O[3:0] -pg 1 -lvl 1 -y 1396
load inst CORE|_rob|pc_i RTL_MUX29 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name pc_i -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 13 -y 976
load inst CORE|_ifid|o_ID_pc_i RTL_MUX29 work -hier CORE|_ifid -attr @cell(#000000) RTL_MUX -attr @name o_ID_pc_i -pinAttr I0 @attr S=1'b0 -pinAttr I1 @attr S=default -pg 1 -lvl 1 -y 6028
load inst RST_delay_reg RTL_REG_ASYNC__BREG_217 work -attr @cell(#000000) RTL_REG_ASYNC -pg 1 -lvl 2 -y 190
load inst CORE|_alu_0|o_ROB_result0_i__9 RTL_MUX198 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result0_i__9 -pinBusAttr I0 @name I0[2:0] -pinBusAttr I0 @attr V=B\"001\",\ S=1'b1 -pinBusAttr I1 @name I1[2:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[2:0] -pg 1 -lvl 5 -y 2838
load inst CORE|_alu_0|o_ROB_result2_i RTL_LT1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LT -attr @name o_ROB_result2_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pg 1 -lvl 4 -y 1738
load inst CORE|_alu_0|o_ROB_result_i__1 RTL_MUX862 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result_i__1 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=7'b0010011 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=7'b0110111 -pinBusAttr I2 @name I2[31:0] -pinBusAttr I2 @attr S=7'b0010111 -pinBusAttr I3 @name I3[31:0] -pinBusAttr I3 @attr S=7'b0110011 -pinBusAttr I4 @name I4[31:0] -pinBusAttr I4 @attr S=7'b1101111 -pinBusAttr I5 @name I5[31:0] -pinBusAttr I5 @attr S=7'b1100111 -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[6:0] -pg 1 -lvl 7 -y 2268
load inst CORE|_rob|rd_i RTL_MUX29 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name rd_i -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 13 -y 1586
load inst CORE|_rob|pc_reg[31:0] RTL_REG__BREG_131 work[31:0]ssww -hier CORE|_rob -attr @cell(#000000) RTL_REG -attr @name pc_reg[31:0] -pg 1 -lvl 14 -y 1096
load inst CORE|_mem|d1_i RTL_MUX53 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name d1_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=4'b0000 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[3:0] -pg 1 -lvl 3 -y 4588
load inst CORE|_ifid|o_ID_pc_reg[31:0] RTL_REG_SYNC__BREG_123 work[31:0]sswws -hier CORE|_ifid -attr @cell(#000000) RTL_REG_SYNC -attr @name o_ID_pc_reg[31:0] -pg 1 -lvl 2 -y 6058
load inst CORE|_alu_0|d2_ready_reg RTL_LATCH1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LATCH -attr @name d2_ready_reg -pg 1 -lvl 6 -y 768
load inst CORE|_alu_0|o_ROB_result_i__2 RTL_ROM work -hier CORE|_alu_0 -attr @cell(#000000) RTL_ROM -attr @name o_ROB_result_i__2 -pinBusAttr A @name A[2:0] -pg 1 -lvl 6 -y 3128
load inst CORE|_rob|nw_i__0 RTL_MUX38 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name nw_i__0 -pinBusAttr I0 @name I0[1:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[1:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[1:0] -pg 1 -lvl 6 -y 1386
load inst CORE|_rob|result_reg[31:0] RTL_REG__BREG_131 work[31:0]ssww -hier CORE|_rob -attr @cell(#000000) RTL_REG -attr @name result_reg[31:0] -pg 1 -lvl 14 -y 1316
load inst CORE|_mem|addr_i RTL_MUX887 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name addr_i -pinAttr I0 @attr S=7'b0000011 -pinAttr I1 @attr S=7'b0100011 -pinAttr I2 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 5 -y 4608
load inst CORE|_mem|o_MMU_waddr_i RTL_MUX887 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_MMU_waddr_i -pinAttr I0 @attr S=7'b0000011 -pinAttr I1 @attr S=7'b0100011 -pinAttr I2 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 10 -y 5168
load inst CORE|_alu_0|o_ROB_result_i__3 RTL_MUX752 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result_i__3 -pinAttr I0 @attr S=7'b0010011 -pinAttr I1 @attr S=7'b0110111 -pinAttr I2 @attr S=7'b0010111 -pinAttr I3 @attr S=7'b0110011 -pinAttr I4 @attr S=7'b1101111 -pinAttr I5 @attr S=7'b1100111 -pinAttr I6 @attr S=7'b1100011 -pinAttr I7 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 7 -y 2908
load inst CORE|_rob|nw_i__1 RTL_MUX918 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name nw_i__1 -pinBusAttr I0 @name I0[2:0] -pinBusAttr I0 @attr V=B\"100\",\ S=1'b1 -pinBusAttr I1 @name I1[1:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[2:0] -pg 1 -lvl 7 -y 1366
load inst CORE|_mem|o_MMU_waddr_reg RTL_LATCH work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name o_MMU_waddr_reg -pinBusAttr D @name D[31:0] -pinBusAttr Q @name Q[31:0] -pg 1 -lvl 11 -y 5088
load inst CORE|_mem|o_ROB_result1_i RTL_EQ1 work -hier CORE|_mem -attr @cell(#000000) RTL_EQ -attr @name o_ROB_result1_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pg 1 -lvl 7 -y 4908
load inst CORE|_alu_0|d1_i RTL_MUX53 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name d1_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=4'b0000 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[3:0] -pg 1 -lvl 2 -y 1848
load inst CORE|_mmu MMU work:MMU:NOFILE -hier CORE -autohide -attr @cell(#000000) MMU -attr @name _mmu -pinBusAttr i_IF_addr @name i_IF_addr[31:0] -pinBusAttr i_MC_busy @name i_MC_busy[1:0] -pinBusAttr i_MC_done @name i_MC_done[1:0] -pinBusAttr i_MC_read_data @name i_MC_read_data[63:0] -pinBusAttr i_MEM_raddr @name i_MEM_raddr[31:0] -pinBusAttr i_MEM_waddr @name i_MEM_waddr[31:0] -pinBusAttr i_MEM_wdata @name i_MEM_wdata[31:0] -pinBusAttr i_MEM_wmask @name i_MEM_wmask[3:0] -pinBusAttr o_IF_addr @name o_IF_addr[31:0] -pinBusAttr o_IF_inst @name o_IF_inst[31:0] -pinBusAttr o_MC_addr @name o_MC_addr[63:0] -pinBusAttr o_MC_rw_flag @name o_MC_rw_flag[3:0] -pinBusAttr o_MC_write_data @name o_MC_write_data[63:0] -pinBusAttr o_MC_write_mask @name o_MC_write_mask[7:0] -pinBusAttr o_MEM_raddr @name o_MEM_raddr[31:0] -pinBusAttr o_MEM_rdata @name o_MEM_rdata[31:0] -pinBusAttr o_MEM_waddr @name o_MEM_waddr[31:0] -pg 1 -lvl 6 -y 1728
load inst RST_reg RTL_REG_ASYNC__BREG_217 work -attr @cell(#000000) RTL_REG_ASYNC -pg 1 -lvl 3 -y 190
load inst CORE|_rob|excp0_i RTL_BSEL7 work -hier CORE|_rob -attr @cell(#000000) RTL_BSEL -attr @name excp0_i -pinBusAttr I @name I[299:0] -pinBusAttr O @name O[1:0] -pinBusAttr S @name S[31:0] -pg 1 -lvl 11 -y 1866
load inst CORE|_rob|nw1_i RTL_EQ work -hier CORE|_rob -attr @cell(#000000) RTL_EQ -attr @name nw1_i -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[3:0] -pg 1 -lvl 4 -y 1406
load inst CORE|_rob|nw_i__2 RTL_MUX29 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name nw_i__2 -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 7 -y 1536
load inst CORE|_mem|o_MMU_raddr_reg RTL_LATCH work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name o_MMU_raddr_reg -pinBusAttr D @name D[31:0] -pinBusAttr Q @name Q[31:0] -pg 1 -lvl 11 -y 4838
load inst CORE|_rob|pc1_i RTL_ADD28 work -hier CORE|_rob -attr @cell(#000000) RTL_ADD -attr @name pc1_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[5:0] -pinBusAttr I1 @attr V=B\"100111\" -pinBusAttr O @name O[31:0] -pg 1 -lvl 12 -y 1536
load inst CORE|_mem|d1_ready0_i__0 RTL_EQ work -hier CORE|_mem -attr @cell(#000000) RTL_EQ -attr @name d1_ready0_i__0 -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[3:0] -pg 1 -lvl 1 -y 4738
load inst CORE|_mem|d1_reg RTL_LATCH work -hier CORE|_mem -attr @cell(#000000) RTL_LATCH -attr @name d1_reg -pinBusAttr D @name D[31:0] -pinBusAttr Q @name Q[31:0] -pg 1 -lvl 4 -y 4588
load inst CORE|_rob|cnt0_i RTL_MUX36 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name cnt0_i -pinBusAttr I0 @name I0[3:0] -pinBusAttr I0 @attr V=B\"0001\",\ S=4'b1111 -pinBusAttr I1 @name I1[3:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[3:0] -pinBusAttr S @name S[3:0] -pg 1 -lvl 2 -y 1386
load inst CORE|_rob|excp_i RTL_MUX29 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name excp_i -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 11 -y 1366
load inst CORE|_alu_0|o_ROB_newpc0_i RTL_ADD4 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_ADD -attr @name o_ROB_newpc0_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 4 -y 1338
load inst CORE|_rob|rd1_i RTL_ADD30 work -hier CORE|_rob -attr @cell(#000000) RTL_ADD -attr @name rd1_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[1:0] -pinBusAttr I1 @attr V=B\"10\" -pinBusAttr O @name O[31:0] -pg 1 -lvl 12 -y 1726
load inst CORE|_alu_0|o_ROB_newpc0_i__0 RTL_AND19 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_AND -attr @name o_ROB_newpc0_i__0 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr V=X\"FFFFFFFE\" -pinBusAttr O @name O[31:0] -pg 1 -lvl 6 -y 2458
load inst CORE|_alu_0|nw_cnt_reg RTL_LATCH3 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LATCH -attr @name nw_cnt_reg -pinBusAttr D @name D[3:0] -pinBusAttr Q @name Q[3:0] -pg 1 -lvl 1 -y 1028
load inst CORE|_rob|result1_i RTL_ADD18 work -hier CORE|_rob -attr @cell(#000000) RTL_ADD -attr @name result1_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[2:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 12 -y 1636
load inst CORE|_alu_0|o_ROB_newpc0_i__1 RTL_MUX54 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_newpc0_i__1 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 1198
load inst CORE|_alu_0|o_ROB_result_i RTL_MUX863 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=3'b111 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=3'b010 -pinBusAttr I2 @name I2[31:0] -pinBusAttr I2 @attr S=3'b011 -pinBusAttr I3 @name I3[31:0] -pinBusAttr I3 @attr S=3'b110 -pinBusAttr I4 @name I4[31:0] -pinBusAttr I4 @attr S=3'b100 -pinBusAttr I5 @name I5[31:0] -pinBusAttr I5 @attr S=3'b001 -pinBusAttr I6 @name I6[31:0] -pinBusAttr I6 @attr S=3'b101 -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[2:0] -pg 1 -lvl 6 -y 2218
load inst CORE|_rob|rd0_i RTL_BSEL6 work -hier CORE|_rob -attr @cell(#000000) RTL_BSEL -attr @name rd0_i -pinBusAttr I @name I[299:0] -pinBusAttr O @name O[4:0] -pinBusAttr S @name S[31:0] -pg 1 -lvl 13 -y 1726
load inst CORE|_rob|o_IDSUE_wreg_reg[4:0] RTL_REG_SYNC__BREG_202 work[4:0]swws -hier CORE|_rob -attr @cell(#000000) RTL_REG_SYNC -attr @name o_IDSUE_wreg_reg[4:0] -pg 1 -lvl 15 -y 1686
load inst CORE|_mem|o_ROB_cnt0_i RTL_EQ1 work -hier CORE|_mem -attr @cell(#000000) RTL_EQ -attr @name o_ROB_cnt0_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pg 1 -lvl 8 -y 4728
load inst CORE|_alu_0|o_ROB_newpc0_i__2 RTL_MUX54 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_newpc0_i__2 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 1378
load inst CORE|_mem|o_ROB_result_i RTL_MUX891 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name o_ROB_result_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=3'b000 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=3'b001 -pinBusAttr I2 @name I2[31:0] -pinBusAttr I2 @attr S=3'b100 -pinBusAttr I3 @name I3[31:0] -pinBusAttr I3 @attr S=3'b101 -pinBusAttr I4 @name I4[31:0] -pinBusAttr I4 @attr S=3'b010 -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[2:0] -pg 1 -lvl 10 -y 4248
load inst CORE|_pcreg PCREG work:PCREG:NOFILE -hier CORE -autohide -attr @cell(#000000) PCREG -attr @name _pcreg -pinBusAttr i_IDSUE_ctrl @name i_IDSUE_ctrl[1:0] -pinBusAttr i_IF_wait @name i_IF_wait[31:0] -pinBusAttr i_ROB_newpc @name i_ROB_newpc[31:0] -pinBusAttr o_IF_pc @name o_IF_pc[31:0] -pg 1 -lvl 4 -y 1748
load inst CORE|_alu_0|o_ROB_newpc0_i__3 RTL_MUX54 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_newpc0_i__3 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 1498
load inst CORE|_alu_0|o_ROB_newpc_i__0 RTL_MUX872 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_newpc_i__0 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=7'b0010111 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=7'b1101111 -pinBusAttr I2 @name I2[31:0] -pinBusAttr I2 @attr S=7'b1100111 -pinBusAttr I3 @name I3[31:0] -pinBusAttr I3 @attr S=7'b1100011 -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[6:0] -pg 1 -lvl 7 -y 2448
load inst CORE|_rob|pc2_i RTL_SUB7 work -hier CORE|_rob -attr @cell(#000000) RTL_SUB -attr @name pc2_i -pinBusAttr I0 @name I0[10:0] -pinBusAttr I1 @name I1[6:0] -pinBusAttr I1 @attr V=B\"1001011\" -pinBusAttr O @name O[31:0] -pg 1 -lvl 10 -y 1816
load inst UART uart_comm work:uart_comm:NOFILE -autohide -attr @cell(#000000) uart_comm -pinBusAttr recv_data @name recv_data[7:0] -pinBusAttr send_data @name send_data[7:0] -pg 1 -lvl 7 -y 520
load inst CORE|_alu_0|o_ROB_newpc0_i__4 RTL_MUX54 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_newpc0_i__4 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 1618
load inst CORE|_alu_0|o_ROB_newpc_i__1 RTL_ROM work -hier CORE|_alu_0 -attr @cell(#000000) RTL_ROM -attr @name o_ROB_newpc_i__1 -pinBusAttr A @name A[2:0] -pg 1 -lvl 6 -y 3038
load inst CORE|_rob|nw0_i RTL_EQ work -hier CORE|_rob -attr @cell(#000000) RTL_EQ -attr @name nw0_i -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[3:0] -pg 1 -lvl 4 -y 1316
load inst CORE|_mem|d2_ready_i RTL_MUX76 work -hier CORE|_mem -attr @cell(#000000) RTL_MUX -attr @name d2_ready_i -pinAttr I0 @attr S=4'b0000 -pinAttr I1 @attr S=default -pinBusAttr S @name S[3:0] -pg 1 -lvl 2 -y 5168
load inst CORE|_alu_0|o_ROB_newpc2_i RTL_EQ1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_EQ -attr @name o_ROB_newpc2_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pg 1 -lvl 4 -y 1558
load inst CORE|_alu_0|o_ROB_newpc_reg RTL_LATCH work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LATCH -attr @name o_ROB_newpc_reg -pinBusAttr D @name D[31:0] -pinBusAttr Q @name Q[31:0] -pg 1 -lvl 8 -y 2438
load inst CORE|_alu_0|o_ROB_newpc0_i__5 RTL_MUX54 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_newpc0_i__5 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 1738
load inst CORE|_alu_0|o_ROB_newpc_i__2 RTL_MUX752 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_newpc_i__2 -pinAttr I0 @attr S=7'b0010011 -pinAttr I1 @attr S=7'b0110111 -pinAttr I2 @attr S=7'b0010111 -pinAttr I3 @attr S=7'b0110011 -pinAttr I4 @attr S=7'b1101111 -pinAttr I5 @attr S=7'b1100111 -pinAttr I6 @attr S=7'b1100011 -pinAttr I7 @attr S=default -pinBusAttr S @name S[6:0] -pg 1 -lvl 7 -y 2668
load inst CORE|_alu_0|o_ROB_result2_i__0 RTL_LT1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LT -attr @name o_ROB_result2_i__0 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pg 1 -lvl 4 -y 2008
load inst CORE|_rob|o_IDSUE_free_i RTL_MUX29 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name o_IDSUE_free_i -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 13 -y 1466
load inst CORE|_rob|pc0_i RTL_BSEL4 work -hier CORE|_rob -attr @cell(#000000) RTL_BSEL -attr @name pc0_i -pinBusAttr I @name I[299:0] -pinBusAttr O @name O[31:0] -pinBusAttr S @name S[31:0] -pg 1 -lvl 13 -y 1116
load inst CORE|_alu_0|d1_ready_reg RTL_LATCH1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LATCH -attr @name d1_ready_reg -pg 1 -lvl 6 -y 508
load inst CORE|_alu_0|o_ROB_newpc0_i__6 RTL_MUX54 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_MUX -attr @name o_ROB_newpc0_i__6 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pg 1 -lvl 5 -y 1858
load inst CORE|_alu_0|d1_ready0_i RTL_NEQ0 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_NEQ -attr @name d1_ready0_i -pinBusAttr I0 @name I0[3:0] -pinBusAttr I1 @name I1[3:0] -pg 1 -lvl 2 -y 1098
load inst CORE|_alu_0|o_ROB_result2_i__1 RTL_LT1 work -hier CORE|_alu_0 -attr @cell(#000000) RTL_LT -attr @name o_ROB_result2_i__1 -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pg 1 -lvl 4 -y 2098
load inst CORE|_rob|nw_i RTL_MUX920 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name nw_i -pinAttr I1 @attr S=default -pinBusAttr I0 @name I0[1:0] -pinBusAttr I0 @attr V=B\"10\",\ S=1'b1 -pinBusAttr O @name O[1:0] -pg 1 -lvl 5 -y 1326
load inst CORE|_rob|o_IDSUE_wreg_i RTL_MUX29 work -hier CORE|_rob -attr @cell(#000000) RTL_MUX -attr @name o_IDSUE_wreg_i -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 13 -y 1836
load net CORE|_alu_0|o_ROB_result_i_n_25 -attr @rip O[6] -attr @name o_ROB_result_i_n_25 -pin CORE|_alu_0|o_ROB_result_i O[6] -pin CORE|_alu_0|o_ROB_result_i__1 I0[6]
load net CORE|_rob|o_IDSUE_wdata[30] -attr @rip(#000000) 30 -attr @name o_IDSUE_wdata[30] -hierPin CORE|_rob o_IDSUE_wdata[30] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[30]
load net CORE|IDSUE_ALU[0][12] -attr @rip o_ALU_list[12] -attr @name IDSUE_ALU[0][12] -pin CORE|_alu_0 i_IDSUE_imm[5] -pin CORE|_idsue o_ALU_list[12]
load net CORE|_alu_0|o_ROB_result_i_n_26 -attr @rip O[5] -attr @name o_ROB_result_i_n_26 -pin CORE|_alu_0|o_ROB_result_i O[5] -pin CORE|_alu_0|o_ROB_result_i__1 I0[5]
load net CORE|addr[12] -attr @rip o_MC_addr[12] -attr @name addr[12] -hierPin CORE addr[12] -pin CORE|_mmu o_MC_addr[12]
load net CORE|_mem|o_MMU_wdata_i_n_0 -attr @name o_MMU_wdata_i_n_0 -pin CORE|_mem|o_MMU_wdata_i O -pin CORE|_mem|o_MMU_wdata_reg G
netloc CORE|_mem|o_MMU_wdata_i_n_0 1 10 1 N
load net CORE|_alu_0|o_ROB_result_i_n_27 -attr @rip O[4] -attr @name o_ROB_result_i_n_27 -pin CORE|_alu_0|o_ROB_result_i O[4] -pin CORE|_alu_0|o_ROB_result_i__1 I0[4]
load net CORE|_alu_0|i_IDSUE_u2[3] -attr @rip i_IDSUE_u2[3] -attr @name i_IDSUE_u2[3] -hierPin CORE|_alu_0 i_IDSUE_u2[3] -pin CORE|_alu_0|d2_i S[3] -pin CORE|_alu_0|d2_i__0 S[3] -pin CORE|_alu_0|d2_ready0_i I0[3] -pin CORE|_alu_0|d2_ready_i S[3] -pin CORE|_alu_0|d2_ready_i__2 S[3]
load net CORE|ID_IDSUE_pc[13] -attr @rip o_IDSUE_pc[13] -attr @name ID_IDSUE_pc[13] -pin CORE|_id o_IDSUE_pc[13] -pin CORE|_idsue i_ID_pc[13]
load net CORE|_alu_0|o_ROB_result_i_n_28 -attr @rip O[3] -attr @name o_ROB_result_i_n_28 -pin CORE|_alu_0|o_ROB_result_i O[3] -pin CORE|_alu_0|o_ROB_result_i__1 I0[3]
load net CORE|addr[32] -attr @rip o_MC_addr[32] -attr @name addr[32] -hierPin CORE addr[32] -pin CORE|_mmu o_MC_addr[32]
load net CORE|_alu_0|o_ROB_result1[3] -attr @rip O[3] -attr @name o_ROB_result1[3] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[3] -pin CORE|_alu_0|o_ROB_result1_i O[3]
load net CORE|AM_ROB[1][23] -attr @rip o_ROB_result[16] -attr @name AM_ROB[1][23] -pin CORE|_alu_1 o_ROB_result[16] -pin CORE|_rob i_AM_list[98]
load net CORE|_alu_0|o_ROB_result_i_n_29 -attr @rip O[2] -attr @name o_ROB_result_i_n_29 -pin CORE|_alu_0|o_ROB_result_i O[2] -pin CORE|_alu_0|o_ROB_result_i__1 I0[2]
load net COMM_read_data[0][47] -attr @rip(#000000) read_datas[47] -pin COMM read_datas[47] -pin MEM_CTRL recv_data[47]
load net CORE|IDSUE_ALU[1][27] -attr @rip o_ALU_list[184] -attr @name IDSUE_ALU[1][27] -pin CORE|_alu_1 i_IDSUE_imm[20] -pin CORE|_idsue o_ALU_list[184]
load net CORE|read_data[38] -attr @rip read_data[38] -attr @name read_data[38] -hierPin CORE read_data[38] -pin CORE|_mmu i_MC_read_data[38]
load net CORE|_rob|i_AM_list[290] -attr @rip(#000000) i_AM_list[290] -attr @name i_AM_list[290] -hierPin CORE|_rob i_AM_list[290] -pin CORE|_rob|excp0_i I[290] -pin CORE|_rob|pc0_i I[290] -pin CORE|_rob|rd0_i I[290] -pin CORE|_rob|result0_i I[290]
load net CORE|_alu_0|i_ROB_udata[11] -attr @rip i_ROB_udata[11] -attr @name i_ROB_udata[11] -hierPin CORE|_alu_0 i_ROB_udata[11] -pin CORE|_alu_0|d1_i I1[11] -pin CORE|_alu_0|d2_i I1[11]
load net CORE|_mem|i_ROB_udata[21] -attr @rip i_ROB_udata[21] -attr @name i_ROB_udata[21] -hierPin CORE|_mem i_ROB_udata[21] -pin CORE|_mem|d1_i I1[21] -pin CORE|_mem|d2_i I1[21]
load net CORE|IF_IFID_inst[20] -attr @rip o_IFID_inst[20] -attr @name IF_IFID_inst[20] -pin CORE|_if o_IFID_inst[20] -pin CORE|_ifid i_IF_inst[20]
load net CORE|_rob|pc[23] -attr @name pc[23] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[23] -pin CORE|_rob|pc_reg[31:0] Q[23]
load net CORE|MEM_MMU_wdata[21] -attr @rip o_MMU_wdata[21] -attr @name MEM_MMU_wdata[21] -pin CORE|_mem o_MMU_wdata[21] -pin CORE|_mmu i_MEM_wdata[21]
load net CORE|_alu_0|o_ROB_result_i_n_30 -attr @rip O[1] -attr @name o_ROB_result_i_n_30 -pin CORE|_alu_0|o_ROB_result_i O[1] -pin CORE|_alu_0|o_ROB_result_i__1 I0[1]
load net CORE|_rob|i_AM_list[256] -attr @rip(#000000) i_AM_list[256] -attr @name i_AM_list[256] -hierPin CORE|_rob i_AM_list[256] -pin CORE|_rob|excp0_i I[256] -pin CORE|_rob|pc0_i I[256] -pin CORE|_rob|rd0_i I[256] -pin CORE|_rob|result0_i I[256]
load net CORE|IDSUE_ALU[1][137] -attr @rip o_ALU_list[294] -attr @name IDSUE_ALU[1][137] -pin CORE|_alu_1 i_IDSUE_pc[16] -pin CORE|_idsue o_ALU_list[294]
load net CORE|_alu_0|i_IDSUE_d2[21] -attr @rip i_IDSUE_d2[21] -attr @name i_IDSUE_d2[21] -hierPin CORE|_alu_0 i_IDSUE_d2[21] -pin CORE|_alu_0|d2_i I0[21]
load net CORE|_alu_0|o_ROB_result_i_n_31 -attr @rip O[0] -attr @name o_ROB_result_i_n_31 -pin CORE|_alu_0|o_ROB_result_i O[0] -pin CORE|_alu_0|o_ROB_result_i__1 I0[0]
load net CORE|_alu_0|o_ROB_result0_i__9_n_0 -attr @rip O[2] -attr @name o_ROB_result0_i__9_n_0 -pin CORE|_alu_0|o_ROB_result0_i__9 O[2] -pin CORE|_alu_0|o_ROB_result_i__0 I2[31] -pin CORE|_alu_0|o_ROB_result_i__0 I2[30] -pin CORE|_alu_0|o_ROB_result_i__0 I2[29] -pin CORE|_alu_0|o_ROB_result_i__0 I2[28] -pin CORE|_alu_0|o_ROB_result_i__0 I2[27] -pin CORE|_alu_0|o_ROB_result_i__0 I2[26] -pin CORE|_alu_0|o_ROB_result_i__0 I2[25] -pin CORE|_alu_0|o_ROB_result_i__0 I2[24] -pin CORE|_alu_0|o_ROB_result_i__0 I2[23] -pin CORE|_alu_0|o_ROB_result_i__0 I2[22] -pin CORE|_alu_0|o_ROB_result_i__0 I2[21] -pin CORE|_alu_0|o_ROB_result_i__0 I2[20] -pin CORE|_alu_0|o_ROB_result_i__0 I2[19] -pin CORE|_alu_0|o_ROB_result_i__0 I2[18] -pin CORE|_alu_0|o_ROB_result_i__0 I2[17] -pin CORE|_alu_0|o_ROB_result_i__0 I2[16] -pin CORE|_alu_0|o_ROB_result_i__0 I2[15] -pin CORE|_alu_0|o_ROB_result_i__0 I2[14] -pin CORE|_alu_0|o_ROB_result_i__0 I2[13] -pin CORE|_alu_0|o_ROB_result_i__0 I2[12] -pin CORE|_alu_0|o_ROB_result_i__0 I2[11] -pin CORE|_alu_0|o_ROB_result_i__0 I2[10] -pin CORE|_alu_0|o_ROB_result_i__0 I2[9] -pin CORE|_alu_0|o_ROB_result_i__0 I2[8] -pin CORE|_alu_0|o_ROB_result_i__0 I2[7] -pin CORE|_alu_0|o_ROB_result_i__0 I2[6] -pin CORE|_alu_0|o_ROB_result_i__0 I2[5] -pin CORE|_alu_0|o_ROB_result_i__0 I2[4] -pin CORE|_alu_0|o_ROB_result_i__0 I2[3] -pin CORE|_alu_0|o_ROB_result_i__0 I2[2]
load net CORE|_alu_0|o_ROB_result0_i__9_n_1 -attr @rip O[1] -attr @name o_ROB_result0_i__9_n_1 -pin CORE|_alu_0|o_ROB_result0_i__9 O[1] -pin CORE|_alu_0|o_ROB_result_i__0 I2[1]
load net CORE|_alu_0|o_ROB_result0_i__9_n_2 -attr @rip O[0] -attr @name o_ROB_result0_i__9_n_2 -pin CORE|_alu_0|o_ROB_result0_i__9 O[0] -pin CORE|_alu_0|o_ROB_result_i__0 I2[0]
load net CORE|_alu_0|i_IDSUE_u2[2] -attr @rip i_IDSUE_u2[2] -attr @name i_IDSUE_u2[2] -hierPin CORE|_alu_0 i_IDSUE_u2[2] -pin CORE|_alu_0|d2_i S[2] -pin CORE|_alu_0|d2_i__0 S[2] -pin CORE|_alu_0|d2_ready0_i I0[2] -pin CORE|_alu_0|d2_ready_i S[2] -pin CORE|_alu_0|d2_ready_i__2 S[2]
load net CORE|_rob|o_IDSUE_wdata[31] -attr @rip(#000000) 31 -attr @name o_IDSUE_wdata[31] -hierPin CORE|_rob o_IDSUE_wdata[31] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[31]
load net CORE|IDSUE_ALU[0][13] -attr @rip o_ALU_list[13] -attr @name IDSUE_ALU[0][13] -pin CORE|_alu_0 i_IDSUE_imm[6] -pin CORE|_idsue o_ALU_list[13]
load net CORE|_mem|i_ROB_udata[1] -attr @rip i_ROB_udata[1] -attr @name i_ROB_udata[1] -hierPin CORE|_mem i_ROB_udata[1] -pin CORE|_mem|d1_i I1[1] -pin CORE|_mem|d2_i I1[1]
load net CORE|_alu_0|o_ROB_result1[2] -attr @rip O[2] -attr @name o_ROB_result1[2] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[2] -pin CORE|_alu_0|o_ROB_result1_i O[2]
load net CORE|IDSUE_ALU[1][26] -attr @rip o_ALU_list[183] -attr @name IDSUE_ALU[1][26] -pin CORE|_alu_1 i_IDSUE_imm[19] -pin CORE|_idsue o_ALU_list[183]
load net CORE|_ifid|i_IF_pc[4] -attr @rip(#000000) i_IF_pc[4] -attr @name i_IF_pc[4] -hierPin CORE|_ifid i_IF_pc[4] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[4]
load net CORE|addr[33] -attr @rip o_MC_addr[33] -attr @name addr[33] -hierPin CORE addr[33] -pin CORE|_mmu o_MC_addr[33]
load net CORE|AM_ROB[1][24] -attr @rip o_ROB_result[17] -attr @name AM_ROB[1][24] -pin CORE|_alu_1 o_ROB_result[17] -pin CORE|_rob i_AM_list[99]
load net COMM_read_data[0][48] -attr @rip(#000000) read_datas[48] -pin COMM read_datas[48] -pin MEM_CTRL recv_data[48]
load net CORE|ID_IDSUE_pc[16] -attr @rip o_IDSUE_pc[16] -attr @name ID_IDSUE_pc[16] -pin CORE|_id o_IDSUE_pc[16] -pin CORE|_idsue i_ID_pc[16]
load net CORE|_rob|o_PCREG_newpc[11] -attr @rip(#000000) 11 -attr @name o_PCREG_newpc[11] -hierPin CORE|_rob o_PCREG_newpc[11] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[11]
load net CORE|_alu_0|i_ROB_udata[12] -attr @rip i_ROB_udata[12] -attr @name i_ROB_udata[12] -hierPin CORE|_alu_0 i_ROB_udata[12] -pin CORE|_alu_0|d1_i I1[12] -pin CORE|_alu_0|d2_i I1[12]
load net CORE|_rob|i_AM_list[293] -attr @rip(#000000) i_AM_list[293] -attr @name i_AM_list[293] -hierPin CORE|_rob i_AM_list[293] -pin CORE|_rob|excp0_i I[293] -pin CORE|_rob|pc0_i I[293] -pin CORE|_rob|rd0_i I[293] -pin CORE|_rob|result0_i I[293]
load net CORE|_mem|i_ROB_udata[22] -attr @rip i_ROB_udata[22] -attr @name i_ROB_udata[22] -hierPin CORE|_mem i_ROB_udata[22] -pin CORE|_mem|d1_i I1[22] -pin CORE|_mem|d2_i I1[22]
load net CORE|AM_ROB[3][69] -attr @rip o_ROB_newpc[30] -attr @name AM_ROB[3][69] -pin CORE|_mem o_ROB_newpc[30] -pin CORE|_rob i_AM_list[294]
load net CORE|_rob|pc[24] -attr @name pc[24] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[24] -pin CORE|_rob|pc_reg[31:0] Q[24]
load net CORE|IDSUE_ALU[1][136] -attr @rip o_ALU_list[293] -attr @name IDSUE_ALU[1][136] -pin CORE|_alu_1 i_IDSUE_pc[15] -pin CORE|_idsue o_ALU_list[293]
load net UART_send_data[0] -attr @rip(#000000) send_data[0] -pin COMM send_data[0] -pin UART send_data[0]
load net CORE|IF_IFID_inst[25] -attr @rip o_IFID_inst[25] -attr @name IF_IFID_inst[25] -pin CORE|_if o_IFID_inst[25] -pin CORE|_ifid i_IF_inst[25]
load net CORE|MEM_MMU_wdata[24] -attr @rip o_MMU_wdata[24] -attr @name MEM_MMU_wdata[24] -pin CORE|_mem o_MMU_wdata[24] -pin CORE|_mmu i_MEM_wdata[24]
load net COMM_read_data[0][41] -attr @rip(#000000) read_datas[41] -pin COMM read_datas[41] -pin MEM_CTRL recv_data[41]
load net CORE|IDSUE_ALU[0][10] -attr @rip o_ALU_list[10] -attr @name IDSUE_ALU[0][10] -pin CORE|_alu_0 i_IDSUE_imm[3] -pin CORE|_idsue o_ALU_list[10]
load net CORE|_rob|i_AM_list[259] -attr @rip(#000000) i_AM_list[259] -attr @name i_AM_list[259] -hierPin CORE|_rob i_AM_list[259] -pin CORE|_rob|excp0_i I[259] -pin CORE|_rob|pc0_i I[259] -pin CORE|_rob|rd0_i I[259] -pin CORE|_rob|result0_i I[259]
load net CORE|_alu_0|i_IDSUE_d1[1] -attr @rip i_IDSUE_d1[1] -attr @name i_IDSUE_d1[1] -hierPin CORE|_alu_0 i_IDSUE_d1[1] -pin CORE|_alu_0|d1_i I0[1]
load net CORE|_alu_0|o_ROB_result1[1] -attr @rip O[1] -attr @name o_ROB_result1[1] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[1] -pin CORE|_alu_0|o_ROB_result1_i O[1]
load net CORE|AM_ROB[1][21] -attr @rip o_ROB_result[14] -attr @name AM_ROB[1][21] -pin CORE|_alu_1 o_ROB_result[14] -pin CORE|_rob i_AM_list[96]
load net CORE|_mem|i_ROB_udata[2] -attr @rip i_ROB_udata[2] -attr @name i_ROB_udata[2] -hierPin CORE|_mem i_ROB_udata[2] -pin CORE|_mem|d1_i I1[2] -pin CORE|_mem|d2_i I1[2]
load net CORE|AM_ROB[3][40] -attr @rip o_ROB_newpc[1] -attr @name AM_ROB[3][40] -pin CORE|_mem o_ROB_newpc[1] -pin CORE|_rob i_AM_list[265]
load net CORE|AM_ROB[3][64] -attr @rip o_ROB_newpc[25] -attr @name AM_ROB[3][64] -pin CORE|_mem o_ROB_newpc[25] -pin CORE|_rob i_AM_list[289]
load net CORE|AM_ROB[3][32] -attr @rip o_ROB_result[25] -attr @name AM_ROB[3][32] -pin CORE|_mem o_ROB_result[25] -pin CORE|_rob i_AM_list[257]
load net CORE|ID_IDSUE_pc[15] -attr @rip o_IDSUE_pc[15] -attr @name ID_IDSUE_pc[15] -pin CORE|_id o_IDSUE_pc[15] -pin CORE|_idsue i_ID_pc[15]
load net CORE|_rob|o_PCREG_newpc[10] -attr @rip(#000000) 10 -attr @name o_PCREG_newpc[10] -hierPin CORE|_rob o_PCREG_newpc[10] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[10]
load net CORE|_ifid|i_IF_pc[5] -attr @rip(#000000) i_IF_pc[5] -attr @name i_IF_pc[5] -hierPin CORE|_ifid i_IF_pc[5] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[5]
load net CORE|addr[34] -attr @rip o_MC_addr[34] -attr @name addr[34] -hierPin CORE addr[34] -pin CORE|_mmu o_MC_addr[34]
load net CORE|IDSUE_ALU[1][29] -attr @rip o_ALU_list[186] -attr @name IDSUE_ALU[1][29] -pin CORE|_alu_1 i_IDSUE_imm[22] -pin CORE|_idsue o_ALU_list[186]
load net CORE|_rob|i_AM_list[292] -attr @rip(#000000) i_AM_list[292] -attr @name i_AM_list[292] -hierPin CORE|_rob i_AM_list[292] -pin CORE|_rob|excp0_i I[292] -pin CORE|_rob|pc0_i I[292] -pin CORE|_rob|rd0_i I[292] -pin CORE|_rob|result0_i I[292]
load net CORE|_rob|pc[21] -attr @name pc[21] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[21] -pin CORE|_rob|pc_reg[31:0] Q[21]
load net CORE|_alu_0|i_ROB_udata[13] -attr @rip i_ROB_udata[13] -attr @name i_ROB_udata[13] -hierPin CORE|_alu_0 i_ROB_udata[13] -pin CORE|_alu_0|d1_i I1[13] -pin CORE|_alu_0|d2_i I1[13]
load net CORE|_alu_0|o_ROB_newpc[14] -attr @rip Q[14] -attr @name o_ROB_newpc[14] -hierPin CORE|_alu_0 o_ROB_newpc[14] -pin CORE|_alu_0|o_ROB_newpc_reg Q[14] -pin CORE|_alu_0|o_ROB_result_i__1 I2[14]
load net CORE|_rob|o_PCREG_we_i_n_0 -attr @name o_PCREG_we_i_n_0 -pin CORE|_rob|o_PCREG_we_i O -pin CORE|_rob|o_PCREG_we_i__0 I0
netloc CORE|_rob|o_PCREG_we_i_n_0 1 13 1 NJ
load net CORE|IDSUE_ALU[1][135] -attr @rip o_ALU_list[292] -attr @name IDSUE_ALU[1][135] -pin CORE|_alu_1 i_IDSUE_pc[14] -pin CORE|_idsue o_ALU_list[292]
load net CORE|_rob|i_AM_list[142] -attr @rip(#000000) i_AM_list[142] -attr @name i_AM_list[142] -hierPin CORE|_rob i_AM_list[142] -pin CORE|_rob|excp0_i I[142] -pin CORE|_rob|pc0_i I[142] -pin CORE|_rob|rd0_i I[142] -pin CORE|_rob|result0_i I[142]
load net UART_send_data[1] -attr @rip(#000000) send_data[1] -pin COMM send_data[1] -pin UART send_data[1]
load net CORE|_rob|pc1[12] -attr @rip(#000000) O[12] -attr @name pc1[12] -pin CORE|_rob|pc0_i S[12] -pin CORE|_rob|pc1_i O[12]
load net CORE|MEM_MMU_wdata[23] -attr @rip o_MMU_wdata[23] -attr @name MEM_MMU_wdata[23] -pin CORE|_mem o_MMU_wdata[23] -pin CORE|_mmu i_MEM_wdata[23]
load net CORE|_rob|i_AM_list[258] -attr @rip(#000000) i_AM_list[258] -attr @name i_AM_list[258] -hierPin CORE|_rob i_AM_list[258] -pin CORE|_rob|excp0_i I[258] -pin CORE|_rob|pc0_i I[258] -pin CORE|_rob|rd0_i I[258] -pin CORE|_rob|result0_i I[258]
load net CORE|IF_IFID_inst[26] -attr @rip o_IFID_inst[26] -attr @name IF_IFID_inst[26] -pin CORE|_if o_IFID_inst[26] -pin CORE|_ifid i_IF_inst[26]
load net CORE|_alu_0|i_IDSUE_d1[0] -attr @rip i_IDSUE_d1[0] -attr @name i_IDSUE_d1[0] -hierPin CORE|_alu_0 i_IDSUE_d1[0] -pin CORE|_alu_0|d1_i I0[0]
load net COMM_read_data[0][42] -attr @rip(#000000) read_datas[42] -pin COMM read_datas[42] -pin MEM_CTRL recv_data[42]
load net CORE|IDSUE_ALU[0][11] -attr @rip o_ALU_list[11] -attr @name IDSUE_ALU[0][11] -pin CORE|_alu_0 i_IDSUE_imm[4] -pin CORE|_idsue o_ALU_list[11]
load net CORE|_alu_0|o_ROB_result1[0] -attr @rip O[0] -attr @name o_ROB_result1[0] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[0] -pin CORE|_alu_0|o_ROB_result1_i O[0]
load net CORE|AM_ROB[2][32] -attr @rip o_ROB_result[25] -attr @name AM_ROB[2][32] -pin CORE|_alu_2 o_ROB_result[25] -pin CORE|_rob i_AM_list[182]
load net CORE|AM_ROB[1][22] -attr @rip o_ROB_result[15] -attr @name AM_ROB[1][22] -pin CORE|_alu_1 o_ROB_result[15] -pin CORE|_rob i_AM_list[97]
load net CORE|_rob|o_AM[23] -attr @rip(#000000) 23 -attr @name o_AM[23] -hierPin CORE|_rob o_AM[23] -pin CORE|_rob|o_AM_reg[35:0] Q[23]
load net CORE|AM_ROB[3][63] -attr @rip o_ROB_newpc[24] -attr @name AM_ROB[3][63] -pin CORE|_mem o_ROB_newpc[24] -pin CORE|_rob i_AM_list[288]
load net CORE|_mem|i_ROB_udata[3] -attr @rip i_ROB_udata[3] -attr @name i_ROB_udata[3] -hierPin CORE|_mem i_ROB_udata[3] -pin CORE|_mem|d1_i I1[3] -pin CORE|_mem|d2_i I1[3]
load net CORE|AM_ROB[3][33] -attr @rip o_ROB_result[26] -attr @name AM_ROB[3][33] -pin CORE|_mem o_ROB_result[26] -pin CORE|_rob i_AM_list[258]
load net CORE|IDSUE_ALU[1][28] -attr @rip o_ALU_list[185] -attr @name IDSUE_ALU[1][28] -pin CORE|_alu_1 i_IDSUE_imm[21] -pin CORE|_idsue o_ALU_list[185]
load net CORE|_ifid|i_IF_pc[6] -attr @rip(#000000) i_IF_pc[6] -attr @name i_IF_pc[6] -hierPin CORE|_ifid i_IF_pc[6] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[6]
load net CORE|addr[35] -attr @rip o_MC_addr[35] -attr @name addr[35] -hierPin CORE addr[35] -pin CORE|_mmu o_MC_addr[35]
load net CORE|IDSUE_ALU[0][4] -attr @rip o_ALU_list[4] -attr @name IDSUE_ALU[0][4] -pin CORE|_alu_0 i_IDSUE_rd[2] -pin CORE|_idsue o_ALU_list[4]
load net CORE|_rob|pc[22] -attr @name pc[22] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[22] -pin CORE|_rob|pc_reg[31:0] Q[22]
load net CORE|_rob|i_AM_list[253] -attr @rip(#000000) i_AM_list[253] -attr @name i_AM_list[253] -hierPin CORE|_rob i_AM_list[253] -pin CORE|_rob|excp0_i I[253] -pin CORE|_rob|pc0_i I[253] -pin CORE|_rob|rd0_i I[253] -pin CORE|_rob|result0_i I[253]
load net CORE|IDSUE_ALU[1][134] -attr @rip o_ALU_list[291] -attr @name IDSUE_ALU[1][134] -pin CORE|_alu_1 i_IDSUE_pc[13] -pin CORE|_idsue o_ALU_list[291]
load net CORE|_alu_0|i_ROB_udata[14] -attr @rip i_ROB_udata[14] -attr @name i_ROB_udata[14] -hierPin CORE|_alu_0 i_ROB_udata[14] -pin CORE|_alu_0|d1_i I1[14] -pin CORE|_alu_0|d2_i I1[14]
load net CORE|_alu_0|o_ROB_newpc[15] -attr @rip Q[15] -attr @name o_ROB_newpc[15] -hierPin CORE|_alu_0 o_ROB_newpc[15] -pin CORE|_alu_0|o_ROB_newpc_reg Q[15] -pin CORE|_alu_0|o_ROB_result_i__1 I2[15]
load net CORE|_rob|i_AM_list[295] -attr @rip(#000000) i_AM_list[295] -attr @name i_AM_list[295] -hierPin CORE|_rob i_AM_list[295] -pin CORE|_rob|excp0_i I[295] -pin CORE|_rob|pc0_i I[295] -pin CORE|_rob|rd0_i I[295] -pin CORE|_rob|result0_i I[295]
load net MEM_write_data[29] -attr @rip(#000000) write_data[29] -pin CORE write_data[29] -pin MEM_CTRL write_data_[29]
load net CORE|IF_IFID_inst[23] -attr @rip o_IFID_inst[23] -attr @name IF_IFID_inst[23] -pin CORE|_if o_IFID_inst[23] -pin CORE|_ifid i_IF_inst[23]
load net CORE|_rob|pc1[11] -attr @rip(#000000) O[11] -attr @name pc1[11] -pin CORE|_rob|pc0_i S[11] -pin CORE|_rob|pc1_i O[11]
load net CORE|_rob|i_AM_list[143] -attr @rip(#000000) i_AM_list[143] -attr @name i_AM_list[143] -hierPin CORE|_rob i_AM_list[143] -pin CORE|_rob|excp0_i I[143] -pin CORE|_rob|pc0_i I[143] -pin CORE|_rob|rd0_i I[143] -pin CORE|_rob|result0_i I[143]
load net UART_send_data[2] -attr @rip(#000000) send_data[2] -pin COMM send_data[2] -pin UART send_data[2]
load net CORE|MEM_MMU_wdata[26] -attr @rip o_MMU_wdata[26] -attr @name MEM_MMU_wdata[26] -pin CORE|_mem o_MMU_wdata[26] -pin CORE|_mmu i_MEM_wdata[26]
load net COMM_read_data[0][43] -attr @rip(#000000) read_datas[43] -pin COMM read_datas[43] -pin MEM_CTRL recv_data[43]
load net CORE|IDSUE_ALU[1][23] -attr @rip o_ALU_list[180] -attr @name IDSUE_ALU[1][23] -pin CORE|_alu_1 i_IDSUE_imm[16] -pin CORE|_idsue o_ALU_list[180]
load net CORE|_mem|o_MMU_raddr[20] -attr @rip Q[20] -attr @name o_MMU_raddr[20] -hierPin CORE|_mem o_MMU_raddr[20] -pin CORE|_mem|o_MMU_raddr_reg Q[20]
load net CORE|IDSUE_ALU[2][141] -attr @rip o_ALU_list[455] -attr @name IDSUE_ALU[2][141] -pin CORE|_alu_2 i_IDSUE_pc[20] -pin CORE|_idsue o_ALU_list[455]
load net CORE|AM_ROB[2][31] -attr @rip o_ROB_result[24] -attr @name AM_ROB[2][31] -pin CORE|_alu_2 o_ROB_result[24] -pin CORE|_rob i_AM_list[181]
load net CORE|_rob|o_AM[22] -attr @rip(#000000) 22 -attr @name o_AM[22] -hierPin CORE|_rob o_AM[22] -pin CORE|_rob|o_AM_reg[35:0] Q[22]
load net CORE|_alu_0|i_IDSUE_d1[3] -attr @rip i_IDSUE_d1[3] -attr @name i_IDSUE_d1[3] -hierPin CORE|_alu_0 i_IDSUE_d1[3] -pin CORE|_alu_0|d1_i I0[3]
load net CORE|IDSUE_ALU[0][80] -attr @rip o_ALU_list[80] -attr @name IDSUE_ALU[0][80] -pin CORE|_alu_0 i_IDSUE_d1[5] -pin CORE|_idsue o_ALU_list[80]
load net CORE|_mem|i_ROB_udata[4] -attr @rip i_ROB_udata[4] -attr @name i_ROB_udata[4] -hierPin CORE|_mem i_ROB_udata[4] -pin CORE|_mem|d1_i I1[4] -pin CORE|_mem|d2_i I1[4]
load net CORE|IDSUE_ALU[0][3] -attr @rip o_ALU_list[3] -attr @name IDSUE_ALU[0][3] -pin CORE|_alu_0 i_IDSUE_rd[1] -pin CORE|_idsue o_ALU_list[3]
load net CORE|AM_ROB[3][66] -attr @rip o_ROB_newpc[27] -attr @name AM_ROB[3][66] -pin CORE|_mem o_ROB_newpc[27] -pin CORE|_rob i_AM_list[291]
load net CORE|AM_ROB[3][34] -attr @rip o_ROB_result[27] -attr @name AM_ROB[3][34] -pin CORE|_mem o_ROB_result[27] -pin CORE|_rob i_AM_list[259]
load net CORE|_alu_0|o_ROB_newpc[12] -attr @rip Q[12] -attr @name o_ROB_newpc[12] -hierPin CORE|_alu_0 o_ROB_newpc[12] -pin CORE|_alu_0|o_ROB_newpc_reg Q[12] -pin CORE|_alu_0|o_ROB_result_i__1 I2[12]
load net CORE|_ifid|i_IF_pc[7] -attr @rip(#000000) i_IF_pc[7] -attr @name i_IF_pc[7] -hierPin CORE|_ifid i_IF_pc[7] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[7]
load net CORE|addr[36] -attr @rip o_MC_addr[36] -attr @name addr[36] -hierPin CORE addr[36] -pin CORE|_mmu o_MC_addr[36]
load net CORE|_rob|i_AM_list[252] -attr @rip(#000000) i_AM_list[252] -attr @name i_AM_list[252] -hierPin CORE|_rob i_AM_list[252] -pin CORE|_rob|excp0_i I[252] -pin CORE|_rob|pc0_i I[252] -pin CORE|_rob|rd0_i I[252] -pin CORE|_rob|result0_i I[252]
load net CORE|IDSUE_ALU[1][133] -attr @rip o_ALU_list[290] -attr @name IDSUE_ALU[1][133] -pin CORE|_alu_1 i_IDSUE_pc[12] -pin CORE|_idsue o_ALU_list[290]
load net CORE|_rob|i_AM_list[294] -attr @rip(#000000) i_AM_list[294] -attr @name i_AM_list[294] -hierPin CORE|_rob i_AM_list[294] -pin CORE|_rob|excp0_i I[294] -pin CORE|_rob|pc0_i I[294] -pin CORE|_rob|rd0_i I[294] -pin CORE|_rob|result0_i I[294]
load net CORE|_rob|i_AM_list[140] -attr @rip(#000000) i_AM_list[140] -attr @name i_AM_list[140] -hierPin CORE|_rob i_AM_list[140] -pin CORE|_rob|excp0_i I[140] -pin CORE|_rob|pc0_i I[140] -pin CORE|_rob|rd0_i I[140] -pin CORE|_rob|result0_i I[140]
load net CORE|_alu_0|i_ROB_udata[15] -attr @rip i_ROB_udata[15] -attr @name i_ROB_udata[15] -hierPin CORE|_alu_0 i_ROB_udata[15] -pin CORE|_alu_0|d1_i I1[15] -pin CORE|_alu_0|d2_i I1[15]
load net CORE|IF_IFID_inst[24] -attr @rip o_IFID_inst[24] -attr @name IF_IFID_inst[24] -pin CORE|_if o_IFID_inst[24] -pin CORE|_ifid i_IF_inst[24]
load net CORE|_rob|i_AM_list[298] -attr @rip(#000000) i_AM_list[298] -attr @name i_AM_list[298] -hierPin CORE|_rob i_AM_list[298] -pin CORE|_rob|excp0_i I[298] -pin CORE|_rob|nw1_i__1 I1[2] -pin CORE|_rob|pc0_i I[298] -pin CORE|_rob|rd0_i I[298] -pin CORE|_rob|result0_i I[298]
load net UART_send_data[3] -attr @rip(#000000) send_data[3] -pin COMM send_data[3] -pin UART send_data[3]
load net CORE|_rob|pc1[14] -attr @rip(#000000) O[14] -attr @name pc1[14] -pin CORE|_rob|pc0_i S[14] -pin CORE|_rob|pc1_i O[14]
load net CORE|MEM_MMU_wdata[25] -attr @rip o_MMU_wdata[25] -attr @name MEM_MMU_wdata[25] -pin CORE|_mem o_MMU_wdata[25] -pin CORE|_mmu i_MEM_wdata[25]
load net CORE|IDSUE_ALU[1][22] -attr @rip o_ALU_list[179] -attr @name IDSUE_ALU[1][22] -pin CORE|_alu_1 i_IDSUE_imm[15] -pin CORE|_idsue o_ALU_list[179]
load net CORE|_ifid|i_IF_pc[0] -attr @rip(#000000) i_IF_pc[0] -attr @name i_IF_pc[0] -hierPin CORE|_ifid i_IF_pc[0] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[0]
load net CORE|IDSUE_ALU[2][140] -attr @rip o_ALU_list[454] -attr @name IDSUE_ALU[2][140] -pin CORE|_alu_2 i_IDSUE_pc[19] -pin CORE|_idsue o_ALU_list[454]
load net CORE|AM_ROB[2][30] -attr @rip o_ROB_result[23] -attr @name AM_ROB[2][30] -pin CORE|_alu_2 o_ROB_result[23] -pin CORE|_rob i_AM_list[180]
load net CORE|AM_ROB[1][20] -attr @rip o_ROB_result[13] -attr @name AM_ROB[1][20] -pin CORE|_alu_1 o_ROB_result[13] -pin CORE|_rob i_AM_list[95]
load net CORE|_rob|o_AM[21] -attr @rip(#000000) 21 -attr @name o_AM[21] -hierPin CORE|_rob o_AM[21] -pin CORE|_rob|o_AM_reg[35:0] Q[21]
load net CORE|_alu_0|i_IDSUE_d1[2] -attr @rip i_IDSUE_d1[2] -attr @name i_IDSUE_d1[2] -hierPin CORE|_alu_0 i_IDSUE_d1[2] -pin CORE|_alu_0|d1_i I0[2]
load net COMM_read_data[0][44] -attr @rip(#000000) read_datas[44] -pin COMM read_datas[44] -pin MEM_CTRL recv_data[44]
load net CORE|_mem|o_MMU_raddr[21] -attr @rip Q[21] -attr @name o_MMU_raddr[21] -hierPin CORE|_mem o_MMU_raddr[21] -pin CORE|_mem|o_MMU_raddr_reg Q[21]
load net CORE|_rob|i_AM_list[108] -attr @rip(#000000) i_AM_list[108] -attr @name i_AM_list[108] -hierPin CORE|_rob i_AM_list[108] -pin CORE|_rob|excp0_i I[108] -pin CORE|_rob|pc0_i I[108] -pin CORE|_rob|rd0_i I[108] -pin CORE|_rob|result0_i I[108]
load net MEM_read_data[59] -attr @rip(#000000) read_data_[59] -pin CORE read_data[59] -pin MEM_CTRL read_data_[59]
load net CORE|IDSUE_ALU[0][2] -attr @rip o_ALU_list[2] -attr @name IDSUE_ALU[0][2] -pin CORE|_alu_0 i_IDSUE_rd[0] -pin CORE|_idsue o_ALU_list[2]
load net CORE|AM_ROB[3][65] -attr @rip o_ROB_newpc[26] -attr @name AM_ROB[3][65] -pin CORE|_mem o_ROB_newpc[26] -pin CORE|_rob i_AM_list[290]
load net CORE|_rob|pc[20] -attr @name pc[20] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[20] -pin CORE|_rob|pc_reg[31:0] Q[20]
load net CORE|IDSUE_ALU[1][132] -attr @rip o_ALU_list[289] -attr @name IDSUE_ALU[1][132] -pin CORE|_alu_1 i_IDSUE_pc[11] -pin CORE|_idsue o_ALU_list[289]
load net CORE|AM_ROB[3][35] -attr @rip o_ROB_result[28] -attr @name AM_ROB[3][35] -pin CORE|_mem o_ROB_result[28] -pin CORE|_rob i_AM_list[260]
load net CORE|_alu_0|o_ROB_newpc[13] -attr @rip Q[13] -attr @name o_ROB_newpc[13] -hierPin CORE|_alu_0 o_ROB_newpc[13] -pin CORE|_alu_0|o_ROB_newpc_reg Q[13] -pin CORE|_alu_0|o_ROB_result_i__1 I2[13]
load net CORE|addr[37] -attr @rip o_MC_addr[37] -attr @name addr[37] -hierPin CORE addr[37] -pin CORE|_mmu o_MC_addr[37]
load net CORE|_rob|o_PCREG_newpc[15] -attr @rip(#000000) 15 -attr @name o_PCREG_newpc[15] -hierPin CORE|_rob o_PCREG_newpc[15] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[15]
load net CORE|_rob|i_AM_list[141] -attr @rip(#000000) i_AM_list[141] -attr @name i_AM_list[141] -hierPin CORE|_rob i_AM_list[141] -pin CORE|_rob|excp0_i I[141] -pin CORE|_rob|pc0_i I[141] -pin CORE|_rob|rd0_i I[141] -pin CORE|_rob|result0_i I[141]
load net CORE|MEM_MMU_wmask[0] -attr @rip o_MMU_wmask[0] -attr @name MEM_MMU_wmask[0] -pin CORE|_mem o_MMU_wmask[0] -pin CORE|_mmu i_MEM_wmask[0]
load net CORE|_rob|i_AM_list[255] -attr @rip(#000000) i_AM_list[255] -attr @name i_AM_list[255] -hierPin CORE|_rob i_AM_list[255] -pin CORE|_rob|excp0_i I[255] -pin CORE|_rob|pc0_i I[255] -pin CORE|_rob|rd0_i I[255] -pin CORE|_rob|result0_i I[255]
load net CORE|_alu_0|i_ROB_udata[16] -attr @rip i_ROB_udata[16] -attr @name i_ROB_udata[16] -hierPin CORE|_alu_0 i_ROB_udata[16] -pin CORE|_alu_0|d1_i I1[16] -pin CORE|_alu_0|d2_i I1[16]
load net CORE|_alu_0|o_ROB_newpc[27] -attr @rip Q[27] -attr @name o_ROB_newpc[27] -hierPin CORE|_alu_0 o_ROB_newpc[27] -pin CORE|_alu_0|o_ROB_newpc_reg Q[27] -pin CORE|_alu_0|o_ROB_result_i__1 I2[27]
load net CORE|_rob|pc1[13] -attr @rip(#000000) O[13] -attr @name pc1[13] -pin CORE|_rob|pc0_i S[13] -pin CORE|_rob|pc1_i O[13]
load net CORE|_rob|i_AM_list[299] -attr @rip(#000000) i_AM_list[299] -attr @name i_AM_list[299] -hierPin CORE|_rob i_AM_list[299] -pin CORE|_rob|excp0_i I[299] -pin CORE|_rob|nw1_i__1 I1[3] -pin CORE|_rob|pc0_i I[299] -pin CORE|_rob|rd0_i I[299] -pin CORE|_rob|result0_i I[299]
load net UART_send_data[4] -attr @rip(#000000) send_data[4] -pin COMM send_data[4] -pin UART send_data[4]
load net CORE|_rob|o_AM[20] -attr @rip(#000000) 20 -attr @name o_AM[20] -hierPin CORE|_rob o_AM[20] -pin CORE|_rob|o_AM_reg[35:0] Q[20]
load net CORE|AM_ROB[3][60] -attr @rip o_ROB_newpc[21] -attr @name AM_ROB[3][60] -pin CORE|_mem o_ROB_newpc[21] -pin CORE|_rob i_AM_list[285]
load net CORE|_ifid|i_IF_pc[1] -attr @rip(#000000) i_IF_pc[1] -attr @name i_IF_pc[1] -hierPin CORE|_ifid i_IF_pc[1] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[1]
load net CORE|MEM_MMU_wdata[28] -attr @rip o_MMU_wdata[28] -attr @name MEM_MMU_wdata[28] -pin CORE|_mem o_MMU_wdata[28] -pin CORE|_mmu i_MEM_wdata[28]
load net CORE|IDSUE_ALU[1][25] -attr @rip o_ALU_list[182] -attr @name IDSUE_ALU[1][25] -pin CORE|_alu_1 i_IDSUE_imm[18] -pin CORE|_idsue o_ALU_list[182]
load net CORE|_mem|o_MMU_raddr[22] -attr @rip Q[22] -attr @name o_MMU_raddr[22] -hierPin CORE|_mem o_MMU_raddr[22] -pin CORE|_mem|o_MMU_raddr_reg Q[22]
load net CORE|IDSUE_ALU[0][1] -attr @rip o_ALU_list[1] -attr @name IDSUE_ALU[0][1] -pin CORE|_alu_0 i_IDSUE_excp[1] -pin CORE|_idsue o_ALU_list[1]
load net CORE|ROB_IDSUE_free[3] -attr @rip o_IDSUE_free[3] -attr @name ROB_IDSUE_free[3] -pin CORE|_idsue i_ROB_free[3] -pin CORE|_rob o_IDSUE_free[3]
load net CORE|_rob|i_AM_list[109] -attr @rip(#000000) i_AM_list[109] -attr @name i_AM_list[109] -hierPin CORE|_rob i_AM_list[109] -pin CORE|_rob|excp0_i I[109] -pin CORE|_rob|pc0_i I[109] -pin CORE|_rob|rd0_i I[109] -pin CORE|_rob|result0_i I[109]
load net CORE|_alu_0|i_IDSUE_d1[5] -attr @rip i_IDSUE_d1[5] -attr @name i_IDSUE_d1[5] -hierPin CORE|_alu_0 i_IDSUE_d1[5] -pin CORE|_alu_0|d1_i I0[5]
load net CORE|_alu_0|o_ROB_newpc0[18] -attr @rip O[18] -attr @name o_ROB_newpc0[18] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[18] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[18]
load net CORE|IDSUE_ALU[1][131] -attr @rip o_ALU_list[288] -attr @name IDSUE_ALU[1][131] -pin CORE|_alu_1 i_IDSUE_pc[10] -pin CORE|_idsue o_ALU_list[288]
load net MEM_write_data[16] -attr @rip(#000000) write_data[16] -pin CORE write_data[16] -pin MEM_CTRL write_data_[16]
load net CORE|AM_ROB[3][36] -attr @rip o_ROB_result[29] -attr @name AM_ROB[3][36] -pin CORE|_mem o_ROB_result[29] -pin CORE|_rob i_AM_list[261]
load net CORE|_rob|o_PCREG_newpc[14] -attr @rip(#000000) 14 -attr @name o_PCREG_newpc[14] -hierPin CORE|_rob o_PCREG_newpc[14] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[14]
load net CORE|addr[38] -attr @rip o_MC_addr[38] -attr @name addr[38] -hierPin CORE addr[38] -pin CORE|_mmu o_MC_addr[38]
load net CORE|_rob|i_AM_list[254] -attr @rip(#000000) i_AM_list[254] -attr @name i_AM_list[254] -hierPin CORE|_rob i_AM_list[254] -pin CORE|_rob|excp0_i I[254] -pin CORE|_rob|pc0_i I[254] -pin CORE|_rob|rd0_i I[254] -pin CORE|_rob|result0_i I[254]
load net CORE|_alu_0|<const1> -power -attr @name <const1> -pin CORE|_alu_0|d1_i__0 I0 -pin CORE|_alu_0|d1_ready_i I0 -pin CORE|_alu_0|d1_ready_i__0 I1 -pin CORE|_alu_0|d1_ready_i__0 I2 -pin CORE|_alu_0|d1_ready_i__0 I4 -pin CORE|_alu_0|d1_ready_i__1 I0 -pin CORE|_alu_0|d1_ready_i__2 I0 -pin CORE|_alu_0|d1_ready_i__3 I1 -pin CORE|_alu_0|d1_ready_i__3 I2 -pin CORE|_alu_0|d1_ready_i__3 I4 -pin CORE|_alu_0|d2_i__0 I0 -pin CORE|_alu_0|d2_ready_i I0 -pin CORE|_alu_0|d2_ready_i__0 I0 -pin CORE|_alu_0|d2_ready_i__0 I1 -pin CORE|_alu_0|d2_ready_i__0 I2 -pin CORE|_alu_0|d2_ready_i__0 I4 -pin CORE|_alu_0|d2_ready_i__0 I5 -pin CORE|_alu_0|d2_ready_i__1 I0 -pin CORE|_alu_0|d2_ready_i__2 I0 -pin CORE|_alu_0|d2_ready_i__3 I0 -pin CORE|_alu_0|d2_ready_i__3 I1 -pin CORE|_alu_0|d2_ready_i__3 I2 -pin CORE|_alu_0|d2_ready_i__3 I4 -pin CORE|_alu_0|d2_ready_i__3 I5 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[31] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[30] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[29] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[28] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[27] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[26] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[25] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[24] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[23] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[22] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[21] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[20] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[19] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[18] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[17] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[16] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[15] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[14] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[13] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[12] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[11] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[10] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[9] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[8] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[7] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[6] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[5] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[4] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[3] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[2] -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[1] -pin CORE|_alu_0|o_ROB_newpc_i__2 I2 -pin CORE|_alu_0|o_ROB_newpc_i__2 I4 -pin CORE|_alu_0|o_ROB_newpc_i__2 I5 -pin CORE|_alu_0|o_ROB_result0_i__0 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__1 I0[0] -pin CORE|_alu_0|o_ROB_result0_i__13 I2 -pin CORE|_alu_0|o_ROB_result0_i__14 I2 -pin CORE|_alu_0|o_ROB_result0_i__2 I0[0] -pin CORE|_alu_0|o_ROB_result0_i__5 I2 -pin CORE|_alu_0|o_ROB_result0_i__8 I0[0] -pin CORE|_alu_0|o_ROB_result0_i__9 I0[0] -pin CORE|_alu_0|o_ROB_result1_i I2 -pin CORE|_alu_0|o_ROB_result_i__3 I1 -pin CORE|_alu_0|o_ROB_result_i__3 I2 -pin CORE|_alu_0|o_ROB_result_i__3 I3 -pin CORE|_alu_0|o_ROB_result_i__3 I4 -pin CORE|_alu_0|o_ROB_result_i__3 I5
load net CORE|_rob|i_AM_list[296] -attr @rip(#000000) i_AM_list[296] -attr @name i_AM_list[296] -hierPin CORE|_rob i_AM_list[296] -pin CORE|_rob|excp0_i I[296] -pin CORE|_rob|nw1_i__1 I1[0] -pin CORE|_rob|pc0_i I[296] -pin CORE|_rob|rd0_i I[296] -pin CORE|_rob|result0_i I[296]
load net CORE|_mem|o_MMU_waddr[25] -attr @rip Q[25] -attr @name o_MMU_waddr[25] -hierPin CORE|_mem o_MMU_waddr[25] -pin CORE|_mem|o_MMU_waddr_reg Q[25]
load net CORE|_rob|nw_i_n_0 -attr @rip(#000000) O[1] -attr @name nw_i_n_0 -pin CORE|_rob|nw_i O[1] -pin CORE|_rob|nw_i__0 I1[1]
load net CORE|_alu_0|i_ROB_udata[17] -attr @rip i_ROB_udata[17] -attr @name i_ROB_udata[17] -hierPin CORE|_alu_0 i_ROB_udata[17] -pin CORE|_alu_0|d1_i I1[17] -pin CORE|_alu_0|d2_i I1[17]
load net CORE|_rob|nw_i_n_1 -attr @rip(#000000) O[0] -attr @name nw_i_n_1 -pin CORE|_rob|nw_i O[0] -pin CORE|_rob|nw_i__0 I1[0]
load net CORE|_mem|i_ROB_udata[27] -attr @rip i_ROB_udata[27] -attr @name i_ROB_udata[27] -hierPin CORE|_mem i_ROB_udata[27] -pin CORE|_mem|d1_i I1[27] -pin CORE|_mem|d2_i I1[27]
load net CORE|_alu_0|o_ROB_newpc[28] -attr @rip Q[28] -attr @name o_ROB_newpc[28] -hierPin CORE|_alu_0 o_ROB_newpc[28] -pin CORE|_alu_0|o_ROB_newpc_reg Q[28] -pin CORE|_alu_0|o_ROB_result_i__1 I2[28]
load net UART_send_data[5] -attr @rip(#000000) send_data[5] -pin COMM send_data[5] -pin UART send_data[5]
load net CORE|MEM_MMU_wdata[27] -attr @rip o_MMU_wdata[27] -attr @name MEM_MMU_wdata[27] -pin CORE|_mem o_MMU_wdata[27] -pin CORE|_mmu i_MEM_wdata[27]
load net CORE|IDSUE_ALU[1][24] -attr @rip o_ALU_list[181] -attr @name IDSUE_ALU[1][24] -pin CORE|_alu_1 i_IDSUE_imm[17] -pin CORE|_idsue o_ALU_list[181]
load net CORE|_ifid|i_IF_pc[2] -attr @rip(#000000) i_IF_pc[2] -attr @name i_IF_pc[2] -hierPin CORE|_ifid i_IF_pc[2] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[2]
load net CORE|_rob|i_AM_list[170] -attr @rip(#000000) i_AM_list[170] -attr @name i_AM_list[170] -hierPin CORE|_rob i_AM_list[170] -pin CORE|_rob|excp0_i I[170] -pin CORE|_rob|pc0_i I[170] -pin CORE|_rob|rd0_i I[170] -pin CORE|_rob|result0_i I[170]
load net CORE|_rob|pc0[29] -attr @rip(#000000) O[29] -attr @name pc0[29] -pin CORE|_rob|pc0_i O[29] -pin CORE|_rob|pc_reg[31:0] D[29]
load net CORE|_alu_0|i_IDSUE_d1[4] -attr @rip i_IDSUE_d1[4] -attr @name i_IDSUE_d1[4] -hierPin CORE|_alu_0 i_IDSUE_d1[4] -pin CORE|_alu_0|d1_i I0[4]
load net CORE|_mem|o_MMU_waddr[19] -attr @rip Q[19] -attr @name o_MMU_waddr[19] -hierPin CORE|_mem o_MMU_waddr[19] -pin CORE|_mem|o_MMU_waddr_reg Q[19]
load net CORE|_mem|o_MMU_raddr[23] -attr @rip Q[23] -attr @name o_MMU_raddr[23] -hierPin CORE|_mem o_MMU_raddr[23] -pin CORE|_mem|o_MMU_raddr_reg Q[23]
load net CORE|IDSUE_ALU[1][130] -attr @rip o_ALU_list[287] -attr @name IDSUE_ALU[1][130] -pin CORE|_alu_1 i_IDSUE_pc[9] -pin CORE|_idsue o_ALU_list[287]
load net CORE|AM_ROB[0][19] -attr @rip o_ROB_result[12] -attr @name AM_ROB[0][19] -pin CORE|_alu_0 o_ROB_result[12] -pin CORE|_rob i_AM_list[19]
load net CORE|_alu_0|o_ROB_newpc0[19] -attr @rip O[19] -attr @name o_ROB_newpc0[19] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[19] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[19]
load net CORE|_rob|o_PCREG_newpc[13] -attr @rip(#000000) 13 -attr @name o_PCREG_newpc[13] -hierPin CORE|_rob o_PCREG_newpc[13] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[13]
load net MEM_write_data[17] -attr @rip(#000000) write_data[17] -pin CORE write_data[17] -pin MEM_CTRL write_data_[17]
load net CORE|AM_ROB[3][37] -attr @rip o_ROB_result[30] -attr @name AM_ROB[3][37] -pin CORE|_mem o_ROB_result[30] -pin CORE|_rob i_AM_list[262]
load net CORE|_alu_0|<const0> -ground -attr @name <const0> -pin CORE|_alu_0|o_ROB_newpc0_i__0 I1[0] -pin CORE|_alu_0|o_ROB_newpc_i__2 I0 -pin CORE|_alu_0|o_ROB_newpc_i__2 I1 -pin CORE|_alu_0|o_ROB_newpc_i__2 I3 -pin CORE|_alu_0|o_ROB_newpc_i__2 I7 -pin CORE|_alu_0|o_ROB_rd_i I6[4] -pin CORE|_alu_0|o_ROB_rd_i I6[3] -pin CORE|_alu_0|o_ROB_rd_i I6[2] -pin CORE|_alu_0|o_ROB_rd_i I6[1] -pin CORE|_alu_0|o_ROB_rd_i I6[0] -pin CORE|_alu_0|o_ROB_result0_i__0 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__0 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__1 I0[2] -pin CORE|_alu_0|o_ROB_result0_i__1 I0[1] -pin CORE|_alu_0|o_ROB_result0_i__1 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__1 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__1 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__2 I0[2] -pin CORE|_alu_0|o_ROB_result0_i__2 I0[1] -pin CORE|_alu_0|o_ROB_result0_i__2 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__2 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__2 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__8 I0[2] -pin CORE|_alu_0|o_ROB_result0_i__8 I0[1] -pin CORE|_alu_0|o_ROB_result0_i__8 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__8 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__8 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__9 I0[2] -pin CORE|_alu_0|o_ROB_result0_i__9 I0[1] -pin CORE|_alu_0|o_ROB_result0_i__9 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__9 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__9 I1[0] -pin CORE|_alu_0|o_ROB_result_i__3 I6 -pin CORE|_alu_0|o_ROB_result_i__3 I7
load net CORE|addr[39] -attr @rip o_MC_addr[39] -attr @name addr[39] -hierPin CORE addr[39] -pin CORE|_mmu o_MC_addr[39]
load net CORE|_mem|o_MMU_waddr[24] -attr @rip Q[24] -attr @name o_MMU_waddr[24] -hierPin CORE|_mem o_MMU_waddr[24] -pin CORE|_mem|o_MMU_waddr_reg Q[24]
load net CORE|_alu_0|o_ROB_newpc[25] -attr @rip Q[25] -attr @name o_ROB_newpc[25] -hierPin CORE|_alu_0 o_ROB_newpc[25] -pin CORE|_alu_0|o_ROB_newpc_reg Q[25] -pin CORE|_alu_0|o_ROB_result_i__1 I2[25]
load net CORE|IDSUE_ALU[0][8] -attr @rip o_ALU_list[8] -attr @name IDSUE_ALU[0][8] -pin CORE|_alu_0 i_IDSUE_imm[1] -pin CORE|_idsue o_ALU_list[8]
load net CORE|_ifid|o_ID_pc[31] -attr @rip(#000000) 31 -attr @name o_ID_pc[31] -hierPin CORE|_ifid o_ID_pc[31] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[31]
load net CORE|_rob|i_AM_list[297] -attr @rip(#000000) i_AM_list[297] -attr @name i_AM_list[297] -hierPin CORE|_rob i_AM_list[297] -pin CORE|_rob|excp0_i I[297] -pin CORE|_rob|nw1_i__1 I1[1] -pin CORE|_rob|pc0_i I[297] -pin CORE|_rob|rd0_i I[297] -pin CORE|_rob|result0_i I[297]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_20 -attr @rip O[11] -attr @name o_ROB_newpc0_i__6_n_20 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[11] -pin CORE|_alu_0|o_ROB_newpc_i I5[11]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_21 -attr @rip O[10] -attr @name o_ROB_newpc0_i__6_n_21 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[10] -pin CORE|_alu_0|o_ROB_newpc_i I5[10]
load net CORE|_alu_0|i_ROB_udata[18] -attr @rip i_ROB_udata[18] -attr @name i_ROB_udata[18] -hierPin CORE|_alu_0 i_ROB_udata[18] -pin CORE|_alu_0|d1_i I1[18] -pin CORE|_alu_0|d2_i I1[18]
load net CORE|_mem|i_ROB_udata[28] -attr @rip i_ROB_udata[28] -attr @name i_ROB_udata[28] -hierPin CORE|_mem i_ROB_udata[28] -pin CORE|_mem|d1_i I1[28] -pin CORE|_mem|d2_i I1[28]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_22 -attr @rip O[9] -attr @name o_ROB_newpc0_i__6_n_22 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[9] -pin CORE|_alu_0|o_ROB_newpc_i I5[9]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_23 -attr @rip O[8] -attr @name o_ROB_newpc0_i__6_n_23 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[8] -pin CORE|_alu_0|o_ROB_newpc_i I5[8]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_24 -attr @rip O[7] -attr @name o_ROB_newpc0_i__6_n_24 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[7] -pin CORE|_alu_0|o_ROB_newpc_i I5[7]
load net CORE|_mem|i_ROB_udata[0] -attr @rip i_ROB_udata[0] -attr @name i_ROB_udata[0] -hierPin CORE|_mem i_ROB_udata[0] -pin CORE|_mem|d1_i I1[0] -pin CORE|_mem|d2_i I1[0]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_25 -attr @rip O[6] -attr @name o_ROB_newpc0_i__6_n_25 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[6] -pin CORE|_alu_0|o_ROB_newpc_i I5[6]
load net UART_send_data[6] -attr @rip(#000000) send_data[6] -pin COMM send_data[6] -pin UART send_data[6]
load net CORE|_rob|pc0[28] -attr @rip(#000000) O[28] -attr @name pc0[28] -pin CORE|_rob|pc0_i O[28] -pin CORE|_rob|pc_reg[31:0] D[28]
load net CORE|AM_ROB[3][62] -attr @rip o_ROB_newpc[23] -attr @name AM_ROB[3][62] -pin CORE|_mem o_ROB_newpc[23] -pin CORE|_rob i_AM_list[287]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_26 -attr @rip O[5] -attr @name o_ROB_newpc0_i__6_n_26 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[5] -pin CORE|_alu_0|o_ROB_newpc_i I5[5]
load net CORE|_mem|o_MMU_waddr[18] -attr @rip Q[18] -attr @name o_MMU_waddr[18] -hierPin CORE|_mem o_MMU_waddr[18] -pin CORE|_mem|o_MMU_waddr_reg Q[18]
load net CORE|_ifid|i_IF_pc[3] -attr @rip(#000000) i_IF_pc[3] -attr @name i_IF_pc[3] -hierPin CORE|_ifid i_IF_pc[3] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[3]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_27 -attr @rip O[4] -attr @name o_ROB_newpc0_i__6_n_27 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[4] -pin CORE|_alu_0|o_ROB_newpc_i I5[4]
load net CORE|_alu_0|o_ROB_newpc0[16] -attr @rip O[16] -attr @name o_ROB_newpc0[16] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[16] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[16]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_28 -attr @rip O[3] -attr @name o_ROB_newpc0_i__6_n_28 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[3] -pin CORE|_alu_0|o_ROB_newpc_i I5[3]
load net CORE|_mem|o_MMU_raddr[24] -attr @rip Q[24] -attr @name o_MMU_raddr[24] -hierPin CORE|_mem o_MMU_raddr[24] -pin CORE|_mem|o_MMU_raddr_reg Q[24]
load net CORE|_rob|i_AM_list[240] -attr @rip(#000000) i_AM_list[240] -attr @name i_AM_list[240] -hierPin CORE|_rob i_AM_list[240] -pin CORE|_rob|excp0_i I[240] -pin CORE|_rob|pc0_i I[240] -pin CORE|_rob|rd0_i I[240] -pin CORE|_rob|result0_i I[240]
load net CORE|IDSUE_ALU[2][145] -attr @rip o_ALU_list[459] -attr @name IDSUE_ALU[2][145] -pin CORE|_alu_2 i_IDSUE_pc[24] -pin CORE|_idsue o_ALU_list[459]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_29 -attr @rip O[2] -attr @name o_ROB_newpc0_i__6_n_29 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[2] -pin CORE|_alu_0|o_ROB_newpc_i I5[2]
load net CORE|_alu_0|i_IDSUE_d1[7] -attr @rip i_IDSUE_d1[7] -attr @name i_IDSUE_d1[7] -hierPin CORE|_alu_0 i_IDSUE_d1[7] -pin CORE|_alu_0|d1_i I0[7]
load net CORE|_rob|o_PCREG_newpc[12] -attr @rip(#000000) 12 -attr @name o_PCREG_newpc[12] -hierPin CORE|_rob o_PCREG_newpc[12] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[12]
load net CORE|IDSUE_ALU[0][84] -attr @rip o_ALU_list[84] -attr @name IDSUE_ALU[0][84] -pin CORE|_alu_0 i_IDSUE_d1[9] -pin CORE|_idsue o_ALU_list[84]
load net MEM_write_data[18] -attr @rip(#000000) write_data[18] -pin CORE write_data[18] -pin MEM_CTRL write_data_[18]
load net CORE|_mem|o_MMU_waddr[23] -attr @rip Q[23] -attr @name o_MMU_waddr[23] -hierPin CORE|_mem o_MMU_waddr[23] -pin CORE|_mem|o_MMU_waddr_reg Q[23]
load net CORE|IDSUE_ALU[0][7] -attr @rip o_ALU_list[7] -attr @name IDSUE_ALU[0][7] -pin CORE|_alu_0 i_IDSUE_imm[0] -pin CORE|_idsue o_ALU_list[7]
load net CORE|AM_ROB[3][38] -attr @rip o_ROB_result[31] -attr @name AM_ROB[3][38] -pin CORE|_mem o_ROB_result[31] -pin CORE|_rob i_AM_list[263]
load net CORE|_rob|pc1[10] -attr @rip(#000000) O[10] -attr @name pc1[10] -pin CORE|_rob|pc0_i S[10] -pin CORE|_rob|pc1_i O[10]
load net CORE|_alu_0|o_ROB_newpc[26] -attr @rip Q[26] -attr @name o_ROB_newpc[26] -hierPin CORE|_alu_0 o_ROB_newpc[26] -pin CORE|_alu_0|o_ROB_newpc_reg Q[26] -pin CORE|_alu_0|o_ROB_result_i__1 I2[26]
load net COMM_read_data[0][40] -attr @rip(#000000) read_datas[40] -pin COMM read_datas[40] -pin MEM_CTRL recv_data[40]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_30 -attr @rip O[1] -attr @name o_ROB_newpc0_i__6_n_30 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[1] -pin CORE|_alu_0|o_ROB_newpc_i I5[1]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_31 -attr @rip O[0] -attr @name o_ROB_newpc0_i__6_n_31 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[0] -pin CORE|_alu_0|o_ROB_newpc_i I5[0]
load net CORE|_alu_0|i_ROB_udata[19] -attr @rip i_ROB_udata[19] -attr @name i_ROB_udata[19] -hierPin CORE|_alu_0 i_ROB_udata[19] -pin CORE|_alu_0|d1_i I1[19] -pin CORE|_alu_0|d2_i I1[19]
load net CORE|_mem|i_ROB_udata[29] -attr @rip i_ROB_udata[29] -attr @name i_ROB_udata[29] -hierPin CORE|_mem i_ROB_udata[29] -pin CORE|_mem|d1_i I1[29] -pin CORE|_mem|d2_i I1[29]
load net CORE|_mem|o_MMU_waddr[9] -attr @rip Q[9] -attr @name o_MMU_waddr[9] -hierPin CORE|_mem o_MMU_waddr[9] -pin CORE|_mem|o_MMU_waddr_reg Q[9]
load net MEM_read_data[55] -attr @rip(#000000) read_data_[55] -pin CORE read_data[55] -pin MEM_CTRL read_data_[55]
load net CORE|_rob|pc0[27] -attr @rip(#000000) O[27] -attr @name pc0[27] -pin CORE|_rob|pc0_i O[27] -pin CORE|_rob|pc_reg[31:0] D[27]
load net CORE|IDSUE_ALU[1][140] -attr @rip o_ALU_list[297] -attr @name IDSUE_ALU[1][140] -pin CORE|_alu_1 i_IDSUE_pc[19] -pin CORE|_idsue o_ALU_list[297]
load net CORE|AM_ROB[3][61] -attr @rip o_ROB_newpc[22] -attr @name AM_ROB[3][61] -pin CORE|_mem o_ROB_newpc[22] -pin CORE|_rob i_AM_list[286]
load net CORE|_mem|o_MMU_waddr[17] -attr @rip Q[17] -attr @name o_MMU_waddr[17] -hierPin CORE|_mem o_MMU_waddr[17] -pin CORE|_mem|o_MMU_waddr_reg Q[17]
load net MEM_read_data[61] -attr @rip(#000000) read_data_[61] -pin CORE read_data[61] -pin MEM_CTRL read_data_[61]
load net CORE|AM_ROB[0][17] -attr @rip o_ROB_result[10] -attr @name AM_ROB[0][17] -pin CORE|_alu_0 o_ROB_result[10] -pin CORE|_rob i_AM_list[17]
load net CORE|IDSUE_ALU[2][144] -attr @rip o_ALU_list[458] -attr @name IDSUE_ALU[2][144] -pin CORE|_alu_2 i_IDSUE_pc[23] -pin CORE|_idsue o_ALU_list[458]
load net CORE|_alu_0|o_ROB_newpc0[17] -attr @rip O[17] -attr @name o_ROB_newpc0[17] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[17] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[17]
load net CORE|_alu_0|i_IDSUE_d1[6] -attr @rip i_IDSUE_d1[6] -attr @name i_IDSUE_d1[6] -hierPin CORE|_alu_0 i_IDSUE_d1[6] -pin CORE|_alu_0|d1_i I0[6]
load net CORE|_mem|o_MMU_raddr[25] -attr @rip Q[25] -attr @name o_MMU_raddr[25] -hierPin CORE|_mem o_MMU_raddr[25] -pin CORE|_mem|o_MMU_raddr_reg Q[25]
load net CORE|_rob|i_AM_list[241] -attr @rip(#000000) i_AM_list[241] -attr @name i_AM_list[241] -hierPin CORE|_rob i_AM_list[241] -pin CORE|_rob|excp0_i I[241] -pin CORE|_rob|pc0_i I[241] -pin CORE|_rob|rd0_i I[241] -pin CORE|_rob|result0_i I[241]
load net CORE|IDSUE_ALU[0][83] -attr @rip o_ALU_list[83] -attr @name IDSUE_ALU[0][83] -pin CORE|_alu_0 i_IDSUE_d1[8] -pin CORE|_idsue o_ALU_list[83]
load net CORE|_mem|o_MMU_waddr[22] -attr @rip Q[22] -attr @name o_MMU_waddr[22] -hierPin CORE|_mem o_MMU_waddr[22] -pin CORE|_mem|o_MMU_waddr_reg Q[22]
load net CORE|IDSUE_ALU[0][6] -attr @rip o_ALU_list[6] -attr @name IDSUE_ALU[0][6] -pin CORE|_alu_0 i_IDSUE_rd[4] -pin CORE|_idsue o_ALU_list[6]
load net MEM_write_data[19] -attr @rip(#000000) write_data[19] -pin CORE write_data[19] -pin MEM_CTRL write_data_[19]
load net CORE|_mem|i_ROB_udata[9] -attr @rip i_ROB_udata[9] -attr @name i_ROB_udata[9] -hierPin CORE|_mem i_ROB_udata[9] -pin CORE|_mem|d1_i I1[9] -pin CORE|_mem|d2_i I1[9]
load net CORE|_alu_0|o_ROB_result1_i__1_n_20 -attr @rip O[11] -attr @name o_ROB_result1_i__1_n_20 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[11] -pin CORE|_alu_0|o_ROB_result1_i__1 O[11]
load net CORE|AM_ROB[3][39] -attr @rip o_ROB_newpc[0] -attr @name AM_ROB[3][39] -pin CORE|_mem o_ROB_newpc[0] -pin CORE|_rob i_AM_list[264]
load net CORE|_alu_0|o_ROB_result1_i__1_n_21 -attr @rip O[10] -attr @name o_ROB_result1_i__1_n_21 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[10] -pin CORE|_alu_0|o_ROB_result1_i__1 O[10]
load net CORE|_alu_0|o_ROB_result1_i__1_n_22 -attr @rip O[9] -attr @name o_ROB_result1_i__1_n_22 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[9] -pin CORE|_alu_0|o_ROB_result1_i__1 O[9]
load net CORE|_alu_0|o_ROB_result1_i__1_n_23 -attr @rip O[8] -attr @name o_ROB_result1_i__1_n_23 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[8] -pin CORE|_alu_0|o_ROB_result1_i__1 O[8]
load net CORE|IDSUE_ALU[1][21] -attr @rip o_ALU_list[178] -attr @name IDSUE_ALU[1][21] -pin CORE|_alu_1 i_IDSUE_imm[14] -pin CORE|_idsue o_ALU_list[178]
load net CORE|read_data[60] -attr @rip read_data[60] -attr @name read_data[60] -hierPin CORE read_data[60] -pin CORE|_mmu i_MC_read_data[60]
load net CORE|_alu_0|o_ROB_result1_i__1_n_24 -attr @rip O[7] -attr @name o_ROB_result1_i__1_n_24 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[7] -pin CORE|_alu_0|o_ROB_result1_i__1 O[7]
load net CORE|_mem|o_MMU_waddr[8] -attr @rip Q[8] -attr @name o_MMU_waddr[8] -hierPin CORE|_mem o_MMU_waddr[8] -pin CORE|_mem|o_MMU_waddr_reg Q[8]
load net CORE|_alu_0|o_ROB_result1_i__1_n_25 -attr @rip O[6] -attr @name o_ROB_result1_i__1_n_25 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[6] -pin CORE|_alu_0|o_ROB_result1_i__1 O[6]
load net CORE|_rob|pc0[26] -attr @rip(#000000) O[26] -attr @name pc0[26] -pin CORE|_rob|pc0_i O[26] -pin CORE|_rob|pc_reg[31:0] D[26]
load net CORE|_alu_0|o_ROB_result1_i__1_n_26 -attr @rip O[5] -attr @name o_ROB_result1_i__1_n_26 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[5] -pin CORE|_alu_0|o_ROB_result1_i__1 O[5]
load net CORE|IDSUE_MEM[20] -attr @rip o_MEM[20] -attr @name IDSUE_MEM[20] -pin CORE|_idsue o_MEM[20] -pin CORE|_mem i_IDSUE_imm[13]
load net CORE|_alu_0|o_ROB_result1_i__1_n_27 -attr @rip O[4] -attr @name o_ROB_result1_i__1_n_27 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[4] -pin CORE|_alu_0|o_ROB_result1_i__1 O[4]
load net COMM_readable[0] -attr @rip(#000000) readable[0] -pin COMM readable[0] -pin MEM_CTRL receivable
netloc COMM_readable[0] 1 4 3 1330 390 NJ 390 2300
load net MEM_read_data[56] -attr @rip(#000000) read_data_[56] -pin CORE read_data[56] -pin MEM_CTRL read_data_[56]
load net MEM_read_data[60] -attr @rip(#000000) read_data_[60] -pin CORE read_data[60] -pin MEM_CTRL read_data_[60]
load net CORE|IDSUE_ALU[1][141] -attr @rip o_ALU_list[298] -attr @name IDSUE_ALU[1][141] -pin CORE|_alu_1 i_IDSUE_pc[20] -pin CORE|_idsue o_ALU_list[298]
load net CORE|_alu_0|o_ROB_result1_i__1_n_28 -attr @rip O[3] -attr @name o_ROB_result1_i__1_n_28 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[3] -pin CORE|_alu_0|o_ROB_result1_i__1 O[3]
load net MEM_write_data[12] -attr @rip(#000000) write_data[12] -pin CORE write_data[12] -pin MEM_CTRL write_data_[12]
load net CORE|IDSUE_ALU[2][143] -attr @rip o_ALU_list[457] -attr @name IDSUE_ALU[2][143] -pin CORE|_alu_2 i_IDSUE_pc[22] -pin CORE|_idsue o_ALU_list[457]
load net CORE|_alu_0|o_ROB_result1_i__1_n_29 -attr @rip O[2] -attr @name o_ROB_result1_i__1_n_29 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[2] -pin CORE|_alu_0|o_ROB_result1_i__1 O[2]
load net CORE|AM_ROB[0][18] -attr @rip o_ROB_result[11] -attr @name AM_ROB[0][18] -pin CORE|_alu_0 o_ROB_result[11] -pin CORE|_rob i_AM_list[18]
load net CORE|IDSUE_ALU[0][82] -attr @rip o_ALU_list[82] -attr @name IDSUE_ALU[0][82] -pin CORE|_alu_0 i_IDSUE_d1[7] -pin CORE|_idsue o_ALU_list[82]
load net CORE|_mem|o_MMU_raddr[26] -attr @rip Q[26] -attr @name o_MMU_raddr[26] -hierPin CORE|_mem o_MMU_raddr[26] -pin CORE|_mem|o_MMU_raddr_reg Q[26]
load net CORE|_alu_0|o_ROB_result1[15] -attr @rip O[15] -attr @name o_ROB_result1[15] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[15] -pin CORE|_alu_0|o_ROB_result1_i O[15]
load net CORE|_rob|i_AM_list[242] -attr @rip(#000000) i_AM_list[242] -attr @name i_AM_list[242] -hierPin CORE|_rob i_AM_list[242] -pin CORE|_rob|excp0_i I[242] -pin CORE|_rob|pc0_i I[242] -pin CORE|_rob|rd0_i I[242] -pin CORE|_rob|result0_i I[242]
load net CORE|_mem|o_MMU_waddr[21] -attr @rip Q[21] -attr @name o_MMU_waddr[21] -hierPin CORE|_mem o_MMU_waddr[21] -pin CORE|_mem|o_MMU_waddr_reg Q[21]
load net CORE|IDSUE_ALU[0][5] -attr @rip o_ALU_list[5] -attr @name IDSUE_ALU[0][5] -pin CORE|_alu_0 i_IDSUE_rd[3] -pin CORE|_idsue o_ALU_list[5]
load net CORE|_alu_0|i_IDSUE_d1[9] -attr @rip i_IDSUE_d1[9] -attr @name i_IDSUE_d1[9] -hierPin CORE|_alu_0 i_IDSUE_d1[9] -pin CORE|_alu_0|d1_i I0[9]
load net CORE|_mem|i_ROB_udata[23] -attr @rip i_ROB_udata[23] -attr @name i_ROB_udata[23] -hierPin CORE|_mem i_ROB_udata[23] -pin CORE|_mem|d1_i I1[23] -pin CORE|_mem|d2_i I1[23]
load net CORE|AM_ROB[1][29] -attr @rip o_ROB_result[22] -attr @name AM_ROB[1][29] -pin CORE|_alu_1 o_ROB_result[22] -pin CORE|_rob i_AM_list[104]
load net CORE|_alu_0|o_ROB_result1_i__1_n_30 -attr @rip O[1] -attr @name o_ROB_result1_i__1_n_30 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[1] -pin CORE|_alu_0|o_ROB_result1_i__1 O[1]
load net CORE|_alu_0|o_ROB_result1_i__1_n_31 -attr @rip O[0] -attr @name o_ROB_result1_i__1_n_31 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[0] -pin CORE|_alu_0|o_ROB_result1_i__1 O[0]
load net CORE|IDSUE_ALU[1][20] -attr @rip o_ALU_list[177] -attr @name IDSUE_ALU[1][20] -pin CORE|_alu_1 i_IDSUE_imm[13] -pin CORE|_idsue o_ALU_list[177]
load net CORE|ID_IDSUE_opcode[1] -attr @rip o_IDSUE_opcode[1] -attr @name ID_IDSUE_opcode[1] -pin CORE|_id o_IDSUE_opcode[1] -pin CORE|_idsue i_ID_opcode[1]
load net CORE|_rob|pc0[25] -attr @rip(#000000) O[25] -attr @name pc0[25] -pin CORE|_rob|pc0_i O[25] -pin CORE|_rob|pc_reg[31:0] D[25]
load net CORE|MMU_MEM_raddr[30] -attr @rip o_MEM_raddr[30] -attr @name MMU_MEM_raddr[30] -pin CORE|_mem i_MMU_raddr[30] -pin CORE|_mmu o_MEM_raddr[30]
load net CORE|IDSUE_ALU[2][142] -attr @rip o_ALU_list[456] -attr @name IDSUE_ALU[2][142] -pin CORE|_alu_2 i_IDSUE_pc[21] -pin CORE|_idsue o_ALU_list[456]
load net CORE|IDSUE_MEM[21] -attr @rip o_MEM[21] -attr @name IDSUE_MEM[21] -pin CORE|_idsue o_MEM[21] -pin CORE|_mem i_IDSUE_imm[14]
load net MEM_read_data[57] -attr @rip(#000000) read_data_[57] -pin CORE read_data[57] -pin MEM_CTRL read_data_[57]
load net CORE|IDSUE_ALU[1][142] -attr @rip o_ALU_list[299] -attr @name IDSUE_ALU[1][142] -pin CORE|_alu_1 i_IDSUE_pc[21] -pin CORE|_idsue o_ALU_list[299]
load net MEM_write_data[13] -attr @rip(#000000) write_data[13] -pin CORE write_data[13] -pin MEM_CTRL write_data_[13]
load net MEM_read_data[63] -attr @rip(#000000) read_data_[63] -pin CORE read_data[63] -pin MEM_CTRL read_data_[63]
load net CORE|IDSUE_ALU[0][81] -attr @rip o_ALU_list[81] -attr @name IDSUE_ALU[0][81] -pin CORE|_alu_0 i_IDSUE_d1[6] -pin CORE|_idsue o_ALU_list[81]
load net CORE|_mem|o_MMU_waddr[20] -attr @rip Q[20] -attr @name o_MMU_waddr[20] -hierPin CORE|_mem o_MMU_waddr[20] -pin CORE|_mem|o_MMU_waddr_reg Q[20]
load net CORE|_alu_0|i_IDSUE_d1[8] -attr @rip i_IDSUE_d1[8] -attr @name i_IDSUE_d1[8] -hierPin CORE|_alu_0 i_IDSUE_d1[8] -pin CORE|_alu_0|d1_i I0[8]
load net CORE|_mem|o_MMU_raddr[27] -attr @rip Q[27] -attr @name o_MMU_raddr[27] -hierPin CORE|_mem o_MMU_raddr[27] -pin CORE|_mem|o_MMU_raddr_reg Q[27]
load net CORE|_alu_0|o_ROB_result1[16] -attr @rip O[16] -attr @name o_ROB_result1[16] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[16] -pin CORE|_alu_0|o_ROB_result1_i O[16]
load net CORE|AM_ROB[1][28] -attr @rip o_ROB_result[21] -attr @name AM_ROB[1][28] -pin CORE|_alu_1 o_ROB_result[21] -pin CORE|_rob i_AM_list[103]
load net CORE|_mem|i_ROB_udata[24] -attr @rip i_ROB_udata[24] -attr @name i_ROB_udata[24] -hierPin CORE|_mem i_ROB_udata[24] -pin CORE|_mem|d1_i I1[24] -pin CORE|_mem|d2_i I1[24]
load net CORE|_ifid|o_ID_pc[21] -attr @rip(#000000) 21 -attr @name o_ID_pc[21] -hierPin CORE|_ifid o_ID_pc[21] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[21]
load net CORE|_mem|o_MMU_waddr[6] -attr @rip Q[6] -attr @name o_MMU_waddr[6] -hierPin CORE|_mem o_MMU_waddr[6] -pin CORE|_mem|o_MMU_waddr_reg Q[6]
load net CORE|_rob|pc0[24] -attr @rip(#000000) O[24] -attr @name pc0[24] -pin CORE|_rob|pc0_i O[24] -pin CORE|_rob|pc_reg[31:0] D[24]
load net CORE|_alu_0|o_ROB_newpc[29] -attr @rip Q[29] -attr @name o_ROB_newpc[29] -hierPin CORE|_alu_0 o_ROB_newpc[29] -pin CORE|_alu_0|o_ROB_newpc_reg Q[29] -pin CORE|_alu_0|o_ROB_result_i__1 I2[29]
load net CORE|ID_IDSUE_opcode[2] -attr @rip o_IDSUE_opcode[2] -attr @name ID_IDSUE_opcode[2] -pin CORE|_id o_IDSUE_opcode[2] -pin CORE|_idsue i_ID_opcode[2]
load net CORE|read_data[62] -attr @rip read_data[62] -attr @name read_data[62] -hierPin CORE read_data[62] -pin CORE|_mmu i_MC_read_data[62]
load net CORE|MMU_MEM_raddr[31] -attr @rip o_MEM_raddr[31] -attr @name MMU_MEM_raddr[31] -pin CORE|_mem i_MMU_raddr[31] -pin CORE|_mmu o_MEM_raddr[31]
load net MEM_addr[43] -attr @rip(#000000) addr[43] -pin CORE addr[43] -pin MEM_CTRL addr_[43]
load net CORE|IDSUE_ALU[2][82] -attr @rip o_ALU_list[396] -attr @name IDSUE_ALU[2][82] -pin CORE|_alu_2 i_IDSUE_d1[7] -pin CORE|_idsue o_ALU_list[396]
load net CORE|IDSUE_MEM[22] -attr @rip o_MEM[22] -attr @name IDSUE_MEM[22] -pin CORE|_idsue o_MEM[22] -pin CORE|_mem i_IDSUE_imm[15]
load net MEM_read_data[58] -attr @rip(#000000) read_data_[58] -pin CORE read_data[58] -pin MEM_CTRL read_data_[58]
load net MEM_read_data[62] -attr @rip(#000000) read_data_[62] -pin CORE read_data[62] -pin MEM_CTRL read_data_[62]
load net CORE|_rob|pc1[19] -attr @rip(#000000) O[19] -attr @name pc1[19] -pin CORE|_rob|pc0_i S[19] -pin CORE|_rob|pc1_i O[19]
load net CORE|IDSUE_ALU[1][143] -attr @rip o_ALU_list[300] -attr @name IDSUE_ALU[1][143] -pin CORE|_alu_1 i_IDSUE_pc[22] -pin CORE|_idsue o_ALU_list[300]
load net CORE|_alu_0|o_ROB_result1[13] -attr @rip O[13] -attr @name o_ROB_result1[13] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[13] -pin CORE|_alu_0|o_ROB_result1_i O[13]
load net MEM_write_data[14] -attr @rip(#000000) write_data[14] -pin CORE write_data[14] -pin MEM_CTRL write_data_[14]
load net CORE|_mem|addr[10] -attr @rip Q[10] -attr @name addr[10] -pin CORE|_mem|addr_reg Q[10] -pin CORE|_mem|o_MMU_raddr_i I0[10] -pin CORE|_mem|o_MMU_waddr_reg D[10] -pin CORE|_mem|o_ROB_cnt0_i I1[10] -pin CORE|_mem|o_ROB_result1_i I1[10]
load net CORE|AM_ROB[1][27] -attr @rip o_ROB_result[20] -attr @name AM_ROB[1][27] -pin CORE|_alu_1 o_ROB_result[20] -pin CORE|_rob i_AM_list[102]
load net CORE|_mem|o_MMU_raddr[28] -attr @rip Q[28] -attr @name o_MMU_raddr[28] -hierPin CORE|_mem o_MMU_raddr[28] -pin CORE|_mem|o_MMU_raddr_reg Q[28]
load net CORE|_alu_0|o_ROB_result1_i__1_n_10 -attr @rip O[21] -attr @name o_ROB_result1_i__1_n_10 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[21] -pin CORE|_alu_0|o_ROB_result1_i__1 O[21]
load net CORE|_ifid|o_ID_pc[20] -attr @rip(#000000) 20 -attr @name o_ID_pc[20] -hierPin CORE|_ifid o_ID_pc[20] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[20]
load net CORE|_alu_0|o_ROB_result1_i__1_n_11 -attr @rip O[20] -attr @name o_ROB_result1_i__1_n_11 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[20] -pin CORE|_alu_0|o_ROB_result1_i__1 O[20]
load net CORE|_mem|i_ROB_udata[25] -attr @rip i_ROB_udata[25] -attr @name i_ROB_udata[25] -hierPin CORE|_mem i_ROB_udata[25] -pin CORE|_mem|d1_i I1[25] -pin CORE|_mem|d2_i I1[25]
load net CORE|_alu_0|o_ROB_result1_i__1_n_12 -attr @rip O[19] -attr @name o_ROB_result1_i__1_n_12 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[19] -pin CORE|_alu_0|o_ROB_result1_i__1 O[19]
load net CORE|_alu_0|o_ROB_result1_i__1_n_13 -attr @rip O[18] -attr @name o_ROB_result1_i__1_n_13 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[18] -pin CORE|_alu_0|o_ROB_result1_i__1 O[18]
load net MEM_read_data[51] -attr @rip(#000000) read_data_[51] -pin CORE read_data[51] -pin MEM_CTRL read_data_[51]
load net CORE|_rob|pc0[23] -attr @rip(#000000) O[23] -attr @name pc0[23] -pin CORE|_rob|pc0_i O[23] -pin CORE|_rob|pc_reg[31:0] D[23]
load net CORE|_alu_0|o_ROB_result1_i__1_n_14 -attr @rip O[17] -attr @name o_ROB_result1_i__1_n_14 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[17] -pin CORE|_alu_0|o_ROB_result1_i__1 O[17]
load net CORE|_mem|o_MMU_waddr[7] -attr @rip Q[7] -attr @name o_MMU_waddr[7] -hierPin CORE|_mem o_MMU_waddr[7] -pin CORE|_mem|o_MMU_waddr_reg Q[7]
load net CORE|_alu_0|o_ROB_result1_i__1_n_15 -attr @rip O[16] -attr @name o_ROB_result1_i__1_n_15 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[16] -pin CORE|_alu_0|o_ROB_result1_i__1 O[16]
load net CORE|ID_IDSUE_pc[20] -attr @rip o_IDSUE_pc[20] -attr @name ID_IDSUE_pc[20] -pin CORE|_id o_IDSUE_pc[20] -pin CORE|_idsue i_ID_pc[20]
load net CORE|read_data[61] -attr @rip read_data[61] -attr @name read_data[61] -hierPin CORE read_data[61] -pin CORE|_mmu i_MC_read_data[61]
load net CORE|_alu_0|o_ROB_result1_i__1_n_16 -attr @rip O[15] -attr @name o_ROB_result1_i__1_n_16 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[15] -pin CORE|_alu_0|o_ROB_result1_i__1 O[15]
load net CORE|ID_IDSUE_opcode[3] -attr @rip o_IDSUE_opcode[3] -attr @name ID_IDSUE_opcode[3] -pin CORE|_id o_IDSUE_opcode[3] -pin CORE|_idsue i_ID_opcode[3]
load net MEM_addr[42] -attr @rip(#000000) addr[42] -pin CORE addr[42] -pin MEM_CTRL addr_[42]
load net CORE|_alu_0|o_ROB_result1_i__1_n_17 -attr @rip O[14] -attr @name o_ROB_result1_i__1_n_17 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[14] -pin CORE|_alu_0|o_ROB_result1_i__1 O[14]
load net CORE|_alu_0|o_ROB_newpc0[31] -attr @rip O[31] -attr @name o_ROB_newpc0[31] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[31] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[31]
load net CORE|IDSUE_ALU[2][81] -attr @rip o_ALU_list[395] -attr @name IDSUE_ALU[2][81] -pin CORE|_alu_2 i_IDSUE_d1[6] -pin CORE|_idsue o_ALU_list[395]
load net CORE|_alu_0|o_ROB_result1_i__1_n_18 -attr @rip O[13] -attr @name o_ROB_result1_i__1_n_18 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[13] -pin CORE|_alu_0|o_ROB_result1_i__1 O[13]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_0 -attr @rip O[31] -attr @name o_ROB_newpc0_i__1_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[31] -pin CORE|_alu_0|o_ROB_newpc_i I0[31]
load net CORE|_alu_0|o_ROB_result1_i__1_n_19 -attr @rip O[12] -attr @name o_ROB_result1_i__1_n_19 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[12] -pin CORE|_alu_0|o_ROB_result1_i__1 O[12]
load net CORE|_alu_0|d1[30] -attr @rip Q[30] -attr @name d1[30] -pin CORE|_alu_0|d1_reg Q[30] -pin CORE|_alu_0|o_ROB_newpc2_i I0[30] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[30] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[30] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[30] -pin CORE|_alu_0|o_ROB_result0_i I0[30] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[30] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[30] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[30] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[30] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[30] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[30] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[30] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[30] -pin CORE|_alu_0|o_ROB_result1_i I0[30] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[30] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[30] -pin CORE|_alu_0|o_ROB_result2_i I0[30] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[30] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[30] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[30]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_1 -attr @rip O[30] -attr @name o_ROB_newpc0_i__1_n_1 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[30] -pin CORE|_alu_0|o_ROB_newpc_i I0[30]
load net CORE|IDSUE_MEM[23] -attr @rip o_MEM[23] -attr @name IDSUE_MEM[23] -pin CORE|_idsue o_MEM[23] -pin CORE|_mem i_IDSUE_imm[16]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_2 -attr @rip O[29] -attr @name o_ROB_newpc0_i__1_n_2 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[29] -pin CORE|_alu_0|o_ROB_newpc_i I0[29]
load net CORE|IDSUE_ALU[1][144] -attr @rip o_ALU_list[301] -attr @name IDSUE_ALU[1][144] -pin CORE|_alu_1 i_IDSUE_pc[23] -pin CORE|_idsue o_ALU_list[301]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_3 -attr @rip O[28] -attr @name o_ROB_newpc0_i__1_n_3 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[28] -pin CORE|_alu_0|o_ROB_newpc_i I0[28]
load net CORE|_alu_0|o_ROB_result1[14] -attr @rip O[14] -attr @name o_ROB_result1[14] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[14] -pin CORE|_alu_0|o_ROB_result1_i O[14]
load net MEM_write_data[15] -attr @rip(#000000) write_data[15] -pin CORE write_data[15] -pin MEM_CTRL write_data_[15]
load net CORE|_mem|i_ROB_udata[5] -attr @rip i_ROB_udata[5] -attr @name i_ROB_udata[5] -hierPin CORE|_mem i_ROB_udata[5] -pin CORE|_mem|d1_i I1[5] -pin CORE|_mem|d2_i I1[5]
load net CORE|_mem|addr[11] -attr @rip Q[11] -attr @name addr[11] -pin CORE|_mem|addr_reg Q[11] -pin CORE|_mem|o_MMU_raddr_i I0[11] -pin CORE|_mem|o_MMU_waddr_reg D[11] -pin CORE|_mem|o_ROB_cnt0_i I1[11] -pin CORE|_mem|o_ROB_result1_i I1[11]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_4 -attr @rip O[27] -attr @name o_ROB_newpc0_i__1_n_4 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[27] -pin CORE|_alu_0|o_ROB_newpc_i I0[27]
load net CORE|AM_ROB[1][26] -attr @rip o_ROB_result[19] -attr @name AM_ROB[1][26] -pin CORE|_alu_1 o_ROB_result[19] -pin CORE|_rob i_AM_list[101]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_5 -attr @rip O[26] -attr @name o_ROB_newpc0_i__1_n_5 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[26] -pin CORE|_alu_0|o_ROB_newpc_i I0[26]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_6 -attr @rip O[25] -attr @name o_ROB_newpc0_i__1_n_6 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[25] -pin CORE|_alu_0|o_ROB_newpc_i I0[25]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_7 -attr @rip O[24] -attr @name o_ROB_newpc0_i__1_n_7 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[24] -pin CORE|_alu_0|o_ROB_newpc_i I0[24]
load net CORE|_mem|o_MMU_raddr[29] -attr @rip Q[29] -attr @name o_MMU_raddr[29] -hierPin CORE|_mem o_MMU_raddr[29] -pin CORE|_mem|o_MMU_raddr_reg Q[29]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_8 -attr @rip O[23] -attr @name o_ROB_newpc0_i__1_n_8 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[23] -pin CORE|_alu_0|o_ROB_newpc_i I0[23]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_9 -attr @rip O[22] -attr @name o_ROB_newpc0_i__1_n_9 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[22] -pin CORE|_alu_0|o_ROB_newpc_i I0[22]
load net CORE|_mem|o_MMU_waddr[4] -attr @rip Q[4] -attr @name o_MMU_waddr[4] -hierPin CORE|_mem o_MMU_waddr[4] -pin CORE|_mem|o_MMU_waddr_reg Q[4]
load net CORE|_rob|pc0[22] -attr @rip(#000000) O[22] -attr @name pc0[22] -pin CORE|_rob|pc0_i O[22] -pin CORE|_rob|pc_reg[31:0] D[22]
load net CORE|_mem|i_ROB_udata[26] -attr @rip i_ROB_udata[26] -attr @name i_ROB_udata[26] -hierPin CORE|_mem i_ROB_udata[26] -pin CORE|_mem|d1_i I1[26] -pin CORE|_mem|d2_i I1[26]
load net MEM_read_data[52] -attr @rip(#000000) read_data_[52] -pin CORE read_data[52] -pin MEM_CTRL read_data_[52]
load net MEM_addr[41] -attr @rip(#000000) addr[41] -pin CORE addr[41] -pin MEM_CTRL addr_[41]
load net CORE|_alu_0|o_ROB_newpc0[30] -attr @rip O[30] -attr @name o_ROB_newpc0[30] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[30] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[30]
load net CORE|ID_IDSUE_pc[21] -attr @rip o_IDSUE_pc[21] -attr @name ID_IDSUE_pc[21] -pin CORE|_id o_IDSUE_pc[21] -pin CORE|_idsue i_ID_pc[21]
load net CORE|IDSUE_ALU[2][80] -attr @rip o_ALU_list[394] -attr @name IDSUE_ALU[2][80] -pin CORE|_alu_2 i_IDSUE_d1[5] -pin CORE|_idsue o_ALU_list[394]
load net CORE|ID_IDSUE_opcode[4] -attr @rip o_IDSUE_opcode[4] -attr @name ID_IDSUE_opcode[4] -pin CORE|_id o_IDSUE_opcode[4] -pin CORE|_idsue i_ID_opcode[4]
load net COMM_read_data[0][35] -attr @rip(#000000) read_datas[35] -pin COMM read_datas[35] -pin MEM_CTRL recv_data[35]
load net MEM_read_data[4] -attr @rip(#000000) read_data_[4] -pin CORE read_data[4] -pin MEM_CTRL read_data_[4]
load net CORE|_alu_0|d1[31] -attr @rip Q[31] -attr @name d1[31] -pin CORE|_alu_0|d1_reg Q[31] -pin CORE|_alu_0|o_ROB_newpc2_i I0[31] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[31] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[31] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[31] -pin CORE|_alu_0|o_ROB_result0_i I0[31] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[31] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[31] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[31] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[31] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[31] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[31] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[31] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[31] -pin CORE|_alu_0|o_ROB_result1_i I0[31] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[31] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[31] -pin CORE|_alu_0|o_ROB_result2_i I0[31] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[31] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[31] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[31]
load net CORE|IDSUE_MEM[24] -attr @rip o_MEM[24] -attr @name IDSUE_MEM[24] -pin CORE|_idsue o_MEM[24] -pin CORE|_mem i_IDSUE_imm[17]
load net CORE|AM_ROB[1][25] -attr @rip o_ROB_result[18] -attr @name AM_ROB[1][25] -pin CORE|_alu_1 o_ROB_result[18] -pin CORE|_rob i_AM_list[100]
load net CORE|IDSUE_ALU[1][145] -attr @rip o_ALU_list[302] -attr @name IDSUE_ALU[1][145] -pin CORE|_alu_1 i_IDSUE_pc[24] -pin CORE|_idsue o_ALU_list[302]
load net CORE|IFID_ID_inst[30] -attr @rip o_ID_inst[30] -attr @name IFID_ID_inst[30] -pin CORE|_id i_IFID_inst[30] -pin CORE|_ifid o_ID_inst[30]
load net CORE|_mem|i_ROB_udata[6] -attr @rip i_ROB_udata[6] -attr @name i_ROB_udata[6] -hierPin CORE|_mem i_ROB_udata[6] -pin CORE|_mem|d1_i I1[6] -pin CORE|_mem|d2_i I1[6]
load net CORE|_alu_0|i_IDSUE_pc[19] -attr @rip i_IDSUE_pc[19] -attr @name i_IDSUE_pc[19] -hierPin CORE|_alu_0 i_IDSUE_pc[19] -pin CORE|_alu_0|o_ROB_newpc0_i I1[19] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[19]
load net CORE|_mem|o_MMU_waddr[11] -attr @rip Q[11] -attr @name o_MMU_waddr[11] -hierPin CORE|_mem o_MMU_waddr[11] -pin CORE|_mem|o_MMU_waddr_reg Q[11]
load net CORE|_alu_0|o_ROB_result1[19] -attr @rip O[19] -attr @name o_ROB_result1[19] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[19] -pin CORE|_alu_0|o_ROB_result1_i O[19]
load net CORE|_rob|pc0[21] -attr @rip(#000000) O[21] -attr @name pc0[21] -pin CORE|_rob|pc0_i O[21] -pin CORE|_rob|pc_reg[31:0] D[21]
load net CORE|IDSUE_ALU[0][9] -attr @rip o_ALU_list[9] -attr @name IDSUE_ALU[0][9] -pin CORE|_alu_0 i_IDSUE_imm[2] -pin CORE|_idsue o_ALU_list[9]
load net CORE|_mem|o_MMU_waddr[5] -attr @rip Q[5] -attr @name o_MMU_waddr[5] -hierPin CORE|_mem o_MMU_waddr[5] -pin CORE|_mem|o_MMU_waddr_reg Q[5]
load net MEM_addr[40] -attr @rip(#000000) addr[40] -pin CORE addr[40] -pin MEM_CTRL addr_[40]
load net MEM_read_data[53] -attr @rip(#000000) read_data_[53] -pin CORE read_data[53] -pin MEM_CTRL read_data_[53]
load net COMM_read_data[0][34] -attr @rip(#000000) read_datas[34] -pin COMM read_datas[34] -pin MEM_CTRL recv_data[34]
load net CORE|_rob|pc1[16] -attr @rip(#000000) O[16] -attr @name pc1[16] -pin CORE|_rob|pc0_i S[16] -pin CORE|_rob|pc1_i O[16]
load net CORE|ID_IDSUE_pc[22] -attr @rip o_IDSUE_pc[22] -attr @name ID_IDSUE_pc[22] -pin CORE|_id o_IDSUE_pc[22] -pin CORE|_idsue i_ID_pc[22]
load net CORE|read_data[63] -attr @rip read_data[63] -attr @name read_data[63] -hierPin CORE read_data[63] -pin CORE|_mmu i_MC_read_data[63]
load net CORE|ID_IDSUE_opcode[5] -attr @rip o_IDSUE_opcode[5] -attr @name ID_IDSUE_opcode[5] -pin CORE|_id o_IDSUE_opcode[5] -pin CORE|_idsue i_ID_opcode[5]
load net MEM_read_data[5] -attr @rip(#000000) read_data_[5] -pin CORE read_data[5] -pin MEM_CTRL read_data_[5]
load net CORE|IDSUE_MEM[25] -attr @rip o_MEM[25] -attr @name IDSUE_MEM[25] -pin CORE|_idsue o_MEM[25] -pin CORE|_mem i_IDSUE_imm[18]
load net CORE|_alu_0|i_IDSUE_u1[3] -attr @rip i_IDSUE_u1[3] -attr @name i_IDSUE_u1[3] -hierPin CORE|_alu_0 i_IDSUE_u1[3] -pin CORE|_alu_0|d1_i S[3] -pin CORE|_alu_0|d1_i__0 S[3] -pin CORE|_alu_0|d1_ready0_i__0 I0[3] -pin CORE|_alu_0|d1_ready_i S[3] -pin CORE|_alu_0|d1_ready_i__2 S[3]
load net CORE|IDSUE_MEM[35] -attr @rip o_MEM[35] -attr @name IDSUE_MEM[35] -pin CORE|_idsue o_MEM[35] -pin CORE|_mem i_IDSUE_imm[28]
load net CORE|IDSUE_ALU[1][146] -attr @rip o_ALU_list[303] -attr @name IDSUE_ALU[1][146] -pin CORE|_alu_1 i_IDSUE_pc[25] -pin CORE|_idsue o_ALU_list[303]
load net CORE|IFID_ID_inst[31] -attr @rip o_ID_inst[31] -attr @name IFID_ID_inst[31] -pin CORE|_id i_IFID_inst[31] -pin CORE|_ifid o_ID_inst[31]
load net CORE|_alu_0|i_IDSUE_pc[18] -attr @rip i_IDSUE_pc[18] -attr @name i_IDSUE_pc[18] -hierPin CORE|_alu_0 i_IDSUE_pc[18] -pin CORE|_alu_0|o_ROB_newpc0_i I1[18] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[18]
load net CORE|_mem|i_ROB_udata[7] -attr @rip i_ROB_udata[7] -attr @name i_ROB_udata[7] -hierPin CORE|_mem i_ROB_udata[7] -pin CORE|_mem|d1_i I1[7] -pin CORE|_mem|d2_i I1[7]
load net CORE|IDSUE_ALU[1][138] -attr @rip o_ALU_list[295] -attr @name IDSUE_ALU[1][138] -pin CORE|_alu_1 i_IDSUE_pc[17] -pin CORE|_idsue o_ALU_list[295]
load net CORE|_mem|o_MMU_waddr[2] -attr @rip Q[2] -attr @name o_MMU_waddr[2] -hierPin CORE|_mem o_MMU_waddr[2] -pin CORE|_mem|o_MMU_waddr_reg Q[2]
load net CORE|_rob|pc0[20] -attr @rip(#000000) O[20] -attr @name pc0[20] -pin CORE|_rob|pc0_i O[20] -pin CORE|_rob|pc_reg[31:0] D[20]
load net CORE|_rob|i_AM_list[178] -attr @rip(#000000) i_AM_list[178] -attr @name i_AM_list[178] -hierPin CORE|_rob i_AM_list[178] -pin CORE|_rob|excp0_i I[178] -pin CORE|_rob|pc0_i I[178] -pin CORE|_rob|rd0_i I[178] -pin CORE|_rob|result0_i I[178]
load net CORE|_mem|o_MMU_waddr[12] -attr @rip Q[12] -attr @name o_MMU_waddr[12] -hierPin CORE|_mem o_MMU_waddr[12] -pin CORE|_mem|o_MMU_waddr_reg Q[12]
load net CORE|_rob|i_AM_list[247] -attr @rip(#000000) i_AM_list[247] -attr @name i_AM_list[247] -hierPin CORE|_rob i_AM_list[247] -pin CORE|_rob|excp0_i I[247] -pin CORE|_rob|pc0_i I[247] -pin CORE|_rob|rd0_i I[247] -pin CORE|_rob|result0_i I[247]
load net CORE|_alu_0|i_IDSUE_d2[30] -attr @rip i_IDSUE_d2[30] -attr @name i_IDSUE_d2[30] -hierPin CORE|_alu_0 i_IDSUE_d2[30] -pin CORE|_alu_0|d2_i I0[30]
load net CORE|IDSUE_ALU[0][92] -attr @rip o_ALU_list[92] -attr @name IDSUE_ALU[0][92] -pin CORE|_alu_0 i_IDSUE_d1[17] -pin CORE|_idsue o_ALU_list[92]
load net CORE|ROB_PCREG_newpc -attr @rip o_PCREG_newpc[0] -attr @name ROB_PCREG_newpc -pin CORE|_pcreg i_ROB_newpc[0] -pin CORE|_rob o_PCREG_newpc[0]
netloc CORE|ROB_PCREG_newpc 1 2 2 11640 1818 12320J
load net COMM_read_data[0][33] -attr @rip(#000000) read_datas[33] -pin COMM read_datas[33] -pin MEM_CTRL recv_data[33]
load net MEM_read_data[54] -attr @rip(#000000) read_data_[54] -pin CORE read_data[54] -pin MEM_CTRL read_data_[54]
load net CORE|_rob|pc1[15] -attr @rip(#000000) O[15] -attr @name pc1[15] -pin CORE|_rob|pc0_i S[15] -pin CORE|_rob|pc1_i O[15]
load net MEM_read_data[2] -attr @rip(#000000) read_data_[2] -pin CORE read_data[2] -pin MEM_CTRL read_data_[2]
load net CORE|addr[40] -attr @rip o_MC_addr[40] -attr @name addr[40] -hierPin CORE addr[40] -pin CORE|_mmu o_MC_addr[40]
load net CORE|ID_IDSUE_pc[23] -attr @rip o_IDSUE_pc[23] -attr @name ID_IDSUE_pc[23] -pin CORE|_id o_IDSUE_pc[23] -pin CORE|_idsue i_ID_pc[23]
load net CORE|ID_IDSUE_opcode[6] -attr @rip o_IDSUE_opcode[6] -attr @name ID_IDSUE_opcode[6] -pin CORE|_id o_IDSUE_opcode[6] -pin CORE|_idsue i_ID_opcode[6]
load net CORE|_alu_0|i_IDSUE_u1[2] -attr @rip i_IDSUE_u1[2] -attr @name i_IDSUE_u1[2] -hierPin CORE|_alu_0 i_IDSUE_u1[2] -pin CORE|_alu_0|d1_i S[2] -pin CORE|_alu_0|d1_i__0 S[2] -pin CORE|_alu_0|d1_ready0_i__0 I0[2] -pin CORE|_alu_0|d1_ready_i S[2] -pin CORE|_alu_0|d1_ready_i__2 S[2]
load net CORE|AM_ROB[1][33] -attr @rip o_ROB_result[26] -attr @name AM_ROB[1][33] -pin CORE|_alu_1 o_ROB_result[26] -pin CORE|_rob i_AM_list[108]
load net CORE|_alu_0|o_ROB_result[3] -attr @rip Q[3] -attr @name o_ROB_result[3] -hierPin CORE|_alu_0 o_ROB_result[3] -pin CORE|_alu_0|o_ROB_result_reg Q[3]
load net MEM_addr[47] -attr @rip(#000000) addr[47] -pin CORE addr[47] -pin MEM_CTRL addr_[47]
load net CORE|_alu_0|i_IDSUE_pc[17] -attr @rip i_IDSUE_pc[17] -attr @name i_IDSUE_pc[17] -hierPin CORE|_alu_0 i_IDSUE_pc[17] -pin CORE|_alu_0|o_ROB_newpc0_i I1[17] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[17]
load net CORE|AM_ROB[3][58] -attr @rip o_ROB_newpc[19] -attr @name AM_ROB[3][58] -pin CORE|_mem o_ROB_newpc[19] -pin CORE|_rob i_AM_list[283]
load net CORE|IDSUE_MEM[36] -attr @rip o_MEM[36] -attr @name IDSUE_MEM[36] -pin CORE|_idsue o_MEM[36] -pin CORE|_mem i_IDSUE_imm[29]
load net CORE|_alu_0|o_ROB_result1[17] -attr @rip O[17] -attr @name o_ROB_result1[17] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[17] -pin CORE|_alu_0|o_ROB_result1_i O[17]
load net CORE|_rob|i_AM_list[177] -attr @rip(#000000) i_AM_list[177] -attr @name i_AM_list[177] -hierPin CORE|_rob i_AM_list[177] -pin CORE|_rob|excp0_i I[177] -pin CORE|_rob|pc0_i I[177] -pin CORE|_rob|rd0_i I[177] -pin CORE|_rob|result0_i I[177]
load net CORE|_mem|i_ROB_udata[8] -attr @rip i_ROB_udata[8] -attr @name i_ROB_udata[8] -hierPin CORE|_mem i_ROB_udata[8] -pin CORE|_mem|d1_i I1[8] -pin CORE|_mem|d2_i I1[8]
load net CORE|IDSUE_ALU[1][139] -attr @rip o_ALU_list[296] -attr @name IDSUE_ALU[1][139] -pin CORE|_alu_1 i_IDSUE_pc[18] -pin CORE|_idsue o_ALU_list[296]
load net CORE|_mem|o_MMU_waddr[3] -attr @rip Q[3] -attr @name o_MMU_waddr[3] -hierPin CORE|_mem o_MMU_waddr[3] -pin CORE|_mem|o_MMU_waddr_reg Q[3]
load net CORE|_rob|i_AM_list[248] -attr @rip(#000000) i_AM_list[248] -attr @name i_AM_list[248] -hierPin CORE|_rob i_AM_list[248] -pin CORE|_rob|excp0_i I[248] -pin CORE|_rob|pc0_i I[248] -pin CORE|_rob|rd0_i I[248] -pin CORE|_rob|result0_i I[248]
load net COMM_read_data[0][32] -attr @rip(#000000) read_datas[32] -pin COMM read_datas[32] -pin MEM_CTRL recv_data[32]
load net CORE|_alu_0|i_IDSUE_d2[31] -attr @rip i_IDSUE_d2[31] -attr @name i_IDSUE_d2[31] -hierPin CORE|_alu_0 i_IDSUE_d2[31] -pin CORE|_alu_0|d2_i I0[31]
load net CORE|IDSUE_ALU[0][93] -attr @rip o_ALU_list[93] -attr @name IDSUE_ALU[0][93] -pin CORE|_alu_0 i_IDSUE_d1[18] -pin CORE|_idsue o_ALU_list[93]
load net CORE|IDSUE_ALU[1][70] -attr @rip o_ALU_list[227] -attr @name IDSUE_ALU[1][70] -pin CORE|_alu_1 i_IDSUE_d2[31] -pin CORE|_idsue o_ALU_list[227]
load net MEM_read_data[3] -attr @rip(#000000) read_data_[3] -pin CORE read_data[3] -pin MEM_CTRL read_data_[3]
load net CORE|_rob|pc1[18] -attr @rip(#000000) O[18] -attr @name pc1[18] -pin CORE|_rob|pc0_i S[18] -pin CORE|_rob|pc1_i O[18]
load net CORE|_alu_0|i_IDSUE_u1[1] -attr @rip i_IDSUE_u1[1] -attr @name i_IDSUE_u1[1] -hierPin CORE|_alu_0 i_IDSUE_u1[1] -pin CORE|_alu_0|d1_i S[1] -pin CORE|_alu_0|d1_i__0 S[1] -pin CORE|_alu_0|d1_ready0_i__0 I0[1] -pin CORE|_alu_0|d1_ready_i S[1] -pin CORE|_alu_0|d1_ready_i__2 S[1]
load net CORE|ID_IDSUE_pc[24] -attr @rip o_IDSUE_pc[24] -attr @name ID_IDSUE_pc[24] -pin CORE|_id o_IDSUE_pc[24] -pin CORE|_idsue i_ID_pc[24]
load net CORE|AM_ROB[1][32] -attr @rip o_ROB_result[25] -attr @name AM_ROB[1][32] -pin CORE|_alu_1 o_ROB_result[25] -pin CORE|_rob i_AM_list[107]
load net MEM_addr[46] -attr @rip(#000000) addr[46] -pin CORE addr[46] -pin MEM_CTRL addr_[46]
load net CORE|_alu_0|i_IDSUE_pc[16] -attr @rip i_IDSUE_pc[16] -attr @name i_IDSUE_pc[16] -hierPin CORE|_alu_0 i_IDSUE_pc[16] -pin CORE|_alu_0|o_ROB_newpc0_i I1[16] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[16]
load net CORE|_alu_0|o_ROB_result[4] -attr @rip Q[4] -attr @name o_ROB_result[4] -hierPin CORE|_alu_0 o_ROB_result[4] -pin CORE|_alu_0|o_ROB_result_reg Q[4]
load net CORE|_mem|o_MMU_waddr[0] -attr @rip Q[0] -attr @name o_MMU_waddr[0] -hierPin CORE|_mem o_MMU_waddr[0] -pin CORE|_mem|o_MMU_waddr_reg Q[0]
load net CORE|_rob|i_AM_list[176] -attr @rip(#000000) i_AM_list[176] -attr @name i_AM_list[176] -hierPin CORE|_rob i_AM_list[176] -pin CORE|_rob|excp0_i I[176] -pin CORE|_rob|pc0_i I[176] -pin CORE|_rob|rd0_i I[176] -pin CORE|_rob|result0_i I[176]
load net CORE|AM_ROB[3][59] -attr @rip o_ROB_newpc[20] -attr @name AM_ROB[3][59] -pin CORE|_mem o_ROB_newpc[20] -pin CORE|_rob i_AM_list[284]
load net CORE|IDSUE_MEM[37] -attr @rip o_MEM[37] -attr @name IDSUE_MEM[37] -pin CORE|_idsue o_MEM[37] -pin CORE|_mem i_IDSUE_imm[30]
load net CORE|_mem|o_MMU_waddr[10] -attr @rip Q[10] -attr @name o_MMU_waddr[10] -hierPin CORE|_mem o_MMU_waddr[10] -pin CORE|_mem|o_MMU_waddr_reg Q[10]
load net CORE|_alu_0|o_ROB_result1[18] -attr @rip O[18] -attr @name o_ROB_result1[18] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[18] -pin CORE|_alu_0|o_ROB_result1_i O[18]
load net CORE|IDSUE_ALU[0][90] -attr @rip o_ALU_list[90] -attr @name IDSUE_ALU[0][90] -pin CORE|_alu_0 i_IDSUE_d1[15] -pin CORE|_idsue o_ALU_list[90]
load net CORE|_mem|i_IDSUE_rd[3] -attr @rip i_IDSUE_rd[3] -attr @name i_IDSUE_rd[3] -hierPin CORE|_mem i_IDSUE_rd[3] -hierPin CORE|_mem o_ROB_rd[3]
load net CORE|_rob|i_AM_list[249] -attr @rip(#000000) i_AM_list[249] -attr @name i_AM_list[249] -hierPin CORE|_rob i_AM_list[249] -pin CORE|_rob|excp0_i I[249] -pin CORE|_rob|pc0_i I[249] -pin CORE|_rob|rd0_i I[249] -pin CORE|_rob|result0_i I[249]
load net CORE|_mem|addr[29] -attr @rip Q[29] -attr @name addr[29] -pin CORE|_mem|addr_reg Q[29] -pin CORE|_mem|o_MMU_raddr_i I0[29] -pin CORE|_mem|o_MMU_waddr_reg D[29] -pin CORE|_mem|o_ROB_cnt0_i I1[29] -pin CORE|_mem|o_ROB_result1_i I1[29]
load net CORE|_ifid|o_ID_pc[27] -attr @rip(#000000) 27 -attr @name o_ID_pc[27] -hierPin CORE|_ifid o_ID_pc[27] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[27]
load net CORE|_rob|pc1[17] -attr @rip(#000000) O[17] -attr @name pc1[17] -pin CORE|_rob|pc0_i S[17] -pin CORE|_rob|pc1_i O[17]
load net MEM_write_data[20] -attr @rip(#000000) write_data[20] -pin CORE write_data[20] -pin MEM_CTRL write_data_[20]
load net CORE|_alu_0|i_IDSUE_u1[0] -attr @rip i_IDSUE_u1[0] -attr @name i_IDSUE_u1[0] -hierPin CORE|_alu_0 i_IDSUE_u1[0] -pin CORE|_alu_0|d1_i S[0] -pin CORE|_alu_0|d1_i__0 S[0] -pin CORE|_alu_0|d1_ready0_i__0 I0[0] -pin CORE|_alu_0|d1_ready_i S[0] -pin CORE|_alu_0|d1_ready_i__2 S[0]
load net CORE|AM_ROB[1][31] -attr @rip o_ROB_result[24] -attr @name AM_ROB[1][31] -pin CORE|_alu_1 o_ROB_result[24] -pin CORE|_rob i_AM_list[106]
load net CORE|_alu_0|o_ROB_result[1] -attr @rip Q[1] -attr @name o_ROB_result[1] -hierPin CORE|_alu_0 o_ROB_result[1] -pin CORE|_alu_0|o_ROB_result_reg Q[1]
load net MEM_addr[45] -attr @rip(#000000) addr[45] -pin CORE addr[45] -pin MEM_CTRL addr_[45]
load net COMM_read_data[0][39] -attr @rip(#000000) read_datas[39] -pin COMM read_datas[39] -pin MEM_CTRL recv_data[39]
load net CORE|ID_IDSUE_pc[25] -attr @rip o_IDSUE_pc[25] -attr @name ID_IDSUE_pc[25] -pin CORE|_id o_IDSUE_pc[25] -pin CORE|_idsue i_ID_pc[25]
load net CORE|_alu_0|i_IDSUE_pc[15] -attr @rip i_IDSUE_pc[15] -attr @name i_IDSUE_pc[15] -hierPin CORE|_alu_0 i_IDSUE_pc[15] -pin CORE|_alu_0|o_ROB_newpc0_i I1[15] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[15]
load net CORE|AM_ROB[3][56] -attr @rip o_ROB_newpc[17] -attr @name AM_ROB[3][56] -pin CORE|_mem o_ROB_newpc[17] -pin CORE|_rob i_AM_list[281]
load net CORE|MEM_MMU_waddr[10] -attr @rip o_MEM_waddr[10] -attr @name MEM_MMU_waddr[10] -pin CORE|_mem o_MMU_waddr[10] -pin CORE|_mmu i_MEM_waddr[10] -pin CORE|_mmu o_MEM_waddr[10]
load net CORE|_alu_0|o_ROB_newpc_i_n_0 -attr @rip O[31] -attr @name o_ROB_newpc_i_n_0 -pin CORE|_alu_0|o_ROB_newpc_i O[31] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[31]
load net CORE|_rob|i_AM_list[175] -attr @rip(#000000) i_AM_list[175] -attr @name i_AM_list[175] -hierPin CORE|_rob i_AM_list[175] -pin CORE|_rob|excp0_i I[175] -pin CORE|_rob|pc0_i I[175] -pin CORE|_rob|rd0_i I[175] -pin CORE|_rob|result0_i I[175]
load net CORE|AM_ROB[3][26] -attr @rip o_ROB_result[19] -attr @name AM_ROB[3][26] -pin CORE|_mem o_ROB_result[19] -pin CORE|_rob i_AM_list[251]
load net MEM_read_data[8] -attr @rip(#000000) read_data_[8] -pin CORE read_data[8] -pin MEM_CTRL read_data_[8]
load net CORE|_alu_0|o_ROB_newpc_i_n_1 -attr @rip O[30] -attr @name o_ROB_newpc_i_n_1 -pin CORE|_alu_0|o_ROB_newpc_i O[30] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[30]
load net CORE|_mem|o_MMU_waddr[1] -attr @rip Q[1] -attr @name o_MMU_waddr[1] -hierPin CORE|_mem o_MMU_waddr[1] -pin CORE|_mem|o_MMU_waddr_reg Q[1]
load net CORE|_mem|i_ROB_udata[13] -attr @rip i_ROB_udata[13] -attr @name i_ROB_udata[13] -hierPin CORE|_mem i_ROB_udata[13] -pin CORE|_mem|d1_i I1[13] -pin CORE|_mem|d2_i I1[13]
load net CORE|_alu_0|o_ROB_newpc_i_n_2 -attr @rip O[29] -attr @name o_ROB_newpc_i_n_2 -pin CORE|_alu_0|o_ROB_newpc_i O[29] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[29]
load net CORE|IDSUE_MEM[38] -attr @rip o_MEM[38] -attr @name IDSUE_MEM[38] -pin CORE|_idsue o_MEM[38] -pin CORE|_mem i_IDSUE_imm[31]
load net CORE|_alu_0|o_ROB_newpc_i_n_3 -attr @rip O[28] -attr @name o_ROB_newpc_i_n_3 -pin CORE|_alu_0|o_ROB_newpc_i O[28] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[28]
load net CORE|_alu_0|o_ROB_newpc_i_n_4 -attr @rip O[27] -attr @name o_ROB_newpc_i_n_4 -pin CORE|_alu_0|o_ROB_newpc_i O[27] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[27]
load net CORE|_alu_0|o_ROB_result[31] -attr @rip Q[31] -attr @name o_ROB_result[31] -hierPin CORE|_alu_0 o_ROB_result[31] -pin CORE|_alu_0|o_ROB_result_reg Q[31]
load net CORE|_alu_0|o_ROB_newpc_i_n_5 -attr @rip O[26] -attr @name o_ROB_newpc_i_n_5 -pin CORE|_alu_0|o_ROB_newpc_i O[26] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[26]
load net CORE|_alu_0|o_ROB_newpc_i_n_6 -attr @rip O[25] -attr @name o_ROB_newpc_i_n_6 -pin CORE|_alu_0|o_ROB_newpc_i O[25] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[25]
load net CORE|IDSUE_ALU[0][91] -attr @rip o_ALU_list[91] -attr @name IDSUE_ALU[0][91] -pin CORE|_alu_0 i_IDSUE_d1[16] -pin CORE|_idsue o_ALU_list[91]
load net CORE|_alu_0|o_ROB_newpc_i_n_7 -attr @rip O[24] -attr @name o_ROB_newpc_i_n_7 -pin CORE|_alu_0|o_ROB_newpc_i O[24] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[24]
load net CORE|_mem|i_IDSUE_rd[4] -attr @rip i_IDSUE_rd[4] -attr @name i_IDSUE_rd[4] -hierPin CORE|_mem i_IDSUE_rd[4] -hierPin CORE|_mem o_ROB_rd[4]
load net CORE|_mem|o_MMU_waddr[15] -attr @rip Q[15] -attr @name o_MMU_waddr[15] -hierPin CORE|_mem o_MMU_waddr[15] -pin CORE|_mem|o_MMU_waddr_reg Q[15]
load net CORE|_alu_0|o_ROB_newpc_i_n_8 -attr @rip O[23] -attr @name o_ROB_newpc_i_n_8 -pin CORE|_alu_0|o_ROB_newpc_i O[23] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[23]
load net CORE|_alu_0|o_ROB_newpc_i_n_9 -attr @rip O[22] -attr @name o_ROB_newpc_i_n_9 -pin CORE|_alu_0|o_ROB_newpc_i O[22] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[22]
load net CORE|_ifid|o_ID_pc[26] -attr @rip(#000000) 26 -attr @name o_ID_pc[26] -hierPin CORE|_ifid o_ID_pc[26] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[26]
load net CORE|AM_ROB[1][30] -attr @rip o_ROB_result[23] -attr @name AM_ROB[1][30] -pin CORE|_alu_1 o_ROB_result[23] -pin CORE|_rob i_AM_list[105]
load net MEM_addr[44] -attr @rip(#000000) addr[44] -pin CORE addr[44] -pin MEM_CTRL addr_[44]
load net COMM_read_data[0][38] -attr @rip(#000000) read_datas[38] -pin COMM read_datas[38] -pin MEM_CTRL recv_data[38]
load net CORE|_alu_0|i_IDSUE_pc[14] -attr @rip i_IDSUE_pc[14] -attr @name i_IDSUE_pc[14] -hierPin CORE|_alu_0 i_IDSUE_pc[14] -pin CORE|_alu_0|o_ROB_newpc0_i I1[14] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[14]
load net CORE|_alu_0|o_ROB_result[2] -attr @rip Q[2] -attr @name o_ROB_result[2] -hierPin CORE|_alu_0 o_ROB_result[2] -pin CORE|_alu_0|o_ROB_result_reg Q[2]
load net CORE|_rob|i_AM_list[174] -attr @rip(#000000) i_AM_list[174] -attr @name i_AM_list[174] -hierPin CORE|_rob i_AM_list[174] -pin CORE|_rob|excp0_i I[174] -pin CORE|_rob|pc0_i I[174] -pin CORE|_rob|rd0_i I[174] -pin CORE|_rob|result0_i I[174]
load net CORE|AM_ROB[3][57] -attr @rip o_ROB_newpc[18] -attr @name AM_ROB[3][57] -pin CORE|_mem o_ROB_newpc[18] -pin CORE|_rob i_AM_list[282]
load net CORE|AM_ROB[3][25] -attr @rip o_ROB_result[18] -attr @name AM_ROB[3][25] -pin CORE|_mem o_ROB_result[18] -pin CORE|_rob i_AM_list[250]
load net CORE|_mem|i_ROB_udata[12] -attr @rip i_ROB_udata[12] -attr @name i_ROB_udata[12] -hierPin CORE|_mem i_ROB_udata[12] -pin CORE|_mem|d1_i I1[12] -pin CORE|_mem|d2_i I1[12]
load net CORE|_rob|i_AM_list[243] -attr @rip(#000000) i_AM_list[243] -attr @name i_AM_list[243] -hierPin CORE|_rob i_AM_list[243] -pin CORE|_rob|excp0_i I[243] -pin CORE|_rob|pc0_i I[243] -pin CORE|_rob|rd0_i I[243] -pin CORE|_rob|result0_i I[243]
load net MEM_read_data[9] -attr @rip(#000000) read_data_[9] -pin CORE read_data[9] -pin MEM_CTRL read_data_[9]
load net CORE|_alu_0|o_ROB_result[30] -attr @rip Q[30] -attr @name o_ROB_result[30] -hierPin CORE|_alu_0 o_ROB_result[30] -pin CORE|_alu_0|o_ROB_result_reg Q[30]
load net CORE|IDSUE_MEM[39] -attr @rip o_MEM[39] -attr @name IDSUE_MEM[39] -pin CORE|_idsue o_MEM[39] -pin CORE|_mem i_IDSUE_d2[0]
load net MEM_read_data[50] -attr @rip(#000000) read_data_[50] -pin CORE read_data[50] -pin MEM_CTRL read_data_[50]
load net CORE|_mem|o_MMU_waddr[16] -attr @rip Q[16] -attr @name o_MMU_waddr[16] -hierPin CORE|_mem o_MMU_waddr[16] -pin CORE|_mem|o_MMU_waddr_reg Q[16]
load net COMM_read_data[0][37] -attr @rip(#000000) read_datas[37] -pin COMM read_datas[37] -pin MEM_CTRL recv_data[37]
load net CORE|_alu_0|i_IDSUE_pc[13] -attr @rip i_IDSUE_pc[13] -attr @name i_IDSUE_pc[13] -hierPin CORE|_alu_0 i_IDSUE_pc[13] -pin CORE|_alu_0|o_ROB_newpc0_i I1[13] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[13]
load net CORE|_ifid|o_ID_pc[29] -attr @rip(#000000) 29 -attr @name o_ID_pc[29] -hierPin CORE|_ifid o_ID_pc[29] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[29]
load net CORE|AM_ROB[3][54] -attr @rip o_ROB_newpc[15] -attr @name AM_ROB[3][54] -pin CORE|_mem o_ROB_newpc[15] -pin CORE|_rob i_AM_list[279]
load net CORE|IDSUE_ALU[1][73] -attr @rip o_ALU_list[230] -attr @name IDSUE_ALU[1][73] -pin CORE|_alu_1 i_IDSUE_u2[2] -pin CORE|_idsue o_ALU_list[230]
load net CORE|_rob|i_AM_list[173] -attr @rip(#000000) i_AM_list[173] -attr @name i_AM_list[173] -hierPin CORE|_rob i_AM_list[173] -pin CORE|_rob|excp0_i I[173] -pin CORE|_rob|pc0_i I[173] -pin CORE|_rob|rd0_i I[173] -pin CORE|_rob|result0_i I[173]
load net CORE|AM_ROB[3][24] -attr @rip o_ROB_result[17] -attr @name AM_ROB[3][24] -pin CORE|_mem o_ROB_result[17] -pin CORE|_rob i_AM_list[249]
load net MEM_read_data[6] -attr @rip(#000000) read_data_[6] -pin CORE read_data[6] -pin MEM_CTRL read_data_[6]
load net CORE|_mem|i_ROB_udata[11] -attr @rip i_ROB_udata[11] -attr @name i_ROB_udata[11] -hierPin CORE|_mem i_ROB_udata[11] -pin CORE|_mem|d1_i I1[11] -pin CORE|_mem|d2_i I1[11]
load net CORE|IDSUE_ALU[0][72] -attr @rip o_ALU_list[72] -attr @name IDSUE_ALU[0][72] -pin CORE|_alu_0 i_IDSUE_u2[1] -pin CORE|_idsue o_ALU_list[72]
load net CORE|_rob|i_AM_list[244] -attr @rip(#000000) i_AM_list[244] -attr @name i_AM_list[244] -hierPin CORE|_rob i_AM_list[244] -pin CORE|_rob|excp0_i I[244] -pin CORE|_rob|pc0_i I[244] -pin CORE|_rob|rd0_i I[244] -pin CORE|_rob|result0_i I[244]
load net CORE|_rob|rd1[5] -attr @rip(#000000) O[5] -attr @name rd1[5] -pin CORE|_rob|rd0_i S[5] -pin CORE|_rob|rd1_i O[5]
load net CORE|_mem|addr[18] -attr @rip Q[18] -attr @name addr[18] -pin CORE|_mem|addr_reg Q[18] -pin CORE|_mem|o_MMU_raddr_i I0[18] -pin CORE|_mem|o_MMU_waddr_reg D[18] -pin CORE|_mem|o_ROB_cnt0_i I1[18] -pin CORE|_mem|o_ROB_result1_i I1[18]
load net CORE|_mem|o_MMU_waddr[13] -attr @rip Q[13] -attr @name o_MMU_waddr[13] -hierPin CORE|_mem o_MMU_waddr[13] -pin CORE|_mem|o_MMU_waddr_reg Q[13]
load net COMM_read_data[0][36] -attr @rip(#000000) read_datas[36] -pin COMM read_datas[36] -pin MEM_CTRL recv_data[36]
load net CORE|_alu_0|i_IDSUE_pc[12] -attr @rip i_IDSUE_pc[12] -attr @name i_IDSUE_pc[12] -hierPin CORE|_alu_0 i_IDSUE_pc[12] -pin CORE|_alu_0|o_ROB_newpc0_i I1[12] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[12]
load net CORE|_alu_0|o_ROB_result[0] -attr @rip Q[0] -attr @name o_ROB_result[0] -hierPin CORE|_alu_0 o_ROB_result[0] -pin CORE|_alu_0|o_ROB_result_reg Q[0]
load net CORE|_ifid|o_ID_pc[28] -attr @rip(#000000) 28 -attr @name o_ID_pc[28] -hierPin CORE|_ifid o_ID_pc[28] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[28]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_0 -attr @rip O[31] -attr @name o_ROB_newpc0_i__2_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[31] -pin CORE|_alu_0|o_ROB_newpc_i I1[31]
load net CORE|_mem|o_MMU_raddr[31] -attr @rip Q[31] -attr @name o_MMU_raddr[31] -hierPin CORE|_mem o_MMU_raddr[31] -pin CORE|_mem|o_MMU_raddr_reg Q[31]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_1 -attr @rip O[30] -attr @name o_ROB_newpc0_i__2_n_1 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[30] -pin CORE|_alu_0|o_ROB_newpc_i I1[30]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_2 -attr @rip O[29] -attr @name o_ROB_newpc0_i__2_n_2 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[29] -pin CORE|_alu_0|o_ROB_newpc_i I1[29]
load net CORE|AM_ROB[3][8] -attr @rip o_ROB_result[1] -attr @name AM_ROB[3][8] -pin CORE|_mem o_ROB_result[1] -pin CORE|_rob i_AM_list[233]
load net CORE|_rob|i_AM_list[172] -attr @rip(#000000) i_AM_list[172] -attr @name i_AM_list[172] -hierPin CORE|_rob i_AM_list[172] -pin CORE|_rob|excp0_i I[172] -pin CORE|_rob|pc0_i I[172] -pin CORE|_rob|rd0_i I[172] -pin CORE|_rob|result0_i I[172]
load net CORE|AM_ROB[3][55] -attr @rip o_ROB_newpc[16] -attr @name AM_ROB[3][55] -pin CORE|_mem o_ROB_newpc[16] -pin CORE|_rob i_AM_list[280]
load net CORE|AM_ROB[3][23] -attr @rip o_ROB_result[16] -attr @name AM_ROB[3][23] -pin CORE|_mem o_ROB_result[16] -pin CORE|_rob i_AM_list[248]
load net CORE|_mem|i_ROB_udata[10] -attr @rip i_ROB_udata[10] -attr @name i_ROB_udata[10] -hierPin CORE|_mem i_ROB_udata[10] -pin CORE|_mem|d1_i I1[10] -pin CORE|_mem|d2_i I1[10]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_3 -attr @rip O[28] -attr @name o_ROB_newpc0_i__2_n_3 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[28] -pin CORE|_alu_0|o_ROB_newpc_i I1[28]
load net CORE|IDSUE_ALU[1][74] -attr @rip o_ALU_list[231] -attr @name IDSUE_ALU[1][74] -pin CORE|_alu_1 i_IDSUE_u2[3] -pin CORE|_idsue o_ALU_list[231]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_4 -attr @rip O[27] -attr @name o_ROB_newpc0_i__2_n_4 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[27] -pin CORE|_alu_0|o_ROB_newpc_i I1[27]
load net MEM_read_data[7] -attr @rip(#000000) read_data_[7] -pin CORE read_data[7] -pin MEM_CTRL read_data_[7]
load net CORE|IDSUE_ALU[0][73] -attr @rip o_ALU_list[73] -attr @name IDSUE_ALU[0][73] -pin CORE|_alu_0 i_IDSUE_u2[2] -pin CORE|_idsue o_ALU_list[73]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_5 -attr @rip O[26] -attr @name o_ROB_newpc0_i__2_n_5 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[26] -pin CORE|_alu_0|o_ROB_newpc_i I1[26]
load net CORE|_alu_0|o_ROB_newpc0[29] -attr @rip O[29] -attr @name o_ROB_newpc0[29] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[29] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[29]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_6 -attr @rip O[25] -attr @name o_ROB_newpc0_i__2_n_6 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[25] -pin CORE|_alu_0|o_ROB_newpc_i I1[25]
load net CORE|_mem|i_MMU_raddr[15] -attr @rip i_MMU_raddr[15] -attr @name i_MMU_raddr[15] -hierPin CORE|_mem i_MMU_raddr[15] -pin CORE|_mem|o_ROB_result1_i I0[15]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_7 -attr @rip O[24] -attr @name o_ROB_newpc0_i__2_n_7 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[24] -pin CORE|_alu_0|o_ROB_newpc_i I1[24]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_8 -attr @rip O[23] -attr @name o_ROB_newpc0_i__2_n_8 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[23] -pin CORE|_alu_0|o_ROB_newpc_i I1[23]
load net CORE|_rob|i_AM_list[245] -attr @rip(#000000) i_AM_list[245] -attr @name i_AM_list[245] -hierPin CORE|_rob i_AM_list[245] -pin CORE|_rob|excp0_i I[245] -pin CORE|_rob|pc0_i I[245] -pin CORE|_rob|rd0_i I[245] -pin CORE|_rob|result0_i I[245]
load net CORE|_alu_0|i_IDSUE_funct3[2] -attr @rip i_IDSUE_funct3[2] -attr @name i_IDSUE_funct3[2] -hierPin CORE|_alu_0 i_IDSUE_funct3[2] -pin CORE|_alu_0|o_ROB_newpc_i S[2] -pin CORE|_alu_0|o_ROB_newpc_i__1 A[2] -pin CORE|_alu_0|o_ROB_result_i S[2] -pin CORE|_alu_0|o_ROB_result_i__0 S[2] -pin CORE|_alu_0|o_ROB_result_i__2 A[2]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_9 -attr @rip O[22] -attr @name o_ROB_newpc0_i__2_n_9 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[22] -pin CORE|_alu_0|o_ROB_newpc_i I1[22]
load net CORE|_alu_0|o_ROB_newpc[19] -attr @rip Q[19] -attr @name o_ROB_newpc[19] -hierPin CORE|_alu_0 o_ROB_newpc[19] -pin CORE|_alu_0|o_ROB_newpc_reg Q[19] -pin CORE|_alu_0|o_ROB_result_i__1 I2[19]
load net CORE|_ifid|o_ID_pc[23] -attr @rip(#000000) 23 -attr @name o_ID_pc[23] -hierPin CORE|_ifid o_ID_pc[23] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[23]
load net CORE|_rob|rd1[6] -attr @rip(#000000) O[6] -attr @name rd1[6] -pin CORE|_rob|rd0_i S[6] -pin CORE|_rob|rd1_i O[6]
load net CORE|_mem|addr[19] -attr @rip Q[19] -attr @name addr[19] -pin CORE|_mem|addr_reg Q[19] -pin CORE|_mem|o_MMU_raddr_i I0[19] -pin CORE|_mem|o_MMU_waddr_reg D[19] -pin CORE|_mem|o_ROB_cnt0_i I1[19] -pin CORE|_mem|o_ROB_result1_i I1[19]
load net CORE|_mem|o_MMU_waddr[14] -attr @rip Q[14] -attr @name o_MMU_waddr[14] -hierPin CORE|_mem o_MMU_waddr[14] -pin CORE|_mem|o_MMU_waddr_reg Q[14]
load net CORE|_alu_0|o_ROB_newpc[9] -attr @rip Q[9] -attr @name o_ROB_newpc[9] -hierPin CORE|_alu_0 o_ROB_newpc[9] -pin CORE|_alu_0|o_ROB_newpc_reg Q[9] -pin CORE|_alu_0|o_ROB_result_i__1 I2[9]
load net CORE|_alu_0|i_IDSUE_pc[11] -attr @rip i_IDSUE_pc[11] -attr @name i_IDSUE_pc[11] -hierPin CORE|_alu_0 i_IDSUE_pc[11] -pin CORE|_alu_0|o_ROB_newpc0_i I1[11] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[11]
load net CORE|AM_ROB[3][52] -attr @rip o_ROB_newpc[13] -attr @name AM_ROB[3][52] -pin CORE|_mem o_ROB_newpc[13] -pin CORE|_rob i_AM_list[277]
load net CORE|_mem|o_MMU_raddr[30] -attr @rip Q[30] -attr @name o_MMU_raddr[30] -hierPin CORE|_mem o_MMU_raddr[30] -pin CORE|_mem|o_MMU_raddr_reg Q[30]
load net CORE|IDSUE_ALU[1][71] -attr @rip o_ALU_list[228] -attr @name IDSUE_ALU[1][71] -pin CORE|_alu_1 i_IDSUE_u2[0] -pin CORE|_idsue o_ALU_list[228]
load net CORE|AM_ROB[3][7] -attr @rip o_ROB_result[0] -attr @name AM_ROB[3][7] -pin CORE|_mem o_ROB_result[0] -pin CORE|_rob i_AM_list[232]
load net CORE|_rob|i_AM_list[171] -attr @rip(#000000) i_AM_list[171] -attr @name i_AM_list[171] -hierPin CORE|_rob i_AM_list[171] -pin CORE|_rob|excp0_i I[171] -pin CORE|_rob|pc0_i I[171] -pin CORE|_rob|rd0_i I[171] -pin CORE|_rob|result0_i I[171]
load net CORE|_alu_0|o_ROB_newpc0[28] -attr @rip O[28] -attr @name o_ROB_newpc0[28] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[28] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[28]
load net CORE|_mem|i_MMU_raddr[14] -attr @rip i_MMU_raddr[14] -attr @name i_MMU_raddr[14] -hierPin CORE|_mem i_MMU_raddr[14] -pin CORE|_mem|o_ROB_result1_i I0[14]
load net COMM_read_data[0][69] -attr @rip(#000000) read_datas[69] -pin COMM read_datas[69] -pin MEM_CTRL recv_data[69]
load net CORE|IDSUE_ALU[0][74] -attr @rip o_ALU_list[74] -attr @name IDSUE_ALU[0][74] -pin CORE|_alu_0 i_IDSUE_u2[3] -pin CORE|_idsue o_ALU_list[74]
load net CORE|_alu_0|i_IDSUE_funct3[1] -attr @rip i_IDSUE_funct3[1] -attr @name i_IDSUE_funct3[1] -hierPin CORE|_alu_0 i_IDSUE_funct3[1] -pin CORE|_alu_0|o_ROB_newpc_i S[1] -pin CORE|_alu_0|o_ROB_newpc_i__1 A[1] -pin CORE|_alu_0|o_ROB_result_i S[1] -pin CORE|_alu_0|o_ROB_result_i__0 S[1] -pin CORE|_alu_0|o_ROB_result_i__2 A[1]
load net CORE|_mem|i_IDSUE_rd[0] -attr @rip i_IDSUE_rd[0] -attr @name i_IDSUE_rd[0] -hierPin CORE|_mem i_IDSUE_rd[0] -hierPin CORE|_mem o_ROB_rd[0]
load net CORE|_rob|rd1[3] -attr @rip(#000000) O[3] -attr @name rd1[3] -pin CORE|_rob|rd0_i S[3] -pin CORE|_rob|rd1_i O[3]
load net CORE|_mem|addr[16] -attr @rip Q[16] -attr @name addr[16] -pin CORE|_mem|addr_reg Q[16] -pin CORE|_mem|o_MMU_raddr_i I0[16] -pin CORE|_mem|o_MMU_waddr_reg D[16] -pin CORE|_mem|o_ROB_cnt0_i I1[16] -pin CORE|_mem|o_ROB_result1_i I1[16]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_10 -attr @rip O[21] -attr @name o_ROB_newpc0_i__6_n_10 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[21] -pin CORE|_alu_0|o_ROB_newpc_i I5[21]
load net CORE|_rob|i_AM_list[246] -attr @rip(#000000) i_AM_list[246] -attr @name i_AM_list[246] -hierPin CORE|_rob i_AM_list[246] -pin CORE|_rob|excp0_i I[246] -pin CORE|_rob|pc0_i I[246] -pin CORE|_rob|rd0_i I[246] -pin CORE|_rob|result0_i I[246]
load net CORE|_mem|i_ROB_udata[17] -attr @rip i_ROB_udata[17] -attr @name i_ROB_udata[17] -hierPin CORE|_mem i_ROB_udata[17] -pin CORE|_mem|d1_i I1[17] -pin CORE|_mem|d2_i I1[17]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_11 -attr @rip O[20] -attr @name o_ROB_newpc0_i__6_n_11 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[20] -pin CORE|_alu_0|o_ROB_newpc_i I5[20]
load net CORE|_alu_0|o_ROB_newpc[18] -attr @rip Q[18] -attr @name o_ROB_newpc[18] -hierPin CORE|_alu_0 o_ROB_newpc[18] -pin CORE|_alu_0|o_ROB_newpc_reg Q[18] -pin CORE|_alu_0|o_ROB_result_i__1 I2[18]
load net CORE|_ifid|o_ID_pc[22] -attr @rip(#000000) 22 -attr @name o_ID_pc[22] -hierPin CORE|_ifid o_ID_pc[22] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[22]
load net CORE|_alu_0|i_ROB_udata[30] -attr @rip i_ROB_udata[30] -attr @name i_ROB_udata[30] -hierPin CORE|_alu_0 i_ROB_udata[30] -pin CORE|_alu_0|d1_i I1[30] -pin CORE|_alu_0|d2_i I1[30]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_12 -attr @rip O[19] -attr @name o_ROB_newpc0_i__6_n_12 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[19] -pin CORE|_alu_0|o_ROB_newpc_i I5[19]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_13 -attr @rip O[18] -attr @name o_ROB_newpc0_i__6_n_13 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[18] -pin CORE|_alu_0|o_ROB_newpc_i I5[18]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_14 -attr @rip O[17] -attr @name o_ROB_newpc0_i__6_n_14 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[17] -pin CORE|_alu_0|o_ROB_newpc_i I5[17]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_15 -attr @rip O[16] -attr @name o_ROB_newpc0_i__6_n_15 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[16] -pin CORE|_alu_0|o_ROB_newpc_i I5[16]
load net CORE|_alu_0|i_IDSUE_pc[10] -attr @rip i_IDSUE_pc[10] -attr @name i_IDSUE_pc[10] -hierPin CORE|_alu_0 i_IDSUE_pc[10] -pin CORE|_alu_0|o_ROB_newpc0_i I1[10] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[10]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_16 -attr @rip O[15] -attr @name o_ROB_newpc0_i__6_n_16 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[15] -pin CORE|_alu_0|o_ROB_newpc_i I5[15]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_17 -attr @rip O[14] -attr @name o_ROB_newpc0_i__6_n_17 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[14] -pin CORE|_alu_0|o_ROB_newpc_i I5[14]
load net CORE|AM_ROB[3][6] -attr @rip o_ROB_rd[4] -attr @name AM_ROB[3][6] -pin CORE|_mem o_ROB_rd[4] -pin CORE|_rob i_AM_list[231]
load net CORE|AM_ROB[3][53] -attr @rip o_ROB_newpc[14] -attr @name AM_ROB[3][53] -pin CORE|_mem o_ROB_newpc[14] -pin CORE|_rob i_AM_list[278]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_18 -attr @rip O[13] -attr @name o_ROB_newpc0_i__6_n_18 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[13] -pin CORE|_alu_0|o_ROB_newpc_i I5[13]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_19 -attr @rip O[12] -attr @name o_ROB_newpc0_i__6_n_19 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[12] -pin CORE|_alu_0|o_ROB_newpc_i I5[12]
load net CORE|AM_ROB[0][27] -attr @rip o_ROB_result[20] -attr @name AM_ROB[0][27] -pin CORE|_alu_0 o_ROB_result[20] -pin CORE|_rob i_AM_list[27]
load net CORE|IDSUE_ALU[1][72] -attr @rip o_ALU_list[229] -attr @name IDSUE_ALU[1][72] -pin CORE|_alu_1 i_IDSUE_u2[1] -pin CORE|_idsue o_ALU_list[229]
load net CORE|_alu_0|o_ROB_newpc0[27] -attr @rip O[27] -attr @name o_ROB_newpc0[27] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[27] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[27]
load net CORE|_mem|i_MMU_raddr[13] -attr @rip i_MMU_raddr[13] -attr @name i_MMU_raddr[13] -hierPin CORE|_mem i_MMU_raddr[13] -pin CORE|_mem|o_ROB_result1_i I0[13]
load net COMM_read_data[0][68] -attr @rip(#000000) read_datas[68] -pin COMM read_datas[68] -pin MEM_CTRL recv_data[68]
load net CORE|IDSUE_ALU[2][59] -attr @rip o_ALU_list[373] -attr @name IDSUE_ALU[2][59] -pin CORE|_alu_2 i_IDSUE_d2[20] -pin CORE|_idsue o_ALU_list[373]
load net CORE|_alu_0|o_ROB_result0_i__14_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i__14_n_30 -pin CORE|_alu_0|o_ROB_result0_i__14 O[1] -pin CORE|_alu_0|o_ROB_result_i__0 I7[1]
load net CORE|_alu_0|o_ROB_result0_i__14_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i__14_n_31 -pin CORE|_alu_0|o_ROB_result0_i__14 O[0] -pin CORE|_alu_0|o_ROB_result_i__0 I7[0]
load net CORE|_mem|i_IDSUE_u1[3] -attr @rip i_IDSUE_u1[3] -attr @name i_IDSUE_u1[3] -hierPin CORE|_mem i_IDSUE_u1[3] -pin CORE|_mem|d1_i S[3] -pin CORE|_mem|d1_i__0 S[3] -pin CORE|_mem|d1_ready0_i__0 I0[3] -pin CORE|_mem|d1_ready_i S[3]
load net CORE|_alu_0|i_IDSUE_funct3[0] -attr @rip i_IDSUE_funct3[0] -attr @name i_IDSUE_funct3[0] -hierPin CORE|_alu_0 i_IDSUE_funct3[0] -pin CORE|_alu_0|o_ROB_newpc_i S[0] -pin CORE|_alu_0|o_ROB_newpc_i__1 A[0] -pin CORE|_alu_0|o_ROB_result_i S[0] -pin CORE|_alu_0|o_ROB_result_i__0 S[0] -pin CORE|_alu_0|o_ROB_result_i__2 A[0]
load net CORE|IDSUE_ALU[1][68] -attr @rip o_ALU_list[225] -attr @name IDSUE_ALU[1][68] -pin CORE|_alu_1 i_IDSUE_d2[29] -pin CORE|_idsue o_ALU_list[225]
load net CORE|IDSUE_ALU[0][75] -attr @rip o_ALU_list[75] -attr @name IDSUE_ALU[0][75] -pin CORE|_alu_0 i_IDSUE_d1[0] -pin CORE|_idsue o_ALU_list[75]
load net CORE|_rob|pc0[9] -attr @rip(#000000) O[9] -attr @name pc0[9] -pin CORE|_rob|pc0_i O[9] -pin CORE|_rob|pc_reg[31:0] D[9]
load net CORE|_rob|i_AM_list[277] -attr @rip(#000000) i_AM_list[277] -attr @name i_AM_list[277] -hierPin CORE|_rob i_AM_list[277] -pin CORE|_rob|excp0_i I[277] -pin CORE|_rob|pc0_i I[277] -pin CORE|_rob|rd0_i I[277] -pin CORE|_rob|result0_i I[277]
load net CORE|AM_ROB[3][29] -attr @rip o_ROB_result[22] -attr @name AM_ROB[3][29] -pin CORE|_mem o_ROB_result[22] -pin CORE|_rob i_AM_list[254]
load net CORE|_mem|i_ROB_udata[16] -attr @rip i_ROB_udata[16] -attr @name i_ROB_udata[16] -hierPin CORE|_mem i_ROB_udata[16] -pin CORE|_mem|d1_i I1[16] -pin CORE|_mem|d2_i I1[16]
load net CORE|_alu_0|o_ROB_newpc[17] -attr @rip Q[17] -attr @name o_ROB_newpc[17] -hierPin CORE|_alu_0 o_ROB_newpc[17] -pin CORE|_alu_0|o_ROB_newpc_reg Q[17] -pin CORE|_alu_0|o_ROB_result_i__1 I2[17]
load net CORE|_mem|i_IDSUE_rd[1] -attr @rip i_IDSUE_rd[1] -attr @name i_IDSUE_rd[1] -hierPin CORE|_mem i_IDSUE_rd[1] -hierPin CORE|_mem o_ROB_rd[1]
load net CORE|_rob|rd1[4] -attr @rip(#000000) O[4] -attr @name rd1[4] -pin CORE|_rob|rd0_i S[4] -pin CORE|_rob|rd1_i O[4]
load net CORE|_mem|d1_ready0_i__0_n_0 -attr @name d1_ready0_i__0_n_0 -pin CORE|_mem|d1_i__0 I1 -pin CORE|_mem|d1_ready0_i__0 O -pin CORE|_mem|d1_ready_i I1
netloc CORE|_mem|d1_ready0_i__0_n_0 1 1 2 1910 4528 2190J
load net CORE|_mem|addr[17] -attr @rip Q[17] -attr @name addr[17] -pin CORE|_mem|addr_reg Q[17] -pin CORE|_mem|o_MMU_raddr_i I0[17] -pin CORE|_mem|o_MMU_waddr_reg D[17] -pin CORE|_mem|o_ROB_cnt0_i I1[17] -pin CORE|_mem|o_ROB_result1_i I1[17]
load net CORE|_alu_0|o_ROB_newpc[7] -attr @rip Q[7] -attr @name o_ROB_newpc[7] -hierPin CORE|_alu_0 o_ROB_newpc[7] -pin CORE|_alu_0|o_ROB_newpc_reg Q[7] -pin CORE|_alu_0|o_ROB_result_i__1 I2[7]
load net CORE|_alu_0|i_ROB_udata[31] -attr @rip i_ROB_udata[31] -attr @name i_ROB_udata[31] -hierPin CORE|_alu_0 i_ROB_udata[31] -pin CORE|_alu_0|d1_i I1[31] -pin CORE|_alu_0|d2_i I1[31]
load net CORE|read_data[50] -attr @rip read_data[50] -attr @name read_data[50] -hierPin CORE read_data[50] -pin CORE|_mmu i_MC_read_data[50]
load net CORE|_ifid|o_ID_pc[25] -attr @rip(#000000) 25 -attr @name o_ID_pc[25] -hierPin CORE|_ifid o_ID_pc[25] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[25]
load net CORE|AM_ROB[3][50] -attr @rip o_ROB_newpc[11] -attr @name AM_ROB[3][50] -pin CORE|_mem o_ROB_newpc[11] -pin CORE|_rob i_AM_list[275]
load net CORE|IDSUE_MEM[10] -attr @rip o_MEM[10] -attr @name IDSUE_MEM[10] -pin CORE|_idsue o_MEM[10] -pin CORE|_mem i_IDSUE_imm[3]
load net CORE|AM_ROB[3][5] -attr @rip o_ROB_rd[3] -attr @name AM_ROB[3][5] -pin CORE|_mem o_ROB_rd[3] -pin CORE|_rob i_AM_list[230]
load net CORE|AM_ROB[0][26] -attr @rip o_ROB_result[19] -attr @name AM_ROB[0][26] -pin CORE|_alu_0 o_ROB_result[19] -pin CORE|_rob i_AM_list[26]
load net CORE|_alu_0|o_ROB_newpc0[26] -attr @rip O[26] -attr @name o_ROB_newpc0[26] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[26] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[26]
load net CORE|_mem|i_MMU_raddr[12] -attr @rip i_MMU_raddr[12] -attr @name i_MMU_raddr[12] -hierPin CORE|_mem i_MMU_raddr[12] -pin CORE|_mem|o_ROB_result1_i I0[12]
load net COMM_read_data[0][67] -attr @rip(#000000) read_datas[67] -pin COMM read_datas[67] -pin MEM_CTRL recv_data[67]
load net CORE|IDSUE_ALU[2][58] -attr @rip o_ALU_list[372] -attr @name IDSUE_ALU[2][58] -pin CORE|_alu_2 i_IDSUE_d2[19] -pin CORE|_idsue o_ALU_list[372]
load net CORE|_alu_0|o_ROB_result0_i__14_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i__14_n_20 -pin CORE|_alu_0|o_ROB_result0_i__14 O[11] -pin CORE|_alu_0|o_ROB_result_i__0 I7[11]
load net CORE|_alu_0|o_ROB_result0_i__14_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i__14_n_21 -pin CORE|_alu_0|o_ROB_result0_i__14 O[10] -pin CORE|_alu_0|o_ROB_result_i__0 I7[10]
load net CORE|_alu_0|d1_i_n_20 -attr @rip O[11] -attr @name d1_i_n_20 -pin CORE|_alu_0|d1_i O[11] -pin CORE|_alu_0|d1_reg D[11]
load net CORE|_alu_0|o_ROB_result0_i__14_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i__14_n_22 -pin CORE|_alu_0|o_ROB_result0_i__14 O[9] -pin CORE|_alu_0|o_ROB_result_i__0 I7[9]
load net CORE|_rob|pc0[8] -attr @rip(#000000) O[8] -attr @name pc0[8] -pin CORE|_rob|pc0_i O[8] -pin CORE|_rob|pc_reg[31:0] D[8]
load net CORE|_mem|addr[14] -attr @rip Q[14] -attr @name addr[14] -pin CORE|_mem|addr_reg Q[14] -pin CORE|_mem|o_MMU_raddr_i I0[14] -pin CORE|_mem|o_MMU_waddr_reg D[14] -pin CORE|_mem|o_ROB_cnt0_i I1[14] -pin CORE|_mem|o_ROB_result1_i I1[14]
load net CORE|_alu_0|d1_i_n_21 -attr @rip O[10] -attr @name d1_i_n_21 -pin CORE|_alu_0|d1_i O[10] -pin CORE|_alu_0|d1_reg D[10]
load net CORE|_alu_0|o_ROB_result0_i__14_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i__14_n_23 -pin CORE|_alu_0|o_ROB_result0_i__14 O[8] -pin CORE|_alu_0|o_ROB_result_i__0 I7[8]
load net CORE|_rob|i_AM_list[276] -attr @rip(#000000) i_AM_list[276] -attr @name i_AM_list[276] -hierPin CORE|_rob i_AM_list[276] -pin CORE|_rob|excp0_i I[276] -pin CORE|_rob|pc0_i I[276] -pin CORE|_rob|rd0_i I[276] -pin CORE|_rob|result0_i I[276]
load net CORE|AM_ROB[3][28] -attr @rip o_ROB_result[21] -attr @name AM_ROB[3][28] -pin CORE|_mem o_ROB_result[21] -pin CORE|_rob i_AM_list[253]
load net CORE|_mem|i_ROB_udata[15] -attr @rip i_ROB_udata[15] -attr @name i_ROB_udata[15] -hierPin CORE|_mem i_ROB_udata[15] -pin CORE|_mem|d1_i I1[15] -pin CORE|_mem|d2_i I1[15]
load net CORE|_alu_0|o_ROB_newpc[16] -attr @rip Q[16] -attr @name o_ROB_newpc[16] -hierPin CORE|_alu_0 o_ROB_newpc[16] -pin CORE|_alu_0|o_ROB_newpc_reg Q[16] -pin CORE|_alu_0|o_ROB_result_i__1 I2[16]
load net CORE|IDSUE_ALU[1][69] -attr @rip o_ALU_list[226] -attr @name IDSUE_ALU[1][69] -pin CORE|_alu_1 i_IDSUE_d2[30] -pin CORE|_idsue o_ALU_list[226]
load net CORE|_alu_0|d1_i_n_22 -attr @rip O[9] -attr @name d1_i_n_22 -pin CORE|_alu_0|d1_i O[9] -pin CORE|_alu_0|d1_reg D[9]
load net CORE|_alu_0|o_ROB_result0_i__14_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i__14_n_24 -pin CORE|_alu_0|o_ROB_result0_i__14 O[7] -pin CORE|_alu_0|o_ROB_result_i__0 I7[7]
load net CORE|_alu_0|d1_i_n_23 -attr @rip O[8] -attr @name d1_i_n_23 -pin CORE|_alu_0|d1_i O[8] -pin CORE|_alu_0|d1_reg D[8]
load net CORE|_alu_0|o_ROB_result0_i__14_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i__14_n_25 -pin CORE|_alu_0|o_ROB_result0_i__14 O[6] -pin CORE|_alu_0|o_ROB_result_i__0 I7[6]
load net CORE|_alu_0|d1_i_n_24 -attr @rip O[7] -attr @name d1_i_n_24 -pin CORE|_alu_0|d1_i O[7] -pin CORE|_alu_0|d1_reg D[7]
load net CORE|_alu_0|o_ROB_result0_i__14_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i__14_n_26 -pin CORE|_alu_0|o_ROB_result0_i__14 O[5] -pin CORE|_alu_0|o_ROB_result_i__0 I7[5]
load net CORE|_mem|i_IDSUE_rd[2] -attr @rip i_IDSUE_rd[2] -attr @name i_IDSUE_rd[2] -hierPin CORE|_mem i_IDSUE_rd[2] -hierPin CORE|_mem o_ROB_rd[2]
load net CORE|_alu_0|o_ROB_newpc[8] -attr @rip Q[8] -attr @name o_ROB_newpc[8] -hierPin CORE|_alu_0 o_ROB_newpc[8] -pin CORE|_alu_0|o_ROB_newpc_reg Q[8] -pin CORE|_alu_0|o_ROB_result_i__1 I2[8]
load net CORE|_alu_0|d1_i_n_25 -attr @rip O[6] -attr @name d1_i_n_25 -pin CORE|_alu_0|d1_i O[6] -pin CORE|_alu_0|d1_reg D[6]
load net CORE|_alu_0|o_ROB_result0_i__14_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i__14_n_27 -pin CORE|_alu_0|o_ROB_result0_i__14 O[4] -pin CORE|_alu_0|o_ROB_result_i__0 I7[4]
load net CORE|_ifid|o_ID_pc[24] -attr @rip(#000000) 24 -attr @name o_ID_pc[24] -hierPin CORE|_ifid o_ID_pc[24] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[24]
load net CORE|_alu_0|d1_i_n_26 -attr @rip O[5] -attr @name d1_i_n_26 -pin CORE|_alu_0|d1_i O[5] -pin CORE|_alu_0|d1_reg D[5]
load net CORE|_alu_0|o_ROB_result0_i__14_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i__14_n_28 -pin CORE|_alu_0|o_ROB_result0_i__14 O[3] -pin CORE|_alu_0|o_ROB_result_i__0 I7[3]
load net CORE|read_data[51] -attr @rip read_data[51] -attr @name read_data[51] -hierPin CORE read_data[51] -pin CORE|_mmu i_MC_read_data[51]
load net CORE|_alu_0|d1_i_n_27 -attr @rip O[4] -attr @name d1_i_n_27 -pin CORE|_alu_0|d1_i O[4] -pin CORE|_alu_0|d1_reg D[4]
load net CORE|_alu_0|o_ROB_result0_i__14_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i__14_n_29 -pin CORE|_alu_0|o_ROB_result0_i__14 O[2] -pin CORE|_alu_0|o_ROB_result_i__0 I7[2]
load net CORE|_alu_0|d1_i_n_28 -attr @rip O[3] -attr @name d1_i_n_28 -pin CORE|_alu_0|d1_i O[3] -pin CORE|_alu_0|d1_reg D[3]
load net CORE|_rob|rd1[9] -attr @rip(#000000) O[9] -attr @name rd1[9] -pin CORE|_rob|rd0_i S[9] -pin CORE|_rob|rd1_i O[9]
load net CORE|AM_ROB[3][51] -attr @rip o_ROB_newpc[12] -attr @name AM_ROB[3][51] -pin CORE|_mem o_ROB_newpc[12] -pin CORE|_rob i_AM_list[276]
load net CORE|IDSUE_MEM[119] -attr @rip o_MEM[119] -attr @name IDSUE_MEM[119] -pin CORE|_idsue o_MEM[119] -pin CORE|_mem i_IDSUE_opcode[5]
load net CORE|_alu_0|d1_i_n_29 -attr @rip O[2] -attr @name d1_i_n_29 -pin CORE|_alu_0|d1_i O[2] -pin CORE|_alu_0|d1_reg D[2]
load net UART_send_data[7] -attr @rip(#000000) send_data[7] -pin COMM send_data[7] -pin UART send_data[7]
load net MEM_read_data[29] -attr @rip(#000000) read_data_[29] -pin CORE read_data[29] -pin MEM_CTRL read_data_[29]
load net CORE|_alu_0|o_ROB_newpc0[25] -attr @rip O[25] -attr @name o_ROB_newpc0[25] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[25] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[25]
load net CORE|IDSUE_ALU[2][57] -attr @rip o_ALU_list[371] -attr @name IDSUE_ALU[2][57] -pin CORE|_alu_2 i_IDSUE_d2[18] -pin CORE|_idsue o_ALU_list[371]
load net CORE|_alu_0|o_ROB_result0_i__14_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i__14_n_10 -pin CORE|_alu_0|o_ROB_result0_i__14 O[21] -pin CORE|_alu_0|o_ROB_result_i__0 I7[21]
load net CORE|AM_ROB[0][29] -attr @rip o_ROB_result[22] -attr @name AM_ROB[0][29] -pin CORE|_alu_0 o_ROB_result[22] -pin CORE|_rob i_AM_list[29]
load net CORE|_alu_0|o_ROB_result0_i__14_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i__14_n_11 -pin CORE|_alu_0|o_ROB_result0_i__14 O[20] -pin CORE|_alu_0|o_ROB_result_i__0 I7[20]
load net CORE|IDSUE_ALU[1][66] -attr @rip o_ALU_list[223] -attr @name IDSUE_ALU[1][66] -pin CORE|_alu_1 i_IDSUE_d2[27] -pin CORE|_idsue o_ALU_list[223]
load net CORE|_alu_0|o_ROB_result0_i__14_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i__14_n_12 -pin CORE|_alu_0|o_ROB_result0_i__14 O[19] -pin CORE|_alu_0|o_ROB_result_i__0 I7[19]
load net CORE|_rob|pc0[7] -attr @rip(#000000) O[7] -attr @name pc0[7] -pin CORE|_rob|pc0_i O[7] -pin CORE|_rob|pc_reg[31:0] D[7]
load net CORE|_alu_0|o_ROB_result0_i__14_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i__14_n_13 -pin CORE|_alu_0|o_ROB_result0_i__14 O[18] -pin CORE|_alu_0|o_ROB_result_i__0 I7[18]
load net CORE|_rob|i_AM_list[275] -attr @rip(#000000) i_AM_list[275] -attr @name i_AM_list[275] -hierPin CORE|_rob i_AM_list[275] -pin CORE|_rob|excp0_i I[275] -pin CORE|_rob|pc0_i I[275] -pin CORE|_rob|rd0_i I[275] -pin CORE|_rob|result0_i I[275]
load net CORE|AM_ROB[3][27] -attr @rip o_ROB_result[20] -attr @name AM_ROB[3][27] -pin CORE|_mem o_ROB_result[20] -pin CORE|_rob i_AM_list[252]
load net CORE|_mem|i_ROB_udata[14] -attr @rip i_ROB_udata[14] -attr @name i_ROB_udata[14] -hierPin CORE|_mem i_ROB_udata[14] -pin CORE|_mem|d1_i I1[14] -pin CORE|_mem|d2_i I1[14]
load net CORE|_alu_0|d1_i_n_30 -attr @rip O[1] -attr @name d1_i_n_30 -pin CORE|_alu_0|d1_i O[1] -pin CORE|_alu_0|d1_reg D[1]
load net CORE|_alu_0|o_ROB_result0_i__14_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i__14_n_14 -pin CORE|_alu_0|o_ROB_result0_i__14 O[17] -pin CORE|_alu_0|o_ROB_result_i__0 I7[17]
load net CORE|_mem|addr[15] -attr @rip Q[15] -attr @name addr[15] -pin CORE|_mem|addr_reg Q[15] -pin CORE|_mem|o_MMU_raddr_i I0[15] -pin CORE|_mem|o_MMU_waddr_reg D[15] -pin CORE|_mem|o_ROB_cnt0_i I1[15] -pin CORE|_mem|o_ROB_result1_i I1[15]
load net CORE|_alu_0|d1_i_n_31 -attr @rip O[0] -attr @name d1_i_n_31 -pin CORE|_alu_0|d1_i O[0] -pin CORE|_alu_0|d1_reg D[0]
load net CORE|_alu_0|o_ROB_result0_i__14_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i__14_n_15 -pin CORE|_alu_0|o_ROB_result0_i__14 O[16] -pin CORE|_alu_0|o_ROB_result_i__0 I7[16]
load net CORE|_alu_0|o_ROB_result1_i__0_n_30 -attr @rip O[1] -attr @name o_ROB_result1_i__0_n_30 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[1] -pin CORE|_alu_0|o_ROB_result1_i__0 O[1]
load net CORE|_alu_0|o_ROB_result0_i__14_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i__14_n_16 -pin CORE|_alu_0|o_ROB_result0_i__14 O[15] -pin CORE|_alu_0|o_ROB_result_i__0 I7[15]
load net CORE|_alu_0|o_ROB_result1_i__0_n_31 -attr @rip O[0] -attr @name o_ROB_result1_i__0_n_31 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[0] -pin CORE|_alu_0|o_ROB_result1_i__0 O[0]
load net CORE|write_data[10] -attr @rip o_MC_write_data[10] -attr @name write_data[10] -hierPin CORE write_data[10] -pin CORE|_mmu o_MC_write_data[10]
load net CORE|_mem|i_MMU_raddr[19] -attr @rip i_MMU_raddr[19] -attr @name i_MMU_raddr[19] -hierPin CORE|_mem i_MMU_raddr[19] -pin CORE|_mem|o_ROB_result1_i I0[19]
load net CORE|_alu_0|o_ROB_result0_i__14_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i__14_n_17 -pin CORE|_alu_0|o_ROB_result0_i__14 O[14] -pin CORE|_alu_0|o_ROB_result_i__0 I7[14]
load net COMM_read_data[0][31] -attr @rip(#000000) read_datas[31] -pin COMM read_datas[31] -pin MEM_CTRL recv_data[31]
load net CORE|_alu_0|o_ROB_result0_i__14_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i__14_n_18 -pin CORE|_alu_0|o_ROB_result0_i__14 O[13] -pin CORE|_alu_0|o_ROB_result_i__0 I7[13]
load net CORE|_alu_0|o_ROB_result0_i__14_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i__14_n_19 -pin CORE|_alu_0|o_ROB_result0_i__14 O[12] -pin CORE|_alu_0|o_ROB_result_i__0 I7[12]
load net CORE|_rob|o_PCREG_newpc[29] -attr @rip(#000000) 29 -attr @name o_PCREG_newpc[29] -hierPin CORE|_rob o_PCREG_newpc[29] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[29]
load net CORE|IDSUE_MEM[118] -attr @rip o_MEM[118] -attr @name IDSUE_MEM[118] -pin CORE|_idsue o_MEM[118] -pin CORE|_mem i_IDSUE_opcode[4]
load net MEM_read_data[28] -attr @rip(#000000) read_data_[28] -pin CORE read_data[28] -pin MEM_CTRL read_data_[28]
load net CORE|IDSUE_MEM[12] -attr @rip o_MEM[12] -attr @name IDSUE_MEM[12] -pin CORE|_idsue o_MEM[12] -pin CORE|_mem i_IDSUE_imm[5]
load net CORE|IDSUE_ALU[1][151] -attr @rip o_ALU_list[308] -attr @name IDSUE_ALU[1][151] -pin CORE|_alu_1 i_IDSUE_pc[30] -pin CORE|_idsue o_ALU_list[308]
load net CORE|IDSUE_ALU[0][70] -attr @rip o_ALU_list[70] -attr @name IDSUE_ALU[0][70] -pin CORE|_alu_0 i_IDSUE_d2[31] -pin CORE|_idsue o_ALU_list[70]
load net CORE|IDSUE_ALU[2][56] -attr @rip o_ALU_list[370] -attr @name IDSUE_ALU[2][56] -pin CORE|_alu_2 i_IDSUE_d2[17] -pin CORE|_idsue o_ALU_list[370]
load net CORE|AM_ROB[0][28] -attr @rip o_ROB_result[21] -attr @name AM_ROB[0][28] -pin CORE|_alu_0 o_ROB_result[21] -pin CORE|_rob i_AM_list[28]
load net CORE|_rob|pc0[6] -attr @rip(#000000) O[6] -attr @name pc0[6] -pin CORE|_rob|pc0_i O[6] -pin CORE|_rob|pc_reg[31:0] D[6]
load net CORE|_mem|addr[12] -attr @rip Q[12] -attr @name addr[12] -pin CORE|_mem|addr_reg Q[12] -pin CORE|_mem|o_MMU_raddr_i I0[12] -pin CORE|_mem|o_MMU_waddr_reg D[12] -pin CORE|_mem|o_ROB_cnt0_i I1[12] -pin CORE|_mem|o_ROB_result1_i I1[12]
load net CORE|_rob|i_AM_list[274] -attr @rip(#000000) i_AM_list[274] -attr @name i_AM_list[274] -hierPin CORE|_rob i_AM_list[274] -pin CORE|_rob|excp0_i I[274] -pin CORE|_rob|pc0_i I[274] -pin CORE|_rob|rd0_i I[274] -pin CORE|_rob|result0_i I[274]
load net CORE|IDSUE_ALU[1][67] -attr @rip o_ALU_list[224] -attr @name IDSUE_ALU[1][67] -pin CORE|_alu_1 i_IDSUE_d2[28] -pin CORE|_idsue o_ALU_list[224]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_10 -attr @rip O[21] -attr @name o_ROB_newpc0_i__2_n_10 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[21] -pin CORE|_alu_0|o_ROB_newpc_i I1[21]
load net CORE|_mem|i_IDSUE_opcode[0] -attr @rip i_IDSUE_opcode[0] -attr @name i_IDSUE_opcode[0] -hierPin CORE|_mem i_IDSUE_opcode[0] -pin CORE|_mem|addr_i S[0] -pin CORE|_mem|o_MMU_raddr_i S[0] -pin CORE|_mem|o_MMU_raddr_i__2 S[0] -pin CORE|_mem|o_MMU_waddr_i S[0] -pin CORE|_mem|o_MMU_wdata_i S[0] -pin CORE|_mem|o_MMU_wmask_i__2 S[0] -pin CORE|_mem|o_ROB_cnt_i__1 S[0] -pin CORE|_mem|o_ROB_result_i__3 S[0]
load net CORE|_ifid|o_ID_pc[10] -attr @rip(#000000) 10 -attr @name o_ID_pc[10] -hierPin CORE|_ifid o_ID_pc[10] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[10]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_11 -attr @rip O[20] -attr @name o_ROB_newpc0_i__2_n_11 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[20] -pin CORE|_alu_0|o_ROB_newpc_i I1[20]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_12 -attr @rip O[19] -attr @name o_ROB_newpc0_i__2_n_12 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[19] -pin CORE|_alu_0|o_ROB_newpc_i I1[19]
load net CORE|_mem|i_MMU_raddr[18] -attr @rip i_MMU_raddr[18] -attr @name i_MMU_raddr[18] -hierPin CORE|_mem i_MMU_raddr[18] -pin CORE|_mem|o_ROB_result1_i I0[18]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_13 -attr @rip O[18] -attr @name o_ROB_newpc0_i__2_n_13 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[18] -pin CORE|_alu_0|o_ROB_newpc_i I1[18]
load net COMM_read_data[0][30] -attr @rip(#000000) read_datas[30] -pin COMM read_datas[30] -pin MEM_CTRL recv_data[30]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_14 -attr @rip O[17] -attr @name o_ROB_newpc0_i__2_n_14 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[17] -pin CORE|_alu_0|o_ROB_newpc_i I1[17]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_15 -attr @rip O[16] -attr @name o_ROB_newpc0_i__2_n_15 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[16] -pin CORE|_alu_0|o_ROB_newpc_i I1[16]
load net CORE|_alu_0|d1[16] -attr @rip Q[16] -attr @name d1[16] -pin CORE|_alu_0|d1_reg Q[16] -pin CORE|_alu_0|o_ROB_newpc2_i I0[16] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[16] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[16] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[16] -pin CORE|_alu_0|o_ROB_result0_i I0[16] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[16] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[16] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[16] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[16] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[16] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[16] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[16] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[16] -pin CORE|_alu_0|o_ROB_result1_i I0[16] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[16] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[16] -pin CORE|_alu_0|o_ROB_result2_i I0[16] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[16] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[16] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[16]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_16 -attr @rip O[15] -attr @name o_ROB_newpc0_i__2_n_16 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[15] -pin CORE|_alu_0|o_ROB_newpc_i I1[15]
load net CORE|_rob|rd1[7] -attr @rip(#000000) O[7] -attr @name rd1[7] -pin CORE|_rob|rd0_i S[7] -pin CORE|_rob|rd1_i O[7]
load net CORE|IDSUE_MEM[117] -attr @rip o_MEM[117] -attr @name IDSUE_MEM[117] -pin CORE|_idsue o_MEM[117] -pin CORE|_mem i_IDSUE_opcode[3]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_17 -attr @rip O[14] -attr @name o_ROB_newpc0_i__2_n_17 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[14] -pin CORE|_alu_0|o_ROB_newpc_i I1[14]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_18 -attr @rip O[13] -attr @name o_ROB_newpc0_i__2_n_18 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[13] -pin CORE|_alu_0|o_ROB_newpc_i I1[13]
load net CORE|IDSUE_MEM[11] -attr @rip o_MEM[11] -attr @name IDSUE_MEM[11] -pin CORE|_idsue o_MEM[11] -pin CORE|_mem i_IDSUE_imm[4]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_19 -attr @rip O[12] -attr @name o_ROB_newpc0_i__2_n_19 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[12] -pin CORE|_alu_0|o_ROB_newpc_i I1[12]
load net CORE|_rob|cnt0_i__0_n_0 -attr @name cnt0_i__0_n_0 -pin CORE|_rob|cnt0_i__0 O -pin CORE|_rob|cnt_reg[3:0] CE -pin CORE|_rob|excp_i I1 -pin CORE|_rob|o_AM_i S -pin CORE|_rob|o_IDSUE_free_i S -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] CE -pin CORE|_rob|o_IDSUE_wreg_i S -pin CORE|_rob|o_PCREG_newpc_i__0 S -pin CORE|_rob|o_PCREG_we_i__0 S -pin CORE|_rob|pc_i I1 -pin CORE|_rob|rd_i I1 -pin CORE|_rob|result_i I1
netloc CORE|_rob|cnt0_i__0_n_0 1 2 13 7050 1496 NJ 1496 NJ 1496 7810J 1476 8080J 1456 NJ 1456 NJ 1456 NJ 1456 9200 1456 9460J 1446 9860 N 10350 N 10810
load net CORE|IDSUE_ALU[1][150] -attr @rip o_ALU_list[307] -attr @name IDSUE_ALU[1][150] -pin CORE|_alu_1 i_IDSUE_pc[29] -pin CORE|_idsue o_ALU_list[307]
load net CORE|_rob|o_IDSUE_wdata[2] -attr @rip(#000000) 2 -attr @name o_IDSUE_wdata[2] -hierPin CORE|_rob o_IDSUE_wdata[2] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[2]
load net CORE|IDSUE_ALU[0][71] -attr @rip o_ALU_list[71] -attr @name IDSUE_ALU[0][71] -pin CORE|_alu_0 i_IDSUE_u2[0] -pin CORE|_idsue o_ALU_list[71]
load net CORE|_rob|pc0[5] -attr @rip(#000000) O[5] -attr @name pc0[5] -pin CORE|_rob|pc0_i O[5] -pin CORE|_rob|pc_reg[31:0] D[5]
load net CORE|_rob|i_AM_list[273] -attr @rip(#000000) i_AM_list[273] -attr @name i_AM_list[273] -hierPin CORE|_rob i_AM_list[273] -pin CORE|_rob|excp0_i I[273] -pin CORE|_rob|pc0_i I[273] -pin CORE|_rob|rd0_i I[273] -pin CORE|_rob|result0_i I[273]
load net CORE|_rob|i_AM_list[233] -attr @rip(#000000) i_AM_list[233] -attr @name i_AM_list[233] -hierPin CORE|_rob i_AM_list[233] -pin CORE|_rob|excp0_i I[233] -pin CORE|_rob|pc0_i I[233] -pin CORE|_rob|rd0_i I[233] -pin CORE|_rob|result0_i I[233]
load net CORE|_mem|addr[13] -attr @rip Q[13] -attr @name addr[13] -pin CORE|_mem|addr_reg Q[13] -pin CORE|_mem|o_MMU_raddr_i I0[13] -pin CORE|_mem|o_MMU_waddr_reg D[13] -pin CORE|_mem|o_ROB_cnt0_i I1[13] -pin CORE|_mem|o_ROB_result1_i I1[13]
load net CORE|_alu_0|o_ROB_result1_i__0_n_10 -attr @rip O[21] -attr @name o_ROB_result1_i__0_n_10 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[21] -pin CORE|_alu_0|o_ROB_result1_i__0 O[21]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_20 -attr @rip O[11] -attr @name o_ROB_newpc0_i__2_n_20 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[11] -pin CORE|_alu_0|o_ROB_newpc_i I1[11]
load net CORE|_mem|i_IDSUE_opcode[1] -attr @rip i_IDSUE_opcode[1] -attr @name i_IDSUE_opcode[1] -hierPin CORE|_mem i_IDSUE_opcode[1] -pin CORE|_mem|addr_i S[1] -pin CORE|_mem|o_MMU_raddr_i S[1] -pin CORE|_mem|o_MMU_raddr_i__2 S[1] -pin CORE|_mem|o_MMU_waddr_i S[1] -pin CORE|_mem|o_MMU_wdata_i S[1] -pin CORE|_mem|o_MMU_wmask_i__2 S[1] -pin CORE|_mem|o_ROB_cnt_i__1 S[1] -pin CORE|_mem|o_ROB_result_i__3 S[1]
load net CORE|_alu_0|o_ROB_result1_i__0_n_11 -attr @rip O[20] -attr @name o_ROB_result1_i__0_n_11 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[20] -pin CORE|_alu_0|o_ROB_result1_i__0 O[20]
load net CORE|_ifid|o_ID_pc[11] -attr @rip(#000000) 11 -attr @name o_ID_pc[11] -hierPin CORE|_ifid o_ID_pc[11] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[11]
load net CORE|_mem|i_MMU_raddr[17] -attr @rip i_MMU_raddr[17] -attr @name i_MMU_raddr[17] -hierPin CORE|_mem i_MMU_raddr[17] -pin CORE|_mem|o_ROB_result1_i I0[17]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_21 -attr @rip O[10] -attr @name o_ROB_newpc0_i__2_n_21 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[10] -pin CORE|_alu_0|o_ROB_newpc_i I1[10]
load net CORE|_alu_0|o_ROB_result1_i__0_n_12 -attr @rip O[19] -attr @name o_ROB_result1_i__0_n_12 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[19] -pin CORE|_alu_0|o_ROB_result1_i__0 O[19]
load net CORE|_alu_0|o_ROB_result0_i__10_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i__10_n_0 -pin CORE|_alu_0|o_ROB_result0_i__10 O[31] -pin CORE|_alu_0|o_ROB_result_i__0 I3[31]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_22 -attr @rip O[9] -attr @name o_ROB_newpc0_i__2_n_22 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[9] -pin CORE|_alu_0|o_ROB_newpc_i I1[9]
load net CORE|_alu_0|o_ROB_result1_i__0_n_13 -attr @rip O[18] -attr @name o_ROB_result1_i__0_n_13 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[18] -pin CORE|_alu_0|o_ROB_result1_i__0 O[18]
load net CORE|_alu_0|o_ROB_result0_i__10_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i__10_n_1 -pin CORE|_alu_0|o_ROB_result0_i__10 O[30] -pin CORE|_alu_0|o_ROB_result_i__0 I3[30]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_23 -attr @rip O[8] -attr @name o_ROB_newpc0_i__2_n_23 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[8] -pin CORE|_alu_0|o_ROB_newpc_i I1[8]
load net CORE|_alu_0|o_ROB_result1_i__0_n_14 -attr @rip O[17] -attr @name o_ROB_result1_i__0_n_14 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[17] -pin CORE|_alu_0|o_ROB_result1_i__0 O[17]
load net CORE|_alu_0|o_ROB_result0_i__10_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i__10_n_2 -pin CORE|_alu_0|o_ROB_result0_i__10 O[29] -pin CORE|_alu_0|o_ROB_result_i__0 I3[29]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_24 -attr @rip O[7] -attr @name o_ROB_newpc0_i__2_n_24 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[7] -pin CORE|_alu_0|o_ROB_newpc_i I1[7]
load net CORE|IDSUE_MEM[116] -attr @rip o_MEM[116] -attr @name IDSUE_MEM[116] -pin CORE|_idsue o_MEM[116] -pin CORE|_mem i_IDSUE_opcode[2]
load net CORE|IDSUE_ALU[0][89] -attr @rip o_ALU_list[89] -attr @name IDSUE_ALU[0][89] -pin CORE|_alu_0 i_IDSUE_d1[14] -pin CORE|_idsue o_ALU_list[89]
load net CORE|_mem|i_ROB_u[3] -attr @rip i_ROB_u[3] -attr @name i_ROB_u[3] -hierPin CORE|_mem i_ROB_u[3] -pin CORE|_mem|d1_ready0_i__0 I1[3] -pin CORE|_mem|d2_ready0_i I1[3]
load net CORE|_alu_0|o_ROB_result1_i__0_n_15 -attr @rip O[16] -attr @name o_ROB_result1_i__0_n_15 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[16] -pin CORE|_alu_0|o_ROB_result1_i__0 O[16]
load net CORE|_alu_0|o_ROB_result0_i__10_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i__10_n_3 -pin CORE|_alu_0|o_ROB_result0_i__10 O[28] -pin CORE|_alu_0|o_ROB_result_i__0 I3[28]
load net CORE|write_data[12] -attr @rip o_MC_write_data[12] -attr @name write_data[12] -hierPin CORE write_data[12] -pin CORE|_mmu o_MC_write_data[12]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_25 -attr @rip O[6] -attr @name o_ROB_newpc0_i__2_n_25 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[6] -pin CORE|_alu_0|o_ROB_newpc_i I1[6]
load net CORE|_alu_0|d1[17] -attr @rip Q[17] -attr @name d1[17] -pin CORE|_alu_0|d1_reg Q[17] -pin CORE|_alu_0|o_ROB_newpc2_i I0[17] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[17] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[17] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[17] -pin CORE|_alu_0|o_ROB_result0_i I0[17] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[17] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[17] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[17] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[17] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[17] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[17] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[17] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[17] -pin CORE|_alu_0|o_ROB_result1_i I0[17] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[17] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[17] -pin CORE|_alu_0|o_ROB_result2_i I0[17] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[17] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[17] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[17]
load net CORE|_alu_0|o_ROB_result1_i__0_n_16 -attr @rip O[15] -attr @name o_ROB_result1_i__0_n_16 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[15] -pin CORE|_alu_0|o_ROB_result1_i__0 O[15]
load net CORE|_alu_0|o_ROB_result0_i__10_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i__10_n_4 -pin CORE|_alu_0|o_ROB_result0_i__10 O[27] -pin CORE|_alu_0|o_ROB_result_i__0 I3[27]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_26 -attr @rip O[5] -attr @name o_ROB_newpc0_i__2_n_26 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[5] -pin CORE|_alu_0|o_ROB_newpc_i I1[5]
load net CORE|_rob|rd1[8] -attr @rip(#000000) O[8] -attr @name rd1[8] -pin CORE|_rob|rd0_i S[8] -pin CORE|_rob|rd1_i O[8]
load net CORE|AM_ROB[0][14] -attr @rip o_ROB_result[7] -attr @name AM_ROB[0][14] -pin CORE|_alu_0 o_ROB_result[7] -pin CORE|_rob i_AM_list[14]
load net CORE|_alu_0|o_ROB_result1_i__0_n_17 -attr @rip O[14] -attr @name o_ROB_result1_i__0_n_17 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[14] -pin CORE|_alu_0|o_ROB_result1_i__0 O[14]
load net CORE|_alu_0|o_ROB_result0_i__10_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i__10_n_5 -pin CORE|_alu_0|o_ROB_result0_i__10 O[26] -pin CORE|_alu_0|o_ROB_result_i__0 I3[26]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_27 -attr @rip O[4] -attr @name o_ROB_newpc0_i__2_n_27 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[4] -pin CORE|_alu_0|o_ROB_newpc_i I1[4]
load net CORE|_alu_0|o_ROB_result1_i__0_n_18 -attr @rip O[13] -attr @name o_ROB_result1_i__0_n_18 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[13] -pin CORE|_alu_0|o_ROB_result1_i__0 O[13]
load net CORE|_alu_0|o_ROB_result0_i__10_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i__10_n_6 -pin CORE|_alu_0|o_ROB_result0_i__10 O[25] -pin CORE|_alu_0|o_ROB_result_i__0 I3[25]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_28 -attr @rip O[3] -attr @name o_ROB_newpc0_i__2_n_28 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[3] -pin CORE|_alu_0|o_ROB_newpc_i I1[3]
load net CORE|read_data[54] -attr @rip read_data[54] -attr @name read_data[54] -hierPin CORE read_data[54] -pin CORE|_mmu i_MC_read_data[54]
load net CORE|IDSUE_ALU[2][54] -attr @rip o_ALU_list[368] -attr @name IDSUE_ALU[2][54] -pin CORE|_alu_2 i_IDSUE_d2[15] -pin CORE|_idsue o_ALU_list[368]
load net CORE|_alu_0|o_ROB_result1_i__0_n_19 -attr @rip O[12] -attr @name o_ROB_result1_i__0_n_19 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[12] -pin CORE|_alu_0|o_ROB_result1_i__0 O[12]
load net CORE|_alu_0|o_ROB_result0_i__10_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i__10_n_7 -pin CORE|_alu_0|o_ROB_result0_i__10 O[24] -pin CORE|_alu_0|o_ROB_result_i__0 I3[24]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_29 -attr @rip O[2] -attr @name o_ROB_newpc0_i__2_n_29 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[2] -pin CORE|_alu_0|o_ROB_newpc_i I1[2]
load net CORE|_alu_0|o_ROB_result0_i__10_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i__10_n_8 -pin CORE|_alu_0|o_ROB_result0_i__10 O[23] -pin CORE|_alu_0|o_ROB_result_i__0 I3[23]
load net CORE|IDSUE_MEM[14] -attr @rip o_MEM[14] -attr @name IDSUE_MEM[14] -pin CORE|_idsue o_MEM[14] -pin CORE|_mem i_IDSUE_imm[7]
load net CORE|_ifid|i_IF_pc[21] -attr @rip(#000000) i_IF_pc[21] -attr @name i_IF_pc[21] -hierPin CORE|_ifid i_IF_pc[21] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[21]
load net CORE|_alu_0|o_ROB_result0_i__10_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i__10_n_9 -pin CORE|_alu_0|o_ROB_result0_i__10 O[22] -pin CORE|_alu_0|o_ROB_result_i__0 I3[22]
load net CORE|_mem|i_IDSUE_u1[0] -attr @rip i_IDSUE_u1[0] -attr @name i_IDSUE_u1[0] -hierPin CORE|_mem i_IDSUE_u1[0] -pin CORE|_mem|d1_i S[0] -pin CORE|_mem|d1_i__0 S[0] -pin CORE|_mem|d1_ready0_i__0 I0[0] -pin CORE|_mem|d1_ready_i S[0]
load net CORE|_rob|pc0[4] -attr @rip(#000000) O[4] -attr @name pc0[4] -pin CORE|_rob|pc0_i O[4] -pin CORE|_rob|pc_reg[31:0] D[4]
load net CORE|_rob|o_IDSUE_wdata[3] -attr @rip(#000000) 3 -attr @name o_IDSUE_wdata[3] -hierPin CORE|_rob o_IDSUE_wdata[3] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[3]
load net CORE|AM_ROB[3][9] -attr @rip o_ROB_result[2] -attr @name AM_ROB[3][9] -pin CORE|_mem o_ROB_result[2] -pin CORE|_rob i_AM_list[234]
load net CORE|_rob|i_AM_list[272] -attr @rip(#000000) i_AM_list[272] -attr @name i_AM_list[272] -hierPin CORE|_rob i_AM_list[272] -pin CORE|_rob|excp0_i I[272] -pin CORE|_rob|pc0_i I[272] -pin CORE|_rob|rd0_i I[272] -pin CORE|_rob|result0_i I[272]
load net CORE|IDSUE_ALU[1][153] -attr @rip o_ALU_list[310] -attr @name IDSUE_ALU[1][153] -pin CORE|_alu_1 i_IDSUE_cnt[0] -pin CORE|_idsue o_ALU_list[310]
load net CORE|_rob|i_AM_list[232] -attr @rip(#000000) i_AM_list[232] -attr @name i_AM_list[232] -hierPin CORE|_rob i_AM_list[232] -pin CORE|_rob|excp0_i I[232] -pin CORE|_rob|pc0_i I[232] -pin CORE|_rob|rd0_i I[232] -pin CORE|_rob|result0_i I[232]
load net CORE|_mem|i_MMU_raddr[16] -attr @rip i_MMU_raddr[16] -attr @name i_MMU_raddr[16] -hierPin CORE|_mem i_MMU_raddr[16] -pin CORE|_mem|o_ROB_result1_i I0[16]
load net CORE|_rob|excp0[1] -attr @rip(#000000) O[1] -attr @name excp0[1] -pin CORE|_rob|excp0_i O[1] -pin CORE|_rob|excp_reg[1:0] D[1]
load net CORE|_alu_0|o_ROB_result_i__3_n_0 -attr @name o_ROB_result_i__3_n_0 -pin CORE|_alu_0|o_ROB_result_i__3 O -pin CORE|_alu_0|o_ROB_result_reg G
netloc CORE|_alu_0|o_ROB_result_i__3_n_0 1 7 1 4540
load net CORE|_alu_0|o_ROB_result1_i__0_n_20 -attr @rip O[11] -attr @name o_ROB_result1_i__0_n_20 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[11] -pin CORE|_alu_0|o_ROB_result1_i__0 O[11]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_30 -attr @rip O[1] -attr @name o_ROB_newpc0_i__2_n_30 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[1] -pin CORE|_alu_0|o_ROB_newpc_i I1[1]
load net CORE|_mem|i_IDSUE_opcode[2] -attr @rip i_IDSUE_opcode[2] -attr @name i_IDSUE_opcode[2] -hierPin CORE|_mem i_IDSUE_opcode[2] -pin CORE|_mem|addr_i S[2] -pin CORE|_mem|o_MMU_raddr_i S[2] -pin CORE|_mem|o_MMU_raddr_i__2 S[2] -pin CORE|_mem|o_MMU_waddr_i S[2] -pin CORE|_mem|o_MMU_wdata_i S[2] -pin CORE|_mem|o_MMU_wmask_i__2 S[2] -pin CORE|_mem|o_ROB_cnt_i__1 S[2] -pin CORE|_mem|o_ROB_result_i__3 S[2]
load net CORE|_alu_0|o_ROB_result1_i__0_n_21 -attr @rip O[10] -attr @name o_ROB_result1_i__0_n_21 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[10] -pin CORE|_alu_0|o_ROB_result1_i__0 O[10]
load net CORE|_ifid|o_ID_pc[12] -attr @rip(#000000) 12 -attr @name o_ID_pc[12] -hierPin CORE|_ifid o_ID_pc[12] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[12]
load net CORE|_alu_0|o_ROB_newpc0_i__2_n_31 -attr @rip O[0] -attr @name o_ROB_newpc0_i__2_n_31 -pin CORE|_alu_0|o_ROB_newpc0_i__2 O[0] -pin CORE|_alu_0|o_ROB_newpc_i I1[0]
load net CORE|IDSUE_MEM[155] -attr @rip o_MEM[155] -attr @name IDSUE_MEM[155] -pin CORE|_idsue o_MEM[155] -pin CORE|_mem i_IDSUE_cnt[2]
load net CORE|_alu_0|o_ROB_result1_i__0_n_22 -attr @rip O[9] -attr @name o_ROB_result1_i__0_n_22 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[9] -pin CORE|_alu_0|o_ROB_result1_i__0 O[9]
load net CORE|_rob|o_PCREG_newpc[26] -attr @rip(#000000) 26 -attr @name o_PCREG_newpc[26] -hierPin CORE|_rob o_PCREG_newpc[26] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[26]
load net CORE|IF_IFID_pc[19] -attr @rip o_IFID_pc[19] -attr @name IF_IFID_pc[19] -pin CORE|_if o_IFID_pc[19] -pin CORE|_ifid i_IF_pc[19]
load net CORE|_alu_0|o_ROB_result1_i__0_n_23 -attr @rip O[8] -attr @name o_ROB_result1_i__0_n_23 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[8] -pin CORE|_alu_0|o_ROB_result1_i__0 O[8]
load net CORE|write_data[11] -attr @rip o_MC_write_data[11] -attr @name write_data[11] -hierPin CORE write_data[11] -pin CORE|_mmu o_MC_write_data[11]
load net CORE|_mem|i_ROB_udata[19] -attr @rip i_ROB_udata[19] -attr @name i_ROB_udata[19] -hierPin CORE|_mem i_ROB_udata[19] -pin CORE|_mem|d1_i I1[19] -pin CORE|_mem|d2_i I1[19]
load net CORE|_alu_0|o_ROB_result1_i__0_n_24 -attr @rip O[7] -attr @name o_ROB_result1_i__0_n_24 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[7] -pin CORE|_alu_0|o_ROB_result1_i__0 O[7]
load net MEM_read_data[25] -attr @rip(#000000) read_data_[25] -pin CORE read_data[25] -pin MEM_CTRL read_data_[25]
load net CORE|_alu_0|d1[18] -attr @rip Q[18] -attr @name d1[18] -pin CORE|_alu_0|d1_reg Q[18] -pin CORE|_alu_0|o_ROB_newpc2_i I0[18] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[18] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[18] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[18] -pin CORE|_alu_0|o_ROB_result0_i I0[18] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[18] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[18] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[18] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[18] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[18] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[18] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[18] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[18] -pin CORE|_alu_0|o_ROB_result1_i I0[18] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[18] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[18] -pin CORE|_alu_0|o_ROB_result2_i I0[18] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[18] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[18] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[18]
load net CORE|AM_ROB[0][13] -attr @rip o_ROB_result[6] -attr @name AM_ROB[0][13] -pin CORE|_alu_0 o_ROB_result[6] -pin CORE|_rob i_AM_list[13]
load net CORE|_alu_0|o_ROB_result1_i__0_n_25 -attr @rip O[6] -attr @name o_ROB_result1_i__0_n_25 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[6] -pin CORE|_alu_0|o_ROB_result1_i__0 O[6]
load net CORE|_alu_0|o_ROB_result1_i__0_n_26 -attr @rip O[5] -attr @name o_ROB_result1_i__0_n_26 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[5] -pin CORE|_alu_0|o_ROB_result1_i__0 O[5]
load net CORE|_alu_0|i_IDSUE_pc[30] -attr @rip i_IDSUE_pc[30] -attr @name i_IDSUE_pc[30] -hierPin CORE|_alu_0 i_IDSUE_pc[30] -pin CORE|_alu_0|o_ROB_newpc0_i I1[30] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[30]
load net CORE|MMU_MEM_rdata[9] -attr @rip o_MEM_rdata[9] -attr @name MMU_MEM_rdata[9] -pin CORE|_mem i_MMU_rdata[9] -pin CORE|_mmu o_MEM_rdata[9]
load net CORE|IF_IFID_pc[4] -attr @rip o_IFID_pc[4] -attr @name IF_IFID_pc[4] -pin CORE|_if o_IFID_pc[4] -pin CORE|_ifid i_IF_pc[4]
load net CORE|_alu_0|o_ROB_result1_i__0_n_27 -attr @rip O[4] -attr @name o_ROB_result1_i__0_n_27 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[4] -pin CORE|_alu_0|o_ROB_result1_i__0 O[4]
load net CORE|_alu_0|o_ROB_result1_i__0_n_28 -attr @rip O[3] -attr @name o_ROB_result1_i__0_n_28 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[3] -pin CORE|_alu_0|o_ROB_result1_i__0 O[3]
load net CORE|IDSUE_MEM[13] -attr @rip o_MEM[13] -attr @name IDSUE_MEM[13] -pin CORE|_idsue o_MEM[13] -pin CORE|_mem i_IDSUE_imm[6]
load net CORE|_ifid|i_IF_pc[20] -attr @rip(#000000) i_IF_pc[20] -attr @name i_IF_pc[20] -hierPin CORE|_ifid i_IF_pc[20] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[20]
load net CORE|read_data[55] -attr @rip read_data[55] -attr @name read_data[55] -hierPin CORE read_data[55] -pin CORE|_mmu i_MC_read_data[55]
load net CORE|IDSUE_ALU[2][55] -attr @rip o_ALU_list[369] -attr @name IDSUE_ALU[2][55] -pin CORE|_alu_2 i_IDSUE_d2[16] -pin CORE|_idsue o_ALU_list[369]
load net CORE|_alu_0|o_ROB_result1_i__0_n_29 -attr @rip O[2] -attr @name o_ROB_result1_i__0_n_29 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[2] -pin CORE|_alu_0|o_ROB_result1_i__0 O[2]
load net CORE|_rob|o_PCREG_newpc[31] -attr @rip(#000000) 31 -attr @name o_PCREG_newpc[31] -hierPin CORE|_rob o_PCREG_newpc[31] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[31]
load net CORE|_rob|pc0[3] -attr @rip(#000000) O[3] -attr @name pc0[3] -pin CORE|_rob|pc0_i O[3] -pin CORE|_rob|pc_reg[31:0] D[3]
load net CORE|_rob|i_AM_list[271] -attr @rip(#000000) i_AM_list[271] -attr @name i_AM_list[271] -hierPin CORE|_rob i_AM_list[271] -pin CORE|_rob|excp0_i I[271] -pin CORE|_rob|pc0_i I[271] -pin CORE|_rob|rd0_i I[271] -pin CORE|_rob|result0_i I[271]
load net CORE|IDSUE_ALU[1][152] -attr @rip o_ALU_list[309] -attr @name IDSUE_ALU[1][152] -pin CORE|_alu_1 i_IDSUE_pc[31] -pin CORE|_idsue o_ALU_list[309]
load net CORE|_rob|i_AM_list[231] -attr @rip(#000000) i_AM_list[231] -attr @name i_AM_list[231] -hierPin CORE|_rob i_AM_list[231] -pin CORE|_rob|excp0_i I[231] -pin CORE|_rob|pc0_i I[231] -pin CORE|_rob|rd0_i I[231] -pin CORE|_rob|result0_i I[231]
load net CORE|_mem|i_IDSUE_u1[1] -attr @rip i_IDSUE_u1[1] -attr @name i_IDSUE_u1[1] -hierPin CORE|_mem i_IDSUE_u1[1] -pin CORE|_mem|d1_i S[1] -pin CORE|_mem|d1_i__0 S[1] -pin CORE|_mem|d1_ready0_i__0 I0[1] -pin CORE|_mem|d1_ready_i S[1]
load net CORE|_rob|o_IDSUE_wdata[4] -attr @rip(#000000) 4 -attr @name o_IDSUE_wdata[4] -hierPin CORE|_rob o_IDSUE_wdata[4] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[4]
load net CORE|IDSUE_ALU[0][148] -attr @rip o_ALU_list[148] -attr @name IDSUE_ALU[0][148] -pin CORE|_alu_0 i_IDSUE_pc[27] -pin CORE|_idsue o_ALU_list[148]
load net CORE|_rob|excp0[0] -attr @rip(#000000) O[0] -attr @name excp0[0] -pin CORE|_rob|excp0_i O[0] -pin CORE|_rob|excp_reg[1:0] D[0]
load net CORE|IDSUE_MEM[154] -attr @rip o_MEM[154] -attr @name IDSUE_MEM[154] -pin CORE|_idsue o_MEM[154] -pin CORE|_mem i_IDSUE_cnt[1]
load net CORE|_rob|o_PCREG_newpc[25] -attr @rip(#000000) 25 -attr @name o_PCREG_newpc[25] -hierPin CORE|_rob o_PCREG_newpc[25] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[25]
load net CORE|_mem|i_IDSUE_opcode[3] -attr @rip i_IDSUE_opcode[3] -attr @name i_IDSUE_opcode[3] -hierPin CORE|_mem i_IDSUE_opcode[3] -pin CORE|_mem|addr_i S[3] -pin CORE|_mem|o_MMU_raddr_i S[3] -pin CORE|_mem|o_MMU_raddr_i__2 S[3] -pin CORE|_mem|o_MMU_waddr_i S[3] -pin CORE|_mem|o_MMU_wdata_i S[3] -pin CORE|_mem|o_MMU_wmask_i__2 S[3] -pin CORE|_mem|o_ROB_cnt_i__1 S[3] -pin CORE|_mem|o_ROB_result_i__3 S[3]
load net CORE|_mem|o_ROB_result_i__2_n_0 -attr @name o_ROB_result_i__2_n_0 -pin CORE|_mem|o_ROB_result_i__2 O -pin CORE|_mem|o_ROB_result_i__3 I0
netloc CORE|_mem|o_ROB_result_i__2_n_0 1 9 1 4390
load net CORE|_mem|i_ROB_udata[18] -attr @rip i_ROB_udata[18] -attr @name i_ROB_udata[18] -hierPin CORE|_mem i_ROB_udata[18] -pin CORE|_mem|d1_i I1[18] -pin CORE|_mem|d2_i I1[18]
load net CORE|IDSUE_MEM[142] -attr @rip o_MEM[142] -attr @name IDSUE_MEM[142] -pin CORE|_idsue o_MEM[142] -pin CORE|_mem i_IDSUE_pc[21]
load net MEM_read_data[24] -attr @rip(#000000) read_data_[24] -pin CORE read_data[24] -pin MEM_CTRL read_data_[24]
load net CORE|MMU_MEM_rdata[8] -attr @rip o_MEM_rdata[8] -attr @name MMU_MEM_rdata[8] -pin CORE|_mem i_MMU_rdata[8] -pin CORE|_mmu o_MEM_rdata[8]
load net CORE|_alu_0|d1[19] -attr @rip Q[19] -attr @name d1[19] -pin CORE|_alu_0|d1_reg Q[19] -pin CORE|_alu_0|o_ROB_newpc2_i I0[19] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[19] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[19] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[19] -pin CORE|_alu_0|o_ROB_result0_i I0[19] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[19] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[19] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[19] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[19] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[19] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[19] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[19] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[19] -pin CORE|_alu_0|o_ROB_result1_i I0[19] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[19] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[19] -pin CORE|_alu_0|o_ROB_result2_i I0[19] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[19] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[19] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[19]
load net COMM_read_data[0][61] -attr @rip(#000000) read_datas[61] -pin COMM read_datas[61] -pin MEM_CTRL recv_data[61]
load net CORE|read_data[52] -attr @rip read_data[52] -attr @name read_data[52] -hierPin CORE read_data[52] -pin CORE|_mmu i_MC_read_data[52]
load net CORE|IDSUE_ALU[2][52] -attr @rip o_ALU_list[366] -attr @name IDSUE_ALU[2][52] -pin CORE|_alu_2 i_IDSUE_d2[13] -pin CORE|_idsue o_ALU_list[366]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_0 -attr @rip O[31] -attr @name o_ROB_newpc_i__0_n_0 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[31] -pin CORE|_alu_0|o_ROB_newpc_reg D[31]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_1 -attr @rip O[30] -attr @name o_ROB_newpc_i__0_n_1 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[30] -pin CORE|_alu_0|o_ROB_newpc_reg D[30]
load net CORE|IF_IFID_pc[5] -attr @rip o_IFID_pc[5] -attr @name IF_IFID_pc[5] -pin CORE|_if o_IFID_pc[5] -pin CORE|_ifid i_IF_pc[5]
load net CORE|AM_ROB[0][16] -attr @rip o_ROB_result[9] -attr @name AM_ROB[0][16] -pin CORE|_alu_0 o_ROB_result[9] -pin CORE|_rob i_AM_list[16]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_2 -attr @rip O[29] -attr @name o_ROB_newpc_i__0_n_2 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[29] -pin CORE|_alu_0|o_ROB_newpc_reg D[29]
load net CORE|_rob|o_PCREG_newpc[30] -attr @rip(#000000) 30 -attr @name o_PCREG_newpc[30] -hierPin CORE|_rob o_PCREG_newpc[30] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[30]
load net CORE|_rob|pc0[2] -attr @rip(#000000) O[2] -attr @name pc0[2] -pin CORE|_rob|pc0_i O[2] -pin CORE|_rob|pc_reg[31:0] D[2]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_3 -attr @rip O[28] -attr @name o_ROB_newpc_i__0_n_3 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[28] -pin CORE|_alu_0|o_ROB_newpc_reg D[28]
load net CORE|_rob|i_AM_list[270] -attr @rip(#000000) i_AM_list[270] -attr @name i_AM_list[270] -hierPin CORE|_rob i_AM_list[270] -pin CORE|_rob|excp0_i I[270] -pin CORE|_rob|pc0_i I[270] -pin CORE|_rob|rd0_i I[270] -pin CORE|_rob|result0_i I[270]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_4 -attr @rip O[27] -attr @name o_ROB_newpc_i__0_n_4 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[27] -pin CORE|_alu_0|o_ROB_newpc_reg D[27]
load net CORE|_rob|i_AM_list[230] -attr @rip(#000000) i_AM_list[230] -attr @name i_AM_list[230] -hierPin CORE|_rob i_AM_list[230] -pin CORE|_rob|excp0_i I[230] -pin CORE|_rob|pc0_i I[230] -pin CORE|_rob|rd0_i I[230] -pin CORE|_rob|result0_i I[230]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_5 -attr @rip O[26] -attr @name o_ROB_newpc_i__0_n_5 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[26] -pin CORE|_alu_0|o_ROB_newpc_reg D[26]
load net CORE|IDSUE_MEM[16] -attr @rip o_MEM[16] -attr @name IDSUE_MEM[16] -pin CORE|_idsue o_MEM[16] -pin CORE|_mem i_IDSUE_imm[9]
load net CORE|_ifid|i_IF_pc[23] -attr @rip(#000000) i_IF_pc[23] -attr @name i_IF_pc[23] -hierPin CORE|_ifid i_IF_pc[23] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[23]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_6 -attr @rip O[25] -attr @name o_ROB_newpc_i__0_n_6 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[25] -pin CORE|_alu_0|o_ROB_newpc_reg D[25]
load net CORE|_alu_0|o_ROB_result0_i__7_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i__7_n_20 -pin CORE|_alu_0|o_ROB_result0_i__7 O[11] -pin CORE|_alu_0|o_ROB_result_i__0 I0[11]
load net CORE|_mem|i_IDSUE_u1[2] -attr @rip i_IDSUE_u1[2] -attr @name i_IDSUE_u1[2] -hierPin CORE|_mem i_IDSUE_u1[2] -pin CORE|_mem|d1_i S[2] -pin CORE|_mem|d1_i__0 S[2] -pin CORE|_mem|d1_ready0_i__0 I0[2] -pin CORE|_mem|d1_ready_i S[2]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_7 -attr @rip O[24] -attr @name o_ROB_newpc_i__0_n_7 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[24] -pin CORE|_alu_0|o_ROB_newpc_reg D[24]
load net CORE|_rob|o_IDSUE_wdata[5] -attr @rip(#000000) 5 -attr @name o_IDSUE_wdata[5] -hierPin CORE|_rob o_IDSUE_wdata[5] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[5]
load net CORE|_alu_0|o_ROB_result0_i__7_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i__7_n_21 -pin CORE|_alu_0|o_ROB_result0_i__7 O[10] -pin CORE|_alu_0|o_ROB_result_i__0 I0[10]
load net CORE|IDSUE_ALU[1][155] -attr @rip o_ALU_list[312] -attr @name IDSUE_ALU[1][155] -pin CORE|_alu_1 i_IDSUE_cnt[2] -pin CORE|_idsue o_ALU_list[312]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_8 -attr @rip O[23] -attr @name o_ROB_newpc_i__0_n_8 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[23] -pin CORE|_alu_0|o_ROB_newpc_reg D[23]
load net CORE|_alu_0|o_ROB_result0_i__7_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i__7_n_22 -pin CORE|_alu_0|o_ROB_result0_i__7 O[9] -pin CORE|_alu_0|o_ROB_result_i__0 I0[9]
load net CORE|_alu_0|d1[12] -attr @rip Q[12] -attr @name d1[12] -pin CORE|_alu_0|d1_reg Q[12] -pin CORE|_alu_0|o_ROB_newpc2_i I0[12] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[12] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[12] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[12] -pin CORE|_alu_0|o_ROB_result0_i I0[12] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[12] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[12] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[12] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[12] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[12] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[12] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[12] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[12] -pin CORE|_alu_0|o_ROB_result1_i I0[12] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[12] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[12] -pin CORE|_alu_0|o_ROB_result2_i I0[12] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[12] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[12] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[12]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_9 -attr @rip O[22] -attr @name o_ROB_newpc_i__0_n_9 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[22] -pin CORE|_alu_0|o_ROB_newpc_reg D[22]
load net CORE|IDSUE_ALU[0][149] -attr @rip o_ALU_list[149] -attr @name IDSUE_ALU[0][149] -pin CORE|_alu_0 i_IDSUE_pc[28] -pin CORE|_idsue o_ALU_list[149]
load net CORE|_alu_0|o_ROB_result0_i__7_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i__7_n_23 -pin CORE|_alu_0|o_ROB_result0_i__7 O[8] -pin CORE|_alu_0|o_ROB_result_i__0 I0[8]
load net CORE|IDSUE_MEM[153] -attr @rip o_MEM[153] -attr @name IDSUE_MEM[153] -pin CORE|_idsue o_MEM[153] -pin CORE|_mem i_IDSUE_cnt[0]
load net CORE|_alu_0|o_ROB_result0_i__7_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i__7_n_24 -pin CORE|_alu_0|o_ROB_result0_i__7 O[7] -pin CORE|_alu_0|o_ROB_result_i__0 I0[7]
load net CORE|IF_IFID_pc[17] -attr @rip o_IFID_pc[17] -attr @name IF_IFID_pc[17] -pin CORE|_if o_IFID_pc[17] -pin CORE|_ifid i_IF_pc[17]
load net CORE|_alu_0|o_ROB_result0_i__7_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i__7_n_25 -pin CORE|_alu_0|o_ROB_result0_i__7 O[6] -pin CORE|_alu_0|o_ROB_result_i__0 I0[6]
load net CORE|IDSUE_MEM[141] -attr @rip o_MEM[141] -attr @name IDSUE_MEM[141] -pin CORE|_idsue o_MEM[141] -pin CORE|_mem i_IDSUE_pc[20]
load net CORE|AM_ROB[3][0] -attr @rip o_ROB_excp[0] -attr @name AM_ROB[3][0] -pin CORE|_mem o_ROB_excp[0] -pin CORE|_rob i_AM_list[225]
load net CORE|_alu_0|o_ROB_result0_i__7_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i__7_n_26 -pin CORE|_alu_0|o_ROB_result0_i__7 O[5] -pin CORE|_alu_0|o_ROB_result_i__0 I0[5]
load net CORE|_mem|i_IDSUE_opcode[4] -attr @rip i_IDSUE_opcode[4] -attr @name i_IDSUE_opcode[4] -hierPin CORE|_mem i_IDSUE_opcode[4] -pin CORE|_mem|addr_i S[4] -pin CORE|_mem|o_MMU_raddr_i S[4] -pin CORE|_mem|o_MMU_raddr_i__2 S[4] -pin CORE|_mem|o_MMU_waddr_i S[4] -pin CORE|_mem|o_MMU_wdata_i S[4] -pin CORE|_mem|o_MMU_wmask_i__2 S[4] -pin CORE|_mem|o_ROB_cnt_i__1 S[4] -pin CORE|_mem|o_ROB_result_i__3 S[4]
load net CORE|_alu_0|o_ROB_result0_i__7_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i__7_n_27 -pin CORE|_alu_0|o_ROB_result0_i__7 O[4] -pin CORE|_alu_0|o_ROB_result_i__0 I0[4]
load net CORE|_rob|o_PCREG_newpc[28] -attr @rip(#000000) 28 -attr @name o_PCREG_newpc[28] -hierPin CORE|_rob o_PCREG_newpc[28] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[28]
load net CORE|_alu_0|o_ROB_result0_i__7_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i__7_n_28 -pin CORE|_alu_0|o_ROB_result0_i__7 O[3] -pin CORE|_alu_0|o_ROB_result_i__0 I0[3]
load net CORE|_alu_0|o_ROB_result0_i__7_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i__7_n_29 -pin CORE|_alu_0|o_ROB_result0_i__7 O[2] -pin CORE|_alu_0|o_ROB_result_i__0 I0[2]
load net MEM_read_data[27] -attr @rip(#000000) read_data_[27] -pin CORE read_data[27] -pin MEM_CTRL read_data_[27]
load net CORE|_mem|o_MMU_wmask_i__0_n_0 -attr @name o_MMU_wmask_i__0_n_0 -pin CORE|_mem|o_MMU_wmask_i__0 O -pin CORE|_mem|o_MMU_wmask_i__1 I0
netloc CORE|_mem|o_MMU_wmask_i__0_n_0 1 8 1 NJ
load net COMM_read_data[0][62] -attr @rip(#000000) read_datas[62] -pin COMM read_datas[62] -pin MEM_CTRL recv_data[62]
load net CORE|AM_ROB[0][15] -attr @rip o_ROB_result[8] -attr @name AM_ROB[0][15] -pin CORE|_alu_0 o_ROB_result[8] -pin CORE|_rob i_AM_list[15]
load net CORE|read_data[53] -attr @rip read_data[53] -attr @name read_data[53] -hierPin CORE read_data[53] -pin CORE|_mmu i_MC_read_data[53]
load net CORE|IDSUE_ALU[2][53] -attr @rip o_ALU_list[367] -attr @name IDSUE_ALU[2][53] -pin CORE|_alu_2 i_IDSUE_d2[14] -pin CORE|_idsue o_ALU_list[367]
load net CORE|AM_ROB[3][21] -attr @rip o_ROB_result[14] -attr @name AM_ROB[3][21] -pin CORE|_mem o_ROB_result[14] -pin CORE|_rob i_AM_list[246]
load net CORE|_rob|pc0[1] -attr @rip(#000000) O[1] -attr @name pc0[1] -pin CORE|_rob|pc0_i O[1] -pin CORE|_rob|pc_reg[31:0] D[1]
load net CORE|IF_IFID_pc[6] -attr @rip o_IFID_pc[6] -attr @name IF_IFID_pc[6] -pin CORE|_if o_IFID_pc[6] -pin CORE|_ifid i_IF_pc[6]
load net CORE|IDSUE_MEM[15] -attr @rip o_MEM[15] -attr @name IDSUE_MEM[15] -pin CORE|_idsue o_MEM[15] -pin CORE|_mem i_IDSUE_imm[8]
load net CORE|_ifid|i_IF_pc[22] -attr @rip(#000000) i_IF_pc[22] -attr @name i_IF_pc[22] -hierPin CORE|_ifid i_IF_pc[22] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[22]
load net CORE|_alu_0|o_ROB_result0_i__7_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i__7_n_10 -pin CORE|_alu_0|o_ROB_result0_i__7 O[21] -pin CORE|_alu_0|o_ROB_result_i__0 I0[21]
load net CORE|IDSUE_ALU[1][154] -attr @rip o_ALU_list[311] -attr @name IDSUE_ALU[1][154] -pin CORE|_alu_1 i_IDSUE_cnt[1] -pin CORE|_idsue o_ALU_list[311]
load net CORE|_alu_0|o_ROB_result0_i__7_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i__7_n_11 -pin CORE|_alu_0|o_ROB_result0_i__7 O[20] -pin CORE|_alu_0|o_ROB_result_i__0 I0[20]
load net CORE|read_data[59] -attr @rip read_data[59] -attr @name read_data[59] -hierPin CORE read_data[59] -pin CORE|_mmu i_MC_read_data[59]
load net CORE|_alu_0|o_ROB_result0_i__7_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i__7_n_12 -pin CORE|_alu_0|o_ROB_result0_i__7 O[19] -pin CORE|_alu_0|o_ROB_result_i__0 I0[19]
load net CORE|_alu_0|d1_i_n_10 -attr @rip O[21] -attr @name d1_i_n_10 -pin CORE|_alu_0|d1_i O[21] -pin CORE|_alu_0|d1_reg D[21]
load net CORE|IDSUE_MEM[27] -attr @rip o_MEM[27] -attr @name IDSUE_MEM[27] -pin CORE|_idsue o_MEM[27] -pin CORE|_mem i_IDSUE_imm[20]
load net CORE|_rob|o_IDSUE_wdata[6] -attr @rip(#000000) 6 -attr @name o_IDSUE_wdata[6] -hierPin CORE|_rob o_IDSUE_wdata[6] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[6]
load net CORE|_alu_0|o_ROB_result0_i__7_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i__7_n_13 -pin CORE|_alu_0|o_ROB_result0_i__7 O[18] -pin CORE|_alu_0|o_ROB_result_i__0 I0[18]
load net CORE|_alu_0|d1_i_n_11 -attr @rip O[20] -attr @name d1_i_n_11 -pin CORE|_alu_0|d1_i O[20] -pin CORE|_alu_0|d1_reg D[20]
load net CORE|IDSUE_ALU[1][148] -attr @rip o_ALU_list[305] -attr @name IDSUE_ALU[1][148] -pin CORE|_alu_1 i_IDSUE_pc[27] -pin CORE|_idsue o_ALU_list[305]
load net CORE|IDSUE_MEM[152] -attr @rip o_MEM[152] -attr @name IDSUE_MEM[152] -pin CORE|_idsue o_MEM[152] -pin CORE|_mem i_IDSUE_pc[31]
load net CORE|_alu_0|o_ROB_result0_i__7_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i__7_n_14 -pin CORE|_alu_0|o_ROB_result0_i__7 O[17] -pin CORE|_alu_0|o_ROB_result_i__0 I0[17]
load net CORE|_alu_0|d1_i_n_12 -attr @rip O[19] -attr @name d1_i_n_12 -pin CORE|_alu_0|d1_i O[19] -pin CORE|_alu_0|d1_reg D[19]
load net CORE|_alu_0|d1[13] -attr @rip Q[13] -attr @name d1[13] -pin CORE|_alu_0|d1_reg Q[13] -pin CORE|_alu_0|o_ROB_newpc2_i I0[13] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[13] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[13] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[13] -pin CORE|_alu_0|o_ROB_result0_i I0[13] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[13] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[13] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[13] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[13] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[13] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[13] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[13] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[13] -pin CORE|_alu_0|o_ROB_result1_i I0[13] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[13] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[13] -pin CORE|_alu_0|o_ROB_result2_i I0[13] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[13] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[13] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[13]
load net CORE|IDSUE_ALU[0][85] -attr @rip o_ALU_list[85] -attr @name IDSUE_ALU[0][85] -pin CORE|_alu_0 i_IDSUE_d1[10] -pin CORE|_idsue o_ALU_list[85]
load net CORE|_alu_0|o_ROB_result0_i__7_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i__7_n_15 -pin CORE|_alu_0|o_ROB_result0_i__7 O[16] -pin CORE|_alu_0|o_ROB_result_i__0 I0[16]
load net CORE|_alu_0|d1_i_n_13 -attr @rip O[18] -attr @name d1_i_n_13 -pin CORE|_alu_0|d1_i O[18] -pin CORE|_alu_0|d1_reg D[18]
load net CORE|_rob|i_AM_list[237] -attr @rip(#000000) i_AM_list[237] -attr @name i_AM_list[237] -hierPin CORE|_rob i_AM_list[237] -pin CORE|_rob|excp0_i I[237] -pin CORE|_rob|pc0_i I[237] -pin CORE|_rob|rd0_i I[237] -pin CORE|_rob|result0_i I[237]
load net CORE|IDSUE_MEM[140] -attr @rip o_MEM[140] -attr @name IDSUE_MEM[140] -pin CORE|_idsue o_MEM[140] -pin CORE|_mem i_IDSUE_pc[19]
load net CORE|_alu_0|o_ROB_result0_i__7_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i__7_n_16 -pin CORE|_alu_0|o_ROB_result0_i__7 O[15] -pin CORE|_alu_0|o_ROB_result_i__0 I0[15]
load net CORE|_alu_0|d1_i_n_14 -attr @rip O[17] -attr @name d1_i_n_14 -pin CORE|_alu_0|d1_i O[17] -pin CORE|_alu_0|d1_reg D[17]
load net CORE|IF_IFID_pc[18] -attr @rip o_IFID_pc[18] -attr @name IF_IFID_pc[18] -pin CORE|_if o_IFID_pc[18] -pin CORE|_ifid i_IF_pc[18]
load net CORE|AM_ROB[0][10] -attr @rip o_ROB_result[3] -attr @name AM_ROB[0][10] -pin CORE|_alu_0 o_ROB_result[3] -pin CORE|_rob i_AM_list[10]
load net CORE|_alu_0|o_ROB_result0_i__7_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i__7_n_17 -pin CORE|_alu_0|o_ROB_result0_i__7 O[14] -pin CORE|_alu_0|o_ROB_result_i__0 I0[14]
load net CORE|_alu_0|d1_i_n_15 -attr @rip O[16] -attr @name d1_i_n_15 -pin CORE|_alu_0|d1_i O[16] -pin CORE|_alu_0|d1_reg D[16]
load net CORE|_rob|o_PCREG_newpc[27] -attr @rip(#000000) 27 -attr @name o_PCREG_newpc[27] -hierPin CORE|_rob o_PCREG_newpc[27] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[27]
load net CORE|_mem|i_MMU_raddr[29] -attr @rip i_MMU_raddr[29] -attr @name i_MMU_raddr[29] -hierPin CORE|_mem i_MMU_raddr[29] -pin CORE|_mem|o_ROB_result1_i I0[29]
load net CORE|_alu_0|o_ROB_result0_i__7_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i__7_n_18 -pin CORE|_alu_0|o_ROB_result0_i__7 O[13] -pin CORE|_alu_0|o_ROB_result_i__0 I0[13]
load net CORE|_alu_0|d1_i_n_16 -attr @rip O[15] -attr @name d1_i_n_16 -pin CORE|_alu_0|d1_i O[15] -pin CORE|_alu_0|d1_reg D[15]
load net CORE|_mem|i_IDSUE_opcode[5] -attr @rip i_IDSUE_opcode[5] -attr @name i_IDSUE_opcode[5] -hierPin CORE|_mem i_IDSUE_opcode[5] -pin CORE|_mem|addr_i S[5] -pin CORE|_mem|o_MMU_raddr_i S[5] -pin CORE|_mem|o_MMU_raddr_i__2 S[5] -pin CORE|_mem|o_MMU_waddr_i S[5] -pin CORE|_mem|o_MMU_wdata_i S[5] -pin CORE|_mem|o_MMU_wmask_i__2 S[5] -pin CORE|_mem|o_ROB_cnt_i__1 S[5] -pin CORE|_mem|o_ROB_result_i__3 S[5]
load net CORE|IDSUE_ALU[2][50] -attr @rip o_ALU_list[364] -attr @name IDSUE_ALU[2][50] -pin CORE|_alu_2 i_IDSUE_d2[11] -pin CORE|_idsue o_ALU_list[364]
load net CORE|_alu_0|o_ROB_result0_i__7_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i__7_n_19 -pin CORE|_alu_0|o_ROB_result0_i__7 O[12] -pin CORE|_alu_0|o_ROB_result_i__0 I0[12]
load net CORE|_alu_0|d1_i_n_17 -attr @rip O[14] -attr @name d1_i_n_17 -pin CORE|_alu_0|d1_i O[14] -pin CORE|_alu_0|d1_reg D[14]
load net MEM_read_data[26] -attr @rip(#000000) read_data_[26] -pin CORE read_data[26] -pin MEM_CTRL read_data_[26]
load net CORE|_alu_0|d1_i_n_18 -attr @rip O[13] -attr @name d1_i_n_18 -pin CORE|_alu_0|d1_i O[13] -pin CORE|_alu_0|d1_reg D[13]
load net CORE|_alu_0|d1_i_n_19 -attr @rip O[12] -attr @name d1_i_n_19 -pin CORE|_alu_0|d1_i O[12] -pin CORE|_alu_0|d1_reg D[12]
load net CORE|_rob|pc0[0] -attr @rip(#000000) O[0] -attr @name pc0[0] -pin CORE|_rob|pc0_i O[0] -pin CORE|_rob|pc_reg[31:0] D[0]
load net CORE|_alu_0|i_IDSUE_pc[31] -attr @rip i_IDSUE_pc[31] -attr @name i_IDSUE_pc[31] -hierPin CORE|_alu_0 i_IDSUE_pc[31] -pin CORE|_alu_0|o_ROB_newpc0_i I1[31] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[31]
load net CORE|AM_ROB[3][22] -attr @rip o_ROB_result[15] -attr @name AM_ROB[3][22] -pin CORE|_mem o_ROB_result[15] -pin CORE|_rob i_AM_list[247]
load net CORE|_rob|pc[7] -attr @name pc[7] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[7] -pin CORE|_rob|pc_reg[31:0] Q[7]
load net CORE|IF_IFID_pc[7] -attr @rip o_IFID_pc[7] -attr @name IF_IFID_pc[7] -pin CORE|_if o_IFID_pc[7] -pin CORE|_ifid i_IF_pc[7]
load net CORE|read_data[58] -attr @rip read_data[58] -attr @name read_data[58] -hierPin CORE read_data[58] -pin CORE|_mmu i_MC_read_data[58]
load net CORE|IDSUE_ALU[0][155] -attr @rip o_ALU_list[155] -attr @name IDSUE_ALU[0][155] -pin CORE|_alu_0 i_IDSUE_cnt[2] -pin CORE|_idsue o_ALU_list[155]
load net CORE|IDSUE_MEM[26] -attr @rip o_MEM[26] -attr @name IDSUE_MEM[26] -pin CORE|_idsue o_MEM[26] -pin CORE|_mem i_IDSUE_imm[19]
load net CORE|IDSUE_ALU[1][147] -attr @rip o_ALU_list[304] -attr @name IDSUE_ALU[1][147] -pin CORE|_alu_1 i_IDSUE_pc[26] -pin CORE|_idsue o_ALU_list[304]
load net CORE|_rob|rd1[1] -attr @rip(#000000) O[1] -attr @name rd1[1] -pin CORE|_rob|rd0_i S[1] -pin CORE|_rob|rd1_i O[1]
load net CORE|_ifid|i_IF_pc[25] -attr @rip(#000000) i_IF_pc[25] -attr @name i_IF_pc[25] -hierPin CORE|_ifid i_IF_pc[25] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[25]
load net CORE|IF_IFID_pc[15] -attr @rip o_IFID_pc[15] -attr @name IF_IFID_pc[15] -pin CORE|_if o_IFID_pc[15] -pin CORE|_ifid i_IF_pc[15]
load net CORE|_rob|o_IDSUE_wdata[7] -attr @rip(#000000) 7 -attr @name o_IDSUE_wdata[7] -hierPin CORE|_rob o_IDSUE_wdata[7] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[7]
load net CORE|_rob|i_AM_list[236] -attr @rip(#000000) i_AM_list[236] -attr @name i_AM_list[236] -hierPin CORE|_rob i_AM_list[236] -pin CORE|_rob|excp0_i I[236] -pin CORE|_rob|pc0_i I[236] -pin CORE|_rob|rd0_i I[236] -pin CORE|_rob|result0_i I[236]
load net MEM_read_data[21] -attr @rip(#000000) read_data_[21] -pin CORE read_data[21] -pin MEM_CTRL read_data_[21]
load net CORE|_alu_0|d1[14] -attr @rip Q[14] -attr @name d1[14] -pin CORE|_alu_0|d1_reg Q[14] -pin CORE|_alu_0|o_ROB_newpc2_i I0[14] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[14] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[14] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[14] -pin CORE|_alu_0|o_ROB_result0_i I0[14] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[14] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[14] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[14] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[14] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[14] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[14] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[14] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[14] -pin CORE|_alu_0|o_ROB_result1_i I0[14] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[14] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[14] -pin CORE|_alu_0|o_ROB_result2_i I0[14] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[14] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[14] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[14]
load net CORE|IDSUE_ALU[0][86] -attr @rip o_ALU_list[86] -attr @name IDSUE_ALU[0][86] -pin CORE|_alu_0 i_IDSUE_d1[11] -pin CORE|_idsue o_ALU_list[86]
load net CORE|_mem|i_ROB_u[0] -attr @rip i_ROB_u[0] -attr @name i_ROB_u[0] -hierPin CORE|_mem i_ROB_u[0] -pin CORE|_mem|d1_ready0_i__0 I1[0] -pin CORE|_mem|d2_ready0_i I1[0]
load net CORE|_alu_0|o_ROB_result0_i__13_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i__13_n_30 -pin CORE|_alu_0|o_ROB_result0_i__13 O[1] -pin CORE|_alu_0|o_ROB_result_i__0 I6[1]
load net CORE|_alu_0|o_ROB_result0_i__13_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i__13_n_31 -pin CORE|_alu_0|o_ROB_result0_i__13 O[0] -pin CORE|_alu_0|o_ROB_result_i__0 I6[0]
load net CORE|_mem|i_IDSUE_opcode[6] -attr @rip i_IDSUE_opcode[6] -attr @name i_IDSUE_opcode[6] -hierPin CORE|_mem i_IDSUE_opcode[6] -pin CORE|_mem|addr_i S[6] -pin CORE|_mem|o_MMU_raddr_i S[6] -pin CORE|_mem|o_MMU_raddr_i__2 S[6] -pin CORE|_mem|o_MMU_waddr_i S[6] -pin CORE|_mem|o_MMU_wdata_i S[6] -pin CORE|_mem|o_MMU_wmask_i__2 S[6] -pin CORE|_mem|o_ROB_cnt_i__1 S[6] -pin CORE|_mem|o_ROB_result_i__3 S[6]
load net COMM_read_data[0][60] -attr @rip(#000000) read_datas[60] -pin COMM read_datas[60] -pin MEM_CTRL recv_data[60]
load net CORE|IDSUE_ALU[2][51] -attr @rip o_ALU_list[365] -attr @name IDSUE_ALU[2][51] -pin CORE|_alu_2 i_IDSUE_d2[12] -pin CORE|_idsue o_ALU_list[365]
load net CORE|_rob|pc[8] -attr @name pc[8] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[8] -pin CORE|_rob|pc_reg[31:0] Q[8]
load net CORE|IF_IFID_pc[8] -attr @rip o_IFID_pc[8] -attr @name IF_IFID_pc[8] -pin CORE|_if o_IFID_pc[8] -pin CORE|_ifid i_IF_pc[8]
load net CORE|_ifid|o_ID_inst[20] -attr @rip(#000000) 20 -attr @name o_ID_inst[20] -hierPin CORE|_ifid o_ID_inst[20] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[20]
load net CORE|read_data[57] -attr @rip read_data[57] -attr @name read_data[57] -hierPin CORE read_data[57] -pin CORE|_mmu i_MC_read_data[57]
load net CORE|_ifid|i_IF_pc[24] -attr @rip(#000000) i_IF_pc[24] -attr @name i_IF_pc[24] -hierPin CORE|_ifid i_IF_pc[24] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[24]
load net CORE|IDSUE_ALU[0][156] -attr @rip o_ALU_list[156] -attr @name IDSUE_ALU[0][156] -pin CORE|_alu_0 i_IDSUE_cnt[3] -pin CORE|_idsue o_ALU_list[156]
load net CORE|_rob|i_AM_list[235] -attr @rip(#000000) i_AM_list[235] -attr @name i_AM_list[235] -hierPin CORE|_rob i_AM_list[235] -pin CORE|_rob|excp0_i I[235] -pin CORE|_rob|pc0_i I[235] -pin CORE|_rob|rd0_i I[235] -pin CORE|_rob|result0_i I[235]
load net CORE|_rob|rd1[2] -attr @rip(#000000) O[2] -attr @name rd1[2] -pin CORE|_rob|rd0_i S[2] -pin CORE|_rob|rd1_i O[2]
load net CORE|_rob|cnt1[3] -attr @rip(#000000) O[3] -attr @name cnt1[3] -pin CORE|_rob|cnt0_i I1[3] -pin CORE|_rob|cnt1_i O[3]
load net MEM_read_data[20] -attr @rip(#000000) read_data_[20] -pin CORE read_data[20] -pin MEM_CTRL read_data_[20]
load net CORE|IF_IFID_pc[16] -attr @rip o_IFID_pc[16] -attr @name IF_IFID_pc[16] -pin CORE|_if o_IFID_pc[16] -pin CORE|_ifid i_IF_pc[16]
load net CORE|IDSUE_MEM[29] -attr @rip o_MEM[29] -attr @name IDSUE_MEM[29] -pin CORE|_idsue o_MEM[29] -pin CORE|_mem i_IDSUE_imm[22]
load net CORE|_rob|o_IDSUE_wdata[8] -attr @rip(#000000) 8 -attr @name o_IDSUE_wdata[8] -hierPin CORE|_rob o_IDSUE_wdata[8] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[8]
load net CORE|MMU_MEM_rdata[4] -attr @rip o_MEM_rdata[4] -attr @name MMU_MEM_rdata[4] -pin CORE|_mem i_MMU_rdata[4] -pin CORE|_mmu o_MEM_rdata[4]
load net CORE|_alu_0|o_ROB_result0_i__13_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i__13_n_20 -pin CORE|_alu_0|o_ROB_result0_i__13 O[11] -pin CORE|_alu_0|o_ROB_result_i__0 I6[11]
load net CORE|_alu_0|d1[15] -attr @rip Q[15] -attr @name d1[15] -pin CORE|_alu_0|d1_reg Q[15] -pin CORE|_alu_0|o_ROB_newpc2_i I0[15] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[15] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[15] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[15] -pin CORE|_alu_0|o_ROB_result0_i I0[15] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[15] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[15] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[15] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[15] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[15] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[15] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[15] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[15] -pin CORE|_alu_0|o_ROB_result1_i I0[15] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[15] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[15] -pin CORE|_alu_0|o_ROB_result2_i I0[15] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[15] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[15] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[15]
load net CORE|IDSUE_ALU[0][87] -attr @rip o_ALU_list[87] -attr @name IDSUE_ALU[0][87] -pin CORE|_alu_0 i_IDSUE_d1[12] -pin CORE|_idsue o_ALU_list[87]
load net CORE|_mem|i_ROB_u[1] -attr @rip i_ROB_u[1] -attr @name i_ROB_u[1] -hierPin CORE|_mem i_ROB_u[1] -pin CORE|_mem|d1_ready0_i__0 I1[1] -pin CORE|_mem|d2_ready0_i I1[1]
load net CORE|_alu_0|o_ROB_result0_i__13_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i__13_n_21 -pin CORE|_alu_0|o_ROB_result0_i__13 O[10] -pin CORE|_alu_0|o_ROB_result_i__0 I6[10]
load net CORE|_alu_0|o_ROB_result0_i__13_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i__13_n_22 -pin CORE|_alu_0|o_ROB_result0_i__13 O[9] -pin CORE|_alu_0|o_ROB_result_i__0 I6[9]
load net CORE|AM_ROB[0][12] -attr @rip o_ROB_result[5] -attr @name AM_ROB[0][12] -pin CORE|_alu_0 o_ROB_result[5] -pin CORE|_rob i_AM_list[12]
load net CORE|_alu_0|o_ROB_result0_i__13_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i__13_n_23 -pin CORE|_alu_0|o_ROB_result0_i__13 O[8] -pin CORE|_alu_0|o_ROB_result_i__0 I6[8]
load net CORE|MEM_MMU_raddr[22] -attr @rip o_MMU_raddr[22] -attr @name MEM_MMU_raddr[22] -pin CORE|_mem o_MMU_raddr[22] -pin CORE|_mmu i_MEM_raddr[22]
load net CORE|AM_ROB[3][3] -attr @rip o_ROB_rd[1] -attr @name AM_ROB[3][3] -pin CORE|_mem o_ROB_rd[1] -pin CORE|_rob i_AM_list[228]
load net CORE|IDSUE_MEM[93] -attr @rip o_MEM[93] -attr @name IDSUE_MEM[93] -pin CORE|_idsue o_MEM[93] -pin CORE|_mem i_IDSUE_d1[18]
load net CORE|_alu_0|o_ROB_result0_i__13_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i__13_n_24 -pin CORE|_alu_0|o_ROB_result0_i__13 O[7] -pin CORE|_alu_0|o_ROB_result_i__0 I6[7]
load net CORE|_ifid|o_ID_pc[17] -attr @rip(#000000) 17 -attr @name o_ID_pc[17] -hierPin CORE|_ifid o_ID_pc[17] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[17]
load net CORE|_alu_0|o_ROB_result0_i__13_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i__13_n_25 -pin CORE|_alu_0|o_ROB_result0_i__13 O[6] -pin CORE|_alu_0|o_ROB_result_i__0 I6[6]
load net CORE|AM_ROB[3][20] -attr @rip o_ROB_result[13] -attr @name AM_ROB[3][20] -pin CORE|_mem o_ROB_result[13] -pin CORE|_rob i_AM_list[245]
load net CORE|_alu_0|o_ROB_result0_i__13_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i__13_n_26 -pin CORE|_alu_0|o_ROB_result0_i__13 O[5] -pin CORE|_alu_0|o_ROB_result_i__0 I6[5]
load net CORE|_alu_0|d1[9] -attr @rip Q[9] -attr @name d1[9] -pin CORE|_alu_0|d1_reg Q[9] -pin CORE|_alu_0|o_ROB_newpc2_i I0[9] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[9] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[9] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[9] -pin CORE|_alu_0|o_ROB_result0_i I0[9] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[9] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[9] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[9] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[9] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[9] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[9] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[9] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[9] -pin CORE|_alu_0|o_ROB_result1_i I0[9] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[9] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[9] -pin CORE|_alu_0|o_ROB_result2_i I0[9] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[9] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[9] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[9]
load net CORE|_alu_0|o_ROB_result0_i__13_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i__13_n_27 -pin CORE|_alu_0|o_ROB_result0_i__13 O[4] -pin CORE|_alu_0|o_ROB_result_i__0 I6[4]
load net CORE|_mem|i_IDSUE_d2[19] -attr @rip i_IDSUE_d2[19] -attr @name i_IDSUE_d2[19] -hierPin CORE|_mem i_IDSUE_d2[19] -pin CORE|_mem|d2_i I0[19]
load net CORE|_mem|i_MMU_raddr[10] -attr @rip i_MMU_raddr[10] -attr @name i_MMU_raddr[10] -hierPin CORE|_mem i_MMU_raddr[10] -pin CORE|_mem|o_ROB_result1_i I0[10]
load net CORE|_alu_0|o_ROB_result0_i__13_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i__13_n_28 -pin CORE|_alu_0|o_ROB_result0_i__13 O[3] -pin CORE|_alu_0|o_ROB_result_i__0 I6[3]
load net COMM_read_data[0][65] -attr @rip(#000000) read_datas[65] -pin COMM read_datas[65] -pin MEM_CTRL recv_data[65]
load net CORE|read_data[56] -attr @rip read_data[56] -attr @name read_data[56] -hierPin CORE read_data[56] -pin CORE|_mmu i_MC_read_data[56]
load net CORE|write_data[18] -attr @rip o_MC_write_data[18] -attr @name write_data[18] -hierPin CORE write_data[18] -pin CORE|_mmu o_MC_write_data[18]
load net CORE|IDSUE_ALU[0][153] -attr @rip o_ALU_list[153] -attr @name IDSUE_ALU[0][153] -pin CORE|_alu_0 i_IDSUE_cnt[0] -pin CORE|_idsue o_ALU_list[153]
load net CORE|_alu_0|o_ROB_result0_i__13_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i__13_n_29 -pin CORE|_alu_0|o_ROB_result0_i__13 O[2] -pin CORE|_alu_0|o_ROB_result_i__0 I6[2]
load net CORE|_rob|pc[9] -attr @name pc[9] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[9] -pin CORE|_rob|pc_reg[31:0] Q[9]
load net CORE|AM_ROB[3][16] -attr @rip o_ROB_result[9] -attr @name AM_ROB[3][16] -pin CORE|_mem o_ROB_result[9] -pin CORE|_rob i_AM_list[241]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_30 -attr @rip O[1] -attr @name o_ROB_newpc_i__0_n_30 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[1] -pin CORE|_alu_0|o_ROB_newpc_reg D[1]
load net CORE|IF_IFID_pc[9] -attr @rip o_IFID_pc[9] -attr @name IF_IFID_pc[9] -pin CORE|_if o_IFID_pc[9] -pin CORE|_ifid i_IF_pc[9]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_31 -attr @rip O[0] -attr @name o_ROB_newpc_i__0_n_31 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[0] -pin CORE|_alu_0|o_ROB_newpc_reg D[0]
load net CORE|IF_IFID_pc[13] -attr @rip o_IFID_pc[13] -attr @name IF_IFID_pc[13] -pin CORE|_if o_IFID_pc[13] -pin CORE|_ifid i_IF_pc[13]
load net CORE|_rob|i_AM_list[234] -attr @rip(#000000) i_AM_list[234] -attr @name i_AM_list[234] -hierPin CORE|_rob i_AM_list[234] -pin CORE|_rob|excp0_i I[234] -pin CORE|_rob|pc0_i I[234] -pin CORE|_rob|rd0_i I[234] -pin CORE|_rob|result0_i I[234]
load net CORE|_rob|cnt1[2] -attr @rip(#000000) O[2] -attr @name cnt1[2] -pin CORE|_rob|cnt0_i I1[2] -pin CORE|_rob|cnt1_i O[2]
load net CORE|ID_IDSUE_pc[19] -attr @rip o_IDSUE_pc[19] -attr @name ID_IDSUE_pc[19] -pin CORE|_id o_IDSUE_pc[19] -pin CORE|_idsue i_ID_pc[19]
load net CORE|IDSUE_MEM[28] -attr @rip o_MEM[28] -attr @name IDSUE_MEM[28] -pin CORE|_idsue o_MEM[28] -pin CORE|_mem i_IDSUE_imm[21]
load net CORE|IDSUE_ALU[1][149] -attr @rip o_ALU_list[306] -attr @name IDSUE_ALU[1][149] -pin CORE|_alu_1 i_IDSUE_pc[28] -pin CORE|_idsue o_ALU_list[306]
load net CORE|_ifid|i_IF_pc[27] -attr @rip(#000000) i_IF_pc[27] -attr @name i_IF_pc[27] -hierPin CORE|_ifid i_IF_pc[27] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[27]
load net CORE|_alu_0|o_ROB_result0_i__13_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i__13_n_10 -pin CORE|_alu_0|o_ROB_result0_i__13 O[21] -pin CORE|_alu_0|o_ROB_result_i__0 I6[21]
load net CORE|_rob|o_IDSUE_wdata[9] -attr @rip(#000000) 9 -attr @name o_IDSUE_wdata[9] -hierPin CORE|_rob o_IDSUE_wdata[9] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[9]
load net CORE|_alu_0|o_ROB_result0_i__13_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i__13_n_11 -pin CORE|_alu_0|o_ROB_result0_i__13 O[20] -pin CORE|_alu_0|o_ROB_result_i__0 I6[20]
load net MEM_read_data[23] -attr @rip(#000000) read_data_[23] -pin CORE read_data[23] -pin MEM_CTRL read_data_[23]
load net CORE|MMU_MEM_rdata[5] -attr @rip o_MEM_rdata[5] -attr @name MMU_MEM_rdata[5] -pin CORE|_mem i_MMU_rdata[5] -pin CORE|_mmu o_MEM_rdata[5]
load net CORE|_alu_0|o_ROB_result0_i__13_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i__13_n_12 -pin CORE|_alu_0|o_ROB_result0_i__13 O[19] -pin CORE|_alu_0|o_ROB_result_i__0 I6[19]
load net CORE|AM_ROB[0][11] -attr @rip o_ROB_result[4] -attr @name AM_ROB[0][11] -pin CORE|_alu_0 o_ROB_result[4] -pin CORE|_rob i_AM_list[11]
load net CORE|IDSUE_ALU[0][88] -attr @rip o_ALU_list[88] -attr @name IDSUE_ALU[0][88] -pin CORE|_alu_0 i_IDSUE_d1[13] -pin CORE|_idsue o_ALU_list[88]
load net CORE|_mem|i_ROB_u[2] -attr @rip i_ROB_u[2] -attr @name i_ROB_u[2] -hierPin CORE|_mem i_ROB_u[2] -pin CORE|_mem|d1_ready0_i__0 I1[2] -pin CORE|_mem|d2_ready0_i I1[2]
load net CORE|_alu_0|o_ROB_result0_i__13_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i__13_n_13 -pin CORE|_alu_0|o_ROB_result0_i__13 O[18] -pin CORE|_alu_0|o_ROB_result_i__0 I6[18]
load net CORE|MEM_MMU_raddr[21] -attr @rip o_MMU_raddr[21] -attr @name MEM_MMU_raddr[21] -pin CORE|_mem o_MMU_raddr[21] -pin CORE|_mmu i_MEM_raddr[21]
load net CORE|_alu_0|o_ROB_result0_i__13_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i__13_n_14 -pin CORE|_alu_0|o_ROB_result0_i__13 O[17] -pin CORE|_alu_0|o_ROB_result_i__0 I6[17]
load net CORE|_alu_0|o_ROB_result0_i__13_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i__13_n_15 -pin CORE|_alu_0|o_ROB_result0_i__13 O[16] -pin CORE|_alu_0|o_ROB_result_i__0 I6[16]
load net CORE|AM_ROB[3][4] -attr @rip o_ROB_rd[2] -attr @name AM_ROB[3][4] -pin CORE|_mem o_ROB_rd[2] -pin CORE|_rob i_AM_list[229]
load net CORE|IDSUE_MEM[94] -attr @rip o_MEM[94] -attr @name IDSUE_MEM[94] -pin CORE|_idsue o_MEM[94] -pin CORE|_mem i_IDSUE_d1[19]
load net CORE|_alu_0|o_ROB_result0_i__13_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i__13_n_16 -pin CORE|_alu_0|o_ROB_result0_i__13 O[15] -pin CORE|_alu_0|o_ROB_result_i__0 I6[15]
load net CORE|_alu_0|d1[8] -attr @rip Q[8] -attr @name d1[8] -pin CORE|_alu_0|d1_reg Q[8] -pin CORE|_alu_0|o_ROB_newpc2_i I0[8] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[8] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[8] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[8] -pin CORE|_alu_0|o_ROB_result0_i I0[8] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[8] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[8] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[8] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[8] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[8] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[8] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[8] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[8] -pin CORE|_alu_0|o_ROB_result1_i I0[8] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[8] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[8] -pin CORE|_alu_0|o_ROB_result2_i I0[8] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[8] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[8] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[8]
load net CORE|PCREG_IF_pc[6] -attr @rip o_IF_pc[6] -attr @name PCREG_IF_pc[6] -pin CORE|_if i_PCREG_pc[6] -pin CORE|_pcreg o_IF_pc[6]
load net CORE|_ifid|o_ID_pc[18] -attr @rip(#000000) 18 -attr @name o_ID_pc[18] -hierPin CORE|_ifid o_ID_pc[18] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[18]
load net MEM_write_data[11] -attr @rip(#000000) write_data[11] -pin CORE write_data[11] -pin MEM_CTRL write_data_[11]
load net CORE|_alu_0|o_ROB_result0_i__13_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i__13_n_17 -pin CORE|_alu_0|o_ROB_result0_i__13 O[14] -pin CORE|_alu_0|o_ROB_result_i__0 I6[14]
load net CORE|_mem|i_IDSUE_d2[18] -attr @rip i_IDSUE_d2[18] -attr @name i_IDSUE_d2[18] -hierPin CORE|_mem i_IDSUE_d2[18] -pin CORE|_mem|d2_i I0[18]
load net CORE|_alu_0|o_ROB_result0_i__13_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i__13_n_18 -pin CORE|_alu_0|o_ROB_result0_i__13 O[13] -pin CORE|_alu_0|o_ROB_result_i__0 I6[13]
load net CORE|write_data[17] -attr @rip o_MC_write_data[17] -attr @name write_data[17] -hierPin CORE write_data[17] -pin CORE|_mmu o_MC_write_data[17]
load net CORE|_alu_0|o_ROB_result0_i__13_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i__13_n_19 -pin CORE|_alu_0|o_ROB_result0_i__13 O[12] -pin CORE|_alu_0|o_ROB_result_i__0 I6[12]
load net CORE|_mem|i_MMU_raddr[11] -attr @rip i_MMU_raddr[11] -attr @name i_MMU_raddr[11] -hierPin CORE|_mem i_MMU_raddr[11] -pin CORE|_mem|o_ROB_result1_i I0[11]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_20 -attr @rip O[11] -attr @name o_ROB_newpc_i__0_n_20 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[11] -pin CORE|_alu_0|o_ROB_newpc_reg D[11]
load net COMM_read_data[0][66] -attr @rip(#000000) read_datas[66] -pin COMM read_datas[66] -pin MEM_CTRL recv_data[66]
load net CORE|IDSUE_ALU[0][154] -attr @rip o_ALU_list[154] -attr @name IDSUE_ALU[0][154] -pin CORE|_alu_0 i_IDSUE_cnt[1] -pin CORE|_idsue o_ALU_list[154]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_21 -attr @rip O[10] -attr @name o_ROB_newpc_i__0_n_21 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[10] -pin CORE|_alu_0|o_ROB_newpc_reg D[10]
load net CORE|_rob|rd1[0] -attr @rip(#000000) O[0] -attr @name rd1[0] -pin CORE|_rob|rd0_i S[0] -pin CORE|_rob|rd1_i O[0]
load net CORE|AM_ROB[3][17] -attr @rip o_ROB_result[10] -attr @name AM_ROB[3][17] -pin CORE|_mem o_ROB_result[10] -pin CORE|_rob i_AM_list[242]
load net CORE|_rob|cnt1[1] -attr @rip(#000000) O[1] -attr @name cnt1[1] -pin CORE|_rob|cnt0_i I1[1] -pin CORE|_rob|cnt1_i O[1]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_22 -attr @rip O[9] -attr @name o_ROB_newpc_i__0_n_22 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[9] -pin CORE|_alu_0|o_ROB_newpc_reg D[9]
load net CORE|_ifid|o_ID_inst[22] -attr @rip(#000000) 22 -attr @name o_ID_inst[22] -hierPin CORE|_ifid o_ID_inst[22] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[22]
load net CORE|AM_ROB[0][39] -attr @rip o_ROB_newpc[0] -attr @name AM_ROB[0][39] -pin CORE|_alu_0 o_ROB_newpc[0] -pin CORE|_rob i_AM_list[39]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_23 -attr @rip O[8] -attr @name o_ROB_newpc_i__0_n_23 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[8] -pin CORE|_alu_0|o_ROB_newpc_reg D[8]
load net CORE|IF_IFID_pc[14] -attr @rip o_IFID_pc[14] -attr @name IF_IFID_pc[14] -pin CORE|_if o_IFID_pc[14] -pin CORE|_ifid i_IF_pc[14]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_24 -attr @rip O[7] -attr @name o_ROB_newpc_i__0_n_24 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[7] -pin CORE|_alu_0|o_ROB_newpc_reg D[7]
load net CORE|_ifid|i_IF_pc[26] -attr @rip(#000000) i_IF_pc[26] -attr @name i_IF_pc[26] -hierPin CORE|_ifid i_IF_pc[26] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[26]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_25 -attr @rip O[6] -attr @name o_ROB_newpc_i__0_n_25 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[6] -pin CORE|_alu_0|o_ROB_newpc_reg D[6]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_26 -attr @rip O[5] -attr @name o_ROB_newpc_i__0_n_26 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[5] -pin CORE|_alu_0|o_ROB_newpc_reg D[5]
load net MEM_read_data[22] -attr @rip(#000000) read_data_[22] -pin CORE read_data[22] -pin MEM_CTRL read_data_[22]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_27 -attr @rip O[4] -attr @name o_ROB_newpc_i__0_n_27 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[4] -pin CORE|_alu_0|o_ROB_newpc_reg D[4]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_28 -attr @rip O[3] -attr @name o_ROB_newpc_i__0_n_28 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[3] -pin CORE|_alu_0|o_ROB_newpc_reg D[3]
load net CORE|IDSUE_MEM[156] -attr @rip o_MEM[156] -attr @name IDSUE_MEM[156] -pin CORE|_idsue o_MEM[156] -pin CORE|_mem i_IDSUE_cnt[3]
load net CORE|AM_ROB[3][1] -attr @rip o_ROB_excp[1] -attr @name AM_ROB[3][1] -pin CORE|_mem o_ROB_excp[1] -pin CORE|_rob i_AM_list[226]
load net CORE|MMU_MEM_rdata[6] -attr @rip o_MEM_rdata[6] -attr @name MMU_MEM_rdata[6] -pin CORE|_mem i_MMU_rdata[6] -pin CORE|_mmu o_MEM_rdata[6]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_29 -attr @rip O[2] -attr @name o_ROB_newpc_i__0_n_29 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[2] -pin CORE|_alu_0|o_ROB_newpc_reg D[2]
load net CORE|_rob|pc1[31] -attr @rip(#000000) O[31] -attr @name pc1[31] -pin CORE|_rob|pc0_i S[31] -pin CORE|_rob|pc1_i O[31]
load net CORE|_alu_0|d1[7] -attr @rip Q[7] -attr @name d1[7] -pin CORE|_alu_0|d1_reg Q[7] -pin CORE|_alu_0|o_ROB_newpc2_i I0[7] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[7] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[7] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[7] -pin CORE|_alu_0|o_ROB_result0_i I0[7] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[7] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[7] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[7] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[7] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[7] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[7] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[7] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[7] -pin CORE|_alu_0|o_ROB_result1_i I0[7] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[7] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[7] -pin CORE|_alu_0|o_ROB_result2_i I0[7] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[7] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[7] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[7]
load net CORE|PCREG_IF_pc[5] -attr @rip o_IF_pc[5] -attr @name PCREG_IF_pc[5] -pin CORE|_if i_PCREG_pc[5] -pin CORE|_pcreg o_IF_pc[5]
load net MEM_write_data[10] -attr @rip(#000000) write_data[10] -pin CORE write_data[10] -pin MEM_CTRL write_data_[10]
load net CORE|_mem|i_IDSUE_d2[17] -attr @rip i_IDSUE_d2[17] -attr @name i_IDSUE_d2[17] -hierPin CORE|_mem i_IDSUE_d2[17] -pin CORE|_mem|d2_i I0[17]
load net CORE|MEM_MMU_raddr[24] -attr @rip o_MMU_raddr[24] -attr @name MEM_MMU_raddr[24] -pin CORE|_mem o_MMU_raddr[24] -pin CORE|_mmu i_MEM_raddr[24]
load net CORE|IDSUE_MEM[95] -attr @rip o_MEM[95] -attr @name IDSUE_MEM[95] -pin CORE|_idsue o_MEM[95] -pin CORE|_mem i_IDSUE_d1[20]
load net COMM_read_data[0][63] -attr @rip(#000000) read_datas[63] -pin COMM read_datas[63] -pin MEM_CTRL recv_data[63]
load net CORE|_ifid|o_ID_pc[19] -attr @rip(#000000) 19 -attr @name o_ID_pc[19] -hierPin CORE|_ifid o_ID_pc[19] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[19]
load net CORE|IDSUE_ALU[0][151] -attr @rip o_ALU_list[151] -attr @name IDSUE_ALU[0][151] -pin CORE|_alu_0 i_IDSUE_pc[30] -pin CORE|_idsue o_ALU_list[151]
load net CORE|AM_ROB[3][14] -attr @rip o_ROB_result[7] -attr @name AM_ROB[3][14] -pin CORE|_mem o_ROB_result[7] -pin CORE|_rob i_AM_list[239]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_10 -attr @rip O[21] -attr @name o_ROB_newpc_i__0_n_10 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[21] -pin CORE|_alu_0|o_ROB_newpc_reg D[21]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_11 -attr @rip O[20] -attr @name o_ROB_newpc_i__0_n_11 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[20] -pin CORE|_alu_0|o_ROB_newpc_reg D[20]
load net CORE|_rob|cnt1[0] -attr @rip(#000000) O[0] -attr @name cnt1[0] -pin CORE|_rob|cnt0_i I1[0] -pin CORE|_rob|cnt1_i O[0]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_12 -attr @rip O[19] -attr @name o_ROB_newpc_i__0_n_12 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[19] -pin CORE|_alu_0|o_ROB_newpc_reg D[19]
load net CORE|_ifid|o_ID_inst[21] -attr @rip(#000000) 21 -attr @name o_ID_inst[21] -hierPin CORE|_ifid o_ID_inst[21] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[21]
load net CORE|ID_IDSUE_pc[17] -attr @rip o_IDSUE_pc[17] -attr @name ID_IDSUE_pc[17] -pin CORE|_id o_IDSUE_pc[17] -pin CORE|_idsue i_ID_pc[17]
load net CORE|_alu_0|d1[10] -attr @rip Q[10] -attr @name d1[10] -pin CORE|_alu_0|d1_reg Q[10] -pin CORE|_alu_0|o_ROB_newpc2_i I0[10] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[10] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[10] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[10] -pin CORE|_alu_0|o_ROB_result0_i I0[10] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[10] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[10] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[10] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[10] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[10] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[10] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[10] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[10] -pin CORE|_alu_0|o_ROB_result1_i I0[10] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[10] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[10] -pin CORE|_alu_0|o_ROB_result2_i I0[10] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[10] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[10] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[10]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_13 -attr @rip O[18] -attr @name o_ROB_newpc_i__0_n_13 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[18] -pin CORE|_alu_0|o_ROB_newpc_reg D[18]
load net CORE|IDSUE_ALU[0][64] -attr @rip o_ALU_list[64] -attr @name IDSUE_ALU[0][64] -pin CORE|_alu_0 i_IDSUE_d2[25] -pin CORE|_idsue o_ALU_list[64]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_14 -attr @rip O[17] -attr @name o_ROB_newpc_i__0_n_14 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[17] -pin CORE|_alu_0|o_ROB_newpc_reg D[17]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_15 -attr @rip O[16] -attr @name o_ROB_newpc_i__0_n_15 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[16] -pin CORE|_alu_0|o_ROB_newpc_reg D[16]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_16 -attr @rip O[15] -attr @name o_ROB_newpc_i__0_n_16 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[15] -pin CORE|_alu_0|o_ROB_newpc_reg D[15]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_17 -attr @rip O[14] -attr @name o_ROB_newpc_i__0_n_17 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[14] -pin CORE|_alu_0|o_ROB_newpc_reg D[14]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_18 -attr @rip O[13] -attr @name o_ROB_newpc_i__0_n_18 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[13] -pin CORE|_alu_0|o_ROB_newpc_reg D[13]
load net CORE|_ifid|i_IF_pc[29] -attr @rip(#000000) i_IF_pc[29] -attr @name i_IF_pc[29] -hierPin CORE|_ifid i_IF_pc[29] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[29]
load net CORE|_alu_0|o_ROB_newpc_i__0_n_19 -attr @rip O[12] -attr @name o_ROB_newpc_i__0_n_19 -pin CORE|_alu_0|o_ROB_newpc_i__0 O[12] -pin CORE|_alu_0|o_ROB_newpc_reg D[12]
load net CORE|_rob|pc1[30] -attr @rip(#000000) O[30] -attr @name pc1[30] -pin CORE|_rob|pc0_i S[30] -pin CORE|_rob|pc1_i O[30]
load net CORE|AM_ROB[3][2] -attr @rip o_ROB_rd[0] -attr @name AM_ROB[3][2] -pin CORE|_mem o_ROB_rd[0] -pin CORE|_rob i_AM_list[227]
load net CORE|MMU_MEM_rdata[7] -attr @rip o_MEM_rdata[7] -attr @name MMU_MEM_rdata[7] -pin CORE|_mem i_MMU_rdata[7] -pin CORE|_mmu o_MEM_rdata[7]
load net CORE|PCREG_IF_pc[4] -attr @rip o_IF_pc[4] -attr @name PCREG_IF_pc[4] -pin CORE|_if i_PCREG_pc[4] -pin CORE|_pcreg o_IF_pc[4]
load net CORE|_mem|i_IDSUE_d2[16] -attr @rip i_IDSUE_d2[16] -attr @name i_IDSUE_d2[16] -hierPin CORE|_mem i_IDSUE_d2[16] -pin CORE|_mem|d2_i I0[16]
load net CORE|MEM_MMU_raddr[23] -attr @rip o_MMU_raddr[23] -attr @name MEM_MMU_raddr[23] -pin CORE|_mem o_MMU_raddr[23] -pin CORE|_mmu i_MEM_raddr[23]
load net CORE|IDSUE_MEM[96] -attr @rip o_MEM[96] -attr @name IDSUE_MEM[96] -pin CORE|_idsue o_MEM[96] -pin CORE|_mem i_IDSUE_d1[21]
load net COMM_read_data[0][64] -attr @rip(#000000) read_datas[64] -pin COMM read_datas[64] -pin MEM_CTRL recv_data[64]
load net CORE|_alu_0|d1_i_n_0 -attr @rip O[31] -attr @name d1_i_n_0 -pin CORE|_alu_0|d1_i O[31] -pin CORE|_alu_0|d1_reg D[31]
load net CORE|IDSUE_ALU[0][152] -attr @rip o_ALU_list[152] -attr @name IDSUE_ALU[0][152] -pin CORE|_alu_0 i_IDSUE_pc[31] -pin CORE|_idsue o_ALU_list[152]
load net CORE|IF_IFID_pc[10] -attr @rip o_IFID_pc[10] -attr @name IF_IFID_pc[10] -pin CORE|_if o_IFID_pc[10] -pin CORE|_ifid i_IF_pc[10]
load net CORE|_alu_0|d1_i_n_1 -attr @rip O[30] -attr @name d1_i_n_1 -pin CORE|_alu_0|d1_i O[30] -pin CORE|_alu_0|d1_reg D[30]
load net CORE|AM_ROB[3][15] -attr @rip o_ROB_result[8] -attr @name AM_ROB[3][15] -pin CORE|_mem o_ROB_result[8] -pin CORE|_rob i_AM_list[240]
load net CORE|_alu_0|d1_i_n_2 -attr @rip O[29] -attr @name d1_i_n_2 -pin CORE|_alu_0|d1_i O[29] -pin CORE|_alu_0|d1_reg D[29]
load net CORE|write_data[19] -attr @rip o_MC_write_data[19] -attr @name write_data[19] -hierPin CORE write_data[19] -pin CORE|_mmu o_MC_write_data[19]
load net CORE|IDSUE_ALU[0][63] -attr @rip o_ALU_list[63] -attr @name IDSUE_ALU[0][63] -pin CORE|_alu_0 i_IDSUE_d2[24] -pin CORE|_idsue o_ALU_list[63]
load net CORE|_alu_0|d1_i_n_3 -attr @rip O[28] -attr @name d1_i_n_3 -pin CORE|_alu_0|d1_i O[28] -pin CORE|_alu_0|d1_reg D[28]
load net CORE|_mem|i_MMU_raddr[23] -attr @rip i_MMU_raddr[23] -attr @name i_MMU_raddr[23] -hierPin CORE|_mem i_MMU_raddr[23] -pin CORE|_mem|o_ROB_result1_i I0[23]
load net CORE|_alu_0|o_ROB_result0_i__7_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i__7_n_30 -pin CORE|_alu_0|o_ROB_result0_i__7 O[1] -pin CORE|_alu_0|o_ROB_result_i__0 I0[1]
load net CORE|ID_IDSUE_pc[18] -attr @rip o_IDSUE_pc[18] -attr @name ID_IDSUE_pc[18] -pin CORE|_id o_IDSUE_pc[18] -pin CORE|_idsue i_ID_pc[18]
load net CORE|_alu_0|d1_i_n_4 -attr @rip O[27] -attr @name d1_i_n_4 -pin CORE|_alu_0|d1_i O[27] -pin CORE|_alu_0|d1_reg D[27]
load net CORE|MMU_MEM_rdata[0] -attr @rip o_MEM_rdata[0] -attr @name MMU_MEM_rdata[0] -pin CORE|_mem i_MMU_rdata[0] -pin CORE|_mmu o_MEM_rdata[0]
load net CORE|_alu_0|o_ROB_result0_i__7_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i__7_n_31 -pin CORE|_alu_0|o_ROB_result0_i__7 O[0] -pin CORE|_alu_0|o_ROB_result_i__0 I0[0]
load net CORE|_alu_0|d1[11] -attr @rip Q[11] -attr @name d1[11] -pin CORE|_alu_0|d1_reg Q[11] -pin CORE|_alu_0|o_ROB_newpc2_i I0[11] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[11] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[11] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[11] -pin CORE|_alu_0|o_ROB_result0_i I0[11] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[11] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[11] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[11] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[11] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[11] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[11] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[11] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[11] -pin CORE|_alu_0|o_ROB_result1_i I0[11] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[11] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[11] -pin CORE|_alu_0|o_ROB_result2_i I0[11] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[11] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[11] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[11]
load net UART_recv_data[7] -attr @rip(#000000) recv_data[7] -pin COMM recv_data[7] -pin UART recv_data[7]
load net CORE|IDSUE_ALU[2][69] -attr @rip o_ALU_list[383] -attr @name IDSUE_ALU[2][69] -pin CORE|_alu_2 i_IDSUE_d2[30] -pin CORE|_idsue o_ALU_list[383]
load net CORE|_alu_0|d1_i_n_5 -attr @rip O[26] -attr @name d1_i_n_5 -pin CORE|_alu_0|d1_i O[26] -pin CORE|_alu_0|d1_reg D[26]
load net CORE|_ifid|o_ID_inst[24] -attr @rip(#000000) 24 -attr @name o_ID_inst[24] -hierPin CORE|_ifid o_ID_inst[24] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[24]
load net CORE|_alu_0|d1_i_n_6 -attr @rip O[25] -attr @name d1_i_n_6 -pin CORE|_alu_0|d1_i O[25] -pin CORE|_alu_0|d1_reg D[25]
load net CORE|_alu_0|d1_i_n_7 -attr @rip O[24] -attr @name d1_i_n_7 -pin CORE|_alu_0|d1_i O[24] -pin CORE|_alu_0|d1_reg D[24]
load net CORE|_ifid|i_IF_pc[28] -attr @rip(#000000) i_IF_pc[28] -attr @name i_IF_pc[28] -hierPin CORE|_ifid i_IF_pc[28] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[28]
load net CORE|_alu_0|d1_i_n_8 -attr @rip O[23] -attr @name d1_i_n_8 -pin CORE|_alu_0|d1_i O[23] -pin CORE|_alu_0|d1_reg D[23]
load net CORE|_alu_0|d1_i_n_9 -attr @rip O[22] -attr @name d1_i_n_9 -pin CORE|_alu_0|d1_i O[22] -pin CORE|_alu_0|d1_reg D[22]
load net CORE|_ifid|o_ID_pc[13] -attr @rip(#000000) 13 -attr @name o_ID_pc[13] -hierPin CORE|_ifid o_ID_pc[13] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[13]
load net CORE|_rob|i_AM_list[239] -attr @rip(#000000) i_AM_list[239] -attr @name i_AM_list[239] -hierPin CORE|_rob i_AM_list[239] -pin CORE|_rob|excp0_i I[239] -pin CORE|_rob|pc0_i I[239] -pin CORE|_rob|rd0_i I[239] -pin CORE|_rob|result0_i I[239]
load net CORE|ID_IDSUE_pc[31] -attr @rip o_IDSUE_pc[31] -attr @name ID_IDSUE_pc[31] -pin CORE|_id o_IDSUE_pc[31] -pin CORE|_idsue i_ID_pc[31]
load net CORE|ID_IDSUE_pc[8] -attr @rip o_IDSUE_pc[8] -attr @name ID_IDSUE_pc[8] -pin CORE|_id o_IDSUE_pc[8] -pin CORE|_idsue i_ID_pc[8]
load net CORE|PCREG_IF_pc[3] -attr @rip o_IF_pc[3] -attr @name PCREG_IF_pc[3] -pin CORE|_if i_PCREG_pc[3] -pin CORE|_pcreg o_IF_pc[3]
load net CORE|_mem|i_IDSUE_d2[15] -attr @rip i_IDSUE_d2[15] -attr @name i_IDSUE_d2[15] -hierPin CORE|_mem i_IDSUE_d2[15] -pin CORE|_mem|d2_i I0[15]
load net CORE|write_data[14] -attr @rip o_MC_write_data[14] -attr @name write_data[14] -hierPin CORE write_data[14] -pin CORE|_mmu o_MC_write_data[14]
load net CORE|_mem|o_MMU_wdata[8] -attr @rip Q[8] -attr @name o_MMU_wdata[8] -hierPin CORE|_mem o_MMU_wdata[8] -pin CORE|_mem|o_MMU_wdata_reg Q[8]
load net MEM_write_data[32] -attr @rip(#000000) write_data[32] -pin CORE write_data[32] -pin MEM_CTRL write_data_[32]
load net UART_recv_data[6] -attr @rip(#000000) recv_data[6] -pin COMM recv_data[6] -pin UART recv_data[6]
load net CORE|_rob|rd1[31] -attr @rip(#000000) O[31] -attr @name rd1[31] -pin CORE|_rob|rd0_i S[31] -pin CORE|_rob|rd1_i O[31]
load net CORE|_mem|i_MMU_raddr[24] -attr @rip i_MMU_raddr[24] -attr @name i_MMU_raddr[24] -hierPin CORE|_mem i_MMU_raddr[24] -pin CORE|_mem|o_ROB_result1_i I0[24]
load net CORE|_ifid|o_ID_inst[23] -attr @rip(#000000) 23 -attr @name o_ID_inst[23] -hierPin CORE|_ifid o_ID_inst[23] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[23]
load net CORE|MMU_MEM_rdata[1] -attr @rip o_MEM_rdata[1] -attr @name MMU_MEM_rdata[1] -pin CORE|_mem i_MMU_rdata[1] -pin CORE|_mmu o_MEM_rdata[1]
load net CORE|IDSUE_ALU[0][66] -attr @rip o_ALU_list[66] -attr @name IDSUE_ALU[0][66] -pin CORE|_alu_0 i_IDSUE_d2[27] -pin CORE|_idsue o_ALU_list[66]
load net CORE|IDSUE_MEM[90] -attr @rip o_MEM[90] -attr @name IDSUE_MEM[90] -pin CORE|_idsue o_MEM[90] -pin CORE|_mem i_IDSUE_d1[15]
load net CORE|_rob|i_AM_list[238] -attr @rip(#000000) i_AM_list[238] -attr @name i_AM_list[238] -hierPin CORE|_rob i_AM_list[238] -pin CORE|_rob|excp0_i I[238] -pin CORE|_rob|pc0_i I[238] -pin CORE|_rob|rd0_i I[238] -pin CORE|_rob|result0_i I[238]
load net CORE|ID_IDSUE_pc[30] -attr @rip o_IDSUE_pc[30] -attr @name ID_IDSUE_pc[30] -pin CORE|_id o_IDSUE_pc[30] -pin CORE|_idsue i_ID_pc[30]
load net CORE|PCREG_IF_pc[2] -attr @rip o_IF_pc[2] -attr @name PCREG_IF_pc[2] -pin CORE|_if i_PCREG_pc[2] -pin CORE|_pcreg o_IF_pc[2]
load net CORE|_ifid|o_ID_pc[14] -attr @rip(#000000) 14 -attr @name o_ID_pc[14] -hierPin CORE|_ifid o_ID_pc[14] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[14]
load net CORE|MEM_MMU_wmask[3] -attr @rip o_MMU_wmask[3] -attr @name MEM_MMU_wmask[3] -pin CORE|_mem o_MMU_wmask[3] -pin CORE|_mmu i_MEM_wmask[3]
load net CORE|_mem|i_IDSUE_d2[14] -attr @rip i_IDSUE_d2[14] -attr @name i_IDSUE_d2[14] -hierPin CORE|_mem i_IDSUE_d2[14] -pin CORE|_mem|d2_i I0[14]
load net CORE|ID_IDSUE_pc[9] -attr @rip o_IDSUE_pc[9] -attr @name ID_IDSUE_pc[9] -pin CORE|_id o_IDSUE_pc[9] -pin CORE|_idsue i_ID_pc[9]
load net CORE|write_data[13] -attr @rip o_MC_write_data[13] -attr @name write_data[13] -hierPin CORE write_data[13] -pin CORE|_mmu o_MC_write_data[13]
load net CORE|_mem|o_MMU_wdata[7] -attr @rip Q[7] -attr @name o_MMU_wdata[7] -hierPin CORE|_mem o_MMU_wdata[7] -pin CORE|_mem|o_MMU_wdata_reg Q[7]
load net CORE|IDSUE_ALU[0][150] -attr @rip o_ALU_list[150] -attr @name IDSUE_ALU[0][150] -pin CORE|_alu_0 i_IDSUE_pc[29] -pin CORE|_idsue o_ALU_list[150]
load net CORE|IDSUE_MEM[129] -attr @rip o_MEM[129] -attr @name IDSUE_MEM[129] -pin CORE|_idsue o_MEM[129] -pin CORE|_mem i_IDSUE_pc[8]
load net CORE|_rob|i_AM_list[194] -attr @rip(#000000) i_AM_list[194] -attr @name i_AM_list[194] -hierPin CORE|_rob i_AM_list[194] -pin CORE|_rob|excp0_i I[194] -pin CORE|_rob|pc0_i I[194] -pin CORE|_rob|rd0_i I[194] -pin CORE|_rob|result0_i I[194]
load net CORE|AM_ROB[0][35] -attr @rip o_ROB_result[28] -attr @name AM_ROB[0][35] -pin CORE|_alu_0 o_ROB_result[28] -pin CORE|_rob i_AM_list[35]
load net CORE|_mem|i_MMU_waddr[29] -attr @rip i_MMU_waddr[29] -attr @name i_MMU_waddr[29] -hierPin CORE|_mem i_MMU_waddr[29] -pin CORE|_mem|o_ROB_cnt0_i I0[29]
load net CORE|_mem|i_MMU_raddr[21] -attr @rip i_MMU_raddr[21] -attr @name i_MMU_raddr[21] -hierPin CORE|_mem i_MMU_raddr[21] -pin CORE|_mem|o_ROB_result1_i I0[21]
load net MEM_write_data[33] -attr @rip(#000000) write_data[33] -pin CORE write_data[33] -pin MEM_CTRL write_data_[33]
load net COMM_read_data[0][58] -attr @rip(#000000) read_datas[58] -pin COMM read_datas[58] -pin MEM_CTRL recv_data[58]
load net CORE|IF_IFID_pc[12] -attr @rip o_IFID_pc[12] -attr @name IF_IFID_pc[12] -pin CORE|_if o_IFID_pc[12] -pin CORE|_ifid i_IF_pc[12]
load net UART_recv_data[5] -attr @rip(#000000) recv_data[5] -pin COMM recv_data[5] -pin UART recv_data[5]
load net CORE|_rob|rd1[30] -attr @rip(#000000) O[30] -attr @name rd1[30] -pin CORE|_rob|rd0_i S[30] -pin CORE|_rob|rd1_i O[30]
load net CORE|IDSUE_ALU[2][67] -attr @rip o_ALU_list[381] -attr @name IDSUE_ALU[2][67] -pin CORE|_alu_2 i_IDSUE_d2[28] -pin CORE|_idsue o_ALU_list[381]
load net CORE|IDSUE_ALU[0][65] -attr @rip o_ALU_list[65] -attr @name IDSUE_ALU[0][65] -pin CORE|_alu_0 i_IDSUE_d2[26] -pin CORE|_idsue o_ALU_list[65]
load net CORE|MMU_MEM_rdata[2] -attr @rip o_MEM_rdata[2] -attr @name MMU_MEM_rdata[2] -pin CORE|_mem i_MMU_rdata[2] -pin CORE|_mmu o_MEM_rdata[2]
load net CORE|IDSUE_ALU[1][78] -attr @rip o_ALU_list[235] -attr @name IDSUE_ALU[1][78] -pin CORE|_alu_1 i_IDSUE_d1[3] -pin CORE|_idsue o_ALU_list[235]
load net CORE|_ifid|o_ID_inst[26] -attr @rip(#000000) 26 -attr @name o_ID_inst[26] -hierPin CORE|_ifid o_ID_inst[26] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[26]
load net CORE|PCREG_IF_pc[1] -attr @rip o_IF_pc[1] -attr @name PCREG_IF_pc[1] -pin CORE|_if i_PCREG_pc[1] -pin CORE|_pcreg o_IF_pc[1]
load net CORE|IDSUE_MEM[91] -attr @rip o_MEM[91] -attr @name IDSUE_MEM[91] -pin CORE|_idsue o_MEM[91] -pin CORE|_mem i_IDSUE_d1[16]
load net CORE|_mem|i_IDSUE_d2[13] -attr @rip i_IDSUE_d2[13] -attr @name i_IDSUE_d2[13] -hierPin CORE|_mem i_IDSUE_d2[13] -pin CORE|_mem|d2_i I0[13]
load net CORE|MEM_MMU_raddr[20] -attr @rip o_MMU_raddr[20] -attr @name MEM_MMU_raddr[20] -pin CORE|_mem o_MMU_raddr[20] -pin CORE|_mmu i_MEM_raddr[20]
load net CORE|_ifid|o_ID_pc[15] -attr @rip(#000000) 15 -attr @name o_ID_pc[15] -hierPin CORE|_ifid o_ID_pc[15] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[15]
load net CORE|_mem|o_MMU_wdata[6] -attr @rip Q[6] -attr @name o_MMU_wdata[6] -hierPin CORE|_mem o_MMU_wdata[6] -pin CORE|_mem|o_MMU_wdata_reg Q[6]
load net CORE|IDSUE_ALU[1][47] -attr @rip o_ALU_list[204] -attr @name IDSUE_ALU[1][47] -pin CORE|_alu_1 i_IDSUE_d2[8] -pin CORE|_idsue o_ALU_list[204]
load net CORE|_rob|i_AM_list[193] -attr @rip(#000000) i_AM_list[193] -attr @name i_AM_list[193] -hierPin CORE|_rob i_AM_list[193] -pin CORE|_rob|excp0_i I[193] -pin CORE|_rob|pc0_i I[193] -pin CORE|_rob|rd0_i I[193] -pin CORE|_rob|result0_i I[193]
load net CORE|_mem|i_MMU_waddr[28] -attr @rip i_MMU_waddr[28] -attr @name i_MMU_waddr[28] -hierPin CORE|_mem i_MMU_waddr[28] -pin CORE|_mem|o_ROB_cnt0_i I0[28]
load net CORE|write_data[16] -attr @rip o_MC_write_data[16] -attr @name write_data[16] -hierPin CORE write_data[16] -pin CORE|_mmu o_MC_write_data[16]
load net MEM_write_data[30] -attr @rip(#000000) write_data[30] -pin CORE write_data[30] -pin MEM_CTRL write_data_[30]
load net CORE|IDSUE_ALU[0][60] -attr @rip o_ALU_list[60] -attr @name IDSUE_ALU[0][60] -pin CORE|_alu_0 i_IDSUE_d2[21] -pin CORE|_idsue o_ALU_list[60]
load net CORE|AM_ROB[0][36] -attr @rip o_ROB_result[29] -attr @name AM_ROB[0][36] -pin CORE|_alu_0 o_ROB_result[29] -pin CORE|_rob i_AM_list[36]
load net CORE|IF_IFID_pc[11] -attr @rip o_IFID_pc[11] -attr @name IF_IFID_pc[11] -pin CORE|_if o_IFID_pc[11] -pin CORE|_ifid i_IF_pc[11]
load net UART_recv_data[4] -attr @rip(#000000) recv_data[4] -pin COMM recv_data[4] -pin UART recv_data[4]
load net CORE|_mem|i_MMU_raddr[22] -attr @rip i_MMU_raddr[22] -attr @name i_MMU_raddr[22] -hierPin CORE|_mem i_MMU_raddr[22] -pin CORE|_mem|o_ROB_result1_i I0[22]
load net CORE|IDSUE_ALU[1][127] -attr @rip o_ALU_list[284] -attr @name IDSUE_ALU[1][127] -pin CORE|_alu_1 i_IDSUE_pc[6] -pin CORE|_idsue o_ALU_list[284]
load net COMM_read_data[0][59] -attr @rip(#000000) read_datas[59] -pin COMM read_datas[59] -pin MEM_CTRL recv_data[59]
load net CORE|IDSUE_ALU[2][68] -attr @rip o_ALU_list[382] -attr @name IDSUE_ALU[2][68] -pin CORE|_alu_2 i_IDSUE_d2[29] -pin CORE|_idsue o_ALU_list[382]
load net COMM_read_length[0][3] -attr @rip(#000000) read_datas[75] -pin COMM read_datas[75] -pin MEM_CTRL recv_length[3]
load net CORE|AM_ROB[3][18] -attr @rip o_ROB_result[11] -attr @name AM_ROB[3][18] -pin CORE|_mem o_ROB_result[11] -pin CORE|_rob i_AM_list[243]
load net CORE|IDSUE_ALU[1][77] -attr @rip o_ALU_list[234] -attr @name IDSUE_ALU[1][77] -pin CORE|_alu_1 i_IDSUE_d1[2] -pin CORE|_idsue o_ALU_list[234]
load net CORE|MMU_MEM_rdata[3] -attr @rip o_MEM_rdata[3] -attr @name MMU_MEM_rdata[3] -pin CORE|_mem i_MMU_rdata[3] -pin CORE|_mmu o_MEM_rdata[3]
load net CORE|_ifid|o_ID_inst[25] -attr @rip(#000000) 25 -attr @name o_ID_inst[25] -hierPin CORE|_ifid o_ID_inst[25] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[25]
load net CORE|_alu_0|d1[2] -attr @rip Q[2] -attr @name d1[2] -pin CORE|_alu_0|d1_reg Q[2] -pin CORE|_alu_0|o_ROB_newpc2_i I0[2] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[2] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[2] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[2] -pin CORE|_alu_0|o_ROB_result0_i I0[2] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[2] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[2] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[2] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[2] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[2] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[2] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[2] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[2] -pin CORE|_alu_0|o_ROB_result1_i I0[2] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[2] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[2] -pin CORE|_alu_0|o_ROB_result2_i I0[2] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[2] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[2] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[2]
load net CORE|PCREG_IF_pc[0] -attr @rip o_IF_pc[0] -attr @name PCREG_IF_pc[0] -pin CORE|_if i_PCREG_pc[0] -pin CORE|_pcreg o_IF_pc[0]
load net CORE|MEM_MMU_wmask[1] -attr @rip o_MMU_wmask[1] -attr @name MEM_MMU_wmask[1] -pin CORE|_mem o_MMU_wmask[1] -pin CORE|_mmu i_MEM_wmask[1]
load net CORE|_mem|i_IDSUE_d2[12] -attr @rip i_IDSUE_d2[12] -attr @name i_IDSUE_d2[12] -hierPin CORE|_mem i_IDSUE_d2[12] -pin CORE|_mem|d2_i I0[12]
load net CORE|_rob|pc[0] -attr @name pc[0] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[0] -pin CORE|_rob|pc_reg[31:0] Q[0]
load net CORE|IFID_ID_inst[4] -attr @rip o_ID_inst[4] -attr @name IFID_ID_inst[4] -pin CORE|_id i_IFID_inst[4] -pin CORE|_ifid o_ID_inst[4]
load net CORE|IDSUE_MEM[92] -attr @rip o_MEM[92] -attr @name IDSUE_MEM[92] -pin CORE|_idsue o_MEM[92] -pin CORE|_mem i_IDSUE_d1[17]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_10 -attr @rip O[21] -attr @name o_ROB_newpc0_i__3_n_10 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[21] -pin CORE|_alu_0|o_ROB_newpc_i I2[21]
load net CORE|_mem|o_MMU_wdata[5] -attr @rip Q[5] -attr @name o_MMU_wdata[5] -hierPin CORE|_mem o_MMU_wdata[5] -pin CORE|_mem|o_MMU_wdata_reg Q[5]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_11 -attr @rip O[20] -attr @name o_ROB_newpc0_i__3_n_11 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[20] -pin CORE|_alu_0|o_ROB_newpc_i I2[20]
load net CORE|_ifid|o_ID_pc[16] -attr @rip(#000000) 16 -attr @name o_ID_pc[16] -hierPin CORE|_ifid o_ID_pc[16] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[16]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_12 -attr @rip O[19] -attr @name o_ROB_newpc0_i__3_n_12 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[19] -pin CORE|_alu_0|o_ROB_newpc_i I2[19]
load net CORE|IDSUE_ALU[1][46] -attr @rip o_ALU_list[203] -attr @name IDSUE_ALU[1][46] -pin CORE|_alu_1 i_IDSUE_d2[7] -pin CORE|_idsue o_ALU_list[203]
load net CORE|IDSUE_MEM[127] -attr @rip o_MEM[127] -attr @name IDSUE_MEM[127] -pin CORE|_idsue o_MEM[127] -pin CORE|_mem i_IDSUE_pc[6]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_13 -attr @rip O[18] -attr @name o_ROB_newpc0_i__3_n_13 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[18] -pin CORE|_alu_0|o_ROB_newpc_i I2[18]
load net CORE|_mem|i_MMU_waddr[27] -attr @rip i_MMU_waddr[27] -attr @name i_MMU_waddr[27] -hierPin CORE|_mem i_MMU_waddr[27] -pin CORE|_mem|o_ROB_cnt0_i I0[27]
load net CORE|write_data[15] -attr @rip o_MC_write_data[15] -attr @name write_data[15] -hierPin CORE write_data[15] -pin CORE|_mmu o_MC_write_data[15]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_14 -attr @rip O[17] -attr @name o_ROB_newpc0_i__3_n_14 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[17] -pin CORE|_alu_0|o_ROB_newpc_i I2[17]
load net CORE|_rob|o_IDSUE_wdata[10] -attr @rip(#000000) 10 -attr @name o_IDSUE_wdata[10] -hierPin CORE|_rob o_IDSUE_wdata[10] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[10]
load net CORE|_rob|o_IDSUE_wdata[0] -attr @rip(#000000) 0 -attr @name o_IDSUE_wdata[0] -hierPin CORE|_rob o_IDSUE_wdata[0] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[0]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_15 -attr @rip O[16] -attr @name o_ROB_newpc0_i__3_n_15 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[16] -pin CORE|_alu_0|o_ROB_newpc_i I2[16]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_16 -attr @rip O[15] -attr @name o_ROB_newpc0_i__3_n_16 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[15] -pin CORE|_alu_0|o_ROB_newpc_i I2[15]
load net MEM_write_data[31] -attr @rip(#000000) write_data[31] -pin CORE write_data[31] -pin MEM_CTRL write_data_[31]
load net UART_recv_data[3] -attr @rip(#000000) recv_data[3] -pin COMM recv_data[3] -pin UART recv_data[3]
load net CORE|IDSUE_ALU[2][65] -attr @rip o_ALU_list[379] -attr @name IDSUE_ALU[2][65] -pin CORE|_alu_2 i_IDSUE_d2[26] -pin CORE|_idsue o_ALU_list[379]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_17 -attr @rip O[14] -attr @name o_ROB_newpc0_i__3_n_17 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[14] -pin CORE|_alu_0|o_ROB_newpc_i I2[14]
load net CORE|_rob|i_AM_list[196] -attr @rip(#000000) i_AM_list[196] -attr @name i_AM_list[196] -hierPin CORE|_rob i_AM_list[196] -pin CORE|_rob|excp0_i I[196] -pin CORE|_rob|pc0_i I[196] -pin CORE|_rob|rd0_i I[196] -pin CORE|_rob|result0_i I[196]
load net CORE|AM_ROB[0][37] -attr @rip o_ROB_result[30] -attr @name AM_ROB[0][37] -pin CORE|_alu_0 o_ROB_result[30] -pin CORE|_rob i_AM_list[37]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_18 -attr @rip O[13] -attr @name o_ROB_newpc0_i__3_n_18 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[13] -pin CORE|_alu_0|o_ROB_newpc_i I2[13]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_19 -attr @rip O[12] -attr @name o_ROB_newpc0_i__3_n_19 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[12] -pin CORE|_alu_0|o_ROB_newpc_i I2[12]
load net CORE|IDSUE_ALU[1][128] -attr @rip o_ALU_list[285] -attr @name IDSUE_ALU[1][128] -pin CORE|_alu_1 i_IDSUE_pc[7] -pin CORE|_idsue o_ALU_list[285]
load net CORE|IDSUE_MEM[150] -attr @rip o_MEM[150] -attr @name IDSUE_MEM[150] -pin CORE|_idsue o_MEM[150] -pin CORE|_mem i_IDSUE_pc[29]
load net CORE|IDSUE_ALU[1][76] -attr @rip o_ALU_list[233] -attr @name IDSUE_ALU[1][76] -pin CORE|_alu_1 i_IDSUE_d1[1] -pin CORE|_idsue o_ALU_list[233]
load net COMM_read_length[0][4] -attr @rip(#000000) read_datas[76] -pin COMM read_datas[76] -pin MEM_CTRL recv_length[4]
load net CORE|AM_ROB[3][19] -attr @rip o_ROB_result[12] -attr @name AM_ROB[3][19] -pin CORE|_mem o_ROB_result[12] -pin CORE|_rob i_AM_list[244]
load net CORE|_alu_0|d1[1] -attr @rip Q[1] -attr @name d1[1] -pin CORE|_alu_0|d1_reg Q[1] -pin CORE|_alu_0|o_ROB_newpc2_i I0[1] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[1] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[1] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[1] -pin CORE|_alu_0|o_ROB_result0_i I0[1] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[1] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[1] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[1] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[1] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[1] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[1] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[1] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[1] -pin CORE|_alu_0|o_ROB_result1_i I0[1] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[1] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[1] -pin CORE|_alu_0|o_ROB_result2_i I0[1] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[1] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[1] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[1]
load net CORE|_mem|i_MMU_raddr[27] -attr @rip i_MMU_raddr[27] -attr @name i_MMU_raddr[27] -hierPin CORE|_mem i_MMU_raddr[27] -pin CORE|_mem|o_ROB_result1_i I0[27]
load net CORE|_mem|i_IDSUE_d2[11] -attr @rip i_IDSUE_d2[11] -attr @name i_IDSUE_d2[11] -hierPin CORE|_mem i_IDSUE_d2[11] -pin CORE|_mem|d2_i I0[11]
load net MEM_write_data[9] -attr @rip(#000000) write_data[9] -pin CORE write_data[9] -pin MEM_CTRL write_data_[9]
load net CORE|IFID_ID_inst[3] -attr @rip o_ID_inst[3] -attr @name IFID_ID_inst[3] -pin CORE|_id i_IFID_inst[3] -pin CORE|_ifid o_ID_inst[3]
load net CORE|MEM_MMU_wmask[2] -attr @rip o_MMU_wmask[2] -attr @name MEM_MMU_wmask[2] -pin CORE|_mem o_MMU_wmask[2] -pin CORE|_mmu i_MEM_wmask[2]
load net CORE|_alu_0|o_ROB_newpc_i__1_n_0 -attr @name o_ROB_newpc_i__1_n_0 -pin CORE|_alu_0|o_ROB_newpc_i__1 O -pin CORE|_alu_0|o_ROB_newpc_i__2 I6
netloc CORE|_alu_0|o_ROB_newpc_i__1_n_0 1 6 1 4060
load net CORE|_rob|pc[1] -attr @name pc[1] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[1] -pin CORE|_rob|pc_reg[31:0] Q[1]
load net CORE|_ifid|o_ID_inst[28] -attr @rip(#000000) 28 -attr @name o_ID_inst[28] -hierPin CORE|_ifid o_ID_inst[28] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[28]
load net CORE|_mem|o_MMU_wdata[4] -attr @rip Q[4] -attr @name o_MMU_wdata[4] -hierPin CORE|_mem o_MMU_wdata[4] -pin CORE|_mem|o_MMU_wdata_reg Q[4]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_20 -attr @rip O[11] -attr @name o_ROB_newpc0_i__3_n_20 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[11] -pin CORE|_alu_0|o_ROB_newpc_i I2[11]
load net CORE|IDSUE_ALU[1][45] -attr @rip o_ALU_list[202] -attr @name IDSUE_ALU[1][45] -pin CORE|_alu_1 i_IDSUE_d2[6] -pin CORE|_idsue o_ALU_list[202]
load net CORE|_mem|i_MMU_waddr[30] -attr @rip i_MMU_waddr[30] -attr @name i_MMU_waddr[30] -hierPin CORE|_mem i_MMU_waddr[30] -pin CORE|_mem|o_ROB_cnt0_i I0[30]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_21 -attr @rip O[10] -attr @name o_ROB_newpc0_i__3_n_21 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[10] -pin CORE|_alu_0|o_ROB_newpc_i I2[10]
load net CORE|_mem|i_MMU_waddr[26] -attr @rip i_MMU_waddr[26] -attr @name i_MMU_waddr[26] -hierPin CORE|_mem i_MMU_waddr[26] -pin CORE|_mem|o_ROB_cnt0_i I0[26]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_22 -attr @rip O[9] -attr @name o_ROB_newpc0_i__3_n_22 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[9] -pin CORE|_alu_0|o_ROB_newpc_i I2[9]
load net CORE|IDSUE_MEM[128] -attr @rip o_MEM[128] -attr @name IDSUE_MEM[128] -pin CORE|_idsue o_MEM[128] -pin CORE|_mem i_IDSUE_pc[7]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_23 -attr @rip O[8] -attr @name o_ROB_newpc0_i__3_n_23 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[8] -pin CORE|_alu_0|o_ROB_newpc_i I2[8]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_30 -attr @rip O[1] -attr @name o_ROB_newpc0_i__5_n_30 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[1] -pin CORE|_alu_0|o_ROB_newpc_i I4[1]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_24 -attr @rip O[7] -attr @name o_ROB_newpc0_i__3_n_24 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[7] -pin CORE|_alu_0|o_ROB_newpc_i I2[7]
load net UART_recv_data[2] -attr @rip(#000000) recv_data[2] -pin COMM recv_data[2] -pin UART recv_data[2]
load net CORE|_rob|o_IDSUE_wdata[1] -attr @rip(#000000) 1 -attr @name o_IDSUE_wdata[1] -hierPin CORE|_rob o_IDSUE_wdata[1] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[1]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_31 -attr @rip O[0] -attr @name o_ROB_newpc0_i__5_n_31 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[0] -pin CORE|_alu_0|o_ROB_newpc_i I4[0]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_25 -attr @rip O[6] -attr @name o_ROB_newpc0_i__3_n_25 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[6] -pin CORE|_alu_0|o_ROB_newpc_i I2[6]
load net CORE|_rob|i_AM_list[195] -attr @rip(#000000) i_AM_list[195] -attr @name i_AM_list[195] -hierPin CORE|_rob i_AM_list[195] -pin CORE|_rob|excp0_i I[195] -pin CORE|_rob|pc0_i I[195] -pin CORE|_rob|rd0_i I[195] -pin CORE|_rob|result0_i I[195]
load net CORE|IDSUE_ALU[1][125] -attr @rip o_ALU_list[282] -attr @name IDSUE_ALU[1][125] -pin CORE|_alu_1 i_IDSUE_pc[4] -pin CORE|_idsue o_ALU_list[282]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_26 -attr @rip O[5] -attr @name o_ROB_newpc0_i__3_n_26 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[5] -pin CORE|_alu_0|o_ROB_newpc_i I2[5]
load net CORE|IDSUE_ALU[0][62] -attr @rip o_ALU_list[62] -attr @name IDSUE_ALU[0][62] -pin CORE|_alu_0 i_IDSUE_d2[23] -pin CORE|_idsue o_ALU_list[62]
load net CORE|IDSUE_ALU[2][66] -attr @rip o_ALU_list[380] -attr @name IDSUE_ALU[2][66] -pin CORE|_alu_2 i_IDSUE_d2[27] -pin CORE|_idsue o_ALU_list[380]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_27 -attr @rip O[4] -attr @name o_ROB_newpc0_i__3_n_27 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[4] -pin CORE|_alu_0|o_ROB_newpc_i I2[4]
load net COMM_read_length[0][1] -attr @rip(#000000) read_datas[73] -pin COMM read_datas[73] -pin MEM_CTRL recv_length[1]
load net CORE|AM_ROB[0][38] -attr @rip o_ROB_result[31] -attr @name AM_ROB[0][38] -pin CORE|_alu_0 o_ROB_result[31] -pin CORE|_rob i_AM_list[38]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_28 -attr @rip O[3] -attr @name o_ROB_newpc0_i__3_n_28 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[3] -pin CORE|_alu_0|o_ROB_newpc_i I2[3]
load net CORE|IDSUE_ALU[1][75] -attr @rip o_ALU_list[232] -attr @name IDSUE_ALU[1][75] -pin CORE|_alu_1 i_IDSUE_d1[0] -pin CORE|_idsue o_ALU_list[232]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_29 -attr @rip O[2] -attr @name o_ROB_newpc0_i__3_n_29 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[2] -pin CORE|_alu_0|o_ROB_newpc_i I2[2]
load net CORE|IDSUE_MEM[151] -attr @rip o_MEM[151] -attr @name IDSUE_MEM[151] -pin CORE|_idsue o_MEM[151] -pin CORE|_mem i_IDSUE_pc[30]
load net MEM_write_data[36] -attr @rip(#000000) write_data[36] -pin CORE write_data[36] -pin MEM_CTRL write_data_[36]
load net CORE|_alu_0|d1[0] -attr @rip Q[0] -attr @name d1[0] -pin CORE|_alu_0|d1_reg Q[0] -pin CORE|_alu_0|o_ROB_newpc2_i I0[0] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[0] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[0] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[0] -pin CORE|_alu_0|o_ROB_result0_i I0[0] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[0] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[0] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[0] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[0] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[0] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[0] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[0] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[0] -pin CORE|_alu_0|o_ROB_result1_i I0[0] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[0] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[0] -pin CORE|_alu_0|o_ROB_result2_i I0[0] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[0] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[0] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[0]
load net CORE|_mem|i_IDSUE_d2[10] -attr @rip i_IDSUE_d2[10] -attr @name i_IDSUE_d2[10] -hierPin CORE|_mem i_IDSUE_d2[10] -pin CORE|_mem|d2_i I0[10]
load net MEM_write_data[8] -attr @rip(#000000) write_data[8] -pin CORE write_data[8] -pin MEM_CTRL write_data_[8]
load net CORE|_mem|i_MMU_raddr[28] -attr @rip i_MMU_raddr[28] -attr @name i_MMU_raddr[28] -hierPin CORE|_mem i_MMU_raddr[28] -pin CORE|_mem|o_ROB_result1_i I0[28]
load net CORE|_ifid|o_ID_inst[27] -attr @rip(#000000) 27 -attr @name o_ID_inst[27] -hierPin CORE|_ifid o_ID_inst[27] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[27]
load net CORE|_mem|o_MMU_wdata[3] -attr @rip Q[3] -attr @name o_MMU_wdata[3] -hierPin CORE|_mem o_MMU_wdata[3] -pin CORE|_mem|o_MMU_wdata_reg Q[3]
load net CORE|_rob|pc[2] -attr @name pc[2] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[2] -pin CORE|_rob|pc_reg[31:0] Q[2]
load net CORE|IDSUE_ALU[1][44] -attr @rip o_ALU_list[201] -attr @name IDSUE_ALU[1][44] -pin CORE|_alu_1 i_IDSUE_d2[5] -pin CORE|_idsue o_ALU_list[201]
load net CORE|IDSUE_MEM[125] -attr @rip o_MEM[125] -attr @name IDSUE_MEM[125] -pin CORE|_idsue o_MEM[125] -pin CORE|_mem i_IDSUE_pc[4]
load net CORE|_mem|i_MMU_waddr[25] -attr @rip i_MMU_waddr[25] -attr @name i_MMU_waddr[25] -hierPin CORE|_mem i_MMU_waddr[25] -pin CORE|_mem|o_ROB_cnt0_i I0[25]
load net CORE|_alu_0|i_IDSUE_pc[20] -attr @rip i_IDSUE_pc[20] -attr @name i_IDSUE_pc[20] -hierPin CORE|_alu_0 i_IDSUE_pc[20] -pin CORE|_alu_0|o_ROB_newpc0_i I1[20] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[20]
load net CORE|_rob|i_AM_list[190] -attr @rip(#000000) i_AM_list[190] -attr @name i_AM_list[190] -hierPin CORE|_rob i_AM_list[190] -pin CORE|_rob|excp0_i I[190] -pin CORE|_rob|pc0_i I[190] -pin CORE|_rob|rd0_i I[190] -pin CORE|_rob|result0_i I[190]
load net CORE|IFID_ID_inst[6] -attr @rip o_ID_inst[6] -attr @name IFID_ID_inst[6] -pin CORE|_id i_IFID_inst[6] -pin CORE|_ifid o_ID_inst[6]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_30 -attr @rip O[1] -attr @name o_ROB_newpc0_i__3_n_30 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[1] -pin CORE|_alu_0|o_ROB_newpc_i I2[1]
load net CORE|_mem|i_MMU_waddr[31] -attr @rip i_MMU_waddr[31] -attr @name i_MMU_waddr[31] -hierPin CORE|_mem i_MMU_waddr[31] -pin CORE|_mem|o_ROB_cnt0_i I0[31]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_31 -attr @rip O[0] -attr @name o_ROB_newpc0_i__3_n_31 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[0] -pin CORE|_alu_0|o_ROB_newpc_i I2[0]
load net CORE|_ifid|i_IF_pc[10] -attr @rip(#000000) i_IF_pc[10] -attr @name i_IF_pc[10] -hierPin CORE|_ifid i_IF_pc[10] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[10]
load net UART_recv_data[1] -attr @rip(#000000) recv_data[1] -pin COMM recv_data[1] -pin UART recv_data[1]
load net CORE|IDSUE_ALU[0][61] -attr @rip o_ALU_list[61] -attr @name IDSUE_ALU[0][61] -pin CORE|_alu_0 i_IDSUE_d2[22] -pin CORE|_idsue o_ALU_list[61]
load net CORE|IDSUE_ALU[1][126] -attr @rip o_ALU_list[283] -attr @name IDSUE_ALU[1][126] -pin CORE|_alu_1 i_IDSUE_pc[5] -pin CORE|_idsue o_ALU_list[283]
load net COMM_read_length[0][2] -attr @rip(#000000) read_datas[74] -pin COMM read_datas[74] -pin MEM_CTRL recv_length[2]
load net CORE|_mem|i_MMU_raddr[25] -attr @rip i_MMU_raddr[25] -attr @name i_MMU_raddr[25] -hierPin CORE|_mem i_MMU_raddr[25] -pin CORE|_mem|o_ROB_result1_i I0[25]
load net MEM_write_data[7] -attr @rip(#000000) write_data[7] -pin CORE write_data[7] -pin MEM_CTRL write_data_[7]
load net MEM_write_data[37] -attr @rip(#000000) write_data[37] -pin CORE write_data[37] -pin MEM_CTRL write_data_[37]
load net CORE|_mem|o_MMU_wdata[2] -attr @rip Q[2] -attr @name o_MMU_wdata[2] -hierPin CORE|_mem o_MMU_wdata[2] -pin CORE|_mem|o_MMU_wdata_reg Q[2]
load net CORE|write_data[20] -attr @rip o_MC_write_data[20] -attr @name write_data[20] -hierPin CORE write_data[20] -pin CORE|_mmu o_MC_write_data[20]
load net CORE|IDSUE_ALU[1][43] -attr @rip o_ALU_list[200] -attr @name IDSUE_ALU[1][43] -pin CORE|_alu_1 i_IDSUE_d2[4] -pin CORE|_idsue o_ALU_list[200]
load net CORE|_mem|i_MMU_waddr[24] -attr @rip i_MMU_waddr[24] -attr @name i_MMU_waddr[24] -hierPin CORE|_mem i_MMU_waddr[24] -pin CORE|_mem|o_ROB_cnt0_i I0[24]
load net CORE|IFID_ID_inst[5] -attr @rip o_ID_inst[5] -attr @name IFID_ID_inst[5] -pin CORE|_id i_IFID_inst[5] -pin CORE|_ifid o_ID_inst[5]
load net CORE|_rob|pc[3] -attr @name pc[3] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[3] -pin CORE|_rob|pc_reg[31:0] Q[3]
load net CORE|AM_ROB[0][22] -attr @rip o_ROB_result[15] -attr @name AM_ROB[0][22] -pin CORE|_alu_0 o_ROB_result[15] -pin CORE|_rob i_AM_list[22]
load net CORE|IDSUE_MEM[126] -attr @rip o_MEM[126] -attr @name IDSUE_MEM[126] -pin CORE|_idsue o_MEM[126] -pin CORE|_mem i_IDSUE_pc[5]
load net CORE|_alu_0|i_IDSUE_pc[21] -attr @rip i_IDSUE_pc[21] -attr @name i_IDSUE_pc[21] -hierPin CORE|_alu_0 i_IDSUE_pc[21] -pin CORE|_alu_0|o_ROB_newpc0_i I1[21] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[21]
load net CORE|IDSUE_ALU[2][62] -attr @rip o_ALU_list[376] -attr @name IDSUE_ALU[2][62] -pin CORE|_alu_2 i_IDSUE_d2[23] -pin CORE|_idsue o_ALU_list[376]
load net CORE|IDSUE_ALU[1][123] -attr @rip o_ALU_list[280] -attr @name IDSUE_ALU[1][123] -pin CORE|_alu_1 i_IDSUE_pc[2] -pin CORE|_idsue o_ALU_list[280]
load net CORE|_ifid|i_IF_pc[11] -attr @rip(#000000) i_IF_pc[11] -attr @name i_IF_pc[11] -hierPin CORE|_ifid i_IF_pc[11] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[11]
load net CORE|_alu_0|o_ROB_result0[0] -attr @rip O[0] -attr @name o_ROB_result0[0] -pin CORE|_alu_0|o_ROB_result0_i__1 O[0] -pin CORE|_alu_0|o_ROB_result_i I1[0]
load net CORE|_rob|o_IDSUE_wdata[13] -attr @rip(#000000) 13 -attr @name o_IDSUE_wdata[13] -hierPin CORE|_rob o_IDSUE_wdata[13] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[13]
load net MEM_write_data[34] -attr @rip(#000000) write_data[34] -pin CORE write_data[34] -pin MEM_CTRL write_data_[34]
load net CORE|ROB_IDSUE_wdata[12] -attr @rip o_IDSUE_wdata[12] -attr @name ROB_IDSUE_wdata[12] -pin CORE|_idsue i_ROB_wdata[12] -pin CORE|_rob o_IDSUE_wdata[12]
load net MEM_write_data[6] -attr @rip(#000000) write_data[6] -pin CORE write_data[6] -pin MEM_CTRL write_data_[6]
load net CORE|_mem|i_MMU_raddr[26] -attr @rip i_MMU_raddr[26] -attr @name i_MMU_raddr[26] -hierPin CORE|_mem i_MMU_raddr[26] -pin CORE|_mem|o_ROB_result1_i I0[26]
load net CORE|CLK -attr @name CLK -hierPin CORE CLK -pin CORE|_idsue clk -pin CORE|_ifid clk -pin CORE|_pcreg clk -pin CORE|_rob clk
netloc CORE|CLK 1 0 4 1080 5738 5880 2926 11540 1758 NJ
load net CORE|_mem|o_MMU_wdata[1] -attr @rip Q[1] -attr @name o_MMU_wdata[1] -hierPin CORE|_mem o_MMU_wdata[1] -pin CORE|_mem|o_MMU_wdata_reg Q[1]
load net CORE|_rob|o_PCREG_newpc[16] -attr @rip(#000000) 16 -attr @name o_PCREG_newpc[16] -hierPin CORE|_rob o_PCREG_newpc[16] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[16]
load net MEM_read_data[10] -attr @rip(#000000) read_data_[10] -pin CORE read_data[10] -pin MEM_CTRL read_data_[10]
load net CORE|IF_IFID_pc[27] -attr @rip o_IFID_pc[27] -attr @name IF_IFID_pc[27] -pin CORE|_if o_IFID_pc[27] -pin CORE|_ifid i_IF_pc[27]
load net CORE|IDSUE_ALU[1][42] -attr @rip o_ALU_list[199] -attr @name IDSUE_ALU[1][42] -pin CORE|_alu_1 i_IDSUE_d2[3] -pin CORE|_idsue o_ALU_list[199]
load net CORE|_mem|i_MMU_waddr[23] -attr @rip i_MMU_waddr[23] -attr @name i_MMU_waddr[23] -hierPin CORE|_mem i_MMU_waddr[23] -pin CORE|_mem|o_ROB_cnt0_i I0[23]
load net CORE|ID_IDSUE_imm[5] -attr @rip o_IDSUE_imm[5] -attr @name ID_IDSUE_imm[5] -pin CORE|_id o_IDSUE_imm[5] -pin CORE|_idsue i_ID_imm[5]
load net CORE|write_data[21] -attr @rip o_MC_write_data[21] -attr @name write_data[21] -hierPin CORE write_data[21] -pin CORE|_mmu o_MC_write_data[21]
load net CORE|_ifid|o_ID_inst[29] -attr @rip(#000000) 29 -attr @name o_ID_inst[29] -hierPin CORE|_ifid o_ID_inst[29] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[29]
load net CORE|_alu_0|d1[6] -attr @rip Q[6] -attr @name d1[6] -pin CORE|_alu_0|d1_reg Q[6] -pin CORE|_alu_0|o_ROB_newpc2_i I0[6] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[6] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[6] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[6] -pin CORE|_alu_0|o_ROB_result0_i I0[6] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[6] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[6] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[6] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[6] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[6] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[6] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[6] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[6] -pin CORE|_alu_0|o_ROB_result1_i I0[6] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[6] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[6] -pin CORE|_alu_0|o_ROB_result2_i I0[6] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[6] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[6] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[6]
load net CORE|_rob|pc[4] -attr @name pc[4] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[4] -pin CORE|_rob|pc_reg[31:0] Q[4]
load net CORE|AM_ROB[0][23] -attr @rip o_ROB_result[16] -attr @name AM_ROB[0][23] -pin CORE|_alu_0 o_ROB_result[16] -pin CORE|_rob i_AM_list[23]
load net CORE|IDSUE_ALU[2][61] -attr @rip o_ALU_list[375] -attr @name IDSUE_ALU[2][61] -pin CORE|_alu_2 i_IDSUE_d2[22] -pin CORE|_idsue o_ALU_list[375]
load net CORE|IFID_ID_inst[8] -attr @rip o_ID_inst[8] -attr @name IFID_ID_inst[8] -pin CORE|_id i_IFID_inst[8] -pin CORE|_ifid o_ID_inst[8]
load net CORE|_rob|i_AM_list[192] -attr @rip(#000000) i_AM_list[192] -attr @name i_AM_list[192] -hierPin CORE|_rob i_AM_list[192] -pin CORE|_rob|excp0_i I[192] -pin CORE|_rob|pc0_i I[192] -pin CORE|_rob|rd0_i I[192] -pin CORE|_rob|result0_i I[192]
load net CORE|IDSUE_ALU[1][124] -attr @rip o_ALU_list[281] -attr @name IDSUE_ALU[1][124] -pin CORE|_alu_1 i_IDSUE_pc[3] -pin CORE|_idsue o_ALU_list[281]
load net CORE|_ifid|i_IF_pc[12] -attr @rip(#000000) i_IF_pc[12] -attr @name i_IF_pc[12] -hierPin CORE|_ifid i_IF_pc[12] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[12]
load net COMM_read_length[0][0] -attr @rip(#000000) read_datas[72] -pin COMM read_datas[72] -pin MEM_CTRL recv_length[0]
load net CORE|_rob|o_IDSUE_wdata[14] -attr @rip(#000000) 14 -attr @name o_IDSUE_wdata[14] -hierPin CORE|_rob o_IDSUE_wdata[14] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[14]
load net CORE|write_data[39] -attr @rip o_MC_write_data[39] -attr @name write_data[39] -hierPin CORE write_data[39] -pin CORE|_mmu o_MC_write_data[39]
load net CORE|ROB_IDSUE_wdata[11] -attr @rip o_IDSUE_wdata[11] -attr @name ROB_IDSUE_wdata[11] -pin CORE|_idsue i_ROB_wdata[11] -pin CORE|_rob o_IDSUE_wdata[11]
load net MEM_write_data[5] -attr @rip(#000000) write_data[5] -pin CORE write_data[5] -pin MEM_CTRL write_data_[5]
load net MEM_write_data[35] -attr @rip(#000000) write_data[35] -pin CORE write_data[35] -pin MEM_CTRL write_data_[35]
load net CORE|_mem|o_MMU_wdata[0] -attr @rip Q[0] -attr @name o_MMU_wdata[0] -hierPin CORE|_mem o_MMU_wdata[0] -pin CORE|_mem|o_MMU_wdata_reg Q[0]
load net CORE|IF_IFID_pc[26] -attr @rip o_IFID_pc[26] -attr @name IF_IFID_pc[26] -pin CORE|_if o_IFID_pc[26] -pin CORE|_ifid i_IF_pc[26]
load net CORE|IDSUE_ALU[1][41] -attr @rip o_ALU_list[198] -attr @name IDSUE_ALU[1][41] -pin CORE|_alu_1 i_IDSUE_d2[2] -pin CORE|_idsue o_ALU_list[198]
load net CORE|_rob|o_PCREG_newpc[17] -attr @rip(#000000) 17 -attr @name o_PCREG_newpc[17] -hierPin CORE|_rob o_PCREG_newpc[17] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[17]
load net CORE|_mem|i_MMU_waddr[22] -attr @rip i_MMU_waddr[22] -attr @name i_MMU_waddr[22] -hierPin CORE|_mem i_MMU_waddr[22] -pin CORE|_mem|o_ROB_cnt0_i I0[22]
load net CORE|IDSUE_MEM[114] -attr @rip o_MEM[114] -attr @name IDSUE_MEM[114] -pin CORE|_idsue o_MEM[114] -pin CORE|_mem i_IDSUE_opcode[0]
load net CORE|ID_IDSUE_imm[4] -attr @rip o_IDSUE_imm[4] -attr @name ID_IDSUE_imm[4] -pin CORE|_id o_IDSUE_imm[4] -pin CORE|_idsue i_ID_imm[4]
load net CORE|_alu_0|d1[5] -attr @rip Q[5] -attr @name d1[5] -pin CORE|_alu_0|d1_reg Q[5] -pin CORE|_alu_0|o_ROB_newpc2_i I0[5] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[5] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[5] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[5] -pin CORE|_alu_0|o_ROB_result0_i I0[5] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[5] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[5] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[5] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[5] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[5] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[5] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[5] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[5] -pin CORE|_alu_0|o_ROB_result1_i I0[5] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[5] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[5] -pin CORE|_alu_0|o_ROB_result2_i I0[5] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[5] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[5] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[5]
load net COMM_read_data[0][51] -attr @rip(#000000) read_datas[51] -pin COMM read_datas[51] -pin MEM_CTRL recv_data[51]
load net CORE|IFID_ID_inst[7] -attr @rip o_ID_inst[7] -attr @name IFID_ID_inst[7] -pin CORE|_id i_IFID_inst[7] -pin CORE|_ifid o_ID_inst[7]
load net CORE|_rob|i_AM_list[191] -attr @rip(#000000) i_AM_list[191] -attr @name i_AM_list[191] -hierPin CORE|_rob i_AM_list[191] -pin CORE|_rob|excp0_i I[191] -pin CORE|_rob|pc0_i I[191] -pin CORE|_rob|rd0_i I[191] -pin CORE|_rob|result0_i I[191]
load net CORE|IDSUE_ALU[1][121] -attr @rip o_ALU_list[278] -attr @name IDSUE_ALU[1][121] -pin CORE|_alu_1 i_IDSUE_pc[0] -pin CORE|_idsue o_ALU_list[278]
load net CORE|_rob|pc[5] -attr @name pc[5] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[5] -pin CORE|_rob|pc_reg[31:0] Q[5]
load net CORE|AM_ROB[0][24] -attr @rip o_ROB_result[17] -attr @name AM_ROB[0][24] -pin CORE|_alu_0 o_ROB_result[17] -pin CORE|_rob i_AM_list[24]
load net CORE|IDSUE_MEM[97] -attr @rip o_MEM[97] -attr @name IDSUE_MEM[97] -pin CORE|_idsue o_MEM[97] -pin CORE|_mem i_IDSUE_d1[22]
load net CORE|_alu_0|o_ROB_result2_i__0_n_0 -attr @name o_ROB_result2_i__0_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__4 S -pin CORE|_alu_0|o_ROB_result0_i__9 S -pin CORE|_alu_0|o_ROB_result2_i__0 O
netloc CORE|_alu_0|o_ROB_result2_i__0_n_0 1 4 1 3090
load net CORE|_rob|o_IDSUE_wdata[11] -attr @rip(#000000) 11 -attr @name o_IDSUE_wdata[11] -hierPin CORE|_rob o_IDSUE_wdata[11] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[11]
load net CORE|IDSUE_ALU[2][64] -attr @rip o_ALU_list[378] -attr @name IDSUE_ALU[2][64] -pin CORE|_alu_2 i_IDSUE_d2[25] -pin CORE|_idsue o_ALU_list[378]
load net CORE|_ifid|i_IF_pc[13] -attr @rip(#000000) i_IF_pc[13] -attr @name i_IF_pc[13] -hierPin CORE|_ifid i_IF_pc[13] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[13]
load net CORE|_ifid|i_IF_inst[31] -attr @rip(#000000) i_IF_inst[31] -attr @name i_IF_inst[31] -hierPin CORE|_ifid i_IF_inst[31] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[31]
load net CORE|_rob|pc3[10] -attr @rip(#000000) O[10] -attr @name pc3[10] -pin CORE|_rob|pc2_i I0[10] -pin CORE|_rob|pc3_i O[10]
load net CORE|ROB_IDSUE_wdata[10] -attr @rip o_IDSUE_wdata[10] -attr @name ROB_IDSUE_wdata[10] -pin CORE|_idsue i_ROB_wdata[10] -pin CORE|_rob o_IDSUE_wdata[10]
load net MEM_write_data[4] -attr @rip(#000000) write_data[4] -pin CORE write_data[4] -pin MEM_CTRL write_data_[4]
load net CORE|IDSUE_ALU[1][40] -attr @rip o_ALU_list[197] -attr @name IDSUE_ALU[1][40] -pin CORE|_alu_1 i_IDSUE_d2[1] -pin CORE|_idsue o_ALU_list[197]
load net CORE|_mem|i_MMU_waddr[21] -attr @rip i_MMU_waddr[21] -attr @name i_MMU_waddr[21] -hierPin CORE|_mem i_MMU_waddr[21] -pin CORE|_mem|o_ROB_cnt0_i I0[21]
load net CORE|IDSUE_ALU[1][79] -attr @rip o_ALU_list[236] -attr @name IDSUE_ALU[1][79] -pin CORE|_alu_1 i_IDSUE_d1[4] -pin CORE|_idsue o_ALU_list[236]
load net CORE|_mem|addr0_i_n_10 -attr @rip O[21] -attr @name addr0_i_n_10 -pin CORE|_mem|addr0_i O[21] -pin CORE|_mem|addr_reg D[21]
load net CORE|_mem|addr0_i_n_11 -attr @rip O[20] -attr @name addr0_i_n_11 -pin CORE|_mem|addr0_i O[20] -pin CORE|_mem|addr_reg D[20]
load net CORE|_rob|o_PCREG_newpc[18] -attr @rip(#000000) 18 -attr @name o_PCREG_newpc[18] -hierPin CORE|_rob o_PCREG_newpc[18] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[18]
load net CORE|_alu_0|d1[4] -attr @rip Q[4] -attr @name d1[4] -pin CORE|_alu_0|d1_reg Q[4] -pin CORE|_alu_0|o_ROB_newpc2_i I0[4] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[4] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[4] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[4] -pin CORE|_alu_0|o_ROB_result0_i I0[4] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[4] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[4] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[4] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[4] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[4] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[4] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[4] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[4] -pin CORE|_alu_0|o_ROB_result1_i I0[4] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[4] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[4] -pin CORE|_alu_0|o_ROB_result2_i I0[4] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[4] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[4] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[4]
load net CORE|_mem|addr0_i_n_12 -attr @rip O[19] -attr @name addr0_i_n_12 -pin CORE|_mem|addr0_i O[19] -pin CORE|_mem|addr_reg D[19]
load net CORE|IDSUE_MEM[115] -attr @rip o_MEM[115] -attr @name IDSUE_MEM[115] -pin CORE|_idsue o_MEM[115] -pin CORE|_mem i_IDSUE_opcode[1]
load net COMM_read_data[0][50] -attr @rip(#000000) read_datas[50] -pin COMM read_datas[50] -pin MEM_CTRL recv_data[50]
load net CORE|IF_IFID_pc[29] -attr @rip o_IFID_pc[29] -attr @name IF_IFID_pc[29] -pin CORE|_if o_IFID_pc[29] -pin CORE|_ifid i_IF_pc[29]
load net CORE|_mem|addr0_i_n_13 -attr @rip O[18] -attr @name addr0_i_n_13 -pin CORE|_mem|addr0_i O[18] -pin CORE|_mem|addr_reg D[18]
load net CORE|ID_IDSUE_imm[7] -attr @rip o_IDSUE_imm[7] -attr @name ID_IDSUE_imm[7] -pin CORE|_id o_IDSUE_imm[7] -pin CORE|_idsue i_ID_imm[7]
load net CORE|_mem|addr0_i_n_14 -attr @rip O[17] -attr @name addr0_i_n_14 -pin CORE|_mem|addr0_i O[17] -pin CORE|_mem|addr_reg D[17]
load net CORE|_mem|addr0_i_n_15 -attr @rip O[16] -attr @name addr0_i_n_15 -pin CORE|_mem|addr0_i O[16] -pin CORE|_mem|addr_reg D[16]
load net CORE|IDSUE_ALU[1][122] -attr @rip o_ALU_list[279] -attr @name IDSUE_ALU[1][122] -pin CORE|_alu_1 i_IDSUE_pc[1] -pin CORE|_idsue o_ALU_list[279]
load net CORE|_mem|addr0_i_n_16 -attr @rip O[15] -attr @name addr0_i_n_16 -pin CORE|_mem|addr0_i O[15] -pin CORE|_mem|addr_reg D[15]
load net CORE|_rob|pc[6] -attr @name pc[6] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[6] -pin CORE|_rob|pc_reg[31:0] Q[6]
load net CORE|AM_ROB[0][25] -attr @rip o_ROB_result[18] -attr @name AM_ROB[0][25] -pin CORE|_alu_0 o_ROB_result[18] -pin CORE|_rob i_AM_list[25]
load net CORE|_mem|addr0_i_n_17 -attr @rip O[14] -attr @name addr0_i_n_17 -pin CORE|_mem|addr0_i O[14] -pin CORE|_mem|addr_reg D[14]
load net CORE|IDSUE_ALU[2][63] -attr @rip o_ALU_list[377] -attr @name IDSUE_ALU[2][63] -pin CORE|_alu_2 i_IDSUE_d2[24] -pin CORE|_idsue o_ALU_list[377]
load net CORE|_alu_0|i_IDSUE_pc[24] -attr @rip i_IDSUE_pc[24] -attr @name i_IDSUE_pc[24] -hierPin CORE|_alu_0 i_IDSUE_pc[24] -pin CORE|_alu_0|o_ROB_newpc0_i I1[24] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[24]
load net CORE|_mem|addr0_i_n_18 -attr @rip O[13] -attr @name addr0_i_n_18 -pin CORE|_mem|addr0_i O[13] -pin CORE|_mem|addr_reg D[13]
load net CORE|IDSUE_MEM[98] -attr @rip o_MEM[98] -attr @name IDSUE_MEM[98] -pin CORE|_idsue o_MEM[98] -pin CORE|_mem i_IDSUE_d1[23]
load net CORE|_mem|addr0_i_n_19 -attr @rip O[12] -attr @name addr0_i_n_19 -pin CORE|_mem|addr0_i O[12] -pin CORE|_mem|addr_reg D[12]
load net CORE|_rob|o_IDSUE_wdata[12] -attr @rip(#000000) 12 -attr @name o_IDSUE_wdata[12] -hierPin CORE|_rob o_IDSUE_wdata[12] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[12]
load net CORE|_ifid|i_IF_inst[30] -attr @rip(#000000) i_IF_inst[30] -attr @name i_IF_inst[30] -hierPin CORE|_ifid i_IF_inst[30] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[30]
load net MEM_write_data[3] -attr @rip(#000000) write_data[3] -pin CORE write_data[3] -pin MEM_CTRL write_data_[3]
load net CORE|IDSUE_ALU[1][88] -attr @rip o_ALU_list[245] -attr @name IDSUE_ALU[1][88] -pin CORE|_alu_1 i_IDSUE_d1[13] -pin CORE|_idsue o_ALU_list[245]
load net CORE|_ifid|i_IF_pc[14] -attr @rip(#000000) i_IF_pc[14] -attr @name i_IF_pc[14] -hierPin CORE|_ifid i_IF_pc[14] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[14]
load net CORE|_mem|i_MMU_waddr[20] -attr @rip i_MMU_waddr[20] -attr @name i_MMU_waddr[20] -hierPin CORE|_mem i_MMU_waddr[20] -pin CORE|_mem|o_ROB_cnt0_i I0[20]
load net CORE|IDSUE_MEM[112] -attr @rip o_MEM[112] -attr @name IDSUE_MEM[112] -pin CORE|_idsue o_MEM[112] -pin CORE|_mem i_IDSUE_funct3[1]
load net CORE|IDSUE_ALU[0][77] -attr @rip o_ALU_list[77] -attr @name IDSUE_ALU[0][77] -pin CORE|_alu_0 i_IDSUE_d1[2] -pin CORE|_idsue o_ALU_list[77]
load net CORE|_alu_0|d1[3] -attr @rip Q[3] -attr @name d1[3] -pin CORE|_alu_0|d1_reg Q[3] -pin CORE|_alu_0|o_ROB_newpc2_i I0[3] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[3] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[3] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[3] -pin CORE|_alu_0|o_ROB_result0_i I0[3] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[3] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[3] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[3] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[3] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[3] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[3] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[3] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[3] -pin CORE|_alu_0|o_ROB_result1_i I0[3] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[3] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[3] -pin CORE|_alu_0|o_ROB_result2_i I0[3] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[3] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[3] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[3]
load net CORE|IF_IFID_pc[28] -attr @rip o_IFID_pc[28] -attr @name IF_IFID_pc[28] -pin CORE|_if o_IFID_pc[28] -pin CORE|_ifid i_IF_pc[28]
load net CORE|ID_IDSUE_imm[6] -attr @rip o_IDSUE_imm[6] -attr @name ID_IDSUE_imm[6] -pin CORE|_id o_IDSUE_imm[6] -pin CORE|_idsue i_ID_imm[6]
load net CORE|_rob|o_PCREG_newpc[19] -attr @rip(#000000) 19 -attr @name o_PCREG_newpc[19] -hierPin CORE|_rob o_PCREG_newpc[19] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[19]
load net COMM_read_data[0][53] -attr @rip(#000000) read_datas[53] -pin COMM read_datas[53] -pin MEM_CTRL recv_data[53]
load net CORE|IFID_ID_inst[9] -attr @rip o_ID_inst[9] -attr @name IFID_ID_inst[9] -pin CORE|_id i_IFID_inst[9] -pin CORE|_ifid o_ID_inst[9]
load net CORE|_alu_0|i_IDSUE_pc[25] -attr @rip i_IDSUE_pc[25] -attr @name i_IDSUE_pc[25] -hierPin CORE|_alu_0 i_IDSUE_pc[25] -pin CORE|_alu_0|o_ROB_newpc0_i I1[25] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[25]
load net CORE|PCREG_IF_pc[9] -attr @rip o_IF_pc[9] -attr @name PCREG_IF_pc[9] -pin CORE|_if i_PCREG_pc[9] -pin CORE|_pcreg o_IF_pc[9]
load net CORE|IDSUE_MEM[99] -attr @rip o_MEM[99] -attr @name IDSUE_MEM[99] -pin CORE|_idsue o_MEM[99] -pin CORE|_mem i_IDSUE_d1[24]
load net CORE|_ifid|rst -attr @name rst -hierPin CORE|_ifid rst -pin CORE|_ifid|o_ID_inst_reg[31:0] RST -pin CORE|_ifid|o_ID_pc_reg[31:0] RST
netloc CORE|_ifid|rst 1 0 2 NJ 6158 1770
load net CORE|IDSUE_ALU[1][89] -attr @rip o_ALU_list[246] -attr @name IDSUE_ALU[1][89] -pin CORE|_alu_1 i_IDSUE_d1[14] -pin CORE|_idsue o_ALU_list[246]
load net CORE|_ifid|i_IF_pc[15] -attr @rip(#000000) i_IF_pc[15] -attr @name i_IF_pc[15] -hierPin CORE|_ifid i_IF_pc[15] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[15]
load net CORE|IF_IFID_pc[23] -attr @rip o_IFID_pc[23] -attr @name IF_IFID_pc[23] -pin CORE|_if o_IFID_pc[23] -pin CORE|_ifid i_IF_pc[23]
load net CORE|ID_IDSUE_imm[1] -attr @rip o_IDSUE_imm[1] -attr @name ID_IDSUE_imm[1] -pin CORE|_id o_IDSUE_imm[1] -pin CORE|_idsue i_ID_imm[1]
load net CORE|_rob|o_IDSUE_wdata[17] -attr @rip(#000000) 17 -attr @name o_IDSUE_wdata[17] -hierPin CORE|_rob o_IDSUE_wdata[17] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[17]
load net CORE|IDSUE_ALU[0][76] -attr @rip o_ALU_list[76] -attr @name IDSUE_ALU[0][76] -pin CORE|_alu_0 i_IDSUE_d1[1] -pin CORE|_idsue o_ALU_list[76]
load net MEM_write_data[38] -attr @rip(#000000) write_data[38] -pin CORE write_data[38] -pin MEM_CTRL write_data_[38]
load net CORE|IDSUE_MEM[113] -attr @rip o_MEM[113] -attr @name IDSUE_MEM[113] -pin CORE|_idsue o_MEM[113] -pin CORE|_mem i_IDSUE_funct3[2]
load net CORE|IDSUE_ALU[1][120] -attr @rip o_ALU_list[277] -attr @name IDSUE_ALU[1][120] -pin CORE|_alu_1 i_IDSUE_opcode[6] -pin CORE|_idsue o_ALU_list[277]
load net COMM_read_data[0][52] -attr @rip(#000000) read_datas[52] -pin COMM read_datas[52] -pin MEM_CTRL recv_data[52]
load net CORE|IDSUE_ALU[1][50] -attr @rip o_ALU_list[207] -attr @name IDSUE_ALU[1][50] -pin CORE|_alu_1 i_IDSUE_d2[11] -pin CORE|_idsue o_ALU_list[207]
load net CORE|_alu_0|i_IDSUE_pc[22] -attr @rip i_IDSUE_pc[22] -attr @name i_IDSUE_pc[22] -hierPin CORE|_alu_0 i_IDSUE_pc[22] -pin CORE|_alu_0|o_ROB_newpc0_i I1[22] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[22]
load net MEM_write_data[1] -attr @rip(#000000) write_data[1] -pin CORE write_data[1] -pin MEM_CTRL write_data_[1]
load net CORE|PCREG_IF_pc[8] -attr @rip o_IF_pc[8] -attr @name PCREG_IF_pc[8] -pin CORE|_if i_PCREG_pc[8] -pin CORE|_pcreg o_IF_pc[8]
load net CORE|_rob|o_PCREG_newpc[21] -attr @rip(#000000) 21 -attr @name o_PCREG_newpc[21] -hierPin CORE|_rob o_PCREG_newpc[21] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[21]
load net CORE|IF_IFID_pc[22] -attr @rip o_IFID_pc[22] -attr @name IF_IFID_pc[22] -pin CORE|_if o_IFID_pc[22] -pin CORE|_ifid i_IF_pc[22]
load net CORE|ID_IDSUE_imm[0] -attr @rip o_IDSUE_imm[0] -attr @name ID_IDSUE_imm[0] -pin CORE|_id o_IDSUE_imm[0] -pin CORE|_idsue i_ID_imm[0]
load net CORE|_ifid|i_IF_pc[16] -attr @rip(#000000) i_IF_pc[16] -attr @name i_IF_pc[16] -hierPin CORE|_ifid i_IF_pc[16] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[16]
load net CORE|IDSUE_MEM[110] -attr @rip o_MEM[110] -attr @name IDSUE_MEM[110] -pin CORE|_idsue o_MEM[110] -pin CORE|_mem i_IDSUE_u1[3]
load net CORE|_rob|o_IDSUE_wdata[18] -attr @rip(#000000) 18 -attr @name o_IDSUE_wdata[18] -hierPin CORE|_rob o_IDSUE_wdata[18] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[18]
load net MEM_write_data[39] -attr @rip(#000000) write_data[39] -pin CORE write_data[39] -pin MEM_CTRL write_data_[39]
load net CORE|AM_ROB[0][20] -attr @rip o_ROB_result[13] -attr @name AM_ROB[0][20] -pin CORE|_alu_0 o_ROB_result[13] -pin CORE|_rob i_AM_list[20]
load net CORE|IDSUE_ALU[0][79] -attr @rip o_ALU_list[79] -attr @name IDSUE_ALU[0][79] -pin CORE|_alu_0 i_IDSUE_d1[4] -pin CORE|_idsue o_ALU_list[79]
load net CORE|_mem|d1[9] -attr @rip Q[9] -attr @name d1[9] -pin CORE|_mem|addr0_i I0[9] -pin CORE|_mem|d1_reg Q[9]
load net CORE|IDSUE_ALU[2][60] -attr @rip o_ALU_list[374] -attr @name IDSUE_ALU[2][60] -pin CORE|_alu_2 i_IDSUE_d2[21] -pin CORE|_idsue o_ALU_list[374]
load net CORE|IDSUE_ALU[1][51] -attr @rip o_ALU_list[208] -attr @name IDSUE_ALU[1][51] -pin CORE|_alu_1 i_IDSUE_d2[12] -pin CORE|_idsue o_ALU_list[208]
load net CORE|_alu_0|i_IDSUE_pc[23] -attr @rip i_IDSUE_pc[23] -attr @name i_IDSUE_pc[23] -hierPin CORE|_alu_0 i_IDSUE_pc[23] -pin CORE|_alu_0|o_ROB_newpc0_i I1[23] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[23]
load net CORE|PCREG_IF_pc[7] -attr @rip o_IF_pc[7] -attr @name PCREG_IF_pc[7] -pin CORE|_if i_PCREG_pc[7] -pin CORE|_pcreg o_IF_pc[7]
load net CORE|write_data[26] -attr @rip o_MC_write_data[26] -attr @name write_data[26] -hierPin CORE write_data[26] -pin CORE|_mmu o_MC_write_data[26]
load net COMM_read_data[0][55] -attr @rip(#000000) read_datas[55] -pin COMM read_datas[55] -pin MEM_CTRL recv_data[55]
load net MEM_write_data[2] -attr @rip(#000000) write_data[2] -pin CORE write_data[2] -pin MEM_CTRL write_data_[2]
load net CORE|_alu_0|o_ROB_result0[2] -attr @rip O[2] -attr @name o_ROB_result0[2] -pin CORE|_alu_0|o_ROB_result0_i__1 O[2] -pin CORE|_alu_0|o_ROB_result_i I1[31] -pin CORE|_alu_0|o_ROB_result_i I1[30] -pin CORE|_alu_0|o_ROB_result_i I1[29] -pin CORE|_alu_0|o_ROB_result_i I1[28] -pin CORE|_alu_0|o_ROB_result_i I1[27] -pin CORE|_alu_0|o_ROB_result_i I1[26] -pin CORE|_alu_0|o_ROB_result_i I1[25] -pin CORE|_alu_0|o_ROB_result_i I1[24] -pin CORE|_alu_0|o_ROB_result_i I1[23] -pin CORE|_alu_0|o_ROB_result_i I1[22] -pin CORE|_alu_0|o_ROB_result_i I1[21] -pin CORE|_alu_0|o_ROB_result_i I1[20] -pin CORE|_alu_0|o_ROB_result_i I1[19] -pin CORE|_alu_0|o_ROB_result_i I1[18] -pin CORE|_alu_0|o_ROB_result_i I1[17] -pin CORE|_alu_0|o_ROB_result_i I1[16] -pin CORE|_alu_0|o_ROB_result_i I1[15] -pin CORE|_alu_0|o_ROB_result_i I1[14] -pin CORE|_alu_0|o_ROB_result_i I1[13] -pin CORE|_alu_0|o_ROB_result_i I1[12] -pin CORE|_alu_0|o_ROB_result_i I1[11] -pin CORE|_alu_0|o_ROB_result_i I1[10] -pin CORE|_alu_0|o_ROB_result_i I1[9] -pin CORE|_alu_0|o_ROB_result_i I1[8] -pin CORE|_alu_0|o_ROB_result_i I1[7] -pin CORE|_alu_0|o_ROB_result_i I1[6] -pin CORE|_alu_0|o_ROB_result_i I1[5] -pin CORE|_alu_0|o_ROB_result_i I1[4] -pin CORE|_alu_0|o_ROB_result_i I1[3] -pin CORE|_alu_0|o_ROB_result_i I1[2]
load net CORE|_rob|o_IDSUE_wdata[15] -attr @rip(#000000) 15 -attr @name o_IDSUE_wdata[15] -hierPin CORE|_rob o_IDSUE_wdata[15] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[15]
load net CORE|_rob|o_PCREG_newpc[22] -attr @rip(#000000) 22 -attr @name o_PCREG_newpc[22] -hierPin CORE|_rob o_PCREG_newpc[22] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[22]
load net CORE|_ifid|i_IF_pc[17] -attr @rip(#000000) i_IF_pc[17] -attr @name i_IF_pc[17] -hierPin CORE|_ifid i_IF_pc[17] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[17]
load net CORE|IDSUE_MEM[111] -attr @rip o_MEM[111] -attr @name IDSUE_MEM[111] -pin CORE|_idsue o_MEM[111] -pin CORE|_mem i_IDSUE_funct3[0]
load net CORE|IF_IFID_pc[25] -attr @rip o_IFID_pc[25] -attr @name IF_IFID_pc[25] -pin CORE|_if o_IFID_pc[25] -pin CORE|_ifid i_IF_pc[25]
load net CORE|ID_IDSUE_imm[3] -attr @rip o_IDSUE_imm[3] -attr @name ID_IDSUE_imm[3] -pin CORE|_id o_IDSUE_imm[3] -pin CORE|_idsue i_ID_imm[3]
load net CORE|MEM_MMU_wdata[1] -attr @rip o_MMU_wdata[1] -attr @name MEM_MMU_wdata[1] -pin CORE|_mem o_MMU_wdata[1] -pin CORE|_mmu i_MEM_wdata[1]
load net CORE|IDSUE_ALU[0][78] -attr @rip o_ALU_list[78] -attr @name IDSUE_ALU[0][78] -pin CORE|_alu_0 i_IDSUE_d1[3] -pin CORE|_idsue o_ALU_list[78]
load net CORE|_alu_0|d1_ready_i__3_n_0 -attr @name d1_ready_i__3_n_0 -pin CORE|_alu_0|d1_ready_i__3 O -pin CORE|_alu_0|d1_ready_reg G
netloc CORE|_alu_0|d1_ready_i__3_n_0 1 5 1 N
load net CORE|ROB_IDSUE_wreg[2] -attr @rip o_IDSUE_wreg[2] -attr @name ROB_IDSUE_wreg[2] -pin CORE|_idsue i_ROB_wreg[2] -pin CORE|_rob o_IDSUE_wreg[2]
load net CORE|_mem|d1_ready0 -attr @name d1_ready0 -pin CORE|_mem|d1_ready0_i O -pin CORE|_mem|d1_ready_reg G -pin CORE|_mem|d2_ready_reg G -pin CORE|_mem|nw_cnt_reg G
netloc CORE|_mem|d1_ready0 1 0 3 1620 4868 1930J 4908 2210
load net CORE|AM_ROB[0][21] -attr @rip o_ROB_result[14] -attr @name AM_ROB[0][21] -pin CORE|_alu_0 o_ROB_result[14] -pin CORE|_rob i_AM_list[21]
load net CORE|IF_MMU_addr[20] -attr @rip o_MMU_addr[20] -attr @name IF_MMU_addr[20] -pin CORE|_if o_MMU_addr[20] -pin CORE|_mmu i_IF_addr[20]
load net COMM_read_data[0][54] -attr @rip(#000000) read_datas[54] -pin COMM read_datas[54] -pin MEM_CTRL recv_data[54]
load net CORE|IDSUE_ALU[1][84] -attr @rip o_ALU_list[241] -attr @name IDSUE_ALU[1][84] -pin CORE|_alu_1 i_IDSUE_d1[9] -pin CORE|_idsue o_ALU_list[241]
load net CORE|IDSUE_ALU[1][52] -attr @rip o_ALU_list[209] -attr @name IDSUE_ALU[1][52] -pin CORE|_alu_1 i_IDSUE_d2[13] -pin CORE|_idsue o_ALU_list[209]
load net MEM_rw_flag[2] -attr @rip(#000000) rw_flag[2] -pin CORE rw_flag[2] -pin MEM_CTRL rw_flag_[2]
load net CORE|write_data[27] -attr @rip o_MC_write_data[27] -attr @name write_data[27] -hierPin CORE write_data[27] -pin CORE|_mmu o_MC_write_data[27]
load net CORE|_alu_0|o_ROB_result0[1] -attr @rip O[1] -attr @name o_ROB_result0[1] -pin CORE|_alu_0|o_ROB_result0_i__1 O[1] -pin CORE|_alu_0|o_ROB_result_i I1[1]
load net CORE|_mem|d2_reg__0[9] -attr @rip Q[9] -attr @name d2_reg__0[9] -pin CORE|_mem|d2_reg Q[9] -pin CORE|_mem|o_MMU_wdata_reg D[9]
load net CORE|IFID_ID_pc[2] -attr @rip o_ID_pc[2] -attr @name IFID_ID_pc[2] -pin CORE|_id i_IFID_pc[2] -pin CORE|_ifid o_ID_pc[2]
load net CORE|_ifid|o_ID_inst[30] -attr @rip(#000000) 30 -attr @name o_ID_inst[30] -hierPin CORE|_ifid o_ID_inst[30] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[30]
load net CORE|_alu_0|i_IDSUE_pc[28] -attr @rip i_IDSUE_pc[28] -attr @name i_IDSUE_pc[28] -hierPin CORE|_alu_0 i_IDSUE_pc[28] -pin CORE|_alu_0|o_ROB_newpc0_i I1[28] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[28]
load net CORE|_rob|o_IDSUE_wdata[16] -attr @rip(#000000) 16 -attr @name o_IDSUE_wdata[16] -hierPin CORE|_rob o_IDSUE_wdata[16] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[16]
load net CORE|_rob|o_PCREG_newpc[23] -attr @rip(#000000) 23 -attr @name o_PCREG_newpc[23] -hierPin CORE|_rob o_PCREG_newpc[23] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[23]
load net CORE|IF_IFID_pc[24] -attr @rip o_IFID_pc[24] -attr @name IF_IFID_pc[24] -pin CORE|_if o_IFID_pc[24] -pin CORE|_ifid i_IF_pc[24]
load net CORE|ID_IDSUE_imm[2] -attr @rip o_IDSUE_imm[2] -attr @name ID_IDSUE_imm[2] -pin CORE|_id o_IDSUE_imm[2] -pin CORE|_idsue i_ID_imm[2]
load net CORE|_ifid|i_IF_pc[18] -attr @rip(#000000) i_IF_pc[18] -attr @name i_IF_pc[18] -hierPin CORE|_ifid i_IF_pc[18] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[18]
load net CORE|_alu_0|o_ROB_result0_i__4_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i__4_n_0 -pin CORE|_alu_0|o_ROB_result0_i__4 O[31] -pin CORE|_alu_0|o_ROB_result_i I4[31]
load net CORE|_alu_0|o_ROB_result0_i__4_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i__4_n_1 -pin CORE|_alu_0|o_ROB_result0_i__4 O[30] -pin CORE|_alu_0|o_ROB_result_i I4[30]
load net CORE|MEM_MMU_wdata[2] -attr @rip o_MMU_wdata[2] -attr @name MEM_MMU_wdata[2] -pin CORE|_mem o_MMU_wdata[2] -pin CORE|_mmu i_MEM_wdata[2]
load net CORE|_alu_0|o_ROB_result0_i__4_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i__4_n_2 -pin CORE|_alu_0|o_ROB_result0_i__4 O[29] -pin CORE|_alu_0|o_ROB_result_i I4[29]
load net CORE|_alu_0|o_ROB_result0_i__4_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i__4_n_3 -pin CORE|_alu_0|o_ROB_result0_i__4 O[28] -pin CORE|_alu_0|o_ROB_result_i I4[28]
load net CORE|ROB_IDSUE_wreg[3] -attr @rip o_IDSUE_wreg[3] -attr @name ROB_IDSUE_wreg[3] -pin CORE|_idsue i_ROB_wreg[3] -pin CORE|_rob o_IDSUE_wreg[3]
load net CORE|_alu_0|o_ROB_result0_i__4_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i__4_n_4 -pin CORE|_alu_0|o_ROB_result0_i__4 O[27] -pin CORE|_alu_0|o_ROB_result_i I4[27]
load net CORE|_alu_0|o_ROB_result0_i__4_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i__4_n_5 -pin CORE|_alu_0|o_ROB_result0_i__4 O[26] -pin CORE|_alu_0|o_ROB_result_i I4[26]
load net CORE|_alu_0|o_ROB_result0_i__4_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i__4_n_6 -pin CORE|_alu_0|o_ROB_result0_i__4 O[25] -pin CORE|_alu_0|o_ROB_result_i I4[25]
load net CORE|_mem|d2[31] -attr @rip O[31] -attr @name d2[31] -pin CORE|_mem|d2_i O[31] -pin CORE|_mem|d2_reg D[31]
load net MEM_rw_flag[1] -attr @rip(#000000) rw_flag[1] -pin CORE rw_flag[1] -pin MEM_CTRL rw_flag_[1]
load net CORE|_alu_0|o_ROB_result0_i__4_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i__4_n_7 -pin CORE|_alu_0|o_ROB_result0_i__4 O[24] -pin CORE|_alu_0|o_ROB_result_i I4[24]
load net MEM_write_data[0] -attr @rip(#000000) write_data[0] -pin CORE write_data[0] -pin MEM_CTRL write_data_[0]
load net CORE|_alu_0|o_ROB_result0_i__4_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i__4_n_8 -pin CORE|_alu_0|o_ROB_result0_i__4 O[23] -pin CORE|_alu_0|o_ROB_result_i I4[23]
load net CORE|IDSUE_ALU[1][85] -attr @rip o_ALU_list[242] -attr @name IDSUE_ALU[1][85] -pin CORE|_alu_1 i_IDSUE_d1[10] -pin CORE|_idsue o_ALU_list[242]
load net CORE|IDSUE_ALU[1][53] -attr @rip o_ALU_list[210] -attr @name IDSUE_ALU[1][53] -pin CORE|_alu_1 i_IDSUE_d2[14] -pin CORE|_idsue o_ALU_list[210]
load net CORE|_alu_0|o_ROB_result0_i__4_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i__4_n_9 -pin CORE|_alu_0|o_ROB_result0_i__4 O[22] -pin CORE|_alu_0|o_ROB_result_i I4[22]
load net CORE|_mem|i_MMU_raddr[20] -attr @rip i_MMU_raddr[20] -attr @name i_MMU_raddr[20] -hierPin CORE|_mem i_MMU_raddr[20] -pin CORE|_mem|o_ROB_result1_i I0[20]
load net CORE|write_data[28] -attr @rip o_MC_write_data[28] -attr @name write_data[28] -hierPin CORE write_data[28] -pin CORE|_mmu o_MC_write_data[28]
load net COMM_write_data[0][71] -attr @rip(#000000) send_data[71] -pin COMM write_datas[71] -pin MEM_CTRL send_data[71]
load net COMM_read_data[0][57] -attr @rip(#000000) read_datas[57] -pin COMM read_datas[57] -pin MEM_CTRL recv_data[57]
load net CORE|IFID_ID_pc[3] -attr @rip o_ID_pc[3] -attr @name IFID_ID_pc[3] -pin CORE|_id i_IFID_pc[3] -pin CORE|_ifid o_ID_pc[3]
load net CORE|_ifid|o_ID_inst[31] -attr @rip(#000000) 31 -attr @name o_ID_inst[31] -hierPin CORE|_ifid o_ID_inst[31] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[31]
load net CORE|IDSUE_ALU[0][56] -attr @rip o_ALU_list[56] -attr @name IDSUE_ALU[0][56] -pin CORE|_alu_0 i_IDSUE_d2[17] -pin CORE|_idsue o_ALU_list[56]
load net CORE|_alu_0|i_IDSUE_pc[29] -attr @rip i_IDSUE_pc[29] -attr @name i_IDSUE_pc[29] -hierPin CORE|_alu_0 i_IDSUE_pc[29] -pin CORE|_alu_0|o_ROB_newpc0_i I1[29] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[29]
load net CORE|IFID_ID_inst[0] -attr @rip o_ID_inst[0] -attr @name IFID_ID_inst[0] -pin CORE|_id i_IFID_inst[0] -pin CORE|_ifid o_ID_inst[0]
load net CORE|_rob|o_PCREG_newpc[24] -attr @rip(#000000) 24 -attr @name o_PCREG_newpc[24] -hierPin CORE|_rob o_PCREG_newpc[24] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[24]
load net CORE|ROB_IDSUE_wreg[0] -attr @rip o_IDSUE_wreg[0] -attr @name ROB_IDSUE_wreg[0] -pin CORE|_idsue i_ROB_wreg[0] -pin CORE|_rob o_IDSUE_wreg[0]
load net CORE|_ifid|i_IF_pc[19] -attr @rip(#000000) i_IF_pc[19] -attr @name i_IF_pc[19] -hierPin CORE|_ifid i_IF_pc[19] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[19]
load net CORE|_rob|o_AM_i__0_n_30 -attr @rip(#000000) O[5] -attr @name o_AM_i__0_n_30 -pin CORE|_rob|o_AM_i__0 O[5] -pin CORE|_rob|o_AM_reg[35:0] RST[5]
load net CORE|_rob|o_AM_i__0_n_31 -attr @rip(#000000) O[4] -attr @name o_AM_i__0_n_31 -pin CORE|_rob|o_AM_i__0 O[4] -pin CORE|_rob|o_AM_reg[35:0] RST[4]
load net CORE|_rob|o_AM_i__0_n_32 -attr @rip(#000000) O[3] -attr @name o_AM_i__0_n_32 -pin CORE|_rob|o_AM_i__0 O[3] -pin CORE|_rob|o_AM_reg[35:0] RST[3]
load net CORE|_rob|o_AM_i__0_n_33 -attr @rip(#000000) O[2] -attr @name o_AM_i__0_n_33 -pin CORE|_rob|o_AM_i__0 O[2] -pin CORE|_rob|o_AM_reg[35:0] RST[2]
load net CORE|_rob|o_AM_i__0_n_34 -attr @rip(#000000) O[1] -attr @name o_AM_i__0_n_34 -pin CORE|_rob|o_AM_i__0 O[1] -pin CORE|_rob|o_AM_reg[35:0] RST[1]
load net CORE|_rob|o_AM_i__0_n_35 -attr @rip(#000000) O[0] -attr @name o_AM_i__0_n_35 -pin CORE|_rob|o_AM_i__0 O[0] -pin CORE|_rob|o_AM_reg[35:0] RST[0]
load net CORE|IF_MMU_addr[22] -attr @rip o_MMU_addr[22] -attr @name IF_MMU_addr[22] -pin CORE|_if o_MMU_addr[22] -pin CORE|_mmu i_IF_addr[22]
load net CORE|_mem|d2_reg__0[7] -attr @rip Q[7] -attr @name d2_reg__0[7] -pin CORE|_mem|d2_reg Q[7] -pin CORE|_mem|o_MMU_wdata_reg D[7]
load net MEM_read_data[49] -attr @rip(#000000) read_data_[49] -pin CORE read_data[49] -pin MEM_CTRL read_data_[49]
load net COMM_write_data[0][70] -attr @rip(#000000) send_data[70] -pin COMM write_datas[70] -pin MEM_CTRL send_data[70]
load net COMM_read_data[0][56] -attr @rip(#000000) read_datas[56] -pin COMM read_datas[56] -pin MEM_CTRL recv_data[56]
load net CORE|IDSUE_ALU[1][86] -attr @rip o_ALU_list[243] -attr @name IDSUE_ALU[1][86] -pin CORE|_alu_1 i_IDSUE_d1[11] -pin CORE|_idsue o_ALU_list[243]
load net CORE|IDSUE_ALU[1][54] -attr @rip o_ALU_list[211] -attr @name IDSUE_ALU[1][54] -pin CORE|_alu_1 i_IDSUE_d2[15] -pin CORE|_idsue o_ALU_list[211]
load net CORE|_alu_0|i_IDSUE_pc[26] -attr @rip i_IDSUE_pc[26] -attr @name i_IDSUE_pc[26] -hierPin CORE|_alu_0 i_IDSUE_pc[26] -pin CORE|_alu_0|o_ROB_newpc0_i I1[26] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[26]
load net CORE|AM_ROB[2][61] -attr @rip o_ROB_newpc[22] -attr @name AM_ROB[2][61] -pin CORE|_alu_2 o_ROB_newpc[22] -pin CORE|_rob i_AM_list[211]
load net CORE|write_data[29] -attr @rip o_MC_write_data[29] -attr @name write_data[29] -hierPin CORE write_data[29] -pin CORE|_mmu o_MC_write_data[29]
load net CORE|IFID_ID_pc[4] -attr @rip o_ID_pc[4] -attr @name IFID_ID_pc[4] -pin CORE|_id i_IFID_pc[4] -pin CORE|_ifid o_ID_pc[4]
load net CORE|IDSUE_ALU[0][57] -attr @rip o_ALU_list[57] -attr @name IDSUE_ALU[0][57] -pin CORE|_alu_0 i_IDSUE_d2[18] -pin CORE|_idsue o_ALU_list[57]
load net CORE|MEM_MMU_wdata[0] -attr @rip o_MMU_wdata[0] -attr @name MEM_MMU_wdata[0] -pin CORE|_mem o_MMU_wdata[0] -pin CORE|_mmu i_MEM_wdata[0]
load net CORE|_rob|result0[0] -attr @rip(#000000) O[0] -attr @name result0[0] -pin CORE|_rob|result0_i O[0] -pin CORE|_rob|result_reg[31:0] D[0]
load net CORE|ROB_IDSUE_wreg[1] -attr @rip o_IDSUE_wreg[1] -attr @name ROB_IDSUE_wreg[1] -pin CORE|_idsue i_ROB_wreg[1] -pin CORE|_rob o_IDSUE_wreg[1]
load net CORE|write_data[22] -attr @rip o_MC_write_data[22] -attr @name write_data[22] -hierPin CORE write_data[22] -pin CORE|_mmu o_MC_write_data[22]
load net CORE|IF_MMU_addr[21] -attr @rip o_MMU_addr[21] -attr @name IF_MMU_addr[21] -pin CORE|_if o_MMU_addr[21] -pin CORE|_mmu i_IF_addr[21]
load net MEM_read_data[48] -attr @rip(#000000) read_data_[48] -pin CORE read_data[48] -pin MEM_CTRL read_data_[48]
load net MEM_rw_flag[3] -attr @rip(#000000) rw_flag[3] -pin CORE rw_flag[3] -pin MEM_CTRL rw_flag_[3]
load net MEM_write_data[40] -attr @rip(#000000) write_data[40] -pin CORE write_data[40] -pin MEM_CTRL write_data_[40]
load net CORE|AM_ROB[2][60] -attr @rip o_ROB_newpc[21] -attr @name AM_ROB[2][60] -pin CORE|_alu_2 o_ROB_newpc[21] -pin CORE|_rob i_AM_list[210]
load net CORE|_mem|d2_reg__0[8] -attr @rip Q[8] -attr @name d2_reg__0[8] -pin CORE|_mem|d2_reg Q[8] -pin CORE|_mem|o_MMU_wdata_reg D[8]
load net CORE|IDSUE_ALU[1][87] -attr @rip o_ALU_list[244] -attr @name IDSUE_ALU[1][87] -pin CORE|_alu_1 i_IDSUE_d1[12] -pin CORE|_idsue o_ALU_list[244]
load net CORE|IDSUE_ALU[1][55] -attr @rip o_ALU_list[212] -attr @name IDSUE_ALU[1][55] -pin CORE|_alu_1 i_IDSUE_d2[16] -pin CORE|_idsue o_ALU_list[212]
load net CORE|IDSUE_ALU[0][54] -attr @rip o_ALU_list[54] -attr @name IDSUE_ALU[0][54] -pin CORE|_alu_0 i_IDSUE_d2[15] -pin CORE|_idsue o_ALU_list[54]
load net CORE|_alu_0|i_IDSUE_pc[27] -attr @rip i_IDSUE_pc[27] -attr @name i_IDSUE_pc[27] -hierPin CORE|_alu_0 i_IDSUE_pc[27] -pin CORE|_alu_0|o_ROB_newpc0_i I1[27] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[27]
load net CORE|IFID_ID_pc[5] -attr @rip o_ID_pc[5] -attr @name IFID_ID_pc[5] -pin CORE|_id i_IFID_pc[5] -pin CORE|_ifid o_ID_pc[5]
load net CORE|AM_ROB[2][49] -attr @rip o_ROB_newpc[10] -attr @name AM_ROB[2][49] -pin CORE|_alu_2 o_ROB_newpc[10] -pin CORE|_rob i_AM_list[199]
load net CORE|_rob|o_IDSUE_wdata[19] -attr @rip(#000000) 19 -attr @name o_IDSUE_wdata[19] -hierPin CORE|_rob o_IDSUE_wdata[19] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[19]
load net CORE|IFID_ID_inst[2] -attr @rip o_ID_inst[2] -attr @name IFID_ID_inst[2] -pin CORE|_id i_IFID_inst[2] -pin CORE|_ifid o_ID_inst[2]
load net CORE|_rob|result0[1] -attr @rip(#000000) O[1] -attr @name result0[1] -pin CORE|_rob|result0_i O[1] -pin CORE|_rob|result_reg[31:0] D[1]
load net CORE|write_data[23] -attr @rip o_MC_write_data[23] -attr @name write_data[23] -hierPin CORE write_data[23] -pin CORE|_mmu o_MC_write_data[23]
load net CORE|_mem|d2[30] -attr @rip O[30] -attr @name d2[30] -pin CORE|_mem|d2_i O[30] -pin CORE|_mem|d2_reg D[30]
load net CORE|_mem|d2_reg__0[5] -attr @rip Q[5] -attr @name d2_reg__0[5] -pin CORE|_mem|d2_reg Q[5] -pin CORE|_mem|o_MMU_wdata_reg D[5]
load net MEM_read_data[47] -attr @rip(#000000) read_data_[47] -pin CORE read_data[47] -pin MEM_CTRL read_data_[47]
load net CORE|_mem|i_MMU_waddr[19] -attr @rip i_MMU_waddr[19] -attr @name i_MMU_waddr[19] -hierPin CORE|_mem i_MMU_waddr[19] -pin CORE|_mem|o_ROB_cnt0_i I0[19]
load net CORE|_alu_0|i_IDSUE_imm[5] -attr @rip i_IDSUE_imm[5] -attr @name i_IDSUE_imm[5] -hierPin CORE|_alu_0 i_IDSUE_imm[5] -pin CORE|_alu_0|o_ROB_newpc0_i I0[5] -pin CORE|_alu_0|o_ROB_result0_i I1[5] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[5] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[5] -pin CORE|_alu_0|o_ROB_result0_i__7 S -pin CORE|_alu_0|o_ROB_result2_i__1 I1[5] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[5] -pin CORE|_alu_0|o_ROB_result_i__1 I1[5]
load net CORE|IF_MMU_addr[24] -attr @rip o_MMU_addr[24] -attr @name IF_MMU_addr[24] -pin CORE|_if o_MMU_addr[24] -pin CORE|_mmu i_IF_addr[24]
load net CORE|_rob|i_AM_list[186] -attr @rip(#000000) i_AM_list[186] -attr @name i_AM_list[186] -hierPin CORE|_rob i_AM_list[186] -pin CORE|_rob|excp0_i I[186] -pin CORE|_rob|pc0_i I[186] -pin CORE|_rob|rd0_i I[186] -pin CORE|_rob|result0_i I[186]
load net CORE|IDSUE_ALU[2][39] -attr @rip o_ALU_list[353] -attr @name IDSUE_ALU[2][39] -pin CORE|_alu_2 i_IDSUE_d2[0] -pin CORE|_idsue o_ALU_list[353]
load net CORE|IF_IFID_pc[20] -attr @rip o_IFID_pc[20] -attr @name IF_IFID_pc[20] -pin CORE|_if o_IFID_pc[20] -pin CORE|_ifid i_IF_pc[20]
load net CORE|IDSUE_ALU[1][56] -attr @rip o_ALU_list[213] -attr @name IDSUE_ALU[1][56] -pin CORE|_alu_1 i_IDSUE_d2[17] -pin CORE|_idsue o_ALU_list[213]
load net CORE|IDSUE_ALU[0][55] -attr @rip o_ALU_list[55] -attr @name IDSUE_ALU[0][55] -pin CORE|_alu_0 i_IDSUE_d2[16] -pin CORE|_idsue o_ALU_list[55]
load net CORE|AM_ROB[2][63] -attr @rip o_ROB_newpc[24] -attr @name AM_ROB[2][63] -pin CORE|_alu_2 o_ROB_newpc[24] -pin CORE|_rob i_AM_list[213]
load net CORE|IDSUE_ALU[1][48] -attr @rip o_ALU_list[205] -attr @name IDSUE_ALU[1][48] -pin CORE|_alu_1 i_IDSUE_d2[9] -pin CORE|_idsue o_ALU_list[205]
load net CORE|_alu_0|o_ROB_result0_i__7_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i__7_n_0 -pin CORE|_alu_0|o_ROB_result0_i__7 O[31] -pin CORE|_alu_0|o_ROB_result_i__0 I0[31]
load net CORE|_rob|i_AM_list[98] -attr @rip(#000000) i_AM_list[98] -attr @name i_AM_list[98] -hierPin CORE|_rob i_AM_list[98] -pin CORE|_rob|excp0_i I[98] -pin CORE|_rob|pc0_i I[98] -pin CORE|_rob|rd0_i I[98] -pin CORE|_rob|result0_i I[98]
load net CORE|_alu_0|o_ROB_result0_i__7_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i__7_n_1 -pin CORE|_alu_0|o_ROB_result0_i__7 O[30] -pin CORE|_alu_0|o_ROB_result_i__0 I0[30]
load net CORE|AM_ROB[2][48] -attr @rip o_ROB_newpc[9] -attr @name AM_ROB[2][48] -pin CORE|_alu_2 o_ROB_newpc[9] -pin CORE|_rob i_AM_list[198]
load net CORE|IFID_ID_inst[1] -attr @rip o_ID_inst[1] -attr @name IFID_ID_inst[1] -pin CORE|_id i_IFID_inst[1] -pin CORE|_ifid o_ID_inst[1]
load net CORE|_alu_0|o_ROB_result0_i__7_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i__7_n_2 -pin CORE|_alu_0|o_ROB_result0_i__7 O[29] -pin CORE|_alu_0|o_ROB_result_i__0 I0[29]
load net CORE|_alu_0|o_ROB_result0_i__7_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i__7_n_3 -pin CORE|_alu_0|o_ROB_result0_i__7 O[28] -pin CORE|_alu_0|o_ROB_result_i__0 I0[28]
load net CORE|_alu_0|o_ROB_result0_i__7_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i__7_n_4 -pin CORE|_alu_0|o_ROB_result0_i__7 O[27] -pin CORE|_alu_0|o_ROB_result_i__0 I0[27]
load net CORE|_alu_0|o_ROB_result0_i__7_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i__7_n_5 -pin CORE|_alu_0|o_ROB_result0_i__7 O[26] -pin CORE|_alu_0|o_ROB_result_i__0 I0[26]
load net CORE|_rob|result0[2] -attr @rip(#000000) O[2] -attr @name result0[2] -pin CORE|_rob|result0_i O[2] -pin CORE|_rob|result_reg[31:0] D[2]
load net CORE|_alu_0|o_ROB_result0_i__7_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i__7_n_6 -pin CORE|_alu_0|o_ROB_result0_i__7 O[25] -pin CORE|_alu_0|o_ROB_result_i__0 I0[25]
load net CORE|_alu_0|o_ROB_result0_i__7_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i__7_n_7 -pin CORE|_alu_0|o_ROB_result0_i__7 O[24] -pin CORE|_alu_0|o_ROB_result_i__0 I0[24]
load net CORE|_alu_0|o_ROB_result0_i__7_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i__7_n_8 -pin CORE|_alu_0|o_ROB_result0_i__7 O[23] -pin CORE|_alu_0|o_ROB_result_i__0 I0[23]
load net CORE|_alu_0|o_ROB_result0_i__7_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i__7_n_9 -pin CORE|_alu_0|o_ROB_result0_i__7 O[22] -pin CORE|_alu_0|o_ROB_result_i__0 I0[22]
load net MEM_read_data[46] -attr @rip(#000000) read_data_[46] -pin CORE read_data[46] -pin MEM_CTRL read_data_[46]
load net CORE|write_data[24] -attr @rip o_MC_write_data[24] -attr @name write_data[24] -hierPin CORE write_data[24] -pin CORE|_mmu o_MC_write_data[24]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_10 -attr @rip O[21] -attr @name o_ROB_newpc0_i__5_n_10 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[21] -pin CORE|_alu_0|o_ROB_newpc_i I4[21]
load net CORE|_mem|d2_reg__0[6] -attr @rip Q[6] -attr @name d2_reg__0[6] -pin CORE|_mem|d2_reg Q[6] -pin CORE|_mem|o_MMU_wdata_reg D[6]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_11 -attr @rip O[20] -attr @name o_ROB_newpc0_i__5_n_11 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[20] -pin CORE|_alu_0|o_ROB_newpc_i I4[20]
load net CORE|_alu_0|i_IDSUE_imm[4] -attr @rip i_IDSUE_imm[4] -attr @name i_IDSUE_imm[4] -hierPin CORE|_alu_0 i_IDSUE_imm[4] -pin CORE|_alu_0|o_ROB_newpc0_i I0[4] -pin CORE|_alu_0|o_ROB_result0_i I1[4] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[4] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[4] -pin CORE|_alu_0|o_ROB_result0_i__5 I1[4] -pin CORE|_alu_0|o_ROB_result1_i I1[4] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[4] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[4] -pin CORE|_alu_0|o_ROB_result_i__1 I1[4]
load net CORE|IF_MMU_addr[23] -attr @rip o_MMU_addr[23] -attr @name IF_MMU_addr[23] -pin CORE|_if o_MMU_addr[23] -pin CORE|_mmu i_IF_addr[23]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_12 -attr @rip O[19] -attr @name o_ROB_newpc0_i__5_n_12 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[19] -pin CORE|_alu_0|o_ROB_newpc_i I4[19]
load net CORE|IDSUE_ALU[0][52] -attr @rip o_ALU_list[52] -attr @name IDSUE_ALU[0][52] -pin CORE|_alu_0 i_IDSUE_d2[13] -pin CORE|_idsue o_ALU_list[52]
load net CORE|IDSUE_ALU[2][38] -attr @rip o_ALU_list[352] -attr @name IDSUE_ALU[2][38] -pin CORE|_alu_2 i_IDSUE_imm[31] -pin CORE|_idsue o_ALU_list[352]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_13 -attr @rip O[18] -attr @name o_ROB_newpc0_i__5_n_13 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[18] -pin CORE|_alu_0|o_ROB_newpc_i I4[18]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_14 -attr @rip O[17] -attr @name o_ROB_newpc0_i__5_n_14 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[17] -pin CORE|_alu_0|o_ROB_newpc_i I4[17]
load net CORE|_rob|i_AM_list[187] -attr @rip(#000000) i_AM_list[187] -attr @name i_AM_list[187] -hierPin CORE|_rob i_AM_list[187] -pin CORE|_rob|excp0_i I[187] -pin CORE|_rob|pc0_i I[187] -pin CORE|_rob|rd0_i I[187] -pin CORE|_rob|result0_i I[187]
load net CORE|_rob|o_PCREG_newpc[20] -attr @rip(#000000) 20 -attr @name o_PCREG_newpc[20] -hierPin CORE|_rob o_PCREG_newpc[20] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[20]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_15 -attr @rip O[16] -attr @name o_ROB_newpc0_i__5_n_15 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[16] -pin CORE|_alu_0|o_ROB_newpc_i I4[16]
load net MEM_write_data[42] -attr @rip(#000000) write_data[42] -pin CORE write_data[42] -pin MEM_CTRL write_data_[42]
load net CORE|_alu_0|i_IDSUE_pc[9] -attr @rip i_IDSUE_pc[9] -attr @name i_IDSUE_pc[9] -hierPin CORE|_alu_0 i_IDSUE_pc[9] -pin CORE|_alu_0|o_ROB_newpc0_i I1[9] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[9]
load net CORE|IF_IFID_pc[21] -attr @rip o_IFID_pc[21] -attr @name IF_IFID_pc[21] -pin CORE|_if o_IFID_pc[21] -pin CORE|_ifid i_IF_pc[21]
load net CORE|AM_ROB[2][62] -attr @rip o_ROB_newpc[23] -attr @name AM_ROB[2][62] -pin CORE|_alu_2 o_ROB_newpc[23] -pin CORE|_rob i_AM_list[212]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_16 -attr @rip O[15] -attr @name o_ROB_newpc0_i__5_n_16 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[15] -pin CORE|_alu_0|o_ROB_newpc_i I4[15]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_17 -attr @rip O[14] -attr @name o_ROB_newpc0_i__5_n_17 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[14] -pin CORE|_alu_0|o_ROB_newpc_i I4[14]
load net CORE|_alu_0|o_ROB_result0_i__11_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i__11_n_0 -pin CORE|_alu_0|o_ROB_result0_i__11 O[31] -pin CORE|_alu_0|o_ROB_result_i__0 I4[31]
load net CORE|IDSUE_ALU[1][49] -attr @rip o_ALU_list[206] -attr @name IDSUE_ALU[1][49] -pin CORE|_alu_1 i_IDSUE_d2[10] -pin CORE|_idsue o_ALU_list[206]
load net CORE|AM_ROB[2][47] -attr @rip o_ROB_newpc[8] -attr @name AM_ROB[2][47] -pin CORE|_alu_2 o_ROB_newpc[8] -pin CORE|_rob i_AM_list[197]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_18 -attr @rip O[13] -attr @name o_ROB_newpc0_i__5_n_18 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[13] -pin CORE|_alu_0|o_ROB_newpc_i I4[13]
load net CORE|_alu_0|o_ROB_result0_i__11_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i__11_n_1 -pin CORE|_alu_0|o_ROB_result0_i__11 O[30] -pin CORE|_alu_0|o_ROB_result_i__0 I4[30]
load net CORE|_rob|i_AM_list[99] -attr @rip(#000000) i_AM_list[99] -attr @name i_AM_list[99] -hierPin CORE|_rob i_AM_list[99] -pin CORE|_rob|excp0_i I[99] -pin CORE|_rob|pc0_i I[99] -pin CORE|_rob|rd0_i I[99] -pin CORE|_rob|result0_i I[99]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_19 -attr @rip O[12] -attr @name o_ROB_newpc0_i__5_n_19 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[12] -pin CORE|_alu_0|o_ROB_newpc_i I4[12]
load net CORE|_alu_0|o_ROB_result0_i__11_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i__11_n_2 -pin CORE|_alu_0|o_ROB_result0_i__11 O[29] -pin CORE|_alu_0|o_ROB_result_i__0 I4[29]
load net CORE|_alu_0|o_ROB_result0_i__11_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i__11_n_3 -pin CORE|_alu_0|o_ROB_result0_i__11 O[28] -pin CORE|_alu_0|o_ROB_result_i__0 I4[28]
load net CORE|_alu_0|o_ROB_result0_i__11_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i__11_n_4 -pin CORE|_alu_0|o_ROB_result0_i__11 O[27] -pin CORE|_alu_0|o_ROB_result_i__0 I4[27]
load net CORE|_alu_0|o_ROB_result0_i__11_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i__11_n_5 -pin CORE|_alu_0|o_ROB_result0_i__11 O[26] -pin CORE|_alu_0|o_ROB_result_i__0 I4[26]
load net CORE|MMU_IF_addr[0] -attr @rip o_IF_addr[0] -attr @name MMU_IF_addr[0] -pin CORE|_if i_MMU_addr[0] -pin CORE|_mmu o_IF_addr[0]
load net CORE|_alu_0|o_ROB_result0_i__11_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i__11_n_6 -pin CORE|_alu_0|o_ROB_result0_i__11 O[25] -pin CORE|_alu_0|o_ROB_result_i__0 I4[25]
load net CORE|ROB_IDSUE_wreg[4] -attr @rip o_IDSUE_wreg[4] -attr @name ROB_IDSUE_wreg[4] -pin CORE|_idsue i_ROB_wreg[4] -pin CORE|_rob o_IDSUE_wreg[4]
load net CORE|_alu_0|o_ROB_result0_i__11_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i__11_n_7 -pin CORE|_alu_0|o_ROB_result0_i__11 O[24] -pin CORE|_alu_0|o_ROB_result_i__0 I4[24]
load net CORE|IDSUE_ALU[1][90] -attr @rip o_ALU_list[247] -attr @name IDSUE_ALU[1][90] -pin CORE|_alu_1 i_IDSUE_d1[15] -pin CORE|_idsue o_ALU_list[247]
load net MEM_rw_flag[0] -attr @rip(#000000) rw_flag[0] -pin CORE rw_flag[0] -pin MEM_CTRL rw_flag_[0]
load net CORE|_mem|i_MMU_waddr[17] -attr @rip i_MMU_waddr[17] -attr @name i_MMU_waddr[17] -hierPin CORE|_mem i_MMU_waddr[17] -pin CORE|_mem|o_ROB_cnt0_i I0[17]
load net CORE|_alu_0|o_ROB_result0_i__11_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i__11_n_8 -pin CORE|_alu_0|o_ROB_result0_i__11 O[23] -pin CORE|_alu_0|o_ROB_result_i__0 I4[23]
load net CORE|_alu_0|o_ROB_result0_i__11_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i__11_n_9 -pin CORE|_alu_0|o_ROB_result0_i__11 O[22] -pin CORE|_alu_0|o_ROB_result_i__0 I4[22]
load net CORE|write_data[25] -attr @rip o_MC_write_data[25] -attr @name write_data[25] -hierPin CORE write_data[25] -pin CORE|_mmu o_MC_write_data[25]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_20 -attr @rip O[11] -attr @name o_ROB_newpc0_i__5_n_20 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[11] -pin CORE|_alu_0|o_ROB_newpc_i I4[11]
load net CORE|_rob|i_AM_list[184] -attr @rip(#000000) i_AM_list[184] -attr @name i_AM_list[184] -hierPin CORE|_rob i_AM_list[184] -pin CORE|_rob|excp0_i I[184] -pin CORE|_rob|pc0_i I[184] -pin CORE|_rob|rd0_i I[184] -pin CORE|_rob|result0_i I[184]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_21 -attr @rip O[10] -attr @name o_ROB_newpc0_i__5_n_21 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[10] -pin CORE|_alu_0|o_ROB_newpc_i I4[10]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_22 -attr @rip O[9] -attr @name o_ROB_newpc0_i__5_n_22 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[9] -pin CORE|_alu_0|o_ROB_newpc_i I4[9]
load net CORE|IFID_ID_pc[0] -attr @rip o_ID_pc[0] -attr @name IFID_ID_pc[0] -pin CORE|_id i_IFID_pc[0] -pin CORE|_ifid o_ID_pc[0]
load net CORE|IF_MMU_addr[26] -attr @rip o_MMU_addr[26] -attr @name IF_MMU_addr[26] -pin CORE|_if o_MMU_addr[26] -pin CORE|_mmu i_IF_addr[26]
load net CORE|IDSUE_ALU[0][53] -attr @rip o_ALU_list[53] -attr @name IDSUE_ALU[0][53] -pin CORE|_alu_0 i_IDSUE_d2[14] -pin CORE|_idsue o_ALU_list[53]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_23 -attr @rip O[8] -attr @name o_ROB_newpc0_i__5_n_23 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[8] -pin CORE|_alu_0|o_ROB_newpc_i I4[8]
load net MEM_write_data[41] -attr @rip(#000000) write_data[41] -pin CORE write_data[41] -pin MEM_CTRL write_data_[41]
load net CORE|_alu_0|i_IDSUE_pc[8] -attr @rip i_IDSUE_pc[8] -attr @name i_IDSUE_pc[8] -hierPin CORE|_alu_0 i_IDSUE_pc[8] -pin CORE|_alu_0|o_ROB_newpc0_i I1[8] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[8]
load net CORE|_alu_0|i_IDSUE_imm[7] -attr @rip i_IDSUE_imm[7] -attr @name i_IDSUE_imm[7] -hierPin CORE|_alu_0 i_IDSUE_imm[7] -pin CORE|_alu_0|o_ROB_newpc0_i I0[7] -pin CORE|_alu_0|o_ROB_result0_i I1[7] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[7] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[7] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[7] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[7] -pin CORE|_alu_0|o_ROB_result_i__1 I1[7]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_24 -attr @rip O[7] -attr @name o_ROB_newpc0_i__5_n_24 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[7] -pin CORE|_alu_0|o_ROB_newpc_i I4[7]
load net CORE|_mem|d1[1] -attr @rip Q[1] -attr @name d1[1] -pin CORE|_mem|addr0_i I0[1] -pin CORE|_mem|d1_reg Q[1]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_25 -attr @rip O[6] -attr @name o_ROB_newpc0_i__5_n_25 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[6] -pin CORE|_alu_0|o_ROB_newpc_i I4[6]
load net CORE|AM_ROB[2][46] -attr @rip o_ROB_newpc[7] -attr @name AM_ROB[2][46] -pin CORE|_alu_2 o_ROB_newpc[7] -pin CORE|_rob i_AM_list[196]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_26 -attr @rip O[5] -attr @name o_ROB_newpc0_i__5_n_26 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[5] -pin CORE|_alu_0|o_ROB_newpc_i I4[5]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_27 -attr @rip O[4] -attr @name o_ROB_newpc0_i__5_n_27 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[4] -pin CORE|_alu_0|o_ROB_newpc_i I4[4]
load net CORE|AM_ROB[2][65] -attr @rip o_ROB_newpc[26] -attr @name AM_ROB[2][65] -pin CORE|_alu_2 o_ROB_newpc[26] -pin CORE|_rob i_AM_list[215]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_28 -attr @rip O[3] -attr @name o_ROB_newpc0_i__5_n_28 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[3] -pin CORE|_alu_0|o_ROB_newpc_i I4[3]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_29 -attr @rip O[2] -attr @name o_ROB_newpc0_i__5_n_29 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[2] -pin CORE|_alu_0|o_ROB_newpc_i I4[2]
load net CORE|_rob|o_AM_i__0_n_20 -attr @rip(#000000) O[15] -attr @name o_AM_i__0_n_20 -pin CORE|_rob|o_AM_i__0 O[15] -pin CORE|_rob|o_AM_reg[35:0] RST[15]
load net CORE|_rob|o_AM_i__0_n_21 -attr @rip(#000000) O[14] -attr @name o_AM_i__0_n_21 -pin CORE|_rob|o_AM_i__0 O[14] -pin CORE|_rob|o_AM_reg[35:0] RST[14]
load net CORE|_rob|o_AM_i__0_n_22 -attr @rip(#000000) O[13] -attr @name o_AM_i__0_n_22 -pin CORE|_rob|o_AM_i__0 O[13] -pin CORE|_rob|o_AM_reg[35:0] RST[13]
load net CORE|_rob|o_AM_i__0_n_23 -attr @rip(#000000) O[12] -attr @name o_AM_i__0_n_23 -pin CORE|_rob|o_AM_i__0 O[12] -pin CORE|_rob|o_AM_reg[35:0] RST[12]
load net CORE|_rob|o_AM_i__0_n_24 -attr @rip(#000000) O[11] -attr @name o_AM_i__0_n_24 -pin CORE|_rob|o_AM_i__0 O[11] -pin CORE|_rob|o_AM_reg[35:0] RST[11]
load net CORE|IDSUE_ALU[1][91] -attr @rip o_ALU_list[248] -attr @name IDSUE_ALU[1][91] -pin CORE|_alu_1 i_IDSUE_d1[16] -pin CORE|_idsue o_ALU_list[248]
load net CORE|_rob|o_AM_i__0_n_25 -attr @rip(#000000) O[10] -attr @name o_AM_i__0_n_25 -pin CORE|_rob|o_AM_i__0 O[10] -pin CORE|_rob|o_AM_reg[35:0] RST[10]
load net CORE|_mem|i_MMU_waddr[18] -attr @rip i_MMU_waddr[18] -attr @name i_MMU_waddr[18] -hierPin CORE|_mem i_MMU_waddr[18] -pin CORE|_mem|o_ROB_cnt0_i I0[18]
load net CORE|_rob|o_AM_i__0_n_26 -attr @rip(#000000) O[9] -attr @name o_AM_i__0_n_26 -pin CORE|_rob|o_AM_i__0 O[9] -pin CORE|_rob|o_AM_reg[35:0] RST[9]
load net CORE|IDSUE_ALU[0][50] -attr @rip o_ALU_list[50] -attr @name IDSUE_ALU[0][50] -pin CORE|_alu_0 i_IDSUE_d2[11] -pin CORE|_idsue o_ALU_list[50]
load net CORE|_rob|o_AM_i__0_n_27 -attr @rip(#000000) O[8] -attr @name o_AM_i__0_n_27 -pin CORE|_rob|o_AM_i__0 O[8] -pin CORE|_rob|o_AM_reg[35:0] RST[8]
load net CORE|_rob|i_AM_list[185] -attr @rip(#000000) i_AM_list[185] -attr @name i_AM_list[185] -hierPin CORE|_rob i_AM_list[185] -pin CORE|_rob|excp0_i I[185] -pin CORE|_rob|pc0_i I[185] -pin CORE|_rob|rd0_i I[185] -pin CORE|_rob|result0_i I[185]
load net CORE|_rob|o_AM_i__0_n_28 -attr @rip(#000000) O[7] -attr @name o_AM_i__0_n_28 -pin CORE|_rob|o_AM_i__0 O[7] -pin CORE|_rob|o_AM_reg[35:0] RST[7]
load net CORE|IF_MMU_addr[25] -attr @rip o_MMU_addr[25] -attr @name IF_MMU_addr[25] -pin CORE|_if o_MMU_addr[25] -pin CORE|_mmu i_IF_addr[25]
load net CORE|_alu_0|i_IDSUE_imm[6] -attr @rip i_IDSUE_imm[6] -attr @name i_IDSUE_imm[6] -hierPin CORE|_alu_0 i_IDSUE_imm[6] -pin CORE|_alu_0|o_ROB_newpc0_i I0[6] -pin CORE|_alu_0|o_ROB_result0_i I1[6] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[6] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[6] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[6] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[6] -pin CORE|_alu_0|o_ROB_result_i__1 I1[6]
load net CORE|_rob|o_AM_i__0_n_29 -attr @rip(#000000) O[6] -attr @name o_AM_i__0_n_29 -pin CORE|_rob|o_AM_i__0 O[6] -pin CORE|_rob|o_AM_reg[35:0] RST[6]
load net CORE|IFID_ID_pc[1] -attr @rip o_ID_pc[1] -attr @name IFID_ID_pc[1] -pin CORE|_id i_IFID_pc[1] -pin CORE|_ifid o_ID_pc[1]
load net CORE|AM_ROB[2][45] -attr @rip o_ROB_newpc[6] -attr @name AM_ROB[2][45] -pin CORE|_alu_2 o_ROB_newpc[6] -pin CORE|_rob i_AM_list[195]
load net CORE|_mem|d1[2] -attr @rip Q[2] -attr @name d1[2] -pin CORE|_mem|addr0_i I0[2] -pin CORE|_mem|d1_reg Q[2]
load net MEM_write_data[44] -attr @rip(#000000) write_data[44] -pin CORE write_data[44] -pin MEM_CTRL write_data_[44]
load net CORE|AM_ROB[2][64] -attr @rip o_ROB_newpc[25] -attr @name AM_ROB[2][64] -pin CORE|_alu_2 o_ROB_newpc[25] -pin CORE|_rob i_AM_list[214]
load net CORE|_rob|o_AM_i__0_n_10 -attr @rip(#000000) O[25] -attr @name o_AM_i__0_n_10 -pin CORE|_rob|o_AM_i__0 O[25] -pin CORE|_rob|o_AM_reg[35:0] RST[25]
load net CORE|_rob|o_AM_i__0_n_11 -attr @rip(#000000) O[24] -attr @name o_AM_i__0_n_11 -pin CORE|_rob|o_AM_i__0 O[24] -pin CORE|_rob|o_AM_reg[35:0] RST[24]
load net CORE|_rob|o_AM_i__0_n_12 -attr @rip(#000000) O[23] -attr @name o_AM_i__0_n_12 -pin CORE|_rob|o_AM_i__0 O[23] -pin CORE|_rob|o_AM_reg[35:0] RST[23]
load net CORE|_rob|o_AM_i__0_n_13 -attr @rip(#000000) O[22] -attr @name o_AM_i__0_n_13 -pin CORE|_rob|o_AM_i__0 O[22] -pin CORE|_rob|o_AM_reg[35:0] RST[22]
load net CORE|_rob|o_AM_i__0_n_14 -attr @rip(#000000) O[21] -attr @name o_AM_i__0_n_14 -pin CORE|_rob|o_AM_i__0 O[21] -pin CORE|_rob|o_AM_reg[35:0] RST[21]
load net CORE|_mem|i_MMU_waddr[15] -attr @rip i_MMU_waddr[15] -attr @name i_MMU_waddr[15] -hierPin CORE|_mem i_MMU_waddr[15] -pin CORE|_mem|o_ROB_cnt0_i I0[15]
load net CORE|_rob|o_AM_i__0_n_15 -attr @rip(#000000) O[20] -attr @name o_AM_i__0_n_15 -pin CORE|_rob|o_AM_i__0 O[20] -pin CORE|_rob|o_AM_reg[35:0] RST[20]
load net CORE|_alu_0|i_IDSUE_imm[1] -attr @rip i_IDSUE_imm[1] -attr @name i_IDSUE_imm[1] -hierPin CORE|_alu_0 i_IDSUE_imm[1] -pin CORE|_alu_0|o_ROB_newpc0_i I0[1] -pin CORE|_alu_0|o_ROB_result0_i I1[1] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__5 I1[1] -pin CORE|_alu_0|o_ROB_result1_i I1[1] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[1] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[1] -pin CORE|_alu_0|o_ROB_result_i__1 I1[1]
load net CORE|_rob|o_AM_i__0_n_16 -attr @rip(#000000) O[19] -attr @name o_AM_i__0_n_16 -pin CORE|_rob|o_AM_i__0 O[19] -pin CORE|_rob|o_AM_reg[35:0] RST[19]
load net CORE|_rob|i_AM_list[182] -attr @rip(#000000) i_AM_list[182] -attr @name i_AM_list[182] -hierPin CORE|_rob i_AM_list[182] -pin CORE|_rob|excp0_i I[182] -pin CORE|_rob|pc0_i I[182] -pin CORE|_rob|rd0_i I[182] -pin CORE|_rob|result0_i I[182]
load net CORE|_rob|o_AM_i__0_n_17 -attr @rip(#000000) O[18] -attr @name o_AM_i__0_n_17 -pin CORE|_rob|o_AM_i__0 O[18] -pin CORE|_rob|o_AM_reg[35:0] RST[18]
load net CORE|IDSUE_ALU[1][92] -attr @rip o_ALU_list[249] -attr @name IDSUE_ALU[1][92] -pin CORE|_alu_1 i_IDSUE_d1[17] -pin CORE|_idsue o_ALU_list[249]
load net CORE|_rob|o_AM_i__0_n_18 -attr @rip(#000000) O[17] -attr @name o_AM_i__0_n_18 -pin CORE|_rob|o_AM_i__0 O[17] -pin CORE|_rob|o_AM_reg[35:0] RST[17]
load net CORE|_rob|o_AM_i__0_n_19 -attr @rip(#000000) O[16] -attr @name o_AM_i__0_n_19 -pin CORE|_rob|o_AM_i__0 O[16] -pin CORE|_rob|o_AM_reg[35:0] RST[16]
load net CORE|IDSUE_ALU[0][51] -attr @rip o_ALU_list[51] -attr @name IDSUE_ALU[0][51] -pin CORE|_alu_0 i_IDSUE_d2[12] -pin CORE|_idsue o_ALU_list[51]
load net CORE|AM_ROB[2][44] -attr @rip o_ROB_newpc[5] -attr @name AM_ROB[2][44] -pin CORE|_alu_2 o_ROB_newpc[5] -pin CORE|_rob i_AM_list[194]
load net CORE|AM_ROB[0][47] -attr @rip o_ROB_newpc[8] -attr @name AM_ROB[0][47] -pin CORE|_alu_0 o_ROB_newpc[8] -pin CORE|_rob i_AM_list[47]
load net MEM_write_data[43] -attr @rip(#000000) write_data[43] -pin CORE write_data[43] -pin MEM_CTRL write_data_[43]
load net CORE|_mem|d1[3] -attr @rip Q[3] -attr @name d1[3] -pin CORE|_mem|addr0_i I0[3] -pin CORE|_mem|d1_reg Q[3]
load net CORE|AM_ROB[2][67] -attr @rip o_ROB_newpc[28] -attr @name AM_ROB[2][67] -pin CORE|_alu_2 o_ROB_newpc[28] -pin CORE|_rob i_AM_list[217]
load net CORE|_rob|i_AM_list[13] -attr @rip(#000000) i_AM_list[13] -attr @name i_AM_list[13] -hierPin CORE|_rob i_AM_list[13] -pin CORE|_rob|excp0_i I[13] -pin CORE|_rob|pc0_i I[13] -pin CORE|_rob|rd0_i I[13] -pin CORE|_rob|result0_i I[13]
load net CORE|_mem|i_IDSUE_imm[0] -attr @rip i_IDSUE_imm[0] -attr @name i_IDSUE_imm[0] -hierPin CORE|_mem i_IDSUE_imm[0] -pin CORE|_mem|addr0_i I1
netloc CORE|_mem|i_IDSUE_imm[0] 1 0 5 1520 4788 NJ 4788 2190J 4818 NJ 4818 2820J
load net CORE|_alu_0|i_IDSUE_imm[0] -attr @rip i_IDSUE_imm[0] -attr @name i_IDSUE_imm[0] -hierPin CORE|_alu_0 i_IDSUE_imm[0] -pin CORE|_alu_0|o_ROB_newpc0_i I0[0] -pin CORE|_alu_0|o_ROB_result0_i I1[0] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__5 I1[0] -pin CORE|_alu_0|o_ROB_result1_i I1[0] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[0] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[0] -pin CORE|_alu_0|o_ROB_result_i__1 I1[0]
load net CORE|_mem|i_MMU_waddr[16] -attr @rip i_MMU_waddr[16] -attr @name i_MMU_waddr[16] -hierPin CORE|_mem i_MMU_waddr[16] -pin CORE|_mem|o_ROB_cnt0_i I0[16]
load net CORE|IDSUE_ALU[2][34] -attr @rip o_ALU_list[348] -attr @name IDSUE_ALU[2][34] -pin CORE|_alu_2 i_IDSUE_imm[27] -pin CORE|_idsue o_ALU_list[348]
load net CORE|_rob|i_AM_list[183] -attr @rip(#000000) i_AM_list[183] -attr @name i_AM_list[183] -hierPin CORE|_rob i_AM_list[183] -pin CORE|_rob|excp0_i I[183] -pin CORE|_rob|pc0_i I[183] -pin CORE|_rob|rd0_i I[183] -pin CORE|_rob|result0_i I[183]
load net CORE|_alu_0|i_IDSUE_pc[5] -attr @rip i_IDSUE_pc[5] -attr @name i_IDSUE_pc[5] -hierPin CORE|_alu_0 i_IDSUE_pc[5] -pin CORE|_alu_0|o_ROB_newpc0_i I1[5] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[5]
load net CORE|_rob|result0[8] -attr @rip(#000000) O[8] -attr @name result0[8] -pin CORE|_rob|result0_i O[8] -pin CORE|_rob|result_reg[31:0] D[8]
load net CORE|AM_ROB[2][43] -attr @rip o_ROB_newpc[4] -attr @name AM_ROB[2][43] -pin CORE|_alu_2 o_ROB_newpc[4] -pin CORE|_rob i_AM_list[193]
load net CORE|IDSUE_ALU[2][109] -attr @rip o_ALU_list[423] -attr @name IDSUE_ALU[2][109] -pin CORE|_alu_2 i_IDSUE_u1[2] -pin CORE|_idsue o_ALU_list[423]
load net CORE|AM_ROB[0][46] -attr @rip o_ROB_newpc[7] -attr @name AM_ROB[0][46] -pin CORE|_alu_0 o_ROB_newpc[7] -pin CORE|_rob i_AM_list[46]
load net CORE|_alu_0|i_IDSUE_opcode[0] -attr @rip i_IDSUE_opcode[0] -attr @name i_IDSUE_opcode[0] -hierPin CORE|_alu_0 i_IDSUE_opcode[0] -pin CORE|_alu_0|d1_ready_i__0 S[0] -pin CORE|_alu_0|d1_ready_i__3 S[0] -pin CORE|_alu_0|d2_ready_i__0 S[0] -pin CORE|_alu_0|d2_ready_i__3 S[0] -pin CORE|_alu_0|o_ROB_newpc_i__0 S[0] -pin CORE|_alu_0|o_ROB_newpc_i__2 S[0] -pin CORE|_alu_0|o_ROB_rd_i S[0] -pin CORE|_alu_0|o_ROB_result_i__1 S[0] -pin CORE|_alu_0|o_ROB_result_i__3 S[0]
load net CORE|_mem|d1[4] -attr @rip Q[4] -attr @name d1[4] -pin CORE|_mem|addr0_i I0[4] -pin CORE|_mem|d1_reg Q[4]
load net CORE|IDSUE_MEM[135] -attr @rip o_MEM[135] -attr @name IDSUE_MEM[135] -pin CORE|_idsue o_MEM[135] -pin CORE|_mem i_IDSUE_pc[14]
load net MEM_write_data[46] -attr @rip(#000000) write_data[46] -pin CORE write_data[46] -pin MEM_CTRL write_data_[46]
load net CORE|AM_ROB[2][66] -attr @rip o_ROB_newpc[27] -attr @name AM_ROB[2][66] -pin CORE|_alu_2 o_ROB_newpc[27] -pin CORE|_rob i_AM_list[216]
load net CORE|_rob|i_AM_list[12] -attr @rip(#000000) i_AM_list[12] -attr @name i_AM_list[12] -hierPin CORE|_rob i_AM_list[12] -pin CORE|_rob|excp0_i I[12] -pin CORE|_rob|pc0_i I[12] -pin CORE|_rob|rd0_i I[12] -pin CORE|_rob|result0_i I[12]
load net MEM_read_data[41] -attr @rip(#000000) read_data_[41] -pin CORE read_data[41] -pin MEM_CTRL read_data_[41]
load net CORE|_mem|i_MMU_waddr[13] -attr @rip i_MMU_waddr[13] -attr @name i_MMU_waddr[13] -hierPin CORE|_mem i_MMU_waddr[13] -pin CORE|_mem|o_ROB_cnt0_i I0[13]
load net CORE|_rob|i_AM_list[180] -attr @rip(#000000) i_AM_list[180] -attr @name i_AM_list[180] -hierPin CORE|_rob i_AM_list[180] -pin CORE|_rob|excp0_i I[180] -pin CORE|_rob|pc0_i I[180] -pin CORE|_rob|rd0_i I[180] -pin CORE|_rob|result0_i I[180]
load net CORE|_rob|o_AM[2] -attr @rip(#000000) 2 -attr @name o_AM[2] -hierPin CORE|_rob o_AM[2] -pin CORE|_rob|o_AM_reg[35:0] Q[2]
load net CORE|MMU_IF_busy -attr @name MMU_IF_busy -pin CORE|_if i_MMU_busy -pin CORE|_mmu o_IF_busy
netloc CORE|MMU_IF_busy 1 4 3 12810 1938 13270J 1658 13810
load net CORE|IDSUE_ALU[2][35] -attr @rip o_ALU_list[349] -attr @name IDSUE_ALU[2][35] -pin CORE|_alu_2 i_IDSUE_imm[28] -pin CORE|_idsue o_ALU_list[349]
load net CORE|_alu_0|i_IDSUE_pc[4] -attr @rip i_IDSUE_pc[4] -attr @name i_IDSUE_pc[4] -hierPin CORE|_alu_0 i_IDSUE_pc[4] -pin CORE|_alu_0|o_ROB_newpc0_i I1[4] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[4]
load net CORE|_alu_0|i_IDSUE_imm[3] -attr @rip i_IDSUE_imm[3] -attr @name i_IDSUE_imm[3] -hierPin CORE|_alu_0 i_IDSUE_imm[3] -pin CORE|_alu_0|o_ROB_newpc0_i I0[3] -pin CORE|_alu_0|o_ROB_result0_i I1[3] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[3] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[3] -pin CORE|_alu_0|o_ROB_result0_i__5 I1[3] -pin CORE|_alu_0|o_ROB_result1_i I1[3] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[3] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[3] -pin CORE|_alu_0|o_ROB_result_i__1 I1[3]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_10 -attr @rip O[21] -attr @name o_ROB_newpc0_i__1_n_10 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[21] -pin CORE|_alu_0|o_ROB_newpc_i I0[21]
load net CORE|_rob|result0[7] -attr @rip(#000000) O[7] -attr @name result0[7] -pin CORE|_rob|result0_i O[7] -pin CORE|_rob|result_reg[31:0] D[7]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_11 -attr @rip O[20] -attr @name o_ROB_newpc0_i__1_n_11 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[20] -pin CORE|_alu_0|o_ROB_newpc_i I0[20]
load net CORE|AM_ROB[2][42] -attr @rip o_ROB_newpc[3] -attr @name AM_ROB[2][42] -pin CORE|_alu_2 o_ROB_newpc[3] -pin CORE|_rob i_AM_list[192]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_12 -attr @rip O[19] -attr @name o_ROB_newpc0_i__1_n_12 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[19] -pin CORE|_alu_0|o_ROB_newpc_i I0[19]
load net CORE|IDSUE_ALU[2][108] -attr @rip o_ALU_list[422] -attr @name IDSUE_ALU[2][108] -pin CORE|_alu_2 i_IDSUE_u1[1] -pin CORE|_idsue o_ALU_list[422]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_13 -attr @rip O[18] -attr @name o_ROB_newpc0_i__1_n_13 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[18] -pin CORE|_alu_0|o_ROB_newpc_i I0[18]
load net CORE|AM_ROB[0][45] -attr @rip o_ROB_newpc[6] -attr @name AM_ROB[0][45] -pin CORE|_alu_0 o_ROB_newpc[6] -pin CORE|_rob i_AM_list[45]
load net CORE|MEM_MMU_raddr[19] -attr @rip o_MMU_raddr[19] -attr @name MEM_MMU_raddr[19] -pin CORE|_mem o_MMU_raddr[19] -pin CORE|_mmu i_MEM_raddr[19]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_14 -attr @rip O[17] -attr @name o_ROB_newpc0_i__1_n_14 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[17] -pin CORE|_alu_0|o_ROB_newpc_i I0[17]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_15 -attr @rip O[16] -attr @name o_ROB_newpc0_i__1_n_15 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[16] -pin CORE|_alu_0|o_ROB_newpc_i I0[16]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_16 -attr @rip O[15] -attr @name o_ROB_newpc0_i__1_n_16 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[15] -pin CORE|_alu_0|o_ROB_newpc_i I0[15]
load net CORE|read_data[10] -attr @rip read_data[10] -attr @name read_data[10] -hierPin CORE read_data[10] -pin CORE|_mmu i_MC_read_data[10]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_17 -attr @rip O[14] -attr @name o_ROB_newpc0_i__1_n_17 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[14] -pin CORE|_alu_0|o_ROB_newpc_i I0[14]
load net CORE|IDSUE_MEM[134] -attr @rip o_MEM[134] -attr @name IDSUE_MEM[134] -pin CORE|_idsue o_MEM[134] -pin CORE|_mem i_IDSUE_pc[13]
load net MEM_write_data[45] -attr @rip(#000000) write_data[45] -pin CORE write_data[45] -pin MEM_CTRL write_data_[45]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_18 -attr @rip O[13] -attr @name o_ROB_newpc0_i__1_n_18 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[13] -pin CORE|_alu_0|o_ROB_newpc_i I0[13]
load net CORE|_rob|i_AM_list[11] -attr @rip(#000000) i_AM_list[11] -attr @name i_AM_list[11] -hierPin CORE|_rob i_AM_list[11] -pin CORE|_rob|excp0_i I[11] -pin CORE|_rob|pc0_i I[11] -pin CORE|_rob|rd0_i I[11] -pin CORE|_rob|result0_i I[11]
load net CORE|_mem|d1[5] -attr @rip Q[5] -attr @name d1[5] -pin CORE|_mem|addr0_i I0[5] -pin CORE|_mem|d1_reg Q[5]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_19 -attr @rip O[12] -attr @name o_ROB_newpc0_i__1_n_19 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[12] -pin CORE|_alu_0|o_ROB_newpc_i I0[12]
load net CORE|IDSUE_MEM[122] -attr @rip o_MEM[122] -attr @name IDSUE_MEM[122] -pin CORE|_idsue o_MEM[122] -pin CORE|_mem i_IDSUE_pc[1]
load net MEM_read_data[40] -attr @rip(#000000) read_data_[40] -pin CORE read_data[40] -pin MEM_CTRL read_data_[40]
load net CORE|_mem|i_MMU_waddr[14] -attr @rip i_MMU_waddr[14] -attr @name i_MMU_waddr[14] -hierPin CORE|_mem i_MMU_waddr[14] -pin CORE|_mem|o_ROB_cnt0_i I0[14]
load net CORE|AM_ROB[2][69] -attr @rip o_ROB_newpc[30] -attr @name AM_ROB[2][69] -pin CORE|_alu_2 o_ROB_newpc[30] -pin CORE|_rob i_AM_list[219]
load net CORE|write_data[30] -attr @rip o_MC_write_data[30] -attr @name write_data[30] -hierPin CORE write_data[30] -pin CORE|_mmu o_MC_write_data[30]
load net UART_receivable -pin COMM receivable -pin UART receivable
netloc UART_receivable 1 5 3 1890 430 NJ 430 2690
load net CORE|_rob|i_AM_list[181] -attr @rip(#000000) i_AM_list[181] -attr @name i_AM_list[181] -hierPin CORE|_rob i_AM_list[181] -pin CORE|_rob|excp0_i I[181] -pin CORE|_rob|pc0_i I[181] -pin CORE|_rob|rd0_i I[181] -pin CORE|_rob|result0_i I[181]
load net CORE|_rob|o_AM[3] -attr @rip(#000000) 3 -attr @name o_AM[3] -hierPin CORE|_rob o_AM[3] -pin CORE|_rob|o_AM_reg[35:0] Q[3]
load net CORE|_alu_0|i_IDSUE_imm[2] -attr @rip i_IDSUE_imm[2] -attr @name i_IDSUE_imm[2] -hierPin CORE|_alu_0 i_IDSUE_imm[2] -pin CORE|_alu_0|o_ROB_newpc0_i I0[2] -pin CORE|_alu_0|o_ROB_result0_i I1[2] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__5 I1[2] -pin CORE|_alu_0|o_ROB_result1_i I1[2] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[2] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[2] -pin CORE|_alu_0|o_ROB_result_i__1 I1[2]
load net UART_recv_data[0] -attr @rip(#000000) recv_data[0] -pin COMM recv_data[0] -pin UART recv_data[0]
load net CORE|IDSUE_ALU[2][36] -attr @rip o_ALU_list[350] -attr @name IDSUE_ALU[2][36] -pin CORE|_alu_2 i_IDSUE_imm[29] -pin CORE|_idsue o_ALU_list[350]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_20 -attr @rip O[11] -attr @name o_ROB_newpc0_i__1_n_20 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[11] -pin CORE|_alu_0|o_ROB_newpc_i I0[11]
load net CORE|AM_ROB[0][44] -attr @rip o_ROB_newpc[5] -attr @name AM_ROB[0][44] -pin CORE|_alu_0 o_ROB_newpc[5] -pin CORE|_rob i_AM_list[44]
load net CORE|IDSUE_ALU[2][107] -attr @rip o_ALU_list[421] -attr @name IDSUE_ALU[2][107] -pin CORE|_alu_2 i_IDSUE_u1[0] -pin CORE|_idsue o_ALU_list[421]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_21 -attr @rip O[10] -attr @name o_ROB_newpc0_i__1_n_21 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[10] -pin CORE|_alu_0|o_ROB_newpc_i I0[10]
load net CORE|MEM_MMU_raddr[18] -attr @rip o_MMU_raddr[18] -attr @name MEM_MMU_raddr[18] -pin CORE|_mem o_MMU_raddr[18] -pin CORE|_mmu i_MEM_raddr[18]
load net CORE|_alu_0|i_IDSUE_pc[7] -attr @rip i_IDSUE_pc[7] -attr @name i_IDSUE_pc[7] -hierPin CORE|_alu_0 i_IDSUE_pc[7] -pin CORE|_alu_0|o_ROB_newpc0_i I1[7] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[7]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_22 -attr @rip O[9] -attr @name o_ROB_newpc0_i__1_n_22 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[9] -pin CORE|_alu_0|o_ROB_newpc_i I0[9]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_23 -attr @rip O[8] -attr @name o_ROB_newpc0_i__1_n_23 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[8] -pin CORE|_alu_0|o_ROB_newpc_i I0[8]
load net CORE|ROB_PCREG_we -attr @name ROB_PCREG_we -pin CORE|_pcreg i_ROB_we -pin CORE|_rob o_PCREG_we
netloc CORE|ROB_PCREG_we 1 2 2 11660 1838 NJ
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_24 -attr @rip O[7] -attr @name o_ROB_newpc0_i__1_n_24 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[7] -pin CORE|_alu_0|o_ROB_newpc_i I0[7]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_25 -attr @rip O[6] -attr @name o_ROB_newpc0_i__1_n_25 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[6] -pin CORE|_alu_0|o_ROB_newpc_i I0[6]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_26 -attr @rip O[5] -attr @name o_ROB_newpc0_i__1_n_26 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[5] -pin CORE|_alu_0|o_ROB_newpc_i I0[5]
load net CORE|read_data[11] -attr @rip read_data[11] -attr @name read_data[11] -hierPin CORE read_data[11] -pin CORE|_mmu i_MC_read_data[11]
load net CORE|_rob|i_AM_list[10] -attr @rip(#000000) i_AM_list[10] -attr @name i_AM_list[10] -hierPin CORE|_rob i_AM_list[10] -pin CORE|_rob|excp0_i I[10] -pin CORE|_rob|pc0_i I[10] -pin CORE|_rob|rd0_i I[10] -pin CORE|_rob|result0_i I[10]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_27 -attr @rip O[4] -attr @name o_ROB_newpc0_i__1_n_27 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[4] -pin CORE|_alu_0|o_ROB_newpc_i I0[4]
load net CORE|IDSUE_MEM[121] -attr @rip o_MEM[121] -attr @name IDSUE_MEM[121] -pin CORE|_idsue o_MEM[121] -pin CORE|_mem i_IDSUE_pc[0]
load net CORE|_mem|i_MMU_waddr[11] -attr @rip i_MMU_waddr[11] -attr @name i_MMU_waddr[11] -hierPin CORE|_mem i_MMU_waddr[11] -pin CORE|_mem|o_ROB_cnt0_i I0[11]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_28 -attr @rip O[3] -attr @name o_ROB_newpc0_i__1_n_28 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[3] -pin CORE|_alu_0|o_ROB_newpc_i I0[3]
load net CORE|_rob|o_IDSUE_free_i__0_n_0 -attr @name o_IDSUE_free_i__0_n_0 -pin CORE|_rob|o_IDSUE_free_i__0 O -pin CORE|_rob|o_IDSUE_free_reg[3:0] RST
netloc CORE|_rob|o_IDSUE_free_i__0_n_0 1 14 1 10830
load net CORE|_mem|d1[6] -attr @rip Q[6] -attr @name d1[6] -pin CORE|_mem|addr0_i I0[6] -pin CORE|_mem|d1_reg Q[6]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_29 -attr @rip O[2] -attr @name o_ROB_newpc0_i__1_n_29 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[2] -pin CORE|_alu_0|o_ROB_newpc_i I0[2]
load net CORE|AM_ROB[2][68] -attr @rip o_ROB_newpc[29] -attr @name AM_ROB[2][68] -pin CORE|_alu_2 o_ROB_newpc[29] -pin CORE|_rob i_AM_list[218]
load net CORE|IDSUE_MEM[137] -attr @rip o_MEM[137] -attr @name IDSUE_MEM[137] -pin CORE|_idsue o_MEM[137] -pin CORE|_mem i_IDSUE_pc[16]
load net MEM_write_data[48] -attr @rip(#000000) write_data[48] -pin CORE write_data[48] -pin MEM_CTRL write_data_[48]
load net CORE|write_data[60] -attr @rip o_MC_write_data[60] -attr @name write_data[60] -hierPin CORE write_data[60] -pin CORE|_mmu o_MC_write_data[60]
load net CORE|_rob|o_AM[4] -attr @rip(#000000) 4 -attr @name o_AM[4] -hierPin CORE|_rob o_AM[4] -pin CORE|_rob|o_AM_reg[35:0] Q[4]
load net CORE|IDSUE_ALU[2][106] -attr @rip o_ALU_list[420] -attr @name IDSUE_ALU[2][106] -pin CORE|_alu_2 i_IDSUE_d1[31] -pin CORE|_idsue o_ALU_list[420]
load net CORE|MEM_MMU_raddr[17] -attr @rip o_MMU_raddr[17] -attr @name MEM_MMU_raddr[17] -pin CORE|_mem o_MMU_raddr[17] -pin CORE|_mmu i_MEM_raddr[17]
load net CORE|IDSUE_ALU[2][37] -attr @rip o_ALU_list[351] -attr @name IDSUE_ALU[2][37] -pin CORE|_alu_2 i_IDSUE_imm[30] -pin CORE|_idsue o_ALU_list[351]
load net CORE|_alu_0|i_IDSUE_pc[6] -attr @rip i_IDSUE_pc[6] -attr @name i_IDSUE_pc[6] -hierPin CORE|_alu_0 i_IDSUE_pc[6] -pin CORE|_alu_0|o_ROB_newpc0_i I1[6] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[6]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_30 -attr @rip O[1] -attr @name o_ROB_newpc0_i__1_n_30 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[1] -pin CORE|_alu_0|o_ROB_newpc_i I0[1]
load net CORE|_rob|result0[9] -attr @rip(#000000) O[9] -attr @name result0[9] -pin CORE|_rob|result0_i O[9] -pin CORE|_rob|result_reg[31:0] D[9]
load net CORE|_alu_0|o_ROB_newpc0_i__1_n_31 -attr @rip O[0] -attr @name o_ROB_newpc0_i__1_n_31 -pin CORE|_alu_0|o_ROB_newpc0_i__1 O[0] -pin CORE|_alu_0|o_ROB_newpc_i I0[0]
load net CORE|IDSUE_ALU[1][98] -attr @rip o_ALU_list[255] -attr @name IDSUE_ALU[1][98] -pin CORE|_alu_1 i_IDSUE_d1[23] -pin CORE|_idsue o_ALU_list[255]
load net CORE|IDSUE_MEM[136] -attr @rip o_MEM[136] -attr @name IDSUE_MEM[136] -pin CORE|_idsue o_MEM[136] -pin CORE|_mem i_IDSUE_pc[15]
load net CORE|_mem|i_MMU_waddr[12] -attr @rip i_MMU_waddr[12] -attr @name i_MMU_waddr[12] -hierPin CORE|_mem i_MMU_waddr[12] -pin CORE|_mem|o_ROB_cnt0_i I0[12]
load net MEM_write_data[47] -attr @rip(#000000) write_data[47] -pin CORE write_data[47] -pin MEM_CTRL write_data_[47]
load net CORE|IDSUE_ALU[0][69] -attr @rip o_ALU_list[69] -attr @name IDSUE_ALU[0][69] -pin CORE|_alu_0 i_IDSUE_d2[30] -pin CORE|_idsue o_ALU_list[69]
load net CORE|IDSUE_ALU[2][30] -attr @rip o_ALU_list[344] -attr @name IDSUE_ALU[2][30] -pin CORE|_alu_2 i_IDSUE_imm[23] -pin CORE|_idsue o_ALU_list[344]
load net CORE|_alu_0|o_ROB_result2_i__2_n_0 -attr @name o_ROB_result2_i__2_n_0 -pin CORE|_alu_0|o_ROB_result0_i__2 S -pin CORE|_alu_0|o_ROB_result2_i__2 O
netloc CORE|_alu_0|o_ROB_result2_i__2_n_0 1 4 1 N
load net CORE|_mem|d1[7] -attr @rip Q[7] -attr @name d1[7] -pin CORE|_mem|addr0_i I0[7] -pin CORE|_mem|d1_reg Q[7]
load net CORE|IDSUE_MEM[124] -attr @rip o_MEM[124] -attr @name IDSUE_MEM[124] -pin CORE|_idsue o_MEM[124] -pin CORE|_mem i_IDSUE_pc[3]
load net CORE|_rob|rst -attr @name rst -hierPin CORE|_rob rst -pin CORE|_rob|cnt_reg[3:0] RST[3] -pin CORE|_rob|cnt_reg[3:0] RST[2] -pin CORE|_rob|cnt_reg[3:0] RST[1] -pin CORE|_rob|cnt_reg[3:0] SET[0] -pin CORE|_rob|excp_i S -pin CORE|_rob|nw_i__2 S -pin CORE|_rob|o_AM_i__0 S -pin CORE|_rob|o_IDSUE_free_i__0 S -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] RST -pin CORE|_rob|o_IDSUE_wreg_i__0 S -pin CORE|_rob|o_PCREG_newpc_reg[31:0] RST -pin CORE|_rob|o_PCREG_we_reg RST -pin CORE|_rob|pc_i S -pin CORE|_rob|rd_i S -pin CORE|_rob|result_i S
netloc CORE|_rob|rst 1 0 15 NJ 1606 NJ 1606 7010 N 7260 1596 NJ 1596 NJ 1596 NJ N 8410 1426 NJ 1426 NJ 1426 NJ N NJ 1426 9920 N 10370 N 10830
load net CORE|write_data[61] -attr @rip o_MC_write_data[61] -attr @name write_data[61] -hierPin CORE write_data[61] -pin CORE|_mmu o_MC_write_data[61]
load net CORE|_alu_0|o_ROB_result_i__0_n_20 -attr @rip O[11] -attr @name o_ROB_result_i__0_n_20 -pin CORE|_alu_0|o_ROB_result_i__0 O[11] -pin CORE|_alu_0|o_ROB_result_i__1 I3[11]
load net CORE|_alu_0|i_IDSUE_pc[1] -attr @rip i_IDSUE_pc[1] -attr @name i_IDSUE_pc[1] -hierPin CORE|_alu_0 i_IDSUE_pc[1] -pin CORE|_alu_0|o_ROB_newpc0_i I1[1] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[1]
load net CORE|_rob|result0[4] -attr @rip(#000000) O[4] -attr @name result0[4] -pin CORE|_rob|result0_i O[4] -pin CORE|_rob|result_reg[31:0] D[4]
load net CORE|_alu_0|o_ROB_result_i__0_n_21 -attr @rip O[10] -attr @name o_ROB_result_i__0_n_21 -pin CORE|_alu_0|o_ROB_result_i__0 O[10] -pin CORE|_alu_0|o_ROB_result_i__1 I3[10]
load net CORE|_rob|i_AM_list[17] -attr @rip(#000000) i_AM_list[17] -attr @name i_AM_list[17] -hierPin CORE|_rob i_AM_list[17] -pin CORE|_rob|excp0_i I[17] -pin CORE|_rob|pc0_i I[17] -pin CORE|_rob|rd0_i I[17] -pin CORE|_rob|result0_i I[17]
load net CORE|_alu_0|o_ROB_result_i__0_n_22 -attr @rip O[9] -attr @name o_ROB_result_i__0_n_22 -pin CORE|_alu_0|o_ROB_result_i__0 O[9] -pin CORE|_alu_0|o_ROB_result_i__1 I3[9]
load net CORE|_rob|result[0] -attr @name result[0] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[0] -pin CORE|_rob|result_reg[31:0] Q[0]
load net CORE|_alu_0|o_ROB_result_i__0_n_23 -attr @rip O[8] -attr @name o_ROB_result_i__0_n_23 -pin CORE|_alu_0|o_ROB_result_i__0 O[8] -pin CORE|_alu_0|o_ROB_result_i__1 I3[8]
load net CORE|IDSUE_ALU[2][105] -attr @rip o_ALU_list[419] -attr @name IDSUE_ALU[2][105] -pin CORE|_alu_2 i_IDSUE_d1[30] -pin CORE|_idsue o_ALU_list[419]
load net CORE|_alu_0|o_ROB_result0_i__3_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i__3_n_30 -pin CORE|_alu_0|o_ROB_result0_i__3 O[1] -pin CORE|_alu_0|o_ROB_result_i I3[1]
load net CORE|_rob|o_AM[5] -attr @rip(#000000) 5 -attr @name o_AM[5] -hierPin CORE|_rob o_AM[5] -pin CORE|_rob|o_AM_reg[35:0] Q[5]
load net CORE|MEM_MMU_raddr[16] -attr @rip o_MMU_raddr[16] -attr @name MEM_MMU_raddr[16] -pin CORE|_mem o_MMU_raddr[16] -pin CORE|_mmu i_MEM_raddr[16]
load net CORE|_rob|p_0_in[6] -attr @rip(#000000) O[6] -attr @name p_0_in[6] -pin CORE|_rob|excp0_i S[6] -pin CORE|_rob|pc1_i I0[6] -pin CORE|_rob|pc2_i O[6] -pin CORE|_rob|rd1_i I0[6] -pin CORE|_rob|result1_i I0[6]
load net CORE|_alu_0|o_ROB_result_i__0_n_24 -attr @rip O[7] -attr @name o_ROB_result_i__0_n_24 -pin CORE|_alu_0|o_ROB_result_i__0 O[7] -pin CORE|_alu_0|o_ROB_result_i__1 I3[7]
load net CORE|_alu_0|o_ROB_result0_i__3_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i__3_n_31 -pin CORE|_alu_0|o_ROB_result0_i__3 O[0] -pin CORE|_alu_0|o_ROB_result_i I3[0]
load net CORE|_alu_0|o_ROB_result_i__0_n_25 -attr @rip O[6] -attr @name o_ROB_result_i__0_n_25 -pin CORE|_alu_0|o_ROB_result_i__0 O[6] -pin CORE|_alu_0|o_ROB_result_i__1 I3[6]
load net CORE|_alu_0|o_ROB_result_i__0_n_26 -attr @rip O[5] -attr @name o_ROB_result_i__0_n_26 -pin CORE|_alu_0|o_ROB_result_i__0 O[5] -pin CORE|_alu_0|o_ROB_result_i__1 I3[5]
load net CORE|_mem|i_MMU_rdata[7] -attr @rip i_MMU_rdata[7] -attr @name i_MMU_rdata[7] -hierPin CORE|_mem i_MMU_rdata[7] -pin CORE|_mem|o_ROB_result_i I0[31] -pin CORE|_mem|o_ROB_result_i I0[30] -pin CORE|_mem|o_ROB_result_i I0[29] -pin CORE|_mem|o_ROB_result_i I0[28] -pin CORE|_mem|o_ROB_result_i I0[27] -pin CORE|_mem|o_ROB_result_i I0[26] -pin CORE|_mem|o_ROB_result_i I0[25] -pin CORE|_mem|o_ROB_result_i I0[24] -pin CORE|_mem|o_ROB_result_i I0[23] -pin CORE|_mem|o_ROB_result_i I0[22] -pin CORE|_mem|o_ROB_result_i I0[21] -pin CORE|_mem|o_ROB_result_i I0[20] -pin CORE|_mem|o_ROB_result_i I0[19] -pin CORE|_mem|o_ROB_result_i I0[18] -pin CORE|_mem|o_ROB_result_i I0[17] -pin CORE|_mem|o_ROB_result_i I0[16] -pin CORE|_mem|o_ROB_result_i I0[15] -pin CORE|_mem|o_ROB_result_i I0[14] -pin CORE|_mem|o_ROB_result_i I0[13] -pin CORE|_mem|o_ROB_result_i I0[12] -pin CORE|_mem|o_ROB_result_i I0[11] -pin CORE|_mem|o_ROB_result_i I0[10] -pin CORE|_mem|o_ROB_result_i I0[9] -pin CORE|_mem|o_ROB_result_i I0[8] -pin CORE|_mem|o_ROB_result_i I0[7] -pin CORE|_mem|o_ROB_result_i I1[7] -pin CORE|_mem|o_ROB_result_i I2[7] -pin CORE|_mem|o_ROB_result_i I3[7] -pin CORE|_mem|o_ROB_result_i I4[7]
load net CORE|_alu_0|o_ROB_result_i__0_n_27 -attr @rip O[4] -attr @name o_ROB_result_i__0_n_27 -pin CORE|_alu_0|o_ROB_result_i__0 O[4] -pin CORE|_alu_0|o_ROB_result_i__1 I3[4]
load net CORE|PCREG_IF_pc[16] -attr @rip o_IF_pc[16] -attr @name PCREG_IF_pc[16] -pin CORE|_if i_PCREG_pc[16] -pin CORE|_pcreg o_IF_pc[16]
load net CORE|IDSUE_ALU[1][97] -attr @rip o_ALU_list[254] -attr @name IDSUE_ALU[1][97] -pin CORE|_alu_1 i_IDSUE_d1[22] -pin CORE|_idsue o_ALU_list[254]
load net CORE|_alu_0|o_ROB_result_i__0_n_28 -attr @rip O[3] -attr @name o_ROB_result_i__0_n_28 -pin CORE|_alu_0|o_ROB_result_i__0 O[3] -pin CORE|_alu_0|o_ROB_result_i__1 I3[3]
load net CORE|IF_IFID_pc[31] -attr @rip o_IFID_pc[31] -attr @name IF_IFID_pc[31] -pin CORE|_if o_IFID_pc[31] -pin CORE|_ifid i_IF_pc[31]
load net CORE|_alu_0|o_ROB_result_i__0_n_29 -attr @rip O[2] -attr @name o_ROB_result_i__0_n_29 -pin CORE|_alu_0|o_ROB_result_i__0 O[2] -pin CORE|_alu_0|o_ROB_result_i__1 I3[2]
load net CORE|IDSUE_MEM[123] -attr @rip o_MEM[123] -attr @name IDSUE_MEM[123] -pin CORE|_idsue o_MEM[123] -pin CORE|_mem i_IDSUE_pc[2]
load net CORE|IDSUE_ALU[2][31] -attr @rip o_ALU_list[345] -attr @name IDSUE_ALU[2][31] -pin CORE|_alu_2 i_IDSUE_imm[24] -pin CORE|_idsue o_ALU_list[345]
load net CORE|_mem|d1[8] -attr @rip Q[8] -attr @name d1[8] -pin CORE|_mem|addr0_i I0[8] -pin CORE|_mem|d1_reg Q[8]
load net CORE|_alu_0|i_IDSUE_pc[0] -attr @rip i_IDSUE_pc[0] -attr @name i_IDSUE_pc[0] -hierPin CORE|_alu_0 i_IDSUE_pc[0] -pin CORE|_alu_0|o_ROB_newpc0_i I1[0] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[0]
load net CORE|_rob|result0[3] -attr @rip(#000000) O[3] -attr @name result0[3] -pin CORE|_rob|result0_i O[3] -pin CORE|_rob|result_reg[31:0] D[3]
load net CORE|IDSUE_MEM[139] -attr @rip o_MEM[139] -attr @name IDSUE_MEM[139] -pin CORE|_idsue o_MEM[139] -pin CORE|_mem i_IDSUE_pc[18]
load net CORE|write_data[62] -attr @rip o_MC_write_data[62] -attr @name write_data[62] -hierPin CORE write_data[62] -pin CORE|_mmu o_MC_write_data[62]
load net CORE|_rob|i_AM_list[16] -attr @rip(#000000) i_AM_list[16] -attr @name i_AM_list[16] -hierPin CORE|_rob i_AM_list[16] -pin CORE|_rob|excp0_i I[16] -pin CORE|_rob|pc0_i I[16] -pin CORE|_rob|rd0_i I[16] -pin CORE|_rob|result0_i I[16]
load net CORE|_alu_0|o_ROB_result_i__0_n_30 -attr @rip O[1] -attr @name o_ROB_result_i__0_n_30 -pin CORE|_alu_0|o_ROB_result_i__0 O[1] -pin CORE|_alu_0|o_ROB_result_i__1 I3[1]
load net MEM_read_data[45] -attr @rip(#000000) read_data_[45] -pin CORE read_data[45] -pin MEM_CTRL read_data_[45]
load net CORE|_alu_0|o_ROB_result_i__0_n_31 -attr @rip O[0] -attr @name o_ROB_result_i__0_n_31 -pin CORE|_alu_0|o_ROB_result_i__0 O[0] -pin CORE|_alu_0|o_ROB_result_i__1 I3[0]
load net CORE|IDSUE_ALU[2][104] -attr @rip o_ALU_list[418] -attr @name IDSUE_ALU[2][104] -pin CORE|_alu_2 i_IDSUE_d1[29] -pin CORE|_idsue o_ALU_list[418]
load net CORE|_rob|p_0_in[5] -attr @rip(#000000) O[5] -attr @name p_0_in[5] -pin CORE|_rob|excp0_i S[5] -pin CORE|_rob|pc1_i I0[5] -pin CORE|_rob|pc2_i O[5] -pin CORE|_rob|rd1_i I0[5] -pin CORE|_rob|result1_i I0[5]
load net CORE|_mem|i_MMU_rdata[6] -attr @rip i_MMU_rdata[6] -attr @name i_MMU_rdata[6] -hierPin CORE|_mem i_MMU_rdata[6] -pin CORE|_mem|o_ROB_result_i I0[6] -pin CORE|_mem|o_ROB_result_i I1[6] -pin CORE|_mem|o_ROB_result_i I2[6] -pin CORE|_mem|o_ROB_result_i I3[6] -pin CORE|_mem|o_ROB_result_i I4[6]
load net CORE|_rob|o_IDSUE_wreg_i_n_0 -attr @name o_IDSUE_wreg_i_n_0 -pin CORE|_rob|o_IDSUE_wreg_i O -pin CORE|_rob|o_IDSUE_wreg_i__0 I1
netloc CORE|_rob|o_IDSUE_wreg_i_n_0 1 13 1 10390
load net CORE|MMU_IF_addr[8] -attr @rip o_IF_addr[8] -attr @name MMU_IF_addr[8] -pin CORE|_if i_MMU_addr[8] -pin CORE|_mmu o_IF_addr[8]
load net CORE|PCREG_IF_pc[17] -attr @rip o_IF_pc[17] -attr @name PCREG_IF_pc[17] -pin CORE|_if i_PCREG_pc[17] -pin CORE|_pcreg o_IF_pc[17]
load net CORE|_alu_0|o_ROB_result0_i__0_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i__0_n_30 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[1] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[1] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[1] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[1] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[1] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__0 O[1] -pin CORE|_alu_0|o_ROB_result_i__1 I4[1] -pin CORE|_alu_0|o_ROB_result_i__1 I5[1]
load net COMM_write_data[0][50] -attr @rip(#000000) send_data[50] -pin COMM write_datas[50] -pin MEM_CTRL send_data[50]
load net CORE|_alu_0|o_ROB_result0_i__0_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i__0_n_31 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[0] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[0] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[0] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[0] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[0] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__0 O[0] -pin CORE|_alu_0|o_ROB_result_i__1 I4[0] -pin CORE|_alu_0|o_ROB_result_i__1 I5[0]
load net CORE|AM_ROB[0][49] -attr @rip o_ROB_newpc[10] -attr @name AM_ROB[0][49] -pin CORE|_alu_0 o_ROB_newpc[10] -pin CORE|_rob i_AM_list[49]
load net CORE|ID_IDSUE_imm[30] -attr @rip o_IDSUE_imm[30] -attr @name ID_IDSUE_imm[30] -pin CORE|_id o_IDSUE_imm[30] -pin CORE|_idsue i_ID_imm[30]
load net CORE|_mem|i_MMU_waddr[10] -attr @rip i_MMU_waddr[10] -attr @name i_MMU_waddr[10] -hierPin CORE|_mem i_MMU_waddr[10] -pin CORE|_mem|o_ROB_cnt0_i I0[10]
load net CORE|IDSUE_ALU[0][67] -attr @rip o_ALU_list[67] -attr @name IDSUE_ALU[0][67] -pin CORE|_alu_0 i_IDSUE_d2[28] -pin CORE|_idsue o_ALU_list[67]
load net CORE|IDSUE_MEM[138] -attr @rip o_MEM[138] -attr @name IDSUE_MEM[138] -pin CORE|_idsue o_MEM[138] -pin CORE|_mem i_IDSUE_pc[17]
load net MEM_write_data[49] -attr @rip(#000000) write_data[49] -pin CORE write_data[49] -pin MEM_CTRL write_data_[49]
load net CORE|_rob|i_AM_list[15] -attr @rip(#000000) i_AM_list[15] -attr @name i_AM_list[15] -hierPin CORE|_rob i_AM_list[15] -pin CORE|_rob|excp0_i I[15] -pin CORE|_rob|pc0_i I[15] -pin CORE|_rob|rd0_i I[15] -pin CORE|_rob|result0_i I[15]
load net CORE|IDSUE_ALU[2][32] -attr @rip o_ALU_list[346] -attr @name IDSUE_ALU[2][32] -pin CORE|_alu_2 i_IDSUE_imm[25] -pin CORE|_idsue o_ALU_list[346]
load net CORE|write_data[63] -attr @rip o_MC_write_data[63] -attr @name write_data[63] -hierPin CORE write_data[63] -pin CORE|_mmu o_MC_write_data[63]
load net MEM_read_data[44] -attr @rip(#000000) read_data_[44] -pin CORE read_data[44] -pin MEM_CTRL read_data_[44]
load net CORE|IDSUE_ALU[2][103] -attr @rip o_ALU_list[417] -attr @name IDSUE_ALU[2][103] -pin CORE|_alu_2 i_IDSUE_d1[28] -pin CORE|_idsue o_ALU_list[417]
load net CORE|_alu_0|i_IDSUE_pc[3] -attr @rip i_IDSUE_pc[3] -attr @name i_IDSUE_pc[3] -hierPin CORE|_alu_0 i_IDSUE_pc[3] -pin CORE|_alu_0|o_ROB_newpc0_i I1[3] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[3]
load net CORE|_rob|result0[6] -attr @rip(#000000) O[6] -attr @name result0[6] -pin CORE|_rob|result0_i O[6] -pin CORE|_rob|result_reg[31:0] D[6]
load net CORE|IDSUE_ALU[1][61] -attr @rip o_ALU_list[218] -attr @name IDSUE_ALU[1][61] -pin CORE|_alu_1 i_IDSUE_d2[22] -pin CORE|_idsue o_ALU_list[218]
load net CORE|_alu_0|o_ROB_newpc_i__2_n_0 -attr @name o_ROB_newpc_i__2_n_0 -pin CORE|_alu_0|o_ROB_newpc_i__2 O -pin CORE|_alu_0|o_ROB_newpc_reg G
netloc CORE|_alu_0|o_ROB_newpc_i__2_n_0 1 7 1 4500
load net CORE|write_data[34] -attr @rip o_MC_write_data[34] -attr @name write_data[34] -hierPin CORE write_data[34] -pin CORE|_mmu o_MC_write_data[34]
load net CORE|_rob|result[2] -attr @name result[2] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[2] -pin CORE|_rob|result_reg[31:0] Q[2]
load net CORE|_mem|i_MMU_rdata[5] -attr @rip i_MMU_rdata[5] -attr @name i_MMU_rdata[5] -hierPin CORE|_mem i_MMU_rdata[5] -pin CORE|_mem|o_ROB_result_i I0[5] -pin CORE|_mem|o_ROB_result_i I1[5] -pin CORE|_mem|o_ROB_result_i I2[5] -pin CORE|_mem|o_ROB_result_i I3[5] -pin CORE|_mem|o_ROB_result_i I4[5]
load net CORE|MMU_IF_addr[7] -attr @rip o_IF_addr[7] -attr @name MMU_IF_addr[7] -pin CORE|_if i_MMU_addr[7] -pin CORE|_mmu o_IF_addr[7]
load net CORE|_rob|p_0_in[8] -attr @rip(#000000) O[8] -attr @name p_0_in[8] -pin CORE|_rob|excp0_i S[8] -pin CORE|_rob|pc1_i I0[8] -pin CORE|_rob|pc2_i O[8] -pin CORE|_rob|rd1_i I0[8] -pin CORE|_rob|result1_i I0[8]
load net CORE|_alu_0|o_ROB_result0_i__0_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i__0_n_20 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[11] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[11] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[11] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[11] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[11] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[11] -pin CORE|_alu_0|o_ROB_result0_i__0 O[11] -pin CORE|_alu_0|o_ROB_result_i__1 I4[11] -pin CORE|_alu_0|o_ROB_result_i__1 I5[11]
load net CORE|_alu_0|o_ROB_result0_i__0_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i__0_n_21 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[10] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[10] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[10] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[10] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[10] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[10] -pin CORE|_alu_0|o_ROB_result0_i__0 O[10] -pin CORE|_alu_0|o_ROB_result_i__1 I4[10] -pin CORE|_alu_0|o_ROB_result_i__1 I5[10]
load net CORE|AM_ROB[0][48] -attr @rip o_ROB_newpc[9] -attr @name AM_ROB[0][48] -pin CORE|_alu_0 o_ROB_newpc[9] -pin CORE|_rob i_AM_list[48]
load net CORE|PCREG_IF_pc[18] -attr @rip o_IF_pc[18] -attr @name PCREG_IF_pc[18] -pin CORE|_if i_PCREG_pc[18] -pin CORE|_pcreg o_IF_pc[18]
load net CORE|_alu_0|o_ROB_result0_i__0_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i__0_n_22 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[9] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[9] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[9] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[9] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[9] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[9] -pin CORE|_alu_0|o_ROB_result0_i__0 O[9] -pin CORE|_alu_0|o_ROB_result_i__1 I4[9] -pin CORE|_alu_0|o_ROB_result_i__1 I5[9]
load net CORE|MMU_MEM_rdata[21] -attr @rip o_MEM_rdata[21] -attr @name MMU_MEM_rdata[21] -pin CORE|_mem i_MMU_rdata[21] -pin CORE|_mmu o_MEM_rdata[21]
load net CORE|IDSUE_ALU[1][99] -attr @rip o_ALU_list[256] -attr @name IDSUE_ALU[1][99] -pin CORE|_alu_1 i_IDSUE_d1[24] -pin CORE|_idsue o_ALU_list[256]
load net CORE|_rob|i_AM_list[199] -attr @rip(#000000) i_AM_list[199] -attr @name i_AM_list[199] -hierPin CORE|_rob i_AM_list[199] -pin CORE|_rob|excp0_i I[199] -pin CORE|_rob|pc0_i I[199] -pin CORE|_rob|rd0_i I[199] -pin CORE|_rob|result0_i I[199]
load net CORE|_alu_0|o_ROB_result0_i__0_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i__0_n_23 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[8] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[8] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[8] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[8] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[8] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[8] -pin CORE|_alu_0|o_ROB_result0_i__0 O[8] -pin CORE|_alu_0|o_ROB_result_i__1 I4[8] -pin CORE|_alu_0|o_ROB_result_i__1 I5[8]
load net CORE|_alu_0|o_ROB_result0_i__0_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i__0_n_24 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[7] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[7] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[7] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[7] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[7] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[7] -pin CORE|_alu_0|o_ROB_result0_i__0 O[7] -pin CORE|_alu_0|o_ROB_result_i__1 I4[7] -pin CORE|_alu_0|o_ROB_result_i__1 I5[7]
load net CORE|IF_IFID_inst[0] -attr @rip o_IFID_inst[0] -attr @name IF_IFID_inst[0] -pin CORE|_if o_IFID_inst[0] -pin CORE|_ifid i_IF_inst[0]
load net CORE|_alu_0|o_ROB_result0_i__0_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i__0_n_25 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[6] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[6] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[6] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[6] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[6] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[6] -pin CORE|_alu_0|o_ROB_result0_i__0 O[6] -pin CORE|_alu_0|o_ROB_result_i__1 I4[6] -pin CORE|_alu_0|o_ROB_result_i__1 I5[6]
load net CORE|IDSUE_ALU[0][68] -attr @rip o_ALU_list[68] -attr @name IDSUE_ALU[0][68] -pin CORE|_alu_0 i_IDSUE_d2[29] -pin CORE|_idsue o_ALU_list[68]
load net CORE|_alu_0|o_ROB_result0_i__0_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i__0_n_26 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[5] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[5] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[5] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[5] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[5] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[5] -pin CORE|_alu_0|o_ROB_result0_i__0 O[5] -pin CORE|_alu_0|o_ROB_result_i__1 I4[5] -pin CORE|_alu_0|o_ROB_result_i__1 I5[5]
load net CORE|_rob|o_AM[0] -attr @rip(#000000) 0 -attr @name o_AM[0] -hierPin CORE|_rob o_AM[0] -pin CORE|_rob|o_AM_reg[35:0] Q[0]
load net CORE|_alu_0|i_IDSUE_opcode[6] -attr @rip i_IDSUE_opcode[6] -attr @name i_IDSUE_opcode[6] -hierPin CORE|_alu_0 i_IDSUE_opcode[6] -pin CORE|_alu_0|d1_ready_i__0 S[6] -pin CORE|_alu_0|d1_ready_i__3 S[6] -pin CORE|_alu_0|d2_ready_i__0 S[6] -pin CORE|_alu_0|d2_ready_i__3 S[6] -pin CORE|_alu_0|o_ROB_newpc_i__0 S[6] -pin CORE|_alu_0|o_ROB_newpc_i__2 S[6] -pin CORE|_alu_0|o_ROB_rd_i S[6] -pin CORE|_alu_0|o_ROB_result_i__1 S[6] -pin CORE|_alu_0|o_ROB_result_i__3 S[6]
load net CORE|_alu_0|d1_ready0_i_n_0 -attr @name d1_ready0_i_n_0 -pin CORE|_alu_0|d1_ready0_i O -pin CORE|_alu_0|d1_ready_i__1 I1 -pin CORE|_alu_0|d2_ready_i__1 I1 -pin CORE|_alu_0|nw_cnt_reg G
netloc CORE|_alu_0|d1_ready0_i_n_0 1 0 3 1500 968 NJ 968 2140
load net CORE|_alu_0|o_ROB_result0_i__0_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i__0_n_27 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[4] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[4] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[4] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[4] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[4] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[4] -pin CORE|_alu_0|o_ROB_result0_i__0 O[4] -pin CORE|_alu_0|o_ROB_result_i__1 I4[4] -pin CORE|_alu_0|o_ROB_result_i__1 I5[4]
load net CORE|_rob|i_AM_list[14] -attr @rip(#000000) i_AM_list[14] -attr @name i_AM_list[14] -hierPin CORE|_rob i_AM_list[14] -pin CORE|_rob|excp0_i I[14] -pin CORE|_rob|pc0_i I[14] -pin CORE|_rob|rd0_i I[14] -pin CORE|_rob|result0_i I[14]
load net CORE|_alu_0|o_ROB_result0_i__0_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i__0_n_28 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[3] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[3] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[3] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[3] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[3] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[3] -pin CORE|_alu_0|o_ROB_result0_i__0 O[3] -pin CORE|_alu_0|o_ROB_result_i__1 I4[3] -pin CORE|_alu_0|o_ROB_result_i__1 I5[3]
load net MEM_read_data[43] -attr @rip(#000000) read_data_[43] -pin CORE read_data[43] -pin MEM_CTRL read_data_[43]
load net CORE|_alu_0|o_ROB_result0_i__0_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i__0_n_29 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[2] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[2] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[2] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[2] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[2] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__0 O[2] -pin CORE|_alu_0|o_ROB_result_i__1 I4[2] -pin CORE|_alu_0|o_ROB_result_i__1 I5[2]
load net CORE|_alu_0|d2_ready_i__2_n_0 -attr @name d2_ready_i__2_n_0 -pin CORE|_alu_0|d2_ready_i__2 O -pin CORE|_alu_0|d2_ready_i__3 I3 -pin CORE|_alu_0|d2_ready_i__3 I6 -pin CORE|_alu_0|d2_ready_i__3 I7
netloc CORE|_alu_0|d2_ready_i__2_n_0 1 4 1 3030
load net CORE|IDSUE_ALU[2][102] -attr @rip o_ALU_list[416] -attr @name IDSUE_ALU[2][102] -pin CORE|_alu_2 i_IDSUE_d1[27] -pin CORE|_idsue o_ALU_list[416]
load net CORE|IDSUE_ALU[2][33] -attr @rip o_ALU_list[347] -attr @name IDSUE_ALU[2][33] -pin CORE|_alu_2 i_IDSUE_imm[26] -pin CORE|_idsue o_ALU_list[347]
load net CORE|_alu_0|i_IDSUE_pc[2] -attr @rip i_IDSUE_pc[2] -attr @name i_IDSUE_pc[2] -hierPin CORE|_alu_0 i_IDSUE_pc[2] -pin CORE|_alu_0|o_ROB_newpc0_i I1[2] -pin CORE|_alu_0|o_ROB_result0_i__0 I0[2]
load net CORE|_rob|result0[5] -attr @rip(#000000) O[5] -attr @name result0[5] -pin CORE|_rob|result0_i O[5] -pin CORE|_rob|result_reg[31:0] D[5]
load net CORE|read_data[29] -attr @rip read_data[29] -attr @name read_data[29] -hierPin CORE read_data[29] -pin CORE|_mmu i_MC_read_data[29]
load net CORE|IDSUE_ALU[1][60] -attr @rip o_ALU_list[217] -attr @name IDSUE_ALU[1][60] -pin CORE|_alu_1 i_IDSUE_d2[21] -pin CORE|_idsue o_ALU_list[217]
load net CORE|write_data[33] -attr @rip o_MC_write_data[33] -attr @name write_data[33] -hierPin CORE write_data[33] -pin CORE|_mmu o_MC_write_data[33]
load net CORE|_rob|result[1] -attr @name result[1] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[1] -pin CORE|_rob|result_reg[31:0] Q[1]
load net CORE|_mem|i_MMU_rdata[4] -attr @rip i_MMU_rdata[4] -attr @name i_MMU_rdata[4] -hierPin CORE|_mem i_MMU_rdata[4] -pin CORE|_mem|o_ROB_result_i I0[4] -pin CORE|_mem|o_ROB_result_i I1[4] -pin CORE|_mem|o_ROB_result_i I2[4] -pin CORE|_mem|o_ROB_result_i I3[4] -pin CORE|_mem|o_ROB_result_i I4[4]
load net CORE|MMU_IF_addr[6] -attr @rip o_IF_addr[6] -attr @name MMU_IF_addr[6] -pin CORE|_if i_MMU_addr[6] -pin CORE|_mmu o_IF_addr[6]
load net CORE|IDSUE_ALU[1][94] -attr @rip o_ALU_list[251] -attr @name IDSUE_ALU[1][94] -pin CORE|_alu_1 i_IDSUE_d1[19] -pin CORE|_idsue o_ALU_list[251]
load net CORE|_rob|p_0_in[7] -attr @rip(#000000) O[7] -attr @name p_0_in[7] -pin CORE|_rob|excp0_i S[7] -pin CORE|_rob|pc1_i I0[7] -pin CORE|_rob|pc2_i O[7] -pin CORE|_rob|rd1_i I0[7] -pin CORE|_rob|result1_i I0[7]
load net CORE|_mem|addr[30] -attr @rip Q[30] -attr @name addr[30] -pin CORE|_mem|addr_reg Q[30] -pin CORE|_mem|o_MMU_raddr_i I0[30] -pin CORE|_mem|o_MMU_waddr_reg D[30] -pin CORE|_mem|o_ROB_cnt0_i I1[30] -pin CORE|_mem|o_ROB_result1_i I1[30]
load net CORE|_alu_0|o_ROB_result0_i__0_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i__0_n_10 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[21] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[21] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[21] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[21] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[21] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[21] -pin CORE|_alu_0|o_ROB_result0_i__0 O[21] -pin CORE|_alu_0|o_ROB_result_i__1 I4[21] -pin CORE|_alu_0|o_ROB_result_i__1 I5[21]
load net CORE|_alu_0|o_ROB_result0_i__0_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i__0_n_11 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[20] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[20] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[20] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[20] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[20] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[20] -pin CORE|_alu_0|o_ROB_result0_i__0 O[20] -pin CORE|_alu_0|o_ROB_result_i__1 I4[20] -pin CORE|_alu_0|o_ROB_result_i__1 I5[20]
load net CORE|_alu_0|o_ROB_result0_i__0_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i__0_n_12 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[19] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[19] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[19] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[19] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[19] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[19] -pin CORE|_alu_0|o_ROB_result0_i__0 O[19] -pin CORE|_alu_0|o_ROB_result_i__1 I4[19] -pin CORE|_alu_0|o_ROB_result_i__1 I5[19]
load net CORE|MMU_MEM_rdata[20] -attr @rip o_MEM_rdata[20] -attr @name MMU_MEM_rdata[20] -pin CORE|_mem i_MMU_rdata[20] -pin CORE|_mmu o_MEM_rdata[20]
load net CORE|_alu_0|i_IDSUE_imm[9] -attr @rip i_IDSUE_imm[9] -attr @name i_IDSUE_imm[9] -hierPin CORE|_alu_0 i_IDSUE_imm[9] -pin CORE|_alu_0|o_ROB_newpc0_i I0[9] -pin CORE|_alu_0|o_ROB_result0_i I1[9] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[9] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[9] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[9] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[9] -pin CORE|_alu_0|o_ROB_result_i__1 I1[9]
load net COMM_write_data[0][64] -attr @rip(#000000) send_data[64] -pin COMM write_datas[64] -pin MEM_CTRL send_data[64]
load net CORE|_alu_0|o_ROB_result0_i__0_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i__0_n_13 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[18] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[18] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[18] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[18] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[18] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[18] -pin CORE|_alu_0|o_ROB_result0_i__0 O[18] -pin CORE|_alu_0|o_ROB_result_i__1 I4[18] -pin CORE|_alu_0|o_ROB_result_i__1 I5[18]
load net CORE|PCREG_IF_pc[19] -attr @rip o_IF_pc[19] -attr @name PCREG_IF_pc[19] -pin CORE|_if i_PCREG_pc[19] -pin CORE|_pcreg o_IF_pc[19]
load net CORE|_alu_0|o_ROB_result0_i__0_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i__0_n_14 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[17] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[17] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[17] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[17] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[17] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[17] -pin CORE|_alu_0|o_ROB_result0_i__0 O[17] -pin CORE|_alu_0|o_ROB_result_i__1 I4[17] -pin CORE|_alu_0|o_ROB_result_i__1 I5[17]
load net CORE|IDSUE_MEM[120] -attr @rip o_MEM[120] -attr @name IDSUE_MEM[120] -pin CORE|_idsue o_MEM[120] -pin CORE|_mem i_IDSUE_opcode[6]
load net COMM_write_data[0][52] -attr @rip(#000000) send_data[52] -pin COMM write_datas[52] -pin MEM_CTRL send_data[52]
load net CORE|_alu_0|o_ROB_result0_i__0_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i__0_n_15 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[16] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[16] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[16] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[16] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[16] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[16] -pin CORE|_alu_0|o_ROB_result0_i__0 O[16] -pin CORE|_alu_0|o_ROB_result_i__1 I4[16] -pin CORE|_alu_0|o_ROB_result_i__1 I5[16]
load net CORE|_alu_0|o_ROB_result0_i__0_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i__0_n_16 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[15] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[15] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[15] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[15] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[15] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[15] -pin CORE|_alu_0|o_ROB_result0_i__0 O[15] -pin CORE|_alu_0|o_ROB_result_i__1 I4[15] -pin CORE|_alu_0|o_ROB_result_i__1 I5[15]
load net CORE|_alu_0|i_IDSUE_opcode[5] -attr @rip i_IDSUE_opcode[5] -attr @name i_IDSUE_opcode[5] -hierPin CORE|_alu_0 i_IDSUE_opcode[5] -pin CORE|_alu_0|d1_ready_i__0 S[5] -pin CORE|_alu_0|d1_ready_i__3 S[5] -pin CORE|_alu_0|d2_ready_i__0 S[5] -pin CORE|_alu_0|d2_ready_i__3 S[5] -pin CORE|_alu_0|o_ROB_newpc_i__0 S[5] -pin CORE|_alu_0|o_ROB_newpc_i__2 S[5] -pin CORE|_alu_0|o_ROB_rd_i S[5] -pin CORE|_alu_0|o_ROB_result_i__1 S[5] -pin CORE|_alu_0|o_ROB_result_i__3 S[5]
load net CORE|_ifid|i_IDSUE_wait -attr @name i_IDSUE_wait -hierPin CORE|_ifid i_IDSUE_wait -pin CORE|_ifid|o_ID_inst_i S -pin CORE|_ifid|o_ID_pc_i S
netloc CORE|_ifid|i_IDSUE_wait 1 0 1 1440
load net CORE|_alu_0|o_ROB_result0_i__0_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i__0_n_17 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[14] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[14] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[14] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[14] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[14] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[14] -pin CORE|_alu_0|o_ROB_result0_i__0 O[14] -pin CORE|_alu_0|o_ROB_result_i__1 I4[14] -pin CORE|_alu_0|o_ROB_result_i__1 I5[14]
load net CORE|_alu_0|o_ROB_result0_i__0_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i__0_n_18 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[13] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[13] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[13] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[13] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[13] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[13] -pin CORE|_alu_0|o_ROB_result0_i__0 O[13] -pin CORE|_alu_0|o_ROB_result_i__1 I4[13] -pin CORE|_alu_0|o_ROB_result_i__1 I5[13]
load net CORE|IDSUE_ALU[2][101] -attr @rip o_ALU_list[415] -attr @name IDSUE_ALU[2][101] -pin CORE|_alu_2 i_IDSUE_d1[26] -pin CORE|_idsue o_ALU_list[415]
load net CORE|_rob|o_AM[1] -attr @rip(#000000) 1 -attr @name o_AM[1] -hierPin CORE|_rob o_AM[1] -pin CORE|_rob|o_AM_reg[35:0] Q[1]
load net MEM_read_data[42] -attr @rip(#000000) read_data_[42] -pin CORE read_data[42] -pin MEM_CTRL read_data_[42]
load net CORE|_alu_0|o_ROB_result0_i__0_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i__0_n_19 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[12] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[12] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[12] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[12] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[12] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[12] -pin CORE|_alu_0|o_ROB_result0_i__0 O[12] -pin CORE|_alu_0|o_ROB_result_i__1 I4[12] -pin CORE|_alu_0|o_ROB_result_i__1 I5[12]
load net CORE|write_data[32] -attr @rip o_MC_write_data[32] -attr @name write_data[32] -hierPin CORE write_data[32] -pin CORE|_mmu o_MC_write_data[32]
load net CORE|IDSUE_MEM[70] -attr @rip o_MEM[70] -attr @name IDSUE_MEM[70] -pin CORE|_idsue o_MEM[70] -pin CORE|_mem i_IDSUE_d2[31]
load net CORE|MMU_IF_addr[5] -attr @rip o_IF_addr[5] -attr @name MMU_IF_addr[5] -pin CORE|_if i_MMU_addr[5] -pin CORE|_mmu o_IF_addr[5]
load net CORE|IDSUE_ALU[1][93] -attr @rip o_ALU_list[250] -attr @name IDSUE_ALU[1][93] -pin CORE|_alu_1 i_IDSUE_d1[18] -pin CORE|_idsue o_ALU_list[250]
load net CORE|MEM_MMU_raddr[0] -attr @rip o_MMU_raddr[0] -attr @name MEM_MMU_raddr[0] -pin CORE|_mem o_MMU_raddr[0] -pin CORE|_mmu i_MEM_raddr[0]
load net CORE|_mem|o_MMU_wmask_i_n_0 -attr @rip O[3] -attr @name o_MMU_wmask_i_n_0 -pin CORE|_mem|o_MMU_wmask_i O[3] -pin CORE|_mem|o_MMU_wmask_reg D[3]
load net CORE|_mem|o_MMU_wmask_i_n_1 -attr @rip O[2] -attr @name o_MMU_wmask_i_n_1 -pin CORE|_mem|o_MMU_wmask_i O[2] -pin CORE|_mem|o_MMU_wmask_reg D[2]
load net CORE|IDSUE_ALU[1][63] -attr @rip o_ALU_list[220] -attr @name IDSUE_ALU[1][63] -pin CORE|_alu_1 i_IDSUE_d2[24] -pin CORE|_idsue o_ALU_list[220]
load net CORE|_mem|o_MMU_wmask_i_n_2 -attr @rip O[1] -attr @name o_MMU_wmask_i_n_2 -pin CORE|_mem|o_MMU_wmask_i O[1] -pin CORE|_mem|o_MMU_wmask_reg D[1]
load net CORE|_mem|addr[31] -attr @rip Q[31] -attr @name addr[31] -pin CORE|_mem|addr_reg Q[31] -pin CORE|_mem|o_MMU_raddr_i I0[31] -pin CORE|_mem|o_MMU_waddr_reg D[31] -pin CORE|_mem|o_ROB_cnt0_i I1[31] -pin CORE|_mem|o_ROB_result1_i I1[31]
load net CORE|_mem|o_MMU_wmask_i_n_3 -attr @rip O[0] -attr @name o_MMU_wmask_i_n_3 -pin CORE|_mem|o_MMU_wmask_i O[0] -pin CORE|_mem|o_MMU_wmask_reg D[0]
load net CORE|_alu_0|i_IDSUE_imm[8] -attr @rip i_IDSUE_imm[8] -attr @name i_IDSUE_imm[8] -hierPin CORE|_alu_0 i_IDSUE_imm[8] -pin CORE|_alu_0|o_ROB_newpc0_i I0[8] -pin CORE|_alu_0|o_ROB_result0_i I1[8] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[8] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[8] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[8] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[8] -pin CORE|_alu_0|o_ROB_result_i__1 I1[8]
load net CORE|_rob|i_AM_list[197] -attr @rip(#000000) i_AM_list[197] -attr @name i_AM_list[197] -hierPin CORE|_rob i_AM_list[197] -pin CORE|_rob|excp0_i I[197] -pin CORE|_rob|pc0_i I[197] -pin CORE|_rob|rd0_i I[197] -pin CORE|_rob|result0_i I[197]
load net CORE|_mem|o_MMU_wdata[9] -attr @rip Q[9] -attr @name o_MMU_wdata[9] -hierPin CORE|_mem o_MMU_wdata[9] -pin CORE|_mem|o_MMU_wdata_reg Q[9]
load net COMM_write_data[0][65] -attr @rip(#000000) send_data[65] -pin COMM write_datas[65] -pin MEM_CTRL send_data[65]
load net COMM_write_data[0][51] -attr @rip(#000000) send_data[51] -pin COMM write_datas[51] -pin MEM_CTRL send_data[51]
load net CORE|ID_IDSUE_imm[31] -attr @rip o_IDSUE_imm[31] -attr @name ID_IDSUE_imm[31] -pin CORE|_id o_IDSUE_imm[31] -pin CORE|_idsue i_ID_imm[31]
load net CORE|MMU_MEM_rdata[23] -attr @rip o_MEM_rdata[23] -attr @name MMU_MEM_rdata[23] -pin CORE|_mem i_MMU_rdata[23] -pin CORE|_mmu o_MEM_rdata[23]
load net CORE|IDSUE_ALU[2][100] -attr @rip o_ALU_list[414] -attr @name IDSUE_ALU[2][100] -pin CORE|_alu_2 i_IDSUE_d1[25] -pin CORE|_idsue o_ALU_list[414]
load net CORE|_mem|o_ROB_result[30] -attr @rip Q[30] -attr @name o_ROB_result[30] -hierPin CORE|_mem o_ROB_result[30] -pin CORE|_mem|o_ROB_result_reg Q[30]
load net CORE|_mem|d1[31] -attr @rip Q[31] -attr @name d1[31] -pin CORE|_mem|addr0_i I0[31] -pin CORE|_mem|d1_reg Q[31]
load net CORE|write_data[31] -attr @rip o_MC_write_data[31] -attr @name write_data[31] -hierPin CORE write_data[31] -pin CORE|_mmu o_MC_write_data[31]
load net CORE|IF_MMU_addr[30] -attr @rip o_MMU_addr[30] -attr @name IF_MMU_addr[30] -pin CORE|_if o_MMU_addr[30] -pin CORE|_mmu i_IF_addr[30]
load net CORE|MMU_IF_addr[4] -attr @rip o_IF_addr[4] -attr @name MMU_IF_addr[4] -pin CORE|_if i_MMU_addr[4] -pin CORE|_mmu o_IF_addr[4]
load net CORE|_alu_0|i_ROB_u[3] -attr @rip i_ROB_u[3] -attr @name i_ROB_u[3] -hierPin CORE|_alu_0 i_ROB_u[3] -pin CORE|_alu_0|d1_ready0_i__0 I1[3] -pin CORE|_alu_0|d2_ready0_i I1[3]
load net CORE|IDSUE_ALU[1][62] -attr @rip o_ALU_list[219] -attr @name IDSUE_ALU[1][62] -pin CORE|_alu_1 i_IDSUE_d2[23] -pin CORE|_idsue o_ALU_list[219]
load net CORE|IDSUE_ALU[1][96] -attr @rip o_ALU_list[253] -attr @name IDSUE_ALU[1][96] -pin CORE|_alu_1 i_IDSUE_d1[21] -pin CORE|_idsue o_ALU_list[253]
load net CORE|_rob|p_0_in[9] -attr @rip(#000000) O[9] -attr @name p_0_in[9] -pin CORE|_rob|excp0_i S[9] -pin CORE|_rob|pc1_i I0[9] -pin CORE|_rob|pc2_i O[9] -pin CORE|_rob|rd1_i I0[9] -pin CORE|_rob|result1_i I0[9]
load net CORE|_rob|i_AM_list[198] -attr @rip(#000000) i_AM_list[198] -attr @name i_AM_list[198] -hierPin CORE|_rob i_AM_list[198] -pin CORE|_rob|excp0_i I[198] -pin CORE|_rob|pc0_i I[198] -pin CORE|_rob|rd0_i I[198] -pin CORE|_rob|result0_i I[198]
load net CORE|MMU_MEM_rdata[22] -attr @rip o_MEM_rdata[22] -attr @name MMU_MEM_rdata[22] -pin CORE|_mem i_MMU_rdata[22] -pin CORE|_mmu o_MEM_rdata[22]
load net COMM_write_data[0][66] -attr @rip(#000000) send_data[66] -pin COMM write_datas[66] -pin MEM_CTRL send_data[66]
load net COMM_write_data[0][54] -attr @rip(#000000) send_data[54] -pin COMM write_datas[54] -pin MEM_CTRL send_data[54]
load net CORE|_mem|d1[30] -attr @rip Q[30] -attr @name d1[30] -pin CORE|_mem|addr0_i I0[30] -pin CORE|_mem|d1_reg Q[30]
load net CORE|_mem|i_IDSUE_d2[31] -attr @rip i_IDSUE_d2[31] -attr @name i_IDSUE_d2[31] -hierPin CORE|_mem i_IDSUE_d2[31] -pin CORE|_mem|d2_i I0[31]
load net CORE|_mem|o_ROB_result[31] -attr @rip Q[31] -attr @name o_ROB_result[31] -hierPin CORE|_mem o_ROB_result[31] -pin CORE|_mem|o_ROB_result_reg Q[31]
load net CORE|read_data[18] -attr @rip read_data[18] -attr @name read_data[18] -hierPin CORE read_data[18] -pin CORE|_mmu i_MC_read_data[18]
load net CORE|MMU_IF_addr[3] -attr @rip o_IF_addr[3] -attr @name MMU_IF_addr[3] -pin CORE|_if i_MMU_addr[3] -pin CORE|_mmu o_IF_addr[3]
load net CORE|MEM_MMU_wdata[6] -attr @rip o_MMU_wdata[6] -attr @name MEM_MMU_wdata[6] -pin CORE|_mem o_MMU_wdata[6] -pin CORE|_mmu i_MEM_wdata[6]
load net CORE|IF_MMU_addr[31] -attr @rip o_MMU_addr[31] -attr @name IF_MMU_addr[31] -pin CORE|_if o_MMU_addr[31] -pin CORE|_mmu i_IF_addr[31]
load net CORE|_alu_0|i_ROB_u[2] -attr @rip i_ROB_u[2] -attr @name i_ROB_u[2] -hierPin CORE|_alu_0 i_ROB_u[2] -pin CORE|_alu_0|d1_ready0_i__0 I1[2] -pin CORE|_alu_0|d2_ready0_i I1[2]
load net CORE|_rob|i_AM_list[19] -attr @rip(#000000) i_AM_list[19] -attr @name i_AM_list[19] -hierPin CORE|_rob i_AM_list[19] -pin CORE|_rob|excp0_i I[19] -pin CORE|_rob|pc0_i I[19] -pin CORE|_rob|rd0_i I[19] -pin CORE|_rob|result0_i I[19]
load net CORE|IDSUE_ALU[1][95] -attr @rip o_ALU_list[252] -attr @name IDSUE_ALU[1][95] -pin CORE|_alu_1 i_IDSUE_d1[20] -pin CORE|_idsue o_ALU_list[252]
load net CORE|MEM_MMU_raddr[2] -attr @rip o_MMU_raddr[2] -attr @name MEM_MMU_raddr[2] -pin CORE|_mem o_MMU_raddr[2] -pin CORE|_mmu i_MEM_raddr[2]
load net CORE|_mem|i_MMU_rdata[9] -attr @rip i_MMU_rdata[9] -attr @name i_MMU_rdata[9] -hierPin CORE|_mem i_MMU_rdata[9] -pin CORE|_mem|o_ROB_result_i I1[9] -pin CORE|_mem|o_ROB_result_i I3[9] -pin CORE|_mem|o_ROB_result_i I4[9]
load net CORE|IDSUE_ALU[1][65] -attr @rip o_ALU_list[222] -attr @name IDSUE_ALU[1][65] -pin CORE|_alu_1 i_IDSUE_d2[26] -pin CORE|_idsue o_ALU_list[222]
load net CORE|write_data[38] -attr @rip o_MC_write_data[38] -attr @name write_data[38] -hierPin CORE write_data[38] -pin CORE|_mmu o_MC_write_data[38]
load net CORE|_alu_0|i_IDSUE_opcode[2] -attr @rip i_IDSUE_opcode[2] -attr @name i_IDSUE_opcode[2] -hierPin CORE|_alu_0 i_IDSUE_opcode[2] -pin CORE|_alu_0|d1_ready_i__0 S[2] -pin CORE|_alu_0|d1_ready_i__3 S[2] -pin CORE|_alu_0|d2_ready_i__0 S[2] -pin CORE|_alu_0|d2_ready_i__3 S[2] -pin CORE|_alu_0|o_ROB_newpc_i__0 S[2] -pin CORE|_alu_0|o_ROB_newpc_i__2 S[2] -pin CORE|_alu_0|o_ROB_rd_i S[2] -pin CORE|_alu_0|o_ROB_result_i__1 S[2] -pin CORE|_alu_0|o_ROB_result_i__3 S[2]
load net CORE|_rob|o_AM[28] -attr @rip(#000000) 28 -attr @name o_AM[28] -hierPin CORE|_rob o_AM[28] -pin CORE|_rob|o_AM_reg[35:0] Q[28]
load net CORE|IDSUE_ALU[1][129] -attr @rip o_ALU_list[286] -attr @name IDSUE_ALU[1][129] -pin CORE|_alu_1 i_IDSUE_pc[8] -pin CORE|_idsue o_ALU_list[286]
load net CORE|AM_ROB[2][57] -attr @rip o_ROB_newpc[18] -attr @name AM_ROB[2][57] -pin CORE|_alu_2 o_ROB_newpc[18] -pin CORE|_rob i_AM_list[207]
load net CORE|MMU_MEM_raddr[9] -attr @rip o_MEM_raddr[9] -attr @name MMU_MEM_raddr[9] -pin CORE|_mem i_MMU_raddr[9] -pin CORE|_mmu o_MEM_raddr[9]
load net COMM_write_data[0][67] -attr @rip(#000000) send_data[67] -pin COMM write_datas[67] -pin MEM_CTRL send_data[67]
load net COMM_write_data[0][53] -attr @rip(#000000) send_data[53] -pin COMM write_datas[53] -pin MEM_CTRL send_data[53]
load net CORE|MMU_MEM_rdata[25] -attr @rip o_MEM_rdata[25] -attr @name MMU_MEM_rdata[25] -pin CORE|_mem i_MMU_rdata[25] -pin CORE|_mmu o_MEM_rdata[25]
load net CORE|_rob|result1[28] -attr @rip(#000000) O[28] -attr @name result1[28] -pin CORE|_rob|result0_i S[28] -pin CORE|_rob|result1_i O[28]
load net CORE|_mem|i_IDSUE_d2[30] -attr @rip i_IDSUE_d2[30] -attr @name i_IDSUE_d2[30] -hierPin CORE|_mem i_IDSUE_d2[30] -pin CORE|_mem|d2_i I0[30]
load net CORE|ID_IDSUE_imm[17] -attr @rip o_IDSUE_imm[17] -attr @name ID_IDSUE_imm[17] -pin CORE|_id o_IDSUE_imm[17] -pin CORE|_idsue i_ID_imm[17]
load net CORE|_mem|o_MMU_raddr[5] -attr @rip Q[5] -attr @name o_MMU_raddr[5] -hierPin CORE|_mem o_MMU_raddr[5] -pin CORE|_mem|o_MMU_raddr_reg Q[5]
load net CORE|_alu_0|o_ROB_result_i__0_n_10 -attr @rip O[21] -attr @name o_ROB_result_i__0_n_10 -pin CORE|_alu_0|o_ROB_result_i__0 O[21] -pin CORE|_alu_0|o_ROB_result_i__1 I3[21]
load net CORE|_mem|o_ROB_result[0] -attr @rip Q[0] -attr @name o_ROB_result[0] -hierPin CORE|_mem o_ROB_result[0] -pin CORE|_mem|o_ROB_result_reg Q[0]
load net CORE|_alu_0|o_ROB_result_i__0_n_11 -attr @rip O[20] -attr @name o_ROB_result_i__0_n_11 -pin CORE|_alu_0|o_ROB_result_i__0 O[20] -pin CORE|_alu_0|o_ROB_result_i__1 I3[20]
load net CORE|MMU_IF_addr[2] -attr @rip o_IF_addr[2] -attr @name MMU_IF_addr[2] -pin CORE|_if i_MMU_addr[2] -pin CORE|_mmu o_IF_addr[2]
load net UART_send_flag -pin COMM send_flag -pin UART send_flag
netloc UART_send_flag 1 6 1 2320
load net CORE|MEM_MMU_wdata[5] -attr @rip o_MMU_wdata[5] -attr @name MEM_MMU_wdata[5] -pin CORE|_mem o_MMU_wdata[5] -pin CORE|_mmu i_MEM_wdata[5]
load net CORE|_alu_0|o_ROB_result_i__0_n_12 -attr @rip O[19] -attr @name o_ROB_result_i__0_n_12 -pin CORE|_alu_0|o_ROB_result_i__0 O[19] -pin CORE|_alu_0|o_ROB_result_i__1 I3[19]
load net CORE|read_data[19] -attr @rip read_data[19] -attr @name read_data[19] -hierPin CORE read_data[19] -pin CORE|_mmu i_MC_read_data[19]
load net CORE|_alu_0|o_ROB_result_i__0_n_13 -attr @rip O[18] -attr @name o_ROB_result_i__0_n_13 -pin CORE|_alu_0|o_ROB_result_i__0 O[18] -pin CORE|_alu_0|o_ROB_result_i__1 I3[18]
load net CORE|_alu_0|i_ROB_u[1] -attr @rip i_ROB_u[1] -attr @name i_ROB_u[1] -hierPin CORE|_alu_0 i_ROB_u[1] -pin CORE|_alu_0|d1_ready0_i__0 I1[1] -pin CORE|_alu_0|d2_ready0_i I1[1]
load net CORE|_rob|i_AM_list[18] -attr @rip(#000000) i_AM_list[18] -attr @name i_AM_list[18] -hierPin CORE|_rob i_AM_list[18] -pin CORE|_rob|excp0_i I[18] -pin CORE|_rob|pc0_i I[18] -pin CORE|_rob|rd0_i I[18] -pin CORE|_rob|result0_i I[18]
load net CORE|_alu_0|o_ROB_result_i__0_n_14 -attr @rip O[17] -attr @name o_ROB_result_i__0_n_14 -pin CORE|_alu_0|o_ROB_result_i__0 O[17] -pin CORE|_alu_0|o_ROB_result_i__1 I3[17]
load net MEM_done[1] -attr @rip(#000000) done[1] -pin CORE done[1] -pin MEM_CTRL done[1]
load net CORE|_alu_0|o_ROB_result_i__0_n_15 -attr @rip O[16] -attr @name o_ROB_result_i__0_n_15 -pin CORE|_alu_0|o_ROB_result_i__0 O[16] -pin CORE|_alu_0|o_ROB_result_i__1 I3[16]
load net CORE|MEM_MMU_raddr[1] -attr @rip o_MMU_raddr[1] -attr @name MEM_MMU_raddr[1] -pin CORE|_mem o_MMU_raddr[1] -pin CORE|_mmu i_MEM_raddr[1]
load net CORE|_alu_0|o_ROB_result_i__0_n_16 -attr @rip O[15] -attr @name o_ROB_result_i__0_n_16 -pin CORE|_alu_0|o_ROB_result_i__0 O[15] -pin CORE|_alu_0|o_ROB_result_i__1 I3[15]
load net COMM_write_data[0][60] -attr @rip(#000000) send_data[60] -pin COMM write_datas[60] -pin MEM_CTRL send_data[60]
load net CORE|IDSUE_ALU[2][47] -attr @rip o_ALU_list[361] -attr @name IDSUE_ALU[2][47] -pin CORE|_alu_2 i_IDSUE_d2[8] -pin CORE|_idsue o_ALU_list[361]
load net CORE|_alu_0|o_ROB_result_i__0_n_17 -attr @rip O[14] -attr @name o_ROB_result_i__0_n_17 -pin CORE|_alu_0|o_ROB_result_i__0 O[14] -pin CORE|_alu_0|o_ROB_result_i__1 I3[14]
load net CORE|_mem|i_MMU_rdata[8] -attr @rip i_MMU_rdata[8] -attr @name i_MMU_rdata[8] -hierPin CORE|_mem i_MMU_rdata[8] -pin CORE|_mem|o_ROB_result_i I1[8] -pin CORE|_mem|o_ROB_result_i I3[8] -pin CORE|_mem|o_ROB_result_i I4[8]
load net CORE|IDSUE_ALU[1][64] -attr @rip o_ALU_list[221] -attr @name IDSUE_ALU[1][64] -pin CORE|_alu_1 i_IDSUE_d2[25] -pin CORE|_idsue o_ALU_list[221]
load net CORE|write_data[37] -attr @rip o_MC_write_data[37] -attr @name write_data[37] -hierPin CORE write_data[37] -pin CORE|_mmu o_MC_write_data[37]
load net CORE|_alu_0|o_ROB_result_i__0_n_18 -attr @rip O[13] -attr @name o_ROB_result_i__0_n_18 -pin CORE|_alu_0|o_ROB_result_i__0 O[13] -pin CORE|_alu_0|o_ROB_result_i__1 I3[13]
load net CORE|_alu_0|o_ROB_result_i__0_n_19 -attr @rip O[12] -attr @name o_ROB_result_i__0_n_19 -pin CORE|_alu_0|o_ROB_result_i__0 O[12] -pin CORE|_alu_0|o_ROB_result_i__1 I3[12]
load net CORE|_alu_0|i_IDSUE_opcode[1] -attr @rip i_IDSUE_opcode[1] -attr @name i_IDSUE_opcode[1] -hierPin CORE|_alu_0 i_IDSUE_opcode[1] -pin CORE|_alu_0|d1_ready_i__0 S[1] -pin CORE|_alu_0|d1_ready_i__3 S[1] -pin CORE|_alu_0|d2_ready_i__0 S[1] -pin CORE|_alu_0|d2_ready_i__3 S[1] -pin CORE|_alu_0|o_ROB_newpc_i__0 S[1] -pin CORE|_alu_0|o_ROB_newpc_i__2 S[1] -pin CORE|_alu_0|o_ROB_rd_i S[1] -pin CORE|_alu_0|o_ROB_result_i__1 S[1] -pin CORE|_alu_0|o_ROB_result_i__3 S[1]
load net CORE|IDSUE_ALU[1][58] -attr @rip o_ALU_list[215] -attr @name IDSUE_ALU[1][58] -pin CORE|_alu_1 i_IDSUE_d2[19] -pin CORE|_idsue o_ALU_list[215]
load net CORE|_rob|o_AM[29] -attr @rip(#000000) 29 -attr @name o_AM[29] -hierPin CORE|_rob o_AM[29] -pin CORE|_rob|o_AM_reg[35:0] Q[29]
load net CORE|AM_ROB[2][58] -attr @rip o_ROB_newpc[19] -attr @name AM_ROB[2][58] -pin CORE|_alu_2 o_ROB_newpc[19] -pin CORE|_rob i_AM_list[208]
load net CORE|MMU_MEM_rdata[24] -attr @rip o_MEM_rdata[24] -attr @name MMU_MEM_rdata[24] -pin CORE|_mem i_MMU_rdata[24] -pin CORE|_mmu o_MEM_rdata[24]
load net CORE|ROB_IDSUE_wdata[8] -attr @rip o_IDSUE_wdata[8] -attr @name ROB_IDSUE_wdata[8] -pin CORE|_idsue i_ROB_wdata[8] -pin CORE|_rob o_IDSUE_wdata[8]
load net CORE|read_data[16] -attr @rip read_data[16] -attr @name read_data[16] -hierPin CORE read_data[16] -pin CORE|_mmu i_MC_read_data[16]
load net CORE|_rob|result1[29] -attr @rip(#000000) O[29] -attr @name result1[29] -pin CORE|_rob|result0_i S[29] -pin CORE|_rob|result1_i O[29]
load net COMM_write_data[0][56] -attr @rip(#000000) send_data[56] -pin COMM write_datas[56] -pin MEM_CTRL send_data[56]
load net CORE|_rob|nw0 -attr @name nw0 -pin CORE|_rob|nw0_i O -pin CORE|_rob|nw_i I1
netloc CORE|_rob|nw0 1 4 1 N
load net CORE|MMU_IF_addr[1] -attr @rip o_IF_addr[1] -attr @name MMU_IF_addr[1] -pin CORE|_if i_MMU_addr[1] -pin CORE|_mmu o_IF_addr[1]
load net CORE|MMU_MEM_rdata[18] -attr @rip o_MEM_rdata[18] -attr @name MMU_MEM_rdata[18] -pin CORE|_mem i_MMU_rdata[18] -pin CORE|_mmu o_MEM_rdata[18]
load net CORE|ID_IDSUE_imm[18] -attr @rip o_IDSUE_imm[18] -attr @name ID_IDSUE_imm[18] -pin CORE|_id o_IDSUE_imm[18] -pin CORE|_idsue i_ID_imm[18]
load net CORE|_mem|o_MMU_raddr[6] -attr @rip Q[6] -attr @name o_MMU_raddr[6] -hierPin CORE|_mem o_MMU_raddr[6] -pin CORE|_mem|o_MMU_raddr_reg Q[6]
load net CORE|MEM_MMU_wdata[4] -attr @rip o_MMU_wdata[4] -attr @name MEM_MMU_wdata[4] -pin CORE|_mem o_MMU_wdata[4] -pin CORE|_mmu i_MEM_wdata[4]
load net CORE|_rob|nw1 -attr @name nw1 -pin CORE|_rob|nw1_i__1 O -pin CORE|_rob|nw_i__1 S
netloc CORE|_rob|nw1 1 6 1 8060
load net CORE|_alu_0|i_ROB_u[0] -attr @rip i_ROB_u[0] -attr @name i_ROB_u[0] -hierPin CORE|_alu_0 i_ROB_u[0] -pin CORE|_alu_0|d1_ready0_i__0 I1[0] -pin CORE|_alu_0|d2_ready0_i I1[0]
load net CORE|AM_ROB[0][42] -attr @rip o_ROB_newpc[3] -attr @name AM_ROB[0][42] -pin CORE|_alu_0 o_ROB_newpc[3] -pin CORE|_rob i_AM_list[42]
load net CORE|write_data[36] -attr @rip o_MC_write_data[36] -attr @name write_data[36] -hierPin CORE write_data[36] -pin CORE|_mmu o_MC_write_data[36]
load net COMM_write_data[0][61] -attr @rip(#000000) send_data[61] -pin COMM write_datas[61] -pin MEM_CTRL send_data[61]
load net CORE|IDSUE_ALU[1][107] -attr @rip o_ALU_list[264] -attr @name IDSUE_ALU[1][107] -pin CORE|_alu_1 i_IDSUE_u1[0] -pin CORE|_idsue o_ALU_list[264]
load net CORE|IDSUE_ALU[2][48] -attr @rip o_ALU_list[362] -attr @name IDSUE_ALU[2][48] -pin CORE|_alu_2 i_IDSUE_d2[9] -pin CORE|_idsue o_ALU_list[362]
load net MEM_write_data[50] -attr @rip(#000000) write_data[50] -pin CORE write_data[50] -pin MEM_CTRL write_data_[50]
load net MEM_done[0] -attr @rip(#000000) done[0] -pin CORE done[0] -pin MEM_CTRL done[0]
load net CORE|MEM_MMU_raddr[4] -attr @rip o_MMU_raddr[4] -attr @name MEM_MMU_raddr[4] -pin CORE|_mem o_MMU_raddr[4] -pin CORE|_mmu i_MEM_raddr[4]
load net CORE|IDSUE_ALU[1][57] -attr @rip o_ALU_list[214] -attr @name IDSUE_ALU[1][57] -pin CORE|_alu_1 i_IDSUE_d2[18] -pin CORE|_idsue o_ALU_list[214]
load net CORE|AM_ROB[2][55] -attr @rip o_ROB_newpc[16] -attr @name AM_ROB[2][55] -pin CORE|_alu_2 o_ROB_newpc[16] -pin CORE|_rob i_AM_list[205]
load net CORE|MMU_MEM_raddr[7] -attr @rip o_MEM_raddr[7] -attr @name MMU_MEM_raddr[7] -pin CORE|_mem i_MMU_raddr[7] -pin CORE|_mmu o_MEM_raddr[7]
load net CORE|_alu_0|i_IDSUE_opcode[4] -attr @rip i_IDSUE_opcode[4] -attr @name i_IDSUE_opcode[4] -hierPin CORE|_alu_0 i_IDSUE_opcode[4] -pin CORE|_alu_0|d1_ready_i__0 S[4] -pin CORE|_alu_0|d1_ready_i__3 S[4] -pin CORE|_alu_0|d2_ready_i__0 S[4] -pin CORE|_alu_0|d2_ready_i__3 S[4] -pin CORE|_alu_0|o_ROB_newpc_i__0 S[4] -pin CORE|_alu_0|o_ROB_newpc_i__2 S[4] -pin CORE|_alu_0|o_ROB_rd_i S[4] -pin CORE|_alu_0|o_ROB_result_i__1 S[4] -pin CORE|_alu_0|o_ROB_result_i__3 S[4]
load net COMM_write_data[0][55] -attr @rip(#000000) send_data[55] -pin COMM write_datas[55] -pin MEM_CTRL send_data[55]
load net CORE|MMU_MEM_rdata[17] -attr @rip o_MEM_rdata[17] -attr @name MMU_MEM_rdata[17] -pin CORE|_mem i_MMU_rdata[17] -pin CORE|_mmu o_MEM_rdata[17]
load net CORE|MEM_MMU_wdata[3] -attr @rip o_MMU_wdata[3] -attr @name MEM_MMU_wdata[3] -pin CORE|_mem o_MMU_wdata[3] -pin CORE|_mmu i_MEM_wdata[3]
load net CORE|ROB_IDSUE_wdata[9] -attr @rip o_IDSUE_wdata[9] -attr @name ROB_IDSUE_wdata[9] -pin CORE|_idsue i_ROB_wdata[9] -pin CORE|_rob o_IDSUE_wdata[9]
load net CORE|read_data[17] -attr @rip read_data[17] -attr @name read_data[17] -hierPin CORE read_data[17] -pin CORE|_mmu i_MC_read_data[17]
load net CORE|IDSUE_MEM[107] -attr @rip o_MEM[107] -attr @name IDSUE_MEM[107] -pin CORE|_idsue o_MEM[107] -pin CORE|_mem i_IDSUE_u1[0]
load net CORE|ID_IDSUE_imm[19] -attr @rip o_IDSUE_imm[19] -attr @name ID_IDSUE_imm[19] -pin CORE|_id o_IDSUE_imm[19] -pin CORE|_idsue i_ID_imm[19]
load net CORE|_mem|o_MMU_raddr[7] -attr @rip Q[7] -attr @name o_MMU_raddr[7] -hierPin CORE|_mem o_MMU_raddr[7] -pin CORE|_mem|o_MMU_raddr_reg Q[7]
load net CORE|_mem|d1_ready_i_n_0 -attr @name d1_ready_i_n_0 -pin CORE|_mem|d1_ready_i O -pin CORE|_mem|d1_ready_reg PRE
netloc CORE|_mem|d1_ready_i_n_0 1 2 1 2250
load net CORE|_alu_0|o_ROB_result0_i__3_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i__3_n_20 -pin CORE|_alu_0|o_ROB_result0_i__3 O[11] -pin CORE|_alu_0|o_ROB_result_i I3[11]
load net CORE|_mem|o_ROB_result[2] -attr @rip Q[2] -attr @name o_ROB_result[2] -hierPin CORE|_mem o_ROB_result[2] -pin CORE|_mem|o_ROB_result_reg Q[2]
load net CORE|_alu_0|o_ROB_result0_i__3_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i__3_n_21 -pin CORE|_alu_0|o_ROB_result0_i__3 O[10] -pin CORE|_alu_0|o_ROB_result_i I3[10]
load net CORE|_alu_0|o_ROB_result0_i__3_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i__3_n_22 -pin CORE|_alu_0|o_ROB_result0_i__3 O[9] -pin CORE|_alu_0|o_ROB_result_i I3[9]
load net CORE|AM_ROB[0][43] -attr @rip o_ROB_newpc[4] -attr @name AM_ROB[0][43] -pin CORE|_alu_0 o_ROB_newpc[4] -pin CORE|_rob i_AM_list[43]
load net CORE|_alu_0|o_ROB_result0_i__3_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i__3_n_23 -pin CORE|_alu_0|o_ROB_result0_i__3 O[8] -pin CORE|_alu_0|o_ROB_result_i I3[8]
load net CORE|write_data[35] -attr @rip o_MC_write_data[35] -attr @name write_data[35] -hierPin CORE write_data[35] -pin CORE|_mmu o_MC_write_data[35]
load net CORE|_alu_0|o_ROB_result0_i__3_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i__3_n_24 -pin CORE|_alu_0|o_ROB_result0_i__3 O[7] -pin CORE|_alu_0|o_ROB_result_i I3[7]
load net CORE|_alu_0|o_ROB_result0_i__3_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i__3_n_25 -pin CORE|_alu_0|o_ROB_result0_i__3 O[6] -pin CORE|_alu_0|o_ROB_result_i I3[6]
load net CORE|MEM_MMU_raddr[3] -attr @rip o_MMU_raddr[3] -attr @name MEM_MMU_raddr[3] -pin CORE|_mem o_MMU_raddr[3] -pin CORE|_mmu i_MEM_raddr[3]
load net CORE|IDSUE_MEM[130] -attr @rip o_MEM[130] -attr @name IDSUE_MEM[130] -pin CORE|_idsue o_MEM[130] -pin CORE|_mem i_IDSUE_pc[9]
load net COMM_write_data[0][62] -attr @rip(#000000) send_data[62] -pin COMM write_datas[62] -pin MEM_CTRL send_data[62]
load net CORE|IDSUE_ALU[1][108] -attr @rip o_ALU_list[265] -attr @name IDSUE_ALU[1][108] -pin CORE|_alu_1 i_IDSUE_u1[1] -pin CORE|_idsue o_ALU_list[265]
load net CORE|_alu_0|o_ROB_result0_i__3_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i__3_n_26 -pin CORE|_alu_0|o_ROB_result0_i__3 O[5] -pin CORE|_alu_0|o_ROB_result_i I3[5]
load net CORE|IDSUE_ALU[2][49] -attr @rip o_ALU_list[363] -attr @name IDSUE_ALU[2][49] -pin CORE|_alu_2 i_IDSUE_d2[10] -pin CORE|_idsue o_ALU_list[363]
load net MEM_write_data[51] -attr @rip(#000000) write_data[51] -pin CORE write_data[51] -pin MEM_CTRL write_data_[51]
load net CORE|_alu_0|o_ROB_result0_i__3_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i__3_n_27 -pin CORE|_alu_0|o_ROB_result0_i__3 O[4] -pin CORE|_alu_0|o_ROB_result_i I3[4]
load net CORE|_alu_0|o_ROB_result0_i__3_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i__3_n_28 -pin CORE|_alu_0|o_ROB_result0_i__3 O[3] -pin CORE|_alu_0|o_ROB_result_i I3[3]
load net CORE|AM_ROB[2][56] -attr @rip o_ROB_newpc[17] -attr @name AM_ROB[2][56] -pin CORE|_alu_2 o_ROB_newpc[17] -pin CORE|_rob i_AM_list[206]
load net CORE|MMU_MEM_raddr[8] -attr @rip o_MEM_raddr[8] -attr @name MMU_MEM_raddr[8] -pin CORE|_mem i_MMU_raddr[8] -pin CORE|_mmu o_MEM_raddr[8]
load net CORE|_alu_0|o_ROB_result0_i__3_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i__3_n_29 -pin CORE|_alu_0|o_ROB_result0_i__3 O[2] -pin CORE|_alu_0|o_ROB_result_i I3[2]
load net CORE|_alu_0|i_IDSUE_opcode[3] -attr @rip i_IDSUE_opcode[3] -attr @name i_IDSUE_opcode[3] -hierPin CORE|_alu_0 i_IDSUE_opcode[3] -pin CORE|_alu_0|d1_ready_i__0 S[3] -pin CORE|_alu_0|d1_ready_i__3 S[3] -pin CORE|_alu_0|d2_ready_i__0 S[3] -pin CORE|_alu_0|d2_ready_i__3 S[3] -pin CORE|_alu_0|o_ROB_newpc_i__0 S[3] -pin CORE|_alu_0|o_ROB_newpc_i__2 S[3] -pin CORE|_alu_0|o_ROB_rd_i S[3] -pin CORE|_alu_0|o_ROB_result_i__1 S[3] -pin CORE|_alu_0|o_ROB_result_i__3 S[3]
load net CORE|_ifid|o_ID_inst[9] -attr @rip(#000000) 9 -attr @name o_ID_inst[9] -hierPin CORE|_ifid o_ID_inst[9] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[9]
load net CORE|ROB_IDSUE_wdata[6] -attr @rip o_IDSUE_wdata[6] -attr @name ROB_IDSUE_wdata[6] -pin CORE|_idsue i_ROB_wdata[6] -pin CORE|_rob o_IDSUE_wdata[6]
load net CORE|read_data[14] -attr @rip read_data[14] -attr @name read_data[14] -hierPin CORE read_data[14] -pin CORE|_mmu i_MC_read_data[14]
load net CORE|_rob|p_0_in[0] -attr @rip(#000000) O[0] -attr @name p_0_in[0] -pin CORE|_rob|excp0_i S[0] -pin CORE|_rob|pc1_i I0[0] -pin CORE|_rob|pc2_i O[0] -pin CORE|_rob|rd1_i I0[0] -pin CORE|_rob|result1_i I0[0]
load net CORE|_rob|result0[30] -attr @rip(#000000) O[30] -attr @name result0[30] -pin CORE|_rob|result0_i O[30] -pin CORE|_rob|result_reg[31:0] D[30]
load net CORE|_alu_0|o_ROB_result0_i__3_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i__3_n_10 -pin CORE|_alu_0|o_ROB_result0_i__3 O[21] -pin CORE|_alu_0|o_ROB_result_i I3[21]
load net CORE|AM_ROB[0][40] -attr @rip o_ROB_newpc[1] -attr @name AM_ROB[0][40] -pin CORE|_alu_0 o_ROB_newpc[1] -pin CORE|_rob i_AM_list[40]
load net CORE|IDSUE_MEM[108] -attr @rip o_MEM[108] -attr @name IDSUE_MEM[108] -pin CORE|_idsue o_MEM[108] -pin CORE|_mem i_IDSUE_u1[1]
load net CORE|_mem|o_ROB_result[1] -attr @rip Q[1] -attr @name o_ROB_result[1] -hierPin CORE|_mem o_ROB_result[1] -pin CORE|_mem|o_ROB_result_reg Q[1]
load net CORE|PCREG_IF_pc[10] -attr @rip o_IF_pc[10] -attr @name PCREG_IF_pc[10] -pin CORE|_if i_PCREG_pc[10] -pin CORE|_pcreg o_IF_pc[10]
load net COMM_write_data[0][58] -attr @rip(#000000) send_data[58] -pin COMM write_datas[58] -pin MEM_CTRL send_data[58]
load net CORE|_alu_0|o_ROB_result0_i__3_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i__3_n_11 -pin CORE|_alu_0|o_ROB_result0_i__3 O[20] -pin CORE|_alu_0|o_ROB_result_i I3[20]
load net CORE|_mem|o_MMU_raddr[8] -attr @rip Q[8] -attr @name o_MMU_raddr[8] -hierPin CORE|_mem o_MMU_raddr[8] -pin CORE|_mem|o_MMU_raddr_reg Q[8]
load net CORE|_alu_0|o_ROB_result0_i__3_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i__3_n_12 -pin CORE|_alu_0|o_ROB_result0_i__3 O[19] -pin CORE|_alu_0|o_ROB_result_i I3[19]
load net CORE|IF_IFID_inst[7] -attr @rip o_IFID_inst[7] -attr @name IF_IFID_inst[7] -pin CORE|_if o_IFID_inst[7] -pin CORE|_ifid i_IF_inst[7]
load net CORE|_alu_0|o_ROB_result0_i__3_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i__3_n_13 -pin CORE|_alu_0|o_ROB_result0_i__3 O[18] -pin CORE|_alu_0|o_ROB_result_i I3[18]
load net CORE|_alu_0|o_ROB_result0_i__3_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i__3_n_14 -pin CORE|_alu_0|o_ROB_result0_i__3 O[17] -pin CORE|_alu_0|o_ROB_result_i I3[17]
load net CORE|_alu_0|o_ROB_result0_i__3_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i__3_n_15 -pin CORE|_alu_0|o_ROB_result0_i__3 O[16] -pin CORE|_alu_0|o_ROB_result_i I3[16]
load net CORE|_rob|o_AM[24] -attr @rip(#000000) 24 -attr @name o_AM[24] -hierPin CORE|_rob o_AM[24] -pin CORE|_rob|o_AM_reg[35:0] Q[24]
load net CORE|_alu_0|o_ROB_result0_i__3_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i__3_n_16 -pin CORE|_alu_0|o_ROB_result0_i__3 O[15] -pin CORE|_alu_0|o_ROB_result_i I3[15]
load net CORE|AM_ROB[2][53] -attr @rip o_ROB_newpc[14] -attr @name AM_ROB[2][53] -pin CORE|_alu_2 o_ROB_newpc[14] -pin CORE|_rob i_AM_list[203]
load net CORE|_alu_0|o_ROB_result0_i__3_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i__3_n_17 -pin CORE|_alu_0|o_ROB_result0_i__3 O[14] -pin CORE|_alu_0|o_ROB_result_i I3[14]
load net CORE|IDSUE_MEM[131] -attr @rip o_MEM[131] -attr @name IDSUE_MEM[131] -pin CORE|_idsue o_MEM[131] -pin CORE|_mem i_IDSUE_pc[10]
load net COMM_write_data[0][63] -attr @rip(#000000) send_data[63] -pin COMM write_datas[63] -pin MEM_CTRL send_data[63]
load net CORE|IDSUE_ALU[1][109] -attr @rip o_ALU_list[266] -attr @name IDSUE_ALU[1][109] -pin CORE|_alu_1 i_IDSUE_u1[2] -pin CORE|_idsue o_ALU_list[266]
load net CORE|_alu_0|o_ROB_result0_i__3_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i__3_n_18 -pin CORE|_alu_0|o_ROB_result0_i__3 O[13] -pin CORE|_alu_0|o_ROB_result_i I3[13]
load net MEM_write_data[52] -attr @rip(#000000) write_data[52] -pin CORE write_data[52] -pin MEM_CTRL write_data_[52]
load net CORE|_alu_0|o_ROB_result0_i__3_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i__3_n_19 -pin CORE|_alu_0|o_ROB_result0_i__3 O[12] -pin CORE|_alu_0|o_ROB_result_i I3[12]
load net CORE|MEM_MMU_raddr[6] -attr @rip o_MMU_raddr[6] -attr @name MEM_MMU_raddr[6] -pin CORE|_mem o_MMU_raddr[6] -pin CORE|_mmu i_MEM_raddr[6]
load net CORE|_ifid|o_ID_inst[8] -attr @rip(#000000) 8 -attr @name o_ID_inst[8] -hierPin CORE|_ifid o_ID_inst[8] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[8]
load net CORE|_rob|result1[24] -attr @rip(#000000) O[24] -attr @name result1[24] -pin CORE|_rob|result0_i S[24] -pin CORE|_rob|result1_i O[24]
load net CORE|IDSUE_ALU[1][59] -attr @rip o_ALU_list[216] -attr @name IDSUE_ALU[1][59] -pin CORE|_alu_1 i_IDSUE_d2[20] -pin CORE|_idsue o_ALU_list[216]
load net CORE|ROB_IDSUE_wdata[7] -attr @rip o_IDSUE_wdata[7] -attr @name ROB_IDSUE_wdata[7] -pin CORE|_idsue i_ROB_wdata[7] -pin CORE|_rob o_IDSUE_wdata[7]
load net CORE|read_data[15] -attr @rip read_data[15] -attr @name read_data[15] -hierPin CORE read_data[15] -pin CORE|_mmu i_MC_read_data[15]
load net CORE|_rob|result0[31] -attr @rip(#000000) O[31] -attr @name result0[31] -pin CORE|_rob|result0_i O[31] -pin CORE|_rob|result_reg[31:0] D[31]
load net COMM_write_data[0][57] -attr @rip(#000000) send_data[57] -pin COMM write_datas[57] -pin MEM_CTRL send_data[57]
load net CORE|MMU_MEM_rdata[19] -attr @rip o_MEM_rdata[19] -attr @name MMU_MEM_rdata[19] -pin CORE|_mem i_MMU_rdata[19] -pin CORE|_mmu o_MEM_rdata[19]
load net CORE|AM_ROB[0][41] -attr @rip o_ROB_newpc[2] -attr @name AM_ROB[0][41] -pin CORE|_alu_0 o_ROB_newpc[2] -pin CORE|_rob i_AM_list[41]
load net CORE|IDSUE_MEM[109] -attr @rip o_MEM[109] -attr @name IDSUE_MEM[109] -pin CORE|_idsue o_MEM[109] -pin CORE|_mem i_IDSUE_u1[2]
load net CORE|PCREG_IF_pc[11] -attr @rip o_IF_pc[11] -attr @name PCREG_IF_pc[11] -pin CORE|_if i_PCREG_pc[11] -pin CORE|_pcreg o_IF_pc[11]
load net CORE|_mem|o_MMU_raddr[9] -attr @rip Q[9] -attr @name o_MMU_raddr[9] -hierPin CORE|_mem o_MMU_raddr[9] -pin CORE|_mem|o_MMU_raddr_reg Q[9]
load net CORE|_rob|o_IDSUE_wdata[23] -attr @rip(#000000) 23 -attr @name o_IDSUE_wdata[23] -hierPin CORE|_rob o_IDSUE_wdata[23] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[23]
load net CORE|_mem|o_ROB_result[4] -attr @rip Q[4] -attr @name o_ROB_result[4] -hierPin CORE|_mem o_ROB_result[4] -pin CORE|_mem|o_ROB_result_reg Q[4]
load net CORE|IF_IFID_inst[8] -attr @rip o_IFID_inst[8] -attr @name IF_IFID_inst[8] -pin CORE|_if o_IFID_inst[8] -pin CORE|_ifid i_IF_inst[8]
load net CORE|_mem|d1[27] -attr @rip Q[27] -attr @name d1[27] -pin CORE|_mem|addr0_i I0[27] -pin CORE|_mem|d1_reg Q[27]
load net CORE|MEM_MMU_wdata[9] -attr @rip o_MMU_wdata[9] -attr @name MEM_MMU_wdata[9] -pin CORE|_mem o_MMU_wdata[9] -pin CORE|_mmu i_MEM_wdata[9]
load net CORE|_ifid|i_IF_pc[30] -attr @rip(#000000) i_IF_pc[30] -attr @name i_IF_pc[30] -hierPin CORE|_ifid i_IF_pc[30] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[30]
load net CORE|AM_ROB[0][55] -attr @rip o_ROB_newpc[16] -attr @name AM_ROB[0][55] -pin CORE|_alu_0 o_ROB_newpc[16] -pin CORE|_rob i_AM_list[55]
load net CORE|_rob|o_AM[25] -attr @rip(#000000) 25 -attr @name o_AM[25] -hierPin CORE|_rob o_AM[25] -pin CORE|_rob|o_AM_reg[35:0] Q[25]
load net CORE|AM_ROB[2][54] -attr @rip o_ROB_newpc[15] -attr @name AM_ROB[2][54] -pin CORE|_alu_2 o_ROB_newpc[15] -pin CORE|_rob i_AM_list[204]
load net CORE|MEM_MMU_raddr[29] -attr @rip o_MMU_raddr[29] -attr @name MEM_MMU_raddr[29] -pin CORE|_mem o_MMU_raddr[29] -pin CORE|_mmu i_MEM_raddr[29]
load net CORE|MEM_MMU_raddr[5] -attr @rip o_MMU_raddr[5] -attr @name MEM_MMU_raddr[5] -pin CORE|_mem o_MMU_raddr[5] -pin CORE|_mmu i_MEM_raddr[5]
load net CORE|IDSUE_MEM[132] -attr @rip o_MEM[132] -attr @name IDSUE_MEM[132] -pin CORE|_idsue o_MEM[132] -pin CORE|_mem i_IDSUE_pc[11]
load net CORE|_ifid|o_ID_inst[7] -attr @rip(#000000) 7 -attr @name o_ID_inst[7] -hierPin CORE|_ifid o_ID_inst[7] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[7]
load net MEM_write_data[53] -attr @rip(#000000) write_data[53] -pin CORE write_data[53] -pin MEM_CTRL write_data_[53]
load net CORE|ROB_IDSUE_wdata[4] -attr @rip o_IDSUE_wdata[4] -attr @name ROB_IDSUE_wdata[4] -pin CORE|_idsue i_ROB_wdata[4] -pin CORE|_rob o_IDSUE_wdata[4]
load net CORE|read_data[12] -attr @rip read_data[12] -attr @name read_data[12] -hierPin CORE read_data[12] -pin CORE|_mmu i_MC_read_data[12]
load net CORE|_rob|result1[25] -attr @rip(#000000) O[25] -attr @name result1[25] -pin CORE|_rob|result0_i S[25] -pin CORE|_rob|result1_i O[25]
load net CORE|_rob|p_0_in[2] -attr @rip(#000000) O[2] -attr @name p_0_in[2] -pin CORE|_rob|excp0_i S[2] -pin CORE|_rob|pc1_i I0[2] -pin CORE|_rob|pc2_i O[2] -pin CORE|_rob|rd1_i I0[2] -pin CORE|_rob|result1_i I0[2]
load net CORE|IDSUE_ALU[2][42] -attr @rip o_ALU_list[356] -attr @name IDSUE_ALU[2][42] -pin CORE|_alu_2 i_IDSUE_d2[3] -pin CORE|_idsue o_ALU_list[356]
load net CORE|IF_IFID_inst[5] -attr @rip o_IFID_inst[5] -attr @name IF_IFID_inst[5] -pin CORE|_if o_IFID_inst[5] -pin CORE|_ifid i_IF_inst[5]
load net CORE|IDSUE_ALU[1][103] -attr @rip o_ALU_list[260] -attr @name IDSUE_ALU[1][103] -pin CORE|_alu_1 i_IDSUE_d1[28] -pin CORE|_idsue o_ALU_list[260]
load net CORE|_rob|o_IDSUE_wdata[22] -attr @rip(#000000) 22 -attr @name o_IDSUE_wdata[22] -hierPin CORE|_rob o_IDSUE_wdata[22] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[22]
load net CORE|IFID_ID_pc[23] -attr @rip o_ID_pc[23] -attr @name IFID_ID_pc[23] -pin CORE|_id i_IFID_pc[23] -pin CORE|_ifid o_ID_pc[23]
load net CORE|_mem|o_ROB_result[3] -attr @rip Q[3] -attr @name o_ROB_result[3] -hierPin CORE|_mem o_ROB_result[3] -pin CORE|_mem|o_ROB_result_reg Q[3]
load net CORE|PCREG_IF_pc[12] -attr @rip o_IF_pc[12] -attr @name PCREG_IF_pc[12] -pin CORE|_if i_PCREG_pc[12] -pin CORE|_pcreg o_IF_pc[12]
load net CORE|MEM_MMU_wdata[8] -attr @rip o_MMU_wdata[8] -attr @name MEM_MMU_wdata[8] -pin CORE|_mem o_MMU_wdata[8] -pin CORE|_mmu i_MEM_wdata[8]
load net CORE|AM_ROB[2][51] -attr @rip o_ROB_newpc[12] -attr @name AM_ROB[2][51] -pin CORE|_alu_2 o_ROB_newpc[12] -pin CORE|_rob i_AM_list[201]
load net CORE|_mem|d1[28] -attr @rip Q[28] -attr @name d1[28] -pin CORE|_mem|addr0_i I0[28] -pin CORE|_mem|d1_reg Q[28]
load net CORE|AM_ROB[0][56] -attr @rip o_ROB_newpc[17] -attr @name AM_ROB[0][56] -pin CORE|_alu_0 o_ROB_newpc[17] -pin CORE|_rob i_AM_list[56]
load net CORE|_ifid|o_ID_inst[6] -attr @rip(#000000) 6 -attr @name o_ID_inst[6] -hierPin CORE|_ifid o_ID_inst[6] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[6]
load net CORE|_rob|o_AM[26] -attr @rip(#000000) 26 -attr @name o_AM[26] -hierPin CORE|_rob o_AM[26] -pin CORE|_rob|o_AM_reg[35:0] Q[26]
load net CORE|IF_MMU_addr[19] -attr @rip o_MMU_addr[19] -attr @name IF_MMU_addr[19] -pin CORE|_if o_MMU_addr[19] -pin CORE|_mmu i_IF_addr[19]
load net CORE|_alu_0|d2_ready -attr @name d2_ready -pin CORE|_alu_0|d2_ready_reg Q -pin CORE|_alu_0|o_ROB_cnt0_i I1
netloc CORE|_alu_0|d2_ready 1 6 1 N
load net CORE|ROB_AM_u[0] -attr @rip o_AM[32] -attr @name ROB_AM_u[0] -pin CORE|_alu_0 i_ROB_u[0] -pin CORE|_alu_1 i_ROB_u[0] -pin CORE|_alu_2 i_ROB_u[0] -pin CORE|_mem i_ROB_u[0] -pin CORE|_rob o_AM[32]
load net CORE|IDSUE_MEM[133] -attr @rip o_MEM[133] -attr @name IDSUE_MEM[133] -pin CORE|_idsue o_MEM[133] -pin CORE|_mem i_IDSUE_pc[12]
load net CORE|IDSUE_MEM[143] -attr @rip o_MEM[143] -attr @name IDSUE_MEM[143] -pin CORE|_idsue o_MEM[143] -pin CORE|_mem i_IDSUE_pc[22]
load net MEM_write_data[54] -attr @rip(#000000) write_data[54] -pin CORE write_data[54] -pin MEM_CTRL write_data_[54]
load net CORE|ROB_IDSUE_wdata[5] -attr @rip o_IDSUE_wdata[5] -attr @name ROB_IDSUE_wdata[5] -pin CORE|_idsue i_ROB_wdata[5] -pin CORE|_rob o_IDSUE_wdata[5]
load net CORE|read_data[13] -attr @rip read_data[13] -attr @name read_data[13] -hierPin CORE read_data[13] -pin CORE|_mmu i_MC_read_data[13]
load net CORE|_rob|result1[26] -attr @rip(#000000) O[26] -attr @name result1[26] -pin CORE|_rob|result0_i S[26] -pin CORE|_rob|result1_i O[26]
load net CORE|write_data[50] -attr @rip o_MC_write_data[50] -attr @name write_data[50] -hierPin CORE write_data[50] -pin CORE|_mmu o_MC_write_data[50]
load net CORE|_mem|o_MMU_wmask_i__1_n_0 -attr @name o_MMU_wmask_i__1_n_0 -pin CORE|_mem|o_MMU_wmask_i__1 O -pin CORE|_mem|o_MMU_wmask_i__2 I1
netloc CORE|_mem|o_MMU_wmask_i__1_n_0 1 9 1 4430
load net CORE|_rob|p_0_in[1] -attr @rip(#000000) O[1] -attr @name p_0_in[1] -pin CORE|_rob|excp0_i S[1] -pin CORE|_rob|pc1_i I0[1] -pin CORE|_rob|pc2_i O[1] -pin CORE|_rob|rd1_i I0[1] -pin CORE|_rob|result1_i I0[1]
load net CORE|IDSUE_ALU[2][41] -attr @rip o_ALU_list[355] -attr @name IDSUE_ALU[2][41] -pin CORE|_alu_2 i_IDSUE_d2[2] -pin CORE|_idsue o_ALU_list[355]
load net CORE|_rob|o_IDSUE_wdata[21] -attr @rip(#000000) 21 -attr @name o_IDSUE_wdata[21] -hierPin CORE|_rob o_IDSUE_wdata[21] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[21]
load net CORE|IFID_ID_pc[22] -attr @rip o_ID_pc[22] -attr @name IFID_ID_pc[22] -pin CORE|_id i_IFID_pc[22] -pin CORE|_ifid o_ID_pc[22]
load net CORE|IF_IFID_inst[6] -attr @rip o_IFID_inst[6] -attr @name IF_IFID_inst[6] -pin CORE|_if o_IFID_inst[6] -pin CORE|_ifid i_IF_inst[6]
load net CORE|MEM_MMU_wdata[7] -attr @rip o_MMU_wdata[7] -attr @name MEM_MMU_wdata[7] -pin CORE|_mem o_MMU_wdata[7] -pin CORE|_mmu i_MEM_wdata[7]
load net CORE|IDSUE_ALU[1][104] -attr @rip o_ALU_list[261] -attr @name IDSUE_ALU[1][104] -pin CORE|_alu_1 i_IDSUE_d1[29] -pin CORE|_idsue o_ALU_list[261]
load net CORE|PCREG_IF_pc[13] -attr @rip o_IF_pc[13] -attr @name PCREG_IF_pc[13] -pin CORE|_if i_PCREG_pc[13] -pin CORE|_pcreg o_IF_pc[13]
load net CORE|AM_ROB[0][53] -attr @rip o_ROB_newpc[14] -attr @name AM_ROB[0][53] -pin CORE|_alu_0 o_ROB_newpc[14] -pin CORE|_rob i_AM_list[53]
load net CORE|AM_ROB[2][52] -attr @rip o_ROB_newpc[13] -attr @name AM_ROB[2][52] -pin CORE|_alu_2 o_ROB_newpc[13] -pin CORE|_rob i_AM_list[202]
load net CORE|MEM_MMU_raddr[27] -attr @rip o_MMU_raddr[27] -attr @name MEM_MMU_raddr[27] -pin CORE|_mem o_MMU_raddr[27] -pin CORE|_mmu i_MEM_raddr[27]
load net CORE|_mem|o_ROB_result[6] -attr @rip Q[6] -attr @name o_ROB_result[6] -hierPin CORE|_mem o_ROB_result[6] -pin CORE|_mem|o_ROB_result_reg Q[6]
load net CORE|_mem|d1[29] -attr @rip Q[29] -attr @name d1[29] -pin CORE|_mem|addr0_i I0[29] -pin CORE|_mem|d1_reg Q[29]
load net CORE|_ifid|o_ID_inst[5] -attr @rip(#000000) 5 -attr @name o_ID_inst[5] -hierPin CORE|_ifid o_ID_inst[5] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[5]
load net CORE|IF_MMU_addr[18] -attr @rip o_MMU_addr[18] -attr @name IF_MMU_addr[18] -pin CORE|_if o_MMU_addr[18] -pin CORE|_mmu i_IF_addr[18]
load net CORE|_rob|o_AM[27] -attr @rip(#000000) 27 -attr @name o_AM[27] -hierPin CORE|_rob o_AM[27] -pin CORE|_rob|o_AM_reg[35:0] Q[27]
load net CORE|ROB_AM_u[1] -attr @rip o_AM[33] -attr @name ROB_AM_u[1] -pin CORE|_alu_0 i_ROB_u[1] -pin CORE|_alu_1 i_ROB_u[1] -pin CORE|_alu_2 i_ROB_u[1] -pin CORE|_mem i_ROB_u[1] -pin CORE|_rob o_AM[33]
load net CORE|IDSUE_MEM[144] -attr @rip o_MEM[144] -attr @name IDSUE_MEM[144] -pin CORE|_idsue o_MEM[144] -pin CORE|_mem i_IDSUE_pc[23]
load net CORE|_rob|o_IDSUE_free[0] -attr @rip(#000000) 0 -attr @name o_IDSUE_free[0] -hierPin CORE|_rob o_IDSUE_free[0] -pin CORE|_rob|o_IDSUE_free_reg[3:0] Q[0]
load net MEM_write_data[55] -attr @rip(#000000) write_data[55] -pin CORE write_data[55] -pin MEM_CTRL write_data_[55]
load net CORE|ID_IDSUE_rs2[0] -attr @rip o_IDSUE_rs2[0] -attr @name ID_IDSUE_rs2[0] -pin CORE|_id o_IDSUE_rs2[0] -pin CORE|_idsue i_ID_rs2[0]
load net CORE|IF_IFID_pc[3] -attr @rip o_IFID_pc[3] -attr @name IF_IFID_pc[3] -pin CORE|_if o_IFID_pc[3] -pin CORE|_ifid i_IF_pc[3]
load net CORE|_rob|result1[27] -attr @rip(#000000) O[27] -attr @name result1[27] -pin CORE|_rob|result0_i S[27] -pin CORE|_rob|result1_i O[27]
load net CORE|_mem|addr0_i_n_20 -attr @rip O[11] -attr @name addr0_i_n_20 -pin CORE|_mem|addr0_i O[11] -pin CORE|_mem|addr_reg D[11]
load net CORE|_mem|addr0_i_n_21 -attr @rip O[10] -attr @name addr0_i_n_21 -pin CORE|_mem|addr0_i O[10] -pin CORE|_mem|addr_reg D[10]
load net CORE|IDSUE_ALU[2][40] -attr @rip o_ALU_list[354] -attr @name IDSUE_ALU[2][40] -pin CORE|_alu_2 i_IDSUE_d2[1] -pin CORE|_idsue o_ALU_list[354]
load net CORE|IF_IFID_inst[3] -attr @rip o_IFID_inst[3] -attr @name IF_IFID_inst[3] -pin CORE|_if o_IFID_inst[3] -pin CORE|_ifid i_IF_inst[3]
load net CORE|_rob|o_AM_i_n_30 -attr @rip(#000000) O[5] -attr @name o_AM_i_n_30 -pin CORE|_rob|o_AM_i O[5] -pin CORE|_rob|o_AM_i__0 I1[5]
load net CORE|_mem|addr0_i_n_22 -attr @rip O[9] -attr @name addr0_i_n_22 -pin CORE|_mem|addr0_i O[9] -pin CORE|_mem|addr_reg D[9]
load net CORE|_rob|o_AM_i_n_31 -attr @rip(#000000) O[4] -attr @name o_AM_i_n_31 -pin CORE|_rob|o_AM_i O[4] -pin CORE|_rob|o_AM_i__0 I1[4]
load net CORE|_rob|o_IDSUE_wdata[20] -attr @rip(#000000) 20 -attr @name o_IDSUE_wdata[20] -hierPin CORE|_rob o_IDSUE_wdata[20] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[20]
load net CORE|_mem|addr0_i_n_23 -attr @rip O[8] -attr @name addr0_i_n_23 -pin CORE|_mem|addr0_i O[8] -pin CORE|_mem|addr_reg D[8]
load net CORE|IFID_ID_pc[21] -attr @rip o_ID_pc[21] -attr @name IFID_ID_pc[21] -pin CORE|_id i_IFID_pc[21] -pin CORE|_ifid o_ID_pc[21]
load net CORE|_rob|o_AM_i_n_32 -attr @rip(#000000) O[3] -attr @name o_AM_i_n_32 -pin CORE|_rob|o_AM_i O[3] -pin CORE|_rob|o_AM_i__0 I1[3]
load net CORE|AM_ROB[2][17] -attr @rip o_ROB_result[10] -attr @name AM_ROB[2][17] -pin CORE|_alu_2 o_ROB_result[10] -pin CORE|_rob i_AM_list[167]
load net CORE|_mem|addr0_i_n_24 -attr @rip O[7] -attr @name addr0_i_n_24 -pin CORE|_mem|addr0_i O[7] -pin CORE|_mem|addr_reg D[7]
load net CORE|_rob|p_0_in[4] -attr @rip(#000000) O[4] -attr @name p_0_in[4] -pin CORE|_rob|excp0_i S[4] -pin CORE|_rob|pc1_i I0[4] -pin CORE|_rob|pc2_i O[4] -pin CORE|_rob|rd1_i I0[4] -pin CORE|_rob|result1_i I0[4]
load net CORE|_rob|o_AM_i_n_33 -attr @rip(#000000) O[2] -attr @name o_AM_i_n_33 -pin CORE|_rob|o_AM_i O[2] -pin CORE|_rob|o_AM_i__0 I1[2]
load net CORE|_mem|addr0_i_n_25 -attr @rip O[6] -attr @name addr0_i_n_25 -pin CORE|_mem|addr0_i O[6] -pin CORE|_mem|addr_reg D[6]
load net CORE|_rob|o_AM_i_n_34 -attr @rip(#000000) O[1] -attr @name o_AM_i_n_34 -pin CORE|_rob|o_AM_i O[1] -pin CORE|_rob|o_AM_i__0 I1[1]
load net CORE|_mem|addr0_i_n_26 -attr @rip O[5] -attr @name addr0_i_n_26 -pin CORE|_mem|addr0_i O[5] -pin CORE|_mem|addr_reg D[5]
load net CORE|IDSUE_ALU[1][105] -attr @rip o_ALU_list[262] -attr @name IDSUE_ALU[1][105] -pin CORE|_alu_1 i_IDSUE_d1[30] -pin CORE|_idsue o_ALU_list[262]
load net CORE|_rob|o_AM_i_n_35 -attr @rip(#000000) O[0] -attr @name o_AM_i_n_35 -pin CORE|_rob|o_AM_i O[0] -pin CORE|_rob|o_AM_i__0 I1[0]
load net CORE|_mem|addr0_i_n_27 -attr @rip O[4] -attr @name addr0_i_n_27 -pin CORE|_mem|addr0_i O[4] -pin CORE|_mem|addr_reg D[4]
load net CORE|_mem|o_ROB_result[5] -attr @rip Q[5] -attr @name o_ROB_result[5] -hierPin CORE|_mem o_ROB_result[5] -pin CORE|_mem|o_ROB_result_reg Q[5]
load net CORE|PCREG_IF_pc[14] -attr @rip o_IF_pc[14] -attr @name PCREG_IF_pc[14] -pin CORE|_if i_PCREG_pc[14] -pin CORE|_pcreg o_IF_pc[14]
load net CORE|AM_ROB[0][54] -attr @rip o_ROB_newpc[15] -attr @name AM_ROB[0][54] -pin CORE|_alu_0 o_ROB_newpc[15] -pin CORE|_rob i_AM_list[54]
load net CORE|_mem|addr0_i_n_28 -attr @rip O[3] -attr @name addr0_i_n_28 -pin CORE|_mem|addr0_i O[3] -pin CORE|_mem|addr_reg D[3]
load net CORE|_ifid|o_ID_inst[4] -attr @rip(#000000) 4 -attr @name o_ID_inst[4] -hierPin CORE|_ifid o_ID_inst[4] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[4]
load net CORE|_rob|result1[20] -attr @rip(#000000) O[20] -attr @name result1[20] -pin CORE|_rob|result0_i S[20] -pin CORE|_rob|result1_i O[20]
load net CORE|_mem|addr0_i_n_29 -attr @rip O[2] -attr @name addr0_i_n_29 -pin CORE|_mem|addr0_i O[2] -pin CORE|_mem|addr_reg D[2]
load net CORE|MEM_MMU_raddr[28] -attr @rip o_MMU_raddr[28] -attr @name MEM_MMU_raddr[28] -pin CORE|_mem o_MMU_raddr[28] -pin CORE|_mmu i_MEM_raddr[28]
load net CORE|IF_IFID_pc[2] -attr @rip o_IFID_pc[2] -attr @name IF_IFID_pc[2] -pin CORE|_if o_IFID_pc[2] -pin CORE|_ifid i_IF_pc[2]
load net CORE|ROB_AM_u[2] -attr @rip o_AM[34] -attr @name ROB_AM_u[2] -pin CORE|_alu_0 i_ROB_u[2] -pin CORE|_alu_1 i_ROB_u[2] -pin CORE|_alu_2 i_ROB_u[2] -pin CORE|_mem i_ROB_u[2] -pin CORE|_rob o_AM[34]
load net CORE|IFID_ID_pc[7] -attr @rip o_ID_pc[7] -attr @name IFID_ID_pc[7] -pin CORE|_id i_IFID_pc[7] -pin CORE|_ifid o_ID_pc[7]
load net CORE|IDSUE_MEM[145] -attr @rip o_MEM[145] -attr @name IDSUE_MEM[145] -pin CORE|_idsue o_MEM[145] -pin CORE|_mem i_IDSUE_pc[24]
load net MEM_write_data[56] -attr @rip(#000000) write_data[56] -pin CORE write_data[56] -pin MEM_CTRL write_data_[56]
load net CORE|_rob|<const0> -ground -attr @name <const0> -pin CORE|_rob|cnt0_i I0[3] -pin CORE|_rob|cnt0_i I0[2] -pin CORE|_rob|cnt0_i I0[1] -pin CORE|_rob|cnt0_i__0 I1[3] -pin CORE|_rob|cnt0_i__0 I1[2] -pin CORE|_rob|cnt0_i__0 I1[1] -pin CORE|_rob|cnt0_i__0 I1[0] -pin CORE|_rob|excp_i I0 -pin CORE|_rob|nw_i I0[0] -pin CORE|_rob|nw_i__1 I0[1] -pin CORE|_rob|nw_i__1 I0[0] -pin CORE|_rob|nw_i__2 I0 -pin CORE|_rob|nw_reg[3:0] D[3] -pin CORE|_rob|o_AM_i I0[35] -pin CORE|_rob|o_AM_i I0[34] -pin CORE|_rob|o_AM_i I0[33] -pin CORE|_rob|o_AM_i I0[32] -pin CORE|_rob|o_AM_i I0[4] -pin CORE|_rob|o_AM_i I0[3] -pin CORE|_rob|o_AM_i I0[2] -pin CORE|_rob|o_AM_i I0[1] -pin CORE|_rob|o_AM_i I0[0] -pin CORE|_rob|o_AM_reg[35:0] D[31] -pin CORE|_rob|o_AM_reg[35:0] D[30] -pin CORE|_rob|o_AM_reg[35:0] D[29] -pin CORE|_rob|o_AM_reg[35:0] D[28] -pin CORE|_rob|o_AM_reg[35:0] D[27] -pin CORE|_rob|o_AM_reg[35:0] D[26] -pin CORE|_rob|o_AM_reg[35:0] D[25] -pin CORE|_rob|o_AM_reg[35:0] D[24] -pin CORE|_rob|o_AM_reg[35:0] D[23] -pin CORE|_rob|o_AM_reg[35:0] D[22] -pin CORE|_rob|o_AM_reg[35:0] D[21] -pin CORE|_rob|o_AM_reg[35:0] D[20] -pin CORE|_rob|o_AM_reg[35:0] D[19] -pin CORE|_rob|o_AM_reg[35:0] D[18] -pin CORE|_rob|o_AM_reg[35:0] D[17] -pin CORE|_rob|o_AM_reg[35:0] D[16] -pin CORE|_rob|o_AM_reg[35:0] D[15] -pin CORE|_rob|o_AM_reg[35:0] D[14] -pin CORE|_rob|o_AM_reg[35:0] D[13] -pin CORE|_rob|o_AM_reg[35:0] D[12] -pin CORE|_rob|o_AM_reg[35:0] D[11] -pin CORE|_rob|o_AM_reg[35:0] D[10] -pin CORE|_rob|o_AM_reg[35:0] D[9] -pin CORE|_rob|o_AM_reg[35:0] D[8] -pin CORE|_rob|o_AM_reg[35:0] D[7] -pin CORE|_rob|o_AM_reg[35:0] D[6] -pin CORE|_rob|o_AM_reg[35:0] D[5] -pin CORE|_rob|o_IDSUE_free_i I0 -pin CORE|_rob|o_IDSUE_wreg_i I0 -pin CORE|_rob|o_PCREG_newpc_i I1 -pin CORE|_rob|o_PCREG_newpc_i__0 I1 -pin CORE|_rob|o_PCREG_we_i I1 -pin CORE|_rob|o_PCREG_we_i__0 I1 -pin CORE|_rob|pc1_i I1[4] -pin CORE|_rob|pc1_i I1[3] -pin CORE|_rob|pc2_i I1[5] -pin CORE|_rob|pc2_i I1[4] -pin CORE|_rob|pc2_i I1[2] -pin CORE|_rob|pc3_i I1[5] -pin CORE|_rob|pc3_i I1[4] -pin CORE|_rob|pc3_i I1[2] -pin CORE|_rob|pc_i I0 -pin CORE|_rob|rd1_i I1[0] -pin CORE|_rob|rd_i I0 -pin CORE|_rob|result_i I0
load net CORE|ID_IDSUE_rs2[1] -attr @rip o_IDSUE_rs2[1] -attr @name ID_IDSUE_rs2[1] -pin CORE|_id o_IDSUE_rs2[1] -pin CORE|_idsue i_ID_rs2[1]
load net COMM_write_data[0][69] -attr @rip(#000000) send_data[69] -pin COMM write_datas[69] -pin MEM_CTRL send_data[69]
load net CORE|write_data[52] -attr @rip o_MC_write_data[52] -attr @name write_data[52] -hierPin CORE write_data[52] -pin CORE|_mmu o_MC_write_data[52]
load net CORE|_mem|addr0_i_n_30 -attr @rip O[1] -attr @name addr0_i_n_30 -pin CORE|_mem|addr0_i O[1] -pin CORE|_mem|addr_reg D[1]
load net CORE|_mem|addr0_i_n_31 -attr @rip O[0] -attr @name addr0_i_n_31 -pin CORE|_mem|addr0_i O[0] -pin CORE|_mem|addr_reg D[0]
load net CORE|IFID_ID_pc[20] -attr @rip o_ID_pc[20] -attr @name IFID_ID_pc[20] -pin CORE|_id i_IFID_pc[20] -pin CORE|_ifid o_ID_pc[20]
load net CORE|IF_IFID_inst[4] -attr @rip o_IFID_inst[4] -attr @name IF_IFID_inst[4] -pin CORE|_if o_IFID_inst[4] -pin CORE|_ifid i_IF_inst[4]
load net CORE|_alu_0|o_ROB_newpc_i_n_30 -attr @rip O[1] -attr @name o_ROB_newpc_i_n_30 -pin CORE|_alu_0|o_ROB_newpc_i O[1] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[1]
load net CORE|_mem|d1[23] -attr @rip Q[23] -attr @name d1[23] -pin CORE|_mem|addr0_i I0[23] -pin CORE|_mem|d1_reg Q[23]
load net CORE|_rob|p_0_in[3] -attr @rip(#000000) O[3] -attr @name p_0_in[3] -pin CORE|_rob|excp0_i S[3] -pin CORE|_rob|pc1_i I0[3] -pin CORE|_rob|pc2_i O[3] -pin CORE|_rob|rd1_i I0[3] -pin CORE|_rob|result1_i I0[3]
load net CORE|_alu_0|o_ROB_newpc_i_n_31 -attr @rip O[0] -attr @name o_ROB_newpc_i_n_31 -pin CORE|_alu_0|o_ROB_newpc_i O[0] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[0]
load net CORE|AM_ROB[2][18] -attr @rip o_ROB_result[11] -attr @name AM_ROB[2][18] -pin CORE|_alu_2 o_ROB_result[11] -pin CORE|_rob i_AM_list[168]
load net CORE|AM_ROB[2][40] -attr @rip o_ROB_newpc[1] -attr @name AM_ROB[2][40] -pin CORE|_alu_2 o_ROB_newpc[1] -pin CORE|_rob i_AM_list[190]
load net CORE|_alu_0|o_ROB_result0_i__0_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i__0_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[31] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[31] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[31] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[31] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[31] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[31] -pin CORE|_alu_0|o_ROB_result0_i__0 O[31] -pin CORE|_alu_0|o_ROB_result_i__1 I4[31] -pin CORE|_alu_0|o_ROB_result_i__1 I5[31]
load net CORE|_alu_0|i_IDSUE_d1[24] -attr @rip i_IDSUE_d1[24] -attr @name i_IDSUE_d1[24] -hierPin CORE|_alu_0 i_IDSUE_d1[24] -pin CORE|_alu_0|d1_i I0[24]
load net CORE|MEM_MMU_raddr[25] -attr @rip o_MMU_raddr[25] -attr @name MEM_MMU_raddr[25] -pin CORE|_mem o_MMU_raddr[25] -pin CORE|_mmu i_MEM_raddr[25]
load net CORE|IDSUE_ALU[1][106] -attr @rip o_ALU_list[263] -attr @name IDSUE_ALU[1][106] -pin CORE|_alu_1 i_IDSUE_d1[31] -pin CORE|_idsue o_ALU_list[263]
load net CORE|_alu_0|o_ROB_result0_i__0_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i__0_n_1 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[30] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[30] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[30] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[30] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[30] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[30] -pin CORE|_alu_0|o_ROB_result0_i__0 O[30] -pin CORE|_alu_0|o_ROB_result_i__1 I4[30] -pin CORE|_alu_0|o_ROB_result_i__1 I5[30]
load net CORE|_ifid|o_ID_inst[3] -attr @rip(#000000) 3 -attr @name o_ID_inst[3] -hierPin CORE|_ifid o_ID_inst[3] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[3]
load net CORE|_alu_0|o_ROB_result0_i__0_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i__0_n_2 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[29] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[29] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[29] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[29] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[29] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[29] -pin CORE|_alu_0|o_ROB_result0_i__0 O[29] -pin CORE|_alu_0|o_ROB_result_i__1 I4[29] -pin CORE|_alu_0|o_ROB_result_i__1 I5[29]
load net CORE|PCREG_IF_pc[15] -attr @rip o_IF_pc[15] -attr @name PCREG_IF_pc[15] -pin CORE|_if i_PCREG_pc[15] -pin CORE|_pcreg o_IF_pc[15]
load net COMM_write_data[0][20] -attr @rip(#000000) send_data[20] -pin COMM write_datas[20] -pin MEM_CTRL send_data[20]
load net CORE|_alu_0|o_ROB_result0_i__0_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i__0_n_3 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[28] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[28] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[28] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[28] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[28] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[28] -pin CORE|_alu_0|o_ROB_result0_i__0 O[28] -pin CORE|_alu_0|o_ROB_result_i__1 I4[28] -pin CORE|_alu_0|o_ROB_result_i__1 I5[28]
load net CORE|write_data[3] -attr @rip o_MC_write_data[3] -attr @name write_data[3] -hierPin CORE write_data[3] -pin CORE|_mmu o_MC_write_data[3]
load net CORE|_rob|result1[21] -attr @rip(#000000) O[21] -attr @name result1[21] -pin CORE|_rob|result0_i S[21] -pin CORE|_rob|result1_i O[21]
load net CORE|_alu_0|o_ROB_result0_i__0_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i__0_n_4 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[27] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[27] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[27] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[27] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[27] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[27] -pin CORE|_alu_0|o_ROB_result0_i__0 O[27] -pin CORE|_alu_0|o_ROB_result_i__1 I4[27] -pin CORE|_alu_0|o_ROB_result_i__1 I5[27]
load net CORE|_rob|o_IDSUE_wdata[27] -attr @rip(#000000) 27 -attr @name o_IDSUE_wdata[27] -hierPin CORE|_rob o_IDSUE_wdata[27] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[27]
load net CORE|_alu_0|o_ROB_result0_i__0_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i__0_n_5 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[26] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[26] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[26] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[26] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[26] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[26] -pin CORE|_alu_0|o_ROB_result0_i__0 O[26] -pin CORE|_alu_0|o_ROB_result_i__1 I4[26] -pin CORE|_alu_0|o_ROB_result_i__1 I5[26]
load net CORE|_alu_0|o_ROB_result0_i__0_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i__0_n_6 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[25] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[25] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[25] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[25] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[25] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[25] -pin CORE|_alu_0|o_ROB_result0_i__0 O[25] -pin CORE|_alu_0|o_ROB_result_i__1 I4[25] -pin CORE|_alu_0|o_ROB_result_i__1 I5[25]
load net CORE|read_data[20] -attr @rip read_data[20] -attr @name read_data[20] -hierPin CORE read_data[20] -pin CORE|_mmu i_MC_read_data[20]
load net CORE|_alu_0|o_ROB_result0_i__0_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i__0_n_7 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[24] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[24] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[24] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[24] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[24] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[24] -pin CORE|_alu_0|o_ROB_result0_i__0 O[24] -pin CORE|_alu_0|o_ROB_result_i__1 I4[24] -pin CORE|_alu_0|o_ROB_result_i__1 I5[24]
load net CORE|IF_IFID_pc[1] -attr @rip o_IFID_pc[1] -attr @name IF_IFID_pc[1] -pin CORE|_if o_IFID_pc[1] -pin CORE|_ifid i_IF_pc[1]
load net CORE|AM_ROB[0][59] -attr @rip o_ROB_newpc[20] -attr @name AM_ROB[0][59] -pin CORE|_alu_0 o_ROB_newpc[20] -pin CORE|_rob i_AM_list[59]
load net CORE|_alu_0|o_ROB_result0_i__0_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i__0_n_8 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[23] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[23] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[23] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[23] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[23] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[23] -pin CORE|_alu_0|o_ROB_result0_i__0 O[23] -pin CORE|_alu_0|o_ROB_result_i__1 I4[23] -pin CORE|_alu_0|o_ROB_result_i__1 I5[23]
load net CORE|IFID_ID_pc[6] -attr @rip o_ID_pc[6] -attr @name IFID_ID_pc[6] -pin CORE|_id i_IFID_pc[6] -pin CORE|_ifid o_ID_pc[6]
load net CORE|_alu_0|o_ROB_result0_i__0_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i__0_n_9 -pin CORE|_alu_0|o_ROB_newpc0_i__1 I1[22] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I1[22] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I1[22] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I1[22] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I1[22] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I1[22] -pin CORE|_alu_0|o_ROB_result0_i__0 O[22] -pin CORE|_alu_0|o_ROB_result_i__1 I4[22] -pin CORE|_alu_0|o_ROB_result_i__1 I5[22]
load net CORE|ROB_AM_u[3] -attr @rip o_AM[35] -attr @name ROB_AM_u[3] -pin CORE|_alu_0 i_ROB_u[3] -pin CORE|_alu_1 i_ROB_u[3] -pin CORE|_alu_2 i_ROB_u[3] -pin CORE|_mem i_ROB_u[3] -pin CORE|_rob o_AM[35]
load net CORE|IF_IFID_inst[1] -attr @rip o_IFID_inst[1] -attr @name IF_IFID_inst[1] -pin CORE|_if o_IFID_inst[1] -pin CORE|_ifid i_IF_inst[1]
load net COMM_write_data[0][68] -attr @rip(#000000) send_data[68] -pin COMM write_datas[68] -pin MEM_CTRL send_data[68]
load net CORE|ID_IDSUE_rs2[2] -attr @rip o_IDSUE_rs2[2] -attr @name ID_IDSUE_rs2[2] -pin CORE|_id o_IDSUE_rs2[2] -pin CORE|_idsue i_ID_rs2[2]
load net CORE|_rob|o_AM_i_n_10 -attr @rip(#000000) O[25] -attr @name o_AM_i_n_10 -pin CORE|_rob|o_AM_i O[25] -pin CORE|_rob|o_AM_i__0 I1[25]
load net CORE|write_data[51] -attr @rip o_MC_write_data[51] -attr @name write_data[51] -hierPin CORE write_data[51] -pin CORE|_mmu o_MC_write_data[51]
load net CORE|IDSUE_MEM[146] -attr @rip o_MEM[146] -attr @name IDSUE_MEM[146] -pin CORE|_idsue o_MEM[146] -pin CORE|_mem i_IDSUE_pc[25]
load net MEM_write_data[57] -attr @rip(#000000) write_data[57] -pin CORE write_data[57] -pin MEM_CTRL write_data_[57]
load net CORE|_rob|<const1> -power -attr @name <const1> -pin CORE|_rob|cnt0_i I0[0] -pin CORE|_rob|cnt1_i I1 -pin CORE|_rob|nw_i I0[1] -pin CORE|_rob|nw_i__0 I0[1] -pin CORE|_rob|nw_i__0 I0[0] -pin CORE|_rob|nw_i__1 I0[2] -pin CORE|_rob|nw_i__2 I1 -pin CORE|_rob|o_AM_i I0[31] -pin CORE|_rob|o_AM_i I0[30] -pin CORE|_rob|o_AM_i I0[29] -pin CORE|_rob|o_AM_i I0[28] -pin CORE|_rob|o_AM_i I0[27] -pin CORE|_rob|o_AM_i I0[26] -pin CORE|_rob|o_AM_i I0[25] -pin CORE|_rob|o_AM_i I0[24] -pin CORE|_rob|o_AM_i I0[23] -pin CORE|_rob|o_AM_i I0[22] -pin CORE|_rob|o_AM_i I0[21] -pin CORE|_rob|o_AM_i I0[20] -pin CORE|_rob|o_AM_i I0[19] -pin CORE|_rob|o_AM_i I0[18] -pin CORE|_rob|o_AM_i I0[17] -pin CORE|_rob|o_AM_i I0[16] -pin CORE|_rob|o_AM_i I0[15] -pin CORE|_rob|o_AM_i I0[14] -pin CORE|_rob|o_AM_i I0[13] -pin CORE|_rob|o_AM_i I0[12] -pin CORE|_rob|o_AM_i I0[11] -pin CORE|_rob|o_AM_i I0[10] -pin CORE|_rob|o_AM_i I0[9] -pin CORE|_rob|o_AM_i I0[8] -pin CORE|_rob|o_AM_i I0[7] -pin CORE|_rob|o_AM_i I0[6] -pin CORE|_rob|o_AM_i I0[5] -pin CORE|_rob|o_AM_i I1[35] -pin CORE|_rob|o_AM_i I1[34] -pin CORE|_rob|o_AM_i I1[33] -pin CORE|_rob|o_AM_i I1[32] -pin CORE|_rob|o_AM_i I1[31] -pin CORE|_rob|o_AM_i I1[30] -pin CORE|_rob|o_AM_i I1[29] -pin CORE|_rob|o_AM_i I1[28] -pin CORE|_rob|o_AM_i I1[27] -pin CORE|_rob|o_AM_i I1[26] -pin CORE|_rob|o_AM_i I1[25] -pin CORE|_rob|o_AM_i I1[24] -pin CORE|_rob|o_AM_i I1[23] -pin CORE|_rob|o_AM_i I1[22] -pin CORE|_rob|o_AM_i I1[21] -pin CORE|_rob|o_AM_i I1[20] -pin CORE|_rob|o_AM_i I1[19] -pin CORE|_rob|o_AM_i I1[18] -pin CORE|_rob|o_AM_i I1[17] -pin CORE|_rob|o_AM_i I1[16] -pin CORE|_rob|o_AM_i I1[15] -pin CORE|_rob|o_AM_i I1[14] -pin CORE|_rob|o_AM_i I1[13] -pin CORE|_rob|o_AM_i I1[12] -pin CORE|_rob|o_AM_i I1[11] -pin CORE|_rob|o_AM_i I1[10] -pin CORE|_rob|o_AM_i I1[9] -pin CORE|_rob|o_AM_i I1[8] -pin CORE|_rob|o_AM_i I1[7] -pin CORE|_rob|o_AM_i I1[6] -pin CORE|_rob|o_AM_i I1[5] -pin CORE|_rob|o_AM_i I1[4] -pin CORE|_rob|o_AM_i I1[3] -pin CORE|_rob|o_AM_i I1[2] -pin CORE|_rob|o_AM_i I1[1] -pin CORE|_rob|o_AM_i I1[0] -pin CORE|_rob|o_AM_i__0 I0[35] -pin CORE|_rob|o_AM_i__0 I0[34] -pin CORE|_rob|o_AM_i__0 I0[33] -pin CORE|_rob|o_AM_i__0 I0[32] -pin CORE|_rob|o_AM_i__0 I0[31] -pin CORE|_rob|o_AM_i__0 I0[30] -pin CORE|_rob|o_AM_i__0 I0[29] -pin CORE|_rob|o_AM_i__0 I0[28] -pin CORE|_rob|o_AM_i__0 I0[27] -pin CORE|_rob|o_AM_i__0 I0[26] -pin CORE|_rob|o_AM_i__0 I0[25] -pin CORE|_rob|o_AM_i__0 I0[24] -pin CORE|_rob|o_AM_i__0 I0[23] -pin CORE|_rob|o_AM_i__0 I0[22] -pin CORE|_rob|o_AM_i__0 I0[21] -pin CORE|_rob|o_AM_i__0 I0[20] -pin CORE|_rob|o_AM_i__0 I0[19] -pin CORE|_rob|o_AM_i__0 I0[18] -pin CORE|_rob|o_AM_i__0 I0[17] -pin CORE|_rob|o_AM_i__0 I0[16] -pin CORE|_rob|o_AM_i__0 I0[15] -pin CORE|_rob|o_AM_i__0 I0[14] -pin CORE|_rob|o_AM_i__0 I0[13] -pin CORE|_rob|o_AM_i__0 I0[12] -pin CORE|_rob|o_AM_i__0 I0[11] -pin CORE|_rob|o_AM_i__0 I0[10] -pin CORE|_rob|o_AM_i__0 I0[9] -pin CORE|_rob|o_AM_i__0 I0[8] -pin CORE|_rob|o_AM_i__0 I0[7] -pin CORE|_rob|o_AM_i__0 I0[6] -pin CORE|_rob|o_AM_i__0 I0[5] -pin CORE|_rob|o_AM_i__0 I0[4] -pin CORE|_rob|o_AM_i__0 I0[3] -pin CORE|_rob|o_AM_i__0 I0[2] -pin CORE|_rob|o_AM_i__0 I0[1] -pin CORE|_rob|o_AM_i__0 I0[0] -pin CORE|_rob|o_IDSUE_free_i I1 -pin CORE|_rob|o_IDSUE_free_i__0 I0 -pin CORE|_rob|o_IDSUE_wreg_i I1 -pin CORE|_rob|o_IDSUE_wreg_i__0 I0 -pin CORE|_rob|o_PCREG_newpc_i I0 -pin CORE|_rob|o_PCREG_we_i I0 -pin CORE|_rob|pc1_i I1[5] -pin CORE|_rob|pc1_i I1[2] -pin CORE|_rob|pc1_i I1[1] -pin CORE|_rob|pc1_i I1[0] -pin CORE|_rob|pc2_i I1[6] -pin CORE|_rob|pc2_i I1[3] -pin CORE|_rob|pc2_i I1[1] -pin CORE|_rob|pc2_i I1[0] -pin CORE|_rob|pc3_i I1[6] -pin CORE|_rob|pc3_i I1[3] -pin CORE|_rob|pc3_i I1[1] -pin CORE|_rob|pc3_i I1[0] -pin CORE|_rob|rd1_i I1[1] -pin CORE|_rob|result1_i I1[2] -pin CORE|_rob|result1_i I1[1] -pin CORE|_rob|result1_i I1[0]
load net CORE|_rob|o_AM_i_n_11 -attr @rip(#000000) O[24] -attr @name o_AM_i_n_11 -pin CORE|_rob|o_AM_i O[24] -pin CORE|_rob|o_AM_i__0 I1[24]
load net CORE|_rob|o_AM_i_n_12 -attr @rip(#000000) O[23] -attr @name o_AM_i_n_12 -pin CORE|_rob|o_AM_i O[23] -pin CORE|_rob|o_AM_i__0 I1[23]
load net CORE|_alu_0|o_ROB_newpc_i_n_20 -attr @rip O[11] -attr @name o_ROB_newpc_i_n_20 -pin CORE|_alu_0|o_ROB_newpc_i O[11] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[11]
load net CORE|AM_ROB[2][15] -attr @rip o_ROB_result[8] -attr @name AM_ROB[2][15] -pin CORE|_alu_2 o_ROB_result[8] -pin CORE|_rob i_AM_list[165]
load net CORE|_rob|o_AM_i_n_13 -attr @rip(#000000) O[22] -attr @name o_AM_i_n_13 -pin CORE|_rob|o_AM_i O[22] -pin CORE|_rob|o_AM_i__0 I1[22]
load net CORE|_alu_0|o_ROB_newpc_i_n_21 -attr @rip O[10] -attr @name o_ROB_newpc_i_n_21 -pin CORE|_alu_0|o_ROB_newpc_i O[10] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[10]
load net CORE|_rob|o_AM_i_n_14 -attr @rip(#000000) O[21] -attr @name o_AM_i_n_14 -pin CORE|_rob|o_AM_i O[21] -pin CORE|_rob|o_AM_i__0 I1[21]
load net CORE|_alu_0|o_ROB_newpc_i_n_22 -attr @rip O[9] -attr @name o_ROB_newpc_i_n_22 -pin CORE|_alu_0|o_ROB_newpc_i O[9] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[9]
load net CORE|_mem|d1[24] -attr @rip Q[24] -attr @name d1[24] -pin CORE|_mem|addr0_i I0[24] -pin CORE|_mem|d1_reg Q[24]
load net CORE|_rob|o_AM_i_n_15 -attr @rip(#000000) O[20] -attr @name o_AM_i_n_15 -pin CORE|_rob|o_AM_i O[20] -pin CORE|_rob|o_AM_i__0 I1[20]
load net CORE|_alu_0|o_ROB_newpc_i_n_23 -attr @rip O[8] -attr @name o_ROB_newpc_i_n_23 -pin CORE|_alu_0|o_ROB_newpc_i O[8] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[8]
load net CORE|_rob|o_AM[30] -attr @rip(#000000) 30 -attr @name o_AM[30] -hierPin CORE|_rob o_AM[30] -pin CORE|_rob|o_AM_reg[35:0] Q[30]
load net CORE|_rob|o_AM_i_n_16 -attr @rip(#000000) O[19] -attr @name o_AM_i_n_16 -pin CORE|_rob|o_AM_i O[19] -pin CORE|_rob|o_AM_i__0 I1[19]
load net CORE|_alu_0|o_ROB_newpc_i_n_24 -attr @rip O[7] -attr @name o_ROB_newpc_i_n_24 -pin CORE|_alu_0|o_ROB_newpc_i O[7] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[7]
load net CORE|AM_ROB[2][41] -attr @rip o_ROB_newpc[2] -attr @name AM_ROB[2][41] -pin CORE|_alu_2 o_ROB_newpc[2] -pin CORE|_rob i_AM_list[191]
load net CORE|_ifid|o_ID_inst[2] -attr @rip(#000000) 2 -attr @name o_ID_inst[2] -hierPin CORE|_ifid o_ID_inst[2] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[2]
load net CORE|_alu_0|o_ROB_result0_i__3_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i__3_n_0 -pin CORE|_alu_0|o_ROB_result0_i__3 O[31] -pin CORE|_alu_0|o_ROB_result_i I3[31]
load net CORE|_rob|o_AM_i_n_17 -attr @rip(#000000) O[18] -attr @name o_AM_i_n_17 -pin CORE|_rob|o_AM_i O[18] -pin CORE|_rob|o_AM_i__0 I1[18]
load net CORE|_alu_0|o_ROB_newpc_i_n_25 -attr @rip O[6] -attr @name o_ROB_newpc_i_n_25 -pin CORE|_alu_0|o_ROB_newpc_i O[6] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[6]
load net CORE|_alu_0|i_IDSUE_d1[25] -attr @rip i_IDSUE_d1[25] -attr @name i_IDSUE_d1[25] -hierPin CORE|_alu_0 i_IDSUE_d1[25] -pin CORE|_alu_0|d1_i I0[25]
load net CORE|MEM_MMU_raddr[26] -attr @rip o_MMU_raddr[26] -attr @name MEM_MMU_raddr[26] -pin CORE|_mem o_MMU_raddr[26] -pin CORE|_mmu i_MEM_raddr[26]
load net CORE|IDSUE_ALU[2][46] -attr @rip o_ALU_list[360] -attr @name IDSUE_ALU[2][46] -pin CORE|_alu_2 i_IDSUE_d2[7] -pin CORE|_idsue o_ALU_list[360]
load net CORE|_alu_0|o_ROB_result0_i__3_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i__3_n_1 -pin CORE|_alu_0|o_ROB_result0_i__3 O[30] -pin CORE|_alu_0|o_ROB_result_i I3[30]
load net CORE|_rob|o_AM_i_n_18 -attr @rip(#000000) O[17] -attr @name o_AM_i_n_18 -pin CORE|_rob|o_AM_i O[17] -pin CORE|_rob|o_AM_i__0 I1[17]
load net CORE|write_data[2] -attr @rip o_MC_write_data[2] -attr @name write_data[2] -hierPin CORE write_data[2] -pin CORE|_mmu o_MC_write_data[2]
load net CORE|_alu_0|o_ROB_newpc_i_n_26 -attr @rip O[5] -attr @name o_ROB_newpc_i_n_26 -pin CORE|_alu_0|o_ROB_newpc_i O[5] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[5]
load net CORE|_alu_0|o_ROB_result0_i__3_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i__3_n_2 -pin CORE|_alu_0|o_ROB_result0_i__3 O[29] -pin CORE|_alu_0|o_ROB_result_i I3[29]
load net CORE|_rob|o_AM_i_n_19 -attr @rip(#000000) O[16] -attr @name o_AM_i_n_19 -pin CORE|_rob|o_AM_i O[16] -pin CORE|_rob|o_AM_i__0 I1[16]
load net CORE|_alu_0|o_ROB_newpc_i_n_27 -attr @rip O[4] -attr @name o_ROB_newpc_i_n_27 -pin CORE|_alu_0|o_ROB_newpc_i O[4] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[4]
load net CORE|_ifid|i_IF_pc[31] -attr @rip(#000000) i_IF_pc[31] -attr @name i_IF_pc[31] -hierPin CORE|_ifid i_IF_pc[31] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[31]
load net CORE|_rob|o_IDSUE_wdata[26] -attr @rip(#000000) 26 -attr @name o_IDSUE_wdata[26] -hierPin CORE|_rob o_IDSUE_wdata[26] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[26]
load net CORE|IDSUE_ALU[0][145] -attr @rip o_ALU_list[145] -attr @name IDSUE_ALU[0][145] -pin CORE|_alu_0 i_IDSUE_pc[24] -pin CORE|_idsue o_ALU_list[145]
load net CORE|_alu_0|o_ROB_result0_i__3_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i__3_n_3 -pin CORE|_alu_0|o_ROB_result0_i__3 O[28] -pin CORE|_alu_0|o_ROB_result_i I3[28]
load net COMM_write_data[0][21] -attr @rip(#000000) send_data[21] -pin COMM write_datas[21] -pin MEM_CTRL send_data[21]
load net CORE|_alu_0|o_ROB_newpc_i_n_28 -attr @rip O[3] -attr @name o_ROB_newpc_i_n_28 -pin CORE|_alu_0|o_ROB_newpc_i O[3] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[3]
load net CORE|_rob|result1[22] -attr @rip(#000000) O[22] -attr @name result1[22] -pin CORE|_rob|result0_i S[22] -pin CORE|_rob|result1_i O[22]
load net CORE|_alu_0|o_ROB_result0_i__3_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i__3_n_4 -pin CORE|_alu_0|o_ROB_result0_i__3 O[27] -pin CORE|_alu_0|o_ROB_result_i I3[27]
load net CORE|_alu_0|d2_i_n_0 -attr @rip O[31] -attr @name d2_i_n_0 -pin CORE|_alu_0|d2_i O[31] -pin CORE|_alu_0|d2_reg D[31]
load net CORE|_alu_0|o_ROB_newpc_i_n_29 -attr @rip O[2] -attr @name o_ROB_newpc_i_n_29 -pin CORE|_alu_0|o_ROB_newpc_i O[2] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[2]
load net CORE|_alu_0|o_ROB_result0_i__3_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i__3_n_5 -pin CORE|_alu_0|o_ROB_result0_i__3 O[26] -pin CORE|_alu_0|o_ROB_result_i I3[26]
load net CORE|_alu_0|d2_i_n_1 -attr @rip O[30] -attr @name d2_i_n_1 -pin CORE|_alu_0|d2_i O[30] -pin CORE|_alu_0|d2_reg D[30]
load net CORE|IF_IFID_pc[0] -attr @rip o_IFID_pc[0] -attr @name IF_IFID_pc[0] -pin CORE|_if o_IFID_pc[0] -pin CORE|_ifid i_IF_pc[0]
load net CORE|_alu_0|o_ROB_result0_i__3_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i__3_n_6 -pin CORE|_alu_0|o_ROB_result0_i__3 O[25] -pin CORE|_alu_0|o_ROB_result_i I3[25]
load net CORE|_alu_0|d2_i_n_2 -attr @rip O[29] -attr @name d2_i_n_2 -pin CORE|_alu_0|d2_i O[29] -pin CORE|_alu_0|d2_reg D[29]
load net CORE|_alu_0|o_ROB_result0_i__3_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i__3_n_7 -pin CORE|_alu_0|o_ROB_result0_i__3 O[24] -pin CORE|_alu_0|o_ROB_result_i I3[24]
load net CORE|_alu_0|d2_i_n_3 -attr @rip O[28] -attr @name d2_i_n_3 -pin CORE|_alu_0|d2_i O[28] -pin CORE|_alu_0|d2_reg D[28]
load net CORE|_alu_0|o_ROB_result0_i__3_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i__3_n_8 -pin CORE|_alu_0|o_ROB_result0_i__3 O[23] -pin CORE|_alu_0|o_ROB_result_i I3[23]
load net CORE|_alu_0|d2_i_n_4 -attr @rip O[27] -attr @name d2_i_n_4 -pin CORE|_alu_0|d2_i O[27] -pin CORE|_alu_0|d2_reg D[27]
load net CORE|_alu_0|o_ROB_result0_i__3_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i__3_n_9 -pin CORE|_alu_0|o_ROB_result0_i__3 O[22] -pin CORE|_alu_0|o_ROB_result_i I3[22]
load net CORE|_alu_0|d2_i_n_5 -attr @rip O[26] -attr @name d2_i_n_5 -pin CORE|_alu_0|d2_i O[26] -pin CORE|_alu_0|d2_reg D[26]
load net CORE|IF_IFID_inst[2] -attr @rip o_IFID_inst[2] -attr @name IF_IFID_inst[2] -pin CORE|_if o_IFID_inst[2] -pin CORE|_ifid i_IF_inst[2]
load net CORE|ID_IDSUE_rs2[3] -attr @rip o_IDSUE_rs2[3] -attr @name ID_IDSUE_rs2[3] -pin CORE|_id o_IDSUE_rs2[3] -pin CORE|_idsue i_ID_rs2[3]
load net CORE|IDSUE_ALU[1][100] -attr @rip o_ALU_list[257] -attr @name IDSUE_ALU[1][100] -pin CORE|_alu_1 i_IDSUE_d1[25] -pin CORE|_idsue o_ALU_list[257]
load net CORE|_rob|o_AM_i_n_20 -attr @rip(#000000) O[15] -attr @name o_AM_i_n_20 -pin CORE|_rob|o_AM_i O[15] -pin CORE|_rob|o_AM_i__0 I1[15]
load net CORE|_alu_0|d2_i_n_6 -attr @rip O[25] -attr @name d2_i_n_6 -pin CORE|_alu_0|d2_i O[25] -pin CORE|_alu_0|d2_reg D[25]
load net CORE|IFID_ID_pc[9] -attr @rip o_ID_pc[9] -attr @name IFID_ID_pc[9] -pin CORE|_id i_IFID_pc[9] -pin CORE|_ifid o_ID_pc[9]
load net CORE|_alu_0|o_ROB_newpc_i_n_10 -attr @rip O[21] -attr @name o_ROB_newpc_i_n_10 -pin CORE|_alu_0|o_ROB_newpc_i O[21] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[21]
load net CORE|IDSUE_MEM[147] -attr @rip o_MEM[147] -attr @name IDSUE_MEM[147] -pin CORE|_idsue o_MEM[147] -pin CORE|_mem i_IDSUE_pc[26]
load net CORE|_rob|o_IDSUE_free[3] -attr @rip(#000000) 3 -attr @name o_IDSUE_free[3] -hierPin CORE|_rob o_IDSUE_free[3] -pin CORE|_rob|o_IDSUE_free_reg[3:0] Q[3]
load net MEM_write_data[58] -attr @rip(#000000) write_data[58] -pin CORE write_data[58] -pin MEM_CTRL write_data_[58]
load net CORE|_rob|o_AM_i_n_21 -attr @rip(#000000) O[14] -attr @name o_AM_i_n_21 -pin CORE|_rob|o_AM_i O[14] -pin CORE|_rob|o_AM_i__0 I1[14]
load net CORE|_alu_0|d2_i_n_7 -attr @rip O[24] -attr @name d2_i_n_7 -pin CORE|_alu_0|d2_i O[24] -pin CORE|_alu_0|d2_reg D[24]
load net CORE|_alu_0|o_ROB_newpc_i_n_11 -attr @rip O[20] -attr @name o_ROB_newpc_i_n_11 -pin CORE|_alu_0|o_ROB_newpc_i O[20] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[20]
load net CORE|_rob|o_AM_i_n_22 -attr @rip(#000000) O[13] -attr @name o_AM_i_n_22 -pin CORE|_rob|o_AM_i O[13] -pin CORE|_rob|o_AM_i__0 I1[13]
load net CORE|_alu_0|d2_i_n_8 -attr @rip O[23] -attr @name d2_i_n_8 -pin CORE|_alu_0|d2_i O[23] -pin CORE|_alu_0|d2_reg D[23]
load net CORE|_alu_0|o_ROB_newpc_i_n_12 -attr @rip O[19] -attr @name o_ROB_newpc_i_n_12 -pin CORE|_alu_0|o_ROB_newpc_i O[19] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[19]
load net CORE|write_data[54] -attr @rip o_MC_write_data[54] -attr @name write_data[54] -hierPin CORE write_data[54] -pin CORE|_mmu o_MC_write_data[54]
load net CORE|AM_ROB[2][16] -attr @rip o_ROB_result[9] -attr @name AM_ROB[2][16] -pin CORE|_alu_2 o_ROB_result[9] -pin CORE|_rob i_AM_list[166]
load net CORE|_rob|o_AM_i_n_23 -attr @rip(#000000) O[12] -attr @name o_AM_i_n_23 -pin CORE|_rob|o_AM_i O[12] -pin CORE|_rob|o_AM_i__0 I1[12]
load net CORE|_alu_0|d2_i_n_9 -attr @rip O[22] -attr @name d2_i_n_9 -pin CORE|_alu_0|d2_i O[22] -pin CORE|_alu_0|d2_reg D[22]
load net CORE|_alu_0|o_ROB_newpc_i_n_13 -attr @rip O[18] -attr @name o_ROB_newpc_i_n_13 -pin CORE|_alu_0|o_ROB_newpc_i O[18] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[18]
load net CORE|_rob|o_AM_i_n_24 -attr @rip(#000000) O[11] -attr @name o_AM_i_n_24 -pin CORE|_rob|o_AM_i O[11] -pin CORE|_rob|o_AM_i__0 I1[11]
load net CORE|_alu_0|o_ROB_newpc_i_n_14 -attr @rip O[17] -attr @name o_ROB_newpc_i_n_14 -pin CORE|_alu_0|o_ROB_newpc_i O[17] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[17]
load net CORE|_mem|d1[25] -attr @rip Q[25] -attr @name d1[25] -pin CORE|_mem|addr0_i I0[25] -pin CORE|_mem|d1_reg Q[25]
load net CORE|_ifid|o_ID_inst[1] -attr @rip(#000000) 1 -attr @name o_ID_inst[1] -hierPin CORE|_ifid o_ID_inst[1] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[1]
load net CORE|_rob|o_AM[31] -attr @rip(#000000) 31 -attr @name o_AM[31] -hierPin CORE|_rob o_AM[31] -pin CORE|_rob|o_AM_reg[35:0] Q[31]
load net CORE|_rob|o_AM_i_n_25 -attr @rip(#000000) O[10] -attr @name o_AM_i_n_25 -pin CORE|_rob|o_AM_i O[10] -pin CORE|_rob|o_AM_i__0 I1[10]
load net CORE|_alu_0|o_ROB_newpc_i_n_15 -attr @rip O[16] -attr @name o_ROB_newpc_i_n_15 -pin CORE|_alu_0|o_ROB_newpc_i O[16] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[16]
load net CORE|IDSUE_ALU[2][45] -attr @rip o_ALU_list[359] -attr @name IDSUE_ALU[2][45] -pin CORE|_alu_2 i_IDSUE_d2[6] -pin CORE|_idsue o_ALU_list[359]
load net CORE|_rob|o_AM_i_n_26 -attr @rip(#000000) O[9] -attr @name o_AM_i_n_26 -pin CORE|_rob|o_AM_i O[9] -pin CORE|_rob|o_AM_i__0 I1[9]
load net CORE|write_data[1] -attr @rip o_MC_write_data[1] -attr @name write_data[1] -hierPin CORE write_data[1] -pin CORE|_mmu o_MC_write_data[1]
load net CORE|_alu_0|o_ROB_newpc_i_n_16 -attr @rip O[15] -attr @name o_ROB_newpc_i_n_16 -pin CORE|_alu_0|o_ROB_newpc_i O[15] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[15]
load net CORE|_rob|o_AM_i_n_27 -attr @rip(#000000) O[8] -attr @name o_AM_i_n_27 -pin CORE|_rob|o_AM_i O[8] -pin CORE|_rob|o_AM_i__0 I1[8]
load net CORE|_alu_0|o_ROB_newpc_i_n_17 -attr @rip O[14] -attr @name o_ROB_newpc_i_n_17 -pin CORE|_alu_0|o_ROB_newpc_i O[14] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[14]
load net CORE|_rob|o_IDSUE_wdata[25] -attr @rip(#000000) 25 -attr @name o_IDSUE_wdata[25] -hierPin CORE|_rob o_IDSUE_wdata[25] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[25]
load net CORE|_alu_0|i_IDSUE_d1[26] -attr @rip i_IDSUE_d1[26] -attr @name i_IDSUE_d1[26] -hierPin CORE|_alu_0 i_IDSUE_d1[26] -pin CORE|_alu_0|d1_i I0[26]
load net CORE|IDSUE_ALU[0][144] -attr @rip o_ALU_list[144] -attr @name IDSUE_ALU[0][144] -pin CORE|_alu_0 i_IDSUE_pc[23] -pin CORE|_idsue o_ALU_list[144]
load net CORE|_rob|o_AM_i_n_28 -attr @rip(#000000) O[7] -attr @name o_AM_i_n_28 -pin CORE|_rob|o_AM_i O[7] -pin CORE|_rob|o_AM_i__0 I1[7]
load net CORE|_alu_0|o_ROB_newpc_i_n_18 -attr @rip O[13] -attr @name o_ROB_newpc_i_n_18 -pin CORE|_alu_0|o_ROB_newpc_i O[13] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[13]
load net COMM_write_data[0][22] -attr @rip(#000000) send_data[22] -pin COMM write_datas[22] -pin MEM_CTRL send_data[22]
load net CORE|_rob|o_AM_i_n_29 -attr @rip(#000000) O[6] -attr @name o_AM_i_n_29 -pin CORE|_rob|o_AM_i O[6] -pin CORE|_rob|o_AM_i__0 I1[6]
load net CORE|_alu_0|o_ROB_newpc_i_n_19 -attr @rip O[12] -attr @name o_ROB_newpc_i_n_19 -pin CORE|_alu_0|o_ROB_newpc_i O[12] -pin CORE|_alu_0|o_ROB_newpc_i__0 I3[12]
load net CORE|MMU_MEM_rdata[10] -attr @rip o_MEM_rdata[10] -attr @name MMU_MEM_rdata[10] -pin CORE|_mem i_MMU_rdata[10] -pin CORE|_mmu o_MEM_rdata[10]
load net CORE|_ifid|o_ID_inst[12] -attr @rip(#000000) 12 -attr @name o_ID_inst[12] -hierPin CORE|_ifid o_ID_inst[12] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[12]
load net CORE|AM_ROB[0][57] -attr @rip o_ROB_newpc[18] -attr @name AM_ROB[0][57] -pin CORE|_alu_0 o_ROB_newpc[18] -pin CORE|_rob i_AM_list[57]
load net CORE|_rob|result1[23] -attr @rip(#000000) O[23] -attr @name result1[23] -pin CORE|_rob|result0_i S[23] -pin CORE|_rob|result1_i O[23]
load net CORE|_mem|o_MMU_raddr[0] -attr @rip Q[0] -attr @name o_MMU_raddr[0] -hierPin CORE|_mem o_MMU_raddr[0] -pin CORE|_mem|o_MMU_raddr_reg Q[0]
load net CORE|IDSUE_ALU[0][59] -attr @rip o_ALU_list[59] -attr @name IDSUE_ALU[0][59] -pin CORE|_alu_0 i_IDSUE_d2[20] -pin CORE|_idsue o_ALU_list[59]
load net CORE|IFID_ID_pc[8] -attr @rip o_ID_pc[8] -attr @name IFID_ID_pc[8] -pin CORE|_id i_IFID_pc[8] -pin CORE|_ifid o_ID_pc[8]
load net CORE|_mem|o_ROB_cnt_i_n_0 -attr @name o_ROB_cnt_i_n_0 -pin CORE|_mem|o_ROB_cnt_i O -pin CORE|_mem|o_ROB_cnt_i__1 I0
netloc CORE|_mem|o_ROB_cnt_i_n_0 1 9 1 4490
load net CORE|_alu_0|d2_ready_i__3_n_0 -attr @name d2_ready_i__3_n_0 -pin CORE|_alu_0|d2_ready_i__3 O -pin CORE|_alu_0|d2_ready_reg G
netloc CORE|_alu_0|d2_ready_i__3_n_0 1 5 1 3560
load net MEM_write_data[59] -attr @rip(#000000) write_data[59] -pin CORE write_data[59] -pin MEM_CTRL write_data_[59]
load net CORE|IDSUE_ALU[1][101] -attr @rip o_ALU_list[258] -attr @name IDSUE_ALU[1][101] -pin CORE|_alu_1 i_IDSUE_d1[26] -pin CORE|_idsue o_ALU_list[258]
load net CORE|write_data[53] -attr @rip o_MC_write_data[53] -attr @name write_data[53] -hierPin CORE write_data[53] -pin CORE|_mmu o_MC_write_data[53]
load net CORE|IDSUE_MEM[148] -attr @rip o_MEM[148] -attr @name IDSUE_MEM[148] -pin CORE|_idsue o_MEM[148] -pin CORE|_mem i_IDSUE_pc[27]
load net CORE|IDSUE_MEM[83] -attr @rip o_MEM[83] -attr @name IDSUE_MEM[83] -pin CORE|_idsue o_MEM[83] -pin CORE|_mem i_IDSUE_d1[8]
load net CORE|MEM_MMU_raddr[14] -attr @rip o_MMU_raddr[14] -attr @name MEM_MMU_raddr[14] -pin CORE|_mem o_MMU_raddr[14] -pin CORE|_mmu i_MEM_raddr[14]
load net CORE|IDSUE_ALU[2][44] -attr @rip o_ALU_list[358] -attr @name IDSUE_ALU[2][44] -pin CORE|_alu_2 i_IDSUE_d2[5] -pin CORE|_idsue o_ALU_list[358]
load net CORE|_mem|i_MMU_rdata[21] -attr @rip i_MMU_rdata[21] -attr @name i_MMU_rdata[21] -hierPin CORE|_mem i_MMU_rdata[21] -pin CORE|_mem|o_ROB_result_i I4[21]
load net CORE|_mem|d2[13] -attr @rip O[13] -attr @name d2[13] -pin CORE|_mem|d2_i O[13] -pin CORE|_mem|d2_reg D[13]
load net CORE|write_data[0] -attr @rip o_MC_write_data[0] -attr @name write_data[0] -hierPin CORE write_data[0] -pin CORE|_mmu o_MC_write_data[0]
load net CORE|_mem|d1[26] -attr @rip Q[26] -attr @name d1[26] -pin CORE|_mem|addr0_i I0[26] -pin CORE|_mem|d1_reg Q[26]
load net CORE|_rob|o_AM[32] -attr @rip(#000000) 32 -attr @name o_AM[32] -hierPin CORE|_rob o_AM[32] -pin CORE|_rob|o_AM_reg[35:0] Q[32]
load net CORE|_rob|o_IDSUE_wdata[24] -attr @rip(#000000) 24 -attr @name o_IDSUE_wdata[24] -hierPin CORE|_rob o_IDSUE_wdata[24] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[24]
load net CORE|_alu_0|i_IDSUE_d1[27] -attr @rip i_IDSUE_d1[27] -attr @name i_IDSUE_d1[27] -hierPin CORE|_alu_0 i_IDSUE_d1[27] -pin CORE|_alu_0|d1_i I0[27]
load net COMM_write_data[0][23] -attr @rip(#000000) send_data[23] -pin COMM write_datas[23] -pin MEM_CTRL send_data[23]
load net CORE|MMU_MEM_rdata[11] -attr @rip o_MEM_rdata[11] -attr @name MMU_MEM_rdata[11] -pin CORE|_mem i_MMU_rdata[11] -pin CORE|_mmu o_MEM_rdata[11]
load net CORE|_ifid|o_ID_inst[13] -attr @rip(#000000) 13 -attr @name o_ID_inst[13] -hierPin CORE|_ifid o_ID_inst[13] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[13]
load net CORE|IDSUE_ALU[0][147] -attr @rip o_ALU_list[147] -attr @name IDSUE_ALU[0][147] -pin CORE|_alu_0 i_IDSUE_pc[26] -pin CORE|_idsue o_ALU_list[147]
load net CORE|AM_ROB[0][58] -attr @rip o_ROB_newpc[19] -attr @name AM_ROB[0][58] -pin CORE|_alu_0 o_ROB_newpc[19] -pin CORE|_rob i_AM_list[58]
load net CORE|_mem|o_MMU_raddr[1] -attr @rip Q[1] -attr @name o_MMU_raddr[1] -hierPin CORE|_mem o_MMU_raddr[1] -pin CORE|_mem|o_MMU_raddr_reg Q[1]
load net CORE|IDSUE_ALU[0][58] -attr @rip o_ALU_list[58] -attr @name IDSUE_ALU[0][58] -pin CORE|_alu_0 i_IDSUE_d2[19] -pin CORE|_idsue o_ALU_list[58]
load net CORE|_rob|o_IDSUE_free[1] -attr @rip(#000000) 1 -attr @name o_IDSUE_free[1] -hierPin CORE|_rob o_IDSUE_free[1] -pin CORE|_rob|o_IDSUE_free_reg[3:0] Q[1]
load net CORE|IDSUE_MEM[82] -attr @rip o_MEM[82] -attr @name IDSUE_MEM[82] -pin CORE|_idsue o_MEM[82] -pin CORE|_mem i_IDSUE_d1[7]
load net CORE|IDSUE_ALU[1][102] -attr @rip o_ALU_list[259] -attr @name IDSUE_ALU[1][102] -pin CORE|_alu_1 i_IDSUE_d1[27] -pin CORE|_idsue o_ALU_list[259]
load net CORE|IDSUE_MEM[149] -attr @rip o_MEM[149] -attr @name IDSUE_MEM[149] -pin CORE|_idsue o_MEM[149] -pin CORE|_mem i_IDSUE_pc[28]
load net CORE|IDSUE_ALU[2][43] -attr @rip o_ALU_list[357] -attr @name IDSUE_ALU[2][43] -pin CORE|_alu_2 i_IDSUE_d2[4] -pin CORE|_idsue o_ALU_list[357]
load net CORE|_mem|i_MMU_rdata[20] -attr @rip i_MMU_rdata[20] -attr @name i_MMU_rdata[20] -hierPin CORE|_mem i_MMU_rdata[20] -pin CORE|_mem|o_ROB_result_i I4[20]
load net CORE|write_data[56] -attr @rip o_MC_write_data[56] -attr @name write_data[56] -hierPin CORE write_data[56] -pin CORE|_mmu o_MC_write_data[56]
load net CORE|MEM_MMU_raddr[15] -attr @rip o_MMU_raddr[15] -attr @name MEM_MMU_raddr[15] -pin CORE|_mem o_MMU_raddr[15] -pin CORE|_mmu i_MEM_raddr[15]
load net CORE|_rob|result0[20] -attr @rip(#000000) O[20] -attr @name result0[20] -pin CORE|_rob|result0_i O[20] -pin CORE|_rob|result_reg[31:0] D[20]
load net CORE|_mem|d2[14] -attr @rip O[14] -attr @name d2[14] -pin CORE|_mem|d2_i O[14] -pin CORE|_mem|d2_reg D[14]
load net CORE|_ifid|o_ID_inst[10] -attr @rip(#000000) 10 -attr @name o_ID_inst[10] -hierPin CORE|_ifid o_ID_inst[10] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[10]
load net CORE|_alu_0|i_IDSUE_d1[28] -attr @rip i_IDSUE_d1[28] -attr @name i_IDSUE_d1[28] -hierPin CORE|_alu_0 i_IDSUE_d1[28] -pin CORE|_alu_0|d1_i I0[28]
load net CORE|_mem|i_IDSUE_d1[13] -attr @rip i_IDSUE_d1[13] -attr @name i_IDSUE_d1[13] -hierPin CORE|_mem i_IDSUE_d1[13] -pin CORE|_mem|d1_i I0[13]
load net CORE|IDSUE_ALU[0][146] -attr @rip o_ALU_list[146] -attr @name IDSUE_ALU[0][146] -pin CORE|_alu_0 i_IDSUE_pc[25] -pin CORE|_idsue o_ALU_list[146]
load net COMM_write_data[0][24] -attr @rip(#000000) send_data[24] -pin COMM write_datas[24] -pin MEM_CTRL send_data[24]
load net CORE|MMU_MEM_rdata[12] -attr @rip o_MEM_rdata[12] -attr @name MMU_MEM_rdata[12] -pin CORE|_mem i_MMU_rdata[12] -pin CORE|_mmu o_MEM_rdata[12]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_0 -attr @rip O[31] -attr @name o_ROB_newpc0_i__6_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[31] -pin CORE|_alu_0|o_ROB_newpc_i I5[31]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_1 -attr @rip O[30] -attr @name o_ROB_newpc0_i__6_n_1 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[30] -pin CORE|_alu_0|o_ROB_newpc_i I5[30]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_2 -attr @rip O[29] -attr @name o_ROB_newpc0_i__6_n_2 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[29] -pin CORE|_alu_0|o_ROB_newpc_i I5[29]
load net CORE|_mem|o_MMU_raddr[2] -attr @rip Q[2] -attr @name o_MMU_raddr[2] -hierPin CORE|_mem o_MMU_raddr[2] -pin CORE|_mem|o_MMU_raddr_reg Q[2]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_3 -attr @rip O[28] -attr @name o_ROB_newpc0_i__6_n_3 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[28] -pin CORE|_alu_0|o_ROB_newpc_i I5[28]
load net CORE|_mem|d1[20] -attr @rip Q[20] -attr @name d1[20] -pin CORE|_mem|addr0_i I0[20] -pin CORE|_mem|d1_reg Q[20]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_4 -attr @rip O[27] -attr @name o_ROB_newpc0_i__6_n_4 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[27] -pin CORE|_alu_0|o_ROB_newpc_i I5[27]
load net CORE|_rob|o_IDSUE_free[2] -attr @rip(#000000) 2 -attr @name o_IDSUE_free[2] -hierPin CORE|_rob o_IDSUE_free[2] -pin CORE|_rob|o_IDSUE_free_reg[3:0] Q[2]
load net CORE|IDSUE_MEM[81] -attr @rip o_MEM[81] -attr @name IDSUE_MEM[81] -pin CORE|_idsue o_MEM[81] -pin CORE|_mem i_IDSUE_d1[6]
load net CORE|_mem|addr_i_n_0 -attr @name addr_i_n_0 -pin CORE|_mem|addr_i O -pin CORE|_mem|addr_reg G
netloc CORE|_mem|addr_i_n_0 1 5 1 3170
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_5 -attr @rip O[26] -attr @name o_ROB_newpc0_i__6_n_5 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[26] -pin CORE|_alu_0|o_ROB_newpc_i I5[26]
load net CORE|MEM_MMU_raddr[12] -attr @rip o_MMU_raddr[12] -attr @name MEM_MMU_raddr[12] -pin CORE|_mem o_MMU_raddr[12] -pin CORE|_mmu i_MEM_raddr[12]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_6 -attr @rip O[25] -attr @name o_ROB_newpc0_i__6_n_6 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[25] -pin CORE|_alu_0|o_ROB_newpc_i I5[25]
load net CORE|MMU_IF_inst[7] -attr @rip o_IF_inst[7] -attr @name MMU_IF_inst[7] -pin CORE|_if i_MMU_inst[7] -pin CORE|_mmu o_IF_inst[7]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_7 -attr @rip O[24] -attr @name o_ROB_newpc0_i__6_n_7 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[24] -pin CORE|_alu_0|o_ROB_newpc_i I5[24]
load net CORE|write_data[55] -attr @rip o_MC_write_data[55] -attr @name write_data[55] -hierPin CORE write_data[55] -pin CORE|_mmu o_MC_write_data[55]
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_8 -attr @rip O[23] -attr @name o_ROB_newpc0_i__6_n_8 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[23] -pin CORE|_alu_0|o_ROB_newpc_i I5[23]
load net CORE|_ifid|o_ID_inst[0] -attr @rip(#000000) 0 -attr @name o_ID_inst[0] -hierPin CORE|_ifid o_ID_inst[0] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[0]
load net CORE|_mem|d1_i__0_n_0 -attr @name d1_i__0_n_0 -pin CORE|_mem|d1_i__0 O -pin CORE|_mem|d1_reg G
netloc CORE|_mem|d1_i__0_n_0 1 3 1 2620
load net CORE|_alu_0|o_ROB_newpc0_i__6_n_9 -attr @rip O[22] -attr @name o_ROB_newpc0_i__6_n_9 -pin CORE|_alu_0|o_ROB_newpc0_i__6 O[22] -pin CORE|_alu_0|o_ROB_newpc_i I5[22]
load net CORE|IDSUE_ALU[0][141] -attr @rip o_ALU_list[141] -attr @name IDSUE_ALU[0][141] -pin CORE|_alu_0 i_IDSUE_pc[20] -pin CORE|_idsue o_ALU_list[141]
load net CORE|AM_ROB[2][19] -attr @rip o_ROB_result[12] -attr @name AM_ROB[2][19] -pin CORE|_alu_2 o_ROB_result[12] -pin CORE|_rob i_AM_list[169]
load net CORE|_mem|d2[15] -attr @rip O[15] -attr @name d2[15] -pin CORE|_mem|d2_i O[15] -pin CORE|_mem|d2_reg D[15]
load net CORE|write_data[59] -attr @rip o_MC_write_data[59] -attr @name write_data[59] -hierPin CORE write_data[59] -pin CORE|_mmu o_MC_write_data[59]
load net CORE|_ifid|o_ID_inst[11] -attr @rip(#000000) 11 -attr @name o_ID_inst[11] -hierPin CORE|_ifid o_ID_inst[11] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[11]
load net CORE|_rob|i_AM_list[189] -attr @rip(#000000) i_AM_list[189] -attr @name i_AM_list[189] -hierPin CORE|_rob i_AM_list[189] -pin CORE|_rob|excp0_i I[189] -pin CORE|_rob|pc0_i I[189] -pin CORE|_rob|rd0_i I[189] -pin CORE|_rob|result0_i I[189]
load net CORE|_alu_0|i_IDSUE_d1[29] -attr @rip i_IDSUE_d1[29] -attr @name i_IDSUE_d1[29] -hierPin CORE|_alu_0 i_IDSUE_d1[29] -pin CORE|_alu_0|d1_i I0[29]
load net CORE|_mem|i_IDSUE_d1[14] -attr @rip i_IDSUE_d1[14] -attr @name i_IDSUE_d1[14] -hierPin CORE|_mem i_IDSUE_d1[14] -pin CORE|_mem|d1_i I0[14]
load net COMM_write_data[0][25] -attr @rip(#000000) send_data[25] -pin COMM write_datas[25] -pin MEM_CTRL send_data[25]
load net CORE|MMU_MEM_rdata[13] -attr @rip o_MEM_rdata[13] -attr @name MMU_MEM_rdata[13] -pin CORE|_mem i_MMU_rdata[13] -pin CORE|_mmu o_MEM_rdata[13]
load net button -pin RST_delay_reg PRE -pin RST_reg PRE -port button
netloc button 1 0 3 NJ 250 NJ N N
load net CORE|IDSUE_MEM[80] -attr @rip o_MEM[80] -attr @name IDSUE_MEM[80] -pin CORE|_idsue o_MEM[80] -pin CORE|_mem i_IDSUE_d1[5]
load net CORE|AM_ROB[2][59] -attr @rip o_ROB_newpc[20] -attr @name AM_ROB[2][59] -pin CORE|_alu_2 o_ROB_newpc[20] -pin CORE|_rob i_AM_list[209]
load net CORE|_mem|o_MMU_raddr[3] -attr @rip Q[3] -attr @name o_MMU_raddr[3] -hierPin CORE|_mem o_MMU_raddr[3] -pin CORE|_mem|o_MMU_raddr_reg Q[3]
load net CORE|_mem|d1[21] -attr @rip Q[21] -attr @name d1[21] -pin CORE|_mem|addr0_i I0[21] -pin CORE|_mem|d1_reg Q[21]
load net CORE|_rob|result1[3] -attr @rip(#000000) O[3] -attr @name result1[3] -pin CORE|_rob|result0_i S[3] -pin CORE|_rob|result1_i O[3]
load net CORE|MMU_IF_inst[6] -attr @rip o_IF_inst[6] -attr @name MMU_IF_inst[6] -pin CORE|_if i_MMU_inst[6] -pin CORE|_mmu o_IF_inst[6]
load net CORE|MEM_MMU_raddr[13] -attr @rip o_MMU_raddr[13] -attr @name MEM_MMU_raddr[13] -pin CORE|_mem o_MMU_raddr[13] -pin CORE|_mmu i_MEM_raddr[13]
load net CORE|IDSUE_ALU[0][140] -attr @rip o_ALU_list[140] -attr @name IDSUE_ALU[0][140] -pin CORE|_alu_0 i_IDSUE_pc[19] -pin CORE|_idsue o_ALU_list[140]
load net CORE|_mem|d2[16] -attr @rip O[16] -attr @name d2[16] -pin CORE|_mem|d2_i O[16] -pin CORE|_mem|d2_reg D[16]
load net CORE|_rob|i_AM_list[188] -attr @rip(#000000) i_AM_list[188] -attr @name i_AM_list[188] -hierPin CORE|_rob i_AM_list[188] -pin CORE|_rob|excp0_i I[188] -pin CORE|_rob|pc0_i I[188] -pin CORE|_rob|rd0_i I[188] -pin CORE|_rob|result0_i I[188]
load net CORE|_mem|i_IDSUE_d1[15] -attr @rip i_IDSUE_d1[15] -attr @name i_IDSUE_d1[15] -hierPin CORE|_mem i_IDSUE_d1[15] -pin CORE|_mem|d1_i I0[15]
load net COMM_write_data[0][26] -attr @rip(#000000) send_data[26] -pin COMM write_datas[26] -pin MEM_CTRL send_data[26]
load net CORE|MMU_MEM_rdata[14] -attr @rip o_MEM_rdata[14] -attr @name MMU_MEM_rdata[14] -pin CORE|_mem i_MMU_rdata[14] -pin CORE|_mmu o_MEM_rdata[14]
load net CORE|_ifid|o_ID_inst[16] -attr @rip(#000000) 16 -attr @name o_ID_inst[16] -hierPin CORE|_ifid o_ID_inst[16] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[16]
load net CORE|MEM_MMU_raddr[10] -attr @rip o_MMU_raddr[10] -attr @name MEM_MMU_raddr[10] -pin CORE|_mem o_MMU_raddr[10] -pin CORE|_mmu i_MEM_raddr[10]
load net CORE|_mem|o_MMU_raddr[4] -attr @rip Q[4] -attr @name o_MMU_raddr[4] -hierPin CORE|_mem o_MMU_raddr[4] -pin CORE|_mem|o_MMU_raddr_reg Q[4]
load net CORE|_rob|result1[2] -attr @rip(#000000) O[2] -attr @name result1[2] -pin CORE|_rob|result0_i S[2] -pin CORE|_rob|result1_i O[2]
load net CORE|ROB_AM_udata[31] -attr @rip o_AM[31] -attr @name ROB_AM_udata[31] -pin CORE|_alu_0 i_ROB_udata[31] -pin CORE|_alu_1 i_ROB_udata[31] -pin CORE|_alu_2 i_ROB_udata[31] -pin CORE|_mem i_ROB_udata[31] -pin CORE|_rob o_AM[31]
load net CORE|read_data[26] -attr @rip read_data[26] -attr @name read_data[26] -hierPin CORE read_data[26] -pin CORE|_mmu i_MC_read_data[26]
load net CORE|_mem|d1[22] -attr @rip Q[22] -attr @name d1[22] -pin CORE|_mem|addr0_i I0[22] -pin CORE|_mem|d1_reg Q[22]
load net CORE|MMU_IF_inst[9] -attr @rip o_IF_inst[9] -attr @name MMU_IF_inst[9] -pin CORE|_if i_MMU_inst[9] -pin CORE|_mmu o_IF_inst[9]
load net CORE|IDSUE_MEM[87] -attr @rip o_MEM[87] -attr @name IDSUE_MEM[87] -pin CORE|_idsue o_MEM[87] -pin CORE|_mem i_IDSUE_d1[12]
load net CORE|write_data[57] -attr @rip o_MC_write_data[57] -attr @name write_data[57] -hierPin CORE write_data[57] -pin CORE|_mmu o_MC_write_data[57]
load net CORE|IDSUE_ALU[0][143] -attr @rip o_ALU_list[143] -attr @name IDSUE_ALU[0][143] -pin CORE|_alu_0 i_IDSUE_pc[22] -pin CORE|_idsue o_ALU_list[143]
load net CORE|_mem|o_ROB_result_i__0_n_0 -attr @name o_ROB_result_i__0_n_0 -pin CORE|_mem|o_ROB_result_i__0 O -pin CORE|_mem|o_ROB_result_i__1 I0
netloc CORE|_mem|o_ROB_result_i__0_n_0 1 7 1 3710J
load net CORE|AM_ROB[2][29] -attr @rip o_ROB_result[22] -attr @name AM_ROB[2][29] -pin CORE|_alu_2 o_ROB_result[22] -pin CORE|_rob i_AM_list[179]
load net CORE|_mem|i_IDSUE_d1[16] -attr @rip i_IDSUE_d1[16] -attr @name i_IDSUE_d1[16] -hierPin CORE|_mem i_IDSUE_d1[16] -pin CORE|_mem|d1_i I0[16]
load net COMM_write_data[0][27] -attr @rip(#000000) send_data[27] -pin COMM write_datas[27] -pin MEM_CTRL send_data[27]
load net CORE|MMU_MEM_rdata[15] -attr @rip o_MEM_rdata[15] -attr @name MMU_MEM_rdata[15] -pin CORE|_mem i_MMU_rdata[15] -pin CORE|_mmu o_MEM_rdata[15]
load net CORE|_ifid|o_ID_inst[17] -attr @rip(#000000) 17 -attr @name o_ID_inst[17] -hierPin CORE|_ifid o_ID_inst[17] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[17]
load net CORE|read_data[25] -attr @rip read_data[25] -attr @name read_data[25] -hierPin CORE read_data[25] -pin CORE|_mmu i_MC_read_data[25]
load net CORE|MEM_MMU_raddr[11] -attr @rip o_MMU_raddr[11] -attr @name MEM_MMU_raddr[11] -pin CORE|_mem o_MMU_raddr[11] -pin CORE|_mmu i_MEM_raddr[11]
load net CORE|_mem|d2[10] -attr @rip O[10] -attr @name d2[10] -pin CORE|_mem|d2_i O[10] -pin CORE|_mem|d2_reg D[10]
load net CORE|ID_IDSUE_imm[29] -attr @rip o_IDSUE_imm[29] -attr @name ID_IDSUE_imm[29] -pin CORE|_id o_IDSUE_imm[29] -pin CORE|_idsue i_ID_imm[29]
load net CORE|_rob|result1[5] -attr @rip(#000000) O[5] -attr @name result1[5] -pin CORE|_rob|result0_i S[5] -pin CORE|_rob|result1_i O[5]
load net CORE|MMU_IF_inst[8] -attr @rip o_IF_inst[8] -attr @name MMU_IF_inst[8] -pin CORE|_if i_MMU_inst[8] -pin CORE|_mmu o_IF_inst[8]
load net CORE|IDSUE_MEM[86] -attr @rip o_MEM[86] -attr @name IDSUE_MEM[86] -pin CORE|_idsue o_MEM[86] -pin CORE|_mem i_IDSUE_d1[11]
load net MEM_addr[48] -attr @rip(#000000) addr[48] -pin CORE addr[48] -pin MEM_CTRL addr_[48]
load net CORE|_alu_0|o_ROB_result[29] -attr @rip Q[29] -attr @name o_ROB_result[29] -hierPin CORE|_alu_0 o_ROB_result[29] -pin CORE|_alu_0|o_ROB_result_reg Q[29]
load net CORE|IDSUE_ALU[0][142] -attr @rip o_ALU_list[142] -attr @name IDSUE_ALU[0][142] -pin CORE|_alu_0 i_IDSUE_pc[21] -pin CORE|_idsue o_ALU_list[142]
load net CORE|MEM_MMU_waddr[31] -attr @rip o_MEM_waddr[31] -attr @name MEM_MMU_waddr[31] -pin CORE|_mem o_MMU_waddr[31] -pin CORE|_mmu i_MEM_waddr[31] -pin CORE|_mmu o_MEM_waddr[31]
load net CORE|write_data[58] -attr @rip o_MC_write_data[58] -attr @name write_data[58] -hierPin CORE write_data[58] -pin CORE|_mmu o_MC_write_data[58]
load net CORE|AM_ROB[2][28] -attr @rip o_ROB_result[21] -attr @name AM_ROB[2][28] -pin CORE|_alu_2 o_ROB_result[21] -pin CORE|_rob i_AM_list[178]
load net CORE|_ifid|o_ID_inst[14] -attr @rip(#000000) 14 -attr @name o_ID_inst[14] -hierPin CORE|_ifid o_ID_inst[14] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[14]
load net CORE|_rob|result[9] -attr @name result[9] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[9] -pin CORE|_rob|result_reg[31:0] Q[9]
load net CORE|AM_ROB[2][8] -attr @rip o_ROB_result[1] -attr @name AM_ROB[2][8] -pin CORE|_alu_2 o_ROB_result[1] -pin CORE|_rob i_AM_list[158]
load net COMM_write_data[0][28] -attr @rip(#000000) send_data[28] -pin COMM write_datas[28] -pin MEM_CTRL send_data[28]
load net CORE|MMU_MEM_rdata[16] -attr @rip o_MEM_rdata[16] -attr @name MMU_MEM_rdata[16] -pin CORE|_mem i_MMU_rdata[16] -pin CORE|_mmu o_MEM_rdata[16]
load net CORE|_mem|d2[11] -attr @rip O[11] -attr @name d2[11] -pin CORE|_mem|d2_i O[11] -pin CORE|_mem|d2_reg D[11]
load net CORE|ID_IDSUE_imm[28] -attr @rip o_IDSUE_imm[28] -attr @name ID_IDSUE_imm[28] -pin CORE|_id o_IDSUE_imm[28] -pin CORE|_idsue i_ID_imm[28]
load net CORE|_rob|result1[4] -attr @rip(#000000) O[4] -attr @name result1[4] -pin CORE|_rob|result0_i S[4] -pin CORE|_rob|result1_i O[4]
load net CORE|IDSUE_MEM[85] -attr @rip o_MEM[85] -attr @name IDSUE_MEM[85] -pin CORE|_idsue o_MEM[85] -pin CORE|_mem i_IDSUE_d1[10]
load net CORE|read_data[28] -attr @rip read_data[28] -attr @name read_data[28] -hierPin CORE read_data[28] -pin CORE|_mmu i_MC_read_data[28]
load net CORE|AM_ROB[0][50] -attr @rip o_ROB_newpc[11] -attr @name AM_ROB[0][50] -pin CORE|_alu_0 o_ROB_newpc[11] -pin CORE|_rob i_AM_list[50]
load net CORE|_alu_0|o_ROB_result[28] -attr @rip Q[28] -attr @name o_ROB_result[28] -hierPin CORE|_alu_0 o_ROB_result[28] -pin CORE|_alu_0|o_ROB_result_reg Q[28]
load net CORE|IF_IFID_inst[9] -attr @rip o_IFID_inst[9] -attr @name IF_IFID_inst[9] -pin CORE|_if o_IFID_inst[9] -pin CORE|_ifid i_IF_inst[9]
load net CORE|_rob|o_AM[7] -attr @rip(#000000) 7 -attr @name o_AM[7] -hierPin CORE|_rob o_AM[7] -pin CORE|_rob|o_AM_reg[35:0] Q[7]
load net MEM_addr[49] -attr @rip(#000000) addr[49] -pin CORE addr[49] -pin MEM_CTRL addr_[49]
load net CORE|_mem|i_IDSUE_d1[10] -attr @rip i_IDSUE_d1[10] -attr @name i_IDSUE_d1[10] -hierPin CORE|_mem i_IDSUE_d1[10] -pin CORE|_mem|d1_i I0[10]
load net MEM_read_data[19] -attr @rip(#000000) read_data_[19] -pin CORE read_data[19] -pin MEM_CTRL read_data_[19]
load net CORE|IDSUE_ALU[1][117] -attr @rip o_ALU_list[274] -attr @name IDSUE_ALU[1][117] -pin CORE|_alu_1 i_IDSUE_opcode[3] -pin CORE|_idsue o_ALU_list[274]
load net CORE|ROB_IDSUE_wdata[20] -attr @rip o_IDSUE_wdata[20] -attr @name ROB_IDSUE_wdata[20] -pin CORE|_idsue i_ROB_wdata[20] -pin CORE|_rob o_IDSUE_wdata[20]
load net CORE|_ifid|o_ID_inst[15] -attr @rip(#000000) 15 -attr @name o_ID_inst[15] -hierPin CORE|_ifid o_ID_inst[15] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[15]
load net CORE|AM_ROB[2][10] -attr @rip o_ROB_result[3] -attr @name AM_ROB[2][10] -pin CORE|_alu_2 o_ROB_result[3] -pin CORE|_rob i_AM_list[160]
load net CORE|AM_ROB[2][9] -attr @rip o_ROB_result[2] -attr @name AM_ROB[2][9] -pin CORE|_alu_2 o_ROB_result[2] -pin CORE|_rob i_AM_list[159]
load net CORE|ROB_AM_udata[30] -attr @rip o_AM[30] -attr @name ROB_AM_udata[30] -pin CORE|_alu_0 i_ROB_udata[30] -pin CORE|_alu_1 i_ROB_udata[30] -pin CORE|_alu_2 i_ROB_udata[30] -pin CORE|_mem i_ROB_udata[30] -pin CORE|_rob o_AM[30]
load net Tx -port Tx -pin UART Tx
netloc Tx 1 7 1 N
load net COMM_write_data[0][29] -attr @rip(#000000) send_data[29] -pin COMM write_datas[29] -pin MEM_CTRL send_data[29]
load net CORE|ID_IDSUE_imm[27] -attr @rip o_IDSUE_imm[27] -attr @name ID_IDSUE_imm[27] -pin CORE|_id o_IDSUE_imm[27] -pin CORE|_idsue i_ID_imm[27]
load net CORE|IDSUE_MEM[84] -attr @rip o_MEM[84] -attr @name IDSUE_MEM[84] -pin CORE|_idsue o_MEM[84] -pin CORE|_mem i_IDSUE_d1[9]
load net CORE|_alu_0|i_ROB_udata[28] -attr @rip i_ROB_udata[28] -attr @name i_ROB_udata[28] -hierPin CORE|_alu_0 i_ROB_udata[28] -pin CORE|_alu_0|d1_i I1[28] -pin CORE|_alu_0|d2_i I1[28]
load net CORE|read_data[27] -attr @rip read_data[27] -attr @name read_data[27] -hierPin CORE read_data[27] -pin CORE|_mmu i_MC_read_data[27]
load net CORE|_mem|d2[12] -attr @rip O[12] -attr @name d2[12] -pin CORE|_mem|d2_i O[12] -pin CORE|_mem|d2_reg D[12]
load net CORE|_alu_0|o_ROB_result[27] -attr @rip Q[27] -attr @name o_ROB_result[27] -hierPin CORE|_alu_0 o_ROB_result[27] -pin CORE|_alu_0|o_ROB_result_reg Q[27]
load net CORE|_alu_0|i_IDSUE_excp[0] -attr @rip i_IDSUE_excp[0] -attr @name i_IDSUE_excp[0] -hierPin CORE|_alu_0 i_IDSUE_excp[0] -hierPin CORE|_alu_0 o_ROB_excp[0]
load net CORE|_mem|o_ROB_result[22] -attr @rip Q[22] -attr @name o_ROB_result[22] -hierPin CORE|_mem o_ROB_result[22] -pin CORE|_mem|o_ROB_result_reg Q[22]
load net CORE|_rob|o_AM[6] -attr @rip(#000000) 6 -attr @name o_AM[6] -hierPin CORE|_rob o_AM[6] -pin CORE|_rob|o_AM_reg[35:0] Q[6]
load net CORE|_rob|result1[7] -attr @rip(#000000) O[7] -attr @name result1[7] -pin CORE|_rob|result0_i S[7] -pin CORE|_rob|result1_i O[7]
load net CORE|IDSUE_ALU[1][116] -attr @rip o_ALU_list[273] -attr @name IDSUE_ALU[1][116] -pin CORE|_alu_1 i_IDSUE_opcode[2] -pin CORE|_idsue o_ALU_list[273]
load net MEM_addr[21] -attr @rip(#000000) addr[21] -pin CORE addr[21] -pin MEM_CTRL addr_[21]
load net CORE|_mem|i_IDSUE_d1[11] -attr @rip i_IDSUE_d1[11] -attr @name i_IDSUE_d1[11] -hierPin CORE|_mem i_IDSUE_d1[11] -pin CORE|_mem|d1_i I0[11]
load net CORE|_rob|result[7] -attr @name result[7] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[7] -pin CORE|_rob|result_reg[31:0] Q[7]
load net CORE|ROB_IDSUE_wdata[21] -attr @rip o_IDSUE_wdata[21] -attr @name ROB_IDSUE_wdata[21] -pin CORE|_idsue i_ROB_wdata[21] -pin CORE|_rob o_IDSUE_wdata[21]
load net CORE|AM_ROB[2][6] -attr @rip o_ROB_rd[4] -attr @name AM_ROB[2][6] -pin CORE|_alu_2 o_ROB_rd[4] -pin CORE|_rob i_AM_list[156]
load net CORE|_rob|result0[18] -attr @rip(#000000) O[18] -attr @name result0[18] -pin CORE|_rob|result0_i O[18] -pin CORE|_rob|result_reg[31:0] D[18]
load net CORE|read_data[22] -attr @rip read_data[22] -attr @name read_data[22] -hierPin CORE read_data[22] -pin CORE|_mmu i_MC_read_data[22]
load net CORE|write_data[9] -attr @rip o_MC_write_data[9] -attr @name write_data[9] -hierPin CORE write_data[9] -pin CORE|_mmu o_MC_write_data[9]
load net CORE|ID_IDSUE_imm[26] -attr @rip o_IDSUE_imm[26] -attr @name ID_IDSUE_imm[26] -pin CORE|_id o_IDSUE_imm[26] -pin CORE|_idsue i_ID_imm[26]
load net CORE|ID_IDSUE_rs2[4] -attr @rip o_IDSUE_rs2[4] -attr @name ID_IDSUE_rs2[4] -pin CORE|_id o_IDSUE_rs2[4] -pin CORE|_idsue i_ID_rs2[4]
load net CORE|_alu_0|i_ROB_udata[27] -attr @rip i_ROB_udata[27] -attr @name i_ROB_udata[27] -hierPin CORE|_alu_0 i_ROB_udata[27] -pin CORE|_alu_0|d1_i I1[27] -pin CORE|_alu_0|d2_i I1[27]
load net CORE|_mem|d2_reg__0[2] -attr @rip Q[2] -attr @name d2_reg__0[2] -pin CORE|_mem|d2_reg Q[2] -pin CORE|_mem|o_MMU_wdata_reg D[2]
load net CORE|_alu_0|o_ROB_result[26] -attr @rip Q[26] -attr @name o_ROB_result[26] -hierPin CORE|_alu_0 o_ROB_result[26] -pin CORE|_alu_0|o_ROB_result_reg Q[26]
load net CORE|_rob|o_IDSUE_wreg[4] -attr @rip(#000000) 4 -attr @name o_IDSUE_wreg[4] -hierPin CORE|_rob o_IDSUE_wreg[4] -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] Q[4]
load net CORE|ID_IDSUE_imm[8] -attr @rip o_IDSUE_imm[8] -attr @name ID_IDSUE_imm[8] -pin CORE|_id o_IDSUE_imm[8] -pin CORE|_idsue i_ID_imm[8]
load net CORE|_mem|o_ROB_result[21] -attr @rip Q[21] -attr @name o_ROB_result[21] -hierPin CORE|_mem o_ROB_result[21] -pin CORE|_mem|o_ROB_result_reg Q[21]
load net COMM_read_data[0][71] -attr @rip(#000000) read_datas[71] -pin COMM read_datas[71] -pin MEM_CTRL recv_data[71]
load net CORE|_rob|result1[6] -attr @rip(#000000) O[6] -attr @name result1[6] -pin CORE|_rob|result0_i S[6] -pin CORE|_rob|result1_i O[6]
load net CORE|MEM_MMU_waddr[30] -attr @rip o_MEM_waddr[30] -attr @name MEM_MMU_waddr[30] -pin CORE|_mem o_MMU_waddr[30] -pin CORE|_mmu i_MEM_waddr[30] -pin CORE|_mmu o_MEM_waddr[30]
load net CORE|AM_ROB[0][52] -attr @rip o_ROB_newpc[13] -attr @name AM_ROB[0][52] -pin CORE|_alu_0 o_ROB_newpc[13] -pin CORE|_rob i_AM_list[52]
load net CORE|_alu_0|i_IDSUE_excp[1] -attr @rip i_IDSUE_excp[1] -attr @name i_IDSUE_excp[1] -hierPin CORE|_alu_0 i_IDSUE_excp[1] -hierPin CORE|_alu_0 o_ROB_excp[1]
load net MEM_addr[20] -attr @rip(#000000) addr[20] -pin CORE addr[20] -pin MEM_CTRL addr_[20]
load net CORE|AM_ROB[2][25] -attr @rip o_ROB_result[18] -attr @name AM_ROB[2][25] -pin CORE|_alu_2 o_ROB_result[18] -pin CORE|_rob i_AM_list[175]
load net CORE|_rob|o_AM[34] -attr @rip(#000000) 34 -attr @name o_AM[34] -hierPin CORE|_rob o_AM[34] -pin CORE|_rob|o_AM_reg[35:0] Q[34]
load net CORE|_rob|o_AM[9] -attr @rip(#000000) 9 -attr @name o_AM[9] -hierPin CORE|_rob o_AM[9] -pin CORE|_rob|o_AM_reg[35:0] Q[9]
load net CORE|_mem|i_IDSUE_d1[12] -attr @rip i_IDSUE_d1[12] -attr @name i_IDSUE_d1[12] -hierPin CORE|_mem i_IDSUE_d1[12] -pin CORE|_mem|d1_i I0[12]
load net CORE|_rob|p_0_in[29] -attr @rip(#000000) O[29] -attr @name p_0_in[29] -pin CORE|_rob|excp0_i S[29] -pin CORE|_rob|pc1_i I0[29] -pin CORE|_rob|pc2_i O[29] -pin CORE|_rob|rd1_i I0[29] -pin CORE|_rob|result1_i I0[29]
load net CORE|IDSUE_ALU[1][119] -attr @rip o_ALU_list[276] -attr @name IDSUE_ALU[1][119] -pin CORE|_alu_1 i_IDSUE_opcode[5] -pin CORE|_idsue o_ALU_list[276]
load net CORE|_rob|result[8] -attr @name result[8] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[8] -pin CORE|_rob|result_reg[31:0] Q[8]
load net CORE|IF_MMU_addr[29] -attr @rip o_MMU_addr[29] -attr @name IF_MMU_addr[29] -pin CORE|_if o_MMU_addr[29] -pin CORE|_mmu i_IF_addr[29]
load net CORE|read_data[21] -attr @rip read_data[21] -attr @name read_data[21] -hierPin CORE read_data[21] -pin CORE|_mmu i_MC_read_data[21]
load net CORE|AM_ROB[2][7] -attr @rip o_ROB_result[0] -attr @name AM_ROB[2][7] -pin CORE|_alu_2 o_ROB_result[0] -pin CORE|_rob i_AM_list[157]
load net CORE|_rob|result0[19] -attr @rip(#000000) O[19] -attr @name result0[19] -pin CORE|_rob|result0_i O[19] -pin CORE|_rob|result_reg[31:0] D[19]
load net CORE|write_data[8] -attr @rip o_MC_write_data[8] -attr @name write_data[8] -hierPin CORE write_data[8] -pin CORE|_mmu o_MC_write_data[8]
load net CORE|AM_ROB[2][12] -attr @rip o_ROB_result[5] -attr @name AM_ROB[2][12] -pin CORE|_alu_2 o_ROB_result[5] -pin CORE|_rob i_AM_list[162]
load net CORE|_alu_0|i_ROB_udata[26] -attr @rip i_ROB_udata[26] -attr @name i_ROB_udata[26] -hierPin CORE|_alu_0 i_ROB_udata[26] -pin CORE|_alu_0|d1_i I1[26] -pin CORE|_alu_0|d2_i I1[26]
load net CORE|_mem|d2_reg__0[1] -attr @rip Q[1] -attr @name d2_reg__0[1] -pin CORE|_mem|d2_reg Q[1] -pin CORE|_mem|o_MMU_wdata_reg D[1]
load net CORE|_alu_0|i_IDSUE_d1[20] -attr @rip i_IDSUE_d1[20] -attr @name i_IDSUE_d1[20] -hierPin CORE|_alu_0 i_IDSUE_d1[20] -pin CORE|_alu_0|d1_i I0[20]
load net CORE|_alu_0|o_ROB_result[25] -attr @rip Q[25] -attr @name o_ROB_result[25] -hierPin CORE|_alu_0 o_ROB_result[25] -pin CORE|_alu_0|o_ROB_result_reg Q[25]
load net COMM_read_data[0][70] -attr @rip(#000000) read_datas[70] -pin COMM read_datas[70] -pin MEM_CTRL recv_data[70]
load net CORE|AM_ROB[0][51] -attr @rip o_ROB_newpc[12] -attr @name AM_ROB[0][51] -pin CORE|_alu_0 o_ROB_newpc[12] -pin CORE|_rob i_AM_list[51]
load net CORE|ID_IDSUE_imm[9] -attr @rip o_IDSUE_imm[9] -attr @name ID_IDSUE_imm[9] -pin CORE|_id o_IDSUE_imm[9] -pin CORE|_idsue i_ID_imm[9]
load net CORE|AM_ROB[2][24] -attr @rip o_ROB_result[17] -attr @name AM_ROB[2][24] -pin CORE|_alu_2 o_ROB_result[17] -pin CORE|_rob i_AM_list[174]
load net CORE|_rob|o_AM[33] -attr @rip(#000000) 33 -attr @name o_AM[33] -hierPin CORE|_rob o_AM[33] -pin CORE|_rob|o_AM_reg[35:0] Q[33]
load net CORE|_mem|o_ROB_result[24] -attr @rip Q[24] -attr @name o_ROB_result[24] -hierPin CORE|_mem o_ROB_result[24] -pin CORE|_mem|o_ROB_result_reg Q[24]
load net CORE|_rob|o_AM[8] -attr @rip(#000000) 8 -attr @name o_AM[8] -hierPin CORE|_rob o_AM[8] -pin CORE|_rob|o_AM_reg[35:0] Q[8]
load net CORE|AM_ROB[0][63] -attr @rip o_ROB_newpc[24] -attr @name AM_ROB[0][63] -pin CORE|_alu_0 o_ROB_newpc[24] -pin CORE|_rob i_AM_list[63]
load net CORE|_rob|result1[9] -attr @rip(#000000) O[9] -attr @name result1[9] -pin CORE|_rob|result0_i S[9] -pin CORE|_rob|result1_i O[9]
load net CORE|_rob|p_0_in[28] -attr @rip(#000000) O[28] -attr @name p_0_in[28] -pin CORE|_rob|excp0_i S[28] -pin CORE|_rob|pc1_i I0[28] -pin CORE|_rob|pc2_i O[28] -pin CORE|_rob|rd1_i I0[28] -pin CORE|_rob|result1_i I0[28]
load net CORE|_rob|result[5] -attr @name result[5] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[5] -pin CORE|_rob|result_reg[31:0] Q[5]
load net CORE|IDSUE_ALU[1][118] -attr @rip o_ALU_list[275] -attr @name IDSUE_ALU[1][118] -pin CORE|_alu_1 i_IDSUE_opcode[4] -pin CORE|_idsue o_ALU_list[275]
load net MEM_addr[23] -attr @rip(#000000) addr[23] -pin CORE addr[23] -pin MEM_CTRL addr_[23]
load net CORE|_rob|result0[16] -attr @rip(#000000) O[16] -attr @name result0[16] -pin CORE|_rob|result0_i O[16] -pin CORE|_rob|result_reg[31:0] D[16]
load net CORE|_alu_0|o_ROB_result2_i_n_0 -attr @name o_ROB_result2_i_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__3 S -pin CORE|_alu_0|o_ROB_result0_i__8 S -pin CORE|_alu_0|o_ROB_result2_i O
netloc CORE|_alu_0|o_ROB_result2_i_n_0 1 4 1 3010
load net CORE|write_data[7] -attr @rip o_MC_write_data[7] -attr @name write_data[7] -hierPin CORE write_data[7] -pin CORE|_mmu o_MC_write_data[7]
load net CORE|AM_ROB[2][11] -attr @rip o_ROB_result[4] -attr @name AM_ROB[2][11] -pin CORE|_alu_2 o_ROB_result[4] -pin CORE|_rob i_AM_list[161]
load net CORE|MEM_MMU_raddr[9] -attr @rip o_MMU_raddr[9] -attr @name MEM_MMU_raddr[9] -pin CORE|_mem o_MMU_raddr[9] -pin CORE|_mmu i_MEM_raddr[9]
load net CORE|_alu_0|i_ROB_udata[25] -attr @rip i_ROB_udata[25] -attr @name i_ROB_udata[25] -hierPin CORE|_alu_0 i_ROB_udata[25] -pin CORE|_alu_0|d1_i I1[25] -pin CORE|_alu_0|d2_i I1[25]
load net CORE|read_data[24] -attr @rip read_data[24] -attr @name read_data[24] -hierPin CORE read_data[24] -pin CORE|_mmu i_MC_read_data[24]
load net CORE|_ifid|o_ID_inst[18] -attr @rip(#000000) 18 -attr @name o_ID_inst[18] -hierPin CORE|_ifid o_ID_inst[18] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[18]
load net CORE|_alu_0|o_ROB_result[24] -attr @rip Q[24] -attr @name o_ROB_result[24] -hierPin CORE|_alu_0 o_ROB_result[24] -pin CORE|_alu_0|o_ROB_result_reg Q[24]
load net CORE|_rob|o_IDSUE_wreg[2] -attr @rip(#000000) 2 -attr @name o_IDSUE_wreg[2] -hierPin CORE|_rob o_IDSUE_wreg[2] -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] Q[2]
load net MEM_addr[53] -attr @rip(#000000) addr[53] -pin CORE addr[53] -pin MEM_CTRL addr_[53]
load net CORE|IDSUE_ALU[2][14] -attr @rip o_ALU_list[328] -attr @name IDSUE_ALU[2][14] -pin CORE|_alu_2 i_IDSUE_imm[7] -pin CORE|_idsue o_ALU_list[328]
load net CORE|_alu_0|i_IDSUE_d1[21] -attr @rip i_IDSUE_d1[21] -attr @name i_IDSUE_d1[21] -hierPin CORE|_alu_0 i_IDSUE_d1[21] -pin CORE|_alu_0|d1_i I0[21]
load net CORE|_mem|d2_reg__0[4] -attr @rip Q[4] -attr @name d2_reg__0[4] -pin CORE|_mem|d2_reg Q[4] -pin CORE|_mem|o_MMU_wdata_reg D[4]
load net CORE|IDSUE_ALU[1][113] -attr @rip o_ALU_list[270] -attr @name IDSUE_ALU[1][113] -pin CORE|_alu_1 i_IDSUE_funct3[2] -pin CORE|_idsue o_ALU_list[270]
load net CORE|_mem|o_ROB_result[23] -attr @rip Q[23] -attr @name o_ROB_result[23] -hierPin CORE|_mem o_ROB_result[23] -pin CORE|_mem|o_ROB_result_reg Q[23]
load net CORE|AM_ROB[0][62] -attr @rip o_ROB_newpc[23] -attr @name AM_ROB[0][62] -pin CORE|_alu_0 o_ROB_newpc[23] -pin CORE|_rob i_AM_list[62]
load net CORE|_rob|result1[8] -attr @rip(#000000) O[8] -attr @name result1[8] -pin CORE|_rob|result0_i S[8] -pin CORE|_rob|result1_i O[8]
load net CORE|_rob|p_0_in[27] -attr @rip(#000000) O[27] -attr @name p_0_in[27] -pin CORE|_rob|excp0_i S[27] -pin CORE|_rob|pc1_i I0[27] -pin CORE|_rob|pc2_i O[27] -pin CORE|_rob|rd1_i I0[27] -pin CORE|_rob|result1_i I0[27]
load net CORE|IDSUE_MEM[89] -attr @rip o_MEM[89] -attr @name IDSUE_MEM[89] -pin CORE|_idsue o_MEM[89] -pin CORE|_mem i_IDSUE_d1[14]
load net MEM_addr[22] -attr @rip(#000000) addr[22] -pin CORE addr[22] -pin MEM_CTRL addr_[22]
load net CORE|_rob|result[6] -attr @name result[6] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[6] -pin CORE|_rob|result_reg[31:0] Q[6]
load net CORE|AM_ROB[2][27] -attr @rip o_ROB_result[20] -attr @name AM_ROB[2][27] -pin CORE|_alu_2 o_ROB_result[20] -pin CORE|_rob i_AM_list[177]
load net CORE|IF_MMU_addr[27] -attr @rip o_MMU_addr[27] -attr @name IF_MMU_addr[27] -pin CORE|_if o_MMU_addr[27] -pin CORE|_mmu i_IF_addr[27]
load net CORE|_rob|result0[17] -attr @rip(#000000) O[17] -attr @name result0[17] -pin CORE|_rob|result0_i O[17] -pin CORE|_rob|result_reg[31:0] D[17]
load net CORE|write_data[6] -attr @rip o_MC_write_data[6] -attr @name write_data[6] -hierPin CORE write_data[6] -pin CORE|_mmu o_MC_write_data[6]
load net CORE|_alu_0|i_ROB_udata[24] -attr @rip i_ROB_udata[24] -attr @name i_ROB_udata[24] -hierPin CORE|_alu_0 i_ROB_udata[24] -pin CORE|_alu_0|d1_i I1[24] -pin CORE|_alu_0|d2_i I1[24]
load net CORE|read_data[23] -attr @rip read_data[23] -attr @name read_data[23] -hierPin CORE read_data[23] -pin CORE|_mmu i_MC_read_data[23]
load net CORE|write_data[42] -attr @rip o_MC_write_data[42] -attr @name write_data[42] -hierPin CORE write_data[42] -pin CORE|_mmu o_MC_write_data[42]
load net CORE|_alu_0|o_ROB_result[23] -attr @rip Q[23] -attr @name o_ROB_result[23] -hierPin CORE|_alu_0 o_ROB_result[23] -pin CORE|_alu_0|o_ROB_result_reg Q[23]
load net CORE|_ifid|o_ID_inst[19] -attr @rip(#000000) 19 -attr @name o_ID_inst[19] -hierPin CORE|_ifid o_ID_inst[19] -pin CORE|_ifid|o_ID_inst_reg[31:0] Q[19]
load net CORE|AM_ROB[2][14] -attr @rip o_ROB_result[7] -attr @name AM_ROB[2][14] -pin CORE|_alu_2 o_ROB_result[7] -pin CORE|_rob i_AM_list[164]
load net CORE|AM_ROB[1][40] -attr @rip o_ROB_newpc[1] -attr @name AM_ROB[1][40] -pin CORE|_alu_1 o_ROB_newpc[1] -pin CORE|_rob i_AM_list[115]
load net CORE|_rob|o_IDSUE_wreg[3] -attr @rip(#000000) 3 -attr @name o_IDSUE_wreg[3] -hierPin CORE|_rob o_IDSUE_wreg[3] -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] Q[3]
load net CORE|_mem|i_MMU_rdata[2] -attr @rip i_MMU_rdata[2] -attr @name i_MMU_rdata[2] -hierPin CORE|_mem i_MMU_rdata[2] -pin CORE|_mem|o_ROB_result_i I0[2] -pin CORE|_mem|o_ROB_result_i I1[2] -pin CORE|_mem|o_ROB_result_i I2[2] -pin CORE|_mem|o_ROB_result_i I3[2] -pin CORE|_mem|o_ROB_result_i I4[2]
load net CORE|IDSUE_MEM[8] -attr @rip o_MEM[8] -attr @name IDSUE_MEM[8] -pin CORE|_idsue o_MEM[8] -pin CORE|_mem i_IDSUE_imm[1]
load net CORE|_mem|d2_reg__0[3] -attr @rip Q[3] -attr @name d2_reg__0[3] -pin CORE|_mem|d2_reg Q[3] -pin CORE|_mem|o_MMU_wdata_reg D[3]
load net MEM_addr[54] -attr @rip(#000000) addr[54] -pin CORE addr[54] -pin MEM_CTRL addr_[54]
load net CORE|IDSUE_ALU[2][15] -attr @rip o_ALU_list[329] -attr @name IDSUE_ALU[2][15] -pin CORE|_alu_2 i_IDSUE_imm[8] -pin CORE|_idsue o_ALU_list[329]
load net CORE|IDSUE_ALU[1][112] -attr @rip o_ALU_list[269] -attr @name IDSUE_ALU[1][112] -pin CORE|_alu_1 i_IDSUE_funct3[1] -pin CORE|_idsue o_ALU_list[269]
load net CORE|_alu_0|i_IDSUE_d1[22] -attr @rip i_IDSUE_d1[22] -attr @name i_IDSUE_d1[22] -hierPin CORE|_alu_0 i_IDSUE_d1[22] -pin CORE|_alu_0|d1_i I0[22]
load net CORE|_rob|p_0_in[26] -attr @rip(#000000) O[26] -attr @name p_0_in[26] -pin CORE|_rob|excp0_i S[26] -pin CORE|_rob|pc1_i I0[26] -pin CORE|_rob|pc2_i O[26] -pin CORE|_rob|rd1_i I0[26] -pin CORE|_rob|result1_i I0[26]
load net CORE|IDSUE_MEM[88] -attr @rip o_MEM[88] -attr @name IDSUE_MEM[88] -pin CORE|_idsue o_MEM[88] -pin CORE|_mem i_IDSUE_d1[13]
load net CORE|_rob|result[3] -attr @name result[3] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[3] -pin CORE|_rob|result_reg[31:0] Q[3]
load net CORE|_mem|o_ROB_cnt[3] -attr @rip Q[3] -attr @name o_ROB_cnt[3] -hierPin CORE|_mem o_ROB_cnt[3] -pin CORE|_mem|o_ROB_cnt_reg Q[3]
load net CORE|_rob|result0[14] -attr @rip(#000000) O[14] -attr @name result0[14] -pin CORE|_rob|result0_i O[14] -pin CORE|_rob|result_reg[31:0] D[14]
load net CORE|AM_ROB[2][26] -attr @rip o_ROB_result[19] -attr @name AM_ROB[2][26] -pin CORE|_alu_2 o_ROB_result[19] -pin CORE|_rob i_AM_list[176]
load net CORE|_rob|o_AM[35] -attr @rip(#000000) 35 -attr @name o_AM[35] -hierPin CORE|_rob o_AM[35] -pin CORE|_rob|o_AM_reg[35:0] Q[35]
load net CORE|_alu_0|o_ROB_newpc0[0] -attr @rip O[0] -attr @name o_ROB_newpc0[0] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[0] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[0]
load net CORE|AM_ROB[0][65] -attr @rip o_ROB_newpc[26] -attr @name AM_ROB[0][65] -pin CORE|_alu_0 o_ROB_newpc[26] -pin CORE|_rob i_AM_list[65]
load net CORE|write_data[5] -attr @rip o_MC_write_data[5] -attr @name write_data[5] -hierPin CORE write_data[5] -pin CORE|_mmu o_MC_write_data[5]
load net CORE|IF_MMU_addr[28] -attr @rip o_MMU_addr[28] -attr @name IF_MMU_addr[28] -pin CORE|_if o_MMU_addr[28] -pin CORE|_mmu i_IF_addr[28]
load net MEM_addr[25] -attr @rip(#000000) addr[25] -pin CORE addr[25] -pin MEM_CTRL addr_[25]
load net CORE|MEM_MMU_raddr[7] -attr @rip o_MMU_raddr[7] -attr @name MEM_MMU_raddr[7] -pin CORE|_mem o_MMU_raddr[7] -pin CORE|_mmu i_MEM_raddr[7]
load net CORE|_alu_0|i_ROB_udata[23] -attr @rip i_ROB_udata[23] -attr @name i_ROB_udata[23] -hierPin CORE|_alu_0 i_ROB_udata[23] -pin CORE|_alu_0|d1_i I1[23] -pin CORE|_alu_0|d2_i I1[23]
load net CORE|_rob|o_IDSUE_wreg[0] -attr @rip(#000000) 0 -attr @name o_IDSUE_wreg[0] -hierPin CORE|_rob o_IDSUE_wreg[0] -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] Q[0]
load net CORE|AM_ROB[2][13] -attr @rip o_ROB_result[6] -attr @name AM_ROB[2][13] -pin CORE|_alu_2 o_ROB_result[6] -pin CORE|_rob i_AM_list[163]
load net CORE|IDSUE_ALU[2][12] -attr @rip o_ALU_list[326] -attr @name IDSUE_ALU[2][12] -pin CORE|_alu_2 i_IDSUE_imm[5] -pin CORE|_idsue o_ALU_list[326]
load net CORE|write_data[43] -attr @rip o_MC_write_data[43] -attr @name write_data[43] -hierPin CORE write_data[43] -pin CORE|_mmu o_MC_write_data[43]
load net MEM_read_data[13] -attr @rip(#000000) read_data_[13] -pin CORE read_data[13] -pin MEM_CTRL read_data_[13]
load net CORE|AM_ROB[1][41] -attr @rip o_ROB_newpc[2] -attr @name AM_ROB[1][41] -pin CORE|_alu_1 o_ROB_newpc[2] -pin CORE|_rob i_AM_list[116]
load net CORE|_mem|i_MMU_rdata[3] -attr @rip i_MMU_rdata[3] -attr @name i_MMU_rdata[3] -hierPin CORE|_mem i_MMU_rdata[3] -pin CORE|_mem|o_ROB_result_i I0[3] -pin CORE|_mem|o_ROB_result_i I1[3] -pin CORE|_mem|o_ROB_result_i I2[3] -pin CORE|_mem|o_ROB_result_i I3[3] -pin CORE|_mem|o_ROB_result_i I4[3]
load net CORE|IDSUE_MEM[9] -attr @rip o_MEM[9] -attr @name IDSUE_MEM[9] -pin CORE|_idsue o_MEM[9] -pin CORE|_mem i_IDSUE_imm[2]
load net MEM_addr[55] -attr @rip(#000000) addr[55] -pin CORE addr[55] -pin MEM_CTRL addr_[55]
load net CORE|_alu_0|i_IDSUE_d1[23] -attr @rip i_IDSUE_d1[23] -attr @name i_IDSUE_d1[23] -hierPin CORE|_alu_0 i_IDSUE_d1[23] -pin CORE|_alu_0|d1_i I0[23]
load net CORE|_rob|p_0_in[25] -attr @rip(#000000) O[25] -attr @name p_0_in[25] -pin CORE|_rob|excp0_i S[25] -pin CORE|_rob|pc1_i I0[25] -pin CORE|_rob|pc2_i O[25] -pin CORE|_rob|rd1_i I0[25] -pin CORE|_rob|result1_i I0[25]
load net CORE|IDSUE_ALU[1][115] -attr @rip o_ALU_list[272] -attr @name IDSUE_ALU[1][115] -pin CORE|_alu_1 i_IDSUE_opcode[1] -pin CORE|_idsue o_ALU_list[272]
load net CORE|_rob|result[4] -attr @name result[4] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[4] -pin CORE|_rob|result_reg[31:0] Q[4]
load net CORE|_mem|d2[17] -attr @rip O[17] -attr @name d2[17] -pin CORE|_mem|d2_i O[17] -pin CORE|_mem|d2_reg D[17]
load net CORE|ROB_IDSUE_wdata[1] -attr @rip o_IDSUE_wdata[1] -attr @name ROB_IDSUE_wdata[1] -pin CORE|_idsue i_ROB_wdata[1] -pin CORE|_rob o_IDSUE_wdata[1]
load net CORE|AM_ROB[0][64] -attr @rip o_ROB_newpc[25] -attr @name AM_ROB[0][64] -pin CORE|_alu_0 o_ROB_newpc[25] -pin CORE|_rob i_AM_list[64]
load net CORE|_rob|result0[15] -attr @rip(#000000) O[15] -attr @name result0[15] -pin CORE|_rob|result0_i O[15] -pin CORE|_rob|result_reg[31:0] D[15]
load net CORE|write_data[4] -attr @rip o_MC_write_data[4] -attr @name write_data[4] -hierPin CORE write_data[4] -pin CORE|_mmu o_MC_write_data[4]
load net CORE|_mem|o_ROB_result_i_n_0 -attr @rip O[31] -attr @name o_ROB_result_i_n_0 -pin CORE|_mem|o_ROB_result_i O[31] -pin CORE|_mem|o_ROB_result_reg D[31]
load net CORE|_alu_0|o_ROB_newpc0[1] -attr @rip O[1] -attr @name o_ROB_newpc0[1] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[1] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[1]
load net MEM_addr[24] -attr @rip(#000000) addr[24] -pin CORE addr[24] -pin MEM_CTRL addr_[24]
load net CORE|_mem|o_ROB_result_i_n_1 -attr @rip O[30] -attr @name o_ROB_result_i_n_1 -pin CORE|_mem|o_ROB_result_i O[30] -pin CORE|_mem|o_ROB_result_reg D[30]
load net CORE|MMU_IF_inst[0] -attr @rip o_IF_inst[0] -attr @name MMU_IF_inst[0] -pin CORE|_if i_MMU_inst[0] -pin CORE|_mmu o_IF_inst[0]
load net CORE|_mem|o_ROB_result_i_n_2 -attr @rip O[29] -attr @name o_ROB_result_i_n_2 -pin CORE|_mem|o_ROB_result_i O[29] -pin CORE|_mem|o_ROB_result_reg D[29]
load net CORE|_alu_0|i_ROB_udata[22] -attr @rip i_ROB_udata[22] -attr @name i_ROB_udata[22] -hierPin CORE|_alu_0 i_ROB_udata[22] -pin CORE|_alu_0|d1_i I1[22] -pin CORE|_alu_0|d2_i I1[22]
load net CORE|_mem|o_ROB_result_i_n_3 -attr @rip O[28] -attr @name o_ROB_result_i_n_3 -pin CORE|_mem|o_ROB_result_i O[28] -pin CORE|_mem|o_ROB_result_reg D[28]
load net CORE|write_data[40] -attr @rip o_MC_write_data[40] -attr @name write_data[40] -hierPin CORE write_data[40] -pin CORE|_mmu o_MC_write_data[40]
load net CORE|MEM_MMU_raddr[8] -attr @rip o_MMU_raddr[8] -attr @name MEM_MMU_raddr[8] -pin CORE|_mem o_MMU_raddr[8] -pin CORE|_mmu i_MEM_raddr[8]
load net CORE|_alu_0|o_ROB_result[21] -attr @rip Q[21] -attr @name o_ROB_result[21] -hierPin CORE|_alu_0 o_ROB_result[21] -pin CORE|_alu_0|o_ROB_result_reg Q[21]
load net Rx -port Rx -pin UART Rx
netloc Rx 1 0 7 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ
load net CORE|_mem|o_ROB_result_i_n_4 -attr @rip O[27] -attr @name o_ROB_result_i_n_4 -pin CORE|_mem|o_ROB_result_i O[27] -pin CORE|_mem|o_ROB_result_reg D[27]
load net CORE|_mem|o_ROB_result_i_n_5 -attr @rip O[26] -attr @name o_ROB_result_i_n_5 -pin CORE|_mem|o_ROB_result_i O[26] -pin CORE|_mem|o_ROB_result_reg D[26]
load net CORE|_mem|o_ROB_result_i_n_6 -attr @rip O[25] -attr @name o_ROB_result_i_n_6 -pin CORE|_mem|o_ROB_result_i O[25] -pin CORE|_mem|o_ROB_result_reg D[25]
load net CORE|_rob|o_IDSUE_wreg[1] -attr @rip(#000000) 1 -attr @name o_IDSUE_wreg[1] -hierPin CORE|_rob o_IDSUE_wreg[1] -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] Q[1]
load net CORE|_mem|i_MMU_rdata[0] -attr @rip i_MMU_rdata[0] -attr @name i_MMU_rdata[0] -hierPin CORE|_mem i_MMU_rdata[0] -pin CORE|_mem|o_ROB_result_i I0[0] -pin CORE|_mem|o_ROB_result_i I1[0] -pin CORE|_mem|o_ROB_result_i I2[0] -pin CORE|_mem|o_ROB_result_i I3[0] -pin CORE|_mem|o_ROB_result_i I4[0]
load net CORE|IDSUE_ALU[2][13] -attr @rip o_ALU_list[327] -attr @name IDSUE_ALU[2][13] -pin CORE|_alu_2 i_IDSUE_imm[6] -pin CORE|_idsue o_ALU_list[327]
load net CORE|_mem|o_ROB_result_i_n_7 -attr @rip O[24] -attr @name o_ROB_result_i_n_7 -pin CORE|_mem|o_ROB_result_i O[24] -pin CORE|_mem|o_ROB_result_reg D[24]
load net CORE|_mem|o_ROB_result_i_n_8 -attr @rip O[23] -attr @name o_ROB_result_i_n_8 -pin CORE|_mem|o_ROB_result_i O[23] -pin CORE|_mem|o_ROB_result_reg D[23]
load net CORE|_mem|o_ROB_result_i_n_9 -attr @rip O[22] -attr @name o_ROB_result_i_n_9 -pin CORE|_mem|o_ROB_result_i O[22] -pin CORE|_mem|o_ROB_result_reg D[22]
load net MEM_read_data[14] -attr @rip(#000000) read_data_[14] -pin CORE read_data[14] -pin MEM_CTRL read_data_[14]
load net CORE|_mem|o_ROB_result[20] -attr @rip Q[20] -attr @name o_ROB_result[20] -hierPin CORE|_mem o_ROB_result[20] -pin CORE|_mem|o_ROB_result_reg Q[20]
load net CORE|AM_ROB[1][42] -attr @rip o_ROB_newpc[3] -attr @name AM_ROB[1][42] -pin CORE|_alu_1 o_ROB_newpc[3] -pin CORE|_rob i_AM_list[117]
load net CORE|_rob|p_0_in[24] -attr @rip(#000000) O[24] -attr @name p_0_in[24] -pin CORE|_rob|excp0_i S[24] -pin CORE|_rob|pc1_i I0[24] -pin CORE|_rob|pc2_i O[24] -pin CORE|_rob|rd1_i I0[24] -pin CORE|_rob|result1_i I0[24]
load net MEM_addr[56] -attr @rip(#000000) addr[56] -pin CORE addr[56] -pin MEM_CTRL addr_[56]
load net CORE|AM_ROB[1][34] -attr @rip o_ROB_result[27] -attr @name AM_ROB[1][34] -pin CORE|_alu_1 o_ROB_result[27] -pin CORE|_rob i_AM_list[109]
load net CORE|IDSUE_ALU[1][114] -attr @rip o_ALU_list[271] -attr @name IDSUE_ALU[1][114] -pin CORE|_alu_1 i_IDSUE_opcode[0] -pin CORE|_idsue o_ALU_list[271]
load net CORE|_mem|o_ROB_cnt[1] -attr @rip Q[1] -attr @name o_ROB_cnt[1] -hierPin CORE|_mem o_ROB_cnt[1] -pin CORE|_mem|o_ROB_cnt_reg Q[1]
load net CORE|IDSUE_ALU[2][156] -attr @rip o_ALU_list[470] -attr @name IDSUE_ALU[2][156] -pin CORE|_alu_2 i_IDSUE_cnt[3] -pin CORE|_idsue o_ALU_list[470]
load net CORE|_rob|result0[12] -attr @rip(#000000) O[12] -attr @name result0[12] -pin CORE|_rob|result0_i O[12] -pin CORE|_rob|result_reg[31:0] D[12]
load net CORE|ROB_IDSUE_wdata[0] -attr @rip o_IDSUE_wdata[0] -attr @name ROB_IDSUE_wdata[0] -pin CORE|_idsue i_ROB_wdata[0] -pin CORE|_rob o_IDSUE_wdata[0]
load net CORE|_mem|d2[18] -attr @rip O[18] -attr @name d2[18] -pin CORE|_mem|d2_i O[18] -pin CORE|_mem|d2_reg D[18]
load net CORE|_alu_0|o_ROB_newpc0[2] -attr @rip O[2] -attr @name o_ROB_newpc0[2] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[2] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[2]
load net CORE|_alu_0|i_ROB_udata[21] -attr @rip i_ROB_udata[21] -attr @name i_ROB_udata[21] -hierPin CORE|_alu_0 i_ROB_udata[21] -pin CORE|_alu_0|d1_i I1[21] -pin CORE|_alu_0|d2_i I1[21]
load net CORE|AM_ROB[0][67] -attr @rip o_ROB_newpc[28] -attr @name AM_ROB[0][67] -pin CORE|_alu_0 o_ROB_newpc[28] -pin CORE|_rob i_AM_list[67]
load net CORE|MMU_IF_inst[1] -attr @rip o_IF_inst[1] -attr @name MMU_IF_inst[1] -pin CORE|_if i_MMU_inst[1] -pin CORE|_mmu o_IF_inst[1]
load net MEM_addr[27] -attr @rip(#000000) addr[27] -pin CORE addr[27] -pin MEM_CTRL addr_[27]
load net CORE|_mem|i_IDSUE_d1[17] -attr @rip i_IDSUE_d1[17] -attr @name i_IDSUE_d1[17] -hierPin CORE|_mem i_IDSUE_d1[17] -pin CORE|_mem|d1_i I0[17]
load net CORE|write_data[41] -attr @rip o_MC_write_data[41] -attr @name write_data[41] -hierPin CORE write_data[41] -pin CORE|_mmu o_MC_write_data[41]
load net CORE|_alu_0|o_ROB_result[22] -attr @rip Q[22] -attr @name o_ROB_result[22] -hierPin CORE|_alu_0 o_ROB_result[22] -pin CORE|_alu_0|o_ROB_result_reg Q[22]
load net CORE|_alu_0|o_ROB_newpc2_i__2_n_0 -attr @name o_ROB_newpc2_i__2_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__6 S -pin CORE|_alu_0|o_ROB_newpc2_i__2 O
netloc CORE|_alu_0|o_ROB_newpc2_i__2_n_0 1 4 1 N
load net CORE|_mem|d2_reg__0[0] -attr @rip Q[0] -attr @name d2_reg__0[0] -pin CORE|_mem|d2_reg Q[0] -pin CORE|_mem|o_MMU_wdata_reg D[0]
load net MEM_read_data[11] -attr @rip(#000000) read_data_[11] -pin CORE read_data[11] -pin MEM_CTRL read_data_[11]
load net CORE|_mem|i_MMU_rdata[1] -attr @rip i_MMU_rdata[1] -attr @name i_MMU_rdata[1] -hierPin CORE|_mem i_MMU_rdata[1] -pin CORE|_mem|o_ROB_result_i I0[1] -pin CORE|_mem|o_ROB_result_i I1[1] -pin CORE|_mem|o_ROB_result_i I2[1] -pin CORE|_mem|o_ROB_result_i I3[1] -pin CORE|_mem|o_ROB_result_i I4[1]
load net CORE|_rob|p_0_in[23] -attr @rip(#000000) O[23] -attr @name p_0_in[23] -pin CORE|_rob|excp0_i S[23] -pin CORE|_rob|pc1_i I0[23] -pin CORE|_rob|pc2_i O[23] -pin CORE|_rob|rd1_i I0[23] -pin CORE|_rob|result1_i I0[23]
load net CORE|IDSUE_ALU[2][155] -attr @rip o_ALU_list[469] -attr @name IDSUE_ALU[2][155] -pin CORE|_alu_2 i_IDSUE_cnt[2] -pin CORE|_idsue o_ALU_list[469]
load net CORE|AM_ROB[1][0] -attr @rip o_ROB_excp[0] -attr @name AM_ROB[1][0] -pin CORE|_alu_1 o_ROB_excp[0] -pin CORE|_rob i_AM_list[75]
load net CORE|AM_ROB[1][35] -attr @rip o_ROB_result[28] -attr @name AM_ROB[1][35] -pin CORE|_alu_1 o_ROB_result[28] -pin CORE|_rob i_AM_list[110]
load net CORE|IDSUE_ALU[2][18] -attr @rip o_ALU_list[332] -attr @name IDSUE_ALU[2][18] -pin CORE|_alu_2 i_IDSUE_imm[11] -pin CORE|_idsue o_ALU_list[332]
load net CORE|_mem|o_ROB_cnt[2] -attr @rip Q[2] -attr @name o_ROB_cnt[2] -hierPin CORE|_mem o_ROB_cnt[2] -pin CORE|_mem|o_ROB_cnt_reg Q[2]
load net CORE|addr[56] -attr @rip o_MC_addr[56] -attr @name addr[56] -hierPin CORE addr[56] -pin CORE|_mmu o_MC_addr[56]
load net CORE|_rob|result0[13] -attr @rip(#000000) O[13] -attr @name result0[13] -pin CORE|_rob|result0_i O[13] -pin CORE|_rob|result_reg[31:0] D[13]
load net CORE|MEM_MMU_wdata[11] -attr @rip o_MMU_wdata[11] -attr @name MEM_MMU_wdata[11] -pin CORE|_mem o_MMU_wdata[11] -pin CORE|_mmu i_MEM_wdata[11]
load net CORE|_alu_0|p_0_in[1] -attr @rip Q[1] -attr @name p_0_in[1] -pin CORE|_alu_0|d2_reg Q[1] -pin CORE|_alu_0|o_ROB_newpc2_i I1[1] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[1] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[1] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__13 I1[1] -pin CORE|_alu_0|o_ROB_result0_i__14 I1[1] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[1] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[1] -pin CORE|_alu_0|o_ROB_result2_i I1[1] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[1]
load net CORE|_mem|d2[19] -attr @rip O[19] -attr @name d2[19] -pin CORE|_mem|d2_i O[19] -pin CORE|_mem|d2_reg D[19]
load net CORE|ROB_IDSUE_wdata[3] -attr @rip o_IDSUE_wdata[3] -attr @name ROB_IDSUE_wdata[3] -pin CORE|_idsue i_ROB_wdata[3] -pin CORE|_rob o_IDSUE_wdata[3]
load net CORE|_alu_0|i_ROB_udata[20] -attr @rip i_ROB_udata[20] -attr @name i_ROB_udata[20] -hierPin CORE|_alu_0 i_ROB_udata[20] -pin CORE|_alu_0|d1_i I1[20] -pin CORE|_alu_0|d2_i I1[20]
load net CORE|AM_ROB[0][66] -attr @rip o_ROB_newpc[27] -attr @name AM_ROB[0][66] -pin CORE|_alu_0 o_ROB_newpc[27] -pin CORE|_rob i_AM_list[66]
load net CORE|_alu_0|o_ROB_newpc0[3] -attr @rip O[3] -attr @name o_ROB_newpc0[3] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[3] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[3]
load net MEM_addr[26] -attr @rip(#000000) addr[26] -pin CORE addr[26] -pin MEM_CTRL addr_[26]
load net CORE|MMU_IF_inst[2] -attr @rip o_IF_inst[2] -attr @name MMU_IF_inst[2] -pin CORE|_if i_MMU_inst[2] -pin CORE|_mmu o_IF_inst[2]
load net MEM_addr[50] -attr @rip(#000000) addr[50] -pin CORE addr[50] -pin MEM_CTRL addr_[50]
load net CORE|_mem|i_IDSUE_d1[18] -attr @rip i_IDSUE_d1[18] -attr @name i_IDSUE_d1[18] -hierPin CORE|_mem i_IDSUE_d1[18] -pin CORE|_mem|d1_i I0[18]
load net RST -pin COMM RST -pin CORE RST -pin MEM_CTRL RST -pin RST_reg Q -pin UART RST
netloc RST 1 3 4 770 350 1230 370 1870 550 NJ
load net MEM_read_data[12] -attr @rip(#000000) read_data_[12] -pin CORE read_data[12] -pin MEM_CTRL read_data_[12]
load net CORE|_rob|p_0_in[22] -attr @rip(#000000) O[22] -attr @name p_0_in[22] -pin CORE|_rob|excp0_i S[22] -pin CORE|_rob|pc1_i I0[22] -pin CORE|_rob|pc2_i O[22] -pin CORE|_rob|rd1_i I0[22] -pin CORE|_rob|result1_i I0[22]
load net CORE|write_data[46] -attr @rip o_MC_write_data[46] -attr @name write_data[46] -hierPin CORE write_data[46] -pin CORE|_mmu o_MC_write_data[46]
load net CORE|AM_ROB[1][1] -attr @rip o_ROB_excp[1] -attr @name AM_ROB[1][1] -pin CORE|_alu_1 o_ROB_excp[1] -pin CORE|_rob i_AM_list[76]
load net CORE|AM_ROB[2][50] -attr @rip o_ROB_newpc[11] -attr @name AM_ROB[2][50] -pin CORE|_alu_2 o_ROB_newpc[11] -pin CORE|_rob i_AM_list[200]
load net CORE|IDSUE_ALU[2][19] -attr @rip o_ALU_list[333] -attr @name IDSUE_ALU[2][19] -pin CORE|_alu_2 i_IDSUE_imm[12] -pin CORE|_idsue o_ALU_list[333]
load net CORE|AM_ROB[1][36] -attr @rip o_ROB_result[29] -attr @name AM_ROB[1][36] -pin CORE|_alu_1 o_ROB_result[29] -pin CORE|_rob i_AM_list[111]
load net CORE|MEM_MMU_wdata[10] -attr @rip o_MMU_wdata[10] -attr @name MEM_MMU_wdata[10] -pin CORE|_mem o_MMU_wdata[10] -pin CORE|_mmu i_MEM_wdata[10]
load net CORE|addr[57] -attr @rip o_MC_addr[57] -attr @name addr[57] -hierPin CORE addr[57] -pin CORE|_mmu o_MC_addr[57]
load net CORE|ROB_IDSUE_wdata[2] -attr @rip o_IDSUE_wdata[2] -attr @name ROB_IDSUE_wdata[2] -pin CORE|_idsue i_ROB_wdata[2] -pin CORE|_rob o_IDSUE_wdata[2]
load net CORE|_alu_0|p_0_in[2] -attr @rip Q[2] -attr @name p_0_in[2] -pin CORE|_alu_0|d2_reg Q[2] -pin CORE|_alu_0|o_ROB_newpc2_i I1[2] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[2] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[2] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__13 I1[2] -pin CORE|_alu_0|o_ROB_result0_i__14 I1[2] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[2] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[2] -pin CORE|_alu_0|o_ROB_result2_i I1[2] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[2]
load net CORE|addr[31] -attr @rip o_MC_addr[31] -attr @name addr[31] -hierPin CORE addr[31] -pin CORE|_mmu o_MC_addr[31]
load net CORE|_alu_0|o_ROB_result[20] -attr @rip Q[20] -attr @name o_ROB_result[20] -hierPin CORE|_alu_0 o_ROB_result[20] -pin CORE|_alu_0|o_ROB_result_reg Q[20]
load net CORE|_alu_0|o_ROB_newpc0[4] -attr @rip O[4] -attr @name o_ROB_newpc0[4] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[4] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[4]
load net CORE|AM_ROB[0][69] -attr @rip o_ROB_newpc[30] -attr @name AM_ROB[0][69] -pin CORE|_alu_0 o_ROB_newpc[30] -pin CORE|_rob i_AM_list[69]
load net CORE|MMU_IF_inst[3] -attr @rip o_IF_inst[3] -attr @name MMU_IF_inst[3] -pin CORE|_if i_MMU_inst[3] -pin CORE|_mmu o_IF_inst[3]
load net MEM_addr[29] -attr @rip(#000000) addr[29] -pin CORE addr[29] -pin MEM_CTRL addr_[29]
load net MEM_addr[51] -attr @rip(#000000) addr[51] -pin CORE addr[51] -pin MEM_CTRL addr_[51]
load net CORE|_mem|i_IDSUE_d1[19] -attr @rip i_IDSUE_d1[19] -attr @name i_IDSUE_d1[19] -hierPin CORE|_mem i_IDSUE_d1[19] -pin CORE|_mem|d1_i I0[19]
load net CORE|_rob|p_0_in[21] -attr @rip(#000000) O[21] -attr @name p_0_in[21] -pin CORE|_rob|excp0_i S[21] -pin CORE|_rob|pc1_i I0[21] -pin CORE|_rob|pc2_i O[21] -pin CORE|_rob|rd1_i I0[21] -pin CORE|_rob|result1_i I0[21]
load net CORE|IDSUE_ALU[1][111] -attr @rip o_ALU_list[268] -attr @name IDSUE_ALU[1][111] -pin CORE|_alu_1 i_IDSUE_funct3[0] -pin CORE|_idsue o_ALU_list[268]
load net CORE|IDSUE_ALU[2][16] -attr @rip o_ALU_list[330] -attr @name IDSUE_ALU[2][16] -pin CORE|_alu_2 i_IDSUE_imm[9] -pin CORE|_idsue o_ALU_list[330]
load net CORE|ROB_AM_udata[25] -attr @rip o_AM[25] -attr @name ROB_AM_udata[25] -pin CORE|_alu_0 i_ROB_udata[25] -pin CORE|_alu_1 i_ROB_udata[25] -pin CORE|_alu_2 i_ROB_udata[25] -pin CORE|_mem i_ROB_udata[25] -pin CORE|_rob o_AM[25]
load net CORE|write_data[47] -attr @rip o_MC_write_data[47] -attr @name write_data[47] -hierPin CORE write_data[47] -pin CORE|_mmu o_MC_write_data[47]
load net CORE|_mem|d2[23] -attr @rip O[23] -attr @name d2[23] -pin CORE|_mem|d2_i O[23] -pin CORE|_mem|d2_reg D[23]
load net CORE|addr[54] -attr @rip o_MC_addr[54] -attr @name addr[54] -hierPin CORE addr[54] -pin CORE|_mmu o_MC_addr[54]
load net MEM_read_data[17] -attr @rip(#000000) read_data_[17] -pin CORE read_data[17] -pin MEM_CTRL read_data_[17]
load net CORE|AM_ROB[1][2] -attr @rip o_ROB_rd[0] -attr @name AM_ROB[1][2] -pin CORE|_alu_1 o_ROB_rd[0] -pin CORE|_rob i_AM_list[77]
load net CORE|AM_ROB[1][37] -attr @rip o_ROB_result[30] -attr @name AM_ROB[1][37] -pin CORE|_alu_1 o_ROB_result[30] -pin CORE|_rob i_AM_list[112]
load net CORE|MMU_IF_inst[30] -attr @rip o_IF_inst[30] -attr @name MMU_IF_inst[30] -pin CORE|_if i_MMU_inst[30] -pin CORE|_mmu o_IF_inst[30]
load net CORE|_alu_0|o_ROB_newpc2_i__1_n_0 -attr @name o_ROB_newpc2_i__1_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__5 S -pin CORE|_alu_0|o_ROB_newpc2_i__1 O
netloc CORE|_alu_0|o_ROB_newpc2_i__1_n_0 1 4 1 2990
load net CORE|addr[30] -attr @rip o_MC_addr[30] -attr @name addr[30] -hierPin CORE addr[30] -pin CORE|_mmu o_MC_addr[30]
load net CORE|_mem|o_ROB_result[29] -attr @rip Q[29] -attr @name o_ROB_result[29] -hierPin CORE|_mem o_ROB_result[29] -pin CORE|_mem|o_ROB_result_reg Q[29]
load net CORE|AM_ROB[0][68] -attr @rip o_ROB_newpc[29] -attr @name AM_ROB[0][68] -pin CORE|_alu_0 o_ROB_newpc[29] -pin CORE|_rob i_AM_list[68]
load net CORE|_alu_0|o_ROB_newpc0[5] -attr @rip O[5] -attr @name o_ROB_newpc0[5] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[5] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[5]
load net MEM_addr[28] -attr @rip(#000000) addr[28] -pin CORE addr[28] -pin MEM_CTRL addr_[28]
load net CORE|MMU_IF_inst[4] -attr @rip o_IF_inst[4] -attr @name MMU_IF_inst[4] -pin CORE|_if i_MMU_inst[4] -pin CORE|_mmu o_IF_inst[4]
load net CORE|_ifid|i_IF_inst[29] -attr @rip(#000000) i_IF_inst[29] -attr @name i_IF_inst[29] -hierPin CORE|_ifid i_IF_inst[29] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[29]
load net CORE|_rob|p_0_in[20] -attr @rip(#000000) O[20] -attr @name p_0_in[20] -pin CORE|_rob|excp0_i S[20] -pin CORE|_rob|pc1_i I0[20] -pin CORE|_rob|pc2_i O[20] -pin CORE|_rob|rd1_i I0[20] -pin CORE|_rob|result1_i I0[20]
load net MEM_addr[52] -attr @rip(#000000) addr[52] -pin CORE addr[52] -pin MEM_CTRL addr_[52]
load net CORE|IDSUE_ALU[1][110] -attr @rip o_ALU_list[267] -attr @name IDSUE_ALU[1][110] -pin CORE|_alu_1 i_IDSUE_u1[3] -pin CORE|_idsue o_ALU_list[267]
load net CORE|write_data[44] -attr @rip o_MC_write_data[44] -attr @name write_data[44] -hierPin CORE write_data[44] -pin CORE|_mmu o_MC_write_data[44]
load net CORE|ROB_AM_udata[24] -attr @rip o_AM[24] -attr @name ROB_AM_udata[24] -pin CORE|_alu_0 i_ROB_udata[24] -pin CORE|_alu_1 i_ROB_udata[24] -pin CORE|_alu_2 i_ROB_udata[24] -pin CORE|_mem i_ROB_udata[24] -pin CORE|_rob o_AM[24]
load net CORE|_alu_0|i_IDSUE_rd[2] -attr @rip i_IDSUE_rd[2] -attr @name i_IDSUE_rd[2] -hierPin CORE|_alu_0 i_IDSUE_rd[2] -pin CORE|_alu_0|o_ROB_rd_i I0[2] -pin CORE|_alu_0|o_ROB_rd_i I1[2] -pin CORE|_alu_0|o_ROB_rd_i I2[2] -pin CORE|_alu_0|o_ROB_rd_i I3[2] -pin CORE|_alu_0|o_ROB_rd_i I4[2] -pin CORE|_alu_0|o_ROB_rd_i I5[2] -pin CORE|_alu_0|o_ROB_rd_i I7[2]
load net <const0> -ground -pin COMM read_flags[1] -pin COMM write_datas[153] -pin COMM write_datas[152] -pin COMM write_datas[151] -pin COMM write_datas[150] -pin COMM write_datas[149] -pin COMM write_datas[148] -pin COMM write_datas[147] -pin COMM write_datas[146] -pin COMM write_datas[145] -pin COMM write_datas[144] -pin COMM write_datas[143] -pin COMM write_datas[142] -pin COMM write_datas[141] -pin COMM write_datas[140] -pin COMM write_datas[139] -pin COMM write_datas[138] -pin COMM write_datas[137] -pin COMM write_datas[136] -pin COMM write_datas[135] -pin COMM write_datas[134] -pin COMM write_datas[133] -pin COMM write_datas[132] -pin COMM write_datas[131] -pin COMM write_datas[130] -pin COMM write_datas[129] -pin COMM write_datas[128] -pin COMM write_datas[127] -pin COMM write_datas[126] -pin COMM write_datas[125] -pin COMM write_datas[124] -pin COMM write_datas[123] -pin COMM write_datas[122] -pin COMM write_datas[121] -pin COMM write_datas[120] -pin COMM write_datas[119] -pin COMM write_datas[118] -pin COMM write_datas[117] -pin COMM write_datas[116] -pin COMM write_datas[115] -pin COMM write_datas[114] -pin COMM write_datas[113] -pin COMM write_datas[112] -pin COMM write_datas[111] -pin COMM write_datas[110] -pin COMM write_datas[109] -pin COMM write_datas[108] -pin COMM write_datas[107] -pin COMM write_datas[106] -pin COMM write_datas[105] -pin COMM write_datas[104] -pin COMM write_datas[103] -pin COMM write_datas[102] -pin COMM write_datas[101] -pin COMM write_datas[100] -pin COMM write_datas[99] -pin COMM write_datas[98] -pin COMM write_datas[97] -pin COMM write_datas[96] -pin COMM write_datas[95] -pin COMM write_datas[94] -pin COMM write_datas[93] -pin COMM write_datas[92] -pin COMM write_datas[91] -pin COMM write_datas[90] -pin COMM write_datas[89] -pin COMM write_datas[88] -pin COMM write_datas[87] -pin COMM write_datas[86] -pin COMM write_datas[85] -pin COMM write_datas[84] -pin COMM write_datas[83] -pin COMM write_datas[82] -pin COMM write_datas[81] -pin COMM write_datas[80] -pin COMM write_datas[79] -pin COMM write_datas[78] -pin COMM write_datas[77] -pin COMM write_flags[1] -pin RST_delay_reg D -pin clk clk_in1 -pin clk reset
load net CORE|IF_MMU_addr[12] -attr @rip o_MMU_addr[12] -attr @name IF_MMU_addr[12] -pin CORE|_if o_MMU_addr[12] -pin CORE|_mmu i_IF_addr[12]
load net CORE|IDSUE_ALU[2][17] -attr @rip o_ALU_list[331] -attr @name IDSUE_ALU[2][17] -pin CORE|_alu_2 i_IDSUE_imm[10] -pin CORE|_idsue o_ALU_list[331]
load net CORE|_mem|d2[22] -attr @rip O[22] -attr @name d2[22] -pin CORE|_mem|d2_i O[22] -pin CORE|_mem|d2_reg D[22]
load net CORE|addr[55] -attr @rip o_MC_addr[55] -attr @name addr[55] -hierPin CORE addr[55] -pin CORE|_mmu o_MC_addr[55]
load net MEM_read_data[18] -attr @rip(#000000) read_data_[18] -pin CORE read_data[18] -pin MEM_CTRL read_data_[18]
load net CORE|AM_ROB[1][3] -attr @rip o_ROB_rd[1] -attr @name AM_ROB[1][3] -pin CORE|_alu_1 o_ROB_rd[1] -pin CORE|_rob i_AM_list[78]
load net CORE|AM_ROB[1][38] -attr @rip o_ROB_result[31] -attr @name AM_ROB[1][38] -pin CORE|_alu_1 o_ROB_result[31] -pin CORE|_rob i_AM_list[113]
load net CORE|_alu_0|p_0_in[0] -attr @rip Q[0] -attr @name p_0_in[0] -pin CORE|_alu_0|d2_reg Q[0] -pin CORE|_alu_0|o_ROB_newpc2_i I1[0] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[0] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[0] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__13 I1[0] -pin CORE|_alu_0|o_ROB_result0_i__14 I1[0] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[0] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[0] -pin CORE|_alu_0|o_ROB_result2_i I1[0] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[0]
load net CORE|MMU_IF_inst[31] -attr @rip o_IF_inst[31] -attr @name MMU_IF_inst[31] -pin CORE|_if i_MMU_inst[31] -pin CORE|_mmu o_IF_inst[31]
load net CORE|_mem|i_IDSUE_d1[23] -attr @rip i_IDSUE_d1[23] -attr @name i_IDSUE_d1[23] -hierPin CORE|_mem i_IDSUE_d1[23] -pin CORE|_mem|d1_i I0[23]
load net CORE|_rob|result1[0] -attr @rip(#000000) O[0] -attr @name result1[0] -pin CORE|_rob|result0_i S[0] -pin CORE|_rob|result1_i O[0]
load net CORE|_ifid|i_IF_inst[28] -attr @rip(#000000) i_IF_inst[28] -attr @name i_IF_inst[28] -hierPin CORE|_ifid i_IF_inst[28] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[28]
load net CORE|_alu_0|o_ROB_newpc0[6] -attr @rip O[6] -attr @name o_ROB_newpc0[6] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[6] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[6]
load net CORE|MMU_IF_inst[5] -attr @rip o_IF_inst[5] -attr @name MMU_IF_inst[5] -pin CORE|_if i_MMU_inst[5] -pin CORE|_mmu o_IF_inst[5]
load net CORE|_alu_0|o_ROB_newpc0[8] -attr @rip O[8] -attr @name o_ROB_newpc0[8] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[8] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[8]
load net CORE|IDSUE_ALU[2][125] -attr @rip o_ALU_list[439] -attr @name IDSUE_ALU[2][125] -pin CORE|_alu_2 i_IDSUE_pc[4] -pin CORE|_idsue o_ALU_list[439]
load net CORE|_alu_0|i_IDSUE_rd[1] -attr @rip i_IDSUE_rd[1] -attr @name i_IDSUE_rd[1] -hierPin CORE|_alu_0 i_IDSUE_rd[1] -pin CORE|_alu_0|o_ROB_rd_i I0[1] -pin CORE|_alu_0|o_ROB_rd_i I1[1] -pin CORE|_alu_0|o_ROB_rd_i I2[1] -pin CORE|_alu_0|o_ROB_rd_i I3[1] -pin CORE|_alu_0|o_ROB_rd_i I4[1] -pin CORE|_alu_0|o_ROB_rd_i I5[1] -pin CORE|_alu_0|o_ROB_rd_i I7[1]
load net CORE|write_data[45] -attr @rip o_MC_write_data[45] -attr @name write_data[45] -hierPin CORE write_data[45] -pin CORE|_mmu o_MC_write_data[45]
load net CORE|addr[52] -attr @rip o_MC_addr[52] -attr @name addr[52] -hierPin CORE addr[52] -pin CORE|_mmu o_MC_addr[52]
load net MEM_read_data[15] -attr @rip(#000000) read_data_[15] -pin CORE read_data[15] -pin MEM_CTRL read_data_[15]
load net CORE|IF_MMU_addr[13] -attr @rip o_MMU_addr[13] -attr @name IF_MMU_addr[13] -pin CORE|_if o_MMU_addr[13] -pin CORE|_mmu i_IF_addr[13]
load net CORE|ROB_AM_udata[27] -attr @rip o_AM[27] -attr @name ROB_AM_udata[27] -pin CORE|_alu_0 i_ROB_udata[27] -pin CORE|_alu_1 i_ROB_udata[27] -pin CORE|_alu_2 i_ROB_udata[27] -pin CORE|_mem i_ROB_udata[27] -pin CORE|_rob o_AM[27]
load net CORE|_alu_0|d1_ready_i__2_n_0 -attr @name d1_ready_i__2_n_0 -pin CORE|_alu_0|d1_ready_i__2 O -pin CORE|_alu_0|d1_ready_i__3 I0 -pin CORE|_alu_0|d1_ready_i__3 I3 -pin CORE|_alu_0|d1_ready_i__3 I5 -pin CORE|_alu_0|d1_ready_i__3 I6 -pin CORE|_alu_0|d1_ready_i__3 I7
netloc CORE|_alu_0|d1_ready_i__2_n_0 1 4 1 2990
load net CORE|_mem|d2[25] -attr @rip O[25] -attr @name d2[25] -pin CORE|_mem|d2_i O[25] -pin CORE|_mem|d2_reg D[25]
load net CORE|_alu_0|o_ROB_result2 -attr @name o_ROB_result2 -pin CORE|_alu_0|o_ROB_result0_i__1 S -pin CORE|_alu_0|o_ROB_result2_i__1 O
netloc CORE|_alu_0|o_ROB_result2 1 4 1 N
load net CORE|AM_ROB[1][4] -attr @rip o_ROB_rd[2] -attr @name AM_ROB[1][4] -pin CORE|_alu_1 o_ROB_rd[2] -pin CORE|_rob i_AM_list[79]
load net CORE|IDSUE_PCREG_ctrl[0] -attr @rip o_PCREG_ctrl[0] -attr @name IDSUE_PCREG_ctrl[0] -pin CORE|_idsue o_PCREG_ctrl[0] -pin CORE|_pcreg i_IDSUE_ctrl[0]
load net CORE|_mem|i_IDSUE_d1[22] -attr @rip i_IDSUE_d1[22] -attr @name i_IDSUE_d1[22] -hierPin CORE|_mem i_IDSUE_d1[22] -pin CORE|_mem|d1_i I0[22]
load net CORE|AM_ROB[1][39] -attr @rip o_ROB_newpc[0] -attr @name AM_ROB[1][39] -pin CORE|_alu_1 o_ROB_newpc[0] -pin CORE|_rob i_AM_list[114]
load net CORE|_mem|o_ROB_result[27] -attr @rip Q[27] -attr @name o_ROB_result[27] -hierPin CORE|_mem o_ROB_result[27] -pin CORE|_mem|o_ROB_result_reg Q[27]
load net CORE|MMU_IF_inst[24] -attr @rip o_IF_inst[24] -attr @name MMU_IF_inst[24] -pin CORE|_if i_MMU_inst[24] -pin CORE|_mmu o_IF_inst[24]
load net CORE|_ifid|i_IF_inst[27] -attr @rip(#000000) i_IF_inst[27] -attr @name i_IF_inst[27] -hierPin CORE|_ifid i_IF_inst[27] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[27]
load net CORE|_rob|result1[1] -attr @rip(#000000) O[1] -attr @name result1[1] -pin CORE|_rob|result0_i S[1] -pin CORE|_rob|result1_i O[1]
load net CORE|_alu_0|o_ROB_newpc0[7] -attr @rip O[7] -attr @name o_ROB_newpc0[7] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[7] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[7]
load net CORE|IDSUE_ALU[2][124] -attr @rip o_ALU_list[438] -attr @name IDSUE_ALU[2][124] -pin CORE|_alu_2 i_IDSUE_pc[3] -pin CORE|_idsue o_ALU_list[438]
load net CORE|IF_MMU_addr[10] -attr @rip o_MMU_addr[10] -attr @name IF_MMU_addr[10] -pin CORE|_if o_MMU_addr[10] -pin CORE|_mmu i_IF_addr[10]
load net CORE|ROB_AM_udata[26] -attr @rip o_AM[26] -attr @name ROB_AM_udata[26] -pin CORE|_alu_0 i_ROB_udata[26] -pin CORE|_alu_1 i_ROB_udata[26] -pin CORE|_alu_2 i_ROB_udata[26] -pin CORE|_mem i_ROB_udata[26] -pin CORE|_rob o_AM[26]
load net CORE|addr[53] -attr @rip o_MC_addr[53] -attr @name addr[53] -hierPin CORE addr[53] -pin CORE|_mmu o_MC_addr[53]
load net CORE|_alu_0|i_IDSUE_rd[4] -attr @rip i_IDSUE_rd[4] -attr @name i_IDSUE_rd[4] -hierPin CORE|_alu_0 i_IDSUE_rd[4] -pin CORE|_alu_0|o_ROB_rd_i I0[4] -pin CORE|_alu_0|o_ROB_rd_i I1[4] -pin CORE|_alu_0|o_ROB_rd_i I2[4] -pin CORE|_alu_0|o_ROB_rd_i I3[4] -pin CORE|_alu_0|o_ROB_rd_i I4[4] -pin CORE|_alu_0|o_ROB_rd_i I5[4] -pin CORE|_alu_0|o_ROB_rd_i I7[4]
load net MEM_read_data[16] -attr @rip(#000000) read_data_[16] -pin CORE read_data[16] -pin MEM_CTRL read_data_[16]
load net CORE|_mem|d2[24] -attr @rip O[24] -attr @name d2[24] -pin CORE|_mem|d2_i O[24] -pin CORE|_mem|d2_reg D[24]
load net CORE|IDSUE_ALU[2][29] -attr @rip o_ALU_list[343] -attr @name IDSUE_ALU[2][29] -pin CORE|_alu_2 i_IDSUE_imm[22] -pin CORE|_idsue o_ALU_list[343]
load net CORE|_alu_0|o_ROB_result0_i__4_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i__4_n_30 -pin CORE|_alu_0|o_ROB_result0_i__4 O[1] -pin CORE|_alu_0|o_ROB_result_i I4[1]
load net CORE|_alu_0|o_ROB_result0_i__4_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i__4_n_31 -pin CORE|_alu_0|o_ROB_result0_i__4 O[0] -pin CORE|_alu_0|o_ROB_result_i I4[0]
load net CORE|AM_ROB[1][5] -attr @rip o_ROB_rd[3] -attr @name AM_ROB[1][5] -pin CORE|_alu_1 o_ROB_rd[3] -pin CORE|_rob i_AM_list[80]
load net CORE|AM_ROB[2][71] -attr @rip o_ROB_cnt[0] -attr @name AM_ROB[2][71] -pin CORE|_alu_2 o_ROB_cnt[0] -pin CORE|_rob i_AM_list[221]
load net CORE|IDSUE_PCREG_ctrl[1] -attr @rip o_PCREG_ctrl[1] -attr @name IDSUE_PCREG_ctrl[1] -pin CORE|_idsue o_PCREG_ctrl[1] -pin CORE|_pcreg i_IDSUE_ctrl[1]
load net CORE|_rob|result1[19] -attr @rip(#000000) O[19] -attr @name result1[19] -pin CORE|_rob|result0_i S[19] -pin CORE|_rob|result1_i O[19]
load net CORE|_mem|o_ROB_result[28] -attr @rip Q[28] -attr @name o_ROB_result[28] -hierPin CORE|_mem o_ROB_result[28] -pin CORE|_mem|o_ROB_result_reg Q[28]
load net CORE|_mem|i_IDSUE_d1[25] -attr @rip i_IDSUE_d1[25] -attr @name i_IDSUE_d1[25] -hierPin CORE|_mem i_IDSUE_d1[25] -pin CORE|_mem|d1_i I0[25]
load net CORE|_rob|pc0[10] -attr @rip(#000000) O[10] -attr @name pc0[10] -pin CORE|_rob|pc0_i O[10] -pin CORE|_rob|pc_reg[31:0] D[10]
load net CORE|MMU_IF_inst[25] -attr @rip o_IF_inst[25] -attr @name MMU_IF_inst[25] -pin CORE|_if i_MMU_inst[25] -pin CORE|_mmu o_IF_inst[25]
load net CORE|ROB_IDSUE_wdata[31] -attr @rip o_IDSUE_wdata[31] -attr @name ROB_IDSUE_wdata[31] -pin CORE|_idsue i_ROB_wdata[31] -pin CORE|_rob o_IDSUE_wdata[31]
load net CORE|_ifid|i_IF_inst[26] -attr @rip(#000000) i_IF_inst[26] -attr @name i_IF_inst[26] -hierPin CORE|_ifid i_IF_inst[26] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[26]
load net CORE|ROB_AM_udata[21] -attr @rip o_AM[21] -attr @name ROB_AM_udata[21] -pin CORE|_alu_0 i_ROB_udata[21] -pin CORE|_alu_1 i_ROB_udata[21] -pin CORE|_alu_2 i_ROB_udata[21] -pin CORE|_mem i_ROB_udata[21] -pin CORE|_rob o_AM[21]
load net CORE|_mem|o_ROB_cnt_i__1_n_0 -attr @name o_ROB_cnt_i__1_n_0 -pin CORE|_mem|o_ROB_cnt_i__1 O -pin CORE|_mem|o_ROB_cnt_reg G
netloc CORE|_mem|o_ROB_cnt_i__1_n_0 1 10 1 5010
load net CORE|addr[50] -attr @rip o_MC_addr[50] -attr @name addr[50] -hierPin CORE addr[50] -pin CORE|_mmu o_MC_addr[50]
load net CORE|IF_MMU_addr[11] -attr @rip o_MMU_addr[11] -attr @name IF_MMU_addr[11] -pin CORE|_if o_MMU_addr[11] -pin CORE|_mmu i_IF_addr[11]
load net CORE|_ifid|o_ID_pc_i_n_0 -attr @name o_ID_pc_i_n_0 -pin CORE|_ifid|o_ID_pc_i O -pin CORE|_ifid|o_ID_pc_reg[31:0] CE
netloc CORE|_ifid|o_ID_pc_i_n_0 1 1 1 1710
load net CORE|IDSUE_ALU[2][127] -attr @rip o_ALU_list[441] -attr @name IDSUE_ALU[2][127] -pin CORE|_alu_2 i_IDSUE_pc[6] -pin CORE|_idsue o_ALU_list[441]
load net CORE|MEM_MMU_wdata[30] -attr @rip o_MMU_wdata[30] -attr @name MEM_MMU_wdata[30] -pin CORE|_mem o_MMU_wdata[30] -pin CORE|_mmu i_MEM_wdata[30]
load net CORE|_alu_0|i_IDSUE_rd[3] -attr @rip i_IDSUE_rd[3] -attr @name i_IDSUE_rd[3] -hierPin CORE|_alu_0 i_IDSUE_rd[3] -pin CORE|_alu_0|o_ROB_rd_i I0[3] -pin CORE|_alu_0|o_ROB_rd_i I1[3] -pin CORE|_alu_0|o_ROB_rd_i I2[3] -pin CORE|_alu_0|o_ROB_rd_i I3[3] -pin CORE|_alu_0|o_ROB_rd_i I4[3] -pin CORE|_alu_0|o_ROB_rd_i I5[3] -pin CORE|_alu_0|o_ROB_rd_i I7[3]
load net CORE|_alu_0|o_ROB_result0_i__4_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i__4_n_20 -pin CORE|_alu_0|o_ROB_result0_i__4 O[11] -pin CORE|_alu_0|o_ROB_result_i I4[11]
load net CORE|write_data[49] -attr @rip o_MC_write_data[49] -attr @name write_data[49] -hierPin CORE write_data[49] -pin CORE|_mmu o_MC_write_data[49]
load net CORE|_alu_0|o_ROB_result0_i__4_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i__4_n_21 -pin CORE|_alu_0|o_ROB_result0_i__4 O[10] -pin CORE|_alu_0|o_ROB_result_i I4[10]
load net CORE|_alu_0|o_ROB_result0_i__4_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i__4_n_22 -pin CORE|_alu_0|o_ROB_result0_i__4 O[9] -pin CORE|_alu_0|o_ROB_result_i I4[9]
load net CORE|_mem|o_ROB_result[25] -attr @rip Q[25] -attr @name o_ROB_result[25] -hierPin CORE|_mem o_ROB_result[25] -pin CORE|_mem|o_ROB_result_reg Q[25]
load net CORE|_alu_0|o_ROB_result0_i__4_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i__4_n_23 -pin CORE|_alu_0|o_ROB_result0_i__4 O[8] -pin CORE|_alu_0|o_ROB_result_i I4[8]
load net CORE|_alu_0|o_ROB_result0_i__4_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i__4_n_24 -pin CORE|_alu_0|o_ROB_result0_i__4 O[7] -pin CORE|_alu_0|o_ROB_result_i I4[7]
load net CORE|AM_ROB[1][6] -attr @rip o_ROB_rd[4] -attr @name AM_ROB[1][6] -pin CORE|_alu_1 o_ROB_rd[4] -pin CORE|_rob i_AM_list[81]
load net CORE|AM_ROB[2][72] -attr @rip o_ROB_cnt[1] -attr @name AM_ROB[2][72] -pin CORE|_alu_2 o_ROB_cnt[1] -pin CORE|_rob i_AM_list[222]
load net CORE|AM_ROB[2][37] -attr @rip o_ROB_result[30] -attr @name AM_ROB[2][37] -pin CORE|_alu_2 o_ROB_result[30] -pin CORE|_rob i_AM_list[187]
load net CORE|_mem|i_IDSUE_d1[24] -attr @rip i_IDSUE_d1[24] -attr @name i_IDSUE_d1[24] -hierPin CORE|_mem i_IDSUE_d1[24] -pin CORE|_mem|d1_i I0[24]
load net CORE|_alu_0|o_ROB_result0_i__4_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i__4_n_25 -pin CORE|_alu_0|o_ROB_result0_i__4 O[6] -pin CORE|_alu_0|o_ROB_result_i I4[6]
load net CORE|_alu_0|p_0_in[3] -attr @rip Q[3] -attr @name p_0_in[3] -pin CORE|_alu_0|d2_reg Q[3] -pin CORE|_alu_0|o_ROB_newpc2_i I1[3] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[3] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[3] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[3] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[3] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[3] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[3] -pin CORE|_alu_0|o_ROB_result0_i__13 I1[3] -pin CORE|_alu_0|o_ROB_result0_i__14 I1[3] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[3] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[3] -pin CORE|_alu_0|o_ROB_result2_i I1[3] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[3]
load net CORE|_ifid|i_IF_inst[25] -attr @rip(#000000) i_IF_inst[25] -attr @name i_IF_inst[25] -hierPin CORE|_ifid i_IF_inst[25] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[25]
load net CORE|_alu_0|o_ROB_result0_i__4_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i__4_n_26 -pin CORE|_alu_0|o_ROB_result0_i__4 O[5] -pin CORE|_alu_0|o_ROB_result_i I4[5]
load net CORE|_alu_0|o_ROB_result0_i__4_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i__4_n_27 -pin CORE|_alu_0|o_ROB_result0_i__4 O[4] -pin CORE|_alu_0|o_ROB_result_i I4[4]
load net CORE|_rob|pc0[11] -attr @rip(#000000) O[11] -attr @name pc0[11] -pin CORE|_rob|pc0_i O[11] -pin CORE|_rob|pc_reg[31:0] D[11]
load net CORE|MMU_IF_inst[26] -attr @rip o_IF_inst[26] -attr @name MMU_IF_inst[26] -pin CORE|_if i_MMU_inst[26] -pin CORE|_mmu o_IF_inst[26]
load net CORE|ROB_AM_udata[20] -attr @rip o_AM[20] -attr @name ROB_AM_udata[20] -pin CORE|_alu_0 i_ROB_udata[20] -pin CORE|_alu_1 i_ROB_udata[20] -pin CORE|_alu_2 i_ROB_udata[20] -pin CORE|_mem i_ROB_udata[20] -pin CORE|_rob o_AM[20]
load net CORE|_alu_0|o_ROB_result0_i__4_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i__4_n_28 -pin CORE|_alu_0|o_ROB_result0_i__4 O[3] -pin CORE|_alu_0|o_ROB_result_i I4[3]
load net CORE|_alu_0|d1[28] -attr @rip Q[28] -attr @name d1[28] -pin CORE|_alu_0|d1_reg Q[28] -pin CORE|_alu_0|o_ROB_newpc2_i I0[28] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[28] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[28] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[28] -pin CORE|_alu_0|o_ROB_result0_i I0[28] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[28] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[28] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[28] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[28] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[28] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[28] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[28] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[28] -pin CORE|_alu_0|o_ROB_result1_i I0[28] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[28] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[28] -pin CORE|_alu_0|o_ROB_result2_i I0[28] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[28] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[28] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[28]
load net CORE|_alu_0|o_ROB_result0_i__4_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i__4_n_29 -pin CORE|_alu_0|o_ROB_result0_i__4 O[2] -pin CORE|_alu_0|o_ROB_result_i I4[2]
load net CORE|addr[51] -attr @rip o_MC_addr[51] -attr @name addr[51] -hierPin CORE addr[51] -pin CORE|_mmu o_MC_addr[51]
load net CORE|_alu_0|o_ROB_newpc0[9] -attr @rip O[9] -attr @name o_ROB_newpc0[9] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[9] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[9]
load net CORE|IDSUE_ALU[2][126] -attr @rip o_ALU_list[440] -attr @name IDSUE_ALU[2][126] -pin CORE|_alu_2 i_IDSUE_pc[5] -pin CORE|_idsue o_ALU_list[440]
load net CORE|_alu_0|o_ROB_result_i__0_n_0 -attr @rip O[31] -attr @name o_ROB_result_i__0_n_0 -pin CORE|_alu_0|o_ROB_result_i__0 O[31] -pin CORE|_alu_0|o_ROB_result_i__1 I3[31]
load net CORE|_alu_0|o_ROB_result_i__0_n_1 -attr @rip O[30] -attr @name o_ROB_result_i__0_n_1 -pin CORE|_alu_0|o_ROB_result_i__0 O[30] -pin CORE|_alu_0|o_ROB_result_i__1 I3[30]
load net CORE|MEM_MMU_wdata[31] -attr @rip o_MMU_wdata[31] -attr @name MEM_MMU_wdata[31] -pin CORE|_mem o_MMU_wdata[31] -pin CORE|_mmu i_MEM_wdata[31]
load net CORE|_alu_0|o_ROB_result0_i__4_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i__4_n_10 -pin CORE|_alu_0|o_ROB_result0_i__4 O[21] -pin CORE|_alu_0|o_ROB_result_i I4[21]
load net CORE|_alu_0|o_ROB_result_i__0_n_2 -attr @rip O[29] -attr @name o_ROB_result_i__0_n_2 -pin CORE|_alu_0|o_ROB_result_i__0 O[29] -pin CORE|_alu_0|o_ROB_result_i__1 I3[29]
load net CORE|write_data[48] -attr @rip o_MC_write_data[48] -attr @name write_data[48] -hierPin CORE write_data[48] -pin CORE|_mmu o_MC_write_data[48]
load net MEM_addr[58] -attr @rip(#000000) addr[58] -pin CORE addr[58] -pin MEM_CTRL addr_[58]
load net CORE|_alu_0|o_ROB_result0_i__4_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i__4_n_11 -pin CORE|_alu_0|o_ROB_result0_i__4 O[20] -pin CORE|_alu_0|o_ROB_result_i I4[20]
load net CORE|_alu_0|o_ROB_result_i__0_n_3 -attr @rip O[28] -attr @name o_ROB_result_i__0_n_3 -pin CORE|_alu_0|o_ROB_result_i__0 O[28] -pin CORE|_alu_0|o_ROB_result_i__1 I3[28]
load net CORE|_alu_0|o_ROB_result0_i__4_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i__4_n_12 -pin CORE|_alu_0|o_ROB_result0_i__4 O[19] -pin CORE|_alu_0|o_ROB_result_i I4[19]
load net CORE|_alu_0|o_ROB_result_i__0_n_4 -attr @rip O[27] -attr @name o_ROB_result_i__0_n_4 -pin CORE|_alu_0|o_ROB_result_i__0 O[27] -pin CORE|_alu_0|o_ROB_result_i__1 I3[27]
load net CORE|IF_MMU_addr[16] -attr @rip o_MMU_addr[16] -attr @name IF_MMU_addr[16] -pin CORE|_if o_MMU_addr[16] -pin CORE|_mmu i_IF_addr[16]
load net CORE|_alu_0|o_ROB_result0_i__4_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i__4_n_13 -pin CORE|_alu_0|o_ROB_result0_i__4 O[18] -pin CORE|_alu_0|o_ROB_result_i I4[18]
load net CORE|_rob|i_AM_list[227] -attr @rip(#000000) i_AM_list[227] -attr @name i_AM_list[227] -hierPin CORE|_rob i_AM_list[227] -pin CORE|_rob|excp0_i I[227] -pin CORE|_rob|pc0_i I[227] -pin CORE|_rob|rd0_i I[227] -pin CORE|_rob|result0_i I[227]
load net CORE|_alu_0|o_ROB_result_i__0_n_5 -attr @rip O[26] -attr @name o_ROB_result_i__0_n_5 -pin CORE|_alu_0|o_ROB_result_i__0 O[26] -pin CORE|_alu_0|o_ROB_result_i__1 I3[26]
load net CORE|_alu_0|o_ROB_result0_i__4_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i__4_n_14 -pin CORE|_alu_0|o_ROB_result0_i__4 O[17] -pin CORE|_alu_0|o_ROB_result_i I4[17]
load net CORE|_mem|o_ROB_result[26] -attr @rip Q[26] -attr @name o_ROB_result[26] -hierPin CORE|_mem o_ROB_result[26] -pin CORE|_mem|o_ROB_result_reg Q[26]
load net CORE|_alu_0|o_ROB_result_i__0_n_6 -attr @rip O[25] -attr @name o_ROB_result_i__0_n_6 -pin CORE|_alu_0|o_ROB_result_i__0 O[25] -pin CORE|_alu_0|o_ROB_result_i__1 I3[25]
load net CORE|_alu_0|o_ROB_result0_i__4_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i__4_n_15 -pin CORE|_alu_0|o_ROB_result0_i__4 O[16] -pin CORE|_alu_0|o_ROB_result_i I4[16]
load net CORE|_alu_0|o_ROB_result_i__0_n_7 -attr @rip O[24] -attr @name o_ROB_result_i__0_n_7 -pin CORE|_alu_0|o_ROB_result_i__0 O[24] -pin CORE|_alu_0|o_ROB_result_i__1 I3[24]
load net CORE|_ifid|i_IF_inst[24] -attr @rip(#000000) i_IF_inst[24] -attr @name i_IF_inst[24] -hierPin CORE|_ifid i_IF_inst[24] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[24]
load net CORE|_alu_0|o_ROB_result0_i__4_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i__4_n_16 -pin CORE|_alu_0|o_ROB_result0_i__4 O[15] -pin CORE|_alu_0|o_ROB_result_i I4[15]
load net CORE|_alu_0|o_ROB_result_i__0_n_8 -attr @rip O[23] -attr @name o_ROB_result_i__0_n_8 -pin CORE|_alu_0|o_ROB_result_i__0 O[23] -pin CORE|_alu_0|o_ROB_result_i__1 I3[23]
load net CORE|IDSUE_MEM[59] -attr @rip o_MEM[59] -attr @name IDSUE_MEM[59] -pin CORE|_idsue o_MEM[59] -pin CORE|_mem i_IDSUE_d2[20]
load net CORE|AM_ROB[2][38] -attr @rip o_ROB_result[31] -attr @name AM_ROB[2][38] -pin CORE|_alu_2 o_ROB_result[31] -pin CORE|_rob i_AM_list[188]
load net CORE|_alu_0|o_ROB_result0_i__4_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i__4_n_17 -pin CORE|_alu_0|o_ROB_result0_i__4 O[14] -pin CORE|_alu_0|o_ROB_result_i I4[14]
load net CORE|_alu_0|p_0_in[4] -attr @rip Q[4] -attr @name p_0_in[4] -pin CORE|_alu_0|d2_reg Q[4] -pin CORE|_alu_0|o_ROB_newpc2_i I1[4] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[4] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[4] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[4] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[4] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[4] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[4] -pin CORE|_alu_0|o_ROB_result0_i__13 I1[4] -pin CORE|_alu_0|o_ROB_result0_i__14 I1[4] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[4] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[4] -pin CORE|_alu_0|o_ROB_result2_i I1[4] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[4]
load net CORE|_alu_0|o_ROB_result_i__0_n_9 -attr @rip O[22] -attr @name o_ROB_result_i__0_n_9 -pin CORE|_alu_0|o_ROB_result_i__0 O[22] -pin CORE|_alu_0|o_ROB_result_i__1 I3[22]
load net CORE|IDSUE_ALU[2][10] -attr @rip o_ALU_list[324] -attr @name IDSUE_ALU[2][10] -pin CORE|_alu_2 i_IDSUE_imm[3] -pin CORE|_idsue o_ALU_list[324]
load net CORE|_alu_0|o_ROB_result0_i__4_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i__4_n_18 -pin CORE|_alu_0|o_ROB_result0_i__4 O[13] -pin CORE|_alu_0|o_ROB_result_i I4[13]
load net CORE|_alu_0|d1[27] -attr @rip Q[27] -attr @name d1[27] -pin CORE|_alu_0|d1_reg Q[27] -pin CORE|_alu_0|o_ROB_newpc2_i I0[27] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[27] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[27] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[27] -pin CORE|_alu_0|o_ROB_result0_i I0[27] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[27] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[27] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[27] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[27] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[27] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[27] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[27] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[27] -pin CORE|_alu_0|o_ROB_result1_i I0[27] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[27] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[27] -pin CORE|_alu_0|o_ROB_result2_i I0[27] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[27] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[27] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[27]
load net CORE|IDSUE_ALU[2][121] -attr @rip o_ALU_list[435] -attr @name IDSUE_ALU[2][121] -pin CORE|_alu_2 i_IDSUE_pc[0] -pin CORE|_idsue o_ALU_list[435]
load net CORE|_rob|cnt[0] -attr @rip(#000000) 0 -attr @name cnt[0] -pin CORE|_rob|cnt0_i S[0] -pin CORE|_rob|cnt1_i I0[0] -pin CORE|_rob|cnt_reg[3:0] Q[0] -pin CORE|_rob|nw0_i I0[0] -pin CORE|_rob|nw1_i I0[0] -pin CORE|_rob|nw1_i__0 I0[0] -pin CORE|_rob|nw1_i__1 I0[0]
load net CORE|_alu_0|o_ROB_result0_i__4_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i__4_n_19 -pin CORE|_alu_0|o_ROB_result0_i__4 O[12] -pin CORE|_alu_0|o_ROB_result_i I4[12]
load net CORE|_rob|pc0[12] -attr @rip(#000000) O[12] -attr @name pc0[12] -pin CORE|_rob|pc0_i O[12] -pin CORE|_rob|pc_reg[31:0] D[12]
load net CORE|MMU_IF_inst[27] -attr @rip o_IF_inst[27] -attr @name MMU_IF_inst[27] -pin CORE|_if i_MMU_inst[27] -pin CORE|_mmu o_IF_inst[27]
load net CORE|ROB_AM_udata[23] -attr @rip o_AM[23] -attr @name ROB_AM_udata[23] -pin CORE|_alu_0 i_ROB_udata[23] -pin CORE|_alu_1 i_ROB_udata[23] -pin CORE|_alu_2 i_ROB_udata[23] -pin CORE|_mem i_ROB_udata[23] -pin CORE|_rob o_AM[23]
load net CORE|_rob|o_AM[10] -attr @rip(#000000) 10 -attr @name o_AM[10] -hierPin CORE|_rob o_AM[10] -pin CORE|_rob|o_AM_reg[35:0] Q[10]
load net CORE|_alu_0|o_ROB_result[18] -attr @rip Q[18] -attr @name o_ROB_result[18] -hierPin CORE|_alu_0 o_ROB_result[18] -pin CORE|_alu_0|o_ROB_result_reg Q[18]
load net CORE|_mem|d2[21] -attr @rip O[21] -attr @name d2[21] -pin CORE|_mem|d2_i O[21] -pin CORE|_mem|d2_reg D[21]
load net MEM_addr[10] -attr @rip(#000000) addr[10] -pin CORE addr[10] -pin MEM_CTRL addr_[10]
load net MEM_addr[57] -attr @rip(#000000) addr[57] -pin CORE addr[57] -pin MEM_CTRL addr_[57]
load net CORE|IDSUE_ALU[0][129] -attr @rip o_ALU_list[129] -attr @name IDSUE_ALU[0][129] -pin CORE|_alu_0 i_IDSUE_pc[8] -pin CORE|_idsue o_ALU_list[129]
load net CORE|AM_ROB[2][70] -attr @rip o_ROB_newpc[31] -attr @name AM_ROB[2][70] -pin CORE|_alu_2 o_ROB_newpc[31] -pin CORE|_rob i_AM_list[220]
load net CORE|_alu_0|d1_ready_i_n_0 -attr @name d1_ready_i_n_0 -pin CORE|_alu_0|d1_ready_i O -pin CORE|_alu_0|d1_ready_i__0 I0 -pin CORE|_alu_0|d1_ready_i__0 I3 -pin CORE|_alu_0|d1_ready_i__0 I5 -pin CORE|_alu_0|d1_ready_i__0 I6 -pin CORE|_alu_0|d1_ready_i__0 I7
netloc CORE|_alu_0|d1_ready_i_n_0 1 4 1 2950
load net CORE|IF_MMU_addr[17] -attr @rip o_MMU_addr[17] -attr @name IF_MMU_addr[17] -pin CORE|_if o_MMU_addr[17] -pin CORE|_mmu i_IF_addr[17]
load net CORE|_rob|i_AM_list[228] -attr @rip(#000000) i_AM_list[228] -attr @name i_AM_list[228] -hierPin CORE|_rob i_AM_list[228] -pin CORE|_rob|excp0_i I[228] -pin CORE|_rob|pc0_i I[228] -pin CORE|_rob|rd0_i I[228] -pin CORE|_rob|result0_i I[228]
load net CORE|_ifid|i_IF_inst[23] -attr @rip(#000000) i_IF_inst[23] -attr @name i_IF_inst[23] -hierPin CORE|_ifid i_IF_inst[23] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[23]
load net CORE|_alu_0|d1[26] -attr @rip Q[26] -attr @name d1[26] -pin CORE|_alu_0|d1_reg Q[26] -pin CORE|_alu_0|o_ROB_newpc2_i I0[26] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[26] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[26] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[26] -pin CORE|_alu_0|o_ROB_result0_i I0[26] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[26] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[26] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[26] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[26] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[26] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[26] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[26] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[26] -pin CORE|_alu_0|o_ROB_result1_i I0[26] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[26] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[26] -pin CORE|_alu_0|o_ROB_result2_i I0[26] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[26] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[26] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[26]
load net CORE|IDSUE_ALU[2][120] -attr @rip o_ALU_list[434] -attr @name IDSUE_ALU[2][120] -pin CORE|_alu_2 i_IDSUE_opcode[6] -pin CORE|_idsue o_ALU_list[434]
load net CORE|AM_ROB[2][39] -attr @rip o_ROB_newpc[0] -attr @name AM_ROB[2][39] -pin CORE|_alu_2 o_ROB_newpc[0] -pin CORE|_rob i_AM_list[189]
load net CORE|IDSUE_ALU[2][11] -attr @rip o_ALU_list[325] -attr @name IDSUE_ALU[2][11] -pin CORE|_alu_2 i_IDSUE_imm[4] -pin CORE|_idsue o_ALU_list[325]
load net CORE|_rob|result0[29] -attr @rip(#000000) O[29] -attr @name result0[29] -pin CORE|_rob|result0_i O[29] -pin CORE|_rob|result_reg[31:0] D[29]
load net CORE|_rob|cnt[1] -attr @rip(#000000) 1 -attr @name cnt[1] -pin CORE|_rob|cnt0_i S[1] -pin CORE|_rob|cnt1_i I0[1] -pin CORE|_rob|cnt_reg[3:0] Q[1] -pin CORE|_rob|nw0_i I0[1] -pin CORE|_rob|nw1_i I0[1] -pin CORE|_rob|nw1_i__0 I0[1] -pin CORE|_rob|nw1_i__1 I0[1]
load net CORE|_rob|pc0[13] -attr @rip(#000000) O[13] -attr @name pc0[13] -pin CORE|_rob|pc0_i O[13] -pin CORE|_rob|pc_reg[31:0] D[13]
load net CORE|MMU_IF_inst[28] -attr @rip o_IF_inst[28] -attr @name MMU_IF_inst[28] -pin CORE|_if i_MMU_inst[28] -pin CORE|_mmu o_IF_inst[28]
load net UART_sendable -pin COMM sendable -pin UART sendable
netloc UART_sendable 1 5 3 1930 470 NJ 470 2650
load net CORE|_alu_0|i_IDSUE_rd[0] -attr @rip i_IDSUE_rd[0] -attr @name i_IDSUE_rd[0] -hierPin CORE|_alu_0 i_IDSUE_rd[0] -pin CORE|_alu_0|o_ROB_rd_i I0[0] -pin CORE|_alu_0|o_ROB_rd_i I1[0] -pin CORE|_alu_0|o_ROB_rd_i I2[0] -pin CORE|_alu_0|o_ROB_rd_i I3[0] -pin CORE|_alu_0|o_ROB_rd_i I4[0] -pin CORE|_alu_0|o_ROB_rd_i I5[0] -pin CORE|_alu_0|o_ROB_rd_i I7[0]
load net CORE|ROB_AM_udata[22] -attr @rip o_AM[22] -attr @name ROB_AM_udata[22] -pin CORE|_alu_0 i_ROB_udata[22] -pin CORE|_alu_1 i_ROB_udata[22] -pin CORE|_alu_2 i_ROB_udata[22] -pin CORE|_mem i_ROB_udata[22] -pin CORE|_rob o_AM[22]
load net CORE|_mem|d2[20] -attr @rip O[20] -attr @name d2[20] -pin CORE|_mem|d2_i O[20] -pin CORE|_mem|d2_reg D[20]
load net CORE|_alu_0|o_ROB_result[19] -attr @rip Q[19] -attr @name o_ROB_result[19] -hierPin CORE|_alu_0 o_ROB_result[19] -pin CORE|_alu_0|o_ROB_result_reg Q[19]
load net CORE|IDSUE_ALU[0][128] -attr @rip o_ALU_list[128] -attr @name IDSUE_ALU[0][128] -pin CORE|_alu_0 i_IDSUE_pc[7] -pin CORE|_idsue o_ALU_list[128]
load net CORE|IF_MMU_addr[14] -attr @rip o_MMU_addr[14] -attr @name IF_MMU_addr[14] -pin CORE|_if o_MMU_addr[14] -pin CORE|_mmu i_IF_addr[14]
load net MEM_addr[11] -attr @rip(#000000) addr[11] -pin CORE addr[11] -pin MEM_CTRL addr_[11]
load net CORE|_rob|i_AM_list[225] -attr @rip(#000000) i_AM_list[225] -attr @name i_AM_list[225] -hierPin CORE|_rob i_AM_list[225] -pin CORE|_rob|excp0_i I[225] -pin CORE|_rob|pc0_i I[225] -pin CORE|_rob|rd0_i I[225] -pin CORE|_rob|result0_i I[225]
load net CORE|_mem|o_ROB_result[14] -attr @rip Q[14] -attr @name o_ROB_result[14] -hierPin CORE|_mem o_ROB_result[14] -pin CORE|_mem|o_ROB_result_reg Q[14]
load net CORE|_mem|i_IDSUE_d1[21] -attr @rip i_IDSUE_d1[21] -attr @name i_IDSUE_d1[21] -hierPin CORE|_mem i_IDSUE_d1[21] -pin CORE|_mem|d1_i I0[21]
load net CORE|IDSUE_MEM[57] -attr @rip o_MEM[57] -attr @name IDSUE_MEM[57] -pin CORE|_idsue o_MEM[57] -pin CORE|_mem i_IDSUE_d2[18]
load net CORE|_alu_0|d1[25] -attr @rip Q[25] -attr @name d1[25] -pin CORE|_alu_0|d1_reg Q[25] -pin CORE|_alu_0|o_ROB_newpc2_i I0[25] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[25] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[25] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[25] -pin CORE|_alu_0|o_ROB_result0_i I0[25] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[25] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[25] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[25] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[25] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[25] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[25] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[25] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[25] -pin CORE|_alu_0|o_ROB_result1_i I0[25] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[25] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[25] -pin CORE|_alu_0|o_ROB_result2_i I0[25] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[25] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[25] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[25]
load net CORE|_rob|result0[28] -attr @rip(#000000) O[28] -attr @name result0[28] -pin CORE|_rob|result0_i O[28] -pin CORE|_rob|result_reg[31:0] D[28]
load net CORE|IDSUE_ALU[2][123] -attr @rip o_ALU_list[437] -attr @name IDSUE_ALU[2][123] -pin CORE|_alu_2 i_IDSUE_pc[2] -pin CORE|_idsue o_ALU_list[437]
load net CORE|_rob|cnt[2] -attr @rip(#000000) 2 -attr @name cnt[2] -pin CORE|_rob|cnt0_i S[2] -pin CORE|_rob|cnt1_i I0[2] -pin CORE|_rob|cnt_reg[3:0] Q[2] -pin CORE|_rob|nw0_i I0[2] -pin CORE|_rob|nw1_i I0[2] -pin CORE|_rob|nw1_i__0 I0[2] -pin CORE|_rob|nw1_i__1 I0[2]
load net CORE|_rob|pc0[14] -attr @rip(#000000) O[14] -attr @name pc0[14] -pin CORE|_rob|pc0_i O[14] -pin CORE|_rob|pc_reg[31:0] D[14]
load net CORE|MMU_IF_inst[29] -attr @rip o_IF_inst[29] -attr @name MMU_IF_inst[29] -pin CORE|_if i_MMU_inst[29] -pin CORE|_mmu o_IF_inst[29]
load net CORE|_mem|i_IDSUE_u2[2] -attr @rip i_IDSUE_u2[2] -attr @name i_IDSUE_u2[2] -hierPin CORE|_mem i_IDSUE_u2[2] -pin CORE|_mem|d2_i S[2] -pin CORE|_mem|d2_i__0 S[2] -pin CORE|_mem|d2_ready0_i I0[2] -pin CORE|_mem|d2_ready_i S[2]
load net CORE|_alu_0|o_ROB_result[16] -attr @rip Q[16] -attr @name o_ROB_result[16] -hierPin CORE|_alu_0 o_ROB_result[16] -pin CORE|_alu_0|o_ROB_result_reg Q[16]
load net CORE|IDSUE_ALU[0][127] -attr @rip o_ALU_list[127] -attr @name IDSUE_ALU[0][127] -pin CORE|_alu_0 i_IDSUE_pc[6] -pin CORE|_idsue o_ALU_list[127]
load net CORE|MMU_IF_addr[19] -attr @rip o_IF_addr[19] -attr @name MMU_IF_addr[19] -pin CORE|_if i_MMU_addr[19] -pin CORE|_mmu o_IF_addr[19]
load net CORE|AM_ROB[0][60] -attr @rip o_ROB_newpc[21] -attr @name AM_ROB[0][60] -pin CORE|_alu_0 o_ROB_newpc[21] -pin CORE|_rob i_AM_list[60]
load net CORE|_rob|result1[14] -attr @rip(#000000) O[14] -attr @name result1[14] -pin CORE|_rob|result0_i S[14] -pin CORE|_rob|result1_i O[14]
load net CORE|AM_ROB[2][33] -attr @rip o_ROB_result[26] -attr @name AM_ROB[2][33] -pin CORE|_alu_2 o_ROB_result[26] -pin CORE|_rob i_AM_list[183]
load net CORE|IF_MMU_addr[15] -attr @rip o_MMU_addr[15] -attr @name IF_MMU_addr[15] -pin CORE|_if o_MMU_addr[15] -pin CORE|_mmu i_IF_addr[15]
load net CORE|_alu_0|i_IDSUE_imm[16] -attr @rip i_IDSUE_imm[16] -attr @name i_IDSUE_imm[16] -hierPin CORE|_alu_0 i_IDSUE_imm[16] -pin CORE|_alu_0|o_ROB_newpc0_i I0[16] -pin CORE|_alu_0|o_ROB_result0_i I1[16] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[16] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[16] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[16] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[16] -pin CORE|_alu_0|o_ROB_result_i__1 I1[16]
load net MEM_addr[12] -attr @rip(#000000) addr[12] -pin CORE addr[12] -pin MEM_CTRL addr_[12]
load net MEM_addr[59] -attr @rip(#000000) addr[59] -pin CORE addr[59] -pin MEM_CTRL addr_[59]
load net CORE|_mem|i_IDSUE_d1[20] -attr @rip i_IDSUE_d1[20] -attr @name i_IDSUE_d1[20] -hierPin CORE|_mem i_IDSUE_d1[20] -pin CORE|_mem|d1_i I0[20]
load net CORE|_rob|i_AM_list[226] -attr @rip(#000000) i_AM_list[226] -attr @name i_AM_list[226] -hierPin CORE|_rob i_AM_list[226] -pin CORE|_rob|excp0_i I[226] -pin CORE|_rob|pc0_i I[226] -pin CORE|_rob|rd0_i I[226] -pin CORE|_rob|result0_i I[226]
load net CORE|_mem|o_ROB_result[15] -attr @rip Q[15] -attr @name o_ROB_result[15] -hierPin CORE|_mem o_ROB_result[15] -pin CORE|_mem|o_ROB_result_reg Q[15]
load net CORE|IDSUE_MEM[58] -attr @rip o_MEM[58] -attr @name IDSUE_MEM[58] -pin CORE|_idsue o_MEM[58] -pin CORE|_mem i_IDSUE_d2[19]
load net CORE|_rob|result0[27] -attr @rip(#000000) O[27] -attr @name result0[27] -pin CORE|_rob|result0_i O[27] -pin CORE|_rob|result_reg[31:0] D[27]
load net CORE|IDSUE_ALU[2][122] -attr @rip o_ALU_list[436] -attr @name IDSUE_ALU[2][122] -pin CORE|_alu_2 i_IDSUE_pc[1] -pin CORE|_idsue o_ALU_list[436]
load net CORE|_rob|cnt[3] -attr @rip(#000000) 3 -attr @name cnt[3] -pin CORE|_rob|cnt0_i S[3] -pin CORE|_rob|cnt1_i I0[3] -pin CORE|_rob|cnt_reg[3:0] Q[3] -pin CORE|_rob|nw0_i I0[3] -pin CORE|_rob|nw1_i I0[3] -pin CORE|_rob|nw1_i__0 I0[3] -pin CORE|_rob|nw1_i__1 I0[3]
load net CORE|_mem|o_MMU_wmask[3] -attr @rip Q[3] -attr @name o_MMU_wmask[3] -hierPin CORE|_mem o_MMU_wmask[3] -pin CORE|_mem|o_MMU_wmask_reg Q[3]
load net CORE|_rob|pc0[15] -attr @rip(#000000) O[15] -attr @name pc0[15] -pin CORE|_rob|pc0_i O[15] -pin CORE|_rob|pc_reg[31:0] D[15]
load net CORE|_mem|i_IDSUE_u2[3] -attr @rip i_IDSUE_u2[3] -attr @name i_IDSUE_u2[3] -hierPin CORE|_mem i_IDSUE_u2[3] -pin CORE|_mem|d2_i S[3] -pin CORE|_mem|d2_i__0 S[3] -pin CORE|_mem|d2_ready0_i I0[3] -pin CORE|_mem|d2_ready_i S[3]
load net CORE|_alu_0|o_ROB_result[17] -attr @rip Q[17] -attr @name o_ROB_result[17] -hierPin CORE|_alu_0 o_ROB_result[17] -pin CORE|_alu_0|o_ROB_result_reg Q[17]
load net CORE|IDSUE_ALU[0][126] -attr @rip o_ALU_list[126] -attr @name IDSUE_ALU[0][126] -pin CORE|_alu_0 i_IDSUE_pc[5] -pin CORE|_idsue o_ALU_list[126]
load net CORE|MMU_IF_addr[18] -attr @rip o_IF_addr[18] -attr @name MMU_IF_addr[18] -pin CORE|_if i_MMU_addr[18] -pin CORE|_mmu o_IF_addr[18]
load net CORE|_rob|result1[13] -attr @rip(#000000) O[13] -attr @name result1[13] -pin CORE|_rob|result0_i S[13] -pin CORE|_rob|result1_i O[13]
load net CORE|_mem|o_ROB_result[12] -attr @rip Q[12] -attr @name o_ROB_result[12] -hierPin CORE|_mem o_ROB_result[12] -pin CORE|_mem|o_ROB_result_reg Q[12]
load net CORE|_alu_0|i_IDSUE_imm[15] -attr @rip i_IDSUE_imm[15] -attr @name i_IDSUE_imm[15] -hierPin CORE|_alu_0 i_IDSUE_imm[15] -pin CORE|_alu_0|o_ROB_newpc0_i I0[15] -pin CORE|_alu_0|o_ROB_result0_i I1[15] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[15] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[15] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[15] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[15] -pin CORE|_alu_0|o_ROB_result_i__1 I1[15]
load net CORE|_rob|o_AM[13] -attr @rip(#000000) 13 -attr @name o_AM[13] -hierPin CORE|_rob o_AM[13] -pin CORE|_rob|o_AM_reg[35:0] Q[13]
load net CORE|AM_ROB[0][61] -attr @rip o_ROB_newpc[22] -attr @name AM_ROB[0][61] -pin CORE|_alu_0 o_ROB_newpc[22] -pin CORE|_rob i_AM_list[61]
load net CORE|AM_ROB[0][71] -attr @rip o_ROB_cnt[0] -attr @name AM_ROB[0][71] -pin CORE|_alu_0 o_ROB_cnt[0] -pin CORE|_rob i_AM_list[71]
load net CORE|AM_ROB[2][34] -attr @rip o_ROB_result[27] -attr @name AM_ROB[2][34] -pin CORE|_alu_2 o_ROB_result[27] -pin CORE|_rob i_AM_list[184]
load net CORE|IDSUE_ALU[0][111] -attr @rip o_ALU_list[111] -attr @name IDSUE_ALU[0][111] -pin CORE|_alu_0 i_IDSUE_funct3[0] -pin CORE|_idsue o_ALU_list[111]
load net CORE|IDSUE_MEM[55] -attr @rip o_MEM[55] -attr @name IDSUE_MEM[55] -pin CORE|_idsue o_MEM[55] -pin CORE|_mem i_IDSUE_d2[16]
load net MEM_addr[13] -attr @rip(#000000) addr[13] -pin CORE addr[13] -pin MEM_CTRL addr_[13]
load net CORE|_alu_0|d2_reg_n_0 -attr @rip Q[31] -attr @name d2_reg_n_0 -pin CORE|_alu_0|d2_reg Q[31] -pin CORE|_alu_0|o_ROB_newpc2_i I1[31] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[31] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[31] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[31] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[31] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[31] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[31] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[31] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[31] -pin CORE|_alu_0|o_ROB_result2_i I1[31] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[31]
load net CORE|_alu_0|d2_reg_n_1 -attr @rip Q[30] -attr @name d2_reg_n_1 -pin CORE|_alu_0|d2_reg Q[30] -pin CORE|_alu_0|o_ROB_newpc2_i I1[30] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[30] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[30] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[30] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[30] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[30] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[30] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[30] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[30] -pin CORE|_alu_0|o_ROB_result2_i I1[30] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[30]
load net CORE|_alu_0|d2_reg_n_2 -attr @rip Q[29] -attr @name d2_reg_n_2 -pin CORE|_alu_0|d2_reg Q[29] -pin CORE|_alu_0|o_ROB_newpc2_i I1[29] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[29] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[29] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[29] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[29] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[29] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[29] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[29] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[29] -pin CORE|_alu_0|o_ROB_result2_i I1[29] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[29]
load net CORE|_rob|result0[26] -attr @rip(#000000) O[26] -attr @name result0[26] -pin CORE|_rob|result0_i O[26] -pin CORE|_rob|result_reg[31:0] D[26]
load net CORE|AM_ROB[2][73] -attr @rip o_ROB_cnt[2] -attr @name AM_ROB[2][73] -pin CORE|_alu_2 o_ROB_cnt[2] -pin CORE|_rob i_AM_list[223]
load net CORE|_alu_0|d2_reg_n_3 -attr @rip Q[28] -attr @name d2_reg_n_3 -pin CORE|_alu_0|d2_reg Q[28] -pin CORE|_alu_0|o_ROB_newpc2_i I1[28] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[28] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[28] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[28] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[28] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[28] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[28] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[28] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[28] -pin CORE|_alu_0|o_ROB_result2_i I1[28] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[28]
load net CORE|_alu_0|d2_reg_n_4 -attr @rip Q[27] -attr @name d2_reg_n_4 -pin CORE|_alu_0|d2_reg Q[27] -pin CORE|_alu_0|o_ROB_newpc2_i I1[27] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[27] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[27] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[27] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[27] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[27] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[27] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[27] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[27] -pin CORE|_alu_0|o_ROB_result2_i I1[27] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[27]
load net CORE|_mem|d2_i__0_n_0 -attr @name d2_i__0_n_0 -pin CORE|_mem|d2_i__0 O -pin CORE|_mem|d2_reg G
netloc CORE|_mem|d2_i__0_n_0 1 9 1 4410
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_10 -attr @rip O[21] -attr @name o_ROB_newpc0_i__4_n_10 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[21] -pin CORE|_alu_0|o_ROB_newpc_i I3[21]
load net CORE|_alu_0|d2_reg_n_5 -attr @rip Q[26] -attr @name d2_reg_n_5 -pin CORE|_alu_0|d2_reg Q[26] -pin CORE|_alu_0|o_ROB_newpc2_i I1[26] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[26] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[26] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[26] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[26] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[26] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[26] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[26] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[26] -pin CORE|_alu_0|o_ROB_result2_i I1[26] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[26]
load net CORE|_mem|i_IDSUE_u2[0] -attr @rip i_IDSUE_u2[0] -attr @name i_IDSUE_u2[0] -hierPin CORE|_mem i_IDSUE_u2[0] -pin CORE|_mem|d2_i S[0] -pin CORE|_mem|d2_i__0 S[0] -pin CORE|_mem|d2_ready0_i I0[0] -pin CORE|_mem|d2_ready_i S[0]
load net CORE|_alu_0|o_ROB_result[14] -attr @rip Q[14] -attr @name o_ROB_result[14] -hierPin CORE|_alu_0 o_ROB_result[14] -pin CORE|_alu_0|o_ROB_result_reg Q[14]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_11 -attr @rip O[20] -attr @name o_ROB_newpc0_i__4_n_11 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[20] -pin CORE|_alu_0|o_ROB_newpc_i I3[20]
load net CORE|_alu_0|d2_reg_n_6 -attr @rip Q[25] -attr @name d2_reg_n_6 -pin CORE|_alu_0|d2_reg Q[25] -pin CORE|_alu_0|o_ROB_newpc2_i I1[25] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[25] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[25] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[25] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[25] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[25] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[25] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[25] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[25] -pin CORE|_alu_0|o_ROB_result2_i I1[25] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[25]
load net CORE|IDSUE_ALU[2][22] -attr @rip o_ALU_list[336] -attr @name IDSUE_ALU[2][22] -pin CORE|_alu_2 i_IDSUE_imm[15] -pin CORE|_idsue o_ALU_list[336]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_12 -attr @rip O[19] -attr @name o_ROB_newpc0_i__4_n_12 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[19] -pin CORE|_alu_0|o_ROB_newpc_i I3[19]
load net CORE|_alu_0|d2_reg_n_7 -attr @rip Q[24] -attr @name d2_reg_n_7 -pin CORE|_alu_0|d2_reg Q[24] -pin CORE|_alu_0|o_ROB_newpc2_i I1[24] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[24] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[24] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[24] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[24] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[24] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[24] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[24] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[24] -pin CORE|_alu_0|o_ROB_result2_i I1[24] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[24]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_13 -attr @rip O[18] -attr @name o_ROB_newpc0_i__4_n_13 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[18] -pin CORE|_alu_0|o_ROB_newpc_i I3[18]
load net CORE|IDSUE_ALU[0][125] -attr @rip o_ALU_list[125] -attr @name IDSUE_ALU[0][125] -pin CORE|_alu_0 i_IDSUE_pc[4] -pin CORE|_idsue o_ALU_list[125]
load net CORE|_alu_0|d2_reg_n_8 -attr @rip Q[23] -attr @name d2_reg_n_8 -pin CORE|_alu_0|d2_reg Q[23] -pin CORE|_alu_0|o_ROB_newpc2_i I1[23] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[23] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[23] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[23] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[23] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[23] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[23] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[23] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[23] -pin CORE|_alu_0|o_ROB_result2_i I1[23] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[23]
load net MEM_addr[63] -attr @rip(#000000) addr[63] -pin CORE addr[63] -pin MEM_CTRL addr_[63]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_14 -attr @rip O[17] -attr @name o_ROB_newpc0_i__4_n_14 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[17] -pin CORE|_alu_0|o_ROB_newpc_i I3[17]
load net CORE|_rob|pc0[16] -attr @rip(#000000) O[16] -attr @name pc0[16] -pin CORE|_rob|pc0_i O[16] -pin CORE|_rob|pc_reg[31:0] D[16]
load net CORE|_alu_0|d2_reg_n_9 -attr @rip Q[22] -attr @name d2_reg_n_9 -pin CORE|_alu_0|d2_reg Q[22] -pin CORE|_alu_0|o_ROB_newpc2_i I1[22] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[22] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[22] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[22] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[22] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[22] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[22] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[22] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[22] -pin CORE|_alu_0|o_ROB_result2_i I1[22] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[22]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_15 -attr @rip O[16] -attr @name o_ROB_newpc0_i__4_n_15 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[16] -pin CORE|_alu_0|o_ROB_newpc_i I3[16]
load net CORE|_rob|result1[12] -attr @rip(#000000) O[12] -attr @name result1[12] -pin CORE|_rob|result0_i S[12] -pin CORE|_rob|result1_i O[12]
load net CORE|_alu_0|i_IDSUE_imm[14] -attr @rip i_IDSUE_imm[14] -attr @name i_IDSUE_imm[14] -hierPin CORE|_alu_0 i_IDSUE_imm[14] -pin CORE|_alu_0|o_ROB_newpc0_i I0[14] -pin CORE|_alu_0|o_ROB_result0_i I1[14] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[14] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[14] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[14] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[14] -pin CORE|_alu_0|o_ROB_result_i__1 I1[14]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_16 -attr @rip O[15] -attr @name o_ROB_newpc0_i__4_n_16 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[15] -pin CORE|_alu_0|o_ROB_newpc_i I3[15]
load net CORE|IDSUE_ALU[1][83] -attr @rip o_ALU_list[240] -attr @name IDSUE_ALU[1][83] -pin CORE|_alu_1 i_IDSUE_d1[8] -pin CORE|_idsue o_ALU_list[240]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_17 -attr @rip O[14] -attr @name o_ROB_newpc0_i__4_n_17 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[14] -pin CORE|_alu_0|o_ROB_newpc_i I3[14]
load net CORE|_mem|o_ROB_result[13] -attr @rip Q[13] -attr @name o_ROB_result[13] -hierPin CORE|_mem o_ROB_result[13] -pin CORE|_mem|o_ROB_result_reg Q[13]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_18 -attr @rip O[13] -attr @name o_ROB_newpc0_i__4_n_18 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[13] -pin CORE|_alu_0|o_ROB_newpc_i I3[13]
load net CORE|_rob|o_AM[14] -attr @rip(#000000) 14 -attr @name o_AM[14] -hierPin CORE|_rob o_AM[14] -pin CORE|_rob|o_AM_reg[35:0] Q[14]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_19 -attr @rip O[12] -attr @name o_ROB_newpc0_i__4_n_19 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[12] -pin CORE|_alu_0|o_ROB_newpc_i I3[12]
load net CORE|AM_ROB[0][72] -attr @rip o_ROB_cnt[1] -attr @name AM_ROB[0][72] -pin CORE|_alu_0 o_ROB_cnt[1] -pin CORE|_rob i_AM_list[72]
load net CORE|AM_ROB[2][35] -attr @rip o_ROB_result[28] -attr @name AM_ROB[2][35] -pin CORE|_alu_2 o_ROB_result[28] -pin CORE|_rob i_AM_list[185]
load net CORE|IDSUE_ALU[0][112] -attr @rip o_ALU_list[112] -attr @name IDSUE_ALU[0][112] -pin CORE|_alu_0 i_IDSUE_funct3[1] -pin CORE|_idsue o_ALU_list[112]
load net CORE|IDSUE_MEM[56] -attr @rip o_MEM[56] -attr @name IDSUE_MEM[56] -pin CORE|_idsue o_MEM[56] -pin CORE|_mem i_IDSUE_d2[17]
load net MEM_addr[14] -attr @rip(#000000) addr[14] -pin CORE addr[14] -pin MEM_CTRL addr_[14]
load net CORE|_rob|result0[25] -attr @rip(#000000) O[25] -attr @name result0[25] -pin CORE|_rob|result0_i O[25] -pin CORE|_rob|result_reg[31:0] D[25]
load net CORE|AM_ROB[2][74] -attr @rip o_ROB_cnt[3] -attr @name AM_ROB[2][74] -pin CORE|_alu_2 o_ROB_cnt[3] -pin CORE|_rob i_AM_list[224]
load net CORE|IDSUE_ALU[2][21] -attr @rip o_ALU_list[335] -attr @name IDSUE_ALU[2][21] -pin CORE|_alu_2 i_IDSUE_imm[14] -pin CORE|_idsue o_ALU_list[335]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_20 -attr @rip O[11] -attr @name o_ROB_newpc0_i__4_n_20 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[11] -pin CORE|_alu_0|o_ROB_newpc_i I3[11]
load net CORE|_mem|o_MMU_wmask[1] -attr @rip Q[1] -attr @name o_MMU_wmask[1] -hierPin CORE|_mem o_MMU_wmask[1] -pin CORE|_mem|o_MMU_wmask_reg Q[1]
load net CORE|_mem|i_IDSUE_u2[1] -attr @rip i_IDSUE_u2[1] -attr @name i_IDSUE_u2[1] -hierPin CORE|_mem i_IDSUE_u2[1] -pin CORE|_mem|d2_i S[1] -pin CORE|_mem|d2_i__0 S[1] -pin CORE|_mem|d2_ready0_i I0[1] -pin CORE|_mem|d2_ready_i S[1]
load net CORE|_alu_0|o_ROB_result[15] -attr @rip Q[15] -attr @name o_ROB_result[15] -hierPin CORE|_alu_0 o_ROB_result[15] -pin CORE|_alu_0|o_ROB_result_reg Q[15]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_21 -attr @rip O[10] -attr @name o_ROB_newpc0_i__4_n_21 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[10] -pin CORE|_alu_0|o_ROB_newpc_i I3[10]
load net CORE|IDSUE_ALU[0][124] -attr @rip o_ALU_list[124] -attr @name IDSUE_ALU[0][124] -pin CORE|_alu_0 i_IDSUE_pc[3] -pin CORE|_idsue o_ALU_list[124]
load net MEM_addr[62] -attr @rip(#000000) addr[62] -pin CORE addr[62] -pin MEM_CTRL addr_[62]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_22 -attr @rip O[9] -attr @name o_ROB_newpc0_i__4_n_22 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[9] -pin CORE|_alu_0|o_ROB_newpc_i I3[9]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_23 -attr @rip O[8] -attr @name o_ROB_newpc0_i__4_n_23 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[8] -pin CORE|_alu_0|o_ROB_newpc_i I3[8]
load net CORE|_rob|result1[11] -attr @rip(#000000) O[11] -attr @name result1[11] -pin CORE|_rob|result0_i S[11] -pin CORE|_rob|result1_i O[11]
load net CORE|_mem|o_ROB_result[10] -attr @rip Q[10] -attr @name o_ROB_result[10] -hierPin CORE|_mem o_ROB_result[10] -pin CORE|_mem|o_ROB_result_reg Q[10]
load net CORE|IDSUE_ALU[1][82] -attr @rip o_ALU_list[239] -attr @name IDSUE_ALU[1][82] -pin CORE|_alu_1 i_IDSUE_d1[7] -pin CORE|_idsue o_ALU_list[239]
load net CORE|_alu_0|i_IDSUE_imm[13] -attr @rip i_IDSUE_imm[13] -attr @name i_IDSUE_imm[13] -hierPin CORE|_alu_0 i_IDSUE_imm[13] -pin CORE|_alu_0|o_ROB_newpc0_i I0[13] -pin CORE|_alu_0|o_ROB_result0_i I1[13] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[13] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[13] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[13] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[13] -pin CORE|_alu_0|o_ROB_result_i__1 I1[13]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_24 -attr @rip O[7] -attr @name o_ROB_newpc0_i__4_n_24 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[7] -pin CORE|_alu_0|o_ROB_newpc_i I3[7]
load net CORE|_rob|pc0[17] -attr @rip(#000000) O[17] -attr @name pc0[17] -pin CORE|_rob|pc0_i O[17] -pin CORE|_rob|pc_reg[31:0] D[17]
load net CORE|_rob|o_AM[11] -attr @rip(#000000) 11 -attr @name o_AM[11] -hierPin CORE|_rob o_AM[11] -pin CORE|_rob|o_AM_reg[35:0] Q[11]
load net COMM_write_data[0][59] -attr @rip(#000000) send_data[59] -pin COMM write_datas[59] -pin MEM_CTRL send_data[59]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_25 -attr @rip O[6] -attr @name o_ROB_newpc0_i__4_n_25 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[6] -pin CORE|_alu_0|o_ROB_newpc_i I3[6]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_26 -attr @rip O[5] -attr @name o_ROB_newpc0_i__4_n_26 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[5] -pin CORE|_alu_0|o_ROB_newpc_i I3[5]
load net CORE|IDSUE_MEM[53] -attr @rip o_MEM[53] -attr @name IDSUE_MEM[53] -pin CORE|_idsue o_MEM[53] -pin CORE|_mem i_IDSUE_d2[14]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_27 -attr @rip O[4] -attr @name o_ROB_newpc0_i__4_n_27 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[4] -pin CORE|_alu_0|o_ROB_newpc_i I3[4]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_28 -attr @rip O[3] -attr @name o_ROB_newpc0_i__4_n_28 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[3] -pin CORE|_alu_0|o_ROB_newpc_i I3[3]
load net CORE|AM_ROB[0][73] -attr @rip o_ROB_cnt[2] -attr @name AM_ROB[0][73] -pin CORE|_alu_0 o_ROB_cnt[2] -pin CORE|_rob i_AM_list[73]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_29 -attr @rip O[2] -attr @name o_ROB_newpc0_i__4_n_29 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[2] -pin CORE|_alu_0|o_ROB_newpc_i I3[2]
load net CORE|AM_ROB[2][36] -attr @rip o_ROB_result[29] -attr @name AM_ROB[2][36] -pin CORE|_alu_2 o_ROB_result[29] -pin CORE|_rob i_AM_list[186]
load net CORE|_rob|result0[24] -attr @rip(#000000) O[24] -attr @name result0[24] -pin CORE|_rob|result0_i O[24] -pin CORE|_rob|result_reg[31:0] D[24]
load net MEM_addr[15] -attr @rip(#000000) addr[15] -pin CORE addr[15] -pin MEM_CTRL addr_[15]
load net CORE|_rob|i_AM_list[229] -attr @rip(#000000) i_AM_list[229] -attr @name i_AM_list[229] -hierPin CORE|_rob i_AM_list[229] -pin CORE|_rob|excp0_i I[229] -pin CORE|_rob|pc0_i I[229] -pin CORE|_rob|rd0_i I[229] -pin CORE|_rob|result0_i I[229]
load net CORE|IDSUE_ALU[0][123] -attr @rip o_ALU_list[123] -attr @name IDSUE_ALU[0][123] -pin CORE|_alu_0 i_IDSUE_pc[2] -pin CORE|_idsue o_ALU_list[123]
load net CORE|_alu_0|d1[29] -attr @rip Q[29] -attr @name d1[29] -pin CORE|_alu_0|d1_reg Q[29] -pin CORE|_alu_0|o_ROB_newpc2_i I0[29] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[29] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[29] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[29] -pin CORE|_alu_0|o_ROB_result0_i I0[29] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[29] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[29] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[29] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[29] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[29] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[29] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[29] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[29] -pin CORE|_alu_0|o_ROB_result1_i I0[29] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[29] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[29] -pin CORE|_alu_0|o_ROB_result2_i I0[29] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[29] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[29] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[29]
load net CORE|MMU_MEM_rbusy -attr @name MMU_MEM_rbusy -pin CORE|_mem i_MMU_rbusy -pin CORE|_mmu o_MEM_rbusy
netloc CORE|MMU_MEM_rbusy 1 0 7 1120 6418 6180J 3346 11860J 2038 NJ 2038 NJ 2038 NJ 2038 13850
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_30 -attr @rip O[1] -attr @name o_ROB_newpc0_i__4_n_30 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[1] -pin CORE|_alu_0|o_ROB_newpc_i I3[1]
load net CORE|_mem|o_MMU_wmask[2] -attr @rip Q[2] -attr @name o_MMU_wmask[2] -hierPin CORE|_mem o_MMU_wmask[2] -pin CORE|_mem|o_MMU_wmask_reg Q[2]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_31 -attr @rip O[0] -attr @name o_ROB_newpc0_i__4_n_31 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[0] -pin CORE|_alu_0|o_ROB_newpc_i I3[0]
load net CORE|IDSUE_ALU[1][81] -attr @rip o_ALU_list[238] -attr @name IDSUE_ALU[1][81] -pin CORE|_alu_1 i_IDSUE_d1[6] -pin CORE|_idsue o_ALU_list[238]
load net CORE|_alu_0|i_IDSUE_imm[12] -attr @rip i_IDSUE_imm[12] -attr @name i_IDSUE_imm[12] -hierPin CORE|_alu_0 i_IDSUE_imm[12] -pin CORE|_alu_0|o_ROB_newpc0_i I0[12] -pin CORE|_alu_0|o_ROB_result0_i I1[12] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[12] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[12] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[12] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[12] -pin CORE|_alu_0|o_ROB_result_i__1 I1[12]
load net CORE|IDSUE_ALU[2][24] -attr @rip o_ALU_list[338] -attr @name IDSUE_ALU[2][24] -pin CORE|_alu_2 i_IDSUE_imm[17] -pin CORE|_idsue o_ALU_list[338]
load net CORE|AM_ROB[1][51] -attr @rip o_ROB_newpc[12] -attr @name AM_ROB[1][51] -pin CORE|_alu_1 o_ROB_newpc[12] -pin CORE|_rob i_AM_list[126]
load net CORE|_mem|o_ROB_result[11] -attr @rip Q[11] -attr @name o_ROB_result[11] -hierPin CORE|_mem o_ROB_result[11] -pin CORE|_mem|o_ROB_result_reg Q[11]
load net CORE|_rob|pc0[18] -attr @rip(#000000) O[18] -attr @name pc0[18] -pin CORE|_rob|pc0_i O[18] -pin CORE|_rob|pc_reg[31:0] D[18]
load net CORE|_rob|o_AM[12] -attr @rip(#000000) 12 -attr @name o_AM[12] -hierPin CORE|_rob o_AM[12] -pin CORE|_rob|o_AM_reg[35:0] Q[12]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_0 -attr @rip O[31] -attr @name o_ROB_newpc0_i__3_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[31] -pin CORE|_alu_0|o_ROB_newpc_i I2[31]
load net CORE|IDSUE_ALU[0][110] -attr @rip o_ALU_list[110] -attr @name IDSUE_ALU[0][110] -pin CORE|_alu_0 i_IDSUE_u1[3] -pin CORE|_idsue o_ALU_list[110]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_1 -attr @rip O[30] -attr @name o_ROB_newpc0_i__3_n_1 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[30] -pin CORE|_alu_0|o_ROB_newpc_i I2[30]
load net CORE|_alu_0|d1[20] -attr @rip Q[20] -attr @name d1[20] -pin CORE|_alu_0|d1_reg Q[20] -pin CORE|_alu_0|o_ROB_newpc2_i I0[20] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[20] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[20] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[20] -pin CORE|_alu_0|o_ROB_result0_i I0[20] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[20] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[20] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[20] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[20] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[20] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[20] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[20] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[20] -pin CORE|_alu_0|o_ROB_result1_i I0[20] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[20] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[20] -pin CORE|_alu_0|o_ROB_result2_i I0[20] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[20] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[20] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[20]
load net CORE|IDSUE_MEM[54] -attr @rip o_MEM[54] -attr @name IDSUE_MEM[54] -pin CORE|_idsue o_MEM[54] -pin CORE|_mem i_IDSUE_d2[15]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_2 -attr @rip O[29] -attr @name o_ROB_newpc0_i__3_n_2 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[29] -pin CORE|_alu_0|o_ROB_newpc_i I2[29]
load net CORE|ROB_AM_udata[29] -attr @rip o_AM[29] -attr @name ROB_AM_udata[29] -pin CORE|_alu_0 i_ROB_udata[29] -pin CORE|_alu_1 i_ROB_udata[29] -pin CORE|_alu_2 i_ROB_udata[29] -pin CORE|_mem i_ROB_udata[29] -pin CORE|_rob o_AM[29]
load net CORE|_rob|o_PCREG_we_i__0_n_0 -attr @name o_PCREG_we_i__0_n_0 -pin CORE|_rob|o_PCREG_we_i__0 O -pin CORE|_rob|o_PCREG_we_reg D
netloc CORE|_rob|o_PCREG_we_i__0_n_0 1 14 1 N
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_3 -attr @rip O[28] -attr @name o_ROB_newpc0_i__3_n_3 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[28] -pin CORE|_alu_0|o_ROB_newpc_i I2[28]
load net CORE|_rob|result0[23] -attr @rip(#000000) O[23] -attr @name result0[23] -pin CORE|_rob|result0_i O[23] -pin CORE|_rob|result_reg[31:0] D[23]
load net CORE|AM_ROB[0][74] -attr @rip o_ROB_cnt[3] -attr @name AM_ROB[0][74] -pin CORE|_alu_0 o_ROB_cnt[3] -pin CORE|_rob i_AM_list[74]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_4 -attr @rip O[27] -attr @name o_ROB_newpc0_i__3_n_4 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[27] -pin CORE|_alu_0|o_ROB_newpc_i I2[27]
load net CORE|_rob|result1[18] -attr @rip(#000000) O[18] -attr @name result1[18] -pin CORE|_rob|result0_i S[18] -pin CORE|_rob|result1_i O[18]
load net CORE|_mem|d2[27] -attr @rip O[27] -attr @name d2[27] -pin CORE|_mem|d2_i O[27] -pin CORE|_mem|d2_reg D[27]
load net CORE|addr[58] -attr @rip o_MC_addr[58] -attr @name addr[58] -hierPin CORE addr[58] -pin CORE|_mmu o_MC_addr[58]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_5 -attr @rip O[26] -attr @name o_ROB_newpc0_i__3_n_5 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[26] -pin CORE|_alu_0|o_ROB_newpc_i I2[26]
load net MEM_addr[16] -attr @rip(#000000) addr[16] -pin CORE addr[16] -pin MEM_CTRL addr_[16]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_6 -attr @rip O[25] -attr @name o_ROB_newpc0_i__3_n_6 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[25] -pin CORE|_alu_0|o_ROB_newpc_i I2[25]
load net CORE|_alu_0|o_ROB_result[11] -attr @rip Q[11] -attr @name o_ROB_result[11] -hierPin CORE|_alu_0 o_ROB_result[11] -pin CORE|_alu_0|o_ROB_result_reg Q[11]
load net CORE|_alu_0|i_ROB_udata[6] -attr @rip i_ROB_udata[6] -attr @name i_ROB_udata[6] -hierPin CORE|_alu_0 i_ROB_udata[6] -pin CORE|_alu_0|d1_i I1[6] -pin CORE|_alu_0|d2_i I1[6]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_7 -attr @rip O[24] -attr @name o_ROB_newpc0_i__3_n_7 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[24] -pin CORE|_alu_0|o_ROB_newpc_i I2[24]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_8 -attr @rip O[23] -attr @name o_ROB_newpc0_i__3_n_8 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[23] -pin CORE|_alu_0|o_ROB_newpc_i I2[23]
load net CORE|IDSUE_ALU[0][122] -attr @rip o_ALU_list[122] -attr @name IDSUE_ALU[0][122] -pin CORE|_alu_0 i_IDSUE_pc[1] -pin CORE|_idsue o_ALU_list[122]
load net CORE|_alu_0|o_ROB_newpc0_i__3_n_9 -attr @rip O[22] -attr @name o_ROB_newpc0_i__3_n_9 -pin CORE|_alu_0|o_ROB_newpc0_i__3 O[22] -pin CORE|_alu_0|o_ROB_newpc_i I2[22]
load net CORE|IDSUE_ALU[1][80] -attr @rip o_ALU_list[237] -attr @name IDSUE_ALU[1][80] -pin CORE|_alu_1 i_IDSUE_d1[5] -pin CORE|_idsue o_ALU_list[237]
load net CORE|_alu_0|i_IDSUE_imm[11] -attr @rip i_IDSUE_imm[11] -attr @name i_IDSUE_imm[11] -hierPin CORE|_alu_0 i_IDSUE_imm[11] -pin CORE|_alu_0|o_ROB_newpc0_i I0[11] -pin CORE|_alu_0|o_ROB_result0_i I1[11] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[11] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[11] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[11] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[11] -pin CORE|_alu_0|o_ROB_result_i__1 I1[11]
load net CORE|IDSUE_ALU[2][23] -attr @rip o_ALU_list[337] -attr @name IDSUE_ALU[2][23] -pin CORE|_alu_2 i_IDSUE_imm[16] -pin CORE|_idsue o_ALU_list[337]
load net CORE|AM_ROB[2][20] -attr @rip o_ROB_result[13] -attr @name AM_ROB[2][20] -pin CORE|_alu_2 o_ROB_result[13] -pin CORE|_rob i_AM_list[170]
load net CORE|AM_ROB[1][50] -attr @rip o_ROB_newpc[11] -attr @name AM_ROB[1][50] -pin CORE|_alu_1 o_ROB_newpc[11] -pin CORE|_rob i_AM_list[125]
load net CORE|IDSUE_ALU[2][146] -attr @rip o_ALU_list[460] -attr @name IDSUE_ALU[2][146] -pin CORE|_alu_2 i_IDSUE_pc[25] -pin CORE|_idsue o_ALU_list[460]
load net CORE|AM_ROB[1][44] -attr @rip o_ROB_newpc[5] -attr @name AM_ROB[1][44] -pin CORE|_alu_1 o_ROB_newpc[5] -pin CORE|_rob i_AM_list[119]
load net CORE|_rob|pc0[19] -attr @rip(#000000) O[19] -attr @name pc0[19] -pin CORE|_rob|pc0_i O[19] -pin CORE|_rob|pc_reg[31:0] D[19]
load net CORE|ROB_AM_udata[28] -attr @rip o_AM[28] -attr @name ROB_AM_udata[28] -pin CORE|_alu_0 i_ROB_udata[28] -pin CORE|_alu_1 i_ROB_udata[28] -pin CORE|_alu_2 i_ROB_udata[28] -pin CORE|_mem i_ROB_udata[28] -pin CORE|_rob o_AM[28]
load net CORE|_rob|result0[22] -attr @rip(#000000) O[22] -attr @name result0[22] -pin CORE|_rob|result0_i O[22] -pin CORE|_rob|result_reg[31:0] D[22]
load net CORE|_rob|result1[17] -attr @rip(#000000) O[17] -attr @name result1[17] -pin CORE|_rob|result0_i S[17] -pin CORE|_rob|result1_i O[17]
load net CORE|_mem|d2[26] -attr @rip O[26] -attr @name d2[26] -pin CORE|_mem|d2_i O[26] -pin CORE|_mem|d2_reg D[26]
load net CORE|MMU_MEM_raddr[20] -attr @rip o_MEM_raddr[20] -attr @name MMU_MEM_raddr[20] -pin CORE|_mem i_MMU_raddr[20] -pin CORE|_mmu o_MEM_raddr[20]
load net COMM_write_data[0][40] -attr @rip(#000000) send_data[40] -pin COMM write_datas[40] -pin MEM_CTRL send_data[40]
load net CORE|ID_IDSUE_imm[20] -attr @rip o_IDSUE_imm[20] -attr @name ID_IDSUE_imm[20] -pin CORE|_id o_IDSUE_imm[20] -pin CORE|_idsue i_ID_imm[20]
load net CORE|addr[59] -attr @rip o_MC_addr[59] -attr @name addr[59] -hierPin CORE addr[59] -pin CORE|_mmu o_MC_addr[59]
load net CORE|_alu_0|o_ROB_result[10] -attr @rip Q[10] -attr @name o_ROB_result[10] -hierPin CORE|_alu_0 o_ROB_result[10] -pin CORE|_alu_0|o_ROB_result_reg Q[10]
load net CORE|_alu_0|i_ROB_udata[5] -attr @rip i_ROB_udata[5] -attr @name i_ROB_udata[5] -hierPin CORE|_alu_0 i_ROB_udata[5] -pin CORE|_alu_0|d1_i I1[5] -pin CORE|_alu_0|d2_i I1[5]
load net CORE|IDSUE_ALU[0][115] -attr @rip o_ALU_list[115] -attr @name IDSUE_ALU[0][115] -pin CORE|_alu_0 i_IDSUE_opcode[1] -pin CORE|_idsue o_ALU_list[115]
load net MEM_addr[17] -attr @rip(#000000) addr[17] -pin CORE addr[17] -pin MEM_CTRL addr_[17]
load net CORE|AM_ROB[1][74] -attr @rip o_ROB_cnt[3] -attr @name AM_ROB[1][74] -pin CORE|_alu_1 o_ROB_cnt[3] -pin CORE|_rob i_AM_list[149]
load net CORE|IDSUE_ALU[0][121] -attr @rip o_ALU_list[121] -attr @name IDSUE_ALU[0][121] -pin CORE|_alu_0 i_IDSUE_pc[0] -pin CORE|_idsue o_ALU_list[121]
load net CORE|_mem|i_IDSUE_d1[27] -attr @rip i_IDSUE_d1[27] -attr @name i_IDSUE_d1[27] -hierPin CORE|_mem i_IDSUE_d1[27] -pin CORE|_mem|d1_i I0[27]
load net CORE|_mem|o_MMU_wmask[0] -attr @rip Q[0] -attr @name o_MMU_wmask[0] -hierPin CORE|_mem o_MMU_wmask[0] -pin CORE|_mem|o_MMU_wmask_reg Q[0]
load net CORE|_alu_0|i_IDSUE_imm[10] -attr @rip i_IDSUE_imm[10] -attr @name i_IDSUE_imm[10] -hierPin CORE|_alu_0 i_IDSUE_imm[10] -pin CORE|_alu_0|o_ROB_newpc0_i I0[10] -pin CORE|_alu_0|o_ROB_result0_i I1[10] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[10] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[10] -pin CORE|_alu_0|o_ROB_result0_i__6 S -pin CORE|_alu_0|o_ROB_result2_i__1 I1[10] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[10] -pin CORE|_alu_0|o_ROB_result_i__1 I1[10]
load net CORE|_rob|i_AM_list[220] -attr @rip(#000000) i_AM_list[220] -attr @name i_AM_list[220] -hierPin CORE|_rob i_AM_list[220] -pin CORE|_rob|excp0_i I[220] -pin CORE|_rob|pc0_i I[220] -pin CORE|_rob|rd0_i I[220] -pin CORE|_rob|result0_i I[220]
load net CORE|IDSUE_MEM[42] -attr @rip o_MEM[42] -attr @name IDSUE_MEM[42] -pin CORE|_idsue o_MEM[42] -pin CORE|_mem i_IDSUE_d2[3]
load net CORE|AM_ROB[2][21] -attr @rip o_ROB_result[14] -attr @name AM_ROB[2][21] -pin CORE|_alu_2 o_ROB_result[14] -pin CORE|_rob i_AM_list[171]
load net CORE|ROB_IDSUE_wdata[29] -attr @rip o_IDSUE_wdata[29] -attr @name ROB_IDSUE_wdata[29] -pin CORE|_idsue i_ROB_wdata[29] -pin CORE|_rob o_IDSUE_wdata[29]
load net CORE|IDSUE_ALU[2][26] -attr @rip o_ALU_list[340] -attr @name IDSUE_ALU[2][26] -pin CORE|_alu_2 i_IDSUE_imm[19] -pin CORE|_idsue o_ALU_list[340]
load net CORE|AM_ROB[1][43] -attr @rip o_ROB_newpc[4] -attr @name AM_ROB[1][43] -pin CORE|_alu_1 o_ROB_newpc[4] -pin CORE|_rob i_AM_list[118]
load net CORE|MMU_IF_inst[19] -attr @rip o_IF_inst[19] -attr @name MMU_IF_inst[19] -pin CORE|_if i_MMU_inst[19] -pin CORE|_mmu o_IF_inst[19]
load net CORE|IDSUE_ALU[2][147] -attr @rip o_ALU_list[461] -attr @name IDSUE_ALU[2][147] -pin CORE|_alu_2 i_IDSUE_pc[26] -pin CORE|_idsue o_ALU_list[461]
load net CORE|_rob|result0[21] -attr @rip(#000000) O[21] -attr @name result0[21] -pin CORE|_rob|result0_i O[21] -pin CORE|_rob|result_reg[31:0] D[21]
load net CORE|_rob|result1[16] -attr @rip(#000000) O[16] -attr @name result1[16] -pin CORE|_rob|result0_i S[16] -pin CORE|_rob|result1_i O[16]
load net CORE|_alu_0|i_ROB_udata[4] -attr @rip i_ROB_udata[4] -attr @name i_ROB_udata[4] -hierPin CORE|_alu_0 i_ROB_udata[4] -pin CORE|_alu_0|d1_i I1[4] -pin CORE|_alu_0|d2_i I1[4]
load net COMM_write_data[0][41] -attr @rip(#000000) send_data[41] -pin COMM write_datas[41] -pin MEM_CTRL send_data[41]
load net CORE|ID_IDSUE_imm[21] -attr @rip o_IDSUE_imm[21] -attr @name ID_IDSUE_imm[21] -pin CORE|_id o_IDSUE_imm[21] -pin CORE|_idsue i_ID_imm[21]
load net CORE|IFID_ID_pc[10] -attr @rip o_ID_pc[10] -attr @name IFID_ID_pc[10] -pin CORE|_id i_IFID_pc[10] -pin CORE|_ifid o_ID_pc[10]
load net CORE|_mem|d2[29] -attr @rip O[29] -attr @name d2[29] -pin CORE|_mem|d2_i O[29] -pin CORE|_mem|d2_reg D[29]
load net CORE|IDSUE_ALU[0][116] -attr @rip o_ALU_list[116] -attr @name IDSUE_ALU[0][116] -pin CORE|_alu_0 i_IDSUE_opcode[2] -pin CORE|_idsue o_ALU_list[116]
load net CORE|IDSUE_ALU[0][120] -attr @rip o_ALU_list[120] -attr @name IDSUE_ALU[0][120] -pin CORE|_alu_0 i_IDSUE_opcode[6] -pin CORE|_idsue o_ALU_list[120]
load net MEM_addr[18] -attr @rip(#000000) addr[18] -pin CORE addr[18] -pin MEM_CTRL addr_[18]
load net CORE|_mem|i_IDSUE_d1[26] -attr @rip i_IDSUE_d1[26] -attr @name i_IDSUE_d1[26] -hierPin CORE|_mem i_IDSUE_d1[26] -pin CORE|_mem|d1_i I0[26]
load net CORE|_alu_0|o_ROB_result[13] -attr @rip Q[13] -attr @name o_ROB_result[13] -hierPin CORE|_alu_0 o_ROB_result[13] -pin CORE|_alu_0|o_ROB_result_reg Q[13]
load net CORE|_rob|o_AM_i__0_n_0 -attr @rip(#000000) O[35] -attr @name o_AM_i__0_n_0 -pin CORE|_rob|o_AM_i__0 O[35] -pin CORE|_rob|o_AM_reg[35:0] RST[35]
load net CORE|_rob|o_AM_i__0_n_1 -attr @rip(#000000) O[34] -attr @name o_AM_i__0_n_1 -pin CORE|_rob|o_AM_i__0 O[34] -pin CORE|_rob|o_AM_reg[35:0] RST[34]
load net CORE|_rob|o_AM_i__0_n_2 -attr @rip(#000000) O[33] -attr @name o_AM_i__0_n_2 -pin CORE|_rob|o_AM_i__0 O[33] -pin CORE|_rob|o_AM_reg[35:0] RST[33]
load net CORE|_rob|o_AM_i__0_n_3 -attr @rip(#000000) O[32] -attr @name o_AM_i__0_n_3 -pin CORE|_rob|o_AM_i__0 O[32] -pin CORE|_rob|o_AM_reg[35:0] RST[32]
load net CORE|ROB_IDSUE_wdata[28] -attr @rip o_IDSUE_wdata[28] -attr @name ROB_IDSUE_wdata[28] -pin CORE|_idsue i_ROB_wdata[28] -pin CORE|_rob o_IDSUE_wdata[28]
load net CORE|IDSUE_ALU[2][25] -attr @rip o_ALU_list[339] -attr @name IDSUE_ALU[2][25] -pin CORE|_alu_2 i_IDSUE_imm[18] -pin CORE|_idsue o_ALU_list[339]
load net CORE|_rob|o_AM_i__0_n_4 -attr @rip(#000000) O[31] -attr @name o_AM_i__0_n_4 -pin CORE|_rob|o_AM_i__0 O[31] -pin CORE|_rob|o_AM_reg[35:0] RST[31]
load net CORE|MMU_IF_inst[18] -attr @rip o_IF_inst[18] -attr @name MMU_IF_inst[18] -pin CORE|_if i_MMU_inst[18] -pin CORE|_mmu o_IF_inst[18]
load net CORE|IDSUE_MEM[43] -attr @rip o_MEM[43] -attr @name IDSUE_MEM[43] -pin CORE|_idsue o_MEM[43] -pin CORE|_mem i_IDSUE_d2[4]
load net CORE|AM_ROB[2][22] -attr @rip o_ROB_result[15] -attr @name AM_ROB[2][22] -pin CORE|_alu_2 o_ROB_result[15] -pin CORE|_rob i_AM_list[172]
load net CORE|_rob|o_AM_i__0_n_5 -attr @rip(#000000) O[30] -attr @name o_AM_i__0_n_5 -pin CORE|_rob|o_AM_i__0 O[30] -pin CORE|_rob|o_AM_reg[35:0] RST[30]
load net CORE|_rob|o_AM_i__0_n_6 -attr @rip(#000000) O[29] -attr @name o_AM_i__0_n_6 -pin CORE|_rob|o_AM_i__0 O[29] -pin CORE|_rob|o_AM_reg[35:0] RST[29]
load net CORE|addr[63] -attr @rip o_MC_addr[63] -attr @name addr[63] -hierPin CORE addr[63] -pin CORE|_mmu o_MC_addr[63]
load net CORE|_rob|result1[15] -attr @rip(#000000) O[15] -attr @name result1[15] -pin CORE|_rob|result0_i S[15] -pin CORE|_rob|result1_i O[15]
load net CORE|_rob|o_AM_i__0_n_7 -attr @rip(#000000) O[28] -attr @name o_AM_i__0_n_7 -pin CORE|_rob|o_AM_i__0 O[28] -pin CORE|_rob|o_AM_reg[35:0] RST[28]
load net CORE|IDSUE_ALU[2][148] -attr @rip o_ALU_list[462] -attr @name IDSUE_ALU[2][148] -pin CORE|_alu_2 i_IDSUE_pc[27] -pin CORE|_idsue o_ALU_list[462]
load net CORE|AM_ROB[1][46] -attr @rip o_ROB_newpc[7] -attr @name AM_ROB[1][46] -pin CORE|_alu_1 o_ROB_newpc[7] -pin CORE|_rob i_AM_list[121]
load net CORE|_rob|o_AM_i__0_n_8 -attr @rip(#000000) O[27] -attr @name o_AM_i__0_n_8 -pin CORE|_rob|o_AM_i__0 O[27] -pin CORE|_rob|o_AM_reg[35:0] RST[27]
load net CORE|_rob|o_AM_i__0_n_9 -attr @rip(#000000) O[26] -attr @name o_AM_i__0_n_9 -pin CORE|_rob|o_AM_i__0 O[26] -pin CORE|_rob|o_AM_reg[35:0] RST[26]
load net CORE|_rob|o_AM_i_n_0 -attr @rip(#000000) O[35] -attr @name o_AM_i_n_0 -pin CORE|_rob|o_AM_i O[35] -pin CORE|_rob|o_AM_i__0 I1[35]
load net CORE|_alu_0|i_ROB_udata[3] -attr @rip i_ROB_udata[3] -attr @name i_ROB_udata[3] -hierPin CORE|_alu_0 i_ROB_udata[3] -pin CORE|_alu_0|d1_i I1[3] -pin CORE|_alu_0|d2_i I1[3]
load net CORE|IDSUE_ALU[0][113] -attr @rip o_ALU_list[113] -attr @name IDSUE_ALU[0][113] -pin CORE|_alu_0 i_IDSUE_funct3[2] -pin CORE|_idsue o_ALU_list[113]
load net CORE|_rob|o_AM_i_n_1 -attr @rip(#000000) O[34] -attr @name o_AM_i_n_1 -pin CORE|_rob|o_AM_i O[34] -pin CORE|_rob|o_AM_i__0 I1[34]
load net CORE|_mem|d2[28] -attr @rip O[28] -attr @name d2[28] -pin CORE|_mem|d2_i O[28] -pin CORE|_mem|d2_reg D[28]
load net CORE|_rob|o_AM_i_n_2 -attr @rip(#000000) O[33] -attr @name o_AM_i_n_2 -pin CORE|_rob|o_AM_i O[33] -pin CORE|_rob|o_AM_i__0 I1[33]
load net CORE|MMU_MEM_raddr[22] -attr @rip o_MEM_raddr[22] -attr @name MMU_MEM_raddr[22] -pin CORE|_mem i_MMU_raddr[22] -pin CORE|_mmu o_MEM_raddr[22]
load net CORE|MMU_MEM_rdata[30] -attr @rip o_MEM_rdata[30] -attr @name MMU_MEM_rdata[30] -pin CORE|_mem i_MMU_rdata[30] -pin CORE|_mmu o_MEM_rdata[30]
load net CORE|_rob|o_AM_i_n_3 -attr @rip(#000000) O[32] -attr @name o_AM_i_n_3 -pin CORE|_rob|o_AM_i O[32] -pin CORE|_rob|o_AM_i__0 I1[32]
load net CORE|_rob|o_AM_i_n_4 -attr @rip(#000000) O[31] -attr @name o_AM_i_n_4 -pin CORE|_rob|o_AM_i O[31] -pin CORE|_rob|o_AM_i__0 I1[31]
load net CORE|_alu_0|o_ROB_result[12] -attr @rip Q[12] -attr @name o_ROB_result[12] -hierPin CORE|_alu_0 o_ROB_result[12] -pin CORE|_alu_0|o_ROB_result_reg Q[12]
load net CORE|_rob|o_AM_i_n_5 -attr @rip(#000000) O[30] -attr @name o_AM_i_n_5 -pin CORE|_rob|o_AM_i O[30] -pin CORE|_rob|o_AM_i__0 I1[30]
load net MEM_addr[19] -attr @rip(#000000) addr[19] -pin CORE addr[19] -pin MEM_CTRL addr_[19]
load net CORE|_rob|o_AM_i_n_6 -attr @rip(#000000) O[29] -attr @name o_AM_i_n_6 -pin CORE|_rob|o_AM_i O[29] -pin CORE|_rob|o_AM_i__0 I1[29]
load net CORE|_rob|o_AM_i_n_7 -attr @rip(#000000) O[28] -attr @name o_AM_i_n_7 -pin CORE|_rob|o_AM_i O[28] -pin CORE|_rob|o_AM_i__0 I1[28]
load net MEM_addr[61] -attr @rip(#000000) addr[61] -pin CORE addr[61] -pin MEM_CTRL addr_[61]
load net CORE|_mem|i_IDSUE_d1[29] -attr @rip i_IDSUE_d1[29] -attr @name i_IDSUE_d1[29] -hierPin CORE|_mem i_IDSUE_d1[29] -pin CORE|_mem|d1_i I0[29]
load net MEM_write_mask[7] -attr @rip(#000000) write_mask[7] -pin CORE write_mask[7] -pin MEM_CTRL write_mask_[7]
load net CORE|_rob|o_PCREG_we -attr @name o_PCREG_we -hierPin CORE|_rob o_PCREG_we -pin CORE|_rob|o_PCREG_we_reg Q
netloc CORE|_rob|o_PCREG_we 1 15 1 N
load net CORE|_rob|o_AM_i_n_8 -attr @rip(#000000) O[27] -attr @name o_AM_i_n_8 -pin CORE|_rob|o_AM_i O[27] -pin CORE|_rob|o_AM_i__0 I1[27]
load net CORE|IDSUE_MEM[40] -attr @rip o_MEM[40] -attr @name IDSUE_MEM[40] -pin CORE|_idsue o_MEM[40] -pin CORE|_mem i_IDSUE_d2[1]
load net CORE|_rob|o_AM_i_n_9 -attr @rip(#000000) O[26] -attr @name o_AM_i_n_9 -pin CORE|_rob|o_AM_i O[26] -pin CORE|_rob|o_AM_i__0 I1[26]
load net CORE|ROB_IDSUE_wdata[27] -attr @rip o_IDSUE_wdata[27] -attr @name ROB_IDSUE_wdata[27] -pin CORE|_idsue i_ROB_wdata[27] -pin CORE|_rob o_IDSUE_wdata[27]
load net CORE|MMU_IF_inst[17] -attr @rip o_IF_inst[17] -attr @name MMU_IF_inst[17] -pin CORE|_if i_MMU_inst[17] -pin CORE|_mmu o_IF_inst[17]
load net COMM_writable[0] -attr @rip(#000000) writable[0] -pin COMM writable[0] -pin MEM_CTRL sendable
netloc COMM_writable[0] 1 4 3 1350 410 NJ 410 2280
load net CORE|_alu_0|o_ROB_result0_i__12_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i__12_n_30 -pin CORE|_alu_0|o_ROB_result0_i__12 O[1] -pin CORE|_alu_0|o_ROB_result_i__0 I5[1]
load net CORE|AM_ROB[2][23] -attr @rip o_ROB_result[16] -attr @name AM_ROB[2][23] -pin CORE|_alu_2 o_ROB_result[16] -pin CORE|_rob i_AM_list[173]
load net CORE|_alu_0|o_ROB_result0_i__12_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i__12_n_31 -pin CORE|_alu_0|o_ROB_result0_i__12 O[0] -pin CORE|_alu_0|o_ROB_result_i__0 I5[0]
load net CORE|IDSUE_ALU[2][28] -attr @rip o_ALU_list[342] -attr @name IDSUE_ALU[2][28] -pin CORE|_alu_2 i_IDSUE_imm[21] -pin CORE|_idsue o_ALU_list[342]
load net CORE|AM_ROB[1][45] -attr @rip o_ROB_newpc[6] -attr @name AM_ROB[1][45] -pin CORE|_alu_1 o_ROB_newpc[6] -pin CORE|_rob i_AM_list[120]
load net CORE|IDSUE_ALU[2][149] -attr @rip o_ALU_list[463] -attr @name IDSUE_ALU[2][149] -pin CORE|_alu_2 i_IDSUE_pc[28] -pin CORE|_idsue o_ALU_list[463]
load net CORE|MMU_MEM_raddr[21] -attr @rip o_MEM_raddr[21] -attr @name MMU_MEM_raddr[21] -pin CORE|_mem i_MMU_raddr[21] -pin CORE|_mmu o_MEM_raddr[21]
load net CORE|IDSUE_ALU[0][114] -attr @rip o_ALU_list[114] -attr @name IDSUE_ALU[0][114] -pin CORE|_alu_0 i_IDSUE_opcode[0] -pin CORE|_idsue o_ALU_list[114]
load net CORE|_alu_0|d1[24] -attr @rip Q[24] -attr @name d1[24] -pin CORE|_alu_0|d1_reg Q[24] -pin CORE|_alu_0|o_ROB_newpc2_i I0[24] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[24] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[24] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[24] -pin CORE|_alu_0|o_ROB_result0_i I0[24] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[24] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[24] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[24] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[24] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[24] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[24] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[24] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[24] -pin CORE|_alu_0|o_ROB_result1_i I0[24] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[24] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[24] -pin CORE|_alu_0|o_ROB_result2_i I0[24] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[24] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[24] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[24]
load net CORE|_mem|nw_cnt[3] -attr @rip Q[3] -attr @name nw_cnt[3] -pin CORE|_mem|d1_ready0_i I1[3] -pin CORE|_mem|nw_cnt_reg Q[3] -pin CORE|_mem|o_ROB_cnt_reg D[3]
load net CORE|_rob|pc1[24] -attr @rip(#000000) O[24] -attr @name pc1[24] -pin CORE|_rob|pc0_i S[24] -pin CORE|_rob|pc1_i O[24]
load net MEM_addr[60] -attr @rip(#000000) addr[60] -pin CORE addr[60] -pin MEM_CTRL addr_[60]
load net CORE|_mem|i_IDSUE_d1[28] -attr @rip i_IDSUE_d1[28] -attr @name i_IDSUE_d1[28] -hierPin CORE|_mem i_IDSUE_d1[28] -pin CORE|_mem|d1_i I0[28]
load net CORE|ROB_IDSUE_wdata[26] -attr @rip o_IDSUE_wdata[26] -attr @name ROB_IDSUE_wdata[26] -pin CORE|_idsue i_ROB_wdata[26] -pin CORE|_rob o_IDSUE_wdata[26]
load net CORE|MMU_IF_inst[16] -attr @rip o_IF_inst[16] -attr @name MMU_IF_inst[16] -pin CORE|_if i_MMU_inst[16] -pin CORE|_mmu o_IF_inst[16]
load net CORE|IDSUE_MEM[41] -attr @rip o_MEM[41] -attr @name IDSUE_MEM[41] -pin CORE|_idsue o_MEM[41] -pin CORE|_mem i_IDSUE_d2[2]
load net CORE|_rob|i_AM_list[223] -attr @rip(#000000) i_AM_list[223] -attr @name i_AM_list[223] -hierPin CORE|_rob i_AM_list[223] -pin CORE|_rob|excp0_i I[223] -pin CORE|_rob|nw1_i__0 I1[2] -pin CORE|_rob|pc0_i I[223] -pin CORE|_rob|rd0_i I[223] -pin CORE|_rob|result0_i I[223]
load net CORE|IDSUE_ALU[2][27] -attr @rip o_ALU_list[341] -attr @name IDSUE_ALU[2][27] -pin CORE|_alu_2 i_IDSUE_imm[20] -pin CORE|_idsue o_ALU_list[341]
load net CORE|AM_ROB[1][48] -attr @rip o_ROB_newpc[9] -attr @name AM_ROB[1][48] -pin CORE|_alu_1 o_ROB_newpc[9] -pin CORE|_rob i_AM_list[123]
load net CORE|AM_ROB[1][70] -attr @rip o_ROB_newpc[31] -attr @name AM_ROB[1][70] -pin CORE|_alu_1 o_ROB_newpc[31] -pin CORE|_rob i_AM_list[145]
load net CORE|_alu_0|d1[23] -attr @rip Q[23] -attr @name d1[23] -pin CORE|_alu_0|d1_reg Q[23] -pin CORE|_alu_0|o_ROB_newpc2_i I0[23] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[23] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[23] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[23] -pin CORE|_alu_0|o_ROB_result0_i I0[23] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[23] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[23] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[23] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[23] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[23] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[23] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[23] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[23] -pin CORE|_alu_0|o_ROB_result1_i I0[23] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[23] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[23] -pin CORE|_alu_0|o_ROB_result2_i I0[23] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[23] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[23] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[23]
load net CORE|_alu_0|o_ROB_result0_i_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[31] -pin CORE|_alu_0|o_ROB_result0_i O[31] -pin CORE|_alu_0|o_ROB_result_i I0[31]
load net CORE|_alu_0|o_ROB_result0_i_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i_n_1 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[30] -pin CORE|_alu_0|o_ROB_result0_i O[30] -pin CORE|_alu_0|o_ROB_result_i I0[30]
load net CORE|_alu_0|o_ROB_result0_i_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i_n_2 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[29] -pin CORE|_alu_0|o_ROB_result0_i O[29] -pin CORE|_alu_0|o_ROB_result_i I0[29]
load net CORE|MMU_MEM_raddr[24] -attr @rip o_MEM_raddr[24] -attr @name MMU_MEM_raddr[24] -pin CORE|_mem i_MMU_raddr[24] -pin CORE|_mmu o_MEM_raddr[24]
load net CORE|_mem|o_MMU_wdata[19] -attr @rip Q[19] -attr @name o_MMU_wdata[19] -hierPin CORE|_mem o_MMU_wdata[19] -pin CORE|_mem|o_MMU_wdata_reg Q[19]
load net CORE|_alu_0|o_ROB_result0_i_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i_n_3 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[28] -pin CORE|_alu_0|o_ROB_result0_i O[28] -pin CORE|_alu_0|o_ROB_result_i I0[28]
load net COMM_write_data[0][44] -attr @rip(#000000) send_data[44] -pin COMM write_datas[44] -pin MEM_CTRL send_data[44]
load net CORE|ID_IDSUE_imm[24] -attr @rip o_IDSUE_imm[24] -attr @name ID_IDSUE_imm[24] -pin CORE|_id o_IDSUE_imm[24] -pin CORE|_idsue i_ID_imm[24]
load net CORE|_alu_0|o_ROB_result0_i_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i_n_4 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[27] -pin CORE|_alu_0|o_ROB_result0_i O[27] -pin CORE|_alu_0|o_ROB_result_i I0[27]
load net CORE|IFID_ID_pc[13] -attr @rip o_ID_pc[13] -attr @name IFID_ID_pc[13] -pin CORE|_id i_IFID_pc[13] -pin CORE|_ifid o_ID_pc[13]
load net CORE|_ifid|i_IF_inst[18] -attr @rip(#000000) i_IF_inst[18] -attr @name i_IF_inst[18] -hierPin CORE|_ifid i_IF_inst[18] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[18]
load net MEM_write_mask[5] -attr @rip(#000000) write_mask[5] -pin CORE write_mask[5] -pin MEM_CTRL write_mask_[5]
load net CORE|_alu_0|o_ROB_result0_i_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i_n_5 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[26] -pin CORE|_alu_0|o_ROB_result0_i O[26] -pin CORE|_alu_0|o_ROB_result_i I0[26]
load net CORE|_alu_0|i_ROB_udata[9] -attr @rip i_ROB_udata[9] -attr @name i_ROB_udata[9] -hierPin CORE|_alu_0 i_ROB_udata[9] -pin CORE|_alu_0|d1_i I1[9] -pin CORE|_alu_0|d2_i I1[9]
load net CORE|IDSUE_ALU[0][119] -attr @rip o_ALU_list[119] -attr @name IDSUE_ALU[0][119] -pin CORE|_alu_0 i_IDSUE_opcode[5] -pin CORE|_idsue o_ALU_list[119]
load net CORE|_rob|pc1[25] -attr @rip(#000000) O[25] -attr @name pc1[25] -pin CORE|_rob|pc0_i S[25] -pin CORE|_rob|pc1_i O[25]
load net CORE|ROB_IDSUE_wdata[25] -attr @rip o_IDSUE_wdata[25] -attr @name ROB_IDSUE_wdata[25] -pin CORE|_idsue i_ROB_wdata[25] -pin CORE|_rob o_IDSUE_wdata[25]
load net CORE|_alu_0|o_ROB_result0_i_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i_n_6 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[25] -pin CORE|_alu_0|o_ROB_result0_i O[25] -pin CORE|_alu_0|o_ROB_result_i I0[25]
load net CORE|MMU_IF_inst[15] -attr @rip o_IF_inst[15] -attr @name MMU_IF_inst[15] -pin CORE|_if i_MMU_inst[15] -pin CORE|_mmu o_IF_inst[15]
load net CORE|IDSUE_ALU[2][151] -attr @rip o_ALU_list[465] -attr @name IDSUE_ALU[2][151] -pin CORE|_alu_2 i_IDSUE_pc[30] -pin CORE|_idsue o_ALU_list[465]
load net CORE|_alu_0|o_ROB_result0_i_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i_n_7 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[24] -pin CORE|_alu_0|o_ROB_result0_i O[24] -pin CORE|_alu_0|o_ROB_result_i I0[24]
load net CORE|_alu_0|o_ROB_result0_i_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i_n_8 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[23] -pin CORE|_alu_0|o_ROB_result0_i O[23] -pin CORE|_alu_0|o_ROB_result_i I0[23]
load net CORE|addr[60] -attr @rip o_MC_addr[60] -attr @name addr[60] -hierPin CORE addr[60] -pin CORE|_mmu o_MC_addr[60]
load net CORE|_alu_0|o_ROB_result0_i_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i_n_9 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[22] -pin CORE|_alu_0|o_ROB_result0_i O[22] -pin CORE|_alu_0|o_ROB_result_i I0[22]
load net CORE|_ifid|o_ID_inst_i_n_0 -attr @name o_ID_inst_i_n_0 -pin CORE|_ifid|o_ID_inst_i O -pin CORE|_ifid|o_ID_inst_reg[31:0] CE
netloc CORE|_ifid|o_ID_inst_i_n_0 1 1 1 N
load net CORE|_rob|i_AM_list[224] -attr @rip(#000000) i_AM_list[224] -attr @name i_AM_list[224] -hierPin CORE|_rob i_AM_list[224] -pin CORE|_rob|excp0_i I[224] -pin CORE|_rob|nw1_i__0 I1[3] -pin CORE|_rob|pc0_i I[224] -pin CORE|_rob|rd0_i I[224] -pin CORE|_rob|result0_i I[224]
load net CORE|IFID_ID_inst[29] -attr @rip o_ID_inst[29] -attr @name IFID_ID_inst[29] -pin CORE|_id i_IFID_inst[29] -pin CORE|_ifid o_ID_inst[29]
load net CORE|AM_ROB[1][47] -attr @rip o_ROB_newpc[8] -attr @name AM_ROB[1][47] -pin CORE|_alu_1 o_ROB_newpc[8] -pin CORE|_rob i_AM_list[122]
load net CORE|_alu_0|d1[22] -attr @rip Q[22] -attr @name d1[22] -pin CORE|_alu_0|d1_reg Q[22] -pin CORE|_alu_0|o_ROB_newpc2_i I0[22] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[22] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[22] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[22] -pin CORE|_alu_0|o_ROB_result0_i I0[22] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[22] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[22] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[22] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[22] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[22] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[22] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[22] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[22] -pin CORE|_alu_0|o_ROB_result1_i I0[22] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[22] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[22] -pin CORE|_alu_0|o_ROB_result2_i I0[22] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[22] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[22] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[22]
load net CORE|AM_ROB[1][71] -attr @rip o_ROB_cnt[0] -attr @name AM_ROB[1][71] -pin CORE|_alu_1 o_ROB_cnt[0] -pin CORE|_rob i_AM_list[146]
load net CORE|_mem|nw_cnt[1] -attr @rip Q[1] -attr @name nw_cnt[1] -pin CORE|_mem|d1_ready0_i I1[1] -pin CORE|_mem|nw_cnt_reg Q[1] -pin CORE|_mem|o_ROB_cnt_reg D[1]
load net CORE|_mem|o_ROB_result[19] -attr @rip Q[19] -attr @name o_ROB_result[19] -hierPin CORE|_mem o_ROB_result[19] -pin CORE|_mem|o_ROB_result_reg Q[19]
load net CORE|MMU_MEM_raddr[23] -attr @rip o_MEM_raddr[23] -attr @name MMU_MEM_raddr[23] -pin CORE|_mem i_MMU_raddr[23] -pin CORE|_mmu o_MEM_raddr[23]
load net CORE|_mem|o_MMU_wdata[18] -attr @rip Q[18] -attr @name o_MMU_wdata[18] -hierPin CORE|_mem o_MMU_wdata[18] -pin CORE|_mem|o_MMU_wdata_reg Q[18]
load net CORE|_alu_0|i_ROB_udata[8] -attr @rip i_ROB_udata[8] -attr @name i_ROB_udata[8] -hierPin CORE|_alu_0 i_ROB_udata[8] -pin CORE|_alu_0|d1_i I1[8] -pin CORE|_alu_0|d2_i I1[8]
load net COMM_write_data[0][45] -attr @rip(#000000) send_data[45] -pin COMM write_datas[45] -pin MEM_CTRL send_data[45]
load net CORE|ROB_IDSUE_wdata[24] -attr @rip o_IDSUE_wdata[24] -attr @name ROB_IDSUE_wdata[24] -pin CORE|_idsue i_ROB_wdata[24] -pin CORE|_rob o_IDSUE_wdata[24]
load net CORE|ID_IDSUE_imm[25] -attr @rip o_IDSUE_imm[25] -attr @name ID_IDSUE_imm[25] -pin CORE|_id o_IDSUE_imm[25] -pin CORE|_idsue i_ID_imm[25]
load net CORE|IFID_ID_pc[14] -attr @rip o_ID_pc[14] -attr @name IFID_ID_pc[14] -pin CORE|_id i_IFID_pc[14] -pin CORE|_ifid o_ID_pc[14]
load net CORE|_ifid|i_IF_inst[19] -attr @rip(#000000) i_IF_inst[19] -attr @name i_IF_inst[19] -hierPin CORE|_ifid i_IF_inst[19] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[19]
load net MEM_write_mask[6] -attr @rip(#000000) write_mask[6] -pin CORE write_mask[6] -pin MEM_CTRL write_mask_[6]
load net CORE|MMU_MEM_raddr[27] -attr @rip o_MEM_raddr[27] -attr @name MMU_MEM_raddr[27] -pin CORE|_mem i_MMU_raddr[27] -pin CORE|_mmu o_MEM_raddr[27]
load net CORE|_rob|pc1[26] -attr @rip(#000000) O[26] -attr @name pc1[26] -pin CORE|_rob|pc0_i S[26] -pin CORE|_rob|pc1_i O[26]
load net CORE|IDSUE_ALU[2][152] -attr @rip o_ALU_list[466] -attr @name IDSUE_ALU[2][152] -pin CORE|_alu_2 i_IDSUE_pc[31] -pin CORE|_idsue o_ALU_list[466]
load net CORE|_rob|i_AM_list[221] -attr @rip(#000000) i_AM_list[221] -attr @name i_AM_list[221] -hierPin CORE|_rob i_AM_list[221] -pin CORE|_rob|excp0_i I[221] -pin CORE|_rob|nw1_i__0 I1[0] -pin CORE|_rob|pc0_i I[221] -pin CORE|_rob|rd0_i I[221] -pin CORE|_rob|result0_i I[221]
load net CORE|_alu_0|d1[21] -attr @rip Q[21] -attr @name d1[21] -pin CORE|_alu_0|d1_reg Q[21] -pin CORE|_alu_0|o_ROB_newpc2_i I0[21] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I0[21] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I0[21] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I0[21] -pin CORE|_alu_0|o_ROB_result0_i I0[21] -pin CORE|_alu_0|o_ROB_result0_i__10 I0[21] -pin CORE|_alu_0|o_ROB_result0_i__11 I0[21] -pin CORE|_alu_0|o_ROB_result0_i__12 I0[21] -pin CORE|_alu_0|o_ROB_result0_i__13 I0[21] -pin CORE|_alu_0|o_ROB_result0_i__14 I0[21] -pin CORE|_alu_0|o_ROB_result0_i__3 I0[21] -pin CORE|_alu_0|o_ROB_result0_i__4 I0[21] -pin CORE|_alu_0|o_ROB_result0_i__5 I0[21] -pin CORE|_alu_0|o_ROB_result1_i I0[21] -pin CORE|_alu_0|o_ROB_result1_i__0 I0[21] -pin CORE|_alu_0|o_ROB_result1_i__1 I0[21] -pin CORE|_alu_0|o_ROB_result2_i I0[21] -pin CORE|_alu_0|o_ROB_result2_i__0 I0[21] -pin CORE|_alu_0|o_ROB_result2_i__1 I0[21] -pin CORE|_alu_0|o_ROB_result2_i__2 I0[21]
load net CORE|_mem|i_IDSUE_d1[31] -attr @rip i_IDSUE_d1[31] -attr @name i_IDSUE_d1[31] -hierPin CORE|_mem i_IDSUE_d1[31] -pin CORE|_mem|d1_i I0[31]
load net CORE|addr[0] -attr @rip o_MC_addr[0] -attr @name addr[0] -hierPin CORE addr[0] -pin CORE|_mmu o_MC_addr[0]
load net CORE|_mem|o_ROB_result[18] -attr @rip Q[18] -attr @name o_ROB_result[18] -hierPin CORE|_mem o_ROB_result[18] -pin CORE|_mem|o_ROB_result_reg Q[18]
load net CORE|MEM_MMU_waddr[8] -attr @rip o_MEM_waddr[8] -attr @name MEM_MMU_waddr[8] -pin CORE|_mem o_MMU_waddr[8] -pin CORE|_mmu i_MEM_waddr[8] -pin CORE|_mmu o_MEM_waddr[8]
load net CORE|AM_ROB[1][72] -attr @rip o_ROB_cnt[1] -attr @name AM_ROB[1][72] -pin CORE|_alu_1 o_ROB_cnt[1] -pin CORE|_rob i_AM_list[147]
load net COMM_write_data[0][42] -attr @rip(#000000) send_data[42] -pin COMM write_datas[42] -pin MEM_CTRL send_data[42]
load net CORE|ID_IDSUE_imm[22] -attr @rip o_IDSUE_imm[22] -attr @name ID_IDSUE_imm[22] -pin CORE|_id o_IDSUE_imm[22] -pin CORE|_idsue i_ID_imm[22]
load net CORE|_rob|nw[0] -attr @rip(#000000) 0 -attr @name nw[0] -pin CORE|_rob|cnt0_i__0 I0[0] -pin CORE|_rob|nw_reg[3:0] Q[0] -pin CORE|_rob|o_AM_reg[35:0] D[32] -pin CORE|_rob|o_IDSUE_free_reg[3:0] D[0] -pin CORE|_rob|pc3_i I0[0]
load net CORE|IFID_ID_pc[11] -attr @rip o_ID_pc[11] -attr @name IFID_ID_pc[11] -pin CORE|_id i_IFID_pc[11] -pin CORE|_ifid o_ID_pc[11]
load net CORE|_ifid|i_IF_inst[16] -attr @rip(#000000) i_IF_inst[16] -attr @name i_IF_inst[16] -hierPin CORE|_ifid i_IF_inst[16] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[16]
load net MEM_write_mask[3] -attr @rip(#000000) write_mask[3] -pin CORE write_mask[3] -pin MEM_CTRL write_mask_[3]
load net CORE|_mem|nw_cnt[2] -attr @rip Q[2] -attr @name nw_cnt[2] -pin CORE|_mem|d1_ready0_i I1[2] -pin CORE|_mem|nw_cnt_reg Q[2] -pin CORE|_mem|o_ROB_cnt_reg D[2]
load net CORE|_alu_0|i_ROB_udata[7] -attr @rip i_ROB_udata[7] -attr @name i_ROB_udata[7] -hierPin CORE|_alu_0 i_ROB_udata[7] -pin CORE|_alu_0|d1_i I1[7] -pin CORE|_alu_0|d2_i I1[7]
load net CORE|IDSUE_ALU[0][117] -attr @rip o_ALU_list[117] -attr @name IDSUE_ALU[0][117] -pin CORE|_alu_0 i_IDSUE_opcode[3] -pin CORE|_idsue o_ALU_list[117]
load net CORE|ROB_IDSUE_wdata[23] -attr @rip o_IDSUE_wdata[23] -attr @name ROB_IDSUE_wdata[23] -pin CORE|_idsue i_ROB_wdata[23] -pin CORE|_rob o_IDSUE_wdata[23]
load net CORE|MMU_IF_inst[23] -attr @rip o_IF_inst[23] -attr @name MMU_IF_inst[23] -pin CORE|_if i_MMU_inst[23] -pin CORE|_mmu o_IF_inst[23]
load net MEM_addr[39] -attr @rip(#000000) addr[39] -pin CORE addr[39] -pin MEM_CTRL addr_[39]
load net CORE|MMU_MEM_raddr[28] -attr @rip o_MEM_raddr[28] -attr @name MMU_MEM_raddr[28] -pin CORE|_mem i_MMU_raddr[28] -pin CORE|_mmu o_MEM_raddr[28]
load net CORE|_rob|pc1[27] -attr @rip(#000000) O[27] -attr @name pc1[27] -pin CORE|_rob|pc0_i S[27] -pin CORE|_rob|pc1_i O[27]
load net CORE|IDSUE_ALU[2][153] -attr @rip o_ALU_list[467] -attr @name IDSUE_ALU[2][153] -pin CORE|_alu_2 i_IDSUE_cnt[0] -pin CORE|_idsue o_ALU_list[467]
load net CORE|_mem|o_ROB_result1 -attr @name o_ROB_result1 -pin CORE|_mem|o_ROB_cnt_i I0 -pin CORE|_mem|o_ROB_result1_i O -pin CORE|_mem|o_ROB_result_i__1 S
netloc CORE|_mem|o_ROB_result1 1 7 2 3650 N 4000
load net CORE|_rob|i_AM_list[222] -attr @rip(#000000) i_AM_list[222] -attr @name i_AM_list[222] -hierPin CORE|_rob i_AM_list[222] -pin CORE|_rob|excp0_i I[222] -pin CORE|_rob|nw1_i__0 I1[1] -pin CORE|_rob|pc0_i I[222] -pin CORE|_rob|rd0_i I[222] -pin CORE|_rob|result0_i I[222]
load net CORE|addr[62] -attr @rip o_MC_addr[62] -attr @name addr[62] -hierPin CORE addr[62] -pin CORE|_mmu o_MC_addr[62]
load net CORE|_mem|o_ROB_result[17] -attr @rip Q[17] -attr @name o_ROB_result[17] -hierPin CORE|_mem o_ROB_result[17] -pin CORE|_mem|o_ROB_result_reg Q[17]
load net CORE|AM_ROB[1][49] -attr @rip o_ROB_newpc[10] -attr @name AM_ROB[1][49] -pin CORE|_alu_1 o_ROB_newpc[10] -pin CORE|_rob i_AM_list[124]
load net CORE|ID_IDSUE_pc[7] -attr @rip o_IDSUE_pc[7] -attr @name ID_IDSUE_pc[7] -pin CORE|_id o_IDSUE_pc[7] -pin CORE|_idsue i_ID_pc[7]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_0 -attr @rip O[31] -attr @name o_ROB_newpc0_i__5_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[31] -pin CORE|_alu_0|o_ROB_newpc_i I4[31]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_1 -attr @rip O[30] -attr @name o_ROB_newpc0_i__5_n_1 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[30] -pin CORE|_alu_0|o_ROB_newpc_i I4[30]
load net CORE|AM_ROB[1][8] -attr @rip o_ROB_result[1] -attr @name AM_ROB[1][8] -pin CORE|_alu_1 o_ROB_result[1] -pin CORE|_rob i_AM_list[83]
load net CORE|MMU_MEM_rdata[31] -attr @rip o_MEM_rdata[31] -attr @name MMU_MEM_rdata[31] -pin CORE|_mem i_MMU_rdata[31] -pin CORE|_mmu o_MEM_rdata[31]
load net CORE|MEM_MMU_waddr[9] -attr @rip o_MEM_waddr[9] -attr @name MEM_MMU_waddr[9] -pin CORE|_mem o_MMU_waddr[9] -pin CORE|_mmu i_MEM_waddr[9] -pin CORE|_mmu o_MEM_waddr[9]
load net CORE|AM_ROB[1][73] -attr @rip o_ROB_cnt[2] -attr @name AM_ROB[1][73] -pin CORE|_alu_1 o_ROB_cnt[2] -pin CORE|_rob i_AM_list[148]
load net COMM_write_data[0][43] -attr @rip(#000000) send_data[43] -pin COMM write_datas[43] -pin MEM_CTRL send_data[43]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_2 -attr @rip O[29] -attr @name o_ROB_newpc0_i__5_n_2 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[29] -pin CORE|_alu_0|o_ROB_newpc_i I4[29]
load net CORE|ROB_IDSUE_wdata[22] -attr @rip o_IDSUE_wdata[22] -attr @name ROB_IDSUE_wdata[22] -pin CORE|_idsue i_ROB_wdata[22] -pin CORE|_rob o_IDSUE_wdata[22]
load net CORE|IFID_ID_inst[10] -attr @rip o_ID_inst[10] -attr @name IFID_ID_inst[10] -pin CORE|_id i_IFID_inst[10] -pin CORE|_ifid o_ID_inst[10]
load net CORE|ID_IDSUE_imm[23] -attr @rip o_IDSUE_imm[23] -attr @name ID_IDSUE_imm[23] -pin CORE|_id o_IDSUE_imm[23] -pin CORE|_idsue i_ID_imm[23]
load net CORE|IFID_ID_pc[12] -attr @rip o_ID_pc[12] -attr @name IFID_ID_pc[12] -pin CORE|_id i_IFID_pc[12] -pin CORE|_ifid o_ID_pc[12]
load net CORE|_ifid|i_IF_inst[17] -attr @rip(#000000) i_IF_inst[17] -attr @name i_IF_inst[17] -hierPin CORE|_ifid i_IF_inst[17] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[17]
load net MEM_write_mask[4] -attr @rip(#000000) write_mask[4] -pin CORE write_mask[4] -pin MEM_CTRL write_mask_[4]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_3 -attr @rip O[28] -attr @name o_ROB_newpc0_i__5_n_3 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[28] -pin CORE|_alu_0|o_ROB_newpc_i I4[28]
load net CORE|MMU_MEM_raddr[25] -attr @rip o_MEM_raddr[25] -attr @name MMU_MEM_raddr[25] -pin CORE|_mem i_MMU_raddr[25] -pin CORE|_mmu o_MEM_raddr[25]
load net CORE|IDSUE_ALU[0][118] -attr @rip o_ALU_list[118] -attr @name IDSUE_ALU[0][118] -pin CORE|_alu_0 i_IDSUE_opcode[4] -pin CORE|_idsue o_ALU_list[118]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_4 -attr @rip O[27] -attr @name o_ROB_newpc0_i__5_n_4 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[27] -pin CORE|_alu_0|o_ROB_newpc_i I4[27]
load net CORE|MMU_IF_inst[22] -attr @rip o_IF_inst[22] -attr @name MMU_IF_inst[22] -pin CORE|_if i_MMU_inst[22] -pin CORE|_mmu o_IF_inst[22]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_5 -attr @rip O[26] -attr @name o_ROB_newpc0_i__5_n_5 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[26] -pin CORE|_alu_0|o_ROB_newpc_i I4[26]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_6 -attr @rip O[25] -attr @name o_ROB_newpc0_i__5_n_6 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[25] -pin CORE|_alu_0|o_ROB_newpc_i I4[25]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_7 -attr @rip O[24] -attr @name o_ROB_newpc0_i__5_n_7 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[24] -pin CORE|_alu_0|o_ROB_newpc_i I4[24]
load net CORE|_rob|pc1[28] -attr @rip(#000000) O[28] -attr @name pc1[28] -pin CORE|_rob|pc0_i S[28] -pin CORE|_rob|pc1_i O[28]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_8 -attr @rip O[23] -attr @name o_ROB_newpc0_i__5_n_8 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[23] -pin CORE|_alu_0|o_ROB_newpc_i I4[23]
load net CORE|IDSUE_ALU[2][154] -attr @rip o_ALU_list[468] -attr @name IDSUE_ALU[2][154] -pin CORE|_alu_2 i_IDSUE_cnt[1] -pin CORE|_idsue o_ALU_list[468]
load net CORE|_alu_0|o_ROB_newpc0_i__5_n_9 -attr @rip O[22] -attr @name o_ROB_newpc0_i__5_n_9 -pin CORE|_alu_0|o_ROB_newpc0_i__5 O[22] -pin CORE|_alu_0|o_ROB_newpc_i I4[22]
load net CORE|addr[61] -attr @rip o_MC_addr[61] -attr @name addr[61] -hierPin CORE addr[61] -pin CORE|_mmu o_MC_addr[61]
load net CORE|_rob|i_AM_list[217] -attr @rip(#000000) i_AM_list[217] -attr @name i_AM_list[217] -hierPin CORE|_rob i_AM_list[217] -pin CORE|_rob|excp0_i I[217] -pin CORE|_rob|pc0_i I[217] -pin CORE|_rob|rd0_i I[217] -pin CORE|_rob|result0_i I[217]
load net CORE|_rob|excp[1] -attr @rip(#000000) 1 -attr @name excp[1] -pin CORE|_rob|excp_reg[1:0] Q[1] -pin CORE|_rob|o_PCREG_newpc_i S[1] -pin CORE|_rob|o_PCREG_we_i S[1]
load net CORE|_mem|o_ROB_result[16] -attr @rip Q[16] -attr @name o_ROB_result[16] -hierPin CORE|_mem o_ROB_result[16] -pin CORE|_mem|o_ROB_result_reg Q[16]
load net CORE|_alu_0|i_IDSUE_imm[19] -attr @rip i_IDSUE_imm[19] -attr @name i_IDSUE_imm[19] -hierPin CORE|_alu_0 i_IDSUE_imm[19] -pin CORE|_alu_0|o_ROB_newpc0_i I0[19] -pin CORE|_alu_0|o_ROB_result0_i I1[19] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[19] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[19] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[19] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[19] -pin CORE|_alu_0|o_ROB_result_i__1 I1[19]
load net CORE|MEM_MMU_waddr[6] -attr @rip o_MEM_waddr[6] -attr @name MEM_MMU_waddr[6] -pin CORE|_mem o_MMU_waddr[6] -pin CORE|_mmu i_MEM_waddr[6] -pin CORE|_mmu o_MEM_waddr[6]
load net CORE|ID_IDSUE_pc[6] -attr @rip o_IDSUE_pc[6] -attr @name ID_IDSUE_pc[6] -pin CORE|_id o_IDSUE_pc[6] -pin CORE|_idsue i_ID_pc[6]
load net CORE|_ifid|i_IF_inst[14] -attr @rip(#000000) i_IF_inst[14] -attr @name i_IF_inst[14] -hierPin CORE|_ifid i_IF_inst[14] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[14]
load net MEM_write_mask[1] -attr @rip(#000000) write_mask[1] -pin CORE write_mask[1] -pin MEM_CTRL write_mask_[1]
load net CORE|_mem|nw_cnt[0] -attr @rip Q[0] -attr @name nw_cnt[0] -pin CORE|_mem|d1_ready0_i I1[0] -pin CORE|_mem|nw_cnt_reg Q[0] -pin CORE|_mem|o_ROB_cnt_reg D[0]
load net CORE|IDSUE_ALU[1][8] -attr @rip o_ALU_list[165] -attr @name IDSUE_ALU[1][8] -pin CORE|_alu_1 i_IDSUE_imm[1] -pin CORE|_idsue o_ALU_list[165]
load net CORE|AM_ROB[1][7] -attr @rip o_ROB_result[0] -attr @name AM_ROB[1][7] -pin CORE|_alu_1 o_ROB_result[0] -pin CORE|_rob i_AM_list[82]
load net CORE|MMU_IF_inst[21] -attr @rip o_IF_inst[21] -attr @name MMU_IF_inst[21] -pin CORE|_if i_MMU_inst[21] -pin CORE|_mmu o_IF_inst[21]
load net CORE|MMU_MEM_raddr[26] -attr @rip o_MEM_raddr[26] -attr @name MMU_MEM_raddr[26] -pin CORE|_mem i_MMU_raddr[26] -pin CORE|_mmu o_MEM_raddr[26]
load net CORE|IFID_ID_inst[11] -attr @rip o_ID_inst[11] -attr @name IFID_ID_inst[11] -pin CORE|_id i_IFID_inst[11] -pin CORE|_ifid o_ID_inst[11]
load net CORE|_rob|nw[2] -attr @rip(#000000) 2 -attr @name nw[2] -pin CORE|_rob|cnt0_i__0 I0[2] -pin CORE|_rob|nw_reg[3:0] Q[2] -pin CORE|_rob|o_AM_reg[35:0] D[34] -pin CORE|_rob|o_IDSUE_free_reg[3:0] D[2] -pin CORE|_rob|pc3_i I0[2]
load net CORE|_alu_0|o_ROB_newpc2 -attr @name o_ROB_newpc2 -pin CORE|_alu_0|o_ROB_newpc0_i__1 S -pin CORE|_alu_0|o_ROB_newpc2_i O
netloc CORE|_alu_0|o_ROB_newpc2 1 4 1 2950
load net CORE|IDSUE_ALU[0][139] -attr @rip o_ALU_list[139] -attr @name IDSUE_ALU[0][139] -pin CORE|_alu_0 i_IDSUE_pc[18] -pin CORE|_idsue o_ALU_list[139]
load net CORE|_rob|result1[10] -attr @rip(#000000) O[10] -attr @name result1[10] -pin CORE|_rob|result0_i S[10] -pin CORE|_rob|result1_i O[10]
load net COMM_write_data[0][48] -attr @rip(#000000) send_data[48] -pin COMM write_datas[48] -pin MEM_CTRL send_data[48]
load net CORE|MMU_MEM_rdata[28] -attr @rip o_MEM_rdata[28] -attr @name MMU_MEM_rdata[28] -pin CORE|_mem i_MMU_rdata[28] -pin CORE|_mmu o_MEM_rdata[28]
load net CORE|_rob|pc1[29] -attr @rip(#000000) O[29] -attr @name pc1[29] -pin CORE|_rob|pc0_i S[29] -pin CORE|_rob|pc1_i O[29]
load net CORE|MMU_IF_addr[29] -attr @rip o_IF_addr[29] -attr @name MMU_IF_addr[29] -pin CORE|_if i_MMU_addr[29] -pin CORE|_mmu o_IF_addr[29]
load net CORE|_rob|i_AM_list[216] -attr @rip(#000000) i_AM_list[216] -attr @name i_AM_list[216] -hierPin CORE|_rob i_AM_list[216] -pin CORE|_rob|excp0_i I[216] -pin CORE|_rob|pc0_i I[216] -pin CORE|_rob|rd0_i I[216] -pin CORE|_rob|result0_i I[216]
load net CORE|_rob|excp[0] -attr @rip(#000000) 0 -attr @name excp[0] -pin CORE|_rob|excp_reg[1:0] Q[0] -pin CORE|_rob|o_PCREG_newpc_i S[0] -pin CORE|_rob|o_PCREG_we_i S[0]
load net CORE|_alu_0|i_IDSUE_imm[18] -attr @rip i_IDSUE_imm[18] -attr @name i_IDSUE_imm[18] -hierPin CORE|_alu_0 i_IDSUE_imm[18] -pin CORE|_alu_0|o_ROB_newpc0_i I0[18] -pin CORE|_alu_0|o_ROB_result0_i I1[18] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[18] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[18] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[18] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[18] -pin CORE|_alu_0|o_ROB_result_i__1 I1[18]
load net CORE|_alu_0|d1_i__0_n_0 -attr @name d1_i__0_n_0 -pin CORE|_alu_0|d1_i__0 O -pin CORE|_alu_0|d1_reg G
netloc CORE|_alu_0|d1_i__0_n_0 1 2 1 2140
load net CORE|_mem|i_IDSUE_d1[30] -attr @rip i_IDSUE_d1[30] -attr @name i_IDSUE_d1[30] -hierPin CORE|_mem i_IDSUE_d1[30] -pin CORE|_mem|d1_i I0[30]
load net CORE|ID_IDSUE_pc[5] -attr @rip o_IDSUE_pc[5] -attr @name ID_IDSUE_pc[5] -pin CORE|_id o_IDSUE_pc[5] -pin CORE|_idsue i_ID_pc[5]
load net CORE|MEM_MMU_waddr[7] -attr @rip o_MEM_waddr[7] -attr @name MEM_MMU_waddr[7] -pin CORE|_mem o_MMU_waddr[7] -pin CORE|_mmu i_MEM_waddr[7] -pin CORE|_mmu o_MEM_waddr[7]
load net CORE|IF_MMU_addr[0] -attr @rip o_MMU_addr[0] -attr @name IF_MMU_addr[0] -pin CORE|_if o_MMU_addr[0] -pin CORE|_mmu i_IF_addr[0]
load net CORE|_ifid|i_IF_inst[15] -attr @rip(#000000) i_IF_inst[15] -attr @name i_IF_inst[15] -hierPin CORE|_ifid i_IF_inst[15] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[15]
load net MEM_write_mask[2] -attr @rip(#000000) write_mask[2] -pin CORE write_mask[2] -pin MEM_CTRL write_mask_[2]
load net CORE|IDSUE_ALU[1][9] -attr @rip o_ALU_list[166] -attr @name IDSUE_ALU[1][9] -pin CORE|_alu_1 i_IDSUE_imm[2] -pin CORE|_idsue o_ALU_list[166]
load net CORE|addr[3] -attr @rip o_MC_addr[3] -attr @name addr[3] -hierPin CORE addr[3] -pin CORE|_mmu o_MC_addr[3]
load net CORE|ID_IDSUE_rs1[0] -attr @rip o_IDSUE_rs1[0] -attr @name ID_IDSUE_rs1[0] -pin CORE|_id o_IDSUE_rs1[0] -pin CORE|_idsue i_ID_rs1[0]
load net CORE|MMU_IF_inst[20] -attr @rip o_IF_inst[20] -attr @name MMU_IF_inst[20] -pin CORE|_if i_MMU_inst[20] -pin CORE|_mmu o_IF_inst[20]
load net CORE|_rob|nw[1] -attr @rip(#000000) 1 -attr @name nw[1] -pin CORE|_rob|cnt0_i__0 I0[1] -pin CORE|_rob|nw_reg[3:0] Q[1] -pin CORE|_rob|o_AM_reg[35:0] D[33] -pin CORE|_rob|o_IDSUE_free_reg[3:0] D[1] -pin CORE|_rob|pc3_i I0[1]
load net CORE|_mem|i_MMU_raddr[5] -attr @rip i_MMU_raddr[5] -attr @name i_MMU_raddr[5] -hierPin CORE|_mem i_MMU_raddr[5] -pin CORE|_mem|o_ROB_result1_i I0[5]
load net CORE|_mem|o_MMU_wmask_i__2_n_0 -attr @name o_MMU_wmask_i__2_n_0 -pin CORE|_mem|o_MMU_wmask_i__2 O -pin CORE|_mem|o_MMU_wmask_reg G
netloc CORE|_mem|o_MMU_wmask_i__2_n_0 1 10 1 4950
load net COMM_write_data[0][49] -attr @rip(#000000) send_data[49] -pin COMM write_datas[49] -pin MEM_CTRL send_data[49]
load net CORE|MMU_MEM_rdata[29] -attr @rip o_MEM_rdata[29] -attr @name MMU_MEM_rdata[29] -pin CORE|_mem i_MMU_rdata[29] -pin CORE|_mmu o_MEM_rdata[29]
load net CORE|_alu_0|i_IDSUE_imm[17] -attr @rip i_IDSUE_imm[17] -attr @name i_IDSUE_imm[17] -hierPin CORE|_alu_0 i_IDSUE_imm[17] -pin CORE|_alu_0|o_ROB_newpc0_i I0[17] -pin CORE|_alu_0|o_ROB_result0_i I1[17] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[17] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[17] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[17] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[17] -pin CORE|_alu_0|o_ROB_result_i__1 I1[17]
load net CORE|MEM_MMU_waddr[4] -attr @rip o_MEM_waddr[4] -attr @name MEM_MMU_waddr[4] -pin CORE|_mem o_MMU_waddr[4] -pin CORE|_mmu i_MEM_waddr[4] -pin CORE|_mmu o_MEM_waddr[4]
load net CORE|ID_IDSUE_pc[4] -attr @rip o_IDSUE_pc[4] -attr @name ID_IDSUE_pc[4] -pin CORE|_id o_IDSUE_pc[4] -pin CORE|_idsue i_ID_pc[4]
load net CORE|_ifid|i_IF_inst[9] -attr @rip(#000000) i_IF_inst[9] -attr @name i_IF_inst[9] -hierPin CORE|_ifid i_IF_inst[9] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[9]
load net CORE|_alu_0|d2_ready0 -attr @name d2_ready0 -pin CORE|_alu_0|d2_i__0 I1 -pin CORE|_alu_0|d2_ready0_i O -pin CORE|_alu_0|d2_ready_i I1 -pin CORE|_alu_0|d2_ready_i__1 S
netloc CORE|_alu_0|d2_ready0 1 1 3 1790 1268 NJ N 2490
load net CORE|_rob|i_AM_list[219] -attr @rip(#000000) i_AM_list[219] -attr @name i_AM_list[219] -hierPin CORE|_rob i_AM_list[219] -pin CORE|_rob|excp0_i I[219] -pin CORE|_rob|pc0_i I[219] -pin CORE|_rob|rd0_i I[219] -pin CORE|_rob|result0_i I[219]
load net CORE|IDSUE_MEM[49] -attr @rip o_MEM[49] -attr @name IDSUE_MEM[49] -pin CORE|_idsue o_MEM[49] -pin CORE|_mem i_IDSUE_d2[10]
load net CORE|_mem|i_IDSUE_excp[0] -attr @rip i_IDSUE_excp[0] -attr @name i_IDSUE_excp[0] -hierPin CORE|_mem i_IDSUE_excp[0] -hierPin CORE|_mem o_ROB_excp[0]
load net CORE|AM_ROB[1][9] -attr @rip o_ROB_result[2] -attr @name AM_ROB[1][9] -pin CORE|_alu_1 o_ROB_result[2] -pin CORE|_rob i_AM_list[84]
load net CORE|addr[4] -attr @rip o_MC_addr[4] -attr @name addr[4] -hierPin CORE addr[4] -pin CORE|_mmu o_MC_addr[4]
load net CORE|ID_IDSUE_rs1[1] -attr @rip o_IDSUE_rs1[1] -attr @name ID_IDSUE_rs1[1] -pin CORE|_id o_IDSUE_rs1[1] -pin CORE|_idsue i_ID_rs1[1]
load net CORE|IDSUE_ALU[2][20] -attr @rip o_ALU_list[334] -attr @name IDSUE_ALU[2][20] -pin CORE|_alu_2 i_IDSUE_imm[13] -pin CORE|_idsue o_ALU_list[334]
load net COMM_write_data[0][46] -attr @rip(#000000) send_data[46] -pin COMM write_datas[46] -pin MEM_CTRL send_data[46]
load net CORE|MMU_MEM_rdata[26] -attr @rip o_MEM_rdata[26] -attr @name MMU_MEM_rdata[26] -pin CORE|_mem i_MMU_rdata[26] -pin CORE|_mmu o_MEM_rdata[26]
load net CORE|_mem|i_MMU_raddr[6] -attr @rip i_MMU_raddr[6] -attr @name i_MMU_raddr[6] -hierPin CORE|_mem i_MMU_raddr[6] -pin CORE|_mem|o_ROB_result1_i I0[6]
load net CORE|IF_IFID_inst[31] -attr @rip o_IFID_inst[31] -attr @name IF_IFID_inst[31] -pin CORE|_if o_IFID_inst[31] -pin CORE|_ifid i_IF_inst[31]
load net CORE|MMU_IF_addr[27] -attr @rip o_IF_addr[27] -attr @name MMU_IF_addr[27] -pin CORE|_if i_MMU_addr[27] -pin CORE|_mmu o_IF_addr[27]
load net CORE|_mem|o_MMU_wdata[12] -attr @rip Q[12] -attr @name o_MMU_wdata[12] -hierPin CORE|_mem o_MMU_wdata[12] -pin CORE|_mem|o_MMU_wdata_reg Q[12]
load net CORE|ID_IDSUE_pc[3] -attr @rip o_IDSUE_pc[3] -attr @name ID_IDSUE_pc[3] -pin CORE|_id o_IDSUE_pc[3] -pin CORE|_idsue i_ID_pc[3]
load net CORE|_ifid|i_IF_inst[8] -attr @rip(#000000) i_IF_inst[8] -attr @name i_IF_inst[8] -hierPin CORE|_ifid i_IF_inst[8] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[8]
load net CORE|MEM_MMU_waddr[5] -attr @rip o_MEM_waddr[5] -attr @name MEM_MMU_waddr[5] -pin CORE|_mem o_MMU_waddr[5] -pin CORE|_mmu i_MEM_waddr[5] -pin CORE|_mmu o_MEM_waddr[5]
load net CORE|_alu_0|i_ROB_udata[2] -attr @rip i_ROB_udata[2] -attr @name i_ROB_udata[2] -hierPin CORE|_alu_0 i_ROB_udata[2] -pin CORE|_alu_0|d1_i I1[2] -pin CORE|_alu_0|d2_i I1[2]
load net CORE|_ifid|i_IF_inst[21] -attr @rip(#000000) i_IF_inst[21] -attr @name i_IF_inst[21] -hierPin CORE|_ifid i_IF_inst[21] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[21]
load net CORE|_rob|i_AM_list[218] -attr @rip(#000000) i_AM_list[218] -attr @name i_AM_list[218] -hierPin CORE|_rob i_AM_list[218] -pin CORE|_rob|excp0_i I[218] -pin CORE|_rob|pc0_i I[218] -pin CORE|_rob|rd0_i I[218] -pin CORE|_rob|result0_i I[218]
load net CORE|IDSUE_MEM[48] -attr @rip o_MEM[48] -attr @name IDSUE_MEM[48] -pin CORE|_idsue o_MEM[48] -pin CORE|_mem i_IDSUE_d2[9]
load net CORE|addr[1] -attr @rip o_MC_addr[1] -attr @name addr[1] -hierPin CORE addr[1] -pin CORE|_mmu o_MC_addr[1]
load net CORE|_rob|rd1[19] -attr @rip(#000000) O[19] -attr @name rd1[19] -pin CORE|_rob|rd0_i S[19] -pin CORE|_rob|rd1_i O[19]
load net CORE|_mem|i_MMU_raddr[3] -attr @rip i_MMU_raddr[3] -attr @name i_MMU_raddr[3] -hierPin CORE|_mem i_MMU_raddr[3] -pin CORE|_mem|o_ROB_result1_i I0[3]
load net CORE|ID_IDSUE_rs1[2] -attr @rip o_IDSUE_rs1[2] -attr @name ID_IDSUE_rs1[2] -pin CORE|_id o_IDSUE_rs1[2] -pin CORE|_idsue i_ID_rs1[2]
load net CORE|IDSUE_ALU[2][150] -attr @rip o_ALU_list[464] -attr @name IDSUE_ALU[2][150] -pin CORE|_alu_2 i_IDSUE_pc[29] -pin CORE|_idsue o_ALU_list[464]
load net CORE|_rob|nw[3] -attr @rip(#000000) 3 -attr @name nw[3] -pin CORE|_rob|cnt0_i__0 I0[3] -pin CORE|_rob|nw_reg[3:0] Q[3] -pin CORE|_rob|o_AM_reg[35:0] D[35] -pin CORE|_rob|o_IDSUE_free_reg[3:0] D[3] -pin CORE|_rob|pc3_i I0[3]
load net COMM_write_data[0][47] -attr @rip(#000000) send_data[47] -pin COMM write_datas[47] -pin MEM_CTRL send_data[47]
load net CORE|MMU_MEM_raddr[29] -attr @rip o_MEM_raddr[29] -attr @name MMU_MEM_raddr[29] -pin CORE|_mem i_MMU_raddr[29] -pin CORE|_mmu o_MEM_raddr[29]
load net CORE|MMU_MEM_rdata[27] -attr @rip o_MEM_rdata[27] -attr @name MMU_MEM_rdata[27] -pin CORE|_mem i_MMU_rdata[27] -pin CORE|_mmu o_MEM_rdata[27]
load net CORE|IFID_ID_inst[14] -attr @rip o_ID_inst[14] -attr @name IFID_ID_inst[14] -pin CORE|_id i_IFID_inst[14] -pin CORE|_ifid o_ID_inst[14]
load net CORE|IF_IFID_inst[30] -attr @rip o_IFID_inst[30] -attr @name IF_IFID_inst[30] -pin CORE|_if o_IFID_inst[30] -pin CORE|_ifid i_IF_inst[30]
load net CORE|_alu_0|o_ROB_result0_i__12_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i__12_n_20 -pin CORE|_alu_0|o_ROB_result0_i__12 O[11] -pin CORE|_alu_0|o_ROB_result_i__0 I5[11]
load net CORE|MMU_IF_addr[28] -attr @rip o_IF_addr[28] -attr @name MMU_IF_addr[28] -pin CORE|_if i_MMU_addr[28] -pin CORE|_mmu o_IF_addr[28]
load net CORE|_alu_0|o_ROB_result0_i__12_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i__12_n_21 -pin CORE|_alu_0|o_ROB_result0_i__12 O[10] -pin CORE|_alu_0|o_ROB_result_i__0 I5[10]
load net CORE|MEM_MMU_waddr[2] -attr @rip o_MEM_waddr[2] -attr @name MEM_MMU_waddr[2] -pin CORE|_mem o_MMU_waddr[2] -pin CORE|_mmu i_MEM_waddr[2] -pin CORE|_mmu o_MEM_waddr[2]
load net CORE|ID_IDSUE_pc[2] -attr @rip o_IDSUE_pc[2] -attr @name ID_IDSUE_pc[2] -pin CORE|_id o_IDSUE_pc[2] -pin CORE|_idsue i_ID_pc[2]
load net CORE|_ifid|i_IF_inst[7] -attr @rip(#000000) i_IF_inst[7] -attr @name i_IF_inst[7] -hierPin CORE|_ifid i_IF_inst[7] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[7]
load net CORE|_alu_0|o_ROB_result0_i__12_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i__12_n_22 -pin CORE|_alu_0|o_ROB_result0_i__12 O[9] -pin CORE|_alu_0|o_ROB_result_i__0 I5[9]
load net CORE|IDSUE_ALU[0][101] -attr @rip o_ALU_list[101] -attr @name IDSUE_ALU[0][101] -pin CORE|_alu_0 i_IDSUE_d1[26] -pin CORE|_idsue o_ALU_list[101]
load net CORE|_alu_0|o_ROB_result0_i__12_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i__12_n_23 -pin CORE|_alu_0|o_ROB_result0_i__12 O[8] -pin CORE|_alu_0|o_ROB_result_i__0 I5[8]
load net CORE|IDSUE_ALU[1][4] -attr @rip o_ALU_list[161] -attr @name IDSUE_ALU[1][4] -pin CORE|_alu_1 i_IDSUE_rd[2] -pin CORE|_idsue o_ALU_list[161]
load net CORE|_mem|o_MMU_wdata[13] -attr @rip Q[13] -attr @name o_MMU_wdata[13] -hierPin CORE|_mem o_MMU_wdata[13] -pin CORE|_mem|o_MMU_wdata_reg Q[13]
load net CORE|_alu_0|i_ROB_udata[1] -attr @rip i_ROB_udata[1] -attr @name i_ROB_udata[1] -hierPin CORE|_alu_0 i_ROB_udata[1] -pin CORE|_alu_0|d1_i I1[1] -pin CORE|_alu_0|d2_i I1[1]
load net CORE|MMU_MEM_raddr[4] -attr @rip o_MEM_raddr[4] -attr @name MMU_MEM_raddr[4] -pin CORE|_mem i_MMU_raddr[4] -pin CORE|_mmu o_MEM_raddr[4]
load net CORE|_alu_0|o_ROB_result0_i__12_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i__12_n_24 -pin CORE|_alu_0|o_ROB_result0_i__12 O[7] -pin CORE|_alu_0|o_ROB_result_i__0 I5[7]
load net CORE|IDSUE_MEM[47] -attr @rip o_MEM[47] -attr @name IDSUE_MEM[47] -pin CORE|_idsue o_MEM[47] -pin CORE|_mem i_IDSUE_d2[8]
load net CORE|_alu_0|o_ROB_result0_i__12_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i__12_n_25 -pin CORE|_alu_0|o_ROB_result0_i__12 O[6] -pin CORE|_alu_0|o_ROB_result_i__0 I5[6]
load net CORE|_ifid|i_IF_inst[22] -attr @rip(#000000) i_IF_inst[22] -attr @name i_IF_inst[22] -hierPin CORE|_ifid i_IF_inst[22] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[22]
load net CORE|_alu_0|o_ROB_result0_i__12_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i__12_n_26 -pin CORE|_alu_0|o_ROB_result0_i__12 O[5] -pin CORE|_alu_0|o_ROB_result_i__0 I5[5]
load net CORE|_rob|rd1[18] -attr @rip(#000000) O[18] -attr @name rd1[18] -pin CORE|_rob|rd0_i S[18] -pin CORE|_rob|rd1_i O[18]
load net CORE|_alu_0|o_ROB_result0_i__12_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i__12_n_27 -pin CORE|_alu_0|o_ROB_result0_i__12 O[4] -pin CORE|_alu_0|o_ROB_result_i__0 I5[4]
load net CLK -pin COMM CLK -pin CORE CLK -pin MEM_CTRL CLK -pin RST_delay_reg C -pin RST_reg C -pin UART CLK -pin clk clk_out1
netloc CLK 1 1 6 250 280 530 270 750 270 1270 350 1850 530 NJ
load net CORE|addr[2] -attr @rip o_MC_addr[2] -attr @name addr[2] -hierPin CORE addr[2] -pin CORE|_mmu o_MC_addr[2]
load net CORE|_alu_0|o_ROB_result0_i__12_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i__12_n_28 -pin CORE|_alu_0|o_ROB_result0_i__12 O[3] -pin CORE|_alu_0|o_ROB_result_i__0 I5[3]
load net CORE|AM_ROB[0][30] -attr @rip o_ROB_result[23] -attr @name AM_ROB[0][30] -pin CORE|_alu_0 o_ROB_result[23] -pin CORE|_rob i_AM_list[30]
load net CORE|_alu_0|o_ROB_result0_i__12_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i__12_n_29 -pin CORE|_alu_0|o_ROB_result0_i__12 O[2] -pin CORE|_alu_0|o_ROB_result_i__0 I5[2]
load net CORE|_mem|i_MMU_raddr[4] -attr @rip i_MMU_raddr[4] -attr @name i_MMU_raddr[4] -hierPin CORE|_mem i_MMU_raddr[4] -pin CORE|_mem|o_ROB_result1_i I0[4]
load net CORE|ID_IDSUE_rs1[3] -attr @rip o_IDSUE_rs1[3] -attr @name ID_IDSUE_rs1[3] -pin CORE|_id o_IDSUE_rs1[3] -pin CORE|_idsue i_ID_rs1[3]
load net CORE|addr[8] -attr @rip o_MC_addr[8] -attr @name addr[8] -hierPin CORE addr[8] -pin CORE|_mmu o_MC_addr[8]
load net CORE|IFID_ID_inst[15] -attr @rip o_ID_inst[15] -attr @name IFID_ID_inst[15] -pin CORE|_id i_IFID_inst[15] -pin CORE|_ifid o_ID_inst[15]
load net CORE|_rob|i_AM_list[93] -attr @rip(#000000) i_AM_list[93] -attr @name i_AM_list[93] -hierPin CORE|_rob i_AM_list[93] -pin CORE|_rob|excp0_i I[93] -pin CORE|_rob|pc0_i I[93] -pin CORE|_rob|rd0_i I[93] -pin CORE|_rob|result0_i I[93]
load net CORE|_alu_0|o_ROB_result0_i__12_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i__12_n_10 -pin CORE|_alu_0|o_ROB_result0_i__12 O[21] -pin CORE|_alu_0|o_ROB_result_i__0 I5[21]
load net CORE|_rob|i_AM_list[53] -attr @rip(#000000) i_AM_list[53] -attr @name i_AM_list[53] -hierPin CORE|_rob i_AM_list[53] -pin CORE|_rob|excp0_i I[53] -pin CORE|_rob|pc0_i I[53] -pin CORE|_rob|rd0_i I[53] -pin CORE|_rob|result0_i I[53]
load net CORE|_alu_0|o_ROB_result0_i__12_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i__12_n_11 -pin CORE|_alu_0|o_ROB_result0_i__12 O[20] -pin CORE|_alu_0|o_ROB_result_i__0 I5[20]
load net CORE|_mem|o_ROB_cnt[0] -attr @rip Q[0] -attr @name o_ROB_cnt[0] -hierPin CORE|_mem o_ROB_cnt[0] -pin CORE|_mem|o_ROB_cnt_reg Q[0]
load net CORE|_mem|o_MMU_wdata[10] -attr @rip Q[10] -attr @name o_MMU_wdata[10] -hierPin CORE|_mem o_MMU_wdata[10] -pin CORE|_mem|o_MMU_wdata_reg Q[10]
load net CORE|ID_IDSUE_pc[1] -attr @rip o_IDSUE_pc[1] -attr @name ID_IDSUE_pc[1] -pin CORE|_id o_IDSUE_pc[1] -pin CORE|_idsue i_ID_pc[1]
load net CORE|_ifid|i_IF_inst[6] -attr @rip(#000000) i_IF_inst[6] -attr @name i_IF_inst[6] -hierPin CORE|_ifid i_IF_inst[6] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[6]
load net CORE|_alu_0|o_ROB_result0_i__12_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i__12_n_12 -pin CORE|_alu_0|o_ROB_result0_i__12 O[19] -pin CORE|_alu_0|o_ROB_result_i__0 I5[19]
load net CORE|IDSUE_ALU[0][100] -attr @rip o_ALU_list[100] -attr @name IDSUE_ALU[0][100] -pin CORE|_alu_0 i_IDSUE_d1[25] -pin CORE|_idsue o_ALU_list[100]
load net CORE|_alu_0|o_ROB_result0_i__12_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i__12_n_13 -pin CORE|_alu_0|o_ROB_result0_i__12 O[18] -pin CORE|_alu_0|o_ROB_result_i__0 I5[18]
load net CORE|MEM_MMU_waddr[3] -attr @rip o_MEM_waddr[3] -attr @name MEM_MMU_waddr[3] -pin CORE|_mem o_MMU_waddr[3] -pin CORE|_mmu i_MEM_waddr[3] -pin CORE|_mmu o_MEM_waddr[3]
load net CORE|_alu_0|i_ROB_udata[0] -attr @rip i_ROB_udata[0] -attr @name i_ROB_udata[0] -hierPin CORE|_alu_0 i_ROB_udata[0] -pin CORE|_alu_0|d1_i I1[0] -pin CORE|_alu_0|d2_i I1[0]
load net CORE|MMU_MEM_raddr[3] -attr @rip o_MEM_raddr[3] -attr @name MMU_MEM_raddr[3] -pin CORE|_mem i_MMU_raddr[3] -pin CORE|_mmu o_MEM_raddr[3]
load net CORE|_alu_0|o_ROB_result0_i__12_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i__12_n_14 -pin CORE|_alu_0|o_ROB_result0_i__12 O[17] -pin CORE|_alu_0|o_ROB_result_i__0 I5[17]
load net CORE|_rob|result_i_n_0 -attr @name result_i_n_0 -pin CORE|_rob|result_i O -pin CORE|_rob|result_reg[31:0] CE
netloc CORE|_rob|result_i_n_0 1 13 1 10350
load net CORE|IDSUE_MEM[46] -attr @rip o_MEM[46] -attr @name IDSUE_MEM[46] -pin CORE|_idsue o_MEM[46] -pin CORE|_mem i_IDSUE_d2[7]
load net CORE|_alu_0|o_ROB_result0_i__12_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i__12_n_15 -pin CORE|_alu_0|o_ROB_result0_i__12 O[16] -pin CORE|_alu_0|o_ROB_result_i__0 I5[16]
load net CORE|IDSUE_ALU[1][5] -attr @rip o_ALU_list[162] -attr @name IDSUE_ALU[1][5] -pin CORE|_alu_1 i_IDSUE_rd[3] -pin CORE|_idsue o_ALU_list[162]
load net CORE|AM_ROB[2][3] -attr @rip o_ROB_rd[1] -attr @name AM_ROB[2][3] -pin CORE|_alu_2 o_ROB_rd[1] -pin CORE|_rob i_AM_list[153]
load net CORE|_alu_0|o_ROB_result0_i__12_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i__12_n_16 -pin CORE|_alu_0|o_ROB_result0_i__12 O[15] -pin CORE|_alu_0|o_ROB_result_i__0 I5[15]
load net CORE|_rob|rd1[17] -attr @rip(#000000) O[17] -attr @name rd1[17] -pin CORE|_rob|rd0_i S[17] -pin CORE|_rob|rd1_i O[17]
load net CORE|_alu_0|o_ROB_result0_i__12_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i__12_n_17 -pin CORE|_alu_0|o_ROB_result0_i__12 O[14] -pin CORE|_alu_0|o_ROB_result_i__0 I5[14]
load net CORE|_alu_0|o_ROB_result0_i__12_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i__12_n_18 -pin CORE|_alu_0|o_ROB_result0_i__12 O[13] -pin CORE|_alu_0|o_ROB_result_i__0 I5[13]
load net CORE|_alu_0|o_ROB_result0_i__12_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i__12_n_19 -pin CORE|_alu_0|o_ROB_result0_i__12 O[12] -pin CORE|_alu_0|o_ROB_result_i__0 I5[12]
load net CORE|IFID_ID_inst[12] -attr @rip o_ID_inst[12] -attr @name IFID_ID_inst[12] -pin CORE|_id i_IFID_inst[12] -pin CORE|_ifid o_ID_inst[12]
load net CORE|_mem|i_MMU_rdata[11] -attr @rip i_MMU_rdata[11] -attr @name i_MMU_rdata[11] -hierPin CORE|_mem i_MMU_rdata[11] -pin CORE|_mem|o_ROB_result_i I1[11] -pin CORE|_mem|o_ROB_result_i I3[11] -pin CORE|_mem|o_ROB_result_i I4[11]
load net CORE|addr[7] -attr @rip o_MC_addr[7] -attr @name addr[7] -hierPin CORE addr[7] -pin CORE|_mmu o_MC_addr[7]
load net CORE|ID_IDSUE_rs1[4] -attr @rip o_IDSUE_rs1[4] -attr @name ID_IDSUE_rs1[4] -pin CORE|_id o_IDSUE_rs1[4] -pin CORE|_idsue i_ID_rs1[4]
load net CORE|_rob|i_AM_list[92] -attr @rip(#000000) i_AM_list[92] -attr @name i_AM_list[92] -hierPin CORE|_rob i_AM_list[92] -pin CORE|_rob|excp0_i I[92] -pin CORE|_rob|pc0_i I[92] -pin CORE|_rob|rd0_i I[92] -pin CORE|_rob|result0_i I[92]
load net CORE|_rob|i_AM_list[52] -attr @rip(#000000) i_AM_list[52] -attr @name i_AM_list[52] -hierPin CORE|_rob i_AM_list[52] -pin CORE|_rob|excp0_i I[52] -pin CORE|_rob|pc0_i I[52] -pin CORE|_rob|rd0_i I[52] -pin CORE|_rob|result0_i I[52]
load net CORE|AM_ROB[1][60] -attr @rip o_ROB_newpc[21] -attr @name AM_ROB[1][60] -pin CORE|_alu_1 o_ROB_newpc[21] -pin CORE|_rob i_AM_list[135]
load net CORE|ID_IDSUE_pc[0] -attr @rip o_IDSUE_pc[0] -attr @name ID_IDSUE_pc[0] -pin CORE|_id o_IDSUE_pc[0] -pin CORE|_idsue i_ID_pc[0]
load net CORE|_ifid|i_IF_inst[5] -attr @rip(#000000) i_IF_inst[5] -attr @name i_IF_inst[5] -hierPin CORE|_ifid i_IF_inst[5] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[5]
load net CORE|_mem|i_MMU_raddr[9] -attr @rip i_MMU_raddr[9] -attr @name i_MMU_raddr[9] -hierPin CORE|_mem i_MMU_raddr[9] -pin CORE|_mem|o_ROB_result1_i I0[9]
load net CORE|_mem|o_MMU_wdata[11] -attr @rip Q[11] -attr @name o_MMU_wdata[11] -hierPin CORE|_mem o_MMU_wdata[11] -pin CORE|_mem|o_MMU_wdata_reg Q[11]
load net CORE|IDSUE_MEM[45] -attr @rip o_MEM[45] -attr @name IDSUE_MEM[45] -pin CORE|_idsue o_MEM[45] -pin CORE|_mem i_IDSUE_d2[6]
load net CORE|MMU_MEM_raddr[10] -attr @rip o_MEM_raddr[10] -attr @name MMU_MEM_raddr[10] -pin CORE|_mem i_MMU_raddr[10] -pin CORE|_mmu o_MEM_raddr[10]
load net CORE|AM_ROB[2][2] -attr @rip o_ROB_rd[0] -attr @name AM_ROB[2][2] -pin CORE|_alu_2 o_ROB_rd[0] -pin CORE|_rob i_AM_list[152]
load net CORE|_ifid|i_IF_inst[20] -attr @rip(#000000) i_IF_inst[20] -attr @name i_IF_inst[20] -hierPin CORE|_ifid i_IF_inst[20] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[20]
load net CORE|_rob|rd1[16] -attr @rip(#000000) O[16] -attr @name rd1[16] -pin CORE|_rob|rd0_i S[16] -pin CORE|_rob|rd1_i O[16]
load net CORE|IDSUE_ALU[0][103] -attr @rip o_ALU_list[103] -attr @name IDSUE_ALU[0][103] -pin CORE|_alu_0 i_IDSUE_d1[28] -pin CORE|_idsue o_ALU_list[103]
load net CORE|IDSUE_ALU[1][6] -attr @rip o_ALU_list[163] -attr @name IDSUE_ALU[1][6] -pin CORE|_alu_1 i_IDSUE_rd[4] -pin CORE|_idsue o_ALU_list[163]
load net CORE|MMU_MEM_raddr[6] -attr @rip o_MEM_raddr[6] -attr @name MMU_MEM_raddr[6] -pin CORE|_mem i_MMU_raddr[6] -pin CORE|_mmu o_MEM_raddr[6]
load net CORE|addr[6] -attr @rip o_MC_addr[6] -attr @name addr[6] -hierPin CORE addr[6] -pin CORE|_mmu o_MC_addr[6]
load net CORE|_alu_0|o_ROB_cnt[3] -attr @rip Q[3] -attr @name o_ROB_cnt[3] -hierPin CORE|_alu_0 o_ROB_cnt[3] -pin CORE|_alu_0|o_ROB_cnt_reg Q[3]
load net CORE|IFID_ID_inst[13] -attr @rip o_ID_inst[13] -attr @name IFID_ID_inst[13] -pin CORE|_id i_IFID_inst[13] -pin CORE|_ifid o_ID_inst[13]
load net CORE|_rob|i_AM_list[91] -attr @rip(#000000) i_AM_list[91] -attr @name i_AM_list[91] -hierPin CORE|_rob i_AM_list[91] -pin CORE|_rob|excp0_i I[91] -pin CORE|_rob|pc0_i I[91] -pin CORE|_rob|rd0_i I[91] -pin CORE|_rob|result0_i I[91]
load net CORE|_mem|i_MMU_rdata[12] -attr @rip i_MMU_rdata[12] -attr @name i_MMU_rdata[12] -hierPin CORE|_mem i_MMU_rdata[12] -pin CORE|_mem|o_ROB_result_i I1[12] -pin CORE|_mem|o_ROB_result_i I3[12] -pin CORE|_mem|o_ROB_result_i I4[12]
load net CORE|_rob|i_AM_list[51] -attr @rip(#000000) i_AM_list[51] -attr @name i_AM_list[51] -hierPin CORE|_rob i_AM_list[51] -pin CORE|_rob|excp0_i I[51] -pin CORE|_rob|pc0_i I[51] -pin CORE|_rob|rd0_i I[51] -pin CORE|_rob|result0_i I[51]
load net CORE|IDSUE_MEM[44] -attr @rip o_MEM[44] -attr @name IDSUE_MEM[44] -pin CORE|_idsue o_MEM[44] -pin CORE|_mem i_IDSUE_d2[5]
load net CORE|_rob|rd1[15] -attr @rip(#000000) O[15] -attr @name rd1[15] -pin CORE|_rob|rd0_i S[15] -pin CORE|_rob|rd1_i O[15]
load net CORE|IDSUE_ALU[0][102] -attr @rip o_ALU_list[102] -attr @name IDSUE_ALU[0][102] -pin CORE|_alu_0 i_IDSUE_d1[27] -pin CORE|_idsue o_ALU_list[102]
load net CORE|_mem|d1_i_n_30 -attr @rip O[1] -attr @name d1_i_n_30 -pin CORE|_mem|d1_i O[1] -pin CORE|_mem|d1_reg D[1]
load net CORE|MMU_MEM_raddr[11] -attr @rip o_MEM_raddr[11] -attr @name MMU_MEM_raddr[11] -pin CORE|_mem i_MMU_raddr[11] -pin CORE|_mmu o_MEM_raddr[11]
load net CORE|MMU_MEM_raddr[5] -attr @rip o_MEM_raddr[5] -attr @name MMU_MEM_raddr[5] -pin CORE|_mem i_MMU_raddr[5] -pin CORE|_mmu o_MEM_raddr[5]
load net CORE|_mem|d1_i_n_31 -attr @rip O[0] -attr @name d1_i_n_31 -pin CORE|_mem|d1_i O[0] -pin CORE|_mem|d1_reg D[0]
load net CORE|IDSUE_ALU[1][7] -attr @rip o_ALU_list[164] -attr @name IDSUE_ALU[1][7] -pin CORE|_alu_1 i_IDSUE_imm[0] -pin CORE|_idsue o_ALU_list[164]
load net CORE|_mem|o_MMU_wdata[16] -attr @rip Q[16] -attr @name o_MMU_wdata[16] -hierPin CORE|_mem o_MMU_wdata[16] -pin CORE|_mem|o_MMU_wdata_reg Q[16]
load net CORE|_mem|o_ROB_result[9] -attr @rip Q[9] -attr @name o_ROB_result[9] -hierPin CORE|_mem o_ROB_result[9] -pin CORE|_mem|o_ROB_result_reg Q[9]
load net CORE|AM_ROB[2][5] -attr @rip o_ROB_rd[3] -attr @name AM_ROB[2][5] -pin CORE|_alu_2 o_ROB_rd[3] -pin CORE|_rob i_AM_list[155]
load net CORE|_rob|pc1[20] -attr @rip(#000000) O[20] -attr @name pc1[20] -pin CORE|_rob|pc0_i S[20] -pin CORE|_rob|pc1_i O[20]
load net CORE|_rob|o_AM[18] -attr @rip(#000000) 18 -attr @name o_AM[18] -hierPin CORE|_rob o_AM[18] -pin CORE|_rob|o_AM_reg[35:0] Q[18]
load net EXCLK -port EXCLK -pin clk locked
netloc EXCLK 1 0 2 NJ 230 230
load net CORE|addr[5] -attr @rip o_MC_addr[5] -attr @name addr[5] -hierPin CORE addr[5] -pin CORE|_mmu o_MC_addr[5]
load net CORE|_alu_0|o_ROB_cnt[2] -attr @rip Q[2] -attr @name o_ROB_cnt[2] -hierPin CORE|_alu_0 o_ROB_cnt[2] -pin CORE|_alu_0|o_ROB_cnt_reg Q[2]
load net CORE|_rob|i_AM_list[90] -attr @rip(#000000) i_AM_list[90] -attr @name i_AM_list[90] -hierPin CORE|_rob i_AM_list[90] -pin CORE|_rob|excp0_i I[90] -pin CORE|_rob|pc0_i I[90] -pin CORE|_rob|rd0_i I[90] -pin CORE|_rob|result0_i I[90]
load net CORE|_rob|i_AM_list[50] -attr @rip(#000000) i_AM_list[50] -attr @name i_AM_list[50] -hierPin CORE|_rob i_AM_list[50] -pin CORE|_rob|excp0_i I[50] -pin CORE|_rob|pc0_i I[50] -pin CORE|_rob|rd0_i I[50] -pin CORE|_rob|result0_i I[50]
load net CORE|_ifid|i_IF_inst[3] -attr @rip(#000000) i_IF_inst[3] -attr @name i_IF_inst[3] -hierPin CORE|_ifid i_IF_inst[3] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[3]
load net CORE|_mem|i_MMU_raddr[7] -attr @rip i_MMU_raddr[7] -attr @name i_MMU_raddr[7] -hierPin CORE|_mem i_MMU_raddr[7] -pin CORE|_mem|o_ROB_result1_i I0[7]
load net CORE|_alu_0|i_IDSUE_d1[12] -attr @rip i_IDSUE_d1[12] -attr @name i_IDSUE_d1[12] -hierPin CORE|_alu_0 i_IDSUE_d1[12] -pin CORE|_alu_0|d1_i I0[12]
load net CORE|IDSUE_ALU[1][0] -attr @rip o_ALU_list[157] -attr @name IDSUE_ALU[1][0] -pin CORE|_alu_1 i_IDSUE_excp[0] -pin CORE|_idsue o_ALU_list[157]
load net CORE|MMU_MEM_raddr[0] -attr @rip o_MEM_raddr[0] -attr @name MMU_MEM_raddr[0] -pin CORE|_mem i_MMU_raddr[0] -pin CORE|_mmu o_MEM_raddr[0]
load net CORE|IFID_ID_inst[18] -attr @rip o_ID_inst[18] -attr @name IFID_ID_inst[18] -pin CORE|_id i_IFID_inst[18] -pin CORE|_ifid o_ID_inst[18]
load net CORE|_rob|rd1[14] -attr @rip(#000000) O[14] -attr @name rd1[14] -pin CORE|_rob|rd0_i S[14] -pin CORE|_rob|rd1_i O[14]
load net CORE|AM_ROB[1][54] -attr @rip o_ROB_newpc[15] -attr @name AM_ROB[1][54] -pin CORE|_alu_1 o_ROB_newpc[15] -pin CORE|_rob i_AM_list[129]
load net CORE|_mem|d1_i_n_20 -attr @rip O[11] -attr @name d1_i_n_20 -pin CORE|_mem|d1_i O[11] -pin CORE|_mem|d1_reg D[11]
load net CORE|_mem|d1_i_n_21 -attr @rip O[10] -attr @name d1_i_n_21 -pin CORE|_mem|d1_i O[10] -pin CORE|_mem|d1_reg D[10]
load net CORE|_rob|nw1_i__0_n_0 -attr @name nw1_i__0_n_0 -pin CORE|_rob|nw1_i__0 O -pin CORE|_rob|nw_i__0 S
netloc CORE|_rob|nw1_i__0_n_0 1 5 1 N
load net CORE|_alu_0|o_ROB_result0_i_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i_n_10 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[21] -pin CORE|_alu_0|o_ROB_result0_i O[21] -pin CORE|_alu_0|o_ROB_result_i I0[21]
load net CORE|_mem|d1_i_n_22 -attr @rip O[9] -attr @name d1_i_n_22 -pin CORE|_mem|d1_i O[9] -pin CORE|_mem|d1_reg D[9]
load net CORE|_alu_0|o_ROB_result0_i_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i_n_11 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[20] -pin CORE|_alu_0|o_ROB_result0_i O[20] -pin CORE|_alu_0|o_ROB_result_i I0[20]
load net CORE|AM_ROB[2][4] -attr @rip o_ROB_rd[2] -attr @name AM_ROB[2][4] -pin CORE|_alu_2 o_ROB_rd[2] -pin CORE|_rob i_AM_list[154]
load net CORE|_rob|o_AM[17] -attr @rip(#000000) 17 -attr @name o_AM[17] -hierPin CORE|_rob o_AM[17] -pin CORE|_rob|o_AM_reg[35:0] Q[17]
load net CORE|_mem|d1_i_n_23 -attr @rip O[8] -attr @name d1_i_n_23 -pin CORE|_mem|d1_i O[8] -pin CORE|_mem|d1_reg D[8]
load net CORE|_alu_0|o_ROB_result0_i_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i_n_12 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[19] -pin CORE|_alu_0|o_ROB_result0_i O[19] -pin CORE|_alu_0|o_ROB_result_i I0[19]
load net CORE|_alu_0|o_ROB_result0_i__13_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i__13_n_0 -pin CORE|_alu_0|o_ROB_result0_i__13 O[31] -pin CORE|_alu_0|o_ROB_result_i__0 I6[31]
load net CORE|IDSUE_ALU[0][105] -attr @rip o_ALU_list[105] -attr @name IDSUE_ALU[0][105] -pin CORE|_alu_0 i_IDSUE_d1[30] -pin CORE|_idsue o_ALU_list[105]
load net CORE|_mem|d1_i_n_24 -attr @rip O[7] -attr @name d1_i_n_24 -pin CORE|_mem|d1_i O[7] -pin CORE|_mem|d1_reg D[7]
load net CORE|_mem|d1_i_n_25 -attr @rip O[6] -attr @name d1_i_n_25 -pin CORE|_mem|d1_i O[6] -pin CORE|_mem|d1_reg D[6]
load net CORE|_mem|o_MMU_wdata[17] -attr @rip Q[17] -attr @name o_MMU_wdata[17] -hierPin CORE|_mem o_MMU_wdata[17] -pin CORE|_mem|o_MMU_wdata_reg Q[17]
load net CORE|_alu_0|o_ROB_result0_i_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i_n_13 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[18] -pin CORE|_alu_0|o_ROB_result0_i O[18] -pin CORE|_alu_0|o_ROB_result_i I0[18]
load net CORE|_alu_0|o_ROB_result0_i__13_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i__13_n_1 -pin CORE|_alu_0|o_ROB_result0_i__13 O[30] -pin CORE|_alu_0|o_ROB_result_i__0 I6[30]
load net CORE|_rob|pc1[21] -attr @rip(#000000) O[21] -attr @name pc1[21] -pin CORE|_rob|pc0_i S[21] -pin CORE|_rob|pc1_i O[21]
load net CORE|_mem|d1_i_n_26 -attr @rip O[5] -attr @name d1_i_n_26 -pin CORE|_mem|d1_i O[5] -pin CORE|_mem|d1_reg D[5]
load net CORE|_alu_0|d2_ready_i__0_n_0 -attr @name d2_ready_i__0_n_0 -pin CORE|_alu_0|d2_ready_i__0 O -pin CORE|_alu_0|d2_ready_reg D
netloc CORE|_alu_0|d2_ready_i__0_n_0 1 5 1 N
load net CORE|_alu_0|o_ROB_result0_i_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i_n_14 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[17] -pin CORE|_alu_0|o_ROB_result0_i O[17] -pin CORE|_alu_0|o_ROB_result_i I0[17]
load net CORE|_alu_0|o_ROB_result0_i__13_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i__13_n_2 -pin CORE|_alu_0|o_ROB_result0_i__13 O[29] -pin CORE|_alu_0|o_ROB_result_i__0 I6[29]
load net CORE|_mem|d1_i_n_27 -attr @rip O[4] -attr @name d1_i_n_27 -pin CORE|_mem|d1_i O[4] -pin CORE|_mem|d1_reg D[4]
load net CORE|_alu_0|o_ROB_result0_i_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i_n_15 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[16] -pin CORE|_alu_0|o_ROB_result0_i O[16] -pin CORE|_alu_0|o_ROB_result_i I0[16]
load net CORE|_alu_0|o_ROB_result0_i__13_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i__13_n_3 -pin CORE|_alu_0|o_ROB_result0_i__13 O[28] -pin CORE|_alu_0|o_ROB_result_i__0 I6[28]
load net CORE|_mem|d1_i_n_28 -attr @rip O[3] -attr @name d1_i_n_28 -pin CORE|_mem|d1_i O[3] -pin CORE|_mem|d1_reg D[3]
load net CORE|_alu_0|o_ROB_cnt[1] -attr @rip Q[1] -attr @name o_ROB_cnt[1] -hierPin CORE|_alu_0 o_ROB_cnt[1] -pin CORE|_alu_0|o_ROB_cnt_reg Q[1]
load net CORE|_alu_0|o_ROB_result0_i_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i_n_16 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[15] -pin CORE|_alu_0|o_ROB_result0_i O[15] -pin CORE|_alu_0|o_ROB_result_i I0[15]
load net CORE|_alu_0|o_ROB_result0_i__13_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i__13_n_4 -pin CORE|_alu_0|o_ROB_result0_i__13 O[27] -pin CORE|_alu_0|o_ROB_result_i__0 I6[27]
load net CORE|_mem|i_MMU_rdata[10] -attr @rip i_MMU_rdata[10] -attr @name i_MMU_rdata[10] -hierPin CORE|_mem i_MMU_rdata[10] -pin CORE|_mem|o_ROB_result_i I1[10] -pin CORE|_mem|o_ROB_result_i I3[10] -pin CORE|_mem|o_ROB_result_i I4[10]
load net CORE|_mem|d1_i_n_29 -attr @rip O[2] -attr @name d1_i_n_29 -pin CORE|_mem|d1_i O[2] -pin CORE|_mem|d1_reg D[2]
load net CORE|_alu_0|o_ROB_result0_i_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i_n_17 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[14] -pin CORE|_alu_0|o_ROB_result0_i O[14] -pin CORE|_alu_0|o_ROB_result_i I0[14]
load net CORE|_alu_0|o_ROB_result0_i__13_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i__13_n_5 -pin CORE|_alu_0|o_ROB_result0_i__13 O[26] -pin CORE|_alu_0|o_ROB_result_i__0 I6[26]
load net CORE|ROB_IDSUE_wdata[17] -attr @rip o_IDSUE_wdata[17] -attr @name ROB_IDSUE_wdata[17] -pin CORE|_idsue i_ROB_wdata[17] -pin CORE|_rob o_IDSUE_wdata[17]
load net CORE|AM_ROB[0][34] -attr @rip o_ROB_result[27] -attr @name AM_ROB[0][34] -pin CORE|_alu_0 o_ROB_result[27] -pin CORE|_rob i_AM_list[34]
load net CORE|_alu_0|o_ROB_result0_i_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i_n_18 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[13] -pin CORE|_alu_0|o_ROB_result0_i O[13] -pin CORE|_alu_0|o_ROB_result_i I0[13]
load net CORE|_alu_0|o_ROB_result0_i__13_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i__13_n_6 -pin CORE|_alu_0|o_ROB_result0_i__13 O[25] -pin CORE|_alu_0|o_ROB_result_i__0 I6[25]
load net CORE|_alu_0|i_IDSUE_d1[11] -attr @rip i_IDSUE_d1[11] -attr @name i_IDSUE_d1[11] -hierPin CORE|_alu_0 i_IDSUE_d1[11] -pin CORE|_alu_0|d1_i I0[11]
load net CORE|_alu_0|o_ROB_result0_i_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i_n_19 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[12] -pin CORE|_alu_0|o_ROB_result0_i O[12] -pin CORE|_alu_0|o_ROB_result_i I0[12]
load net CORE|_alu_0|o_ROB_result0_i__13_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i__13_n_7 -pin CORE|_alu_0|o_ROB_result0_i__13 O[24] -pin CORE|_alu_0|o_ROB_result_i__0 I6[24]
load net CORE|_alu_0|d1_ready -attr @name d1_ready -pin CORE|_alu_0|d1_ready_reg Q -pin CORE|_alu_0|o_ROB_cnt0_i I0
netloc CORE|_alu_0|d1_ready 1 6 1 4060
load net CORE|_alu_0|o_ROB_result0_i__13_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i__13_n_8 -pin CORE|_alu_0|o_ROB_result0_i__13 O[23] -pin CORE|_alu_0|o_ROB_result_i__0 I6[23]
load net CORE|_ifid|i_IF_inst[4] -attr @rip(#000000) i_IF_inst[4] -attr @name i_IF_inst[4] -hierPin CORE|_ifid i_IF_inst[4] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[4]
load net CORE|_mem|i_MMU_raddr[8] -attr @rip i_MMU_raddr[8] -attr @name i_MMU_raddr[8] -hierPin CORE|_mem i_MMU_raddr[8] -pin CORE|_mem|o_ROB_result1_i I0[8]
load net CORE|_alu_0|o_ROB_result0_i__13_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i__13_n_9 -pin CORE|_alu_0|o_ROB_result0_i__13 O[22] -pin CORE|_alu_0|o_ROB_result_i__0 I6[22]
load net CORE|IDSUE_ALU[1][1] -attr @rip o_ALU_list[158] -attr @name IDSUE_ALU[1][1] -pin CORE|_alu_1 i_IDSUE_excp[1] -pin CORE|_idsue o_ALU_list[158]
load net CORE|IDSUE_MEM[34] -attr @rip o_MEM[34] -attr @name IDSUE_MEM[34] -pin CORE|_idsue o_MEM[34] -pin CORE|_mem i_IDSUE_imm[27]
load net CORE|_rob|rd1[20] -attr @rip(#000000) O[20] -attr @name rd1[20] -pin CORE|_rob|rd0_i S[20] -pin CORE|_rob|rd1_i O[20]
load net CORE|MEM_MMU_waddr[1] -attr @rip o_MEM_waddr[1] -attr @name MEM_MMU_waddr[1] -pin CORE|_mem o_MMU_waddr[1] -pin CORE|_mmu i_MEM_waddr[1] -pin CORE|_mmu o_MEM_waddr[1]
load net CORE|_mem|i_MMU_rdata[16] -attr @rip i_MMU_rdata[16] -attr @name i_MMU_rdata[16] -hierPin CORE|_mem i_MMU_rdata[16] -pin CORE|_mem|o_ROB_result_i I4[16]
load net CORE|_mem|d1_i_n_10 -attr @rip O[21] -attr @name d1_i_n_10 -pin CORE|_mem|d1_i O[21] -pin CORE|_mem|d1_reg D[21]
load net CORE|_rob|rd1[13] -attr @rip(#000000) O[13] -attr @name rd1[13] -pin CORE|_rob|rd0_i S[13] -pin CORE|_rob|rd1_i O[13]
load net CORE|_mem|d1_i_n_11 -attr @rip O[20] -attr @name d1_i_n_11 -pin CORE|_mem|d1_i O[20] -pin CORE|_mem|d1_reg D[20]
load net CORE|IDSUE_ALU[2][139] -attr @rip o_ALU_list[453] -attr @name IDSUE_ALU[2][139] -pin CORE|_alu_2 i_IDSUE_pc[18] -pin CORE|_idsue o_ALU_list[453]
load net CORE|IFID_ID_inst[19] -attr @rip o_ID_inst[19] -attr @name IFID_ID_inst[19] -pin CORE|_id i_IFID_inst[19] -pin CORE|_ifid o_ID_inst[19]
load net CORE|_rob|i_AM_list[97] -attr @rip(#000000) i_AM_list[97] -attr @name i_AM_list[97] -hierPin CORE|_rob i_AM_list[97] -pin CORE|_rob|excp0_i I[97] -pin CORE|_rob|pc0_i I[97] -pin CORE|_rob|rd0_i I[97] -pin CORE|_rob|result0_i I[97]
load net CORE|_mem|d1_i_n_12 -attr @rip O[19] -attr @name d1_i_n_12 -pin CORE|_mem|d1_i O[19] -pin CORE|_mem|d1_reg D[19]
load net CORE|AM_ROB[1][55] -attr @rip o_ROB_newpc[16] -attr @name AM_ROB[1][55] -pin CORE|_alu_1 o_ROB_newpc[16] -pin CORE|_rob i_AM_list[130]
load net CORE|_rob|o_AM[16] -attr @rip(#000000) 16 -attr @name o_AM[16] -hierPin CORE|_rob o_AM[16] -pin CORE|_rob|o_AM_reg[35:0] Q[16]
load net CORE|_mem|d1_i_n_13 -attr @rip O[18] -attr @name d1_i_n_13 -pin CORE|_mem|d1_i O[18] -pin CORE|_mem|d1_reg D[18]
load net CORE|_mem|o_MMU_wdata[14] -attr @rip Q[14] -attr @name o_MMU_wdata[14] -hierPin CORE|_mem o_MMU_wdata[14] -pin CORE|_mem|o_MMU_wdata_reg Q[14]
load net CORE|_mem|o_ROB_result[7] -attr @rip Q[7] -attr @name o_ROB_result[7] -hierPin CORE|_mem o_ROB_result[7] -pin CORE|_mem|o_ROB_result_reg Q[7]
load net CORE|_mem|d1_i_n_14 -attr @rip O[17] -attr @name d1_i_n_14 -pin CORE|_mem|d1_i O[17] -pin CORE|_mem|d1_reg D[17]
load net CORE|IDSUE_ALU[0][104] -attr @rip o_ALU_list[104] -attr @name IDSUE_ALU[0][104] -pin CORE|_alu_0 i_IDSUE_d1[29] -pin CORE|_idsue o_ALU_list[104]
load net CORE|_mem|d1_i_n_15 -attr @rip O[16] -attr @name d1_i_n_15 -pin CORE|_mem|d1_i O[16] -pin CORE|_mem|d1_reg D[16]
load net CORE|_mem|d1_i_n_16 -attr @rip O[15] -attr @name d1_i_n_16 -pin CORE|_mem|d1_i O[15] -pin CORE|_mem|d1_reg D[15]
load net CORE|_mem|d1_i_n_17 -attr @rip O[14] -attr @name d1_i_n_17 -pin CORE|_mem|d1_i O[14] -pin CORE|_mem|d1_reg D[14]
load net CORE|_mem|i_IDSUE_excp[1] -attr @rip i_IDSUE_excp[1] -attr @name i_IDSUE_excp[1] -hierPin CORE|_mem i_IDSUE_excp[1] -hierPin CORE|_mem o_ROB_excp[1]
load net CORE|_rob|pc1[22] -attr @rip(#000000) O[22] -attr @name pc1[22] -pin CORE|_rob|pc0_i S[22] -pin CORE|_rob|pc1_i O[22]
load net CORE|_mem|d1_i_n_18 -attr @rip O[13] -attr @name d1_i_n_18 -pin CORE|_mem|d1_i O[13] -pin CORE|_mem|d1_reg D[13]
load net CORE|MMU_IF_addr[12] -attr @rip o_IF_addr[12] -attr @name MMU_IF_addr[12] -pin CORE|_if i_MMU_addr[12] -pin CORE|_mmu o_IF_addr[12]
load net CORE|_alu_0|o_ROB_cnt[0] -attr @rip Q[0] -attr @name o_ROB_cnt[0] -hierPin CORE|_alu_0 o_ROB_cnt[0] -pin CORE|_alu_0|o_ROB_cnt_reg Q[0]
load net CORE|_mem|d1_i_n_19 -attr @rip O[12] -attr @name d1_i_n_19 -pin CORE|_mem|d1_i O[12] -pin CORE|_mem|d1_reg D[12]
load net CORE|_mem|i_IDSUE_d2[20] -attr @rip i_IDSUE_d2[20] -attr @name i_IDSUE_d2[20] -hierPin CORE|_mem i_IDSUE_d2[20] -pin CORE|_mem|d2_i I0[20]
load net CORE|AM_ROB[0][33] -attr @rip o_ROB_result[26] -attr @name AM_ROB[0][33] -pin CORE|_alu_0 o_ROB_result[26] -pin CORE|_rob i_AM_list[33]
load net CORE|_ifid|i_IF_inst[1] -attr @rip(#000000) i_IF_inst[1] -attr @name i_IF_inst[1] -hierPin CORE|_ifid i_IF_inst[1] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[1]
load net CORE|_rob|i_AM_list[211] -attr @rip(#000000) i_AM_list[211] -attr @name i_AM_list[211] -hierPin CORE|_rob i_AM_list[211] -pin CORE|_rob|excp0_i I[211] -pin CORE|_rob|pc0_i I[211] -pin CORE|_rob|rd0_i I[211] -pin CORE|_rob|result0_i I[211]
load net CORE|ROB_IDSUE_wdata[18] -attr @rip o_IDSUE_wdata[18] -attr @name ROB_IDSUE_wdata[18] -pin CORE|_idsue i_ROB_wdata[18] -pin CORE|_rob o_IDSUE_wdata[18]
load net CORE|IF_MMU_addr[8] -attr @rip o_MMU_addr[8] -attr @name IF_MMU_addr[8] -pin CORE|_if o_MMU_addr[8] -pin CORE|_mmu i_IF_addr[8]
load net CORE|IDSUE_MEM[33] -attr @rip o_MEM[33] -attr @name IDSUE_MEM[33] -pin CORE|_idsue o_MEM[33] -pin CORE|_mem i_IDSUE_imm[26]
load net CORE|IFID_ID_inst[16] -attr @rip o_ID_inst[16] -attr @name IFID_ID_inst[16] -pin CORE|_id i_IFID_inst[16] -pin CORE|_ifid o_ID_inst[16]
load net CORE|MEM_MMU_waddr[0] -attr @rip o_MEM_waddr[0] -attr @name MEM_MMU_waddr[0] -pin CORE|_mem o_MMU_waddr[0] -pin CORE|_mmu i_MEM_waddr[0] -pin CORE|_mmu o_MEM_waddr[0]
load net CORE|_alu_0|o_ROB_result0_i__5_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i__5_n_0 -pin CORE|_alu_0|o_ROB_result0_i__5 O[31] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[31] -pin CORE|_alu_0|o_ROB_result_i I5[31]
load net CORE|_mem|i_MMU_rdata[15] -attr @rip i_MMU_rdata[15] -attr @name i_MMU_rdata[15] -hierPin CORE|_mem i_MMU_rdata[15] -pin CORE|_mem|o_ROB_result_i I1[31] -pin CORE|_mem|o_ROB_result_i I1[30] -pin CORE|_mem|o_ROB_result_i I1[29] -pin CORE|_mem|o_ROB_result_i I1[28] -pin CORE|_mem|o_ROB_result_i I1[27] -pin CORE|_mem|o_ROB_result_i I1[26] -pin CORE|_mem|o_ROB_result_i I1[25] -pin CORE|_mem|o_ROB_result_i I1[24] -pin CORE|_mem|o_ROB_result_i I1[23] -pin CORE|_mem|o_ROB_result_i I1[22] -pin CORE|_mem|o_ROB_result_i I1[21] -pin CORE|_mem|o_ROB_result_i I1[20] -pin CORE|_mem|o_ROB_result_i I1[19] -pin CORE|_mem|o_ROB_result_i I1[18] -pin CORE|_mem|o_ROB_result_i I1[17] -pin CORE|_mem|o_ROB_result_i I1[16] -pin CORE|_mem|o_ROB_result_i I1[15] -pin CORE|_mem|o_ROB_result_i I3[15] -pin CORE|_mem|o_ROB_result_i I4[15]
load net CORE|_alu_0|i_IDSUE_d1[14] -attr @rip i_IDSUE_d1[14] -attr @name i_IDSUE_d1[14] -hierPin CORE|_alu_0 i_IDSUE_d1[14] -pin CORE|_alu_0|d1_i I0[14]
load net CORE|_alu_0|o_ROB_result0_i__5_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i__5_n_1 -pin CORE|_alu_0|o_ROB_result0_i__5 O[30] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[30] -pin CORE|_alu_0|o_ROB_result_i I5[30]
load net CORE|_rob|rd1[12] -attr @rip(#000000) O[12] -attr @name rd1[12] -pin CORE|_rob|rd0_i S[12] -pin CORE|_rob|rd1_i O[12]
load net CORE|AM_ROB[1][52] -attr @rip o_ROB_newpc[13] -attr @name AM_ROB[1][52] -pin CORE|_alu_1 o_ROB_newpc[13] -pin CORE|_rob i_AM_list[127]
load net CORE|IDSUE_ALU[2][138] -attr @rip o_ALU_list[452] -attr @name IDSUE_ALU[2][138] -pin CORE|_alu_2 i_IDSUE_pc[17] -pin CORE|_idsue o_ALU_list[452]
load net CORE|IDSUE_ALU[1][2] -attr @rip o_ALU_list[159] -attr @name IDSUE_ALU[1][2] -pin CORE|_alu_1 i_IDSUE_rd[0] -pin CORE|_idsue o_ALU_list[159]
load net CORE|_rob|rd1[21] -attr @rip(#000000) O[21] -attr @name rd1[21] -pin CORE|_rob|rd0_i S[21] -pin CORE|_rob|rd1_i O[21]
load net CORE|_alu_0|o_ROB_result0_i__5_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i__5_n_2 -pin CORE|_alu_0|o_ROB_result0_i__5 O[29] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[29] -pin CORE|_alu_0|o_ROB_result_i I5[29]
load net CORE|_rob|i_AM_list[96] -attr @rip(#000000) i_AM_list[96] -attr @name i_AM_list[96] -hierPin CORE|_rob i_AM_list[96] -pin CORE|_rob|excp0_i I[96] -pin CORE|_rob|pc0_i I[96] -pin CORE|_rob|rd0_i I[96] -pin CORE|_rob|result0_i I[96]
load net CORE|MMU_MEM_raddr[2] -attr @rip o_MEM_raddr[2] -attr @name MMU_MEM_raddr[2] -pin CORE|_mem i_MMU_raddr[2] -pin CORE|_mmu o_MEM_raddr[2]
load net CORE|_alu_0|o_ROB_result0_i__5_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i__5_n_3 -pin CORE|_alu_0|o_ROB_result0_i__5 O[28] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[28] -pin CORE|_alu_0|o_ROB_result_i I5[28]
load net CORE|_rob|o_AM[15] -attr @rip(#000000) 15 -attr @name o_AM[15] -hierPin CORE|_rob o_AM[15] -pin CORE|_rob|o_AM_reg[35:0] Q[15]
load net CORE|_alu_0|o_ROB_result0_i__5_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i__5_n_4 -pin CORE|_alu_0|o_ROB_result0_i__5 O[27] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[27] -pin CORE|_alu_0|o_ROB_result_i I5[27]
load net CORE|_alu_0|o_ROB_result0_i__5_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i__5_n_5 -pin CORE|_alu_0|o_ROB_result0_i__5 O[26] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[26] -pin CORE|_alu_0|o_ROB_result_i I5[26]
load net CORE|_mem|o_MMU_wdata[15] -attr @rip Q[15] -attr @name o_MMU_wdata[15] -hierPin CORE|_mem o_MMU_wdata[15] -pin CORE|_mem|o_MMU_wdata_reg Q[15]
load net CORE|_alu_0|o_ROB_result0_i__5_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i__5_n_6 -pin CORE|_alu_0|o_ROB_result0_i__5 O[25] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[25] -pin CORE|_alu_0|o_ROB_result_i I5[25]
load net CORE|_mem|o_ROB_result[8] -attr @rip Q[8] -attr @name o_ROB_result[8] -hierPin CORE|_mem o_ROB_result[8] -pin CORE|_mem|o_ROB_result_reg Q[8]
load net CORE|_alu_0|o_ROB_result0_i__5_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i__5_n_7 -pin CORE|_alu_0|o_ROB_result0_i__5 O[24] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[24] -pin CORE|_alu_0|o_ROB_result_i I5[24]
load net CORE|_alu_0|o_ROB_result0_i_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i_n_30 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[1] -pin CORE|_alu_0|o_ROB_result0_i O[1] -pin CORE|_alu_0|o_ROB_result_i I0[1]
load net CORE|MMU_MEM_raddr[14] -attr @rip o_MEM_raddr[14] -attr @name MMU_MEM_raddr[14] -pin CORE|_mem i_MMU_raddr[14] -pin CORE|_mmu o_MEM_raddr[14]
load net CORE|_alu_0|o_ROB_result0_i__5_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i__5_n_8 -pin CORE|_alu_0|o_ROB_result0_i__5 O[23] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[23] -pin CORE|_alu_0|o_ROB_result_i I5[23]
load net CORE|_alu_0|o_ROB_result0_i_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i_n_31 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[0] -pin CORE|_alu_0|o_ROB_result0_i O[0] -pin CORE|_alu_0|o_ROB_result_i I0[0]
load net CORE|_alu_0|o_ROB_result0_i__5_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i__5_n_9 -pin CORE|_alu_0|o_ROB_result0_i__5 O[22] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[22] -pin CORE|_alu_0|o_ROB_result_i I5[22]
load net CORE|IDSUE_ALU[0][107] -attr @rip o_ALU_list[107] -attr @name IDSUE_ALU[0][107] -pin CORE|_alu_0 i_IDSUE_u1[0] -pin CORE|_idsue o_ALU_list[107]
load net CORE|_rob|pc1[23] -attr @rip(#000000) O[23] -attr @name pc1[23] -pin CORE|_rob|pc0_i S[23] -pin CORE|_rob|pc1_i O[23]
load net CORE|MMU_IF_addr[13] -attr @rip o_IF_addr[13] -attr @name MMU_IF_addr[13] -pin CORE|_if i_MMU_addr[13] -pin CORE|_mmu o_IF_addr[13]
load net CORE|_mem|o_MMU_wdata[29] -attr @rip Q[29] -attr @name o_MMU_wdata[29] -hierPin CORE|_mem o_MMU_wdata[29] -pin CORE|_mem|o_MMU_wdata_reg Q[29]
load net CORE|AM_ROB[0][32] -attr @rip o_ROB_result[25] -attr @name AM_ROB[0][32] -pin CORE|_alu_0 o_ROB_result[25] -pin CORE|_rob i_AM_list[32]
load net CORE|_mem|i_IDSUE_d2[21] -attr @rip i_IDSUE_d2[21] -attr @name i_IDSUE_d2[21] -hierPin CORE|_mem i_IDSUE_d2[21] -pin CORE|_mem|d2_i I0[21]
load net CORE|_rob|i_AM_list[210] -attr @rip(#000000) i_AM_list[210] -attr @name i_AM_list[210] -hierPin CORE|_rob i_AM_list[210] -pin CORE|_rob|excp0_i I[210] -pin CORE|_rob|pc0_i I[210] -pin CORE|_rob|rd0_i I[210] -pin CORE|_rob|result0_i I[210]
load net CORE|_ifid|i_IF_inst[2] -attr @rip(#000000) i_IF_inst[2] -attr @name i_IF_inst[2] -hierPin CORE|_ifid i_IF_inst[2] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[2]
load net CORE|IDSUE_ALU[2][83] -attr @rip o_ALU_list[397] -attr @name IDSUE_ALU[2][83] -pin CORE|_alu_2 i_IDSUE_d1[8] -pin CORE|_idsue o_ALU_list[397]
load net CORE|_rob|rd0[0] -attr @rip(#000000) O[0] -attr @name rd0[0] -pin CORE|_rob|rd0_i O[0] -pin CORE|_rob|rd_reg[4:0] D[0]
load net CORE|ROB_IDSUE_wdata[19] -attr @rip o_IDSUE_wdata[19] -attr @name ROB_IDSUE_wdata[19] -pin CORE|_idsue i_ROB_wdata[19] -pin CORE|_rob o_IDSUE_wdata[19]
load net CORE|IF_MMU_addr[7] -attr @rip o_MMU_addr[7] -attr @name IF_MMU_addr[7] -pin CORE|_if o_MMU_addr[7] -pin CORE|_mmu i_IF_addr[7]
load net CORE|IDSUE_MEM[32] -attr @rip o_MEM[32] -attr @name IDSUE_MEM[32] -pin CORE|_idsue o_MEM[32] -pin CORE|_mem i_IDSUE_imm[25]
load net CORE|_mem|i_MMU_rdata[14] -attr @rip i_MMU_rdata[14] -attr @name i_MMU_rdata[14] -hierPin CORE|_mem i_MMU_rdata[14] -pin CORE|_mem|o_ROB_result_i I1[14] -pin CORE|_mem|o_ROB_result_i I3[14] -pin CORE|_mem|o_ROB_result_i I4[14]
load net CORE|_alu_0|i_IDSUE_d1[13] -attr @rip i_IDSUE_d1[13] -attr @name i_IDSUE_d1[13] -hierPin CORE|_alu_0 i_IDSUE_d1[13] -pin CORE|_alu_0|d1_i I0[13]
load net CORE|_rob|rd1[11] -attr @rip(#000000) O[11] -attr @name rd1[11] -pin CORE|_rob|rd0_i S[11] -pin CORE|_rob|rd1_i O[11]
load net CORE|IDSUE_ALU[2][137] -attr @rip o_ALU_list[451] -attr @name IDSUE_ALU[2][137] -pin CORE|_alu_2 i_IDSUE_pc[16] -pin CORE|_idsue o_ALU_list[451]
load net CORE|IFID_ID_inst[17] -attr @rip o_ID_inst[17] -attr @name IFID_ID_inst[17] -pin CORE|_id i_IFID_inst[17] -pin CORE|_ifid o_ID_inst[17]
load net CORE|_rob|i_AM_list[95] -attr @rip(#000000) i_AM_list[95] -attr @name i_AM_list[95] -hierPin CORE|_rob i_AM_list[95] -pin CORE|_rob|excp0_i I[95] -pin CORE|_rob|pc0_i I[95] -pin CORE|_rob|rd0_i I[95] -pin CORE|_rob|result0_i I[95]
load net CORE|_alu_0|d2_i__0_n_0 -attr @name d2_i__0_n_0 -pin CORE|_alu_0|d2_i__0 O -pin CORE|_alu_0|d2_reg G
netloc CORE|_alu_0|d2_i__0_n_0 1 2 1 2140
load net CORE|MMU_MEM_raddr[1] -attr @rip o_MEM_raddr[1] -attr @name MMU_MEM_raddr[1] -pin CORE|_mem i_MMU_raddr[1] -pin CORE|_mmu o_MEM_raddr[1]
load net CORE|AM_ROB[1][53] -attr @rip o_ROB_newpc[14] -attr @name AM_ROB[1][53] -pin CORE|_alu_1 o_ROB_newpc[14] -pin CORE|_rob i_AM_list[128]
load net CORE|IDSUE_ALU[2][110] -attr @rip o_ALU_list[424] -attr @name IDSUE_ALU[2][110] -pin CORE|_alu_2 i_IDSUE_u1[3] -pin CORE|_idsue o_ALU_list[424]
load net CORE|IDSUE_ALU[1][3] -attr @rip o_ALU_list[160] -attr @name IDSUE_ALU[1][3] -pin CORE|_alu_1 i_IDSUE_rd[1] -pin CORE|_idsue o_ALU_list[160]
load net CORE|_rob|rd1[22] -attr @rip(#000000) O[22] -attr @name rd1[22] -pin CORE|_rob|rd0_i S[22] -pin CORE|_rob|rd1_i O[22]
load net CORE|AM_ROB[2][1] -attr @rip o_ROB_excp[1] -attr @name AM_ROB[2][1] -pin CORE|_alu_2 o_ROB_excp[1] -pin CORE|_rob i_AM_list[151]
load net CORE|_mem|o_MMU_raddr[19] -attr @rip Q[19] -attr @name o_MMU_raddr[19] -hierPin CORE|_mem o_MMU_raddr[19] -pin CORE|_mem|o_MMU_raddr_reg Q[19]
load net CORE|_alu_0|o_ROB_result0_i_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i_n_20 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[11] -pin CORE|_alu_0|o_ROB_result0_i O[11] -pin CORE|_alu_0|o_ROB_result_i I0[11]
load net CORE|_alu_0|o_ROB_result0_i_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i_n_21 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[10] -pin CORE|_alu_0|o_ROB_result0_i O[10] -pin CORE|_alu_0|o_ROB_result_i I0[10]
load net CORE|MMU_IF_addr[10] -attr @rip o_IF_addr[10] -attr @name MMU_IF_addr[10] -pin CORE|_if i_MMU_addr[10] -pin CORE|_mmu o_IF_addr[10]
load net CORE|_alu_0|o_ROB_result0_i_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i_n_22 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[9] -pin CORE|_alu_0|o_ROB_result0_i O[9] -pin CORE|_alu_0|o_ROB_result_i I0[9]
load net CORE|IDSUE_ALU[0][106] -attr @rip o_ALU_list[106] -attr @name IDSUE_ALU[0][106] -pin CORE|_alu_0 i_IDSUE_d1[31] -pin CORE|_idsue o_ALU_list[106]
load net CORE|MMU_MEM_raddr[15] -attr @rip o_MEM_raddr[15] -attr @name MMU_MEM_raddr[15] -pin CORE|_mem i_MMU_raddr[15] -pin CORE|_mmu o_MEM_raddr[15]
load net CORE|_alu_0|o_ROB_result0_i_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i_n_23 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[8] -pin CORE|_alu_0|o_ROB_result0_i O[8] -pin CORE|_alu_0|o_ROB_result_i I0[8]
load net CORE|AM_ROB[0][31] -attr @rip o_ROB_result[24] -attr @name AM_ROB[0][31] -pin CORE|_alu_0 o_ROB_result[24] -pin CORE|_rob i_AM_list[31]
load net CORE|_alu_0|o_ROB_result0_i_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i_n_24 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[7] -pin CORE|_alu_0|o_ROB_result0_i O[7] -pin CORE|_alu_0|o_ROB_result_i I0[7]
load net CORE|_alu_0|o_ROB_result0_i_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i_n_25 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[6] -pin CORE|_alu_0|o_ROB_result0_i O[6] -pin CORE|_alu_0|o_ROB_result_i I0[6]
load net CORE|_alu_0|o_ROB_result0_i_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i_n_26 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[5] -pin CORE|_alu_0|o_ROB_result0_i O[5] -pin CORE|_alu_0|o_ROB_result_i I0[5]
load net CORE|_mem|i_IDSUE_d2[22] -attr @rip i_IDSUE_d2[22] -attr @name i_IDSUE_d2[22] -hierPin CORE|_mem i_IDSUE_d2[22] -pin CORE|_mem|d2_i I0[22]
load net CORE|_alu_0|o_ROB_result0_i_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i_n_27 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[4] -pin CORE|_alu_0|o_ROB_result0_i O[4] -pin CORE|_alu_0|o_ROB_result_i I0[4]
load net CORE|IF_MMU_addr[6] -attr @rip o_MMU_addr[6] -attr @name IF_MMU_addr[6] -pin CORE|_if o_MMU_addr[6] -pin CORE|_mmu i_IF_addr[6]
load net CORE|IDSUE_MEM[31] -attr @rip o_MEM[31] -attr @name IDSUE_MEM[31] -pin CORE|_idsue o_MEM[31] -pin CORE|_mem i_IDSUE_imm[24]
load net CORE|_alu_0|o_ROB_result0_i_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i_n_28 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[3] -pin CORE|_alu_0|o_ROB_result0_i O[3] -pin CORE|_alu_0|o_ROB_result_i I0[3]
load net CORE|_mem|i_MMU_rdata[13] -attr @rip i_MMU_rdata[13] -attr @name i_MMU_rdata[13] -hierPin CORE|_mem i_MMU_rdata[13] -pin CORE|_mem|o_ROB_result_i I1[13] -pin CORE|_mem|o_ROB_result_i I3[13] -pin CORE|_mem|o_ROB_result_i I4[13]
load net CORE|addr[9] -attr @rip o_MC_addr[9] -attr @name addr[9] -hierPin CORE addr[9] -pin CORE|_mmu o_MC_addr[9]
load net CORE|_rob|rd1[10] -attr @rip(#000000) O[10] -attr @name rd1[10] -pin CORE|_rob|rd0_i S[10] -pin CORE|_rob|rd1_i O[10]
load net CORE|_alu_0|o_ROB_result0_i_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i_n_29 -pin CORE|_alu_0|o_ROB_newpc0_i__0 I0[2] -pin CORE|_alu_0|o_ROB_result0_i O[2] -pin CORE|_alu_0|o_ROB_result_i I0[2]
load net CORE|IDSUE_ALU[2][84] -attr @rip o_ALU_list[398] -attr @name IDSUE_ALU[2][84] -pin CORE|_alu_2 i_IDSUE_d1[9] -pin CORE|_idsue o_ALU_list[398]
load net CORE|_rob|rd0[1] -attr @rip(#000000) O[1] -attr @name rd0[1] -pin CORE|_rob|rd0_i O[1] -pin CORE|_rob|rd_reg[4:0] D[1]
load net CORE|_rob|i_AM_list[213] -attr @rip(#000000) i_AM_list[213] -attr @name i_AM_list[213] -hierPin CORE|_rob i_AM_list[213] -pin CORE|_rob|excp0_i I[213] -pin CORE|_rob|pc0_i I[213] -pin CORE|_rob|rd0_i I[213] -pin CORE|_rob|result0_i I[213]
load net CORE|_rob|i_AM_list[94] -attr @rip(#000000) i_AM_list[94] -attr @name i_AM_list[94] -hierPin CORE|_rob i_AM_list[94] -pin CORE|_rob|excp0_i I[94] -pin CORE|_rob|pc0_i I[94] -pin CORE|_rob|rd0_i I[94] -pin CORE|_rob|result0_i I[94]
load net CORE|AM_ROB[2][0] -attr @rip o_ROB_excp[0] -attr @name AM_ROB[2][0] -pin CORE|_alu_2 o_ROB_excp[0] -pin CORE|_rob i_AM_list[150]
load net CORE|_mem|o_MMU_raddr[18] -attr @rip Q[18] -attr @name o_MMU_raddr[18] -hierPin CORE|_mem o_MMU_raddr[18] -pin CORE|_mem|o_MMU_raddr_reg Q[18]
load net CORE|rw_flag[1] -attr @rip o_MC_rw_flag[1] -attr @name rw_flag[1] -hierPin CORE rw_flag[1] -pin CORE|_mmu o_MC_rw_flag[1]
load net CORE|IDSUE_ALU[2][111] -attr @rip o_ALU_list[425] -attr @name IDSUE_ALU[2][111] -pin CORE|_alu_2 i_IDSUE_funct3[0] -pin CORE|_idsue o_ALU_list[425]
load net CORE|_rob|rd1[23] -attr @rip(#000000) O[23] -attr @name rd1[23] -pin CORE|_rob|rd0_i S[23] -pin CORE|_rob|rd1_i O[23]
load net CORE|MMU_MEM_raddr[12] -attr @rip o_MEM_raddr[12] -attr @name MMU_MEM_raddr[12] -pin CORE|_mem i_MMU_raddr[12] -pin CORE|_mmu o_MEM_raddr[12]
load net CORE|AM_ROB[1][58] -attr @rip o_ROB_newpc[19] -attr @name AM_ROB[1][58] -pin CORE|_alu_1 o_ROB_newpc[19] -pin CORE|_rob i_AM_list[133]
load net CORE|MMU_IF_addr[11] -attr @rip o_IF_addr[11] -attr @name MMU_IF_addr[11] -pin CORE|_if i_MMU_addr[11] -pin CORE|_mmu o_IF_addr[11]
load net CORE|ROB_IDSUE_wdata[13] -attr @rip o_IDSUE_wdata[13] -attr @name ROB_IDSUE_wdata[13] -pin CORE|_idsue i_ROB_wdata[13] -pin CORE|_rob o_IDSUE_wdata[13]
load net CORE|_mem|o_MMU_wdata[27] -attr @rip Q[27] -attr @name o_MMU_wdata[27] -hierPin CORE|_mem o_MMU_wdata[27] -pin CORE|_mem|o_MMU_wdata_reg Q[27]
load net CORE|IDSUE_ALU[0][109] -attr @rip o_ALU_list[109] -attr @name IDSUE_ALU[0][109] -pin CORE|_alu_0 i_IDSUE_u1[2] -pin CORE|_idsue o_ALU_list[109]
load net CORE|_ifid|i_IF_inst[0] -attr @rip(#000000) i_IF_inst[0] -attr @name i_IF_inst[0] -hierPin CORE|_ifid i_IF_inst[0] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[0]
load net CORE|IDSUE_ALU[0][40] -attr @rip o_ALU_list[40] -attr @name IDSUE_ALU[0][40] -pin CORE|_alu_0 i_IDSUE_d2[1] -pin CORE|_idsue o_ALU_list[40]
load net CORE|IF_MMU_addr[5] -attr @rip o_MMU_addr[5] -attr @name IF_MMU_addr[5] -pin CORE|_if o_MMU_addr[5] -pin CORE|_mmu i_IF_addr[5]
load net CORE|IDSUE_MEM[30] -attr @rip o_MEM[30] -attr @name IDSUE_MEM[30] -pin CORE|_idsue o_MEM[30] -pin CORE|_mem i_IDSUE_imm[23]
load net CORE|_mem|i_IDSUE_d2[23] -attr @rip i_IDSUE_d2[23] -attr @name i_IDSUE_d2[23] -hierPin CORE|_mem i_IDSUE_d2[23] -pin CORE|_mem|d2_i I0[23]
load net CORE|_rob|i_AM_list[212] -attr @rip(#000000) i_AM_list[212] -attr @name i_AM_list[212] -hierPin CORE|_rob i_AM_list[212] -pin CORE|_rob|excp0_i I[212] -pin CORE|_rob|pc0_i I[212] -pin CORE|_rob|rd0_i I[212] -pin CORE|_rob|result0_i I[212]
load net CORE|IDSUE_ALU[2][85] -attr @rip o_ALU_list[399] -attr @name IDSUE_ALU[2][85] -pin CORE|_alu_2 i_IDSUE_d1[10] -pin CORE|_idsue o_ALU_list[399]
load net CORE|_rob|rd0[2] -attr @rip(#000000) O[2] -attr @name rd0[2] -pin CORE|_rob|rd0_i O[2] -pin CORE|_rob|rd_reg[4:0] D[2]
load net CORE|_mem|o_MMU_raddr[17] -attr @rip Q[17] -attr @name o_MMU_raddr[17] -hierPin CORE|_mem o_MMU_raddr[17] -pin CORE|_mem|o_MMU_raddr_reg Q[17]
load net CORE|_rob|result0[11] -attr @rip(#000000) O[11] -attr @name result0[11] -pin CORE|_rob|result0_i O[11] -pin CORE|_rob|result_reg[31:0] D[11]
load net CORE|_rob|o_IDSUE_free_i_n_0 -attr @name o_IDSUE_free_i_n_0 -pin CORE|_rob|o_IDSUE_free_i O -pin CORE|_rob|o_IDSUE_free_i__0 I1
netloc CORE|_rob|o_IDSUE_free_i_n_0 1 13 1 N
load net CORE|rw_flag[0] -attr @rip o_MC_rw_flag[0] -attr @name rw_flag[0] -hierPin CORE rw_flag[0] -pin CORE|_mmu o_MC_rw_flag[0]
load net CORE|IDSUE_ALU[2][112] -attr @rip o_ALU_list[426] -attr @name IDSUE_ALU[2][112] -pin CORE|_alu_2 i_IDSUE_funct3[1] -pin CORE|_idsue o_ALU_list[426]
load net CORE|_rob|rd1[24] -attr @rip(#000000) O[24] -attr @name rd1[24] -pin CORE|_rob|rd0_i S[24] -pin CORE|_rob|rd1_i O[24]
load net CORE|MMU_MEM_raddr[13] -attr @rip o_MEM_raddr[13] -attr @name MMU_MEM_raddr[13] -pin CORE|_mem i_MMU_raddr[13] -pin CORE|_mmu o_MEM_raddr[13]
load net CORE|_mem|o_MMU_raddr_i_n_10 -attr @rip O[21] -attr @name o_MMU_raddr_i_n_10 -pin CORE|_mem|o_MMU_raddr_i O[21] -pin CORE|_mem|o_MMU_raddr_reg D[21]
load net CORE|AM_ROB[1][59] -attr @rip o_ROB_newpc[20] -attr @name AM_ROB[1][59] -pin CORE|_alu_1 o_ROB_newpc[20] -pin CORE|_rob i_AM_list[134]
load net CORE|_mem|o_MMU_raddr_i_n_11 -attr @rip O[20] -attr @name o_MMU_raddr_i_n_11 -pin CORE|_mem|o_MMU_raddr_i O[20] -pin CORE|_mem|o_MMU_raddr_reg D[20]
load net CORE|ROB_IDSUE_wdata[14] -attr @rip o_IDSUE_wdata[14] -attr @name ROB_IDSUE_wdata[14] -pin CORE|_idsue i_ROB_wdata[14] -pin CORE|_rob o_IDSUE_wdata[14]
load net CORE|_mem|o_MMU_wdata[28] -attr @rip Q[28] -attr @name o_MMU_wdata[28] -hierPin CORE|_mem o_MMU_wdata[28] -pin CORE|_mem|o_MMU_wdata_reg Q[28]
load net CORE|_mem|o_MMU_raddr_i_n_12 -attr @rip O[19] -attr @name o_MMU_raddr_i_n_12 -pin CORE|_mem|o_MMU_raddr_i O[19] -pin CORE|_mem|o_MMU_raddr_reg D[19]
load net CORE|IDSUE_ALU[0][108] -attr @rip o_ALU_list[108] -attr @name IDSUE_ALU[0][108] -pin CORE|_alu_0 i_IDSUE_u1[1] -pin CORE|_idsue o_ALU_list[108]
load net CORE|_mem|o_MMU_raddr_i_n_13 -attr @rip O[18] -attr @name o_MMU_raddr_i_n_13 -pin CORE|_mem|o_MMU_raddr_i O[18] -pin CORE|_mem|o_MMU_raddr_reg D[18]
load net CORE|IF_MMU_addr[4] -attr @rip o_MMU_addr[4] -attr @name IF_MMU_addr[4] -pin CORE|_if o_MMU_addr[4] -pin CORE|_mmu i_IF_addr[4]
load net CORE|_mem|o_MMU_raddr_i_n_14 -attr @rip O[17] -attr @name o_MMU_raddr_i_n_14 -pin CORE|_mem|o_MMU_raddr_i O[17] -pin CORE|_mem|o_MMU_raddr_reg D[17]
load net CORE|MMU_MEM_raddr[19] -attr @rip o_MEM_raddr[19] -attr @name MMU_MEM_raddr[19] -pin CORE|_mem i_MMU_raddr[19] -pin CORE|_mmu o_MEM_raddr[19]
load net CORE|_alu_0|i_IDSUE_d1[10] -attr @rip i_IDSUE_d1[10] -attr @name i_IDSUE_d1[10] -hierPin CORE|_alu_0 i_IDSUE_d1[10] -pin CORE|_alu_0|d1_i I0[10]
load net CORE|_mem|o_MMU_raddr_i_n_15 -attr @rip O[16] -attr @name o_MMU_raddr_i_n_15 -pin CORE|_mem|o_MMU_raddr_i O[16] -pin CORE|_mem|o_MMU_raddr_reg D[16]
load net CORE|MMU_IF_addr[16] -attr @rip o_IF_addr[16] -attr @name MMU_IF_addr[16] -pin CORE|_if i_MMU_addr[16] -pin CORE|_mmu o_IF_addr[16]
load net CORE|_mem|o_MMU_raddr_i_n_16 -attr @rip O[15] -attr @name o_MMU_raddr_i_n_16 -pin CORE|_mem|o_MMU_raddr_i O[15] -pin CORE|_mem|o_MMU_raddr_reg D[15]
load net CORE|_mem|i_IDSUE_d2[24] -attr @rip i_IDSUE_d2[24] -attr @name i_IDSUE_d2[24] -hierPin CORE|_mem i_IDSUE_d2[24] -pin CORE|_mem|d2_i I0[24]
load net CORE|_mem|o_MMU_raddr_i_n_17 -attr @rip O[14] -attr @name o_MMU_raddr_i_n_17 -pin CORE|_mem|o_MMU_raddr_i O[14] -pin CORE|_mem|o_MMU_raddr_reg D[14]
load net CORE|_mem|o_MMU_raddr_i_n_18 -attr @rip O[13] -attr @name o_MMU_raddr_i_n_18 -pin CORE|_mem|o_MMU_raddr_i O[13] -pin CORE|_mem|o_MMU_raddr_reg D[13]
load net CORE|_mem|o_MMU_raddr[16] -attr @rip Q[16] -attr @name o_MMU_raddr[16] -hierPin CORE|_mem o_MMU_raddr[16] -pin CORE|_mem|o_MMU_raddr_reg Q[16]
load net CORE|_alu_0|o_ROB_cnt0 -attr @name o_ROB_cnt0 -pin CORE|_alu_0|o_ROB_cnt0_i O -pin CORE|_alu_0|o_ROB_cnt_reg G
netloc CORE|_alu_0|o_ROB_cnt0 1 7 1 N
load net CORE|_rob|result0[10] -attr @rip(#000000) O[10] -attr @name result0[10] -pin CORE|_rob|result0_i O[10] -pin CORE|_rob|result_reg[31:0] D[10]
load net CORE|_mem|o_MMU_raddr_i_n_19 -attr @rip O[12] -attr @name o_MMU_raddr_i_n_19 -pin CORE|_mem|o_MMU_raddr_i O[12] -pin CORE|_mem|o_MMU_raddr_reg D[12]
load net CORE|IDSUE_ALU[2][86] -attr @rip o_ALU_list[400] -attr @name IDSUE_ALU[2][86] -pin CORE|_alu_2 i_IDSUE_d1[11] -pin CORE|_idsue o_ALU_list[400]
load net CORE|_rob|rd0[3] -attr @rip(#000000) O[3] -attr @name rd0[3] -pin CORE|_rob|rd0_i O[3] -pin CORE|_rob|rd_reg[4:0] D[3]
load net CORE|_rob|i_AM_list[215] -attr @rip(#000000) i_AM_list[215] -attr @name i_AM_list[215] -hierPin CORE|_rob i_AM_list[215] -pin CORE|_rob|excp0_i I[215] -pin CORE|_rob|pc0_i I[215] -pin CORE|_rob|rd0_i I[215] -pin CORE|_rob|result0_i I[215]
load net CORE|_mem|i_MMU_rdata[19] -attr @rip i_MMU_rdata[19] -attr @name i_MMU_rdata[19] -hierPin CORE|_mem i_MMU_rdata[19] -pin CORE|_mem|o_ROB_result_i I4[19]
load net CORE|AM_ROB[1][56] -attr @rip o_ROB_newpc[17] -attr @name AM_ROB[1][56] -pin CORE|_alu_1 o_ROB_newpc[17] -pin CORE|_rob i_AM_list[131]
load net CORE|IDSUE_ALU[2][113] -attr @rip o_ALU_list[427] -attr @name IDSUE_ALU[2][113] -pin CORE|_alu_2 i_IDSUE_funct3[2] -pin CORE|_idsue o_ALU_list[427]
load net CORE|_rob|rd1[25] -attr @rip(#000000) O[25] -attr @name rd1[25] -pin CORE|_rob|rd0_i S[25] -pin CORE|_rob|rd1_i O[25]
load net CORE|_rob|o_AM[19] -attr @rip(#000000) 19 -attr @name o_AM[19] -hierPin CORE|_rob o_AM[19] -pin CORE|_rob|o_AM_reg[35:0] Q[19]
load net CORE|_rob|rd_i_n_0 -attr @name rd_i_n_0 -pin CORE|_rob|rd_i O -pin CORE|_rob|rd_reg[4:0] CE
netloc CORE|_rob|rd_i_n_0 1 13 1 N
load net CORE|MMU_IF_inst[13] -attr @rip o_IF_inst[13] -attr @name MMU_IF_inst[13] -pin CORE|_if i_MMU_inst[13] -pin CORE|_mmu o_IF_inst[13]
load net CORE|ROB_IDSUE_wdata[15] -attr @rip o_IDSUE_wdata[15] -attr @name ROB_IDSUE_wdata[15] -pin CORE|_idsue i_ROB_wdata[15] -pin CORE|_rob o_IDSUE_wdata[15]
load net CORE|IF_MMU_addr[3] -attr @rip o_MMU_addr[3] -attr @name IF_MMU_addr[3] -pin CORE|_if o_MMU_addr[3] -pin CORE|_mmu i_IF_addr[3]
load net CORE|MMU_MEM_raddr[18] -attr @rip o_MEM_raddr[18] -attr @name MMU_MEM_raddr[18] -pin CORE|_mem i_MMU_raddr[18] -pin CORE|_mmu o_MEM_raddr[18]
load net CORE|MMU_IF_addr[17] -attr @rip o_IF_addr[17] -attr @name MMU_IF_addr[17] -pin CORE|_if i_MMU_addr[17] -pin CORE|_mmu o_IF_addr[17]
load net CORE|_mem|o_MMU_raddr[15] -attr @rip Q[15] -attr @name o_MMU_raddr[15] -hierPin CORE|_mem o_MMU_raddr[15] -pin CORE|_mem|o_MMU_raddr_reg Q[15]
load net CORE|_mem|i_IDSUE_d2[25] -attr @rip i_IDSUE_d2[25] -attr @name i_IDSUE_d2[25] -hierPin CORE|_mem i_IDSUE_d2[25] -pin CORE|_mem|d2_i I0[25]
load net CORE|_rob|i_AM_list[214] -attr @rip(#000000) i_AM_list[214] -attr @name i_AM_list[214] -hierPin CORE|_rob i_AM_list[214] -pin CORE|_rob|excp0_i I[214] -pin CORE|_rob|pc0_i I[214] -pin CORE|_rob|rd0_i I[214] -pin CORE|_rob|result0_i I[214]
load net CORE|IDSUE_ALU[2][87] -attr @rip o_ALU_list[401] -attr @name IDSUE_ALU[2][87] -pin CORE|_alu_2 i_IDSUE_d1[12] -pin CORE|_idsue o_ALU_list[401]
load net CORE|_mem|i_MMU_rdata[18] -attr @rip i_MMU_rdata[18] -attr @name i_MMU_rdata[18] -hierPin CORE|_mem i_MMU_rdata[18] -pin CORE|_mem|o_ROB_result_i I4[18]
load net CORE|_rob|i_AM_list[89] -attr @rip(#000000) i_AM_list[89] -attr @name i_AM_list[89] -hierPin CORE|_rob i_AM_list[89] -pin CORE|_rob|excp0_i I[89] -pin CORE|_rob|pc0_i I[89] -pin CORE|_rob|rd0_i I[89] -pin CORE|_rob|result0_i I[89]
load net CORE|_rob|i_AM_list[59] -attr @rip(#000000) i_AM_list[59] -attr @name i_AM_list[59] -hierPin CORE|_rob i_AM_list[59] -pin CORE|_rob|excp0_i I[59] -pin CORE|_rob|pc0_i I[59] -pin CORE|_rob|rd0_i I[59] -pin CORE|_rob|result0_i I[59]
load net CORE|AM_ROB[1][57] -attr @rip o_ROB_newpc[18] -attr @name AM_ROB[1][57] -pin CORE|_alu_1 o_ROB_newpc[18] -pin CORE|_rob i_AM_list[132]
load net CORE|IDSUE_ALU[2][114] -attr @rip o_ALU_list[428] -attr @name IDSUE_ALU[2][114] -pin CORE|_alu_2 i_IDSUE_opcode[0] -pin CORE|_idsue o_ALU_list[428]
load net CORE|_rob|rd1[26] -attr @rip(#000000) O[26] -attr @name rd1[26] -pin CORE|_rob|rd0_i S[26] -pin CORE|_rob|rd1_i O[26]
load net CORE|_alu_0|o_ROB_result0_i__8_n_0 -attr @rip O[2] -attr @name o_ROB_result0_i__8_n_0 -pin CORE|_alu_0|o_ROB_result0_i__8 O[2] -pin CORE|_alu_0|o_ROB_result_i__0 I1[31] -pin CORE|_alu_0|o_ROB_result_i__0 I1[30] -pin CORE|_alu_0|o_ROB_result_i__0 I1[29] -pin CORE|_alu_0|o_ROB_result_i__0 I1[28] -pin CORE|_alu_0|o_ROB_result_i__0 I1[27] -pin CORE|_alu_0|o_ROB_result_i__0 I1[26] -pin CORE|_alu_0|o_ROB_result_i__0 I1[25] -pin CORE|_alu_0|o_ROB_result_i__0 I1[24] -pin CORE|_alu_0|o_ROB_result_i__0 I1[23] -pin CORE|_alu_0|o_ROB_result_i__0 I1[22] -pin CORE|_alu_0|o_ROB_result_i__0 I1[21] -pin CORE|_alu_0|o_ROB_result_i__0 I1[20] -pin CORE|_alu_0|o_ROB_result_i__0 I1[19] -pin CORE|_alu_0|o_ROB_result_i__0 I1[18] -pin CORE|_alu_0|o_ROB_result_i__0 I1[17] -pin CORE|_alu_0|o_ROB_result_i__0 I1[16] -pin CORE|_alu_0|o_ROB_result_i__0 I1[15] -pin CORE|_alu_0|o_ROB_result_i__0 I1[14] -pin CORE|_alu_0|o_ROB_result_i__0 I1[13] -pin CORE|_alu_0|o_ROB_result_i__0 I1[12] -pin CORE|_alu_0|o_ROB_result_i__0 I1[11] -pin CORE|_alu_0|o_ROB_result_i__0 I1[10] -pin CORE|_alu_0|o_ROB_result_i__0 I1[9] -pin CORE|_alu_0|o_ROB_result_i__0 I1[8] -pin CORE|_alu_0|o_ROB_result_i__0 I1[7] -pin CORE|_alu_0|o_ROB_result_i__0 I1[6] -pin CORE|_alu_0|o_ROB_result_i__0 I1[5] -pin CORE|_alu_0|o_ROB_result_i__0 I1[4] -pin CORE|_alu_0|o_ROB_result_i__0 I1[3] -pin CORE|_alu_0|o_ROB_result_i__0 I1[2]
load net CORE|_rob|i_AM_list[130] -attr @rip(#000000) i_AM_list[130] -attr @name i_AM_list[130] -hierPin CORE|_rob i_AM_list[130] -pin CORE|_rob|excp0_i I[130] -pin CORE|_rob|pc0_i I[130] -pin CORE|_rob|rd0_i I[130] -pin CORE|_rob|result0_i I[130]
load net CORE|_alu_0|o_ROB_result0_i__8_n_1 -attr @rip O[1] -attr @name o_ROB_result0_i__8_n_1 -pin CORE|_alu_0|o_ROB_result0_i__8 O[1] -pin CORE|_alu_0|o_ROB_result_i__0 I1[1]
load net CORE|IF_MMU_addr[2] -attr @rip o_MMU_addr[2] -attr @name IF_MMU_addr[2] -pin CORE|_if o_MMU_addr[2] -pin CORE|_mmu i_IF_addr[2]
load net CORE|_alu_0|o_ROB_result0_i__8_n_2 -attr @rip O[0] -attr @name o_ROB_result0_i__8_n_2 -pin CORE|_alu_0|o_ROB_result0_i__8 O[0] -pin CORE|_alu_0|o_ROB_result_i__0 I1[0]
load net CORE|_mem|o_MMU_raddr_i_n_30 -attr @rip O[1] -attr @name o_MMU_raddr_i_n_30 -pin CORE|_mem|o_MMU_raddr_i O[1] -pin CORE|_mem|o_MMU_raddr_reg D[1]
load net CORE|MMU_MEM_raddr[17] -attr @rip o_MEM_raddr[17] -attr @name MMU_MEM_raddr[17] -pin CORE|_mem i_MMU_raddr[17] -pin CORE|_mmu o_MEM_raddr[17]
load net CORE|_mem|o_MMU_raddr_i_n_31 -attr @rip O[0] -attr @name o_MMU_raddr_i_n_31 -pin CORE|_mem|o_MMU_raddr_i O[0] -pin CORE|_mem|o_MMU_raddr_reg D[0]
load net CORE|MMU_IF_inst[14] -attr @rip o_IF_inst[14] -attr @name MMU_IF_inst[14] -pin CORE|_if i_MMU_inst[14] -pin CORE|_mmu o_IF_inst[14]
load net CORE|MMU_IF_addr[14] -attr @rip o_IF_addr[14] -attr @name MMU_IF_addr[14] -pin CORE|_if i_MMU_addr[14] -pin CORE|_mmu o_IF_addr[14]
load net CORE|ROB_IDSUE_wdata[16] -attr @rip o_IDSUE_wdata[16] -attr @name ROB_IDSUE_wdata[16] -pin CORE|_idsue i_ROB_wdata[16] -pin CORE|_rob o_IDSUE_wdata[16]
load net CORE|_mem|o_MMU_raddr[14] -attr @rip Q[14] -attr @name o_MMU_raddr[14] -hierPin CORE|_mem o_MMU_raddr[14] -pin CORE|_mem|o_MMU_raddr_reg Q[14]
load net CORE|IFID_ID_pc[18] -attr @rip o_ID_pc[18] -attr @name IFID_ID_pc[18] -pin CORE|_id i_IFID_pc[18] -pin CORE|_ifid o_ID_pc[18]
load net CORE|_mem|i_IDSUE_d2[26] -attr @rip i_IDSUE_d2[26] -attr @name i_IDSUE_d2[26] -hierPin CORE|_mem i_IDSUE_d2[26] -pin CORE|_mem|d2_i I0[26]
load net CORE|MEM_MMU_waddr[21] -attr @rip o_MEM_waddr[21] -attr @name MEM_MMU_waddr[21] -pin CORE|_mem o_MMU_waddr[21] -pin CORE|_mmu i_MEM_waddr[21] -pin CORE|_mmu o_MEM_waddr[21]
load net CORE|_mem|i_MMU_rdata[17] -attr @rip i_MMU_rdata[17] -attr @name i_MMU_rdata[17] -hierPin CORE|_mem i_MMU_rdata[17] -pin CORE|_mem|o_ROB_result_i I4[17]
load net CORE|_rob|i_AM_list[207] -attr @rip(#000000) i_AM_list[207] -attr @name i_AM_list[207] -hierPin CORE|_rob i_AM_list[207] -pin CORE|_rob|excp0_i I[207] -pin CORE|_rob|pc0_i I[207] -pin CORE|_rob|rd0_i I[207] -pin CORE|_rob|result0_i I[207]
load net CORE|IDSUE_ALU[2][88] -attr @rip o_ALU_list[402] -attr @name IDSUE_ALU[2][88] -pin CORE|_alu_2 i_IDSUE_d1[13] -pin CORE|_idsue o_ALU_list[402]
load net CORE|_rob|i_AM_list[58] -attr @rip(#000000) i_AM_list[58] -attr @name i_AM_list[58] -hierPin CORE|_rob i_AM_list[58] -pin CORE|_rob|excp0_i I[58] -pin CORE|_rob|pc0_i I[58] -pin CORE|_rob|rd0_i I[58] -pin CORE|_rob|result0_i I[58]
load net CORE|IDSUE_MEM[75] -attr @rip o_MEM[75] -attr @name IDSUE_MEM[75] -pin CORE|_idsue o_MEM[75] -pin CORE|_mem i_IDSUE_d1[0]
load net CORE|IDSUE_ALU[2][115] -attr @rip o_ALU_list[429] -attr @name IDSUE_ALU[2][115] -pin CORE|_alu_2 i_IDSUE_opcode[1] -pin CORE|_idsue o_ALU_list[429]
load net CORE|_rob|rd1[27] -attr @rip(#000000) O[27] -attr @name rd1[27] -pin CORE|_rob|rd0_i S[27] -pin CORE|_rob|rd1_i O[27]
load net CORE|MMU_IF_inst[11] -attr @rip o_IF_inst[11] -attr @name MMU_IF_inst[11] -pin CORE|_if i_MMU_inst[11] -pin CORE|_mmu o_IF_inst[11]
load net CORE|IF_MMU_addr[1] -attr @rip o_MMU_addr[1] -attr @name IF_MMU_addr[1] -pin CORE|_if o_MMU_addr[1] -pin CORE|_mmu i_IF_addr[1]
load net CORE|_mem|o_MMU_raddr_i_n_20 -attr @rip O[11] -attr @name o_MMU_raddr_i_n_20 -pin CORE|_mem|o_MMU_raddr_i O[11] -pin CORE|_mem|o_MMU_raddr_reg D[11]
load net CORE|MMU_MEM_raddr[16] -attr @rip o_MEM_raddr[16] -attr @name MMU_MEM_raddr[16] -pin CORE|_mem i_MMU_raddr[16] -pin CORE|_mmu o_MEM_raddr[16]
load net CORE|_mem|o_MMU_raddr_i_n_21 -attr @rip O[10] -attr @name o_MMU_raddr_i_n_21 -pin CORE|_mem|o_MMU_raddr_i O[10] -pin CORE|_mem|o_MMU_raddr_reg D[10]
load net CORE|_mem|d2_reg__0[30] -attr @rip Q[30] -attr @name d2_reg__0[30] -pin CORE|_mem|d2_reg Q[30] -pin CORE|_mem|o_MMU_wdata_reg D[30]
load net CORE|_mem|o_MMU_raddr_i_n_22 -attr @rip O[9] -attr @name o_MMU_raddr_i_n_22 -pin CORE|_mem|o_MMU_raddr_i O[9] -pin CORE|_mem|o_MMU_raddr_reg D[9]
load net CORE|_mem|o_MMU_raddr_i_n_23 -attr @rip O[8] -attr @name o_MMU_raddr_i_n_23 -pin CORE|_mem|o_MMU_raddr_i O[8] -pin CORE|_mem|o_MMU_raddr_reg D[8]
load net CORE|MMU_IF_addr[15] -attr @rip o_IF_addr[15] -attr @name MMU_IF_addr[15] -pin CORE|_if i_MMU_addr[15] -pin CORE|_mmu o_IF_addr[15]
load net CORE|_mem|o_MMU_raddr_i_n_24 -attr @rip O[7] -attr @name o_MMU_raddr_i_n_24 -pin CORE|_mem|o_MMU_raddr_i O[7] -pin CORE|_mem|o_MMU_raddr_reg D[7]
load net CORE|_mem|o_MMU_raddr[13] -attr @rip Q[13] -attr @name o_MMU_raddr[13] -hierPin CORE|_mem o_MMU_raddr[13] -pin CORE|_mem|o_MMU_raddr_reg Q[13]
load net CORE|_mem|o_MMU_raddr_i_n_25 -attr @rip O[6] -attr @name o_MMU_raddr_i_n_25 -pin CORE|_mem|o_MMU_raddr_i O[6] -pin CORE|_mem|o_MMU_raddr_reg D[6]
load net CORE|IF_PCREG_wait -attr @rip 0 -attr @name IF_PCREG_wait -pin CORE|_if o_PCREG_wait -pin CORE|_pcreg i_IF_wait[0]
netloc CORE|IF_PCREG_wait 1 3 3 12340 1958 NJ 1958 13170
load net CORE|_mem|o_MMU_raddr_i_n_26 -attr @rip O[5] -attr @name o_MMU_raddr_i_n_26 -pin CORE|_mem|o_MMU_raddr_i O[5] -pin CORE|_mem|o_MMU_raddr_reg D[5]
load net CORE|IFID_ID_pc[17] -attr @rip o_ID_pc[17] -attr @name IFID_ID_pc[17] -pin CORE|_id i_IFID_pc[17] -pin CORE|_ifid o_ID_pc[17]
load net CORE|_mem|o_MMU_raddr_i_n_27 -attr @rip O[4] -attr @name o_MMU_raddr_i_n_27 -pin CORE|_mem|o_MMU_raddr_i O[4] -pin CORE|_mem|o_MMU_raddr_reg D[4]
load net CORE|MEM_MMU_waddr[20] -attr @rip o_MEM_waddr[20] -attr @name MEM_MMU_waddr[20] -pin CORE|_mem o_MMU_waddr[20] -pin CORE|_mmu i_MEM_waddr[20] -pin CORE|_mmu o_MEM_waddr[20]
load net CORE|_mem|o_MMU_raddr_i_n_28 -attr @rip O[3] -attr @name o_MMU_raddr_i_n_28 -pin CORE|_mem|o_MMU_raddr_i O[3] -pin CORE|_mem|o_MMU_raddr_reg D[3]
load net CORE|_mem|i_IDSUE_d2[27] -attr @rip i_IDSUE_d2[27] -attr @name i_IDSUE_d2[27] -hierPin CORE|_mem i_IDSUE_d2[27] -pin CORE|_mem|d2_i I0[27]
load net CORE|_mem|o_MMU_raddr_i_n_29 -attr @rip O[2] -attr @name o_MMU_raddr_i_n_29 -pin CORE|_mem|o_MMU_raddr_i O[2] -pin CORE|_mem|o_MMU_raddr_reg D[2]
load net CORE|_rob|i_AM_list[208] -attr @rip(#000000) i_AM_list[208] -attr @name i_AM_list[208] -hierPin CORE|_rob i_AM_list[208] -pin CORE|_rob|excp0_i I[208] -pin CORE|_rob|pc0_i I[208] -pin CORE|_rob|rd0_i I[208] -pin CORE|_rob|result0_i I[208]
load net MEM_addr[30] -attr @rip(#000000) addr[30] -pin CORE addr[30] -pin MEM_CTRL addr_[30]
load net CORE|_rob|i_AM_list[57] -attr @rip(#000000) i_AM_list[57] -attr @name i_AM_list[57] -hierPin CORE|_rob i_AM_list[57] -pin CORE|_rob|excp0_i I[57] -pin CORE|_rob|pc0_i I[57] -pin CORE|_rob|rd0_i I[57] -pin CORE|_rob|result0_i I[57]
load net CORE|IDSUE_ALU[2][89] -attr @rip o_ALU_list[403] -attr @name IDSUE_ALU[2][89] -pin CORE|_alu_2 i_IDSUE_d1[14] -pin CORE|_idsue o_ALU_list[403]
load net CORE|_alu_0|i_IDSUE_d1[19] -attr @rip i_IDSUE_d1[19] -attr @name i_IDSUE_d1[19] -hierPin CORE|_alu_0 i_IDSUE_d1[19] -pin CORE|_alu_0|d1_i I0[19]
load net CORE|_mem|i_IDSUE_d1[0] -attr @rip i_IDSUE_d1[0] -attr @name i_IDSUE_d1[0] -hierPin CORE|_mem i_IDSUE_d1[0] -pin CORE|_mem|d1_i I0[0]
load net CORE|IDSUE_MEM[76] -attr @rip o_MEM[76] -attr @name IDSUE_MEM[76] -pin CORE|_idsue o_MEM[76] -pin CORE|_mem i_IDSUE_d1[1]
load net CORE|IDSUE_ALU[2][116] -attr @rip o_ALU_list[430] -attr @name IDSUE_ALU[2][116] -pin CORE|_alu_2 i_IDSUE_opcode[2] -pin CORE|_idsue o_ALU_list[430]
load net CORE|_rob|rd1[28] -attr @rip(#000000) O[28] -attr @name rd1[28] -pin CORE|_rob|rd0_i S[28] -pin CORE|_rob|rd1_i O[28]
load net CORE|MMU_IF_inst[12] -attr @rip o_IF_inst[12] -attr @name MMU_IF_inst[12] -pin CORE|_if i_MMU_inst[12] -pin CORE|_mmu o_IF_inst[12]
load net CORE|IFID_ID_inst[20] -attr @rip o_ID_inst[20] -attr @name IFID_ID_inst[20] -pin CORE|_id i_IFID_inst[20] -pin CORE|_ifid o_ID_inst[20]
load net CORE|_mem|d2_reg__0[31] -attr @rip Q[31] -attr @name d2_reg__0[31] -pin CORE|_mem|d2_reg Q[31] -pin CORE|_mem|o_MMU_wdata_reg D[31]
load net CORE|_mem|o_MMU_raddr[12] -attr @rip Q[12] -attr @name o_MMU_raddr[12] -hierPin CORE|_mem o_MMU_raddr[12] -pin CORE|_mem|o_MMU_raddr_reg Q[12]
load net CORE|IFID_ID_pc[16] -attr @rip o_ID_pc[16] -attr @name IFID_ID_pc[16] -pin CORE|_id i_IFID_pc[16] -pin CORE|_ifid o_ID_pc[16]
load net CORE|IF_IFID_pc[30] -attr @rip o_IFID_pc[30] -attr @name IF_IFID_pc[30] -pin CORE|_if o_IFID_pc[30] -pin CORE|_ifid i_IF_pc[30]
load net CORE|_mem|i_IDSUE_d2[28] -attr @rip i_IDSUE_d2[28] -attr @name i_IDSUE_d2[28] -hierPin CORE|_mem i_IDSUE_d2[28] -pin CORE|_mem|d2_i I0[28]
load net CORE|_rob|i_AM_list[56] -attr @rip(#000000) i_AM_list[56] -attr @name i_AM_list[56] -hierPin CORE|_rob i_AM_list[56] -pin CORE|_rob|excp0_i I[56] -pin CORE|_rob|pc0_i I[56] -pin CORE|_rob|rd0_i I[56] -pin CORE|_rob|result0_i I[56]
load net CORE|MEM_MMU_waddr[23] -attr @rip o_MEM_waddr[23] -attr @name MEM_MMU_waddr[23] -pin CORE|_mem o_MMU_waddr[23] -pin CORE|_mmu i_MEM_waddr[23] -pin CORE|_mmu o_MEM_waddr[23]
load net CORE|_mem|addr[0] -attr @rip Q[0] -attr @name addr[0] -pin CORE|_mem|addr_reg Q[0] -pin CORE|_mem|o_MMU_raddr_i I0[0] -pin CORE|_mem|o_MMU_waddr_reg D[0] -pin CORE|_mem|o_ROB_cnt0_i I1[0] -pin CORE|_mem|o_ROB_result1_i I1[0]
load net CORE|_rob|i_AM_list[209] -attr @rip(#000000) i_AM_list[209] -attr @name i_AM_list[209] -hierPin CORE|_rob i_AM_list[209] -pin CORE|_rob|excp0_i I[209] -pin CORE|_rob|pc0_i I[209] -pin CORE|_rob|rd0_i I[209] -pin CORE|_rob|result0_i I[209]
load net CORE|rw_flag[3] -attr @rip o_MC_rw_flag[3] -attr @name rw_flag[3] -hierPin CORE rw_flag[3] -pin CORE|_mmu o_MC_rw_flag[3]
load net CORE|_mem|i_IDSUE_d1[1] -attr @rip i_IDSUE_d1[1] -attr @name i_IDSUE_d1[1] -hierPin CORE|_mem i_IDSUE_d1[1] -pin CORE|_mem|d1_i I0[1]
load net CORE|IDSUE_MEM[77] -attr @rip o_MEM[77] -attr @name IDSUE_MEM[77] -pin CORE|_idsue o_MEM[77] -pin CORE|_mem i_IDSUE_d1[2]
load net CORE|_alu_0|d2_ready_i_n_0 -attr @name d2_ready_i_n_0 -pin CORE|_alu_0|d2_ready_i O -pin CORE|_alu_0|d2_ready_i__0 I3 -pin CORE|_alu_0|d2_ready_i__0 I6 -pin CORE|_alu_0|d2_ready_i__0 I7
netloc CORE|_alu_0|d2_ready_i_n_0 1 4 1 3010
load net CORE|IDSUE_ALU[2][117] -attr @rip o_ALU_list[431] -attr @name IDSUE_ALU[2][117] -pin CORE|_alu_2 i_IDSUE_opcode[3] -pin CORE|_idsue o_ALU_list[431]
load net CORE|_rob|rd1[29] -attr @rip(#000000) O[29] -attr @name rd1[29] -pin CORE|_rob|rd0_i S[29] -pin CORE|_rob|rd1_i O[29]
load net CORE|_rob|result[20] -attr @name result[20] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[20] -pin CORE|_rob|result_reg[31:0] Q[20]
load net CORE|_mem|o_MMU_raddr[11] -attr @rip Q[11] -attr @name o_MMU_raddr[11] -hierPin CORE|_mem o_MMU_raddr[11] -pin CORE|_mem|o_MMU_raddr_reg Q[11]
load net CORE|IFID_ID_pc[15] -attr @rip o_ID_pc[15] -attr @name IFID_ID_pc[15] -pin CORE|_id i_IFID_pc[15] -pin CORE|_ifid o_ID_pc[15]
load net CORE|_mem|d1[0] -attr @rip Q[0] -attr @name d1[0] -pin CORE|_mem|addr0_i I0[0] -pin CORE|_mem|d1_reg Q[0]
load net CORE|_mem|o_MMU_wdata[20] -attr @rip Q[20] -attr @name o_MMU_wdata[20] -hierPin CORE|_mem o_MMU_wdata[20] -pin CORE|_mem|o_MMU_wdata_reg Q[20]
load net CORE|_rob|i_AM_list[55] -attr @rip(#000000) i_AM_list[55] -attr @name i_AM_list[55] -hierPin CORE|_rob i_AM_list[55] -pin CORE|_rob|excp0_i I[55] -pin CORE|_rob|pc0_i I[55] -pin CORE|_rob|rd0_i I[55] -pin CORE|_rob|result0_i I[55]
load net CORE|MEM_MMU_waddr[22] -attr @rip o_MEM_waddr[22] -attr @name MEM_MMU_waddr[22] -pin CORE|_mem o_MMU_waddr[22] -pin CORE|_mmu i_MEM_waddr[22] -pin CORE|_mmu o_MEM_waddr[22]
load net CORE|_mem|i_IDSUE_d2[29] -attr @rip i_IDSUE_d2[29] -attr @name i_IDSUE_d2[29] -hierPin CORE|_mem i_IDSUE_d2[29] -pin CORE|_mem|d2_i I0[29]
load net CORE|_ifid|i_IF_inst[11] -attr @rip(#000000) i_IF_inst[11] -attr @name i_IF_inst[11] -hierPin CORE|_ifid i_IF_inst[11] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[11]
load net CORE|rw_flag[2] -attr @rip o_MC_rw_flag[2] -attr @name rw_flag[2] -hierPin CORE rw_flag[2] -pin CORE|_mmu o_MC_rw_flag[2]
load net CORE|MMU_IF_inst[10] -attr @rip o_IF_inst[10] -attr @name MMU_IF_inst[10] -pin CORE|_if i_MMU_inst[10] -pin CORE|_mmu o_IF_inst[10]
load net CORE|ROB_IDSUE_wdata[30] -attr @rip o_IDSUE_wdata[30] -attr @name ROB_IDSUE_wdata[30] -pin CORE|_idsue i_ROB_wdata[30] -pin CORE|_rob o_IDSUE_wdata[30]
load net CORE|_mem|i_IDSUE_d1[2] -attr @rip i_IDSUE_d1[2] -attr @name i_IDSUE_d1[2] -hierPin CORE|_mem i_IDSUE_d1[2] -pin CORE|_mem|d1_i I0[2]
load net CORE|IDSUE_MEM[78] -attr @rip o_MEM[78] -attr @name IDSUE_MEM[78] -pin CORE|_idsue o_MEM[78] -pin CORE|_mem i_IDSUE_d1[3]
load net CORE|AM_ROB[1][69] -attr @rip o_ROB_newpc[30] -attr @name AM_ROB[1][69] -pin CORE|_alu_1 o_ROB_newpc[30] -pin CORE|_rob i_AM_list[144]
load net CORE|_mem|o_MMU_raddr[10] -attr @rip Q[10] -attr @name o_MMU_raddr[10] -hierPin CORE|_mem o_MMU_raddr[10] -pin CORE|_mem|o_MMU_raddr_reg Q[10]
load net CORE|IDSUE_ALU[2][118] -attr @rip o_ALU_list[432] -attr @name IDSUE_ALU[2][118] -pin CORE|_alu_2 i_IDSUE_opcode[4] -pin CORE|_idsue o_ALU_list[432]
load net CORE|_mem|d1_ready -attr @name d1_ready -pin CORE|_mem|addr0_i__0 I0 -pin CORE|_mem|addr_i I0 -pin CORE|_mem|d1_ready_reg Q -pin CORE|_mem|o_MMU_raddr_i__2 I0 -pin CORE|_mem|o_ROB_cnt_i S -pin CORE|_mem|o_ROB_result_i__2 S
netloc CORE|_mem|d1_ready 1 3 7 2600 4708 2880 4708 3150J 4778 NJ 4778 NJ 4778 4020 N 4470
load net CORE|_rob|i_AM_list[134] -attr @rip(#000000) i_AM_list[134] -attr @name i_AM_list[134] -hierPin CORE|_rob i_AM_list[134] -pin CORE|_rob|excp0_i I[134] -pin CORE|_rob|pc0_i I[134] -pin CORE|_rob|rd0_i I[134] -pin CORE|_rob|result0_i I[134]
load net CORE|IFID_ID_inst[22] -attr @rip o_ID_inst[22] -attr @name IFID_ID_inst[22] -pin CORE|_id i_IFID_inst[22] -pin CORE|_ifid o_ID_inst[22]
load net CORE|_rob|i_AM_list[54] -attr @rip(#000000) i_AM_list[54] -attr @name i_AM_list[54] -hierPin CORE|_rob i_AM_list[54] -pin CORE|_rob|excp0_i I[54] -pin CORE|_rob|pc0_i I[54] -pin CORE|_rob|rd0_i I[54] -pin CORE|_rob|result0_i I[54]
load net CORE|IDSUE_MEM[71] -attr @rip o_MEM[71] -attr @name IDSUE_MEM[71] -pin CORE|_idsue o_MEM[71] -pin CORE|_mem i_IDSUE_u2[0]
load net CORE|_alu_0|i_IDSUE_d1[16] -attr @rip i_IDSUE_d1[16] -attr @name i_IDSUE_d1[16] -hierPin CORE|_alu_0 i_IDSUE_d1[16] -pin CORE|_alu_0|d1_i I0[16]
load net CORE|_ifid|i_IF_inst[10] -attr @rip(#000000) i_IF_inst[10] -attr @name i_IF_inst[10] -hierPin CORE|_ifid i_IF_inst[10] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[10]
load net CORE|_rob|nw_i__1_n_0 -attr @rip(#000000) O[2] -attr @name nw_i__1_n_0 -pin CORE|_rob|nw_i__1 O[2] -pin CORE|_rob|nw_reg[3:0] D[2]
load net CORE|MEM_MMU_waddr[25] -attr @rip o_MEM_waddr[25] -attr @name MEM_MMU_waddr[25] -pin CORE|_mem o_MMU_waddr[25] -pin CORE|_mmu i_MEM_waddr[25] -pin CORE|_mmu o_MEM_waddr[25]
load net CORE|_mem|addr[2] -attr @rip Q[2] -attr @name addr[2] -pin CORE|_mem|addr_reg Q[2] -pin CORE|_mem|o_MMU_raddr_i I0[2] -pin CORE|_mem|o_MMU_waddr_reg D[2] -pin CORE|_mem|o_ROB_cnt0_i I1[2] -pin CORE|_mem|o_ROB_result1_i I1[2]
load net CORE|_rob|nw_i__1_n_1 -attr @rip(#000000) O[1] -attr @name nw_i__1_n_1 -pin CORE|_rob|nw_i__1 O[1] -pin CORE|_rob|nw_reg[3:0] D[1]
load net CORE|_rob|nw1_i_n_0 -attr @name nw1_i_n_0 -pin CORE|_rob|nw1_i O -pin CORE|_rob|nw_i S
netloc CORE|_rob|nw1_i_n_0 1 4 1 7480
load net CORE|_rob|nw_i__1_n_2 -attr @rip(#000000) O[0] -attr @name nw_i__1_n_2 -pin CORE|_rob|nw_i__1 O[0] -pin CORE|_rob|nw_reg[3:0] D[0]
load net MEM_addr[33] -attr @rip(#000000) addr[33] -pin CORE addr[33] -pin MEM_CTRL addr_[33]
load net CORE|_alu_0|o_ROB_result1[30] -attr @rip O[30] -attr @name o_ROB_result1[30] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[30] -pin CORE|_alu_0|o_ROB_result1_i O[30]
load net CORE|_mem|i_IDSUE_d1[3] -attr @rip i_IDSUE_d1[3] -attr @name i_IDSUE_d1[3] -hierPin CORE|_mem i_IDSUE_d1[3] -pin CORE|_mem|d1_i I0[3]
load net CORE|_rob|i_AM_list[133] -attr @rip(#000000) i_AM_list[133] -attr @name i_AM_list[133] -hierPin CORE|_rob i_AM_list[133] -pin CORE|_rob|excp0_i I[133] -pin CORE|_rob|pc0_i I[133] -pin CORE|_rob|rd0_i I[133] -pin CORE|_rob|result0_i I[133]
load net CORE|IDSUE_ALU[2][119] -attr @rip o_ALU_list[433] -attr @name IDSUE_ALU[2][119] -pin CORE|_alu_2 i_IDSUE_opcode[5] -pin CORE|_idsue o_ALU_list[433]
load net CORE|IFID_ID_inst[21] -attr @rip o_ID_inst[21] -attr @name IFID_ID_inst[21] -pin CORE|_id i_IFID_inst[21] -pin CORE|_ifid o_ID_inst[21]
load net CORE|done[0] -attr @rip done[0] -attr @name done[0] -hierPin CORE done[0] -pin CORE|_mmu i_MC_done[0]
load net CORE|_rob|i_AM_list[83] -attr @rip(#000000) i_AM_list[83] -attr @name i_AM_list[83] -hierPin CORE|_rob i_AM_list[83] -pin CORE|_rob|excp0_i I[83] -pin CORE|_rob|pc0_i I[83] -pin CORE|_rob|rd0_i I[83] -pin CORE|_rob|result0_i I[83]
load net CORE|_rob|i_AM_list[43] -attr @rip(#000000) i_AM_list[43] -attr @name i_AM_list[43] -hierPin CORE|_rob i_AM_list[43] -pin CORE|_rob|excp0_i I[43] -pin CORE|_rob|pc0_i I[43] -pin CORE|_rob|rd0_i I[43] -pin CORE|_rob|result0_i I[43]
load net COMM_write_data[0][19] -attr @rip(#000000) send_data[19] -pin COMM write_datas[19] -pin MEM_CTRL send_data[19]
load net CORE|_alu_0|i_IDSUE_d1[15] -attr @rip i_IDSUE_d1[15] -attr @name i_IDSUE_d1[15] -hierPin CORE|_alu_0 i_IDSUE_d1[15] -pin CORE|_alu_0|d1_i I0[15]
load net CORE|IDSUE_MEM[72] -attr @rip o_MEM[72] -attr @name IDSUE_MEM[72] -pin CORE|_idsue o_MEM[72] -pin CORE|_mem i_IDSUE_u2[1]
load net CORE|_mem|o_MMU_wdata[22] -attr @rip Q[22] -attr @name o_MMU_wdata[22] -hierPin CORE|_mem o_MMU_wdata[22] -pin CORE|_mem|o_MMU_wdata_reg Q[22]
load net CORE|IDSUE_ALU[0][48] -attr @rip o_ALU_list[48] -attr @name IDSUE_ALU[0][48] -pin CORE|_alu_0 i_IDSUE_d2[9] -pin CORE|_idsue o_ALU_list[48]
load net CORE|MEM_MMU_waddr[24] -attr @rip o_MEM_waddr[24] -attr @name MEM_MMU_waddr[24] -pin CORE|_mem o_MMU_waddr[24] -pin CORE|_mmu i_MEM_waddr[24] -pin CORE|_mmu o_MEM_waddr[24]
load net CORE|_mem|addr[1] -attr @rip Q[1] -attr @name addr[1] -pin CORE|_mem|addr_reg Q[1] -pin CORE|_mem|o_MMU_raddr_i I0[1] -pin CORE|_mem|o_MMU_waddr_reg D[1] -pin CORE|_mem|o_ROB_cnt0_i I1[1] -pin CORE|_mem|o_ROB_result1_i I1[1]
load net CORE|_ifid|i_IF_inst[13] -attr @rip(#000000) i_IF_inst[13] -attr @name i_IF_inst[13] -hierPin CORE|_ifid i_IF_inst[13] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[13]
load net CORE|IDSUE_ID_rst -attr @name IDSUE_ID_rst -pin CORE|_id i_IDSUE_rst -pin CORE|_idsue o_ID_rst
netloc CORE|IDSUE_ID_rst 1 1 3 6280 2886 11440J 1318 12340
load net CORE|_rob|pc[17] -attr @name pc[17] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[17] -pin CORE|_rob|pc_reg[31:0] Q[17]
load net CORE|ID_IDSUE_funct3[1] -attr @rip o_IDSUE_funct3[1] -attr @name ID_IDSUE_funct3[1] -pin CORE|_id o_IDSUE_funct3[1] -pin CORE|_idsue i_ID_funct3[1]
load net MEM_addr[34] -attr @rip(#000000) addr[34] -pin CORE addr[34] -pin MEM_CTRL addr_[34]
load net CORE|_rob|i_AM_list[132] -attr @rip(#000000) i_AM_list[132] -attr @name i_AM_list[132] -hierPin CORE|_rob i_AM_list[132] -pin CORE|_rob|excp0_i I[132] -pin CORE|_rob|pc0_i I[132] -pin CORE|_rob|rd0_i I[132] -pin CORE|_rob|result0_i I[132]
load net CORE|_mem|i_IDSUE_d1[4] -attr @rip i_IDSUE_d1[4] -attr @name i_IDSUE_d1[4] -hierPin CORE|_mem i_IDSUE_d1[4] -pin CORE|_mem|d1_i I0[4]
load net CORE|_mem|o_ROB_cnt0 -attr @name o_ROB_cnt0 -pin CORE|_mem|o_ROB_cnt0_i O -pin CORE|_mem|o_ROB_cnt_i__0 I0
netloc CORE|_mem|o_ROB_cnt0 1 8 1 3980
load net CORE|done[1] -attr @rip done[1] -attr @name done[1] -hierPin CORE done[1] -pin CORE|_mmu i_MC_done[1]
load net CORE|IFID_ID_inst[24] -attr @rip o_ID_inst[24] -attr @name IFID_ID_inst[24] -pin CORE|_id i_IFID_inst[24] -pin CORE|_ifid o_ID_inst[24]
load net CORE|_rob|i_AM_list[84] -attr @rip(#000000) i_AM_list[84] -attr @name i_AM_list[84] -hierPin CORE|_rob i_AM_list[84] -pin CORE|_rob|excp0_i I[84] -pin CORE|_rob|pc0_i I[84] -pin CORE|_rob|rd0_i I[84] -pin CORE|_rob|result0_i I[84]
load net CORE|_rob|i_AM_list[44] -attr @rip(#000000) i_AM_list[44] -attr @name i_AM_list[44] -hierPin CORE|_rob i_AM_list[44] -pin CORE|_rob|excp0_i I[44] -pin CORE|_rob|pc0_i I[44] -pin CORE|_rob|rd0_i I[44] -pin CORE|_rob|result0_i I[44]
load net CORE|_mem|o_MMU_wdata[21] -attr @rip Q[21] -attr @name o_MMU_wdata[21] -hierPin CORE|_mem o_MMU_wdata[21] -pin CORE|_mem|o_MMU_wdata_reg Q[21]
load net CORE|IDSUE_ALU[0][47] -attr @rip o_ALU_list[47] -attr @name IDSUE_ALU[0][47] -pin CORE|_alu_0 i_IDSUE_d2[8] -pin CORE|_idsue o_ALU_list[47]
load net CORE|IDSUE_MEM[73] -attr @rip o_MEM[73] -attr @name IDSUE_MEM[73] -pin CORE|_idsue o_MEM[73] -pin CORE|_mem i_IDSUE_u2[2]
load net CORE|IF_IFID_inst[11] -attr @rip o_IFID_inst[11] -attr @name IF_IFID_inst[11] -pin CORE|_if o_IFID_inst[11] -pin CORE|_ifid i_IF_inst[11]
load net CORE|_ifid|i_IF_inst[12] -attr @rip(#000000) i_IF_inst[12] -attr @name i_IF_inst[12] -hierPin CORE|_ifid i_IF_inst[12] -pin CORE|_ifid|o_ID_inst_reg[31:0] D[12]
load net CORE|_alu_0|i_IDSUE_d1[18] -attr @rip i_IDSUE_d1[18] -attr @name i_IDSUE_d1[18] -hierPin CORE|_alu_0 i_IDSUE_d1[18] -pin CORE|_alu_0|d1_i I0[18]
load net MEM_addr[31] -attr @rip(#000000) addr[31] -pin CORE addr[31] -pin MEM_CTRL addr_[31]
load net CORE|_rob|pc[16] -attr @name pc[16] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[16] -pin CORE|_rob|pc_reg[31:0] Q[16]
load net CORE|ID_IDSUE_funct3[0] -attr @rip o_IDSUE_funct3[0] -attr @name ID_IDSUE_funct3[0] -pin CORE|_id o_IDSUE_funct3[0] -pin CORE|_idsue i_ID_funct3[0]
load net CORE|MEM_MMU_waddr[27] -attr @rip o_MEM_waddr[27] -attr @name MEM_MMU_waddr[27] -pin CORE|_mem o_MMU_waddr[27] -pin CORE|_mmu i_MEM_waddr[27] -pin CORE|_mmu o_MEM_waddr[27]
load net CORE|_rob|i_AM_list[0] -attr @rip(#000000) i_AM_list[0] -attr @name i_AM_list[0] -hierPin CORE|_rob i_AM_list[0] -pin CORE|_rob|excp0_i I[0] -pin CORE|_rob|pc0_i I[0] -pin CORE|_rob|rd0_i I[0] -pin CORE|_rob|result0_i I[0]
load net CORE|_mem|d2_ready -attr @name d2_ready -pin CORE|_mem|addr0_i__0 I1 -pin CORE|_mem|d2_ready_reg Q
netloc CORE|_mem|d2_ready 1 3 1 2620
load net CORE|_rob|i_AM_list[131] -attr @rip(#000000) i_AM_list[131] -attr @name i_AM_list[131] -hierPin CORE|_rob i_AM_list[131] -pin CORE|_rob|excp0_i I[131] -pin CORE|_rob|pc0_i I[131] -pin CORE|_rob|rd0_i I[131] -pin CORE|_rob|result0_i I[131]
load net CORE|_mem|i_IDSUE_d1[5] -attr @rip i_IDSUE_d1[5] -attr @name i_IDSUE_d1[5] -hierPin CORE|_mem i_IDSUE_d1[5] -pin CORE|_mem|d1_i I0[5]
load net CORE|_rob|i_AM_list[81] -attr @rip(#000000) i_AM_list[81] -attr @name i_AM_list[81] -hierPin CORE|_rob i_AM_list[81] -pin CORE|_rob|excp0_i I[81] -pin CORE|_rob|pc0_i I[81] -pin CORE|_rob|rd0_i I[81] -pin CORE|_rob|result0_i I[81]
load net CORE|_rob|i_AM_list[41] -attr @rip(#000000) i_AM_list[41] -attr @name i_AM_list[41] -hierPin CORE|_rob i_AM_list[41] -pin CORE|_rob|excp0_i I[41] -pin CORE|_rob|pc0_i I[41] -pin CORE|_rob|rd0_i I[41] -pin CORE|_rob|result0_i I[41]
load net CORE|IFID_ID_inst[23] -attr @rip o_ID_inst[23] -attr @name IFID_ID_inst[23] -pin CORE|_id i_IFID_inst[23] -pin CORE|_ifid o_ID_inst[23]
load net CORE|IFID_ID_pc[19] -attr @rip o_ID_pc[19] -attr @name IFID_ID_pc[19] -pin CORE|_id i_IFID_pc[19] -pin CORE|_ifid o_ID_pc[19]
load net CORE|_rob|rd0[4] -attr @rip(#000000) O[4] -attr @name rd0[4] -pin CORE|_rob|rd0_i O[4] -pin CORE|_rob|rd_reg[4:0] D[4]
load net CORE|IDSUE_ALU[0][46] -attr @rip o_ALU_list[46] -attr @name IDSUE_ALU[0][46] -pin CORE|_alu_0 i_IDSUE_d2[7] -pin CORE|_idsue o_ALU_list[46]
load net CORE|IF_IFID_inst[10] -attr @rip o_IFID_inst[10] -attr @name IF_IFID_inst[10] -pin CORE|_if o_IFID_inst[10] -pin CORE|_ifid i_IF_inst[10]
load net CORE|write_mask[0] -attr @rip o_MC_write_mask[0] -attr @name write_mask[0] -hierPin CORE write_mask[0] -pin CORE|_mmu o_MC_write_mask[0]
load net CORE|_alu_0|i_IDSUE_d1[17] -attr @rip i_IDSUE_d1[17] -attr @name i_IDSUE_d1[17] -hierPin CORE|_alu_0 i_IDSUE_d1[17] -pin CORE|_alu_0|d1_i I0[17]
load net CORE|IDSUE_ALU[0][130] -attr @rip o_ALU_list[130] -attr @name IDSUE_ALU[0][130] -pin CORE|_alu_0 i_IDSUE_pc[9] -pin CORE|_idsue o_ALU_list[130]
load net CORE|IDSUE_MEM[74] -attr @rip o_MEM[74] -attr @name IDSUE_MEM[74] -pin CORE|_idsue o_MEM[74] -pin CORE|_mem i_IDSUE_u2[3]
load net CORE|_mem|o_MMU_wdata[24] -attr @rip Q[24] -attr @name o_MMU_wdata[24] -hierPin CORE|_mem o_MMU_wdata[24] -pin CORE|_mem|o_MMU_wdata_reg Q[24]
load net MEM_addr[32] -attr @rip(#000000) addr[32] -pin CORE addr[32] -pin MEM_CTRL addr_[32]
load net CORE|MEM_MMU_waddr[26] -attr @rip o_MEM_waddr[26] -attr @name MEM_MMU_waddr[26] -pin CORE|_mem o_MMU_waddr[26] -pin CORE|_mmu i_MEM_waddr[26] -pin CORE|_mmu o_MEM_waddr[26]
load net COMM_write_data[0][7] -attr @rip(#000000) send_data[7] -pin COMM write_datas[7] -pin MEM_CTRL send_data[7]
load net CORE|_rob|pc[19] -attr @name pc[19] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[19] -pin CORE|_rob|pc_reg[31:0] Q[19]
load net CORE|IDSUE_ALU[2][70] -attr @rip o_ALU_list[384] -attr @name IDSUE_ALU[2][70] -pin CORE|_alu_2 i_IDSUE_d2[31] -pin CORE|_idsue o_ALU_list[384]
load net CORE|_mem|i_IDSUE_d1[6] -attr @rip i_IDSUE_d1[6] -attr @name i_IDSUE_d1[6] -hierPin CORE|_mem i_IDSUE_d1[6] -pin CORE|_mem|d1_i I0[6]
load net CORE|_rob|i_AM_list[82] -attr @rip(#000000) i_AM_list[82] -attr @name i_AM_list[82] -hierPin CORE|_rob i_AM_list[82] -pin CORE|_rob|excp0_i I[82] -pin CORE|_rob|pc0_i I[82] -pin CORE|_rob|rd0_i I[82] -pin CORE|_rob|result0_i I[82]
load net CORE|_rob|i_AM_list[42] -attr @rip(#000000) i_AM_list[42] -attr @name i_AM_list[42] -hierPin CORE|_rob i_AM_list[42] -pin CORE|_rob|excp0_i I[42] -pin CORE|_rob|pc0_i I[42] -pin CORE|_rob|rd0_i I[42] -pin CORE|_rob|result0_i I[42]
load net COMM_write_data[0][16] -attr @rip(#000000) send_data[16] -pin COMM write_datas[16] -pin MEM_CTRL send_data[16]
load net CORE|_rob|i_AM_list[138] -attr @rip(#000000) i_AM_list[138] -attr @name i_AM_list[138] -hierPin CORE|_rob i_AM_list[138] -pin CORE|_rob|excp0_i I[138] -pin CORE|_rob|pc0_i I[138] -pin CORE|_rob|rd0_i I[138] -pin CORE|_rob|result0_i I[138]
load net CORE|IFID_ID_inst[26] -attr @rip o_ID_inst[26] -attr @name IFID_ID_inst[26] -pin CORE|_id i_IFID_inst[26] -pin CORE|_ifid o_ID_inst[26]
load net CORE|IDSUE_ALU[0][45] -attr @rip o_ALU_list[45] -attr @name IDSUE_ALU[0][45] -pin CORE|_alu_0 i_IDSUE_d2[6] -pin CORE|_idsue o_ALU_list[45]
load net CORE|_mem|d2_reg__0[19] -attr @rip Q[19] -attr @name d2_reg__0[19] -pin CORE|_mem|d2_reg Q[19] -pin CORE|_mem|o_MMU_wdata_reg D[19]
load net CORE|AM_ROB[1][64] -attr @rip o_ROB_newpc[25] -attr @name AM_ROB[1][64] -pin CORE|_alu_1 o_ROB_newpc[25] -pin CORE|_rob i_AM_list[139]
load net CORE|write_mask[1] -attr @rip o_MC_write_mask[1] -attr @name write_mask[1] -hierPin CORE write_mask[1] -pin CORE|_mmu o_MC_write_mask[1]
load net CORE|_mem|o_MMU_wdata[23] -attr @rip Q[23] -attr @name o_MMU_wdata[23] -hierPin CORE|_mem o_MMU_wdata[23] -pin CORE|_mem|o_MMU_wdata_reg Q[23]
load net CORE|IDSUE_ALU[0][131] -attr @rip o_ALU_list[131] -attr @name IDSUE_ALU[0][131] -pin CORE|_alu_0 i_IDSUE_pc[10] -pin CORE|_idsue o_ALU_list[131]
load net CORE|IFID_ID_pc[28] -attr @rip o_ID_pc[28] -attr @name IFID_ID_pc[28] -pin CORE|_id i_IFID_pc[28] -pin CORE|_ifid o_ID_pc[28]
load net CORE|IF_IFID_inst[13] -attr @rip o_IFID_inst[13] -attr @name IF_IFID_inst[13] -pin CORE|_if o_IFID_inst[13] -pin CORE|_ifid i_IF_inst[13]
load net COMM_write_data[0][6] -attr @rip(#000000) send_data[6] -pin COMM write_datas[6] -pin MEM_CTRL send_data[6]
load net CORE|_rob|pc[18] -attr @name pc[18] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[18] -pin CORE|_rob|pc_reg[31:0] Q[18]
load net CORE|_rob|rd[0] -attr @name rd[0] -pin CORE|_rob|o_AM_reg[35:0] D[0] -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] D[0] -pin CORE|_rob|rd_reg[4:0] Q[0]
load net CORE|ID_IDSUE_funct3[2] -attr @rip o_IDSUE_funct3[2] -attr @name ID_IDSUE_funct3[2] -pin CORE|_id o_IDSUE_funct3[2] -pin CORE|_idsue i_ID_funct3[2]
load net CORE|MEM_MMU_waddr[29] -attr @rip o_MEM_waddr[29] -attr @name MEM_MMU_waddr[29] -pin CORE|_mem o_MMU_waddr[29] -pin CORE|_mmu i_MEM_waddr[29] -pin CORE|_mmu o_MEM_waddr[29]
load net CORE|IDSUE_ALU[2][71] -attr @rip o_ALU_list[385] -attr @name IDSUE_ALU[2][71] -pin CORE|_alu_2 i_IDSUE_u2[0] -pin CORE|_idsue o_ALU_list[385]
load net MEM_addr[37] -attr @rip(#000000) addr[37] -pin CORE addr[37] -pin MEM_CTRL addr_[37]
load net CORE|_rob|i_AM_list[200] -attr @rip(#000000) i_AM_list[200] -attr @name i_AM_list[200] -hierPin CORE|_rob i_AM_list[200] -pin CORE|_rob|excp0_i I[200] -pin CORE|_rob|pc0_i I[200] -pin CORE|_rob|rd0_i I[200] -pin CORE|_rob|result0_i I[200]
load net CORE|_mem|i_MMU_rdata[22] -attr @rip i_MMU_rdata[22] -attr @name i_MMU_rdata[22] -hierPin CORE|_mem i_MMU_rdata[22] -pin CORE|_mem|o_ROB_result_i I4[22]
load net COMM_write_data[0][15] -attr @rip(#000000) send_data[15] -pin COMM write_datas[15] -pin MEM_CTRL send_data[15]
load net CORE|_mem|i_IDSUE_d1[7] -attr @rip i_IDSUE_d1[7] -attr @name i_IDSUE_d1[7] -hierPin CORE|_mem i_IDSUE_d1[7] -pin CORE|_mem|d1_i I0[7]
load net CORE|_mem|<const0> -ground -attr @name <const0> -hierPin CORE|_mem o_ROB_newpc[31] -hierPin CORE|_mem o_ROB_newpc[30] -hierPin CORE|_mem o_ROB_newpc[29] -hierPin CORE|_mem o_ROB_newpc[28] -hierPin CORE|_mem o_ROB_newpc[27] -hierPin CORE|_mem o_ROB_newpc[26] -hierPin CORE|_mem o_ROB_newpc[25] -hierPin CORE|_mem o_ROB_newpc[24] -hierPin CORE|_mem o_ROB_newpc[23] -hierPin CORE|_mem o_ROB_newpc[22] -hierPin CORE|_mem o_ROB_newpc[21] -hierPin CORE|_mem o_ROB_newpc[20] -hierPin CORE|_mem o_ROB_newpc[19] -hierPin CORE|_mem o_ROB_newpc[18] -hierPin CORE|_mem o_ROB_newpc[17] -hierPin CORE|_mem o_ROB_newpc[16] -hierPin CORE|_mem o_ROB_newpc[15] -hierPin CORE|_mem o_ROB_newpc[14] -hierPin CORE|_mem o_ROB_newpc[13] -hierPin CORE|_mem o_ROB_newpc[12] -hierPin CORE|_mem o_ROB_newpc[11] -hierPin CORE|_mem o_ROB_newpc[10] -hierPin CORE|_mem o_ROB_newpc[9] -hierPin CORE|_mem o_ROB_newpc[8] -hierPin CORE|_mem o_ROB_newpc[7] -hierPin CORE|_mem o_ROB_newpc[6] -hierPin CORE|_mem o_ROB_newpc[5] -hierPin CORE|_mem o_ROB_newpc[4] -hierPin CORE|_mem o_ROB_newpc[3] -hierPin CORE|_mem o_ROB_newpc[2] -hierPin CORE|_mem o_ROB_newpc[1] -hierPin CORE|_mem o_ROB_newpc[0] -pin CORE|_mem|addr_i I2 -pin CORE|_mem|d1_ready_reg D -pin CORE|_mem|d2_ready_reg D -pin CORE|_mem|o_MMU_raddr_i I1[31] -pin CORE|_mem|o_MMU_raddr_i I1[30] -pin CORE|_mem|o_MMU_raddr_i I1[29] -pin CORE|_mem|o_MMU_raddr_i I1[28] -pin CORE|_mem|o_MMU_raddr_i I1[27] -pin CORE|_mem|o_MMU_raddr_i I1[26] -pin CORE|_mem|o_MMU_raddr_i I1[25] -pin CORE|_mem|o_MMU_raddr_i I1[24] -pin CORE|_mem|o_MMU_raddr_i I1[23] -pin CORE|_mem|o_MMU_raddr_i I1[22] -pin CORE|_mem|o_MMU_raddr_i I1[21] -pin CORE|_mem|o_MMU_raddr_i I1[20] -pin CORE|_mem|o_MMU_raddr_i I1[19] -pin CORE|_mem|o_MMU_raddr_i I1[18] -pin CORE|_mem|o_MMU_raddr_i I1[17] -pin CORE|_mem|o_MMU_raddr_i I1[16] -pin CORE|_mem|o_MMU_raddr_i I1[15] -pin CORE|_mem|o_MMU_raddr_i I1[14] -pin CORE|_mem|o_MMU_raddr_i I1[13] -pin CORE|_mem|o_MMU_raddr_i I1[12] -pin CORE|_mem|o_MMU_raddr_i I1[11] -pin CORE|_mem|o_MMU_raddr_i I1[10] -pin CORE|_mem|o_MMU_raddr_i I1[9] -pin CORE|_mem|o_MMU_raddr_i I1[8] -pin CORE|_mem|o_MMU_raddr_i I1[7] -pin CORE|_mem|o_MMU_raddr_i I1[6] -pin CORE|_mem|o_MMU_raddr_i I1[5] -pin CORE|_mem|o_MMU_raddr_i I1[4] -pin CORE|_mem|o_MMU_raddr_i__1 I1 -pin CORE|_mem|o_MMU_raddr_i__2 I2 -pin CORE|_mem|o_MMU_waddr_i I0 -pin CORE|_mem|o_MMU_waddr_i I2 -pin CORE|_mem|o_MMU_wdata_i I0 -pin CORE|_mem|o_MMU_wdata_i I2 -pin CORE|_mem|o_MMU_wmask_i__1 I1 -pin CORE|_mem|o_MMU_wmask_i__2 I0 -pin CORE|_mem|o_MMU_wmask_i__2 I2 -pin CORE|_mem|o_ROB_cnt_i I1 -pin CORE|_mem|o_ROB_cnt_i__0 I1 -pin CORE|_mem|o_ROB_cnt_i__1 I2 -pin CORE|_mem|o_ROB_result_i I2[31] -pin CORE|_mem|o_ROB_result_i I2[30] -pin CORE|_mem|o_ROB_result_i I2[29] -pin CORE|_mem|o_ROB_result_i I2[28] -pin CORE|_mem|o_ROB_result_i I2[27] -pin CORE|_mem|o_ROB_result_i I2[26] -pin CORE|_mem|o_ROB_result_i I2[25] -pin CORE|_mem|o_ROB_result_i I2[24] -pin CORE|_mem|o_ROB_result_i I2[23] -pin CORE|_mem|o_ROB_result_i I2[22] -pin CORE|_mem|o_ROB_result_i I2[21] -pin CORE|_mem|o_ROB_result_i I2[20] -pin CORE|_mem|o_ROB_result_i I2[19] -pin CORE|_mem|o_ROB_result_i I2[18] -pin CORE|_mem|o_ROB_result_i I2[17] -pin CORE|_mem|o_ROB_result_i I2[16] -pin CORE|_mem|o_ROB_result_i I2[15] -pin CORE|_mem|o_ROB_result_i I2[14] -pin CORE|_mem|o_ROB_result_i I2[13] -pin CORE|_mem|o_ROB_result_i I2[12] -pin CORE|_mem|o_ROB_result_i I2[11] -pin CORE|_mem|o_ROB_result_i I2[10] -pin CORE|_mem|o_ROB_result_i I2[9] -pin CORE|_mem|o_ROB_result_i I2[8] -pin CORE|_mem|o_ROB_result_i I3[31] -pin CORE|_mem|o_ROB_result_i I3[30] -pin CORE|_mem|o_ROB_result_i I3[29] -pin CORE|_mem|o_ROB_result_i I3[28] -pin CORE|_mem|o_ROB_result_i I3[27] -pin CORE|_mem|o_ROB_result_i I3[26] -pin CORE|_mem|o_ROB_result_i I3[25] -pin CORE|_mem|o_ROB_result_i I3[24] -pin CORE|_mem|o_ROB_result_i I3[23] -pin CORE|_mem|o_ROB_result_i I3[22] -pin CORE|_mem|o_ROB_result_i I3[21] -pin CORE|_mem|o_ROB_result_i I3[20] -pin CORE|_mem|o_ROB_result_i I3[19] -pin CORE|_mem|o_ROB_result_i I3[18] -pin CORE|_mem|o_ROB_result_i I3[17] -pin CORE|_mem|o_ROB_result_i I3[16] -pin CORE|_mem|o_ROB_result_i__1 I1 -pin CORE|_mem|o_ROB_result_i__2 I1 -pin CORE|_mem|o_ROB_result_i__3 I1 -pin CORE|_mem|o_ROB_result_i__3 I2
load net CORE|_rob|i_AM_list[137] -attr @rip(#000000) i_AM_list[137] -attr @name i_AM_list[137] -hierPin CORE|_rob i_AM_list[137] -pin CORE|_rob|excp0_i I[137] -pin CORE|_rob|pc0_i I[137] -pin CORE|_rob|rd0_i I[137] -pin CORE|_rob|result0_i I[137]
load net CORE|IDSUE_ALU[1][37] -attr @rip o_ALU_list[194] -attr @name IDSUE_ALU[1][37] -pin CORE|_alu_1 i_IDSUE_imm[30] -pin CORE|_idsue o_ALU_list[194]
load net CORE|IFID_ID_inst[25] -attr @rip o_ID_inst[25] -attr @name IFID_ID_inst[25] -pin CORE|_id i_IFID_inst[25] -pin CORE|_ifid o_ID_inst[25]
load net CORE|IDSUE_ALU[0][44] -attr @rip o_ALU_list[44] -attr @name IDSUE_ALU[0][44] -pin CORE|_alu_0 i_IDSUE_d2[5] -pin CORE|_idsue o_ALU_list[44]
load net CORE|addr[26] -attr @rip o_MC_addr[26] -attr @name addr[26] -hierPin CORE addr[26] -pin CORE|_mmu o_MC_addr[26]
load net CORE|_mem|d2_reg__0[18] -attr @rip Q[18] -attr @name d2_reg__0[18] -pin CORE|_mem|d2_reg Q[18] -pin CORE|_mem|o_MMU_wdata_reg D[18]
load net CORE|_alu_0|o_ROB_result0_i__5_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i__5_n_30 -pin CORE|_alu_0|o_ROB_result0_i__5 O[1] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[1] -pin CORE|_alu_0|o_ROB_result_i I5[1]
load net CORE|_rob|i_AM_list[87] -attr @rip(#000000) i_AM_list[87] -attr @name i_AM_list[87] -hierPin CORE|_rob i_AM_list[87] -pin CORE|_rob|excp0_i I[87] -pin CORE|_rob|pc0_i I[87] -pin CORE|_rob|rd0_i I[87] -pin CORE|_rob|result0_i I[87]
load net CORE|AM_ROB[1][63] -attr @rip o_ROB_newpc[24] -attr @name AM_ROB[1][63] -pin CORE|_alu_1 o_ROB_newpc[24] -pin CORE|_rob i_AM_list[138]
load net CORE|_alu_0|o_ROB_result0_i__5_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i__5_n_31 -pin CORE|_alu_0|o_ROB_result0_i__5 O[0] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[0] -pin CORE|_alu_0|o_ROB_result_i I5[0]
load net CORE|_rob|pc[13] -attr @name pc[13] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[13] -pin CORE|_rob|pc_reg[31:0] Q[13]
load net CORE|IF_IFID_inst[12] -attr @rip o_IFID_inst[12] -attr @name IF_IFID_inst[12] -pin CORE|_if o_IFID_inst[12] -pin CORE|_ifid i_IF_inst[12]
load net CORE|IDSUE_ALU[0][132] -attr @rip o_ALU_list[132] -attr @name IDSUE_ALU[0][132] -pin CORE|_alu_0 i_IDSUE_pc[11] -pin CORE|_idsue o_ALU_list[132]
load net CORE|IFID_ID_pc[29] -attr @rip o_ID_pc[29] -attr @name IFID_ID_pc[29] -pin CORE|_id i_IFID_pc[29] -pin CORE|_ifid o_ID_pc[29]
load net CORE|_alu_0|o_ROB_result1_i__0_n_0 -attr @rip O[31] -attr @name o_ROB_result1_i__0_n_0 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[31] -pin CORE|_alu_0|o_ROB_result1_i__0 O[31]
load net CORE|_mem|o_MMU_wdata[26] -attr @rip Q[26] -attr @name o_MMU_wdata[26] -hierPin CORE|_mem o_MMU_wdata[26] -pin CORE|_mem|o_MMU_wdata_reg Q[26]
load net CORE|_mem|i_IDSUE_funct3[2] -attr @rip i_IDSUE_funct3[2] -attr @name i_IDSUE_funct3[2] -hierPin CORE|_mem i_IDSUE_funct3[2] -pin CORE|_mem|o_MMU_raddr_i__0 A[2] -pin CORE|_mem|o_MMU_wmask_i A[2] -pin CORE|_mem|o_MMU_wmask_i__0 A[2] -pin CORE|_mem|o_ROB_result_i S[2] -pin CORE|_mem|o_ROB_result_i__0 A[2]
load net CORE|MMU_IF_addr[20] -attr @rip o_IF_addr[20] -attr @name MMU_IF_addr[20] -pin CORE|_if i_MMU_addr[20] -pin CORE|_mmu o_IF_addr[20]
load net CORE|_alu_0|o_ROB_result1_i__0_n_1 -attr @rip O[30] -attr @name o_ROB_result1_i__0_n_1 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[30] -pin CORE|_alu_0|o_ROB_result1_i__0 O[30]
load net CORE|MEM_MMU_waddr[28] -attr @rip o_MEM_waddr[28] -attr @name MEM_MMU_waddr[28] -pin CORE|_mem o_MMU_waddr[28] -pin CORE|_mmu i_MEM_waddr[28] -pin CORE|_mmu o_MEM_waddr[28]
load net CORE|_rob|rd[1] -attr @name rd[1] -pin CORE|_rob|o_AM_reg[35:0] D[1] -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] D[1] -pin CORE|_rob|rd_reg[4:0] Q[1]
load net CORE|_alu_0|o_ROB_result1_i__0_n_2 -attr @rip O[29] -attr @name o_ROB_result1_i__0_n_2 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[29] -pin CORE|_alu_0|o_ROB_result1_i__0 O[29]
load net CORE|_alu_0|o_ROB_result1_i__0_n_3 -attr @rip O[28] -attr @name o_ROB_result1_i__0_n_3 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[28] -pin CORE|_alu_0|o_ROB_result1_i__0 O[28]
load net COMM_write_data[0][9] -attr @rip(#000000) send_data[9] -pin COMM write_datas[9] -pin MEM_CTRL send_data[9]
load net CORE|IDSUE_ALU[2][72] -attr @rip o_ALU_list[386] -attr @name IDSUE_ALU[2][72] -pin CORE|_alu_2 i_IDSUE_u2[1] -pin CORE|_idsue o_ALU_list[386]
load net CORE|_alu_0|o_ROB_result1_i__0_n_4 -attr @rip O[27] -attr @name o_ROB_result1_i__0_n_4 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[27] -pin CORE|_alu_0|o_ROB_result1_i__0 O[27]
load net MEM_addr[38] -attr @rip(#000000) addr[38] -pin CORE addr[38] -pin MEM_CTRL addr_[38]
load net CORE|_rob|i_AM_list[40] -attr @rip(#000000) i_AM_list[40] -attr @name i_AM_list[40] -hierPin CORE|_rob i_AM_list[40] -pin CORE|_rob|excp0_i I[40] -pin CORE|_rob|pc0_i I[40] -pin CORE|_rob|rd0_i I[40] -pin CORE|_rob|result0_i I[40]
load net CORE|_rob|i_AM_list[201] -attr @rip(#000000) i_AM_list[201] -attr @name i_AM_list[201] -hierPin CORE|_rob i_AM_list[201] -pin CORE|_rob|excp0_i I[201] -pin CORE|_rob|pc0_i I[201] -pin CORE|_rob|rd0_i I[201] -pin CORE|_rob|result0_i I[201]
load net CORE|_alu_0|o_ROB_result1_i__0_n_5 -attr @rip O[26] -attr @name o_ROB_result1_i__0_n_5 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[26] -pin CORE|_alu_0|o_ROB_result1_i__0 O[26]
load net CORE|_alu_0|o_ROB_result1_i__0_n_6 -attr @rip O[25] -attr @name o_ROB_result1_i__0_n_6 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[25] -pin CORE|_alu_0|o_ROB_result1_i__0 O[25]
load net CORE|_mem|i_MMU_rdata[23] -attr @rip i_MMU_rdata[23] -attr @name i_MMU_rdata[23] -hierPin CORE|_mem i_MMU_rdata[23] -pin CORE|_mem|o_ROB_result_i I4[23]
load net CORE|_rob|i_AM_list[136] -attr @rip(#000000) i_AM_list[136] -attr @name i_AM_list[136] -hierPin CORE|_rob i_AM_list[136] -pin CORE|_rob|excp0_i I[136] -pin CORE|_rob|pc0_i I[136] -pin CORE|_rob|rd0_i I[136] -pin CORE|_rob|result0_i I[136]
load net CORE|_mem|i_IDSUE_d1[8] -attr @rip i_IDSUE_d1[8] -attr @name i_IDSUE_d1[8] -hierPin CORE|_mem i_IDSUE_d1[8] -pin CORE|_mem|d1_i I0[8]
load net CORE|_alu_0|o_ROB_result1_i__0_n_7 -attr @rip O[24] -attr @name o_ROB_result1_i__0_n_7 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[24] -pin CORE|_alu_0|o_ROB_result1_i__0 O[24]
load net CORE|IDSUE_ALU[0][43] -attr @rip o_ALU_list[43] -attr @name IDSUE_ALU[0][43] -pin CORE|_alu_0 i_IDSUE_d2[4] -pin CORE|_idsue o_ALU_list[43]
load net CORE|_mem|<const1> -power -attr @name <const1> -pin CORE|_mem|d1_i__0 I0 -pin CORE|_mem|d1_ready_i I0 -pin CORE|_mem|d2_i__0 I0 -pin CORE|_mem|d2_ready_i I0 -pin CORE|_mem|o_MMU_raddr_i I1[3] -pin CORE|_mem|o_MMU_raddr_i I1[2] -pin CORE|_mem|o_MMU_raddr_i I1[1] -pin CORE|_mem|o_MMU_raddr_i I1[0]
load net CORE|addr[25] -attr @rip o_MC_addr[25] -attr @name addr[25] -hierPin CORE addr[25] -pin CORE|_mmu o_MC_addr[25]
load net CORE|_alu_0|o_ROB_result1_i__0_n_8 -attr @rip O[23] -attr @name o_ROB_result1_i__0_n_8 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[23] -pin CORE|_alu_0|o_ROB_result1_i__0 O[23]
load net COMM_write_data[0][18] -attr @rip(#000000) send_data[18] -pin COMM write_datas[18] -pin MEM_CTRL send_data[18]
load net CORE|_alu_0|o_ROB_result0_i__5_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i__5_n_20 -pin CORE|_alu_0|o_ROB_result0_i__5 O[11] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[11] -pin CORE|_alu_0|o_ROB_result_i I5[11]
load net CORE|_alu_0|o_ROB_result1_i__0_n_9 -attr @rip O[22] -attr @name o_ROB_result1_i__0_n_9 -pin CORE|_alu_0|o_ROB_result0_i__7 I0[22] -pin CORE|_alu_0|o_ROB_result1_i__0 O[22]
load net CORE|IDSUE_ALU[2][128] -attr @rip o_ALU_list[442] -attr @name IDSUE_ALU[2][128] -pin CORE|_alu_2 i_IDSUE_pc[7] -pin CORE|_idsue o_ALU_list[442]
load net CORE|IDSUE_ALU[1][38] -attr @rip o_ALU_list[195] -attr @name IDSUE_ALU[1][38] -pin CORE|_alu_1 i_IDSUE_imm[31] -pin CORE|_idsue o_ALU_list[195]
load net CORE|AM_ROB[1][62] -attr @rip o_ROB_newpc[23] -attr @name AM_ROB[1][62] -pin CORE|_alu_1 o_ROB_newpc[23] -pin CORE|_rob i_AM_list[137]
load net CORE|_alu_0|o_ROB_result0_i__5_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i__5_n_21 -pin CORE|_alu_0|o_ROB_result0_i__5 O[10] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[10] -pin CORE|_alu_0|o_ROB_result_i I5[10]
load net CORE|_rob|pc[12] -attr @name pc[12] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[12] -pin CORE|_rob|pc_reg[31:0] Q[12]
load net CORE|_alu_0|o_ROB_result0_i__5_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i__5_n_22 -pin CORE|_alu_0|o_ROB_result0_i__5 O[9] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[9] -pin CORE|_alu_0|o_ROB_result_i I5[9]
load net CORE|IFID_ID_inst[28] -attr @rip o_ID_inst[28] -attr @name IFID_ID_inst[28] -pin CORE|_id i_IFID_inst[28] -pin CORE|_ifid o_ID_inst[28]
load net CORE|_rob|i_AM_list[88] -attr @rip(#000000) i_AM_list[88] -attr @name i_AM_list[88] -hierPin CORE|_rob i_AM_list[88] -pin CORE|_rob|excp0_i I[88] -pin CORE|_rob|pc0_i I[88] -pin CORE|_rob|rd0_i I[88] -pin CORE|_rob|result0_i I[88]
load net MEM_busy[0] -attr @rip(#000000) busy[0] -pin CORE busy[0] -pin MEM_CTRL busy[0]
load net CORE|ROB_AM_udata[10] -attr @rip o_AM[10] -attr @name ROB_AM_udata[10] -pin CORE|_alu_0 i_ROB_udata[10] -pin CORE|_alu_1 i_ROB_udata[10] -pin CORE|_alu_2 i_ROB_udata[10] -pin CORE|_mem i_ROB_udata[10] -pin CORE|_rob o_AM[10]
load net CORE|_alu_0|o_ROB_result0_i__5_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i__5_n_23 -pin CORE|_alu_0|o_ROB_result0_i__5 O[8] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[8] -pin CORE|_alu_0|o_ROB_result_i I5[8]
load net CORE|_alu_0|o_ROB_result0_i__5_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i__5_n_24 -pin CORE|_alu_0|o_ROB_result0_i__5 O[7] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[7] -pin CORE|_alu_0|o_ROB_result_i I5[7]
load net CORE|_alu_0|o_ROB_result0_i__5_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i__5_n_25 -pin CORE|_alu_0|o_ROB_result0_i__5 O[6] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[6] -pin CORE|_alu_0|o_ROB_result_i I5[6]
load net CORE|_alu_0|o_ROB_result0_i__5_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i__5_n_26 -pin CORE|_alu_0|o_ROB_result0_i__5 O[5] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[5] -pin CORE|_alu_0|o_ROB_result_i I5[5]
load net CORE|_mem|o_MMU_wdata[25] -attr @rip Q[25] -attr @name o_MMU_wdata[25] -hierPin CORE|_mem o_MMU_wdata[25] -pin CORE|_mem|o_MMU_wdata_reg Q[25]
load net CORE|IF_IFID_inst[15] -attr @rip o_IFID_inst[15] -attr @name IF_IFID_inst[15] -pin CORE|_if o_IFID_inst[15] -pin CORE|_ifid i_IF_inst[15]
load net CORE|IDSUE_ALU[0][133] -attr @rip o_ALU_list[133] -attr @name IDSUE_ALU[0][133] -pin CORE|_alu_0 i_IDSUE_pc[12] -pin CORE|_idsue o_ALU_list[133]
load net CORE|_alu_0|o_ROB_result0_i__5_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i__5_n_27 -pin CORE|_alu_0|o_ROB_result0_i__5 O[4] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[4] -pin CORE|_alu_0|o_ROB_result_i I5[4]
load net CORE|_alu_0|o_ROB_result0_i__6_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i__6_n_0 -pin CORE|_alu_0|o_ROB_result0_i__6 O[31] -pin CORE|_alu_0|o_ROB_result_i I6[31]
load net CORE|_alu_0|o_ROB_result0_i__5_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i__5_n_28 -pin CORE|_alu_0|o_ROB_result0_i__5 O[3] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[3] -pin CORE|_alu_0|o_ROB_result_i I5[3]
load net CORE|_alu_0|o_ROB_result0_i__6_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i__6_n_1 -pin CORE|_alu_0|o_ROB_result0_i__6 O[30] -pin CORE|_alu_0|o_ROB_result_i I6[30]
load net MEM_addr[35] -attr @rip(#000000) addr[35] -pin CORE addr[35] -pin MEM_CTRL addr_[35]
load net CORE|_alu_0|o_ROB_result0_i__5_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i__5_n_29 -pin CORE|_alu_0|o_ROB_result0_i__5 O[2] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[2] -pin CORE|_alu_0|o_ROB_result_i I5[2]
load net CORE|_alu_0|o_ROB_result0_i__6_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i__6_n_2 -pin CORE|_alu_0|o_ROB_result0_i__6 O[29] -pin CORE|_alu_0|o_ROB_result_i I6[29]
load net COMM_write_data[0][8] -attr @rip(#000000) send_data[8] -pin COMM write_datas[8] -pin MEM_CTRL send_data[8]
load net CORE|_alu_0|o_ROB_result0_i__6_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i__6_n_3 -pin CORE|_alu_0|o_ROB_result0_i__6 O[28] -pin CORE|_alu_0|o_ROB_result_i I6[28]
load net CORE|_rob|rd[2] -attr @name rd[2] -pin CORE|_rob|o_AM_reg[35:0] D[2] -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] D[2] -pin CORE|_rob|rd_reg[4:0] Q[2]
load net CORE|_alu_0|o_ROB_result0_i__6_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i__6_n_4 -pin CORE|_alu_0|o_ROB_result0_i__6 O[27] -pin CORE|_alu_0|o_ROB_result_i I6[27]
load net CORE|_mem|addr[8] -attr @rip Q[8] -attr @name addr[8] -pin CORE|_mem|addr_reg Q[8] -pin CORE|_mem|o_MMU_raddr_i I0[8] -pin CORE|_mem|o_MMU_waddr_reg D[8] -pin CORE|_mem|o_ROB_cnt0_i I1[8] -pin CORE|_mem|o_ROB_result1_i I1[8]
load net CORE|IDSUE_ALU[2][73] -attr @rip o_ALU_list[387] -attr @name IDSUE_ALU[2][73] -pin CORE|_alu_2 i_IDSUE_u2[2] -pin CORE|_idsue o_ALU_list[387]
load net CORE|_alu_0|o_ROB_result0_i__11_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i__11_n_30 -pin CORE|_alu_0|o_ROB_result0_i__11 O[1] -pin CORE|_alu_0|o_ROB_result_i__0 I4[1]
load net CORE|_alu_0|o_ROB_result0_i__6_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i__6_n_5 -pin CORE|_alu_0|o_ROB_result0_i__6 O[26] -pin CORE|_alu_0|o_ROB_result_i I6[26]
load net CORE|_rob|i_AM_list[135] -attr @rip(#000000) i_AM_list[135] -attr @name i_AM_list[135] -hierPin CORE|_rob i_AM_list[135] -pin CORE|_rob|excp0_i I[135] -pin CORE|_rob|pc0_i I[135] -pin CORE|_rob|rd0_i I[135] -pin CORE|_rob|result0_i I[135]
load net CORE|_rob|i_AM_list[202] -attr @rip(#000000) i_AM_list[202] -attr @name i_AM_list[202] -hierPin CORE|_rob i_AM_list[202] -pin CORE|_rob|excp0_i I[202] -pin CORE|_rob|pc0_i I[202] -pin CORE|_rob|rd0_i I[202] -pin CORE|_rob|result0_i I[202]
load net CORE|_alu_0|o_ROB_result0_i__11_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i__11_n_31 -pin CORE|_alu_0|o_ROB_result0_i__11 O[0] -pin CORE|_alu_0|o_ROB_result_i__0 I4[0]
load net CORE|_alu_0|o_ROB_result0_i__6_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i__6_n_6 -pin CORE|_alu_0|o_ROB_result0_i__6 O[25] -pin CORE|_alu_0|o_ROB_result_i I6[25]
load net CORE|IDSUE_ALU[1][35] -attr @rip o_ALU_list[192] -attr @name IDSUE_ALU[1][35] -pin CORE|_alu_1 i_IDSUE_imm[28] -pin CORE|_idsue o_ALU_list[192]
load net CORE|IDSUE_ALU[0][42] -attr @rip o_ALU_list[42] -attr @name IDSUE_ALU[0][42] -pin CORE|_alu_0 i_IDSUE_d2[3] -pin CORE|_idsue o_ALU_list[42]
load net CORE|IDSUE_ALU[2][75] -attr @rip o_ALU_list[389] -attr @name IDSUE_ALU[2][75] -pin CORE|_alu_2 i_IDSUE_d1[0] -pin CORE|_idsue o_ALU_list[389]
load net CORE|addr[24] -attr @rip o_MC_addr[24] -attr @name addr[24] -hierPin CORE addr[24] -pin CORE|_mmu o_MC_addr[24]
load net CORE|_alu_0|o_ROB_result0_i__6_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i__6_n_7 -pin CORE|_alu_0|o_ROB_result0_i__6 O[24] -pin CORE|_alu_0|o_ROB_result_i I6[24]
load net COMM_write_data[0][17] -attr @rip(#000000) send_data[17] -pin COMM write_datas[17] -pin MEM_CTRL send_data[17]
load net CORE|_alu_0|o_ROB_result0_i__5_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i__5_n_10 -pin CORE|_alu_0|o_ROB_result0_i__5 O[21] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[21] -pin CORE|_alu_0|o_ROB_result_i I5[21]
load net CORE|_alu_0|o_ROB_result0_i__6_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i__6_n_8 -pin CORE|_alu_0|o_ROB_result0_i__6 O[23] -pin CORE|_alu_0|o_ROB_result_i I6[23]
load net CORE|IDSUE_MEM[60] -attr @rip o_MEM[60] -attr @name IDSUE_MEM[60] -pin CORE|_idsue o_MEM[60] -pin CORE|_mem i_IDSUE_d2[21]
load net CORE|_rob|i_AM_list[85] -attr @rip(#000000) i_AM_list[85] -attr @name i_AM_list[85] -hierPin CORE|_rob i_AM_list[85] -pin CORE|_rob|excp0_i I[85] -pin CORE|_rob|pc0_i I[85] -pin CORE|_rob|rd0_i I[85] -pin CORE|_rob|result0_i I[85]
load net CORE|_mem|i_IDSUE_d1[9] -attr @rip i_IDSUE_d1[9] -attr @name i_IDSUE_d1[9] -hierPin CORE|_mem i_IDSUE_d1[9] -pin CORE|_mem|d1_i I0[9]
load net CORE|_mem|i_MMU_rdata[24] -attr @rip i_MMU_rdata[24] -attr @name i_MMU_rdata[24] -hierPin CORE|_mem i_MMU_rdata[24] -pin CORE|_mem|o_ROB_result_i I4[24]
load net CORE|AM_ROB[1][61] -attr @rip o_ROB_newpc[22] -attr @name AM_ROB[1][61] -pin CORE|_alu_1 o_ROB_newpc[22] -pin CORE|_rob i_AM_list[136]
load net CORE|_alu_0|o_ROB_result0_i__5_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i__5_n_11 -pin CORE|_alu_0|o_ROB_result0_i__5 O[20] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[20] -pin CORE|_alu_0|o_ROB_result_i I5[20]
load net CORE|_alu_0|o_ROB_result0_i__6_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i__6_n_9 -pin CORE|_alu_0|o_ROB_result0_i__6 O[22] -pin CORE|_alu_0|o_ROB_result_i I6[22]
load net CORE|_alu_0|o_ROB_result0_i__5_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i__5_n_12 -pin CORE|_alu_0|o_ROB_result0_i__5 O[19] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[19] -pin CORE|_alu_0|o_ROB_result_i I5[19]
load net CORE|IDSUE_ALU[2][129] -attr @rip o_ALU_list[443] -attr @name IDSUE_ALU[2][129] -pin CORE|_alu_2 i_IDSUE_pc[8] -pin CORE|_idsue o_ALU_list[443]
load net CORE|IFID_ID_inst[27] -attr @rip o_ID_inst[27] -attr @name IFID_ID_inst[27] -pin CORE|_id i_IFID_inst[27] -pin CORE|_ifid o_ID_inst[27]
load net CORE|_alu_0|o_ROB_result0_i__5_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i__5_n_13 -pin CORE|_alu_0|o_ROB_result0_i__5 O[18] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[18] -pin CORE|_alu_0|o_ROB_result_i I5[18]
load net CORE|_alu_0|nw_cnt[0] -attr @rip Q[0] -attr @name nw_cnt[0] -pin CORE|_alu_0|d1_ready0_i I1[0] -pin CORE|_alu_0|nw_cnt_reg Q[0] -pin CORE|_alu_0|o_ROB_cnt_reg D[0]
load net CORE|_alu_0|o_ROB_result0_i__5_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i__5_n_14 -pin CORE|_alu_0|o_ROB_result0_i__5 O[17] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[17] -pin CORE|_alu_0|o_ROB_result_i I5[17]
load net CORE|ROB_AM_udata[1] -attr @rip o_AM[1] -attr @name ROB_AM_udata[1] -pin CORE|_alu_0 i_ROB_udata[1] -pin CORE|_alu_1 i_ROB_udata[1] -pin CORE|_alu_2 i_ROB_udata[1] -pin CORE|_mem i_ROB_udata[1] -pin CORE|_rob o_AM[1]
load net MEM_busy[1] -attr @rip(#000000) busy[1] -pin CORE busy[1] -pin MEM_CTRL busy[1]
load net CORE|_alu_0|o_ROB_result0_i__5_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i__5_n_15 -pin CORE|_alu_0|o_ROB_result0_i__5 O[16] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[16] -pin CORE|_alu_0|o_ROB_result_i I5[16]
load net CORE|_rob|pc[15] -attr @name pc[15] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[15] -pin CORE|_rob|pc_reg[31:0] Q[15]
load net CORE|_alu_0|o_ROB_result0_i__5_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i__5_n_16 -pin CORE|_alu_0|o_ROB_result0_i__5 O[15] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[15] -pin CORE|_alu_0|o_ROB_result_i I5[15]
load net CORE|IF_IFID_inst[14] -attr @rip o_IFID_inst[14] -attr @name IF_IFID_inst[14] -pin CORE|_if o_IFID_inst[14] -pin CORE|_ifid i_IF_inst[14]
load net COMM_read_flag[0] -attr @rip(#000000) 0 -pin COMM read_flags[0] -pin MEM_CTRL recv_flag
netloc COMM_read_flag[0] 1 5 1 1950
load net CORE|_alu_0|o_ROB_result0_i__5_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i__5_n_17 -pin CORE|_alu_0|o_ROB_result0_i__5 O[14] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[14] -pin CORE|_alu_0|o_ROB_result_i I5[14]
load net CORE|_alu_0|o_ROB_result0_i__5_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i__5_n_18 -pin CORE|_alu_0|o_ROB_result0_i__5 O[13] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[13] -pin CORE|_alu_0|o_ROB_result_i I5[13]
load net CORE|IDSUE_ALU[0][134] -attr @rip o_ALU_list[134] -attr @name IDSUE_ALU[0][134] -pin CORE|_alu_0 i_IDSUE_pc[13] -pin CORE|_idsue o_ALU_list[134]
load net CORE|_alu_0|o_ROB_result0_i__5_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i__5_n_19 -pin CORE|_alu_0|o_ROB_result0_i__5 O[12] -pin CORE|_alu_0|o_ROB_result0_i__6 I0[12] -pin CORE|_alu_0|o_ROB_result_i I5[12]
load net MEM_addr[36] -attr @rip(#000000) addr[36] -pin CORE addr[36] -pin MEM_CTRL addr_[36]
load net COMM_write_data[0][12] -attr @rip(#000000) send_data[12] -pin COMM write_datas[12] -pin MEM_CTRL send_data[12]
load net CORE|MMU_IF_addr[22] -attr @rip o_IF_addr[22] -attr @name MMU_IF_addr[22] -pin CORE|_if i_MMU_addr[22] -pin CORE|_mmu o_IF_addr[22]
load net CORE|_mem|addr[7] -attr @rip Q[7] -attr @name addr[7] -pin CORE|_mem|addr_reg Q[7] -pin CORE|_mem|o_MMU_raddr_i I0[7] -pin CORE|_mem|o_MMU_waddr_reg D[7] -pin CORE|_mem|o_ROB_cnt0_i I1[7] -pin CORE|_mem|o_ROB_result1_i I1[7]
load net CORE|_alu_0|o_ROB_result0_i__11_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i__11_n_20 -pin CORE|_alu_0|o_ROB_result0_i__11 O[11] -pin CORE|_alu_0|o_ROB_result_i__0 I4[11]
load net CORE|_rob|rd[3] -attr @name rd[3] -pin CORE|_rob|o_AM_reg[35:0] D[3] -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] D[3] -pin CORE|_rob|rd_reg[4:0] Q[3]
load net CORE|_alu_0|o_ROB_result0_i__11_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i__11_n_21 -pin CORE|_alu_0|o_ROB_result0_i__11 O[10] -pin CORE|_alu_0|o_ROB_result_i__0 I4[10]
load net CORE|IDSUE_ALU[0][41] -attr @rip o_ALU_list[41] -attr @name IDSUE_ALU[0][41] -pin CORE|_alu_0 i_IDSUE_d2[2] -pin CORE|_idsue o_ALU_list[41]
load net CORE|IDSUE_ALU[2][74] -attr @rip o_ALU_list[388] -attr @name IDSUE_ALU[2][74] -pin CORE|_alu_2 i_IDSUE_u2[3] -pin CORE|_idsue o_ALU_list[388]
load net CORE|addr[23] -attr @rip o_MC_addr[23] -attr @name addr[23] -hierPin CORE addr[23] -pin CORE|_mmu o_MC_addr[23]
load net CORE|_alu_0|o_ROB_result0_i__11_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i__11_n_22 -pin CORE|_alu_0|o_ROB_result0_i__11 O[9] -pin CORE|_alu_0|o_ROB_result_i__0 I4[9]
load net CORE|AM_ROB[3][31] -attr @rip o_ROB_result[24] -attr @name AM_ROB[3][31] -pin CORE|_mem o_ROB_result[24] -pin CORE|_rob i_AM_list[256]
load net CORE|_mem|d2_reg__0[15] -attr @rip Q[15] -attr @name d2_reg__0[15] -pin CORE|_mem|d2_reg Q[15] -pin CORE|_mem|o_MMU_wdata_reg D[15]
load net CORE|_rob|i_AM_list[203] -attr @rip(#000000) i_AM_list[203] -attr @name i_AM_list[203] -hierPin CORE|_rob i_AM_list[203] -pin CORE|_rob|excp0_i I[203] -pin CORE|_rob|pc0_i I[203] -pin CORE|_rob|rd0_i I[203] -pin CORE|_rob|result0_i I[203]
load net CORE|_alu_0|o_ROB_result0_i__11_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i__11_n_23 -pin CORE|_alu_0|o_ROB_result0_i__11 O[8] -pin CORE|_alu_0|o_ROB_result_i__0 I4[8]
load net CORE|IDSUE_ALU[1][36] -attr @rip o_ALU_list[193] -attr @name IDSUE_ALU[1][36] -pin CORE|_alu_1 i_IDSUE_imm[29] -pin CORE|_idsue o_ALU_list[193]
load net CORE|_alu_0|o_ROB_result0_i__11_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i__11_n_24 -pin CORE|_alu_0|o_ROB_result0_i__11 O[7] -pin CORE|_alu_0|o_ROB_result_i__0 I4[7]
load net CORE|_rob|i_AM_list[86] -attr @rip(#000000) i_AM_list[86] -attr @name i_AM_list[86] -hierPin CORE|_rob i_AM_list[86] -pin CORE|_rob|excp0_i I[86] -pin CORE|_rob|pc0_i I[86] -pin CORE|_rob|rd0_i I[86] -pin CORE|_rob|result0_i I[86]
load net CORE|_alu_0|o_ROB_result0_i__11_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i__11_n_25 -pin CORE|_alu_0|o_ROB_result0_i__11 O[6] -pin CORE|_alu_0|o_ROB_result_i__0 I4[6]
load net CORE|IDSUE_MEM[61] -attr @rip o_MEM[61] -attr @name IDSUE_MEM[61] -pin CORE|_idsue o_MEM[61] -pin CORE|_mem i_IDSUE_d2[22]
load net CORE|_mem|i_MMU_rdata[25] -attr @rip i_MMU_rdata[25] -attr @name i_MMU_rdata[25] -hierPin CORE|_mem i_MMU_rdata[25] -pin CORE|_mem|o_ROB_result_i I4[25]
load net CORE|IFID_ID_pc[24] -attr @rip o_ID_pc[24] -attr @name IFID_ID_pc[24] -pin CORE|_id i_IFID_pc[24] -pin CORE|_ifid o_ID_pc[24]
load net CORE|_alu_0|o_ROB_result0_i__11_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i__11_n_26 -pin CORE|_alu_0|o_ROB_result0_i__11 O[5] -pin CORE|_alu_0|o_ROB_result_i__0 I4[5]
load net CORE|IDSUE_ALU[2][0] -attr @rip o_ALU_list[314] -attr @name IDSUE_ALU[2][0] -pin CORE|_alu_2 i_IDSUE_excp[0] -pin CORE|_idsue o_ALU_list[314]
load net CORE|_alu_0|o_ROB_result0_i__11_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i__11_n_27 -pin CORE|_alu_0|o_ROB_result0_i__11 O[4] -pin CORE|_alu_0|o_ROB_result_i__0 I4[4]
load net CORE|ROB_AM_udata[0] -attr @rip o_AM[0] -attr @name ROB_AM_udata[0] -pin CORE|_alu_0 i_ROB_udata[0] -pin CORE|_alu_1 i_ROB_udata[0] -pin CORE|_alu_2 i_ROB_udata[0] -pin CORE|_mem i_ROB_udata[0] -pin CORE|_rob o_AM[0]
load net CORE|_alu_0|o_ROB_result0_i__11_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i__11_n_28 -pin CORE|_alu_0|o_ROB_result0_i__11 O[3] -pin CORE|_alu_0|o_ROB_result_i__0 I4[3]
load net CORE|_rob|pc[14] -attr @name pc[14] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[14] -pin CORE|_rob|pc_reg[31:0] Q[14]
load net CORE|_alu_0|o_ROB_result0_i__11_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i__11_n_29 -pin CORE|_alu_0|o_ROB_result0_i__11 O[2] -pin CORE|_alu_0|o_ROB_result_i__0 I4[2]
load net CORE|AM_ROB[1][68] -attr @rip o_ROB_newpc[29] -attr @name AM_ROB[1][68] -pin CORE|_alu_1 o_ROB_newpc[29] -pin CORE|_rob i_AM_list[143]
load net CORE|IF_IFID_inst[17] -attr @rip o_IFID_inst[17] -attr @name IF_IFID_inst[17] -pin CORE|_if o_IFID_inst[17] -pin CORE|_ifid i_IF_inst[17]
load net CORE|IDSUE_ALU[0][135] -attr @rip o_ALU_list[135] -attr @name IDSUE_ALU[0][135] -pin CORE|_alu_0 i_IDSUE_pc[14] -pin CORE|_idsue o_ALU_list[135]
load net COMM_write_data[0][11] -attr @rip(#000000) send_data[11] -pin COMM write_datas[11] -pin MEM_CTRL send_data[11]
load net CORE|MMU_IF_addr[21] -attr @rip o_IF_addr[21] -attr @name MMU_IF_addr[21] -pin CORE|_if i_MMU_addr[21] -pin CORE|_mmu o_IF_addr[21]
load net COMM_write_flag[0] -attr @rip(#000000) 0 -pin COMM write_flags[0] -pin MEM_CTRL send_flag
netloc COMM_write_flag[0] 1 5 1 1810
load net CORE|IDSUE_MEM[79] -attr @rip o_MEM[79] -attr @name IDSUE_MEM[79] -pin CORE|_idsue o_MEM[79] -pin CORE|_mem i_IDSUE_d1[4]
load net CORE|_alu_0|o_ROB_result0_i__11_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i__11_n_10 -pin CORE|_alu_0|o_ROB_result0_i__11 O[21] -pin CORE|_alu_0|o_ROB_result_i__0 I4[21]
load net CORE|_alu_0|o_ROB_result0_i__11_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i__11_n_11 -pin CORE|_alu_0|o_ROB_result0_i__11 O[20] -pin CORE|_alu_0|o_ROB_result_i__0 I4[20]
load net CORE|IDSUE_ALU[1][33] -attr @rip o_ALU_list[190] -attr @name IDSUE_ALU[1][33] -pin CORE|_alu_1 i_IDSUE_imm[26] -pin CORE|_idsue o_ALU_list[190]
load net CORE|IDSUE_ALU[0][32] -attr @rip o_ALU_list[32] -attr @name IDSUE_ALU[0][32] -pin CORE|_alu_0 i_IDSUE_imm[25] -pin CORE|_idsue o_ALU_list[32]
load net CORE|_alu_0|o_ROB_result0_i__11_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i__11_n_12 -pin CORE|_alu_0|o_ROB_result0_i__11 O[19] -pin CORE|_alu_0|o_ROB_result_i__0 I4[19]
load net CORE|AM_ROB[3][30] -attr @rip o_ROB_result[23] -attr @name AM_ROB[3][30] -pin CORE|_mem o_ROB_result[23] -pin CORE|_rob i_AM_list[255]
load net CORE|_rob|rd[4] -attr @name rd[4] -pin CORE|_rob|o_AM_reg[35:0] D[4] -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] D[4] -pin CORE|_rob|rd_reg[4:0] Q[4]
load net CORE|_mem|d2_reg__0[14] -attr @rip Q[14] -attr @name d2_reg__0[14] -pin CORE|_mem|d2_reg Q[14] -pin CORE|_mem|o_MMU_wdata_reg D[14]
load net CORE|AM_ROB[0][3] -attr @rip o_ROB_rd[1] -attr @name AM_ROB[0][3] -pin CORE|_alu_0 o_ROB_rd[1] -pin CORE|_rob i_AM_list[3]
load net CORE|_alu_0|o_ROB_result0_i__11_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i__11_n_13 -pin CORE|_alu_0|o_ROB_result0_i__11 O[18] -pin CORE|_alu_0|o_ROB_result_i__0 I4[18]
load net CORE|_alu_0|o_ROB_result0_i__11_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i__11_n_14 -pin CORE|_alu_0|o_ROB_result0_i__11 O[17] -pin CORE|_alu_0|o_ROB_result_i__0 I4[17]
load net CORE|IDSUE_ALU[2][135] -attr @rip o_ALU_list[449] -attr @name IDSUE_ALU[2][135] -pin CORE|_alu_2 i_IDSUE_pc[14] -pin CORE|_idsue o_ALU_list[449]
load net CORE|_alu_0|i_IDSUE_imm[30] -attr @rip i_IDSUE_imm[30] -attr @name i_IDSUE_imm[30] -hierPin CORE|_alu_0 i_IDSUE_imm[30] -pin CORE|_alu_0|o_ROB_newpc0_i I0[30] -pin CORE|_alu_0|o_ROB_result0_i I1[30] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[30] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[30] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[30] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[30] -pin CORE|_alu_0|o_ROB_result_i__1 I1[30]
load net CORE|_rob|i_AM_list[204] -attr @rip(#000000) i_AM_list[204] -attr @name i_AM_list[204] -hierPin CORE|_rob i_AM_list[204] -pin CORE|_rob|excp0_i I[204] -pin CORE|_rob|pc0_i I[204] -pin CORE|_rob|rd0_i I[204] -pin CORE|_rob|result0_i I[204]
load net CORE|_alu_0|o_ROB_result0_i__11_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i__11_n_15 -pin CORE|_alu_0|o_ROB_result0_i__11 O[16] -pin CORE|_alu_0|o_ROB_result_i__0 I4[16]
load net CORE|IDSUE_ALU[2][77] -attr @rip o_ALU_list[391] -attr @name IDSUE_ALU[2][77] -pin CORE|_alu_2 i_IDSUE_d1[2] -pin CORE|_idsue o_ALU_list[391]
load net CORE|_alu_0|o_ROB_result0_i__11_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i__11_n_16 -pin CORE|_alu_0|o_ROB_result0_i__11 O[15] -pin CORE|_alu_0|o_ROB_result_i__0 I4[15]
load net CORE|_alu_0|o_ROB_result0_i__11_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i__11_n_17 -pin CORE|_alu_0|o_ROB_result0_i__11 O[14] -pin CORE|_alu_0|o_ROB_result_i__0 I4[14]
load net CORE|_mem|i_MMU_rdata[26] -attr @rip i_MMU_rdata[26] -attr @name i_MMU_rdata[26] -hierPin CORE|_mem i_MMU_rdata[26] -pin CORE|_mem|o_ROB_result_i I4[26]
load net CORE|IFID_ID_pc[25] -attr @rip o_ID_pc[25] -attr @name IFID_ID_pc[25] -pin CORE|_id i_IFID_pc[25] -pin CORE|_ifid o_ID_pc[25]
load net CORE|_alu_0|o_ROB_result0_i__11_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i__11_n_18 -pin CORE|_alu_0|o_ROB_result0_i__11 O[13] -pin CORE|_alu_0|o_ROB_result_i__0 I4[13]
load net CORE|_alu_0|o_ROB_result0_i__11_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i__11_n_19 -pin CORE|_alu_0|o_ROB_result0_i__11 O[12] -pin CORE|_alu_0|o_ROB_result_i__0 I4[12]
load net CORE|_alu_0|nw_cnt[2] -attr @rip Q[2] -attr @name nw_cnt[2] -pin CORE|_alu_0|d1_ready0_i I1[2] -pin CORE|_alu_0|nw_cnt_reg Q[2] -pin CORE|_alu_0|o_ROB_cnt_reg D[2]
load net CORE|AM_ROB[1][67] -attr @rip o_ROB_newpc[28] -attr @name AM_ROB[1][67] -pin CORE|_alu_1 o_ROB_newpc[28] -pin CORE|_rob i_AM_list[142]
load net CORE|_mem|d2_ready0 -attr @name d2_ready0 -pin CORE|_mem|d2_i__0 I1 -pin CORE|_mem|d2_ready0_i O -pin CORE|_mem|d2_ready_i I1
netloc CORE|_mem|d2_ready0 1 1 8 1890 5088 NJ 5088 NJ 5088 NJ 5088 NJ 5088 NJ 5088 NJ 5088 4000
load net CORE|IF_IFID_inst[16] -attr @rip o_IFID_inst[16] -attr @name IF_IFID_inst[16] -pin CORE|_if o_IFID_inst[16] -pin CORE|_ifid i_IF_inst[16]
load net CORE|write_mask[6] -attr @rip o_MC_write_mask[6] -attr @name write_mask[6] -hierPin CORE write_mask[6] -pin CORE|_mmu o_MC_write_mask[6]
load net CORE|IDSUE_ALU[0][136] -attr @rip o_ALU_list[136] -attr @name IDSUE_ALU[0][136] -pin CORE|_alu_0 i_IDSUE_pc[15] -pin CORE|_idsue o_ALU_list[136]
load net CORE|AM_ROB[0][2] -attr @rip o_ROB_rd[0] -attr @name AM_ROB[0][2] -pin CORE|_alu_0 o_ROB_rd[0] -pin CORE|_rob i_AM_list[2]
load net COMM_write_data[0][14] -attr @rip(#000000) send_data[14] -pin COMM write_datas[14] -pin MEM_CTRL send_data[14]
load net CORE|MMU_IF_addr[24] -attr @rip o_IF_addr[24] -attr @name MMU_IF_addr[24] -pin CORE|_if i_MMU_addr[24] -pin CORE|_mmu o_IF_addr[24]
load net CORE|IDSUE_ALU[1][34] -attr @rip o_ALU_list[191] -attr @name IDSUE_ALU[1][34] -pin CORE|_alu_1 i_IDSUE_imm[27] -pin CORE|_idsue o_ALU_list[191]
load net CORE|_mem|addr[9] -attr @rip Q[9] -attr @name addr[9] -pin CORE|_mem|addr_reg Q[9] -pin CORE|_mem|o_MMU_raddr_i I0[9] -pin CORE|_mem|o_MMU_waddr_reg D[9] -pin CORE|_mem|o_ROB_cnt0_i I1[9] -pin CORE|_mem|o_ROB_result1_i I1[9]
load net CORE|IDSUE_ALU[0][33] -attr @rip o_ALU_list[33] -attr @name IDSUE_ALU[0][33] -pin CORE|_alu_0 i_IDSUE_imm[26] -pin CORE|_idsue o_ALU_list[33]
load net CORE|_alu_0|o_ROB_result0_i__6_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i__6_n_30 -pin CORE|_alu_0|o_ROB_result0_i__6 O[1] -pin CORE|_alu_0|o_ROB_result_i I6[1]
load net CORE|IDSUE_ALU[2][76] -attr @rip o_ALU_list[390] -attr @name IDSUE_ALU[2][76] -pin CORE|_alu_2 i_IDSUE_d1[1] -pin CORE|_idsue o_ALU_list[390]
load net CORE|IDSUE_ALU[2][136] -attr @rip o_ALU_list[450] -attr @name IDSUE_ALU[2][136] -pin CORE|_alu_2 i_IDSUE_pc[15] -pin CORE|_idsue o_ALU_list[450]
load net CORE|_alu_0|o_ROB_result0_i__6_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i__6_n_31 -pin CORE|_alu_0|o_ROB_result0_i__6 O[0] -pin CORE|_alu_0|o_ROB_result_i I6[0]
load net CORE|_mem|d2_reg__0[17] -attr @rip Q[17] -attr @name d2_reg__0[17] -pin CORE|_mem|d2_reg Q[17] -pin CORE|_mem|o_MMU_wdata_reg D[17]
load net CORE|_rob|i_AM_list[205] -attr @rip(#000000) i_AM_list[205] -attr @name i_AM_list[205] -hierPin CORE|_rob i_AM_list[205] -pin CORE|_rob|excp0_i I[205] -pin CORE|_rob|pc0_i I[205] -pin CORE|_rob|rd0_i I[205] -pin CORE|_rob|result0_i I[205]
load net CORE|_mem|i_MMU_rdata[27] -attr @rip i_MMU_rdata[27] -attr @name i_MMU_rdata[27] -hierPin CORE|_mem i_MMU_rdata[27] -pin CORE|_mem|o_ROB_result_i I4[27]
load net CORE|IFID_ID_pc[26] -attr @rip o_ID_pc[26] -attr @name IFID_ID_pc[26] -pin CORE|_id i_IFID_pc[26] -pin CORE|_ifid o_ID_pc[26]
load net CORE|addr[29] -attr @rip o_MC_addr[29] -attr @name addr[29] -hierPin CORE addr[29] -pin CORE|_mmu o_MC_addr[29]
load net CORE|_alu_0|nw_cnt[1] -attr @rip Q[1] -attr @name nw_cnt[1] -pin CORE|_alu_0|d1_ready0_i I1[1] -pin CORE|_alu_0|nw_cnt_reg Q[1] -pin CORE|_alu_0|o_ROB_cnt_reg D[1]
load net CORE|IDSUE_ALU[2][2] -attr @rip o_ALU_list[316] -attr @name IDSUE_ALU[2][2] -pin CORE|_alu_2 i_IDSUE_rd[0] -pin CORE|_idsue o_ALU_list[316]
load net CORE|AM_ROB[1][66] -attr @rip o_ROB_newpc[27] -attr @name AM_ROB[1][66] -pin CORE|_alu_1 o_ROB_newpc[27] -pin CORE|_rob i_AM_list[141]
load net CORE|_mem|addr[4] -attr @rip Q[4] -attr @name addr[4] -pin CORE|_mem|addr_reg Q[4] -pin CORE|_mem|o_MMU_raddr_i I0[4] -pin CORE|_mem|o_MMU_waddr_reg D[4] -pin CORE|_mem|o_ROB_cnt0_i I1[4] -pin CORE|_mem|o_ROB_result1_i I1[4]
load net CORE|IDSUE_ALU[1][31] -attr @rip o_ALU_list[188] -attr @name IDSUE_ALU[1][31] -pin CORE|_alu_1 i_IDSUE_imm[24] -pin CORE|_idsue o_ALU_list[188]
load net CORE|write_mask[7] -attr @rip o_MC_write_mask[7] -attr @name write_mask[7] -hierPin CORE write_mask[7] -pin CORE|_mmu o_MC_write_mask[7]
load net CORE|AM_ROB[0][1] -attr @rip o_ROB_excp[1] -attr @name AM_ROB[0][1] -pin CORE|_alu_0 o_ROB_excp[1] -pin CORE|_rob i_AM_list[1]
load net CORE|IDSUE_ALU[0][137] -attr @rip o_ALU_list[137] -attr @name IDSUE_ALU[0][137] -pin CORE|_alu_0 i_IDSUE_pc[16] -pin CORE|_idsue o_ALU_list[137]
load net COMM_write_data[0][13] -attr @rip(#000000) send_data[13] -pin COMM write_datas[13] -pin MEM_CTRL send_data[13]
load net CORE|MMU_IF_addr[23] -attr @rip o_IF_addr[23] -attr @name MMU_IF_addr[23] -pin CORE|_if i_MMU_addr[23] -pin CORE|_mmu o_IF_addr[23]
load net CORE|IDSUE_ALU[2][133] -attr @rip o_ALU_list[447] -attr @name IDSUE_ALU[2][133] -pin CORE|_alu_2 i_IDSUE_pc[12] -pin CORE|_idsue o_ALU_list[447]
load net CORE|_alu_0|o_ROB_result0_i__6_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i__6_n_20 -pin CORE|_alu_0|o_ROB_result0_i__6 O[11] -pin CORE|_alu_0|o_ROB_result_i I6[11]
load net CORE|IDSUE_ALU[0][34] -attr @rip o_ALU_list[34] -attr @name IDSUE_ALU[0][34] -pin CORE|_alu_0 i_IDSUE_imm[27] -pin CORE|_idsue o_ALU_list[34]
load net CORE|_alu_0|o_ROB_result0_i__6_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i__6_n_21 -pin CORE|_alu_0|o_ROB_result0_i__6 O[10] -pin CORE|_alu_0|o_ROB_result_i I6[10]
load net CORE|_mem|d2_reg__0[16] -attr @rip Q[16] -attr @name d2_reg__0[16] -pin CORE|_mem|d2_reg Q[16] -pin CORE|_mem|o_MMU_wdata_reg D[16]
load net CORE|_alu_0|o_ROB_result0_i__6_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i__6_n_22 -pin CORE|_alu_0|o_ROB_result0_i__6 O[9] -pin CORE|_alu_0|o_ROB_result_i I6[9]
load net CORE|_alu_0|o_ROB_result0_i__6_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i__6_n_23 -pin CORE|_alu_0|o_ROB_result0_i__6 O[8] -pin CORE|_alu_0|o_ROB_result_i I6[8]
load net CORE|_rob|pc[11] -attr @name pc[11] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[11] -pin CORE|_rob|pc_reg[31:0] Q[11]
load net CORE|_rob|i_AM_list[139] -attr @rip(#000000) i_AM_list[139] -attr @name i_AM_list[139] -hierPin CORE|_rob i_AM_list[139] -pin CORE|_rob|excp0_i I[139] -pin CORE|_rob|pc0_i I[139] -pin CORE|_rob|rd0_i I[139] -pin CORE|_rob|result0_i I[139]
load net CORE|_rob|i_AM_list[206] -attr @rip(#000000) i_AM_list[206] -attr @name i_AM_list[206] -hierPin CORE|_rob i_AM_list[206] -pin CORE|_rob|excp0_i I[206] -pin CORE|_rob|pc0_i I[206] -pin CORE|_rob|rd0_i I[206] -pin CORE|_rob|result0_i I[206]
load net CORE|_alu_0|o_ROB_result0_i__6_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i__6_n_24 -pin CORE|_alu_0|o_ROB_result0_i__6 O[7] -pin CORE|_alu_0|o_ROB_result_i I6[7]
load net CORE|IDSUE_ALU[2][79] -attr @rip o_ALU_list[393] -attr @name IDSUE_ALU[2][79] -pin CORE|_alu_2 i_IDSUE_d1[4] -pin CORE|_idsue o_ALU_list[393]
load net CORE|addr[28] -attr @rip o_MC_addr[28] -attr @name addr[28] -hierPin CORE addr[28] -pin CORE|_mmu o_MC_addr[28]
load net CORE|_alu_0|o_ROB_result0_i__6_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i__6_n_25 -pin CORE|_alu_0|o_ROB_result0_i__6 O[6] -pin CORE|_alu_0|o_ROB_result_i I6[6]
load net CORE|IDSUE_ALU[2][1] -attr @rip o_ALU_list[315] -attr @name IDSUE_ALU[2][1] -pin CORE|_alu_2 i_IDSUE_excp[1] -pin CORE|_idsue o_ALU_list[315]
load net CORE|_alu_0|o_ROB_result0_i__6_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i__6_n_26 -pin CORE|_alu_0|o_ROB_result0_i__6 O[5] -pin CORE|_alu_0|o_ROB_result_i I6[5]
load net CORE|_mem|i_MMU_rdata[28] -attr @rip i_MMU_rdata[28] -attr @name i_MMU_rdata[28] -hierPin CORE|_mem i_MMU_rdata[28] -pin CORE|_mem|o_ROB_result_i I4[28]
load net CORE|IFID_ID_pc[27] -attr @rip o_ID_pc[27] -attr @name IFID_ID_pc[27] -pin CORE|_id i_IFID_pc[27] -pin CORE|_ifid o_ID_pc[27]
load net CORE|_rob|i_AM_list[49] -attr @rip(#000000) i_AM_list[49] -attr @name i_AM_list[49] -hierPin CORE|_rob i_AM_list[49] -pin CORE|_rob|excp0_i I[49] -pin CORE|_rob|pc0_i I[49] -pin CORE|_rob|rd0_i I[49] -pin CORE|_rob|result0_i I[49]
load net CORE|AM_ROB[1][65] -attr @rip o_ROB_newpc[26] -attr @name AM_ROB[1][65] -pin CORE|_alu_1 o_ROB_newpc[26] -pin CORE|_rob i_AM_list[140]
load net RST_delay -pin RST_delay_reg Q -pin RST_reg D
netloc RST_delay 1 2 1 510
load net CORE|_alu_0|o_ROB_result0_i__6_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i__6_n_27 -pin CORE|_alu_0|o_ROB_result0_i__6 O[4] -pin CORE|_alu_0|o_ROB_result_i I6[4]
load net CORE|_alu_0|o_ROB_result0_i__6_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i__6_n_28 -pin CORE|_alu_0|o_ROB_result0_i__6 O[3] -pin CORE|_alu_0|o_ROB_result_i I6[3]
load net CORE|_alu_0|o_ROB_result0_i__6_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i__6_n_29 -pin CORE|_alu_0|o_ROB_result0_i__6 O[2] -pin CORE|_alu_0|o_ROB_result_i I6[2]
load net CORE|_mem|addr[3] -attr @rip Q[3] -attr @name addr[3] -pin CORE|_mem|addr_reg Q[3] -pin CORE|_mem|o_MMU_raddr_i I0[3] -pin CORE|_mem|o_MMU_waddr_reg D[3] -pin CORE|_mem|o_ROB_cnt0_i I1[3] -pin CORE|_mem|o_ROB_result1_i I1[3]
load net UART_recv_flag -pin COMM recv_flag -pin UART recv_flag
netloc UART_recv_flag 1 6 1 2360
load net CORE|_rob|i_AM_list[162] -attr @rip(#000000) i_AM_list[162] -attr @name i_AM_list[162] -hierPin CORE|_rob i_AM_list[162] -pin CORE|_rob|excp0_i I[162] -pin CORE|_rob|pc0_i I[162] -pin CORE|_rob|rd0_i I[162] -pin CORE|_rob|result0_i I[162]
load net CORE|_rob|i_AM_list[122] -attr @rip(#000000) i_AM_list[122] -attr @name i_AM_list[122] -hierPin CORE|_rob i_AM_list[122] -pin CORE|_rob|excp0_i I[122] -pin CORE|_rob|pc0_i I[122] -pin CORE|_rob|rd0_i I[122] -pin CORE|_rob|result0_i I[122]
load net CORE|AM_ROB[0][0] -attr @rip o_ROB_excp[0] -attr @name AM_ROB[0][0] -pin CORE|_alu_0 o_ROB_excp[0] -pin CORE|_rob i_AM_list[0]
load net CORE|IDSUE_ALU[1][32] -attr @rip o_ALU_list[189] -attr @name IDSUE_ALU[1][32] -pin CORE|_alu_1 i_IDSUE_imm[25] -pin CORE|_idsue o_ALU_list[189]
load net CORE|IDSUE_ALU[0][138] -attr @rip o_ALU_list[138] -attr @name IDSUE_ALU[0][138] -pin CORE|_alu_0 i_IDSUE_pc[17] -pin CORE|_idsue o_ALU_list[138]
load net CORE|_alu_0|o_ROB_result0_i__6_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i__6_n_10 -pin CORE|_alu_0|o_ROB_result0_i__6 O[21] -pin CORE|_alu_0|o_ROB_result_i I6[21]
load net CORE|IDSUE_ALU[2][134] -attr @rip o_ALU_list[448] -attr @name IDSUE_ALU[2][134] -pin CORE|_alu_2 i_IDSUE_pc[13] -pin CORE|_idsue o_ALU_list[448]
load net CORE|_alu_0|o_ROB_result0_i__6_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i__6_n_11 -pin CORE|_alu_0|o_ROB_result0_i__6 O[20] -pin CORE|_alu_0|o_ROB_result_i I6[20]
load net CORE|_ifid|clk -attr @name clk -hierPin CORE|_ifid clk -pin CORE|_ifid|o_ID_inst_reg[31:0] C -pin CORE|_ifid|o_ID_pc_reg[31:0] C
netloc CORE|_ifid|clk 1 0 2 NJ 5828 1750
load net CORE|MMU_IF_addr[26] -attr @rip o_IF_addr[26] -attr @name MMU_IF_addr[26] -pin CORE|_if i_MMU_addr[26] -pin CORE|_mmu o_IF_addr[26]
load net CORE|_alu_0|o_ROB_result0_i__6_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i__6_n_12 -pin CORE|_alu_0|o_ROB_result0_i__6 O[19] -pin CORE|_alu_0|o_ROB_result_i I6[19]
load net CORE|IDSUE_ALU[0][35] -attr @rip o_ALU_list[35] -attr @name IDSUE_ALU[0][35] -pin CORE|_alu_0 i_IDSUE_imm[28] -pin CORE|_idsue o_ALU_list[35]
load net CORE|_alu_0|o_ROB_result0_i__6_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i__6_n_13 -pin CORE|_alu_0|o_ROB_result0_i__6 O[18] -pin CORE|_alu_0|o_ROB_result_i I6[18]
load net CORE|_alu_0|i_IDSUE_imm[31] -attr @rip i_IDSUE_imm[31] -attr @name i_IDSUE_imm[31] -hierPin CORE|_alu_0 i_IDSUE_imm[31] -pin CORE|_alu_0|o_ROB_newpc0_i I0[31] -pin CORE|_alu_0|o_ROB_result0_i I1[31] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[31] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[31] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[31] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[31] -pin CORE|_alu_0|o_ROB_result_i__1 I1[31]
load net CORE|_rob|pc[10] -attr @name pc[10] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[10] -pin CORE|_rob|pc_reg[31:0] Q[10]
load net CORE|_alu_0|o_ROB_result0_i__6_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i__6_n_14 -pin CORE|_alu_0|o_ROB_result0_i__6 O[17] -pin CORE|_alu_0|o_ROB_result_i I6[17]
load net CORE|IDSUE_ALU[2][78] -attr @rip o_ALU_list[392] -attr @name IDSUE_ALU[2][78] -pin CORE|_alu_2 i_IDSUE_d1[3] -pin CORE|_idsue o_ALU_list[392]
load net CORE|addr[27] -attr @rip o_MC_addr[27] -attr @name addr[27] -hierPin CORE addr[27] -pin CORE|_mmu o_MC_addr[27]
load net CORE|_alu_0|o_ROB_result0_i__6_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i__6_n_15 -pin CORE|_alu_0|o_ROB_result0_i__6 O[16] -pin CORE|_alu_0|o_ROB_result_i I6[16]
load net CORE|_alu_0|o_ROB_result0_i__6_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i__6_n_16 -pin CORE|_alu_0|o_ROB_result0_i__6 O[15] -pin CORE|_alu_0|o_ROB_result_i I6[15]
load net CORE|_alu_0|o_ROB_result0_i__6_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i__6_n_17 -pin CORE|_alu_0|o_ROB_result0_i__6 O[14] -pin CORE|_alu_0|o_ROB_result_i I6[14]
load net CORE|_alu_0|o_ROB_result0_i__6_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i__6_n_18 -pin CORE|_alu_0|o_ROB_result0_i__6 O[13] -pin CORE|_alu_0|o_ROB_result_i I6[13]
load net CORE|_mem|i_MMU_rdata[29] -attr @rip i_MMU_rdata[29] -attr @name i_MMU_rdata[29] -hierPin CORE|_mem i_MMU_rdata[29] -pin CORE|_mem|o_ROB_result_i I4[29]
load net CORE|_alu_0|nw_cnt[3] -attr @rip Q[3] -attr @name nw_cnt[3] -pin CORE|_alu_0|d1_ready0_i I1[3] -pin CORE|_alu_0|nw_cnt_reg Q[3] -pin CORE|_alu_0|o_ROB_cnt_reg D[3]
load net CORE|_alu_0|o_ROB_result0_i__6_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i__6_n_19 -pin CORE|_alu_0|o_ROB_result0_i__6 O[12] -pin CORE|_alu_0|o_ROB_result_i I6[12]
load net CORE|IDSUE_ALU[2][4] -attr @rip o_ALU_list[318] -attr @name IDSUE_ALU[2][4] -pin CORE|_alu_2 i_IDSUE_rd[2] -pin CORE|_idsue o_ALU_list[318]
load net CORE|MEM_MMU_waddr[17] -attr @rip o_MEM_waddr[17] -attr @name MEM_MMU_waddr[17] -pin CORE|_mem o_MMU_waddr[17] -pin CORE|_mmu i_MEM_waddr[17] -pin CORE|_mmu o_MEM_waddr[17]
load net CORE|IDSUE_MEM[67] -attr @rip o_MEM[67] -attr @name IDSUE_MEM[67] -pin CORE|_idsue o_MEM[67] -pin CORE|_mem i_IDSUE_d2[28]
load net CORE|_mem|o_ROB_cnt_i__0_n_0 -attr @name o_ROB_cnt_i__0_n_0 -pin CORE|_mem|o_ROB_cnt_i__0 O -pin CORE|_mem|o_ROB_cnt_i__1 I1
netloc CORE|_mem|o_ROB_cnt_i__0_n_0 1 9 1 4370
load net CORE|_rob|i_AM_list[163] -attr @rip(#000000) i_AM_list[163] -attr @name i_AM_list[163] -hierPin CORE|_rob i_AM_list[163] -pin CORE|_rob|excp0_i I[163] -pin CORE|_rob|pc0_i I[163] -pin CORE|_rob|rd0_i I[163] -pin CORE|_rob|result0_i I[163]
load net CORE|_mem|addr[6] -attr @rip Q[6] -attr @name addr[6] -pin CORE|_mem|addr_reg Q[6] -pin CORE|_mem|o_MMU_raddr_i I0[6] -pin CORE|_mem|o_MMU_waddr_reg D[6] -pin CORE|_mem|o_ROB_cnt0_i I1[6] -pin CORE|_mem|o_ROB_result1_i I1[6]
load net CORE|_rob|i_AM_list[123] -attr @rip(#000000) i_AM_list[123] -attr @name i_AM_list[123] -hierPin CORE|_rob i_AM_list[123] -pin CORE|_rob|excp0_i I[123] -pin CORE|_rob|pc0_i I[123] -pin CORE|_rob|rd0_i I[123] -pin CORE|_rob|result0_i I[123]
load net CORE|IDSUE_ALU[2][131] -attr @rip o_ALU_list[445] -attr @name IDSUE_ALU[2][131] -pin CORE|_alu_2 i_IDSUE_pc[10] -pin CORE|_idsue o_ALU_list[445]
load net CORE|MMU_IF_addr[25] -attr @rip o_IF_addr[25] -attr @name MMU_IF_addr[25] -pin CORE|_if i_MMU_addr[25] -pin CORE|_mmu o_IF_addr[25]
load net CORE|IDSUE_ALU[0][36] -attr @rip o_ALU_list[36] -attr @name IDSUE_ALU[0][36] -pin CORE|_alu_0 i_IDSUE_imm[29] -pin CORE|_idsue o_ALU_list[36]
load net CORE|AM_ROB[0][7] -attr @rip o_ROB_result[0] -attr @name AM_ROB[0][7] -pin CORE|_alu_0 o_ROB_result[0] -pin CORE|_rob i_AM_list[7]
load net CORE|_rob|i_AM_list[47] -attr @rip(#000000) i_AM_list[47] -attr @name i_AM_list[47] -hierPin CORE|_rob i_AM_list[47] -pin CORE|_rob|excp0_i I[47] -pin CORE|_rob|pc0_i I[47] -pin CORE|_rob|rd0_i I[47] -pin CORE|_rob|result0_i I[47]
load net COMM_write_data[0][1] -attr @rip(#000000) send_data[1] -pin COMM write_datas[1] -pin MEM_CTRL send_data[1]
load net CORE|write_mask[2] -attr @rip o_MC_write_mask[2] -attr @name write_mask[2] -hierPin CORE write_mask[2] -pin CORE|_mmu o_MC_write_mask[2]
load net CORE|IDSUE_ALU[2][3] -attr @rip o_ALU_list[317] -attr @name IDSUE_ALU[2][3] -pin CORE|_alu_2 i_IDSUE_rd[1] -pin CORE|_idsue o_ALU_list[317]
load net CORE|IDSUE_MEM[66] -attr @rip o_MEM[66] -attr @name IDSUE_MEM[66] -pin CORE|_idsue o_MEM[66] -pin CORE|_mem i_IDSUE_d2[27]
load net CORE|MEM_MMU_waddr[18] -attr @rip o_MEM_waddr[18] -attr @name MEM_MMU_waddr[18] -pin CORE|_mem o_MMU_waddr[18] -pin CORE|_mmu i_MEM_waddr[18] -pin CORE|_mmu o_MEM_waddr[18]
load net CORE|_ifid|o_ID_pc[0] -attr @rip(#000000) 0 -attr @name o_ID_pc[0] -hierPin CORE|_ifid o_ID_pc[0] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[0]
load net COMM_write_data[0][10] -attr @rip(#000000) send_data[10] -pin COMM write_datas[10] -pin MEM_CTRL send_data[10]
load net CORE|IDSUE_ALU[1][30] -attr @rip o_ALU_list[187] -attr @name IDSUE_ALU[1][30] -pin CORE|_alu_1 i_IDSUE_imm[23] -pin CORE|_idsue o_ALU_list[187]
load net CORE|_mem|addr[5] -attr @rip Q[5] -attr @name addr[5] -pin CORE|_mem|addr_reg Q[5] -pin CORE|_mem|o_MMU_raddr_i I0[5] -pin CORE|_mem|o_MMU_waddr_reg D[5] -pin CORE|_mem|o_ROB_cnt0_i I1[5] -pin CORE|_mem|o_ROB_result1_i I1[5]
load net CORE|_rob|i_AM_list[80] -attr @rip(#000000) i_AM_list[80] -attr @name i_AM_list[80] -hierPin CORE|_rob i_AM_list[80] -pin CORE|_rob|excp0_i I[80] -pin CORE|_rob|pc0_i I[80] -pin CORE|_rob|rd0_i I[80] -pin CORE|_rob|result0_i I[80]
load net CORE|_rob|i_AM_list[164] -attr @rip(#000000) i_AM_list[164] -attr @name i_AM_list[164] -hierPin CORE|_rob i_AM_list[164] -pin CORE|_rob|excp0_i I[164] -pin CORE|_rob|pc0_i I[164] -pin CORE|_rob|rd0_i I[164] -pin CORE|_rob|result0_i I[164]
load net CORE|ROB_IDSUE_free[0] -attr @rip o_IDSUE_free[0] -attr @name ROB_IDSUE_free[0] -pin CORE|_idsue i_ROB_free[0] -pin CORE|_rob o_IDSUE_free[0]
load net CORE|_rob|i_AM_list[124] -attr @rip(#000000) i_AM_list[124] -attr @name i_AM_list[124] -hierPin CORE|_rob i_AM_list[124] -pin CORE|_rob|excp0_i I[124] -pin CORE|_rob|pc0_i I[124] -pin CORE|_rob|rd0_i I[124] -pin CORE|_rob|result0_i I[124]
load net CORE|IDSUE_ALU[2][132] -attr @rip o_ALU_list[446] -attr @name IDSUE_ALU[2][132] -pin CORE|_alu_2 i_IDSUE_pc[11] -pin CORE|_idsue o_ALU_list[446]
load net CORE|IFID_ID_pc[30] -attr @rip o_ID_pc[30] -attr @name IFID_ID_pc[30] -pin CORE|_id i_IFID_pc[30] -pin CORE|_ifid o_ID_pc[30]
load net CORE|_mem|d1[19] -attr @rip Q[19] -attr @name d1[19] -pin CORE|_mem|addr0_i I0[19] -pin CORE|_mem|d1_reg Q[19]
load net CORE|AM_ROB[0][6] -attr @rip o_ROB_rd[4] -attr @name AM_ROB[0][6] -pin CORE|_alu_0 o_ROB_rd[4] -pin CORE|_rob i_AM_list[6]
load net CORE|IDSUE_ALU[0][37] -attr @rip o_ALU_list[37] -attr @name IDSUE_ALU[0][37] -pin CORE|_alu_0 i_IDSUE_imm[30] -pin CORE|_idsue o_ALU_list[37]
load net COMM_write_data[0][0] -attr @rip(#000000) send_data[0] -pin COMM write_datas[0] -pin MEM_CTRL send_data[0]
load net CORE|_rob|i_AM_list[48] -attr @rip(#000000) i_AM_list[48] -attr @name i_AM_list[48] -hierPin CORE|_rob i_AM_list[48] -pin CORE|_rob|excp0_i I[48] -pin CORE|_rob|pc0_i I[48] -pin CORE|_rob|rd0_i I[48] -pin CORE|_rob|result0_i I[48]
load net CORE|MEM_MMU_waddr[15] -attr @rip o_MEM_waddr[15] -attr @name MEM_MMU_waddr[15] -pin CORE|_mem o_MMU_waddr[15] -pin CORE|_mmu i_MEM_waddr[15] -pin CORE|_mmu o_MEM_waddr[15]
load net CORE|write_mask[3] -attr @rip o_MC_write_mask[3] -attr @name write_mask[3] -hierPin CORE write_mask[3] -pin CORE|_mmu o_MC_write_mask[3]
load net CORE|_alu_0|d1_ready_i__0_n_0 -attr @name d1_ready_i__0_n_0 -pin CORE|_alu_0|d1_ready_i__0 O -pin CORE|_alu_0|d1_ready_reg D
netloc CORE|_alu_0|d1_ready_i__0_n_0 1 5 1 3700
load net CORE|IDSUE_ALU[2][6] -attr @rip o_ALU_list[320] -attr @name IDSUE_ALU[2][6] -pin CORE|_alu_2 i_IDSUE_rd[4] -pin CORE|_idsue o_ALU_list[320]
load net CORE|IDSUE_MEM[69] -attr @rip o_MEM[69] -attr @name IDSUE_MEM[69] -pin CORE|_idsue o_MEM[69] -pin CORE|_mem i_IDSUE_d2[30]
load net CORE|_ifid|o_ID_pc[1] -attr @rip(#000000) 1 -attr @name o_ID_pc[1] -hierPin CORE|_ifid o_ID_pc[1] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[1]
load net CORE|busy[1] -attr @rip busy[1] -attr @name busy[1] -hierPin CORE busy[1] -pin CORE|_mmu i_MC_busy[1]
load net CORE|_rob|i_AM_list[165] -attr @rip(#000000) i_AM_list[165] -attr @name i_AM_list[165] -hierPin CORE|_rob i_AM_list[165] -pin CORE|_rob|excp0_i I[165] -pin CORE|_rob|pc0_i I[165] -pin CORE|_rob|rd0_i I[165] -pin CORE|_rob|result0_i I[165]
load net CORE|_rob|i_AM_list[125] -attr @rip(#000000) i_AM_list[125] -attr @name i_AM_list[125] -hierPin CORE|_rob i_AM_list[125] -pin CORE|_rob|excp0_i I[125] -pin CORE|_rob|pc0_i I[125] -pin CORE|_rob|rd0_i I[125] -pin CORE|_rob|result0_i I[125]
load net CORE|_mem|d1[18] -attr @rip Q[18] -attr @name d1[18] -pin CORE|_mem|addr0_i I0[18] -pin CORE|_mem|d1_reg Q[18]
load net CORE|IFID_ID_pc[31] -attr @rip o_ID_pc[31] -attr @name IFID_ID_pc[31] -pin CORE|_id i_IFID_pc[31] -pin CORE|_ifid o_ID_pc[31]
load net CORE|AM_ROB[0][5] -attr @rip o_ROB_rd[3] -attr @name AM_ROB[0][5] -pin CORE|_alu_0 o_ROB_rd[3] -pin CORE|_rob i_AM_list[5]
load net CORE|_rob|i_AM_list[45] -attr @rip(#000000) i_AM_list[45] -attr @name i_AM_list[45] -hierPin CORE|_rob i_AM_list[45] -pin CORE|_rob|excp0_i I[45] -pin CORE|_rob|pc0_i I[45] -pin CORE|_rob|rd0_i I[45] -pin CORE|_rob|result0_i I[45]
load net CORE|_alu_0|o_ROB_result1[23] -attr @rip O[23] -attr @name o_ROB_result1[23] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[23] -pin CORE|_alu_0|o_ROB_result1_i O[23]
load net CORE|IDSUE_ALU[0][38] -attr @rip o_ALU_list[38] -attr @name IDSUE_ALU[0][38] -pin CORE|_alu_0 i_IDSUE_imm[31] -pin CORE|_idsue o_ALU_list[38]
load net CORE|_alu_0|o_ROB_newpc[4] -attr @rip Q[4] -attr @name o_ROB_newpc[4] -hierPin CORE|_alu_0 o_ROB_newpc[4] -pin CORE|_alu_0|o_ROB_newpc_reg Q[4] -pin CORE|_alu_0|o_ROB_result_i__1 I2[4]
load net COMM_write_data[0][3] -attr @rip(#000000) send_data[3] -pin COMM write_datas[3] -pin MEM_CTRL send_data[3]
load net CORE|_alu_0|i_IDSUE_imm[28] -attr @rip i_IDSUE_imm[28] -attr @name i_IDSUE_imm[28] -hierPin CORE|_alu_0 i_IDSUE_imm[28] -pin CORE|_alu_0|o_ROB_newpc0_i I0[28] -pin CORE|_alu_0|o_ROB_result0_i I1[28] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[28] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[28] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[28] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[28] -pin CORE|_alu_0|o_ROB_result_i__1 I1[28]
load net CORE|MEM_MMU_waddr[16] -attr @rip o_MEM_waddr[16] -attr @name MEM_MMU_waddr[16] -pin CORE|_mem o_MMU_waddr[16] -pin CORE|_mmu i_MEM_waddr[16] -pin CORE|_mmu o_MEM_waddr[16]
load net CORE|write_mask[4] -attr @rip o_MC_write_mask[4] -attr @name write_mask[4] -hierPin CORE write_mask[4] -pin CORE|_mmu o_MC_write_mask[4]
load net CORE|IDSUE_ALU[2][5] -attr @rip o_ALU_list[319] -attr @name IDSUE_ALU[2][5] -pin CORE|_alu_2 i_IDSUE_rd[3] -pin CORE|_idsue o_ALU_list[319]
load net CORE|IDSUE_MEM[68] -attr @rip o_MEM[68] -attr @name IDSUE_MEM[68] -pin CORE|_idsue o_MEM[68] -pin CORE|_mem i_IDSUE_d2[29]
load net CORE|IDSUE_ALU[2][130] -attr @rip o_ALU_list[444] -attr @name IDSUE_ALU[2][130] -pin CORE|_alu_2 i_IDSUE_pc[9] -pin CORE|_idsue o_ALU_list[444]
load net CORE|_ifid|o_ID_pc[2] -attr @rip(#000000) 2 -attr @name o_ID_pc[2] -hierPin CORE|_ifid o_ID_pc[2] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[2]
load net CORE|_rob|i_AM_list[166] -attr @rip(#000000) i_AM_list[166] -attr @name i_AM_list[166] -hierPin CORE|_rob i_AM_list[166] -pin CORE|_rob|excp0_i I[166] -pin CORE|_rob|pc0_i I[166] -pin CORE|_rob|rd0_i I[166] -pin CORE|_rob|result0_i I[166]
load net CORE|ROB_IDSUE_free[2] -attr @rip o_IDSUE_free[2] -attr @name ROB_IDSUE_free[2] -pin CORE|_idsue i_ROB_free[2] -pin CORE|_rob o_IDSUE_free[2]
load net CORE|_alu_0|o_ROB_result_i__1_n_0 -attr @rip O[31] -attr @name o_ROB_result_i__1_n_0 -pin CORE|_alu_0|o_ROB_result_i__1 O[31] -pin CORE|_alu_0|o_ROB_result_reg D[31]
load net CORE|AM_ROB[0][4] -attr @rip o_ROB_rd[2] -attr @name AM_ROB[0][4] -pin CORE|_alu_0 o_ROB_rd[2] -pin CORE|_rob i_AM_list[4]
load net CORE|_alu_0|o_ROB_result_i__1_n_1 -attr @rip O[30] -attr @name o_ROB_result_i__1_n_1 -pin CORE|_alu_0|o_ROB_result_i__1 O[30] -pin CORE|_alu_0|o_ROB_result_reg D[30]
load net CORE|_alu_0|o_ROB_result1[22] -attr @rip O[22] -attr @name o_ROB_result1[22] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[22] -pin CORE|_alu_0|o_ROB_result1_i O[22]
load net CORE|_alu_0|o_ROB_result_i__1_n_2 -attr @rip O[29] -attr @name o_ROB_result_i__1_n_2 -pin CORE|_alu_0|o_ROB_result_i__1 O[29] -pin CORE|_alu_0|o_ROB_result_reg D[29]
load net CORE|_alu_0|o_ROB_result_i__1_n_3 -attr @rip O[28] -attr @name o_ROB_result_i__1_n_3 -pin CORE|_alu_0|o_ROB_result_i__1 O[28] -pin CORE|_alu_0|o_ROB_result_reg D[28]
load net CORE|_rob|i_AM_list[46] -attr @rip(#000000) i_AM_list[46] -attr @name i_AM_list[46] -hierPin CORE|_rob i_AM_list[46] -pin CORE|_rob|excp0_i I[46] -pin CORE|_rob|pc0_i I[46] -pin CORE|_rob|rd0_i I[46] -pin CORE|_rob|result0_i I[46]
load net CORE|_alu_0|o_ROB_result_i__1_n_4 -attr @rip O[27] -attr @name o_ROB_result_i__1_n_4 -pin CORE|_alu_0|o_ROB_result_i__1 O[27] -pin CORE|_alu_0|o_ROB_result_reg D[27]
load net CORE|MEM_MMU_waddr[13] -attr @rip o_MEM_waddr[13] -attr @name MEM_MMU_waddr[13] -pin CORE|_mem o_MMU_waddr[13] -pin CORE|_mmu i_MEM_waddr[13] -pin CORE|_mmu o_MEM_waddr[13]
load net CORE|_rob|clk -attr @name clk -hierPin CORE|_rob clk -pin CORE|_rob|cnt_reg[3:0] C -pin CORE|_rob|excp_reg[1:0] C -pin CORE|_rob|nw_reg[3:0] C -pin CORE|_rob|o_AM_reg[35:0] C -pin CORE|_rob|o_IDSUE_free_reg[3:0] C -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] C -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] C -pin CORE|_rob|o_PCREG_newpc_reg[31:0] C -pin CORE|_rob|o_PCREG_we_reg C -pin CORE|_rob|pc_reg[31:0] C -pin CORE|_rob|rd_reg[4:0] C -pin CORE|_rob|result_reg[31:0] C
netloc CORE|_rob|clk 1 0 15 NJ 1566 NJ 1566 7030 1626 NJ 1626 NJ 1626 NJ 1626 NJ 1626 8470 1476 NJ 1476 NJ 1476 NJ 1476 9520 1466 9840J 1926 10330 1806 10750
load net CORE|IDSUE_MEM[63] -attr @rip o_MEM[63] -attr @name IDSUE_MEM[63] -pin CORE|_idsue o_MEM[63] -pin CORE|_mem i_IDSUE_d2[24]
load net CORE|_alu_0|o_ROB_newpc[3] -attr @rip Q[3] -attr @name o_ROB_newpc[3] -hierPin CORE|_alu_0 o_ROB_newpc[3] -pin CORE|_alu_0|o_ROB_newpc_reg Q[3] -pin CORE|_alu_0|o_ROB_result_i__1 I2[3]
load net CORE|_alu_0|o_ROB_result_i__1_n_5 -attr @rip O[26] -attr @name o_ROB_result_i__1_n_5 -pin CORE|_alu_0|o_ROB_result_i__1 O[26] -pin CORE|_alu_0|o_ROB_result_reg D[26]
load net CORE|IDSUE_ALU[0][39] -attr @rip o_ALU_list[39] -attr @name IDSUE_ALU[0][39] -pin CORE|_alu_0 i_IDSUE_d2[0] -pin CORE|_idsue o_ALU_list[39]
load net COMM_write_data[0][2] -attr @rip(#000000) send_data[2] -pin COMM write_datas[2] -pin MEM_CTRL send_data[2]
load net CORE|_alu_0|o_ROB_result_i__1_n_6 -attr @rip O[25] -attr @name o_ROB_result_i__1_n_6 -pin CORE|_alu_0|o_ROB_result_i__1 O[25] -pin CORE|_alu_0|o_ROB_result_reg D[25]
load net CORE|IDSUE_ALU[0][49] -attr @rip o_ALU_list[49] -attr @name IDSUE_ALU[0][49] -pin CORE|_alu_0 i_IDSUE_d2[10] -pin CORE|_idsue o_ALU_list[49]
load net CORE|_alu_0|o_ROB_result_i__1_n_7 -attr @rip O[24] -attr @name o_ROB_result_i__1_n_7 -pin CORE|_alu_0|o_ROB_result_i__1 O[24] -pin CORE|_alu_0|o_ROB_result_reg D[24]
load net CORE|_alu_0|o_ROB_result_i__1_n_8 -attr @rip O[23] -attr @name o_ROB_result_i__1_n_8 -pin CORE|_alu_0|o_ROB_result_i__1 O[23] -pin CORE|_alu_0|o_ROB_result_reg D[23]
load net CORE|_alu_0|i_IDSUE_imm[29] -attr @rip i_IDSUE_imm[29] -attr @name i_IDSUE_imm[29] -hierPin CORE|_alu_0 i_IDSUE_imm[29] -pin CORE|_alu_0|o_ROB_newpc0_i I0[29] -pin CORE|_alu_0|o_ROB_result0_i I1[29] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[29] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[29] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[29] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[29] -pin CORE|_alu_0|o_ROB_result_i__1 I1[29]
load net CORE|_alu_0|o_ROB_result_i__1_n_9 -attr @rip O[22] -attr @name o_ROB_result_i__1_n_9 -pin CORE|_alu_0|o_ROB_result_i__1 O[22] -pin CORE|_alu_0|o_ROB_result_reg D[22]
load net CORE|write_mask[5] -attr @rip o_MC_write_mask[5] -attr @name write_mask[5] -hierPin CORE write_mask[5] -pin CORE|_mmu o_MC_write_mask[5]
load net CORE|IDSUE_ALU[2][8] -attr @rip o_ALU_list[322] -attr @name IDSUE_ALU[2][8] -pin CORE|_alu_2 i_IDSUE_imm[1] -pin CORE|_idsue o_ALU_list[322]
load net CORE|_ifid|o_ID_pc[3] -attr @rip(#000000) 3 -attr @name o_ID_pc[3] -hierPin CORE|_ifid o_ID_pc[3] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[3]
load net CORE|_rob|i_AM_list[73] -attr @rip(#000000) i_AM_list[73] -attr @name i_AM_list[73] -hierPin CORE|_rob i_AM_list[73] -pin CORE|_rob|excp0_i I[73] -pin CORE|_rob|nw0_i I1[2] -pin CORE|_rob|pc0_i I[73] -pin CORE|_rob|rd0_i I[73] -pin CORE|_rob|result0_i I[73]
load net CORE|ROB_IDSUE_free[1] -attr @rip o_IDSUE_free[1] -attr @name ROB_IDSUE_free[1] -pin CORE|_idsue i_ROB_free[1] -pin CORE|_rob o_IDSUE_free[1]
load net CORE|_rob|i_AM_list[33] -attr @rip(#000000) i_AM_list[33] -attr @name i_AM_list[33] -hierPin CORE|_rob i_AM_list[33] -pin CORE|_rob|excp0_i I[33] -pin CORE|_rob|pc0_i I[33] -pin CORE|_rob|rd0_i I[33] -pin CORE|_rob|result0_i I[33]
load net CORE|_alu_0|o_ROB_result0_i__12_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i__12_n_0 -pin CORE|_alu_0|o_ROB_result0_i__12 O[31] -pin CORE|_alu_0|o_ROB_result_i__0 I5[31]
load net CORE|_rob|i_AM_list[167] -attr @rip(#000000) i_AM_list[167] -attr @name i_AM_list[167] -hierPin CORE|_rob i_AM_list[167] -pin CORE|_rob|excp0_i I[167] -pin CORE|_rob|pc0_i I[167] -pin CORE|_rob|rd0_i I[167] -pin CORE|_rob|result0_i I[167]
load net CORE|_alu_0|o_ROB_result0_i__12_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i__12_n_1 -pin CORE|_alu_0|o_ROB_result0_i__12 O[30] -pin CORE|_alu_0|o_ROB_result_i__0 I5[30]
load net CORE|_alu_0|o_ROB_result0_i__12_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i__12_n_2 -pin CORE|_alu_0|o_ROB_result0_i__12 O[29] -pin CORE|_alu_0|o_ROB_result_i__0 I5[29]
load net CORE|_alu_0|o_ROB_result0_i__12_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i__12_n_3 -pin CORE|_alu_0|o_ROB_result0_i__12 O[28] -pin CORE|_alu_0|o_ROB_result_i__0 I5[28]
load net CORE|_alu_0|o_ROB_result0_i__12_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i__12_n_4 -pin CORE|_alu_0|o_ROB_result0_i__12 O[27] -pin CORE|_alu_0|o_ROB_result_i__0 I5[27]
load net CORE|IDSUE_MEM[62] -attr @rip o_MEM[62] -attr @name IDSUE_MEM[62] -pin CORE|_idsue o_MEM[62] -pin CORE|_mem i_IDSUE_d2[23]
load net CORE|_alu_0|o_ROB_result0_i__12_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i__12_n_5 -pin CORE|_alu_0|o_ROB_result0_i__12 O[26] -pin CORE|_alu_0|o_ROB_result_i__0 I5[26]
load net CORE|_alu_0|o_ROB_result1[25] -attr @rip O[25] -attr @name o_ROB_result1[25] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[25] -pin CORE|_alu_0|o_ROB_result1_i O[25]
load net CORE|_mem|o_MMU_wdata[30] -attr @rip Q[30] -attr @name o_MMU_wdata[30] -hierPin CORE|_mem o_MMU_wdata[30] -pin CORE|_mem|o_MMU_wdata_reg Q[30]
load net CORE|_alu_0|i_IDSUE_imm[26] -attr @rip i_IDSUE_imm[26] -attr @name i_IDSUE_imm[26] -hierPin CORE|_alu_0 i_IDSUE_imm[26] -pin CORE|_alu_0|o_ROB_newpc0_i I0[26] -pin CORE|_alu_0|o_ROB_result0_i I1[26] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[26] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[26] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[26] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[26] -pin CORE|_alu_0|o_ROB_result_i__1 I1[26]
load net CORE|_alu_0|o_ROB_result0_i__12_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i__12_n_6 -pin CORE|_alu_0|o_ROB_result0_i__12 O[25] -pin CORE|_alu_0|o_ROB_result_i__0 I5[25]
load net CORE|MEM_MMU_waddr[14] -attr @rip o_MEM_waddr[14] -attr @name MEM_MMU_waddr[14] -pin CORE|_mem o_MMU_waddr[14] -pin CORE|_mmu i_MEM_waddr[14] -pin CORE|_mmu o_MEM_waddr[14]
load net CORE|_alu_0|o_ROB_result0_i__12_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i__12_n_7 -pin CORE|_alu_0|o_ROB_result0_i__12 O[24] -pin CORE|_alu_0|o_ROB_result_i__0 I5[24]
load net CORE|_alu_0|o_ROB_newpc[6] -attr @rip Q[6] -attr @name o_ROB_newpc[6] -hierPin CORE|_alu_0 o_ROB_newpc[6] -pin CORE|_alu_0|o_ROB_newpc_reg Q[6] -pin CORE|_alu_0|o_ROB_result_i__1 I2[6]
load net CORE|_alu_0|o_ROB_result0_i__12_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i__12_n_8 -pin CORE|_alu_0|o_ROB_result0_i__12 O[23] -pin CORE|_alu_0|o_ROB_result_i__0 I5[23]
load net MEM_write_mask[0] -attr @rip(#000000) write_mask[0] -pin CORE write_mask[0] -pin MEM_CTRL write_mask_[0]
load net CORE|_alu_0|o_ROB_result0_i__12_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i__12_n_9 -pin CORE|_alu_0|o_ROB_result0_i__12 O[22] -pin CORE|_alu_0|o_ROB_result_i__0 I5[22]
load net COMM_write_data[0][5] -attr @rip(#000000) send_data[5] -pin COMM write_datas[5] -pin MEM_CTRL send_data[5]
load net CORE|_rob|p_0_in[10] -attr @rip(#000000) O[10] -attr @name p_0_in[10] -pin CORE|_rob|excp0_i S[10] -pin CORE|_rob|pc1_i I0[10] -pin CORE|_rob|pc2_i O[10] -pin CORE|_rob|rd1_i I0[10] -pin CORE|_rob|result1_i I0[10]
load net CORE|_rob|i_AM_list[120] -attr @rip(#000000) i_AM_list[120] -attr @name i_AM_list[120] -hierPin CORE|_rob i_AM_list[120] -pin CORE|_rob|excp0_i I[120] -pin CORE|_rob|pc0_i I[120] -pin CORE|_rob|rd0_i I[120] -pin CORE|_rob|result0_i I[120]
load net CORE|IDSUE_ALU[2][7] -attr @rip o_ALU_list[321] -attr @name IDSUE_ALU[2][7] -pin CORE|_alu_2 i_IDSUE_imm[0] -pin CORE|_idsue o_ALU_list[321]
load net CORE|ID_IDSUE_rd[4] -attr @rip o_IDSUE_rd[4] -attr @name ID_IDSUE_rd[4] -pin CORE|_id o_IDSUE_rd[4] -pin CORE|_idsue i_ID_rd[4]
load net CORE|_rob|i_AM_list[72] -attr @rip(#000000) i_AM_list[72] -attr @name i_AM_list[72] -hierPin CORE|_rob i_AM_list[72] -pin CORE|_rob|excp0_i I[72] -pin CORE|_rob|nw0_i I1[1] -pin CORE|_rob|pc0_i I[72] -pin CORE|_rob|rd0_i I[72] -pin CORE|_rob|result0_i I[72]
load net CORE|_rob|i_AM_list[32] -attr @rip(#000000) i_AM_list[32] -attr @name i_AM_list[32] -hierPin CORE|_rob i_AM_list[32] -pin CORE|_rob|excp0_i I[32] -pin CORE|_rob|pc0_i I[32] -pin CORE|_rob|rd0_i I[32] -pin CORE|_rob|result0_i I[32]
load net CORE|_rob|i_AM_list[168] -attr @rip(#000000) i_AM_list[168] -attr @name i_AM_list[168] -hierPin CORE|_rob i_AM_list[168] -pin CORE|_rob|excp0_i I[168] -pin CORE|_rob|pc0_i I[168] -pin CORE|_rob|rd0_i I[168] -pin CORE|_rob|result0_i I[168]
load net CORE|MEM_MMU_waddr[11] -attr @rip o_MEM_waddr[11] -attr @name MEM_MMU_waddr[11] -pin CORE|_mem o_MMU_waddr[11] -pin CORE|_mmu i_MEM_waddr[11] -pin CORE|_mmu o_MEM_waddr[11]
load net CORE|_alu_0|o_ROB_result1[24] -attr @rip O[24] -attr @name o_ROB_result1[24] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[24] -pin CORE|_alu_0|o_ROB_result1_i O[24]
load net CORE|IDSUE_MEM[102] -attr @rip o_MEM[102] -attr @name IDSUE_MEM[102] -pin CORE|_idsue o_MEM[102] -pin CORE|_mem i_IDSUE_d1[27]
load net CORE|_mem|o_MMU_wdata[31] -attr @rip Q[31] -attr @name o_MMU_wdata[31] -hierPin CORE|_mem o_MMU_wdata[31] -pin CORE|_mem|o_MMU_wdata_reg Q[31]
load net CORE|_alu_0|o_ROB_newpc[5] -attr @rip Q[5] -attr @name o_ROB_newpc[5] -hierPin CORE|_alu_0 o_ROB_newpc[5] -pin CORE|_alu_0|o_ROB_newpc_reg Q[5] -pin CORE|_alu_0|o_ROB_result_i__1 I2[5]
load net CORE|_alu_0|i_IDSUE_imm[27] -attr @rip i_IDSUE_imm[27] -attr @name i_IDSUE_imm[27] -hierPin CORE|_alu_0 i_IDSUE_imm[27] -pin CORE|_alu_0|o_ROB_newpc0_i I0[27] -pin CORE|_alu_0|o_ROB_result0_i I1[27] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[27] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[27] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[27] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[27] -pin CORE|_alu_0|o_ROB_result_i__1 I1[27]
load net CORE|IDSUE_MEM[65] -attr @rip o_MEM[65] -attr @name IDSUE_MEM[65] -pin CORE|_idsue o_MEM[65] -pin CORE|_mem i_IDSUE_d2[26]
load net COMM_write_data[0][4] -attr @rip(#000000) send_data[4] -pin COMM write_datas[4] -pin MEM_CTRL send_data[4]
load net CORE|_rob|p_0_in[11] -attr @rip(#000000) O[11] -attr @name p_0_in[11] -pin CORE|_rob|excp0_i S[11] -pin CORE|_rob|pc1_i I0[11] -pin CORE|_rob|pc2_i O[11] -pin CORE|_rob|rd1_i I0[11] -pin CORE|_rob|result1_i I0[11]
load net CORE|_rob|i_AM_list[121] -attr @rip(#000000) i_AM_list[121] -attr @name i_AM_list[121] -hierPin CORE|_rob i_AM_list[121] -pin CORE|_rob|excp0_i I[121] -pin CORE|_rob|pc0_i I[121] -pin CORE|_rob|rd0_i I[121] -pin CORE|_rob|result0_i I[121]
load net CORE|ID_IDSUE_rd[3] -attr @rip o_IDSUE_rd[3] -attr @name ID_IDSUE_rd[3] -pin CORE|_id o_IDSUE_rd[3] -pin CORE|_idsue i_ID_rd[3]
load net CORE|_rob|i_AM_list[269] -attr @rip(#000000) i_AM_list[269] -attr @name i_AM_list[269] -hierPin CORE|_rob i_AM_list[269] -pin CORE|_rob|excp0_i I[269] -pin CORE|_rob|pc0_i I[269] -pin CORE|_rob|rd0_i I[269] -pin CORE|_rob|result0_i I[269]
load net CORE|_alu_0|o_ROB_newpc2_i__0_n_0 -attr @name o_ROB_newpc2_i__0_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__2 S -pin CORE|_alu_0|o_ROB_newpc2_i__0 O
netloc CORE|_alu_0|o_ROB_newpc2_i__0_n_0 1 4 1 2990
load net CORE|IDSUE_MEM[7] -attr @rip o_MEM[7] -attr @name IDSUE_MEM[7] -pin CORE|_idsue o_MEM[7] -pin CORE|_mem i_IDSUE_imm[0]
load net CORE|_rob|result[31] -attr @name result[31] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[31] -pin CORE|_rob|result_reg[31:0] Q[31]
load net CORE|_rob|i_AM_list[75] -attr @rip(#000000) i_AM_list[75] -attr @name i_AM_list[75] -hierPin CORE|_rob i_AM_list[75] -pin CORE|_rob|excp0_i I[75] -pin CORE|_rob|pc0_i I[75] -pin CORE|_rob|rd0_i I[75] -pin CORE|_rob|result0_i I[75]
load net COMM_read_data[0][29] -attr @rip(#000000) read_datas[29] -pin COMM read_datas[29] -pin MEM_CTRL recv_data[29]
load net CORE|_alu_0|o_ROB_newpc[0] -attr @rip Q[0] -attr @name o_ROB_newpc[0] -hierPin CORE|_alu_0 o_ROB_newpc[0] -pin CORE|_alu_0|o_ROB_newpc_reg Q[0] -pin CORE|_alu_0|o_ROB_result_i__1 I2[0]
load net CORE|_rob|i_AM_list[35] -attr @rip(#000000) i_AM_list[35] -attr @name i_AM_list[35] -hierPin CORE|_rob i_AM_list[35] -pin CORE|_rob|excp0_i I[35] -pin CORE|_rob|pc0_i I[35] -pin CORE|_rob|rd0_i I[35] -pin CORE|_rob|result0_i I[35]
load net CORE|_rob|i_AM_list[169] -attr @rip(#000000) i_AM_list[169] -attr @name i_AM_list[169] -hierPin CORE|_rob i_AM_list[169] -pin CORE|_rob|excp0_i I[169] -pin CORE|_rob|pc0_i I[169] -pin CORE|_rob|rd0_i I[169] -pin CORE|_rob|result0_i I[169]
load net CORE|_rob|i_AM_list[179] -attr @rip(#000000) i_AM_list[179] -attr @name i_AM_list[179] -hierPin CORE|_rob i_AM_list[179] -pin CORE|_rob|excp0_i I[179] -pin CORE|_rob|pc0_i I[179] -pin CORE|_rob|rd0_i I[179] -pin CORE|_rob|result0_i I[179]
load net CORE|_mem|addr[20] -attr @rip Q[20] -attr @name addr[20] -pin CORE|_mem|addr_reg Q[20] -pin CORE|_mem|o_MMU_raddr_i I0[20] -pin CORE|_mem|o_MMU_waddr_reg D[20] -pin CORE|_mem|o_ROB_cnt0_i I1[20] -pin CORE|_mem|o_ROB_result1_i I1[20]
load net CORE|MEM_MMU_waddr[12] -attr @rip o_MEM_waddr[12] -attr @name MEM_MMU_waddr[12] -pin CORE|_mem o_MMU_waddr[12] -pin CORE|_mmu i_MEM_waddr[12] -pin CORE|_mmu o_MEM_waddr[12]
load net CORE|IDSUE_MEM[101] -attr @rip o_MEM[101] -attr @name IDSUE_MEM[101] -pin CORE|_idsue o_MEM[101] -pin CORE|_mem i_IDSUE_d1[26]
load net CORE|_alu_0|d2_reg_n_20 -attr @rip Q[11] -attr @name d2_reg_n_20 -pin CORE|_alu_0|d2_reg Q[11] -pin CORE|_alu_0|o_ROB_newpc2_i I1[11] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[11] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[11] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[11] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[11] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[11] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[11] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[11] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[11] -pin CORE|_alu_0|o_ROB_result2_i I1[11] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[11]
load net CORE|_alu_0|d2_reg_n_21 -attr @rip Q[10] -attr @name d2_reg_n_21 -pin CORE|_alu_0|d2_reg Q[10] -pin CORE|_alu_0|o_ROB_newpc2_i I1[10] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[10] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[10] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[10] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[10] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[10] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[10] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[10] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[10] -pin CORE|_alu_0|o_ROB_result2_i I1[10] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[10]
load net CORE|IDSUE_MEM[64] -attr @rip o_MEM[64] -attr @name IDSUE_MEM[64] -pin CORE|_idsue o_MEM[64] -pin CORE|_mem i_IDSUE_d2[25]
load net CORE|_alu_0|d2_reg_n_22 -attr @rip Q[9] -attr @name d2_reg_n_22 -pin CORE|_alu_0|d2_reg Q[9] -pin CORE|_alu_0|o_ROB_newpc2_i I1[9] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[9] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[9] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[9] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[9] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[9] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[9] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[9] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[9] -pin CORE|_alu_0|o_ROB_result2_i I1[9] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[9]
load net CORE|_alu_0|o_ROB_result1[27] -attr @rip O[27] -attr @name o_ROB_result1[27] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[27] -pin CORE|_alu_0|o_ROB_result1_i O[27]
load net CORE|_alu_0|d2_reg_n_23 -attr @rip Q[8] -attr @name d2_reg_n_23 -pin CORE|_alu_0|d2_reg Q[8] -pin CORE|_alu_0|o_ROB_newpc2_i I1[8] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[8] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[8] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[8] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[8] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[8] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[8] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[8] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[8] -pin CORE|_alu_0|o_ROB_result2_i I1[8] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[8]
load net CORE|_alu_0|d2_reg_n_24 -attr @rip Q[7] -attr @name d2_reg_n_24 -pin CORE|_alu_0|d2_reg Q[7] -pin CORE|_alu_0|o_ROB_newpc2_i I1[7] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[7] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[7] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[7] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[7] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[7] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[7] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[7] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[7] -pin CORE|_alu_0|o_ROB_result2_i I1[7] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[7]
load net CORE|_alu_0|d2_reg_n_25 -attr @rip Q[6] -attr @name d2_reg_n_25 -pin CORE|_alu_0|d2_reg Q[6] -pin CORE|_alu_0|o_ROB_newpc2_i I1[6] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[6] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[6] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[6] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[6] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[6] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[6] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[6] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[6] -pin CORE|_alu_0|o_ROB_result2_i I1[6] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[6]
load net CORE|ID_IDSUE_rd[2] -attr @rip o_IDSUE_rd[2] -attr @name ID_IDSUE_rd[2] -pin CORE|_id o_IDSUE_rd[2] -pin CORE|_idsue i_ID_rd[2]
load net CORE|_alu_0|d2_reg_n_26 -attr @rip Q[5] -attr @name d2_reg_n_26 -pin CORE|_alu_0|d2_reg Q[5] -pin CORE|_alu_0|o_ROB_newpc2_i I1[5] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[5] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[5] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[5] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[5] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[5] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[5] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[5] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[5] -pin CORE|_alu_0|o_ROB_result2_i I1[5] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[5]
load net CORE|_rob|p_0_in[12] -attr @rip(#000000) O[12] -attr @name p_0_in[12] -pin CORE|_rob|excp0_i S[12] -pin CORE|_rob|pc1_i I0[12] -pin CORE|_rob|pc2_i O[12] -pin CORE|_rob|rd1_i I0[12] -pin CORE|_rob|result1_i I0[12]
load net CORE|_mem|d1[13] -attr @rip Q[13] -attr @name d1[13] -pin CORE|_mem|addr0_i I0[13] -pin CORE|_mem|d1_reg Q[13]
load net CORE|_mem|o_ROB_result_i__1_n_0 -attr @name o_ROB_result_i__1_n_0 -pin CORE|_mem|o_ROB_result_i__1 O -pin CORE|_mem|o_ROB_result_i__2 I0
netloc CORE|_mem|o_ROB_result_i__1_n_0 1 8 1 3980
load net CORE|busy[0] -attr @rip busy[0] -attr @name busy[0] -hierPin CORE busy[0] -pin CORE|_mmu i_MC_busy[0]
load net CORE|IDSUE_ALU[2][9] -attr @rip o_ALU_list[323] -attr @name IDSUE_ALU[2][9] -pin CORE|_alu_2 i_IDSUE_imm[2] -pin CORE|_idsue o_ALU_list[323]
load net CORE|IDSUE_MEM[6] -attr @rip o_MEM[6] -attr @name IDSUE_MEM[6] -pin CORE|_idsue o_MEM[6] -pin CORE|_mem i_IDSUE_rd[4]
load net CORE|_rob|result[30] -attr @name result[30] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[30] -pin CORE|_rob|result_reg[31:0] Q[30]
load net CORE|_rob|i_AM_list[74] -attr @rip(#000000) i_AM_list[74] -attr @name i_AM_list[74] -hierPin CORE|_rob i_AM_list[74] -pin CORE|_rob|excp0_i I[74] -pin CORE|_rob|nw0_i I1[3] -pin CORE|_rob|pc0_i I[74] -pin CORE|_rob|rd0_i I[74] -pin CORE|_rob|result0_i I[74]
load net CORE|_rob|i_AM_list[34] -attr @rip(#000000) i_AM_list[34] -attr @name i_AM_list[34] -hierPin CORE|_rob i_AM_list[34] -pin CORE|_rob|excp0_i I[34] -pin CORE|_rob|pc0_i I[34] -pin CORE|_rob|rd0_i I[34] -pin CORE|_rob|result0_i I[34]
load net CORE|_mem|d2_reg__0[27] -attr @rip Q[27] -attr @name d2_reg__0[27] -pin CORE|_mem|d2_reg Q[27] -pin CORE|_mem|o_MMU_wdata_reg D[27]
load net CORE|IDSUE_MEM[100] -attr @rip o_MEM[100] -attr @name IDSUE_MEM[100] -pin CORE|_idsue o_MEM[100] -pin CORE|_mem i_IDSUE_d1[25]
load net CORE|_alu_0|d2_reg_n_10 -attr @rip Q[21] -attr @name d2_reg_n_10 -pin CORE|_alu_0|d2_reg Q[21] -pin CORE|_alu_0|o_ROB_newpc2_i I1[21] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[21] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[21] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[21] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[21] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[21] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[21] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[21] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[21] -pin CORE|_alu_0|o_ROB_result2_i I1[21] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[21]
load net CORE|_alu_0|d2_reg_n_11 -attr @rip Q[20] -attr @name d2_reg_n_11 -pin CORE|_alu_0|d2_reg Q[20] -pin CORE|_alu_0|o_ROB_newpc2_i I1[20] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[20] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[20] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[20] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[20] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[20] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[20] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[20] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[20] -pin CORE|_alu_0|o_ROB_result2_i I1[20] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[20]
load net CORE|_rob|result[19] -attr @name result[19] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[19] -pin CORE|_rob|result_reg[31:0] Q[19]
load net CORE|_alu_0|d2_reg_n_12 -attr @rip Q[19] -attr @name d2_reg_n_12 -pin CORE|_alu_0|d2_reg Q[19] -pin CORE|_alu_0|o_ROB_newpc2_i I1[19] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[19] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[19] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[19] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[19] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[19] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[19] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[19] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[19] -pin CORE|_alu_0|o_ROB_result2_i I1[19] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[19]
load net CORE|_alu_0|o_ROB_result1[26] -attr @rip O[26] -attr @name o_ROB_result1[26] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[26] -pin CORE|_alu_0|o_ROB_result1_i O[26]
load net CORE|_alu_0|d2_reg_n_13 -attr @rip Q[18] -attr @name d2_reg_n_13 -pin CORE|_alu_0|d2_reg Q[18] -pin CORE|_alu_0|o_ROB_newpc2_i I1[18] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[18] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[18] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[18] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[18] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[18] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[18] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[18] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[18] -pin CORE|_alu_0|o_ROB_result2_i I1[18] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[18]
load net CORE|_alu_0|d2_reg_n_14 -attr @rip Q[17] -attr @name d2_reg_n_14 -pin CORE|_alu_0|d2_reg Q[17] -pin CORE|_alu_0|o_ROB_newpc2_i I1[17] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[17] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[17] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[17] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[17] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[17] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[17] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[17] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[17] -pin CORE|_alu_0|o_ROB_result2_i I1[17] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[17]
load net CORE|_alu_0|d2_reg_n_15 -attr @rip Q[16] -attr @name d2_reg_n_15 -pin CORE|_alu_0|d2_reg Q[16] -pin CORE|_alu_0|o_ROB_newpc2_i I1[16] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[16] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[16] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[16] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[16] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[16] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[16] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[16] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[16] -pin CORE|_alu_0|o_ROB_result2_i I1[16] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[16]
load net CORE|ID_IDSUE_rd[1] -attr @rip o_IDSUE_rd[1] -attr @name ID_IDSUE_rd[1] -pin CORE|_id o_IDSUE_rd[1] -pin CORE|_idsue i_ID_rd[1]
load net CORE|_alu_0|d2_reg_n_16 -attr @rip Q[15] -attr @name d2_reg_n_16 -pin CORE|_alu_0|d2_reg Q[15] -pin CORE|_alu_0|o_ROB_newpc2_i I1[15] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[15] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[15] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[15] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[15] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[15] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[15] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[15] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[15] -pin CORE|_alu_0|o_ROB_result2_i I1[15] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[15]
load net CORE|_mem|d1[12] -attr @rip Q[12] -attr @name d1[12] -pin CORE|_mem|addr0_i I0[12] -pin CORE|_mem|d1_reg Q[12]
load net CORE|_alu_0|d2_reg_n_17 -attr @rip Q[14] -attr @name d2_reg_n_17 -pin CORE|_alu_0|d2_reg Q[14] -pin CORE|_alu_0|o_ROB_newpc2_i I1[14] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[14] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[14] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[14] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[14] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[14] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[14] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[14] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[14] -pin CORE|_alu_0|o_ROB_result2_i I1[14] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[14]
load net CORE|_alu_0|d2_reg_n_18 -attr @rip Q[13] -attr @name d2_reg_n_18 -pin CORE|_alu_0|d2_reg Q[13] -pin CORE|_alu_0|o_ROB_newpc2_i I1[13] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[13] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[13] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[13] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[13] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[13] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[13] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[13] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[13] -pin CORE|_alu_0|o_ROB_result2_i I1[13] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[13]
load net CORE|_rob|p_0_in[13] -attr @rip(#000000) O[13] -attr @name p_0_in[13] -pin CORE|_rob|excp0_i S[13] -pin CORE|_rob|pc1_i I0[13] -pin CORE|_rob|pc2_i O[13] -pin CORE|_rob|rd1_i I0[13] -pin CORE|_rob|result1_i I0[13]
load net CORE|_alu_0|d2_reg_n_19 -attr @rip Q[12] -attr @name d2_reg_n_19 -pin CORE|_alu_0|d2_reg Q[12] -pin CORE|_alu_0|o_ROB_newpc2_i I1[12] -pin CORE|_alu_0|o_ROB_newpc2_i__0 I1[12] -pin CORE|_alu_0|o_ROB_newpc2_i__1 I1[12] -pin CORE|_alu_0|o_ROB_newpc2_i__2 I1[12] -pin CORE|_alu_0|o_ROB_result0_i__10 I1[12] -pin CORE|_alu_0|o_ROB_result0_i__11 I1[12] -pin CORE|_alu_0|o_ROB_result0_i__12 I1[12] -pin CORE|_alu_0|o_ROB_result1_i__0 I1[12] -pin CORE|_alu_0|o_ROB_result1_i__1 I1[12] -pin CORE|_alu_0|o_ROB_result2_i I1[12] -pin CORE|_alu_0|o_ROB_result2_i__0 I1[12]
load net CORE|IDSUE_MEM[5] -attr @rip o_MEM[5] -attr @name IDSUE_MEM[5] -pin CORE|_idsue o_MEM[5] -pin CORE|_mem i_IDSUE_rd[3]
load net COMM_read_data[0][27] -attr @rip(#000000) read_datas[27] -pin COMM read_datas[27] -pin MEM_CTRL recv_data[27]
load net CORE|_mem|d2[0] -attr @rip O[0] -attr @name d2[0] -pin CORE|_mem|d2_i O[0] -pin CORE|_mem|d2_reg D[0]
load net CORE|_mem|i_MMU_rdata[30] -attr @rip i_MMU_rdata[30] -attr @name i_MMU_rdata[30] -hierPin CORE|_mem i_MMU_rdata[30] -pin CORE|_mem|o_ROB_result_i I4[30]
load net CORE|_mem|o_MMU_waddr_i_n_0 -attr @name o_MMU_waddr_i_n_0 -pin CORE|_mem|o_MMU_waddr_i O -pin CORE|_mem|o_MMU_waddr_reg G
netloc CORE|_mem|o_MMU_waddr_i_n_0 1 10 1 5010
load net CORE|IDSUE_MEM[50] -attr @rip o_MEM[50] -attr @name IDSUE_MEM[50] -pin CORE|_idsue o_MEM[50] -pin CORE|_mem i_IDSUE_d2[11]
load net CORE|_alu_0|i_IDSUE_d1[31] -attr @rip i_IDSUE_d1[31] -attr @name i_IDSUE_d1[31] -hierPin CORE|_alu_0 i_IDSUE_d1[31] -pin CORE|_alu_0|d1_i I0[31]
load net CORE|addr[16] -attr @rip o_MC_addr[16] -attr @name addr[16] -hierPin CORE addr[16] -pin CORE|_mmu o_MC_addr[16]
load net CORE|_rob|i_AM_list[77] -attr @rip(#000000) i_AM_list[77] -attr @name i_AM_list[77] -hierPin CORE|_rob i_AM_list[77] -pin CORE|_rob|excp0_i I[77] -pin CORE|_rob|pc0_i I[77] -pin CORE|_rob|rd0_i I[77] -pin CORE|_rob|result0_i I[77]
load net CORE|_alu_0|o_ROB_newpc[2] -attr @rip Q[2] -attr @name o_ROB_newpc[2] -hierPin CORE|_alu_0 o_ROB_newpc[2] -pin CORE|_alu_0|o_ROB_newpc_reg Q[2] -pin CORE|_alu_0|o_ROB_result_i__1 I2[2]
load net CORE|_rob|result[18] -attr @name result[18] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[18] -pin CORE|_rob|result_reg[31:0] Q[18]
load net CORE|_mem|d2_reg__0[28] -attr @rip Q[28] -attr @name d2_reg__0[28] -pin CORE|_mem|d2_reg Q[28] -pin CORE|_mem|o_MMU_wdata_reg D[28]
load net CORE|ID_IDSUE_rd[0] -attr @rip o_IDSUE_rd[0] -attr @name ID_IDSUE_rd[0] -pin CORE|_id o_IDSUE_rd[0] -pin CORE|_idsue i_ID_rd[0]
load net CORE|_alu_0|o_ROB_result1[29] -attr @rip O[29] -attr @name o_ROB_result1[29] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[29] -pin CORE|_alu_0|o_ROB_result1_i O[29]
load net CORE|_mem|d1[11] -attr @rip Q[11] -attr @name d1[11] -pin CORE|_mem|addr0_i I0[11] -pin CORE|_mem|d1_reg Q[11]
load net CORE|IDSUE_MEM[4] -attr @rip o_MEM[4] -attr @name IDSUE_MEM[4] -pin CORE|_idsue o_MEM[4] -pin CORE|_mem i_IDSUE_rd[2]
load net CORE|_rob|p_0_in[14] -attr @rip(#000000) O[14] -attr @name p_0_in[14] -pin CORE|_rob|excp0_i S[14] -pin CORE|_rob|pc1_i I0[14] -pin CORE|_rob|pc2_i O[14] -pin CORE|_rob|rd1_i I0[14] -pin CORE|_rob|result1_i I0[14]
load net COMM_read_data[0][28] -attr @rip(#000000) read_datas[28] -pin COMM read_datas[28] -pin MEM_CTRL recv_data[28]
load net CORE|_mem|d2[1] -attr @rip O[1] -attr @name d2[1] -pin CORE|_mem|d2_i O[1] -pin CORE|_mem|d2_reg D[1]
load net CORE|_mem|i_MMU_rdata[31] -attr @rip i_MMU_rdata[31] -attr @name i_MMU_rdata[31] -hierPin CORE|_mem i_MMU_rdata[31] -pin CORE|_mem|o_ROB_result_i I4[31]
load net CORE|RST -attr @name RST -hierPin CORE RST -pin CORE|_idsue rst -pin CORE|_ifid rst -pin CORE|_pcreg rst -pin CORE|_rob rst
netloc CORE|RST 1 0 4 1060 5758 5960 2946 11680 1858 NJ
load net CORE|_alu_0|i_IDSUE_d1[30] -attr @rip i_IDSUE_d1[30] -attr @name i_IDSUE_d1[30] -hierPin CORE|_alu_0 i_IDSUE_d1[30] -pin CORE|_alu_0|d1_i I0[30]
load net CORE|_rob|i_AM_list[76] -attr @rip(#000000) i_AM_list[76] -attr @name i_AM_list[76] -hierPin CORE|_rob i_AM_list[76] -pin CORE|_rob|excp0_i I[76] -pin CORE|_rob|pc0_i I[76] -pin CORE|_rob|rd0_i I[76] -pin CORE|_rob|result0_i I[76]
load net CORE|_ifid|o_ID_pc[8] -attr @rip(#000000) 8 -attr @name o_ID_pc[8] -hierPin CORE|_ifid o_ID_pc[8] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[8]
load net CORE|_alu_0|o_ROB_newpc[1] -attr @rip Q[1] -attr @name o_ROB_newpc[1] -hierPin CORE|_alu_0 o_ROB_newpc[1] -pin CORE|_alu_0|o_ROB_newpc_reg Q[1] -pin CORE|_alu_0|o_ROB_result_i__1 I2[1]
load net CORE|addr[17] -attr @rip o_MC_addr[17] -attr @name addr[17] -hierPin CORE addr[17] -pin CORE|_mmu o_MC_addr[17]
load net CORE|_rob|result[17] -attr @name result[17] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[17] -pin CORE|_rob|result_reg[31:0] Q[17]
load net CORE|PCREG_IF_valid -attr @name PCREG_IF_valid -pin CORE|_if i_PCREG_valid -pin CORE|_pcreg o_IF_valid
netloc CORE|PCREG_IF_valid 1 4 1 12730
load net CORE|_mem|d2_reg__0[29] -attr @rip Q[29] -attr @name d2_reg__0[29] -pin CORE|_mem|d2_reg Q[29] -pin CORE|_mem|o_MMU_wdata_reg D[29]
load net CORE|_mem|i_MMU_waddr[6] -attr @rip i_MMU_waddr[6] -attr @name i_MMU_waddr[6] -hierPin CORE|_mem i_MMU_waddr[6] -pin CORE|_mem|o_ROB_cnt0_i I0[6]
load net CORE|_alu_0|o_ROB_result1[28] -attr @rip O[28] -attr @name o_ROB_result1[28] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[28] -pin CORE|_alu_0|o_ROB_result1_i O[28]
load net CORE|_mem|d1[10] -attr @rip Q[10] -attr @name d1[10] -pin CORE|_mem|addr0_i I0[10] -pin CORE|_mem|d1_reg Q[10]
load net CORE|IDSUE_MEM[106] -attr @rip o_MEM[106] -attr @name IDSUE_MEM[106] -pin CORE|_idsue o_MEM[106] -pin CORE|_mem i_IDSUE_d1[31]
load net CORE|IDSUE_MEM[3] -attr @rip o_MEM[3] -attr @name IDSUE_MEM[3] -pin CORE|_idsue o_MEM[3] -pin CORE|_mem i_IDSUE_rd[1]
load net COMM_read_data[0][25] -attr @rip(#000000) read_datas[25] -pin COMM read_datas[25] -pin MEM_CTRL recv_data[25]
load net CORE|IDSUE_ALU[0][30] -attr @rip o_ALU_list[30] -attr @name IDSUE_ALU[0][30] -pin CORE|_alu_0 i_IDSUE_imm[23] -pin CORE|_idsue o_ALU_list[30]
load net CORE|_rob|i_AM_list[31] -attr @rip(#000000) i_AM_list[31] -attr @name i_AM_list[31] -hierPin CORE|_rob i_AM_list[31] -pin CORE|_rob|excp0_i I[31] -pin CORE|_rob|pc0_i I[31] -pin CORE|_rob|rd0_i I[31] -pin CORE|_rob|result0_i I[31]
load net CORE|_rob|p_0_in[15] -attr @rip(#000000) O[15] -attr @name p_0_in[15] -pin CORE|_rob|excp0_i S[15] -pin CORE|_rob|pc1_i I0[15] -pin CORE|_rob|pc2_i O[15] -pin CORE|_rob|rd1_i I0[15] -pin CORE|_rob|result1_i I0[15]
load net CORE|_alu_0|i_IDSUE_imm[20] -attr @rip i_IDSUE_imm[20] -attr @name i_IDSUE_imm[20] -hierPin CORE|_alu_0 i_IDSUE_imm[20] -pin CORE|_alu_0|o_ROB_newpc0_i I0[20] -pin CORE|_alu_0|o_ROB_result0_i I1[20] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[20] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[20] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[20] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[20] -pin CORE|_alu_0|o_ROB_result_i__1 I1[20]
load net CORE|addr[14] -attr @rip o_MC_addr[14] -attr @name addr[14] -hierPin CORE addr[14] -pin CORE|_mmu o_MC_addr[14]
load net CORE|_mem|d2[2] -attr @rip O[2] -attr @name d2[2] -pin CORE|_mem|d2_i O[2] -pin CORE|_mem|d2_reg D[2]
load net CORE|_rob|result[16] -attr @name result[16] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[16] -pin CORE|_rob|result_reg[31:0] Q[16]
load net CORE|IDSUE_MEM[52] -attr @rip o_MEM[52] -attr @name IDSUE_MEM[52] -pin CORE|_idsue o_MEM[52] -pin CORE|_mem i_IDSUE_d2[13]
load net CORE|PCREG_IF_pc[30] -attr @rip o_IF_pc[30] -attr @name PCREG_IF_pc[30] -pin CORE|_if i_PCREG_pc[30] -pin CORE|_pcreg o_IF_pc[30]
load net CORE|_ifid|o_ID_pc[9] -attr @rip(#000000) 9 -attr @name o_ID_pc[9] -hierPin CORE|_ifid o_ID_pc[9] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[9]
load net CORE|_rob|i_AM_list[79] -attr @rip(#000000) i_AM_list[79] -attr @name i_AM_list[79] -hierPin CORE|_rob i_AM_list[79] -pin CORE|_rob|excp0_i I[79] -pin CORE|_rob|pc0_i I[79] -pin CORE|_rob|rd0_i I[79] -pin CORE|_rob|result0_i I[79]
load net CORE|_rob|pc3[9] -attr @rip(#000000) O[9] -attr @name pc3[9] -pin CORE|_rob|pc2_i I0[9] -pin CORE|_rob|pc3_i O[9]
load net CORE|_mem|i_MMU_waddr[7] -attr @rip i_MMU_waddr[7] -attr @name i_MMU_waddr[7] -hierPin CORE|_mem i_MMU_waddr[7] -pin CORE|_mem|o_ROB_cnt0_i I0[7]
load net CORE|IDSUE_MEM[105] -attr @rip o_MEM[105] -attr @name IDSUE_MEM[105] -pin CORE|_idsue o_MEM[105] -pin CORE|_mem i_IDSUE_d1[30]
load net CORE|IDSUE_MEM[2] -attr @rip o_MEM[2] -attr @name IDSUE_MEM[2] -pin CORE|_idsue o_MEM[2] -pin CORE|_mem i_IDSUE_rd[0]
load net CORE|MMU_IF_addr[30] -attr @rip o_IF_addr[30] -attr @name MMU_IF_addr[30] -pin CORE|_if i_MMU_addr[30] -pin CORE|_mmu o_IF_addr[30]
load net CORE|_rob|i_AM_list[30] -attr @rip(#000000) i_AM_list[30] -attr @name i_AM_list[30] -hierPin CORE|_rob i_AM_list[30] -pin CORE|_rob|excp0_i I[30] -pin CORE|_rob|pc0_i I[30] -pin CORE|_rob|rd0_i I[30] -pin CORE|_rob|result0_i I[30]
load net CORE|_mem|o_MMU_raddr_i_n_0 -attr @rip O[31] -attr @name o_MMU_raddr_i_n_0 -pin CORE|_mem|o_MMU_raddr_i O[31] -pin CORE|_mem|o_MMU_raddr_reg D[31]
load net COMM_read_data[0][26] -attr @rip(#000000) read_datas[26] -pin COMM read_datas[26] -pin MEM_CTRL recv_data[26]
load net CORE|IDSUE_ALU[0][31] -attr @rip o_ALU_list[31] -attr @name IDSUE_ALU[0][31] -pin CORE|_alu_0 i_IDSUE_imm[24] -pin CORE|_idsue o_ALU_list[31]
load net CORE|_mem|o_MMU_raddr_i_n_1 -attr @rip O[30] -attr @name o_MMU_raddr_i_n_1 -pin CORE|_mem|o_MMU_raddr_i O[30] -pin CORE|_mem|o_MMU_raddr_reg D[30]
load net CORE|_rob|p_0_in[16] -attr @rip(#000000) O[16] -attr @name p_0_in[16] -pin CORE|_rob|excp0_i S[16] -pin CORE|_rob|pc1_i I0[16] -pin CORE|_rob|pc2_i O[16] -pin CORE|_rob|rd1_i I0[16] -pin CORE|_rob|result1_i I0[16]
load net CORE|_mem|d1[17] -attr @rip Q[17] -attr @name d1[17] -pin CORE|_mem|addr0_i I0[17] -pin CORE|_mem|d1_reg Q[17]
load net CORE|_mem|d2_reg__0[23] -attr @rip Q[23] -attr @name d2_reg__0[23] -pin CORE|_mem|d2_reg Q[23] -pin CORE|_mem|o_MMU_wdata_reg D[23]
load net CORE|_mem|o_MMU_raddr_i_n_2 -attr @rip O[29] -attr @name o_MMU_raddr_i_n_2 -pin CORE|_mem|o_MMU_raddr_i O[29] -pin CORE|_mem|o_MMU_raddr_reg D[29]
load net CORE|_rob|i_AM_list[126] -attr @rip(#000000) i_AM_list[126] -attr @name i_AM_list[126] -hierPin CORE|_rob i_AM_list[126] -pin CORE|_rob|excp0_i I[126] -pin CORE|_rob|pc0_i I[126] -pin CORE|_rob|rd0_i I[126] -pin CORE|_rob|result0_i I[126]
load net CORE|_mem|o_MMU_raddr_i_n_3 -attr @rip O[28] -attr @name o_MMU_raddr_i_n_3 -pin CORE|_mem|o_MMU_raddr_i O[28] -pin CORE|_mem|o_MMU_raddr_reg D[28]
load net CORE|_alu_0|i_IDSUE_imm[21] -attr @rip i_IDSUE_imm[21] -attr @name i_IDSUE_imm[21] -hierPin CORE|_alu_0 i_IDSUE_imm[21] -pin CORE|_alu_0|o_ROB_newpc0_i I0[21] -pin CORE|_alu_0|o_ROB_result0_i I1[21] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[21] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[21] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[21] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[21] -pin CORE|_alu_0|o_ROB_result_i__1 I1[21]
load net CORE|addr[15] -attr @rip o_MC_addr[15] -attr @name addr[15] -hierPin CORE addr[15] -pin CORE|_mmu o_MC_addr[15]
load net CORE|_rob|result[15] -attr @name result[15] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[15] -pin CORE|_rob|result_reg[31:0] Q[15]
load net CORE|_mem|o_MMU_raddr_i_n_4 -attr @rip O[27] -attr @name o_MMU_raddr_i_n_4 -pin CORE|_mem|o_MMU_raddr_i O[27] -pin CORE|_mem|o_MMU_raddr_reg D[27]
load net CORE|IDSUE_MEM[51] -attr @rip o_MEM[51] -attr @name IDSUE_MEM[51] -pin CORE|_idsue o_MEM[51] -pin CORE|_mem i_IDSUE_d2[12]
load net CORE|_mem|d2[3] -attr @rip O[3] -attr @name d2[3] -pin CORE|_mem|d2_i O[3] -pin CORE|_mem|d2_reg D[3]
load net CORE|_mem|o_MMU_raddr_i_n_5 -attr @rip O[26] -attr @name o_MMU_raddr_i_n_5 -pin CORE|_mem|o_MMU_raddr_i O[26] -pin CORE|_mem|o_MMU_raddr_reg D[26]
load net CORE|_mem|o_MMU_raddr_i_n_6 -attr @rip O[25] -attr @name o_MMU_raddr_i_n_6 -pin CORE|_mem|o_MMU_raddr_i O[25] -pin CORE|_mem|o_MMU_raddr_reg D[25]
load net CORE|_rob|i_AM_list[78] -attr @rip(#000000) i_AM_list[78] -attr @name i_AM_list[78] -hierPin CORE|_rob i_AM_list[78] -pin CORE|_rob|excp0_i I[78] -pin CORE|_rob|pc0_i I[78] -pin CORE|_rob|rd0_i I[78] -pin CORE|_rob|result0_i I[78]
load net CORE|PCREG_IF_pc[31] -attr @rip o_IF_pc[31] -attr @name PCREG_IF_pc[31] -pin CORE|_if i_PCREG_pc[31] -pin CORE|_pcreg o_IF_pc[31]
load net CORE|_rob|pc3[8] -attr @rip(#000000) O[8] -attr @name pc3[8] -pin CORE|_rob|pc2_i I0[8] -pin CORE|_rob|pc3_i O[8]
load net CORE|_mem|o_MMU_raddr_i_n_7 -attr @rip O[24] -attr @name o_MMU_raddr_i_n_7 -pin CORE|_mem|o_MMU_raddr_i O[24] -pin CORE|_mem|o_MMU_raddr_reg D[24]
load net CORE|_alu_0|o_ROB_result1[8] -attr @rip O[8] -attr @name o_ROB_result1[8] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[8] -pin CORE|_alu_0|o_ROB_result1_i O[8]
load net CORE|_mem|o_MMU_raddr_i_n_8 -attr @rip O[23] -attr @name o_MMU_raddr_i_n_8 -pin CORE|_mem|o_MMU_raddr_i O[23] -pin CORE|_mem|o_MMU_raddr_reg D[23]
load net CORE|_mem|o_MMU_raddr_i_n_9 -attr @rip O[22] -attr @name o_MMU_raddr_i_n_9 -pin CORE|_mem|o_MMU_raddr_i O[22] -pin CORE|_mem|o_MMU_raddr_reg D[22]
load net CORE|_mem|i_MMU_waddr[8] -attr @rip i_MMU_waddr[8] -attr @name i_MMU_waddr[8] -hierPin CORE|_mem i_MMU_waddr[8] -pin CORE|_mem|o_ROB_cnt0_i I0[8]
load net CORE|IDSUE_MEM[104] -attr @rip o_MEM[104] -attr @name IDSUE_MEM[104] -pin CORE|_idsue o_MEM[104] -pin CORE|_mem i_IDSUE_d1[29]
load net CORE|IDSUE_MEM[1] -attr @rip o_MEM[1] -attr @name IDSUE_MEM[1] -pin CORE|_idsue o_MEM[1] -pin CORE|_mem i_IDSUE_excp[1]
load net COMM_read_data[0][23] -attr @rip(#000000) read_datas[23] -pin COMM read_datas[23] -pin MEM_CTRL recv_data[23]
load net CORE|_mem|d1_i_n_0 -attr @rip O[31] -attr @name d1_i_n_0 -pin CORE|_mem|d1_i O[31] -pin CORE|_mem|d1_reg D[31]
load net CORE|MMU_IF_addr[31] -attr @rip o_IF_addr[31] -attr @name MMU_IF_addr[31] -pin CORE|_if i_MMU_addr[31] -pin CORE|_mmu o_IF_addr[31]
load net CORE|_mem|d1_i_n_1 -attr @rip O[30] -attr @name d1_i_n_1 -pin CORE|_mem|d1_i O[30] -pin CORE|_mem|d1_reg D[30]
load net CORE|_mem|d1[16] -attr @rip Q[16] -attr @name d1[16] -pin CORE|_mem|addr0_i I0[16] -pin CORE|_mem|d1_reg Q[16]
load net CORE|_mem|d1_i_n_2 -attr @rip O[29] -attr @name d1_i_n_2 -pin CORE|_mem|d1_i O[29] -pin CORE|_mem|d1_reg D[29]
load net CORE|_mem|o_ROB_result_i_n_10 -attr @rip O[21] -attr @name o_ROB_result_i_n_10 -pin CORE|_mem|o_ROB_result_i O[21] -pin CORE|_mem|o_ROB_result_reg D[21]
load net CORE|_mem|d1_i_n_3 -attr @rip O[28] -attr @name d1_i_n_3 -pin CORE|_mem|d1_i O[28] -pin CORE|_mem|d1_reg D[28]
load net CORE|_mem|o_ROB_result_i_n_11 -attr @rip O[20] -attr @name o_ROB_result_i_n_11 -pin CORE|_mem|o_ROB_result_i O[20] -pin CORE|_mem|o_ROB_result_reg D[20]
load net CORE|IDSUE_ALU[0][24] -attr @rip o_ALU_list[24] -attr @name IDSUE_ALU[0][24] -pin CORE|_alu_0 i_IDSUE_imm[17] -pin CORE|_idsue o_ALU_list[24]
load net CORE|_rob|p_0_in[17] -attr @rip(#000000) O[17] -attr @name p_0_in[17] -pin CORE|_rob|excp0_i S[17] -pin CORE|_rob|pc1_i I0[17] -pin CORE|_rob|pc2_i O[17] -pin CORE|_rob|rd1_i I0[17] -pin CORE|_rob|result1_i I0[17]
load net CORE|_rob|result[14] -attr @name result[14] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[14] -pin CORE|_rob|result_reg[31:0] Q[14]
load net CORE|_mem|d1_i_n_4 -attr @rip O[27] -attr @name d1_i_n_4 -pin CORE|_mem|d1_i O[27] -pin CORE|_mem|d1_reg D[27]
load net CORE|_mem|d2_reg__0[24] -attr @rip Q[24] -attr @name d2_reg__0[24] -pin CORE|_mem|d2_reg Q[24] -pin CORE|_mem|o_MMU_wdata_reg D[24]
load net CORE|_mem|o_ROB_result_i_n_12 -attr @rip O[19] -attr @name o_ROB_result_i_n_12 -pin CORE|_mem|o_ROB_result_i O[19] -pin CORE|_mem|o_ROB_result_reg D[19]
load net CORE|_rob|i_AM_list[127] -attr @rip(#000000) i_AM_list[127] -attr @name i_AM_list[127] -hierPin CORE|_rob i_AM_list[127] -pin CORE|_rob|excp0_i I[127] -pin CORE|_rob|pc0_i I[127] -pin CORE|_rob|rd0_i I[127] -pin CORE|_rob|result0_i I[127]
load net CORE|_mem|d1_i_n_5 -attr @rip O[26] -attr @name d1_i_n_5 -pin CORE|_mem|d1_i O[26] -pin CORE|_mem|d1_reg D[26]
load net CORE|_mem|o_ROB_result_i_n_13 -attr @rip O[18] -attr @name o_ROB_result_i_n_13 -pin CORE|_mem|o_ROB_result_i O[18] -pin CORE|_mem|o_ROB_result_reg D[18]
load net CORE|_mem|d1_i_n_6 -attr @rip O[25] -attr @name d1_i_n_6 -pin CORE|_mem|d1_i O[25] -pin CORE|_mem|d1_reg D[25]
load net CORE|_mem|o_ROB_result_i_n_14 -attr @rip O[17] -attr @name o_ROB_result_i_n_14 -pin CORE|_mem|o_ROB_result_i O[17] -pin CORE|_mem|o_ROB_result_reg D[17]
load net CORE|_mem|d1_i_n_7 -attr @rip O[24] -attr @name d1_i_n_7 -pin CORE|_mem|d1_i O[24] -pin CORE|_mem|d1_reg D[24]
load net CORE|_mem|d2[4] -attr @rip O[4] -attr @name d2[4] -pin CORE|_mem|d2_i O[4] -pin CORE|_mem|d2_reg D[4]
load net CORE|_mem|o_ROB_result_i_n_15 -attr @rip O[16] -attr @name o_ROB_result_i_n_15 -pin CORE|_mem|o_ROB_result_i O[16] -pin CORE|_mem|o_ROB_result_reg D[16]
load net CORE|_mem|d1_i_n_8 -attr @rip O[23] -attr @name d1_i_n_8 -pin CORE|_mem|d1_i O[23] -pin CORE|_mem|d1_reg D[23]
load net CORE|_mem|o_ROB_result_i_n_16 -attr @rip O[15] -attr @name o_ROB_result_i_n_16 -pin CORE|_mem|o_ROB_result_i O[15] -pin CORE|_mem|o_ROB_result_reg D[15]
load net CORE|_mem|d1_i_n_9 -attr @rip O[22] -attr @name d1_i_n_9 -pin CORE|_mem|d1_i O[22] -pin CORE|_mem|d1_reg D[22]
load net CORE|_mem|o_ROB_result_i_n_17 -attr @rip O[14] -attr @name o_ROB_result_i_n_17 -pin CORE|_mem|o_ROB_result_i O[14] -pin CORE|_mem|o_ROB_result_reg D[14]
load net CORE|_alu_0|o_ROB_result1[9] -attr @rip O[9] -attr @name o_ROB_result1[9] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[9] -pin CORE|_alu_0|o_ROB_result1_i O[9]
load net CORE|_mem|d2_ready_i_n_0 -attr @name d2_ready_i_n_0 -pin CORE|_mem|d2_ready_i O -pin CORE|_mem|d2_ready_reg PRE
netloc CORE|_mem|d2_ready_i_n_0 1 2 1 2290
load net CORE|_mem|o_ROB_result_i_n_18 -attr @rip O[13] -attr @name o_ROB_result_i_n_18 -pin CORE|_mem|o_ROB_result_i O[13] -pin CORE|_mem|o_ROB_result_reg D[13]
load net CORE|IDSUE_MEM[103] -attr @rip o_MEM[103] -attr @name IDSUE_MEM[103] -pin CORE|_idsue o_MEM[103] -pin CORE|_mem i_IDSUE_d1[28]
load net CORE|_mem|o_ROB_result_i_n_19 -attr @rip O[12] -attr @name o_ROB_result_i_n_19 -pin CORE|_mem|o_ROB_result_i O[12] -pin CORE|_mem|o_ROB_result_reg D[12]
load net CORE|_rob|i_AM_list[278] -attr @rip(#000000) i_AM_list[278] -attr @name i_AM_list[278] -hierPin CORE|_rob i_AM_list[278] -pin CORE|_rob|excp0_i I[278] -pin CORE|_rob|pc0_i I[278] -pin CORE|_rob|rd0_i I[278] -pin CORE|_rob|result0_i I[278]
load net CORE|_mem|i_MMU_waddr[9] -attr @rip i_MMU_waddr[9] -attr @name i_MMU_waddr[9] -hierPin CORE|_mem i_MMU_waddr[9] -pin CORE|_mem|o_ROB_cnt0_i I0[9]
load net CORE|IDSUE_MEM[0] -attr @rip o_MEM[0] -attr @name IDSUE_MEM[0] -pin CORE|_idsue o_MEM[0] -pin CORE|_mem i_IDSUE_excp[0]
load net CORE|_rob|i_AM_list[160] -attr @rip(#000000) i_AM_list[160] -attr @name i_AM_list[160] -hierPin CORE|_rob i_AM_list[160] -pin CORE|_rob|excp0_i I[160] -pin CORE|_rob|pc0_i I[160] -pin CORE|_rob|rd0_i I[160] -pin CORE|_rob|result0_i I[160]
load net CORE|_mem|addr[26] -attr @rip Q[26] -attr @name addr[26] -pin CORE|_mem|addr_reg Q[26] -pin CORE|_mem|o_MMU_raddr_i I0[26] -pin CORE|_mem|o_MMU_waddr_reg D[26] -pin CORE|_mem|o_ROB_cnt0_i I1[26] -pin CORE|_mem|o_ROB_result1_i I1[26]
load net COMM_read_data[0][24] -attr @rip(#000000) read_datas[24] -pin COMM read_datas[24] -pin MEM_CTRL recv_data[24]
load net CORE|_mem|d1[15] -attr @rip Q[15] -attr @name d1[15] -pin CORE|_mem|addr0_i I0[15] -pin CORE|_mem|d1_reg Q[15]
load net CORE|_mem|o_MMU_raddr_i__0_n_0 -attr @name o_MMU_raddr_i__0_n_0 -pin CORE|_mem|o_MMU_raddr_i__0 O -pin CORE|_mem|o_MMU_raddr_i__1 I0
netloc CORE|_mem|o_MMU_raddr_i__0_n_0 1 8 1 4060J
load net CORE|_ifid|o_ID_pc[4] -attr @rip(#000000) 4 -attr @name o_ID_pc[4] -hierPin CORE|_ifid o_ID_pc[4] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[4]
load net CORE|_alu_0|i_IDSUE_d2[9] -attr @rip i_IDSUE_d2[9] -attr @name i_IDSUE_d2[9] -hierPin CORE|_alu_0 i_IDSUE_d2[9] -pin CORE|_alu_0|d2_i I0[9]
load net CORE|IDSUE_ALU[0][23] -attr @rip o_ALU_list[23] -attr @name IDSUE_ALU[0][23] -pin CORE|_alu_0 i_IDSUE_imm[16] -pin CORE|_idsue o_ALU_list[23]
load net CORE|_rob|result[13] -attr @name result[13] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[13] -pin CORE|_rob|result_reg[31:0] Q[13]
load net CORE|_rob|p_0_in[18] -attr @rip(#000000) O[18] -attr @name p_0_in[18] -pin CORE|_rob|excp0_i S[18] -pin CORE|_rob|pc1_i I0[18] -pin CORE|_rob|pc2_i O[18] -pin CORE|_rob|rd1_i I0[18] -pin CORE|_rob|result1_i I0[18]
load net CORE|_mem|d2_reg__0[25] -attr @rip Q[25] -attr @name d2_reg__0[25] -pin CORE|_mem|d2_reg Q[25] -pin CORE|_mem|o_MMU_wdata_reg D[25]
load net CORE|_rob|i_AM_list[128] -attr @rip(#000000) i_AM_list[128] -attr @name i_AM_list[128] -hierPin CORE|_rob i_AM_list[128] -pin CORE|_rob|excp0_i I[128] -pin CORE|_rob|pc0_i I[128] -pin CORE|_rob|rd0_i I[128] -pin CORE|_rob|result0_i I[128]
load net CORE|_mem|d2[5] -attr @rip O[5] -attr @name d2[5] -pin CORE|_mem|d2_i O[5] -pin CORE|_mem|d2_reg D[5]
load net CORE|_alu_0|i_IDSUE_cnt[0] -attr @rip i_IDSUE_cnt[0] -attr @name i_IDSUE_cnt[0] -hierPin CORE|_alu_0 i_IDSUE_cnt[0] -pin CORE|_alu_0|d1_ready0_i I0[0] -pin CORE|_alu_0|nw_cnt_reg D[0]
load net CORE|_alu_0|o_ROB_rd[1] -attr @rip O[1] -attr @name o_ROB_rd[1] -hierPin CORE|_alu_0 o_ROB_rd[1] -pin CORE|_alu_0|o_ROB_rd_i O[1]
load net CORE|_mem|addr[25] -attr @rip Q[25] -attr @name addr[25] -pin CORE|_mem|addr_reg Q[25] -pin CORE|_mem|o_MMU_raddr_i I0[25] -pin CORE|_mem|o_MMU_waddr_reg D[25] -pin CORE|_mem|o_ROB_cnt0_i I1[25] -pin CORE|_mem|o_ROB_result1_i I1[25]
load net COMM_read_data[0][21] -attr @rip(#000000) read_datas[21] -pin COMM read_datas[21] -pin MEM_CTRL recv_data[21]
load net CORE|_rob|i_AM_list[279] -attr @rip(#000000) i_AM_list[279] -attr @name i_AM_list[279] -hierPin CORE|_rob i_AM_list[279] -pin CORE|_rob|excp0_i I[279] -pin CORE|_rob|pc0_i I[279] -pin CORE|_rob|rd0_i I[279] -pin CORE|_rob|result0_i I[279]
load net CORE|_mem|i_IDSUE_funct3[1] -attr @rip i_IDSUE_funct3[1] -attr @name i_IDSUE_funct3[1] -hierPin CORE|_mem i_IDSUE_funct3[1] -pin CORE|_mem|o_MMU_raddr_i__0 A[1] -pin CORE|_mem|o_MMU_wmask_i A[1] -pin CORE|_mem|o_MMU_wmask_i__0 A[1] -pin CORE|_mem|o_ROB_result_i S[1] -pin CORE|_mem|o_ROB_result_i__0 A[1]
load net CORE|_mem|i_MMU_raddr[0] -attr @rip i_MMU_raddr[0] -attr @name i_MMU_raddr[0] -hierPin CORE|_mem i_MMU_raddr[0] -pin CORE|_mem|o_ROB_result1_i I0[0]
load net CORE|_rob|i_AM_list[161] -attr @rip(#000000) i_AM_list[161] -attr @name i_AM_list[161] -hierPin CORE|_rob i_AM_list[161] -pin CORE|_rob|excp0_i I[161] -pin CORE|_rob|pc0_i I[161] -pin CORE|_rob|rd0_i I[161] -pin CORE|_rob|result0_i I[161]
load net CORE|MEM_MMU_waddr[19] -attr @rip o_MEM_waddr[19] -attr @name MEM_MMU_waddr[19] -pin CORE|_mem o_MMU_waddr[19] -pin CORE|_mmu i_MEM_waddr[19] -pin CORE|_mmu o_MEM_waddr[19]
load net CORE|_mem|d1[14] -attr @rip Q[14] -attr @name d1[14] -pin CORE|_mem|addr0_i I0[14] -pin CORE|_mem|d1_reg Q[14]
load net CORE|_alu_0|o_ROB_newpc[30] -attr @rip Q[30] -attr @name o_ROB_newpc[30] -hierPin CORE|_alu_0 o_ROB_newpc[30] -pin CORE|_alu_0|o_ROB_newpc_reg Q[30] -pin CORE|_alu_0|o_ROB_result_i__1 I2[30]
load net CORE|_alu_0|i_IDSUE_d2[8] -attr @rip i_IDSUE_d2[8] -attr @name i_IDSUE_d2[8] -hierPin CORE|_alu_0 i_IDSUE_d2[8] -pin CORE|_alu_0|d2_i I0[8]
load net CORE|_rob|result[12] -attr @name result[12] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[12] -pin CORE|_rob|result_reg[31:0] Q[12]
load net CORE|IF_IFID_inst[29] -attr @rip o_IFID_inst[29] -attr @name IF_IFID_inst[29] -pin CORE|_if o_IFID_inst[29] -pin CORE|_ifid i_IF_inst[29]
load net CORE|_ifid|o_ID_pc[5] -attr @rip(#000000) 5 -attr @name o_ID_pc[5] -hierPin CORE|_ifid o_ID_pc[5] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[5]
load net CORE|_rob|pc3[5] -attr @rip(#000000) O[5] -attr @name pc3[5] -pin CORE|_rob|pc2_i I0[5] -pin CORE|_rob|pc3_i O[5]
load net CORE|IDSUE_ALU[0][26] -attr @rip o_ALU_list[26] -attr @name IDSUE_ALU[0][26] -pin CORE|_alu_0 i_IDSUE_imm[19] -pin CORE|_idsue o_ALU_list[26]
load net CORE|_rob|p_0_in[19] -attr @rip(#000000) O[19] -attr @name p_0_in[19] -pin CORE|_rob|excp0_i S[19] -pin CORE|_rob|pc1_i I0[19] -pin CORE|_rob|pc2_i O[19] -pin CORE|_rob|rd1_i I0[19] -pin CORE|_rob|result1_i I0[19]
load net CORE|_mem|d2_reg__0[26] -attr @rip Q[26] -attr @name d2_reg__0[26] -pin CORE|_mem|d2_reg Q[26] -pin CORE|_mem|o_MMU_wdata_reg D[26]
load net CORE|_rob|i_AM_list[129] -attr @rip(#000000) i_AM_list[129] -attr @name i_AM_list[129] -hierPin CORE|_rob i_AM_list[129] -pin CORE|_rob|excp0_i I[129] -pin CORE|_rob|pc0_i I[129] -pin CORE|_rob|rd0_i I[129] -pin CORE|_rob|result0_i I[129]
load net CORE|_alu_0|i_IDSUE_imm[24] -attr @rip i_IDSUE_imm[24] -attr @name i_IDSUE_imm[24] -hierPin CORE|_alu_0 i_IDSUE_imm[24] -pin CORE|_alu_0|o_ROB_newpc0_i I0[24] -pin CORE|_alu_0|o_ROB_result0_i I1[24] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[24] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[24] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[24] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[24] -pin CORE|_alu_0|o_ROB_result_i__1 I1[24]
load net CORE|addr[18] -attr @rip o_MC_addr[18] -attr @name addr[18] -hierPin CORE addr[18] -pin CORE|_mmu o_MC_addr[18]
load net CORE|_mem|d2[6] -attr @rip O[6] -attr @name d2[6] -pin CORE|_mem|d2_i O[6] -pin CORE|_mem|d2_reg D[6]
load net CORE|_alu_0|o_ROB_rd[0] -attr @rip O[0] -attr @name o_ROB_rd[0] -hierPin CORE|_alu_0 o_ROB_rd[0] -pin CORE|_alu_0|o_ROB_rd_i O[0]
load net CORE|_mem|i_IDSUE_funct3[0] -attr @rip i_IDSUE_funct3[0] -attr @name i_IDSUE_funct3[0] -hierPin CORE|_mem i_IDSUE_funct3[0] -pin CORE|_mem|o_MMU_raddr_i__0 A[0] -pin CORE|_mem|o_MMU_wmask_i A[0] -pin CORE|_mem|o_MMU_wmask_i__0 A[0] -pin CORE|_mem|o_ROB_result_i S[0] -pin CORE|_mem|o_ROB_result_i__0 A[0]
load net CORE|_alu_0|i_IDSUE_cnt[1] -attr @rip i_IDSUE_cnt[1] -attr @name i_IDSUE_cnt[1] -hierPin CORE|_alu_0 i_IDSUE_cnt[1] -pin CORE|_alu_0|d1_ready0_i I0[1] -pin CORE|_alu_0|nw_cnt_reg D[1]
load net COMM_read_data[0][22] -attr @rip(#000000) read_datas[22] -pin COMM read_datas[22] -pin MEM_CTRL recv_data[22]
load net CORE|_mem|addr[28] -attr @rip Q[28] -attr @name addr[28] -pin CORE|_mem|addr_reg Q[28] -pin CORE|_mem|o_MMU_raddr_i I0[28] -pin CORE|_mem|o_MMU_waddr_reg D[28] -pin CORE|_mem|o_ROB_cnt0_i I1[28] -pin CORE|_mem|o_ROB_result1_i I1[28]
load net CORE|_rob|i_AM_list[154] -attr @rip(#000000) i_AM_list[154] -attr @name i_AM_list[154] -hierPin CORE|_rob i_AM_list[154] -pin CORE|_rob|excp0_i I[154] -pin CORE|_rob|pc0_i I[154] -pin CORE|_rob|rd0_i I[154] -pin CORE|_rob|result0_i I[154]
load net CORE|_alu_0|i_IDSUE_d2[7] -attr @rip i_IDSUE_d2[7] -attr @name i_IDSUE_d2[7] -hierPin CORE|_alu_0 i_IDSUE_d2[7] -pin CORE|_alu_0|d2_i I0[7]
load net CORE|_rob|i_AM_list[114] -attr @rip(#000000) i_AM_list[114] -attr @name i_AM_list[114] -hierPin CORE|_rob i_AM_list[114] -pin CORE|_rob|excp0_i I[114] -pin CORE|_rob|pc0_i I[114] -pin CORE|_rob|rd0_i I[114] -pin CORE|_rob|result0_i I[114]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_0 -attr @rip O[31] -attr @name o_ROB_newpc0_i__4_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[31] -pin CORE|_alu_0|o_ROB_newpc_i I3[31]
load net CORE|IF_IFID_inst[28] -attr @rip o_IFID_inst[28] -attr @name IF_IFID_inst[28] -pin CORE|_if o_IFID_inst[28] -pin CORE|_ifid i_IF_inst[28]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_1 -attr @rip O[30] -attr @name o_ROB_newpc0_i__4_n_1 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[30] -pin CORE|_alu_0|o_ROB_newpc_i I3[30]
load net CORE|_alu_0|o_ROB_newpc[31] -attr @rip Q[31] -attr @name o_ROB_newpc[31] -hierPin CORE|_alu_0 o_ROB_newpc[31] -pin CORE|_alu_0|o_ROB_newpc_reg Q[31] -pin CORE|_alu_0|o_ROB_result_i__1 I2[31]
load net CORE|_alu_0|o_ROB_result1[10] -attr @rip O[10] -attr @name o_ROB_result1[10] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[10] -pin CORE|_alu_0|o_ROB_result1_i O[10]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_2 -attr @rip O[29] -attr @name o_ROB_newpc0_i__4_n_2 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[29] -pin CORE|_alu_0|o_ROB_newpc_i I3[29]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_3 -attr @rip O[28] -attr @name o_ROB_newpc0_i__4_n_3 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[28] -pin CORE|_alu_0|o_ROB_newpc_i I3[28]
load net CORE|_rob|pc3[4] -attr @rip(#000000) O[4] -attr @name pc3[4] -pin CORE|_rob|pc2_i I0[4] -pin CORE|_rob|pc3_i O[4]
load net CORE|_ifid|o_ID_pc[6] -attr @rip(#000000) 6 -attr @name o_ID_pc[6] -hierPin CORE|_ifid o_ID_pc[6] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[6]
load net CORE|_alu_0|o_ROB_result1[4] -attr @rip O[4] -attr @name o_ROB_result1[4] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[4] -pin CORE|_alu_0|o_ROB_result1_i O[4]
load net CORE|IDSUE_ALU[0][25] -attr @rip o_ALU_list[25] -attr @name IDSUE_ALU[0][25] -pin CORE|_alu_0 i_IDSUE_imm[18] -pin CORE|_idsue o_ALU_list[25]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_4 -attr @rip O[27] -attr @name o_ROB_newpc0_i__4_n_4 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[27] -pin CORE|_alu_0|o_ROB_newpc_i I3[27]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_5 -attr @rip O[26] -attr @name o_ROB_newpc0_i__4_n_5 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[26] -pin CORE|_alu_0|o_ROB_newpc_i I3[26]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_6 -attr @rip O[25] -attr @name o_ROB_newpc0_i__4_n_6 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[25] -pin CORE|_alu_0|o_ROB_newpc_i I3[25]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_7 -attr @rip O[24] -attr @name o_ROB_newpc0_i__4_n_7 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[24] -pin CORE|_alu_0|o_ROB_newpc_i I3[24]
load net CORE|_alu_0|i_IDSUE_imm[25] -attr @rip i_IDSUE_imm[25] -attr @name i_IDSUE_imm[25] -hierPin CORE|_alu_0 i_IDSUE_imm[25] -pin CORE|_alu_0|o_ROB_newpc0_i I0[25] -pin CORE|_alu_0|o_ROB_result0_i I1[25] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[25] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[25] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[25] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[25] -pin CORE|_alu_0|o_ROB_result_i__1 I1[25]
load net CORE|addr[19] -attr @rip o_MC_addr[19] -attr @name addr[19] -hierPin CORE addr[19] -pin CORE|_mmu o_MC_addr[19]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_8 -attr @rip O[23] -attr @name o_ROB_newpc0_i__4_n_8 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[23] -pin CORE|_alu_0|o_ROB_newpc_i I3[23]
load net CORE|_alu_0|o_ROB_newpc0_i__4_n_9 -attr @rip O[22] -attr @name o_ROB_newpc0_i__4_n_9 -pin CORE|_alu_0|o_ROB_newpc0_i__4 O[22] -pin CORE|_alu_0|o_ROB_newpc_i I3[22]
load net CORE|_mem|d2[7] -attr @rip O[7] -attr @name d2[7] -pin CORE|_mem|d2_i O[7] -pin CORE|_mem|d2_reg D[7]
load net CORE|_ifid|<const0> -ground -attr @name <const0> -pin CORE|_ifid|o_ID_inst_i I1 -pin CORE|_ifid|o_ID_pc_i I1
load net CORE|read_data[0] -attr @rip read_data[0] -attr @name read_data[0] -hierPin CORE read_data[0] -pin CORE|_mmu i_MC_read_data[0]
load net CORE|_alu_0|i_IDSUE_cnt[2] -attr @rip i_IDSUE_cnt[2] -attr @name i_IDSUE_cnt[2] -hierPin CORE|_alu_0 i_IDSUE_cnt[2] -pin CORE|_alu_0|d1_ready0_i I0[2] -pin CORE|_alu_0|nw_cnt_reg D[2]
load net CORE|_mem|addr[27] -attr @rip Q[27] -attr @name addr[27] -pin CORE|_mem|addr_reg Q[27] -pin CORE|_mem|o_MMU_raddr_i I0[27] -pin CORE|_mem|o_MMU_waddr_reg D[27] -pin CORE|_mem|o_ROB_cnt0_i I1[27] -pin CORE|_mem|o_ROB_result1_i I1[27]
load net CORE|_rob|i_AM_list[153] -attr @rip(#000000) i_AM_list[153] -attr @name i_AM_list[153] -hierPin CORE|_rob i_AM_list[153] -pin CORE|_rob|excp0_i I[153] -pin CORE|_rob|pc0_i I[153] -pin CORE|_rob|rd0_i I[153] -pin CORE|_rob|result0_i I[153]
load net CORE|_mem|d2_reg__0[10] -attr @rip Q[10] -attr @name d2_reg__0[10] -pin CORE|_mem|d2_reg Q[10] -pin CORE|_mem|o_MMU_wdata_reg D[10]
load net CORE|_mem|i_MMU_raddr[2] -attr @rip i_MMU_raddr[2] -attr @name i_MMU_raddr[2] -hierPin CORE|_mem i_MMU_raddr[2] -pin CORE|_mem|o_ROB_result1_i I0[2]
load net CORE|_alu_0|i_IDSUE_d2[6] -attr @rip i_IDSUE_d2[6] -attr @name i_IDSUE_d2[6] -hierPin CORE|_alu_0 i_IDSUE_d2[6] -pin CORE|_alu_0|d2_i I0[6]
load net CORE|_rob|i_AM_list[113] -attr @rip(#000000) i_AM_list[113] -attr @name i_AM_list[113] -hierPin CORE|_rob i_AM_list[113] -pin CORE|_rob|excp0_i I[113] -pin CORE|_rob|pc0_i I[113] -pin CORE|_rob|rd0_i I[113] -pin CORE|_rob|result0_i I[113]
load net CORE|IF_IFID_inst[27] -attr @rip o_IFID_inst[27] -attr @name IF_IFID_inst[27] -pin CORE|_if o_IFID_inst[27] -pin CORE|_ifid i_IF_inst[27]
load net CORE|_alu_0|i_IDSUE_d2[18] -attr @rip i_IDSUE_d2[18] -attr @name i_IDSUE_d2[18] -hierPin CORE|_alu_0 i_IDSUE_d2[18] -pin CORE|_alu_0|d2_i I0[18]
load net COMM_read_data[0][9] -attr @rip(#000000) read_datas[9] -pin COMM read_datas[9] -pin MEM_CTRL recv_data[9]
load net CORE|_ifid|o_ID_pc[7] -attr @rip(#000000) 7 -attr @name o_ID_pc[7] -hierPin CORE|_ifid o_ID_pc[7] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[7]
load net CORE|_alu_0|o_ROB_result1[5] -attr @rip O[5] -attr @name o_ROB_result1[5] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[5] -pin CORE|_alu_0|o_ROB_result1_i O[5]
load net CORE|_alu_0|i_IDSUE_imm[22] -attr @rip i_IDSUE_imm[22] -attr @name i_IDSUE_imm[22] -hierPin CORE|_alu_0 i_IDSUE_imm[22] -pin CORE|_alu_0|o_ROB_newpc0_i I0[22] -pin CORE|_alu_0|o_ROB_result0_i I1[22] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[22] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[22] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[22] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[22] -pin CORE|_alu_0|o_ROB_result_i__1 I1[22]
load net CORE|_rob|pc3[7] -attr @rip(#000000) O[7] -attr @name pc3[7] -pin CORE|_rob|pc2_i I0[7] -pin CORE|_rob|pc3_i O[7]
load net CORE|IDSUE_ALU[0][28] -attr @rip o_ALU_list[28] -attr @name IDSUE_ALU[0][28] -pin CORE|_alu_0 i_IDSUE_imm[21] -pin CORE|_idsue o_ALU_list[28]
load net CORE|_rob|i_AM_list[37] -attr @rip(#000000) i_AM_list[37] -attr @name i_AM_list[37] -hierPin CORE|_rob i_AM_list[37] -pin CORE|_rob|excp0_i I[37] -pin CORE|_rob|pc0_i I[37] -pin CORE|_rob|rd0_i I[37] -pin CORE|_rob|result0_i I[37]
load net CORE|_rob|i_AM_list[260] -attr @rip(#000000) i_AM_list[260] -attr @name i_AM_list[260] -hierPin CORE|_rob i_AM_list[260] -pin CORE|_rob|excp0_i I[260] -pin CORE|_rob|pc0_i I[260] -pin CORE|_rob|rd0_i I[260] -pin CORE|_rob|result0_i I[260]
load net CORE|_mem|addr[22] -attr @rip Q[22] -attr @name addr[22] -pin CORE|_mem|addr_reg Q[22] -pin CORE|_mem|o_MMU_raddr_i I0[22] -pin CORE|_mem|o_MMU_waddr_reg D[22] -pin CORE|_mem|o_ROB_cnt0_i I1[22] -pin CORE|_mem|o_ROB_result1_i I1[22]
load net CORE|_mem|d2[8] -attr @rip O[8] -attr @name d2[8] -pin CORE|_mem|d2_i O[8] -pin CORE|_mem|d2_reg D[8]
load net COMM_read_data[0][20] -attr @rip(#000000) read_datas[20] -pin COMM read_datas[20] -pin MEM_CTRL recv_data[20]
load net CORE|ID_IDSUE_imm[16] -attr @rip o_IDSUE_imm[16] -attr @name ID_IDSUE_imm[16] -pin CORE|_id o_IDSUE_imm[16] -pin CORE|_idsue i_ID_imm[16]
load net CORE|_mem|i_MMU_raddr[1] -attr @rip i_MMU_raddr[1] -attr @name i_MMU_raddr[1] -hierPin CORE|_mem i_MMU_raddr[1] -pin CORE|_mem|o_ROB_result1_i I0[1]
load net CORE|_alu_0|i_IDSUE_cnt[3] -attr @rip i_IDSUE_cnt[3] -attr @name i_IDSUE_cnt[3] -hierPin CORE|_alu_0 i_IDSUE_cnt[3] -pin CORE|_alu_0|d1_ready0_i I0[3] -pin CORE|_alu_0|nw_cnt_reg D[3]
load net CORE|_alu_0|i_IDSUE_d2[5] -attr @rip i_IDSUE_d2[5] -attr @name i_IDSUE_d2[5] -hierPin CORE|_alu_0 i_IDSUE_d2[5] -pin CORE|_alu_0|d2_i I0[5]
load net CORE|_mem|d2_reg__0[11] -attr @rip Q[11] -attr @name d2_reg__0[11] -pin CORE|_mem|d2_reg Q[11] -pin CORE|_mem|o_MMU_wdata_reg D[11]
load net CORE|_rob|i_AM_list[156] -attr @rip(#000000) i_AM_list[156] -attr @name i_AM_list[156] -hierPin CORE|_rob i_AM_list[156] -pin CORE|_rob|excp0_i I[156] -pin CORE|_rob|pc0_i I[156] -pin CORE|_rob|rd0_i I[156] -pin CORE|_rob|result0_i I[156]
load net CORE|_rob|i_AM_list[116] -attr @rip(#000000) i_AM_list[116] -attr @name i_AM_list[116] -hierPin CORE|_rob i_AM_list[116] -pin CORE|_rob|excp0_i I[116] -pin CORE|_rob|pc0_i I[116] -pin CORE|_rob|rd0_i I[116] -pin CORE|_rob|result0_i I[116]
load net MEM_read_data[39] -attr @rip(#000000) read_data_[39] -pin CORE read_data[39] -pin MEM_CTRL read_data_[39]
load net CORE|_alu_0|i_IDSUE_d2[19] -attr @rip i_IDSUE_d2[19] -attr @name i_IDSUE_d2[19] -hierPin CORE|_alu_0 i_IDSUE_d2[19] -pin CORE|_alu_0|d2_i I0[19]
load net CORE|_alu_0|o_ROB_result1[12] -attr @rip O[12] -attr @name o_ROB_result1[12] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[12] -pin CORE|_alu_0|o_ROB_result1_i O[12]
load net CORE|_rob|pc3[6] -attr @rip(#000000) O[6] -attr @name pc3[6] -pin CORE|_rob|pc2_i I0[6] -pin CORE|_rob|pc3_i O[6]
load net CORE|_alu_0|o_ROB_result1[6] -attr @rip O[6] -attr @name o_ROB_result1[6] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[6] -pin CORE|_alu_0|o_ROB_result1_i O[6]
load net CORE|_alu_0|i_IDSUE_imm[23] -attr @rip i_IDSUE_imm[23] -attr @name i_IDSUE_imm[23] -hierPin CORE|_alu_0 i_IDSUE_imm[23] -pin CORE|_alu_0|o_ROB_newpc0_i I0[23] -pin CORE|_alu_0|o_ROB_result0_i I1[23] -pin CORE|_alu_0|o_ROB_result0_i__3 I1[23] -pin CORE|_alu_0|o_ROB_result0_i__4 I1[23] -pin CORE|_alu_0|o_ROB_result2_i__1 I1[23] -pin CORE|_alu_0|o_ROB_result2_i__2 I1[23] -pin CORE|_alu_0|o_ROB_result_i__1 I1[23]
load net CORE|IDSUE_ALU[0][27] -attr @rip o_ALU_list[27] -attr @name IDSUE_ALU[0][27] -pin CORE|_alu_0 i_IDSUE_imm[20] -pin CORE|_idsue o_ALU_list[27]
load net CORE|_rob|i_AM_list[36] -attr @rip(#000000) i_AM_list[36] -attr @name i_AM_list[36] -hierPin CORE|_rob i_AM_list[36] -pin CORE|_rob|excp0_i I[36] -pin CORE|_rob|pc0_i I[36] -pin CORE|_rob|rd0_i I[36] -pin CORE|_rob|result0_i I[36]
load net CORE|_mem|addr[21] -attr @rip Q[21] -attr @name addr[21] -pin CORE|_mem|addr_reg Q[21] -pin CORE|_mem|o_MMU_raddr_i I0[21] -pin CORE|_mem|o_MMU_waddr_reg D[21] -pin CORE|_mem|o_ROB_cnt0_i I1[21] -pin CORE|_mem|o_ROB_result1_i I1[21]
load net CORE|_alu_0|d2_i_n_30 -attr @rip O[1] -attr @name d2_i_n_30 -pin CORE|_alu_0|d2_i O[1] -pin CORE|_alu_0|d2_reg D[1]
load net CORE|ID_IDSUE_imm[15] -attr @rip o_IDSUE_imm[15] -attr @name ID_IDSUE_imm[15] -pin CORE|_id o_IDSUE_imm[15] -pin CORE|_idsue i_ID_imm[15]
load net CORE|_alu_0|d2_i_n_31 -attr @rip O[0] -attr @name d2_i_n_31 -pin CORE|_alu_0|d2_i O[0] -pin CORE|_alu_0|d2_reg D[0]
load net CORE|_mem|d2[9] -attr @rip O[9] -attr @name d2[9] -pin CORE|_mem|d2_i O[9] -pin CORE|_mem|d2_reg D[9]
load net CORE|_alu_0|i_IDSUE_d2[4] -attr @rip i_IDSUE_d2[4] -attr @name i_IDSUE_d2[4] -hierPin CORE|_alu_0 i_IDSUE_d2[4] -pin CORE|_alu_0|d2_i I0[4]
load net CORE|read_data[2] -attr @rip read_data[2] -attr @name read_data[2] -hierPin CORE read_data[2] -pin CORE|_mmu i_MC_read_data[2]
load net CORE|_rob|i_AM_list[71] -attr @rip(#000000) i_AM_list[71] -attr @name i_AM_list[71] -hierPin CORE|_rob i_AM_list[71] -pin CORE|_rob|excp0_i I[71] -pin CORE|_rob|nw0_i I1[0] -pin CORE|_rob|pc0_i I[71] -pin CORE|_rob|rd0_i I[71] -pin CORE|_rob|result0_i I[71]
load net CORE|_rob|i_AM_list[155] -attr @rip(#000000) i_AM_list[155] -attr @name i_AM_list[155] -hierPin CORE|_rob i_AM_list[155] -pin CORE|_rob|excp0_i I[155] -pin CORE|_rob|pc0_i I[155] -pin CORE|_rob|rd0_i I[155] -pin CORE|_rob|result0_i I[155]
load net CORE|_rob|pc3[1] -attr @rip(#000000) O[1] -attr @name pc3[1] -pin CORE|_rob|pc2_i I0[1] -pin CORE|_rob|pc3_i O[1]
load net CORE|_mem|d2_reg__0[12] -attr @rip Q[12] -attr @name d2_reg__0[12] -pin CORE|_mem|d2_reg Q[12] -pin CORE|_mem|o_MMU_wdata_reg D[12]
load net CORE|_mem|i_MMU_raddr[31] -attr @rip i_MMU_raddr[31] -attr @name i_MMU_raddr[31] -hierPin CORE|_mem i_MMU_raddr[31] -pin CORE|_mem|o_ROB_result1_i I0[31]
load net CORE|_alu_0|i_IDSUE_d2[16] -attr @rip i_IDSUE_d2[16] -attr @name i_IDSUE_d2[16] -hierPin CORE|_alu_0 i_IDSUE_d2[16] -pin CORE|_alu_0|d2_i I0[16]
load net COMM_read_data[0][7] -attr @rip(#000000) read_datas[7] -pin COMM read_datas[7] -pin MEM_CTRL recv_data[7]
load net CORE|_rob|i_AM_list[115] -attr @rip(#000000) i_AM_list[115] -attr @name i_AM_list[115] -hierPin CORE|_rob i_AM_list[115] -pin CORE|_rob|excp0_i I[115] -pin CORE|_rob|pc0_i I[115] -pin CORE|_rob|rd0_i I[115] -pin CORE|_rob|result0_i I[115]
load net CORE|_alu_0|o_ROB_result1[11] -attr @rip O[11] -attr @name o_ROB_result1[11] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[11] -pin CORE|_alu_0|o_ROB_result1_i O[11]
load net CORE|_mem|o_ROB_result_i_n_30 -attr @rip O[1] -attr @name o_ROB_result_i_n_30 -pin CORE|_mem|o_ROB_result_i O[1] -pin CORE|_mem|o_ROB_result_reg D[1]
load net CORE|_mem|o_ROB_result_i_n_31 -attr @rip O[0] -attr @name o_ROB_result_i_n_31 -pin CORE|_mem|o_ROB_result_i O[0] -pin CORE|_mem|o_ROB_result_reg D[0]
load net CORE|_alu_0|o_ROB_result1[31] -attr @rip O[31] -attr @name o_ROB_result1[31] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[31] -pin CORE|_alu_0|o_ROB_result1_i O[31]
load net CORE|_rob|o_PCREG_newpc_i__0_n_0 -attr @name o_PCREG_newpc_i__0_n_0 -pin CORE|_rob|o_PCREG_newpc_i__0 O -pin CORE|_rob|o_PCREG_newpc_reg[31:0] CE
netloc CORE|_rob|o_PCREG_newpc_i__0_n_0 1 14 1 10730
load net CORE|_alu_0|o_ROB_result1[7] -attr @rip O[7] -attr @name o_ROB_result1[7] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[7] -pin CORE|_alu_0|o_ROB_result1_i O[7]
load net CORE|ID_IDSUE_imm[14] -attr @rip o_IDSUE_imm[14] -attr @name ID_IDSUE_imm[14] -pin CORE|_id o_IDSUE_imm[14] -pin CORE|_idsue i_ID_imm[14]
load net CORE|_rob|i_AM_list[39] -attr @rip(#000000) i_AM_list[39] -attr @name i_AM_list[39] -hierPin CORE|_rob i_AM_list[39] -pin CORE|_rob|excp0_i I[39] -pin CORE|_rob|pc0_i I[39] -pin CORE|_rob|rd0_i I[39] -pin CORE|_rob|result0_i I[39]
load net CORE|_mem|addr[24] -attr @rip Q[24] -attr @name addr[24] -pin CORE|_mem|addr_reg Q[24] -pin CORE|_mem|o_MMU_raddr_i I0[24] -pin CORE|_mem|o_MMU_waddr_reg D[24] -pin CORE|_mem|o_ROB_cnt0_i I1[24] -pin CORE|_mem|o_ROB_result1_i I1[24]
load net CORE|_alu_0|i_IDSUE_d2[3] -attr @rip i_IDSUE_d2[3] -attr @name i_IDSUE_d2[3] -hierPin CORE|_alu_0 i_IDSUE_d2[3] -pin CORE|_alu_0|d2_i I0[3]
load net CORE|_rob|i_AM_list[110] -attr @rip(#000000) i_AM_list[110] -attr @name i_AM_list[110] -hierPin CORE|_rob i_AM_list[110] -pin CORE|_rob|excp0_i I[110] -pin CORE|_rob|pc0_i I[110] -pin CORE|_rob|rd0_i I[110] -pin CORE|_rob|result0_i I[110]
load net CORE|read_data[1] -attr @rip read_data[1] -attr @name read_data[1] -hierPin CORE read_data[1] -pin CORE|_mmu i_MC_read_data[1]
load net MEM_addr[4] -attr @rip(#000000) addr[4] -pin CORE addr[4] -pin MEM_CTRL addr_[4]
load net CORE|_alu_0|o_ROB_rd[4] -attr @rip O[4] -attr @name o_ROB_rd[4] -hierPin CORE|_alu_0 o_ROB_rd[4] -pin CORE|_alu_0|o_ROB_rd_i O[4]
load net CORE|_rob|i_AM_list[70] -attr @rip(#000000) i_AM_list[70] -attr @name i_AM_list[70] -hierPin CORE|_rob i_AM_list[70] -pin CORE|_rob|excp0_i I[70] -pin CORE|_rob|pc0_i I[70] -pin CORE|_rob|rd0_i I[70] -pin CORE|_rob|result0_i I[70]
load net CORE|_rob|pc3[0] -attr @rip(#000000) O[0] -attr @name pc3[0] -pin CORE|_rob|pc2_i I0[0] -pin CORE|_rob|pc3_i O[0]
load net CORE|_mem|i_MMU_raddr[30] -attr @rip i_MMU_raddr[30] -attr @name i_MMU_raddr[30] -hierPin CORE|_mem i_MMU_raddr[30] -pin CORE|_mem|o_ROB_result1_i I0[30]
load net MEM_read_data[37] -attr @rip(#000000) read_data_[37] -pin CORE read_data[37] -pin MEM_CTRL read_data_[37]
load net CORE|_alu_0|o_ROB_newpc0[13] -attr @rip O[13] -attr @name o_ROB_newpc0[13] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[13] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[13]
load net CORE|_mem|d2_reg__0[13] -attr @rip Q[13] -attr @name d2_reg__0[13] -pin CORE|_mem|d2_reg Q[13] -pin CORE|_mem|o_MMU_wdata_reg D[13]
load net CORE|_alu_0|i_IDSUE_d2[17] -attr @rip i_IDSUE_d2[17] -attr @name i_IDSUE_d2[17] -hierPin CORE|_alu_0 i_IDSUE_d2[17] -pin CORE|_alu_0|d2_i I0[17]
load net COMM_read_data[0][8] -attr @rip(#000000) read_datas[8] -pin COMM read_datas[8] -pin MEM_CTRL recv_data[8]
load net CORE|_mem|i_MMU_waddr[0] -attr @rip i_MMU_waddr[0] -attr @name i_MMU_waddr[0] -hierPin CORE|_mem i_MMU_waddr[0] -pin CORE|_mem|o_ROB_cnt0_i I0[0]
load net CORE|_mem|o_ROB_result_i_n_20 -attr @rip O[11] -attr @name o_ROB_result_i_n_20 -pin CORE|_mem|o_ROB_result_i O[11] -pin CORE|_mem|o_ROB_result_reg D[11]
load net CORE|_rob|i_AM_list[158] -attr @rip(#000000) i_AM_list[158] -attr @name i_AM_list[158] -hierPin CORE|_rob i_AM_list[158] -pin CORE|_rob|excp0_i I[158] -pin CORE|_rob|pc0_i I[158] -pin CORE|_rob|rd0_i I[158] -pin CORE|_rob|result0_i I[158]
load net CORE|_mem|o_ROB_result_i_n_21 -attr @rip O[10] -attr @name o_ROB_result_i_n_21 -pin CORE|_mem|o_ROB_result_i O[10] -pin CORE|_mem|o_ROB_result_reg D[10]
load net CORE|IDSUE_IF_rst -attr @name IDSUE_IF_rst -pin CORE|_idsue o_IF_rst -pin CORE|_if i_IDSUE_rst
netloc CORE|IDSUE_IF_rst 1 3 2 NJ 1518 12830
load net CORE|_mem|o_ROB_result_i_n_22 -attr @rip O[9] -attr @name o_ROB_result_i_n_22 -pin CORE|_mem|o_ROB_result_i O[9] -pin CORE|_mem|o_ROB_result_reg D[9]
load net CORE|_mem|o_ROB_result_i_n_23 -attr @rip O[8] -attr @name o_ROB_result_i_n_23 -pin CORE|_mem|o_ROB_result_i O[8] -pin CORE|_mem|o_ROB_result_reg D[8]
load net CORE|_mem|o_ROB_result_i_n_24 -attr @rip O[7] -attr @name o_ROB_result_i_n_24 -pin CORE|_mem|o_ROB_result_i O[7] -pin CORE|_mem|o_ROB_result_reg D[7]
load net CORE|_alu_0|d2_i_n_10 -attr @rip O[21] -attr @name d2_i_n_10 -pin CORE|_alu_0|d2_i O[21] -pin CORE|_alu_0|d2_reg D[21]
load net CORE|_mem|o_ROB_result_i_n_25 -attr @rip O[6] -attr @name o_ROB_result_i_n_25 -pin CORE|_mem|o_ROB_result_i O[6] -pin CORE|_mem|o_ROB_result_reg D[6]
load net CORE|ID_IDSUE_imm[13] -attr @rip o_IDSUE_imm[13] -attr @name ID_IDSUE_imm[13] -pin CORE|_id o_IDSUE_imm[13] -pin CORE|_idsue i_ID_imm[13]
load net CORE|IDSUE_ALU[0][29] -attr @rip o_ALU_list[29] -attr @name IDSUE_ALU[0][29] -pin CORE|_alu_0 i_IDSUE_imm[22] -pin CORE|_idsue o_ALU_list[29]
load net CORE|_rob|i_AM_list[38] -attr @rip(#000000) i_AM_list[38] -attr @name i_AM_list[38] -hierPin CORE|_rob i_AM_list[38] -pin CORE|_rob|excp0_i I[38] -pin CORE|_rob|pc0_i I[38] -pin CORE|_rob|rd0_i I[38] -pin CORE|_rob|result0_i I[38]
load net CORE|_alu_0|d2_i_n_11 -attr @rip O[20] -attr @name d2_i_n_11 -pin CORE|_alu_0|d2_i O[20] -pin CORE|_alu_0|d2_reg D[20]
load net CORE|_mem|o_ROB_result_i_n_26 -attr @rip O[5] -attr @name o_ROB_result_i_n_26 -pin CORE|_mem|o_ROB_result_i O[5] -pin CORE|_mem|o_ROB_result_reg D[5]
load net CORE|_alu_0|d2_i_n_12 -attr @rip O[19] -attr @name d2_i_n_12 -pin CORE|_alu_0|d2_i O[19] -pin CORE|_alu_0|d2_reg D[19]
load net CORE|_mem|addr[23] -attr @rip Q[23] -attr @name addr[23] -pin CORE|_mem|addr_reg Q[23] -pin CORE|_mem|o_MMU_raddr_i I0[23] -pin CORE|_mem|o_MMU_waddr_reg D[23] -pin CORE|_mem|o_ROB_cnt0_i I1[23] -pin CORE|_mem|o_ROB_result1_i I1[23]
load net CORE|_mem|o_ROB_result_i_n_27 -attr @rip O[4] -attr @name o_ROB_result_i_n_27 -pin CORE|_mem|o_ROB_result_i O[4] -pin CORE|_mem|o_ROB_result_reg D[4]
load net CORE|_alu_0|d2_i_n_13 -attr @rip O[18] -attr @name d2_i_n_13 -pin CORE|_alu_0|d2_i O[18] -pin CORE|_alu_0|d2_reg D[18]
load net CORE|_mem|o_ROB_result_i_n_28 -attr @rip O[3] -attr @name o_ROB_result_i_n_28 -pin CORE|_mem|o_ROB_result_i O[3] -pin CORE|_mem|o_ROB_result_reg D[3]
load net CORE|_alu_0|i_IDSUE_d2[2] -attr @rip i_IDSUE_d2[2] -attr @name i_IDSUE_d2[2] -hierPin CORE|_alu_0 i_IDSUE_d2[2] -pin CORE|_alu_0|d2_i I0[2]
load net CORE|_alu_0|d2_i_n_14 -attr @rip O[17] -attr @name d2_i_n_14 -pin CORE|_alu_0|d2_i O[17] -pin CORE|_alu_0|d2_reg D[17]
load net CORE|_mem|o_ROB_result_i_n_29 -attr @rip O[2] -attr @name o_ROB_result_i_n_29 -pin CORE|_mem|o_ROB_result_i O[2] -pin CORE|_mem|o_ROB_result_reg D[2]
load net CORE|AM_ROB[3][49] -attr @rip o_ROB_newpc[10] -attr @name AM_ROB[3][49] -pin CORE|_mem o_ROB_newpc[10] -pin CORE|_rob i_AM_list[274]
load net CORE|_alu_0|o_ROB_result_i__1_n_10 -attr @rip O[21] -attr @name o_ROB_result_i__1_n_10 -pin CORE|_alu_0|o_ROB_result_i__1 O[21] -pin CORE|_alu_0|o_ROB_result_reg D[21]
load net CORE|_alu_0|d2_i_n_15 -attr @rip O[16] -attr @name d2_i_n_15 -pin CORE|_alu_0|d2_i O[16] -pin CORE|_alu_0|d2_reg D[16]
load net CORE|_alu_0|o_ROB_result_i__1_n_11 -attr @rip O[20] -attr @name o_ROB_result_i__1_n_11 -pin CORE|_alu_0|o_ROB_result_i__1 O[20] -pin CORE|_alu_0|o_ROB_result_reg D[20]
load net CORE|_alu_0|o_ROB_rd[3] -attr @rip O[3] -attr @name o_ROB_rd[3] -hierPin CORE|_alu_0 o_ROB_rd[3] -pin CORE|_alu_0|o_ROB_rd_i O[3]
load net CORE|_alu_0|d2_i_n_16 -attr @rip O[15] -attr @name d2_i_n_16 -pin CORE|_alu_0|d2_i O[15] -pin CORE|_alu_0|d2_reg D[15]
load net CORE|_alu_0|o_ROB_result_i__1_n_12 -attr @rip O[19] -attr @name o_ROB_result_i__1_n_12 -pin CORE|_alu_0|o_ROB_result_i__1 O[19] -pin CORE|_alu_0|o_ROB_result_reg D[19]
load net CORE|_alu_0|d2_i_n_17 -attr @rip O[14] -attr @name d2_i_n_17 -pin CORE|_alu_0|d2_i O[14] -pin CORE|_alu_0|d2_reg D[14]
load net MEM_addr[5] -attr @rip(#000000) addr[5] -pin CORE addr[5] -pin MEM_CTRL addr_[5]
load net CORE|_alu_0|o_ROB_result_i__1_n_13 -attr @rip O[18] -attr @name o_ROB_result_i__1_n_13 -pin CORE|_alu_0|o_ROB_result_i__1 O[18] -pin CORE|_alu_0|o_ROB_result_reg D[18]
load net CORE|_alu_0|i_IDSUE_d2[14] -attr @rip i_IDSUE_d2[14] -attr @name i_IDSUE_d2[14] -hierPin CORE|_alu_0 i_IDSUE_d2[14] -pin CORE|_alu_0|d2_i I0[14]
load net COMM_read_data[0][5] -attr @rip(#000000) read_datas[5] -pin COMM read_datas[5] -pin MEM_CTRL recv_data[5]
load net CORE|_alu_0|d2_i_n_18 -attr @rip O[13] -attr @name d2_i_n_18 -pin CORE|_alu_0|d2_i O[13] -pin CORE|_alu_0|d2_reg D[13]
load net CORE|_alu_0|o_ROB_result_i__1_n_14 -attr @rip O[17] -attr @name o_ROB_result_i__1_n_14 -pin CORE|_alu_0|o_ROB_result_i__1 O[17] -pin CORE|_alu_0|o_ROB_result_reg D[17]
load net CORE|_alu_0|o_ROB_newpc0[12] -attr @rip O[12] -attr @name o_ROB_newpc0[12] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[12] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[12]
load net CORE|_alu_0|d2_i_n_19 -attr @rip O[12] -attr @name d2_i_n_19 -pin CORE|_alu_0|d2_i O[12] -pin CORE|_alu_0|d2_reg D[12]
load net CORE|_alu_0|o_ROB_result_i__1_n_15 -attr @rip O[16] -attr @name o_ROB_result_i__1_n_15 -pin CORE|_alu_0|o_ROB_result_i__1 O[16] -pin CORE|_alu_0|o_ROB_result_reg D[16]
load net CORE|_rob|i_AM_list[63] -attr @rip(#000000) i_AM_list[63] -attr @name i_AM_list[63] -hierPin CORE|_rob i_AM_list[63] -pin CORE|_rob|excp0_i I[63] -pin CORE|_rob|pc0_i I[63] -pin CORE|_rob|rd0_i I[63] -pin CORE|_rob|result0_i I[63]
load net CORE|ID_IDSUE_opcode[0] -attr @rip o_IDSUE_opcode[0] -attr @name ID_IDSUE_opcode[0] -pin CORE|_id o_IDSUE_opcode[0] -pin CORE|_idsue i_ID_opcode[0]
load net CORE|_alu_0|o_ROB_result_i__1_n_16 -attr @rip O[15] -attr @name o_ROB_result_i__1_n_16 -pin CORE|_alu_0|o_ROB_result_i__1 O[15] -pin CORE|_alu_0|o_ROB_result_reg D[15]
load net CORE|_rob|i_AM_list[23] -attr @rip(#000000) i_AM_list[23] -attr @name i_AM_list[23] -hierPin CORE|_rob i_AM_list[23] -pin CORE|_rob|excp0_i I[23] -pin CORE|_rob|pc0_i I[23] -pin CORE|_rob|rd0_i I[23] -pin CORE|_rob|result0_i I[23]
load net MEM_read_data[38] -attr @rip(#000000) read_data_[38] -pin CORE read_data[38] -pin MEM_CTRL read_data_[38]
load net CORE|_rob|i_AM_list[157] -attr @rip(#000000) i_AM_list[157] -attr @name i_AM_list[157] -hierPin CORE|_rob i_AM_list[157] -pin CORE|_rob|excp0_i I[157] -pin CORE|_rob|pc0_i I[157] -pin CORE|_rob|rd0_i I[157] -pin CORE|_rob|result0_i I[157]
load net CORE|_rob|pc3[3] -attr @rip(#000000) O[3] -attr @name pc3[3] -pin CORE|_rob|pc2_i I0[3] -pin CORE|_rob|pc3_i O[3]
load net CORE|_alu_0|o_ROB_result_i__1_n_17 -attr @rip O[14] -attr @name o_ROB_result_i__1_n_17 -pin CORE|_alu_0|o_ROB_result_i__1 O[14] -pin CORE|_alu_0|o_ROB_result_reg D[14]
load net CORE|_mem|i_MMU_waddr[1] -attr @rip i_MMU_waddr[1] -attr @name i_MMU_waddr[1] -hierPin CORE|_mem i_MMU_waddr[1] -pin CORE|_mem|o_ROB_cnt0_i I0[1]
load net CORE|_alu_0|o_ROB_result_i__1_n_18 -attr @rip O[13] -attr @name o_ROB_result_i__1_n_18 -pin CORE|_alu_0|o_ROB_result_i__1 O[13] -pin CORE|_alu_0|o_ROB_result_reg D[13]
load net CORE|_alu_0|o_ROB_result_i__1_n_19 -attr @rip O[12] -attr @name o_ROB_result_i__1_n_19 -pin CORE|_alu_0|o_ROB_result_i__1 O[12] -pin CORE|_alu_0|o_ROB_result_reg D[12]
load net CORE|ID_IDSUE_imm[12] -attr @rip o_IDSUE_imm[12] -attr @name ID_IDSUE_imm[12] -pin CORE|_id o_IDSUE_imm[12] -pin CORE|_idsue i_ID_imm[12]
load net CORE|_alu_0|d2_i_n_20 -attr @rip O[11] -attr @name d2_i_n_20 -pin CORE|_alu_0|d2_i O[11] -pin CORE|_alu_0|d2_reg D[11]
load net CORE|_alu_0|d2_i_n_21 -attr @rip O[10] -attr @name d2_i_n_21 -pin CORE|_alu_0|d2_i O[10] -pin CORE|_alu_0|d2_reg D[10]
load net COMM_write_data[0][39] -attr @rip(#000000) send_data[39] -pin COMM write_datas[39] -pin MEM_CTRL send_data[39]
load net CORE|_alu_0|i_IDSUE_d2[1] -attr @rip i_IDSUE_d2[1] -attr @name i_IDSUE_d2[1] -hierPin CORE|_alu_0 i_IDSUE_d2[1] -pin CORE|_alu_0|d2_i I0[1]
load net CORE|_alu_0|d2_i_n_22 -attr @rip O[9] -attr @name d2_i_n_22 -pin CORE|_alu_0|d2_i O[9] -pin CORE|_alu_0|d2_reg D[9]
load net CORE|_rob|i_AM_list[1] -attr @rip(#000000) i_AM_list[1] -attr @name i_AM_list[1] -hierPin CORE|_rob i_AM_list[1] -pin CORE|_rob|excp0_i I[1] -pin CORE|_rob|pc0_i I[1] -pin CORE|_rob|rd0_i I[1] -pin CORE|_rob|result0_i I[1]
load net CORE|_alu_0|d2_i_n_23 -attr @rip O[8] -attr @name d2_i_n_23 -pin CORE|_alu_0|d2_i O[8] -pin CORE|_alu_0|d2_reg D[8]
load net CORE|_alu_0|o_ROB_rd[2] -attr @rip O[2] -attr @name o_ROB_rd[2] -hierPin CORE|_alu_0 o_ROB_rd[2] -pin CORE|_alu_0|o_ROB_rd_i O[2]
load net CORE|_alu_0|d2_i_n_24 -attr @rip O[7] -attr @name d2_i_n_24 -pin CORE|_alu_0|d2_i O[7] -pin CORE|_alu_0|d2_reg D[7]
load net CORE|_alu_0|o_ROB_result_i__1_n_20 -attr @rip O[11] -attr @name o_ROB_result_i__1_n_20 -pin CORE|_alu_0|o_ROB_result_i__1 O[11] -pin CORE|_alu_0|o_ROB_result_reg D[11]
load net CORE|_alu_0|d2_i_n_25 -attr @rip O[6] -attr @name d2_i_n_25 -pin CORE|_alu_0|d2_i O[6] -pin CORE|_alu_0|d2_reg D[6]
load net CORE|_alu_0|o_ROB_result_i__1_n_21 -attr @rip O[10] -attr @name o_ROB_result_i__1_n_21 -pin CORE|_alu_0|o_ROB_result_i__1 O[10] -pin CORE|_alu_0|o_ROB_result_reg D[10]
load net CORE|_alu_0|d2_i_n_26 -attr @rip O[5] -attr @name d2_i_n_26 -pin CORE|_alu_0|d2_i O[5] -pin CORE|_alu_0|d2_reg D[5]
load net CORE|_rob|i_AM_list[112] -attr @rip(#000000) i_AM_list[112] -attr @name i_AM_list[112] -hierPin CORE|_rob i_AM_list[112] -pin CORE|_rob|excp0_i I[112] -pin CORE|_rob|pc0_i I[112] -pin CORE|_rob|rd0_i I[112] -pin CORE|_rob|result0_i I[112]
load net CORE|_alu_0|o_ROB_result_i__1_n_22 -attr @rip O[9] -attr @name o_ROB_result_i__1_n_22 -pin CORE|_alu_0|o_ROB_result_i__1 O[9] -pin CORE|_alu_0|o_ROB_result_reg D[9]
load net MEM_read_data[35] -attr @rip(#000000) read_data_[35] -pin CORE read_data[35] -pin MEM_CTRL read_data_[35]
load net CORE|_alu_0|d2_i_n_27 -attr @rip O[4] -attr @name d2_i_n_27 -pin CORE|_alu_0|d2_i O[4] -pin CORE|_alu_0|d2_reg D[4]
load net MEM_addr[6] -attr @rip(#000000) addr[6] -pin CORE addr[6] -pin MEM_CTRL addr_[6]
load net CORE|_alu_0|o_ROB_result_i__1_n_23 -attr @rip O[8] -attr @name o_ROB_result_i__1_n_23 -pin CORE|_alu_0|o_ROB_result_i__1 O[8] -pin CORE|_alu_0|o_ROB_result_reg D[8]
load net CORE|_alu_0|i_IDSUE_d2[15] -attr @rip i_IDSUE_d2[15] -attr @name i_IDSUE_d2[15] -hierPin CORE|_alu_0 i_IDSUE_d2[15] -pin CORE|_alu_0|d2_i I0[15]
load net COMM_read_data[0][6] -attr @rip(#000000) read_datas[6] -pin COMM read_datas[6] -pin MEM_CTRL recv_data[6]
load net CORE|_alu_0|d2_i_n_28 -attr @rip O[3] -attr @name d2_i_n_28 -pin CORE|_alu_0|d2_i O[3] -pin CORE|_alu_0|d2_reg D[3]
load net CORE|_alu_0|o_ROB_result_i__1_n_24 -attr @rip O[7] -attr @name o_ROB_result_i__1_n_24 -pin CORE|_alu_0|o_ROB_result_i__1 O[7] -pin CORE|_alu_0|o_ROB_result_reg D[7]
load net CORE|_alu_0|d2_i_n_29 -attr @rip O[2] -attr @name d2_i_n_29 -pin CORE|_alu_0|d2_i O[2] -pin CORE|_alu_0|d2_reg D[2]
load net CORE|addr[21] -attr @rip o_MC_addr[21] -attr @name addr[21] -hierPin CORE addr[21] -pin CORE|_mmu o_MC_addr[21]
load net CORE|_rob|pc3[2] -attr @rip(#000000) O[2] -attr @name pc3[2] -pin CORE|_rob|pc2_i I0[2] -pin CORE|_rob|pc3_i O[2]
load net CORE|_mem|i_IDSUE_d2[9] -attr @rip i_IDSUE_d2[9] -attr @name i_IDSUE_d2[9] -hierPin CORE|_mem i_IDSUE_d2[9] -pin CORE|_mem|d2_i I0[9]
load net CORE|_alu_0|o_ROB_result_i__1_n_25 -attr @rip O[6] -attr @name o_ROB_result_i__1_n_25 -pin CORE|_alu_0|o_ROB_result_i__1 O[6] -pin CORE|_alu_0|o_ROB_result_reg D[6]
load net CORE|_rob|i_AM_list[64] -attr @rip(#000000) i_AM_list[64] -attr @name i_AM_list[64] -hierPin CORE|_rob i_AM_list[64] -pin CORE|_rob|excp0_i I[64] -pin CORE|_rob|pc0_i I[64] -pin CORE|_rob|rd0_i I[64] -pin CORE|_rob|result0_i I[64]
load net CORE|_alu_0|o_ROB_result_i__1_n_26 -attr @rip O[5] -attr @name o_ROB_result_i__1_n_26 -pin CORE|_alu_0|o_ROB_result_i__1 O[5] -pin CORE|_alu_0|o_ROB_result_reg D[5]
load net CORE|MMU_MEM_wbusy -attr @name MMU_MEM_wbusy -pin CORE|_mem i_MMU_wbusy -pin CORE|_mmu o_MEM_wbusy
netloc CORE|MMU_MEM_wbusy 1 0 7 1160 6458 6220J 3386 11900J 2078 NJ 2078 NJ 2078 NJ 2078 13810
load net CORE|_rob|i_AM_list[24] -attr @rip(#000000) i_AM_list[24] -attr @name i_AM_list[24] -hierPin CORE|_rob i_AM_list[24] -pin CORE|_rob|excp0_i I[24] -pin CORE|_rob|pc0_i I[24] -pin CORE|_rob|rd0_i I[24] -pin CORE|_rob|result0_i I[24]
load net CORE|_alu_0|o_ROB_newpc0[15] -attr @rip O[15] -attr @name o_ROB_newpc0[15] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[15] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[15]
load net CORE|_alu_0|o_ROB_result_i__1_n_27 -attr @rip O[4] -attr @name o_ROB_result_i__1_n_27 -pin CORE|_alu_0|o_ROB_result_i__1 O[4] -pin CORE|_alu_0|o_ROB_result_reg D[4]
load net CORE|_mem|i_MMU_waddr[2] -attr @rip i_MMU_waddr[2] -attr @name i_MMU_waddr[2] -hierPin CORE|_mem i_MMU_waddr[2] -pin CORE|_mem|o_ROB_cnt0_i I0[2]
load net CORE|_alu_0|d1_ready_i__1_n_0 -attr @name d1_ready_i__1_n_0 -pin CORE|_alu_0|d1_ready_i__1 O -pin CORE|_alu_0|d1_ready_i__2 I1
netloc CORE|_alu_0|d1_ready_i__1_n_0 1 3 1 2450
load net CORE|_alu_0|o_ROB_result_i__1_n_28 -attr @rip O[3] -attr @name o_ROB_result_i__1_n_28 -pin CORE|_alu_0|o_ROB_result_i__1 O[3] -pin CORE|_alu_0|o_ROB_result_reg D[3]
load net CORE|_alu_0|o_ROB_result_i__1_n_29 -attr @rip O[2] -attr @name o_ROB_result_i__1_n_29 -pin CORE|_alu_0|o_ROB_result_i__1 O[2] -pin CORE|_alu_0|o_ROB_result_reg D[2]
load net CORE|ID_IDSUE_imm[11] -attr @rip o_IDSUE_imm[11] -attr @name ID_IDSUE_imm[11] -pin CORE|_id o_IDSUE_imm[11] -pin CORE|_idsue i_ID_imm[11]
load net COMM_write_length[0][4] -attr @rip(#000000) send_length[4] -pin COMM write_datas[76] -pin MEM_CTRL send_length[4]
load net COMM_write_data[0][38] -attr @rip(#000000) send_data[38] -pin COMM write_datas[38] -pin MEM_CTRL send_data[38]
load net CORE|_alu_0|i_IDSUE_d2[0] -attr @rip i_IDSUE_d2[0] -attr @name i_IDSUE_d2[0] -hierPin CORE|_alu_0 i_IDSUE_d2[0] -pin CORE|_alu_0|d2_i I0[0]
load net CORE|_rob|i_AM_list[2] -attr @rip(#000000) i_AM_list[2] -attr @name i_AM_list[2] -hierPin CORE|_rob i_AM_list[2] -pin CORE|_rob|excp0_i I[2] -pin CORE|_rob|pc0_i I[2] -pin CORE|_rob|rd0_i I[2] -pin CORE|_rob|result0_i I[2]
load net CORE|_alu_0|i_IDSUE_d2[12] -attr @rip i_IDSUE_d2[12] -attr @name i_IDSUE_d2[12] -hierPin CORE|_alu_0 i_IDSUE_d2[12] -pin CORE|_alu_0|d2_i I0[12]
load net COMM_read_data[0][3] -attr @rip(#000000) read_datas[3] -pin COMM read_datas[3] -pin MEM_CTRL recv_data[3]
load net CORE|_rob|i_AM_list[111] -attr @rip(#000000) i_AM_list[111] -attr @name i_AM_list[111] -hierPin CORE|_rob i_AM_list[111] -pin CORE|_rob|excp0_i I[111] -pin CORE|_rob|pc0_i I[111] -pin CORE|_rob|rd0_i I[111] -pin CORE|_rob|result0_i I[111]
load net CORE|_alu_0|o_ROB_result_i__1_n_30 -attr @rip O[1] -attr @name o_ROB_result_i__1_n_30 -pin CORE|_alu_0|o_ROB_result_i__1 O[1] -pin CORE|_alu_0|o_ROB_result_reg D[1]
load net CORE|MEM_MMU_raddr[30] -attr @rip o_MMU_raddr[30] -attr @name MEM_MMU_raddr[30] -pin CORE|_mem o_MMU_raddr[30] -pin CORE|_mmu i_MEM_raddr[30]
load net CORE|_alu_0|o_ROB_result_i__1_n_31 -attr @rip O[0] -attr @name o_ROB_result_i__1_n_31 -pin CORE|_alu_0|o_ROB_result_i__1 O[0] -pin CORE|_alu_0|o_ROB_result_reg D[0]
load net MEM_read_data[36] -attr @rip(#000000) read_data_[36] -pin CORE read_data[36] -pin MEM_CTRL read_data_[36]
load net MEM_addr[7] -attr @rip(#000000) addr[7] -pin CORE addr[7] -pin MEM_CTRL addr_[7]
load net CORE|_alu_0|o_ROB_newpc0[14] -attr @rip O[14] -attr @name o_ROB_newpc0[14] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[14] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[14]
load net CORE|addr[22] -attr @rip o_MC_addr[22] -attr @name addr[22] -hierPin CORE addr[22] -pin CORE|_mmu o_MC_addr[22]
load net COMM_read_data[0][19] -attr @rip(#000000) read_datas[19] -pin COMM read_datas[19] -pin MEM_CTRL recv_data[19]
load net CORE|_rob|i_AM_list[65] -attr @rip(#000000) i_AM_list[65] -attr @name i_AM_list[65] -hierPin CORE|_rob i_AM_list[65] -pin CORE|_rob|excp0_i I[65] -pin CORE|_rob|pc0_i I[65] -pin CORE|_rob|rd0_i I[65] -pin CORE|_rob|result0_i I[65]
load net CORE|_rob|o_PCREG_newpc_i_n_0 -attr @name o_PCREG_newpc_i_n_0 -pin CORE|_rob|o_PCREG_newpc_i O -pin CORE|_rob|o_PCREG_newpc_i__0 I0
netloc CORE|_rob|o_PCREG_newpc_i_n_0 1 13 1 NJ
load net CORE|_rob|i_AM_list[280] -attr @rip(#000000) i_AM_list[280] -attr @name i_AM_list[280] -hierPin CORE|_rob i_AM_list[280] -pin CORE|_rob|excp0_i I[280] -pin CORE|_rob|pc0_i I[280] -pin CORE|_rob|rd0_i I[280] -pin CORE|_rob|result0_i I[280]
load net CORE|_rob|i_AM_list[25] -attr @rip(#000000) i_AM_list[25] -attr @name i_AM_list[25] -hierPin CORE|_rob i_AM_list[25] -pin CORE|_rob|excp0_i I[25] -pin CORE|_rob|pc0_i I[25] -pin CORE|_rob|rd0_i I[25] -pin CORE|_rob|result0_i I[25]
load net CORE|_rob|i_AM_list[159] -attr @rip(#000000) i_AM_list[159] -attr @name i_AM_list[159] -hierPin CORE|_rob i_AM_list[159] -pin CORE|_rob|excp0_i I[159] -pin CORE|_rob|pc0_i I[159] -pin CORE|_rob|rd0_i I[159] -pin CORE|_rob|result0_i I[159]
load net CORE|read_data[46] -attr @rip read_data[46] -attr @name read_data[46] -hierPin CORE read_data[46] -pin CORE|_mmu i_MC_read_data[46]
load net CORE|ID_IDSUE_imm[10] -attr @rip o_IDSUE_imm[10] -attr @name ID_IDSUE_imm[10] -pin CORE|_id o_IDSUE_imm[10] -pin CORE|_idsue i_ID_imm[10]
load net COMM_write_length[0][3] -attr @rip(#000000) send_length[3] -pin COMM write_datas[75] -pin MEM_CTRL send_length[3]
load net CORE|_mem|addr0 -attr @name addr0 -pin CORE|_mem|addr0_i__0 O -pin CORE|_mem|addr_i I1 -pin CORE|_mem|o_MMU_raddr_i__1 S -pin CORE|_mem|o_MMU_waddr_i I1 -pin CORE|_mem|o_MMU_wdata_i I1 -pin CORE|_mem|o_MMU_wmask_i__1 S -pin CORE|_mem|o_ROB_cnt_i__0 S
netloc CORE|_mem|addr0 1 4 6 2840 4808 3150J 4798 NJ 4798 NJ 4798 4080 N 4430
load net CORE|_mem|i_MMU_waddr[3] -attr @rip i_MMU_waddr[3] -attr @name i_MMU_waddr[3] -hierPin CORE|_mem i_MMU_waddr[3] -pin CORE|_mem|o_ROB_cnt0_i I0[3]
load net CORE|IDSUE_ALU[1][39] -attr @rip o_ALU_list[196] -attr @name IDSUE_ALU[1][39] -pin CORE|_alu_1 i_IDSUE_d2[0] -pin CORE|_idsue o_ALU_list[196]
load net COMM_write_data[0][37] -attr @rip(#000000) send_data[37] -pin COMM write_datas[37] -pin MEM_CTRL send_data[37]
load net CORE|_rob|o_PCREG_newpc[9] -attr @rip(#000000) 9 -attr @name o_PCREG_newpc[9] -hierPin CORE|_rob o_PCREG_newpc[9] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[9]
load net CORE|_rob|i_AM_list[3] -attr @rip(#000000) i_AM_list[3] -attr @name i_AM_list[3] -hierPin CORE|_rob i_AM_list[3] -pin CORE|_rob|excp0_i I[3] -pin CORE|_rob|pc0_i I[3] -pin CORE|_rob|rd0_i I[3] -pin CORE|_rob|result0_i I[3]
load net MEM_read_data[33] -attr @rip(#000000) read_data_[33] -pin CORE read_data[33] -pin MEM_CTRL read_data_[33]
load net CORE|_alu_0|i_IDSUE_d2[13] -attr @rip i_IDSUE_d2[13] -attr @name i_IDSUE_d2[13] -hierPin CORE|_alu_0 i_IDSUE_d2[13] -pin CORE|_alu_0|d2_i I0[13]
load net COMM_read_data[0][4] -attr @rip(#000000) read_datas[4] -pin COMM read_datas[4] -pin MEM_CTRL recv_data[4]
load net CORE|MEM_MMU_raddr[31] -attr @rip o_MMU_raddr[31] -attr @name MEM_MMU_raddr[31] -pin CORE|_mem o_MMU_raddr[31] -pin CORE|_mmu i_MEM_raddr[31]
load net CORE|_mem|i_IDSUE_d2[7] -attr @rip i_IDSUE_d2[7] -attr @name i_IDSUE_d2[7] -hierPin CORE|_mem i_IDSUE_d2[7] -pin CORE|_mem|d2_i I0[7]
load net CORE|_mem|i_IDSUE_cnt[1] -attr @rip i_IDSUE_cnt[1] -attr @name i_IDSUE_cnt[1] -hierPin CORE|_mem i_IDSUE_cnt[1] -pin CORE|_mem|d1_ready0_i I0[1] -pin CORE|_mem|nw_cnt_reg D[1]
load net CORE|AM_ROB[3][11] -attr @rip o_ROB_result[4] -attr @name AM_ROB[3][11] -pin CORE|_mem o_ROB_result[4] -pin CORE|_rob i_AM_list[236]
load net CORE|IDSUE_ALU[2][90] -attr @rip o_ALU_list[404] -attr @name IDSUE_ALU[2][90] -pin CORE|_alu_2 i_IDSUE_d1[15] -pin CORE|_idsue o_ALU_list[404]
load net MEM_addr[8] -attr @rip(#000000) addr[8] -pin CORE addr[8] -pin MEM_CTRL addr_[8]
load net COMM_read_data[0][18] -attr @rip(#000000) read_datas[18] -pin COMM read_datas[18] -pin MEM_CTRL recv_data[18]
load net CORE|read_data[45] -attr @rip read_data[45] -attr @name read_data[45] -hierPin CORE read_data[45] -pin CORE|_mmu i_MC_read_data[45]
load net CORE|read_data[47] -attr @rip read_data[47] -attr @name read_data[47] -hierPin CORE read_data[47] -pin CORE|_mmu i_MC_read_data[47]
load net CORE|_rob|i_AM_list[66] -attr @rip(#000000) i_AM_list[66] -attr @name i_AM_list[66] -hierPin CORE|_rob i_AM_list[66] -pin CORE|_rob|excp0_i I[66] -pin CORE|_rob|pc0_i I[66] -pin CORE|_rob|rd0_i I[66] -pin CORE|_rob|result0_i I[66]
load net COMM_write_length[0][2] -attr @rip(#000000) send_length[2] -pin COMM write_datas[74] -pin MEM_CTRL send_length[2]
load net CORE|_rob|i_AM_list[281] -attr @rip(#000000) i_AM_list[281] -attr @name i_AM_list[281] -hierPin CORE|_rob i_AM_list[281] -pin CORE|_rob|excp0_i I[281] -pin CORE|_rob|pc0_i I[281] -pin CORE|_rob|rd0_i I[281] -pin CORE|_rob|result0_i I[281]
load net CORE|_rob|i_AM_list[26] -attr @rip(#000000) i_AM_list[26] -attr @name i_AM_list[26] -hierPin CORE|_rob i_AM_list[26] -pin CORE|_rob|excp0_i I[26] -pin CORE|_rob|pc0_i I[26] -pin CORE|_rob|rd0_i I[26] -pin CORE|_rob|result0_i I[26]
load net CORE|_mem|o_MMU_raddr_i__1_n_0 -attr @name o_MMU_raddr_i__1_n_0 -pin CORE|_mem|o_MMU_raddr_i__1 O -pin CORE|_mem|o_MMU_raddr_i__2 I1
netloc CORE|_mem|o_MMU_raddr_i__1_n_0 1 9 1 4470
load net COMM_write_data[0][36] -attr @rip(#000000) send_data[36] -pin COMM write_datas[36] -pin MEM_CTRL send_data[36]
load net CORE|_mem|i_MMU_waddr[4] -attr @rip i_MMU_waddr[4] -attr @name i_MMU_waddr[4] -hierPin CORE|_mem i_MMU_waddr[4] -pin CORE|_mem|o_ROB_cnt0_i I0[4]
load net CORE|_rob|o_PCREG_newpc[8] -attr @rip(#000000) 8 -attr @name o_PCREG_newpc[8] -hierPin CORE|_rob o_PCREG_newpc[8] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[8]
load net CORE|_rob|result[27] -attr @name result[27] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[27] -pin CORE|_rob|result_reg[31:0] Q[27]
load net CORE|AM_ROB[0][8] -attr @rip o_ROB_result[1] -attr @name AM_ROB[0][8] -pin CORE|_alu_0 o_ROB_result[1] -pin CORE|_rob i_AM_list[8]
load net CORE|IDSUE_MEM[19] -attr @rip o_MEM[19] -attr @name IDSUE_MEM[19] -pin CORE|_idsue o_MEM[19] -pin CORE|_mem i_IDSUE_imm[12]
load net CORE|MEM_MMU_wdata[20] -attr @rip o_MMU_wdata[20] -attr @name MEM_MMU_wdata[20] -pin CORE|_mem o_MMU_wdata[20] -pin CORE|_mmu i_MEM_wdata[20]
load net CORE|MEM_MMU_wdata[12] -attr @rip o_MMU_wdata[12] -attr @name MEM_MMU_wdata[12] -pin CORE|_mem o_MMU_wdata[12] -pin CORE|_mmu i_MEM_wdata[12]
load net CORE|_alu_0|i_IDSUE_d2[10] -attr @rip i_IDSUE_d2[10] -attr @name i_IDSUE_d2[10] -hierPin CORE|_alu_0 i_IDSUE_d2[10] -pin CORE|_alu_0|d2_i I0[10]
load net COMM_read_data[0][1] -attr @rip(#000000) read_datas[1] -pin COMM read_datas[1] -pin MEM_CTRL recv_data[1]
load net CORE|_rob|i_AM_list[4] -attr @rip(#000000) i_AM_list[4] -attr @name i_AM_list[4] -hierPin CORE|_rob i_AM_list[4] -pin CORE|_rob|excp0_i I[4] -pin CORE|_rob|pc0_i I[4] -pin CORE|_rob|rd0_i I[4] -pin CORE|_rob|result0_i I[4]
load net CORE|_rob|i_AM_list[267] -attr @rip(#000000) i_AM_list[267] -attr @name i_AM_list[267] -hierPin CORE|_rob i_AM_list[267] -pin CORE|_rob|excp0_i I[267] -pin CORE|_rob|pc0_i I[267] -pin CORE|_rob|rd0_i I[267] -pin CORE|_rob|result0_i I[267]
load net MEM_read_data[34] -attr @rip(#000000) read_data_[34] -pin CORE read_data[34] -pin MEM_CTRL read_data_[34]
load net CORE|_alu_0|d2_ready_i__1_n_0 -attr @name d2_ready_i__1_n_0 -pin CORE|_alu_0|d2_ready_i__1 O -pin CORE|_alu_0|d2_ready_i__2 I1
netloc CORE|_alu_0|d2_ready_i__1_n_0 1 3 1 2530
load net CORE|IDSUE_ALU[0][20] -attr @rip o_ALU_list[20] -attr @name IDSUE_ALU[0][20] -pin CORE|_alu_0 i_IDSUE_imm[13] -pin CORE|_idsue o_ALU_list[20]
load net CORE|_mem|i_IDSUE_cnt[0] -attr @rip i_IDSUE_cnt[0] -attr @name i_IDSUE_cnt[0] -hierPin CORE|_mem i_IDSUE_cnt[0] -pin CORE|_mem|d1_ready0_i I0[0] -pin CORE|_mem|nw_cnt_reg D[0]
load net CORE|addr[20] -attr @rip o_MC_addr[20] -attr @name addr[20] -hierPin CORE addr[20] -pin CORE|_mmu o_MC_addr[20]
load net CORE|AM_ROB[3][10] -attr @rip o_ROB_result[3] -attr @name AM_ROB[3][10] -pin CORE|_mem o_ROB_result[3] -pin CORE|_rob i_AM_list[235]
load net CORE|_mem|i_IDSUE_d2[8] -attr @rip i_IDSUE_d2[8] -attr @name i_IDSUE_d2[8] -hierPin CORE|_mem i_IDSUE_d2[8] -pin CORE|_mem|d2_i I0[8]
load net CORE|IDSUE_ALU[2][91] -attr @rip o_ALU_list[405] -attr @name IDSUE_ALU[2][91] -pin CORE|_alu_2 i_IDSUE_d1[16] -pin CORE|_idsue o_ALU_list[405]
load net MEM_write_data[63] -attr @rip(#000000) write_data[63] -pin CORE write_data[63] -pin MEM_CTRL write_data_[63]
load net MEM_addr[9] -attr @rip(#000000) addr[9] -pin CORE addr[9] -pin MEM_CTRL addr_[9]
load net CORE|read_data[44] -attr @rip read_data[44] -attr @name read_data[44] -hierPin CORE read_data[44] -pin CORE|_mmu i_MC_read_data[44]
load net CORE|IDSUE_ALU[1][17] -attr @rip o_ALU_list[174] -attr @name IDSUE_ALU[1][17] -pin CORE|_alu_1 i_IDSUE_imm[10] -pin CORE|_idsue o_ALU_list[174]
load net CORE|AM_ROB[1][13] -attr @rip o_ROB_result[6] -attr @name AM_ROB[1][13] -pin CORE|_alu_1 o_ROB_result[6] -pin CORE|_rob i_AM_list[88]
load net COMM_write_length[0][1] -attr @rip(#000000) send_length[1] -pin COMM write_datas[73] -pin MEM_CTRL send_length[1]
load net CORE|addr[42] -attr @rip o_MC_addr[42] -attr @name addr[42] -hierPin CORE addr[42] -pin CORE|_mmu o_MC_addr[42]
load net CORE|read_data[8] -attr @rip read_data[8] -attr @name read_data[8] -hierPin CORE read_data[8] -pin CORE|_mmu i_MC_read_data[8]
load net CORE|_alu_0|o_ROB_newpc[20] -attr @rip Q[20] -attr @name o_ROB_newpc[20] -hierPin CORE|_alu_0 o_ROB_newpc[20] -pin CORE|_alu_0|o_ROB_newpc_reg Q[20] -pin CORE|_alu_0|o_ROB_result_i__1 I2[20]
load net CORE|read_data[48] -attr @rip read_data[48] -attr @name read_data[48] -hierPin CORE read_data[48] -pin CORE|_mmu i_MC_read_data[48]
load net CORE|_rob|i_AM_list[67] -attr @rip(#000000) i_AM_list[67] -attr @name i_AM_list[67] -hierPin CORE|_rob i_AM_list[67] -pin CORE|_rob|excp0_i I[67] -pin CORE|_rob|pc0_i I[67] -pin CORE|_rob|rd0_i I[67] -pin CORE|_rob|result0_i I[67]
load net COMM_write_data[0][35] -attr @rip(#000000) send_data[35] -pin COMM write_datas[35] -pin MEM_CTRL send_data[35]
load net CORE|_rob|i_AM_list[282] -attr @rip(#000000) i_AM_list[282] -attr @name i_AM_list[282] -hierPin CORE|_rob i_AM_list[282] -pin CORE|_rob|excp0_i I[282] -pin CORE|_rob|pc0_i I[282] -pin CORE|_rob|rd0_i I[282] -pin CORE|_rob|result0_i I[282]
load net CORE|MMU_IF_addr[9] -attr @rip o_IF_addr[9] -attr @name MMU_IF_addr[9] -pin CORE|_if i_MMU_addr[9] -pin CORE|_mmu o_IF_addr[9]
load net CORE|_rob|o_PCREG_newpc[7] -attr @rip(#000000) 7 -attr @name o_PCREG_newpc[7] -hierPin CORE|_rob o_PCREG_newpc[7] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[7]
load net CORE|_mem|i_MMU_waddr[5] -attr @rip i_MMU_waddr[5] -attr @name i_MMU_waddr[5] -hierPin CORE|_mem i_MMU_waddr[5] -pin CORE|_mem|o_ROB_cnt0_i I0[5]
load net CORE|_rob|result[28] -attr @name result[28] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[28] -pin CORE|_rob|result_reg[31:0] Q[28]
load net CORE|_mem|i_ROB_udata[31] -attr @rip i_ROB_udata[31] -attr @name i_ROB_udata[31] -hierPin CORE|_mem i_ROB_udata[31] -pin CORE|_mem|d1_i I1[31] -pin CORE|_mem|d2_i I1[31]
load net CORE|AM_ROB[0][9] -attr @rip o_ROB_result[2] -attr @name AM_ROB[0][9] -pin CORE|_alu_0 o_ROB_result[2] -pin CORE|_rob i_AM_list[9]
load net CORE|PCREG_IF_pc[24] -attr @rip o_IF_pc[24] -attr @name PCREG_IF_pc[24] -pin CORE|_if i_PCREG_pc[24] -pin CORE|_pcreg o_IF_pc[24]
load net CORE|IF_MMU_addr[9] -attr @rip o_MMU_addr[9] -attr @name IF_MMU_addr[9] -pin CORE|_if o_MMU_addr[9] -pin CORE|_mmu i_IF_addr[9]
load net MEM_read_data[31] -attr @rip(#000000) read_data_[31] -pin CORE read_data[31] -pin MEM_CTRL read_data_[31]
load net CORE|MEM_MMU_wdata[13] -attr @rip o_MMU_wdata[13] -attr @name MEM_MMU_wdata[13] -pin CORE|_mem o_MMU_wdata[13] -pin CORE|_mmu i_MEM_wdata[13]
load net CORE|_alu_0|i_IDSUE_d2[11] -attr @rip i_IDSUE_d2[11] -attr @name i_IDSUE_d2[11] -hierPin CORE|_alu_0 i_IDSUE_d2[11] -pin CORE|_alu_0|d2_i I0[11]
load net COMM_read_data[0][2] -attr @rip(#000000) read_datas[2] -pin COMM read_datas[2] -pin MEM_CTRL recv_data[2]
load net CORE|_mem|i_IDSUE_d2[5] -attr @rip i_IDSUE_d2[5] -attr @name i_IDSUE_d2[5] -hierPin CORE|_mem i_IDSUE_d2[5] -pin CORE|_mem|d2_i I0[5]
load net CORE|_rob|i_AM_list[5] -attr @rip(#000000) i_AM_list[5] -attr @name i_AM_list[5] -hierPin CORE|_rob i_AM_list[5] -pin CORE|_rob|excp0_i I[5] -pin CORE|_rob|pc0_i I[5] -pin CORE|_rob|rd0_i I[5] -pin CORE|_rob|result0_i I[5]
load net CORE|_rob|i_AM_list[268] -attr @rip(#000000) i_AM_list[268] -attr @name i_AM_list[268] -hierPin CORE|_rob i_AM_list[268] -pin CORE|_rob|excp0_i I[268] -pin CORE|_rob|pc0_i I[268] -pin CORE|_rob|rd0_i I[268] -pin CORE|_rob|result0_i I[268]
load net CORE|_rob|i_AM_list[20] -attr @rip(#000000) i_AM_list[20] -attr @name i_AM_list[20] -hierPin CORE|_rob i_AM_list[20] -pin CORE|_rob|excp0_i I[20] -pin CORE|_rob|pc0_i I[20] -pin CORE|_rob|rd0_i I[20] -pin CORE|_rob|result0_i I[20]
load net CORE|_alu_0|o_ROB_newpc0[11] -attr @rip O[11] -attr @name o_ROB_newpc0[11] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[11] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[11]
load net MEM_write_data[62] -attr @rip(#000000) write_data[62] -pin CORE write_data[62] -pin MEM_CTRL write_data_[62]
load net CORE|_rob|cnt0[2] -attr @rip(#000000) O[2] -attr @name cnt0[2] -pin CORE|_rob|cnt0_i O[2] -pin CORE|_rob|cnt_reg[3:0] D[2]
load net CORE|read_data[43] -attr @rip read_data[43] -attr @name read_data[43] -hierPin CORE read_data[43] -pin CORE|_mmu i_MC_read_data[43]
load net CORE|AM_ROB[1][12] -attr @rip o_ROB_result[5] -attr @name AM_ROB[1][12] -pin CORE|_alu_1 o_ROB_result[5] -pin CORE|_rob i_AM_list[87]
load net COMM_write_length[0][0] -attr @rip(#000000) send_length[0] -pin COMM write_datas[72] -pin MEM_CTRL send_length[0]
load net CORE|_mem|i_IDSUE_cnt[3] -attr @rip i_IDSUE_cnt[3] -attr @name i_IDSUE_cnt[3] -hierPin CORE|_mem i_IDSUE_cnt[3] -pin CORE|_mem|d1_ready0_i I0[3] -pin CORE|_mem|nw_cnt_reg D[3]
load net CORE|addr[41] -attr @rip o_MC_addr[41] -attr @name addr[41] -hierPin CORE addr[41] -pin CORE|_mmu o_MC_addr[41]
load net CORE|AM_ROB[3][13] -attr @rip o_ROB_result[6] -attr @name AM_ROB[3][13] -pin CORE|_mem o_ROB_result[6] -pin CORE|_rob i_AM_list[238]
load net CORE|read_data[7] -attr @rip read_data[7] -attr @name read_data[7] -hierPin CORE read_data[7] -pin CORE|_mmu i_MC_read_data[7]
load net CORE|IDSUE_ALU[1][18] -attr @rip o_ALU_list[175] -attr @name IDSUE_ALU[1][18] -pin CORE|_alu_1 i_IDSUE_imm[11] -pin CORE|_idsue o_ALU_list[175]
load net COMM_write_data[0][34] -attr @rip(#000000) send_data[34] -pin COMM write_datas[34] -pin MEM_CTRL send_data[34]
load net CORE|_rob|result[25] -attr @name result[25] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[25] -pin CORE|_rob|result_reg[31:0] Q[25]
load net CORE|read_data[49] -attr @rip read_data[49] -attr @name read_data[49] -hierPin CORE read_data[49] -pin CORE|_mmu i_MC_read_data[49]
load net CORE|_rob|i_AM_list[68] -attr @rip(#000000) i_AM_list[68] -attr @name i_AM_list[68] -hierPin CORE|_rob i_AM_list[68] -pin CORE|_rob|excp0_i I[68] -pin CORE|_rob|pc0_i I[68] -pin CORE|_rob|rd0_i I[68] -pin CORE|_rob|result0_i I[68]
load net CORE|_rob|i_AM_list[283] -attr @rip(#000000) i_AM_list[283] -attr @name i_AM_list[283] -hierPin CORE|_rob i_AM_list[283] -pin CORE|_rob|excp0_i I[283] -pin CORE|_rob|pc0_i I[283] -pin CORE|_rob|rd0_i I[283] -pin CORE|_rob|result0_i I[283]
load net CORE|IDSUE_MEM[17] -attr @rip o_MEM[17] -attr @name IDSUE_MEM[17] -pin CORE|_idsue o_MEM[17] -pin CORE|_mem i_IDSUE_imm[10]
load net CORE|_mem|i_ROB_udata[30] -attr @rip i_ROB_udata[30] -attr @name i_ROB_udata[30] -hierPin CORE|_mem i_ROB_udata[30] -pin CORE|_mem|d1_i I1[30] -pin CORE|_mem|d2_i I1[30]
load net CORE|IDSUE_ALU[1][156] -attr @rip o_ALU_list[313] -attr @name IDSUE_ALU[1][156] -pin CORE|_alu_1 i_IDSUE_cnt[3] -pin CORE|_idsue o_ALU_list[313]
load net CORE|PCREG_IF_pc[23] -attr @rip o_IF_pc[23] -attr @name PCREG_IF_pc[23] -pin CORE|_if i_PCREG_pc[23] -pin CORE|_pcreg o_IF_pc[23]
load net CORE|_rob|i_AM_list[265] -attr @rip(#000000) i_AM_list[265] -attr @name i_AM_list[265] -hierPin CORE|_rob i_AM_list[265] -pin CORE|_rob|excp0_i I[265] -pin CORE|_rob|pc0_i I[265] -pin CORE|_rob|rd0_i I[265] -pin CORE|_rob|result0_i I[265]
load net MEM_read_data[32] -attr @rip(#000000) read_data_[32] -pin CORE read_data[32] -pin MEM_CTRL read_data_[32]
load net CORE|_mem|o_MMU_waddr[30] -attr @rip Q[30] -attr @name o_MMU_waddr[30] -hierPin CORE|_mem o_MMU_waddr[30] -pin CORE|_mem|o_MMU_waddr_reg Q[30]
load net CORE|MEM_MMU_wdata[14] -attr @rip o_MMU_wdata[14] -attr @name MEM_MMU_wdata[14] -pin CORE|_mem o_MMU_wdata[14] -pin CORE|_mmu i_MEM_wdata[14]
load net CORE|_alu_0|o_ROB_newpc0[10] -attr @rip O[10] -attr @name o_ROB_newpc0[10] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[10] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[10]
load net CORE|_mem|i_IDSUE_d2[6] -attr @rip i_IDSUE_d2[6] -attr @name i_IDSUE_d2[6] -hierPin CORE|_mem i_IDSUE_d2[6] -pin CORE|_mem|d2_i I0[6]
load net COMM_read_data[0][15] -attr @rip(#000000) read_datas[15] -pin COMM read_datas[15] -pin MEM_CTRL recv_data[15]
load net CORE|_rob|i_AM_list[6] -attr @rip(#000000) i_AM_list[6] -attr @name i_AM_list[6] -hierPin CORE|_rob i_AM_list[6] -pin CORE|_rob|excp0_i I[6] -pin CORE|_rob|pc0_i I[6] -pin CORE|_rob|rd0_i I[6] -pin CORE|_rob|result0_i I[6]
load net CORE|_rob|i_AM_list[21] -attr @rip(#000000) i_AM_list[21] -attr @name i_AM_list[21] -hierPin CORE|_rob i_AM_list[21] -pin CORE|_rob|excp0_i I[21] -pin CORE|_rob|pc0_i I[21] -pin CORE|_rob|rd0_i I[21] -pin CORE|_rob|result0_i I[21]
load net MEM_write_data[61] -attr @rip(#000000) write_data[61] -pin CORE write_data[61] -pin MEM_CTRL write_data_[61]
load net CORE|_rob|cnt0[1] -attr @rip(#000000) O[1] -attr @name cnt0[1] -pin CORE|_rob|cnt0_i O[1] -pin CORE|_rob|cnt_reg[3:0] D[1]
load net CORE|read_data[42] -attr @rip read_data[42] -attr @name read_data[42] -hierPin CORE read_data[42] -pin CORE|_mmu i_MC_read_data[42]
load net CORE|IDSUE_ALU[0][22] -attr @rip o_ALU_list[22] -attr @name IDSUE_ALU[0][22] -pin CORE|_alu_0 i_IDSUE_imm[15] -pin CORE|_idsue o_ALU_list[22]
load net CORE|_mem|i_IDSUE_cnt[2] -attr @rip i_IDSUE_cnt[2] -attr @name i_IDSUE_cnt[2] -hierPin CORE|_mem i_IDSUE_cnt[2] -pin CORE|_mem|d1_ready0_i I0[2] -pin CORE|_mem|nw_cnt_reg D[2]
load net CORE|AM_ROB[3][12] -attr @rip o_ROB_result[5] -attr @name AM_ROB[3][12] -pin CORE|_mem o_ROB_result[5] -pin CORE|_rob i_AM_list[237]
load net CORE|AM_ROB[3][72] -attr @rip o_ROB_cnt[1] -attr @name AM_ROB[3][72] -pin CORE|_mem o_ROB_cnt[1] -pin CORE|_rob i_AM_list[297]
load net CORE|_rob|nw_i__2_n_0 -attr @name nw_i__2_n_0 -pin CORE|_rob|nw_i__2 O -pin CORE|_rob|nw_reg[3:0] CE
netloc CORE|_rob|nw_i__2_n_0 1 7 1 8430
load net COMM_write_data[0][33] -attr @rip(#000000) send_data[33] -pin COMM write_datas[33] -pin MEM_CTRL send_data[33]
load net CORE|AM_ROB[3][42] -attr @rip o_ROB_newpc[3] -attr @name AM_ROB[3][42] -pin CORE|_mem o_ROB_newpc[3] -pin CORE|_rob i_AM_list[267]
load net CORE|IDSUE_ALU[1][19] -attr @rip o_ALU_list[176] -attr @name IDSUE_ALU[1][19] -pin CORE|_alu_1 i_IDSUE_imm[12] -pin CORE|_idsue o_ALU_list[176]
load net CORE|AM_ROB[1][15] -attr @rip o_ROB_result[8] -attr @name AM_ROB[1][15] -pin CORE|_alu_1 o_ROB_result[8] -pin CORE|_rob i_AM_list[90]
load net CORE|addr[44] -attr @rip o_MC_addr[44] -attr @name addr[44] -hierPin CORE addr[44] -pin CORE|_mmu o_MC_addr[44]
load net CORE|IDSUE_ALU[2][95] -attr @rip o_ALU_list[409] -attr @name IDSUE_ALU[2][95] -pin CORE|_alu_2 i_IDSUE_d1[20] -pin CORE|_idsue o_ALU_list[409]
load net CORE|_rob|result[26] -attr @name result[26] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[26] -pin CORE|_rob|result_reg[31:0] Q[26]
load net CORE|_alu_0|o_ROB_newpc[22] -attr @rip Q[22] -attr @name o_ROB_newpc[22] -hierPin CORE|_alu_0 o_ROB_newpc[22] -pin CORE|_alu_0|o_ROB_newpc_reg Q[22] -pin CORE|_alu_0|o_ROB_result_i__1 I2[22]
load net CORE|ID_IDSUE_pc[27] -attr @rip o_IDSUE_pc[27] -attr @name ID_IDSUE_pc[27] -pin CORE|_id o_IDSUE_pc[27] -pin CORE|_idsue i_ID_pc[27]
load net CORE|_rob|i_AM_list[69] -attr @rip(#000000) i_AM_list[69] -attr @name i_AM_list[69] -hierPin CORE|_rob i_AM_list[69] -pin CORE|_rob|excp0_i I[69] -pin CORE|_rob|pc0_i I[69] -pin CORE|_rob|rd0_i I[69] -pin CORE|_rob|result0_i I[69]
load net CORE|PCREG_IF_pc[22] -attr @rip o_IF_pc[22] -attr @name PCREG_IF_pc[22] -pin CORE|_if i_PCREG_pc[22] -pin CORE|_pcreg o_IF_pc[22]
load net CORE|_rob|i_AM_list[284] -attr @rip(#000000) i_AM_list[284] -attr @name i_AM_list[284] -hierPin CORE|_rob i_AM_list[284] -pin CORE|_rob|excp0_i I[284] -pin CORE|_rob|pc0_i I[284] -pin CORE|_rob|rd0_i I[284] -pin CORE|_rob|result0_i I[284]
load net CORE|IDSUE_MEM[18] -attr @rip o_MEM[18] -attr @name IDSUE_MEM[18] -pin CORE|_idsue o_MEM[18] -pin CORE|_mem i_IDSUE_imm[11]
load net CORE|_rob|pc[31] -attr @name pc[31] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[31] -pin CORE|_rob|pc_reg[31:0] Q[31]
load net COMM_read_data[0][0] -attr @rip(#000000) read_datas[0] -pin COMM read_datas[0] -pin MEM_CTRL recv_data[0]
load net CORE|_rob|i_AM_list[150] -attr @rip(#000000) i_AM_list[150] -attr @name i_AM_list[150] -hierPin CORE|_rob i_AM_list[150] -pin CORE|_rob|excp0_i I[150] -pin CORE|_rob|pc0_i I[150] -pin CORE|_rob|rd0_i I[150] -pin CORE|_rob|result0_i I[150]
load net CORE|_mem|i_IDSUE_d2[3] -attr @rip i_IDSUE_d2[3] -attr @name i_IDSUE_d2[3] -hierPin CORE|_mem i_IDSUE_d2[3] -pin CORE|_mem|d2_i I0[3]
load net CORE|ROB_AM_udata[13] -attr @rip o_AM[13] -attr @name ROB_AM_udata[13] -pin CORE|_alu_0 i_ROB_udata[13] -pin CORE|_alu_1 i_ROB_udata[13] -pin CORE|_alu_2 i_ROB_udata[13] -pin CORE|_mem i_ROB_udata[13] -pin CORE|_rob o_AM[13]
load net CORE|_rob|i_AM_list[266] -attr @rip(#000000) i_AM_list[266] -attr @name i_AM_list[266] -hierPin CORE|_rob i_AM_list[266] -pin CORE|_rob|excp0_i I[266] -pin CORE|_rob|pc0_i I[266] -pin CORE|_rob|rd0_i I[266] -pin CORE|_rob|result0_i I[266]
load net CORE|_mem|o_MMU_waddr[31] -attr @rip Q[31] -attr @name o_MMU_waddr[31] -hierPin CORE|_mem o_MMU_waddr[31] -pin CORE|_mem|o_MMU_waddr_reg Q[31]
load net CORE|MEM_MMU_wdata[15] -attr @rip o_MMU_wdata[15] -attr @name MEM_MMU_wdata[15] -pin CORE|_mem o_MMU_wdata[15] -pin CORE|_mmu i_MEM_wdata[15]
load net COMM_read_data[0][14] -attr @rip(#000000) read_datas[14] -pin COMM read_datas[14] -pin MEM_CTRL recv_data[14]
load net MEM_write_data[60] -attr @rip(#000000) write_data[60] -pin CORE write_data[60] -pin MEM_CTRL write_data_[60]
load net CORE|read_data[41] -attr @rip read_data[41] -attr @name read_data[41] -hierPin CORE read_data[41] -pin CORE|_mmu i_MC_read_data[41]
load net CORE|IDSUE_ALU[0][21] -attr @rip o_ALU_list[21] -attr @name IDSUE_ALU[0][21] -pin CORE|_alu_0 i_IDSUE_imm[14] -pin CORE|_idsue o_ALU_list[21]
load net CORE|_rob|i_AM_list[7] -attr @rip(#000000) i_AM_list[7] -attr @name i_AM_list[7] -hierPin CORE|_rob i_AM_list[7] -pin CORE|_rob|excp0_i I[7] -pin CORE|_rob|pc0_i I[7] -pin CORE|_rob|rd0_i I[7] -pin CORE|_rob|result0_i I[7]
load net CORE|_rob|i_AM_list[22] -attr @rip(#000000) i_AM_list[22] -attr @name i_AM_list[22] -hierPin CORE|_rob i_AM_list[22] -pin CORE|_rob|excp0_i I[22] -pin CORE|_rob|pc0_i I[22] -pin CORE|_rob|rd0_i I[22] -pin CORE|_rob|result0_i I[22]
load net COMM_write_data[0][32] -attr @rip(#000000) send_data[32] -pin COMM write_datas[32] -pin MEM_CTRL send_data[32]
load net CORE|IDSUE_ALU[0][97] -attr @rip o_ALU_list[97] -attr @name IDSUE_ALU[0][97] -pin CORE|_alu_0 i_IDSUE_d1[22] -pin CORE|_idsue o_ALU_list[97]
load net CORE|_rob|result[23] -attr @name result[23] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[23] -pin CORE|_rob|result_reg[31:0] Q[23]
load net CORE|_rob|i_AM_list[118] -attr @rip(#000000) i_AM_list[118] -attr @name i_AM_list[118] -hierPin CORE|_rob i_AM_list[118] -pin CORE|_rob|excp0_i I[118] -pin CORE|_rob|pc0_i I[118] -pin CORE|_rob|rd0_i I[118] -pin CORE|_rob|result0_i I[118]
load net CORE|AM_ROB[3][73] -attr @rip o_ROB_cnt[2] -attr @name AM_ROB[3][73] -pin CORE|_mem o_ROB_cnt[2] -pin CORE|_rob i_AM_list[298]
load net CORE|AM_ROB[3][41] -attr @rip o_ROB_newpc[2] -attr @name AM_ROB[3][41] -pin CORE|_mem o_ROB_newpc[2] -pin CORE|_rob i_AM_list[266]
load net CORE|AM_ROB[1][14] -attr @rip o_ROB_result[7] -attr @name AM_ROB[1][14] -pin CORE|_alu_1 o_ROB_result[7] -pin CORE|_rob i_AM_list[89]
load net CORE|_alu_0|o_ROB_result0_i__2_n_0 -attr @rip O[2] -attr @name o_ROB_result0_i__2_n_0 -pin CORE|_alu_0|o_ROB_result0_i__2 O[2] -pin CORE|_alu_0|o_ROB_result_i I2[31] -pin CORE|_alu_0|o_ROB_result_i I2[30] -pin CORE|_alu_0|o_ROB_result_i I2[29] -pin CORE|_alu_0|o_ROB_result_i I2[28] -pin CORE|_alu_0|o_ROB_result_i I2[27] -pin CORE|_alu_0|o_ROB_result_i I2[26] -pin CORE|_alu_0|o_ROB_result_i I2[25] -pin CORE|_alu_0|o_ROB_result_i I2[24] -pin CORE|_alu_0|o_ROB_result_i I2[23] -pin CORE|_alu_0|o_ROB_result_i I2[22] -pin CORE|_alu_0|o_ROB_result_i I2[21] -pin CORE|_alu_0|o_ROB_result_i I2[20] -pin CORE|_alu_0|o_ROB_result_i I2[19] -pin CORE|_alu_0|o_ROB_result_i I2[18] -pin CORE|_alu_0|o_ROB_result_i I2[17] -pin CORE|_alu_0|o_ROB_result_i I2[16] -pin CORE|_alu_0|o_ROB_result_i I2[15] -pin CORE|_alu_0|o_ROB_result_i I2[14] -pin CORE|_alu_0|o_ROB_result_i I2[13] -pin CORE|_alu_0|o_ROB_result_i I2[12] -pin CORE|_alu_0|o_ROB_result_i I2[11] -pin CORE|_alu_0|o_ROB_result_i I2[10] -pin CORE|_alu_0|o_ROB_result_i I2[9] -pin CORE|_alu_0|o_ROB_result_i I2[8] -pin CORE|_alu_0|o_ROB_result_i I2[7] -pin CORE|_alu_0|o_ROB_result_i I2[6] -pin CORE|_alu_0|o_ROB_result_i I2[5] -pin CORE|_alu_0|o_ROB_result_i I2[4] -pin CORE|_alu_0|o_ROB_result_i I2[3] -pin CORE|_alu_0|o_ROB_result_i I2[2]
load net CORE|addr[43] -attr @rip o_MC_addr[43] -attr @name addr[43] -hierPin CORE addr[43] -pin CORE|_mmu o_MC_addr[43]
load net CORE|IDSUE_ALU[2][94] -attr @rip o_ALU_list[408] -attr @name IDSUE_ALU[2][94] -pin CORE|_alu_2 i_IDSUE_d1[19] -pin CORE|_idsue o_ALU_list[408]
load net CORE|read_data[9] -attr @rip read_data[9] -attr @name read_data[9] -hierPin CORE read_data[9] -pin CORE|_mmu i_MC_read_data[9]
load net CORE|PCREG_IF_pc[21] -attr @rip o_IF_pc[21] -attr @name PCREG_IF_pc[21] -pin CORE|_if i_PCREG_pc[21] -pin CORE|_pcreg o_IF_pc[21]
load net CORE|_alu_0|o_ROB_result0_i__2_n_1 -attr @rip O[1] -attr @name o_ROB_result0_i__2_n_1 -pin CORE|_alu_0|o_ROB_result0_i__2 O[1] -pin CORE|_alu_0|o_ROB_result_i I2[1]
load net CORE|_alu_0|o_ROB_newpc[21] -attr @rip Q[21] -attr @name o_ROB_newpc[21] -hierPin CORE|_alu_0 o_ROB_newpc[21] -pin CORE|_alu_0|o_ROB_newpc_reg Q[21] -pin CORE|_alu_0|o_ROB_result_i__1 I2[21]
load net CORE|ID_IDSUE_pc[26] -attr @rip o_IDSUE_pc[26] -attr @name ID_IDSUE_pc[26] -pin CORE|_id o_IDSUE_pc[26] -pin CORE|_idsue i_ID_pc[26]
load net CORE|_alu_0|o_ROB_result0_i__2_n_2 -attr @rip O[0] -attr @name o_ROB_result0_i__2_n_2 -pin CORE|_alu_0|o_ROB_result0_i__2 O[0] -pin CORE|_alu_0|o_ROB_result_i I2[0]
load net CORE|_rob|pc[30] -attr @name pc[30] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[30] -pin CORE|_rob|pc_reg[31:0] Q[30]
load net CORE|_rob|i_AM_list[285] -attr @rip(#000000) i_AM_list[285] -attr @name i_AM_list[285] -hierPin CORE|_rob i_AM_list[285] -pin CORE|_rob|excp0_i I[285] -pin CORE|_rob|pc0_i I[285] -pin CORE|_rob|rd0_i I[285] -pin CORE|_rob|result0_i I[285]
load net CORE|_rob|i_AM_list[263] -attr @rip(#000000) i_AM_list[263] -attr @name i_AM_list[263] -hierPin CORE|_rob i_AM_list[263] -pin CORE|_rob|excp0_i I[263] -pin CORE|_rob|pc0_i I[263] -pin CORE|_rob|rd0_i I[263] -pin CORE|_rob|result0_i I[263]
load net MEM_read_data[30] -attr @rip(#000000) read_data_[30] -pin CORE read_data[30] -pin MEM_CTRL read_data_[30]
load net CORE|_mem|i_IDSUE_d2[4] -attr @rip i_IDSUE_d2[4] -attr @name i_IDSUE_d2[4] -hierPin CORE|_mem i_IDSUE_d2[4] -pin CORE|_mem|d2_i I0[4]
load net CORE|ROB_AM_udata[14] -attr @rip o_AM[14] -attr @name ROB_AM_udata[14] -pin CORE|_alu_0 i_ROB_udata[14] -pin CORE|_alu_1 i_ROB_udata[14] -pin CORE|_alu_2 i_ROB_udata[14] -pin CORE|_mem i_ROB_udata[14] -pin CORE|_rob o_AM[14]
load net CORE|ROB_AM_udata[4] -attr @rip o_AM[4] -attr @name ROB_AM_udata[4] -pin CORE|_alu_0 i_ROB_udata[4] -pin CORE|_alu_1 i_ROB_udata[4] -pin CORE|_alu_2 i_ROB_udata[4] -pin CORE|_mem i_ROB_udata[4] -pin CORE|_rob o_AM[4]
load net CORE|MEM_MMU_wdata[16] -attr @rip o_MMU_wdata[16] -attr @name MEM_MMU_wdata[16] -pin CORE|_mem o_MMU_wdata[16] -pin CORE|_mmu i_MEM_wdata[16]
load net CORE|read_data[40] -attr @rip read_data[40] -attr @name read_data[40] -hierPin CORE read_data[40] -pin CORE|_mmu i_MC_read_data[40]
load net CORE|IDSUE_ALU[1][13] -attr @rip o_ALU_list[170] -attr @name IDSUE_ALU[1][13] -pin CORE|_alu_1 i_IDSUE_imm[6] -pin CORE|_idsue o_ALU_list[170]
load net CORE|read_data[4] -attr @rip read_data[4] -attr @name read_data[4] -hierPin CORE read_data[4] -pin CORE|_mmu i_MC_read_data[4]
load net COMM_write_data[0][31] -attr @rip(#000000) send_data[31] -pin COMM write_datas[31] -pin MEM_CTRL send_data[31]
load net COMM_read_data[0][17] -attr @rip(#000000) read_datas[17] -pin COMM read_datas[17] -pin MEM_CTRL recv_data[17]
load net CORE|_rob|i_AM_list[8] -attr @rip(#000000) i_AM_list[8] -attr @name i_AM_list[8] -hierPin CORE|_rob i_AM_list[8] -pin CORE|_rob|excp0_i I[8] -pin CORE|_rob|pc0_i I[8] -pin CORE|_rob|rd0_i I[8] -pin CORE|_rob|result0_i I[8]
load net CORE|IDSUE_ALU[0][96] -attr @rip o_ALU_list[96] -attr @name IDSUE_ALU[0][96] -pin CORE|_alu_0 i_IDSUE_d1[21] -pin CORE|_idsue o_ALU_list[96]
load net CORE|_rob|i_AM_list[117] -attr @rip(#000000) i_AM_list[117] -attr @name i_AM_list[117] -hierPin CORE|_rob i_AM_list[117] -pin CORE|_rob|excp0_i I[117] -pin CORE|_rob|pc0_i I[117] -pin CORE|_rob|rd0_i I[117] -pin CORE|_rob|result0_i I[117]
load net CORE|_rob|cnt0[3] -attr @rip(#000000) O[3] -attr @name cnt0[3] -pin CORE|_rob|cnt0_i O[3] -pin CORE|_rob|cnt_reg[3:0] D[3]
load net CORE|IDSUE_ALU[0][16] -attr @rip o_ALU_list[16] -attr @name IDSUE_ALU[0][16] -pin CORE|_alu_0 i_IDSUE_imm[9] -pin CORE|_idsue o_ALU_list[16]
load net CORE|IDSUE_ALU[2][93] -attr @rip o_ALU_list[407] -attr @name IDSUE_ALU[2][93] -pin CORE|_alu_2 i_IDSUE_d1[18] -pin CORE|_idsue o_ALU_list[407]
load net CORE|_rob|result[24] -attr @name result[24] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[24] -pin CORE|_rob|result_reg[31:0] Q[24]
load net CORE|PCREG_IF_pc[20] -attr @rip o_IF_pc[20] -attr @name PCREG_IF_pc[20] -pin CORE|_if i_PCREG_pc[20] -pin CORE|_pcreg o_IF_pc[20]
load net CORE|AM_ROB[3][74] -attr @rip o_ROB_cnt[3] -attr @name AM_ROB[3][74] -pin CORE|_mem o_ROB_cnt[3] -pin CORE|_rob i_AM_list[299]
load net CORE|AM_ROB[3][44] -attr @rip o_ROB_newpc[5] -attr @name AM_ROB[3][44] -pin CORE|_mem o_ROB_newpc[5] -pin CORE|_rob i_AM_list[269]
load net CORE|addr[46] -attr @rip o_MC_addr[46] -attr @name addr[46] -hierPin CORE addr[46] -pin CORE|_mmu o_MC_addr[46]
load net CORE|_rob|pc1[1] -attr @rip(#000000) O[1] -attr @name pc1[1] -pin CORE|_rob|pc0_i S[1] -pin CORE|_rob|pc1_i O[1]
load net CORE|_alu_0|o_ROB_newpc[24] -attr @rip Q[24] -attr @name o_ROB_newpc[24] -hierPin CORE|_alu_0 o_ROB_newpc[24] -pin CORE|_alu_0|o_ROB_newpc_reg Q[24] -pin CORE|_alu_0|o_ROB_result_i__1 I2[24]
load net CORE|ID_IDSUE_pc[29] -attr @rip o_IDSUE_pc[29] -attr @name ID_IDSUE_pc[29] -pin CORE|_id o_IDSUE_pc[29] -pin CORE|_idsue i_ID_pc[29]
load net CORE|_mem|i_IDSUE_d2[1] -attr @rip i_IDSUE_d2[1] -attr @name i_IDSUE_d2[1] -hierPin CORE|_mem i_IDSUE_d2[1] -pin CORE|_mem|d2_i I0[1]
load net CORE|ROB_AM_udata[11] -attr @rip o_AM[11] -attr @name ROB_AM_udata[11] -pin CORE|_alu_0 i_ROB_udata[11] -pin CORE|_alu_1 i_ROB_udata[11] -pin CORE|_alu_2 i_ROB_udata[11] -pin CORE|_mem i_ROB_udata[11] -pin CORE|_rob o_AM[11]
load net CORE|_rob|i_AM_list[286] -attr @rip(#000000) i_AM_list[286] -attr @name i_AM_list[286] -hierPin CORE|_rob i_AM_list[286] -pin CORE|_rob|excp0_i I[286] -pin CORE|_rob|pc0_i I[286] -pin CORE|_rob|rd0_i I[286] -pin CORE|_rob|result0_i I[286]
load net CORE|_rob|i_AM_list[264] -attr @rip(#000000) i_AM_list[264] -attr @name i_AM_list[264] -hierPin CORE|_rob i_AM_list[264] -pin CORE|_rob|excp0_i I[264] -pin CORE|_rob|pc0_i I[264] -pin CORE|_rob|rd0_i I[264] -pin CORE|_rob|result0_i I[264]
load net CORE|_rob|i_AM_list[288] -attr @rip(#000000) i_AM_list[288] -attr @name i_AM_list[288] -hierPin CORE|_rob i_AM_list[288] -pin CORE|_rob|excp0_i I[288] -pin CORE|_rob|pc0_i I[288] -pin CORE|_rob|rd0_i I[288] -pin CORE|_rob|result0_i I[288]
load net CORE|_ifid|<const1> -power -attr @name <const1> -pin CORE|_ifid|o_ID_inst_i I0 -pin CORE|_ifid|o_ID_pc_i I0
load net CORE|_rob|i_AM_list[152] -attr @rip(#000000) i_AM_list[152] -attr @name i_AM_list[152] -hierPin CORE|_rob i_AM_list[152] -pin CORE|_rob|excp0_i I[152] -pin CORE|_rob|pc0_i I[152] -pin CORE|_rob|rd0_i I[152] -pin CORE|_rob|result0_i I[152]
load net CORE|ROB_AM_udata[5] -attr @rip o_AM[5] -attr @name ROB_AM_udata[5] -pin CORE|_alu_0 i_ROB_udata[5] -pin CORE|_alu_1 i_ROB_udata[5] -pin CORE|_alu_2 i_ROB_udata[5] -pin CORE|_mem i_ROB_udata[5] -pin CORE|_rob o_AM[5]
load net CORE|read_data[3] -attr @rip read_data[3] -attr @name read_data[3] -hierPin CORE read_data[3] -pin CORE|_mmu i_MC_read_data[3]
load net COMM_write_data[0][30] -attr @rip(#000000) send_data[30] -pin COMM write_datas[30] -pin MEM_CTRL send_data[30]
load net CORE|MEM_MMU_wdata[17] -attr @rip o_MMU_wdata[17] -attr @name MEM_MMU_wdata[17] -pin CORE|_mem o_MMU_wdata[17] -pin CORE|_mmu i_MEM_wdata[17]
load net COMM_read_data[0][16] -attr @rip(#000000) read_datas[16] -pin COMM read_datas[16] -pin MEM_CTRL recv_data[16]
load net CORE|IDSUE_ALU[1][14] -attr @rip o_ALU_list[171] -attr @name IDSUE_ALU[1][14] -pin CORE|_alu_1 i_IDSUE_imm[7] -pin CORE|_idsue o_ALU_list[171]
load net CORE|IDSUE_ALU[0][95] -attr @rip o_ALU_list[95] -attr @name IDSUE_ALU[0][95] -pin CORE|_alu_0 i_IDSUE_d1[20] -pin CORE|_idsue o_ALU_list[95]
load net CORE|_rob|result[21] -attr @name result[21] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[21] -pin CORE|_rob|result_reg[31:0] Q[21]
load net CORE|_alu_0|d1_ready0 -attr @name d1_ready0 -pin CORE|_alu_0|d1_i__0 I1 -pin CORE|_alu_0|d1_ready0_i__0 O -pin CORE|_alu_0|d1_ready_i I1 -pin CORE|_alu_0|d1_ready_i__1 S
netloc CORE|_alu_0|d1_ready0 1 1 3 1730 1148 NJ N 2430
load net CORE|_rob|i_AM_list[9] -attr @rip(#000000) i_AM_list[9] -attr @name i_AM_list[9] -hierPin CORE|_rob i_AM_list[9] -pin CORE|_rob|excp0_i I[9] -pin CORE|_rob|pc0_i I[9] -pin CORE|_rob|rd0_i I[9] -pin CORE|_rob|result0_i I[9]
load net CORE|_rob|nw_i__0_n_0 -attr @rip(#000000) O[1] -attr @name nw_i__0_n_0 -pin CORE|_rob|nw_i__0 O[1] -pin CORE|_rob|nw_i__1 I1[1]
load net CORE|IDSUE_ALU[2][92] -attr @rip o_ALU_list[406] -attr @name IDSUE_ALU[2][92] -pin CORE|_alu_2 i_IDSUE_d1[17] -pin CORE|_idsue o_ALU_list[406]
load net CORE|_rob|nw_i__0_n_1 -attr @rip(#000000) O[0] -attr @name nw_i__0_n_1 -pin CORE|_rob|nw_i__0 O[0] -pin CORE|_rob|nw_i__1 I1[0]
load net CORE|IDSUE_ALU[0][17] -attr @rip o_ALU_list[17] -attr @name IDSUE_ALU[0][17] -pin CORE|_alu_0 i_IDSUE_imm[10] -pin CORE|_idsue o_ALU_list[17]
load net CORE|AM_ROB[3][43] -attr @rip o_ROB_newpc[4] -attr @name AM_ROB[3][43] -pin CORE|_mem o_ROB_newpc[4] -pin CORE|_rob i_AM_list[268]
load net CORE|addr[45] -attr @rip o_MC_addr[45] -attr @name addr[45] -hierPin CORE addr[45] -pin CORE|_mmu o_MC_addr[45]
load net CORE|_rob|pc1[0] -attr @rip(#000000) O[0] -attr @name pc1[0] -pin CORE|_rob|pc0_i S[0] -pin CORE|_rob|pc1_i O[0]
load net CORE|_rob|i_AM_list[261] -attr @rip(#000000) i_AM_list[261] -attr @name i_AM_list[261] -hierPin CORE|_rob i_AM_list[261] -pin CORE|_rob|excp0_i I[261] -pin CORE|_rob|pc0_i I[261] -pin CORE|_rob|rd0_i I[261] -pin CORE|_rob|result0_i I[261]
load net CORE|_alu_0|o_ROB_newpc[23] -attr @rip Q[23] -attr @name o_ROB_newpc[23] -hierPin CORE|_alu_0 o_ROB_newpc[23] -pin CORE|_alu_0|o_ROB_newpc_reg Q[23] -pin CORE|_alu_0|o_ROB_result_i__1 I2[23]
load net CORE|ID_IDSUE_pc[28] -attr @rip o_IDSUE_pc[28] -attr @name ID_IDSUE_pc[28] -pin CORE|_id o_IDSUE_pc[28] -pin CORE|_idsue i_ID_pc[28]
load net CORE|_mem|i_IDSUE_d2[2] -attr @rip i_IDSUE_d2[2] -attr @name i_IDSUE_d2[2] -hierPin CORE|_mem i_IDSUE_d2[2] -pin CORE|_mem|d2_i I0[2]
load net CORE|ROB_AM_udata[12] -attr @rip o_AM[12] -attr @name ROB_AM_udata[12] -pin CORE|_alu_0 i_ROB_udata[12] -pin CORE|_alu_1 i_ROB_udata[12] -pin CORE|_alu_2 i_ROB_udata[12] -pin CORE|_mem i_ROB_udata[12] -pin CORE|_rob o_AM[12]
load net CORE|_rob|i_AM_list[287] -attr @rip(#000000) i_AM_list[287] -attr @name i_AM_list[287] -hierPin CORE|_rob i_AM_list[287] -pin CORE|_rob|excp0_i I[287] -pin CORE|_rob|pc0_i I[287] -pin CORE|_rob|rd0_i I[287] -pin CORE|_rob|result0_i I[287]
load net COMM_read_data[0][11] -attr @rip(#000000) read_datas[11] -pin COMM read_datas[11] -pin MEM_CTRL recv_data[11]
load net CORE|_alu_0|o_ROB_result1_i__1_n_0 -attr @rip O[31] -attr @name o_ROB_result1_i__1_n_0 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[31] -pin CORE|_alu_0|o_ROB_result1_i__1 O[31]
load net CORE|ROB_AM_udata[2] -attr @rip o_AM[2] -attr @name ROB_AM_udata[2] -pin CORE|_alu_0 i_ROB_udata[2] -pin CORE|_alu_1 i_ROB_udata[2] -pin CORE|_alu_2 i_ROB_udata[2] -pin CORE|_mem i_ROB_udata[2] -pin CORE|_rob o_AM[2]
load net CORE|_rob|i_AM_list[151] -attr @rip(#000000) i_AM_list[151] -attr @name i_AM_list[151] -hierPin CORE|_rob i_AM_list[151] -pin CORE|_rob|excp0_i I[151] -pin CORE|_rob|pc0_i I[151] -pin CORE|_rob|rd0_i I[151] -pin CORE|_rob|result0_i I[151]
load net CORE|_alu_0|o_ROB_result1_i__1_n_1 -attr @rip O[30] -attr @name o_ROB_result1_i__1_n_1 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[30] -pin CORE|_alu_0|o_ROB_result1_i__1 O[30]
load net CORE|_alu_0|o_ROB_result1_i__1_n_2 -attr @rip O[29] -attr @name o_ROB_result1_i__1_n_2 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[29] -pin CORE|_alu_0|o_ROB_result1_i__1 O[29]
load net CORE|_alu_0|o_ROB_result1_i__1_n_3 -attr @rip O[28] -attr @name o_ROB_result1_i__1_n_3 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[28] -pin CORE|_alu_0|o_ROB_result1_i__1 O[28]
load net CORE|_alu_0|o_ROB_result1_i__1_n_4 -attr @rip O[27] -attr @name o_ROB_result1_i__1_n_4 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[27] -pin CORE|_alu_0|o_ROB_result1_i__1 O[27]
load net CORE|IDSUE_ALU[0][94] -attr @rip o_ALU_list[94] -attr @name IDSUE_ALU[0][94] -pin CORE|_alu_0 i_IDSUE_d1[19] -pin CORE|_idsue o_ALU_list[94]
load net CORE|_alu_0|o_ROB_result1_i__1_n_5 -attr @rip O[26] -attr @name o_ROB_result1_i__1_n_5 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[26] -pin CORE|_alu_0|o_ROB_result1_i__1 O[26]
load net CORE|_rob|o_PCREG_newpc[1] -attr @rip(#000000) 1 -attr @name o_PCREG_newpc[1] -hierPin CORE|_rob o_PCREG_newpc[1] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[1]
load net CORE|MEM_MMU_wdata[18] -attr @rip o_MMU_wdata[18] -attr @name MEM_MMU_wdata[18] -pin CORE|_mem o_MMU_wdata[18] -pin CORE|_mmu i_MEM_wdata[18]
load net CORE|IDSUE_ALU[1][15] -attr @rip o_ALU_list[172] -attr @name IDSUE_ALU[1][15] -pin CORE|_alu_1 i_IDSUE_imm[8] -pin CORE|_idsue o_ALU_list[172]
load net CORE|_alu_0|o_ROB_result1_i__1_n_6 -attr @rip O[25] -attr @name o_ROB_result1_i__1_n_6 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[25] -pin CORE|_alu_0|o_ROB_result1_i__1 O[25]
load net CORE|AM_ROB[1][11] -attr @rip o_ROB_result[4] -attr @name AM_ROB[1][11] -pin CORE|_alu_1 o_ROB_result[4] -pin CORE|_rob i_AM_list[86]
load net CORE|_mem|o_MMU_waddr[26] -attr @rip Q[26] -attr @name o_MMU_waddr[26] -hierPin CORE|_mem o_MMU_waddr[26] -pin CORE|_mem|o_MMU_waddr_reg Q[26]
load net CORE|_alu_0|o_ROB_result1_i__1_n_7 -attr @rip O[24] -attr @name o_ROB_result1_i__1_n_7 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[24] -pin CORE|_alu_0|o_ROB_result1_i__1 O[24]
load net CORE|IDSUE_ALU[0][14] -attr @rip o_ALU_list[14] -attr @name IDSUE_ALU[0][14] -pin CORE|_alu_0 i_IDSUE_imm[7] -pin CORE|_idsue o_ALU_list[14]
load net CORE|read_data[6] -attr @rip read_data[6] -attr @name read_data[6] -hierPin CORE read_data[6] -pin CORE|_mmu i_MC_read_data[6]
load net CORE|_rob|result[22] -attr @name result[22] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[22] -pin CORE|_rob|result_reg[31:0] Q[22]
load net CORE|_alu_0|o_ROB_result1_i__1_n_8 -attr @rip O[23] -attr @name o_ROB_result1_i__1_n_8 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[23] -pin CORE|_alu_0|o_ROB_result1_i__1 O[23]
load net CORE|_alu_0|o_ROB_result1_i__1_n_9 -attr @rip O[22] -attr @name o_ROB_result1_i__1_n_9 -pin CORE|_alu_0|o_ROB_result0_i__7 I1[22] -pin CORE|_alu_0|o_ROB_result1_i__1 O[22]
load net CORE|_alu_0|i_IDSUE_d2[28] -attr @rip i_IDSUE_d2[28] -attr @name i_IDSUE_d2[28] -hierPin CORE|_alu_0 i_IDSUE_d2[28] -pin CORE|_alu_0|d2_i I0[28]
load net CORE|_rob|i_AM_list[119] -attr @rip(#000000) i_AM_list[119] -attr @name i_AM_list[119] -hierPin CORE|_rob i_AM_list[119] -pin CORE|_rob|excp0_i I[119] -pin CORE|_rob|pc0_i I[119] -pin CORE|_rob|rd0_i I[119] -pin CORE|_rob|result0_i I[119]
load net CORE|_rob|o_IDSUE_wdata[28] -attr @rip(#000000) 28 -attr @name o_IDSUE_wdata[28] -hierPin CORE|_rob o_IDSUE_wdata[28] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[28]
load net MEM_write_data[26] -attr @rip(#000000) write_data[26] -pin CORE write_data[26] -pin MEM_CTRL write_data_[26]
load net CORE|_alu_0|o_ROB_result0_i__10_n_30 -attr @rip O[1] -attr @name o_ROB_result0_i__10_n_30 -pin CORE|_alu_0|o_ROB_result0_i__10 O[1] -pin CORE|_alu_0|o_ROB_result_i__0 I3[1]
load net CORE|_alu_0|o_ROB_result0_i__10_n_31 -attr @rip O[0] -attr @name o_ROB_result0_i__10_n_31 -pin CORE|_alu_0|o_ROB_result0_i__10 O[0] -pin CORE|_alu_0|o_ROB_result_i__0 I3[0]
load net CORE|_rob|i_AM_list[262] -attr @rip(#000000) i_AM_list[262] -attr @name i_AM_list[262] -hierPin CORE|_rob i_AM_list[262] -pin CORE|_rob|excp0_i I[262] -pin CORE|_rob|pc0_i I[262] -pin CORE|_rob|rd0_i I[262] -pin CORE|_rob|result0_i I[262]
load net CORE|AM_ROB[3][46] -attr @rip o_ROB_newpc[7] -attr @name AM_ROB[3][46] -pin CORE|_mem o_ROB_newpc[7] -pin CORE|_rob i_AM_list[271]
load net CORE|addr[48] -attr @rip o_MC_addr[48] -attr @name addr[48] -hierPin CORE addr[48] -pin CORE|_mmu o_MC_addr[48]
load net MEM_addr[0] -attr @rip(#000000) addr[0] -pin CORE addr[0] -pin MEM_CTRL addr_[0]
load net COMM_read_data[0][10] -attr @rip(#000000) read_datas[10] -pin COMM read_datas[10] -pin MEM_CTRL recv_data[10]
load net CORE|IDSUE_ALU[2][99] -attr @rip o_ALU_list[413] -attr @name IDSUE_ALU[2][99] -pin CORE|_alu_2 i_IDSUE_d1[24] -pin CORE|_idsue o_ALU_list[413]
load net CORE|_rob|pc1[3] -attr @rip(#000000) O[3] -attr @name pc1[3] -pin CORE|_rob|pc0_i S[3] -pin CORE|_rob|pc1_i O[3]
load net CORE|ROB_AM_udata[3] -attr @rip o_AM[3] -attr @name ROB_AM_udata[3] -pin CORE|_alu_0 i_ROB_udata[3] -pin CORE|_alu_1 i_ROB_udata[3] -pin CORE|_alu_2 i_ROB_udata[3] -pin CORE|_mem i_ROB_udata[3] -pin CORE|_rob o_AM[3]
load net CORE|ROB_AM_udata[17] -attr @rip o_AM[17] -attr @name ROB_AM_udata[17] -pin CORE|_alu_0 i_ROB_udata[17] -pin CORE|_alu_1 i_ROB_udata[17] -pin CORE|_alu_2 i_ROB_udata[17] -pin CORE|_mem i_ROB_udata[17] -pin CORE|_rob o_AM[17]
load net CORE|_rob|i_AM_list[146] -attr @rip(#000000) i_AM_list[146] -attr @name i_AM_list[146] -hierPin CORE|_rob i_AM_list[146] -pin CORE|_rob|excp0_i I[146] -pin CORE|_rob|nw1_i I1[0] -pin CORE|_rob|pc0_i I[146] -pin CORE|_rob|rd0_i I[146] -pin CORE|_rob|result0_i I[146]
load net CORE|_rob|cnt0[0] -attr @rip(#000000) O[0] -attr @name cnt0[0] -pin CORE|_rob|cnt0_i O[0] -pin CORE|_rob|cnt_reg[3:0] D[0]
load net CORE|IF_IFID_inst[18] -attr @rip o_IFID_inst[18] -attr @name IF_IFID_inst[18] -pin CORE|_if o_IFID_inst[18] -pin CORE|_ifid i_IF_inst[18]
load net CORE|AM_ROB[1][10] -attr @rip o_ROB_result[3] -attr @name AM_ROB[1][10] -pin CORE|_alu_1 o_ROB_result[3] -pin CORE|_rob i_AM_list[85]
load net CORE|_rob|i_AM_list[106] -attr @rip(#000000) i_AM_list[106] -attr @name i_AM_list[106] -hierPin CORE|_rob i_AM_list[106] -pin CORE|_rob|excp0_i I[106] -pin CORE|_rob|pc0_i I[106] -pin CORE|_rob|rd0_i I[106] -pin CORE|_rob|result0_i I[106]
load net CORE|read_data[5] -attr @rip read_data[5] -attr @name read_data[5] -hierPin CORE read_data[5] -pin CORE|_mmu i_MC_read_data[5]
load net CORE|_rob|o_PCREG_newpc[2] -attr @rip(#000000) 2 -attr @name o_PCREG_newpc[2] -hierPin CORE|_rob o_PCREG_newpc[2] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[2]
load net CORE|MEM_MMU_wdata[19] -attr @rip o_MMU_wdata[19] -attr @name MEM_MMU_wdata[19] -pin CORE|_mem o_MMU_wdata[19] -pin CORE|_mmu i_MEM_wdata[19]
load net CORE|IDSUE_ALU[1][16] -attr @rip o_ALU_list[173] -attr @name IDSUE_ALU[1][16] -pin CORE|_alu_1 i_IDSUE_imm[9] -pin CORE|_idsue o_ALU_list[173]
load net CORE|IDSUE_IFID_wait -attr @name IDSUE_IFID_wait -pin CORE|_idsue o_IFID_wait -pin CORE|_ifid i_IDSUE_wait
netloc CORE|IDSUE_IFID_wait 1 0 4 1240 6198 6080J 2906 11500J 1338 12320
load net CORE|_mem|o_MMU_waddr[27] -attr @rip Q[27] -attr @name o_MMU_waddr[27] -hierPin CORE|_mem o_MMU_waddr[27] -pin CORE|_mem|o_MMU_waddr_reg Q[27]
load net CORE|IDSUE_ALU[0][15] -attr @rip o_ALU_list[15] -attr @name IDSUE_ALU[0][15] -pin CORE|_alu_0 i_IDSUE_imm[8] -pin CORE|_idsue o_ALU_list[15]
load net CORE|_alu_0|i_IDSUE_d2[27] -attr @rip i_IDSUE_d2[27] -attr @name i_IDSUE_d2[27] -hierPin CORE|_alu_0 i_IDSUE_d2[27] -pin CORE|_alu_0|d2_i I0[27]
load net CORE|_alu_0|o_ROB_newpc0_i_n_0 -attr @rip O[31] -attr @name o_ROB_newpc0_i_n_0 -pin CORE|_alu_0|o_ROB_newpc0_i O[31] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[31] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[31] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[31] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[31] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[31] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[31] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[31] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[31]
load net CORE|_alu_0|o_ROB_newpc0_i_n_1 -attr @rip O[30] -attr @name o_ROB_newpc0_i_n_1 -pin CORE|_alu_0|o_ROB_newpc0_i O[30] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[30] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[30] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[30] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[30] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[30] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[30] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[30] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[30]
load net MEM_write_data[25] -attr @rip(#000000) write_data[25] -pin CORE write_data[25] -pin MEM_CTRL write_data_[25]
load net CORE|_alu_0|o_ROB_result0_i__10_n_20 -attr @rip O[11] -attr @name o_ROB_result0_i__10_n_20 -pin CORE|_alu_0|o_ROB_result0_i__10 O[11] -pin CORE|_alu_0|o_ROB_result_i__0 I3[11]
load net CORE|_alu_0|o_ROB_newpc0_i_n_2 -attr @rip O[29] -attr @name o_ROB_newpc0_i_n_2 -pin CORE|_alu_0|o_ROB_newpc0_i O[29] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[29] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[29] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[29] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[29] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[29] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[29] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[29] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[29]
load net CORE|_alu_0|o_ROB_result0_i__10_n_21 -attr @rip O[10] -attr @name o_ROB_result0_i__10_n_21 -pin CORE|_alu_0|o_ROB_result0_i__10 O[10] -pin CORE|_alu_0|o_ROB_result_i__0 I3[10]
load net CORE|AM_ROB[3][45] -attr @rip o_ROB_newpc[6] -attr @name AM_ROB[3][45] -pin CORE|_mem o_ROB_newpc[6] -pin CORE|_rob i_AM_list[270]
load net CORE|_alu_0|o_ROB_newpc0_i_n_3 -attr @rip O[28] -attr @name o_ROB_newpc0_i_n_3 -pin CORE|_alu_0|o_ROB_newpc0_i O[28] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[28] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[28] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[28] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[28] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[28] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[28] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[28] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[28]
load net CORE|_rob|o_IDSUE_wdata[29] -attr @rip(#000000) 29 -attr @name o_IDSUE_wdata[29] -hierPin CORE|_rob o_IDSUE_wdata[29] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] Q[29]
load net CORE|_mem|i_IDSUE_d2[0] -attr @rip i_IDSUE_d2[0] -attr @name i_IDSUE_d2[0] -hierPin CORE|_mem i_IDSUE_d2[0] -pin CORE|_mem|d2_i I0[0]
load net CORE|_alu_0|o_ROB_result0_i__10_n_22 -attr @rip O[9] -attr @name o_ROB_result0_i__10_n_22 -pin CORE|_alu_0|o_ROB_result0_i__10 O[9] -pin CORE|_alu_0|o_ROB_result_i__0 I3[9]
load net CORE|addr[47] -attr @rip o_MC_addr[47] -attr @name addr[47] -hierPin CORE addr[47] -pin CORE|_mmu o_MC_addr[47]
load net CORE|_alu_0|o_ROB_newpc0_i_n_4 -attr @rip O[27] -attr @name o_ROB_newpc0_i_n_4 -pin CORE|_alu_0|o_ROB_newpc0_i O[27] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[27] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[27] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[27] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[27] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[27] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[27] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[27] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[27]
load net CORE|IDSUE_ALU[2][98] -attr @rip o_ALU_list[412] -attr @name IDSUE_ALU[2][98] -pin CORE|_alu_2 i_IDSUE_d1[23] -pin CORE|_idsue o_ALU_list[412]
load net CORE|_rob|pc1[2] -attr @rip(#000000) O[2] -attr @name pc1[2] -pin CORE|_rob|pc0_i S[2] -pin CORE|_rob|pc1_i O[2]
load net CORE|_alu_0|o_ROB_result0_i__10_n_23 -attr @rip O[8] -attr @name o_ROB_result0_i__10_n_23 -pin CORE|_alu_0|o_ROB_result0_i__10 O[8] -pin CORE|_alu_0|o_ROB_result_i__0 I3[8]
load net CORE|_alu_0|o_ROB_newpc0_i_n_5 -attr @rip O[26] -attr @name o_ROB_newpc0_i_n_5 -pin CORE|_alu_0|o_ROB_newpc0_i O[26] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[26] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[26] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[26] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[26] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[26] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[26] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[26] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[26]
load net CORE|_alu_0|o_ROB_result0_i__10_n_24 -attr @rip O[7] -attr @name o_ROB_result0_i__10_n_24 -pin CORE|_alu_0|o_ROB_result0_i__10 O[7] -pin CORE|_alu_0|o_ROB_result_i__0 I3[7]
load net MEM_addr[1] -attr @rip(#000000) addr[1] -pin CORE addr[1] -pin MEM_CTRL addr_[1]
load net CORE|_alu_0|o_ROB_newpc0_i_n_6 -attr @rip O[25] -attr @name o_ROB_newpc0_i_n_6 -pin CORE|_alu_0|o_ROB_newpc0_i O[25] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[25] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[25] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[25] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[25] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[25] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[25] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[25] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[25]
load net CORE|_alu_0|o_ROB_result0_i__10_n_25 -attr @rip O[6] -attr @name o_ROB_result0_i__10_n_25 -pin CORE|_alu_0|o_ROB_result0_i__10 O[6] -pin CORE|_alu_0|o_ROB_result_i__0 I3[6]
load net CORE|_alu_0|o_ROB_newpc0_i_n_7 -attr @rip O[24] -attr @name o_ROB_newpc0_i_n_7 -pin CORE|_alu_0|o_ROB_newpc0_i O[24] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[24] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[24] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[24] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[24] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[24] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[24] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[24] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[24]
load net CORE|read_data[30] -attr @rip read_data[30] -attr @name read_data[30] -hierPin CORE read_data[30] -pin CORE|_mmu i_MC_read_data[30]
load net CORE|_alu_0|o_ROB_result0_i__10_n_26 -attr @rip O[5] -attr @name o_ROB_result0_i__10_n_26 -pin CORE|_alu_0|o_ROB_result0_i__10 O[5] -pin CORE|_alu_0|o_ROB_result_i__0 I3[5]
load net CORE|_rob|i_AM_list[289] -attr @rip(#000000) i_AM_list[289] -attr @name i_AM_list[289] -hierPin CORE|_rob i_AM_list[289] -pin CORE|_rob|excp0_i I[289] -pin CORE|_rob|pc0_i I[289] -pin CORE|_rob|rd0_i I[289] -pin CORE|_rob|result0_i I[289]
load net COMM_read_data[0][13] -attr @rip(#000000) read_datas[13] -pin COMM read_datas[13] -pin MEM_CTRL recv_data[13]
load net CORE|_alu_0|o_ROB_newpc0_i_n_8 -attr @rip O[23] -attr @name o_ROB_newpc0_i_n_8 -pin CORE|_alu_0|o_ROB_newpc0_i O[23] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[23] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[23] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[23] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[23] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[23] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[23] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[23] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[23]
load net CORE|_alu_0|o_ROB_result0_i__10_n_27 -attr @rip O[4] -attr @name o_ROB_result0_i__10_n_27 -pin CORE|_alu_0|o_ROB_result0_i__10 O[4] -pin CORE|_alu_0|o_ROB_result_i__0 I3[4]
load net CORE|_alu_0|o_ROB_newpc0_i_n_9 -attr @rip O[22] -attr @name o_ROB_newpc0_i_n_9 -pin CORE|_alu_0|o_ROB_newpc0_i O[22] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[22] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[22] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[22] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[22] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[22] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[22] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[22] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[22]
load net CORE|_alu_0|o_ROB_result0_i__10_n_28 -attr @rip O[3] -attr @name o_ROB_result0_i__10_n_28 -pin CORE|_alu_0|o_ROB_result0_i__10 O[3] -pin CORE|_alu_0|o_ROB_result_i__0 I3[3]
load net CORE|_rob|result[10] -attr @name result[10] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[10] -pin CORE|_rob|result_reg[31:0] Q[10]
load net CORE|_alu_0|o_ROB_result0_i__10_n_29 -attr @rip O[2] -attr @name o_ROB_result0_i__10_n_29 -pin CORE|_alu_0|o_ROB_result0_i__10 O[2] -pin CORE|_alu_0|o_ROB_result_i__0 I3[2]
load net CORE|ROB_AM_udata[18] -attr @rip o_AM[18] -attr @name ROB_AM_udata[18] -pin CORE|_alu_0 i_ROB_udata[18] -pin CORE|_alu_1 i_ROB_udata[18] -pin CORE|_alu_2 i_ROB_udata[18] -pin CORE|_mem i_ROB_udata[18] -pin CORE|_rob o_AM[18]
load net CORE|_rob|i_AM_list[147] -attr @rip(#000000) i_AM_list[147] -attr @name i_AM_list[147] -hierPin CORE|_rob i_AM_list[147] -pin CORE|_rob|excp0_i I[147] -pin CORE|_rob|nw1_i I1[1] -pin CORE|_rob|pc0_i I[147] -pin CORE|_rob|rd0_i I[147] -pin CORE|_rob|result0_i I[147]
load net CORE|AM_ROB[3][70] -attr @rip o_ROB_newpc[31] -attr @name AM_ROB[3][70] -pin CORE|_mem o_ROB_newpc[31] -pin CORE|_rob i_AM_list[295]
load net CORE|IF_IFID_inst[19] -attr @rip o_IFID_inst[19] -attr @name IF_IFID_inst[19] -pin CORE|_if o_IFID_inst[19] -pin CORE|_ifid i_IF_inst[19]
load net CORE|ROB_AM_udata[8] -attr @rip o_AM[8] -attr @name ROB_AM_udata[8] -pin CORE|_alu_0 i_ROB_udata[8] -pin CORE|_alu_1 i_ROB_udata[8] -pin CORE|_alu_2 i_ROB_udata[8] -pin CORE|_mem i_ROB_udata[8] -pin CORE|_rob o_AM[8]
load net CORE|_rob|i_AM_list[107] -attr @rip(#000000) i_AM_list[107] -attr @name i_AM_list[107] -hierPin CORE|_rob i_AM_list[107] -pin CORE|_rob|excp0_i I[107] -pin CORE|_rob|pc0_i I[107] -pin CORE|_rob|rd0_i I[107] -pin CORE|_rob|result0_i I[107]
load net CORE|_mem|o_MMU_waddr[28] -attr @rip Q[28] -attr @name o_MMU_waddr[28] -hierPin CORE|_mem o_MMU_waddr[28] -pin CORE|_mem|o_MMU_waddr_reg Q[28]
load net CORE|_alu_0|o_ROB_result0_i__10_n_10 -attr @rip O[21] -attr @name o_ROB_result0_i__10_n_10 -pin CORE|_alu_0|o_ROB_result0_i__10 O[21] -pin CORE|_alu_0|o_ROB_result_i__0 I3[21]
load net CORE|_rob|i_AM_list[27] -attr @rip(#000000) i_AM_list[27] -attr @name i_AM_list[27] -hierPin CORE|_rob i_AM_list[27] -pin CORE|_rob|excp0_i I[27] -pin CORE|_rob|pc0_i I[27] -pin CORE|_rob|rd0_i I[27] -pin CORE|_rob|result0_i I[27]
load net CORE|_alu_0|o_ROB_result0_i__10_n_11 -attr @rip O[20] -attr @name o_ROB_result0_i__10_n_11 -pin CORE|_alu_0|o_ROB_result0_i__10 O[20] -pin CORE|_alu_0|o_ROB_result_i__0 I3[20]
load net CORE|_alu_0|o_ROB_result0_i__10_n_12 -attr @rip O[19] -attr @name o_ROB_result0_i__10_n_12 -pin CORE|_alu_0|o_ROB_result0_i__10 O[19] -pin CORE|_alu_0|o_ROB_result_i__0 I3[19]
load net CORE|IDSUE_ALU[2][97] -attr @rip o_ALU_list[411] -attr @name IDSUE_ALU[2][97] -pin CORE|_alu_2 i_IDSUE_d1[22] -pin CORE|_idsue o_ALU_list[411]
load net CORE|_alu_0|o_ROB_result0_i__10_n_13 -attr @rip O[18] -attr @name o_ROB_result0_i__10_n_13 -pin CORE|_alu_0|o_ROB_result0_i__10 O[18] -pin CORE|_alu_0|o_ROB_result_i__0 I3[18]
load net MEM_write_data[28] -attr @rip(#000000) write_data[28] -pin CORE write_data[28] -pin MEM_CTRL write_data_[28]
load net CORE|_alu_0|o_ROB_result0_i__10_n_14 -attr @rip O[17] -attr @name o_ROB_result0_i__10_n_14 -pin CORE|_alu_0|o_ROB_result0_i__10 O[17] -pin CORE|_alu_0|o_ROB_result_i__0 I3[17]
load net CORE|_alu_0|o_ROB_result0_i__10_n_15 -attr @rip O[16] -attr @name o_ROB_result0_i__10_n_15 -pin CORE|_alu_0|o_ROB_result0_i__10 O[16] -pin CORE|_alu_0|o_ROB_result_i__0 I3[16]
load net CORE|AM_ROB[3][48] -attr @rip o_ROB_newpc[9] -attr @name AM_ROB[3][48] -pin CORE|_mem o_ROB_newpc[9] -pin CORE|_rob i_AM_list[273]
load net CORE|_alu_0|o_ROB_result0_i__10_n_16 -attr @rip O[15] -attr @name o_ROB_result0_i__10_n_16 -pin CORE|_alu_0|o_ROB_result0_i__10 O[15] -pin CORE|_alu_0|o_ROB_result_i__0 I3[15]
load net MEM_addr[2] -attr @rip(#000000) addr[2] -pin CORE addr[2] -pin MEM_CTRL addr_[2]
load net COMM_read_data[0][12] -attr @rip(#000000) read_datas[12] -pin COMM read_datas[12] -pin MEM_CTRL recv_data[12]
load net CORE|IDSUE_ALU[1][10] -attr @rip o_ALU_list[167] -attr @name IDSUE_ALU[1][10] -pin CORE|_alu_1 i_IDSUE_imm[3] -pin CORE|_idsue o_ALU_list[167]
load net CORE|_rob|pc1[5] -attr @rip(#000000) O[5] -attr @name pc1[5] -pin CORE|_rob|pc0_i S[5] -pin CORE|_rob|pc1_i O[5]
load net CORE|_alu_0|o_ROB_result0_i__10_n_17 -attr @rip O[14] -attr @name o_ROB_result0_i__10_n_17 -pin CORE|_alu_0|o_ROB_result0_i__10 O[14] -pin CORE|_alu_0|o_ROB_result_i__0 I3[14]
load net CORE|read_data[31] -attr @rip read_data[31] -attr @name read_data[31] -hierPin CORE read_data[31] -pin CORE|_mmu i_MC_read_data[31]
load net CORE|ROB_AM_udata[15] -attr @rip o_AM[15] -attr @name ROB_AM_udata[15] -pin CORE|_alu_0 i_ROB_udata[15] -pin CORE|_alu_1 i_ROB_udata[15] -pin CORE|_alu_2 i_ROB_udata[15] -pin CORE|_mem i_ROB_udata[15] -pin CORE|_rob o_AM[15]
load net CORE|_rob|i_AM_list[144] -attr @rip(#000000) i_AM_list[144] -attr @name i_AM_list[144] -hierPin CORE|_rob i_AM_list[144] -pin CORE|_rob|excp0_i I[144] -pin CORE|_rob|pc0_i I[144] -pin CORE|_rob|rd0_i I[144] -pin CORE|_rob|result0_i I[144]
load net CORE|_alu_0|o_ROB_result0_i__10_n_18 -attr @rip O[13] -attr @name o_ROB_result0_i__10_n_18 -pin CORE|_alu_0|o_ROB_result0_i__10 O[13] -pin CORE|_alu_0|o_ROB_result_i__0 I3[13]
load net CORE|_rob|i_AM_list[60] -attr @rip(#000000) i_AM_list[60] -attr @name i_AM_list[60] -hierPin CORE|_rob i_AM_list[60] -pin CORE|_rob|excp0_i I[60] -pin CORE|_rob|pc0_i I[60] -pin CORE|_rob|rd0_i I[60] -pin CORE|_rob|result0_i I[60]
load net CORE|_rob|i_AM_list[104] -attr @rip(#000000) i_AM_list[104] -attr @name i_AM_list[104] -hierPin CORE|_rob i_AM_list[104] -pin CORE|_rob|excp0_i I[104] -pin CORE|_rob|pc0_i I[104] -pin CORE|_rob|rd0_i I[104] -pin CORE|_rob|result0_i I[104]
load net CORE|_alu_0|o_ROB_result0_i__10_n_19 -attr @rip O[12] -attr @name o_ROB_result0_i__10_n_19 -pin CORE|_alu_0|o_ROB_result0_i__10 O[12] -pin CORE|_alu_0|o_ROB_result_i__0 I3[12]
load net CORE|_alu_0|i_ROB_udata[29] -attr @rip i_ROB_udata[29] -attr @name i_ROB_udata[29] -hierPin CORE|_alu_0 i_ROB_udata[29] -pin CORE|_alu_0|d1_i I1[29] -pin CORE|_alu_0|d2_i I1[29]
load net CORE|_rob|o_PCREG_newpc[0] -attr @rip(#000000) 0 -attr @name o_PCREG_newpc[0] -hierPin CORE|_rob o_PCREG_newpc[0] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[0]
load net CORE|_rob|result[11] -attr @name result[11] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[11] -pin CORE|_rob|result_reg[31:0] Q[11]
load net CORE|AM_ROB[3][71] -attr @rip o_ROB_cnt[0] -attr @name AM_ROB[3][71] -pin CORE|_mem o_ROB_cnt[0] -pin CORE|_rob i_AM_list[296]
load net CORE|ROB_AM_udata[9] -attr @rip o_AM[9] -attr @name ROB_AM_udata[9] -pin CORE|_alu_0 i_ROB_udata[9] -pin CORE|_alu_1 i_ROB_udata[9] -pin CORE|_alu_2 i_ROB_udata[9] -pin CORE|_mem i_ROB_udata[9] -pin CORE|_rob o_AM[9]
load net CORE|_alu_0|o_ROB_result1[20] -attr @rip O[20] -attr @name o_ROB_result1[20] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[20] -pin CORE|_alu_0|o_ROB_result1_i O[20]
load net CORE|MEM_MMU_wdata[29] -attr @rip o_MMU_wdata[29] -attr @name MEM_MMU_wdata[29] -pin CORE|_mem o_MMU_wdata[29] -pin CORE|_mmu i_MEM_wdata[29]
load net CORE|_mem|o_MMU_waddr[29] -attr @rip Q[29] -attr @name o_MMU_waddr[29] -hierPin CORE|_mem o_MMU_waddr[29] -pin CORE|_mem|o_MMU_waddr_reg Q[29]
load net CORE|IDSUE_ALU[0][99] -attr @rip o_ALU_list[99] -attr @name IDSUE_ALU[0][99] -pin CORE|_alu_0 i_IDSUE_d1[24] -pin CORE|_idsue o_ALU_list[99]
load net CORE|_alu_0|i_IDSUE_d2[29] -attr @rip i_IDSUE_d2[29] -attr @name i_IDSUE_d2[29] -hierPin CORE|_alu_0 i_IDSUE_d2[29] -pin CORE|_alu_0|d2_i I0[29]
load net CORE|_rob|i_AM_list[251] -attr @rip(#000000) i_AM_list[251] -attr @name i_AM_list[251] -hierPin CORE|_rob i_AM_list[251] -pin CORE|_rob|excp0_i I[251] -pin CORE|_rob|pc0_i I[251] -pin CORE|_rob|rd0_i I[251] -pin CORE|_rob|result0_i I[251]
load net CORE|_rob|i_AM_list[28] -attr @rip(#000000) i_AM_list[28] -attr @name i_AM_list[28] -hierPin CORE|_rob i_AM_list[28] -pin CORE|_rob|excp0_i I[28] -pin CORE|_rob|pc0_i I[28] -pin CORE|_rob|rd0_i I[28] -pin CORE|_rob|result0_i I[28]
load net CORE|IDSUE_ALU[2][96] -attr @rip o_ALU_list[410] -attr @name IDSUE_ALU[2][96] -pin CORE|_alu_2 i_IDSUE_d1[21] -pin CORE|_idsue o_ALU_list[410]
load net MEM_write_data[27] -attr @rip(#000000) write_data[27] -pin CORE write_data[27] -pin MEM_CTRL write_data_[27]
load net CORE|AM_ROB[3][47] -attr @rip o_ROB_newpc[8] -attr @name AM_ROB[3][47] -pin CORE|_mem o_ROB_newpc[8] -pin CORE|_rob i_AM_list[272]
load net CORE|addr[49] -attr @rip o_MC_addr[49] -attr @name addr[49] -hierPin CORE addr[49] -pin CORE|_mmu o_MC_addr[49]
load net CORE|_rob|pc1[4] -attr @rip(#000000) O[4] -attr @name pc1[4] -pin CORE|_rob|pc0_i S[4] -pin CORE|_rob|pc1_i O[4]
load net MEM_addr[3] -attr @rip(#000000) addr[3] -pin CORE addr[3] -pin MEM_CTRL addr_[3]
load net CORE|IDSUE_ALU[1][11] -attr @rip o_ALU_list[168] -attr @name IDSUE_ALU[1][11] -pin CORE|_alu_1 i_IDSUE_imm[4] -pin CORE|_idsue o_ALU_list[168]
load net CORE|read_data[32] -attr @rip read_data[32] -attr @name read_data[32] -hierPin CORE read_data[32] -pin CORE|_mmu i_MC_read_data[32]
load net CORE|ROB_AM_udata[16] -attr @rip o_AM[16] -attr @name ROB_AM_udata[16] -pin CORE|_alu_0 i_ROB_udata[16] -pin CORE|_alu_1 i_ROB_udata[16] -pin CORE|_alu_2 i_ROB_udata[16] -pin CORE|_mem i_ROB_udata[16] -pin CORE|_rob o_AM[16]
load net CORE|_rob|i_AM_list[145] -attr @rip(#000000) i_AM_list[145] -attr @name i_AM_list[145] -hierPin CORE|_rob i_AM_list[145] -pin CORE|_rob|excp0_i I[145] -pin CORE|_rob|pc0_i I[145] -pin CORE|_rob|rd0_i I[145] -pin CORE|_rob|result0_i I[145]
load net CORE|_rob|i_AM_list[61] -attr @rip(#000000) i_AM_list[61] -attr @name i_AM_list[61] -hierPin CORE|_rob i_AM_list[61] -pin CORE|_rob|excp0_i I[61] -pin CORE|_rob|pc0_i I[61] -pin CORE|_rob|rd0_i I[61] -pin CORE|_rob|result0_i I[61]
load net CORE|ROB_AM_udata[6] -attr @rip o_AM[6] -attr @name ROB_AM_udata[6] -pin CORE|_alu_0 i_ROB_udata[6] -pin CORE|_alu_1 i_ROB_udata[6] -pin CORE|_alu_2 i_ROB_udata[6] -pin CORE|_mem i_ROB_udata[6] -pin CORE|_rob o_AM[6]
load net CORE|_rob|i_AM_list[105] -attr @rip(#000000) i_AM_list[105] -attr @name i_AM_list[105] -hierPin CORE|_rob i_AM_list[105] -pin CORE|_rob|excp0_i I[105] -pin CORE|_rob|pc0_i I[105] -pin CORE|_rob|rd0_i I[105] -pin CORE|_rob|result0_i I[105]
load net CORE|_alu_0|i_IDSUE_d2[24] -attr @rip i_IDSUE_d2[24] -attr @name i_IDSUE_d2[24] -hierPin CORE|_alu_0 i_IDSUE_d2[24] -pin CORE|_alu_0|d2_i I0[24]
load net CORE|_alu_0|o_ROB_newpc0_i_n_20 -attr @rip O[11] -attr @name o_ROB_newpc0_i_n_20 -pin CORE|_alu_0|o_ROB_newpc0_i O[11] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[11] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[11] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[11] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[11] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[11] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[11] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[11] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[11]
load net CORE|_alu_0|o_ROB_newpc0_i_n_21 -attr @rip O[10] -attr @name o_ROB_newpc0_i_n_21 -pin CORE|_alu_0|o_ROB_newpc0_i O[10] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[10] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[10] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[10] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[10] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[10] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[10] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[10] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[10]
load net CORE|_alu_0|o_ROB_result1[21] -attr @rip O[21] -attr @name o_ROB_result1[21] -pin CORE|_alu_0|o_ROB_result0_i__6 I1[21] -pin CORE|_alu_0|o_ROB_result1_i O[21]
load net MEM_write_data[22] -attr @rip(#000000) write_data[22] -pin CORE write_data[22] -pin MEM_CTRL write_data_[22]
load net CORE|_alu_0|o_ROB_newpc0_i_n_22 -attr @rip O[9] -attr @name o_ROB_newpc0_i_n_22 -pin CORE|_alu_0|o_ROB_newpc0_i O[9] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[9] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[9] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[9] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[9] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[9] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[9] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[9] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[9]
load net CORE|IDSUE_ALU[0][98] -attr @rip o_ALU_list[98] -attr @name IDSUE_ALU[0][98] -pin CORE|_alu_0 i_IDSUE_d1[23] -pin CORE|_idsue o_ALU_list[98]
load net CORE|_rob|o_PCREG_newpc[5] -attr @rip(#000000) 5 -attr @name o_PCREG_newpc[5] -hierPin CORE|_rob o_PCREG_newpc[5] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[5]
load net CORE|_alu_0|o_ROB_newpc0_i_n_23 -attr @rip O[8] -attr @name o_ROB_newpc0_i_n_23 -pin CORE|_alu_0|o_ROB_newpc0_i O[8] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[8] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[8] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[8] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[8] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[8] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[8] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[8] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[8]
load net CORE|_rob|i_AM_list[250] -attr @rip(#000000) i_AM_list[250] -attr @name i_AM_list[250] -hierPin CORE|_rob i_AM_list[250] -pin CORE|_rob|excp0_i I[250] -pin CORE|_rob|pc0_i I[250] -pin CORE|_rob|rd0_i I[250] -pin CORE|_rob|result0_i I[250]
load net COMM_read_data[0][49] -attr @rip(#000000) read_datas[49] -pin COMM read_datas[49] -pin MEM_CTRL recv_data[49]
load net CORE|_alu_0|o_ROB_newpc0_i_n_24 -attr @rip O[7] -attr @name o_ROB_newpc0_i_n_24 -pin CORE|_alu_0|o_ROB_newpc0_i O[7] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[7] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[7] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[7] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[7] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[7] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[7] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[7] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[7]
load net CORE|IDSUE_ALU[0][18] -attr @rip o_ALU_list[18] -attr @name IDSUE_ALU[0][18] -pin CORE|_alu_0 i_IDSUE_imm[11] -pin CORE|_idsue o_ALU_list[18]
load net CORE|_alu_0|o_ROB_newpc0_i_n_25 -attr @rip O[6] -attr @name o_ROB_newpc0_i_n_25 -pin CORE|_alu_0|o_ROB_newpc0_i O[6] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[6] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[6] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[6] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[6] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[6] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[6] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[6] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[6]
load net CORE|_alu_0|o_ROB_newpc0_i_n_26 -attr @rip O[5] -attr @name o_ROB_newpc0_i_n_26 -pin CORE|_alu_0|o_ROB_newpc0_i O[5] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[5] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[5] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[5] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[5] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[5] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[5] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[5] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[5]
load net CORE|_rob|i_AM_list[29] -attr @rip(#000000) i_AM_list[29] -attr @name i_AM_list[29] -hierPin CORE|_rob i_AM_list[29] -pin CORE|_rob|excp0_i I[29] -pin CORE|_rob|pc0_i I[29] -pin CORE|_rob|rd0_i I[29] -pin CORE|_rob|result0_i I[29]
load net CORE|_alu_0|o_ROB_newpc0_i_n_27 -attr @rip O[4] -attr @name o_ROB_newpc0_i_n_27 -pin CORE|_alu_0|o_ROB_newpc0_i O[4] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[4] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[4] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[4] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[4] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[4] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[4] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[4] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[4]
load net CORE|_alu_0|o_ROB_newpc0_i_n_28 -attr @rip O[3] -attr @name o_ROB_newpc0_i_n_28 -pin CORE|_alu_0|o_ROB_newpc0_i O[3] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[3] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[3] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[3] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[3] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[3] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[3] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[3] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[3]
load net CORE|_alu_0|o_ROB_newpc0_i_n_29 -attr @rip O[2] -attr @name o_ROB_newpc0_i_n_29 -pin CORE|_alu_0|o_ROB_newpc0_i O[2] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[2] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[2] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[2] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[2] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[2] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[2] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[2] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[2]
load net CORE|_alu_0|o_ROB_result[9] -attr @rip Q[9] -attr @name o_ROB_result[9] -hierPin CORE|_alu_0 o_ROB_result[9] -pin CORE|_alu_0|o_ROB_result_reg Q[9]
load net CORE|_ifid|o_ID_pc[30] -attr @rip(#000000) 30 -attr @name o_ID_pc[30] -hierPin CORE|_ifid o_ID_pc[30] -pin CORE|_ifid|o_ID_pc_reg[31:0] Q[30]
load net CORE|_rob|i_AM_list[102] -attr @rip(#000000) i_AM_list[102] -attr @name i_AM_list[102] -hierPin CORE|_rob i_AM_list[102] -pin CORE|_rob|excp0_i I[102] -pin CORE|_rob|pc0_i I[102] -pin CORE|_rob|rd0_i I[102] -pin CORE|_rob|result0_i I[102]
load net CORE|IDSUE_ALU[1][12] -attr @rip o_ALU_list[169] -attr @name IDSUE_ALU[1][12] -pin CORE|_alu_1 i_IDSUE_imm[5] -pin CORE|_idsue o_ALU_list[169]
load net CORE|_rob|pc1[7] -attr @rip(#000000) O[7] -attr @name pc1[7] -pin CORE|_rob|pc0_i S[7] -pin CORE|_rob|pc1_i O[7]
load net CORE|ID_IDSUE_pc[10] -attr @rip o_IDSUE_pc[10] -attr @name ID_IDSUE_pc[10] -pin CORE|_id o_IDSUE_pc[10] -pin CORE|_idsue i_ID_pc[10]
load net CORE|read_data[33] -attr @rip read_data[33] -attr @name read_data[33] -hierPin CORE read_data[33] -pin CORE|_mmu i_MC_read_data[33]
load net CORE|_alu_0|i_IDSUE_d2[23] -attr @rip i_IDSUE_d2[23] -attr @name i_IDSUE_d2[23] -hierPin CORE|_alu_0 i_IDSUE_d2[23] -pin CORE|_alu_0|d2_i I0[23]
load net CORE|_rob|pc[29] -attr @name pc[29] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[29] -pin CORE|_rob|pc_reg[31:0] Q[29]
load net CORE|_rob|i_AM_list[62] -attr @rip(#000000) i_AM_list[62] -attr @name i_AM_list[62] -hierPin CORE|_rob i_AM_list[62] -pin CORE|_rob|excp0_i I[62] -pin CORE|_rob|pc0_i I[62] -pin CORE|_rob|rd0_i I[62] -pin CORE|_rob|result0_i I[62]
load net CORE|ROB_AM_udata[7] -attr @rip o_AM[7] -attr @name ROB_AM_udata[7] -pin CORE|_alu_0 i_ROB_udata[7] -pin CORE|_alu_1 i_ROB_udata[7] -pin CORE|_alu_2 i_ROB_udata[7] -pin CORE|_mem i_ROB_udata[7] -pin CORE|_rob o_AM[7]
load net CORE|_alu_0|o_ROB_newpc0[23] -attr @rip O[23] -attr @name o_ROB_newpc0[23] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[23] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[23]
load net MEM_write_data[21] -attr @rip(#000000) write_data[21] -pin CORE write_data[21] -pin MEM_CTRL write_data_[21]
load net CORE|_alu_0|o_ROB_newpc0_i_n_30 -attr @rip O[1] -attr @name o_ROB_newpc0_i_n_30 -pin CORE|_alu_0|o_ROB_newpc0_i O[1] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[1] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[1] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[1] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[1] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[1] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[1] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[1] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[1]
load net CORE|_alu_0|o_ROB_newpc0_i_n_31 -attr @rip O[0] -attr @name o_ROB_newpc0_i_n_31 -pin CORE|_alu_0|o_ROB_newpc0_i O[0] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[0] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[0] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[0] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[0] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[0] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[0] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[0] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[0]
load net CORE|_rob|o_PCREG_newpc[6] -attr @rip(#000000) 6 -attr @name o_PCREG_newpc[6] -hierPin CORE|_rob o_PCREG_newpc[6] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[6]
load net CORE|IDSUE_ALU[0][19] -attr @rip o_ALU_list[19] -attr @name IDSUE_ALU[0][19] -pin CORE|_alu_0 i_IDSUE_imm[12] -pin CORE|_idsue o_ALU_list[19]
load net CORE|AM_ROB[1][18] -attr @rip o_ROB_result[11] -attr @name AM_ROB[1][18] -pin CORE|_alu_1 o_ROB_result[11] -pin CORE|_rob i_AM_list[93]
load net CORE|_alu_0|o_ROB_result[8] -attr @rip Q[8] -attr @name o_ROB_result[8] -hierPin CORE|_alu_0 o_ROB_result[8] -pin CORE|_alu_0|o_ROB_result_reg Q[8]
load net CORE|_rob|result1[31] -attr @rip(#000000) O[31] -attr @name result1[31] -pin CORE|_rob|result0_i S[31] -pin CORE|_rob|result1_i O[31]
load net CORE|_rob|pc1[6] -attr @rip(#000000) O[6] -attr @name pc1[6] -pin CORE|_rob|pc0_i S[6] -pin CORE|_rob|pc1_i O[6]
load net CORE|PCREG_IF_pc[29] -attr @rip o_IF_pc[29] -attr @name PCREG_IF_pc[29] -pin CORE|_if i_PCREG_pc[29] -pin CORE|_pcreg o_IF_pc[29]
load net CORE|_rob|i_AM_list[103] -attr @rip(#000000) i_AM_list[103] -attr @name i_AM_list[103] -hierPin CORE|_rob i_AM_list[103] -pin CORE|_rob|excp0_i I[103] -pin CORE|_rob|pc0_i I[103] -pin CORE|_rob|rd0_i I[103] -pin CORE|_rob|result0_i I[103]
load net CORE|_alu_0|o_ROB_result_i_n_0 -attr @rip O[31] -attr @name o_ROB_result_i_n_0 -pin CORE|_alu_0|o_ROB_result_i O[31] -pin CORE|_alu_0|o_ROB_result_i__1 I0[31]
load net CORE|_alu_0|o_ROB_result_i_n_1 -attr @rip O[30] -attr @name o_ROB_result_i_n_1 -pin CORE|_alu_0|o_ROB_result_i O[30] -pin CORE|_alu_0|o_ROB_result_i__1 I0[30]
load net CORE|read_data[34] -attr @rip read_data[34] -attr @name read_data[34] -hierPin CORE read_data[34] -pin CORE|_mmu i_MC_read_data[34]
load net CORE|_alu_0|o_ROB_result_i_n_2 -attr @rip O[29] -attr @name o_ROB_result_i_n_2 -pin CORE|_alu_0|o_ROB_result_i O[29] -pin CORE|_alu_0|o_ROB_result_i__1 I0[29]
load net CORE|_mem|d2_reg__0[22] -attr @rip Q[22] -attr @name d2_reg__0[22] -pin CORE|_mem|d2_reg Q[22] -pin CORE|_mem|o_MMU_wdata_reg D[22]
load net CORE|_alu_0|o_ROB_result_i_n_3 -attr @rip O[28] -attr @name o_ROB_result_i_n_3 -pin CORE|_alu_0|o_ROB_result_i O[28] -pin CORE|_alu_0|o_ROB_result_i__1 I0[28]
load net CORE|AM_ROB[0][70] -attr @rip o_ROB_newpc[31] -attr @name AM_ROB[0][70] -pin CORE|_alu_0 o_ROB_newpc[31] -pin CORE|_rob i_AM_list[70]
load net CORE|_alu_0|i_IDSUE_d2[26] -attr @rip i_IDSUE_d2[26] -attr @name i_IDSUE_d2[26] -hierPin CORE|_alu_0 i_IDSUE_d2[26] -pin CORE|_alu_0|d2_i I0[26]
load net CORE|_rob|o_PCREG_newpc[3] -attr @rip(#000000) 3 -attr @name o_PCREG_newpc[3] -hierPin CORE|_rob o_PCREG_newpc[3] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[3]
load net CORE|_alu_0|o_ROB_newpc0[24] -attr @rip O[24] -attr @name o_ROB_newpc0[24] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[24] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[24]
load net CORE|_alu_0|o_ROB_result_i_n_4 -attr @rip O[27] -attr @name o_ROB_result_i_n_4 -pin CORE|_alu_0|o_ROB_result_i O[27] -pin CORE|_alu_0|o_ROB_result_i__1 I0[27]
load net CORE|_alu_0|o_ROB_result_i_n_5 -attr @rip O[26] -attr @name o_ROB_result_i_n_5 -pin CORE|_alu_0|o_ROB_result_i O[26] -pin CORE|_alu_0|o_ROB_result_i__1 I0[26]
load net CORE|_alu_0|o_ROB_result_i_n_6 -attr @rip O[25] -attr @name o_ROB_result_i_n_6 -pin CORE|_alu_0|o_ROB_result_i O[25] -pin CORE|_alu_0|o_ROB_result_i__1 I0[25]
load net MEM_write_data[24] -attr @rip(#000000) write_data[24] -pin CORE write_data[24] -pin MEM_CTRL write_data_[24]
load net CORE|_alu_0|o_ROB_result_i_n_7 -attr @rip O[24] -attr @name o_ROB_result_i_n_7 -pin CORE|_alu_0|o_ROB_result_i O[24] -pin CORE|_alu_0|o_ROB_result_i__1 I0[24]
load net CORE|_alu_0|o_ROB_result_i_n_8 -attr @rip O[23] -attr @name o_ROB_result_i_n_8 -pin CORE|_alu_0|o_ROB_result_i O[23] -pin CORE|_alu_0|o_ROB_result_i__1 I0[23]
load net CORE|_alu_0|o_ROB_result_i_n_9 -attr @rip O[22] -attr @name o_ROB_result_i_n_9 -pin CORE|_alu_0|o_ROB_result_i O[22] -pin CORE|_alu_0|o_ROB_result_i__1 I0[22]
load net CORE|AM_ROB[1][19] -attr @rip o_ROB_result[12] -attr @name AM_ROB[1][19] -pin CORE|_alu_1 o_ROB_result[12] -pin CORE|_rob i_AM_list[94]
load net CORE|_alu_0|o_ROB_result[7] -attr @rip Q[7] -attr @name o_ROB_result[7] -hierPin CORE|_alu_0 o_ROB_result[7] -pin CORE|_alu_0|o_ROB_result_reg Q[7]
load net CORE|_rob|result1[30] -attr @rip(#000000) O[30] -attr @name result1[30] -pin CORE|_rob|result0_i S[30] -pin CORE|_rob|result1_i O[30]
load net CORE|_rob|i_AM_list[100] -attr @rip(#000000) i_AM_list[100] -attr @name i_AM_list[100] -hierPin CORE|_rob i_AM_list[100] -pin CORE|_rob|excp0_i I[100] -pin CORE|_rob|pc0_i I[100] -pin CORE|_rob|rd0_i I[100] -pin CORE|_rob|result0_i I[100]
load net CORE|PCREG_IF_pc[28] -attr @rip o_IF_pc[28] -attr @name PCREG_IF_pc[28] -pin CORE|_if i_PCREG_pc[28] -pin CORE|_pcreg o_IF_pc[28]
load net CORE|_rob|pc[27] -attr @name pc[27] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[27] -pin CORE|_rob|pc_reg[31:0] Q[27]
load net CORE|_rob|p_0_in[30] -attr @rip(#000000) O[30] -attr @name p_0_in[30] -pin CORE|_rob|excp0_i S[30] -pin CORE|_rob|pc1_i I0[30] -pin CORE|_rob|pc2_i O[30] -pin CORE|_rob|rd1_i I0[30] -pin CORE|_rob|result1_i I0[30]
load net CORE|_alu_0|o_ROB_newpc0[21] -attr @rip O[21] -attr @name o_ROB_newpc0[21] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[21] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[21]
load net CORE|addr[11] -attr @rip o_MC_addr[11] -attr @name addr[11] -hierPin CORE addr[11] -pin CORE|_mmu o_MC_addr[11]
load net MEM_read_data[1] -attr @rip(#000000) read_data_[1] -pin CORE read_data[1] -pin MEM_CTRL read_data_[1]
load net CORE|_rob|pc1[9] -attr @rip(#000000) O[9] -attr @name pc1[9] -pin CORE|_rob|pc0_i S[9] -pin CORE|_rob|pc1_i O[9]
load net CORE|_mem|d2_reg__0[21] -attr @rip Q[21] -attr @name d2_reg__0[21] -pin CORE|_mem|d2_reg Q[21] -pin CORE|_mem|o_MMU_wdata_reg D[21]
load net CORE|_alu_0|o_ROB_result0_i__14_n_0 -attr @rip O[31] -attr @name o_ROB_result0_i__14_n_0 -pin CORE|_alu_0|o_ROB_result0_i__14 O[31] -pin CORE|_alu_0|o_ROB_result_i__0 I7[31]
load net CORE|_alu_0|o_ROB_newpc0_i_n_10 -attr @rip O[21] -attr @name o_ROB_newpc0_i_n_10 -pin CORE|_alu_0|o_ROB_newpc0_i O[21] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[21] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[21] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[21] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[21] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[21] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[21] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[21] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[21]
load net CORE|ID_IDSUE_pc[12] -attr @rip o_IDSUE_pc[12] -attr @name ID_IDSUE_pc[12] -pin CORE|_id o_IDSUE_pc[12] -pin CORE|_idsue i_ID_pc[12]
load net CORE|read_data[35] -attr @rip read_data[35] -attr @name read_data[35] -hierPin CORE read_data[35] -pin CORE|_mmu i_MC_read_data[35]
load net CORE|_alu_0|i_IDSUE_d2[25] -attr @rip i_IDSUE_d2[25] -attr @name i_IDSUE_d2[25] -hierPin CORE|_alu_0 i_IDSUE_d2[25] -pin CORE|_alu_0|d2_i I0[25]
load net CORE|_alu_0|o_ROB_result0_i__14_n_1 -attr @rip O[30] -attr @name o_ROB_result0_i__14_n_1 -pin CORE|_alu_0|o_ROB_result0_i__14 O[30] -pin CORE|_alu_0|o_ROB_result_i__0 I7[30]
load net CORE|ROB_AM_udata[19] -attr @rip o_AM[19] -attr @name ROB_AM_udata[19] -pin CORE|_alu_0 i_ROB_udata[19] -pin CORE|_alu_1 i_ROB_udata[19] -pin CORE|_alu_2 i_ROB_udata[19] -pin CORE|_mem i_ROB_udata[19] -pin CORE|_rob o_AM[19]
load net CORE|_rob|i_AM_list[148] -attr @rip(#000000) i_AM_list[148] -attr @name i_AM_list[148] -hierPin CORE|_rob i_AM_list[148] -pin CORE|_rob|excp0_i I[148] -pin CORE|_rob|nw1_i I1[2] -pin CORE|_rob|pc0_i I[148] -pin CORE|_rob|rd0_i I[148] -pin CORE|_rob|result0_i I[148]
load net CORE|_alu_0|o_ROB_newpc0_i_n_11 -attr @rip O[20] -attr @name o_ROB_newpc0_i_n_11 -pin CORE|_alu_0|o_ROB_newpc0_i O[20] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[20] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[20] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[20] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[20] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[20] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[20] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[20] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[20]
load net CORE|_alu_0|o_ROB_result0_i__14_n_2 -attr @rip O[29] -attr @name o_ROB_result0_i__14_n_2 -pin CORE|_alu_0|o_ROB_result0_i__14 O[29] -pin CORE|_alu_0|o_ROB_result_i__0 I7[29]
load net CORE|_alu_0|o_ROB_newpc0_i_n_12 -attr @rip O[19] -attr @name o_ROB_newpc0_i_n_12 -pin CORE|_alu_0|o_ROB_newpc0_i O[19] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[19] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[19] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[19] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[19] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[19] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[19] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[19] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[19]
load net CORE|_rob|o_PCREG_newpc[4] -attr @rip(#000000) 4 -attr @name o_PCREG_newpc[4] -hierPin CORE|_rob o_PCREG_newpc[4] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] Q[4]
load net CORE|_alu_0|o_ROB_result0_i__14_n_3 -attr @rip O[28] -attr @name o_ROB_result0_i__14_n_3 -pin CORE|_alu_0|o_ROB_result0_i__14 O[28] -pin CORE|_alu_0|o_ROB_result_i__0 I7[28]
load net CORE|_alu_0|o_ROB_newpc0_i_n_13 -attr @rip O[18] -attr @name o_ROB_newpc0_i_n_13 -pin CORE|_alu_0|o_ROB_newpc0_i O[18] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[18] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[18] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[18] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[18] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[18] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[18] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[18] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[18]
load net CORE|_alu_0|o_ROB_result0_i__14_n_4 -attr @rip O[27] -attr @name o_ROB_result0_i__14_n_4 -pin CORE|_alu_0|o_ROB_result0_i__14 O[27] -pin CORE|_alu_0|o_ROB_result_i__0 I7[27]
load net MEM_write_data[23] -attr @rip(#000000) write_data[23] -pin CORE write_data[23] -pin MEM_CTRL write_data_[23]
load net CORE|_alu_0|o_ROB_newpc0_i_n_14 -attr @rip O[17] -attr @name o_ROB_newpc0_i_n_14 -pin CORE|_alu_0|o_ROB_newpc0_i O[17] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[17] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[17] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[17] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[17] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[17] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[17] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[17] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[17]
load net CORE|_alu_0|o_ROB_result0_i__14_n_5 -attr @rip O[26] -attr @name o_ROB_result0_i__14_n_5 -pin CORE|_alu_0|o_ROB_result0_i__14 O[26] -pin CORE|_alu_0|o_ROB_result_i__0 I7[26]
load net CORE|_alu_0|o_ROB_newpc0_i_n_15 -attr @rip O[16] -attr @name o_ROB_newpc0_i_n_15 -pin CORE|_alu_0|o_ROB_newpc0_i O[16] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[16] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[16] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[16] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[16] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[16] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[16] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[16] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[16]
load net CORE|AM_ROB[1][16] -attr @rip o_ROB_result[9] -attr @name AM_ROB[1][16] -pin CORE|_alu_1 o_ROB_result[9] -pin CORE|_rob i_AM_list[91]
load net CORE|_alu_0|o_ROB_result0_i__14_n_6 -attr @rip O[25] -attr @name o_ROB_result0_i__14_n_6 -pin CORE|_alu_0|o_ROB_result0_i__14 O[25] -pin CORE|_alu_0|o_ROB_result_i__0 I7[25]
load net CORE|_alu_0|o_ROB_newpc0_i_n_16 -attr @rip O[15] -attr @name o_ROB_newpc0_i_n_16 -pin CORE|_alu_0|o_ROB_newpc0_i O[15] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[15] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[15] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[15] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[15] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[15] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[15] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[15] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[15]
load net CORE|_alu_0|o_ROB_result0_i__14_n_7 -attr @rip O[24] -attr @name o_ROB_result0_i__14_n_7 -pin CORE|_alu_0|o_ROB_result0_i__14 O[24] -pin CORE|_alu_0|o_ROB_result_i__0 I7[24]
load net CORE|_alu_0|o_ROB_newpc0_i_n_17 -attr @rip O[14] -attr @name o_ROB_newpc0_i_n_17 -pin CORE|_alu_0|o_ROB_newpc0_i O[14] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[14] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[14] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[14] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[14] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[14] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[14] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[14] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[14]
load net CORE|_alu_0|o_ROB_result[6] -attr @rip Q[6] -attr @name o_ROB_result[6] -hierPin CORE|_alu_0 o_ROB_result[6] -pin CORE|_alu_0|o_ROB_result_reg Q[6]
load net CORE|_ifid|i_IF_pc[8] -attr @rip(#000000) i_IF_pc[8] -attr @name i_IF_pc[8] -hierPin CORE|_ifid i_IF_pc[8] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[8]
load net CORE|_alu_0|o_ROB_result0_i__14_n_8 -attr @rip O[23] -attr @name o_ROB_result0_i__14_n_8 -pin CORE|_alu_0|o_ROB_result0_i__14 O[23] -pin CORE|_alu_0|o_ROB_result_i__0 I7[23]
load net CORE|_alu_0|o_ROB_newpc0_i_n_18 -attr @rip O[13] -attr @name o_ROB_newpc0_i_n_18 -pin CORE|_alu_0|o_ROB_newpc0_i O[13] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[13] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[13] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[13] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[13] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[13] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[13] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[13] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[13]
load net CORE|_rob|result[29] -attr @name result[29] -pin CORE|_rob|o_IDSUE_wdata_reg[31:0] D[29] -pin CORE|_rob|result_reg[31:0] Q[29]
load net CORE|_mem|addr0_i_n_0 -attr @rip O[31] -attr @name addr0_i_n_0 -pin CORE|_mem|addr0_i O[31] -pin CORE|_mem|addr_reg D[31]
load net CORE|_alu_0|o_ROB_result0_i__14_n_9 -attr @rip O[22] -attr @name o_ROB_result0_i__14_n_9 -pin CORE|_alu_0|o_ROB_result0_i__14 O[22] -pin CORE|_alu_0|o_ROB_result_i__0 I7[22]
load net CORE|_alu_0|o_ROB_newpc0_i_n_19 -attr @rip O[12] -attr @name o_ROB_newpc0_i_n_19 -pin CORE|_alu_0|o_ROB_newpc0_i O[12] -pin CORE|_alu_0|o_ROB_newpc0_i__1 I0[12] -pin CORE|_alu_0|o_ROB_newpc0_i__2 I0[12] -pin CORE|_alu_0|o_ROB_newpc0_i__3 I0[12] -pin CORE|_alu_0|o_ROB_newpc0_i__4 I0[12] -pin CORE|_alu_0|o_ROB_newpc0_i__5 I0[12] -pin CORE|_alu_0|o_ROB_newpc0_i__6 I0[12] -pin CORE|_alu_0|o_ROB_newpc_i__0 I0[12] -pin CORE|_alu_0|o_ROB_newpc_i__0 I1[12]
load net CORE|IF_IFID_inst[21] -attr @rip o_IFID_inst[21] -attr @name IF_IFID_inst[21] -pin CORE|_if o_IFID_inst[21] -pin CORE|_ifid i_IF_inst[21]
load net CORE|_mem|addr0_i_n_1 -attr @rip O[30] -attr @name addr0_i_n_1 -pin CORE|_mem|addr0_i O[30] -pin CORE|_mem|addr_reg D[30]
load net CORE|_rob|pc0[30] -attr @rip(#000000) O[30] -attr @name pc0[30] -pin CORE|_rob|pc0_i O[30] -pin CORE|_rob|pc_reg[31:0] D[30]
load net CORE|_mem|addr0_i_n_2 -attr @rip O[29] -attr @name addr0_i_n_2 -pin CORE|_mem|addr0_i O[29] -pin CORE|_mem|addr_reg D[29]
load net CORE|PCREG_IF_pc[27] -attr @rip o_IF_pc[27] -attr @name PCREG_IF_pc[27] -pin CORE|_if i_PCREG_pc[27] -pin CORE|_pcreg o_IF_pc[27]
load net CORE|_rob|i_AM_list[101] -attr @rip(#000000) i_AM_list[101] -attr @name i_AM_list[101] -hierPin CORE|_rob i_AM_list[101] -pin CORE|_rob|excp0_i I[101] -pin CORE|_rob|pc0_i I[101] -pin CORE|_rob|rd0_i I[101] -pin CORE|_rob|result0_i I[101]
load net CORE|_alu_0|i_IDSUE_d2[20] -attr @rip i_IDSUE_d2[20] -attr @name i_IDSUE_d2[20] -hierPin CORE|_alu_0 i_IDSUE_d2[20] -pin CORE|_alu_0|d2_i I0[20]
load net CORE|_mem|addr0_i_n_3 -attr @rip O[28] -attr @name addr0_i_n_3 -pin CORE|_mem|addr0_i O[28] -pin CORE|_mem|addr_reg D[28]
load net CORE|_mem|addr0_i_n_4 -attr @rip O[27] -attr @name addr0_i_n_4 -pin CORE|_mem|addr0_i O[27] -pin CORE|_mem|addr_reg D[27]
load net CORE|_rob|pc[28] -attr @name pc[28] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[28] -pin CORE|_rob|pc_reg[31:0] Q[28]
load net CORE|_mem|addr0_i_n_5 -attr @rip O[26] -attr @name addr0_i_n_5 -pin CORE|_mem|addr0_i O[26] -pin CORE|_mem|addr_reg D[26]
load net CORE|addr[10] -attr @rip o_MC_addr[10] -attr @name addr[10] -hierPin CORE addr[10] -pin CORE|_mmu o_MC_addr[10]
load net MEM_read_data[0] -attr @rip(#000000) read_data_[0] -pin CORE read_data[0] -pin MEM_CTRL read_data_[0]
load net CORE|_rob|p_0_in[31] -attr @rip(#000000) O[31] -attr @name p_0_in[31] -pin CORE|_rob|excp0_i S[31] -pin CORE|_rob|pc1_i I0[31] -pin CORE|_rob|pc2_i O[31] -pin CORE|_rob|rd1_i I0[31] -pin CORE|_rob|result1_i I0[31]
load net CORE|_rob|pc1[8] -attr @rip(#000000) O[8] -attr @name pc1[8] -pin CORE|_rob|pc0_i S[8] -pin CORE|_rob|pc1_i O[8]
load net CORE|_mem|addr0_i_n_6 -attr @rip O[25] -attr @name addr0_i_n_6 -pin CORE|_mem|addr0_i O[25] -pin CORE|_mem|addr_reg D[25]
load net CORE|_mem|d2_reg__0[20] -attr @rip Q[20] -attr @name d2_reg__0[20] -pin CORE|_mem|d2_reg Q[20] -pin CORE|_mem|o_MMU_wdata_reg D[20]
load net CORE|_alu_0|i_IDSUE_u2[1] -attr @rip i_IDSUE_u2[1] -attr @name i_IDSUE_u2[1] -hierPin CORE|_alu_0 i_IDSUE_u2[1] -pin CORE|_alu_0|d2_i S[1] -pin CORE|_alu_0|d2_i__0 S[1] -pin CORE|_alu_0|d2_ready0_i I0[1] -pin CORE|_alu_0|d2_ready_i S[1] -pin CORE|_alu_0|d2_ready_i__2 S[1]
load net CORE|ID_IDSUE_pc[11] -attr @rip o_IDSUE_pc[11] -attr @name ID_IDSUE_pc[11] -pin CORE|_id o_IDSUE_pc[11] -pin CORE|_idsue i_ID_pc[11]
load net CORE|_mem|addr0_i_n_7 -attr @rip O[24] -attr @name addr0_i_n_7 -pin CORE|_mem|addr0_i O[24] -pin CORE|_mem|addr_reg D[24]
load net CORE|_alu_0|o_ROB_newpc0[22] -attr @rip O[22] -attr @name o_ROB_newpc0[22] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[22] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[22]
load net CORE|_mem|addr0_i_n_8 -attr @rip O[23] -attr @name addr0_i_n_8 -pin CORE|_mem|addr0_i O[23] -pin CORE|_mem|addr_reg D[23]
load net COMM_read_data[0][45] -attr @rip(#000000) read_datas[45] -pin COMM read_datas[45] -pin MEM_CTRL recv_data[45]
load net CORE|read_data[36] -attr @rip read_data[36] -attr @name read_data[36] -hierPin CORE read_data[36] -pin CORE|_mmu i_MC_read_data[36]
load net CORE|_mem|addr0_i_n_9 -attr @rip O[22] -attr @name addr0_i_n_9 -pin CORE|_mem|addr0_i O[22] -pin CORE|_mem|addr_reg D[22]
load net CORE|_rob|i_AM_list[149] -attr @rip(#000000) i_AM_list[149] -attr @name i_AM_list[149] -hierPin CORE|_rob i_AM_list[149] -pin CORE|_rob|excp0_i I[149] -pin CORE|_rob|nw1_i I1[3] -pin CORE|_rob|pc0_i I[149] -pin CORE|_rob|rd0_i I[149] -pin CORE|_rob|result0_i I[149]
load net CORE|_alu_0|o_ROB_newpc[10] -attr @rip Q[10] -attr @name o_ROB_newpc[10] -hierPin CORE|_alu_0 o_ROB_newpc[10] -pin CORE|_alu_0|o_ROB_newpc_reg Q[10] -pin CORE|_alu_0|o_ROB_result_i__1 I2[10]
load net CORE|_alu_0|o_ROB_result_i__2_n_0 -attr @name o_ROB_result_i__2_n_0 -pin CORE|_alu_0|o_ROB_result_i__2 O -pin CORE|_alu_0|o_ROB_result_i__3 I0
netloc CORE|_alu_0|o_ROB_result_i__2_n_0 1 6 1 4160
load net CORE|_alu_0|o_ROB_result[5] -attr @rip Q[5] -attr @name o_ROB_result[5] -hierPin CORE|_alu_0 o_ROB_result[5] -pin CORE|_alu_0|o_ROB_result_reg Q[5]
load net CORE|AM_ROB[1][17] -attr @rip o_ROB_result[10] -attr @name AM_ROB[1][17] -pin CORE|_alu_1 o_ROB_result[10] -pin CORE|_rob i_AM_list[92]
load net CORE|AM_ROB[3][68] -attr @rip o_ROB_newpc[29] -attr @name AM_ROB[3][68] -pin CORE|_mem o_ROB_newpc[29] -pin CORE|_rob i_AM_list[293]
load net CORE|_rob|o_IDSUE_wreg_i__0_n_0 -attr @name o_IDSUE_wreg_i__0_n_0 -pin CORE|_rob|o_IDSUE_wreg_i__0 O -pin CORE|_rob|o_IDSUE_wreg_reg[4:0] RST
netloc CORE|_rob|o_IDSUE_wreg_i__0_n_0 1 14 1 10670
load net CORE|_ifid|i_IF_pc[9] -attr @rip(#000000) i_IF_pc[9] -attr @name i_IF_pc[9] -hierPin CORE|_ifid i_IF_pc[9] -pin CORE|_ifid|o_ID_pc_reg[31:0] D[9]
load net CORE|_alu_0|o_ROB_result_i_n_10 -attr @rip O[21] -attr @name o_ROB_result_i_n_10 -pin CORE|_alu_0|o_ROB_result_i O[21] -pin CORE|_alu_0|o_ROB_result_i__1 I0[21]
load net CORE|_mem|o_ROB_result_i__3_n_0 -attr @name o_ROB_result_i__3_n_0 -pin CORE|_mem|o_ROB_result_i__3 O -pin CORE|_mem|o_ROB_result_reg G
netloc CORE|_mem|o_ROB_result_i__3_n_0 1 10 1 5010
load net CORE|_alu_0|o_ROB_result_i_n_11 -attr @rip O[20] -attr @name o_ROB_result_i_n_11 -pin CORE|_alu_0|o_ROB_result_i O[20] -pin CORE|_alu_0|o_ROB_result_i__1 I0[20]
load net CORE|PCREG_IF_pc[26] -attr @rip o_IF_pc[26] -attr @name PCREG_IF_pc[26] -pin CORE|_if i_PCREG_pc[26] -pin CORE|_pcreg o_IF_pc[26]
load net CORE|IF_IFID_inst[22] -attr @rip o_IFID_inst[22] -attr @name IF_IFID_inst[22] -pin CORE|_if o_IFID_inst[22] -pin CORE|_ifid i_IF_inst[22]
load net CORE|_rob|pc[25] -attr @name pc[25] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[25] -pin CORE|_rob|pc_reg[31:0] Q[25]
load net CORE|_alu_0|o_ROB_result_i_n_12 -attr @rip O[19] -attr @name o_ROB_result_i_n_12 -pin CORE|_alu_0|o_ROB_result_i O[19] -pin CORE|_alu_0|o_ROB_result_i__1 I0[19]
load net CORE|_rob|pc0[31] -attr @rip(#000000) O[31] -attr @name pc0[31] -pin CORE|_rob|pc0_i O[31] -pin CORE|_rob|pc_reg[31:0] D[31]
load net CORE|_alu_0|o_ROB_result_i_n_13 -attr @rip O[18] -attr @name o_ROB_result_i_n_13 -pin CORE|_alu_0|o_ROB_result_i O[18] -pin CORE|_alu_0|o_ROB_result_i__1 I0[18]
load net CORE|_alu_0|o_ROB_result_i_n_14 -attr @rip O[17] -attr @name o_ROB_result_i_n_14 -pin CORE|_alu_0|o_ROB_result_i O[17] -pin CORE|_alu_0|o_ROB_result_i__1 I0[17]
load net CORE|_alu_0|o_ROB_result_i_n_15 -attr @rip O[16] -attr @name o_ROB_result_i_n_15 -pin CORE|_alu_0|o_ROB_result_i O[16] -pin CORE|_alu_0|o_ROB_result_i__1 I0[16]
load net CORE|_alu_0|i_IDSUE_u2[0] -attr @rip i_IDSUE_u2[0] -attr @name i_IDSUE_u2[0] -hierPin CORE|_alu_0 i_IDSUE_u2[0] -pin CORE|_alu_0|d2_i S[0] -pin CORE|_alu_0|d2_i__0 S[0] -pin CORE|_alu_0|d2_ready0_i I0[0] -pin CORE|_alu_0|d2_ready_i S[0] -pin CORE|_alu_0|d2_ready_i__2 S[0]
load net CORE|_alu_0|o_ROB_result_i_n_16 -attr @rip O[15] -attr @name o_ROB_result_i_n_16 -pin CORE|_alu_0|o_ROB_result_i O[15] -pin CORE|_alu_0|o_ROB_result_i__1 I0[15]
load net CORE|_alu_0|o_ROB_result_i_n_17 -attr @rip O[14] -attr @name o_ROB_result_i_n_17 -pin CORE|_alu_0|o_ROB_result_i O[14] -pin CORE|_alu_0|o_ROB_result_i__1 I0[14]
load net CORE|_alu_0|o_ROB_result_i_n_18 -attr @rip O[13] -attr @name o_ROB_result_i_n_18 -pin CORE|_alu_0|o_ROB_result_i O[13] -pin CORE|_alu_0|o_ROB_result_i__1 I0[13]
load net CORE|addr[13] -attr @rip o_MC_addr[13] -attr @name addr[13] -hierPin CORE addr[13] -pin CORE|_mmu o_MC_addr[13]
load net CORE|IDSUE_ALU[0][0] -attr @rip o_ALU_list[0] -attr @name IDSUE_ALU[0][0] -pin CORE|_alu_0 i_IDSUE_excp[0] -pin CORE|_idsue o_ALU_list[0]
load net CORE|_alu_0|o_ROB_result_i_n_19 -attr @rip O[12] -attr @name o_ROB_result_i_n_19 -pin CORE|_alu_0|o_ROB_result_i O[12] -pin CORE|_alu_0|o_ROB_result_i__1 I0[12]
load net COMM_read_data[0][46] -attr @rip(#000000) read_datas[46] -pin COMM read_datas[46] -pin MEM_CTRL recv_data[46]
load net CORE|ID_IDSUE_pc[14] -attr @rip o_IDSUE_pc[14] -attr @name ID_IDSUE_pc[14] -pin CORE|_id o_IDSUE_pc[14] -pin CORE|_idsue i_ID_pc[14]
load net CORE|read_data[37] -attr @rip read_data[37] -attr @name read_data[37] -hierPin CORE read_data[37] -pin CORE|_mmu i_MC_read_data[37]
load net CORE|_alu_0|i_ROB_udata[10] -attr @rip i_ROB_udata[10] -attr @name i_ROB_udata[10] -hierPin CORE|_alu_0 i_ROB_udata[10] -pin CORE|_alu_0|d1_i I1[10] -pin CORE|_alu_0|d2_i I1[10]
load net CORE|_alu_0|o_ROB_newpc[11] -attr @rip Q[11] -attr @name o_ROB_newpc[11] -hierPin CORE|_alu_0 o_ROB_newpc[11] -pin CORE|_alu_0|o_ROB_newpc_reg Q[11] -pin CORE|_alu_0|o_ROB_result_i__1 I2[11]
load net CORE|read_data[39] -attr @rip read_data[39] -attr @name read_data[39] -hierPin CORE read_data[39] -pin CORE|_mmu i_MC_read_data[39]
load net CORE|<const0> -ground -attr @name <const0> -pin CORE|_mem i_MMU_waddr[31] -pin CORE|_mem i_MMU_waddr[30] -pin CORE|_mem i_MMU_waddr[29] -pin CORE|_mem i_MMU_waddr[28] -pin CORE|_mem i_MMU_waddr[27] -pin CORE|_mem i_MMU_waddr[26] -pin CORE|_mem i_MMU_waddr[25] -pin CORE|_mem i_MMU_waddr[24] -pin CORE|_mem i_MMU_waddr[23] -pin CORE|_mem i_MMU_waddr[22] -pin CORE|_mem i_MMU_waddr[21] -pin CORE|_mem i_MMU_waddr[20] -pin CORE|_mem i_MMU_waddr[19] -pin CORE|_mem i_MMU_waddr[18] -pin CORE|_mem i_MMU_waddr[17] -pin CORE|_mem i_MMU_waddr[16] -pin CORE|_mem i_MMU_waddr[15] -pin CORE|_mem i_MMU_waddr[14] -pin CORE|_mem i_MMU_waddr[13] -pin CORE|_mem i_MMU_waddr[12] -pin CORE|_mem i_MMU_waddr[11] -pin CORE|_mem i_MMU_waddr[10] -pin CORE|_mem i_MMU_waddr[9] -pin CORE|_mem i_MMU_waddr[8] -pin CORE|_mem i_MMU_waddr[7] -pin CORE|_mem i_MMU_waddr[6] -pin CORE|_mem i_MMU_waddr[5] -pin CORE|_mem i_MMU_waddr[4] -pin CORE|_mem i_MMU_waddr[3] -pin CORE|_mem i_MMU_waddr[2] -pin CORE|_mem i_MMU_waddr[1] -pin CORE|_mem i_MMU_waddr[0] -pin CORE|_pcreg i_IF_wait[31] -pin CORE|_pcreg i_IF_wait[30] -pin CORE|_pcreg i_IF_wait[29] -pin CORE|_pcreg i_IF_wait[28] -pin CORE|_pcreg i_IF_wait[27] -pin CORE|_pcreg i_IF_wait[26] -pin CORE|_pcreg i_IF_wait[25] -pin CORE|_pcreg i_IF_wait[24] -pin CORE|_pcreg i_IF_wait[23] -pin CORE|_pcreg i_IF_wait[22] -pin CORE|_pcreg i_IF_wait[21] -pin CORE|_pcreg i_IF_wait[20] -pin CORE|_pcreg i_IF_wait[19] -pin CORE|_pcreg i_IF_wait[18] -pin CORE|_pcreg i_IF_wait[17] -pin CORE|_pcreg i_IF_wait[16] -pin CORE|_pcreg i_IF_wait[15] -pin CORE|_pcreg i_IF_wait[14] -pin CORE|_pcreg i_IF_wait[13] -pin CORE|_pcreg i_IF_wait[12] -pin CORE|_pcreg i_IF_wait[11] -pin CORE|_pcreg i_IF_wait[10] -pin CORE|_pcreg i_IF_wait[9] -pin CORE|_pcreg i_IF_wait[8] -pin CORE|_pcreg i_IF_wait[7] -pin CORE|_pcreg i_IF_wait[6] -pin CORE|_pcreg i_IF_wait[5] -pin CORE|_pcreg i_IF_wait[4] -pin CORE|_pcreg i_IF_wait[3] -pin CORE|_pcreg i_IF_wait[2] -pin CORE|_pcreg i_IF_wait[1] -pin CORE|_pcreg i_ROB_newpc[31] -pin CORE|_pcreg i_ROB_newpc[30] -pin CORE|_pcreg i_ROB_newpc[29] -pin CORE|_pcreg i_ROB_newpc[28] -pin CORE|_pcreg i_ROB_newpc[27] -pin CORE|_pcreg i_ROB_newpc[26] -pin CORE|_pcreg i_ROB_newpc[25] -pin CORE|_pcreg i_ROB_newpc[24] -pin CORE|_pcreg i_ROB_newpc[23] -pin CORE|_pcreg i_ROB_newpc[22] -pin CORE|_pcreg i_ROB_newpc[21] -pin CORE|_pcreg i_ROB_newpc[20] -pin CORE|_pcreg i_ROB_newpc[19] -pin CORE|_pcreg i_ROB_newpc[18] -pin CORE|_pcreg i_ROB_newpc[17] -pin CORE|_pcreg i_ROB_newpc[16] -pin CORE|_pcreg i_ROB_newpc[15] -pin CORE|_pcreg i_ROB_newpc[14] -pin CORE|_pcreg i_ROB_newpc[13] -pin CORE|_pcreg i_ROB_newpc[12] -pin CORE|_pcreg i_ROB_newpc[11] -pin CORE|_pcreg i_ROB_newpc[10] -pin CORE|_pcreg i_ROB_newpc[9] -pin CORE|_pcreg i_ROB_newpc[8] -pin CORE|_pcreg i_ROB_newpc[7] -pin CORE|_pcreg i_ROB_newpc[6] -pin CORE|_pcreg i_ROB_newpc[5] -pin CORE|_pcreg i_ROB_newpc[4] -pin CORE|_pcreg i_ROB_newpc[3] -pin CORE|_pcreg i_ROB_newpc[2] -pin CORE|_pcreg i_ROB_newpc[1]
load net CORE|_rob|i_AM_list[291] -attr @rip(#000000) i_AM_list[291] -attr @name i_AM_list[291] -hierPin CORE|_rob i_AM_list[291] -pin CORE|_rob|excp0_i I[291] -pin CORE|_rob|pc0_i I[291] -pin CORE|_rob|rd0_i I[291] -pin CORE|_rob|result0_i I[291]
load net CORE|_mem|i_ROB_udata[20] -attr @rip i_ROB_udata[20] -attr @name i_ROB_udata[20] -hierPin CORE|_mem i_ROB_udata[20] -pin CORE|_mem|d1_i I1[20] -pin CORE|_mem|d2_i I1[20]
load net CORE|AM_ROB[3][67] -attr @rip o_ROB_newpc[28] -attr @name AM_ROB[3][67] -pin CORE|_mem o_ROB_newpc[28] -pin CORE|_rob i_AM_list[292]
load net CORE|PCREG_IF_pc[25] -attr @rip o_IF_pc[25] -attr @name PCREG_IF_pc[25] -pin CORE|_if i_PCREG_pc[25] -pin CORE|_pcreg o_IF_pc[25]
load net CORE|_rob|excp_i_n_0 -attr @name excp_i_n_0 -pin CORE|_rob|excp_i O -pin CORE|_rob|excp_reg[1:0] CE
netloc CORE|_rob|excp_i_n_0 1 11 1 9480
load net CORE|_alu_0|o_ROB_result_i_n_20 -attr @rip O[11] -attr @name o_ROB_result_i_n_20 -pin CORE|_alu_0|o_ROB_result_i O[11] -pin CORE|_alu_0|o_ROB_result_i__1 I0[11]
load net CORE|_alu_0|o_ROB_result_i_n_21 -attr @rip O[10] -attr @name o_ROB_result_i_n_21 -pin CORE|_alu_0|o_ROB_result_i O[10] -pin CORE|_alu_0|o_ROB_result_i__1 I0[10]
load net CORE|MEM_MMU_wdata[22] -attr @rip o_MMU_wdata[22] -attr @name MEM_MMU_wdata[22] -pin CORE|_mem o_MMU_wdata[22] -pin CORE|_mmu i_MEM_wdata[22]
load net CORE|_rob|pc[26] -attr @name pc[26] -pin CORE|_rob|o_PCREG_newpc_reg[31:0] D[26] -pin CORE|_rob|pc_reg[31:0] Q[26]
load net CORE|_mem|o_MMU_raddr_i__2_n_0 -attr @name o_MMU_raddr_i__2_n_0 -pin CORE|_mem|o_MMU_raddr_i__2 O -pin CORE|_mem|o_MMU_raddr_reg G
netloc CORE|_mem|o_MMU_raddr_i__2_n_0 1 10 1 4910
load net CORE|_alu_0|o_ROB_result_i_n_22 -attr @rip O[9] -attr @name o_ROB_result_i_n_22 -pin CORE|_alu_0|o_ROB_result_i O[9] -pin CORE|_alu_0|o_ROB_result_i__1 I0[9]
load net CORE|_rob|i_AM_list[257] -attr @rip(#000000) i_AM_list[257] -attr @name i_AM_list[257] -hierPin CORE|_rob i_AM_list[257] -pin CORE|_rob|excp0_i I[257] -pin CORE|_rob|pc0_i I[257] -pin CORE|_rob|rd0_i I[257] -pin CORE|_rob|result0_i I[257]
load net CORE|_alu_0|i_IDSUE_d2[22] -attr @rip i_IDSUE_d2[22] -attr @name i_IDSUE_d2[22] -hierPin CORE|_alu_0 i_IDSUE_d2[22] -pin CORE|_alu_0|d2_i I0[22]
load net CORE|_alu_0|o_ROB_result_i_n_23 -attr @rip O[8] -attr @name o_ROB_result_i_n_23 -pin CORE|_alu_0|o_ROB_result_i O[8] -pin CORE|_alu_0|o_ROB_result_i__1 I0[8]
load net CORE|_alu_0|o_ROB_newpc0[20] -attr @rip O[20] -attr @name o_ROB_newpc0[20] -pin CORE|_alu_0|o_ROB_newpc0_i__0 O[20] -pin CORE|_alu_0|o_ROB_newpc_i__0 I2[20]
load net CORE|_alu_0|o_ROB_result_i_n_24 -attr @rip O[7] -attr @name o_ROB_result_i_n_24 -pin CORE|_alu_0|o_ROB_result_i O[7] -pin CORE|_alu_0|o_ROB_result_i__1 I0[7]
load net CORE|_rob|pc_i_n_0 -attr @name pc_i_n_0 -pin CORE|_rob|pc_i O -pin CORE|_rob|pc_reg[31:0] CE
netloc CORE|_rob|pc_i_n_0 1 13 1 10410
load netBundle @CORE|_mem|i_ROB_u 4 CORE|_mem|i_ROB_u[3] CORE|_mem|i_ROB_u[2] CORE|_mem|i_ROB_u[1] CORE|_mem|i_ROB_u[0] -autobundled
netbloc @CORE|_mem|i_ROB_u 1 0 1 1460
load netBundle @CORE|MMU_IF_addr 32 CORE|MMU_IF_addr[31] CORE|MMU_IF_addr[30] CORE|MMU_IF_addr[29] CORE|MMU_IF_addr[28] CORE|MMU_IF_addr[27] CORE|MMU_IF_addr[26] CORE|MMU_IF_addr[25] CORE|MMU_IF_addr[24] CORE|MMU_IF_addr[23] CORE|MMU_IF_addr[22] CORE|MMU_IF_addr[21] CORE|MMU_IF_addr[20] CORE|MMU_IF_addr[19] CORE|MMU_IF_addr[18] CORE|MMU_IF_addr[17] CORE|MMU_IF_addr[16] CORE|MMU_IF_addr[15] CORE|MMU_IF_addr[14] CORE|MMU_IF_addr[13] CORE|MMU_IF_addr[12] CORE|MMU_IF_addr[11] CORE|MMU_IF_addr[10] CORE|MMU_IF_addr[9] CORE|MMU_IF_addr[8] CORE|MMU_IF_addr[7] CORE|MMU_IF_addr[6] CORE|MMU_IF_addr[5] CORE|MMU_IF_addr[4] CORE|MMU_IF_addr[3] CORE|MMU_IF_addr[2] CORE|MMU_IF_addr[1] CORE|MMU_IF_addr[0] -autobundled
netbloc @CORE|MMU_IF_addr 1 4 3 12790 1918 13250J 1638 13870
load netBundle @CORE|AM_ROB 2 CORE|AM_ROB[0][1] CORE|AM_ROB[0][0] -autobundled
netbloc @CORE|AM_ROB 1 1 1 5960
load netBundle @CORE|_rob|rd1 32 CORE|_rob|rd1[31] CORE|_rob|rd1[30] CORE|_rob|rd1[29] CORE|_rob|rd1[28] CORE|_rob|rd1[27] CORE|_rob|rd1[26] CORE|_rob|rd1[25] CORE|_rob|rd1[24] CORE|_rob|rd1[23] CORE|_rob|rd1[22] CORE|_rob|rd1[21] CORE|_rob|rd1[20] CORE|_rob|rd1[19] CORE|_rob|rd1[18] CORE|_rob|rd1[17] CORE|_rob|rd1[16] CORE|_rob|rd1[15] CORE|_rob|rd1[14] CORE|_rob|rd1[13] CORE|_rob|rd1[12] CORE|_rob|rd1[11] CORE|_rob|rd1[10] CORE|_rob|rd1[9] CORE|_rob|rd1[8] CORE|_rob|rd1[7] CORE|_rob|rd1[6] CORE|_rob|rd1[5] CORE|_rob|rd1[4] CORE|_rob|rd1[3] CORE|_rob|rd1[2] CORE|_rob|rd1[1] CORE|_rob|rd1[0] -autobundled
netbloc @CORE|_rob|rd1 1 12 1 9880
load netBundle @CORE|_ifid|i_IF_pc 32 CORE|_ifid|i_IF_pc[31] CORE|_ifid|i_IF_pc[30] CORE|_ifid|i_IF_pc[29] CORE|_ifid|i_IF_pc[28] CORE|_ifid|i_IF_pc[27] CORE|_ifid|i_IF_pc[26] CORE|_ifid|i_IF_pc[25] CORE|_ifid|i_IF_pc[24] CORE|_ifid|i_IF_pc[23] CORE|_ifid|i_IF_pc[22] CORE|_ifid|i_IF_pc[21] CORE|_ifid|i_IF_pc[20] CORE|_ifid|i_IF_pc[19] CORE|_ifid|i_IF_pc[18] CORE|_ifid|i_IF_pc[17] CORE|_ifid|i_IF_pc[16] CORE|_ifid|i_IF_pc[15] CORE|_ifid|i_IF_pc[14] CORE|_ifid|i_IF_pc[13] CORE|_ifid|i_IF_pc[12] CORE|_ifid|i_IF_pc[11] CORE|_ifid|i_IF_pc[10] CORE|_ifid|i_IF_pc[9] CORE|_ifid|i_IF_pc[8] CORE|_ifid|i_IF_pc[7] CORE|_ifid|i_IF_pc[6] CORE|_ifid|i_IF_pc[5] CORE|_ifid|i_IF_pc[4] CORE|_ifid|i_IF_pc[3] CORE|_ifid|i_IF_pc[2] CORE|_ifid|i_IF_pc[1] CORE|_ifid|i_IF_pc[0] -autobundled
netbloc @CORE|_ifid|i_IF_pc 1 0 2 NJ 6138 1790
load netBundle @MEM_read_data 64 MEM_read_data[63] MEM_read_data[62] MEM_read_data[61] MEM_read_data[60] MEM_read_data[59] MEM_read_data[58] MEM_read_data[57] MEM_read_data[56] MEM_read_data[55] MEM_read_data[54] MEM_read_data[53] MEM_read_data[52] MEM_read_data[51] MEM_read_data[50] MEM_read_data[49] MEM_read_data[48] MEM_read_data[47] MEM_read_data[46] MEM_read_data[45] MEM_read_data[44] MEM_read_data[43] MEM_read_data[42] MEM_read_data[41] MEM_read_data[40] MEM_read_data[39] MEM_read_data[38] MEM_read_data[37] MEM_read_data[36] MEM_read_data[35] MEM_read_data[34] MEM_read_data[33] MEM_read_data[32] MEM_read_data[31] MEM_read_data[30] MEM_read_data[29] MEM_read_data[28] MEM_read_data[27] MEM_read_data[26] MEM_read_data[25] MEM_read_data[24] MEM_read_data[23] MEM_read_data[22] MEM_read_data[21] MEM_read_data[20] MEM_read_data[19] MEM_read_data[18] MEM_read_data[17] MEM_read_data[16] MEM_read_data[15] MEM_read_data[14] MEM_read_data[13] MEM_read_data[12] MEM_read_data[11] MEM_read_data[10] MEM_read_data[9] MEM_read_data[8] MEM_read_data[7] MEM_read_data[6] MEM_read_data[5] MEM_read_data[4] MEM_read_data[3] MEM_read_data[2] MEM_read_data[1] MEM_read_data[0] -autobundled
netbloc @MEM_read_data 1 3 3 830 330 NJ 330 1730
load netBundle @CORE|_alu_0|o_ROB_newpc0_i__3_ 32 CORE|_alu_0|o_ROB_newpc0_i__3_n_0 CORE|_alu_0|o_ROB_newpc0_i__3_n_1 CORE|_alu_0|o_ROB_newpc0_i__3_n_2 CORE|_alu_0|o_ROB_newpc0_i__3_n_3 CORE|_alu_0|o_ROB_newpc0_i__3_n_4 CORE|_alu_0|o_ROB_newpc0_i__3_n_5 CORE|_alu_0|o_ROB_newpc0_i__3_n_6 CORE|_alu_0|o_ROB_newpc0_i__3_n_7 CORE|_alu_0|o_ROB_newpc0_i__3_n_8 CORE|_alu_0|o_ROB_newpc0_i__3_n_9 CORE|_alu_0|o_ROB_newpc0_i__3_n_10 CORE|_alu_0|o_ROB_newpc0_i__3_n_11 CORE|_alu_0|o_ROB_newpc0_i__3_n_12 CORE|_alu_0|o_ROB_newpc0_i__3_n_13 CORE|_alu_0|o_ROB_newpc0_i__3_n_14 CORE|_alu_0|o_ROB_newpc0_i__3_n_15 CORE|_alu_0|o_ROB_newpc0_i__3_n_16 CORE|_alu_0|o_ROB_newpc0_i__3_n_17 CORE|_alu_0|o_ROB_newpc0_i__3_n_18 CORE|_alu_0|o_ROB_newpc0_i__3_n_19 CORE|_alu_0|o_ROB_newpc0_i__3_n_20 CORE|_alu_0|o_ROB_newpc0_i__3_n_21 CORE|_alu_0|o_ROB_newpc0_i__3_n_22 CORE|_alu_0|o_ROB_newpc0_i__3_n_23 CORE|_alu_0|o_ROB_newpc0_i__3_n_24 CORE|_alu_0|o_ROB_newpc0_i__3_n_25 CORE|_alu_0|o_ROB_newpc0_i__3_n_26 CORE|_alu_0|o_ROB_newpc0_i__3_n_27 CORE|_alu_0|o_ROB_newpc0_i__3_n_28 CORE|_alu_0|o_ROB_newpc0_i__3_n_29 CORE|_alu_0|o_ROB_newpc0_i__3_n_30 CORE|_alu_0|o_ROB_newpc0_i__3_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_newpc0_i__3_ 1 5 1 3660
load netBundle @CORE|ID_IDSUE_funct3 3 CORE|ID_IDSUE_funct3[2] CORE|ID_IDSUE_funct3[1] CORE|ID_IDSUE_funct3[0] -autobundled
netbloc @CORE|ID_IDSUE_funct3 1 2 1 11380
load netBundle @CORE|_alu_0|i_ROB_u 4 CORE|_alu_0|i_ROB_u[3] CORE|_alu_0|i_ROB_u[2] CORE|_alu_0|i_ROB_u[1] CORE|_alu_0|i_ROB_u[0] -autobundled
netbloc @CORE|_alu_0|i_ROB_u 1 0 1 1500
load netBundle @CORE|_alu_0|o_ROB_result0_i_n_ 32 CORE|_alu_0|o_ROB_result0_i_n_0 CORE|_alu_0|o_ROB_result0_i_n_1 CORE|_alu_0|o_ROB_result0_i_n_2 CORE|_alu_0|o_ROB_result0_i_n_3 CORE|_alu_0|o_ROB_result0_i_n_4 CORE|_alu_0|o_ROB_result0_i_n_5 CORE|_alu_0|o_ROB_result0_i_n_6 CORE|_alu_0|o_ROB_result0_i_n_7 CORE|_alu_0|o_ROB_result0_i_n_8 CORE|_alu_0|o_ROB_result0_i_n_9 CORE|_alu_0|o_ROB_result0_i_n_10 CORE|_alu_0|o_ROB_result0_i_n_11 CORE|_alu_0|o_ROB_result0_i_n_12 CORE|_alu_0|o_ROB_result0_i_n_13 CORE|_alu_0|o_ROB_result0_i_n_14 CORE|_alu_0|o_ROB_result0_i_n_15 CORE|_alu_0|o_ROB_result0_i_n_16 CORE|_alu_0|o_ROB_result0_i_n_17 CORE|_alu_0|o_ROB_result0_i_n_18 CORE|_alu_0|o_ROB_result0_i_n_19 CORE|_alu_0|o_ROB_result0_i_n_20 CORE|_alu_0|o_ROB_result0_i_n_21 CORE|_alu_0|o_ROB_result0_i_n_22 CORE|_alu_0|o_ROB_result0_i_n_23 CORE|_alu_0|o_ROB_result0_i_n_24 CORE|_alu_0|o_ROB_result0_i_n_25 CORE|_alu_0|o_ROB_result0_i_n_26 CORE|_alu_0|o_ROB_result0_i_n_27 CORE|_alu_0|o_ROB_result0_i_n_28 CORE|_alu_0|o_ROB_result0_i_n_29 CORE|_alu_0|o_ROB_result0_i_n_30 CORE|_alu_0|o_ROB_result0_i_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i_n_ 1 5 1 3580
load netBundle @CORE|_mem|o_MMU_raddr_i_n_0 32 CORE|_mem|o_MMU_raddr_i_n_0 CORE|_mem|o_MMU_raddr_i_n_1 CORE|_mem|o_MMU_raddr_i_n_2 CORE|_mem|o_MMU_raddr_i_n_3 CORE|_mem|o_MMU_raddr_i_n_4 CORE|_mem|o_MMU_raddr_i_n_5 CORE|_mem|o_MMU_raddr_i_n_6 CORE|_mem|o_MMU_raddr_i_n_7 CORE|_mem|o_MMU_raddr_i_n_8 CORE|_mem|o_MMU_raddr_i_n_9 CORE|_mem|o_MMU_raddr_i_n_10 CORE|_mem|o_MMU_raddr_i_n_11 CORE|_mem|o_MMU_raddr_i_n_12 CORE|_mem|o_MMU_raddr_i_n_13 CORE|_mem|o_MMU_raddr_i_n_14 CORE|_mem|o_MMU_raddr_i_n_15 CORE|_mem|o_MMU_raddr_i_n_16 CORE|_mem|o_MMU_raddr_i_n_17 CORE|_mem|o_MMU_raddr_i_n_18 CORE|_mem|o_MMU_raddr_i_n_19 CORE|_mem|o_MMU_raddr_i_n_20 CORE|_mem|o_MMU_raddr_i_n_21 CORE|_mem|o_MMU_raddr_i_n_22 CORE|_mem|o_MMU_raddr_i_n_23 CORE|_mem|o_MMU_raddr_i_n_24 CORE|_mem|o_MMU_raddr_i_n_25 CORE|_mem|o_MMU_raddr_i_n_26 CORE|_mem|o_MMU_raddr_i_n_27 CORE|_mem|o_MMU_raddr_i_n_28 CORE|_mem|o_MMU_raddr_i_n_29 CORE|_mem|o_MMU_raddr_i_n_30 CORE|_mem|o_MMU_raddr_i_n_31 -autobundled
netbloc @CORE|_mem|o_MMU_raddr_i_n_0 1 10 1 4950
load netBundle @CORE|_mem|i_IDSUE_cnt 4 CORE|_mem|i_IDSUE_cnt[3] CORE|_mem|i_IDSUE_cnt[2] CORE|_mem|i_IDSUE_cnt[1] CORE|_mem|i_IDSUE_cnt[0] -autobundled
netbloc @CORE|_mem|i_IDSUE_cnt 1 0 2 1600 4828 NJ
load netBundle @CORE|_mem|i_IDSUE_opcode 7 CORE|_mem|i_IDSUE_opcode[6] CORE|_mem|i_IDSUE_opcode[5] CORE|_mem|i_IDSUE_opcode[4] CORE|_mem|i_IDSUE_opcode[3] CORE|_mem|i_IDSUE_opcode[2] CORE|_mem|i_IDSUE_opcode[1] CORE|_mem|i_IDSUE_opcode[0] -autobundled
netbloc @CORE|_mem|i_IDSUE_opcode 1 0 10 NJ 4688 NJ 4688 2230J 4668 2620J 4678 N N 3150J 4658 NJ 4658 3690J 4588 NJ 4588 4490
load netBundle @CORE|ID_IDSUE_pc 32 CORE|ID_IDSUE_pc[31] CORE|ID_IDSUE_pc[30] CORE|ID_IDSUE_pc[29] CORE|ID_IDSUE_pc[28] CORE|ID_IDSUE_pc[27] CORE|ID_IDSUE_pc[26] CORE|ID_IDSUE_pc[25] CORE|ID_IDSUE_pc[24] CORE|ID_IDSUE_pc[23] CORE|ID_IDSUE_pc[22] CORE|ID_IDSUE_pc[21] CORE|ID_IDSUE_pc[20] CORE|ID_IDSUE_pc[19] CORE|ID_IDSUE_pc[18] CORE|ID_IDSUE_pc[17] CORE|ID_IDSUE_pc[16] CORE|ID_IDSUE_pc[15] CORE|ID_IDSUE_pc[14] CORE|ID_IDSUE_pc[13] CORE|ID_IDSUE_pc[12] CORE|ID_IDSUE_pc[11] CORE|ID_IDSUE_pc[10] CORE|ID_IDSUE_pc[9] CORE|ID_IDSUE_pc[8] CORE|ID_IDSUE_pc[7] CORE|ID_IDSUE_pc[6] CORE|ID_IDSUE_pc[5] CORE|ID_IDSUE_pc[4] CORE|ID_IDSUE_pc[3] CORE|ID_IDSUE_pc[2] CORE|ID_IDSUE_pc[1] CORE|ID_IDSUE_pc[0] -autobundled
netbloc @CORE|ID_IDSUE_pc 1 2 1 11520
load netBundle @CORE|ID_IDSUE_opcode 7 CORE|ID_IDSUE_opcode[6] CORE|ID_IDSUE_opcode[5] CORE|ID_IDSUE_opcode[4] CORE|ID_IDSUE_opcode[3] CORE|ID_IDSUE_opcode[2] CORE|ID_IDSUE_opcode[1] CORE|ID_IDSUE_opcode[0] -autobundled
netbloc @CORE|ID_IDSUE_opcode 1 2 1 11460
load netBundle @CORE|_mem|d1 32 CORE|_mem|d1[31] CORE|_mem|d1[30] CORE|_mem|d1[29] CORE|_mem|d1[28] CORE|_mem|d1[27] CORE|_mem|d1[26] CORE|_mem|d1[25] CORE|_mem|d1[24] CORE|_mem|d1[23] CORE|_mem|d1[22] CORE|_mem|d1[21] CORE|_mem|d1[20] CORE|_mem|d1[19] CORE|_mem|d1[18] CORE|_mem|d1[17] CORE|_mem|d1[16] CORE|_mem|d1[15] CORE|_mem|d1[14] CORE|_mem|d1[13] CORE|_mem|d1[12] CORE|_mem|d1[11] CORE|_mem|d1[10] CORE|_mem|d1[9] CORE|_mem|d1[8] CORE|_mem|d1[7] CORE|_mem|d1[6] CORE|_mem|d1[5] CORE|_mem|d1[4] CORE|_mem|d1[3] CORE|_mem|d1[2] CORE|_mem|d1[1] CORE|_mem|d1[0] -autobundled
netbloc @CORE|_mem|d1 1 4 1 2860
load netBundle @CORE|_rob|excp0 2 CORE|_rob|excp0[1] CORE|_rob|excp0[0] -autobundled
netbloc @CORE|_rob|excp0 1 11 1 9460
load netBundle @CORE|_mem|o_ROB_result_i_n_0 32 CORE|_mem|o_ROB_result_i_n_0 CORE|_mem|o_ROB_result_i_n_1 CORE|_mem|o_ROB_result_i_n_2 CORE|_mem|o_ROB_result_i_n_3 CORE|_mem|o_ROB_result_i_n_4 CORE|_mem|o_ROB_result_i_n_5 CORE|_mem|o_ROB_result_i_n_6 CORE|_mem|o_ROB_result_i_n_7 CORE|_mem|o_ROB_result_i_n_8 CORE|_mem|o_ROB_result_i_n_9 CORE|_mem|o_ROB_result_i_n_10 CORE|_mem|o_ROB_result_i_n_11 CORE|_mem|o_ROB_result_i_n_12 CORE|_mem|o_ROB_result_i_n_13 CORE|_mem|o_ROB_result_i_n_14 CORE|_mem|o_ROB_result_i_n_15 CORE|_mem|o_ROB_result_i_n_16 CORE|_mem|o_ROB_result_i_n_17 CORE|_mem|o_ROB_result_i_n_18 CORE|_mem|o_ROB_result_i_n_19 CORE|_mem|o_ROB_result_i_n_20 CORE|_mem|o_ROB_result_i_n_21 CORE|_mem|o_ROB_result_i_n_22 CORE|_mem|o_ROB_result_i_n_23 CORE|_mem|o_ROB_result_i_n_24 CORE|_mem|o_ROB_result_i_n_25 CORE|_mem|o_ROB_result_i_n_26 CORE|_mem|o_ROB_result_i_n_27 CORE|_mem|o_ROB_result_i_n_28 CORE|_mem|o_ROB_result_i_n_29 CORE|_mem|o_ROB_result_i_n_30 CORE|_mem|o_ROB_result_i_n_31 -autobundled
netbloc @CORE|_mem|o_ROB_result_i_n_0 1 10 1 4990
load netBundle @MEM_busy 2 MEM_busy[1] MEM_busy[0] -autobundled
netbloc @MEM_busy 1 3 3 790 290 NJ 290 1770
load netBundle @CORE|_mem|i_IDSUE_excp 2 CORE|_mem|i_IDSUE_excp[1] CORE|_mem|i_IDSUE_excp[0] -autobundled
netbloc @CORE|_mem|i_IDSUE_excp 1 0 12 1460J 4378 NJ 4378 2190J 4368 2620J 4378 NJ 4378 NJ 4378 NJ 4378 NJ 4378 NJ 4378 4430J 4368 5010J 4378 5270
load netBundle @CORE|_rob|o_IDSUE_wdata 32 CORE|_rob|o_IDSUE_wdata[31] CORE|_rob|o_IDSUE_wdata[30] CORE|_rob|o_IDSUE_wdata[29] CORE|_rob|o_IDSUE_wdata[28] CORE|_rob|o_IDSUE_wdata[27] CORE|_rob|o_IDSUE_wdata[26] CORE|_rob|o_IDSUE_wdata[25] CORE|_rob|o_IDSUE_wdata[24] CORE|_rob|o_IDSUE_wdata[23] CORE|_rob|o_IDSUE_wdata[22] CORE|_rob|o_IDSUE_wdata[21] CORE|_rob|o_IDSUE_wdata[20] CORE|_rob|o_IDSUE_wdata[19] CORE|_rob|o_IDSUE_wdata[18] CORE|_rob|o_IDSUE_wdata[17] CORE|_rob|o_IDSUE_wdata[16] CORE|_rob|o_IDSUE_wdata[15] CORE|_rob|o_IDSUE_wdata[14] CORE|_rob|o_IDSUE_wdata[13] CORE|_rob|o_IDSUE_wdata[12] CORE|_rob|o_IDSUE_wdata[11] CORE|_rob|o_IDSUE_wdata[10] CORE|_rob|o_IDSUE_wdata[9] CORE|_rob|o_IDSUE_wdata[8] CORE|_rob|o_IDSUE_wdata[7] CORE|_rob|o_IDSUE_wdata[6] CORE|_rob|o_IDSUE_wdata[5] CORE|_rob|o_IDSUE_wdata[4] CORE|_rob|o_IDSUE_wdata[3] CORE|_rob|o_IDSUE_wdata[2] CORE|_rob|o_IDSUE_wdata[1] CORE|_rob|o_IDSUE_wdata[0] -autobundled
netbloc @CORE|_rob|o_IDSUE_wdata 1 15 1 11150
load netBundle @CORE|_mem|d2 32 CORE|_mem|d2[31] CORE|_mem|d2[30] CORE|_mem|d2[29] CORE|_mem|d2[28] CORE|_mem|d2[27] CORE|_mem|d2[26] CORE|_mem|d2[25] CORE|_mem|d2[24] CORE|_mem|d2[23] CORE|_mem|d2[22] CORE|_mem|d2[21] CORE|_mem|d2[20] CORE|_mem|d2[19] CORE|_mem|d2[18] CORE|_mem|d2[17] CORE|_mem|d2[16] CORE|_mem|d2[15] CORE|_mem|d2[14] CORE|_mem|d2[13] CORE|_mem|d2[12] CORE|_mem|d2[11] CORE|_mem|d2[10] CORE|_mem|d2[9] CORE|_mem|d2[8] CORE|_mem|d2[7] CORE|_mem|d2[6] CORE|_mem|d2[5] CORE|_mem|d2[4] CORE|_mem|d2[3] CORE|_mem|d2[2] CORE|_mem|d2[1] CORE|_mem|d2[0] -autobundled
netbloc @CORE|_mem|d2 1 9 1 4370
load netBundle @CORE|_rob|o_AM_i__0_n_0 36 CORE|_rob|o_AM_i__0_n_0 CORE|_rob|o_AM_i__0_n_1 CORE|_rob|o_AM_i__0_n_2 CORE|_rob|o_AM_i__0_n_3 CORE|_rob|o_AM_i__0_n_4 CORE|_rob|o_AM_i__0_n_5 CORE|_rob|o_AM_i__0_n_6 CORE|_rob|o_AM_i__0_n_7 CORE|_rob|o_AM_i__0_n_8 CORE|_rob|o_AM_i__0_n_9 CORE|_rob|o_AM_i__0_n_10 CORE|_rob|o_AM_i__0_n_11 CORE|_rob|o_AM_i__0_n_12 CORE|_rob|o_AM_i__0_n_13 CORE|_rob|o_AM_i__0_n_14 CORE|_rob|o_AM_i__0_n_15 CORE|_rob|o_AM_i__0_n_16 CORE|_rob|o_AM_i__0_n_17 CORE|_rob|o_AM_i__0_n_18 CORE|_rob|o_AM_i__0_n_19 CORE|_rob|o_AM_i__0_n_20 CORE|_rob|o_AM_i__0_n_21 CORE|_rob|o_AM_i__0_n_22 CORE|_rob|o_AM_i__0_n_23 CORE|_rob|o_AM_i__0_n_24 CORE|_rob|o_AM_i__0_n_25 CORE|_rob|o_AM_i__0_n_26 CORE|_rob|o_AM_i__0_n_27 CORE|_rob|o_AM_i__0_n_28 CORE|_rob|o_AM_i__0_n_29 CORE|_rob|o_AM_i__0_n_30 CORE|_rob|o_AM_i__0_n_31 CORE|_rob|o_AM_i__0_n_32 CORE|_rob|o_AM_i__0_n_33 CORE|_rob|o_AM_i__0_n_34 CORE|_rob|o_AM_i__0_n_35 -autobundled
netbloc @CORE|_rob|o_AM_i__0_n_0 1 14 1 10710
load netBundle @CORE|_mem|d1_i_n_0 32 CORE|_mem|d1_i_n_0 CORE|_mem|d1_i_n_1 CORE|_mem|d1_i_n_2 CORE|_mem|d1_i_n_3 CORE|_mem|d1_i_n_4 CORE|_mem|d1_i_n_5 CORE|_mem|d1_i_n_6 CORE|_mem|d1_i_n_7 CORE|_mem|d1_i_n_8 CORE|_mem|d1_i_n_9 CORE|_mem|d1_i_n_10 CORE|_mem|d1_i_n_11 CORE|_mem|d1_i_n_12 CORE|_mem|d1_i_n_13 CORE|_mem|d1_i_n_14 CORE|_mem|d1_i_n_15 CORE|_mem|d1_i_n_16 CORE|_mem|d1_i_n_17 CORE|_mem|d1_i_n_18 CORE|_mem|d1_i_n_19 CORE|_mem|d1_i_n_20 CORE|_mem|d1_i_n_21 CORE|_mem|d1_i_n_22 CORE|_mem|d1_i_n_23 CORE|_mem|d1_i_n_24 CORE|_mem|d1_i_n_25 CORE|_mem|d1_i_n_26 CORE|_mem|d1_i_n_27 CORE|_mem|d1_i_n_28 CORE|_mem|d1_i_n_29 CORE|_mem|d1_i_n_30 CORE|_mem|d1_i_n_31 -autobundled
netbloc @CORE|_mem|d1_i_n_0 1 3 1 2600
load netBundle @CORE|busy 2 CORE|busy[1] CORE|busy[0] -autobundled
netbloc @CORE|busy 1 0 6 NJ 6478 6240J 3406 11920J 2098 NJ 2098 NJ 2098 13350J
load netBundle @CORE|ROB_IDSUE_wdata 32 CORE|ROB_IDSUE_wdata[31] CORE|ROB_IDSUE_wdata[30] CORE|ROB_IDSUE_wdata[29] CORE|ROB_IDSUE_wdata[28] CORE|ROB_IDSUE_wdata[27] CORE|ROB_IDSUE_wdata[26] CORE|ROB_IDSUE_wdata[25] CORE|ROB_IDSUE_wdata[24] CORE|ROB_IDSUE_wdata[23] CORE|ROB_IDSUE_wdata[22] CORE|ROB_IDSUE_wdata[21] CORE|ROB_IDSUE_wdata[20] CORE|ROB_IDSUE_wdata[19] CORE|ROB_IDSUE_wdata[18] CORE|ROB_IDSUE_wdata[17] CORE|ROB_IDSUE_wdata[16] CORE|ROB_IDSUE_wdata[15] CORE|ROB_IDSUE_wdata[14] CORE|ROB_IDSUE_wdata[13] CORE|ROB_IDSUE_wdata[12] CORE|ROB_IDSUE_wdata[11] CORE|ROB_IDSUE_wdata[10] CORE|ROB_IDSUE_wdata[9] CORE|ROB_IDSUE_wdata[8] CORE|ROB_IDSUE_wdata[7] CORE|ROB_IDSUE_wdata[6] CORE|ROB_IDSUE_wdata[5] CORE|ROB_IDSUE_wdata[4] CORE|ROB_IDSUE_wdata[3] CORE|ROB_IDSUE_wdata[2] CORE|ROB_IDSUE_wdata[1] CORE|ROB_IDSUE_wdata[0] -autobundled
netbloc @CORE|ROB_IDSUE_wdata 1 2 1 11420
load netBundle @CORE|_mem|addr 32 CORE|_mem|addr[31] CORE|_mem|addr[30] CORE|_mem|addr[29] CORE|_mem|addr[28] CORE|_mem|addr[27] CORE|_mem|addr[26] CORE|_mem|addr[25] CORE|_mem|addr[24] CORE|_mem|addr[23] CORE|_mem|addr[22] CORE|_mem|addr[21] CORE|_mem|addr[20] CORE|_mem|addr[19] CORE|_mem|addr[18] CORE|_mem|addr[17] CORE|_mem|addr[16] CORE|_mem|addr[15] CORE|_mem|addr[14] CORE|_mem|addr[13] CORE|_mem|addr[12] CORE|_mem|addr[11] CORE|_mem|addr[10] CORE|_mem|addr[9] CORE|_mem|addr[8] CORE|_mem|addr[7] CORE|_mem|addr[6] CORE|_mem|addr[5] CORE|_mem|addr[4] CORE|_mem|addr[3] CORE|_mem|addr[2] CORE|_mem|addr[1] CORE|_mem|addr[0] -autobundled
netbloc @CORE|_mem|addr 1 6 5 3370 4758 3730 4818 4040J 4768 4450 5098 NJ
load netBundle @CORE|_mem|i_IDSUE_d1 32 CORE|_mem|i_IDSUE_d1[31] CORE|_mem|i_IDSUE_d1[30] CORE|_mem|i_IDSUE_d1[29] CORE|_mem|i_IDSUE_d1[28] CORE|_mem|i_IDSUE_d1[27] CORE|_mem|i_IDSUE_d1[26] CORE|_mem|i_IDSUE_d1[25] CORE|_mem|i_IDSUE_d1[24] CORE|_mem|i_IDSUE_d1[23] CORE|_mem|i_IDSUE_d1[22] CORE|_mem|i_IDSUE_d1[21] CORE|_mem|i_IDSUE_d1[20] CORE|_mem|i_IDSUE_d1[19] CORE|_mem|i_IDSUE_d1[18] CORE|_mem|i_IDSUE_d1[17] CORE|_mem|i_IDSUE_d1[16] CORE|_mem|i_IDSUE_d1[15] CORE|_mem|i_IDSUE_d1[14] CORE|_mem|i_IDSUE_d1[13] CORE|_mem|i_IDSUE_d1[12] CORE|_mem|i_IDSUE_d1[11] CORE|_mem|i_IDSUE_d1[10] CORE|_mem|i_IDSUE_d1[9] CORE|_mem|i_IDSUE_d1[8] CORE|_mem|i_IDSUE_d1[7] CORE|_mem|i_IDSUE_d1[6] CORE|_mem|i_IDSUE_d1[5] CORE|_mem|i_IDSUE_d1[4] CORE|_mem|i_IDSUE_d1[3] CORE|_mem|i_IDSUE_d1[2] CORE|_mem|i_IDSUE_d1[1] CORE|_mem|i_IDSUE_d1[0] -autobundled
netbloc @CORE|_mem|i_IDSUE_d1 1 0 3 NJ 4508 NJ 4508 2270
load netBundle @CORE|IDSUE_ALU 471 CORE|IDSUE_ALU[2][156] CORE|IDSUE_ALU[2][155] CORE|IDSUE_ALU[2][154] CORE|IDSUE_ALU[2][153] CORE|IDSUE_ALU[2][152] CORE|IDSUE_ALU[2][151] CORE|IDSUE_ALU[2][150] CORE|IDSUE_ALU[2][149] CORE|IDSUE_ALU[2][148] CORE|IDSUE_ALU[2][147] CORE|IDSUE_ALU[2][146] CORE|IDSUE_ALU[2][145] CORE|IDSUE_ALU[2][144] CORE|IDSUE_ALU[2][143] CORE|IDSUE_ALU[2][142] CORE|IDSUE_ALU[2][141] CORE|IDSUE_ALU[2][140] CORE|IDSUE_ALU[2][139] CORE|IDSUE_ALU[2][138] CORE|IDSUE_ALU[2][137] CORE|IDSUE_ALU[2][136] CORE|IDSUE_ALU[2][135] CORE|IDSUE_ALU[2][134] CORE|IDSUE_ALU[2][133] CORE|IDSUE_ALU[2][132] CORE|IDSUE_ALU[2][131] CORE|IDSUE_ALU[2][130] CORE|IDSUE_ALU[2][129] CORE|IDSUE_ALU[2][128] CORE|IDSUE_ALU[2][127] CORE|IDSUE_ALU[2][126] CORE|IDSUE_ALU[2][125] CORE|IDSUE_ALU[2][124] CORE|IDSUE_ALU[2][123] CORE|IDSUE_ALU[2][122] CORE|IDSUE_ALU[2][121] CORE|IDSUE_ALU[2][120] CORE|IDSUE_ALU[2][119] CORE|IDSUE_ALU[2][118] CORE|IDSUE_ALU[2][117] CORE|IDSUE_ALU[2][116] CORE|IDSUE_ALU[2][115] CORE|IDSUE_ALU[2][114] CORE|IDSUE_ALU[2][113] CORE|IDSUE_ALU[2][112] CORE|IDSUE_ALU[2][111] CORE|IDSUE_ALU[2][110] CORE|IDSUE_ALU[2][109] CORE|IDSUE_ALU[2][108] CORE|IDSUE_ALU[2][107] CORE|IDSUE_ALU[2][106] CORE|IDSUE_ALU[2][105] CORE|IDSUE_ALU[2][104] CORE|IDSUE_ALU[2][103] CORE|IDSUE_ALU[2][102] CORE|IDSUE_ALU[2][101] CORE|IDSUE_ALU[2][100] CORE|IDSUE_ALU[2][99] CORE|IDSUE_ALU[2][98] CORE|IDSUE_ALU[2][97] CORE|IDSUE_ALU[2][96] CORE|IDSUE_ALU[2][95] CORE|IDSUE_ALU[2][94] CORE|IDSUE_ALU[2][93] CORE|IDSUE_ALU[2][92] CORE|IDSUE_ALU[2][91] CORE|IDSUE_ALU[2][90] CORE|IDSUE_ALU[2][89] CORE|IDSUE_ALU[2][88] CORE|IDSUE_ALU[2][87] CORE|IDSUE_ALU[2][86] CORE|IDSUE_ALU[2][85] CORE|IDSUE_ALU[2][84] CORE|IDSUE_ALU[2][83] CORE|IDSUE_ALU[2][82] CORE|IDSUE_ALU[2][81] CORE|IDSUE_ALU[2][80] CORE|IDSUE_ALU[2][79] CORE|IDSUE_ALU[2][78] CORE|IDSUE_ALU[2][77] CORE|IDSUE_ALU[2][76] CORE|IDSUE_ALU[2][75] CORE|IDSUE_ALU[2][74] CORE|IDSUE_ALU[2][73] CORE|IDSUE_ALU[2][72] CORE|IDSUE_ALU[2][71] CORE|IDSUE_ALU[2][70] CORE|IDSUE_ALU[2][69] CORE|IDSUE_ALU[2][68] CORE|IDSUE_ALU[2][67] CORE|IDSUE_ALU[2][66] CORE|IDSUE_ALU[2][65] CORE|IDSUE_ALU[2][64] CORE|IDSUE_ALU[2][63] CORE|IDSUE_ALU[2][62] CORE|IDSUE_ALU[2][61] CORE|IDSUE_ALU[2][60] CORE|IDSUE_ALU[2][59] CORE|IDSUE_ALU[2][58] CORE|IDSUE_ALU[2][57] CORE|IDSUE_ALU[2][56] CORE|IDSUE_ALU[2][55] CORE|IDSUE_ALU[2][54] CORE|IDSUE_ALU[2][53] CORE|IDSUE_ALU[2][52] CORE|IDSUE_ALU[2][51] CORE|IDSUE_ALU[2][50] CORE|IDSUE_ALU[2][49] CORE|IDSUE_ALU[2][48] CORE|IDSUE_ALU[2][47] CORE|IDSUE_ALU[2][46] CORE|IDSUE_ALU[2][45] CORE|IDSUE_ALU[2][44] CORE|IDSUE_ALU[2][43] CORE|IDSUE_ALU[2][42] CORE|IDSUE_ALU[2][41] CORE|IDSUE_ALU[2][40] CORE|IDSUE_ALU[2][39] CORE|IDSUE_ALU[2][38] CORE|IDSUE_ALU[2][37] CORE|IDSUE_ALU[2][36] CORE|IDSUE_ALU[2][35] CORE|IDSUE_ALU[2][34] CORE|IDSUE_ALU[2][33] CORE|IDSUE_ALU[2][32] CORE|IDSUE_ALU[2][31] CORE|IDSUE_ALU[2][30] CORE|IDSUE_ALU[2][29] CORE|IDSUE_ALU[2][28] CORE|IDSUE_ALU[2][27] CORE|IDSUE_ALU[2][26] CORE|IDSUE_ALU[2][25] CORE|IDSUE_ALU[2][24] CORE|IDSUE_ALU[2][23] CORE|IDSUE_ALU[2][22] CORE|IDSUE_ALU[2][21] CORE|IDSUE_ALU[2][20] CORE|IDSUE_ALU[2][19] CORE|IDSUE_ALU[2][18] CORE|IDSUE_ALU[2][17] CORE|IDSUE_ALU[2][16] CORE|IDSUE_ALU[2][15] CORE|IDSUE_ALU[2][14] CORE|IDSUE_ALU[2][13] CORE|IDSUE_ALU[2][12] CORE|IDSUE_ALU[2][11] CORE|IDSUE_ALU[2][10] CORE|IDSUE_ALU[2][9] CORE|IDSUE_ALU[2][8] CORE|IDSUE_ALU[2][7] CORE|IDSUE_ALU[2][6] CORE|IDSUE_ALU[2][5] CORE|IDSUE_ALU[2][4] CORE|IDSUE_ALU[2][3] CORE|IDSUE_ALU[2][2] CORE|IDSUE_ALU[2][1] CORE|IDSUE_ALU[2][0] CORE|IDSUE_ALU[1][156] CORE|IDSUE_ALU[1][155] CORE|IDSUE_ALU[1][154] CORE|IDSUE_ALU[1][153] CORE|IDSUE_ALU[1][152] CORE|IDSUE_ALU[1][151] CORE|IDSUE_ALU[1][150] CORE|IDSUE_ALU[1][149] CORE|IDSUE_ALU[1][148] CORE|IDSUE_ALU[1][147] CORE|IDSUE_ALU[1][146] CORE|IDSUE_ALU[1][145] CORE|IDSUE_ALU[1][144] CORE|IDSUE_ALU[1][143] CORE|IDSUE_ALU[1][142] CORE|IDSUE_ALU[1][141] CORE|IDSUE_ALU[1][140] CORE|IDSUE_ALU[1][139] CORE|IDSUE_ALU[1][138] CORE|IDSUE_ALU[1][137] CORE|IDSUE_ALU[1][136] CORE|IDSUE_ALU[1][135] CORE|IDSUE_ALU[1][134] CORE|IDSUE_ALU[1][133] CORE|IDSUE_ALU[1][132] CORE|IDSUE_ALU[1][131] CORE|IDSUE_ALU[1][130] CORE|IDSUE_ALU[1][129] CORE|IDSUE_ALU[1][128] CORE|IDSUE_ALU[1][127] CORE|IDSUE_ALU[1][126] CORE|IDSUE_ALU[1][125] CORE|IDSUE_ALU[1][124] CORE|IDSUE_ALU[1][123] CORE|IDSUE_ALU[1][122] CORE|IDSUE_ALU[1][121] CORE|IDSUE_ALU[1][120] CORE|IDSUE_ALU[1][119] CORE|IDSUE_ALU[1][118] CORE|IDSUE_ALU[1][117] CORE|IDSUE_ALU[1][116] CORE|IDSUE_ALU[1][115] CORE|IDSUE_ALU[1][114] CORE|IDSUE_ALU[1][113] CORE|IDSUE_ALU[1][112] CORE|IDSUE_ALU[1][111] CORE|IDSUE_ALU[1][110] CORE|IDSUE_ALU[1][109] CORE|IDSUE_ALU[1][108] CORE|IDSUE_ALU[1][107] CORE|IDSUE_ALU[1][106] CORE|IDSUE_ALU[1][105] CORE|IDSUE_ALU[1][104] CORE|IDSUE_ALU[1][103] CORE|IDSUE_ALU[1][102] CORE|IDSUE_ALU[1][101] CORE|IDSUE_ALU[1][100] CORE|IDSUE_ALU[1][99] CORE|IDSUE_ALU[1][98] CORE|IDSUE_ALU[1][97] CORE|IDSUE_ALU[1][96] CORE|IDSUE_ALU[1][95] CORE|IDSUE_ALU[1][94] CORE|IDSUE_ALU[1][93] CORE|IDSUE_ALU[1][92] CORE|IDSUE_ALU[1][91] CORE|IDSUE_ALU[1][90] CORE|IDSUE_ALU[1][89] CORE|IDSUE_ALU[1][88] CORE|IDSUE_ALU[1][87] CORE|IDSUE_ALU[1][86] CORE|IDSUE_ALU[1][85] CORE|IDSUE_ALU[1][84] CORE|IDSUE_ALU[1][83] CORE|IDSUE_ALU[1][82] CORE|IDSUE_ALU[1][81] CORE|IDSUE_ALU[1][80] CORE|IDSUE_ALU[1][79] CORE|IDSUE_ALU[1][78] CORE|IDSUE_ALU[1][77] CORE|IDSUE_ALU[1][76] CORE|IDSUE_ALU[1][75] CORE|IDSUE_ALU[1][74] CORE|IDSUE_ALU[1][73] CORE|IDSUE_ALU[1][72] CORE|IDSUE_ALU[1][71] CORE|IDSUE_ALU[1][70] CORE|IDSUE_ALU[1][69] CORE|IDSUE_ALU[1][68] CORE|IDSUE_ALU[1][67] CORE|IDSUE_ALU[1][66] CORE|IDSUE_ALU[1][65] CORE|IDSUE_ALU[1][64] CORE|IDSUE_ALU[1][63] CORE|IDSUE_ALU[1][62] CORE|IDSUE_ALU[1][61] CORE|IDSUE_ALU[1][60] CORE|IDSUE_ALU[1][59] CORE|IDSUE_ALU[1][58] CORE|IDSUE_ALU[1][57] CORE|IDSUE_ALU[1][56] CORE|IDSUE_ALU[1][55] CORE|IDSUE_ALU[1][54] CORE|IDSUE_ALU[1][53] CORE|IDSUE_ALU[1][52] CORE|IDSUE_ALU[1][51] CORE|IDSUE_ALU[1][50] CORE|IDSUE_ALU[1][49] CORE|IDSUE_ALU[1][48] CORE|IDSUE_ALU[1][47] CORE|IDSUE_ALU[1][46] CORE|IDSUE_ALU[1][45] CORE|IDSUE_ALU[1][44] CORE|IDSUE_ALU[1][43] CORE|IDSUE_ALU[1][42] CORE|IDSUE_ALU[1][41] CORE|IDSUE_ALU[1][40] CORE|IDSUE_ALU[1][39] CORE|IDSUE_ALU[1][38] CORE|IDSUE_ALU[1][37] CORE|IDSUE_ALU[1][36] CORE|IDSUE_ALU[1][35] CORE|IDSUE_ALU[1][34] CORE|IDSUE_ALU[1][33] CORE|IDSUE_ALU[1][32] CORE|IDSUE_ALU[1][31] CORE|IDSUE_ALU[1][30] CORE|IDSUE_ALU[1][29] CORE|IDSUE_ALU[1][28] CORE|IDSUE_ALU[1][27] CORE|IDSUE_ALU[1][26] CORE|IDSUE_ALU[1][25] CORE|IDSUE_ALU[1][24] CORE|IDSUE_ALU[1][23] CORE|IDSUE_ALU[1][22] CORE|IDSUE_ALU[1][21] CORE|IDSUE_ALU[1][20] CORE|IDSUE_ALU[1][19] CORE|IDSUE_ALU[1][18] CORE|IDSUE_ALU[1][17] CORE|IDSUE_ALU[1][16] CORE|IDSUE_ALU[1][15] CORE|IDSUE_ALU[1][14] CORE|IDSUE_ALU[1][13] CORE|IDSUE_ALU[1][12] CORE|IDSUE_ALU[1][11] CORE|IDSUE_ALU[1][10] CORE|IDSUE_ALU[1][9] CORE|IDSUE_ALU[1][8] CORE|IDSUE_ALU[1][7] CORE|IDSUE_ALU[1][6] CORE|IDSUE_ALU[1][5] CORE|IDSUE_ALU[1][4] CORE|IDSUE_ALU[1][3] CORE|IDSUE_ALU[1][2] CORE|IDSUE_ALU[1][1] CORE|IDSUE_ALU[1][0] CORE|IDSUE_ALU[0][156] CORE|IDSUE_ALU[0][155] CORE|IDSUE_ALU[0][154] CORE|IDSUE_ALU[0][153] CORE|IDSUE_ALU[0][152] CORE|IDSUE_ALU[0][151] CORE|IDSUE_ALU[0][150] CORE|IDSUE_ALU[0][149] CORE|IDSUE_ALU[0][148] CORE|IDSUE_ALU[0][147] CORE|IDSUE_ALU[0][146] CORE|IDSUE_ALU[0][145] CORE|IDSUE_ALU[0][144] CORE|IDSUE_ALU[0][143] CORE|IDSUE_ALU[0][142] CORE|IDSUE_ALU[0][141] CORE|IDSUE_ALU[0][140] CORE|IDSUE_ALU[0][139] CORE|IDSUE_ALU[0][138] CORE|IDSUE_ALU[0][137] CORE|IDSUE_ALU[0][136] CORE|IDSUE_ALU[0][135] CORE|IDSUE_ALU[0][134] CORE|IDSUE_ALU[0][133] CORE|IDSUE_ALU[0][132] CORE|IDSUE_ALU[0][131] CORE|IDSUE_ALU[0][130] CORE|IDSUE_ALU[0][129] CORE|IDSUE_ALU[0][128] CORE|IDSUE_ALU[0][127] CORE|IDSUE_ALU[0][126] CORE|IDSUE_ALU[0][125] CORE|IDSUE_ALU[0][124] CORE|IDSUE_ALU[0][123] CORE|IDSUE_ALU[0][122] CORE|IDSUE_ALU[0][121] CORE|IDSUE_ALU[0][120] CORE|IDSUE_ALU[0][119] CORE|IDSUE_ALU[0][118] CORE|IDSUE_ALU[0][117] CORE|IDSUE_ALU[0][116] CORE|IDSUE_ALU[0][115] CORE|IDSUE_ALU[0][114] CORE|IDSUE_ALU[0][113] CORE|IDSUE_ALU[0][112] CORE|IDSUE_ALU[0][111] CORE|IDSUE_ALU[0][110] CORE|IDSUE_ALU[0][109] CORE|IDSUE_ALU[0][108] CORE|IDSUE_ALU[0][107] CORE|IDSUE_ALU[0][106] CORE|IDSUE_ALU[0][105] CORE|IDSUE_ALU[0][104] CORE|IDSUE_ALU[0][103] CORE|IDSUE_ALU[0][102] CORE|IDSUE_ALU[0][101] CORE|IDSUE_ALU[0][100] CORE|IDSUE_ALU[0][99] CORE|IDSUE_ALU[0][98] CORE|IDSUE_ALU[0][97] CORE|IDSUE_ALU[0][96] CORE|IDSUE_ALU[0][95] CORE|IDSUE_ALU[0][94] CORE|IDSUE_ALU[0][93] CORE|IDSUE_ALU[0][92] CORE|IDSUE_ALU[0][91] CORE|IDSUE_ALU[0][90] CORE|IDSUE_ALU[0][89] CORE|IDSUE_ALU[0][88] CORE|IDSUE_ALU[0][87] CORE|IDSUE_ALU[0][86] CORE|IDSUE_ALU[0][85] CORE|IDSUE_ALU[0][84] CORE|IDSUE_ALU[0][83] CORE|IDSUE_ALU[0][82] CORE|IDSUE_ALU[0][81] CORE|IDSUE_ALU[0][80] CORE|IDSUE_ALU[0][79] CORE|IDSUE_ALU[0][78] CORE|IDSUE_ALU[0][77] CORE|IDSUE_ALU[0][76] CORE|IDSUE_ALU[0][75] CORE|IDSUE_ALU[0][74] CORE|IDSUE_ALU[0][73] CORE|IDSUE_ALU[0][72] CORE|IDSUE_ALU[0][71] CORE|IDSUE_ALU[0][70] CORE|IDSUE_ALU[0][69] CORE|IDSUE_ALU[0][68] CORE|IDSUE_ALU[0][67] CORE|IDSUE_ALU[0][66] CORE|IDSUE_ALU[0][65] CORE|IDSUE_ALU[0][64] CORE|IDSUE_ALU[0][63] CORE|IDSUE_ALU[0][62] CORE|IDSUE_ALU[0][61] CORE|IDSUE_ALU[0][60] CORE|IDSUE_ALU[0][59] CORE|IDSUE_ALU[0][58] CORE|IDSUE_ALU[0][57] CORE|IDSUE_ALU[0][56] CORE|IDSUE_ALU[0][55] CORE|IDSUE_ALU[0][54] CORE|IDSUE_ALU[0][53] CORE|IDSUE_ALU[0][52] CORE|IDSUE_ALU[0][51] CORE|IDSUE_ALU[0][50] CORE|IDSUE_ALU[0][49] CORE|IDSUE_ALU[0][48] CORE|IDSUE_ALU[0][47] CORE|IDSUE_ALU[0][46] CORE|IDSUE_ALU[0][45] CORE|IDSUE_ALU[0][44] CORE|IDSUE_ALU[0][43] CORE|IDSUE_ALU[0][42] CORE|IDSUE_ALU[0][41] CORE|IDSUE_ALU[0][40] CORE|IDSUE_ALU[0][39] CORE|IDSUE_ALU[0][38] CORE|IDSUE_ALU[0][37] CORE|IDSUE_ALU[0][36] CORE|IDSUE_ALU[0][35] CORE|IDSUE_ALU[0][34] CORE|IDSUE_ALU[0][33] CORE|IDSUE_ALU[0][32] CORE|IDSUE_ALU[0][31] CORE|IDSUE_ALU[0][30] CORE|IDSUE_ALU[0][29] CORE|IDSUE_ALU[0][28] CORE|IDSUE_ALU[0][27] CORE|IDSUE_ALU[0][26] CORE|IDSUE_ALU[0][25] CORE|IDSUE_ALU[0][24] CORE|IDSUE_ALU[0][23] CORE|IDSUE_ALU[0][22] CORE|IDSUE_ALU[0][21] CORE|IDSUE_ALU[0][20] CORE|IDSUE_ALU[0][19] CORE|IDSUE_ALU[0][18] CORE|IDSUE_ALU[0][17] CORE|IDSUE_ALU[0][16] CORE|IDSUE_ALU[0][15] CORE|IDSUE_ALU[0][14] CORE|IDSUE_ALU[0][13] CORE|IDSUE_ALU[0][12] CORE|IDSUE_ALU[0][11] CORE|IDSUE_ALU[0][10] CORE|IDSUE_ALU[0][9] CORE|IDSUE_ALU[0][8] CORE|IDSUE_ALU[0][7] CORE|IDSUE_ALU[0][6] CORE|IDSUE_ALU[0][5] CORE|IDSUE_ALU[0][4] CORE|IDSUE_ALU[0][3] CORE|IDSUE_ALU[0][2] CORE|IDSUE_ALU[0][1] CORE|IDSUE_ALU[0][0] -autobundled
netbloc @CORE|IDSUE_ALU 1 0 4 1180 5718 5980J 2666 11360J 1298 12360
load netBundle @CORE|ID_IDSUE_rs1 5 CORE|ID_IDSUE_rs1[4] CORE|ID_IDSUE_rs1[3] CORE|ID_IDSUE_rs1[2] CORE|ID_IDSUE_rs1[1] CORE|ID_IDSUE_rs1[0] -autobundled
netbloc @CORE|ID_IDSUE_rs1 1 2 1 11600
load netBundle @CORE|_mem|i_IDSUE_d2 32 CORE|_mem|i_IDSUE_d2[31] CORE|_mem|i_IDSUE_d2[30] CORE|_mem|i_IDSUE_d2[29] CORE|_mem|i_IDSUE_d2[28] CORE|_mem|i_IDSUE_d2[27] CORE|_mem|i_IDSUE_d2[26] CORE|_mem|i_IDSUE_d2[25] CORE|_mem|i_IDSUE_d2[24] CORE|_mem|i_IDSUE_d2[23] CORE|_mem|i_IDSUE_d2[22] CORE|_mem|i_IDSUE_d2[21] CORE|_mem|i_IDSUE_d2[20] CORE|_mem|i_IDSUE_d2[19] CORE|_mem|i_IDSUE_d2[18] CORE|_mem|i_IDSUE_d2[17] CORE|_mem|i_IDSUE_d2[16] CORE|_mem|i_IDSUE_d2[15] CORE|_mem|i_IDSUE_d2[14] CORE|_mem|i_IDSUE_d2[13] CORE|_mem|i_IDSUE_d2[12] CORE|_mem|i_IDSUE_d2[11] CORE|_mem|i_IDSUE_d2[10] CORE|_mem|i_IDSUE_d2[9] CORE|_mem|i_IDSUE_d2[8] CORE|_mem|i_IDSUE_d2[7] CORE|_mem|i_IDSUE_d2[6] CORE|_mem|i_IDSUE_d2[5] CORE|_mem|i_IDSUE_d2[4] CORE|_mem|i_IDSUE_d2[3] CORE|_mem|i_IDSUE_d2[2] CORE|_mem|i_IDSUE_d2[1] CORE|_mem|i_IDSUE_d2[0] -autobundled
netbloc @CORE|_mem|i_IDSUE_d2 1 0 9 1500J 5248 NJ 5248 NJ 5248 NJ 5248 NJ 5248 NJ 5248 NJ 5248 NJ 5248 NJ
load netBundle @CORE|ROB_IDSUE_free 4 CORE|ROB_IDSUE_free[3] CORE|ROB_IDSUE_free[2] CORE|ROB_IDSUE_free[1] CORE|ROB_IDSUE_free[0] -autobundled
netbloc @CORE|ROB_IDSUE_free 1 2 1 11560
load netBundle @CORE|_rob|cnt0 4 CORE|_rob|cnt0[3] CORE|_rob|cnt0[2] CORE|_rob|cnt0[1] CORE|_rob|cnt0[0] -autobundled
netbloc @CORE|_rob|cnt0 1 2 1 N
load netBundle @CORE|MMU_MEM_raddr 32 CORE|MMU_MEM_raddr[31] CORE|MMU_MEM_raddr[30] CORE|MMU_MEM_raddr[29] CORE|MMU_MEM_raddr[28] CORE|MMU_MEM_raddr[27] CORE|MMU_MEM_raddr[26] CORE|MMU_MEM_raddr[25] CORE|MMU_MEM_raddr[24] CORE|MMU_MEM_raddr[23] CORE|MMU_MEM_raddr[22] CORE|MMU_MEM_raddr[21] CORE|MMU_MEM_raddr[20] CORE|MMU_MEM_raddr[19] CORE|MMU_MEM_raddr[18] CORE|MMU_MEM_raddr[17] CORE|MMU_MEM_raddr[16] CORE|MMU_MEM_raddr[15] CORE|MMU_MEM_raddr[14] CORE|MMU_MEM_raddr[13] CORE|MMU_MEM_raddr[12] CORE|MMU_MEM_raddr[11] CORE|MMU_MEM_raddr[10] CORE|MMU_MEM_raddr[9] CORE|MMU_MEM_raddr[8] CORE|MMU_MEM_raddr[7] CORE|MMU_MEM_raddr[6] CORE|MMU_MEM_raddr[5] CORE|MMU_MEM_raddr[4] CORE|MMU_MEM_raddr[3] CORE|MMU_MEM_raddr[2] CORE|MMU_MEM_raddr[1] CORE|MMU_MEM_raddr[0] -autobundled
netbloc @CORE|MMU_MEM_raddr 1 0 7 1100 6398 6160J 3326 11840J 2018 NJ 2018 NJ 2018 NJ 2018 13870
load netBundle @CORE|ID_IDSUE_rs2 5 CORE|ID_IDSUE_rs2[4] CORE|ID_IDSUE_rs2[3] CORE|ID_IDSUE_rs2[2] CORE|ID_IDSUE_rs2[1] CORE|ID_IDSUE_rs2[0] -autobundled
netbloc @CORE|ID_IDSUE_rs2 1 2 1 11620
load netBundle @CORE|_ifid|o_ID_inst 32 CORE|_ifid|o_ID_inst[31] CORE|_ifid|o_ID_inst[30] CORE|_ifid|o_ID_inst[29] CORE|_ifid|o_ID_inst[28] CORE|_ifid|o_ID_inst[27] CORE|_ifid|o_ID_inst[26] CORE|_ifid|o_ID_inst[25] CORE|_ifid|o_ID_inst[24] CORE|_ifid|o_ID_inst[23] CORE|_ifid|o_ID_inst[22] CORE|_ifid|o_ID_inst[21] CORE|_ifid|o_ID_inst[20] CORE|_ifid|o_ID_inst[19] CORE|_ifid|o_ID_inst[18] CORE|_ifid|o_ID_inst[17] CORE|_ifid|o_ID_inst[16] CORE|_ifid|o_ID_inst[15] CORE|_ifid|o_ID_inst[14] CORE|_ifid|o_ID_inst[13] CORE|_ifid|o_ID_inst[12] CORE|_ifid|o_ID_inst[11] CORE|_ifid|o_ID_inst[10] CORE|_ifid|o_ID_inst[9] CORE|_ifid|o_ID_inst[8] CORE|_ifid|o_ID_inst[7] CORE|_ifid|o_ID_inst[6] CORE|_ifid|o_ID_inst[5] CORE|_ifid|o_ID_inst[4] CORE|_ifid|o_ID_inst[3] CORE|_ifid|o_ID_inst[2] CORE|_ifid|o_ID_inst[1] CORE|_ifid|o_ID_inst[0] -autobundled
netbloc @CORE|_ifid|o_ID_inst 1 2 1 N
load netBundle @CORE|_ifid|o_ID_pc 32 CORE|_ifid|o_ID_pc[31] CORE|_ifid|o_ID_pc[30] CORE|_ifid|o_ID_pc[29] CORE|_ifid|o_ID_pc[28] CORE|_ifid|o_ID_pc[27] CORE|_ifid|o_ID_pc[26] CORE|_ifid|o_ID_pc[25] CORE|_ifid|o_ID_pc[24] CORE|_ifid|o_ID_pc[23] CORE|_ifid|o_ID_pc[22] CORE|_ifid|o_ID_pc[21] CORE|_ifid|o_ID_pc[20] CORE|_ifid|o_ID_pc[19] CORE|_ifid|o_ID_pc[18] CORE|_ifid|o_ID_pc[17] CORE|_ifid|o_ID_pc[16] CORE|_ifid|o_ID_pc[15] CORE|_ifid|o_ID_pc[14] CORE|_ifid|o_ID_pc[13] CORE|_ifid|o_ID_pc[12] CORE|_ifid|o_ID_pc[11] CORE|_ifid|o_ID_pc[10] CORE|_ifid|o_ID_pc[9] CORE|_ifid|o_ID_pc[8] CORE|_ifid|o_ID_pc[7] CORE|_ifid|o_ID_pc[6] CORE|_ifid|o_ID_pc[5] CORE|_ifid|o_ID_pc[4] CORE|_ifid|o_ID_pc[3] CORE|_ifid|o_ID_pc[2] CORE|_ifid|o_ID_pc[1] CORE|_ifid|o_ID_pc[0] -autobundled
netbloc @CORE|_ifid|o_ID_pc 1 2 1 N
load netBundle @CORE|_rob|cnt1 4 CORE|_rob|cnt1[3] CORE|_rob|cnt1[2] CORE|_rob|cnt1[1] CORE|_rob|cnt1[0] -autobundled
netbloc @CORE|_rob|cnt1 1 1 1 NJ
load netBundle @CORE|_rob|p_0_in 32 CORE|_rob|p_0_in[31] CORE|_rob|p_0_in[30] CORE|_rob|p_0_in[29] CORE|_rob|p_0_in[28] CORE|_rob|p_0_in[27] CORE|_rob|p_0_in[26] CORE|_rob|p_0_in[25] CORE|_rob|p_0_in[24] CORE|_rob|p_0_in[23] CORE|_rob|p_0_in[22] CORE|_rob|p_0_in[21] CORE|_rob|p_0_in[20] CORE|_rob|p_0_in[19] CORE|_rob|p_0_in[18] CORE|_rob|p_0_in[17] CORE|_rob|p_0_in[16] CORE|_rob|p_0_in[15] CORE|_rob|p_0_in[14] CORE|_rob|p_0_in[13] CORE|_rob|p_0_in[12] CORE|_rob|p_0_in[11] CORE|_rob|p_0_in[10] CORE|_rob|p_0_in[9] CORE|_rob|p_0_in[8] CORE|_rob|p_0_in[7] CORE|_rob|p_0_in[6] CORE|_rob|p_0_in[5] CORE|_rob|p_0_in[4] CORE|_rob|p_0_in[3] CORE|_rob|p_0_in[2] CORE|_rob|p_0_in[1] CORE|_rob|p_0_in[0] -autobundled
netbloc @CORE|_rob|p_0_in 1 10 2 NJ N 9500
load netBundle @CORE|_alu_0|o_ROB_result_i__1_ 32 CORE|_alu_0|o_ROB_result_i__1_n_0 CORE|_alu_0|o_ROB_result_i__1_n_1 CORE|_alu_0|o_ROB_result_i__1_n_2 CORE|_alu_0|o_ROB_result_i__1_n_3 CORE|_alu_0|o_ROB_result_i__1_n_4 CORE|_alu_0|o_ROB_result_i__1_n_5 CORE|_alu_0|o_ROB_result_i__1_n_6 CORE|_alu_0|o_ROB_result_i__1_n_7 CORE|_alu_0|o_ROB_result_i__1_n_8 CORE|_alu_0|o_ROB_result_i__1_n_9 CORE|_alu_0|o_ROB_result_i__1_n_10 CORE|_alu_0|o_ROB_result_i__1_n_11 CORE|_alu_0|o_ROB_result_i__1_n_12 CORE|_alu_0|o_ROB_result_i__1_n_13 CORE|_alu_0|o_ROB_result_i__1_n_14 CORE|_alu_0|o_ROB_result_i__1_n_15 CORE|_alu_0|o_ROB_result_i__1_n_16 CORE|_alu_0|o_ROB_result_i__1_n_17 CORE|_alu_0|o_ROB_result_i__1_n_18 CORE|_alu_0|o_ROB_result_i__1_n_19 CORE|_alu_0|o_ROB_result_i__1_n_20 CORE|_alu_0|o_ROB_result_i__1_n_21 CORE|_alu_0|o_ROB_result_i__1_n_22 CORE|_alu_0|o_ROB_result_i__1_n_23 CORE|_alu_0|o_ROB_result_i__1_n_24 CORE|_alu_0|o_ROB_result_i__1_n_25 CORE|_alu_0|o_ROB_result_i__1_n_26 CORE|_alu_0|o_ROB_result_i__1_n_27 CORE|_alu_0|o_ROB_result_i__1_n_28 CORE|_alu_0|o_ROB_result_i__1_n_29 CORE|_alu_0|o_ROB_result_i__1_n_30 CORE|_alu_0|o_ROB_result_i__1_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result_i__1_ 1 7 1 4520
load netBundle @CORE|_alu_0|o_ROB_newpc0_i__6_ 32 CORE|_alu_0|o_ROB_newpc0_i__6_n_0 CORE|_alu_0|o_ROB_newpc0_i__6_n_1 CORE|_alu_0|o_ROB_newpc0_i__6_n_2 CORE|_alu_0|o_ROB_newpc0_i__6_n_3 CORE|_alu_0|o_ROB_newpc0_i__6_n_4 CORE|_alu_0|o_ROB_newpc0_i__6_n_5 CORE|_alu_0|o_ROB_newpc0_i__6_n_6 CORE|_alu_0|o_ROB_newpc0_i__6_n_7 CORE|_alu_0|o_ROB_newpc0_i__6_n_8 CORE|_alu_0|o_ROB_newpc0_i__6_n_9 CORE|_alu_0|o_ROB_newpc0_i__6_n_10 CORE|_alu_0|o_ROB_newpc0_i__6_n_11 CORE|_alu_0|o_ROB_newpc0_i__6_n_12 CORE|_alu_0|o_ROB_newpc0_i__6_n_13 CORE|_alu_0|o_ROB_newpc0_i__6_n_14 CORE|_alu_0|o_ROB_newpc0_i__6_n_15 CORE|_alu_0|o_ROB_newpc0_i__6_n_16 CORE|_alu_0|o_ROB_newpc0_i__6_n_17 CORE|_alu_0|o_ROB_newpc0_i__6_n_18 CORE|_alu_0|o_ROB_newpc0_i__6_n_19 CORE|_alu_0|o_ROB_newpc0_i__6_n_20 CORE|_alu_0|o_ROB_newpc0_i__6_n_21 CORE|_alu_0|o_ROB_newpc0_i__6_n_22 CORE|_alu_0|o_ROB_newpc0_i__6_n_23 CORE|_alu_0|o_ROB_newpc0_i__6_n_24 CORE|_alu_0|o_ROB_newpc0_i__6_n_25 CORE|_alu_0|o_ROB_newpc0_i__6_n_26 CORE|_alu_0|o_ROB_newpc0_i__6_n_27 CORE|_alu_0|o_ROB_newpc0_i__6_n_28 CORE|_alu_0|o_ROB_newpc0_i__6_n_29 CORE|_alu_0|o_ROB_newpc0_i__6_n_30 CORE|_alu_0|o_ROB_newpc0_i__6_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_newpc0_i__6_ 1 5 1 3580
load netBundle @COMM_write_length 5 COMM_write_length[0][4] COMM_write_length[0][3] COMM_write_length[0][2] COMM_write_length[0][1] COMM_write_length[0][0] -autobundled
netbloc @COMM_write_length 1 5 1 1790
load netBundle @CORE|addr 64 CORE|addr[63] CORE|addr[62] CORE|addr[61] CORE|addr[60] CORE|addr[59] CORE|addr[58] CORE|addr[57] CORE|addr[56] CORE|addr[55] CORE|addr[54] CORE|addr[53] CORE|addr[52] CORE|addr[51] CORE|addr[50] CORE|addr[49] CORE|addr[48] CORE|addr[47] CORE|addr[46] CORE|addr[45] CORE|addr[44] CORE|addr[43] CORE|addr[42] CORE|addr[41] CORE|addr[40] CORE|addr[39] CORE|addr[38] CORE|addr[37] CORE|addr[36] CORE|addr[35] CORE|addr[34] CORE|addr[33] CORE|addr[32] CORE|addr[31] CORE|addr[30] CORE|addr[29] CORE|addr[28] CORE|addr[27] CORE|addr[26] CORE|addr[25] CORE|addr[24] CORE|addr[23] CORE|addr[22] CORE|addr[21] CORE|addr[20] CORE|addr[19] CORE|addr[18] CORE|addr[17] CORE|addr[16] CORE|addr[15] CORE|addr[14] CORE|addr[13] CORE|addr[12] CORE|addr[11] CORE|addr[10] CORE|addr[9] CORE|addr[8] CORE|addr[7] CORE|addr[6] CORE|addr[5] CORE|addr[4] CORE|addr[3] CORE|addr[2] CORE|addr[1] CORE|addr[0] -autobundled
netbloc @CORE|addr 1 6 1 N
load netBundle @CORE|MEM_MMU_wdata 32 CORE|MEM_MMU_wdata[31] CORE|MEM_MMU_wdata[30] CORE|MEM_MMU_wdata[29] CORE|MEM_MMU_wdata[28] CORE|MEM_MMU_wdata[27] CORE|MEM_MMU_wdata[26] CORE|MEM_MMU_wdata[25] CORE|MEM_MMU_wdata[24] CORE|MEM_MMU_wdata[23] CORE|MEM_MMU_wdata[22] CORE|MEM_MMU_wdata[21] CORE|MEM_MMU_wdata[20] CORE|MEM_MMU_wdata[19] CORE|MEM_MMU_wdata[18] CORE|MEM_MMU_wdata[17] CORE|MEM_MMU_wdata[16] CORE|MEM_MMU_wdata[15] CORE|MEM_MMU_wdata[14] CORE|MEM_MMU_wdata[13] CORE|MEM_MMU_wdata[12] CORE|MEM_MMU_wdata[11] CORE|MEM_MMU_wdata[10] CORE|MEM_MMU_wdata[9] CORE|MEM_MMU_wdata[8] CORE|MEM_MMU_wdata[7] CORE|MEM_MMU_wdata[6] CORE|MEM_MMU_wdata[5] CORE|MEM_MMU_wdata[4] CORE|MEM_MMU_wdata[3] CORE|MEM_MMU_wdata[2] CORE|MEM_MMU_wdata[1] CORE|MEM_MMU_wdata[0] -autobundled
netbloc @CORE|MEM_MMU_wdata 1 1 5 5940 3006 11740J 1698 12360J 1658 NJ 1658 13210J
load netBundle @CORE|_alu_0|d2_reg_n_0 32 CORE|_alu_0|d2_reg_n_0 CORE|_alu_0|d2_reg_n_1 CORE|_alu_0|d2_reg_n_2 CORE|_alu_0|d2_reg_n_3 CORE|_alu_0|d2_reg_n_4 CORE|_alu_0|d2_reg_n_5 CORE|_alu_0|d2_reg_n_6 CORE|_alu_0|d2_reg_n_7 CORE|_alu_0|d2_reg_n_8 CORE|_alu_0|d2_reg_n_9 CORE|_alu_0|d2_reg_n_10 CORE|_alu_0|d2_reg_n_11 CORE|_alu_0|d2_reg_n_12 CORE|_alu_0|d2_reg_n_13 CORE|_alu_0|d2_reg_n_14 CORE|_alu_0|d2_reg_n_15 CORE|_alu_0|d2_reg_n_16 CORE|_alu_0|d2_reg_n_17 CORE|_alu_0|d2_reg_n_18 CORE|_alu_0|d2_reg_n_19 CORE|_alu_0|d2_reg_n_20 CORE|_alu_0|d2_reg_n_21 CORE|_alu_0|d2_reg_n_22 CORE|_alu_0|d2_reg_n_23 CORE|_alu_0|d2_reg_n_24 CORE|_alu_0|d2_reg_n_25 CORE|_alu_0|d2_reg_n_26 CORE|_alu_0|p_0_in[4] CORE|_alu_0|p_0_in[3] CORE|_alu_0|p_0_in[2] CORE|_alu_0|p_0_in[1] CORE|_alu_0|p_0_in[0] -autobundled
netbloc @CORE|_alu_0|d2_reg_n_0 1 3 2 2590 2678 2950
load netBundle @UART_recv_data 8 UART_recv_data[7] UART_recv_data[6] UART_recv_data[5] UART_recv_data[4] UART_recv_data[3] UART_recv_data[2] UART_recv_data[1] UART_recv_data[0] -autobundled
netbloc @UART_recv_data 1 5 3 1910 450 NJ 450 2670
load netBundle @CORE|_alu_0|o_ROB_newpc0_i_n_1 32 CORE|_alu_0|o_ROB_newpc0_i_n_0 CORE|_alu_0|o_ROB_newpc0_i_n_1 CORE|_alu_0|o_ROB_newpc0_i_n_2 CORE|_alu_0|o_ROB_newpc0_i_n_3 CORE|_alu_0|o_ROB_newpc0_i_n_4 CORE|_alu_0|o_ROB_newpc0_i_n_5 CORE|_alu_0|o_ROB_newpc0_i_n_6 CORE|_alu_0|o_ROB_newpc0_i_n_7 CORE|_alu_0|o_ROB_newpc0_i_n_8 CORE|_alu_0|o_ROB_newpc0_i_n_9 CORE|_alu_0|o_ROB_newpc0_i_n_10 CORE|_alu_0|o_ROB_newpc0_i_n_11 CORE|_alu_0|o_ROB_newpc0_i_n_12 CORE|_alu_0|o_ROB_newpc0_i_n_13 CORE|_alu_0|o_ROB_newpc0_i_n_14 CORE|_alu_0|o_ROB_newpc0_i_n_15 CORE|_alu_0|o_ROB_newpc0_i_n_16 CORE|_alu_0|o_ROB_newpc0_i_n_17 CORE|_alu_0|o_ROB_newpc0_i_n_18 CORE|_alu_0|o_ROB_newpc0_i_n_19 CORE|_alu_0|o_ROB_newpc0_i_n_20 CORE|_alu_0|o_ROB_newpc0_i_n_21 CORE|_alu_0|o_ROB_newpc0_i_n_22 CORE|_alu_0|o_ROB_newpc0_i_n_23 CORE|_alu_0|o_ROB_newpc0_i_n_24 CORE|_alu_0|o_ROB_newpc0_i_n_25 CORE|_alu_0|o_ROB_newpc0_i_n_26 CORE|_alu_0|o_ROB_newpc0_i_n_27 CORE|_alu_0|o_ROB_newpc0_i_n_28 CORE|_alu_0|o_ROB_newpc0_i_n_29 CORE|_alu_0|o_ROB_newpc0_i_n_30 CORE|_alu_0|o_ROB_newpc0_i_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_newpc0_i_n_1 1 4 3 3050 1938 NJ 1938 4080
load netBundle @CORE|_rob|nw_i__1_n_0 3 CORE|_rob|nw_i__1_n_0 CORE|_rob|nw_i__1_n_1 CORE|_rob|nw_i__1_n_2 -autobundled
netbloc @CORE|_rob|nw_i__1_n_0 1 7 1 8450
load netBundle @CORE|_alu_0|o_ROB_result0_i__1_20 32 CORE|_alu_0|o_ROB_result0_i__10_n_0 CORE|_alu_0|o_ROB_result0_i__10_n_1 CORE|_alu_0|o_ROB_result0_i__10_n_2 CORE|_alu_0|o_ROB_result0_i__10_n_3 CORE|_alu_0|o_ROB_result0_i__10_n_4 CORE|_alu_0|o_ROB_result0_i__10_n_5 CORE|_alu_0|o_ROB_result0_i__10_n_6 CORE|_alu_0|o_ROB_result0_i__10_n_7 CORE|_alu_0|o_ROB_result0_i__10_n_8 CORE|_alu_0|o_ROB_result0_i__10_n_9 CORE|_alu_0|o_ROB_result0_i__10_n_10 CORE|_alu_0|o_ROB_result0_i__10_n_11 CORE|_alu_0|o_ROB_result0_i__10_n_12 CORE|_alu_0|o_ROB_result0_i__10_n_13 CORE|_alu_0|o_ROB_result0_i__10_n_14 CORE|_alu_0|o_ROB_result0_i__10_n_15 CORE|_alu_0|o_ROB_result0_i__10_n_16 CORE|_alu_0|o_ROB_result0_i__10_n_17 CORE|_alu_0|o_ROB_result0_i__10_n_18 CORE|_alu_0|o_ROB_result0_i__10_n_19 CORE|_alu_0|o_ROB_result0_i__10_n_20 CORE|_alu_0|o_ROB_result0_i__10_n_21 CORE|_alu_0|o_ROB_result0_i__10_n_22 CORE|_alu_0|o_ROB_result0_i__10_n_23 CORE|_alu_0|o_ROB_result0_i__10_n_24 CORE|_alu_0|o_ROB_result0_i__10_n_25 CORE|_alu_0|o_ROB_result0_i__10_n_26 CORE|_alu_0|o_ROB_result0_i__10_n_27 CORE|_alu_0|o_ROB_result0_i__10_n_28 CORE|_alu_0|o_ROB_result0_i__10_n_29 CORE|_alu_0|o_ROB_result0_i__10_n_30 CORE|_alu_0|o_ROB_result0_i__10_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__1_20 1 5 1 3640
load netBundle @CORE|AM_ROB_11 2 CORE|AM_ROB[1][1] CORE|AM_ROB[1][0] -autobundled
netbloc @CORE|AM_ROB_11 1 1 1 5600
load netBundle @CORE|_alu_0|o_ROB_result 32 CORE|_alu_0|o_ROB_result[31] CORE|_alu_0|o_ROB_result[30] CORE|_alu_0|o_ROB_result[29] CORE|_alu_0|o_ROB_result[28] CORE|_alu_0|o_ROB_result[27] CORE|_alu_0|o_ROB_result[26] CORE|_alu_0|o_ROB_result[25] CORE|_alu_0|o_ROB_result[24] CORE|_alu_0|o_ROB_result[23] CORE|_alu_0|o_ROB_result[22] CORE|_alu_0|o_ROB_result[21] CORE|_alu_0|o_ROB_result[20] CORE|_alu_0|o_ROB_result[19] CORE|_alu_0|o_ROB_result[18] CORE|_alu_0|o_ROB_result[17] CORE|_alu_0|o_ROB_result[16] CORE|_alu_0|o_ROB_result[15] CORE|_alu_0|o_ROB_result[14] CORE|_alu_0|o_ROB_result[13] CORE|_alu_0|o_ROB_result[12] CORE|_alu_0|o_ROB_result[11] CORE|_alu_0|o_ROB_result[10] CORE|_alu_0|o_ROB_result[9] CORE|_alu_0|o_ROB_result[8] CORE|_alu_0|o_ROB_result[7] CORE|_alu_0|o_ROB_result[6] CORE|_alu_0|o_ROB_result[5] CORE|_alu_0|o_ROB_result[4] CORE|_alu_0|o_ROB_result[3] CORE|_alu_0|o_ROB_result[2] CORE|_alu_0|o_ROB_result[1] CORE|_alu_0|o_ROB_result[0] -autobundled
netbloc @CORE|_alu_0|o_ROB_result 1 8 1 N
load netBundle @CORE|IF_MMU_addr 32 CORE|IF_MMU_addr[31] CORE|IF_MMU_addr[30] CORE|IF_MMU_addr[29] CORE|IF_MMU_addr[28] CORE|IF_MMU_addr[27] CORE|IF_MMU_addr[26] CORE|IF_MMU_addr[25] CORE|IF_MMU_addr[24] CORE|IF_MMU_addr[23] CORE|IF_MMU_addr[22] CORE|IF_MMU_addr[21] CORE|IF_MMU_addr[20] CORE|IF_MMU_addr[19] CORE|IF_MMU_addr[18] CORE|IF_MMU_addr[17] CORE|IF_MMU_addr[16] CORE|IF_MMU_addr[15] CORE|IF_MMU_addr[14] CORE|IF_MMU_addr[13] CORE|IF_MMU_addr[12] CORE|IF_MMU_addr[11] CORE|IF_MMU_addr[10] CORE|IF_MMU_addr[9] CORE|IF_MMU_addr[8] CORE|IF_MMU_addr[7] CORE|IF_MMU_addr[6] CORE|IF_MMU_addr[5] CORE|IF_MMU_addr[4] CORE|IF_MMU_addr[3] CORE|IF_MMU_addr[2] CORE|IF_MMU_addr[1] CORE|IF_MMU_addr[0] -autobundled
netbloc @CORE|IF_MMU_addr 1 5 1 13290
load netBundle @CORE|AM_ROB_26 4 CORE|AM_ROB[2][74] CORE|AM_ROB[2][73] CORE|AM_ROB[2][72] CORE|AM_ROB[2][71] -autobundled
netbloc @CORE|AM_ROB_26 1 1 1 5680
load netBundle @CORE|_alu_0|o_ROB_rd 5 CORE|_alu_0|o_ROB_rd[4] CORE|_alu_0|o_ROB_rd[3] CORE|_alu_0|o_ROB_rd[2] CORE|_alu_0|o_ROB_rd[1] CORE|_alu_0|o_ROB_rd[0] -autobundled
netbloc @CORE|_alu_0|o_ROB_rd 1 8 1 4880
load netBundle @CORE|_alu_0|d1_i_n_0 32 CORE|_alu_0|d1_i_n_0 CORE|_alu_0|d1_i_n_1 CORE|_alu_0|d1_i_n_2 CORE|_alu_0|d1_i_n_3 CORE|_alu_0|d1_i_n_4 CORE|_alu_0|d1_i_n_5 CORE|_alu_0|d1_i_n_6 CORE|_alu_0|d1_i_n_7 CORE|_alu_0|d1_i_n_8 CORE|_alu_0|d1_i_n_9 CORE|_alu_0|d1_i_n_10 CORE|_alu_0|d1_i_n_11 CORE|_alu_0|d1_i_n_12 CORE|_alu_0|d1_i_n_13 CORE|_alu_0|d1_i_n_14 CORE|_alu_0|d1_i_n_15 CORE|_alu_0|d1_i_n_16 CORE|_alu_0|d1_i_n_17 CORE|_alu_0|d1_i_n_18 CORE|_alu_0|d1_i_n_19 CORE|_alu_0|d1_i_n_20 CORE|_alu_0|d1_i_n_21 CORE|_alu_0|d1_i_n_22 CORE|_alu_0|d1_i_n_23 CORE|_alu_0|d1_i_n_24 CORE|_alu_0|d1_i_n_25 CORE|_alu_0|d1_i_n_26 CORE|_alu_0|d1_i_n_27 CORE|_alu_0|d1_i_n_28 CORE|_alu_0|d1_i_n_29 CORE|_alu_0|d1_i_n_30 CORE|_alu_0|d1_i_n_31 -autobundled
netbloc @CORE|_alu_0|d1_i_n_0 1 2 1 N
load netBundle @CORE|_alu_0|o_ROB_newpc0_i__5_ 32 CORE|_alu_0|o_ROB_newpc0_i__5_n_0 CORE|_alu_0|o_ROB_newpc0_i__5_n_1 CORE|_alu_0|o_ROB_newpc0_i__5_n_2 CORE|_alu_0|o_ROB_newpc0_i__5_n_3 CORE|_alu_0|o_ROB_newpc0_i__5_n_4 CORE|_alu_0|o_ROB_newpc0_i__5_n_5 CORE|_alu_0|o_ROB_newpc0_i__5_n_6 CORE|_alu_0|o_ROB_newpc0_i__5_n_7 CORE|_alu_0|o_ROB_newpc0_i__5_n_8 CORE|_alu_0|o_ROB_newpc0_i__5_n_9 CORE|_alu_0|o_ROB_newpc0_i__5_n_10 CORE|_alu_0|o_ROB_newpc0_i__5_n_11 CORE|_alu_0|o_ROB_newpc0_i__5_n_12 CORE|_alu_0|o_ROB_newpc0_i__5_n_13 CORE|_alu_0|o_ROB_newpc0_i__5_n_14 CORE|_alu_0|o_ROB_newpc0_i__5_n_15 CORE|_alu_0|o_ROB_newpc0_i__5_n_16 CORE|_alu_0|o_ROB_newpc0_i__5_n_17 CORE|_alu_0|o_ROB_newpc0_i__5_n_18 CORE|_alu_0|o_ROB_newpc0_i__5_n_19 CORE|_alu_0|o_ROB_newpc0_i__5_n_20 CORE|_alu_0|o_ROB_newpc0_i__5_n_21 CORE|_alu_0|o_ROB_newpc0_i__5_n_22 CORE|_alu_0|o_ROB_newpc0_i__5_n_23 CORE|_alu_0|o_ROB_newpc0_i__5_n_24 CORE|_alu_0|o_ROB_newpc0_i__5_n_25 CORE|_alu_0|o_ROB_newpc0_i__5_n_26 CORE|_alu_0|o_ROB_newpc0_i__5_n_27 CORE|_alu_0|o_ROB_newpc0_i__5_n_28 CORE|_alu_0|o_ROB_newpc0_i__5_n_29 CORE|_alu_0|o_ROB_newpc0_i__5_n_30 CORE|_alu_0|o_ROB_newpc0_i__5_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_newpc0_i__5_ 1 5 1 3560
load netBundle @CORE|_alu_0|o_ROB_result0_i__1_22 32 CORE|_alu_0|o_ROB_result0_i__11_n_0 CORE|_alu_0|o_ROB_result0_i__11_n_1 CORE|_alu_0|o_ROB_result0_i__11_n_2 CORE|_alu_0|o_ROB_result0_i__11_n_3 CORE|_alu_0|o_ROB_result0_i__11_n_4 CORE|_alu_0|o_ROB_result0_i__11_n_5 CORE|_alu_0|o_ROB_result0_i__11_n_6 CORE|_alu_0|o_ROB_result0_i__11_n_7 CORE|_alu_0|o_ROB_result0_i__11_n_8 CORE|_alu_0|o_ROB_result0_i__11_n_9 CORE|_alu_0|o_ROB_result0_i__11_n_10 CORE|_alu_0|o_ROB_result0_i__11_n_11 CORE|_alu_0|o_ROB_result0_i__11_n_12 CORE|_alu_0|o_ROB_result0_i__11_n_13 CORE|_alu_0|o_ROB_result0_i__11_n_14 CORE|_alu_0|o_ROB_result0_i__11_n_15 CORE|_alu_0|o_ROB_result0_i__11_n_16 CORE|_alu_0|o_ROB_result0_i__11_n_17 CORE|_alu_0|o_ROB_result0_i__11_n_18 CORE|_alu_0|o_ROB_result0_i__11_n_19 CORE|_alu_0|o_ROB_result0_i__11_n_20 CORE|_alu_0|o_ROB_result0_i__11_n_21 CORE|_alu_0|o_ROB_result0_i__11_n_22 CORE|_alu_0|o_ROB_result0_i__11_n_23 CORE|_alu_0|o_ROB_result0_i__11_n_24 CORE|_alu_0|o_ROB_result0_i__11_n_25 CORE|_alu_0|o_ROB_result0_i__11_n_26 CORE|_alu_0|o_ROB_result0_i__11_n_27 CORE|_alu_0|o_ROB_result0_i__11_n_28 CORE|_alu_0|o_ROB_result0_i__11_n_29 CORE|_alu_0|o_ROB_result0_i__11_n_30 CORE|_alu_0|o_ROB_result0_i__11_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__1_22 1 5 1 3600
load netBundle @CORE|PCREG_IF_pc 32 CORE|PCREG_IF_pc[31] CORE|PCREG_IF_pc[30] CORE|PCREG_IF_pc[29] CORE|PCREG_IF_pc[28] CORE|PCREG_IF_pc[27] CORE|PCREG_IF_pc[26] CORE|PCREG_IF_pc[25] CORE|PCREG_IF_pc[24] CORE|PCREG_IF_pc[23] CORE|PCREG_IF_pc[22] CORE|PCREG_IF_pc[21] CORE|PCREG_IF_pc[20] CORE|PCREG_IF_pc[19] CORE|PCREG_IF_pc[18] CORE|PCREG_IF_pc[17] CORE|PCREG_IF_pc[16] CORE|PCREG_IF_pc[15] CORE|PCREG_IF_pc[14] CORE|PCREG_IF_pc[13] CORE|PCREG_IF_pc[12] CORE|PCREG_IF_pc[11] CORE|PCREG_IF_pc[10] CORE|PCREG_IF_pc[9] CORE|PCREG_IF_pc[8] CORE|PCREG_IF_pc[7] CORE|PCREG_IF_pc[6] CORE|PCREG_IF_pc[5] CORE|PCREG_IF_pc[4] CORE|PCREG_IF_pc[3] CORE|PCREG_IF_pc[2] CORE|PCREG_IF_pc[1] CORE|PCREG_IF_pc[0] -autobundled
netbloc @CORE|PCREG_IF_pc 1 4 1 12750
load netBundle @CORE|_alu_0|i_IDSUE_imm 32 CORE|_alu_0|i_IDSUE_imm[31] CORE|_alu_0|i_IDSUE_imm[30] CORE|_alu_0|i_IDSUE_imm[29] CORE|_alu_0|i_IDSUE_imm[28] CORE|_alu_0|i_IDSUE_imm[27] CORE|_alu_0|i_IDSUE_imm[26] CORE|_alu_0|i_IDSUE_imm[25] CORE|_alu_0|i_IDSUE_imm[24] CORE|_alu_0|i_IDSUE_imm[23] CORE|_alu_0|i_IDSUE_imm[22] CORE|_alu_0|i_IDSUE_imm[21] CORE|_alu_0|i_IDSUE_imm[20] CORE|_alu_0|i_IDSUE_imm[19] CORE|_alu_0|i_IDSUE_imm[18] CORE|_alu_0|i_IDSUE_imm[17] CORE|_alu_0|i_IDSUE_imm[16] CORE|_alu_0|i_IDSUE_imm[15] CORE|_alu_0|i_IDSUE_imm[14] CORE|_alu_0|i_IDSUE_imm[13] CORE|_alu_0|i_IDSUE_imm[12] CORE|_alu_0|i_IDSUE_imm[11] CORE|_alu_0|i_IDSUE_imm[10] CORE|_alu_0|i_IDSUE_imm[9] CORE|_alu_0|i_IDSUE_imm[8] CORE|_alu_0|i_IDSUE_imm[7] CORE|_alu_0|i_IDSUE_imm[6] CORE|_alu_0|i_IDSUE_imm[5] CORE|_alu_0|i_IDSUE_imm[4] CORE|_alu_0|i_IDSUE_imm[3] CORE|_alu_0|i_IDSUE_imm[2] CORE|_alu_0|i_IDSUE_imm[1] CORE|_alu_0|i_IDSUE_imm[0] -autobundled
netbloc @CORE|_alu_0|i_IDSUE_imm 1 0 7 N 1348 NJ 1348 NJ 1348 2550 2368 3130 N 3700J 2518 4040
load netBundle @CORE|AM_ROB_28 4 CORE|AM_ROB[3][74] CORE|AM_ROB[3][73] CORE|AM_ROB[3][72] CORE|AM_ROB[3][71] -autobundled
netbloc @CORE|AM_ROB_28 1 1 1 5780
load netBundle @CORE|_alu_0|o_ROB_result0_i__1_1 32 CORE|_alu_0|o_ROB_result0_i__14_n_0 CORE|_alu_0|o_ROB_result0_i__14_n_1 CORE|_alu_0|o_ROB_result0_i__14_n_2 CORE|_alu_0|o_ROB_result0_i__14_n_3 CORE|_alu_0|o_ROB_result0_i__14_n_4 CORE|_alu_0|o_ROB_result0_i__14_n_5 CORE|_alu_0|o_ROB_result0_i__14_n_6 CORE|_alu_0|o_ROB_result0_i__14_n_7 CORE|_alu_0|o_ROB_result0_i__14_n_8 CORE|_alu_0|o_ROB_result0_i__14_n_9 CORE|_alu_0|o_ROB_result0_i__14_n_10 CORE|_alu_0|o_ROB_result0_i__14_n_11 CORE|_alu_0|o_ROB_result0_i__14_n_12 CORE|_alu_0|o_ROB_result0_i__14_n_13 CORE|_alu_0|o_ROB_result0_i__14_n_14 CORE|_alu_0|o_ROB_result0_i__14_n_15 CORE|_alu_0|o_ROB_result0_i__14_n_16 CORE|_alu_0|o_ROB_result0_i__14_n_17 CORE|_alu_0|o_ROB_result0_i__14_n_18 CORE|_alu_0|o_ROB_result0_i__14_n_19 CORE|_alu_0|o_ROB_result0_i__14_n_20 CORE|_alu_0|o_ROB_result0_i__14_n_21 CORE|_alu_0|o_ROB_result0_i__14_n_22 CORE|_alu_0|o_ROB_result0_i__14_n_23 CORE|_alu_0|o_ROB_result0_i__14_n_24 CORE|_alu_0|o_ROB_result0_i__14_n_25 CORE|_alu_0|o_ROB_result0_i__14_n_26 CORE|_alu_0|o_ROB_result0_i__14_n_27 CORE|_alu_0|o_ROB_result0_i__14_n_28 CORE|_alu_0|o_ROB_result0_i__14_n_29 CORE|_alu_0|o_ROB_result0_i__14_n_30 CORE|_alu_0|o_ROB_result0_i__14_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__1_1 1 5 1 3700
load netBundle @CORE|AM_ROB_14 32 CORE|AM_ROB[1][70] CORE|AM_ROB[1][69] CORE|AM_ROB[1][68] CORE|AM_ROB[1][67] CORE|AM_ROB[1][66] CORE|AM_ROB[1][65] CORE|AM_ROB[1][64] CORE|AM_ROB[1][63] CORE|AM_ROB[1][62] CORE|AM_ROB[1][61] CORE|AM_ROB[1][60] CORE|AM_ROB[1][59] CORE|AM_ROB[1][58] CORE|AM_ROB[1][57] CORE|AM_ROB[1][56] CORE|AM_ROB[1][55] CORE|AM_ROB[1][54] CORE|AM_ROB[1][53] CORE|AM_ROB[1][52] CORE|AM_ROB[1][51] CORE|AM_ROB[1][50] CORE|AM_ROB[1][49] CORE|AM_ROB[1][48] CORE|AM_ROB[1][47] CORE|AM_ROB[1][46] CORE|AM_ROB[1][45] CORE|AM_ROB[1][44] CORE|AM_ROB[1][43] CORE|AM_ROB[1][42] CORE|AM_ROB[1][41] CORE|AM_ROB[1][40] CORE|AM_ROB[1][39] -autobundled
netbloc @CORE|AM_ROB_14 1 1 1 5620
load netBundle @CORE|MMU_MEM_rdata 32 CORE|MMU_MEM_rdata[31] CORE|MMU_MEM_rdata[30] CORE|MMU_MEM_rdata[29] CORE|MMU_MEM_rdata[28] CORE|MMU_MEM_rdata[27] CORE|MMU_MEM_rdata[26] CORE|MMU_MEM_rdata[25] CORE|MMU_MEM_rdata[24] CORE|MMU_MEM_rdata[23] CORE|MMU_MEM_rdata[22] CORE|MMU_MEM_rdata[21] CORE|MMU_MEM_rdata[20] CORE|MMU_MEM_rdata[19] CORE|MMU_MEM_rdata[18] CORE|MMU_MEM_rdata[17] CORE|MMU_MEM_rdata[16] CORE|MMU_MEM_rdata[15] CORE|MMU_MEM_rdata[14] CORE|MMU_MEM_rdata[13] CORE|MMU_MEM_rdata[12] CORE|MMU_MEM_rdata[11] CORE|MMU_MEM_rdata[10] CORE|MMU_MEM_rdata[9] CORE|MMU_MEM_rdata[8] CORE|MMU_MEM_rdata[7] CORE|MMU_MEM_rdata[6] CORE|MMU_MEM_rdata[5] CORE|MMU_MEM_rdata[4] CORE|MMU_MEM_rdata[3] CORE|MMU_MEM_rdata[2] CORE|MMU_MEM_rdata[1] CORE|MMU_MEM_rdata[0] -autobundled
netbloc @CORE|MMU_MEM_rdata 1 0 7 1140 6438 6200J 3366 11880J 2058 NJ 2058 NJ 2058 NJ 2058 13830
load netBundle @CORE|_alu_0|o_ROB_result0_i__1_24 32 CORE|_alu_0|o_ROB_result0_i__12_n_0 CORE|_alu_0|o_ROB_result0_i__12_n_1 CORE|_alu_0|o_ROB_result0_i__12_n_2 CORE|_alu_0|o_ROB_result0_i__12_n_3 CORE|_alu_0|o_ROB_result0_i__12_n_4 CORE|_alu_0|o_ROB_result0_i__12_n_5 CORE|_alu_0|o_ROB_result0_i__12_n_6 CORE|_alu_0|o_ROB_result0_i__12_n_7 CORE|_alu_0|o_ROB_result0_i__12_n_8 CORE|_alu_0|o_ROB_result0_i__12_n_9 CORE|_alu_0|o_ROB_result0_i__12_n_10 CORE|_alu_0|o_ROB_result0_i__12_n_11 CORE|_alu_0|o_ROB_result0_i__12_n_12 CORE|_alu_0|o_ROB_result0_i__12_n_13 CORE|_alu_0|o_ROB_result0_i__12_n_14 CORE|_alu_0|o_ROB_result0_i__12_n_15 CORE|_alu_0|o_ROB_result0_i__12_n_16 CORE|_alu_0|o_ROB_result0_i__12_n_17 CORE|_alu_0|o_ROB_result0_i__12_n_18 CORE|_alu_0|o_ROB_result0_i__12_n_19 CORE|_alu_0|o_ROB_result0_i__12_n_20 CORE|_alu_0|o_ROB_result0_i__12_n_21 CORE|_alu_0|o_ROB_result0_i__12_n_22 CORE|_alu_0|o_ROB_result0_i__12_n_23 CORE|_alu_0|o_ROB_result0_i__12_n_24 CORE|_alu_0|o_ROB_result0_i__12_n_25 CORE|_alu_0|o_ROB_result0_i__12_n_26 CORE|_alu_0|o_ROB_result0_i__12_n_27 CORE|_alu_0|o_ROB_result0_i__12_n_28 CORE|_alu_0|o_ROB_result0_i__12_n_29 CORE|_alu_0|o_ROB_result0_i__12_n_30 CORE|_alu_0|o_ROB_result0_i__12_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__1_24 1 5 1 3660
load netBundle @CORE|_rob|o_AM_i_n_0 36 CORE|_rob|o_AM_i_n_0 CORE|_rob|o_AM_i_n_1 CORE|_rob|o_AM_i_n_2 CORE|_rob|o_AM_i_n_3 CORE|_rob|o_AM_i_n_4 CORE|_rob|o_AM_i_n_5 CORE|_rob|o_AM_i_n_6 CORE|_rob|o_AM_i_n_7 CORE|_rob|o_AM_i_n_8 CORE|_rob|o_AM_i_n_9 CORE|_rob|o_AM_i_n_10 CORE|_rob|o_AM_i_n_11 CORE|_rob|o_AM_i_n_12 CORE|_rob|o_AM_i_n_13 CORE|_rob|o_AM_i_n_14 CORE|_rob|o_AM_i_n_15 CORE|_rob|o_AM_i_n_16 CORE|_rob|o_AM_i_n_17 CORE|_rob|o_AM_i_n_18 CORE|_rob|o_AM_i_n_19 CORE|_rob|o_AM_i_n_20 CORE|_rob|o_AM_i_n_21 CORE|_rob|o_AM_i_n_22 CORE|_rob|o_AM_i_n_23 CORE|_rob|o_AM_i_n_24 CORE|_rob|o_AM_i_n_25 CORE|_rob|o_AM_i_n_26 CORE|_rob|o_AM_i_n_27 CORE|_rob|o_AM_i_n_28 CORE|_rob|o_AM_i_n_29 CORE|_rob|o_AM_i_n_30 CORE|_rob|o_AM_i_n_31 CORE|_rob|o_AM_i_n_32 CORE|_rob|o_AM_i_n_33 CORE|_rob|o_AM_i_n_34 CORE|_rob|o_AM_i_n_35 -autobundled
netbloc @CORE|_rob|o_AM_i_n_0 1 13 1 10390
load netBundle @CORE|_mem|nw_cnt 4 CORE|_mem|nw_cnt[3] CORE|_mem|nw_cnt[2] CORE|_mem|nw_cnt[1] CORE|_mem|nw_cnt[0] -autobundled
netbloc @CORE|_mem|nw_cnt 1 1 10 1910 4888 2250J 4838 NJ 4838 NJ 4838 NJ 4838 NJ 4838 3670J 4918 NJ 4918 NJ 4918 4930
load netBundle @CORE|AM_ROB_16 5 CORE|AM_ROB[1][6] CORE|AM_ROB[1][5] CORE|AM_ROB[1][4] CORE|AM_ROB[1][3] CORE|AM_ROB[1][2] -autobundled
netbloc @CORE|AM_ROB_16 1 1 1 5640
load netBundle @CORE|done 2 CORE|done[1] CORE|done[0] -autobundled
netbloc @CORE|done 1 0 6 NJ 6498 6260J 3426 11940J 2118 NJ 2118 NJ 2118 13370J
load netBundle @MEM_rw_flag 4 MEM_rw_flag[3] MEM_rw_flag[2] MEM_rw_flag[1] MEM_rw_flag[0] -autobundled
netbloc @MEM_rw_flag 1 4 1 1290
load netBundle @CORE|ID_IDSUE_rd 5 CORE|ID_IDSUE_rd[4] CORE|ID_IDSUE_rd[3] CORE|ID_IDSUE_rd[2] CORE|ID_IDSUE_rd[1] CORE|ID_IDSUE_rd[0] -autobundled
netbloc @CORE|ID_IDSUE_rd 1 2 1 11580
load netBundle @CORE|MEM_MMU_wmask 4 CORE|MEM_MMU_wmask[3] CORE|MEM_MMU_wmask[2] CORE|MEM_MMU_wmask[1] CORE|MEM_MMU_wmask[0] -autobundled
netbloc @CORE|MEM_MMU_wmask 1 1 5 6000 3026 11760J 1718 12400J 1678 NJ 1678 13310J
load netBundle @CORE|AM_ROB_18 32 CORE|AM_ROB[1][38] CORE|AM_ROB[1][37] CORE|AM_ROB[1][36] CORE|AM_ROB[1][35] CORE|AM_ROB[1][34] CORE|AM_ROB[1][33] CORE|AM_ROB[1][32] CORE|AM_ROB[1][31] CORE|AM_ROB[1][30] CORE|AM_ROB[1][29] CORE|AM_ROB[1][28] CORE|AM_ROB[1][27] CORE|AM_ROB[1][26] CORE|AM_ROB[1][25] CORE|AM_ROB[1][24] CORE|AM_ROB[1][23] CORE|AM_ROB[1][22] CORE|AM_ROB[1][21] CORE|AM_ROB[1][20] CORE|AM_ROB[1][19] CORE|AM_ROB[1][18] CORE|AM_ROB[1][17] CORE|AM_ROB[1][16] CORE|AM_ROB[1][15] CORE|AM_ROB[1][14] CORE|AM_ROB[1][13] CORE|AM_ROB[1][12] CORE|AM_ROB[1][11] CORE|AM_ROB[1][10] CORE|AM_ROB[1][9] CORE|AM_ROB[1][8] CORE|AM_ROB[1][7] -autobundled
netbloc @CORE|AM_ROB_18 1 1 1 5660
load netBundle @CORE|_mem|i_ROB_udata 32 CORE|_mem|i_ROB_udata[31] CORE|_mem|i_ROB_udata[30] CORE|_mem|i_ROB_udata[29] CORE|_mem|i_ROB_udata[28] CORE|_mem|i_ROB_udata[27] CORE|_mem|i_ROB_udata[26] CORE|_mem|i_ROB_udata[25] CORE|_mem|i_ROB_udata[24] CORE|_mem|i_ROB_udata[23] CORE|_mem|i_ROB_udata[22] CORE|_mem|i_ROB_udata[21] CORE|_mem|i_ROB_udata[20] CORE|_mem|i_ROB_udata[19] CORE|_mem|i_ROB_udata[18] CORE|_mem|i_ROB_udata[17] CORE|_mem|i_ROB_udata[16] CORE|_mem|i_ROB_udata[15] CORE|_mem|i_ROB_udata[14] CORE|_mem|i_ROB_udata[13] CORE|_mem|i_ROB_udata[12] CORE|_mem|i_ROB_udata[11] CORE|_mem|i_ROB_udata[10] CORE|_mem|i_ROB_udata[9] CORE|_mem|i_ROB_udata[8] CORE|_mem|i_ROB_udata[7] CORE|_mem|i_ROB_udata[6] CORE|_mem|i_ROB_udata[5] CORE|_mem|i_ROB_udata[4] CORE|_mem|i_ROB_udata[3] CORE|_mem|i_ROB_udata[2] CORE|_mem|i_ROB_udata[1] CORE|_mem|i_ROB_udata[0] -autobundled
netbloc @CORE|_mem|i_ROB_udata 1 0 9 1600J 5048 NJ 5048 2270 5268 NJ 5268 NJ 5268 NJ 5268 NJ 5268 NJ 5268 NJ
load netBundle @CORE|_mem|addr0_i_n_0 32 CORE|_mem|addr0_i_n_0 CORE|_mem|addr0_i_n_1 CORE|_mem|addr0_i_n_2 CORE|_mem|addr0_i_n_3 CORE|_mem|addr0_i_n_4 CORE|_mem|addr0_i_n_5 CORE|_mem|addr0_i_n_6 CORE|_mem|addr0_i_n_7 CORE|_mem|addr0_i_n_8 CORE|_mem|addr0_i_n_9 CORE|_mem|addr0_i_n_10 CORE|_mem|addr0_i_n_11 CORE|_mem|addr0_i_n_12 CORE|_mem|addr0_i_n_13 CORE|_mem|addr0_i_n_14 CORE|_mem|addr0_i_n_15 CORE|_mem|addr0_i_n_16 CORE|_mem|addr0_i_n_17 CORE|_mem|addr0_i_n_18 CORE|_mem|addr0_i_n_19 CORE|_mem|addr0_i_n_20 CORE|_mem|addr0_i_n_21 CORE|_mem|addr0_i_n_22 CORE|_mem|addr0_i_n_23 CORE|_mem|addr0_i_n_24 CORE|_mem|addr0_i_n_25 CORE|_mem|addr0_i_n_26 CORE|_mem|addr0_i_n_27 CORE|_mem|addr0_i_n_28 CORE|_mem|addr0_i_n_29 CORE|_mem|addr0_i_n_30 CORE|_mem|addr0_i_n_31 -autobundled
netbloc @CORE|_mem|addr0_i_n_0 1 5 1 3170
load netBundle @CORE|AM_ROB_40 5 CORE|AM_ROB[3][6] CORE|AM_ROB[3][5] CORE|AM_ROB[3][4] CORE|AM_ROB[3][3] CORE|AM_ROB[3][2] -autobundled
netbloc @CORE|AM_ROB_40 1 1 1 5840
load netBundle @CORE|MMU_IF_inst 32 CORE|MMU_IF_inst[31] CORE|MMU_IF_inst[30] CORE|MMU_IF_inst[29] CORE|MMU_IF_inst[28] CORE|MMU_IF_inst[27] CORE|MMU_IF_inst[26] CORE|MMU_IF_inst[25] CORE|MMU_IF_inst[24] CORE|MMU_IF_inst[23] CORE|MMU_IF_inst[22] CORE|MMU_IF_inst[21] CORE|MMU_IF_inst[20] CORE|MMU_IF_inst[19] CORE|MMU_IF_inst[18] CORE|MMU_IF_inst[17] CORE|MMU_IF_inst[16] CORE|MMU_IF_inst[15] CORE|MMU_IF_inst[14] CORE|MMU_IF_inst[13] CORE|MMU_IF_inst[12] CORE|MMU_IF_inst[11] CORE|MMU_IF_inst[10] CORE|MMU_IF_inst[9] CORE|MMU_IF_inst[8] CORE|MMU_IF_inst[7] CORE|MMU_IF_inst[6] CORE|MMU_IF_inst[5] CORE|MMU_IF_inst[4] CORE|MMU_IF_inst[3] CORE|MMU_IF_inst[2] CORE|MMU_IF_inst[1] CORE|MMU_IF_inst[0] -autobundled
netbloc @CORE|MMU_IF_inst 1 4 3 12830 1978 13330J 1678 13790
load netBundle @CORE|AM_ROB_1 32 CORE|AM_ROB[0][70] CORE|AM_ROB[0][69] CORE|AM_ROB[0][68] CORE|AM_ROB[0][67] CORE|AM_ROB[0][66] CORE|AM_ROB[0][65] CORE|AM_ROB[0][64] CORE|AM_ROB[0][63] CORE|AM_ROB[0][62] CORE|AM_ROB[0][61] CORE|AM_ROB[0][60] CORE|AM_ROB[0][59] CORE|AM_ROB[0][58] CORE|AM_ROB[0][57] CORE|AM_ROB[0][56] CORE|AM_ROB[0][55] CORE|AM_ROB[0][54] CORE|AM_ROB[0][53] CORE|AM_ROB[0][52] CORE|AM_ROB[0][51] CORE|AM_ROB[0][50] CORE|AM_ROB[0][49] CORE|AM_ROB[0][48] CORE|AM_ROB[0][47] CORE|AM_ROB[0][46] CORE|AM_ROB[0][45] CORE|AM_ROB[0][44] CORE|AM_ROB[0][43] CORE|AM_ROB[0][42] CORE|AM_ROB[0][41] CORE|AM_ROB[0][40] CORE|AM_ROB[0][39] -autobundled
netbloc @CORE|AM_ROB_1 1 1 1 5520
load netBundle @CORE|_rob|result 32 CORE|_rob|result[31] CORE|_rob|result[30] CORE|_rob|result[29] CORE|_rob|result[28] CORE|_rob|result[27] CORE|_rob|result[26] CORE|_rob|result[25] CORE|_rob|result[24] CORE|_rob|result[23] CORE|_rob|result[22] CORE|_rob|result[21] CORE|_rob|result[20] CORE|_rob|result[19] CORE|_rob|result[18] CORE|_rob|result[17] CORE|_rob|result[16] CORE|_rob|result[15] CORE|_rob|result[14] CORE|_rob|result[13] CORE|_rob|result[12] CORE|_rob|result[11] CORE|_rob|result[10] CORE|_rob|result[9] CORE|_rob|result[8] CORE|_rob|result[7] CORE|_rob|result[6] CORE|_rob|result[5] CORE|_rob|result[4] CORE|_rob|result[3] CORE|_rob|result[2] CORE|_rob|result[1] CORE|_rob|result[0] -autobundled
netbloc @CORE|_rob|result 1 14 1 10770
load netBundle @CORE|IDSUE_PCREG_ctrl 2 CORE|IDSUE_PCREG_ctrl[1] CORE|IDSUE_PCREG_ctrl[0] -autobundled
netbloc @CORE|IDSUE_PCREG_ctrl 1 3 1 12380
load netBundle @CORE|_rob|result0 32 CORE|_rob|result0[31] CORE|_rob|result0[30] CORE|_rob|result0[29] CORE|_rob|result0[28] CORE|_rob|result0[27] CORE|_rob|result0[26] CORE|_rob|result0[25] CORE|_rob|result0[24] CORE|_rob|result0[23] CORE|_rob|result0[22] CORE|_rob|result0[21] CORE|_rob|result0[20] CORE|_rob|result0[19] CORE|_rob|result0[18] CORE|_rob|result0[17] CORE|_rob|result0[16] CORE|_rob|result0[15] CORE|_rob|result0[14] CORE|_rob|result0[13] CORE|_rob|result0[12] CORE|_rob|result0[11] CORE|_rob|result0[10] CORE|_rob|result0[9] CORE|_rob|result0[8] CORE|_rob|result0[7] CORE|_rob|result0[6] CORE|_rob|result0[5] CORE|_rob|result0[4] CORE|_rob|result0[3] CORE|_rob|result0[2] CORE|_rob|result0[1] CORE|_rob|result0[0] -autobundled
netbloc @CORE|_rob|result0 1 13 1 10310
load netBundle @CORE|_mem|o_MMU_raddr 32 CORE|_mem|o_MMU_raddr[31] CORE|_mem|o_MMU_raddr[30] CORE|_mem|o_MMU_raddr[29] CORE|_mem|o_MMU_raddr[28] CORE|_mem|o_MMU_raddr[27] CORE|_mem|o_MMU_raddr[26] CORE|_mem|o_MMU_raddr[25] CORE|_mem|o_MMU_raddr[24] CORE|_mem|o_MMU_raddr[23] CORE|_mem|o_MMU_raddr[22] CORE|_mem|o_MMU_raddr[21] CORE|_mem|o_MMU_raddr[20] CORE|_mem|o_MMU_raddr[19] CORE|_mem|o_MMU_raddr[18] CORE|_mem|o_MMU_raddr[17] CORE|_mem|o_MMU_raddr[16] CORE|_mem|o_MMU_raddr[15] CORE|_mem|o_MMU_raddr[14] CORE|_mem|o_MMU_raddr[13] CORE|_mem|o_MMU_raddr[12] CORE|_mem|o_MMU_raddr[11] CORE|_mem|o_MMU_raddr[10] CORE|_mem|o_MMU_raddr[9] CORE|_mem|o_MMU_raddr[8] CORE|_mem|o_MMU_raddr[7] CORE|_mem|o_MMU_raddr[6] CORE|_mem|o_MMU_raddr[5] CORE|_mem|o_MMU_raddr[4] CORE|_mem|o_MMU_raddr[3] CORE|_mem|o_MMU_raddr[2] CORE|_mem|o_MMU_raddr[1] CORE|_mem|o_MMU_raddr[0] -autobundled
netbloc @CORE|_mem|o_MMU_raddr 1 11 1 5230
load netBundle @CORE|AM_ROB_42 32 CORE|AM_ROB[2][38] CORE|AM_ROB[2][37] CORE|AM_ROB[2][36] CORE|AM_ROB[2][35] CORE|AM_ROB[2][34] CORE|AM_ROB[2][33] CORE|AM_ROB[2][32] CORE|AM_ROB[2][31] CORE|AM_ROB[2][30] CORE|AM_ROB[2][29] CORE|AM_ROB[2][28] CORE|AM_ROB[2][27] CORE|AM_ROB[2][26] CORE|AM_ROB[2][25] CORE|AM_ROB[2][24] CORE|AM_ROB[2][23] CORE|AM_ROB[2][22] CORE|AM_ROB[2][21] CORE|AM_ROB[2][20] CORE|AM_ROB[2][19] CORE|AM_ROB[2][18] CORE|AM_ROB[2][17] CORE|AM_ROB[2][16] CORE|AM_ROB[2][15] CORE|AM_ROB[2][14] CORE|AM_ROB[2][13] CORE|AM_ROB[2][12] CORE|AM_ROB[2][11] CORE|AM_ROB[2][10] CORE|AM_ROB[2][9] CORE|AM_ROB[2][8] CORE|AM_ROB[2][7] -autobundled
netbloc @CORE|AM_ROB_42 1 1 1 5760
load netBundle @CORE|MEM_MMU_waddr 32 CORE|MEM_MMU_waddr[31] CORE|MEM_MMU_waddr[30] CORE|MEM_MMU_waddr[29] CORE|MEM_MMU_waddr[28] CORE|MEM_MMU_waddr[27] CORE|MEM_MMU_waddr[26] CORE|MEM_MMU_waddr[25] CORE|MEM_MMU_waddr[24] CORE|MEM_MMU_waddr[23] CORE|MEM_MMU_waddr[22] CORE|MEM_MMU_waddr[21] CORE|MEM_MMU_waddr[20] CORE|MEM_MMU_waddr[19] CORE|MEM_MMU_waddr[18] CORE|MEM_MMU_waddr[17] CORE|MEM_MMU_waddr[16] CORE|MEM_MMU_waddr[15] CORE|MEM_MMU_waddr[14] CORE|MEM_MMU_waddr[13] CORE|MEM_MMU_waddr[12] CORE|MEM_MMU_waddr[11] CORE|MEM_MMU_waddr[10] CORE|MEM_MMU_waddr[9] CORE|MEM_MMU_waddr[8] CORE|MEM_MMU_waddr[7] CORE|MEM_MMU_waddr[6] CORE|MEM_MMU_waddr[5] CORE|MEM_MMU_waddr[4] CORE|MEM_MMU_waddr[3] CORE|MEM_MMU_waddr[2] CORE|MEM_MMU_waddr[1] CORE|MEM_MMU_waddr[0] -autobundled
netbloc @CORE|MEM_MMU_waddr 1 1 6 6020 3306 11820J 1998 NJ 1998 NJ 1998 13410 1998 13790
load netBundle @CORE|ID_IDSUE_imm 32 CORE|ID_IDSUE_imm[31] CORE|ID_IDSUE_imm[30] CORE|ID_IDSUE_imm[29] CORE|ID_IDSUE_imm[28] CORE|ID_IDSUE_imm[27] CORE|ID_IDSUE_imm[26] CORE|ID_IDSUE_imm[25] CORE|ID_IDSUE_imm[24] CORE|ID_IDSUE_imm[23] CORE|ID_IDSUE_imm[22] CORE|ID_IDSUE_imm[21] CORE|ID_IDSUE_imm[20] CORE|ID_IDSUE_imm[19] CORE|ID_IDSUE_imm[18] CORE|ID_IDSUE_imm[17] CORE|ID_IDSUE_imm[16] CORE|ID_IDSUE_imm[15] CORE|ID_IDSUE_imm[14] CORE|ID_IDSUE_imm[13] CORE|ID_IDSUE_imm[12] CORE|ID_IDSUE_imm[11] CORE|ID_IDSUE_imm[10] CORE|ID_IDSUE_imm[9] CORE|ID_IDSUE_imm[8] CORE|ID_IDSUE_imm[7] CORE|ID_IDSUE_imm[6] CORE|ID_IDSUE_imm[5] CORE|ID_IDSUE_imm[4] CORE|ID_IDSUE_imm[3] CORE|ID_IDSUE_imm[2] CORE|ID_IDSUE_imm[1] CORE|ID_IDSUE_imm[0] -autobundled
netbloc @CORE|ID_IDSUE_imm 1 2 1 11400
load netBundle @CORE|IFID_ID_inst 32 CORE|IFID_ID_inst[31] CORE|IFID_ID_inst[30] CORE|IFID_ID_inst[29] CORE|IFID_ID_inst[28] CORE|IFID_ID_inst[27] CORE|IFID_ID_inst[26] CORE|IFID_ID_inst[25] CORE|IFID_ID_inst[24] CORE|IFID_ID_inst[23] CORE|IFID_ID_inst[22] CORE|IFID_ID_inst[21] CORE|IFID_ID_inst[20] CORE|IFID_ID_inst[19] CORE|IFID_ID_inst[18] CORE|IFID_ID_inst[17] CORE|IFID_ID_inst[16] CORE|IFID_ID_inst[15] CORE|IFID_ID_inst[14] CORE|IFID_ID_inst[13] CORE|IFID_ID_inst[12] CORE|IFID_ID_inst[11] CORE|IFID_ID_inst[10] CORE|IFID_ID_inst[9] CORE|IFID_ID_inst[8] CORE|IFID_ID_inst[7] CORE|IFID_ID_inst[6] CORE|IFID_ID_inst[5] CORE|IFID_ID_inst[4] CORE|IFID_ID_inst[3] CORE|IFID_ID_inst[2] CORE|IFID_ID_inst[1] CORE|IFID_ID_inst[0] -autobundled
netbloc @CORE|IFID_ID_inst 1 1 1 6040
load netBundle @CORE|AM_ROB_3 5 CORE|AM_ROB[0][6] CORE|AM_ROB[0][5] CORE|AM_ROB[0][4] CORE|AM_ROB[0][3] CORE|AM_ROB[0][2] -autobundled
netbloc @CORE|AM_ROB_3 1 1 1 5540
load netBundle @CORE|_rob|nw 4 CORE|_rob|nw[3] CORE|_rob|nw[2] CORE|_rob|nw[1] CORE|_rob|nw[0] -autobundled
netbloc @CORE|_rob|nw 1 1 14 6660 1646 NJ 1646 NJ 1646 NJ 1646 NJ 1646 NJ 1646 NJ 1646 8630 1946 NJ 1946 NJ 1946 NJ 1946 NJ 1946 NJ 1946 10690
load netBundle @CORE|_rob|result1 32 CORE|_rob|result1[31] CORE|_rob|result1[30] CORE|_rob|result1[29] CORE|_rob|result1[28] CORE|_rob|result1[27] CORE|_rob|result1[26] CORE|_rob|result1[25] CORE|_rob|result1[24] CORE|_rob|result1[23] CORE|_rob|result1[22] CORE|_rob|result1[21] CORE|_rob|result1[20] CORE|_rob|result1[19] CORE|_rob|result1[18] CORE|_rob|result1[17] CORE|_rob|result1[16] CORE|_rob|result1[15] CORE|_rob|result1[14] CORE|_rob|result1[13] CORE|_rob|result1[12] CORE|_rob|result1[11] CORE|_rob|result1[10] CORE|_rob|result1[9] CORE|_rob|result1[8] CORE|_rob|result1[7] CORE|_rob|result1[6] CORE|_rob|result1[5] CORE|_rob|result1[4] CORE|_rob|result1[3] CORE|_rob|result1[2] CORE|_rob|result1[1] CORE|_rob|result1[0] -autobundled
netbloc @CORE|_rob|result1 1 12 1 9880
load netBundle @CORE|_mem|i_IDSUE_rd 5 CORE|_mem|i_IDSUE_rd[4] CORE|_mem|i_IDSUE_rd[3] CORE|_mem|i_IDSUE_rd[2] CORE|_mem|i_IDSUE_rd[1] CORE|_mem|i_IDSUE_rd[0] -autobundled
netbloc @CORE|_mem|i_IDSUE_rd 1 0 12 1480 5068 NJ 5068 NJ 5068 NJ 5068 NJ 5068 NJ 5068 NJ 5068 NJ 5068 4080J 4938 NJ 4938 NJ 4938 NJ
load netBundle @CORE|_mem|i_IDSUE_u1 4 CORE|_mem|i_IDSUE_u1[3] CORE|_mem|i_IDSUE_u1[2] CORE|_mem|i_IDSUE_u1[1] CORE|_mem|i_IDSUE_u1[0] -autobundled
netbloc @CORE|_mem|i_IDSUE_u1 1 0 3 1560 4668 NJ N 2210
load netBundle @CORE|_mem|o_MMU_wdata 32 CORE|_mem|o_MMU_wdata[31] CORE|_mem|o_MMU_wdata[30] CORE|_mem|o_MMU_wdata[29] CORE|_mem|o_MMU_wdata[28] CORE|_mem|o_MMU_wdata[27] CORE|_mem|o_MMU_wdata[26] CORE|_mem|o_MMU_wdata[25] CORE|_mem|o_MMU_wdata[24] CORE|_mem|o_MMU_wdata[23] CORE|_mem|o_MMU_wdata[22] CORE|_mem|o_MMU_wdata[21] CORE|_mem|o_MMU_wdata[20] CORE|_mem|o_MMU_wdata[19] CORE|_mem|o_MMU_wdata[18] CORE|_mem|o_MMU_wdata[17] CORE|_mem|o_MMU_wdata[16] CORE|_mem|o_MMU_wdata[15] CORE|_mem|o_MMU_wdata[14] CORE|_mem|o_MMU_wdata[13] CORE|_mem|o_MMU_wdata[12] CORE|_mem|o_MMU_wdata[11] CORE|_mem|o_MMU_wdata[10] CORE|_mem|o_MMU_wdata[9] CORE|_mem|o_MMU_wdata[8] CORE|_mem|o_MMU_wdata[7] CORE|_mem|o_MMU_wdata[6] CORE|_mem|o_MMU_wdata[5] CORE|_mem|o_MMU_wdata[4] CORE|_mem|o_MMU_wdata[3] CORE|_mem|o_MMU_wdata[2] CORE|_mem|o_MMU_wdata[1] CORE|_mem|o_MMU_wdata[0] -autobundled
netbloc @CORE|_mem|o_MMU_wdata 1 11 1 5310
load netBundle @CORE|_mem|i_IDSUE_u2 4 CORE|_mem|i_IDSUE_u2[3] CORE|_mem|i_IDSUE_u2[2] CORE|_mem|i_IDSUE_u2[1] CORE|_mem|i_IDSUE_u2[0] -autobundled
netbloc @CORE|_mem|i_IDSUE_u2 1 0 9 1440 5228 N N 2210 5288 NJ 5288 NJ 5288 NJ 5288 NJ 5288 NJ 5288 4080
load netBundle @CORE|_alu_0|o_ROB_newpc0 32 CORE|_alu_0|o_ROB_newpc0[31] CORE|_alu_0|o_ROB_newpc0[30] CORE|_alu_0|o_ROB_newpc0[29] CORE|_alu_0|o_ROB_newpc0[28] CORE|_alu_0|o_ROB_newpc0[27] CORE|_alu_0|o_ROB_newpc0[26] CORE|_alu_0|o_ROB_newpc0[25] CORE|_alu_0|o_ROB_newpc0[24] CORE|_alu_0|o_ROB_newpc0[23] CORE|_alu_0|o_ROB_newpc0[22] CORE|_alu_0|o_ROB_newpc0[21] CORE|_alu_0|o_ROB_newpc0[20] CORE|_alu_0|o_ROB_newpc0[19] CORE|_alu_0|o_ROB_newpc0[18] CORE|_alu_0|o_ROB_newpc0[17] CORE|_alu_0|o_ROB_newpc0[16] CORE|_alu_0|o_ROB_newpc0[15] CORE|_alu_0|o_ROB_newpc0[14] CORE|_alu_0|o_ROB_newpc0[13] CORE|_alu_0|o_ROB_newpc0[12] CORE|_alu_0|o_ROB_newpc0[11] CORE|_alu_0|o_ROB_newpc0[10] CORE|_alu_0|o_ROB_newpc0[9] CORE|_alu_0|o_ROB_newpc0[8] CORE|_alu_0|o_ROB_newpc0[7] CORE|_alu_0|o_ROB_newpc0[6] CORE|_alu_0|o_ROB_newpc0[5] CORE|_alu_0|o_ROB_newpc0[4] CORE|_alu_0|o_ROB_newpc0[3] CORE|_alu_0|o_ROB_newpc0[2] CORE|_alu_0|o_ROB_newpc0[1] CORE|_alu_0|o_ROB_newpc0[0] -autobundled
netbloc @CORE|_alu_0|o_ROB_newpc0 1 6 1 NJ
load netBundle @CORE|AM_ROB_44 4 CORE|AM_ROB[0][74] CORE|AM_ROB[0][73] CORE|AM_ROB[0][72] CORE|AM_ROB[0][71] -autobundled
netbloc @CORE|AM_ROB_44 1 1 1 6060
load netBundle @CORE|rw_flag 4 CORE|rw_flag[3] CORE|rw_flag[2] CORE|rw_flag[1] CORE|rw_flag[0] -autobundled
netbloc @CORE|rw_flag 1 6 1 N
load netBundle @CORE|AM_ROB_5 32 CORE|AM_ROB[0][38] CORE|AM_ROB[0][37] CORE|AM_ROB[0][36] CORE|AM_ROB[0][35] CORE|AM_ROB[0][34] CORE|AM_ROB[0][33] CORE|AM_ROB[0][32] CORE|AM_ROB[0][31] CORE|AM_ROB[0][30] CORE|AM_ROB[0][29] CORE|AM_ROB[0][28] CORE|AM_ROB[0][27] CORE|AM_ROB[0][26] CORE|AM_ROB[0][25] CORE|AM_ROB[0][24] CORE|AM_ROB[0][23] CORE|AM_ROB[0][22] CORE|AM_ROB[0][21] CORE|AM_ROB[0][20] CORE|AM_ROB[0][19] CORE|AM_ROB[0][18] CORE|AM_ROB[0][17] CORE|AM_ROB[0][16] CORE|AM_ROB[0][15] CORE|AM_ROB[0][14] CORE|AM_ROB[0][13] CORE|AM_ROB[0][12] CORE|AM_ROB[0][11] CORE|AM_ROB[0][10] CORE|AM_ROB[0][9] CORE|AM_ROB[0][8] CORE|AM_ROB[0][7] -autobundled
netbloc @CORE|AM_ROB_5 1 1 1 5560
load netBundle @CORE|_rob|nw_i_n_0 2 CORE|_rob|nw_i_n_0 CORE|_rob|nw_i_n_1 -autobundled
netbloc @CORE|_rob|nw_i_n_0 1 5 1 7790
load netBundle @CORE|AM_ROB_30 2 CORE|AM_ROB[2][1] CORE|AM_ROB[2][0] -autobundled
netbloc @CORE|AM_ROB_30 1 1 1 5700
load netBundle @CORE|_mem|d2_reg__0 32 CORE|_mem|d2_reg__0[31] CORE|_mem|d2_reg__0[30] CORE|_mem|d2_reg__0[29] CORE|_mem|d2_reg__0[28] CORE|_mem|d2_reg__0[27] CORE|_mem|d2_reg__0[26] CORE|_mem|d2_reg__0[25] CORE|_mem|d2_reg__0[24] CORE|_mem|d2_reg__0[23] CORE|_mem|d2_reg__0[22] CORE|_mem|d2_reg__0[21] CORE|_mem|d2_reg__0[20] CORE|_mem|d2_reg__0[19] CORE|_mem|d2_reg__0[18] CORE|_mem|d2_reg__0[17] CORE|_mem|d2_reg__0[16] CORE|_mem|d2_reg__0[15] CORE|_mem|d2_reg__0[14] CORE|_mem|d2_reg__0[13] CORE|_mem|d2_reg__0[12] CORE|_mem|d2_reg__0[11] CORE|_mem|d2_reg__0[10] CORE|_mem|d2_reg__0[9] CORE|_mem|d2_reg__0[8] CORE|_mem|d2_reg__0[7] CORE|_mem|d2_reg__0[6] CORE|_mem|d2_reg__0[5] CORE|_mem|d2_reg__0[4] CORE|_mem|d2_reg__0[3] CORE|_mem|d2_reg__0[2] CORE|_mem|d2_reg__0[1] CORE|_mem|d2_reg__0[0] -autobundled
netbloc @CORE|_mem|d2_reg__0 1 10 1 5030
load netBundle @CORE|_alu_0|o_ROB_newpc_i__0_n 32 CORE|_alu_0|o_ROB_newpc_i__0_n_0 CORE|_alu_0|o_ROB_newpc_i__0_n_1 CORE|_alu_0|o_ROB_newpc_i__0_n_2 CORE|_alu_0|o_ROB_newpc_i__0_n_3 CORE|_alu_0|o_ROB_newpc_i__0_n_4 CORE|_alu_0|o_ROB_newpc_i__0_n_5 CORE|_alu_0|o_ROB_newpc_i__0_n_6 CORE|_alu_0|o_ROB_newpc_i__0_n_7 CORE|_alu_0|o_ROB_newpc_i__0_n_8 CORE|_alu_0|o_ROB_newpc_i__0_n_9 CORE|_alu_0|o_ROB_newpc_i__0_n_10 CORE|_alu_0|o_ROB_newpc_i__0_n_11 CORE|_alu_0|o_ROB_newpc_i__0_n_12 CORE|_alu_0|o_ROB_newpc_i__0_n_13 CORE|_alu_0|o_ROB_newpc_i__0_n_14 CORE|_alu_0|o_ROB_newpc_i__0_n_15 CORE|_alu_0|o_ROB_newpc_i__0_n_16 CORE|_alu_0|o_ROB_newpc_i__0_n_17 CORE|_alu_0|o_ROB_newpc_i__0_n_18 CORE|_alu_0|o_ROB_newpc_i__0_n_19 CORE|_alu_0|o_ROB_newpc_i__0_n_20 CORE|_alu_0|o_ROB_newpc_i__0_n_21 CORE|_alu_0|o_ROB_newpc_i__0_n_22 CORE|_alu_0|o_ROB_newpc_i__0_n_23 CORE|_alu_0|o_ROB_newpc_i__0_n_24 CORE|_alu_0|o_ROB_newpc_i__0_n_25 CORE|_alu_0|o_ROB_newpc_i__0_n_26 CORE|_alu_0|o_ROB_newpc_i__0_n_27 CORE|_alu_0|o_ROB_newpc_i__0_n_28 CORE|_alu_0|o_ROB_newpc_i__0_n_29 CORE|_alu_0|o_ROB_newpc_i__0_n_30 CORE|_alu_0|o_ROB_newpc_i__0_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_newpc_i__0_n 1 7 1 N
load netBundle @CORE|_alu_0|i_IDSUE_rd 5 CORE|_alu_0|i_IDSUE_rd[4] CORE|_alu_0|i_IDSUE_rd[3] CORE|_alu_0|i_IDSUE_rd[2] CORE|_alu_0|i_IDSUE_rd[1] CORE|_alu_0|i_IDSUE_rd[0] -autobundled
netbloc @CORE|_alu_0|i_IDSUE_rd 1 0 8 1440J 3238 NJ 3238 NJ 3238 NJ 3238 NJ 3238 NJ 3238 NJ 3238 4560
load netBundle @CORE|_alu_0|o_ROB_result_i_n_1 32 CORE|_alu_0|o_ROB_result_i_n_0 CORE|_alu_0|o_ROB_result_i_n_1 CORE|_alu_0|o_ROB_result_i_n_2 CORE|_alu_0|o_ROB_result_i_n_3 CORE|_alu_0|o_ROB_result_i_n_4 CORE|_alu_0|o_ROB_result_i_n_5 CORE|_alu_0|o_ROB_result_i_n_6 CORE|_alu_0|o_ROB_result_i_n_7 CORE|_alu_0|o_ROB_result_i_n_8 CORE|_alu_0|o_ROB_result_i_n_9 CORE|_alu_0|o_ROB_result_i_n_10 CORE|_alu_0|o_ROB_result_i_n_11 CORE|_alu_0|o_ROB_result_i_n_12 CORE|_alu_0|o_ROB_result_i_n_13 CORE|_alu_0|o_ROB_result_i_n_14 CORE|_alu_0|o_ROB_result_i_n_15 CORE|_alu_0|o_ROB_result_i_n_16 CORE|_alu_0|o_ROB_result_i_n_17 CORE|_alu_0|o_ROB_result_i_n_18 CORE|_alu_0|o_ROB_result_i_n_19 CORE|_alu_0|o_ROB_result_i_n_20 CORE|_alu_0|o_ROB_result_i_n_21 CORE|_alu_0|o_ROB_result_i_n_22 CORE|_alu_0|o_ROB_result_i_n_23 CORE|_alu_0|o_ROB_result_i_n_24 CORE|_alu_0|o_ROB_result_i_n_25 CORE|_alu_0|o_ROB_result_i_n_26 CORE|_alu_0|o_ROB_result_i_n_27 CORE|_alu_0|o_ROB_result_i_n_28 CORE|_alu_0|o_ROB_result_i_n_29 CORE|_alu_0|o_ROB_result_i_n_30 CORE|_alu_0|o_ROB_result_i_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result_i_n_1 1 6 1 N
load netBundle @CORE|AM_ROB_7 32 CORE|AM_ROB[3][38] CORE|AM_ROB[3][37] CORE|AM_ROB[3][36] CORE|AM_ROB[3][35] CORE|AM_ROB[3][34] CORE|AM_ROB[3][33] CORE|AM_ROB[3][32] CORE|AM_ROB[3][31] CORE|AM_ROB[3][30] CORE|AM_ROB[3][29] CORE|AM_ROB[3][28] CORE|AM_ROB[3][27] CORE|AM_ROB[3][26] CORE|AM_ROB[3][25] CORE|AM_ROB[3][24] CORE|AM_ROB[3][23] CORE|AM_ROB[3][22] CORE|AM_ROB[3][21] CORE|AM_ROB[3][20] CORE|AM_ROB[3][19] CORE|AM_ROB[3][18] CORE|AM_ROB[3][17] CORE|AM_ROB[3][16] CORE|AM_ROB[3][15] CORE|AM_ROB[3][14] CORE|AM_ROB[3][13] CORE|AM_ROB[3][12] CORE|AM_ROB[3][11] CORE|AM_ROB[3][10] CORE|AM_ROB[3][9] CORE|AM_ROB[3][8] CORE|AM_ROB[3][7] -autobundled
netbloc @CORE|AM_ROB_7 1 1 1 5860
load netBundle @CORE|AM_ROB_32 2 CORE|AM_ROB[3][1] CORE|AM_ROB[3][0] -autobundled
netbloc @CORE|AM_ROB_32 1 1 1 5800
load netBundle @CORE|AM_ROB_9 4 CORE|AM_ROB[1][74] CORE|AM_ROB[1][73] CORE|AM_ROB[1][72] CORE|AM_ROB[1][71] -autobundled
netbloc @CORE|AM_ROB_9 1 1 1 5580
load netBundle @CORE|_mem|i_IDSUE_funct3 3 CORE|_mem|i_IDSUE_funct3[2] CORE|_mem|i_IDSUE_funct3[1] CORE|_mem|i_IDSUE_funct3[0] -autobundled
netbloc @CORE|_mem|i_IDSUE_funct3 1 0 10 1580J 5008 NJ 5008 NJ 5008 NJ 5008 NJ 5008 NJ 5008 3390 4738 3710 4568 NJ 4568 4450
load netBundle @CORE|_alu_0|i_ROB_udata 32 CORE|_alu_0|i_ROB_udata[31] CORE|_alu_0|i_ROB_udata[30] CORE|_alu_0|i_ROB_udata[29] CORE|_alu_0|i_ROB_udata[28] CORE|_alu_0|i_ROB_udata[27] CORE|_alu_0|i_ROB_udata[26] CORE|_alu_0|i_ROB_udata[25] CORE|_alu_0|i_ROB_udata[24] CORE|_alu_0|i_ROB_udata[23] CORE|_alu_0|i_ROB_udata[22] CORE|_alu_0|i_ROB_udata[21] CORE|_alu_0|i_ROB_udata[20] CORE|_alu_0|i_ROB_udata[19] CORE|_alu_0|i_ROB_udata[18] CORE|_alu_0|i_ROB_udata[17] CORE|_alu_0|i_ROB_udata[16] CORE|_alu_0|i_ROB_udata[15] CORE|_alu_0|i_ROB_udata[14] CORE|_alu_0|i_ROB_udata[13] CORE|_alu_0|i_ROB_udata[12] CORE|_alu_0|i_ROB_udata[11] CORE|_alu_0|i_ROB_udata[10] CORE|_alu_0|i_ROB_udata[9] CORE|_alu_0|i_ROB_udata[8] CORE|_alu_0|i_ROB_udata[7] CORE|_alu_0|i_ROB_udata[6] CORE|_alu_0|i_ROB_udata[5] CORE|_alu_0|i_ROB_udata[4] CORE|_alu_0|i_ROB_udata[3] CORE|_alu_0|i_ROB_udata[2] CORE|_alu_0|i_ROB_udata[1] CORE|_alu_0|i_ROB_udata[0] -autobundled
netbloc @CORE|_alu_0|i_ROB_udata 1 0 2 NJ 1858 1850
load netBundle @CORE|_alu_0|o_ROB_result0 3 CORE|_alu_0|o_ROB_result0[2] CORE|_alu_0|o_ROB_result0[1] CORE|_alu_0|o_ROB_result0[0] -autobundled
netbloc @CORE|_alu_0|o_ROB_result0 1 5 1 3680
load netBundle @CORE|_rob|nw_i__0_n_0 2 CORE|_rob|nw_i__0_n_0 CORE|_rob|nw_i__0_n_1 -autobundled
netbloc @CORE|_rob|nw_i__0_n_0 1 6 1 8060
load netBundle @CORE|_mem|i_MMU_rdata 32 CORE|_mem|i_MMU_rdata[31] CORE|_mem|i_MMU_rdata[30] CORE|_mem|i_MMU_rdata[29] CORE|_mem|i_MMU_rdata[28] CORE|_mem|i_MMU_rdata[27] CORE|_mem|i_MMU_rdata[26] CORE|_mem|i_MMU_rdata[25] CORE|_mem|i_MMU_rdata[24] CORE|_mem|i_MMU_rdata[23] CORE|_mem|i_MMU_rdata[22] CORE|_mem|i_MMU_rdata[21] CORE|_mem|i_MMU_rdata[20] CORE|_mem|i_MMU_rdata[19] CORE|_mem|i_MMU_rdata[18] CORE|_mem|i_MMU_rdata[17] CORE|_mem|i_MMU_rdata[16] CORE|_mem|i_MMU_rdata[15] CORE|_mem|i_MMU_rdata[14] CORE|_mem|i_MMU_rdata[13] CORE|_mem|i_MMU_rdata[12] CORE|_mem|i_MMU_rdata[11] CORE|_mem|i_MMU_rdata[10] CORE|_mem|i_MMU_rdata[9] CORE|_mem|i_MMU_rdata[8] CORE|_mem|i_MMU_rdata[7] CORE|_mem|i_MMU_rdata[6] CORE|_mem|i_MMU_rdata[5] CORE|_mem|i_MMU_rdata[4] CORE|_mem|i_MMU_rdata[3] CORE|_mem|i_MMU_rdata[2] CORE|_mem|i_MMU_rdata[1] CORE|_mem|i_MMU_rdata[0] -autobundled
netbloc @CORE|_mem|i_MMU_rdata 1 0 10 1540J 4398 NJ 4398 2210J 4388 2600J 4398 NJ 4398 NJ 4398 NJ 4398 NJ 4398 NJ 4398 4410
load netBundle @CORE|_mem|o_MMU_waddr 32 CORE|_mem|o_MMU_waddr[31] CORE|_mem|o_MMU_waddr[30] CORE|_mem|o_MMU_waddr[29] CORE|_mem|o_MMU_waddr[28] CORE|_mem|o_MMU_waddr[27] CORE|_mem|o_MMU_waddr[26] CORE|_mem|o_MMU_waddr[25] CORE|_mem|o_MMU_waddr[24] CORE|_mem|o_MMU_waddr[23] CORE|_mem|o_MMU_waddr[22] CORE|_mem|o_MMU_waddr[21] CORE|_mem|o_MMU_waddr[20] CORE|_mem|o_MMU_waddr[19] CORE|_mem|o_MMU_waddr[18] CORE|_mem|o_MMU_waddr[17] CORE|_mem|o_MMU_waddr[16] CORE|_mem|o_MMU_waddr[15] CORE|_mem|o_MMU_waddr[14] CORE|_mem|o_MMU_waddr[13] CORE|_mem|o_MMU_waddr[12] CORE|_mem|o_MMU_waddr[11] CORE|_mem|o_MMU_waddr[10] CORE|_mem|o_MMU_waddr[9] CORE|_mem|o_MMU_waddr[8] CORE|_mem|o_MMU_waddr[7] CORE|_mem|o_MMU_waddr[6] CORE|_mem|o_MMU_waddr[5] CORE|_mem|o_MMU_waddr[4] CORE|_mem|o_MMU_waddr[3] CORE|_mem|o_MMU_waddr[2] CORE|_mem|o_MMU_waddr[1] CORE|_mem|o_MMU_waddr[0] -autobundled
netbloc @CORE|_mem|o_MMU_waddr 1 11 1 5290
load netBundle @CORE|_alu_0|i_IDSUE_opcode 7 CORE|_alu_0|i_IDSUE_opcode[6] CORE|_alu_0|i_IDSUE_opcode[5] CORE|_alu_0|i_IDSUE_opcode[4] CORE|_alu_0|i_IDSUE_opcode[3] CORE|_alu_0|i_IDSUE_opcode[2] CORE|_alu_0|i_IDSUE_opcode[1] CORE|_alu_0|i_IDSUE_opcode[0] -autobundled
netbloc @CORE|_alu_0|i_IDSUE_opcode 1 0 8 1480 728 NJ 728 NJ 728 NJ 728 3050 N 3620J 828 4120 N 4480
load netBundle @CORE|_alu_0|nw_cnt 4 CORE|_alu_0|nw_cnt[3] CORE|_alu_0|nw_cnt[2] CORE|_alu_0|nw_cnt[1] CORE|_alu_0|nw_cnt[0] -autobundled
netbloc @CORE|_alu_0|nw_cnt 1 1 7 1730 1008 NJ 1008 NJ 1008 2990J 1278 NJ 1278 NJ 1278 4480
load netBundle @CORE|_alu_0|o_ROB_newpc0_i__2_ 32 CORE|_alu_0|o_ROB_newpc0_i__2_n_0 CORE|_alu_0|o_ROB_newpc0_i__2_n_1 CORE|_alu_0|o_ROB_newpc0_i__2_n_2 CORE|_alu_0|o_ROB_newpc0_i__2_n_3 CORE|_alu_0|o_ROB_newpc0_i__2_n_4 CORE|_alu_0|o_ROB_newpc0_i__2_n_5 CORE|_alu_0|o_ROB_newpc0_i__2_n_6 CORE|_alu_0|o_ROB_newpc0_i__2_n_7 CORE|_alu_0|o_ROB_newpc0_i__2_n_8 CORE|_alu_0|o_ROB_newpc0_i__2_n_9 CORE|_alu_0|o_ROB_newpc0_i__2_n_10 CORE|_alu_0|o_ROB_newpc0_i__2_n_11 CORE|_alu_0|o_ROB_newpc0_i__2_n_12 CORE|_alu_0|o_ROB_newpc0_i__2_n_13 CORE|_alu_0|o_ROB_newpc0_i__2_n_14 CORE|_alu_0|o_ROB_newpc0_i__2_n_15 CORE|_alu_0|o_ROB_newpc0_i__2_n_16 CORE|_alu_0|o_ROB_newpc0_i__2_n_17 CORE|_alu_0|o_ROB_newpc0_i__2_n_18 CORE|_alu_0|o_ROB_newpc0_i__2_n_19 CORE|_alu_0|o_ROB_newpc0_i__2_n_20 CORE|_alu_0|o_ROB_newpc0_i__2_n_21 CORE|_alu_0|o_ROB_newpc0_i__2_n_22 CORE|_alu_0|o_ROB_newpc0_i__2_n_23 CORE|_alu_0|o_ROB_newpc0_i__2_n_24 CORE|_alu_0|o_ROB_newpc0_i__2_n_25 CORE|_alu_0|o_ROB_newpc0_i__2_n_26 CORE|_alu_0|o_ROB_newpc0_i__2_n_27 CORE|_alu_0|o_ROB_newpc0_i__2_n_28 CORE|_alu_0|o_ROB_newpc0_i__2_n_29 CORE|_alu_0|o_ROB_newpc0_i__2_n_30 CORE|_alu_0|o_ROB_newpc0_i__2_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_newpc0_i__2_ 1 5 1 3680
load netBundle @CORE|AM_ROB_34 32 CORE|AM_ROB[2][70] CORE|AM_ROB[2][69] CORE|AM_ROB[2][68] CORE|AM_ROB[2][67] CORE|AM_ROB[2][66] CORE|AM_ROB[2][65] CORE|AM_ROB[2][64] CORE|AM_ROB[2][63] CORE|AM_ROB[2][62] CORE|AM_ROB[2][61] CORE|AM_ROB[2][60] CORE|AM_ROB[2][59] CORE|AM_ROB[2][58] CORE|AM_ROB[2][57] CORE|AM_ROB[2][56] CORE|AM_ROB[2][55] CORE|AM_ROB[2][54] CORE|AM_ROB[2][53] CORE|AM_ROB[2][52] CORE|AM_ROB[2][51] CORE|AM_ROB[2][50] CORE|AM_ROB[2][49] CORE|AM_ROB[2][48] CORE|AM_ROB[2][47] CORE|AM_ROB[2][46] CORE|AM_ROB[2][45] CORE|AM_ROB[2][44] CORE|AM_ROB[2][43] CORE|AM_ROB[2][42] CORE|AM_ROB[2][41] CORE|AM_ROB[2][40] CORE|AM_ROB[2][39] -autobundled
netbloc @CORE|AM_ROB_34 1 1 1 5720
load netBundle @CORE|_alu_0|o_ROB_result1 32 CORE|_alu_0|o_ROB_result1[31] CORE|_alu_0|o_ROB_result1[30] CORE|_alu_0|o_ROB_result1[29] CORE|_alu_0|o_ROB_result1[28] CORE|_alu_0|o_ROB_result1[27] CORE|_alu_0|o_ROB_result1[26] CORE|_alu_0|o_ROB_result1[25] CORE|_alu_0|o_ROB_result1[24] CORE|_alu_0|o_ROB_result1[23] CORE|_alu_0|o_ROB_result1[22] CORE|_alu_0|o_ROB_result1[21] CORE|_alu_0|o_ROB_result1[20] CORE|_alu_0|o_ROB_result1[19] CORE|_alu_0|o_ROB_result1[18] CORE|_alu_0|o_ROB_result1[17] CORE|_alu_0|o_ROB_result1[16] CORE|_alu_0|o_ROB_result1[15] CORE|_alu_0|o_ROB_result1[14] CORE|_alu_0|o_ROB_result1[13] CORE|_alu_0|o_ROB_result1[12] CORE|_alu_0|o_ROB_result1[11] CORE|_alu_0|o_ROB_result1[10] CORE|_alu_0|o_ROB_result1[9] CORE|_alu_0|o_ROB_result1[8] CORE|_alu_0|o_ROB_result1[7] CORE|_alu_0|o_ROB_result1[6] CORE|_alu_0|o_ROB_result1[5] CORE|_alu_0|o_ROB_result1[4] CORE|_alu_0|o_ROB_result1[3] CORE|_alu_0|o_ROB_result1[2] CORE|_alu_0|o_ROB_result1[1] CORE|_alu_0|o_ROB_result1[0] -autobundled
netbloc @CORE|_alu_0|o_ROB_result1 1 4 1 2950
load netBundle @CORE|write_data 64 CORE|write_data[63] CORE|write_data[62] CORE|write_data[61] CORE|write_data[60] CORE|write_data[59] CORE|write_data[58] CORE|write_data[57] CORE|write_data[56] CORE|write_data[55] CORE|write_data[54] CORE|write_data[53] CORE|write_data[52] CORE|write_data[51] CORE|write_data[50] CORE|write_data[49] CORE|write_data[48] CORE|write_data[47] CORE|write_data[46] CORE|write_data[45] CORE|write_data[44] CORE|write_data[43] CORE|write_data[42] CORE|write_data[41] CORE|write_data[40] CORE|write_data[39] CORE|write_data[38] CORE|write_data[37] CORE|write_data[36] CORE|write_data[35] CORE|write_data[34] CORE|write_data[33] CORE|write_data[32] CORE|write_data[31] CORE|write_data[30] CORE|write_data[29] CORE|write_data[28] CORE|write_data[27] CORE|write_data[26] CORE|write_data[25] CORE|write_data[24] CORE|write_data[23] CORE|write_data[22] CORE|write_data[21] CORE|write_data[20] CORE|write_data[19] CORE|write_data[18] CORE|write_data[17] CORE|write_data[16] CORE|write_data[15] CORE|write_data[14] CORE|write_data[13] CORE|write_data[12] CORE|write_data[11] CORE|write_data[10] CORE|write_data[9] CORE|write_data[8] CORE|write_data[7] CORE|write_data[6] CORE|write_data[5] CORE|write_data[4] CORE|write_data[3] CORE|write_data[2] CORE|write_data[1] CORE|write_data[0] -autobundled
netbloc @CORE|write_data 1 6 1 N
load netBundle @CORE|IDSUE_MEM 157 CORE|IDSUE_MEM[156] CORE|IDSUE_MEM[155] CORE|IDSUE_MEM[154] CORE|IDSUE_MEM[153] CORE|IDSUE_MEM[152] CORE|IDSUE_MEM[151] CORE|IDSUE_MEM[150] CORE|IDSUE_MEM[149] CORE|IDSUE_MEM[148] CORE|IDSUE_MEM[147] CORE|IDSUE_MEM[146] CORE|IDSUE_MEM[145] CORE|IDSUE_MEM[144] CORE|IDSUE_MEM[143] CORE|IDSUE_MEM[142] CORE|IDSUE_MEM[141] CORE|IDSUE_MEM[140] CORE|IDSUE_MEM[139] CORE|IDSUE_MEM[138] CORE|IDSUE_MEM[137] CORE|IDSUE_MEM[136] CORE|IDSUE_MEM[135] CORE|IDSUE_MEM[134] CORE|IDSUE_MEM[133] CORE|IDSUE_MEM[132] CORE|IDSUE_MEM[131] CORE|IDSUE_MEM[130] CORE|IDSUE_MEM[129] CORE|IDSUE_MEM[128] CORE|IDSUE_MEM[127] CORE|IDSUE_MEM[126] CORE|IDSUE_MEM[125] CORE|IDSUE_MEM[124] CORE|IDSUE_MEM[123] CORE|IDSUE_MEM[122] CORE|IDSUE_MEM[121] CORE|IDSUE_MEM[120] CORE|IDSUE_MEM[119] CORE|IDSUE_MEM[118] CORE|IDSUE_MEM[117] CORE|IDSUE_MEM[116] CORE|IDSUE_MEM[115] CORE|IDSUE_MEM[114] CORE|IDSUE_MEM[113] CORE|IDSUE_MEM[112] CORE|IDSUE_MEM[111] CORE|IDSUE_MEM[110] CORE|IDSUE_MEM[109] CORE|IDSUE_MEM[108] CORE|IDSUE_MEM[107] CORE|IDSUE_MEM[106] CORE|IDSUE_MEM[105] CORE|IDSUE_MEM[104] CORE|IDSUE_MEM[103] CORE|IDSUE_MEM[102] CORE|IDSUE_MEM[101] CORE|IDSUE_MEM[100] CORE|IDSUE_MEM[99] CORE|IDSUE_MEM[98] CORE|IDSUE_MEM[97] CORE|IDSUE_MEM[96] CORE|IDSUE_MEM[95] CORE|IDSUE_MEM[94] CORE|IDSUE_MEM[93] CORE|IDSUE_MEM[92] CORE|IDSUE_MEM[91] CORE|IDSUE_MEM[90] CORE|IDSUE_MEM[89] CORE|IDSUE_MEM[88] CORE|IDSUE_MEM[87] CORE|IDSUE_MEM[86] CORE|IDSUE_MEM[85] CORE|IDSUE_MEM[84] CORE|IDSUE_MEM[83] CORE|IDSUE_MEM[82] CORE|IDSUE_MEM[81] CORE|IDSUE_MEM[80] CORE|IDSUE_MEM[79] CORE|IDSUE_MEM[78] CORE|IDSUE_MEM[77] CORE|IDSUE_MEM[76] CORE|IDSUE_MEM[75] CORE|IDSUE_MEM[74] CORE|IDSUE_MEM[73] CORE|IDSUE_MEM[72] CORE|IDSUE_MEM[71] CORE|IDSUE_MEM[70] CORE|IDSUE_MEM[69] CORE|IDSUE_MEM[68] CORE|IDSUE_MEM[67] CORE|IDSUE_MEM[66] CORE|IDSUE_MEM[65] CORE|IDSUE_MEM[64] CORE|IDSUE_MEM[63] CORE|IDSUE_MEM[62] CORE|IDSUE_MEM[61] CORE|IDSUE_MEM[60] CORE|IDSUE_MEM[59] CORE|IDSUE_MEM[58] CORE|IDSUE_MEM[57] CORE|IDSUE_MEM[56] CORE|IDSUE_MEM[55] CORE|IDSUE_MEM[54] CORE|IDSUE_MEM[53] CORE|IDSUE_MEM[52] CORE|IDSUE_MEM[51] CORE|IDSUE_MEM[50] CORE|IDSUE_MEM[49] CORE|IDSUE_MEM[48] CORE|IDSUE_MEM[47] CORE|IDSUE_MEM[46] CORE|IDSUE_MEM[45] CORE|IDSUE_MEM[44] CORE|IDSUE_MEM[43] CORE|IDSUE_MEM[42] CORE|IDSUE_MEM[41] CORE|IDSUE_MEM[40] CORE|IDSUE_MEM[39] CORE|IDSUE_MEM[38] CORE|IDSUE_MEM[37] CORE|IDSUE_MEM[36] CORE|IDSUE_MEM[35] CORE|IDSUE_MEM[34] CORE|IDSUE_MEM[33] CORE|IDSUE_MEM[32] CORE|IDSUE_MEM[31] CORE|IDSUE_MEM[30] CORE|IDSUE_MEM[29] CORE|IDSUE_MEM[28] CORE|IDSUE_MEM[27] CORE|IDSUE_MEM[26] CORE|IDSUE_MEM[25] CORE|IDSUE_MEM[24] CORE|IDSUE_MEM[23] CORE|IDSUE_MEM[22] CORE|IDSUE_MEM[21] CORE|IDSUE_MEM[20] CORE|IDSUE_MEM[19] CORE|IDSUE_MEM[18] CORE|IDSUE_MEM[17] CORE|IDSUE_MEM[16] CORE|IDSUE_MEM[15] CORE|IDSUE_MEM[14] CORE|IDSUE_MEM[13] CORE|IDSUE_MEM[12] CORE|IDSUE_MEM[11] CORE|IDSUE_MEM[10] CORE|IDSUE_MEM[9] CORE|IDSUE_MEM[8] CORE|IDSUE_MEM[7] CORE|IDSUE_MEM[6] CORE|IDSUE_MEM[5] CORE|IDSUE_MEM[4] CORE|IDSUE_MEM[3] CORE|IDSUE_MEM[2] CORE|IDSUE_MEM[1] CORE|IDSUE_MEM[0] -autobundled
netbloc @CORE|IDSUE_MEM 1 0 4 1200 6218 6100J 2966 11700J 1658 12320
load netBundle @CORE|_rob|rd 5 CORE|_rob|rd[4] CORE|_rob|rd[3] CORE|_rob|rd[2] CORE|_rob|rd[1] CORE|_rob|rd[0] -autobundled
netbloc @CORE|_rob|rd 1 14 1 10730
load netBundle @CORE|_alu_0|i_IDSUE_funct3 3 CORE|_alu_0|i_IDSUE_funct3[2] CORE|_alu_0|i_IDSUE_funct3[1] CORE|_alu_0|i_IDSUE_funct3[0] -autobundled
netbloc @CORE|_alu_0|i_IDSUE_funct3 1 0 6 NJ 1328 NJ 1328 NJ 1328 2530J 1288 2970J 1298 3620
load netBundle @MEM_done 2 MEM_done[1] MEM_done[0] -autobundled
netbloc @MEM_done 1 3 3 810 310 NJ 310 1750
load netBundle @CORE|ROB_AM_udata 36 CORE|ROB_AM_u[3] CORE|ROB_AM_u[2] CORE|ROB_AM_u[1] CORE|ROB_AM_u[0] CORE|ROB_AM_udata[31] CORE|ROB_AM_udata[30] CORE|ROB_AM_udata[29] CORE|ROB_AM_udata[28] CORE|ROB_AM_udata[27] CORE|ROB_AM_udata[26] CORE|ROB_AM_udata[25] CORE|ROB_AM_udata[24] CORE|ROB_AM_udata[23] CORE|ROB_AM_udata[22] CORE|ROB_AM_udata[21] CORE|ROB_AM_udata[20] CORE|ROB_AM_udata[19] CORE|ROB_AM_udata[18] CORE|ROB_AM_udata[17] CORE|ROB_AM_udata[16] CORE|ROB_AM_udata[15] CORE|ROB_AM_udata[14] CORE|ROB_AM_udata[13] CORE|ROB_AM_udata[12] CORE|ROB_AM_udata[11] CORE|ROB_AM_udata[10] CORE|ROB_AM_udata[9] CORE|ROB_AM_udata[8] CORE|ROB_AM_udata[7] CORE|ROB_AM_udata[6] CORE|ROB_AM_udata[5] CORE|ROB_AM_udata[4] CORE|ROB_AM_udata[3] CORE|ROB_AM_udata[2] CORE|ROB_AM_udata[1] CORE|ROB_AM_udata[0] -autobundled
netbloc @CORE|ROB_AM_udata 1 0 3 1240 5698 5920J 2646 11340
load netBundle @CORE|_rob|o_AM 36 CORE|_rob|o_AM[35] CORE|_rob|o_AM[34] CORE|_rob|o_AM[33] CORE|_rob|o_AM[32] CORE|_rob|o_AM[31] CORE|_rob|o_AM[30] CORE|_rob|o_AM[29] CORE|_rob|o_AM[28] CORE|_rob|o_AM[27] CORE|_rob|o_AM[26] CORE|_rob|o_AM[25] CORE|_rob|o_AM[24] CORE|_rob|o_AM[23] CORE|_rob|o_AM[22] CORE|_rob|o_AM[21] CORE|_rob|o_AM[20] CORE|_rob|o_AM[19] CORE|_rob|o_AM[18] CORE|_rob|o_AM[17] CORE|_rob|o_AM[16] CORE|_rob|o_AM[15] CORE|_rob|o_AM[14] CORE|_rob|o_AM[13] CORE|_rob|o_AM[12] CORE|_rob|o_AM[11] CORE|_rob|o_AM[10] CORE|_rob|o_AM[9] CORE|_rob|o_AM[8] CORE|_rob|o_AM[7] CORE|_rob|o_AM[6] CORE|_rob|o_AM[5] CORE|_rob|o_AM[4] CORE|_rob|o_AM[3] CORE|_rob|o_AM[2] CORE|_rob|o_AM[1] CORE|_rob|o_AM[0] -autobundled
netbloc @CORE|_rob|o_AM 1 15 1 11130
load netBundle @CORE|_rob|i_AM_list 300 CORE|_rob|i_AM_list[299] CORE|_rob|i_AM_list[298] CORE|_rob|i_AM_list[297] CORE|_rob|i_AM_list[296] CORE|_rob|i_AM_list[295] CORE|_rob|i_AM_list[294] CORE|_rob|i_AM_list[293] CORE|_rob|i_AM_list[292] CORE|_rob|i_AM_list[291] CORE|_rob|i_AM_list[290] CORE|_rob|i_AM_list[289] CORE|_rob|i_AM_list[288] CORE|_rob|i_AM_list[287] CORE|_rob|i_AM_list[286] CORE|_rob|i_AM_list[285] CORE|_rob|i_AM_list[284] CORE|_rob|i_AM_list[283] CORE|_rob|i_AM_list[282] CORE|_rob|i_AM_list[281] CORE|_rob|i_AM_list[280] CORE|_rob|i_AM_list[279] CORE|_rob|i_AM_list[278] CORE|_rob|i_AM_list[277] CORE|_rob|i_AM_list[276] CORE|_rob|i_AM_list[275] CORE|_rob|i_AM_list[274] CORE|_rob|i_AM_list[273] CORE|_rob|i_AM_list[272] CORE|_rob|i_AM_list[271] CORE|_rob|i_AM_list[270] CORE|_rob|i_AM_list[269] CORE|_rob|i_AM_list[268] CORE|_rob|i_AM_list[267] CORE|_rob|i_AM_list[266] CORE|_rob|i_AM_list[265] CORE|_rob|i_AM_list[264] CORE|_rob|i_AM_list[263] CORE|_rob|i_AM_list[262] CORE|_rob|i_AM_list[261] CORE|_rob|i_AM_list[260] CORE|_rob|i_AM_list[259] CORE|_rob|i_AM_list[258] CORE|_rob|i_AM_list[257] CORE|_rob|i_AM_list[256] CORE|_rob|i_AM_list[255] CORE|_rob|i_AM_list[254] CORE|_rob|i_AM_list[253] CORE|_rob|i_AM_list[252] CORE|_rob|i_AM_list[251] CORE|_rob|i_AM_list[250] CORE|_rob|i_AM_list[249] CORE|_rob|i_AM_list[248] CORE|_rob|i_AM_list[247] CORE|_rob|i_AM_list[246] CORE|_rob|i_AM_list[245] CORE|_rob|i_AM_list[244] CORE|_rob|i_AM_list[243] CORE|_rob|i_AM_list[242] CORE|_rob|i_AM_list[241] CORE|_rob|i_AM_list[240] CORE|_rob|i_AM_list[239] CORE|_rob|i_AM_list[238] CORE|_rob|i_AM_list[237] CORE|_rob|i_AM_list[236] CORE|_rob|i_AM_list[235] CORE|_rob|i_AM_list[234] CORE|_rob|i_AM_list[233] CORE|_rob|i_AM_list[232] CORE|_rob|i_AM_list[231] CORE|_rob|i_AM_list[230] CORE|_rob|i_AM_list[229] CORE|_rob|i_AM_list[228] CORE|_rob|i_AM_list[227] CORE|_rob|i_AM_list[226] CORE|_rob|i_AM_list[225] CORE|_rob|i_AM_list[224] CORE|_rob|i_AM_list[223] CORE|_rob|i_AM_list[222] CORE|_rob|i_AM_list[221] CORE|_rob|i_AM_list[220] CORE|_rob|i_AM_list[219] CORE|_rob|i_AM_list[218] CORE|_rob|i_AM_list[217] CORE|_rob|i_AM_list[216] CORE|_rob|i_AM_list[215] CORE|_rob|i_AM_list[214] CORE|_rob|i_AM_list[213] CORE|_rob|i_AM_list[212] CORE|_rob|i_AM_list[211] CORE|_rob|i_AM_list[210] CORE|_rob|i_AM_list[209] CORE|_rob|i_AM_list[208] CORE|_rob|i_AM_list[207] CORE|_rob|i_AM_list[206] CORE|_rob|i_AM_list[205] CORE|_rob|i_AM_list[204] CORE|_rob|i_AM_list[203] CORE|_rob|i_AM_list[202] CORE|_rob|i_AM_list[201] CORE|_rob|i_AM_list[200] CORE|_rob|i_AM_list[199] CORE|_rob|i_AM_list[198] CORE|_rob|i_AM_list[197] CORE|_rob|i_AM_list[196] CORE|_rob|i_AM_list[195] CORE|_rob|i_AM_list[194] CORE|_rob|i_AM_list[193] CORE|_rob|i_AM_list[192] CORE|_rob|i_AM_list[191] CORE|_rob|i_AM_list[190] CORE|_rob|i_AM_list[189] CORE|_rob|i_AM_list[188] CORE|_rob|i_AM_list[187] CORE|_rob|i_AM_list[186] CORE|_rob|i_AM_list[185] CORE|_rob|i_AM_list[184] CORE|_rob|i_AM_list[183] CORE|_rob|i_AM_list[182] CORE|_rob|i_AM_list[181] CORE|_rob|i_AM_list[180] CORE|_rob|i_AM_list[179] CORE|_rob|i_AM_list[178] CORE|_rob|i_AM_list[177] CORE|_rob|i_AM_list[176] CORE|_rob|i_AM_list[175] CORE|_rob|i_AM_list[174] CORE|_rob|i_AM_list[173] CORE|_rob|i_AM_list[172] CORE|_rob|i_AM_list[171] CORE|_rob|i_AM_list[170] CORE|_rob|i_AM_list[169] CORE|_rob|i_AM_list[168] CORE|_rob|i_AM_list[167] CORE|_rob|i_AM_list[166] CORE|_rob|i_AM_list[165] CORE|_rob|i_AM_list[164] CORE|_rob|i_AM_list[163] CORE|_rob|i_AM_list[162] CORE|_rob|i_AM_list[161] CORE|_rob|i_AM_list[160] CORE|_rob|i_AM_list[159] CORE|_rob|i_AM_list[158] CORE|_rob|i_AM_list[157] CORE|_rob|i_AM_list[156] CORE|_rob|i_AM_list[155] CORE|_rob|i_AM_list[154] CORE|_rob|i_AM_list[153] CORE|_rob|i_AM_list[152] CORE|_rob|i_AM_list[151] CORE|_rob|i_AM_list[150] CORE|_rob|i_AM_list[149] CORE|_rob|i_AM_list[148] CORE|_rob|i_AM_list[147] CORE|_rob|i_AM_list[146] CORE|_rob|i_AM_list[145] CORE|_rob|i_AM_list[144] CORE|_rob|i_AM_list[143] CORE|_rob|i_AM_list[142] CORE|_rob|i_AM_list[141] CORE|_rob|i_AM_list[140] CORE|_rob|i_AM_list[139] CORE|_rob|i_AM_list[138] CORE|_rob|i_AM_list[137] CORE|_rob|i_AM_list[136] CORE|_rob|i_AM_list[135] CORE|_rob|i_AM_list[134] CORE|_rob|i_AM_list[133] CORE|_rob|i_AM_list[132] CORE|_rob|i_AM_list[131] CORE|_rob|i_AM_list[130] CORE|_rob|i_AM_list[129] CORE|_rob|i_AM_list[128] CORE|_rob|i_AM_list[127] CORE|_rob|i_AM_list[126] CORE|_rob|i_AM_list[125] CORE|_rob|i_AM_list[124] CORE|_rob|i_AM_list[123] CORE|_rob|i_AM_list[122] CORE|_rob|i_AM_list[121] CORE|_rob|i_AM_list[120] CORE|_rob|i_AM_list[119] CORE|_rob|i_AM_list[118] CORE|_rob|i_AM_list[117] CORE|_rob|i_AM_list[116] CORE|_rob|i_AM_list[115] CORE|_rob|i_AM_list[114] CORE|_rob|i_AM_list[113] CORE|_rob|i_AM_list[112] CORE|_rob|i_AM_list[111] CORE|_rob|i_AM_list[110] CORE|_rob|i_AM_list[109] CORE|_rob|i_AM_list[108] CORE|_rob|i_AM_list[107] CORE|_rob|i_AM_list[106] CORE|_rob|i_AM_list[105] CORE|_rob|i_AM_list[104] CORE|_rob|i_AM_list[103] CORE|_rob|i_AM_list[102] CORE|_rob|i_AM_list[101] CORE|_rob|i_AM_list[100] CORE|_rob|i_AM_list[99] CORE|_rob|i_AM_list[98] CORE|_rob|i_AM_list[97] CORE|_rob|i_AM_list[96] CORE|_rob|i_AM_list[95] CORE|_rob|i_AM_list[94] CORE|_rob|i_AM_list[93] CORE|_rob|i_AM_list[92] CORE|_rob|i_AM_list[91] CORE|_rob|i_AM_list[90] CORE|_rob|i_AM_list[89] CORE|_rob|i_AM_list[88] CORE|_rob|i_AM_list[87] CORE|_rob|i_AM_list[86] CORE|_rob|i_AM_list[85] CORE|_rob|i_AM_list[84] CORE|_rob|i_AM_list[83] CORE|_rob|i_AM_list[82] CORE|_rob|i_AM_list[81] CORE|_rob|i_AM_list[80] CORE|_rob|i_AM_list[79] CORE|_rob|i_AM_list[78] CORE|_rob|i_AM_list[77] CORE|_rob|i_AM_list[76] CORE|_rob|i_AM_list[75] CORE|_rob|i_AM_list[74] CORE|_rob|i_AM_list[73] CORE|_rob|i_AM_list[72] CORE|_rob|i_AM_list[71] CORE|_rob|i_AM_list[70] CORE|_rob|i_AM_list[69] CORE|_rob|i_AM_list[68] CORE|_rob|i_AM_list[67] CORE|_rob|i_AM_list[66] CORE|_rob|i_AM_list[65] CORE|_rob|i_AM_list[64] CORE|_rob|i_AM_list[63] CORE|_rob|i_AM_list[62] CORE|_rob|i_AM_list[61] CORE|_rob|i_AM_list[60] CORE|_rob|i_AM_list[59] CORE|_rob|i_AM_list[58] CORE|_rob|i_AM_list[57] CORE|_rob|i_AM_list[56] CORE|_rob|i_AM_list[55] CORE|_rob|i_AM_list[54] CORE|_rob|i_AM_list[53] CORE|_rob|i_AM_list[52] CORE|_rob|i_AM_list[51] CORE|_rob|i_AM_list[50] CORE|_rob|i_AM_list[49] CORE|_rob|i_AM_list[48] CORE|_rob|i_AM_list[47] CORE|_rob|i_AM_list[46] CORE|_rob|i_AM_list[45] CORE|_rob|i_AM_list[44] CORE|_rob|i_AM_list[43] CORE|_rob|i_AM_list[42] CORE|_rob|i_AM_list[41] CORE|_rob|i_AM_list[40] CORE|_rob|i_AM_list[39] CORE|_rob|i_AM_list[38] CORE|_rob|i_AM_list[37] CORE|_rob|i_AM_list[36] CORE|_rob|i_AM_list[35] CORE|_rob|i_AM_list[34] CORE|_rob|i_AM_list[33] CORE|_rob|i_AM_list[32] CORE|_rob|i_AM_list[31] CORE|_rob|i_AM_list[30] CORE|_rob|i_AM_list[29] CORE|_rob|i_AM_list[28] CORE|_rob|i_AM_list[27] CORE|_rob|i_AM_list[26] CORE|_rob|i_AM_list[25] CORE|_rob|i_AM_list[24] CORE|_rob|i_AM_list[23] CORE|_rob|i_AM_list[22] CORE|_rob|i_AM_list[21] CORE|_rob|i_AM_list[20] CORE|_rob|i_AM_list[19] CORE|_rob|i_AM_list[18] CORE|_rob|i_AM_list[17] CORE|_rob|i_AM_list[16] CORE|_rob|i_AM_list[15] CORE|_rob|i_AM_list[14] CORE|_rob|i_AM_list[13] CORE|_rob|i_AM_list[12] CORE|_rob|i_AM_list[11] CORE|_rob|i_AM_list[10] CORE|_rob|i_AM_list[9] CORE|_rob|i_AM_list[8] CORE|_rob|i_AM_list[7] CORE|_rob|i_AM_list[6] CORE|_rob|i_AM_list[5] CORE|_rob|i_AM_list[4] CORE|_rob|i_AM_list[3] CORE|_rob|i_AM_list[2] CORE|_rob|i_AM_list[1] CORE|_rob|i_AM_list[0] -autobundled
netbloc @CORE|_rob|i_AM_list 1 0 13 NJ 1586 NJ 1586 NJ 1586 7300 1476 7500 1536 7790 1886 NJ 1886 NJ 1886 NJ 1886 NJ 1886 9220 1796 NJ 1796 9900
load netBundle @CORE|AM_ROB_36 32 CORE|AM_ROB[3][70] CORE|AM_ROB[3][69] CORE|AM_ROB[3][68] CORE|AM_ROB[3][67] CORE|AM_ROB[3][66] CORE|AM_ROB[3][65] CORE|AM_ROB[3][64] CORE|AM_ROB[3][63] CORE|AM_ROB[3][62] CORE|AM_ROB[3][61] CORE|AM_ROB[3][60] CORE|AM_ROB[3][59] CORE|AM_ROB[3][58] CORE|AM_ROB[3][57] CORE|AM_ROB[3][56] CORE|AM_ROB[3][55] CORE|AM_ROB[3][54] CORE|AM_ROB[3][53] CORE|AM_ROB[3][52] CORE|AM_ROB[3][51] CORE|AM_ROB[3][50] CORE|AM_ROB[3][49] CORE|AM_ROB[3][48] CORE|AM_ROB[3][47] CORE|AM_ROB[3][46] CORE|AM_ROB[3][45] CORE|AM_ROB[3][44] CORE|AM_ROB[3][43] CORE|AM_ROB[3][42] CORE|AM_ROB[3][41] CORE|AM_ROB[3][40] CORE|AM_ROB[3][39] -autobundled
netbloc @CORE|AM_ROB_36 1 1 1 5820
load netBundle @CORE|IFID_ID_pc 32 CORE|IFID_ID_pc[31] CORE|IFID_ID_pc[30] CORE|IFID_ID_pc[29] CORE|IFID_ID_pc[28] CORE|IFID_ID_pc[27] CORE|IFID_ID_pc[26] CORE|IFID_ID_pc[25] CORE|IFID_ID_pc[24] CORE|IFID_ID_pc[23] CORE|IFID_ID_pc[22] CORE|IFID_ID_pc[21] CORE|IFID_ID_pc[20] CORE|IFID_ID_pc[19] CORE|IFID_ID_pc[18] CORE|IFID_ID_pc[17] CORE|IFID_ID_pc[16] CORE|IFID_ID_pc[15] CORE|IFID_ID_pc[14] CORE|IFID_ID_pc[13] CORE|IFID_ID_pc[12] CORE|IFID_ID_pc[11] CORE|IFID_ID_pc[10] CORE|IFID_ID_pc[9] CORE|IFID_ID_pc[8] CORE|IFID_ID_pc[7] CORE|IFID_ID_pc[6] CORE|IFID_ID_pc[5] CORE|IFID_ID_pc[4] CORE|IFID_ID_pc[3] CORE|IFID_ID_pc[2] CORE|IFID_ID_pc[1] CORE|IFID_ID_pc[0] -autobundled
netbloc @CORE|IFID_ID_pc 1 1 1 6060
load netBundle @CORE|_alu_0|i_IDSUE_excp 2 CORE|_alu_0|i_IDSUE_excp[1] CORE|_alu_0|i_IDSUE_excp[0] -autobundled
netbloc @CORE|_alu_0|i_IDSUE_excp 1 0 9 1500 1368 NJ 1368 NJ 1368 2610J 1388 3010J 1318 NJ 1318 NJ 1318 NJ 1318 NJ
load netBundle @CORE|_alu_0|o_ROB_newpc_i_n_0 32 CORE|_alu_0|o_ROB_newpc_i_n_0 CORE|_alu_0|o_ROB_newpc_i_n_1 CORE|_alu_0|o_ROB_newpc_i_n_2 CORE|_alu_0|o_ROB_newpc_i_n_3 CORE|_alu_0|o_ROB_newpc_i_n_4 CORE|_alu_0|o_ROB_newpc_i_n_5 CORE|_alu_0|o_ROB_newpc_i_n_6 CORE|_alu_0|o_ROB_newpc_i_n_7 CORE|_alu_0|o_ROB_newpc_i_n_8 CORE|_alu_0|o_ROB_newpc_i_n_9 CORE|_alu_0|o_ROB_newpc_i_n_10 CORE|_alu_0|o_ROB_newpc_i_n_11 CORE|_alu_0|o_ROB_newpc_i_n_12 CORE|_alu_0|o_ROB_newpc_i_n_13 CORE|_alu_0|o_ROB_newpc_i_n_14 CORE|_alu_0|o_ROB_newpc_i_n_15 CORE|_alu_0|o_ROB_newpc_i_n_16 CORE|_alu_0|o_ROB_newpc_i_n_17 CORE|_alu_0|o_ROB_newpc_i_n_18 CORE|_alu_0|o_ROB_newpc_i_n_19 CORE|_alu_0|o_ROB_newpc_i_n_20 CORE|_alu_0|o_ROB_newpc_i_n_21 CORE|_alu_0|o_ROB_newpc_i_n_22 CORE|_alu_0|o_ROB_newpc_i_n_23 CORE|_alu_0|o_ROB_newpc_i_n_24 CORE|_alu_0|o_ROB_newpc_i_n_25 CORE|_alu_0|o_ROB_newpc_i_n_26 CORE|_alu_0|o_ROB_newpc_i_n_27 CORE|_alu_0|o_ROB_newpc_i_n_28 CORE|_alu_0|o_ROB_newpc_i_n_29 CORE|_alu_0|o_ROB_newpc_i_n_30 CORE|_alu_0|o_ROB_newpc_i_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_newpc_i_n_0 1 6 1 4100
load netBundle @CORE|_alu_0|d1 32 CORE|_alu_0|d1[31] CORE|_alu_0|d1[30] CORE|_alu_0|d1[29] CORE|_alu_0|d1[28] CORE|_alu_0|d1[27] CORE|_alu_0|d1[26] CORE|_alu_0|d1[25] CORE|_alu_0|d1[24] CORE|_alu_0|d1[23] CORE|_alu_0|d1[22] CORE|_alu_0|d1[21] CORE|_alu_0|d1[20] CORE|_alu_0|d1[19] CORE|_alu_0|d1[18] CORE|_alu_0|d1[17] CORE|_alu_0|d1[16] CORE|_alu_0|d1[15] CORE|_alu_0|d1[14] CORE|_alu_0|d1[13] CORE|_alu_0|d1[12] CORE|_alu_0|d1[11] CORE|_alu_0|d1[10] CORE|_alu_0|d1[9] CORE|_alu_0|d1[8] CORE|_alu_0|d1[7] CORE|_alu_0|d1[6] CORE|_alu_0|d1[5] CORE|_alu_0|d1[4] CORE|_alu_0|d1[3] CORE|_alu_0|d1[2] CORE|_alu_0|d1[1] CORE|_alu_0|d1[0] -autobundled
netbloc @CORE|_alu_0|d1 1 3 2 2570 2578 3150
load netBundle @CORE|read_data 64 CORE|read_data[63] CORE|read_data[62] CORE|read_data[61] CORE|read_data[60] CORE|read_data[59] CORE|read_data[58] CORE|read_data[57] CORE|read_data[56] CORE|read_data[55] CORE|read_data[54] CORE|read_data[53] CORE|read_data[52] CORE|read_data[51] CORE|read_data[50] CORE|read_data[49] CORE|read_data[48] CORE|read_data[47] CORE|read_data[46] CORE|read_data[45] CORE|read_data[44] CORE|read_data[43] CORE|read_data[42] CORE|read_data[41] CORE|read_data[40] CORE|read_data[39] CORE|read_data[38] CORE|read_data[37] CORE|read_data[36] CORE|read_data[35] CORE|read_data[34] CORE|read_data[33] CORE|read_data[32] CORE|read_data[31] CORE|read_data[30] CORE|read_data[29] CORE|read_data[28] CORE|read_data[27] CORE|read_data[26] CORE|read_data[25] CORE|read_data[24] CORE|read_data[23] CORE|read_data[22] CORE|read_data[21] CORE|read_data[20] CORE|read_data[19] CORE|read_data[18] CORE|read_data[17] CORE|read_data[16] CORE|read_data[15] CORE|read_data[14] CORE|read_data[13] CORE|read_data[12] CORE|read_data[11] CORE|read_data[10] CORE|read_data[9] CORE|read_data[8] CORE|read_data[7] CORE|read_data[6] CORE|read_data[5] CORE|read_data[4] CORE|read_data[3] CORE|read_data[2] CORE|read_data[1] CORE|read_data[0] -autobundled
netbloc @CORE|read_data 1 0 6 NJ 6518 6280J 3446 11960J 2138 NJ 2138 NJ 2138 13390J
load netBundle @CORE|_alu_0|i_IDSUE_pc 32 CORE|_alu_0|i_IDSUE_pc[31] CORE|_alu_0|i_IDSUE_pc[30] CORE|_alu_0|i_IDSUE_pc[29] CORE|_alu_0|i_IDSUE_pc[28] CORE|_alu_0|i_IDSUE_pc[27] CORE|_alu_0|i_IDSUE_pc[26] CORE|_alu_0|i_IDSUE_pc[25] CORE|_alu_0|i_IDSUE_pc[24] CORE|_alu_0|i_IDSUE_pc[23] CORE|_alu_0|i_IDSUE_pc[22] CORE|_alu_0|i_IDSUE_pc[21] CORE|_alu_0|i_IDSUE_pc[20] CORE|_alu_0|i_IDSUE_pc[19] CORE|_alu_0|i_IDSUE_pc[18] CORE|_alu_0|i_IDSUE_pc[17] CORE|_alu_0|i_IDSUE_pc[16] CORE|_alu_0|i_IDSUE_pc[15] CORE|_alu_0|i_IDSUE_pc[14] CORE|_alu_0|i_IDSUE_pc[13] CORE|_alu_0|i_IDSUE_pc[12] CORE|_alu_0|i_IDSUE_pc[11] CORE|_alu_0|i_IDSUE_pc[10] CORE|_alu_0|i_IDSUE_pc[9] CORE|_alu_0|i_IDSUE_pc[8] CORE|_alu_0|i_IDSUE_pc[7] CORE|_alu_0|i_IDSUE_pc[6] CORE|_alu_0|i_IDSUE_pc[5] CORE|_alu_0|i_IDSUE_pc[4] CORE|_alu_0|i_IDSUE_pc[3] CORE|_alu_0|i_IDSUE_pc[2] CORE|_alu_0|i_IDSUE_pc[1] CORE|_alu_0|i_IDSUE_pc[0] -autobundled
netbloc @CORE|_alu_0|i_IDSUE_pc 1 0 4 N 1388 NJ 1388 NJ 1388 2590
load netBundle @CORE|_alu_0|o_ROB_newpc0_i__1_ 32 CORE|_alu_0|o_ROB_newpc0_i__1_n_0 CORE|_alu_0|o_ROB_newpc0_i__1_n_1 CORE|_alu_0|o_ROB_newpc0_i__1_n_2 CORE|_alu_0|o_ROB_newpc0_i__1_n_3 CORE|_alu_0|o_ROB_newpc0_i__1_n_4 CORE|_alu_0|o_ROB_newpc0_i__1_n_5 CORE|_alu_0|o_ROB_newpc0_i__1_n_6 CORE|_alu_0|o_ROB_newpc0_i__1_n_7 CORE|_alu_0|o_ROB_newpc0_i__1_n_8 CORE|_alu_0|o_ROB_newpc0_i__1_n_9 CORE|_alu_0|o_ROB_newpc0_i__1_n_10 CORE|_alu_0|o_ROB_newpc0_i__1_n_11 CORE|_alu_0|o_ROB_newpc0_i__1_n_12 CORE|_alu_0|o_ROB_newpc0_i__1_n_13 CORE|_alu_0|o_ROB_newpc0_i__1_n_14 CORE|_alu_0|o_ROB_newpc0_i__1_n_15 CORE|_alu_0|o_ROB_newpc0_i__1_n_16 CORE|_alu_0|o_ROB_newpc0_i__1_n_17 CORE|_alu_0|o_ROB_newpc0_i__1_n_18 CORE|_alu_0|o_ROB_newpc0_i__1_n_19 CORE|_alu_0|o_ROB_newpc0_i__1_n_20 CORE|_alu_0|o_ROB_newpc0_i__1_n_21 CORE|_alu_0|o_ROB_newpc0_i__1_n_22 CORE|_alu_0|o_ROB_newpc0_i__1_n_23 CORE|_alu_0|o_ROB_newpc0_i__1_n_24 CORE|_alu_0|o_ROB_newpc0_i__1_n_25 CORE|_alu_0|o_ROB_newpc0_i__1_n_26 CORE|_alu_0|o_ROB_newpc0_i__1_n_27 CORE|_alu_0|o_ROB_newpc0_i__1_n_28 CORE|_alu_0|o_ROB_newpc0_i__1_n_29 CORE|_alu_0|o_ROB_newpc0_i__1_n_30 CORE|_alu_0|o_ROB_newpc0_i__1_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_newpc0_i__1_ 1 5 1 3700
load netBundle @CORE|AM_ROB_38 5 CORE|AM_ROB[2][6] CORE|AM_ROB[2][5] CORE|AM_ROB[2][4] CORE|AM_ROB[2][3] CORE|AM_ROB[2][2] -autobundled
netbloc @CORE|AM_ROB_38 1 1 1 5740
load netBundle @COMM_read_data 77 COMM_read_length[0][4] COMM_read_length[0][3] COMM_read_length[0][2] COMM_read_length[0][1] COMM_read_length[0][0] COMM_read_data[0][71] COMM_read_data[0][70] COMM_read_data[0][69] COMM_read_data[0][68] COMM_read_data[0][67] COMM_read_data[0][66] COMM_read_data[0][65] COMM_read_data[0][64] COMM_read_data[0][63] COMM_read_data[0][62] COMM_read_data[0][61] COMM_read_data[0][60] COMM_read_data[0][59] COMM_read_data[0][58] COMM_read_data[0][57] COMM_read_data[0][56] COMM_read_data[0][55] COMM_read_data[0][54] COMM_read_data[0][53] COMM_read_data[0][52] COMM_read_data[0][51] COMM_read_data[0][50] COMM_read_data[0][49] COMM_read_data[0][48] COMM_read_data[0][47] COMM_read_data[0][46] COMM_read_data[0][45] COMM_read_data[0][44] COMM_read_data[0][43] COMM_read_data[0][42] COMM_read_data[0][41] COMM_read_data[0][40] COMM_read_data[0][39] COMM_read_data[0][38] COMM_read_data[0][37] COMM_read_data[0][36] COMM_read_data[0][35] COMM_read_data[0][34] COMM_read_data[0][33] COMM_read_data[0][32] COMM_read_data[0][31] COMM_read_data[0][30] COMM_read_data[0][29] COMM_read_data[0][28] COMM_read_data[0][27] COMM_read_data[0][26] COMM_read_data[0][25] COMM_read_data[0][24] COMM_read_data[0][23] COMM_read_data[0][22] COMM_read_data[0][21] COMM_read_data[0][20] COMM_read_data[0][19] COMM_read_data[0][18] COMM_read_data[0][17] COMM_read_data[0][16] COMM_read_data[0][15] COMM_read_data[0][14] COMM_read_data[0][13] COMM_read_data[0][12] COMM_read_data[0][11] COMM_read_data[0][10] COMM_read_data[0][9] COMM_read_data[0][8] COMM_read_data[0][7] COMM_read_data[0][6] COMM_read_data[0][5] COMM_read_data[0][4] COMM_read_data[0][3] COMM_read_data[0][2] COMM_read_data[0][1] COMM_read_data[0][0] -autobundled
netbloc @COMM_read_data 1 4 3 1310 10 NJ 10 2360
load netBundle @CORE|_alu_0|i_IDSUE_d1 32 CORE|_alu_0|i_IDSUE_d1[31] CORE|_alu_0|i_IDSUE_d1[30] CORE|_alu_0|i_IDSUE_d1[29] CORE|_alu_0|i_IDSUE_d1[28] CORE|_alu_0|i_IDSUE_d1[27] CORE|_alu_0|i_IDSUE_d1[26] CORE|_alu_0|i_IDSUE_d1[25] CORE|_alu_0|i_IDSUE_d1[24] CORE|_alu_0|i_IDSUE_d1[23] CORE|_alu_0|i_IDSUE_d1[22] CORE|_alu_0|i_IDSUE_d1[21] CORE|_alu_0|i_IDSUE_d1[20] CORE|_alu_0|i_IDSUE_d1[19] CORE|_alu_0|i_IDSUE_d1[18] CORE|_alu_0|i_IDSUE_d1[17] CORE|_alu_0|i_IDSUE_d1[16] CORE|_alu_0|i_IDSUE_d1[15] CORE|_alu_0|i_IDSUE_d1[14] CORE|_alu_0|i_IDSUE_d1[13] CORE|_alu_0|i_IDSUE_d1[12] CORE|_alu_0|i_IDSUE_d1[11] CORE|_alu_0|i_IDSUE_d1[10] CORE|_alu_0|i_IDSUE_d1[9] CORE|_alu_0|i_IDSUE_d1[8] CORE|_alu_0|i_IDSUE_d1[7] CORE|_alu_0|i_IDSUE_d1[6] CORE|_alu_0|i_IDSUE_d1[5] CORE|_alu_0|i_IDSUE_d1[4] CORE|_alu_0|i_IDSUE_d1[3] CORE|_alu_0|i_IDSUE_d1[2] CORE|_alu_0|i_IDSUE_d1[1] CORE|_alu_0|i_IDSUE_d1[0] -autobundled
netbloc @CORE|_alu_0|i_IDSUE_d1 1 0 2 NJ 1268 1770
load netBundle @CORE|IF_IFID_inst 32 CORE|IF_IFID_inst[31] CORE|IF_IFID_inst[30] CORE|IF_IFID_inst[29] CORE|IF_IFID_inst[28] CORE|IF_IFID_inst[27] CORE|IF_IFID_inst[26] CORE|IF_IFID_inst[25] CORE|IF_IFID_inst[24] CORE|IF_IFID_inst[23] CORE|IF_IFID_inst[22] CORE|IF_IFID_inst[21] CORE|IF_IFID_inst[20] CORE|IF_IFID_inst[19] CORE|IF_IFID_inst[18] CORE|IF_IFID_inst[17] CORE|IF_IFID_inst[16] CORE|IF_IFID_inst[15] CORE|IF_IFID_inst[14] CORE|IF_IFID_inst[13] CORE|IF_IFID_inst[12] CORE|IF_IFID_inst[11] CORE|IF_IFID_inst[10] CORE|IF_IFID_inst[9] CORE|IF_IFID_inst[8] CORE|IF_IFID_inst[7] CORE|IF_IFID_inst[6] CORE|IF_IFID_inst[5] CORE|IF_IFID_inst[4] CORE|IF_IFID_inst[3] CORE|IF_IFID_inst[2] CORE|IF_IFID_inst[1] CORE|IF_IFID_inst[0] -autobundled
netbloc @CORE|IF_IFID_inst 1 0 6 1220 6298 6140J 3226 11800J 1918 NJ 1918 12770J 1718 13170
load netBundle @CORE|_alu_0|i_IDSUE_d2 32 CORE|_alu_0|i_IDSUE_d2[31] CORE|_alu_0|i_IDSUE_d2[30] CORE|_alu_0|i_IDSUE_d2[29] CORE|_alu_0|i_IDSUE_d2[28] CORE|_alu_0|i_IDSUE_d2[27] CORE|_alu_0|i_IDSUE_d2[26] CORE|_alu_0|i_IDSUE_d2[25] CORE|_alu_0|i_IDSUE_d2[24] CORE|_alu_0|i_IDSUE_d2[23] CORE|_alu_0|i_IDSUE_d2[22] CORE|_alu_0|i_IDSUE_d2[21] CORE|_alu_0|i_IDSUE_d2[20] CORE|_alu_0|i_IDSUE_d2[19] CORE|_alu_0|i_IDSUE_d2[18] CORE|_alu_0|i_IDSUE_d2[17] CORE|_alu_0|i_IDSUE_d2[16] CORE|_alu_0|i_IDSUE_d2[15] CORE|_alu_0|i_IDSUE_d2[14] CORE|_alu_0|i_IDSUE_d2[13] CORE|_alu_0|i_IDSUE_d2[12] CORE|_alu_0|i_IDSUE_d2[11] CORE|_alu_0|i_IDSUE_d2[10] CORE|_alu_0|i_IDSUE_d2[9] CORE|_alu_0|i_IDSUE_d2[8] CORE|_alu_0|i_IDSUE_d2[7] CORE|_alu_0|i_IDSUE_d2[6] CORE|_alu_0|i_IDSUE_d2[5] CORE|_alu_0|i_IDSUE_d2[4] CORE|_alu_0|i_IDSUE_d2[3] CORE|_alu_0|i_IDSUE_d2[2] CORE|_alu_0|i_IDSUE_d2[1] CORE|_alu_0|i_IDSUE_d2[0] -autobundled
netbloc @CORE|_alu_0|i_IDSUE_d2 1 0 2 NJ 1288 1810
load netBundle @CORE|_alu_0|o_ROB_result0_i__0 32 CORE|_alu_0|o_ROB_result0_i__0_n_0 CORE|_alu_0|o_ROB_result0_i__0_n_1 CORE|_alu_0|o_ROB_result0_i__0_n_2 CORE|_alu_0|o_ROB_result0_i__0_n_3 CORE|_alu_0|o_ROB_result0_i__0_n_4 CORE|_alu_0|o_ROB_result0_i__0_n_5 CORE|_alu_0|o_ROB_result0_i__0_n_6 CORE|_alu_0|o_ROB_result0_i__0_n_7 CORE|_alu_0|o_ROB_result0_i__0_n_8 CORE|_alu_0|o_ROB_result0_i__0_n_9 CORE|_alu_0|o_ROB_result0_i__0_n_10 CORE|_alu_0|o_ROB_result0_i__0_n_11 CORE|_alu_0|o_ROB_result0_i__0_n_12 CORE|_alu_0|o_ROB_result0_i__0_n_13 CORE|_alu_0|o_ROB_result0_i__0_n_14 CORE|_alu_0|o_ROB_result0_i__0_n_15 CORE|_alu_0|o_ROB_result0_i__0_n_16 CORE|_alu_0|o_ROB_result0_i__0_n_17 CORE|_alu_0|o_ROB_result0_i__0_n_18 CORE|_alu_0|o_ROB_result0_i__0_n_19 CORE|_alu_0|o_ROB_result0_i__0_n_20 CORE|_alu_0|o_ROB_result0_i__0_n_21 CORE|_alu_0|o_ROB_result0_i__0_n_22 CORE|_alu_0|o_ROB_result0_i__0_n_23 CORE|_alu_0|o_ROB_result0_i__0_n_24 CORE|_alu_0|o_ROB_result0_i__0_n_25 CORE|_alu_0|o_ROB_result0_i__0_n_26 CORE|_alu_0|o_ROB_result0_i__0_n_27 CORE|_alu_0|o_ROB_result0_i__0_n_28 CORE|_alu_0|o_ROB_result0_i__0_n_29 CORE|_alu_0|o_ROB_result0_i__0_n_30 CORE|_alu_0|o_ROB_result0_i__0_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__0 1 4 3 3070 1958 NJ 1958 4060
load netBundle @MEM_write_data 64 MEM_write_data[63] MEM_write_data[62] MEM_write_data[61] MEM_write_data[60] MEM_write_data[59] MEM_write_data[58] MEM_write_data[57] MEM_write_data[56] MEM_write_data[55] MEM_write_data[54] MEM_write_data[53] MEM_write_data[52] MEM_write_data[51] MEM_write_data[50] MEM_write_data[49] MEM_write_data[48] MEM_write_data[47] MEM_write_data[46] MEM_write_data[45] MEM_write_data[44] MEM_write_data[43] MEM_write_data[42] MEM_write_data[41] MEM_write_data[40] MEM_write_data[39] MEM_write_data[38] MEM_write_data[37] MEM_write_data[36] MEM_write_data[35] MEM_write_data[34] MEM_write_data[33] MEM_write_data[32] MEM_write_data[31] MEM_write_data[30] MEM_write_data[29] MEM_write_data[28] MEM_write_data[27] MEM_write_data[26] MEM_write_data[25] MEM_write_data[24] MEM_write_data[23] MEM_write_data[22] MEM_write_data[21] MEM_write_data[20] MEM_write_data[19] MEM_write_data[18] MEM_write_data[17] MEM_write_data[16] MEM_write_data[15] MEM_write_data[14] MEM_write_data[13] MEM_write_data[12] MEM_write_data[11] MEM_write_data[10] MEM_write_data[9] MEM_write_data[8] MEM_write_data[7] MEM_write_data[6] MEM_write_data[5] MEM_write_data[4] MEM_write_data[3] MEM_write_data[2] MEM_write_data[1] MEM_write_data[0] -autobundled
netbloc @MEM_write_data 1 4 1 1250
load netBundle @CORE|_rob|pc0 32 CORE|_rob|pc0[31] CORE|_rob|pc0[30] CORE|_rob|pc0[29] CORE|_rob|pc0[28] CORE|_rob|pc0[27] CORE|_rob|pc0[26] CORE|_rob|pc0[25] CORE|_rob|pc0[24] CORE|_rob|pc0[23] CORE|_rob|pc0[22] CORE|_rob|pc0[21] CORE|_rob|pc0[20] CORE|_rob|pc0[19] CORE|_rob|pc0[18] CORE|_rob|pc0[17] CORE|_rob|pc0[16] CORE|_rob|pc0[15] CORE|_rob|pc0[14] CORE|_rob|pc0[13] CORE|_rob|pc0[12] CORE|_rob|pc0[11] CORE|_rob|pc0[10] CORE|_rob|pc0[9] CORE|_rob|pc0[8] CORE|_rob|pc0[7] CORE|_rob|pc0[6] CORE|_rob|pc0[5] CORE|_rob|pc0[4] CORE|_rob|pc0[3] CORE|_rob|pc0[2] CORE|_rob|pc0[1] CORE|_rob|pc0[0] -autobundled
netbloc @CORE|_rob|pc0 1 13 1 N
load netBundle @CORE|_mem|i_MMU_waddr 32 CORE|_mem|i_MMU_waddr[31] CORE|_mem|i_MMU_waddr[30] CORE|_mem|i_MMU_waddr[29] CORE|_mem|i_MMU_waddr[28] CORE|_mem|i_MMU_waddr[27] CORE|_mem|i_MMU_waddr[26] CORE|_mem|i_MMU_waddr[25] CORE|_mem|i_MMU_waddr[24] CORE|_mem|i_MMU_waddr[23] CORE|_mem|i_MMU_waddr[22] CORE|_mem|i_MMU_waddr[21] CORE|_mem|i_MMU_waddr[20] CORE|_mem|i_MMU_waddr[19] CORE|_mem|i_MMU_waddr[18] CORE|_mem|i_MMU_waddr[17] CORE|_mem|i_MMU_waddr[16] CORE|_mem|i_MMU_waddr[15] CORE|_mem|i_MMU_waddr[14] CORE|_mem|i_MMU_waddr[13] CORE|_mem|i_MMU_waddr[12] CORE|_mem|i_MMU_waddr[11] CORE|_mem|i_MMU_waddr[10] CORE|_mem|i_MMU_waddr[9] CORE|_mem|i_MMU_waddr[8] CORE|_mem|i_MMU_waddr[7] CORE|_mem|i_MMU_waddr[6] CORE|_mem|i_MMU_waddr[5] CORE|_mem|i_MMU_waddr[4] CORE|_mem|i_MMU_waddr[3] CORE|_mem|i_MMU_waddr[2] CORE|_mem|i_MMU_waddr[1] CORE|_mem|i_MMU_waddr[0] -autobundled
netbloc @CORE|_mem|i_MMU_waddr 1 0 8 NJ 5028 NJ 5028 NJ 5028 NJ 5028 NJ 5028 NJ 5028 3410J 4958 3690
load netBundle @CORE|_alu_0|o_ROB_result0_i__1 32 CORE|_alu_0|o_ROB_result0_i__13_n_0 CORE|_alu_0|o_ROB_result0_i__13_n_1 CORE|_alu_0|o_ROB_result0_i__13_n_2 CORE|_alu_0|o_ROB_result0_i__13_n_3 CORE|_alu_0|o_ROB_result0_i__13_n_4 CORE|_alu_0|o_ROB_result0_i__13_n_5 CORE|_alu_0|o_ROB_result0_i__13_n_6 CORE|_alu_0|o_ROB_result0_i__13_n_7 CORE|_alu_0|o_ROB_result0_i__13_n_8 CORE|_alu_0|o_ROB_result0_i__13_n_9 CORE|_alu_0|o_ROB_result0_i__13_n_10 CORE|_alu_0|o_ROB_result0_i__13_n_11 CORE|_alu_0|o_ROB_result0_i__13_n_12 CORE|_alu_0|o_ROB_result0_i__13_n_13 CORE|_alu_0|o_ROB_result0_i__13_n_14 CORE|_alu_0|o_ROB_result0_i__13_n_15 CORE|_alu_0|o_ROB_result0_i__13_n_16 CORE|_alu_0|o_ROB_result0_i__13_n_17 CORE|_alu_0|o_ROB_result0_i__13_n_18 CORE|_alu_0|o_ROB_result0_i__13_n_19 CORE|_alu_0|o_ROB_result0_i__13_n_20 CORE|_alu_0|o_ROB_result0_i__13_n_21 CORE|_alu_0|o_ROB_result0_i__13_n_22 CORE|_alu_0|o_ROB_result0_i__13_n_23 CORE|_alu_0|o_ROB_result0_i__13_n_24 CORE|_alu_0|o_ROB_result0_i__13_n_25 CORE|_alu_0|o_ROB_result0_i__13_n_26 CORE|_alu_0|o_ROB_result0_i__13_n_27 CORE|_alu_0|o_ROB_result0_i__13_n_28 CORE|_alu_0|o_ROB_result0_i__13_n_29 CORE|_alu_0|o_ROB_result0_i__13_n_30 CORE|_alu_0|o_ROB_result0_i__13_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__1 1 5 1 3680
load netBundle @CORE|MEM_MMU_raddr 32 CORE|MEM_MMU_raddr[31] CORE|MEM_MMU_raddr[30] CORE|MEM_MMU_raddr[29] CORE|MEM_MMU_raddr[28] CORE|MEM_MMU_raddr[27] CORE|MEM_MMU_raddr[26] CORE|MEM_MMU_raddr[25] CORE|MEM_MMU_raddr[24] CORE|MEM_MMU_raddr[23] CORE|MEM_MMU_raddr[22] CORE|MEM_MMU_raddr[21] CORE|MEM_MMU_raddr[20] CORE|MEM_MMU_raddr[19] CORE|MEM_MMU_raddr[18] CORE|MEM_MMU_raddr[17] CORE|MEM_MMU_raddr[16] CORE|MEM_MMU_raddr[15] CORE|MEM_MMU_raddr[14] CORE|MEM_MMU_raddr[13] CORE|MEM_MMU_raddr[12] CORE|MEM_MMU_raddr[11] CORE|MEM_MMU_raddr[10] CORE|MEM_MMU_raddr[9] CORE|MEM_MMU_raddr[8] CORE|MEM_MMU_raddr[7] CORE|MEM_MMU_raddr[6] CORE|MEM_MMU_raddr[5] CORE|MEM_MMU_raddr[4] CORE|MEM_MMU_raddr[3] CORE|MEM_MMU_raddr[2] CORE|MEM_MMU_raddr[1] CORE|MEM_MMU_raddr[0] -autobundled
netbloc @CORE|MEM_MMU_raddr 1 1 5 5900 2986 11720J 1678 12340J 1638 NJ 1638 13230J
load netBundle @CORE|_rob|pc 32 CORE|_rob|pc[31] CORE|_rob|pc[30] CORE|_rob|pc[29] CORE|_rob|pc[28] CORE|_rob|pc[27] CORE|_rob|pc[26] CORE|_rob|pc[25] CORE|_rob|pc[24] CORE|_rob|pc[23] CORE|_rob|pc[22] CORE|_rob|pc[21] CORE|_rob|pc[20] CORE|_rob|pc[19] CORE|_rob|pc[18] CORE|_rob|pc[17] CORE|_rob|pc[16] CORE|_rob|pc[15] CORE|_rob|pc[14] CORE|_rob|pc[13] CORE|_rob|pc[12] CORE|_rob|pc[11] CORE|_rob|pc[10] CORE|_rob|pc[9] CORE|_rob|pc[8] CORE|_rob|pc[7] CORE|_rob|pc[6] CORE|_rob|pc[5] CORE|_rob|pc[4] CORE|_rob|pc[3] CORE|_rob|pc[2] CORE|_rob|pc[1] CORE|_rob|pc[0] -autobundled
netbloc @CORE|_rob|pc 1 14 1 10790
load netBundle @CORE|_rob|pc1 32 CORE|_rob|pc1[31] CORE|_rob|pc1[30] CORE|_rob|pc1[29] CORE|_rob|pc1[28] CORE|_rob|pc1[27] CORE|_rob|pc1[26] CORE|_rob|pc1[25] CORE|_rob|pc1[24] CORE|_rob|pc1[23] CORE|_rob|pc1[22] CORE|_rob|pc1[21] CORE|_rob|pc1[20] CORE|_rob|pc1[19] CORE|_rob|pc1[18] CORE|_rob|pc1[17] CORE|_rob|pc1[16] CORE|_rob|pc1[15] CORE|_rob|pc1[14] CORE|_rob|pc1[13] CORE|_rob|pc1[12] CORE|_rob|pc1[11] CORE|_rob|pc1[10] CORE|_rob|pc1[9] CORE|_rob|pc1[8] CORE|_rob|pc1[7] CORE|_rob|pc1[6] CORE|_rob|pc1[5] CORE|_rob|pc1[4] CORE|_rob|pc1[3] CORE|_rob|pc1[2] CORE|_rob|pc1[1] CORE|_rob|pc1[0] -autobundled
netbloc @CORE|_rob|pc1 1 12 1 9820
load netBundle @CORE|_rob|o_PCREG_newpc 32 CORE|_rob|o_PCREG_newpc[31] CORE|_rob|o_PCREG_newpc[30] CORE|_rob|o_PCREG_newpc[29] CORE|_rob|o_PCREG_newpc[28] CORE|_rob|o_PCREG_newpc[27] CORE|_rob|o_PCREG_newpc[26] CORE|_rob|o_PCREG_newpc[25] CORE|_rob|o_PCREG_newpc[24] CORE|_rob|o_PCREG_newpc[23] CORE|_rob|o_PCREG_newpc[22] CORE|_rob|o_PCREG_newpc[21] CORE|_rob|o_PCREG_newpc[20] CORE|_rob|o_PCREG_newpc[19] CORE|_rob|o_PCREG_newpc[18] CORE|_rob|o_PCREG_newpc[17] CORE|_rob|o_PCREG_newpc[16] CORE|_rob|o_PCREG_newpc[15] CORE|_rob|o_PCREG_newpc[14] CORE|_rob|o_PCREG_newpc[13] CORE|_rob|o_PCREG_newpc[12] CORE|_rob|o_PCREG_newpc[11] CORE|_rob|o_PCREG_newpc[10] CORE|_rob|o_PCREG_newpc[9] CORE|_rob|o_PCREG_newpc[8] CORE|_rob|o_PCREG_newpc[7] CORE|_rob|o_PCREG_newpc[6] CORE|_rob|o_PCREG_newpc[5] CORE|_rob|o_PCREG_newpc[4] CORE|_rob|o_PCREG_newpc[3] CORE|_rob|o_PCREG_newpc[2] CORE|_rob|o_PCREG_newpc[1] CORE|_rob|o_PCREG_newpc[0] -autobundled
netbloc @CORE|_rob|o_PCREG_newpc 1 15 1 N
load netBundle @CORE|_mem|o_ROB_cnt 4 CORE|_mem|o_ROB_cnt[3] CORE|_mem|o_ROB_cnt[2] CORE|_mem|o_ROB_cnt[1] CORE|_mem|o_ROB_cnt[0] -autobundled
netbloc @CORE|_mem|o_ROB_cnt 1 11 1 5250
load netBundle @CORE|_mem|o_ROB_result 32 CORE|_mem|o_ROB_result[31] CORE|_mem|o_ROB_result[30] CORE|_mem|o_ROB_result[29] CORE|_mem|o_ROB_result[28] CORE|_mem|o_ROB_result[27] CORE|_mem|o_ROB_result[26] CORE|_mem|o_ROB_result[25] CORE|_mem|o_ROB_result[24] CORE|_mem|o_ROB_result[23] CORE|_mem|o_ROB_result[22] CORE|_mem|o_ROB_result[21] CORE|_mem|o_ROB_result[20] CORE|_mem|o_ROB_result[19] CORE|_mem|o_ROB_result[18] CORE|_mem|o_ROB_result[17] CORE|_mem|o_ROB_result[16] CORE|_mem|o_ROB_result[15] CORE|_mem|o_ROB_result[14] CORE|_mem|o_ROB_result[13] CORE|_mem|o_ROB_result[12] CORE|_mem|o_ROB_result[11] CORE|_mem|o_ROB_result[10] CORE|_mem|o_ROB_result[9] CORE|_mem|o_ROB_result[8] CORE|_mem|o_ROB_result[7] CORE|_mem|o_ROB_result[6] CORE|_mem|o_ROB_result[5] CORE|_mem|o_ROB_result[4] CORE|_mem|o_ROB_result[3] CORE|_mem|o_ROB_result[2] CORE|_mem|o_ROB_result[1] CORE|_mem|o_ROB_result[0] -autobundled
netbloc @CORE|_mem|o_ROB_result 1 11 1 N
load netBundle @CORE|_alu_0|i_IDSUE_u1 4 CORE|_alu_0|i_IDSUE_u1[3] CORE|_alu_0|i_IDSUE_u1[2] CORE|_alu_0|i_IDSUE_u1[1] CORE|_alu_0|i_IDSUE_u1[0] -autobundled
netbloc @CORE|_alu_0|i_IDSUE_u1 1 0 4 1460 1838 1750 N 2160 1288 2470
load netBundle @CORE|_alu_0|o_ROB_result_i__0_ 32 CORE|_alu_0|o_ROB_result_i__0_n_0 CORE|_alu_0|o_ROB_result_i__0_n_1 CORE|_alu_0|o_ROB_result_i__0_n_2 CORE|_alu_0|o_ROB_result_i__0_n_3 CORE|_alu_0|o_ROB_result_i__0_n_4 CORE|_alu_0|o_ROB_result_i__0_n_5 CORE|_alu_0|o_ROB_result_i__0_n_6 CORE|_alu_0|o_ROB_result_i__0_n_7 CORE|_alu_0|o_ROB_result_i__0_n_8 CORE|_alu_0|o_ROB_result_i__0_n_9 CORE|_alu_0|o_ROB_result_i__0_n_10 CORE|_alu_0|o_ROB_result_i__0_n_11 CORE|_alu_0|o_ROB_result_i__0_n_12 CORE|_alu_0|o_ROB_result_i__0_n_13 CORE|_alu_0|o_ROB_result_i__0_n_14 CORE|_alu_0|o_ROB_result_i__0_n_15 CORE|_alu_0|o_ROB_result_i__0_n_16 CORE|_alu_0|o_ROB_result_i__0_n_17 CORE|_alu_0|o_ROB_result_i__0_n_18 CORE|_alu_0|o_ROB_result_i__0_n_19 CORE|_alu_0|o_ROB_result_i__0_n_20 CORE|_alu_0|o_ROB_result_i__0_n_21 CORE|_alu_0|o_ROB_result_i__0_n_22 CORE|_alu_0|o_ROB_result_i__0_n_23 CORE|_alu_0|o_ROB_result_i__0_n_24 CORE|_alu_0|o_ROB_result_i__0_n_25 CORE|_alu_0|o_ROB_result_i__0_n_26 CORE|_alu_0|o_ROB_result_i__0_n_27 CORE|_alu_0|o_ROB_result_i__0_n_28 CORE|_alu_0|o_ROB_result_i__0_n_29 CORE|_alu_0|o_ROB_result_i__0_n_30 CORE|_alu_0|o_ROB_result_i__0_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result_i__0_ 1 6 1 4140
load netBundle @CORE|_alu_0|o_ROB_result0_i__2 3 CORE|_alu_0|o_ROB_result0_i__2_n_0 CORE|_alu_0|o_ROB_result0_i__2_n_1 CORE|_alu_0|o_ROB_result0_i__2_n_2 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__2 1 5 1 3560
load netBundle @UART_send_data 8 UART_send_data[7] UART_send_data[6] UART_send_data[5] UART_send_data[4] UART_send_data[3] UART_send_data[2] UART_send_data[1] UART_send_data[0] -autobundled
netbloc @UART_send_data 1 6 1 2340
load netBundle @CORE|_alu_0|o_ROB_result0_i__3 32 CORE|_alu_0|o_ROB_result0_i__3_n_0 CORE|_alu_0|o_ROB_result0_i__3_n_1 CORE|_alu_0|o_ROB_result0_i__3_n_2 CORE|_alu_0|o_ROB_result0_i__3_n_3 CORE|_alu_0|o_ROB_result0_i__3_n_4 CORE|_alu_0|o_ROB_result0_i__3_n_5 CORE|_alu_0|o_ROB_result0_i__3_n_6 CORE|_alu_0|o_ROB_result0_i__3_n_7 CORE|_alu_0|o_ROB_result0_i__3_n_8 CORE|_alu_0|o_ROB_result0_i__3_n_9 CORE|_alu_0|o_ROB_result0_i__3_n_10 CORE|_alu_0|o_ROB_result0_i__3_n_11 CORE|_alu_0|o_ROB_result0_i__3_n_12 CORE|_alu_0|o_ROB_result0_i__3_n_13 CORE|_alu_0|o_ROB_result0_i__3_n_14 CORE|_alu_0|o_ROB_result0_i__3_n_15 CORE|_alu_0|o_ROB_result0_i__3_n_16 CORE|_alu_0|o_ROB_result0_i__3_n_17 CORE|_alu_0|o_ROB_result0_i__3_n_18 CORE|_alu_0|o_ROB_result0_i__3_n_19 CORE|_alu_0|o_ROB_result0_i__3_n_20 CORE|_alu_0|o_ROB_result0_i__3_n_21 CORE|_alu_0|o_ROB_result0_i__3_n_22 CORE|_alu_0|o_ROB_result0_i__3_n_23 CORE|_alu_0|o_ROB_result0_i__3_n_24 CORE|_alu_0|o_ROB_result0_i__3_n_25 CORE|_alu_0|o_ROB_result0_i__3_n_26 CORE|_alu_0|o_ROB_result0_i__3_n_27 CORE|_alu_0|o_ROB_result0_i__3_n_28 CORE|_alu_0|o_ROB_result0_i__3_n_29 CORE|_alu_0|o_ROB_result0_i__3_n_30 CORE|_alu_0|o_ROB_result0_i__3_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__3 1 5 1 3600
load netBundle @CORE|_alu_0|i_IDSUE_u2 4 CORE|_alu_0|i_IDSUE_u2[3] CORE|_alu_0|i_IDSUE_u2[2] CORE|_alu_0|i_IDSUE_u2[1] CORE|_alu_0|i_IDSUE_u2[0] -autobundled
netbloc @CORE|_alu_0|i_IDSUE_u2 1 0 4 1480 1648 1830 N 2180 1308 2510
load netBundle @CORE|_alu_0|o_ROB_cnt 4 CORE|_alu_0|o_ROB_cnt[3] CORE|_alu_0|o_ROB_cnt[2] CORE|_alu_0|o_ROB_cnt[1] CORE|_alu_0|o_ROB_cnt[0] -autobundled
netbloc @CORE|_alu_0|o_ROB_cnt 1 8 1 N
load netBundle @CORE|_rob|pc3 11 CORE|_rob|pc3[10] CORE|_rob|pc3[9] CORE|_rob|pc3[8] CORE|_rob|pc3[7] CORE|_rob|pc3[6] CORE|_rob|pc3[5] CORE|_rob|pc3[4] CORE|_rob|pc3[3] CORE|_rob|pc3[2] CORE|_rob|pc3[1] CORE|_rob|pc3[0] -autobundled
netbloc @CORE|_rob|pc3 1 9 1 NJ
load netBundle @CORE|_rob|o_IDSUE_wreg 5 CORE|_rob|o_IDSUE_wreg[4] CORE|_rob|o_IDSUE_wreg[3] CORE|_rob|o_IDSUE_wreg[2] CORE|_rob|o_IDSUE_wreg[1] CORE|_rob|o_IDSUE_wreg[0] -autobundled
netbloc @CORE|_rob|o_IDSUE_wreg 1 15 1 N
load netBundle @CORE|_alu_0|o_ROB_result0_i__4 32 CORE|_alu_0|o_ROB_result0_i__4_n_0 CORE|_alu_0|o_ROB_result0_i__4_n_1 CORE|_alu_0|o_ROB_result0_i__4_n_2 CORE|_alu_0|o_ROB_result0_i__4_n_3 CORE|_alu_0|o_ROB_result0_i__4_n_4 CORE|_alu_0|o_ROB_result0_i__4_n_5 CORE|_alu_0|o_ROB_result0_i__4_n_6 CORE|_alu_0|o_ROB_result0_i__4_n_7 CORE|_alu_0|o_ROB_result0_i__4_n_8 CORE|_alu_0|o_ROB_result0_i__4_n_9 CORE|_alu_0|o_ROB_result0_i__4_n_10 CORE|_alu_0|o_ROB_result0_i__4_n_11 CORE|_alu_0|o_ROB_result0_i__4_n_12 CORE|_alu_0|o_ROB_result0_i__4_n_13 CORE|_alu_0|o_ROB_result0_i__4_n_14 CORE|_alu_0|o_ROB_result0_i__4_n_15 CORE|_alu_0|o_ROB_result0_i__4_n_16 CORE|_alu_0|o_ROB_result0_i__4_n_17 CORE|_alu_0|o_ROB_result0_i__4_n_18 CORE|_alu_0|o_ROB_result0_i__4_n_19 CORE|_alu_0|o_ROB_result0_i__4_n_20 CORE|_alu_0|o_ROB_result0_i__4_n_21 CORE|_alu_0|o_ROB_result0_i__4_n_22 CORE|_alu_0|o_ROB_result0_i__4_n_23 CORE|_alu_0|o_ROB_result0_i__4_n_24 CORE|_alu_0|o_ROB_result0_i__4_n_25 CORE|_alu_0|o_ROB_result0_i__4_n_26 CORE|_alu_0|o_ROB_result0_i__4_n_27 CORE|_alu_0|o_ROB_result0_i__4_n_28 CORE|_alu_0|o_ROB_result0_i__4_n_29 CORE|_alu_0|o_ROB_result0_i__4_n_30 CORE|_alu_0|o_ROB_result0_i__4_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__4 1 5 1 3680
load netBundle @CORE|_alu_0|d2_i_n_0 32 CORE|_alu_0|d2_i_n_0 CORE|_alu_0|d2_i_n_1 CORE|_alu_0|d2_i_n_2 CORE|_alu_0|d2_i_n_3 CORE|_alu_0|d2_i_n_4 CORE|_alu_0|d2_i_n_5 CORE|_alu_0|d2_i_n_6 CORE|_alu_0|d2_i_n_7 CORE|_alu_0|d2_i_n_8 CORE|_alu_0|d2_i_n_9 CORE|_alu_0|d2_i_n_10 CORE|_alu_0|d2_i_n_11 CORE|_alu_0|d2_i_n_12 CORE|_alu_0|d2_i_n_13 CORE|_alu_0|d2_i_n_14 CORE|_alu_0|d2_i_n_15 CORE|_alu_0|d2_i_n_16 CORE|_alu_0|d2_i_n_17 CORE|_alu_0|d2_i_n_18 CORE|_alu_0|d2_i_n_19 CORE|_alu_0|d2_i_n_20 CORE|_alu_0|d2_i_n_21 CORE|_alu_0|d2_i_n_22 CORE|_alu_0|d2_i_n_23 CORE|_alu_0|d2_i_n_24 CORE|_alu_0|d2_i_n_25 CORE|_alu_0|d2_i_n_26 CORE|_alu_0|d2_i_n_27 CORE|_alu_0|d2_i_n_28 CORE|_alu_0|d2_i_n_29 CORE|_alu_0|d2_i_n_30 CORE|_alu_0|d2_i_n_31 -autobundled
netbloc @CORE|_alu_0|d2_i_n_0 1 2 1 N
load netBundle @CORE|_alu_0|o_ROB_newpc 32 CORE|_alu_0|o_ROB_newpc[31] CORE|_alu_0|o_ROB_newpc[30] CORE|_alu_0|o_ROB_newpc[29] CORE|_alu_0|o_ROB_newpc[28] CORE|_alu_0|o_ROB_newpc[27] CORE|_alu_0|o_ROB_newpc[26] CORE|_alu_0|o_ROB_newpc[25] CORE|_alu_0|o_ROB_newpc[24] CORE|_alu_0|o_ROB_newpc[23] CORE|_alu_0|o_ROB_newpc[22] CORE|_alu_0|o_ROB_newpc[21] CORE|_alu_0|o_ROB_newpc[20] CORE|_alu_0|o_ROB_newpc[19] CORE|_alu_0|o_ROB_newpc[18] CORE|_alu_0|o_ROB_newpc[17] CORE|_alu_0|o_ROB_newpc[16] CORE|_alu_0|o_ROB_newpc[15] CORE|_alu_0|o_ROB_newpc[14] CORE|_alu_0|o_ROB_newpc[13] CORE|_alu_0|o_ROB_newpc[12] CORE|_alu_0|o_ROB_newpc[11] CORE|_alu_0|o_ROB_newpc[10] CORE|_alu_0|o_ROB_newpc[9] CORE|_alu_0|o_ROB_newpc[8] CORE|_alu_0|o_ROB_newpc[7] CORE|_alu_0|o_ROB_newpc[6] CORE|_alu_0|o_ROB_newpc[5] CORE|_alu_0|o_ROB_newpc[4] CORE|_alu_0|o_ROB_newpc[3] CORE|_alu_0|o_ROB_newpc[2] CORE|_alu_0|o_ROB_newpc[1] CORE|_alu_0|o_ROB_newpc[0] -autobundled
netbloc @CORE|_alu_0|o_ROB_newpc 1 6 3 4140 2168 NJ 2168 4880
load netBundle @MEM_write_mask 8 MEM_write_mask[7] MEM_write_mask[6] MEM_write_mask[5] MEM_write_mask[4] MEM_write_mask[3] MEM_write_mask[2] MEM_write_mask[1] MEM_write_mask[0] -autobundled
netbloc @MEM_write_mask 1 4 1 1210
load netBundle @MEM_addr 64 MEM_addr[63] MEM_addr[62] MEM_addr[61] MEM_addr[60] MEM_addr[59] MEM_addr[58] MEM_addr[57] MEM_addr[56] MEM_addr[55] MEM_addr[54] MEM_addr[53] MEM_addr[52] MEM_addr[51] MEM_addr[50] MEM_addr[49] MEM_addr[48] MEM_addr[47] MEM_addr[46] MEM_addr[45] MEM_addr[44] MEM_addr[43] MEM_addr[42] MEM_addr[41] MEM_addr[40] MEM_addr[39] MEM_addr[38] MEM_addr[37] MEM_addr[36] MEM_addr[35] MEM_addr[34] MEM_addr[33] MEM_addr[32] MEM_addr[31] MEM_addr[30] MEM_addr[29] MEM_addr[28] MEM_addr[27] MEM_addr[26] MEM_addr[25] MEM_addr[24] MEM_addr[23] MEM_addr[22] MEM_addr[21] MEM_addr[20] MEM_addr[19] MEM_addr[18] MEM_addr[17] MEM_addr[16] MEM_addr[15] MEM_addr[14] MEM_addr[13] MEM_addr[12] MEM_addr[11] MEM_addr[10] MEM_addr[9] MEM_addr[8] MEM_addr[7] MEM_addr[6] MEM_addr[5] MEM_addr[4] MEM_addr[3] MEM_addr[2] MEM_addr[1] MEM_addr[0] -autobundled
netbloc @MEM_addr 1 4 1 1290
load netBundle @COMM_write_data 72 COMM_write_data[0][71] COMM_write_data[0][70] COMM_write_data[0][69] COMM_write_data[0][68] COMM_write_data[0][67] COMM_write_data[0][66] COMM_write_data[0][65] COMM_write_data[0][64] COMM_write_data[0][63] COMM_write_data[0][62] COMM_write_data[0][61] COMM_write_data[0][60] COMM_write_data[0][59] COMM_write_data[0][58] COMM_write_data[0][57] COMM_write_data[0][56] COMM_write_data[0][55] COMM_write_data[0][54] COMM_write_data[0][53] COMM_write_data[0][52] COMM_write_data[0][51] COMM_write_data[0][50] COMM_write_data[0][49] COMM_write_data[0][48] COMM_write_data[0][47] COMM_write_data[0][46] COMM_write_data[0][45] COMM_write_data[0][44] COMM_write_data[0][43] COMM_write_data[0][42] COMM_write_data[0][41] COMM_write_data[0][40] COMM_write_data[0][39] COMM_write_data[0][38] COMM_write_data[0][37] COMM_write_data[0][36] COMM_write_data[0][35] COMM_write_data[0][34] COMM_write_data[0][33] COMM_write_data[0][32] COMM_write_data[0][31] COMM_write_data[0][30] COMM_write_data[0][29] COMM_write_data[0][28] COMM_write_data[0][27] COMM_write_data[0][26] COMM_write_data[0][25] COMM_write_data[0][24] COMM_write_data[0][23] COMM_write_data[0][22] COMM_write_data[0][21] COMM_write_data[0][20] COMM_write_data[0][19] COMM_write_data[0][18] COMM_write_data[0][17] COMM_write_data[0][16] COMM_write_data[0][15] COMM_write_data[0][14] COMM_write_data[0][13] COMM_write_data[0][12] COMM_write_data[0][11] COMM_write_data[0][10] COMM_write_data[0][9] COMM_write_data[0][8] COMM_write_data[0][7] COMM_write_data[0][6] COMM_write_data[0][5] COMM_write_data[0][4] COMM_write_data[0][3] COMM_write_data[0][2] COMM_write_data[0][1] COMM_write_data[0][0] -autobundled
netbloc @COMM_write_data 1 5 1 1830
load netBundle @CORE|_mem|i_MMU_raddr 32 CORE|_mem|i_MMU_raddr[31] CORE|_mem|i_MMU_raddr[30] CORE|_mem|i_MMU_raddr[29] CORE|_mem|i_MMU_raddr[28] CORE|_mem|i_MMU_raddr[27] CORE|_mem|i_MMU_raddr[26] CORE|_mem|i_MMU_raddr[25] CORE|_mem|i_MMU_raddr[24] CORE|_mem|i_MMU_raddr[23] CORE|_mem|i_MMU_raddr[22] CORE|_mem|i_MMU_raddr[21] CORE|_mem|i_MMU_raddr[20] CORE|_mem|i_MMU_raddr[19] CORE|_mem|i_MMU_raddr[18] CORE|_mem|i_MMU_raddr[17] CORE|_mem|i_MMU_raddr[16] CORE|_mem|i_MMU_raddr[15] CORE|_mem|i_MMU_raddr[14] CORE|_mem|i_MMU_raddr[13] CORE|_mem|i_MMU_raddr[12] CORE|_mem|i_MMU_raddr[11] CORE|_mem|i_MMU_raddr[10] CORE|_mem|i_MMU_raddr[9] CORE|_mem|i_MMU_raddr[8] CORE|_mem|i_MMU_raddr[7] CORE|_mem|i_MMU_raddr[6] CORE|_mem|i_MMU_raddr[5] CORE|_mem|i_MMU_raddr[4] CORE|_mem|i_MMU_raddr[3] CORE|_mem|i_MMU_raddr[2] CORE|_mem|i_MMU_raddr[1] CORE|_mem|i_MMU_raddr[0] -autobundled
netbloc @CORE|_mem|i_MMU_raddr 1 0 7 NJ 4888 1890J 4928 2230J 4988 NJ 4988 NJ 4988 NJ 4988 3350
load netBundle @CORE|_alu_0|i_IDSUE_cnt 4 CORE|_alu_0|i_IDSUE_cnt[3] CORE|_alu_0|i_IDSUE_cnt[2] CORE|_alu_0|i_IDSUE_cnt[1] CORE|_alu_0|i_IDSUE_cnt[0] -autobundled
netbloc @CORE|_alu_0|i_IDSUE_cnt 1 0 2 1500 1088 NJ
load netBundle @CORE|_alu_0|o_ROB_result0_i__5 32 CORE|_alu_0|o_ROB_result0_i__5_n_0 CORE|_alu_0|o_ROB_result0_i__5_n_1 CORE|_alu_0|o_ROB_result0_i__5_n_2 CORE|_alu_0|o_ROB_result0_i__5_n_3 CORE|_alu_0|o_ROB_result0_i__5_n_4 CORE|_alu_0|o_ROB_result0_i__5_n_5 CORE|_alu_0|o_ROB_result0_i__5_n_6 CORE|_alu_0|o_ROB_result0_i__5_n_7 CORE|_alu_0|o_ROB_result0_i__5_n_8 CORE|_alu_0|o_ROB_result0_i__5_n_9 CORE|_alu_0|o_ROB_result0_i__5_n_10 CORE|_alu_0|o_ROB_result0_i__5_n_11 CORE|_alu_0|o_ROB_result0_i__5_n_12 CORE|_alu_0|o_ROB_result0_i__5_n_13 CORE|_alu_0|o_ROB_result0_i__5_n_14 CORE|_alu_0|o_ROB_result0_i__5_n_15 CORE|_alu_0|o_ROB_result0_i__5_n_16 CORE|_alu_0|o_ROB_result0_i__5_n_17 CORE|_alu_0|o_ROB_result0_i__5_n_18 CORE|_alu_0|o_ROB_result0_i__5_n_19 CORE|_alu_0|o_ROB_result0_i__5_n_20 CORE|_alu_0|o_ROB_result0_i__5_n_21 CORE|_alu_0|o_ROB_result0_i__5_n_22 CORE|_alu_0|o_ROB_result0_i__5_n_23 CORE|_alu_0|o_ROB_result0_i__5_n_24 CORE|_alu_0|o_ROB_result0_i__5_n_25 CORE|_alu_0|o_ROB_result0_i__5_n_26 CORE|_alu_0|o_ROB_result0_i__5_n_27 CORE|_alu_0|o_ROB_result0_i__5_n_28 CORE|_alu_0|o_ROB_result0_i__5_n_29 CORE|_alu_0|o_ROB_result0_i__5_n_30 CORE|_alu_0|o_ROB_result0_i__5_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__5 1 4 2 3110 2248 3560
load netBundle @CORE|ROB_IDSUE_wreg 5 CORE|ROB_IDSUE_wreg[4] CORE|ROB_IDSUE_wreg[3] CORE|ROB_IDSUE_wreg[2] CORE|ROB_IDSUE_wreg[1] CORE|ROB_IDSUE_wreg[0] -autobundled
netbloc @CORE|ROB_IDSUE_wreg 1 2 1 11480
load netBundle @CORE|_alu_0|o_ROB_result0_i__6 32 CORE|_alu_0|o_ROB_result0_i__6_n_0 CORE|_alu_0|o_ROB_result0_i__6_n_1 CORE|_alu_0|o_ROB_result0_i__6_n_2 CORE|_alu_0|o_ROB_result0_i__6_n_3 CORE|_alu_0|o_ROB_result0_i__6_n_4 CORE|_alu_0|o_ROB_result0_i__6_n_5 CORE|_alu_0|o_ROB_result0_i__6_n_6 CORE|_alu_0|o_ROB_result0_i__6_n_7 CORE|_alu_0|o_ROB_result0_i__6_n_8 CORE|_alu_0|o_ROB_result0_i__6_n_9 CORE|_alu_0|o_ROB_result0_i__6_n_10 CORE|_alu_0|o_ROB_result0_i__6_n_11 CORE|_alu_0|o_ROB_result0_i__6_n_12 CORE|_alu_0|o_ROB_result0_i__6_n_13 CORE|_alu_0|o_ROB_result0_i__6_n_14 CORE|_alu_0|o_ROB_result0_i__6_n_15 CORE|_alu_0|o_ROB_result0_i__6_n_16 CORE|_alu_0|o_ROB_result0_i__6_n_17 CORE|_alu_0|o_ROB_result0_i__6_n_18 CORE|_alu_0|o_ROB_result0_i__6_n_19 CORE|_alu_0|o_ROB_result0_i__6_n_20 CORE|_alu_0|o_ROB_result0_i__6_n_21 CORE|_alu_0|o_ROB_result0_i__6_n_22 CORE|_alu_0|o_ROB_result0_i__6_n_23 CORE|_alu_0|o_ROB_result0_i__6_n_24 CORE|_alu_0|o_ROB_result0_i__6_n_25 CORE|_alu_0|o_ROB_result0_i__6_n_26 CORE|_alu_0|o_ROB_result0_i__6_n_27 CORE|_alu_0|o_ROB_result0_i__6_n_28 CORE|_alu_0|o_ROB_result0_i__6_n_29 CORE|_alu_0|o_ROB_result0_i__6_n_30 CORE|_alu_0|o_ROB_result0_i__6_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__6 1 5 1 3560
load netBundle @CORE|_alu_0|o_ROB_newpc0_i__4_ 32 CORE|_alu_0|o_ROB_newpc0_i__4_n_0 CORE|_alu_0|o_ROB_newpc0_i__4_n_1 CORE|_alu_0|o_ROB_newpc0_i__4_n_2 CORE|_alu_0|o_ROB_newpc0_i__4_n_3 CORE|_alu_0|o_ROB_newpc0_i__4_n_4 CORE|_alu_0|o_ROB_newpc0_i__4_n_5 CORE|_alu_0|o_ROB_newpc0_i__4_n_6 CORE|_alu_0|o_ROB_newpc0_i__4_n_7 CORE|_alu_0|o_ROB_newpc0_i__4_n_8 CORE|_alu_0|o_ROB_newpc0_i__4_n_9 CORE|_alu_0|o_ROB_newpc0_i__4_n_10 CORE|_alu_0|o_ROB_newpc0_i__4_n_11 CORE|_alu_0|o_ROB_newpc0_i__4_n_12 CORE|_alu_0|o_ROB_newpc0_i__4_n_13 CORE|_alu_0|o_ROB_newpc0_i__4_n_14 CORE|_alu_0|o_ROB_newpc0_i__4_n_15 CORE|_alu_0|o_ROB_newpc0_i__4_n_16 CORE|_alu_0|o_ROB_newpc0_i__4_n_17 CORE|_alu_0|o_ROB_newpc0_i__4_n_18 CORE|_alu_0|o_ROB_newpc0_i__4_n_19 CORE|_alu_0|o_ROB_newpc0_i__4_n_20 CORE|_alu_0|o_ROB_newpc0_i__4_n_21 CORE|_alu_0|o_ROB_newpc0_i__4_n_22 CORE|_alu_0|o_ROB_newpc0_i__4_n_23 CORE|_alu_0|o_ROB_newpc0_i__4_n_24 CORE|_alu_0|o_ROB_newpc0_i__4_n_25 CORE|_alu_0|o_ROB_newpc0_i__4_n_26 CORE|_alu_0|o_ROB_newpc0_i__4_n_27 CORE|_alu_0|o_ROB_newpc0_i__4_n_28 CORE|_alu_0|o_ROB_newpc0_i__4_n_29 CORE|_alu_0|o_ROB_newpc0_i__4_n_30 CORE|_alu_0|o_ROB_newpc0_i__4_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_newpc0_i__4_ 1 5 1 N
load netBundle @CORE|_rob|o_IDSUE_free 4 CORE|_rob|o_IDSUE_free[3] CORE|_rob|o_IDSUE_free[2] CORE|_rob|o_IDSUE_free[1] CORE|_rob|o_IDSUE_free[0] -autobundled
netbloc @CORE|_rob|o_IDSUE_free 1 15 1 N
load netBundle @CORE|_mem|o_MMU_wmask_i_n_0 4 CORE|_mem|o_MMU_wmask_i_n_0 CORE|_mem|o_MMU_wmask_i_n_1 CORE|_mem|o_MMU_wmask_i_n_2 CORE|_mem|o_MMU_wmask_i_n_3 -autobundled
netbloc @CORE|_mem|o_MMU_wmask_i_n_0 1 10 1 4970
load netBundle @CORE|_alu_0|o_ROB_result0_i__7 32 CORE|_alu_0|o_ROB_result0_i__7_n_0 CORE|_alu_0|o_ROB_result0_i__7_n_1 CORE|_alu_0|o_ROB_result0_i__7_n_2 CORE|_alu_0|o_ROB_result0_i__7_n_3 CORE|_alu_0|o_ROB_result0_i__7_n_4 CORE|_alu_0|o_ROB_result0_i__7_n_5 CORE|_alu_0|o_ROB_result0_i__7_n_6 CORE|_alu_0|o_ROB_result0_i__7_n_7 CORE|_alu_0|o_ROB_result0_i__7_n_8 CORE|_alu_0|o_ROB_result0_i__7_n_9 CORE|_alu_0|o_ROB_result0_i__7_n_10 CORE|_alu_0|o_ROB_result0_i__7_n_11 CORE|_alu_0|o_ROB_result0_i__7_n_12 CORE|_alu_0|o_ROB_result0_i__7_n_13 CORE|_alu_0|o_ROB_result0_i__7_n_14 CORE|_alu_0|o_ROB_result0_i__7_n_15 CORE|_alu_0|o_ROB_result0_i__7_n_16 CORE|_alu_0|o_ROB_result0_i__7_n_17 CORE|_alu_0|o_ROB_result0_i__7_n_18 CORE|_alu_0|o_ROB_result0_i__7_n_19 CORE|_alu_0|o_ROB_result0_i__7_n_20 CORE|_alu_0|o_ROB_result0_i__7_n_21 CORE|_alu_0|o_ROB_result0_i__7_n_22 CORE|_alu_0|o_ROB_result0_i__7_n_23 CORE|_alu_0|o_ROB_result0_i__7_n_24 CORE|_alu_0|o_ROB_result0_i__7_n_25 CORE|_alu_0|o_ROB_result0_i__7_n_26 CORE|_alu_0|o_ROB_result0_i__7_n_27 CORE|_alu_0|o_ROB_result0_i__7_n_28 CORE|_alu_0|o_ROB_result0_i__7_n_29 CORE|_alu_0|o_ROB_result0_i__7_n_30 CORE|_alu_0|o_ROB_result0_i__7_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__7 1 5 1 3600
load netBundle @CORE|write_mask 8 CORE|write_mask[7] CORE|write_mask[6] CORE|write_mask[5] CORE|write_mask[4] CORE|write_mask[3] CORE|write_mask[2] CORE|write_mask[1] CORE|write_mask[0] -autobundled
netbloc @CORE|write_mask 1 6 1 N
load netBundle @CORE|_alu_0|o_ROB_result1_i__0 32 CORE|_alu_0|o_ROB_result1_i__0_n_0 CORE|_alu_0|o_ROB_result1_i__0_n_1 CORE|_alu_0|o_ROB_result1_i__0_n_2 CORE|_alu_0|o_ROB_result1_i__0_n_3 CORE|_alu_0|o_ROB_result1_i__0_n_4 CORE|_alu_0|o_ROB_result1_i__0_n_5 CORE|_alu_0|o_ROB_result1_i__0_n_6 CORE|_alu_0|o_ROB_result1_i__0_n_7 CORE|_alu_0|o_ROB_result1_i__0_n_8 CORE|_alu_0|o_ROB_result1_i__0_n_9 CORE|_alu_0|o_ROB_result1_i__0_n_10 CORE|_alu_0|o_ROB_result1_i__0_n_11 CORE|_alu_0|o_ROB_result1_i__0_n_12 CORE|_alu_0|o_ROB_result1_i__0_n_13 CORE|_alu_0|o_ROB_result1_i__0_n_14 CORE|_alu_0|o_ROB_result1_i__0_n_15 CORE|_alu_0|o_ROB_result1_i__0_n_16 CORE|_alu_0|o_ROB_result1_i__0_n_17 CORE|_alu_0|o_ROB_result1_i__0_n_18 CORE|_alu_0|o_ROB_result1_i__0_n_19 CORE|_alu_0|o_ROB_result1_i__0_n_20 CORE|_alu_0|o_ROB_result1_i__0_n_21 CORE|_alu_0|o_ROB_result1_i__0_n_22 CORE|_alu_0|o_ROB_result1_i__0_n_23 CORE|_alu_0|o_ROB_result1_i__0_n_24 CORE|_alu_0|o_ROB_result1_i__0_n_25 CORE|_alu_0|o_ROB_result1_i__0_n_26 CORE|_alu_0|o_ROB_result1_i__0_n_27 CORE|_alu_0|o_ROB_result1_i__0_n_28 CORE|_alu_0|o_ROB_result1_i__0_n_29 CORE|_alu_0|o_ROB_result1_i__0_n_30 CORE|_alu_0|o_ROB_result1_i__0_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result1_i__0 1 4 1 2950
load netBundle @CORE|_alu_0|o_ROB_result0_i__8 3 CORE|_alu_0|o_ROB_result0_i__8_n_0 CORE|_alu_0|o_ROB_result0_i__8_n_1 CORE|_alu_0|o_ROB_result0_i__8_n_2 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__8 1 5 1 3560
load netBundle @CORE|IF_IFID_pc 32 CORE|IF_IFID_pc[31] CORE|IF_IFID_pc[30] CORE|IF_IFID_pc[29] CORE|IF_IFID_pc[28] CORE|IF_IFID_pc[27] CORE|IF_IFID_pc[26] CORE|IF_IFID_pc[25] CORE|IF_IFID_pc[24] CORE|IF_IFID_pc[23] CORE|IF_IFID_pc[22] CORE|IF_IFID_pc[21] CORE|IF_IFID_pc[20] CORE|IF_IFID_pc[19] CORE|IF_IFID_pc[18] CORE|IF_IFID_pc[17] CORE|IF_IFID_pc[16] CORE|IF_IFID_pc[15] CORE|IF_IFID_pc[14] CORE|IF_IFID_pc[13] CORE|IF_IFID_pc[12] CORE|IF_IFID_pc[11] CORE|IF_IFID_pc[10] CORE|IF_IFID_pc[9] CORE|IF_IFID_pc[8] CORE|IF_IFID_pc[7] CORE|IF_IFID_pc[6] CORE|IF_IFID_pc[5] CORE|IF_IFID_pc[4] CORE|IF_IFID_pc[3] CORE|IF_IFID_pc[2] CORE|IF_IFID_pc[1] CORE|IF_IFID_pc[0] -autobundled
netbloc @CORE|IF_IFID_pc 1 0 6 1260 6238 6120J 3166 11780J 1738 12420J 1698 NJ 1698 13190
load netBundle @CORE|_rob|excp 2 CORE|_rob|excp[1] CORE|_rob|excp[0] -autobundled
netbloc @CORE|_rob|excp 1 12 1 9820
load netBundle @CORE|_mem|o_MMU_wmask 4 CORE|_mem|o_MMU_wmask[3] CORE|_mem|o_MMU_wmask[2] CORE|_mem|o_MMU_wmask[1] CORE|_mem|o_MMU_wmask[0] -autobundled
netbloc @CORE|_mem|o_MMU_wmask 1 11 1 N
load netBundle @CORE|_alu_0|o_ROB_result1_i__1 32 CORE|_alu_0|o_ROB_result1_i__1_n_0 CORE|_alu_0|o_ROB_result1_i__1_n_1 CORE|_alu_0|o_ROB_result1_i__1_n_2 CORE|_alu_0|o_ROB_result1_i__1_n_3 CORE|_alu_0|o_ROB_result1_i__1_n_4 CORE|_alu_0|o_ROB_result1_i__1_n_5 CORE|_alu_0|o_ROB_result1_i__1_n_6 CORE|_alu_0|o_ROB_result1_i__1_n_7 CORE|_alu_0|o_ROB_result1_i__1_n_8 CORE|_alu_0|o_ROB_result1_i__1_n_9 CORE|_alu_0|o_ROB_result1_i__1_n_10 CORE|_alu_0|o_ROB_result1_i__1_n_11 CORE|_alu_0|o_ROB_result1_i__1_n_12 CORE|_alu_0|o_ROB_result1_i__1_n_13 CORE|_alu_0|o_ROB_result1_i__1_n_14 CORE|_alu_0|o_ROB_result1_i__1_n_15 CORE|_alu_0|o_ROB_result1_i__1_n_16 CORE|_alu_0|o_ROB_result1_i__1_n_17 CORE|_alu_0|o_ROB_result1_i__1_n_18 CORE|_alu_0|o_ROB_result1_i__1_n_19 CORE|_alu_0|o_ROB_result1_i__1_n_20 CORE|_alu_0|o_ROB_result1_i__1_n_21 CORE|_alu_0|o_ROB_result1_i__1_n_22 CORE|_alu_0|o_ROB_result1_i__1_n_23 CORE|_alu_0|o_ROB_result1_i__1_n_24 CORE|_alu_0|o_ROB_result1_i__1_n_25 CORE|_alu_0|o_ROB_result1_i__1_n_26 CORE|_alu_0|o_ROB_result1_i__1_n_27 CORE|_alu_0|o_ROB_result1_i__1_n_28 CORE|_alu_0|o_ROB_result1_i__1_n_29 CORE|_alu_0|o_ROB_result1_i__1_n_30 CORE|_alu_0|o_ROB_result1_i__1_n_31 -autobundled
netbloc @CORE|_alu_0|o_ROB_result1_i__1 1 4 1 3170
load netBundle @CORE|_alu_0|o_ROB_result0_i__9 3 CORE|_alu_0|o_ROB_result0_i__9_n_0 CORE|_alu_0|o_ROB_result0_i__9_n_1 CORE|_alu_0|o_ROB_result0_i__9_n_2 -autobundled
netbloc @CORE|_alu_0|o_ROB_result0_i__9 1 5 1 N
load netBundle @CORE|_rob|cnt 4 CORE|_rob|cnt[3] CORE|_rob|cnt[2] CORE|_rob|cnt[1] CORE|_rob|cnt[0] -autobundled
netbloc @CORE|_rob|cnt 1 0 6 6470 1446 NJ N 6990 1476 7280 1456 7480 1516 NJ
load netBundle @CORE|_rob|rd0 5 CORE|_rob|rd0[4] CORE|_rob|rd0[3] CORE|_rob|rd0[2] CORE|_rob|rd0[1] CORE|_rob|rd0[0] -autobundled
netbloc @CORE|_rob|rd0 1 13 1 10350
load netBundle @CORE|_ifid|i_IF_inst 32 CORE|_ifid|i_IF_inst[31] CORE|_ifid|i_IF_inst[30] CORE|_ifid|i_IF_inst[29] CORE|_ifid|i_IF_inst[28] CORE|_ifid|i_IF_inst[27] CORE|_ifid|i_IF_inst[26] CORE|_ifid|i_IF_inst[25] CORE|_ifid|i_IF_inst[24] CORE|_ifid|i_IF_inst[23] CORE|_ifid|i_IF_inst[22] CORE|_ifid|i_IF_inst[21] CORE|_ifid|i_IF_inst[20] CORE|_ifid|i_IF_inst[19] CORE|_ifid|i_IF_inst[18] CORE|_ifid|i_IF_inst[17] CORE|_ifid|i_IF_inst[16] CORE|_ifid|i_IF_inst[15] CORE|_ifid|i_IF_inst[14] CORE|_ifid|i_IF_inst[13] CORE|_ifid|i_IF_inst[12] CORE|_ifid|i_IF_inst[11] CORE|_ifid|i_IF_inst[10] CORE|_ifid|i_IF_inst[9] CORE|_ifid|i_IF_inst[8] CORE|_ifid|i_IF_inst[7] CORE|_ifid|i_IF_inst[6] CORE|_ifid|i_IF_inst[5] CORE|_ifid|i_IF_inst[4] CORE|_ifid|i_IF_inst[3] CORE|_ifid|i_IF_inst[2] CORE|_ifid|i_IF_inst[1] CORE|_ifid|i_IF_inst[0] -autobundled
netbloc @CORE|_ifid|i_IF_inst 1 0 2 NJ 6118 1730
levelinfo -pg 1 0 90 320 560 1030 1540 2090 2480 2710 -top 0 -bot 6870
levelinfo -hier CORE * 1410 6440 12120 12560 12970 13570 *
levelinfo -hier CORE|_alu_0 * 1570 2010 2280 2760 3370 3860 4350 4730 *
levelinfo -hier CORE|_rob * 6540 6860 7080 7370 7660 7930 8280 8530 8800 9080 9320 9700 10160 10540 10880 *
levelinfo -hier CORE|_mem * 1730 2060 2450 2670 3020 3200 3490 3830 4240 4760 5080 *
levelinfo -hier CORE|_ifid * 1580 1840 *
show
fullfit
#
# initialize ictrl to current module cpu work:cpu:NOFILE
ictrl init topinfo |
ictrl layer glayer install
ictrl layer glayer config ibundle 1
ictrl layer glayer config nbundle 0
ictrl layer glayer config pbundle 0
ictrl layer glayer config cache 1
