<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>_addr_if_start</thread>
	</reg_ops>
	<thread>
		<name>_addr_if_start</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_pw_feature_data_sel</thread>
	</reg_ops>
	<thread>
		<name>_pw_feature_data_sel</name>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>133.3390</total_area>
		<comb_area>45.7870</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_pw_feature_data_valid</thread>
	</reg_ops>
	<thread>
		<name>_pw_feature_data_valid</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_cache_en</thread>
	</reg_ops>
	<thread>
		<name>_cache_en</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_pw_feature_addr_valid</thread>
	</reg_ops>
	<thread>
		<name>_pw_feature_addr_valid</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_pw_feature_addr</thread>
	</reg_ops>
	<thread>
		<name>_pw_feature_addr</name>
		<reg_bits>32</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5739</mux_area>
		<control_area>0.0000</control_area>
		<total_area>266.6779</total_area>
		<comb_area>91.5739</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_tmp_pw_feature_addr</thread>
	</reg_ops>
	<thread>
		<name>_tmp_pw_feature_addr</name>
		<resource>
			<latency>0</latency>
			<delay>0.5738</delay>
			<module_name>pw_feature_addr_gen_Add3u32u32u32_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>((c + b) + a)</label>
			<unit_area>690.2244</unit_area>
			<comb_area>690.2244</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>690.2244</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3978</delay>
			<module_name>pw_feature_addr_gen_Add_32Ux32U_32U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>519.6690</unit_area>
			<comb_area>519.6690</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>519.6690</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5739</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1476.5713</total_area>
		<comb_area>1301.4673</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_sum_pos</thread>
	</reg_ops>
	<thread>
		<name>_sum_pos</name>
		<resource>
			<latency>0</latency>
			<delay>1.0973</delay>
			<module_name>pw_feature_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>*</label>
			<unit_area>2538.5634</unit_area>
			<comb_area>2538.5634</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5077.1268</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1999</delay>
			<module_name>pw_feature_addr_gen_Add_32Ux8U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>167.2380</unit_area>
			<comb_area>167.2380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>167.2380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>128</reg_bits>
		<reg_count>4</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>128</count>
			<total_area>700.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>366.2956</mux_area>
		<control_area>0.0000</control_area>
		<total_area>6311.0764</total_area>
		<comb_area>5610.6604</comb_area>
		<seq_area>700.4160</seq_area>
		<total_bits>128</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_oy_pos</thread>
	</reg_ops>
	<thread>
		<name>_oy_pos</name>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>133.3390</total_area>
		<comb_area>45.7870</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ox_pos</thread>
	</reg_ops>
	<thread>
		<name>_ox_pos</name>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>133.3390</total_area>
		<comb_area>45.7870</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_set_max_num</thread>
	</reg_ops>
	<thread>
		<name>_set_max_num</name>
		<resource>
			<latency>0</latency>
			<delay>1.2418</delay>
			<module_name>pw_feature_addr_gen_Mul_16Ux16U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>790.4304</unit_area>
			<comb_area>790.4304</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>790.4304</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>96</reg_bits>
		<reg_count>6</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>96</count>
			<total_area>525.3120</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1315.7424</total_area>
		<comb_area>790.4304</comb_area>
		<seq_area>525.3120</seq_area>
		<total_bits>96</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_run</thread>
	</reg_ops>
	<thread>
		<name>_run</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>pw_feature_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.3857</total_area>
		<comb_area>4.9137</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_if_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_if_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>pw_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_delay</thread>
	</reg_ops>
	<thread>
		<name>_delay</name>
		<reg_bits>284</reg_bits>
		<reg_count>50</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>284</count>
			<total_area>1554.0480</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>812.7193</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2366.7673</total_area>
		<comb_area>812.7193</comb_area>
		<seq_area>1554.0480</seq_area>
		<total_bits>284</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_if_counter</thread>
	</reg_ops>
	<thread>
		<name>_if_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.8628</delay>
			<module_name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>99.1800</unit_area>
			<comb_area>99.1800</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>99.1800</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>pw_feature_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>254.4070</total_area>
		<comb_area>166.8550</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_systolic_sel_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_systolic_sel_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.1935</delay>
			<module_name>pw_feature_addr_gen_LessThan_8Ux8U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>45.5544</unit_area>
			<comb_area>45.5544</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>45.5544</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1264</delay>
			<module_name>pw_feature_addr_gen_OrReduction_8U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>19.1520</unit_area>
			<comb_area>19.1520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>19.1520</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0880</delay>
			<module_name>pw_feature_addr_gen_Eqi31u5_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>10.6704</unit_area>
			<comb_area>10.6704</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>10.6704</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>94.5288</total_area>
		<comb_area>94.5288</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_systolic_sel_counter</thread>
	</reg_ops>
	<thread>
		<name>_systolic_sel_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.4104</delay>
			<module_name>pw_feature_addr_gen_Add2i1u8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>26.3340</unit_area>
			<comb_area>26.3340</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>26.3340</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>pw_feature_addr_gen_N_Mux_8_2_20_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>19.1520</unit_area>
			<comb_area>19.1520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>19.1520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>pw_feature_addr_gen_Muxi0u8u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>10.9440</unit_area>
			<comb_area>10.9440</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>10.9440</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>8</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>8</count>
			<total_area>43.7760</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>22.8935</mux_area>
		<control_area>0.0000</control_area>
		<total_area>123.0995</total_area>
		<comb_area>79.3235</comb_area>
		<seq_area>43.7760</seq_area>
		<total_bits>8</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ox_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_ox_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.5427</delay>
			<module_name>pw_feature_addr_gen_EqSubu8u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c == b - a)</label>
			<unit_area>218.2644</unit_area>
			<comb_area>218.2644</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>218.2644</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>227.1564</total_area>
		<comb_area>227.1564</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ox_counter</thread>
	</reg_ops>
	<thread>
		<name>_ox_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.8387</delay>
			<module_name>pw_feature_addr_gen_Add_16Ux8U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>94.7340</unit_area>
			<comb_area>94.7340</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>94.7340</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>pw_feature_addr_gen_N_Mux_16_2_27_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>38.3040</unit_area>
			<comb_area>38.3040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>38.3040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>pw_feature_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>288.2650</total_area>
		<comb_area>200.7130</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_oy_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_oy_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>pw_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_oy_counter</thread>
	</reg_ops>
	<thread>
		<name>_oy_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2828</delay>
			<module_name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>154.0881</unit_area>
			<comb_area>154.0881</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>154.0881</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>pw_feature_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>309.3151</total_area>
		<comb_area>221.7631</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_of_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4220</delay>
			<module_name>pw_feature_addr_gen_EqSubi32u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 32ULL)</label>
			<unit_area>134.6625</unit_area>
			<comb_area>134.6625</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>134.6625</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>143.5545</total_area>
		<comb_area>143.5545</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_counter</thread>
	</reg_ops>
	<thread>
		<name>_of_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2653</delay>
			<module_name>pw_feature_addr_gen_MuxAdd2i32u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 32ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>127.4805</unit_area>
			<comb_area>127.4805</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>127.4805</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>pw_feature_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>282.7075</total_area>
		<comb_area>195.1555</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_finish</thread>
	</reg_ops>
	<thread>
		<name>_finish</name>
		<resource>
			<latency>0</latency>
			<delay>0.0687</delay>
			<module_name>pw_feature_addr_gen_AndReduction_4S_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>and_reduce</label>
			<unit_area>11.4741</unit_area>
			<comb_area>11.4741</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.4741</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>11.4741</total_area>
		<comb_area>11.4741</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_enable</thread>
	</reg_ops>
	<thread>
		<name>_enable</name>
		<resource>
			<latency>0</latency>
			<delay>0.2988</delay>
			<module_name>pw_feature_addr_gen_Eqi1u16_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>8.5500</unit_area>
			<comb_area>8.5500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.1000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>pw_feature_addr_gen_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>pw_feature_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>31.5897</total_area>
		<comb_area>26.1177</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<resource>
		<latency>0</latency>
		<delay>1.0973</delay>
		<module_name>pw_feature_addr_gen_Mul_16Ux16U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>2538.5634</unit_area>
		<comb_area>2538.5634</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5077.1268</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.2418</delay>
		<module_name>pw_feature_addr_gen_Mul_16Ux16U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>790.4304</unit_area>
		<comb_area>790.4304</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>790.4304</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5738</delay>
		<module_name>pw_feature_addr_gen_Add3u32u32u32_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>((c + b) + a)</label>
		<unit_area>690.2244</unit_area>
		<comb_area>690.2244</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>690.2244</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>pw_feature_addr_gen_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>519.6690</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4209</delay>
		<module_name>pw_feature_addr_gen_EqSubi1u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(b == a - 1ULL)</label>
		<unit_area>171.6498</unit_area>
		<comb_area>171.6498</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>343.2996</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5427</delay>
		<module_name>pw_feature_addr_gen_EqSubu8u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c == b - a)</label>
		<unit_area>218.2644</unit_area>
		<comb_area>218.2644</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>218.2644</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1999</delay>
		<module_name>pw_feature_addr_gen_Add_32Ux8U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>167.2380</unit_area>
		<comb_area>167.2380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>167.2380</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2828</delay>
		<module_name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>154.0881</unit_area>
		<comb_area>154.0881</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>154.0881</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4220</delay>
		<module_name>pw_feature_addr_gen_EqSubi32u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(b == a - 32ULL)</label>
		<unit_area>134.6625</unit_area>
		<comb_area>134.6625</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>134.6625</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2653</delay>
		<module_name>pw_feature_addr_gen_MuxAdd2i32u16u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 32ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>127.4805</unit_area>
		<comb_area>127.4805</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>127.4805</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8628</delay>
		<module_name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>99.1800</unit_area>
		<comb_area>99.1800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>99.1800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8387</delay>
		<module_name>pw_feature_addr_gen_Add_16Ux8U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>94.7340</unit_area>
		<comb_area>94.7340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>94.7340</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>pw_feature_addr_gen_Muxi0u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>87.5520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>53.3520</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1935</delay>
		<module_name>pw_feature_addr_gen_LessThan_8Ux8U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>45.5544</unit_area>
		<comb_area>45.5544</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>45.5544</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>pw_feature_addr_gen_N_Mux_16_2_27_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>38.3040</unit_area>
		<comb_area>38.3040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>38.3040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4104</delay>
		<module_name>pw_feature_addr_gen_Add2i1u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>26.3340</unit_area>
		<comb_area>26.3340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>26.3340</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>pw_feature_addr_gen_N_Mux_8_2_20_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>19.1520</unit_area>
		<comb_area>19.1520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>19.1520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1264</delay>
		<module_name>pw_feature_addr_gen_OrReduction_8U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>19.1520</unit_area>
		<comb_area>19.1520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>19.1520</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2988</delay>
		<module_name>pw_feature_addr_gen_Eqi1u16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>8.5500</unit_area>
		<comb_area>8.5500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.1000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0687</delay>
		<module_name>pw_feature_addr_gen_AndReduction_4S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>and_reduce</label>
		<unit_area>11.4741</unit_area>
		<comb_area>11.4741</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.4741</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>pw_feature_addr_gen_Muxi0u8u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>10.9440</unit_area>
		<comb_area>10.9440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10.9440</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0880</delay>
		<module_name>pw_feature_addr_gen_Eqi31u5_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>10.6704</unit_area>
		<comb_area>10.6704</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10.6704</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>pw_feature_addr_gen_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>6.8400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>pw_feature_addr_gen_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>pw_feature_addr_gen_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>555</reg_bits>
	<reg_count>75</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>555</count>
		<total_area>3354.3360</total_area>
		<unit_area>6.0438</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>6.0438</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>0.0000</mux_area>
	<control_area>0.0000</control_area>
	<total_area>12119.8986</total_area>
	<comb_area>8765.5626</comb_area>
	<seq_area>3354.3360</seq_area>
	<total_bits>555</total_bits>
	<state_count>50</state_count>
	<netlist>
		<module_name>pw_feature_addr_gen</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>618</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rstn</name>
			<datatype W="1">bool</datatype>
			<source_loc>619</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>stop</name>
			<datatype W="1">bool</datatype>
			<source_loc>4518</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>start</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>644</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>start_rising</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5426</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>systolic_en</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5212</source_loc>
		</port>
		<source_loc>
			<id>5281</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5215,5275,5297</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>systolic_depth</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5281</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>feature_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>684</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>feature_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>685</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>feature_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4482</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4483</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4484</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4485</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>filter_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5427</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>filter_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5428</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>filter_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>692</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>filter_number</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>693</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>read_feature_base_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4415</source_loc>
		</port>
		<source_loc>
			<id>4373</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4370,4372</sub_loc>
		</source_loc>
		<source_loc>
			<id>4374</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4373,4375,4376</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>pw_feature_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4374</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</port>
		<port>
			<direction>out</direction>
			<name>pw_feature_addr_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>4877</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>4349</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4346,4348</sub_loc>
		</source_loc>
		<source_loc>
			<id>4350</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4349,4351,4352</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>pw_feature_data_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>4350</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>4357</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4354,4356</sub_loc>
		</source_loc>
		<source_loc>
			<id>4358</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4357,4359,4360</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>pw_cache_en</name>
			<datatype W="1">bool</datatype>
			<source_loc>4358</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>4341</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4338,4340</sub_loc>
		</source_loc>
		<source_loc>
			<id>4342</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4341,4343,4344</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>pw_feature_data_sel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4342</source_loc>
		</port>
		<source_loc>
			<id>4333</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4330,4332</sub_loc>
		</source_loc>
		<source_loc>
			<id>4334</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4333,4335,4336</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>pw_addr_if_start</name>
			<datatype W="1">bool</datatype>
			<source_loc>4334</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>5028</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4824,4935</sub_loc>
		</source_loc>
		<source_loc>
			<id>5149</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5028,5150,5151</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>systolic_sel_12d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5149</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<signal>
			<name>pw_feature_addr_gen_AndReduction_4S_1U_1_35_in1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>1746</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_41_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5435</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_40_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5431</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Eqi1u16_4_39_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5434</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_38_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5433</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Not_1U_1U_4_37_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5430</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5453</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5413,5429,5412</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_gen_AndReduction_4S_1U_1_35_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5453</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Eqi1u16_4_36_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5432</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Or_1Ux1U_1U_4_42_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5436</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3432</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>932,3847</sub_loc>
		</source_loc>
		<source_loc>
			<id>5559</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3432,4519,5423,5424,5437,5455,5456</sub_loc>
		</source_loc>
		<signal>
			<name>enable</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5559</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Not_1U_1U_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4520</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4521</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Mul_16Ux16U_16U_4_6_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4488</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_EqSubi1u16u16_1_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4541</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4503</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4493,4504,4540</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4503</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_4_11_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5192</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_12_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5193</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_EqSubu8u16u16_1_22_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5276</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_N_Mux_16_2_27_4_25_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5299</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Add_16Ux8U_16U_4_24_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5298</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_26_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5300</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_EqSubi1u16u16_1_27_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5327</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5550</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3415,4479,4491,4512,5326</sub_loc>
		</source_loc>
		<signal>
			<name>oy_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5550</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_1_29_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5347</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5356</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5330,5346,5278,5295,5324,5409,5277,3362</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_23_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5356</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_30_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5348</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_EqSubi32u16u16_1_31_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5371</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4507</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4490,4508,5370</sub_loc>
		</source_loc>
		<signal>
			<name>of_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4507</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>5399</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5373,5388,5411,5372</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5399</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_MuxAdd2i32u16u16u1_1_33_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5390</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5400</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5374,5389,5329,5345,5368,5410,5328,3343</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_28_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5400</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_34_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5391</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3333</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>930,3723</sub_loc>
		</source_loc>
		<source_loc>
			<id>1963</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>218</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3332</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>930,1963</sub_loc>
		</source_loc>
		<source_loc>
			<id>5499</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3333,3332,5369,5385,5386,5392,5402,5403</sub_loc>
		</source_loc>
		<signal>
			<name>of_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5499</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>3372</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>922,3773</sub_loc>
		</source_loc>
		<source_loc>
			<id>1816</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>188</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3371</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>922,1816</sub_loc>
		</source_loc>
		<source_loc>
			<id>5528</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3372,3371,5293,5301,5313,5314</sub_loc>
		</source_loc>
		<signal>
			<name>ox_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5528</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>3352</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>926,3748</sub_loc>
		</source_loc>
		<source_loc>
			<id>1926</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>202</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3351</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>926,1926</sub_loc>
		</source_loc>
		<source_loc>
			<id>5510</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3352,3351,5343,5349,5359,5360</sub_loc>
		</source_loc>
		<signal>
			<name>oy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5510</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>4500</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4411,4489</sub_loc>
		</source_loc>
		<source_loc>
			<id>4501</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4500,4502</sub_loc>
		</source_loc>
		<signal>
			<name>cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4501</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>4498</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4410,4487</sub_loc>
		</source_loc>
		<source_loc>
			<id>4505</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4498,4506</sub_loc>
		</source_loc>
		<signal>
			<name>if_pos_up_slice</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>4505</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_11</module_name>
		</signal>
		<source_loc>
			<id>5552</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3414,4414,4478,4492,4510,5274</sub_loc>
		</source_loc>
		<signal>
			<name>ox_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5552</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>4449</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4413,4446,4448</sub_loc>
		</source_loc>
		<source_loc>
			<id>4450</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4449,4451,4452</sub_loc>
		</source_loc>
		<signal>
			<name>oy_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4450</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_5_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4422</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4457</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4412,4454,4456</sub_loc>
		</source_loc>
		<source_loc>
			<id>4458</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4457,4459,4460</sub_loc>
		</source_loc>
		<signal>
			<name>ox_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4458</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_4_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4419</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Add_32Ux8U_32U_4_3_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4417</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4427</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4383,4409,4418</sub_loc>
		</source_loc>
		<source_loc>
			<id>4437</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4427,4438,4439</sub_loc>
		</source_loc>
		<signal>
			<name>sum_sys</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4437</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4426</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4382,4408,4420</sub_loc>
		</source_loc>
		<source_loc>
			<id>4434</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4426,4435,4436</sub_loc>
		</source_loc>
		<signal>
			<name>sum_oy</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4434</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Add_32Ux32U_32U_1_1_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4384</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4425</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4381,4407,4421</sub_loc>
		</source_loc>
		<source_loc>
			<id>4431</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4425,4432,4433</sub_loc>
		</source_loc>
		<signal>
			<name>sum_ox_slice</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4431</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>4424</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4380,4406,4423</sub_loc>
		</source_loc>
		<source_loc>
			<id>4428</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4424,4429,4430</sub_loc>
		</source_loc>
		<signal>
			<name>sum_if</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4428</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Add3u32u32u32_1_2_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4385</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4393</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4371,4379,4386</sub_loc>
		</source_loc>
		<source_loc>
			<id>4394</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4393,4395,4396</sub_loc>
		</source_loc>
		<signal>
			<name>tmp_pw_feature_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4394</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>5024</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4828,4874,4926,4931</sub_loc>
		</source_loc>
		<source_loc>
			<id>5101</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5024,5102,5103</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_valid_4d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5101</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5023</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4827,4873,4925,4932</sub_loc>
		</source_loc>
		<source_loc>
			<id>5098</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5023,5099,5100</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_valid_3d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5098</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5022</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4826,4872,4924,4933</sub_loc>
		</source_loc>
		<source_loc>
			<id>5095</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5022,5096,5097</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_valid_2d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5095</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5021</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4825,4871,4923,4934</sub_loc>
		</source_loc>
		<source_loc>
			<id>5092</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5021,5093,5094</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_valid_1d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5092</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5019</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4822,4869,4921,4937</sub_loc>
		</source_loc>
		<source_loc>
			<id>5143</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5019,5144,5145</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel_10d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5143</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>5018</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4821,4868,4920,4938</sub_loc>
		</source_loc>
		<source_loc>
			<id>5176</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5018,5177,5178</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel_9d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5176</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>5017</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4820,4867,4919,4939</sub_loc>
		</source_loc>
		<source_loc>
			<id>5173</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5017,5174,5175</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel_8d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5173</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>5016</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4819,4866,4918,4940</sub_loc>
		</source_loc>
		<source_loc>
			<id>5170</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5016,5171,5172</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel_7d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5170</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>5015</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4818,4865,4917,4941</sub_loc>
		</source_loc>
		<source_loc>
			<id>5167</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5015,5168,5169</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel_6d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5167</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>5014</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4817,4864,4916,4942</sub_loc>
		</source_loc>
		<source_loc>
			<id>5164</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5014,5165,5166</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel_5d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5164</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>5013</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4816,4863,4915,4943</sub_loc>
		</source_loc>
		<source_loc>
			<id>5161</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5013,5162,5163</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel_4d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5161</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>5012</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4815,4862,4914,4944</sub_loc>
		</source_loc>
		<source_loc>
			<id>5158</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5012,5159,5160</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel_3d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5158</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>5011</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4814,4861,4913,4945</sub_loc>
		</source_loc>
		<source_loc>
			<id>5155</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5011,5156,5157</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel_2d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5155</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>4982</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4416,4813,4860,4946</sub_loc>
		</source_loc>
		<source_loc>
			<id>5152</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4982,5153,5154</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel_1d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5152</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>5009</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4810,4858,4910,4949</sub_loc>
		</source_loc>
		<source_loc>
			<id>5059</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5009,5060,5061</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_9d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5059</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5008</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4809,4857,4909,4950</sub_loc>
		</source_loc>
		<source_loc>
			<id>5056</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5008,5057,5058</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_8d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5056</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5007</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4808,4856,4908,4951</sub_loc>
		</source_loc>
		<source_loc>
			<id>5053</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5007,5054,5055</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_7d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5053</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5006</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4807,4855,4907,4952</sub_loc>
		</source_loc>
		<source_loc>
			<id>5050</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5006,5051,5052</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_6d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5050</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5005</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4806,4854,4906,4953</sub_loc>
		</source_loc>
		<source_loc>
			<id>5047</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5005,5048,5049</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_5d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5047</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5004</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4805,4853,4905,4954</sub_loc>
		</source_loc>
		<source_loc>
			<id>5044</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5004,5045,5046</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_4d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5044</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5003</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4804,4852,4904,4955</sub_loc>
		</source_loc>
		<source_loc>
			<id>5041</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5003,5042,5043</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_3d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5041</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5002</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4803,4851,4903,4956</sub_loc>
		</source_loc>
		<source_loc>
			<id>5038</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5002,5039,5040</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_2d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5038</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5310</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5279,5296,4543,4901,5190,5272,5408,4542,3383</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5310</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5001</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4802,4850,4902,4957</sub_loc>
		</source_loc>
		<source_loc>
			<id>5035</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5001,5036,5037</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_1d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5035</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4999</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4799,4848,4899,4960</sub_loc>
		</source_loc>
		<source_loc>
			<id>5086</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4999,5087,5088</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_8d_slice</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>5086</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<source_loc>
			<id>4998</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4798,4847,4898,4961</sub_loc>
		</source_loc>
		<source_loc>
			<id>5083</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4998,5084,5085</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_7d_slice</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>5083</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<source_loc>
			<id>4997</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4797,4846,4897,4962</sub_loc>
		</source_loc>
		<source_loc>
			<id>5080</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4997,5081,5082</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_6d_slice</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>5080</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<source_loc>
			<id>4996</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4796,4845,4896,4963</sub_loc>
		</source_loc>
		<source_loc>
			<id>5077</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4996,5078,5079</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_5d_slice</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>5077</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<source_loc>
			<id>4995</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4795,4844,4895,4964</sub_loc>
		</source_loc>
		<source_loc>
			<id>5074</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4995,5075,5076</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_4d_slice</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>5074</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<source_loc>
			<id>4994</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4794,4843,4894,4965</sub_loc>
		</source_loc>
		<source_loc>
			<id>5071</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4994,5072,5073</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_3d_slice</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>5071</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<source_loc>
			<id>4993</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4793,4842,4893,4966</sub_loc>
		</source_loc>
		<source_loc>
			<id>5068</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4993,5069,5070</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_2d_slice</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>5068</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<source_loc>
			<id>4992</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4792,4841,4892,4967</sub_loc>
		</source_loc>
		<source_loc>
			<id>5065</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4992,5066,5067</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_1d_slice</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>5065</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<source_loc>
			<id>4990</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4789,4839,4889,4970</sub_loc>
		</source_loc>
		<source_loc>
			<id>5137</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4990,5138,5139</sub_loc>
		</source_loc>
		<signal>
			<name>run_8d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5137</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4989</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4788,4838,4888,4971</sub_loc>
		</source_loc>
		<source_loc>
			<id>5134</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4989,5135,5136</sub_loc>
		</source_loc>
		<signal>
			<name>run_7d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5134</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4787,4837,4887,4972</sub_loc>
		</source_loc>
		<source_loc>
			<id>5131</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4988,5132,5133</sub_loc>
		</source_loc>
		<signal>
			<name>run_6d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5131</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4987</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4786,4836,4886,4973</sub_loc>
		</source_loc>
		<source_loc>
			<id>5128</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4987,5129,5130</sub_loc>
		</source_loc>
		<signal>
			<name>run_5d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5128</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4986</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4785,4835,4885,4974</sub_loc>
		</source_loc>
		<source_loc>
			<id>5125</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4986,5126,5127</sub_loc>
		</source_loc>
		<signal>
			<name>run_4d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5125</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4984</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4782,4832,4883,4977</sub_loc>
		</source_loc>
		<source_loc>
			<id>5116</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4984,5117,5118</sub_loc>
		</source_loc>
		<signal>
			<name>run_1d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5116</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4985</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4783,4833,4884,4976</sub_loc>
		</source_loc>
		<source_loc>
			<id>5119</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4985,5120,5121</sub_loc>
		</source_loc>
		<signal>
			<name>run_2d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5119</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4991</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4790,4840,4890,4969</sub_loc>
		</source_loc>
		<source_loc>
			<id>5140</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4991,5141,5142</sub_loc>
		</source_loc>
		<signal>
			<name>run_9d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5140</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5025</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4829,4875,4927,4930</sub_loc>
		</source_loc>
		<source_loc>
			<id>5104</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5025,5105,5106</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_valid_5d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5104</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5000</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4800,4849,4900,4959</sub_loc>
		</source_loc>
		<source_loc>
			<id>5089</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5000,5090,5091</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_9d_slice</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>5089</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<source_loc>
			<id>5010</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4811,4859,4911,4948</sub_loc>
		</source_loc>
		<source_loc>
			<id>5029</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5010,5030,5031</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_10d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5029</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5020</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4823,4870,4922,4936</sub_loc>
		</source_loc>
		<source_loc>
			<id>5146</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5020,5147,5148</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel_11d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5146</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>4978</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4363,4784,4834,4975</sub_loc>
		</source_loc>
		<source_loc>
			<id>5122</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4978,5123,5124</sub_loc>
		</source_loc>
		<signal>
			<name>run_3d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5122</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4979</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4355,4791,4968</sub_loc>
		</source_loc>
		<source_loc>
			<id>5113</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4979,5114,5115</sub_loc>
		</source_loc>
		<signal>
			<name>run_10d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5113</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4983</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4347,4830,4876,4929</sub_loc>
		</source_loc>
		<source_loc>
			<id>5107</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4983,5108,5109</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_valid_6d</name>
			<datatype W="1">bool</datatype>
			<source_loc>5107</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4980</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4339,4801,4958</sub_loc>
		</source_loc>
		<source_loc>
			<id>5062</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4980,5063,5064</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_10d_slice</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>5062</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<signal>
			<name>pw_feature_data_sel_slice</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4342</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<source_loc>
			<id>4981</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4331,4812,4947</sub_loc>
		</source_loc>
		<source_loc>
			<id>5032</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4981,5033,5034</sub_loc>
		</source_loc>
		<signal>
			<name>if_clear_11d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5032</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_LessThan_8Ux8U_1U_1_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5223</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5222</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5545</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3401,4544,5191,5216,4517,4522,4529,4530,4538,4882,5213</sub_loc>
		</source_loc>
		<signal>
			<name>run</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5545</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Eqi31u5_1_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5218</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3392</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>895,3798</sub_loc>
		</source_loc>
		<source_loc>
			<id>1727</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>174</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3391</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>895,1727</sub_loc>
		</source_loc>
		<source_loc>
			<id>5540</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3392,3391,5188,5194,5203,5204,5217</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5540</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_OrReduction_8U_1U_1_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5221</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5258</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5220,5246,5219</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5258</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_N_Mux_8_2_20_4_20_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5249</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5259</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5225,5247,5224</sub_loc>
		</source_loc>
		<signal>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_18_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5259</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Add2i1u8_4_19_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5248</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_feature_addr_gen_Muxi0u8u1_4_21_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5250</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3083</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>961,3554</sub_loc>
		</source_loc>
		<source_loc>
			<id>2514</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>438</line>
			<col>22</col>
		</source_loc>
		<source_loc>
			<id>3082</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>961,2514</sub_loc>
		</source_loc>
		<source_loc>
			<id>5471</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3083,3082,5244,5251,5262,5263</sub_loc>
		</source_loc>
		<signal>
			<name>systolic_sel</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>5471</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>2503</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>433</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3077</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2503</sub_loc>
		</source_loc>
		<thread>
			<name>drive_systolic_sel</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_Muxi0u8u1_4_21_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3077</source_loc>
			<thread>_systolic_sel_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Add2i1u8_4_19</name>
			<dissolved_from>pw_feature_addr_gen_Add2i1u8_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>systolic_sel</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Add2i1u8_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2516</source_loc>
			<thread>_systolic_sel_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_N_Mux_8_2_20_4_20</name>
			<dissolved_from>pw_feature_addr_gen_N_Mux_8_2_20_4_20</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>pw_feature_addr_gen_Add2i1u8_4_19_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_N_Mux_8_2_20_4_20_out1</name>
			</lhs>
			<rhs>
				<name>systolic_sel</name>
			</rhs>
			<cond>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_18_out1</name>
			</cond>
			<source_loc>3872</source_loc>
			<thread>_systolic_sel_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Muxi0u8u1_4_21</name>
			<dissolved_from>pw_feature_addr_gen_Muxi0u8u1_4_21</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Muxi0u8u1_4_21_out1</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_N_Mux_8_2_20_4_20_out1</name>
			</rhs>
			<cond>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			</cond>
			<source_loc>3873</source_loc>
			<thread>_systolic_sel_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_OrReduction_8U_1U_1_13</name>
			<dissolved_from>pw_feature_addr_gen_OrReduction_8U_1U_1_13</dissolved_from>
			<async/>
			<rhs>
				<name>systolic_en</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_OrReduction_8U_1U_1_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2485</source_loc>
			<thread>_systolic_sel_ctrl</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Eqi31u5_1_14</name>
			<dissolved_from>pw_feature_addr_gen_Eqi31u5_1_14</dissolved_from>
			<async/>
			<rhs>
				<value>31</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>if_cnt</name>
					</rhs>
					<lsb>0</lsb>
					<msb>4</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Eqi31u5_1_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2495</source_loc>
			<thread>_systolic_sel_ctrl</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_15</name>
			<dissolved_from>pw_feature_addr_gen_And_1Ux1U_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<name>run</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_OrReduction_8U_1U_1_13_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2496</source_loc>
			<thread>_systolic_sel_ctrl</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_LessThan_8Ux8U_1U_1_16</name>
			<dissolved_from>pw_feature_addr_gen_LessThan_8Ux8U_1U_1_16</dissolved_from>
			<async/>
			<rhs>
				<name>systolic_depth</name>
			</rhs>
			<rhs>
				<name>systolic_sel</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_LessThan_8Ux8U_1U_1_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2498</source_loc>
			<thread>_systolic_sel_ctrl</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_17</name>
			<dissolved_from>pw_feature_addr_gen_And_1Ux1U_1U_1_17</dissolved_from>
			<async/>
			<rhs>
				<name>run</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_Eqi31u5_1_14_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2496</source_loc>
			<thread>_systolic_sel_ctrl</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_18</name>
			<dissolved_from>pw_feature_addr_gen_And_1Ux1U_1U_1_18</dissolved_from>
			<async/>
			<rhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_4_15_out1</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_LessThan_8Ux8U_1U_1_16_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2496</source_loc>
			<thread>_systolic_sel_ctrl</thread>
		</thread>
		<source_loc>
			<id>2471</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>420</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3098</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2471</sub_loc>
		</source_loc>
		<thread>
			<name>drive_pw_addr_if_start</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_addr_if_start</name>
			</lhs>
			<rhs>
				<name>if_clear_11d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3098</source_loc>
			<thread>_addr_if_start</thread>
		</thread>
		<source_loc>
			<id>2457</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>412</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3104</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2457</sub_loc>
		</source_loc>
		<thread>
			<name>drive_pw_feature_data_sel_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_feature_data_sel_slice</name>
			</lhs>
			<rhs>
				<name>if_cnt_10d_slice</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3104</source_loc>
			<thread>_pw_feature_data_sel</thread>
		</thread>
		<source_loc>
			<id>2447</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>404</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3110</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2447</sub_loc>
		</source_loc>
		<thread>
			<name>drive_pw_feature_data_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_feature_data_valid</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_valid_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3110</source_loc>
			<thread>_pw_feature_data_valid</thread>
		</thread>
		<source_loc>
			<id>2436</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>395</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3117</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2436</sub_loc>
		</source_loc>
		<thread>
			<name>drive_pw_cache_en</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_cache_en</name>
			</lhs>
			<rhs>
				<name>run_10d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3117</source_loc>
			<thread>_cache_en</thread>
		</thread>
		<source_loc>
			<id>2425</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>387</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3123</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2425</sub_loc>
		</source_loc>
		<thread>
			<name>drive_pw_feature_addr_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_feature_addr_valid</name>
			</lhs>
			<rhs>
				<name>run_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3123</source_loc>
			<thread>_pw_feature_addr_valid</thread>
		</thread>
		<source_loc>
			<id>2078</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>278</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3129</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2078</sub_loc>
		</source_loc>
		<thread>
			<name>drive_systolic_sel_12d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_12d</name>
			</lhs>
			<rhs>
				<name>systolic_sel_11d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_11d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_11d</name>
			</lhs>
			<rhs>
				<name>if_clear_10d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_10d_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_10d_slice</name>
			</lhs>
			<rhs>
				<name>if_cnt_9d_slice</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_pw_feature_addr_valid_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_feature_addr_valid_6d</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_valid_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_10d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_10d</name>
			</lhs>
			<rhs>
				<name>run_9d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_3d</name>
			</lhs>
			<rhs>
				<name>run_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_1d</name>
			</lhs>
			<rhs>
				<name>run</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_2d</name>
			</lhs>
			<rhs>
				<name>run_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_4d</name>
			</lhs>
			<rhs>
				<name>run_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_5d</name>
			</lhs>
			<rhs>
				<name>run_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_6d</name>
			</lhs>
			<rhs>
				<name>run_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_7d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_7d</name>
			</lhs>
			<rhs>
				<name>run_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_8d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_8d</name>
			</lhs>
			<rhs>
				<name>run_7d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_9d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_9d</name>
			</lhs>
			<rhs>
				<name>run_8d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_1d_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_1d_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>if_cnt</name>
					</rhs>
					<lsb>0</lsb>
					<msb>4</msb>
				</bit_select>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_2d_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_2d_slice</name>
			</lhs>
			<rhs>
				<name>if_cnt_1d_slice</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_3d_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_3d_slice</name>
			</lhs>
			<rhs>
				<name>if_cnt_2d_slice</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_4d_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_4d_slice</name>
			</lhs>
			<rhs>
				<name>if_cnt_3d_slice</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_5d_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_5d_slice</name>
			</lhs>
			<rhs>
				<name>if_cnt_4d_slice</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_6d_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_6d_slice</name>
			</lhs>
			<rhs>
				<name>if_cnt_5d_slice</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_7d_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_7d_slice</name>
			</lhs>
			<rhs>
				<name>if_cnt_6d_slice</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_8d_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_8d_slice</name>
			</lhs>
			<rhs>
				<name>if_cnt_7d_slice</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_9d_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt_9d_slice</name>
			</lhs>
			<rhs>
				<name>if_cnt_8d_slice</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_1d</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_2d</name>
			</lhs>
			<rhs>
				<name>if_clear_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_3d</name>
			</lhs>
			<rhs>
				<name>if_clear_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_4d</name>
			</lhs>
			<rhs>
				<name>if_clear_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_5d</name>
			</lhs>
			<rhs>
				<name>if_clear_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_6d</name>
			</lhs>
			<rhs>
				<name>if_clear_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_7d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_7d</name>
			</lhs>
			<rhs>
				<name>if_clear_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_8d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_8d</name>
			</lhs>
			<rhs>
				<name>if_clear_7d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_9d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_9d</name>
			</lhs>
			<rhs>
				<name>if_clear_8d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_if_clear_10d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_clear_10d</name>
			</lhs>
			<rhs>
				<name>if_clear_9d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_systolic_sel_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_1d</name>
			</lhs>
			<rhs>
				<name>systolic_sel</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_systolic_sel_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_2d</name>
			</lhs>
			<rhs>
				<name>systolic_sel_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_systolic_sel_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_3d</name>
			</lhs>
			<rhs>
				<name>systolic_sel_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_systolic_sel_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_4d</name>
			</lhs>
			<rhs>
				<name>systolic_sel_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_systolic_sel_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_5d</name>
			</lhs>
			<rhs>
				<name>systolic_sel_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_systolic_sel_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_6d</name>
			</lhs>
			<rhs>
				<name>systolic_sel_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_systolic_sel_7d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_7d</name>
			</lhs>
			<rhs>
				<name>systolic_sel_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_systolic_sel_8d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_8d</name>
			</lhs>
			<rhs>
				<name>systolic_sel_7d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_systolic_sel_9d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_9d</name>
			</lhs>
			<rhs>
				<name>systolic_sel_8d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_systolic_sel_10d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_10d</name>
			</lhs>
			<rhs>
				<name>systolic_sel_9d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_systolic_sel_11d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>systolic_sel_11d</name>
			</lhs>
			<rhs>
				<name>systolic_sel_10d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_pw_feature_addr_valid_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_feature_addr_valid_1d</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_pw_feature_addr_valid_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_feature_addr_valid_2d</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_valid_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_pw_feature_addr_valid_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_feature_addr_valid_3d</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_valid_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_pw_feature_addr_valid_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_feature_addr_valid_4d</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_valid_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_pw_feature_addr_valid_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_feature_addr_valid_5d</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_valid_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_delay</thread>
		</thread>
		<source_loc>
			<id>2067</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>270</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3282</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2067</sub_loc>
		</source_loc>
		<thread>
			<name>drive_pw_feature_addr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_feature_addr</name>
			</lhs>
			<rhs>
				<name>tmp_pw_feature_addr</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3282</source_loc>
			<thread>_pw_feature_addr</thread>
		</thread>
		<source_loc>
			<id>2049</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>261</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3288</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2049</sub_loc>
		</source_loc>
		<thread>
			<name>drive_tmp_pw_feature_addr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>tmp_pw_feature_addr</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_Add3u32u32u32_1_2_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3288</source_loc>
			<thread>_tmp_pw_feature_addr</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Add_32Ux32U_32U_1_1</name>
			<dissolved_from>pw_feature_addr_gen_Add_32Ux32U_32U_1_1</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
				<name>sum_ox_slice</name>
			</rhs>
			<rhs>
				<name>sum_if</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Add_32Ux32U_32U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2057</source_loc>
			<thread>_tmp_pw_feature_addr</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Add3u32u32u32_1_2</name>
			<dissolved_from>pw_feature_addr_gen_Add3u32u32u32_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>sum_sys</name>
			</rhs>
			<rhs>
				<name>sum_oy</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_Add_32Ux32U_32U_1_1_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Add3u32u32u32_1_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2059</source_loc>
			<thread>_tmp_pw_feature_addr</thread>
		</thread>
		<source_loc>
			<id>2007</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>244</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3297</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2007</sub_loc>
		</source_loc>
		<thread>
			<name>drive_sum_sys</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>sum_sys</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_Add_32Ux8U_32U_4_3_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3297</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<thread>
			<name>drive_sum_oy</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>sum_oy</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_4_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3297</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<thread>
			<name>drive_sum_ox_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>sum_ox_slice</name>
			</lhs>
			<rhs>
				<name>ox_pos</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3297</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<thread>
			<name>drive_sum_if</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>sum_if</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_5_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3297</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Add_32Ux8U_32U_4_3</name>
			<dissolved_from>pw_feature_addr_gen_Add_32Ux8U_32U_4_3</dissolved_from>
			<async/>
			<rhs>
				<name>systolic_sel_1d</name>
			</rhs>
			<rhs>
				<name>read_feature_base_addr</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Add_32Ux8U_32U_4_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2037</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_4</name>
			<dissolved_from>pw_feature_addr_gen_Mul_16Ux16U_32U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>ox_cnt_max</name>
			</rhs>
			<rhs>
				<name>oy_pos</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2032</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_5</name>
			<dissolved_from>pw_feature_addr_gen_Mul_16Ux16U_32U_1_5</dissolved_from>
			<async/>
			<rhs>
				<name>cnt_max</name>
			</rhs>
			<rhs>
				<value>0</value>
				<name>if_pos_up_slice</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2032</source_loc>
			<thread>_sum_pos</thread>
		</thread>
		<source_loc>
			<id>1996</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>236</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3315</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1996</sub_loc>
		</source_loc>
		<thread>
			<name>drive_oy_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>oy_pos</name>
			</lhs>
			<rhs>
				<name>oy_cnt</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3315</source_loc>
			<thread>_oy_pos</thread>
		</thread>
		<source_loc>
			<id>1985</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>229</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3321</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1985</sub_loc>
		</source_loc>
		<thread>
			<name>drive_ox_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>ox_pos</name>
			</lhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3321</source_loc>
			<thread>_ox_pos</thread>
		</thread>
		<source_loc>
			<id>1952</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>212</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3327</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1952</sub_loc>
		</source_loc>
		<thread>
			<name>drive_of_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>of_cnt</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_Muxi0u16u1_4_34_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3327</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_MuxAdd2i32u16u16u1_1_33</name>
			<dissolved_from>pw_feature_addr_gen_MuxAdd2i32u16u16u1_1_33</dissolved_from>
			<async/>
			<rhs>
				<value>32</value>
			</rhs>
			<rhs>
				<name>of_cnt</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_MuxAdd2i32u16u16u1_1_33_out1</name>
			</lhs>
			<cond>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_28_out1</name>
			</cond>
			<source_loc>3874</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_34</name>
			<dissolved_from>pw_feature_addr_gen_Muxi0u16u1_4_34</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Muxi0u16u1_4_34_out1</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_MuxAdd2i32u16u16u1_1_33_out1</name>
			</rhs>
			<cond>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_32_out1</name>
			</cond>
			<source_loc>3875</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_EqSubi32u16u16_1_31</name>
			<dissolved_from>pw_feature_addr_gen_EqSubi32u16u16_1_31</dissolved_from>
			<async/>
			<rhs>
				<value>32</value>
			</rhs>
			<rhs>
				<name>of_cnt_max</name>
			</rhs>
			<rhs>
				<name>of_cnt</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_EqSubi32u16u16_1_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1946</source_loc>
			<thread>_of_ctrl</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_32</name>
			<dissolved_from>pw_feature_addr_gen_And_1Ux1U_1U_1_32</dissolved_from>
			<async/>
			<rhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_28_out1</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_EqSubi32u16u16_1_31_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2496</source_loc>
			<thread>_of_ctrl</thread>
		</thread>
		<source_loc>
			<id>1915</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>197</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3346</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1915</sub_loc>
		</source_loc>
		<thread>
			<name>drive_oy_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>oy_cnt</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_Muxi0u16u1_4_30_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3346</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_1_29</name>
			<dissolved_from>pw_feature_addr_gen_MuxAdd2i1u16u16u1_1_29</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>oy_cnt</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_1_29_out1</name>
			</lhs>
			<cond>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_23_out1</name>
			</cond>
			<source_loc>3876</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_30</name>
			<dissolved_from>pw_feature_addr_gen_Muxi0u16u1_4_30</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Muxi0u16u1_4_30_out1</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_1_29_out1</name>
			</rhs>
			<cond>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_28_out1</name>
			</cond>
			<source_loc>3875</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_EqSubi1u16u16_1_27</name>
			<dissolved_from>pw_feature_addr_gen_EqSubi1u16u16_1_27</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>oy_cnt_max</name>
			</rhs>
			<rhs>
				<name>oy_cnt</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_EqSubi1u16u16_1_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1909</source_loc>
			<thread>_oy_ctrl</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_28</name>
			<dissolved_from>pw_feature_addr_gen_And_1Ux1U_1U_1_28</dissolved_from>
			<async/>
			<rhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_23_out1</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_EqSubi1u16u16_1_27_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2496</source_loc>
			<thread>_oy_ctrl</thread>
		</thread>
		<source_loc>
			<id>1783</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>183</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3365</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1783</sub_loc>
		</source_loc>
		<thread>
			<name>drive_ox_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>ox_cnt</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_Muxi0u16u1_4_26_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3365</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Add_16Ux8U_16U_4_24</name>
			<dissolved_from>pw_feature_addr_gen_Add_16Ux8U_16U_4_24</dissolved_from>
			<async/>
			<rhs>
				<name>systolic_depth</name>
			</rhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Add_16Ux8U_16U_4_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1891</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_N_Mux_16_2_27_4_25</name>
			<dissolved_from>pw_feature_addr_gen_N_Mux_16_2_27_4_25</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>pw_feature_addr_gen_Add_16Ux8U_16U_4_24_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_N_Mux_16_2_27_4_25_out1</name>
			</lhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<cond>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_10_out1</name>
			</cond>
			<source_loc>3874</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_26</name>
			<dissolved_from>pw_feature_addr_gen_Muxi0u16u1_4_26</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Muxi0u16u1_4_26_out1</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_N_Mux_16_2_27_4_25_out1</name>
			</rhs>
			<cond>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_23_out1</name>
			</cond>
			<source_loc>3875</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_EqSubu8u16u16_1_22</name>
			<dissolved_from>pw_feature_addr_gen_EqSubu8u16u16_1_22</dissolved_from>
			<async/>
			<rhs>
				<name>systolic_depth</name>
			</rhs>
			<rhs>
				<name>ox_cnt_max</name>
			</rhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_EqSubu8u16u16_1_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1872</source_loc>
			<thread>_ox_ctrl</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_23</name>
			<dissolved_from>pw_feature_addr_gen_And_1Ux1U_1U_1_23</dissolved_from>
			<async/>
			<rhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_10_out1</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_EqSubu8u16u16_1_22_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2496</source_loc>
			<thread>_ox_ctrl</thread>
		</thread>
		<source_loc>
			<id>1719</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>169</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3386</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1719</sub_loc>
		</source_loc>
		<thread>
			<name>drive_if_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_Muxi0u16u1_4_12_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3386</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_4_11</name>
			<dissolved_from>pw_feature_addr_gen_MuxAdd2i1u16u16u1_4_11</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>if_cnt</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_4_11_out1</name>
			</lhs>
			<cond>
				<name>run</name>
			</cond>
			<source_loc>3876</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_12</name>
			<dissolved_from>pw_feature_addr_gen_Muxi0u16u1_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Muxi0u16u1_4_12_out1</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_4_11_out1</name>
			</rhs>
			<cond>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_10_out1</name>
			</cond>
			<source_loc>3875</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_EqSubi1u16u16_1_9</name>
			<dissolved_from>pw_feature_addr_gen_EqSubi1u16u16_1_9</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>if_cnt_max</name>
			</rhs>
			<rhs>
				<name>if_cnt</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_EqSubi1u16u16_1_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1909</source_loc>
			<thread>_if_ctrl</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_10</name>
			<dissolved_from>pw_feature_addr_gen_And_1Ux1U_1U_1_10</dissolved_from>
			<async/>
			<rhs>
				<name>run</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_EqSubi1u16u16_1_9_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2496</source_loc>
			<thread>_if_ctrl</thread>
		</thread>
		<thread>
			<name>drive_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>pw_feature_addr_gen_Mul_16Ux16U_16U_4_6_out1</name>
			</rhs>
			<lhs>
				<name>cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4502</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_if_pos_up_slice</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>if_cnt</name>
					</rhs>
					<lsb>5</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>if_pos_up_slice</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4506</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_ox_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>out_feature_width</name>
			</rhs>
			<lhs>
				<name>ox_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4510</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_of_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>out_feature_channel</name>
			</rhs>
			<lhs>
				<name>of_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4508</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_oy_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>out_feature_height</name>
			</rhs>
			<lhs>
				<name>oy_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4512</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>feature_channel</name>
			</rhs>
			<lhs>
				<name>if_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4504</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Mul_16Ux16U_16U_4_6</name>
			<dissolved_from>pw_feature_addr_gen_Mul_16Ux16U_16U_4_6</dissolved_from>
			<async/>
			<rhs>
				<name>oy_cnt_max</name>
			</rhs>
			<rhs>
				<name>ox_cnt_max</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Mul_16Ux16U_16U_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1812</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<source_loc>
			<id>1670</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>143</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3418</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1670</sub_loc>
		</source_loc>
		<thread>
			<name>drive_run</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_4_8_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3418</source_loc>
			<thread>_run</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Not_1U_1U_4_7</name>
			<dissolved_from>pw_feature_addr_gen_Not_1U_1U_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>stop</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Not_1U_1U_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3882</source_loc>
			<thread>_run</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_8</name>
			<dissolved_from>pw_feature_addr_gen_And_1Ux1U_1U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>enable</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_Not_1U_1U_4_7_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2496</source_loc>
			<thread>_run</thread>
		</thread>
		<source_loc>
			<id>1646</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>134</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3425</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1646</sub_loc>
		</source_loc>
		<thread>
			<name>drive_enable</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>enable</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_Or_1Ux1U_1U_4_42_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3425</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Eqi1u16_4_36</name>
			<dissolved_from>pw_feature_addr_gen_Eqi1u16_4_36</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>filter_width</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Eqi1u16_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1764</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Not_1U_1U_4_37</name>
			<dissolved_from>pw_feature_addr_gen_Not_1U_1U_4_37</dissolved_from>
			<async/>
			<rhs>
				<name>pw_feature_addr_gen_AndReduction_4S_1U_1_35_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Not_1U_1U_4_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3882</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_38</name>
			<dissolved_from>pw_feature_addr_gen_And_1Ux1U_1U_4_38</dissolved_from>
			<async/>
			<rhs>
				<name>start_rising</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_Eqi1u16_4_36_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_4_38_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2496</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Eqi1u16_4_39</name>
			<dissolved_from>pw_feature_addr_gen_Eqi1u16_4_39</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>filter_height</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Eqi1u16_4_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1764</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_40</name>
			<dissolved_from>pw_feature_addr_gen_And_1Ux1U_1U_4_40</dissolved_from>
			<async/>
			<rhs>
				<name>enable</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_Not_1U_1U_4_37_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_4_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2496</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_41</name>
			<dissolved_from>pw_feature_addr_gen_And_1Ux1U_1U_4_41</dissolved_from>
			<async/>
			<rhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_4_38_out1</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_Eqi1u16_4_39_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2496</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_feature_addr_gen_Or_1Ux1U_1U_4_42</name>
			<dissolved_from>pw_feature_addr_gen_Or_1Ux1U_1U_4_42</dissolved_from>
			<async/>
			<rhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_4_40_out1</name>
			</rhs>
			<rhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_4_41_out1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_Or_1Ux1U_1U_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3884</source_loc>
			<thread>_enable</thread>
		</thread>
		<assign>
			<name>drive_pw_feature_addr_gen_AndReduction_4S_1U_1_35_in1</name>
			<lhs>
				<name>pw_feature_addr_gen_AndReduction_4S_1U_1_35_in1</name>
			</lhs>
			<rhs>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_32_out1</name>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_28_out1</name>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_23_out1</name>
				<name>pw_feature_addr_gen_And_1Ux1U_1U_1_10_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>pw_feature_addr_gen_AndReduction_4S_1U_1_35</name>
			<dissolved_from>pw_feature_addr_gen_AndReduction_4S_1U_1_35</dissolved_from>
			<async/>
			<rhs>
				<name>pw_feature_addr_gen_AndReduction_4S_1U_1_35_in1</name>
			</rhs>
			<lhs>
				<name>pw_feature_addr_gen_AndReduction_4S_1U_1_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1746</source_loc>
			<thread>_finish</thread>
		</thread>
		<assign>
			<name>drive_pw_feature_data_sel</name>
			<lhs>
				<name>pw_feature_data_sel</name>
			</lhs>
			<rhs>
				<name>pw_feature_data_sel_slice</name>
			</rhs>
		</assign>
		<source_loc>
			<id>5207</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5193</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Muxi0u16u1_4</module_name>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_12</name>
			<instance_name>pw_feature_addr_gen_Muxi0u16u1_4_12</instance_name>
			<source_loc>5207</source_loc>
			<thread>_if_counter</thread>
			<dissolved_to>pw_feature_addr_gen_Muxi0u16u1_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5205</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5192</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
			<name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_4_11</name>
			<instance_name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_4_11</instance_name>
			<source_loc>5205</source_loc>
			<thread>_if_counter</thread>
			<dissolved_to>pw_feature_addr_gen_MuxAdd2i1u16u16u1_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4532</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4520</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Not_1U_1U_4</module_name>
			<name>pw_feature_addr_gen_Not_1U_1U_4_7</name>
			<instance_name>pw_feature_addr_gen_Not_1U_1U_4_7</instance_name>
			<source_loc>4532</source_loc>
			<thread>_run</thread>
			<dissolved_to>pw_feature_addr_gen_Not_1U_1U_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4546</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4542</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_10</name>
			<instance_name>pw_feature_addr_gen_And_1Ux1U_1U_1_10</instance_name>
			<source_loc>4546</source_loc>
			<thread>_if_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_And_1Ux1U_1U_1_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4547</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4541</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<name>pw_feature_addr_gen_EqSubi1u16u16_1_9</name>
			<instance_name>pw_feature_addr_gen_EqSubi1u16u16_1_9</instance_name>
			<source_loc>4547</source_loc>
			<thread>_if_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_EqSubi1u16u16_1_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4531</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4521</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_8</name>
			<instance_name>pw_feature_addr_gen_And_1Ux1U_1U_4_8</instance_name>
			<source_loc>4531</source_loc>
			<thread>_run</thread>
			<dissolved_to>pw_feature_addr_gen_And_1Ux1U_1U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5227</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5219</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_17</name>
			<instance_name>pw_feature_addr_gen_And_1Ux1U_1U_1_17</instance_name>
			<source_loc>5227</source_loc>
			<thread>_systolic_sel_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_And_1Ux1U_1U_1_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4513</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4488</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Mul_16Ux16U_16U_4</module_name>
			<name>pw_feature_addr_gen_Mul_16Ux16U_16U_4_6</name>
			<instance_name>pw_feature_addr_gen_Mul_16Ux16U_16U_4_6</instance_name>
			<source_loc>4513</source_loc>
			<thread>_set_max_num</thread>
			<dissolved_to>pw_feature_addr_gen_Mul_16Ux16U_16U_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4443</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4419</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_4</name>
			<instance_name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_4</instance_name>
			<source_loc>4443</source_loc>
			<thread>_sum_pos</thread>
			<dissolved_to>pw_feature_addr_gen_Mul_16Ux16U_32U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4444</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4422</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_5</name>
			<instance_name>pw_feature_addr_gen_Mul_16Ux16U_32U_1_5</instance_name>
			<source_loc>4444</source_loc>
			<thread>_sum_pos</thread>
			<dissolved_to>pw_feature_addr_gen_Mul_16Ux16U_32U_1_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5228</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5224</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_18</name>
			<instance_name>pw_feature_addr_gen_And_1Ux1U_1U_1_18</instance_name>
			<source_loc>5228</source_loc>
			<thread>_systolic_sel_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_And_1Ux1U_1U_1_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4440</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4417</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Add_32Ux8U_32U_4</module_name>
			<name>pw_feature_addr_gen_Add_32Ux8U_32U_4_3</name>
			<instance_name>pw_feature_addr_gen_Add_32Ux8U_32U_4_3</instance_name>
			<source_loc>4440</source_loc>
			<thread>_sum_pos</thread>
			<dissolved_to>pw_feature_addr_gen_Add_32Ux8U_32U_4_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5229</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5222</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_15</name>
			<instance_name>pw_feature_addr_gen_And_1Ux1U_1U_4_15</instance_name>
			<source_loc>5229</source_loc>
			<thread>_systolic_sel_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_And_1Ux1U_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5218</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Eqi31u5_1</module_name>
			<name>pw_feature_addr_gen_Eqi31u5_1_14</name>
			<instance_name>pw_feature_addr_gen_Eqi31u5_1_14</instance_name>
			<source_loc>5232</source_loc>
			<thread>_systolic_sel_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_Eqi31u5_1_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5233</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5223</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_LessThan_8Ux8U_1U_1</module_name>
			<name>pw_feature_addr_gen_LessThan_8Ux8U_1U_1_16</name>
			<instance_name>pw_feature_addr_gen_LessThan_8Ux8U_1U_1_16</instance_name>
			<source_loc>5233</source_loc>
			<thread>_systolic_sel_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_LessThan_8Ux8U_1U_1_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5234</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5221</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_OrReduction_8U_1U_1</module_name>
			<name>pw_feature_addr_gen_OrReduction_8U_1U_1_13</name>
			<instance_name>pw_feature_addr_gen_OrReduction_8U_1U_1_13</instance_name>
			<source_loc>5234</source_loc>
			<thread>_systolic_sel_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_OrReduction_8U_1U_1_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5264</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5248</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Add2i1u8_4</module_name>
			<name>pw_feature_addr_gen_Add2i1u8_4_19</name>
			<instance_name>pw_feature_addr_gen_Add2i1u8_4_19</instance_name>
			<source_loc>5264</source_loc>
			<thread>_systolic_sel_counter</thread>
			<dissolved_to>pw_feature_addr_gen_Add2i1u8_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4398</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4384</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Add_32Ux32U_32U_1</module_name>
			<name>pw_feature_addr_gen_Add_32Ux32U_32U_1_1</name>
			<instance_name>pw_feature_addr_gen_Add_32Ux32U_32U_1_1</instance_name>
			<source_loc>4398</source_loc>
			<thread>_tmp_pw_feature_addr</thread>
			<dissolved_to>pw_feature_addr_gen_Add_32Ux32U_32U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5265</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5250</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Muxi0u8u1_4</module_name>
			<name>pw_feature_addr_gen_Muxi0u8u1_4_21</name>
			<instance_name>pw_feature_addr_gen_Muxi0u8u1_4_21</instance_name>
			<source_loc>5265</source_loc>
			<thread>_systolic_sel_counter</thread>
			<dissolved_to>pw_feature_addr_gen_Muxi0u8u1_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5266</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5249</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_N_Mux_8_2_20_4</module_name>
			<name>pw_feature_addr_gen_N_Mux_8_2_20_4_20</name>
			<instance_name>pw_feature_addr_gen_N_Mux_8_2_20_4_20</instance_name>
			<source_loc>5266</source_loc>
			<thread>_systolic_sel_counter</thread>
			<dissolved_to>pw_feature_addr_gen_N_Mux_8_2_20_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4397</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4385</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Add3u32u32u32_1</module_name>
			<name>pw_feature_addr_gen_Add3u32u32u32_1_2</name>
			<instance_name>pw_feature_addr_gen_Add3u32u32u32_1_2</instance_name>
			<source_loc>4397</source_loc>
			<thread>_tmp_pw_feature_addr</thread>
			<dissolved_to>pw_feature_addr_gen_Add3u32u32u32_1_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5282</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5277</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_23</name>
			<instance_name>pw_feature_addr_gen_And_1Ux1U_1U_1_23</instance_name>
			<source_loc>5282</source_loc>
			<thread>_ox_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_And_1Ux1U_1U_1_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5463</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5436</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Or_1Ux1U_1U_4</module_name>
			<name>pw_feature_addr_gen_Or_1Ux1U_1U_4_42</name>
			<instance_name>pw_feature_addr_gen_Or_1Ux1U_1U_4_42</instance_name>
			<source_loc>5463</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_feature_addr_gen_Or_1Ux1U_1U_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5283</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5276</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_EqSubu8u16u16_1</module_name>
			<name>pw_feature_addr_gen_EqSubu8u16u16_1_22</name>
			<instance_name>pw_feature_addr_gen_EqSubu8u16u16_1_22</instance_name>
			<source_loc>5283</source_loc>
			<thread>_ox_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_EqSubu8u16u16_1_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5315</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5298</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Add_16Ux8U_16U_4</module_name>
			<name>pw_feature_addr_gen_Add_16Ux8U_16U_4_24</name>
			<instance_name>pw_feature_addr_gen_Add_16Ux8U_16U_4_24</instance_name>
			<source_loc>5315</source_loc>
			<thread>_ox_counter</thread>
			<dissolved_to>pw_feature_addr_gen_Add_16Ux8U_16U_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5462</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5430</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Not_1U_1U_4</module_name>
			<name>pw_feature_addr_gen_Not_1U_1U_4_37</name>
			<instance_name>pw_feature_addr_gen_Not_1U_1U_4_37</instance_name>
			<source_loc>5462</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_feature_addr_gen_Not_1U_1U_4_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5317</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5300</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Muxi0u16u1_4</module_name>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_26</name>
			<instance_name>pw_feature_addr_gen_Muxi0u16u1_4_26</instance_name>
			<source_loc>5317</source_loc>
			<thread>_ox_counter</thread>
			<dissolved_to>pw_feature_addr_gen_Muxi0u16u1_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5461</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5434</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Eqi1u16_4</module_name>
			<name>pw_feature_addr_gen_Eqi1u16_4_39</name>
			<instance_name>pw_feature_addr_gen_Eqi1u16_4_39</instance_name>
			<source_loc>5461</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_feature_addr_gen_Eqi1u16_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5318</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5299</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_N_Mux_16_2_27_4</module_name>
			<name>pw_feature_addr_gen_N_Mux_16_2_27_4_25</name>
			<instance_name>pw_feature_addr_gen_N_Mux_16_2_27_4_25</instance_name>
			<source_loc>5318</source_loc>
			<thread>_ox_counter</thread>
			<dissolved_to>pw_feature_addr_gen_N_Mux_16_2_27_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5460</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5432</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Eqi1u16_4</module_name>
			<name>pw_feature_addr_gen_Eqi1u16_4_36</name>
			<instance_name>pw_feature_addr_gen_Eqi1u16_4_36</instance_name>
			<source_loc>5460</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_feature_addr_gen_Eqi1u16_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5332</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5328</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_28</name>
			<instance_name>pw_feature_addr_gen_And_1Ux1U_1U_1_28</instance_name>
			<source_loc>5332</source_loc>
			<thread>_oy_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_And_1Ux1U_1U_1_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5459</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5435</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_41</name>
			<instance_name>pw_feature_addr_gen_And_1Ux1U_1U_4_41</instance_name>
			<source_loc>5459</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_feature_addr_gen_And_1Ux1U_1U_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5333</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5327</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_EqSubi1u16u16_1</module_name>
			<name>pw_feature_addr_gen_EqSubi1u16u16_1_27</name>
			<instance_name>pw_feature_addr_gen_EqSubi1u16u16_1_27</instance_name>
			<source_loc>5333</source_loc>
			<thread>_oy_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_EqSubi1u16u16_1_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5458</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5431</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_40</name>
			<instance_name>pw_feature_addr_gen_And_1Ux1U_1U_4_40</instance_name>
			<source_loc>5458</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_feature_addr_gen_And_1Ux1U_1U_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5457</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5433</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_4_38</name>
			<instance_name>pw_feature_addr_gen_And_1Ux1U_1U_4_38</instance_name>
			<source_loc>5457</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_feature_addr_gen_And_1Ux1U_1U_4_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5361</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5347</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_1_29</name>
			<instance_name>pw_feature_addr_gen_MuxAdd2i1u16u16u1_1_29</instance_name>
			<source_loc>5361</source_loc>
			<thread>_oy_counter</thread>
			<dissolved_to>pw_feature_addr_gen_MuxAdd2i1u16u16u1_1_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5362</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5348</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Muxi0u16u1_4</module_name>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_30</name>
			<instance_name>pw_feature_addr_gen_Muxi0u16u1_4_30</instance_name>
			<source_loc>5362</source_loc>
			<thread>_oy_counter</thread>
			<dissolved_to>pw_feature_addr_gen_Muxi0u16u1_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5375</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5372</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>pw_feature_addr_gen_And_1Ux1U_1U_1_32</name>
			<instance_name>pw_feature_addr_gen_And_1Ux1U_1U_1_32</instance_name>
			<source_loc>5375</source_loc>
			<thread>_of_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_And_1Ux1U_1U_1_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5376</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5371</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_EqSubi32u16u16_1</module_name>
			<name>pw_feature_addr_gen_EqSubi32u16u16_1_31</name>
			<instance_name>pw_feature_addr_gen_EqSubi32u16u16_1_31</instance_name>
			<source_loc>5376</source_loc>
			<thread>_of_ctrl</thread>
			<dissolved_to>pw_feature_addr_gen_EqSubi32u16u16_1_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5404</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5390</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_MuxAdd2i32u16u16u1_1</module_name>
			<name>pw_feature_addr_gen_MuxAdd2i32u16u16u1_1_33</name>
			<instance_name>pw_feature_addr_gen_MuxAdd2i32u16u16u1_1_33</instance_name>
			<source_loc>5404</source_loc>
			<thread>_of_counter</thread>
			<dissolved_to>pw_feature_addr_gen_MuxAdd2i32u16u16u1_1_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5405</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5391</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_Muxi0u16u1_4</module_name>
			<name>pw_feature_addr_gen_Muxi0u16u1_4_34</name>
			<instance_name>pw_feature_addr_gen_Muxi0u16u1_4_34</instance_name>
			<source_loc>5405</source_loc>
			<thread>_of_counter</thread>
			<dissolved_to>pw_feature_addr_gen_Muxi0u16u1_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5414</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5412</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_feature_addr_gen_AndReduction_4S_1U_1</module_name>
			<name>pw_feature_addr_gen_AndReduction_4S_1U_1_35</name>
			<instance_name>pw_feature_addr_gen_AndReduction_4S_1U_1_35</instance_name>
			<source_loc>5414</source_loc>
			<thread>_finish</thread>
			<dissolved_to>pw_feature_addr_gen_AndReduction_4S_1U_1_35</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 7 warnings, area=12119, bits=555</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>1290</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>21</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>20</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1641</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>52</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>254</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>254</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>104</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>63</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>26</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>26</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>26</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>44</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>26</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>140</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>75</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>150</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>82</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>78</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>25</count>
		</message_count>
	</message_counts>
	<end_time>Thu Jan 28 16:06:32 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>9</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>9</real_time>
			<cpu_time>2</cpu_time>
		</phase>
	</timers>
	<footprint>561308</footprint>
	<subprocess_footprint>626464</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
