(* ram_style = "block" *)
module LUT_64KB_8W(
    input clk,
    input  write_en,
    input [15:0] addr,
    input [7:0] din,
     output reg [7:0] dout
);

reg [7:0] mem [0:65535] ;

always @(posedge clk ) begin
    if (write_en) begin
        mem[addr] <= din ;
    end else begin
        dout <= mem[addr] ;
    end
end

endmodule
