Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 18 22:24:57 2021
| Host         : DESKTOP-QSJNSC0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Zynq_Design_wrapper_control_sets_placed.rpt
| Design       : Zynq_Design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   285 |
|    Minimum number of control sets                        |   285 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   688 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   285 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |    60 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     4 |
| >= 16              |   148 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2301 |          616 |
| No           | No                    | Yes                    |             129 |           41 |
| No           | Yes                   | No                     |             732 |          251 |
| Yes          | No                    | No                     |            1591 |          476 |
| Yes          | No                    | Yes                    |              82 |           23 |
| Yes          | Yes                   | No                     |            1733 |          645 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                  |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                            | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/TimeoutCounter[31]_i_2_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/Itteration                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_D_reg_0   |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                              |                3 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                  |                3 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PS/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                2 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                            |                3 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                2 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                   | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                           | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                 |                2 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg_0 |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                             |                2 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                               |                2 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                            |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                               |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__37_n_0                                                                                                               |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                              |                1 |              4 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                               | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |                3 |              5 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/FSM_sequential_MainState[4]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              5 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                           | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                            |                2 |              5 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                 | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |                2 |              5 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                           | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                            |                2 |              5 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0                                                                                                                                                          |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/Test_Char                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PS/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                     | Zynq_Design_i/TOP/PS/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                             |                1 |              6 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                       |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                       |                2 |              7 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                               |                2 |              7 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                               |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/WriteDataBuffer[31]_i_2_n_0                                                                                                                                                                                    | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/WriteDataBuffer[31]_i_1_n_0                                                                                                                                                                   |                2 |              8 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg_0 | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/Rx_RCV_Cnt[7]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              8 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/WriteDataBuffer[31]_i_2_n_0                                                                                                                                                                                    | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/WriteDataBuffer[15]_i_1_n_0                                                                                                                                                                   |                4 |              8 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/WriteDataBuffer[31]_i_2_n_0                                                                                                                                                                                    | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/WriteDataBuffer[7]_i_1_n_0                                                                                                                                                                    |                3 |              8 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/WriteDataBuffer[31]_i_2_n_0                                                                                                                                                                                    | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/WriteDataBuffer[23]_i_1_n_0                                                                                                                                                                   |                2 |              8 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_D_reg_0   | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/Tx_Word_1[7]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                            | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                       |                3 |              8 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                    | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                               |                3 |              9 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                 |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |                5 |             10 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                     |                3 |             10 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                4 |             10 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             11 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             11 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                  |                2 |             11 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                2 |             11 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             12 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             12 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                         |                2 |             12 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                          |                                                                                                                                                                                                                                         |                4 |             12 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             13 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             14 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             14 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             14 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt                                                                                                                                                                        | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0                                                                                                                                           |                5 |             15 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[15]_i_1_n_0                                                                                                                                                       |                5 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0                                                                                                                                                         |                5 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt                                                                                                                                                                        | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0                                                                                                                                           |                7 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                8 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[4]                                                                                                   |                5 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             17 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                           |                                                                                                                                                                                                                                         |                8 |             21 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                           |                                                                                                                                                                                                                                         |               12 |             21 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             27 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                            | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                      |                7 |             27 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_D_reg_0   | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                           | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                     |                7 |             27 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/clear                                                                                                                                                                 |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/TimeoutCounter[31]_i_2_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/TimeoutCounter[31]_i_1_n_0                                                                                                                                                                    |                8 |             31 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_D_reg_0   | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/Tx_Word_Cnt                                                                                                                                                                                  | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/Tx_Word_Cnt[30]_i_1_n_0                                                                                                                                                     |                9 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/ReadAddressBuffer[31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                       | Zynq_Design_i/TOP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |               14 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/lbus_out_address[31]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/s_axi_wready1_out                                                                                                                                                                                              | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/lbus_out_data[31]_i_1_n_0                                                                                                                                                                     |                7 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[31][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               16 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[30][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               15 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[9][31]_i_1_n_0                                                                                                                                                                                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               20 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[5][31]_i_1_n_0                                                                                                                                                                                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               17 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[7][31]_i_1_n_0                                                                                                                                                                                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               16 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[4][31]_i_1_n_0                                                                                                                                                                                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               14 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[3][31]_i_1_n_0                                                                                                                                                                                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               15 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[6][31]_i_1_n_0                                                                                                                                                                                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               16 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[8][31]_i_1_n_0                                                                                                                                                                                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               24 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[11][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               17 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[12][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               17 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[21][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               11 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_2_n_0                                                                                                                                                                                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               16 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[10][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |                8 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[13][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               13 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[15][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               10 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[25][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |                9 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[26][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               10 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[14][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               16 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[18][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               14 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[23][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               15 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[27][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               10 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[28][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               10 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[2][31]_i_1_n_0                                                                                                                                                                                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               14 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[16][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               12 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[29][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |                9 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[17][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               13 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[19][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               11 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[24][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               13 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[1][31]_i_1_n_0                                                                                                                                                                                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               14 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[22][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               13 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[20][31]_i_1_n_0                                                                                                                                                                                     | Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0                                                                                                                                                                     |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                        | Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0/U0/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                       |               17 |             33 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                              | Zynq_Design_i/TOP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                                                                                               |                9 |             34 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             35 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             35 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg_0 | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                            | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                             |                9 |             36 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                            |                9 |             36 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                     |               24 |             39 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             47 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             47 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             49 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             49 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             49 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             49 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             49 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             49 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             49 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             49 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             52 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             52 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                          |                                                                                                                                                                                                                                         |               13 |             52 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                        |                                                                                                                                                                                                                                         |               15 |             52 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             57 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             57 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             60 |
|  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_D_reg_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             63 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               45 |            100 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |               25 |            103 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          | Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                          |               39 |            144 |
|  Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              560 |           2269 |
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


