INFO: [VRFC 10-163] Analyzing VHDL file "/home/jdalvarado/add_bit/add_bit.srcs/sim_1/new/add_bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_bit_tb'
