
*** Running vivado
    with args -log phasegen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source phasegen.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source phasegen.tcl -notrace
Command: synth_design -top phasegen -part xc7z010clg225-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1096 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 301.887 ; gain = 78.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'phasegen' [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:12]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:72]
WARNING: [Synth 8-6014] Unused sequential element outval_V_TDATA_blk_n_reg was removed.  [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:230]
WARNING: [Synth 8-6014] Unused sequential element params_V_Rst_A_reg was removed.  [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:381]
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_234_reg was removed.  [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:165]
WARNING: [Synth 8-6014] Unused sequential element params_V_addr_3_reg_254_reg was removed.  [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:190]
WARNING: [Synth 8-6014] Unused sequential element r_V_1_reg_239_reg was removed.  [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:208]
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_234_reg was removed.  [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:398]
WARNING: [Synth 8-6014] Unused sequential element r_V_1_reg_239_reg was removed.  [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:402]
WARNING: [Synth 8-6014] Unused sequential element params_V_addr_3_reg_254_reg was removed.  [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:415]
INFO: [Synth 8-256] done synthesizing module 'phasegen' (1#1) [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 342.219 ; gain = 118.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 342.219 ; gain = 118.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.xdc]
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 646.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'r_V_1_reg_239_reg[19:0]' into 'r_V_reg_234_reg[19:0]' [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:402]
WARNING: [Synth 8-6014] Unused sequential element r_V_1_reg_239_reg was removed.  [Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/phasegen.v:402]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outval_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outval_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outval_V_1_payload_A" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outval_V_1_payload_B" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phasegen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[31] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[30] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[29] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[28] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[27] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[26] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[25] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[24] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[23] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[22] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[21] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[20] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[19] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[18] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[17] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[16] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[15] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[14] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[13] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[12] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[1] driven by constant 0
WARNING: [Synth 8-3917] design phasegen has port params_V_Addr_A[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[0]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[1]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[2]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[3]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[4]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[5]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[6]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[7]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[8]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[9]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[10]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[11]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[12]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[13]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[14]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[15]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[16]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[17]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[18]' (FD) to 'r_V_reg_234_reg[19]'
INFO: [Synth 8-3886] merging instance 'r_V_reg_234_reg[19]' (FD) to 'params_V_addr_3_reg_254_reg[6]'
INFO: [Synth 8-3886] merging instance 'params_V_addr_3_reg_254_reg[6]' (FD) to 'params_V_addr_3_reg_254_reg[7]'
INFO: [Synth 8-3886] merging instance 'params_V_addr_3_reg_254_reg[7]' (FD) to 'params_V_addr_3_reg_254_reg[8]'
INFO: [Synth 8-3886] merging instance 'params_V_addr_3_reg_254_reg[8]' (FD) to 'params_V_addr_3_reg_254_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\params_V_addr_3_reg_254_reg[9] )
INFO: [Synth 8-3886] merging instance 'outval_V_1_payload_B_reg[27]' (FDRE) to 'outval_V_1_payload_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'outval_V_1_payload_A_reg[27]' (FDRE) to 'outval_V_1_payload_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\outval_V_1_payload_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\outval_V_1_payload_A_reg[31] )
WARNING: [Synth 8-3332] Sequential element (outval_V_1_payload_A_reg[31]) is unused and will be removed from module phasegen.
WARNING: [Synth 8-3332] Sequential element (outval_V_1_payload_B_reg[31]) is unused and will be removed from module phasegen.
WARNING: [Synth 8-3332] Sequential element (params_V_addr_3_reg_254_reg[9]) is unused and will be removed from module phasegen.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |    64|
|4     |LUT3   |    44|
|5     |LUT4   |     4|
|6     |LUT5   |    10|
|7     |LUT6   |     4|
|8     |FDRE   |   187|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   324|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.188 ; gain = 422.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 646.188 ; gain = 118.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 646.188 ; gain = 422.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

49 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 646.188 ; gain = 426.621
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/phasegen/zybe/impl/verilog/project.runs/synth_1/phasegen.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 646.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 23:31:01 2017...
