{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 16:12:30 2022 " "Info: Processing started: Fri Sep 30 16:12:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoSD2 -c projetoSD2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoSD2 -c projetoSD2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "calculadora.v(44) " "Warning (10263): Verilog HDL Event Control warning at calculadora.v(44): event expression contains \"\|\" or \"\|\|\"" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file calculadora.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Info: Found entity 1: calculadora" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "decode.v(8) " "Warning (10263): Verilog HDL Event Control warning at decode.v(8): event expression contains \"\|\" or \"\|\|\"" {  } { { "decode.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/decode.v" 8 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "decodeSinal.v(5) " "Warning (10263): Verilog HDL Event Control warning at decodeSinal.v(5): event expression contains \"\|\" or \"\|\|\"" {  } { { "decodeSinal.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/decodeSinal.v" 5 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodesinal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodesinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeSinal " "Info: Found entity 1: decodeSinal" {  } { { "decodeSinal.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/decodeSinal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(8): instance has no name" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(9): instance has no name" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(10): instance has no name" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(11): instance has no name" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(12): instance has no name" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculadora calculadora:comb_3 " "Info: Elaborating entity \"calculadora\" for hierarchy \"calculadora:comb_3\"" {  } { { "main.v" "comb_3" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y calculadora.v(44) " "Warning (10240): Verilog HDL Always Construct warning at calculadora.v(44): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sinal calculadora.v(44) " "Warning (10240): Verilog HDL Always Construct warning at calculadora.v(44): inferring latch(es) for variable \"sinal\", which holds its previous value in one or more paths through the always construct" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal calculadora.v(44) " "Info (10041): Inferred latch for \"sinal\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[0\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[1\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[2\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[3\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[4\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[5\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[6\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[7\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[8\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[9\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[10\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[11\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[12\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] calculadora.v(44) " "Info (10041): Inferred latch for \"Y\[13\]\" at calculadora.v(44)" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:comb_4 " "Info: Elaborating entity \"decode\" for hierarchy \"decode:comb_4\"" {  } { { "main.v" "comb_4" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeSinal decodeSinal:comb_6 " "Info: Elaborating entity \"decodeSinal\" for hierarchy \"decodeSinal:comb_6\"" {  } { { "main.v" "comb_6" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "6 " "Info: Found 6 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "decode:comb_7\|Ram1 " "Info: RAM logic \"decode:comb_7\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "decode.v" "Ram1" { Text "D:/Users/crc/Desktop/projetoSD2/decode.v" 14 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "decode:comb_7\|Ram0 " "Info: RAM logic \"decode:comb_7\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "decode.v" "Ram0" { Text "D:/Users/crc/Desktop/projetoSD2/decode.v" 14 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "decode:comb_5\|Ram1 " "Info: RAM logic \"decode:comb_5\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "decode.v" "Ram1" { Text "D:/Users/crc/Desktop/projetoSD2/decode.v" 14 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "decode:comb_5\|Ram0 " "Info: RAM logic \"decode:comb_5\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "decode.v" "Ram0" { Text "D:/Users/crc/Desktop/projetoSD2/decode.v" 14 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "decode:comb_4\|Ram1 " "Info: RAM logic \"decode:comb_4\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "decode.v" "Ram1" { Text "D:/Users/crc/Desktop/projetoSD2/decode.v" 14 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "decode:comb_4\|Ram0 " "Info: RAM logic \"decode:comb_4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "decode.v" "Ram0" { Text "D:/Users/crc/Desktop/projetoSD2/decode.v" 14 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "calculadora:comb_3\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculadora:comb_3\|Mult0\"" {  } { { "calculadora.v" "Mult0" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 71 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "calculadora:comb_3\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"calculadora:comb_3\|lpm_mult:Mult0\"" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 71 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculadora:comb_3\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"calculadora:comb_3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Info: Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 71 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Info: Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "D:/Users/crc/Desktop/projetoSD2/db/mult_6at.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dis2\[5\] VCC " "Warning (13410): Pin \"dis2\[5\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dis2\[4\] VCC " "Warning (13410): Pin \"dis2\[4\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dis2\[3\] VCC " "Warning (13410): Pin \"dis2\[3\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dis2\[2\] VCC " "Warning (13410): Pin \"dis2\[2\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dis2\[1\] VCC " "Warning (13410): Pin \"dis2\[1\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dis2\[0\] VCC " "Warning (13410): Pin \"dis2\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "calculadora:comb_3\|prox_estado~2 " "Info: Register \"calculadora:comb_3\|prox_estado~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "calculadora:comb_3\|prox_estado~3 " "Info: Register \"calculadora:comb_3\|prox_estado~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "calculadora:comb_3\|estado~2 " "Info: Register \"calculadora:comb_3\|estado~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "calculadora:comb_3\|estado~3 " "Info: Register \"calculadora:comb_3\|estado~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projetoSD2 " "Warning: Ignored assignments for entity \"projetoSD2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projetoSD2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projetoSD2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoSD2 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoSD2 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Info: Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "299 " "Info: Implemented 299 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 30 16:12:33 2022 " "Info: Processing ended: Fri Sep 30 16:12:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
