{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 26 17:38:51 2012 " "Info: Processing started: Wed Sep 26 17:38:51 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c demo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-RTL " "Info (12022): Found design unit 1: seven_segment_decoder-RTL" {  } { { "seven_segment_decoder.vhd" "" { Text "U:/lab1/lab1/lab1/demo/seven_segment_decoder.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Info (12023): Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "U:/lab1/lab1/lab1/demo/seven_segment_decoder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-RTL " "Info (12022): Found design unit 1: clock_divider-RTL" {  } { { "clock_divider.vhd" "" { Text "U:/lab1/lab1/lab1/demo/clock_divider.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Info (12023): Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "U:/lab1/lab1/lab1/demo/clock_divider.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_counter-RTL " "Info (12022): Found design unit 1: BCD_counter-RTL" {  } { { "BCD_counter.vhd" "" { Text "U:/lab1/lab1/lab1/demo/BCD_counter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Info (12023): Found entity 1: BCD_counter" {  } { { "BCD_counter.vhd" "" { Text "U:/lab1/lab1/lab1/demo/BCD_counter.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demo " "Info (12023): Found entity 1: demo" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo " "Info (12127): Elaborating entity \"demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:dec1 " "Info (12128): Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:dec1\"" {  } { { "demo.bdf" "dec1" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 96 520 616 256 "dec1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:ctr " "Info (12128): Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:ctr\"" {  } { { "demo.bdf" "ctr" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 112 176 376 240 "ctr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:ckdiv " "Info (12128): Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:ckdiv\"" {  } { { "demo.bdf" "ckdiv" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 448 224 344 544 "ckdiv" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a4 VCC " "Warning (13410): Pin \"a4\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 120 880 1056 136 "a4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "b4 VCC " "Warning (13410): Pin \"b4\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 136 880 1056 152 "b4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "c4 VCC " "Warning (13410): Pin \"c4\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 152 880 1056 168 "c4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "d4 VCC " "Warning (13410): Pin \"d4\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 168 880 1056 184 "d4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "e4 VCC " "Warning (13410): Pin \"e4\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 184 880 1056 200 "e4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "f4 VCC " "Warning (13410): Pin \"f4\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 200 880 1056 216 "f4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "a5 VCC " "Warning (13410): Pin \"a5\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 304 880 1056 320 "a5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "b5 VCC " "Warning (13410): Pin \"b5\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 320 880 1056 336 "b5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "c5 VCC " "Warning (13410): Pin \"c5\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 336 880 1056 352 "c5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "d5 VCC " "Warning (13410): Pin \"d5\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 352 880 1056 368 "d5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "e5 VCC " "Warning (13410): Pin \"e5\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 368 880 1056 384 "e5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "a6 VCC " "Warning (13410): Pin \"a6\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 488 880 1056 504 "a6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "b6 VCC " "Warning (13410): Pin \"b6\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 504 880 1056 520 "b6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "c6 VCC " "Warning (13410): Pin \"c6\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 520 880 1056 536 "c6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "d6 VCC " "Warning (13410): Pin \"d6\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 536 880 1056 552 "d6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "e6 VCC " "Warning (13410): Pin \"e6\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 552 880 1056 568 "e6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "f6 VCC " "Warning (13410): Pin \"f6\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 568 880 1056 584 "f6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "g6 VCC " "Warning (13410): Pin \"g6\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 584 880 1056 600 "g6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "a7 VCC " "Warning (13410): Pin \"a7\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 680 880 1056 696 "a7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "b7 VCC " "Warning (13410): Pin \"b7\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 696 880 1056 712 "b7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "c7 VCC " "Warning (13410): Pin \"c7\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 712 880 1056 728 "c7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "d7 VCC " "Warning (13410): Pin \"d7\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 728 880 1056 744 "d7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "e7 VCC " "Warning (13410): Pin \"e7\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 744 880 1056 760 "e7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "f7 VCC " "Warning (13410): Pin \"f7\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 760 880 1056 776 "f7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "g7 VCC " "Warning (13410): Pin \"g7\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 776 880 1056 792 "g7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "f5 VCC " "Warning (13410): Pin \"f5\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 384 880 1056 400 "f5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "g5 VCC " "Warning (13410): Pin \"g5\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 400 880 1056 416 "g5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "g4 VCC " "Warning (13410): Pin \"g4\" is stuck at VCC" {  } { { "demo.bdf" "" { Schematic "U:/lab1/lab1/lab1/demo/demo.bdf" { { 216 880 1056 232 "g4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Info (21057): Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info (21058): Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info (21059): Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Info (21061): Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Info: Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 26 17:38:59 2012 " "Info: Processing ended: Wed Sep 26 17:38:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
