<stg><name>fft_32pt_Pipeline_VITIS_LOOP_120_1</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i3 0, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i:0 %i = load i3 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i:1 %icmp_ln120 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i:3 %add_ln120 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:4 %br_ln120 = br i1 %icmp_ln120, void %for.body.i.split, void %for.cond.cleanup.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3">
<![CDATA[
for.body.i.split:2 %trunc_ln122 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body.i.split:3 %shl_ln3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln122, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.body.i.split:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="2">
<![CDATA[
for.body.i.split:6 %zext_ln122_1 = zext i2 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:7 %o1_in_real_V_addr = getelementptr i32 %o1_in_real_V, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:8 %o1_in_real_V_4_addr = getelementptr i32 %o1_in_real_V_4, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_4_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:9 %o1_in_imag_V_addr = getelementptr i32 %o1_in_imag_V, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:10 %o1_in_imag_V_4_addr = getelementptr i32 %o1_in_imag_V_4, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_4_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
for.body.i.split:15 %o1_in_real_V_load = load i2 %o1_in_real_V_addr

]]></Node>
<StgValue><ssdm name="o1_in_real_V_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="2">
<![CDATA[
for.body.i.split:16 %o1_in_real_V_4_load = load i2 %o1_in_real_V_4_addr

]]></Node>
<StgValue><ssdm name="o1_in_real_V_4_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="2">
<![CDATA[
for.body.i.split:18 %o1_in_imag_V_load = load i2 %o1_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="2">
<![CDATA[
for.body.i.split:19 %o1_in_imag_V_4_load = load i2 %o1_in_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_4_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split:21 %br_ln122 = br i1 %trunc_ln122, void %arrayidx11.i.1.case.0, void %arrayidx11.i.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11.i.1.exit:0 %store_ln120 = store i3 %add_ln120, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.i.1.exit:1 %br_ln120 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
for.cond.cleanup.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split:0 %specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln121"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:1 %specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln120"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="1">
<![CDATA[
for.body.i.split:5 %zext_ln122 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:11 %e_in_real_V_9_addr = getelementptr i32 %e_in_real_V_9, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="e_in_real_V_9_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:12 %e_in_real_V_10_addr = getelementptr i32 %e_in_real_V_10, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="e_in_real_V_10_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:13 %e_in_imag_V_9_addr = getelementptr i32 %e_in_imag_V_9, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="e_in_imag_V_9_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:14 %e_in_imag_V_10_addr = getelementptr i32 %e_in_imag_V_10, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="e_in_imag_V_10_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
for.body.i.split:15 %o1_in_real_V_load = load i2 %o1_in_real_V_addr

]]></Node>
<StgValue><ssdm name="o1_in_real_V_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="2">
<![CDATA[
for.body.i.split:16 %o1_in_real_V_4_load = load i2 %o1_in_real_V_4_addr

]]></Node>
<StgValue><ssdm name="o1_in_real_V_4_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body.i.split:17 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o1_in_real_V_load, i32 %o1_in_real_V_4_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="2">
<![CDATA[
for.body.i.split:18 %o1_in_imag_V_load = load i2 %o1_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="2">
<![CDATA[
for.body.i.split:19 %o1_in_imag_V_4_load = load i2 %o1_in_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_4_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body.i.split:20 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o1_in_imag_V_load, i32 %o1_in_imag_V_4_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
arrayidx11.i.1.case.0:0 %store_ln122 = store i32 %tmp_s, i1 %e_in_real_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
arrayidx11.i.1.case.0:1 %store_ln122 = store i32 %tmp_9, i1 %e_in_imag_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.i.1.case.0:2 %br_ln122 = br void %arrayidx11.i.1.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
arrayidx11.i.1.case.1:0 %store_ln122 = store i32 %tmp_s, i1 %e_in_real_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
arrayidx11.i.1.case.1:1 %store_ln122 = store i32 %tmp_9, i1 %e_in_imag_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.i.1.case.1:2 %br_ln122 = br void %arrayidx11.i.1.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="e_in_imag_V_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="e_in_imag_V_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="e_in_real_V_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="e_in_real_V_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="o1_in_real_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="o1_in_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="o1_in_real_V_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="o1_in_real_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="o1_in_imag_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="o1_in_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="o1_in_imag_V_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="o1_in_imag_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="66" from="StgValue_65" to="i_4" fromId="65" toId="5">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="69" from="i_4" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="70" from="i_4" to="i" fromId="5" toId="8">
</dataflow>
<dataflow id="71" from="i" to="icmp_ln120" fromId="8" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_72" to="icmp_ln120" fromId="72" toId="9">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="74" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_76" to="empty" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_76" to="empty" fromId="76" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_76" to="empty" fromId="76" toId="10">
</dataflow>
<dataflow id="80" from="i" to="add_ln120" fromId="8" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_81" to="add_ln120" fromId="81" toId="11">
</dataflow>
<dataflow id="83" from="icmp_ln120" to="br_ln120" fromId="9" toId="12">
</dataflow>
<dataflow id="84" from="i" to="trunc_ln122" fromId="8" toId="13">
</dataflow>
<dataflow id="86" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="shl_ln3" fromId="85" toId="14">
</dataflow>
<dataflow id="87" from="trunc_ln122" to="shl_ln3" fromId="13" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_88" to="shl_ln3" fromId="88" toId="14">
</dataflow>
<dataflow id="91" from="_ssdm_op_BitSelect.i1.i3.i32" to="tmp" fromId="90" toId="15">
</dataflow>
<dataflow id="92" from="i" to="tmp" fromId="8" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_65" to="tmp" fromId="65" toId="15">
</dataflow>
<dataflow id="94" from="shl_ln3" to="zext_ln122_1" fromId="14" toId="16">
</dataflow>
<dataflow id="95" from="o1_in_real_V" to="o1_in_real_V_addr" fromId="61" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_96" to="o1_in_real_V_addr" fromId="96" toId="17">
</dataflow>
<dataflow id="98" from="zext_ln122_1" to="o1_in_real_V_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="99" from="o1_in_real_V_4" to="o1_in_real_V_4_addr" fromId="62" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_96" to="o1_in_real_V_4_addr" fromId="96" toId="18">
</dataflow>
<dataflow id="101" from="zext_ln122_1" to="o1_in_real_V_4_addr" fromId="16" toId="18">
</dataflow>
<dataflow id="102" from="o1_in_imag_V" to="o1_in_imag_V_addr" fromId="63" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_96" to="o1_in_imag_V_addr" fromId="96" toId="19">
</dataflow>
<dataflow id="104" from="zext_ln122_1" to="o1_in_imag_V_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="105" from="o1_in_imag_V_4" to="o1_in_imag_V_4_addr" fromId="64" toId="20">
</dataflow>
<dataflow id="106" from="StgValue_96" to="o1_in_imag_V_4_addr" fromId="96" toId="20">
</dataflow>
<dataflow id="107" from="zext_ln122_1" to="o1_in_imag_V_4_addr" fromId="16" toId="20">
</dataflow>
<dataflow id="108" from="o1_in_real_V_addr" to="o1_in_real_V_load" fromId="17" toId="21">
</dataflow>
<dataflow id="109" from="o1_in_real_V_4_addr" to="o1_in_real_V_4_load" fromId="18" toId="22">
</dataflow>
<dataflow id="110" from="o1_in_imag_V_addr" to="o1_in_imag_V_load" fromId="19" toId="23">
</dataflow>
<dataflow id="111" from="o1_in_imag_V_4_addr" to="o1_in_imag_V_4_load" fromId="20" toId="24">
</dataflow>
<dataflow id="112" from="trunc_ln122" to="br_ln122" fromId="13" toId="25">
</dataflow>
<dataflow id="113" from="add_ln120" to="store_ln120" fromId="11" toId="26">
</dataflow>
<dataflow id="114" from="i_4" to="store_ln120" fromId="5" toId="26">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecPipeline" to="specpipeline_ln121" fromId="115" toId="28">
</dataflow>
<dataflow id="117" from="StgValue_65" to="specpipeline_ln121" fromId="65" toId="28">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specpipeline_ln121" fromId="118" toId="28">
</dataflow>
<dataflow id="120" from="StgValue_118" to="specpipeline_ln121" fromId="118" toId="28">
</dataflow>
<dataflow id="121" from="StgValue_118" to="specpipeline_ln121" fromId="118" toId="28">
</dataflow>
<dataflow id="123" from="empty" to="specpipeline_ln121" fromId="122" toId="28">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopName" to="specloopname_ln120" fromId="124" toId="29">
</dataflow>
<dataflow id="127" from="empty_21" to="specloopname_ln120" fromId="126" toId="29">
</dataflow>
<dataflow id="128" from="tmp" to="zext_ln122" fromId="15" toId="30">
</dataflow>
<dataflow id="129" from="e_in_real_V_9" to="e_in_real_V_9_addr" fromId="60" toId="31">
</dataflow>
<dataflow id="130" from="StgValue_96" to="e_in_real_V_9_addr" fromId="96" toId="31">
</dataflow>
<dataflow id="131" from="zext_ln122" to="e_in_real_V_9_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="132" from="e_in_real_V_10" to="e_in_real_V_10_addr" fromId="59" toId="32">
</dataflow>
<dataflow id="133" from="StgValue_96" to="e_in_real_V_10_addr" fromId="96" toId="32">
</dataflow>
<dataflow id="134" from="zext_ln122" to="e_in_real_V_10_addr" fromId="30" toId="32">
</dataflow>
<dataflow id="135" from="e_in_imag_V_9" to="e_in_imag_V_9_addr" fromId="58" toId="33">
</dataflow>
<dataflow id="136" from="StgValue_96" to="e_in_imag_V_9_addr" fromId="96" toId="33">
</dataflow>
<dataflow id="137" from="zext_ln122" to="e_in_imag_V_9_addr" fromId="30" toId="33">
</dataflow>
<dataflow id="138" from="e_in_imag_V_10" to="e_in_imag_V_10_addr" fromId="57" toId="34">
</dataflow>
<dataflow id="139" from="StgValue_96" to="e_in_imag_V_10_addr" fromId="96" toId="34">
</dataflow>
<dataflow id="140" from="zext_ln122" to="e_in_imag_V_10_addr" fromId="30" toId="34">
</dataflow>
<dataflow id="141" from="o1_in_real_V_addr" to="o1_in_real_V_load" fromId="17" toId="35">
</dataflow>
<dataflow id="142" from="o1_in_real_V_4_addr" to="o1_in_real_V_4_load" fromId="18" toId="36">
</dataflow>
<dataflow id="144" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_s" fromId="143" toId="37">
</dataflow>
<dataflow id="145" from="o1_in_real_V_load" to="tmp_s" fromId="35" toId="37">
</dataflow>
<dataflow id="146" from="o1_in_real_V_4_load" to="tmp_s" fromId="36" toId="37">
</dataflow>
<dataflow id="147" from="tmp" to="tmp_s" fromId="15" toId="37">
</dataflow>
<dataflow id="148" from="o1_in_imag_V_addr" to="o1_in_imag_V_load" fromId="19" toId="38">
</dataflow>
<dataflow id="149" from="o1_in_imag_V_4_addr" to="o1_in_imag_V_4_load" fromId="20" toId="39">
</dataflow>
<dataflow id="150" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_9" fromId="143" toId="40">
</dataflow>
<dataflow id="151" from="o1_in_imag_V_load" to="tmp_9" fromId="38" toId="40">
</dataflow>
<dataflow id="152" from="o1_in_imag_V_4_load" to="tmp_9" fromId="39" toId="40">
</dataflow>
<dataflow id="153" from="tmp" to="tmp_9" fromId="15" toId="40">
</dataflow>
<dataflow id="154" from="tmp_s" to="store_ln122" fromId="37" toId="41">
</dataflow>
<dataflow id="155" from="e_in_real_V_9_addr" to="store_ln122" fromId="31" toId="41">
</dataflow>
<dataflow id="156" from="tmp_9" to="store_ln122" fromId="40" toId="42">
</dataflow>
<dataflow id="157" from="e_in_imag_V_9_addr" to="store_ln122" fromId="33" toId="42">
</dataflow>
<dataflow id="158" from="tmp_s" to="store_ln122" fromId="37" toId="44">
</dataflow>
<dataflow id="159" from="e_in_real_V_10_addr" to="store_ln122" fromId="32" toId="44">
</dataflow>
<dataflow id="160" from="tmp_9" to="store_ln122" fromId="40" toId="45">
</dataflow>
<dataflow id="161" from="e_in_imag_V_10_addr" to="store_ln122" fromId="34" toId="45">
</dataflow>
<dataflow id="162" from="icmp_ln120" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="163" from="trunc_ln122" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
