vendor_name = ModelSim
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System/Altera_Mem_Dual_Port/ram2port_inst_data.v
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System/MIPS_System_tb.v
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System/MIPS_System.v
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System/Timer/TimerCounter.v
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mipsparts.v
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System/MIPS_CPU/mips.v
source_file = 1, ../MIPS_System/MIPS_CPU/delay.v
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System/GPIO/GPIO.v
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System/Decoder/Addr_Decoder.v
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System/Altera_PLL/ALTPLL_clkgen.v
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System_Syn/db/MIPS_System.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System_Syn/db/altpll_clkgen_altpll.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System_Syn/db/altsyncram_5ul2.tdf
source_file = 1, C:/Users/user/Desktop/git_milestone/COSE_milestone/new_MIPS_design/MIPS_design/MIPS_System_Syn/insts_data.mif
design_name = MIPS_System
instance = comp, \HEX3_D[0]~output\, HEX3_D[0]~output, MIPS_System, 1
instance = comp, \HEX3_D[1]~output\, HEX3_D[1]~output, MIPS_System, 1
instance = comp, \HEX3_D[2]~output\, HEX3_D[2]~output, MIPS_System, 1
instance = comp, \HEX3_D[3]~output\, HEX3_D[3]~output, MIPS_System, 1
instance = comp, \HEX3_D[4]~output\, HEX3_D[4]~output, MIPS_System, 1
instance = comp, \HEX3_D[5]~output\, HEX3_D[5]~output, MIPS_System, 1
instance = comp, \HEX3_D[6]~output\, HEX3_D[6]~output, MIPS_System, 1
instance = comp, \HEX2_D[0]~output\, HEX2_D[0]~output, MIPS_System, 1
instance = comp, \HEX2_D[1]~output\, HEX2_D[1]~output, MIPS_System, 1
instance = comp, \HEX2_D[2]~output\, HEX2_D[2]~output, MIPS_System, 1
instance = comp, \HEX2_D[3]~output\, HEX2_D[3]~output, MIPS_System, 1
instance = comp, \HEX2_D[4]~output\, HEX2_D[4]~output, MIPS_System, 1
instance = comp, \HEX2_D[5]~output\, HEX2_D[5]~output, MIPS_System, 1
instance = comp, \HEX2_D[6]~output\, HEX2_D[6]~output, MIPS_System, 1
instance = comp, \HEX1_D[0]~output\, HEX1_D[0]~output, MIPS_System, 1
instance = comp, \HEX1_D[1]~output\, HEX1_D[1]~output, MIPS_System, 1
instance = comp, \HEX1_D[2]~output\, HEX1_D[2]~output, MIPS_System, 1
instance = comp, \HEX1_D[3]~output\, HEX1_D[3]~output, MIPS_System, 1
instance = comp, \HEX1_D[4]~output\, HEX1_D[4]~output, MIPS_System, 1
instance = comp, \HEX1_D[5]~output\, HEX1_D[5]~output, MIPS_System, 1
instance = comp, \HEX1_D[6]~output\, HEX1_D[6]~output, MIPS_System, 1
instance = comp, \HEX0_D[0]~output\, HEX0_D[0]~output, MIPS_System, 1
instance = comp, \HEX0_D[1]~output\, HEX0_D[1]~output, MIPS_System, 1
instance = comp, \HEX0_D[2]~output\, HEX0_D[2]~output, MIPS_System, 1
instance = comp, \HEX0_D[3]~output\, HEX0_D[3]~output, MIPS_System, 1
instance = comp, \HEX0_D[4]~output\, HEX0_D[4]~output, MIPS_System, 1
instance = comp, \HEX0_D[5]~output\, HEX0_D[5]~output, MIPS_System, 1
instance = comp, \HEX0_D[6]~output\, HEX0_D[6]~output, MIPS_System, 1
instance = comp, \LEDG[0]~output\, LEDG[0]~output, MIPS_System, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, MIPS_System, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, MIPS_System, 1
instance = comp, \LEDG[3]~output\, LEDG[3]~output, MIPS_System, 1
instance = comp, \LEDG[4]~output\, LEDG[4]~output, MIPS_System, 1
instance = comp, \LEDG[5]~output\, LEDG[5]~output, MIPS_System, 1
instance = comp, \LEDG[6]~output\, LEDG[6]~output, MIPS_System, 1
instance = comp, \LEDG[7]~output\, LEDG[7]~output, MIPS_System, 1
instance = comp, \LEDG[8]~output\, LEDG[8]~output, MIPS_System, 1
instance = comp, \LEDG[9]~output\, LEDG[9]~output, MIPS_System, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, MIPS_System, 1
instance = comp, \pll0|altpll_component|auto_generated|pll1\, pll0|altpll_component|auto_generated|pll1, MIPS_System, 1
instance = comp, \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, MIPS_System, 1
instance = comp, \BUTTON[0]~input\, BUTTON[0]~input, MIPS_System, 1
instance = comp, \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, MIPS_System, 1
instance = comp, \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\, pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, MIPS_System, 1
instance = comp, \~GND\, ~GND, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[4]~1\, mips_cpu|dp|srcbmux|y[4]~1, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[2]~3\, mips_cpu|dp|srcbmux|y[2]~3, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[1]~4\, mips_cpu|dp|srcbmux|y[1]~4, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[5]~14\, mips_cpu|dp|srcbmux|y[5]~14, MIPS_System, 1
instance = comp, \mips_cpu|c|ad|Mux0~0\, mips_cpu|c|ad|Mux0~0, MIPS_System, 1
instance = comp, \mips_cpu|c|ad|Mux1~0\, mips_cpu|c|ad|Mux1~0, MIPS_System, 1
instance = comp, \mips_cpu|c|ad|Mux1~1\, mips_cpu|c|ad|Mux1~1, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~10\, mips_cpu|dp|alu|Add0~10, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~12\, mips_cpu|dp|alu|Add0~12, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[6]~13\, mips_cpu|dp|srcbmux|y[6]~13, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~14\, mips_cpu|dp|alu|Add0~14, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux25~0\, mips_cpu|dp|alu|Mux25~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[7]~12\, mips_cpu|dp|srcbmux|y[7]~12, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~16\, mips_cpu|dp|alu|Add0~16, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux24~0\, mips_cpu|dp|alu|Mux24~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[8]~11\, mips_cpu|dp|srcbmux|y[8]~11, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~18\, mips_cpu|dp|alu|Add0~18, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux23~0\, mips_cpu|dp|alu|Mux23~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[9]~10\, mips_cpu|dp|srcbmux|y[9]~10, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~20\, mips_cpu|dp|alu|Add0~20, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux22~0\, mips_cpu|dp|alu|Mux22~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[10]~9\, mips_cpu|dp|srcbmux|y[10]~9, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~22\, mips_cpu|dp|alu|Add0~22, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux21~0\, mips_cpu|dp|alu|Mux21~0, MIPS_System, 1
instance = comp, \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12\, Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[12]~7\, mips_cpu|dp|srcbmux|y[12]~7, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~24\, mips_cpu|dp|alu|Add0~24, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~26\, mips_cpu|dp|alu|Add0~26, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux19~0\, mips_cpu|dp|alu|Mux19~0, MIPS_System, 1
instance = comp, \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8\, Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[11]~8\, mips_cpu|dp|srcbmux|y[11]~8, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux20~0\, mips_cpu|dp|alu|Mux20~0, MIPS_System, 1
instance = comp, \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0\, Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0, MIPS_System, 1
instance = comp, \mips_cpu|c|ad|WideOr3~0\, mips_cpu|c|ad|WideOr3~0, MIPS_System, 1
instance = comp, \mips_cpu|c|ad|Mux2~0\, mips_cpu|c|ad|Mux2~0, MIPS_System, 1
instance = comp, \mips_cpu|c|ad|Mux2~1\, mips_cpu|c|ad|Mux2~1, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux26~0\, mips_cpu|dp|alu|Mux26~0, MIPS_System, 1
instance = comp, \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4\, Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~0\, mips_cpu|dp|rf|R1[0]~0, MIPS_System, 1
instance = comp, \mips_cpu|c|md|Decoder0~2\, mips_cpu|c|md|Decoder0~2, MIPS_System, 1
instance = comp, \mips_cpu|c|md|Selector8~2\, mips_cpu|c|md|Selector8~2, MIPS_System, 1
instance = comp, \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16\, Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~2\, mips_cpu|dp|rf|R1[0]~2, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~3\, mips_cpu|dp|rf|R1[0]~3, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~4\, mips_cpu|dp|rf|R1[0]~4, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~5\, mips_cpu|dp|rf|R1[0]~5, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~6\, mips_cpu|dp|rf|R1[0]~6, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~7\, mips_cpu|dp|rf|R1[0]~7, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~14\, mips_cpu|dp|rf|R1[0]~14, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~4\, mips_cpu|dp|alu|Add0~4, MIPS_System, 1
instance = comp, \uGPIO|Equal0~1\, uGPIO|Equal0~1, MIPS_System, 1
instance = comp, \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3\, Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|Mux63~0\, mips_cpu|dp|rf|Mux63~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|Mux63~1\, mips_cpu|dp|rf|Mux63~1, MIPS_System, 1
instance = comp, \mips_cpu|c|ad|Mux0~2\, mips_cpu|c|ad|Mux0~2, MIPS_System, 1
instance = comp, \mips_cpu|c|md|Selector10~0\, mips_cpu|c|md|Selector10~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~1\, mips_cpu|dp|alu|Add0~1, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~2\, mips_cpu|dp|alu|Add0~2, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux31~0\, mips_cpu|dp|alu|Mux31~0, MIPS_System, 1
instance = comp, \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6\, Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6, MIPS_System, 1
instance = comp, \mips_cpu|c|md|WideOr1~0\, mips_cpu|c|md|WideOr1~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[31]~15\, mips_cpu|dp|srcbmux|y[31]~15, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[31]~24\, mips_cpu|dp|srcbmux|y[31]~24, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[30]~16\, mips_cpu|dp|srcbmux|y[30]~16, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[30]~25\, mips_cpu|dp|srcbmux|y[30]~25, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[29]~26\, mips_cpu|dp|srcbmux|y[29]~26, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[28]~27\, mips_cpu|dp|srcbmux|y[28]~27, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[27]~28\, mips_cpu|dp|srcbmux|y[27]~28, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[26]~29\, mips_cpu|dp|srcbmux|y[26]~29, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[25]~30\, mips_cpu|dp|srcbmux|y[25]~30, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[24]~31\, mips_cpu|dp|srcbmux|y[24]~31, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[23]~32\, mips_cpu|dp|srcbmux|y[23]~32, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[22]~33\, mips_cpu|dp|srcbmux|y[22]~33, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[21]~34\, mips_cpu|dp|srcbmux|y[21]~34, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[19]~22\, mips_cpu|dp|srcbmux|y[19]~22, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[18]~23\, mips_cpu|dp|srcbmux|y[18]~23, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[17]~17\, mips_cpu|dp|srcbmux|y[17]~17, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[16]~18\, mips_cpu|dp|srcbmux|y[16]~18, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[15]~19\, mips_cpu|dp|srcbmux|y[15]~19, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[14]~20\, mips_cpu|dp|srcbmux|y[14]~20, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[13]~6\, mips_cpu|dp|srcbmux|y[13]~6, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~28\, mips_cpu|dp|alu|Add0~28, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~30\, mips_cpu|dp|alu|Add0~30, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~32\, mips_cpu|dp|alu|Add0~32, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~34\, mips_cpu|dp|alu|Add0~34, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~36\, mips_cpu|dp|alu|Add0~36, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~38\, mips_cpu|dp|alu|Add0~38, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~40\, mips_cpu|dp|alu|Add0~40, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~42\, mips_cpu|dp|alu|Add0~42, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~44\, mips_cpu|dp|alu|Add0~44, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~46\, mips_cpu|dp|alu|Add0~46, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~48\, mips_cpu|dp|alu|Add0~48, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~50\, mips_cpu|dp|alu|Add0~50, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~52\, mips_cpu|dp|alu|Add0~52, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~54\, mips_cpu|dp|alu|Add0~54, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~56\, mips_cpu|dp|alu|Add0~56, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~58\, mips_cpu|dp|alu|Add0~58, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~60\, mips_cpu|dp|alu|Add0~60, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~62\, mips_cpu|dp|alu|Add0~62, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~64\, mips_cpu|dp|alu|Add0~64, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux31~1\, mips_cpu|dp|alu|Mux31~1, MIPS_System, 1
instance = comp, \uGPIO|Equal0~0\, uGPIO|Equal0~0, MIPS_System, 1
instance = comp, \uGPIO|Equal0~2\, uGPIO|Equal0~2, MIPS_System, 1
instance = comp, \uGPIO|Equal0~4\, uGPIO|Equal0~4, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|Mux31~0\, mips_cpu|dp|rf|Mux31~0, MIPS_System, 1
instance = comp, \Timer|CompareR~0\, Timer|CompareR~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux12~0\, mips_cpu|dp|alu|Mux12~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux15~0\, mips_cpu|dp|alu|Mux15~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux13~0\, mips_cpu|dp|alu|Mux13~0, MIPS_System, 1
instance = comp, \Decoder|Equal1~5\, Decoder|Equal1~5, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux5~0\, mips_cpu|dp|alu|Mux5~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux8~0\, mips_cpu|dp|alu|Mux8~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux6~0\, mips_cpu|dp|alu|Mux6~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux7~0\, mips_cpu|dp|alu|Mux7~0, MIPS_System, 1
instance = comp, \Decoder|Equal1~3\, Decoder|Equal1~3, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux3~0\, mips_cpu|dp|alu|Mux3~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux2~0\, mips_cpu|dp|alu|Mux2~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux1~0\, mips_cpu|dp|alu|Mux1~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux4~0\, mips_cpu|dp|alu|Mux4~0, MIPS_System, 1
instance = comp, \Decoder|Equal1~4\, Decoder|Equal1~4, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux9~0\, mips_cpu|dp|alu|Mux9~0, MIPS_System, 1
instance = comp, \Decoder|Equal1~0\, Decoder|Equal1~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux10~0\, mips_cpu|dp|alu|Mux10~0, MIPS_System, 1
instance = comp, \Decoder|Equal1~1\, Decoder|Equal1~1, MIPS_System, 1
instance = comp, \Decoder|Equal1~2\, Decoder|Equal1~2, MIPS_System, 1
instance = comp, \Decoder|Equal1~6\, Decoder|Equal1~6, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux0~0\, mips_cpu|dp|alu|Mux0~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux14~0\, mips_cpu|dp|alu|Mux14~0, MIPS_System, 1
instance = comp, \Decoder|Equal1~7\, Decoder|Equal1~7, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux18~0\, mips_cpu|dp|alu|Mux18~0, MIPS_System, 1
instance = comp, \Decoder|Equal1~8\, Decoder|Equal1~8, MIPS_System, 1
instance = comp, \uGPIO|Equal0~5\, uGPIO|Equal0~5, MIPS_System, 1
instance = comp, \Timer|CompareR~1\, Timer|CompareR~1, MIPS_System, 1
instance = comp, \Timer|CompareR[0]\, Timer|CompareR[0], MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~12\, mips_cpu|dp|rf|R1[0]~12, MIPS_System, 1
instance = comp, \Timer|Equal3~0\, Timer|Equal3~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~10\, mips_cpu|dp|rf|R1[0]~10, MIPS_System, 1
instance = comp, \Timer|Equal3~1\, Timer|Equal3~1, MIPS_System, 1
instance = comp, \Timer|CompareR[10]~2\, Timer|CompareR[10]~2, MIPS_System, 1
instance = comp, \Timer|CompareR[10]\, Timer|CompareR[10], MIPS_System, 1
instance = comp, \Timer|CounterR[0]~32\, Timer|CounterR[0]~32, MIPS_System, 1
instance = comp, \Timer|always2~0\, Timer|always2~0, MIPS_System, 1
instance = comp, \Timer|CounterR[0]\, Timer|CounterR[0], MIPS_System, 1
instance = comp, \Timer|CounterR[1]~34\, Timer|CounterR[1]~34, MIPS_System, 1
instance = comp, \Timer|CounterR[1]\, Timer|CounterR[1], MIPS_System, 1
instance = comp, \Timer|CounterR[2]~36\, Timer|CounterR[2]~36, MIPS_System, 1
instance = comp, \Timer|CounterR[2]\, Timer|CounterR[2], MIPS_System, 1
instance = comp, \Timer|CounterR[3]~38\, Timer|CounterR[3]~38, MIPS_System, 1
instance = comp, \Timer|CounterR[3]\, Timer|CounterR[3], MIPS_System, 1
instance = comp, \Timer|CounterR[4]~40\, Timer|CounterR[4]~40, MIPS_System, 1
instance = comp, \Timer|CounterR[4]\, Timer|CounterR[4], MIPS_System, 1
instance = comp, \Timer|CounterR[5]~42\, Timer|CounterR[5]~42, MIPS_System, 1
instance = comp, \Timer|CounterR[5]\, Timer|CounterR[5], MIPS_System, 1
instance = comp, \Timer|CounterR[6]~44\, Timer|CounterR[6]~44, MIPS_System, 1
instance = comp, \Timer|CounterR[6]\, Timer|CounterR[6], MIPS_System, 1
instance = comp, \Timer|CounterR[7]~46\, Timer|CounterR[7]~46, MIPS_System, 1
instance = comp, \Timer|CounterR[7]\, Timer|CounterR[7], MIPS_System, 1
instance = comp, \Timer|Equal0~2\, Timer|Equal0~2, MIPS_System, 1
instance = comp, \Timer|Equal0~1\, Timer|Equal0~1, MIPS_System, 1
instance = comp, \Timer|CounterR[8]~48\, Timer|CounterR[8]~48, MIPS_System, 1
instance = comp, \Timer|CounterR[8]\, Timer|CounterR[8], MIPS_System, 1
instance = comp, \Timer|CounterR[9]~50\, Timer|CounterR[9]~50, MIPS_System, 1
instance = comp, \Timer|CounterR[9]\, Timer|CounterR[9], MIPS_System, 1
instance = comp, \Timer|CounterR[10]~52\, Timer|CounterR[10]~52, MIPS_System, 1
instance = comp, \Timer|CounterR[10]\, Timer|CounterR[10], MIPS_System, 1
instance = comp, \Timer|Equal0~3\, Timer|Equal0~3, MIPS_System, 1
instance = comp, \Timer|Equal0~0\, Timer|Equal0~0, MIPS_System, 1
instance = comp, \Timer|Equal0~4\, Timer|Equal0~4, MIPS_System, 1
instance = comp, \Timer|CounterR[11]~54\, Timer|CounterR[11]~54, MIPS_System, 1
instance = comp, \Timer|CounterR[11]\, Timer|CounterR[11], MIPS_System, 1
instance = comp, \Timer|CounterR[12]~56\, Timer|CounterR[12]~56, MIPS_System, 1
instance = comp, \Timer|CounterR[12]\, Timer|CounterR[12], MIPS_System, 1
instance = comp, \Timer|CounterR[13]~58\, Timer|CounterR[13]~58, MIPS_System, 1
instance = comp, \Timer|CounterR[13]\, Timer|CounterR[13], MIPS_System, 1
instance = comp, \Timer|CounterR[14]~60\, Timer|CounterR[14]~60, MIPS_System, 1
instance = comp, \Timer|CounterR[14]\, Timer|CounterR[14], MIPS_System, 1
instance = comp, \Timer|CounterR[15]~62\, Timer|CounterR[15]~62, MIPS_System, 1
instance = comp, \Timer|CounterR[15]\, Timer|CounterR[15], MIPS_System, 1
instance = comp, \Timer|CounterR[16]~64\, Timer|CounterR[16]~64, MIPS_System, 1
instance = comp, \Timer|CounterR[16]\, Timer|CounterR[16], MIPS_System, 1
instance = comp, \Timer|CounterR[17]~66\, Timer|CounterR[17]~66, MIPS_System, 1
instance = comp, \Timer|CounterR[17]\, Timer|CounterR[17], MIPS_System, 1
instance = comp, \Timer|CounterR[18]~68\, Timer|CounterR[18]~68, MIPS_System, 1
instance = comp, \Timer|CounterR[18]\, Timer|CounterR[18], MIPS_System, 1
instance = comp, \Timer|CounterR[19]~70\, Timer|CounterR[19]~70, MIPS_System, 1
instance = comp, \Timer|CounterR[19]\, Timer|CounterR[19], MIPS_System, 1
instance = comp, \Timer|CounterR[20]~72\, Timer|CounterR[20]~72, MIPS_System, 1
instance = comp, \Timer|CounterR[20]\, Timer|CounterR[20], MIPS_System, 1
instance = comp, \Timer|CounterR[21]~74\, Timer|CounterR[21]~74, MIPS_System, 1
instance = comp, \Timer|CounterR[21]\, Timer|CounterR[21], MIPS_System, 1
instance = comp, \Timer|CounterR[22]~76\, Timer|CounterR[22]~76, MIPS_System, 1
instance = comp, \Timer|CounterR[22]\, Timer|CounterR[22], MIPS_System, 1
instance = comp, \Timer|CounterR[23]~78\, Timer|CounterR[23]~78, MIPS_System, 1
instance = comp, \Timer|CounterR[23]\, Timer|CounterR[23], MIPS_System, 1
instance = comp, \Timer|CounterR[24]~80\, Timer|CounterR[24]~80, MIPS_System, 1
instance = comp, \Timer|CounterR[24]\, Timer|CounterR[24], MIPS_System, 1
instance = comp, \Timer|CounterR[25]~82\, Timer|CounterR[25]~82, MIPS_System, 1
instance = comp, \Timer|CounterR[25]\, Timer|CounterR[25], MIPS_System, 1
instance = comp, \Timer|Equal0~10\, Timer|Equal0~10, MIPS_System, 1
instance = comp, \Timer|CounterR[26]~84\, Timer|CounterR[26]~84, MIPS_System, 1
instance = comp, \Timer|CounterR[26]\, Timer|CounterR[26], MIPS_System, 1
instance = comp, \Timer|CounterR[27]~86\, Timer|CounterR[27]~86, MIPS_System, 1
instance = comp, \Timer|CounterR[27]\, Timer|CounterR[27], MIPS_System, 1
instance = comp, \Timer|CounterR[28]~88\, Timer|CounterR[28]~88, MIPS_System, 1
instance = comp, \Timer|CounterR[28]\, Timer|CounterR[28], MIPS_System, 1
instance = comp, \Timer|Equal0~11\, Timer|Equal0~11, MIPS_System, 1
instance = comp, \Timer|CounterR[29]~90\, Timer|CounterR[29]~90, MIPS_System, 1
instance = comp, \Timer|CounterR[29]\, Timer|CounterR[29], MIPS_System, 1
instance = comp, \Timer|CounterR[30]~92\, Timer|CounterR[30]~92, MIPS_System, 1
instance = comp, \Timer|CounterR[30]\, Timer|CounterR[30], MIPS_System, 1
instance = comp, \Timer|CounterR[31]~94\, Timer|CounterR[31]~94, MIPS_System, 1
instance = comp, \Timer|CounterR[31]\, Timer|CounterR[31], MIPS_System, 1
instance = comp, \Timer|Equal0~12\, Timer|Equal0~12, MIPS_System, 1
instance = comp, \Timer|Equal0~6\, Timer|Equal0~6, MIPS_System, 1
instance = comp, \Timer|Equal0~7\, Timer|Equal0~7, MIPS_System, 1
instance = comp, \Timer|Equal0~5\, Timer|Equal0~5, MIPS_System, 1
instance = comp, \Timer|Equal0~8\, Timer|Equal0~8, MIPS_System, 1
instance = comp, \Timer|Equal0~9\, Timer|Equal0~9, MIPS_System, 1
instance = comp, \Timer|Equal0~13\, Timer|Equal0~13, MIPS_System, 1
instance = comp, \Timer|StatusR~0\, Timer|StatusR~0, MIPS_System, 1
instance = comp, \Timer|StatusR~1\, Timer|StatusR~1, MIPS_System, 1
instance = comp, \Timer|StatusR[0]\, Timer|StatusR[0], MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~11\, mips_cpu|dp|rf|R1[0]~11, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~13\, mips_cpu|dp|rf|R1[0]~13, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~15\, mips_cpu|dp|rf|R1[0]~15, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~17\, mips_cpu|dp|rf|R1[0]~17, MIPS_System, 1
instance = comp, \uGPIO|Equal3~1\, uGPIO|Equal3~1, MIPS_System, 1
instance = comp, \Decoder|Equal3~0\, Decoder|Equal3~0, MIPS_System, 1
instance = comp, \uGPIO|DataOut[0]~0\, uGPIO|DataOut[0]~0, MIPS_System, 1
instance = comp, \SW[0]~input\, SW[0]~input, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~36\, uGPIO|sw0|c_state~36, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S0\, uGPIO|sw0|c_state.S0, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~35\, uGPIO|sw0|c_state~35, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S1\, uGPIO|sw0|c_state.S1, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~34\, uGPIO|sw0|c_state~34, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S2\, uGPIO|sw0|c_state.S2, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~33\, uGPIO|sw0|c_state~33, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S3\, uGPIO|sw0|c_state.S3, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~32\, uGPIO|sw0|c_state~32, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S4\, uGPIO|sw0|c_state.S4, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~31\, uGPIO|sw0|c_state~31, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S5\, uGPIO|sw0|c_state.S5, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~30\, uGPIO|sw0|c_state~30, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S6\, uGPIO|sw0|c_state.S6, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~29\, uGPIO|sw0|c_state~29, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S7\, uGPIO|sw0|c_state.S7, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~28\, uGPIO|sw0|c_state~28, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S8\, uGPIO|sw0|c_state.S8, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~27\, uGPIO|sw0|c_state~27, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S9\, uGPIO|sw0|c_state.S9, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~26\, uGPIO|sw0|c_state~26, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S10\, uGPIO|sw0|c_state.S10, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~25\, uGPIO|sw0|c_state~25, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S11\, uGPIO|sw0|c_state.S11, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~24\, uGPIO|sw0|c_state~24, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S12\, uGPIO|sw0|c_state.S12, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~23\, uGPIO|sw0|c_state~23, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S13\, uGPIO|sw0|c_state.S13, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state~22\, uGPIO|sw0|c_state~22, MIPS_System, 1
instance = comp, \uGPIO|sw0|c_state.S14\, uGPIO|sw0|c_state.S14, MIPS_System, 1
instance = comp, \uGPIO|SW_StatusR~0\, uGPIO|SW_StatusR~0, MIPS_System, 1
instance = comp, \uGPIO|SW_StatusR[0]\, uGPIO|SW_StatusR[0], MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~16\, mips_cpu|dp|rf|R1[0]~16, MIPS_System, 1
instance = comp, \mips_cpu|dp|comb~0\, mips_cpu|dp|comb~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|comb~1\, mips_cpu|dp|comb~1, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[0]~0\, mips_cpu|dp|pcmux|y[0]~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[0]\, mips_cpu|dp|pcreg|q[0], MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~1\, mips_cpu|dp|rf|R1[0]~1, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~8\, mips_cpu|dp|rf|R1[0]~8, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~9\, mips_cpu|dp|rf|R1[0]~9, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]~18\, mips_cpu|dp|rf|R1[0]~18, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|R1[0]\, mips_cpu|dp|rf|R1[0], MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|Mux31~1\, mips_cpu|dp|rf|Mux31~1, MIPS_System, 1
instance = comp, \mips_cpu|dp|rf|Mux31~2\, mips_cpu|dp|rf|Mux31~2, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[0]~5\, mips_cpu|dp|srcbmux|y[0]~5, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|b2[0]~0\, mips_cpu|dp|alu|b2[0]~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~6\, mips_cpu|dp|alu|Add0~6, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Add0~8\, mips_cpu|dp|alu|Add0~8, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux27~0\, mips_cpu|dp|alu|Mux27~0, MIPS_System, 1
instance = comp, \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a27\, Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a27, MIPS_System, 1
instance = comp, \mips_cpu|c|md|WideOr7~0\, mips_cpu|c|md|WideOr7~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[0]~0\, mips_cpu|dp|srcbmux|y[0]~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[3]~2\, mips_cpu|dp|srcbmux|y[3]~2, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux28~0\, mips_cpu|dp|alu|Mux28~0, MIPS_System, 1
instance = comp, \mips_cpu|c|md|Selector9~1\, mips_cpu|c|md|Selector9~1, MIPS_System, 1
instance = comp, \mips_cpu|c|md|Selector9~3\, mips_cpu|c|md|Selector9~3, MIPS_System, 1
instance = comp, \mips_cpu|c|ad|Mux0~1\, mips_cpu|c|ad|Mux0~1, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux29~0\, mips_cpu|dp|alu|Mux29~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[12]~11\, mips_cpu|dp|pcmux|y[12]~11, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[12]\, mips_cpu|dp|pcreg|q[12], MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[11]~10\, mips_cpu|dp|pcmux|y[11]~10, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[11]\, mips_cpu|dp|pcreg|q[11], MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[10]~9\, mips_cpu|dp|pcmux|y[10]~9, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[10]\, mips_cpu|dp|pcreg|q[10], MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[9]~8\, mips_cpu|dp|pcmux|y[9]~8, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[9]\, mips_cpu|dp|pcreg|q[9], MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[8]~7\, mips_cpu|dp|pcmux|y[8]~7, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[8]\, mips_cpu|dp|pcreg|q[8], MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[7]~6\, mips_cpu|dp|pcmux|y[7]~6, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[7]\, mips_cpu|dp|pcreg|q[7], MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[6]~5\, mips_cpu|dp|pcmux|y[6]~5, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[6]\, mips_cpu|dp|pcreg|q[6], MIPS_System, 1
instance = comp, \mips_cpu|c|md|Selector9~2\, mips_cpu|c|md|Selector9~2, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[5]~4\, mips_cpu|dp|pcmux|y[5]~4, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[5]\, mips_cpu|dp|pcreg|q[5], MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[4]~3\, mips_cpu|dp|pcmux|y[4]~3, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[4]\, mips_cpu|dp|pcreg|q[4], MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[3]~2\, mips_cpu|dp|pcmux|y[3]~2, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[3]\, mips_cpu|dp|pcreg|q[3], MIPS_System, 1
instance = comp, \mips_cpu|c|md|Equal0~0\, mips_cpu|c|md|Equal0~0, MIPS_System, 1
instance = comp, \mips_cpu|c|md|Selector9~0\, mips_cpu|c|md|Selector9~0, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcmux|y[2]~1\, mips_cpu|dp|pcmux|y[2]~1, MIPS_System, 1
instance = comp, \mips_cpu|dp|pcreg|q[2]\, mips_cpu|dp|pcreg|q[2], MIPS_System, 1
instance = comp, \mips_cpu|c|md|Decoder0~0\, mips_cpu|c|md|Decoder0~0, MIPS_System, 1
instance = comp, \mips_cpu|c|md|Decoder0~1\, mips_cpu|c|md|Decoder0~1, MIPS_System, 1
instance = comp, \mips_cpu|dp|srcbmux|y[20]~21\, mips_cpu|dp|srcbmux|y[20]~21, MIPS_System, 1
instance = comp, \mips_cpu|dp|alu|Mux11~0\, mips_cpu|dp|alu|Mux11~0, MIPS_System, 1
instance = comp, \Decoder|Equal0~0\, Decoder|Equal0~0, MIPS_System, 1
instance = comp, \Decoder|Equal0~1\, Decoder|Equal0~1, MIPS_System, 1
instance = comp, \Decoder|Equal0~7\, Decoder|Equal0~7, MIPS_System, 1
instance = comp, \Decoder|Equal0~6\, Decoder|Equal0~6, MIPS_System, 1
instance = comp, \Decoder|Equal0~2\, Decoder|Equal0~2, MIPS_System, 1
instance = comp, \Decoder|Equal0~3\, Decoder|Equal0~3, MIPS_System, 1
instance = comp, \Decoder|Equal0~4\, Decoder|Equal0~4, MIPS_System, 1
instance = comp, \Decoder|Equal0~5\, Decoder|Equal0~5, MIPS_System, 1
instance = comp, \Decoder|Equal0~8\, Decoder|Equal0~8, MIPS_System, 1
instance = comp, \mips_cpu|c|md|WideOr9~0\, mips_cpu|c|md|WideOr9~0, MIPS_System, 1
instance = comp, \mips_cpu|c|md|WideOr9~1\, mips_cpu|c|md|WideOr9~1, MIPS_System, 1
instance = comp, \uGPIO|HEX0_R~0\, uGPIO|HEX0_R~0, MIPS_System, 1
instance = comp, \uGPIO|Equal0~3\, uGPIO|Equal0~3, MIPS_System, 1
instance = comp, \uGPIO|HEX3_R~0\, uGPIO|HEX3_R~0, MIPS_System, 1
instance = comp, \uGPIO|LEDG_R~0\, uGPIO|LEDG_R~0, MIPS_System, 1
instance = comp, \uGPIO|HEX3_R~1\, uGPIO|HEX3_R~1, MIPS_System, 1
instance = comp, \uGPIO|HEX3_R[0]\, uGPIO|HEX3_R[0], MIPS_System, 1
instance = comp, \uGPIO|HEX3_R[6]~2\, uGPIO|HEX3_R[6]~2, MIPS_System, 1
instance = comp, \uGPIO|HEX3_R[6]\, uGPIO|HEX3_R[6], MIPS_System, 1
instance = comp, \uGPIO|HEX2_R~0\, uGPIO|HEX2_R~0, MIPS_System, 1
instance = comp, \uGPIO|HEX2_R~1\, uGPIO|HEX2_R~1, MIPS_System, 1
instance = comp, \uGPIO|HEX2_R[0]\, uGPIO|HEX2_R[0], MIPS_System, 1
instance = comp, \uGPIO|HEX2_R[6]~2\, uGPIO|HEX2_R[6]~2, MIPS_System, 1
instance = comp, \uGPIO|HEX2_R[6]\, uGPIO|HEX2_R[6], MIPS_System, 1
instance = comp, \uGPIO|HEX1_R~0\, uGPIO|HEX1_R~0, MIPS_System, 1
instance = comp, \uGPIO|Equal2~0\, uGPIO|Equal2~0, MIPS_System, 1
instance = comp, \uGPIO|HEX1_R~1\, uGPIO|HEX1_R~1, MIPS_System, 1
instance = comp, \uGPIO|HEX1_R[0]\, uGPIO|HEX1_R[0], MIPS_System, 1
instance = comp, \uGPIO|HEX1_R[6]~2\, uGPIO|HEX1_R[6]~2, MIPS_System, 1
instance = comp, \uGPIO|HEX1_R[6]\, uGPIO|HEX1_R[6], MIPS_System, 1
instance = comp, \uGPIO|Equal3~0\, uGPIO|Equal3~0, MIPS_System, 1
instance = comp, \uGPIO|HEX0_R~1\, uGPIO|HEX0_R~1, MIPS_System, 1
instance = comp, \uGPIO|HEX0_R[0]\, uGPIO|HEX0_R[0], MIPS_System, 1
instance = comp, \uGPIO|HEX0_R[6]~2\, uGPIO|HEX0_R[6]~2, MIPS_System, 1
instance = comp, \uGPIO|HEX0_R[6]\, uGPIO|HEX0_R[6], MIPS_System, 1
instance = comp, \uGPIO|LEDG_R[0]~feeder\, uGPIO|LEDG_R[0]~feeder, MIPS_System, 1
instance = comp, \uGPIO|LEDG_R~1\, uGPIO|LEDG_R~1, MIPS_System, 1
instance = comp, \uGPIO|LEDG_R[0]\, uGPIO|LEDG_R[0], MIPS_System, 1
instance = comp, \uGPIO|LEDG_R[1]~2\, uGPIO|LEDG_R[1]~2, MIPS_System, 1
instance = comp, \uGPIO|LEDG_R[1]\, uGPIO|LEDG_R[1], MIPS_System, 1
instance = comp, \SW[9]~input\, SW[9]~input, MIPS_System, 1
instance = comp, \SW[8]~input\, SW[8]~input, MIPS_System, 1
instance = comp, \SW[7]~input\, SW[7]~input, MIPS_System, 1
instance = comp, \SW[6]~input\, SW[6]~input, MIPS_System, 1
instance = comp, \SW[5]~input\, SW[5]~input, MIPS_System, 1
instance = comp, \SW[4]~input\, SW[4]~input, MIPS_System, 1
instance = comp, \SW[3]~input\, SW[3]~input, MIPS_System, 1
instance = comp, \SW[2]~input\, SW[2]~input, MIPS_System, 1
instance = comp, \SW[1]~input\, SW[1]~input, MIPS_System, 1
instance = comp, \BUTTON[2]~input\, BUTTON[2]~input, MIPS_System, 1
instance = comp, \BUTTON[1]~input\, BUTTON[1]~input, MIPS_System, 1
