{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677574436796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677574436797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 09:53:56 2023 " "Processing started: Tue Feb 28 09:53:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677574436797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677574436797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ovelse_3 -c Ovelse_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ovelse_3 -c Ovelse_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677574436797 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677574437259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise3_template_restored/four_bit_adder_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercise3_template_restored/four_bit_adder_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_tester-four_bit_adder_tester_impl " "Found design unit 1: four_bit_adder_tester-four_bit_adder_tester_impl" {  } { { "exercise3_template_restored/four_bit_adder_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse3/exercise3_template_restored/four_bit_adder_tester.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677574437742 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_tester " "Found entity 1: four_bit_adder_tester" {  } { { "exercise3_template_restored/four_bit_adder_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse3/exercise3_template_restored/four_bit_adder_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677574437742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677574437742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise3_template_restored/four_bit_adder_simulering.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercise3_template_restored/four_bit_adder_simulering.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simulering-four_bit_adder_simulering_impl " "Found design unit 1: four_bit_adder_simulering-four_bit_adder_simulering_impl" {  } { { "exercise3_template_restored/four_bit_adder_simulering.vhd" "" { Text "C:/Gitte/DSD/Ovelse3/exercise3_template_restored/four_bit_adder_simulering.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677574437745 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simulering " "Found entity 1: four_bit_adder_simulering" {  } { { "exercise3_template_restored/four_bit_adder_simulering.vhd" "" { Text "C:/Gitte/DSD/Ovelse3/exercise3_template_restored/four_bit_adder_simulering.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677574437745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677574437745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise3_template_restored/four_bit_adder_simple.vhd 3 1 " "Found 3 design units, including 1 entities, in source file exercise3_template_restored/four_bit_adder_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simple-unsigned_impl " "Found design unit 1: four_bit_adder_simple-unsigned_impl" {  } { { "exercise3_template_restored/four_bit_adder_simple.vhd" "" { Text "C:/Gitte/DSD/Ovelse3/exercise3_template_restored/four_bit_adder_simple.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677574437748 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_adder_simple-signed_impl " "Found design unit 2: four_bit_adder_simple-signed_impl" {  } { { "exercise3_template_restored/four_bit_adder_simple.vhd" "" { Text "C:/Gitte/DSD/Ovelse3/exercise3_template_restored/four_bit_adder_simple.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677574437748 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simple " "Found entity 1: four_bit_adder_simple" {  } { { "exercise3_template_restored/four_bit_adder_simple.vhd" "" { Text "C:/Gitte/DSD/Ovelse3/exercise3_template_restored/four_bit_adder_simple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677574437748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677574437748 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "four_bit_adder_tester work four_bit_simple_tester_homemade.vhd(5) " "VHDL Primary Unit Declaration error at four_bit_simple_tester_homemade.vhd(5): primary unit \"four_bit_adder_tester\" already exists in library \"work\"" {  } { { "output_files/four_bit_simple_tester_homemade.vhd" "" { Text "C:/Gitte/DSD/Ovelse3/output_files/four_bit_simple_tester_homemade.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677574437752 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "four_bit_adder_tester four_bit_adder_tester.vhd(5) " "HDL error at four_bit_adder_tester.vhd(5): see declaration for object \"four_bit_adder_tester\"" {  } { { "exercise3_template_restored/four_bit_adder_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse3/exercise3_template_restored/four_bit_adder_tester.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677574437752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" four_bit_simple_tester_homemade.vhd(17) " "VHDL syntax error at four_bit_simple_tester_homemade.vhd(17) near text \"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "output_files/four_bit_simple_tester_homemade.vhd" "" { Text "C:/Gitte/DSD/Ovelse3/output_files/four_bit_simple_tester_homemade.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1677574437752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"implementeret_simple_unsigned_adder\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" four_bit_simple_tester_homemade.vhd(37) " "VHDL syntax error at four_bit_simple_tester_homemade.vhd(37) near text \"implementeret_simple_unsigned_adder\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "output_files/four_bit_simple_tester_homemade.vhd" "" { Text "C:/Gitte/DSD/Ovelse3/output_files/four_bit_simple_tester_homemade.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1677574437752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/four_bit_simple_tester_homemade.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/four_bit_simple_tester_homemade.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677574437753 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677574437911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 28 09:53:57 2023 " "Processing ended: Tue Feb 28 09:53:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677574437911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677574437911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677574437911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677574437911 ""}
