

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Sat Oct 18 15:37:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.092 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|      268|  0.460 us|  2.680 us|   47|  269|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_FIR_filter_2_fu_137                      |FIR_filter_2                      |       20|       20|  0.200 us|  0.200 us|   20|   20|                                              no|
        |grp_FIR_filter_fu_157                        |FIR_filter                        |       22|       22|  0.220 us|  0.220 us|   22|   22|                                              no|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_172  |FIR_HLS_Pipeline_VITIS_LOOP_65_1  |      122|      122|  1.220 us|  1.220 us|  118|  118|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_181  |FIR_HLS_Pipeline_VITIS_LOOP_69_2  |      118|      118|  1.180 us|  1.180 us|  117|  117|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      63|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     3|     455|     951|    -|
|Memory           |        1|     -|     301|      22|    0|
|Multiplexer      |        -|     -|       0|     597|    -|
|Register         |        -|     -|     162|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     3|     918|    1633|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_172  |FIR_HLS_Pipeline_VITIS_LOOP_65_1  |        1|   1|  113|  130|    0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_181  |FIR_HLS_Pipeline_VITIS_LOOP_69_2  |        0|   0|   17|   80|    0|
    |grp_FIR_filter_fu_157                        |FIR_filter                        |        0|   1|  154|  371|    0|
    |grp_FIR_filter_2_fu_137                      |FIR_filter_2                      |        0|   1|  171|  370|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                  |        1|   3|  455|  951|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |               Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |H_filter_FIR_dec_40_U  |H_filter_FIR_dec_40_RAM_AUTO_1R1W  |        0|  32|   2|    0|     6|   16|     1|           96|
    |H_filter_FIR_int_40_U  |H_filter_FIR_dec_40_RAM_AUTO_1R1W  |        0|  32|   2|    0|     6|   16|     1|           96|
    |H_filter_FIR_dec_43_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_int_41_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_dec_42_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_int_42_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_dec_41_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_int_43_U  |H_filter_FIR_dec_43_RAM_AUTO_1R1W  |        0|  32|   2|    0|     5|   16|     1|           80|
    |H_filter_FIR_kernel_U  |H_filter_FIR_kernel_RAM_AUTO_1R1W  |        1|   0|   0|    0|   117|   16|     1|         1872|
    |b_FIR_dec_int_41_U     |b_FIR_dec_int_41_ROM_AUTO_1R       |        0|  15|   2|    0|     5|   15|     1|           75|
    |b_FIR_dec_int_42_U     |b_FIR_dec_int_42_ROM_AUTO_1R       |        0|  15|   2|    0|     5|   15|     1|           75|
    |b_FIR_dec_int_43_U     |b_FIR_dec_int_43_ROM_AUTO_1R       |        0|  15|   2|    0|     5|   15|     1|           75|
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                   |        1| 301|  22|    0|   174|  189|    12|         2769|
    +-----------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_256_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln25_fu_250_p2                |         +|   0|  0|  16|          16|          16|
    |x_n_fu_262_p2                     |         +|   0|  0|  16|          16|          16|
    |H_filter_FIR_kernel_we0           |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state11                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  63|          52|          52|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |H_filter_FIR_dec_40_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_40_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_dec_40_we0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_41_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_41_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_dec_41_we0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_42_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_42_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_dec_42_we0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_43_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_dec_43_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_dec_43_we0                |   9|          2|    1|          2|
    |H_filter_FIR_int_40_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_int_40_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_int_40_we0                |   9|          2|    1|          2|
    |H_filter_FIR_int_41_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_int_41_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_int_41_we0                |   9|          2|    1|          2|
    |H_filter_FIR_int_42_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_int_42_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_int_42_we0                |   9|          2|    1|          2|
    |H_filter_FIR_int_43_ce0                |   9|          2|    1|          2|
    |H_filter_FIR_int_43_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_int_43_we0                |   9|          2|    1|          2|
    |H_filter_FIR_kernel_address0           |  14|          3|    7|         21|
    |H_filter_FIR_kernel_ce0                |  14|          3|    1|          3|
    |H_filter_FIR_kernel_ce1                |   9|          2|    1|          2|
    |H_filter_FIR_kernel_d0                 |   9|          2|   16|         32|
    |H_filter_FIR_kernel_we0                |   9|          2|    1|          2|
    |ap_NS_fsm                              |  65|         12|    1|         12|
    |ap_phi_mux_p_0_phi_fu_125_p8           |   9|          2|   16|         32|
    |b_FIR_dec_int_41_ce0                   |   9|          2|    1|          2|
    |b_FIR_dec_int_42_ce0                   |   9|          2|    1|          2|
    |b_FIR_dec_int_43_ce0                   |   9|          2|    1|          2|
    |grp_FIR_filter_2_fu_137_FIR_coe_q0     |  20|          4|   15|         60|
    |grp_FIR_filter_2_fu_137_FIR_delays_q0  |  37|          7|   16|        112|
    |grp_FIR_filter_2_fu_137_FIR_delays_q1  |  37|          7|   16|        112|
    |grp_FIR_filter_2_fu_137_shift          |  14|          3|    3|          9|
    |grp_FIR_filter_2_fu_137_x_n            |  14|          3|   16|         48|
    |grp_FIR_filter_fu_157_FIR_delays_q0    |  14|          3|   16|         48|
    |grp_FIR_filter_fu_157_FIR_delays_q1    |  14|          3|   16|         48|
    |grp_FIR_filter_fu_157_shift            |  14|          3|    3|          9|
    |grp_FIR_filter_fu_157_x_n              |  14|          3|   16|         48|
    |input_r_TDATA_blk_n                    |   9|          2|    1|          2|
    |mod_value                              |  20|          4|    2|          8|
    |output_r_TDATA_blk_n                   |   9|          2|    1|          2|
    |p_0_reg_121                            |   9|          2|   16|         32|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 597|        126|  207|        696|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |FIR_accu32_loc_fu_98                                      |  31|   0|   31|          0|
    |ap_CS_fsm                                                 |  11|   0|   11|          0|
    |data_in_reg_301                                           |  16|   0|   16|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_172_ap_start_reg  |   1|   0|    1|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_181_ap_start_reg  |   1|   0|    1|          0|
    |grp_FIR_filter_2_fu_137_ap_start_reg                      |   1|   0|    1|          0|
    |grp_FIR_filter_fu_157_ap_start_reg                        |   1|   0|    1|          0|
    |mod_value                                                 |   2|   0|    2|          0|
    |mod_value_load_reg_307                                    |   2|   0|    2|          0|
    |p_0_reg_121                                               |  16|   0|   16|          0|
    |y1_phase1                                                 |  16|   0|   16|          0|
    |y1_phase2                                                 |  16|   0|   16|          0|
    |y1_phase3                                                 |  16|   0|   16|          0|
    |y2                                                        |  16|   0|   16|          0|
    |y_reg_314                                                 |  16|   0|   16|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 162|   0|  162|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|input_r_TDATA    |   in|   16|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

