
SR_Linefollower.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c14  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000270  08007da0  08007da0  00017da0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008010  08008010  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008010  08008010  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008010  08008010  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008010  08008010  00018010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008014  08008014  00018014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008018  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  200001dc  080081f4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  080081f4  00020454  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011940  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000267d  00000000  00000000  00031b4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fa0  00000000  00000000  000341d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e48  00000000  00000000  00035170  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001cdaa  00000000  00000000  00035fb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f2a4  00000000  00000000  00052d62  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000aa53d  00000000  00000000  00062006  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010c543  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004824  00000000  00000000  0010c5c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001dc 	.word	0x200001dc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007d84 	.word	0x08007d84

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e0 	.word	0x200001e0
 80001c4:	08007d84 	.word	0x08007d84

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08a      	sub	sp, #40	; 0x28
 8000b04:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8000b06:	f107 031c 	add.w	r3, r7, #28
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b12:	1d3b      	adds	r3, r7, #4
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	60da      	str	r2, [r3, #12]
 8000b1e:	611a      	str	r2, [r3, #16]
 8000b20:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b22:	4b3c      	ldr	r3, [pc, #240]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b24:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000b28:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b2a:	4b3a      	ldr	r3, [pc, #232]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000b30:	4b38      	ldr	r3, [pc, #224]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b32:	2210      	movs	r2, #16
 8000b34:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b36:	4b37      	ldr	r3, [pc, #220]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b3c:	4b35      	ldr	r3, [pc, #212]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b42:	4b34      	ldr	r3, [pc, #208]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b4a:	4b32      	ldr	r3, [pc, #200]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b50:	4b30      	ldr	r3, [pc, #192]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b52:	2201      	movs	r2, #1
 8000b54:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b56:	4b2f      	ldr	r3, [pc, #188]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000b5c:	4b2d      	ldr	r3, [pc, #180]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b5e:	2203      	movs	r2, #3
 8000b60:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b62:	4b2c      	ldr	r3, [pc, #176]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b6a:	4b2a      	ldr	r3, [pc, #168]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b6c:	2204      	movs	r2, #4
 8000b6e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b70:	4b28      	ldr	r3, [pc, #160]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000b76:	4b27      	ldr	r3, [pc, #156]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b7c:	4825      	ldr	r0, [pc, #148]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b7e:	f001 f827 	bl	8001bd0 <HAL_ADC_Init>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000b88:	f000 fc5e 	bl	8001448 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b90:	f107 031c 	add.w	r3, r7, #28
 8000b94:	4619      	mov	r1, r3
 8000b96:	481f      	ldr	r0, [pc, #124]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000b98:	f002 f926 	bl	8002de8 <HAL_ADCEx_MultiModeConfigChannel>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000ba2:	f000 fc51 	bl	8001448 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES_5;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4814      	ldr	r0, [pc, #80]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000bc4:	f001 fe4e 	bl	8002864 <HAL_ADC_ConfigChannel>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000bce:	f000 fc3b 	bl	8001448 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	4619      	mov	r1, r3
 8000bde:	480d      	ldr	r0, [pc, #52]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000be0:	f001 fe40 	bl	8002864 <HAL_ADC_ConfigChannel>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8000bea:	f000 fc2d 	bl	8001448 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000bee:	2304      	movs	r3, #4
 8000bf0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000bf2:	2303      	movs	r3, #3
 8000bf4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bf6:	1d3b      	adds	r3, r7, #4
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4806      	ldr	r0, [pc, #24]	; (8000c14 <MX_ADC1_Init+0x114>)
 8000bfc:	f001 fe32 	bl	8002864 <HAL_ADC_ConfigChannel>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 8000c06:	f000 fc1f 	bl	8001448 <Error_Handler>
  }

}
 8000c0a:	bf00      	nop
 8000c0c:	3728      	adds	r7, #40	; 0x28
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000258 	.word	0x20000258

08000c18 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c1e:	463b      	mov	r3, r7
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]
 8000c2c:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000c2e:	4b3d      	ldr	r3, [pc, #244]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c30:	4a3d      	ldr	r2, [pc, #244]	; (8000d28 <MX_ADC2_Init+0x110>)
 8000c32:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c34:	4b3b      	ldr	r3, [pc, #236]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_8B;
 8000c3a:	4b3a      	ldr	r3, [pc, #232]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c3c:	2210      	movs	r2, #16
 8000c3e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c40:	4b38      	ldr	r3, [pc, #224]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000c46:	4b37      	ldr	r3, [pc, #220]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000c4c:	4b35      	ldr	r3, [pc, #212]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c54:	4b33      	ldr	r3, [pc, #204]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c5a:	4b32      	ldr	r3, [pc, #200]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c60:	4b30      	ldr	r3, [pc, #192]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 4;
 8000c66:	4b2f      	ldr	r3, [pc, #188]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c68:	2204      	movs	r2, #4
 8000c6a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000c6c:	4b2d      	ldr	r3, [pc, #180]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c74:	4b2b      	ldr	r3, [pc, #172]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c76:	2204      	movs	r2, #4
 8000c78:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000c7a:	4b2a      	ldr	r3, [pc, #168]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c80:	4b28      	ldr	r3, [pc, #160]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c86:	4827      	ldr	r0, [pc, #156]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000c88:	f000 ffa2 	bl	8001bd0 <HAL_ADC_Init>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000c92:	f000 fbd9 	bl	8001448 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c96:	2301      	movs	r3, #1
 8000c98:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES_5;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000cae:	463b      	mov	r3, r7
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	481c      	ldr	r0, [pc, #112]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000cb4:	f001 fdd6 	bl	8002864 <HAL_ADC_ConfigChannel>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000cbe:	f000 fbc3 	bl	8001448 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000cca:	463b      	mov	r3, r7
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4815      	ldr	r0, [pc, #84]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000cd0:	f001 fdc8 	bl	8002864 <HAL_ADC_ConfigChannel>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_ADC2_Init+0xc6>
  {
    Error_Handler();
 8000cda:	f000 fbb5 	bl	8001448 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000ce2:	2303      	movs	r3, #3
 8000ce4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ce6:	463b      	mov	r3, r7
 8000ce8:	4619      	mov	r1, r3
 8000cea:	480e      	ldr	r0, [pc, #56]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000cec:	f001 fdba 	bl	8002864 <HAL_ADC_ConfigChannel>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_ADC2_Init+0xe2>
  {
    Error_Handler();
 8000cf6:	f000 fba7 	bl	8001448 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000cfa:	2304      	movs	r3, #4
 8000cfc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000cfe:	2304      	movs	r3, #4
 8000d00:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d02:	2300      	movs	r3, #0
 8000d04:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d06:	463b      	mov	r3, r7
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4806      	ldr	r0, [pc, #24]	; (8000d24 <MX_ADC2_Init+0x10c>)
 8000d0c:	f001 fdaa 	bl	8002864 <HAL_ADC_ConfigChannel>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <MX_ADC2_Init+0x102>
  {
    Error_Handler();
 8000d16:	f000 fb97 	bl	8001448 <Error_Handler>
  }

}
 8000d1a:	bf00      	nop
 8000d1c:	3718      	adds	r7, #24
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000208 	.word	0x20000208
 8000d28:	50000100 	.word	0x50000100

08000d2c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08c      	sub	sp, #48	; 0x30
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d34:	f107 031c 	add.w	r3, r7, #28
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	60da      	str	r2, [r3, #12]
 8000d42:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d4c:	d15c      	bne.n	8000e08 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000d4e:	4b61      	ldr	r3, [pc, #388]	; (8000ed4 <HAL_ADC_MspInit+0x1a8>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	3301      	adds	r3, #1
 8000d54:	4a5f      	ldr	r2, [pc, #380]	; (8000ed4 <HAL_ADC_MspInit+0x1a8>)
 8000d56:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000d58:	4b5e      	ldr	r3, [pc, #376]	; (8000ed4 <HAL_ADC_MspInit+0x1a8>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d10b      	bne.n	8000d78 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000d60:	4b5d      	ldr	r3, [pc, #372]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000d62:	695b      	ldr	r3, [r3, #20]
 8000d64:	4a5c      	ldr	r2, [pc, #368]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000d66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	6153      	str	r3, [r2, #20]
 8000d6c:	4b5a      	ldr	r3, [pc, #360]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000d6e:	695b      	ldr	r3, [r3, #20]
 8000d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d74:	61bb      	str	r3, [r7, #24]
 8000d76:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d78:	4b57      	ldr	r3, [pc, #348]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000d7a:	695b      	ldr	r3, [r3, #20]
 8000d7c:	4a56      	ldr	r2, [pc, #344]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000d7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d82:	6153      	str	r3, [r2, #20]
 8000d84:	4b54      	ldr	r3, [pc, #336]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000d86:	695b      	ldr	r3, [r3, #20]
 8000d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d8c:	617b      	str	r3, [r7, #20]
 8000d8e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = CZ_1_Pin|CZ_2_Pin|CZ_3_Pin;
 8000d90:	230b      	movs	r3, #11
 8000d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d94:	2303      	movs	r3, #3
 8000d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9c:	f107 031c 	add.w	r3, r7, #28
 8000da0:	4619      	mov	r1, r3
 8000da2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000da6:	f002 fcef 	bl	8003788 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000daa:	4b4c      	ldr	r3, [pc, #304]	; (8000edc <HAL_ADC_MspInit+0x1b0>)
 8000dac:	4a4c      	ldr	r2, [pc, #304]	; (8000ee0 <HAL_ADC_MspInit+0x1b4>)
 8000dae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000db0:	4b4a      	ldr	r3, [pc, #296]	; (8000edc <HAL_ADC_MspInit+0x1b0>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000db6:	4b49      	ldr	r3, [pc, #292]	; (8000edc <HAL_ADC_MspInit+0x1b0>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000dbc:	4b47      	ldr	r3, [pc, #284]	; (8000edc <HAL_ADC_MspInit+0x1b0>)
 8000dbe:	2280      	movs	r2, #128	; 0x80
 8000dc0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dc2:	4b46      	ldr	r3, [pc, #280]	; (8000edc <HAL_ADC_MspInit+0x1b0>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dc8:	4b44      	ldr	r3, [pc, #272]	; (8000edc <HAL_ADC_MspInit+0x1b0>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000dce:	4b43      	ldr	r3, [pc, #268]	; (8000edc <HAL_ADC_MspInit+0x1b0>)
 8000dd0:	2220      	movs	r2, #32
 8000dd2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000dd4:	4b41      	ldr	r3, [pc, #260]	; (8000edc <HAL_ADC_MspInit+0x1b0>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000dda:	4840      	ldr	r0, [pc, #256]	; (8000edc <HAL_ADC_MspInit+0x1b0>)
 8000ddc:	f002 faff 	bl	80033de <HAL_DMA_Init>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8000de6:	f000 fb2f 	bl	8001448 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4a3b      	ldr	r2, [pc, #236]	; (8000edc <HAL_ADC_MspInit+0x1b0>)
 8000dee:	639a      	str	r2, [r3, #56]	; 0x38
 8000df0:	4a3a      	ldr	r2, [pc, #232]	; (8000edc <HAL_ADC_MspInit+0x1b0>)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2100      	movs	r1, #0
 8000dfa:	2012      	movs	r0, #18
 8000dfc:	f002 fab9 	bl	8003372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000e00:	2012      	movs	r0, #18
 8000e02:	f002 fad2 	bl	80033aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000e06:	e060      	b.n	8000eca <HAL_ADC_MspInit+0x19e>
  else if(adcHandle->Instance==ADC2)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a35      	ldr	r2, [pc, #212]	; (8000ee4 <HAL_ADC_MspInit+0x1b8>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d15b      	bne.n	8000eca <HAL_ADC_MspInit+0x19e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000e12:	4b30      	ldr	r3, [pc, #192]	; (8000ed4 <HAL_ADC_MspInit+0x1a8>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	3301      	adds	r3, #1
 8000e18:	4a2e      	ldr	r2, [pc, #184]	; (8000ed4 <HAL_ADC_MspInit+0x1a8>)
 8000e1a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000e1c:	4b2d      	ldr	r3, [pc, #180]	; (8000ed4 <HAL_ADC_MspInit+0x1a8>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d10b      	bne.n	8000e3c <HAL_ADC_MspInit+0x110>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000e24:	4b2c      	ldr	r3, [pc, #176]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000e26:	695b      	ldr	r3, [r3, #20]
 8000e28:	4a2b      	ldr	r2, [pc, #172]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000e2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e2e:	6153      	str	r3, [r2, #20]
 8000e30:	4b29      	ldr	r3, [pc, #164]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000e32:	695b      	ldr	r3, [r3, #20]
 8000e34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e38:	613b      	str	r3, [r7, #16]
 8000e3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3c:	4b26      	ldr	r3, [pc, #152]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000e3e:	695b      	ldr	r3, [r3, #20]
 8000e40:	4a25      	ldr	r2, [pc, #148]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000e42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e46:	6153      	str	r3, [r2, #20]
 8000e48:	4b23      	ldr	r3, [pc, #140]	; (8000ed8 <HAL_ADC_MspInit+0x1ac>)
 8000e4a:	695b      	ldr	r3, [r3, #20]
 8000e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CZ_4_Pin|CZ_5_Pin|CZ_6_Pin|BATT_Pin;
 8000e54:	23f0      	movs	r3, #240	; 0xf0
 8000e56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e60:	f107 031c 	add.w	r3, r7, #28
 8000e64:	4619      	mov	r1, r3
 8000e66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e6a:	f002 fc8d 	bl	8003788 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8000e6e:	4b1e      	ldr	r3, [pc, #120]	; (8000ee8 <HAL_ADC_MspInit+0x1bc>)
 8000e70:	4a1e      	ldr	r2, [pc, #120]	; (8000eec <HAL_ADC_MspInit+0x1c0>)
 8000e72:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e74:	4b1c      	ldr	r3, [pc, #112]	; (8000ee8 <HAL_ADC_MspInit+0x1bc>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e7a:	4b1b      	ldr	r3, [pc, #108]	; (8000ee8 <HAL_ADC_MspInit+0x1bc>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000e80:	4b19      	ldr	r3, [pc, #100]	; (8000ee8 <HAL_ADC_MspInit+0x1bc>)
 8000e82:	2280      	movs	r2, #128	; 0x80
 8000e84:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e86:	4b18      	ldr	r3, [pc, #96]	; (8000ee8 <HAL_ADC_MspInit+0x1bc>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e8c:	4b16      	ldr	r3, [pc, #88]	; (8000ee8 <HAL_ADC_MspInit+0x1bc>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000e92:	4b15      	ldr	r3, [pc, #84]	; (8000ee8 <HAL_ADC_MspInit+0x1bc>)
 8000e94:	2220      	movs	r2, #32
 8000e96:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000e98:	4b13      	ldr	r3, [pc, #76]	; (8000ee8 <HAL_ADC_MspInit+0x1bc>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000e9e:	4812      	ldr	r0, [pc, #72]	; (8000ee8 <HAL_ADC_MspInit+0x1bc>)
 8000ea0:	f002 fa9d 	bl	80033de <HAL_DMA_Init>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <HAL_ADC_MspInit+0x182>
      Error_Handler();
 8000eaa:	f000 facd 	bl	8001448 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a0d      	ldr	r2, [pc, #52]	; (8000ee8 <HAL_ADC_MspInit+0x1bc>)
 8000eb2:	639a      	str	r2, [r3, #56]	; 0x38
 8000eb4:	4a0c      	ldr	r2, [pc, #48]	; (8000ee8 <HAL_ADC_MspInit+0x1bc>)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	2012      	movs	r0, #18
 8000ec0:	f002 fa57 	bl	8003372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000ec4:	2012      	movs	r0, #18
 8000ec6:	f002 fa70 	bl	80033aa <HAL_NVIC_EnableIRQ>
}
 8000eca:	bf00      	nop
 8000ecc:	3730      	adds	r7, #48	; 0x30
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	200001f8 	.word	0x200001f8
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	200002a8 	.word	0x200002a8
 8000ee0:	40020008 	.word	0x40020008
 8000ee4:	50000100 	.word	0x50000100
 8000ee8:	200002ec 	.word	0x200002ec
 8000eec:	4002001c 	.word	0x4002001c

08000ef0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ef6:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <MX_DMA_Init+0x48>)
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	4a0f      	ldr	r2, [pc, #60]	; (8000f38 <MX_DMA_Init+0x48>)
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	6153      	str	r3, [r2, #20]
 8000f02:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <MX_DMA_Init+0x48>)
 8000f04:	695b      	ldr	r3, [r3, #20]
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	200b      	movs	r0, #11
 8000f14:	f002 fa2d 	bl	8003372 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f18:	200b      	movs	r0, #11
 8000f1a:	f002 fa46 	bl	80033aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	200c      	movs	r0, #12
 8000f24:	f002 fa25 	bl	8003372 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000f28:	200c      	movs	r0, #12
 8000f2a:	f002 fa3e 	bl	80033aa <HAL_NVIC_EnableIRQ>

}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40021000 	.word	0x40021000

08000f3c <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA15   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b088      	sub	sp, #32
 8000f40:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f42:	f107 030c 	add.w	r3, r7, #12
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
 8000f50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f52:	4b3b      	ldr	r3, [pc, #236]	; (8001040 <MX_GPIO_Init+0x104>)
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	4a3a      	ldr	r2, [pc, #232]	; (8001040 <MX_GPIO_Init+0x104>)
 8000f58:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f5c:	6153      	str	r3, [r2, #20]
 8000f5e:	4b38      	ldr	r3, [pc, #224]	; (8001040 <MX_GPIO_Init+0x104>)
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f6a:	4b35      	ldr	r3, [pc, #212]	; (8001040 <MX_GPIO_Init+0x104>)
 8000f6c:	695b      	ldr	r3, [r3, #20]
 8000f6e:	4a34      	ldr	r2, [pc, #208]	; (8001040 <MX_GPIO_Init+0x104>)
 8000f70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f74:	6153      	str	r3, [r2, #20]
 8000f76:	4b32      	ldr	r3, [pc, #200]	; (8001040 <MX_GPIO_Init+0x104>)
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f82:	4b2f      	ldr	r3, [pc, #188]	; (8001040 <MX_GPIO_Init+0x104>)
 8000f84:	695b      	ldr	r3, [r3, #20]
 8000f86:	4a2e      	ldr	r2, [pc, #184]	; (8001040 <MX_GPIO_Init+0x104>)
 8000f88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f8c:	6153      	str	r3, [r2, #20]
 8000f8e:	4b2c      	ldr	r3, [pc, #176]	; (8001040 <MX_GPIO_Init+0x104>)
 8000f90:	695b      	ldr	r3, [r3, #20]
 8000f92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f96:	603b      	str	r3, [r7, #0]
 8000f98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, DIR1_M2_Pin|DIR2_M2_Pin, GPIO_PIN_RESET);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2103      	movs	r1, #3
 8000f9e:	4829      	ldr	r0, [pc, #164]	; (8001044 <MX_GPIO_Init+0x108>)
 8000fa0:	f002 fd64 	bl	8003a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_M1_GPIO_Port, DIR1_M1_Pin, GPIO_PIN_RESET);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	2102      	movs	r1, #2
 8000fa8:	4827      	ldr	r0, [pc, #156]	; (8001048 <MX_GPIO_Init+0x10c>)
 8000faa:	f002 fd5f 	bl	8003a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR2_M1_Pin|CS1_Pin|STBY_Pin, GPIO_PIN_RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 8000fb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb8:	f002 fd58 	bl	8003a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = DIR1_M2_Pin|DIR2_M2_Pin;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	481c      	ldr	r0, [pc, #112]	; (8001044 <MX_GPIO_Init+0x108>)
 8000fd4:	f002 fbd8 	bl	8003788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR1_M1_Pin;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIR1_M1_GPIO_Port, &GPIO_InitStruct);
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	4619      	mov	r1, r3
 8000fee:	4816      	ldr	r0, [pc, #88]	; (8001048 <MX_GPIO_Init+0x10c>)
 8000ff0:	f002 fbca 	bl	8003788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DIR2_M1_Pin|CS1_Pin|STBY_Pin;
 8000ff4:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 8000ff8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001002:	2300      	movs	r3, #0
 8001004:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	4619      	mov	r1, r3
 800100c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001010:	f002 fbba 	bl	8003788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001014:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001018:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101a:	2302      	movs	r3, #2
 800101c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101e:	2300      	movs	r3, #0
 8001020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001022:	2303      	movs	r3, #3
 8001024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001026:	2307      	movs	r3, #7
 8001028:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800102a:	f107 030c 	add.w	r3, r7, #12
 800102e:	4619      	mov	r1, r3
 8001030:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001034:	f002 fba8 	bl	8003788 <HAL_GPIO_Init>

}
 8001038:	bf00      	nop
 800103a:	3720      	adds	r7, #32
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40021000 	.word	0x40021000
 8001044:	48001400 	.word	0x48001400
 8001048:	48000400 	.word	0x48000400

0800104c <resetDIR1_M1>:
// Funkcje ustawiajce kierunek ruchu pierwszego silnika

void setDIR1_M1(){
	HAL_GPIO_WritePin(DIR1_M1_GPIO_Port, DIR1_M1_Pin, SET);
}
void resetDIR1_M1(){
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DIR1_M1_GPIO_Port, DIR1_M1_Pin, RESET);
 8001050:	2200      	movs	r2, #0
 8001052:	2102      	movs	r1, #2
 8001054:	4802      	ldr	r0, [pc, #8]	; (8001060 <resetDIR1_M1+0x14>)
 8001056:	f002 fd09 	bl	8003a6c <HAL_GPIO_WritePin>
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	48000400 	.word	0x48000400

08001064 <setDIR2_M1>:
void setDIR2_M1(){
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DIR2_M1_GPIO_Port, DIR2_M1_Pin , SET);
 8001068:	2201      	movs	r2, #1
 800106a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800106e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001072:	f002 fcfb 	bl	8003a6c <HAL_GPIO_WritePin>
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}

0800107a <setM1_Forward>:
void resetDIR2_M1(){
	HAL_GPIO_WritePin(DIR2_M1_GPIO_Port, DIR2_M1_Pin, RESET);
}

void setM1_Forward(){
 800107a:	b580      	push	{r7, lr}
 800107c:	af00      	add	r7, sp, #0
	resetDIR1_M1();
 800107e:	f7ff ffe5 	bl	800104c <resetDIR1_M1>
	setDIR2_M1();
 8001082:	f7ff ffef 	bl	8001064 <setDIR2_M1>
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <resetDIR1_M2>:
// Funkcje ustawiajce kierunek ruchu drugiego silnika

void setDIR1_M2(){
	HAL_GPIO_WritePin(DIR1_M2_GPIO_Port, DIR1_M2_Pin, SET);
}
void resetDIR1_M2(){
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DIR1_M2_GPIO_Port,DIR1_M2_Pin, RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	2101      	movs	r1, #1
 8001094:	4802      	ldr	r0, [pc, #8]	; (80010a0 <resetDIR1_M2+0x14>)
 8001096:	f002 fce9 	bl	8003a6c <HAL_GPIO_WritePin>
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	48001400 	.word	0x48001400

080010a4 <setDIR2_M2>:
void setDIR2_M2(){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DIR2_M2_GPIO_Port, DIR2_M2_Pin, SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	2102      	movs	r1, #2
 80010ac:	4802      	ldr	r0, [pc, #8]	; (80010b8 <setDIR2_M2+0x14>)
 80010ae:	f002 fcdd 	bl	8003a6c <HAL_GPIO_WritePin>
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	48001400 	.word	0x48001400

080010bc <setM2_Forward>:
void resetDIR2_M2(){
	HAL_GPIO_WritePin(DIR2_M2_GPIO_Port, DIR2_M2_Pin, RESET);
}

void setM2_Forward(){
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	resetDIR1_M2();
 80010c0:	f7ff ffe4 	bl	800108c <resetDIR1_M2>
	setDIR2_M2();
 80010c4:	f7ff ffee 	bl	80010a4 <setDIR2_M2>
}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}

080010cc <setPWM_Motor1>:
//////////////////////////////////////////////////////////////////////////////

//////////////////////////////////////////////////////////////////////////////
// Funkcje ustawiajce wypenienie PWM'w obu silnikw

void setPWM_Motor1( int wypelnienie ){
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, wypelnienie);
 80010d4:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <setPWM_Motor1+0x1c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	200003b4 	.word	0x200003b4

080010ec <setPWM_Motor2>:

void setPWM_Motor2(int wypelnienie){
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, wypelnienie);
 80010f4:	4b04      	ldr	r3, [pc, #16]	; (8001108 <setPWM_Motor2+0x1c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	635a      	str	r2, [r3, #52]	; 0x34
}
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	20000400 	.word	0x20000400

0800110c <setSTBY>:

//////////////////////////////////////////////////////////////////////////////

void setSTBY(){
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STBY_GPIO_Port, STBY_Pin, SET);
 8001110:	2201      	movs	r2, #1
 8001112:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001116:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111a:	f002 fca7 	bl	8003a6c <HAL_GPIO_WritePin>
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001124:	b5b0      	push	{r4, r5, r7, lr}
 8001126:	b094      	sub	sp, #80	; 0x50
 8001128:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800112a:	f000 fca1 	bl	8001a70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800112e:	f000 f933 	bl	8001398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001132:	f7ff ff03 	bl	8000f3c <MX_GPIO_Init>
  MX_DMA_Init();
 8001136:	f7ff fedb 	bl	8000ef0 <MX_DMA_Init>
  MX_ADC1_Init();
 800113a:	f7ff fce1 	bl	8000b00 <MX_ADC1_Init>
  MX_SPI1_Init();
 800113e:	f000 f98b 	bl	8001458 <MX_SPI1_Init>
  MX_ADC2_Init();
 8001142:	f7ff fd69 	bl	8000c18 <MX_ADC2_Init>
  MX_TIM3_Init();
 8001146:	f000 faeb 	bl	8001720 <MX_TIM3_Init>
  MX_TIM16_Init();
 800114a:	f000 fb43 	bl	80017d4 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  //HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800114e:	2108      	movs	r1, #8
 8001150:	4889      	ldr	r0, [pc, #548]	; (8001378 <main+0x254>)
 8001152:	f004 f929 	bl	80053a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8001156:	2100      	movs	r1, #0
 8001158:	4888      	ldr	r0, [pc, #544]	; (800137c <main+0x258>)
 800115a:	f004 f925 	bl	80053a8 <HAL_TIM_PWM_Start>
  HAL_ADC_Start_IT(&hadc1);
 800115e:	4888      	ldr	r0, [pc, #544]	; (8001380 <main+0x25c>)
 8001160:	f000 ff7e 	bl	8002060 <HAL_ADC_Start_IT>
  HAL_ADC_Start_IT(&hadc2);
 8001164:	4887      	ldr	r0, [pc, #540]	; (8001384 <main+0x260>)
 8001166:	f000 ff7b 	bl	8002060 <HAL_ADC_Start_IT>
  HAL_ADC_Start(&hadc1);
 800116a:	4885      	ldr	r0, [pc, #532]	; (8001380 <main+0x25c>)
 800116c:	f000 fec2 	bl	8001ef4 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc1, adc1, CONV_NUM);
 8001170:	2203      	movs	r2, #3
 8001172:	4985      	ldr	r1, [pc, #532]	; (8001388 <main+0x264>)
 8001174:	4882      	ldr	r0, [pc, #520]	; (8001380 <main+0x25c>)
 8001176:	f001 f853 	bl	8002220 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, adc2, CONV_NUM);
 800117a:	2203      	movs	r2, #3
 800117c:	4983      	ldr	r1, [pc, #524]	; (800138c <main+0x268>)
 800117e:	4881      	ldr	r0, [pc, #516]	; (8001384 <main+0x260>)
 8001180:	f001 f84e 	bl	8002220 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  setSTBY();
 8001184:	f7ff ffc2 	bl	800110c <setSTBY>


  /*******************************/

  setM1_Forward();
 8001188:	f7ff ff77 	bl	800107a <setM1_Forward>
  setM2_Forward();
 800118c:	f7ff ff96 	bl	80010bc <setM2_Forward>

  int prev_error=0;
 8001190:	2300      	movs	r3, #0
 8001192:	64fb      	str	r3, [r7, #76]	; 0x4c
  int error=0;
 8001194:	2300      	movs	r3, #0
 8001196:	64bb      	str	r3, [r7, #72]	; 0x48
  int ilosc_wykryc=0;
 8001198:	2300      	movs	r3, #0
 800119a:	647b      	str	r3, [r7, #68]	; 0x44
  int waga[] = { -10 , -7 , -5 , 5 , 7 , 10 };
 800119c:	4b7c      	ldr	r3, [pc, #496]	; (8001390 <main+0x26c>)
 800119e:	1d3c      	adds	r4, r7, #4
 80011a0:	461d      	mov	r5, r3
 80011a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80011aa:	e884 0003 	stmia.w	r4, {r0, r1}

  int Kp = 2;
 80011ae:	2302      	movs	r3, #2
 80011b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  int Kd = 1;
 80011b2:	2301      	movs	r3, #1
 80011b4:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t Test3;
  uint8_t Test4;
  uint8_t Test5;
  uint8_t Test6;

  int rozniczka=0;
 80011b6:	2300      	movs	r3, #0
 80011b8:	637b      	str	r3, [r7, #52]	; 0x34
  int regulacja=0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	633b      	str	r3, [r7, #48]	; 0x30

  /* Wartoci, dla ktrych silniki krc si z t sam szybkoci*/
  int setpoint_M1 = 40;
 80011be:	2328      	movs	r3, #40	; 0x28
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  int setpoint_M2 = 33;
 80011c2:	2321      	movs	r3, #33	; 0x21
 80011c4:	62bb      	str	r3, [r7, #40]	; 0x28

  int prog = 150;
 80011c6:	2396      	movs	r3, #150	; 0x96
 80011c8:	627b      	str	r3, [r7, #36]	; 0x24


  while (1)
  {
	  //  Czujnik 1
	  if(adc1[0] > prog)
 80011ca:	4b6f      	ldr	r3, [pc, #444]	; (8001388 <main+0x264>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	461a      	mov	r2, r3
 80011d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d4:	4293      	cmp	r3, r2
 80011d6:	da03      	bge.n	80011e0 <main+0xbc>
		  Czujniki[0]=1;
 80011d8:	4b6e      	ldr	r3, [pc, #440]	; (8001394 <main+0x270>)
 80011da:	2201      	movs	r2, #1
 80011dc:	701a      	strb	r2, [r3, #0]
 80011de:	e002      	b.n	80011e6 <main+0xc2>
	  else
		  Czujniki[0]=0;
 80011e0:	4b6c      	ldr	r3, [pc, #432]	; (8001394 <main+0x270>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]

	  //  Czujnik 2
	  if(adc1[1] > prog)
 80011e6:	4b68      	ldr	r3, [pc, #416]	; (8001388 <main+0x264>)
 80011e8:	785b      	ldrb	r3, [r3, #1]
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	461a      	mov	r2, r3
 80011ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f0:	4293      	cmp	r3, r2
 80011f2:	da03      	bge.n	80011fc <main+0xd8>
		  Czujniki[1]=1;
 80011f4:	4b67      	ldr	r3, [pc, #412]	; (8001394 <main+0x270>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	705a      	strb	r2, [r3, #1]
 80011fa:	e002      	b.n	8001202 <main+0xde>
	  else
		  Czujniki[1]=0;
 80011fc:	4b65      	ldr	r3, [pc, #404]	; (8001394 <main+0x270>)
 80011fe:	2200      	movs	r2, #0
 8001200:	705a      	strb	r2, [r3, #1]

	  //  Czujnik 3
	  if(adc1[2] > prog)
 8001202:	4b61      	ldr	r3, [pc, #388]	; (8001388 <main+0x264>)
 8001204:	789b      	ldrb	r3, [r3, #2]
 8001206:	b2db      	uxtb	r3, r3
 8001208:	461a      	mov	r2, r3
 800120a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120c:	4293      	cmp	r3, r2
 800120e:	da03      	bge.n	8001218 <main+0xf4>
		  Czujniki[2]=1;
 8001210:	4b60      	ldr	r3, [pc, #384]	; (8001394 <main+0x270>)
 8001212:	2201      	movs	r2, #1
 8001214:	709a      	strb	r2, [r3, #2]
 8001216:	e002      	b.n	800121e <main+0xfa>
	  else
		  Czujniki[2]=0;
 8001218:	4b5e      	ldr	r3, [pc, #376]	; (8001394 <main+0x270>)
 800121a:	2200      	movs	r2, #0
 800121c:	709a      	strb	r2, [r3, #2]

	  //  Czujnik 4
	  if(adc2[0] > prog)
 800121e:	4b5b      	ldr	r3, [pc, #364]	; (800138c <main+0x268>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	b2db      	uxtb	r3, r3
 8001224:	461a      	mov	r2, r3
 8001226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001228:	4293      	cmp	r3, r2
 800122a:	da03      	bge.n	8001234 <main+0x110>
		  Czujniki[3]=1;
 800122c:	4b59      	ldr	r3, [pc, #356]	; (8001394 <main+0x270>)
 800122e:	2201      	movs	r2, #1
 8001230:	70da      	strb	r2, [r3, #3]
 8001232:	e002      	b.n	800123a <main+0x116>
	  else
		  Czujniki[3]=0;
 8001234:	4b57      	ldr	r3, [pc, #348]	; (8001394 <main+0x270>)
 8001236:	2200      	movs	r2, #0
 8001238:	70da      	strb	r2, [r3, #3]

	  //  Czujnik 5
	  if(adc2[1] > prog)
 800123a:	4b54      	ldr	r3, [pc, #336]	; (800138c <main+0x268>)
 800123c:	785b      	ldrb	r3, [r3, #1]
 800123e:	b2db      	uxtb	r3, r3
 8001240:	461a      	mov	r2, r3
 8001242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001244:	4293      	cmp	r3, r2
 8001246:	da03      	bge.n	8001250 <main+0x12c>
		  Czujniki[4]=1;
 8001248:	4b52      	ldr	r3, [pc, #328]	; (8001394 <main+0x270>)
 800124a:	2201      	movs	r2, #1
 800124c:	711a      	strb	r2, [r3, #4]
 800124e:	e002      	b.n	8001256 <main+0x132>
	  else
		  Czujniki[4]=0;
 8001250:	4b50      	ldr	r3, [pc, #320]	; (8001394 <main+0x270>)
 8001252:	2200      	movs	r2, #0
 8001254:	711a      	strb	r2, [r3, #4]

	  //  Czujnik 6
	  if(adc2[2] > prog)
 8001256:	4b4d      	ldr	r3, [pc, #308]	; (800138c <main+0x268>)
 8001258:	789b      	ldrb	r3, [r3, #2]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	461a      	mov	r2, r3
 800125e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001260:	4293      	cmp	r3, r2
 8001262:	da03      	bge.n	800126c <main+0x148>
		  Czujniki[5]=1;
 8001264:	4b4b      	ldr	r3, [pc, #300]	; (8001394 <main+0x270>)
 8001266:	2201      	movs	r2, #1
 8001268:	715a      	strb	r2, [r3, #5]
 800126a:	e002      	b.n	8001272 <main+0x14e>
	  else
		  Czujniki[5]=0;
 800126c:	4b49      	ldr	r3, [pc, #292]	; (8001394 <main+0x270>)
 800126e:	2200      	movs	r2, #0
 8001270:	715a      	strb	r2, [r3, #5]


	  Test1 = adc1[0];
 8001272:	4b45      	ldr	r3, [pc, #276]	; (8001388 <main+0x264>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  Test2 = adc1[1];
 800127a:	4b43      	ldr	r3, [pc, #268]	; (8001388 <main+0x264>)
 800127c:	785b      	ldrb	r3, [r3, #1]
 800127e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  Test3 = adc1[2];
 8001282:	4b41      	ldr	r3, [pc, #260]	; (8001388 <main+0x264>)
 8001284:	789b      	ldrb	r3, [r3, #2]
 8001286:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	  Test4 = adc2[0];
 800128a:	4b40      	ldr	r3, [pc, #256]	; (800138c <main+0x268>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	f887 3020 	strb.w	r3, [r7, #32]
	  Test5 = adc2[1];
 8001292:	4b3e      	ldr	r3, [pc, #248]	; (800138c <main+0x268>)
 8001294:	785b      	ldrb	r3, [r3, #1]
 8001296:	77fb      	strb	r3, [r7, #31]
	  Test6 = adc2[2];
 8001298:	4b3c      	ldr	r3, [pc, #240]	; (800138c <main+0x268>)
 800129a:	789b      	ldrb	r3, [r3, #2]
 800129c:	77bb      	strb	r3, [r7, #30]


	  for(int n=0; n<6 ; n++ ){
 800129e:	2300      	movs	r3, #0
 80012a0:	643b      	str	r3, [r7, #64]	; 0x40
 80012a2:	e01d      	b.n	80012e0 <main+0x1bc>
		  error += Czujniki[n]*waga[n];
 80012a4:	4a3b      	ldr	r2, [pc, #236]	; (8001394 <main+0x270>)
 80012a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012a8:	4413      	add	r3, r2
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	461a      	mov	r2, r3
 80012b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80012b8:	440b      	add	r3, r1
 80012ba:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 80012be:	fb03 f302 	mul.w	r3, r3, r2
 80012c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80012c4:	4413      	add	r3, r2
 80012c6:	64bb      	str	r3, [r7, #72]	; 0x48
		  ilosc_wykryc += Czujniki[n];
 80012c8:	4a32      	ldr	r2, [pc, #200]	; (8001394 <main+0x270>)
 80012ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012cc:	4413      	add	r3, r2
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	461a      	mov	r2, r3
 80012d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012d6:	4413      	add	r3, r2
 80012d8:	647b      	str	r3, [r7, #68]	; 0x44
	  for(int n=0; n<6 ; n++ ){
 80012da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012dc:	3301      	adds	r3, #1
 80012de:	643b      	str	r3, [r7, #64]	; 0x40
 80012e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012e2:	2b05      	cmp	r3, #5
 80012e4:	ddde      	ble.n	80012a4 <main+0x180>
	  }

	  if(ilosc_wykryc != 0 ){
 80012e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d007      	beq.n	80012fc <main+0x1d8>
		  error /= ilosc_wykryc;
 80012ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80012ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012f0:	fb92 f3f3 	sdiv	r3, r2, r3
 80012f4:	64bb      	str	r3, [r7, #72]	; 0x48
		  prev_error = error;
 80012f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80012f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80012fa:	e00f      	b.n	800131c <main+0x1f8>
	  }
	  else{
		  if(prev_error < -7)
 80012fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80012fe:	f113 0f07 	cmn.w	r3, #7
 8001302:	da03      	bge.n	800130c <main+0x1e8>
			  error = -12;
 8001304:	f06f 030b 	mvn.w	r3, #11
 8001308:	64bb      	str	r3, [r7, #72]	; 0x48
 800130a:	e007      	b.n	800131c <main+0x1f8>
		  else if(prev_error > 7)
 800130c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800130e:	2b07      	cmp	r3, #7
 8001310:	dd02      	ble.n	8001318 <main+0x1f4>
			  error= 12;
 8001312:	230c      	movs	r3, #12
 8001314:	64bb      	str	r3, [r7, #72]	; 0x48
 8001316:	e001      	b.n	800131c <main+0x1f8>
		  else
			  error=0;
 8001318:	2300      	movs	r3, #0
 800131a:	64bb      	str	r3, [r7, #72]	; 0x48
	  }

	  rozniczka = error - prev_error;
 800131c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800131e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	637b      	str	r3, [r7, #52]	; 0x34
	  prev_error = error;
 8001324:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001326:	64fb      	str	r3, [r7, #76]	; 0x4c
	  regulacja = Kp*error + Kd*rozniczka;
 8001328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800132a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800132c:	fb02 f203 	mul.w	r2, r2, r3
 8001330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001332:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001334:	fb01 f303 	mul.w	r3, r1, r3
 8001338:	4413      	add	r3, r2
 800133a:	633b      	str	r3, [r7, #48]	; 0x30

	  setPWM_Motor1( setpoint_M1 - regulacja );
 800133c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800133e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff fec2 	bl	80010cc <setPWM_Motor1>
	  setPWM_Motor2( setpoint_M2 + regulacja );
 8001348:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800134a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800134c:	4413      	add	r3, r2
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff fecc 	bl	80010ec <setPWM_Motor2>

	  ilosc_wykryc=0;
 8001354:	2300      	movs	r3, #0
 8001356:	647b      	str	r3, [r7, #68]	; 0x44
	  error=0;
 8001358:	2300      	movs	r3, #0
 800135a:	64bb      	str	r3, [r7, #72]	; 0x48

	  HAL_ADC_Start_DMA(&hadc1, adc1, CONV_NUM);
 800135c:	2203      	movs	r2, #3
 800135e:	490a      	ldr	r1, [pc, #40]	; (8001388 <main+0x264>)
 8001360:	4807      	ldr	r0, [pc, #28]	; (8001380 <main+0x25c>)
 8001362:	f000 ff5d 	bl	8002220 <HAL_ADC_Start_DMA>
	  HAL_ADC_Start_DMA(&hadc2, adc2, CONV_NUM);
 8001366:	2203      	movs	r2, #3
 8001368:	4908      	ldr	r1, [pc, #32]	; (800138c <main+0x268>)
 800136a:	4806      	ldr	r0, [pc, #24]	; (8001384 <main+0x260>)
 800136c:	f000 ff58 	bl	8002220 <HAL_ADC_Start_DMA>
	  HAL_Delay(20);
 8001370:	2014      	movs	r0, #20
 8001372:	f000 fbe3 	bl	8001b3c <HAL_Delay>
	  if(adc1[0] > prog)
 8001376:	e728      	b.n	80011ca <main+0xa6>
 8001378:	200003b4 	.word	0x200003b4
 800137c:	20000400 	.word	0x20000400
 8001380:	20000258 	.word	0x20000258
 8001384:	20000208 	.word	0x20000208
 8001388:	20000340 	.word	0x20000340
 800138c:	20000348 	.word	0x20000348
 8001390:	08007da0 	.word	0x08007da0
 8001394:	20000338 	.word	0x20000338

08001398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b096      	sub	sp, #88	; 0x58
 800139c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800139e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013a2:	2228      	movs	r2, #40	; 0x28
 80013a4:	2100      	movs	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f004 ffbe 	bl	8006328 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013ac:	f107 031c 	add.w	r3, r7, #28
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
 80013c8:	611a      	str	r2, [r3, #16]
 80013ca:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013cc:	2302      	movs	r3, #2
 80013ce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013d0:	2301      	movs	r3, #1
 80013d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013d4:	2310      	movs	r3, #16
 80013d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013d8:	2302      	movs	r3, #2
 80013da:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013dc:	2300      	movs	r3, #0
 80013de:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80013e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80013e4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013ea:	4618      	mov	r0, r3
 80013ec:	f002 fb56 	bl	8003a9c <HAL_RCC_OscConfig>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <SystemClock_Config+0x62>
  {
    Error_Handler();
 80013f6:	f000 f827 	bl	8001448 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013fa:	230f      	movs	r3, #15
 80013fc:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013fe:	2302      	movs	r3, #2
 8001400:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001402:	2300      	movs	r3, #0
 8001404:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001406:	2300      	movs	r3, #0
 8001408:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	2100      	movs	r1, #0
 8001414:	4618      	mov	r0, r3
 8001416:	f003 fa49 	bl	80048ac <HAL_RCC_ClockConfig>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001420:	f000 f812 	bl	8001448 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001424:	2380      	movs	r3, #128	; 0x80
 8001426:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001428:	f44f 7380 	mov.w	r3, #256	; 0x100
 800142c:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	4618      	mov	r0, r3
 8001432:	f003 fc21 	bl	8004c78 <HAL_RCCEx_PeriphCLKConfig>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800143c:	f000 f804 	bl	8001448 <Error_Handler>
  }
}
 8001440:	bf00      	nop
 8001442:	3758      	adds	r7, #88	; 0x58
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}

08001448 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
	...

08001458 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 800145c:	4b1b      	ldr	r3, [pc, #108]	; (80014cc <MX_SPI1_Init+0x74>)
 800145e:	4a1c      	ldr	r2, [pc, #112]	; (80014d0 <MX_SPI1_Init+0x78>)
 8001460:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001462:	4b1a      	ldr	r3, [pc, #104]	; (80014cc <MX_SPI1_Init+0x74>)
 8001464:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001468:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800146a:	4b18      	ldr	r3, [pc, #96]	; (80014cc <MX_SPI1_Init+0x74>)
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001470:	4b16      	ldr	r3, [pc, #88]	; (80014cc <MX_SPI1_Init+0x74>)
 8001472:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001476:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001478:	4b14      	ldr	r3, [pc, #80]	; (80014cc <MX_SPI1_Init+0x74>)
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800147e:	4b13      	ldr	r3, [pc, #76]	; (80014cc <MX_SPI1_Init+0x74>)
 8001480:	2200      	movs	r2, #0
 8001482:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001484:	4b11      	ldr	r3, [pc, #68]	; (80014cc <MX_SPI1_Init+0x74>)
 8001486:	f44f 7200 	mov.w	r2, #512	; 0x200
 800148a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800148c:	4b0f      	ldr	r3, [pc, #60]	; (80014cc <MX_SPI1_Init+0x74>)
 800148e:	2200      	movs	r2, #0
 8001490:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001492:	4b0e      	ldr	r3, [pc, #56]	; (80014cc <MX_SPI1_Init+0x74>)
 8001494:	2200      	movs	r2, #0
 8001496:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001498:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <MX_SPI1_Init+0x74>)
 800149a:	2200      	movs	r2, #0
 800149c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800149e:	4b0b      	ldr	r3, [pc, #44]	; (80014cc <MX_SPI1_Init+0x74>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80014a4:	4b09      	ldr	r3, [pc, #36]	; (80014cc <MX_SPI1_Init+0x74>)
 80014a6:	2207      	movs	r2, #7
 80014a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014aa:	4b08      	ldr	r3, [pc, #32]	; (80014cc <MX_SPI1_Init+0x74>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014b0:	4b06      	ldr	r3, [pc, #24]	; (80014cc <MX_SPI1_Init+0x74>)
 80014b2:	2208      	movs	r2, #8
 80014b4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014b6:	4805      	ldr	r0, [pc, #20]	; (80014cc <MX_SPI1_Init+0x74>)
 80014b8:	f003 fd04 	bl	8004ec4 <HAL_SPI_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80014c2:	f7ff ffc1 	bl	8001448 <Error_Handler>
  }

}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000350 	.word	0x20000350
 80014d0:	40013000 	.word	0x40013000

080014d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b08a      	sub	sp, #40	; 0x28
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a1b      	ldr	r2, [pc, #108]	; (8001560 <HAL_SPI_MspInit+0x8c>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d12f      	bne.n	8001556 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014f6:	4b1b      	ldr	r3, [pc, #108]	; (8001564 <HAL_SPI_MspInit+0x90>)
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	4a1a      	ldr	r2, [pc, #104]	; (8001564 <HAL_SPI_MspInit+0x90>)
 80014fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001500:	6193      	str	r3, [r2, #24]
 8001502:	4b18      	ldr	r3, [pc, #96]	; (8001564 <HAL_SPI_MspInit+0x90>)
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800150a:	613b      	str	r3, [r7, #16]
 800150c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800150e:	4b15      	ldr	r3, [pc, #84]	; (8001564 <HAL_SPI_MspInit+0x90>)
 8001510:	695b      	ldr	r3, [r3, #20]
 8001512:	4a14      	ldr	r2, [pc, #80]	; (8001564 <HAL_SPI_MspInit+0x90>)
 8001514:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001518:	6153      	str	r3, [r2, #20]
 800151a:	4b12      	ldr	r3, [pc, #72]	; (8001564 <HAL_SPI_MspInit+0x90>)
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001526:	2338      	movs	r3, #56	; 0x38
 8001528:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	2302      	movs	r3, #2
 800152c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001532:	2303      	movs	r3, #3
 8001534:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001536:	2305      	movs	r3, #5
 8001538:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	4619      	mov	r1, r3
 8001540:	4809      	ldr	r0, [pc, #36]	; (8001568 <HAL_SPI_MspInit+0x94>)
 8001542:	f002 f921 	bl	8003788 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2100      	movs	r1, #0
 800154a:	2023      	movs	r0, #35	; 0x23
 800154c:	f001 ff11 	bl	8003372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001550:	2023      	movs	r0, #35	; 0x23
 8001552:	f001 ff2a 	bl	80033aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001556:	bf00      	nop
 8001558:	3728      	adds	r7, #40	; 0x28
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40013000 	.word	0x40013000
 8001564:	40021000 	.word	0x40021000
 8001568:	48000400 	.word	0x48000400

0800156c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001572:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <HAL_MspInit+0x44>)
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	4a0e      	ldr	r2, [pc, #56]	; (80015b0 <HAL_MspInit+0x44>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6193      	str	r3, [r2, #24]
 800157e:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <HAL_MspInit+0x44>)
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	607b      	str	r3, [r7, #4]
 8001588:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800158a:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <HAL_MspInit+0x44>)
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	4a08      	ldr	r2, [pc, #32]	; (80015b0 <HAL_MspInit+0x44>)
 8001590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001594:	61d3      	str	r3, [r2, #28]
 8001596:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <HAL_MspInit+0x44>)
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159e:	603b      	str	r3, [r7, #0]
 80015a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	40021000 	.word	0x40021000

080015b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80015b8:	bf00      	nop
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015c6:	e7fe      	b.n	80015c6 <HardFault_Handler+0x4>

080015c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015cc:	e7fe      	b.n	80015cc <MemManage_Handler+0x4>

080015ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ce:	b480      	push	{r7}
 80015d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015d2:	e7fe      	b.n	80015d2 <BusFault_Handler+0x4>

080015d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d8:	e7fe      	b.n	80015d8 <UsageFault_Handler+0x4>

080015da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015da:	b480      	push	{r7}
 80015dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015de:	bf00      	nop
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr

080015f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001608:	f000 fa78 	bl	8001afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}

08001610 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001614:	4802      	ldr	r0, [pc, #8]	; (8001620 <DMA1_Channel1_IRQHandler+0x10>)
 8001616:	f001 ffc6 	bl	80035a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	200002a8 	.word	0x200002a8

08001624 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001628:	4802      	ldr	r0, [pc, #8]	; (8001634 <DMA1_Channel2_IRQHandler+0x10>)
 800162a:	f001 ffbc 	bl	80035a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	200002ec 	.word	0x200002ec

08001638 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800163c:	4803      	ldr	r0, [pc, #12]	; (800164c <ADC1_2_IRQHandler+0x14>)
 800163e:	f000 fec9 	bl	80023d4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001642:	4803      	ldr	r0, [pc, #12]	; (8001650 <ADC1_2_IRQHandler+0x18>)
 8001644:	f000 fec6 	bl	80023d4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000258 	.word	0x20000258
 8001650:	20000208 	.word	0x20000208

08001654 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001658:	4802      	ldr	r0, [pc, #8]	; (8001664 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800165a:	f003 ff91 	bl	8005580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000400 	.word	0x20000400

08001668 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800166c:	4802      	ldr	r0, [pc, #8]	; (8001678 <TIM3_IRQHandler+0x10>)
 800166e:	f003 ff87 	bl	8005580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	200003b4 	.word	0x200003b4

0800167c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001680:	4802      	ldr	r0, [pc, #8]	; (800168c <SPI1_IRQHandler+0x10>)
 8001682:	f003 fcc3 	bl	800500c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20000350 	.word	0x20000350

08001690 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001698:	4a14      	ldr	r2, [pc, #80]	; (80016ec <_sbrk+0x5c>)
 800169a:	4b15      	ldr	r3, [pc, #84]	; (80016f0 <_sbrk+0x60>)
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a4:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <_sbrk+0x64>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d102      	bne.n	80016b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016ac:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <_sbrk+0x64>)
 80016ae:	4a12      	ldr	r2, [pc, #72]	; (80016f8 <_sbrk+0x68>)
 80016b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016b2:	4b10      	ldr	r3, [pc, #64]	; (80016f4 <_sbrk+0x64>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4413      	add	r3, r2
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	429a      	cmp	r2, r3
 80016be:	d207      	bcs.n	80016d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016c0:	f004 fe08 	bl	80062d4 <__errno>
 80016c4:	4602      	mov	r2, r0
 80016c6:	230c      	movs	r3, #12
 80016c8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80016ca:	f04f 33ff 	mov.w	r3, #4294967295
 80016ce:	e009      	b.n	80016e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016d0:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <_sbrk+0x64>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016d6:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <_sbrk+0x64>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	4a05      	ldr	r2, [pc, #20]	; (80016f4 <_sbrk+0x64>)
 80016e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016e2:	68fb      	ldr	r3, [r7, #12]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20003000 	.word	0x20003000
 80016f0:	00000400 	.word	0x00000400
 80016f4:	200001fc 	.word	0x200001fc
 80016f8:	20000458 	.word	0x20000458

080016fc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001700:	4b06      	ldr	r3, [pc, #24]	; (800171c <SystemInit+0x20>)
 8001702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001706:	4a05      	ldr	r2, [pc, #20]	; (800171c <SystemInit+0x20>)
 8001708:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800170c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	e000ed00 	.word	0xe000ed00

08001720 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim16;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08a      	sub	sp, #40	; 0x28
 8001724:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001726:	f107 031c 	add.w	r3, r7, #28
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001732:	463b      	mov	r3, r7
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
 8001740:	615a      	str	r2, [r3, #20]
 8001742:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8001744:	4b21      	ldr	r3, [pc, #132]	; (80017cc <MX_TIM3_Init+0xac>)
 8001746:	4a22      	ldr	r2, [pc, #136]	; (80017d0 <MX_TIM3_Init+0xb0>)
 8001748:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1599;
 800174a:	4b20      	ldr	r3, [pc, #128]	; (80017cc <MX_TIM3_Init+0xac>)
 800174c:	f240 623f 	movw	r2, #1599	; 0x63f
 8001750:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001752:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <MX_TIM3_Init+0xac>)
 8001754:	2200      	movs	r2, #0
 8001756:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001758:	4b1c      	ldr	r3, [pc, #112]	; (80017cc <MX_TIM3_Init+0xac>)
 800175a:	2263      	movs	r2, #99	; 0x63
 800175c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800175e:	4b1b      	ldr	r3, [pc, #108]	; (80017cc <MX_TIM3_Init+0xac>)
 8001760:	2200      	movs	r2, #0
 8001762:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001764:	4b19      	ldr	r3, [pc, #100]	; (80017cc <MX_TIM3_Init+0xac>)
 8001766:	2200      	movs	r2, #0
 8001768:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800176a:	4818      	ldr	r0, [pc, #96]	; (80017cc <MX_TIM3_Init+0xac>)
 800176c:	f003 fdc4 	bl	80052f8 <HAL_TIM_PWM_Init>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001776:	f7ff fe67 	bl	8001448 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800177a:	2300      	movs	r3, #0
 800177c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800177e:	2300      	movs	r3, #0
 8001780:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001782:	f107 031c 	add.w	r3, r7, #28
 8001786:	4619      	mov	r1, r3
 8001788:	4810      	ldr	r0, [pc, #64]	; (80017cc <MX_TIM3_Init+0xac>)
 800178a:	f004 fc9f 	bl	80060cc <HAL_TIMEx_MasterConfigSynchronization>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001794:	f7ff fe58 	bl	8001448 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001798:	2360      	movs	r3, #96	; 0x60
 800179a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017a0:	2300      	movs	r3, #0
 80017a2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017a4:	2300      	movs	r3, #0
 80017a6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017a8:	463b      	mov	r3, r7
 80017aa:	2208      	movs	r2, #8
 80017ac:	4619      	mov	r1, r3
 80017ae:	4807      	ldr	r0, [pc, #28]	; (80017cc <MX_TIM3_Init+0xac>)
 80017b0:	f004 f806 	bl	80057c0 <HAL_TIM_PWM_ConfigChannel>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80017ba:	f7ff fe45 	bl	8001448 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80017be:	4803      	ldr	r0, [pc, #12]	; (80017cc <MX_TIM3_Init+0xac>)
 80017c0:	f000 f8ce 	bl	8001960 <HAL_TIM_MspPostInit>

}
 80017c4:	bf00      	nop
 80017c6:	3728      	adds	r7, #40	; 0x28
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	200003b4 	.word	0x200003b4
 80017d0:	40000400 	.word	0x40000400

080017d4 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b092      	sub	sp, #72	; 0x48
 80017d8:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	605a      	str	r2, [r3, #4]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	60da      	str	r2, [r3, #12]
 80017e8:	611a      	str	r2, [r3, #16]
 80017ea:	615a      	str	r2, [r3, #20]
 80017ec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017ee:	463b      	mov	r3, r7
 80017f0:	222c      	movs	r2, #44	; 0x2c
 80017f2:	2100      	movs	r1, #0
 80017f4:	4618      	mov	r0, r3
 80017f6:	f004 fd97 	bl	8006328 <memset>

  htim16.Instance = TIM16;
 80017fa:	4b31      	ldr	r3, [pc, #196]	; (80018c0 <MX_TIM16_Init+0xec>)
 80017fc:	4a31      	ldr	r2, [pc, #196]	; (80018c4 <MX_TIM16_Init+0xf0>)
 80017fe:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1599;
 8001800:	4b2f      	ldr	r3, [pc, #188]	; (80018c0 <MX_TIM16_Init+0xec>)
 8001802:	f240 623f 	movw	r2, #1599	; 0x63f
 8001806:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001808:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <MX_TIM16_Init+0xec>)
 800180a:	2200      	movs	r2, #0
 800180c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 99;
 800180e:	4b2c      	ldr	r3, [pc, #176]	; (80018c0 <MX_TIM16_Init+0xec>)
 8001810:	2263      	movs	r2, #99	; 0x63
 8001812:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001814:	4b2a      	ldr	r3, [pc, #168]	; (80018c0 <MX_TIM16_Init+0xec>)
 8001816:	2200      	movs	r2, #0
 8001818:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800181a:	4b29      	ldr	r3, [pc, #164]	; (80018c0 <MX_TIM16_Init+0xec>)
 800181c:	2200      	movs	r2, #0
 800181e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001820:	4b27      	ldr	r3, [pc, #156]	; (80018c0 <MX_TIM16_Init+0xec>)
 8001822:	2200      	movs	r2, #0
 8001824:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001826:	4826      	ldr	r0, [pc, #152]	; (80018c0 <MX_TIM16_Init+0xec>)
 8001828:	f003 fd0f 	bl	800524a <HAL_TIM_Base_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8001832:	f7ff fe09 	bl	8001448 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8001836:	4822      	ldr	r0, [pc, #136]	; (80018c0 <MX_TIM16_Init+0xec>)
 8001838:	f003 fd5e 	bl	80052f8 <HAL_TIM_PWM_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8001842:	f7ff fe01 	bl	8001448 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001846:	2360      	movs	r3, #96	; 0x60
 8001848:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 800184a:	2300      	movs	r3, #0
 800184c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800184e:	2300      	movs	r3, #0
 8001850:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001852:	2300      	movs	r3, #0
 8001854:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001856:	2300      	movs	r3, #0
 8001858:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800185a:	2300      	movs	r3, #0
 800185c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800185e:	2300      	movs	r3, #0
 8001860:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001862:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001866:	2200      	movs	r2, #0
 8001868:	4619      	mov	r1, r3
 800186a:	4815      	ldr	r0, [pc, #84]	; (80018c0 <MX_TIM16_Init+0xec>)
 800186c:	f003 ffa8 	bl	80057c0 <HAL_TIM_PWM_ConfigChannel>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8001876:	f7ff fde7 	bl	8001448 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800187a:	2300      	movs	r3, #0
 800187c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800187e:	2300      	movs	r3, #0
 8001880:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001882:	2300      	movs	r3, #0
 8001884:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800188e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001892:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001898:	2300      	movs	r3, #0
 800189a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 800189c:	463b      	mov	r3, r7
 800189e:	4619      	mov	r1, r3
 80018a0:	4807      	ldr	r0, [pc, #28]	; (80018c0 <MX_TIM16_Init+0xec>)
 80018a2:	f004 fc81 	bl	80061a8 <HAL_TIMEx_ConfigBreakDeadTime>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 80018ac:	f7ff fdcc 	bl	8001448 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim16);
 80018b0:	4803      	ldr	r0, [pc, #12]	; (80018c0 <MX_TIM16_Init+0xec>)
 80018b2:	f000 f855 	bl	8001960 <HAL_TIM_MspPostInit>

}
 80018b6:	bf00      	nop
 80018b8:	3748      	adds	r7, #72	; 0x48
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	20000400 	.word	0x20000400
 80018c4:	40014400 	.word	0x40014400

080018c8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a0d      	ldr	r2, [pc, #52]	; (800190c <HAL_TIM_PWM_MspInit+0x44>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d113      	bne.n	8001902 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018da:	4b0d      	ldr	r3, [pc, #52]	; (8001910 <HAL_TIM_PWM_MspInit+0x48>)
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	4a0c      	ldr	r2, [pc, #48]	; (8001910 <HAL_TIM_PWM_MspInit+0x48>)
 80018e0:	f043 0302 	orr.w	r3, r3, #2
 80018e4:	61d3      	str	r3, [r2, #28]
 80018e6:	4b0a      	ldr	r3, [pc, #40]	; (8001910 <HAL_TIM_PWM_MspInit+0x48>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80018f2:	2200      	movs	r2, #0
 80018f4:	2100      	movs	r1, #0
 80018f6:	201d      	movs	r0, #29
 80018f8:	f001 fd3b 	bl	8003372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018fc:	201d      	movs	r0, #29
 80018fe:	f001 fd54 	bl	80033aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001902:	bf00      	nop
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40000400 	.word	0x40000400
 8001910:	40021000 	.word	0x40021000

08001914 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a0d      	ldr	r2, [pc, #52]	; (8001958 <HAL_TIM_Base_MspInit+0x44>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d113      	bne.n	800194e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001926:	4b0d      	ldr	r3, [pc, #52]	; (800195c <HAL_TIM_Base_MspInit+0x48>)
 8001928:	699b      	ldr	r3, [r3, #24]
 800192a:	4a0c      	ldr	r2, [pc, #48]	; (800195c <HAL_TIM_Base_MspInit+0x48>)
 800192c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001930:	6193      	str	r3, [r2, #24]
 8001932:	4b0a      	ldr	r3, [pc, #40]	; (800195c <HAL_TIM_Base_MspInit+0x48>)
 8001934:	699b      	ldr	r3, [r3, #24]
 8001936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]

    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800193e:	2200      	movs	r2, #0
 8001940:	2100      	movs	r1, #0
 8001942:	2019      	movs	r0, #25
 8001944:	f001 fd15 	bl	8003372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001948:	2019      	movs	r0, #25
 800194a:	f001 fd2e 	bl	80033aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800194e:	bf00      	nop
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40014400 	.word	0x40014400
 800195c:	40021000 	.word	0x40021000

08001960 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	; 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a23      	ldr	r2, [pc, #140]	; (8001a0c <HAL_TIM_MspPostInit+0xac>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d11c      	bne.n	80019bc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001982:	4b23      	ldr	r3, [pc, #140]	; (8001a10 <HAL_TIM_MspPostInit+0xb0>)
 8001984:	695b      	ldr	r3, [r3, #20]
 8001986:	4a22      	ldr	r2, [pc, #136]	; (8001a10 <HAL_TIM_MspPostInit+0xb0>)
 8001988:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800198c:	6153      	str	r3, [r2, #20]
 800198e:	4b20      	ldr	r3, [pc, #128]	; (8001a10 <HAL_TIM_MspPostInit+0xb0>)
 8001990:	695b      	ldr	r3, [r3, #20]
 8001992:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = PWM_M1_Pin;
 800199a:	2301      	movs	r3, #1
 800199c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199e:	2302      	movs	r3, #2
 80019a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a6:	2300      	movs	r3, #0
 80019a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019aa:	2302      	movs	r3, #2
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_M1_GPIO_Port, &GPIO_InitStruct);
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	4619      	mov	r1, r3
 80019b4:	4817      	ldr	r0, [pc, #92]	; (8001a14 <HAL_TIM_MspPostInit+0xb4>)
 80019b6:	f001 fee7 	bl	8003788 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 80019ba:	e022      	b.n	8001a02 <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM16)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a15      	ldr	r2, [pc, #84]	; (8001a18 <HAL_TIM_MspPostInit+0xb8>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d11d      	bne.n	8001a02 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c6:	4b12      	ldr	r3, [pc, #72]	; (8001a10 <HAL_TIM_MspPostInit+0xb0>)
 80019c8:	695b      	ldr	r3, [r3, #20]
 80019ca:	4a11      	ldr	r2, [pc, #68]	; (8001a10 <HAL_TIM_MspPostInit+0xb0>)
 80019cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019d0:	6153      	str	r3, [r2, #20]
 80019d2:	4b0f      	ldr	r3, [pc, #60]	; (8001a10 <HAL_TIM_MspPostInit+0xb0>)
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_M2_Pin;
 80019de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e4:	2302      	movs	r3, #2
 80019e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ec:	2300      	movs	r3, #0
 80019ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 80019f0:	2301      	movs	r3, #1
 80019f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_M2_GPIO_Port, &GPIO_InitStruct);
 80019f4:	f107 0314 	add.w	r3, r7, #20
 80019f8:	4619      	mov	r1, r3
 80019fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019fe:	f001 fec3 	bl	8003788 <HAL_GPIO_Init>
}
 8001a02:	bf00      	nop
 8001a04:	3728      	adds	r7, #40	; 0x28
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40000400 	.word	0x40000400
 8001a10:	40021000 	.word	0x40021000
 8001a14:	48000400 	.word	0x48000400
 8001a18:	40014400 	.word	0x40014400

08001a1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a54 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a20:	480d      	ldr	r0, [pc, #52]	; (8001a58 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a22:	490e      	ldr	r1, [pc, #56]	; (8001a5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a24:	4a0e      	ldr	r2, [pc, #56]	; (8001a60 <LoopForever+0xe>)
  movs r3, #0
 8001a26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a28:	e002      	b.n	8001a30 <LoopCopyDataInit>

08001a2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a2e:	3304      	adds	r3, #4

08001a30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a34:	d3f9      	bcc.n	8001a2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a36:	4a0b      	ldr	r2, [pc, #44]	; (8001a64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a38:	4c0b      	ldr	r4, [pc, #44]	; (8001a68 <LoopForever+0x16>)
  movs r3, #0
 8001a3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a3c:	e001      	b.n	8001a42 <LoopFillZerobss>

08001a3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a40:	3204      	adds	r2, #4

08001a42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a44:	d3fb      	bcc.n	8001a3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a46:	f7ff fe59 	bl	80016fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a4a:	f004 fc49 	bl	80062e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a4e:	f7ff fb69 	bl	8001124 <main>

08001a52 <LoopForever>:

LoopForever:
    b LoopForever
 8001a52:	e7fe      	b.n	8001a52 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a54:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001a58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a5c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001a60:	08008018 	.word	0x08008018
  ldr r2, =_sbss
 8001a64:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001a68:	20000454 	.word	0x20000454

08001a6c <CAN_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a6c:	e7fe      	b.n	8001a6c <CAN_RX0_IRQHandler>
	...

08001a70 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a74:	4b08      	ldr	r3, [pc, #32]	; (8001a98 <HAL_Init+0x28>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a07      	ldr	r2, [pc, #28]	; (8001a98 <HAL_Init+0x28>)
 8001a7a:	f043 0310 	orr.w	r3, r3, #16
 8001a7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a80:	2003      	movs	r0, #3
 8001a82:	f001 fc6b 	bl	800335c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a86:	2000      	movs	r0, #0
 8001a88:	f000 f808 	bl	8001a9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a8c:	f7ff fd6e 	bl	800156c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40022000 	.word	0x40022000

08001a9c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aa4:	4b12      	ldr	r3, [pc, #72]	; (8001af0 <HAL_InitTick+0x54>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <HAL_InitTick+0x58>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	4619      	mov	r1, r3
 8001aae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ab2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aba:	4618      	mov	r0, r3
 8001abc:	f001 fc83 	bl	80033c6 <HAL_SYSTICK_Config>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e00e      	b.n	8001ae8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b0f      	cmp	r3, #15
 8001ace:	d80a      	bhi.n	8001ae6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad8:	f001 fc4b 	bl	8003372 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001adc:	4a06      	ldr	r2, [pc, #24]	; (8001af8 <HAL_InitTick+0x5c>)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	e000      	b.n	8001ae8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20000000 	.word	0x20000000
 8001af4:	20000008 	.word	0x20000008
 8001af8:	20000004 	.word	0x20000004

08001afc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b00:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <HAL_IncTick+0x20>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	4b06      	ldr	r3, [pc, #24]	; (8001b20 <HAL_IncTick+0x24>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	4a04      	ldr	r2, [pc, #16]	; (8001b20 <HAL_IncTick+0x24>)
 8001b0e:	6013      	str	r3, [r2, #0]
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	20000008 	.word	0x20000008
 8001b20:	2000044c 	.word	0x2000044c

08001b24 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b28:	4b03      	ldr	r3, [pc, #12]	; (8001b38 <HAL_GetTick+0x14>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	2000044c 	.word	0x2000044c

08001b3c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b44:	f7ff ffee 	bl	8001b24 <HAL_GetTick>
 8001b48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b54:	d005      	beq.n	8001b62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b56:	4b09      	ldr	r3, [pc, #36]	; (8001b7c <HAL_Delay+0x40>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	4413      	add	r3, r2
 8001b60:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001b62:	bf00      	nop
 8001b64:	f7ff ffde 	bl	8001b24 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d8f7      	bhi.n	8001b64 <HAL_Delay+0x28>
  {
  }
}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20000008 	.word	0x20000008

08001b80 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001b88:	bf00      	nop
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b09a      	sub	sp, #104	; 0x68
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001bde:	2300      	movs	r3, #0
 8001be0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001be2:	2300      	movs	r3, #0
 8001be4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d101      	bne.n	8001bf0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e172      	b.n	8001ed6 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	691b      	ldr	r3, [r3, #16]
 8001bf4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	f003 0310 	and.w	r3, r3, #16
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d176      	bne.n	8001cf0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d152      	bne.n	8001cb0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f7ff f881 	bl	8000d2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d13b      	bne.n	8001cb0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f001 fa5f 	bl	80030fc <ADC_Disable>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c48:	f003 0310 	and.w	r3, r3, #16
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d12f      	bne.n	8001cb0 <HAL_ADC_Init+0xe0>
 8001c50:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d12b      	bne.n	8001cb0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c60:	f023 0302 	bic.w	r3, r3, #2
 8001c64:	f043 0202 	orr.w	r2, r3, #2
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	689a      	ldr	r2, [r3, #8]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c7a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	689a      	ldr	r2, [r3, #8]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c8a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c8c:	4b94      	ldr	r3, [pc, #592]	; (8001ee0 <HAL_ADC_Init+0x310>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a94      	ldr	r2, [pc, #592]	; (8001ee4 <HAL_ADC_Init+0x314>)
 8001c92:	fba2 2303 	umull	r2, r3, r2, r3
 8001c96:	0c9a      	lsrs	r2, r3, #18
 8001c98:	4613      	mov	r3, r2
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	4413      	add	r3, r2
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ca2:	e002      	b.n	8001caa <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d1f9      	bne.n	8001ca4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d007      	beq.n	8001cce <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001cc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ccc:	d110      	bne.n	8001cf0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	f023 0312 	bic.w	r3, r3, #18
 8001cd6:	f043 0210 	orr.w	r2, r3, #16
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce2:	f043 0201 	orr.w	r2, r3, #1
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf4:	f003 0310 	and.w	r3, r3, #16
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	f040 80df 	bne.w	8001ebc <HAL_ADC_Init+0x2ec>
 8001cfe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	f040 80da 	bne.w	8001ebc <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f040 80d2 	bne.w	8001ebc <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d20:	f043 0202 	orr.w	r2, r3, #2
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d28:	4b6f      	ldr	r3, [pc, #444]	; (8001ee8 <HAL_ADC_Init+0x318>)
 8001d2a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d34:	d102      	bne.n	8001d3c <HAL_ADC_Init+0x16c>
 8001d36:	4b6d      	ldr	r3, [pc, #436]	; (8001eec <HAL_ADC_Init+0x31c>)
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	e002      	b.n	8001d42 <HAL_ADC_Init+0x172>
 8001d3c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001d40:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f003 0303 	and.w	r3, r3, #3
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d108      	bne.n	8001d62 <HAL_ADC_Init+0x192>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d101      	bne.n	8001d62 <HAL_ADC_Init+0x192>
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e000      	b.n	8001d64 <HAL_ADC_Init+0x194>
 8001d62:	2300      	movs	r3, #0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d11c      	bne.n	8001da2 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d68:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d010      	beq.n	8001d90 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d107      	bne.n	8001d8a <HAL_ADC_Init+0x1ba>
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d101      	bne.n	8001d8a <HAL_ADC_Init+0x1ba>
 8001d86:	2301      	movs	r3, #1
 8001d88:	e000      	b.n	8001d8c <HAL_ADC_Init+0x1bc>
 8001d8a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d108      	bne.n	8001da2 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001d90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	431a      	orrs	r2, r3
 8001d9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001da0:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	7e5b      	ldrb	r3, [r3, #25]
 8001da6:	035b      	lsls	r3, r3, #13
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001dac:	2a01      	cmp	r2, #1
 8001dae:	d002      	beq.n	8001db6 <HAL_ADC_Init+0x1e6>
 8001db0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001db4:	e000      	b.n	8001db8 <HAL_ADC_Init+0x1e8>
 8001db6:	2200      	movs	r2, #0
 8001db8:	431a      	orrs	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d11b      	bne.n	8001e0e <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	7e5b      	ldrb	r3, [r3, #25]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d109      	bne.n	8001df2 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de2:	3b01      	subs	r3, #1
 8001de4:	045a      	lsls	r2, r3, #17
 8001de6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001de8:	4313      	orrs	r3, r2
 8001dea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dee:	663b      	str	r3, [r7, #96]	; 0x60
 8001df0:	e00d      	b.n	8001e0e <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001dfa:	f043 0220 	orr.w	r2, r3, #32
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e06:	f043 0201 	orr.w	r2, r3, #1
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d007      	beq.n	8001e26 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e22:	4313      	orrs	r3, r2
 8001e24:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f003 030c 	and.w	r3, r3, #12
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d114      	bne.n	8001e5e <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	6812      	ldr	r2, [r2, #0]
 8001e3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e42:	f023 0302 	bic.w	r3, r3, #2
 8001e46:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	7e1b      	ldrb	r3, [r3, #24]
 8001e4c:	039a      	lsls	r2, r3, #14
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	4313      	orrs	r3, r2
 8001e58:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68da      	ldr	r2, [r3, #12]
 8001e64:	4b22      	ldr	r3, [pc, #136]	; (8001ef0 <HAL_ADC_Init+0x320>)
 8001e66:	4013      	ands	r3, r2
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	6812      	ldr	r2, [r2, #0]
 8001e6c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001e6e:	430b      	orrs	r3, r1
 8001e70:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d10c      	bne.n	8001e94 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e80:	f023 010f 	bic.w	r1, r3, #15
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69db      	ldr	r3, [r3, #28]
 8001e88:	1e5a      	subs	r2, r3, #1
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	631a      	str	r2, [r3, #48]	; 0x30
 8001e92:	e007      	b.n	8001ea4 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f022 020f 	bic.w	r2, r2, #15
 8001ea2:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eae:	f023 0303 	bic.w	r3, r3, #3
 8001eb2:	f043 0201 	orr.w	r2, r3, #1
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	641a      	str	r2, [r3, #64]	; 0x40
 8001eba:	e00a      	b.n	8001ed2 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec0:	f023 0312 	bic.w	r3, r3, #18
 8001ec4:	f043 0210 	orr.w	r2, r3, #16
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001ecc:	2301      	movs	r3, #1
 8001ece:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001ed2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3768      	adds	r7, #104	; 0x68
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000000 	.word	0x20000000
 8001ee4:	431bde83 	.word	0x431bde83
 8001ee8:	50000300 	.word	0x50000300
 8001eec:	50000100 	.word	0x50000100
 8001ef0:	fff0c007 	.word	0xfff0c007

08001ef4 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001efc:	2300      	movs	r3, #0
 8001efe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f003 0304 	and.w	r3, r3, #4
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	f040 809c 	bne.w	8002048 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d101      	bne.n	8001f1e <HAL_ADC_Start+0x2a>
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	e097      	b.n	800204e <HAL_ADC_Start+0x15a>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2201      	movs	r2, #1
 8001f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f001 f88a 	bl	8003040 <ADC_Enable>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f30:	7bfb      	ldrb	r3, [r7, #15]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f040 8083 	bne.w	800203e <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f40:	f023 0301 	bic.w	r3, r3, #1
 8001f44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f4c:	4b42      	ldr	r3, [pc, #264]	; (8002058 <HAL_ADC_Start+0x164>)
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f003 031f 	and.w	r3, r3, #31
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d004      	beq.n	8001f62 <HAL_ADC_Start+0x6e>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f60:	d115      	bne.n	8001f8e <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d027      	beq.n	8001fcc <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f84:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001f8c:	e01e      	b.n	8001fcc <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fa2:	d004      	beq.n	8001fae <HAL_ADC_Start+0xba>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a2c      	ldr	r2, [pc, #176]	; (800205c <HAL_ADC_Start+0x168>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d10e      	bne.n	8001fcc <HAL_ADC_Start+0xd8>
 8001fae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d007      	beq.n	8001fcc <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fc4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fd8:	d106      	bne.n	8001fe8 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	f023 0206 	bic.w	r2, r3, #6
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	645a      	str	r2, [r3, #68]	; 0x44
 8001fe6:	e002      	b.n	8001fee <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	221c      	movs	r2, #28
 8001ffc:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001ffe:	4b16      	ldr	r3, [pc, #88]	; (8002058 <HAL_ADC_Start+0x164>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 031f 	and.w	r3, r3, #31
 8002006:	2b00      	cmp	r3, #0
 8002008:	d010      	beq.n	800202c <HAL_ADC_Start+0x138>
 800200a:	4b13      	ldr	r3, [pc, #76]	; (8002058 <HAL_ADC_Start+0x164>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f003 031f 	and.w	r3, r3, #31
 8002012:	2b05      	cmp	r3, #5
 8002014:	d00a      	beq.n	800202c <HAL_ADC_Start+0x138>
 8002016:	4b10      	ldr	r3, [pc, #64]	; (8002058 <HAL_ADC_Start+0x164>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f003 031f 	and.w	r3, r3, #31
 800201e:	2b09      	cmp	r3, #9
 8002020:	d004      	beq.n	800202c <HAL_ADC_Start+0x138>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800202a:	d10f      	bne.n	800204c <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 0204 	orr.w	r2, r2, #4
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	e006      	b.n	800204c <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002046:	e001      	b.n	800204c <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002048:	2302      	movs	r3, #2
 800204a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800204c:	7bfb      	ldrb	r3, [r7, #15]
}
 800204e:	4618      	mov	r0, r3
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	50000300 	.word	0x50000300
 800205c:	50000100 	.word	0x50000100

08002060 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002068:	2300      	movs	r3, #0
 800206a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f003 0304 	and.w	r3, r3, #4
 8002076:	2b00      	cmp	r3, #0
 8002078:	f040 80c6 	bne.w	8002208 <HAL_ADC_Start_IT+0x1a8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_ADC_Start_IT+0x2a>
 8002086:	2302      	movs	r3, #2
 8002088:	e0c1      	b.n	800220e <HAL_ADC_Start_IT+0x1ae>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f000 ffd4 	bl	8003040 <ADC_Enable>
 8002098:	4603      	mov	r3, r0
 800209a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800209c:	7bfb      	ldrb	r3, [r7, #15]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	f040 80ad 	bne.w	80021fe <HAL_ADC_Start_IT+0x19e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80020ac:	f023 0301 	bic.w	r3, r3, #1
 80020b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80020b8:	4b57      	ldr	r3, [pc, #348]	; (8002218 <HAL_ADC_Start_IT+0x1b8>)
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f003 031f 	and.w	r3, r3, #31
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d004      	beq.n	80020ce <HAL_ADC_Start_IT+0x6e>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020cc:	d115      	bne.n	80020fa <HAL_ADC_Start_IT+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d027      	beq.n	8002138 <HAL_ADC_Start_IT+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020f0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80020f8:	e01e      	b.n	8002138 <HAL_ADC_Start_IT+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800210e:	d004      	beq.n	800211a <HAL_ADC_Start_IT+0xba>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a41      	ldr	r2, [pc, #260]	; (800221c <HAL_ADC_Start_IT+0x1bc>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d10e      	bne.n	8002138 <HAL_ADC_Start_IT+0xd8>
 800211a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d007      	beq.n	8002138 <HAL_ADC_Start_IT+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002130:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002140:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002144:	d106      	bne.n	8002154 <HAL_ADC_Start_IT+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214a:	f023 0206 	bic.w	r2, r3, #6
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	645a      	str	r2, [r3, #68]	; 0x44
 8002152:	e002      	b.n	800215a <HAL_ADC_Start_IT+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	221c      	movs	r2, #28
 8002168:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	2b08      	cmp	r3, #8
 8002170:	d110      	bne.n	8002194 <HAL_ADC_Start_IT+0x134>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 0204 	bic.w	r2, r2, #4
 8002180:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	685a      	ldr	r2, [r3, #4]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f042 0208 	orr.w	r2, r2, #8
 8002190:	605a      	str	r2, [r3, #4]
          break;
 8002192:	e008      	b.n	80021a6 <HAL_ADC_Start_IT+0x146>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	685a      	ldr	r2, [r3, #4]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f042 020c 	orr.w	r2, r2, #12
 80021a2:	605a      	str	r2, [r3, #4]
          break;
 80021a4:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d107      	bne.n	80021be <HAL_ADC_Start_IT+0x15e>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	685a      	ldr	r2, [r3, #4]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f022 0210 	bic.w	r2, r2, #16
 80021bc:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80021be:	4b16      	ldr	r3, [pc, #88]	; (8002218 <HAL_ADC_Start_IT+0x1b8>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 031f 	and.w	r3, r3, #31
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d010      	beq.n	80021ec <HAL_ADC_Start_IT+0x18c>
 80021ca:	4b13      	ldr	r3, [pc, #76]	; (8002218 <HAL_ADC_Start_IT+0x1b8>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f003 031f 	and.w	r3, r3, #31
 80021d2:	2b05      	cmp	r3, #5
 80021d4:	d00a      	beq.n	80021ec <HAL_ADC_Start_IT+0x18c>
 80021d6:	4b10      	ldr	r3, [pc, #64]	; (8002218 <HAL_ADC_Start_IT+0x1b8>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f003 031f 	and.w	r3, r3, #31
 80021de:	2b09      	cmp	r3, #9
 80021e0:	d004      	beq.n	80021ec <HAL_ADC_Start_IT+0x18c>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021ea:	d10f      	bne.n	800220c <HAL_ADC_Start_IT+0x1ac>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f042 0204 	orr.w	r2, r2, #4
 80021fa:	609a      	str	r2, [r3, #8]
 80021fc:	e006      	b.n	800220c <HAL_ADC_Start_IT+0x1ac>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002206:	e001      	b.n	800220c <HAL_ADC_Start_IT+0x1ac>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002208:	2302      	movs	r3, #2
 800220a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800220c:	7bfb      	ldrb	r3, [r7, #15]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	50000300 	.word	0x50000300
 800221c:	50000100 	.word	0x50000100

08002220 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800222c:	2300      	movs	r3, #0
 800222e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f003 0304 	and.w	r3, r3, #4
 800223a:	2b00      	cmp	r3, #0
 800223c:	f040 80b9 	bne.w	80023b2 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002246:	2b01      	cmp	r3, #1
 8002248:	d101      	bne.n	800224e <HAL_ADC_Start_DMA+0x2e>
 800224a:	2302      	movs	r3, #2
 800224c:	e0b4      	b.n	80023b8 <HAL_ADC_Start_DMA+0x198>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2201      	movs	r2, #1
 8002252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002256:	4b5a      	ldr	r3, [pc, #360]	; (80023c0 <HAL_ADC_Start_DMA+0x1a0>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 031f 	and.w	r3, r3, #31
 800225e:	2b00      	cmp	r3, #0
 8002260:	f040 80a0 	bne.w	80023a4 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002264:	68f8      	ldr	r0, [r7, #12]
 8002266:	f000 feeb 	bl	8003040 <ADC_Enable>
 800226a:	4603      	mov	r3, r0
 800226c:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800226e:	7dfb      	ldrb	r3, [r7, #23]
 8002270:	2b00      	cmp	r3, #0
 8002272:	f040 8092 	bne.w	800239a <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800227e:	f023 0301 	bic.w	r3, r3, #1
 8002282:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800228a:	4b4d      	ldr	r3, [pc, #308]	; (80023c0 <HAL_ADC_Start_DMA+0x1a0>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 031f 	and.w	r3, r3, #31
 8002292:	2b00      	cmp	r3, #0
 8002294:	d004      	beq.n	80022a0 <HAL_ADC_Start_DMA+0x80>
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800229e:	d115      	bne.n	80022cc <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d027      	beq.n	800230a <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80022ca:	e01e      	b.n	800230a <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022e0:	d004      	beq.n	80022ec <HAL_ADC_Start_DMA+0xcc>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a37      	ldr	r2, [pc, #220]	; (80023c4 <HAL_ADC_Start_DMA+0x1a4>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d10e      	bne.n	800230a <HAL_ADC_Start_DMA+0xea>
 80022ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d007      	beq.n	800230a <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002302:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002312:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002316:	d106      	bne.n	8002326 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800231c:	f023 0206 	bic.w	r2, r3, #6
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	645a      	str	r2, [r3, #68]	; 0x44
 8002324:	e002      	b.n	800232c <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2200      	movs	r2, #0
 800232a:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002338:	4a23      	ldr	r2, [pc, #140]	; (80023c8 <HAL_ADC_Start_DMA+0x1a8>)
 800233a:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002340:	4a22      	ldr	r2, [pc, #136]	; (80023cc <HAL_ADC_Start_DMA+0x1ac>)
 8002342:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002348:	4a21      	ldr	r2, [pc, #132]	; (80023d0 <HAL_ADC_Start_DMA+0x1b0>)
 800234a:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	221c      	movs	r2, #28
 8002352:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	685a      	ldr	r2, [r3, #4]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f042 0210 	orr.w	r2, r2, #16
 8002362:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68da      	ldr	r2, [r3, #12]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f042 0201 	orr.w	r2, r2, #1
 8002372:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	3340      	adds	r3, #64	; 0x40
 800237e:	4619      	mov	r1, r3
 8002380:	68ba      	ldr	r2, [r7, #8]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f001 f872 	bl	800346c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	689a      	ldr	r2, [r3, #8]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f042 0204 	orr.w	r2, r2, #4
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	e00d      	b.n	80023b6 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80023a2:	e008      	b.n	80023b6 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80023b0:	e001      	b.n	80023b6 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80023b2:	2302      	movs	r3, #2
 80023b4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80023b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3718      	adds	r7, #24
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	50000300 	.word	0x50000300
 80023c4:	50000100 	.word	0x50000100
 80023c8:	08002f75 	.word	0x08002f75
 80023cc:	08002fef 	.word	0x08002fef
 80023d0:	0800300b 	.word	0x0800300b

080023d4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80023dc:	2300      	movs	r3, #0
 80023de:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 80023e4:	2300      	movs	r3, #0
 80023e6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	d106      	bne.n	8002404 <HAL_ADC_IRQHandler+0x30>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 0304 	and.w	r3, r3, #4
 8002400:	2b04      	cmp	r3, #4
 8002402:	d00d      	beq.n	8002420 <HAL_ADC_IRQHandler+0x4c>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 800240e:	2b08      	cmp	r3, #8
 8002410:	d17a      	bne.n	8002508 <HAL_ADC_IRQHandler+0x134>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f003 0308 	and.w	r3, r3, #8
 800241c:	2b08      	cmp	r3, #8
 800241e:	d173      	bne.n	8002508 <HAL_ADC_IRQHandler+0x134>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	f003 0310 	and.w	r3, r3, #16
 8002428:	2b00      	cmp	r3, #0
 800242a:	d105      	bne.n	8002438 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002430:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002438:	4b88      	ldr	r3, [pc, #544]	; (800265c <HAL_ADC_IRQHandler+0x288>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f003 031f 	and.w	r3, r3, #31
 8002440:	2b00      	cmp	r3, #0
 8002442:	d010      	beq.n	8002466 <HAL_ADC_IRQHandler+0x92>
 8002444:	4b85      	ldr	r3, [pc, #532]	; (800265c <HAL_ADC_IRQHandler+0x288>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f003 031f 	and.w	r3, r3, #31
 800244c:	2b05      	cmp	r3, #5
 800244e:	d00a      	beq.n	8002466 <HAL_ADC_IRQHandler+0x92>
 8002450:	4b82      	ldr	r3, [pc, #520]	; (800265c <HAL_ADC_IRQHandler+0x288>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f003 031f 	and.w	r3, r3, #31
 8002458:	2b09      	cmp	r3, #9
 800245a:	d004      	beq.n	8002466 <HAL_ADC_IRQHandler+0x92>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002464:	d104      	bne.n	8002470 <HAL_ADC_IRQHandler+0x9c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	613b      	str	r3, [r7, #16]
 800246e:	e003      	b.n	8002478 <HAL_ADC_IRQHandler+0xa4>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002470:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002482:	2b00      	cmp	r3, #0
 8002484:	d139      	bne.n	80024fa <HAL_ADC_IRQHandler+0x126>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 800248c:	2b00      	cmp	r3, #0
 800248e:	d134      	bne.n	80024fa <HAL_ADC_IRQHandler+0x126>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0308 	and.w	r3, r3, #8
 800249a:	2b08      	cmp	r3, #8
 800249c:	d12d      	bne.n	80024fa <HAL_ADC_IRQHandler+0x126>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d11a      	bne.n	80024e2 <HAL_ADC_IRQHandler+0x10e>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	685a      	ldr	r2, [r3, #4]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f022 020c 	bic.w	r2, r2, #12
 80024ba:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d112      	bne.n	80024fa <HAL_ADC_IRQHandler+0x126>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	f043 0201 	orr.w	r2, r3, #1
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	641a      	str	r2, [r3, #64]	; 0x40
 80024e0:	e00b      	b.n	80024fa <HAL_ADC_IRQHandler+0x126>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	f043 0210 	orr.w	r2, r3, #16
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f2:	f043 0201 	orr.w	r2, r3, #1
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff fb40 	bl	8001b80 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	220c      	movs	r2, #12
 8002506:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0320 	and.w	r3, r3, #32
 8002512:	2b20      	cmp	r3, #32
 8002514:	d106      	bne.n	8002524 <HAL_ADC_IRQHandler+0x150>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f003 0320 	and.w	r3, r3, #32
 8002520:	2b20      	cmp	r3, #32
 8002522:	d00f      	beq.n	8002544 <HAL_ADC_IRQHandler+0x170>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 800252e:	2b40      	cmp	r3, #64	; 0x40
 8002530:	f040 80a9 	bne.w	8002686 <HAL_ADC_IRQHandler+0x2b2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800253e:	2b40      	cmp	r3, #64	; 0x40
 8002540:	f040 80a1 	bne.w	8002686 <HAL_ADC_IRQHandler+0x2b2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002548:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002550:	4b42      	ldr	r3, [pc, #264]	; (800265c <HAL_ADC_IRQHandler+0x288>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 031f 	and.w	r3, r3, #31
 8002558:	2b00      	cmp	r3, #0
 800255a:	d010      	beq.n	800257e <HAL_ADC_IRQHandler+0x1aa>
 800255c:	4b3f      	ldr	r3, [pc, #252]	; (800265c <HAL_ADC_IRQHandler+0x288>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f003 031f 	and.w	r3, r3, #31
 8002564:	2b05      	cmp	r3, #5
 8002566:	d00a      	beq.n	800257e <HAL_ADC_IRQHandler+0x1aa>
 8002568:	4b3c      	ldr	r3, [pc, #240]	; (800265c <HAL_ADC_IRQHandler+0x288>)
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f003 031f 	and.w	r3, r3, #31
 8002570:	2b09      	cmp	r3, #9
 8002572:	d004      	beq.n	800257e <HAL_ADC_IRQHandler+0x1aa>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800257c:	d104      	bne.n	8002588 <HAL_ADC_IRQHandler+0x1b4>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	613b      	str	r3, [r7, #16]
 8002586:	e003      	b.n	8002590 <HAL_ADC_IRQHandler+0x1bc>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002588:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002596:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d16c      	bne.n	8002678 <HAL_ADC_IRQHandler+0x2a4>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d00b      	beq.n	80025c0 <HAL_ADC_IRQHandler+0x1ec>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d160      	bne.n	8002678 <HAL_ADC_IRQHandler+0x2a4>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d15b      	bne.n	8002678 <HAL_ADC_IRQHandler+0x2a4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ca:	2b40      	cmp	r3, #64	; 0x40
 80025cc:	d154      	bne.n	8002678 <HAL_ADC_IRQHandler+0x2a4>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80025ce:	4b23      	ldr	r3, [pc, #140]	; (800265c <HAL_ADC_IRQHandler+0x288>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f003 031f 	and.w	r3, r3, #31
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d010      	beq.n	80025fc <HAL_ADC_IRQHandler+0x228>
 80025da:	4b20      	ldr	r3, [pc, #128]	; (800265c <HAL_ADC_IRQHandler+0x288>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	f003 031f 	and.w	r3, r3, #31
 80025e2:	2b06      	cmp	r3, #6
 80025e4:	d00a      	beq.n	80025fc <HAL_ADC_IRQHandler+0x228>
 80025e6:	4b1d      	ldr	r3, [pc, #116]	; (800265c <HAL_ADC_IRQHandler+0x288>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f003 031f 	and.w	r3, r3, #31
 80025ee:	2b07      	cmp	r3, #7
 80025f0:	d004      	beq.n	80025fc <HAL_ADC_IRQHandler+0x228>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025fa:	d104      	bne.n	8002606 <HAL_ADC_IRQHandler+0x232>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	e003      	b.n	800260e <HAL_ADC_IRQHandler+0x23a>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002606:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d12f      	bne.n	8002678 <HAL_ADC_IRQHandler+0x2a4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f003 0308 	and.w	r3, r3, #8
 8002622:	2b00      	cmp	r3, #0
 8002624:	d11c      	bne.n	8002660 <HAL_ADC_IRQHandler+0x28c>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	685a      	ldr	r2, [r3, #4]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002634:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800264a:	2b00      	cmp	r3, #0
 800264c:	d114      	bne.n	8002678 <HAL_ADC_IRQHandler+0x2a4>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	f043 0201 	orr.w	r2, r3, #1
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	641a      	str	r2, [r3, #64]	; 0x40
 800265a:	e00d      	b.n	8002678 <HAL_ADC_IRQHandler+0x2a4>
 800265c:	50000300 	.word	0x50000300
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002664:	f043 0210 	orr.w	r2, r3, #16
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002670:	f043 0201 	orr.w	r2, r3, #1
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f000 f8cb 	bl	8002814 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2260      	movs	r2, #96	; 0x60
 8002684:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002690:	2b80      	cmp	r3, #128	; 0x80
 8002692:	d113      	bne.n	80026bc <HAL_ADC_IRQHandler+0x2e8>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800269e:	2b80      	cmp	r3, #128	; 0x80
 80026a0:	d10c      	bne.n	80026bc <HAL_ADC_IRQHandler+0x2e8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f7ff fa7a 	bl	8001ba8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2280      	movs	r2, #128	; 0x80
 80026ba:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026ca:	d115      	bne.n	80026f8 <HAL_ADC_IRQHandler+0x324>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026da:	d10d      	bne.n	80026f8 <HAL_ADC_IRQHandler+0x324>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f000 f8a7 	bl	800283c <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026f6:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002702:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002706:	d115      	bne.n	8002734 <HAL_ADC_IRQHandler+0x360>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002712:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002716:	d10d      	bne.n	8002734 <HAL_ADC_IRQHandler+0x360>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f000 f893 	bl	8002850 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002732:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0310 	and.w	r3, r3, #16
 800273e:	2b10      	cmp	r3, #16
 8002740:	d13d      	bne.n	80027be <HAL_ADC_IRQHandler+0x3ea>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f003 0310 	and.w	r3, r3, #16
 800274c:	2b10      	cmp	r3, #16
 800274e:	d136      	bne.n	80027be <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002754:	2b01      	cmp	r3, #1
 8002756:	d102      	bne.n	800275e <HAL_ADC_IRQHandler+0x38a>
    {
      overrun_error = 1U;
 8002758:	2301      	movs	r3, #1
 800275a:	617b      	str	r3, [r7, #20]
 800275c:	e019      	b.n	8002792 <HAL_ADC_IRQHandler+0x3be>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800275e:	4b2c      	ldr	r3, [pc, #176]	; (8002810 <HAL_ADC_IRQHandler+0x43c>)
 8002760:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 031f 	and.w	r3, r3, #31
 800276a:	2b00      	cmp	r3, #0
 800276c:	d109      	bne.n	8002782 <HAL_ADC_IRQHandler+0x3ae>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	2b01      	cmp	r3, #1
 800277a:	d10a      	bne.n	8002792 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 800277c:	2301      	movs	r3, #1
 800277e:	617b      	str	r3, [r7, #20]
 8002780:	e007      	b.n	8002792 <HAL_ADC_IRQHandler+0x3be>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 800278e:	2301      	movs	r3, #1
 8002790:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d10e      	bne.n	80027b6 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a8:	f043 0202 	orr.w	r2, r3, #2
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7ff fa03 	bl	8001bbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2210      	movs	r2, #16
 80027bc:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027cc:	d11b      	bne.n	8002806 <HAL_ADC_IRQHandler+0x432>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027dc:	d113      	bne.n	8002806 <HAL_ADC_IRQHandler+0x432>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e2:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ee:	f043 0208 	orr.w	r2, r3, #8
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027fe:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f000 f811 	bl	8002828 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8002806:	bf00      	nop
 8002808:	3718      	adds	r7, #24
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	50000300 	.word	0x50000300

08002814 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002864:	b480      	push	{r7}
 8002866:	b09b      	sub	sp, #108	; 0x6c
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800286e:	2300      	movs	r3, #0
 8002870:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002874:	2300      	movs	r3, #0
 8002876:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800287e:	2b01      	cmp	r3, #1
 8002880:	d101      	bne.n	8002886 <HAL_ADC_ConfigChannel+0x22>
 8002882:	2302      	movs	r3, #2
 8002884:	e2a5      	b.n	8002dd2 <HAL_ADC_ConfigChannel+0x56e>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b00      	cmp	r3, #0
 800289a:	f040 8289 	bne.w	8002db0 <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	2b04      	cmp	r3, #4
 80028a4:	d81c      	bhi.n	80028e0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	4613      	mov	r3, r2
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	4413      	add	r3, r2
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	461a      	mov	r2, r3
 80028ba:	231f      	movs	r3, #31
 80028bc:	4093      	lsls	r3, r2
 80028be:	43db      	mvns	r3, r3
 80028c0:	4019      	ands	r1, r3
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	6818      	ldr	r0, [r3, #0]
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685a      	ldr	r2, [r3, #4]
 80028ca:	4613      	mov	r3, r2
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	4413      	add	r3, r2
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	fa00 f203 	lsl.w	r2, r0, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	430a      	orrs	r2, r1
 80028dc:	631a      	str	r2, [r3, #48]	; 0x30
 80028de:	e063      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	2b09      	cmp	r3, #9
 80028e6:	d81e      	bhi.n	8002926 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	4613      	mov	r3, r2
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	4413      	add	r3, r2
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	3b1e      	subs	r3, #30
 80028fc:	221f      	movs	r2, #31
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	43db      	mvns	r3, r3
 8002904:	4019      	ands	r1, r3
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	6818      	ldr	r0, [r3, #0]
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685a      	ldr	r2, [r3, #4]
 800290e:	4613      	mov	r3, r2
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	4413      	add	r3, r2
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	3b1e      	subs	r3, #30
 8002918:	fa00 f203 	lsl.w	r2, r0, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	430a      	orrs	r2, r1
 8002922:	635a      	str	r2, [r3, #52]	; 0x34
 8002924:	e040      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	2b0e      	cmp	r3, #14
 800292c:	d81e      	bhi.n	800296c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	4613      	mov	r3, r2
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4413      	add	r3, r2
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	3b3c      	subs	r3, #60	; 0x3c
 8002942:	221f      	movs	r2, #31
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	43db      	mvns	r3, r3
 800294a:	4019      	ands	r1, r3
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	6818      	ldr	r0, [r3, #0]
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	4613      	mov	r3, r2
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	4413      	add	r3, r2
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	3b3c      	subs	r3, #60	; 0x3c
 800295e:	fa00 f203 	lsl.w	r2, r0, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	639a      	str	r2, [r3, #56]	; 0x38
 800296a:	e01d      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	4613      	mov	r3, r2
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	4413      	add	r3, r2
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	3b5a      	subs	r3, #90	; 0x5a
 8002980:	221f      	movs	r2, #31
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	43db      	mvns	r3, r3
 8002988:	4019      	ands	r1, r3
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	6818      	ldr	r0, [r3, #0]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	4613      	mov	r3, r2
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	4413      	add	r3, r2
 8002998:	005b      	lsls	r3, r3, #1
 800299a:	3b5a      	subs	r3, #90	; 0x5a
 800299c:	fa00 f203 	lsl.w	r2, r0, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	430a      	orrs	r2, r1
 80029a6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	f003 030c 	and.w	r3, r3, #12
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	f040 80e5 	bne.w	8002b82 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2b09      	cmp	r3, #9
 80029be:	d91c      	bls.n	80029fa <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6999      	ldr	r1, [r3, #24]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	4613      	mov	r3, r2
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	4413      	add	r3, r2
 80029d0:	3b1e      	subs	r3, #30
 80029d2:	2207      	movs	r2, #7
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	4019      	ands	r1, r3
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	6898      	ldr	r0, [r3, #8]
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	4613      	mov	r3, r2
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	4413      	add	r3, r2
 80029ea:	3b1e      	subs	r3, #30
 80029ec:	fa00 f203 	lsl.w	r2, r0, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	430a      	orrs	r2, r1
 80029f6:	619a      	str	r2, [r3, #24]
 80029f8:	e019      	b.n	8002a2e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6959      	ldr	r1, [r3, #20]
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4613      	mov	r3, r2
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	4413      	add	r3, r2
 8002a0a:	2207      	movs	r2, #7
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	43db      	mvns	r3, r3
 8002a12:	4019      	ands	r1, r3
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	6898      	ldr	r0, [r3, #8]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	4413      	add	r3, r2
 8002a22:	fa00 f203 	lsl.w	r2, r0, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	695a      	ldr	r2, [r3, #20]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	08db      	lsrs	r3, r3, #3
 8002a3a:	f003 0303 	and.w	r3, r3, #3
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	2b03      	cmp	r3, #3
 8002a4e:	d84f      	bhi.n	8002af0 <HAL_ADC_ConfigChannel+0x28c>
 8002a50:	a201      	add	r2, pc, #4	; (adr r2, 8002a58 <HAL_ADC_ConfigChannel+0x1f4>)
 8002a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a56:	bf00      	nop
 8002a58:	08002a69 	.word	0x08002a69
 8002a5c:	08002a8b 	.word	0x08002a8b
 8002a60:	08002aad 	.word	0x08002aad
 8002a64:	08002acf 	.word	0x08002acf
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002a6e:	4b9e      	ldr	r3, [pc, #632]	; (8002ce8 <HAL_ADC_ConfigChannel+0x484>)
 8002a70:	4013      	ands	r3, r2
 8002a72:	683a      	ldr	r2, [r7, #0]
 8002a74:	6812      	ldr	r2, [r2, #0]
 8002a76:	0691      	lsls	r1, r2, #26
 8002a78:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	431a      	orrs	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002a86:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002a88:	e07e      	b.n	8002b88 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002a90:	4b95      	ldr	r3, [pc, #596]	; (8002ce8 <HAL_ADC_ConfigChannel+0x484>)
 8002a92:	4013      	ands	r3, r2
 8002a94:	683a      	ldr	r2, [r7, #0]
 8002a96:	6812      	ldr	r2, [r2, #0]
 8002a98:	0691      	lsls	r1, r2, #26
 8002a9a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002aa8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002aaa:	e06d      	b.n	8002b88 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002ab2:	4b8d      	ldr	r3, [pc, #564]	; (8002ce8 <HAL_ADC_ConfigChannel+0x484>)
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	683a      	ldr	r2, [r7, #0]
 8002ab8:	6812      	ldr	r2, [r2, #0]
 8002aba:	0691      	lsls	r1, r2, #26
 8002abc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002abe:	430a      	orrs	r2, r1
 8002ac0:	431a      	orrs	r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002aca:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002acc:	e05c      	b.n	8002b88 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002ad4:	4b84      	ldr	r3, [pc, #528]	; (8002ce8 <HAL_ADC_ConfigChannel+0x484>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	6812      	ldr	r2, [r2, #0]
 8002adc:	0691      	lsls	r1, r2, #26
 8002ade:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	431a      	orrs	r2, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002aec:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002aee:	e04b      	b.n	8002b88 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002af6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	069b      	lsls	r3, r3, #26
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d107      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b12:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b1a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	069b      	lsls	r3, r3, #26
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d107      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b36:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	069b      	lsls	r3, r3, #26
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d107      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b5a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b62:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	069b      	lsls	r3, r3, #26
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d10a      	bne.n	8002b86 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b7e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002b80:	e001      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002b82:	bf00      	nop
 8002b84:	e000      	b.n	8002b88 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002b86:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 0303 	and.w	r3, r3, #3
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d108      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0x344>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d101      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0x344>
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e000      	b.n	8002baa <HAL_ADC_ConfigChannel+0x346>
 8002ba8:	2300      	movs	r3, #0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f040 810b 	bne.w	8002dc6 <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d00f      	beq.n	8002bd8 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	43da      	mvns	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	400a      	ands	r2, r1
 8002bd2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002bd6:	e049      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2201      	movs	r2, #1
 8002be6:	409a      	lsls	r2, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2b09      	cmp	r3, #9
 8002bf8:	d91c      	bls.n	8002c34 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6999      	ldr	r1, [r3, #24]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	4613      	mov	r3, r2
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	4413      	add	r3, r2
 8002c0a:	3b1b      	subs	r3, #27
 8002c0c:	2207      	movs	r2, #7
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	43db      	mvns	r3, r3
 8002c14:	4019      	ands	r1, r3
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	6898      	ldr	r0, [r3, #8]
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	4413      	add	r3, r2
 8002c24:	3b1b      	subs	r3, #27
 8002c26:	fa00 f203 	lsl.w	r2, r0, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	619a      	str	r2, [r3, #24]
 8002c32:	e01b      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	6959      	ldr	r1, [r3, #20]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	1c5a      	adds	r2, r3, #1
 8002c40:	4613      	mov	r3, r2
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	4413      	add	r3, r2
 8002c46:	2207      	movs	r2, #7
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	43db      	mvns	r3, r3
 8002c4e:	4019      	ands	r1, r3
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	6898      	ldr	r0, [r3, #8]
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	1c5a      	adds	r2, r3, #1
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	4413      	add	r3, r2
 8002c60:	fa00 f203 	lsl.w	r2, r0, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c6c:	4b1f      	ldr	r3, [pc, #124]	; (8002cec <HAL_ADC_ConfigChannel+0x488>)
 8002c6e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2b10      	cmp	r3, #16
 8002c76:	d105      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002c78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d015      	beq.n	8002cb0 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002c88:	2b11      	cmp	r3, #17
 8002c8a:	d105      	bne.n	8002c98 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002c8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00b      	beq.n	8002cb0 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002c9c:	2b12      	cmp	r3, #18
 8002c9e:	f040 8092 	bne.w	8002dc6 <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002ca2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f040 808b 	bne.w	8002dc6 <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cb8:	d102      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x45c>
 8002cba:	4b0d      	ldr	r3, [pc, #52]	; (8002cf0 <HAL_ADC_ConfigChannel+0x48c>)
 8002cbc:	60fb      	str	r3, [r7, #12]
 8002cbe:	e002      	b.n	8002cc6 <HAL_ADC_ConfigChannel+0x462>
 8002cc0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002cc4:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 0303 	and.w	r3, r3, #3
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d10f      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x490>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d108      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x490>
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e007      	b.n	8002cf6 <HAL_ADC_ConfigChannel+0x492>
 8002ce6:	bf00      	nop
 8002ce8:	83fff000 	.word	0x83fff000
 8002cec:	50000300 	.word	0x50000300
 8002cf0:	50000100 	.word	0x50000100
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d150      	bne.n	8002d9c <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002cfa:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d010      	beq.n	8002d22 <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 0303 	and.w	r3, r3, #3
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d107      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x4b8>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0301 	and.w	r3, r3, #1
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d101      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x4b8>
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e000      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x4ba>
 8002d1c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d13c      	bne.n	8002d9c <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2b10      	cmp	r3, #16
 8002d28:	d11d      	bne.n	8002d66 <HAL_ADC_ConfigChannel+0x502>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d32:	d118      	bne.n	8002d66 <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002d34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002d3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d3e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d40:	4b27      	ldr	r3, [pc, #156]	; (8002de0 <HAL_ADC_ConfigChannel+0x57c>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a27      	ldr	r2, [pc, #156]	; (8002de4 <HAL_ADC_ConfigChannel+0x580>)
 8002d46:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4a:	0c9a      	lsrs	r2, r3, #18
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4413      	add	r3, r2
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d56:	e002      	b.n	8002d5e <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d1f9      	bne.n	8002d58 <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002d64:	e02e      	b.n	8002dc4 <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2b11      	cmp	r3, #17
 8002d6c:	d10b      	bne.n	8002d86 <HAL_ADC_ConfigChannel+0x522>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d76:	d106      	bne.n	8002d86 <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002d78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002d80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d82:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002d84:	e01e      	b.n	8002dc4 <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2b12      	cmp	r3, #18
 8002d8c:	d11a      	bne.n	8002dc4 <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002d8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002d96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d98:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002d9a:	e013      	b.n	8002dc4 <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da0:	f043 0220 	orr.w	r2, r3, #32
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002dae:	e00a      	b.n	8002dc6 <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db4:	f043 0220 	orr.w	r2, r3, #32
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002dc2:	e000      	b.n	8002dc6 <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002dc4:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002dce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	376c      	adds	r7, #108	; 0x6c
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	20000000 	.word	0x20000000
 8002de4:	431bde83 	.word	0x431bde83

08002de8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b099      	sub	sp, #100	; 0x64
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002df2:	2300      	movs	r3, #0
 8002df4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e00:	d102      	bne.n	8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002e02:	4b5a      	ldr	r3, [pc, #360]	; (8002f6c <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	e002      	b.n	8002e0e <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002e08:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002e0c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d101      	bne.n	8002e18 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e0a2      	b.n	8002f5e <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d101      	bne.n	8002e26 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002e22:	2302      	movs	r3, #2
 8002e24:	e09b      	b.n	8002f5e <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d17f      	bne.n	8002f3c <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d179      	bne.n	8002f3c <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e48:	4b49      	ldr	r3, [pc, #292]	; (8002f70 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002e4a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d040      	beq.n	8002ed6 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002e54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	6859      	ldr	r1, [r3, #4]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e66:	035b      	lsls	r3, r3, #13
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e6e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f003 0303 	and.w	r3, r3, #3
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d108      	bne.n	8002e90 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0301 	and.w	r3, r3, #1
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d101      	bne.n	8002e90 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e000      	b.n	8002e92 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002e90:	2300      	movs	r3, #0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d15c      	bne.n	8002f50 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 0303 	and.w	r3, r3, #3
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d107      	bne.n	8002eb2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d101      	bne.n	8002eb2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e000      	b.n	8002eb4 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002eb2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d14b      	bne.n	8002f50 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002eb8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002ec0:	f023 030f 	bic.w	r3, r3, #15
 8002ec4:	683a      	ldr	r2, [r7, #0]
 8002ec6:	6811      	ldr	r1, [r2, #0]
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	6892      	ldr	r2, [r2, #8]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ed2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ed4:	e03c      	b.n	8002f50 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002ed6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ede:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ee0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	f003 0303 	and.w	r3, r3, #3
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d108      	bne.n	8002f02 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d101      	bne.n	8002f02 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002f02:	2300      	movs	r3, #0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d123      	bne.n	8002f50 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 0303 	and.w	r3, r3, #3
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d107      	bne.n	8002f24 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d101      	bne.n	8002f24 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002f20:	2301      	movs	r3, #1
 8002f22:	e000      	b.n	8002f26 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002f24:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d112      	bne.n	8002f50 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002f2a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002f32:	f023 030f 	bic.w	r3, r3, #15
 8002f36:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002f38:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f3a:	e009      	b.n	8002f50 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f40:	f043 0220 	orr.w	r2, r3, #32
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002f4e:	e000      	b.n	8002f52 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f50:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002f5a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3764      	adds	r7, #100	; 0x64
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	50000100 	.word	0x50000100
 8002f70:	50000300 	.word	0x50000300

08002f74 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f80:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d126      	bne.n	8002fdc <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d115      	bne.n	8002fd4 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d111      	bne.n	8002fd4 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d105      	bne.n	8002fd4 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fcc:	f043 0201 	orr.w	r2, r3, #1
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f7fe fdd3 	bl	8001b80 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002fda:	e004      	b.n	8002fe6 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	4798      	blx	r3
}
 8002fe6:	bf00      	nop
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b084      	sub	sp, #16
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffa:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f7fe fdc9 	bl	8001b94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8003002:	bf00      	nop
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b084      	sub	sp, #16
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003016:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003028:	f043 0204 	orr.w	r2, r3, #4
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003030:	68f8      	ldr	r0, [r7, #12]
 8003032:	f7fe fdc3 	bl	8001bbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003036:	bf00      	nop
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
	...

08003040 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003048:	2300      	movs	r3, #0
 800304a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f003 0303 	and.w	r3, r3, #3
 8003056:	2b01      	cmp	r3, #1
 8003058:	d108      	bne.n	800306c <ADC_Enable+0x2c>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0301 	and.w	r3, r3, #1
 8003064:	2b01      	cmp	r3, #1
 8003066:	d101      	bne.n	800306c <ADC_Enable+0x2c>
 8003068:	2301      	movs	r3, #1
 800306a:	e000      	b.n	800306e <ADC_Enable+0x2e>
 800306c:	2300      	movs	r3, #0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d13c      	bne.n	80030ec <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689a      	ldr	r2, [r3, #8]
 8003078:	4b1f      	ldr	r3, [pc, #124]	; (80030f8 <ADC_Enable+0xb8>)
 800307a:	4013      	ands	r3, r2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00d      	beq.n	800309c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003084:	f043 0210 	orr.w	r2, r3, #16
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003090:	f043 0201 	orr.w	r2, r3, #1
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e028      	b.n	80030ee <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689a      	ldr	r2, [r3, #8]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f042 0201 	orr.w	r2, r2, #1
 80030aa:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80030ac:	f7fe fd3a 	bl	8001b24 <HAL_GetTick>
 80030b0:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80030b2:	e014      	b.n	80030de <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030b4:	f7fe fd36 	bl	8001b24 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d90d      	bls.n	80030de <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	f043 0210 	orr.w	r2, r3, #16
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d2:	f043 0201 	orr.w	r2, r3, #1
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e007      	b.n	80030ee <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0301 	and.w	r3, r3, #1
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d1e3      	bne.n	80030b4 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3710      	adds	r7, #16
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	8000003f 	.word	0x8000003f

080030fc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f003 0303 	and.w	r3, r3, #3
 8003112:	2b01      	cmp	r3, #1
 8003114:	d108      	bne.n	8003128 <ADC_Disable+0x2c>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0301 	and.w	r3, r3, #1
 8003120:	2b01      	cmp	r3, #1
 8003122:	d101      	bne.n	8003128 <ADC_Disable+0x2c>
 8003124:	2301      	movs	r3, #1
 8003126:	e000      	b.n	800312a <ADC_Disable+0x2e>
 8003128:	2300      	movs	r3, #0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d040      	beq.n	80031b0 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f003 030d 	and.w	r3, r3, #13
 8003138:	2b01      	cmp	r3, #1
 800313a:	d10f      	bne.n	800315c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689a      	ldr	r2, [r3, #8]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f042 0202 	orr.w	r2, r2, #2
 800314a:	609a      	str	r2, [r3, #8]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2203      	movs	r2, #3
 8003152:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003154:	f7fe fce6 	bl	8001b24 <HAL_GetTick>
 8003158:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800315a:	e022      	b.n	80031a2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003160:	f043 0210 	orr.w	r2, r3, #16
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316c:	f043 0201 	orr.w	r2, r3, #1
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e01c      	b.n	80031b2 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003178:	f7fe fcd4 	bl	8001b24 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b02      	cmp	r3, #2
 8003184:	d90d      	bls.n	80031a2 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318a:	f043 0210 	orr.w	r2, r3, #16
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003196:	f043 0201 	orr.w	r2, r3, #1
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e007      	b.n	80031b2 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f003 0301 	and.w	r3, r3, #1
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d0e3      	beq.n	8003178 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
	...

080031bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f003 0307 	and.w	r3, r3, #7
 80031ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031cc:	4b0c      	ldr	r3, [pc, #48]	; (8003200 <__NVIC_SetPriorityGrouping+0x44>)
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031d2:	68ba      	ldr	r2, [r7, #8]
 80031d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031d8:	4013      	ands	r3, r2
 80031da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ee:	4a04      	ldr	r2, [pc, #16]	; (8003200 <__NVIC_SetPriorityGrouping+0x44>)
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	60d3      	str	r3, [r2, #12]
}
 80031f4:	bf00      	nop
 80031f6:	3714      	adds	r7, #20
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	e000ed00 	.word	0xe000ed00

08003204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003208:	4b04      	ldr	r3, [pc, #16]	; (800321c <__NVIC_GetPriorityGrouping+0x18>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	0a1b      	lsrs	r3, r3, #8
 800320e:	f003 0307 	and.w	r3, r3, #7
}
 8003212:	4618      	mov	r0, r3
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr
 800321c:	e000ed00 	.word	0xe000ed00

08003220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	4603      	mov	r3, r0
 8003228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322e:	2b00      	cmp	r3, #0
 8003230:	db0b      	blt.n	800324a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003232:	79fb      	ldrb	r3, [r7, #7]
 8003234:	f003 021f 	and.w	r2, r3, #31
 8003238:	4907      	ldr	r1, [pc, #28]	; (8003258 <__NVIC_EnableIRQ+0x38>)
 800323a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323e:	095b      	lsrs	r3, r3, #5
 8003240:	2001      	movs	r0, #1
 8003242:	fa00 f202 	lsl.w	r2, r0, r2
 8003246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	e000e100 	.word	0xe000e100

0800325c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	6039      	str	r1, [r7, #0]
 8003266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326c:	2b00      	cmp	r3, #0
 800326e:	db0a      	blt.n	8003286 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	b2da      	uxtb	r2, r3
 8003274:	490c      	ldr	r1, [pc, #48]	; (80032a8 <__NVIC_SetPriority+0x4c>)
 8003276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327a:	0112      	lsls	r2, r2, #4
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	440b      	add	r3, r1
 8003280:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003284:	e00a      	b.n	800329c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	b2da      	uxtb	r2, r3
 800328a:	4908      	ldr	r1, [pc, #32]	; (80032ac <__NVIC_SetPriority+0x50>)
 800328c:	79fb      	ldrb	r3, [r7, #7]
 800328e:	f003 030f 	and.w	r3, r3, #15
 8003292:	3b04      	subs	r3, #4
 8003294:	0112      	lsls	r2, r2, #4
 8003296:	b2d2      	uxtb	r2, r2
 8003298:	440b      	add	r3, r1
 800329a:	761a      	strb	r2, [r3, #24]
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr
 80032a8:	e000e100 	.word	0xe000e100
 80032ac:	e000ed00 	.word	0xe000ed00

080032b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b089      	sub	sp, #36	; 0x24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f003 0307 	and.w	r3, r3, #7
 80032c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	f1c3 0307 	rsb	r3, r3, #7
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	bf28      	it	cs
 80032ce:	2304      	movcs	r3, #4
 80032d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	3304      	adds	r3, #4
 80032d6:	2b06      	cmp	r3, #6
 80032d8:	d902      	bls.n	80032e0 <NVIC_EncodePriority+0x30>
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	3b03      	subs	r3, #3
 80032de:	e000      	b.n	80032e2 <NVIC_EncodePriority+0x32>
 80032e0:	2300      	movs	r3, #0
 80032e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e4:	f04f 32ff 	mov.w	r2, #4294967295
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	fa02 f303 	lsl.w	r3, r2, r3
 80032ee:	43da      	mvns	r2, r3
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	401a      	ands	r2, r3
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032f8:	f04f 31ff 	mov.w	r1, #4294967295
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003302:	43d9      	mvns	r1, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003308:	4313      	orrs	r3, r2
         );
}
 800330a:	4618      	mov	r0, r3
 800330c:	3724      	adds	r7, #36	; 0x24
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
	...

08003318 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	3b01      	subs	r3, #1
 8003324:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003328:	d301      	bcc.n	800332e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800332a:	2301      	movs	r3, #1
 800332c:	e00f      	b.n	800334e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800332e:	4a0a      	ldr	r2, [pc, #40]	; (8003358 <SysTick_Config+0x40>)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3b01      	subs	r3, #1
 8003334:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003336:	210f      	movs	r1, #15
 8003338:	f04f 30ff 	mov.w	r0, #4294967295
 800333c:	f7ff ff8e 	bl	800325c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003340:	4b05      	ldr	r3, [pc, #20]	; (8003358 <SysTick_Config+0x40>)
 8003342:	2200      	movs	r2, #0
 8003344:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003346:	4b04      	ldr	r3, [pc, #16]	; (8003358 <SysTick_Config+0x40>)
 8003348:	2207      	movs	r2, #7
 800334a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	e000e010 	.word	0xe000e010

0800335c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f7ff ff29 	bl	80031bc <__NVIC_SetPriorityGrouping>
}
 800336a:	bf00      	nop
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b086      	sub	sp, #24
 8003376:	af00      	add	r7, sp, #0
 8003378:	4603      	mov	r3, r0
 800337a:	60b9      	str	r1, [r7, #8]
 800337c:	607a      	str	r2, [r7, #4]
 800337e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003380:	2300      	movs	r3, #0
 8003382:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003384:	f7ff ff3e 	bl	8003204 <__NVIC_GetPriorityGrouping>
 8003388:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	68b9      	ldr	r1, [r7, #8]
 800338e:	6978      	ldr	r0, [r7, #20]
 8003390:	f7ff ff8e 	bl	80032b0 <NVIC_EncodePriority>
 8003394:	4602      	mov	r2, r0
 8003396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800339a:	4611      	mov	r1, r2
 800339c:	4618      	mov	r0, r3
 800339e:	f7ff ff5d 	bl	800325c <__NVIC_SetPriority>
}
 80033a2:	bf00      	nop
 80033a4:	3718      	adds	r7, #24
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b082      	sub	sp, #8
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	4603      	mov	r3, r0
 80033b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7ff ff31 	bl	8003220 <__NVIC_EnableIRQ>
}
 80033be:	bf00      	nop
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b082      	sub	sp, #8
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f7ff ffa2 	bl	8003318 <SysTick_Config>
 80033d4:	4603      	mov	r3, r0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3708      	adds	r7, #8
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80033de:	b580      	push	{r7, lr}
 80033e0:	b084      	sub	sp, #16
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d101      	bne.n	80033f4 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e037      	b.n	8003464 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2202      	movs	r2, #2
 80033f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800340a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800340e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003418:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003424:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003430:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	4313      	orrs	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f97e 	bl	8003748 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2201      	movs	r2, #1
 8003456:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}  
 8003464:	4618      	mov	r0, r3
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
 8003478:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800347a:	2300      	movs	r3, #0
 800347c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d101      	bne.n	800348c <HAL_DMA_Start_IT+0x20>
 8003488:	2302      	movs	r3, #2
 800348a:	e04a      	b.n	8003522 <HAL_DMA_Start_IT+0xb6>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800349a:	2b01      	cmp	r3, #1
 800349c:	d13a      	bne.n	8003514 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2202      	movs	r2, #2
 80034a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 0201 	bic.w	r2, r2, #1
 80034ba:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	68b9      	ldr	r1, [r7, #8]
 80034c2:	68f8      	ldr	r0, [r7, #12]
 80034c4:	f000 f912 	bl	80036ec <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d008      	beq.n	80034e2 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f042 020e 	orr.w	r2, r2, #14
 80034de:	601a      	str	r2, [r3, #0]
 80034e0:	e00f      	b.n	8003502 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f042 020a 	orr.w	r2, r2, #10
 80034f0:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0204 	bic.w	r2, r2, #4
 8003500:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f042 0201 	orr.w	r2, r2, #1
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	e005      	b.n	8003520 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800351c:	2302      	movs	r3, #2
 800351e:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003520:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003522:	4618      	mov	r0, r3
 8003524:	3718      	adds	r7, #24
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}

0800352a <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800352a:	b580      	push	{r7, lr}
 800352c:	b084      	sub	sp, #16
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003532:	2300      	movs	r3, #0
 8003534:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800353c:	2b02      	cmp	r3, #2
 800353e:	d005      	beq.n	800354c <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2204      	movs	r2, #4
 8003544:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	73fb      	strb	r3, [r7, #15]
 800354a:	e027      	b.n	800359c <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f022 020e 	bic.w	r2, r2, #14
 800355a:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f022 0201 	bic.w	r2, r2, #1
 800356a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003574:	2101      	movs	r1, #1
 8003576:	fa01 f202 	lsl.w	r2, r1, r2
 800357a:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003590:	2b00      	cmp	r3, #0
 8003592:	d003      	beq.n	800359c <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	4798      	blx	r3
    } 
  }
  return status;
 800359c:	7bfb      	ldrb	r3, [r7, #15]
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b084      	sub	sp, #16
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c2:	2204      	movs	r2, #4
 80035c4:	409a      	lsls	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	4013      	ands	r3, r2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d024      	beq.n	8003618 <HAL_DMA_IRQHandler+0x72>
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	f003 0304 	and.w	r3, r3, #4
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d01f      	beq.n	8003618 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0320 	and.w	r3, r3, #32
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d107      	bne.n	80035f6 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 0204 	bic.w	r2, r2, #4
 80035f4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035fe:	2104      	movs	r1, #4
 8003600:	fa01 f202 	lsl.w	r2, r1, r2
 8003604:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800360a:	2b00      	cmp	r3, #0
 800360c:	d06a      	beq.n	80036e4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003616:	e065      	b.n	80036e4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361c:	2202      	movs	r2, #2
 800361e:	409a      	lsls	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	4013      	ands	r3, r2
 8003624:	2b00      	cmp	r3, #0
 8003626:	d02c      	beq.n	8003682 <HAL_DMA_IRQHandler+0xdc>
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d027      	beq.n	8003682 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0320 	and.w	r3, r3, #32
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10b      	bne.n	8003658 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 020a 	bic.w	r2, r2, #10
 800364e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003660:	2102      	movs	r1, #2
 8003662:	fa01 f202 	lsl.w	r2, r1, r2
 8003666:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003674:	2b00      	cmp	r3, #0
 8003676:	d035      	beq.n	80036e4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003680:	e030      	b.n	80036e4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	2208      	movs	r2, #8
 8003688:	409a      	lsls	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	4013      	ands	r3, r2
 800368e:	2b00      	cmp	r3, #0
 8003690:	d028      	beq.n	80036e4 <HAL_DMA_IRQHandler+0x13e>
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	f003 0308 	and.w	r3, r3, #8
 8003698:	2b00      	cmp	r3, #0
 800369a:	d023      	beq.n	80036e4 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 020e 	bic.w	r2, r2, #14
 80036aa:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036b4:	2101      	movs	r1, #1
 80036b6:	fa01 f202 	lsl.w	r2, r1, r2
 80036ba:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d004      	beq.n	80036e4 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	4798      	blx	r3
    }
  }
}  
 80036e2:	e7ff      	b.n	80036e4 <HAL_DMA_IRQHandler+0x13e>
 80036e4:	bf00      	nop
 80036e6:	3710      	adds	r7, #16
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
 80036f8:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003702:	2101      	movs	r1, #1
 8003704:	fa01 f202 	lsl.w	r2, r1, r2
 8003708:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	683a      	ldr	r2, [r7, #0]
 8003710:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	2b10      	cmp	r3, #16
 8003718:	d108      	bne.n	800372c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800372a:	e007      	b.n	800373c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68ba      	ldr	r2, [r7, #8]
 8003732:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	60da      	str	r2, [r3, #12]
}
 800373c:	bf00      	nop
 800373e:	3714      	adds	r7, #20
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	461a      	mov	r2, r3
 8003756:	4b09      	ldr	r3, [pc, #36]	; (800377c <DMA_CalcBaseAndBitshift+0x34>)
 8003758:	4413      	add	r3, r2
 800375a:	4a09      	ldr	r2, [pc, #36]	; (8003780 <DMA_CalcBaseAndBitshift+0x38>)
 800375c:	fba2 2303 	umull	r2, r3, r2, r3
 8003760:	091b      	lsrs	r3, r3, #4
 8003762:	009a      	lsls	r2, r3, #2
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a06      	ldr	r2, [pc, #24]	; (8003784 <DMA_CalcBaseAndBitshift+0x3c>)
 800376c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	bffdfff8 	.word	0xbffdfff8
 8003780:	cccccccd 	.word	0xcccccccd
 8003784:	40020000 	.word	0x40020000

08003788 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003788:	b480      	push	{r7}
 800378a:	b087      	sub	sp, #28
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003792:	2300      	movs	r3, #0
 8003794:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003796:	e14e      	b.n	8003a36 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	2101      	movs	r1, #1
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	fa01 f303 	lsl.w	r3, r1, r3
 80037a4:	4013      	ands	r3, r2
 80037a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	f000 8140 	beq.w	8003a30 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d00b      	beq.n	80037d0 <HAL_GPIO_Init+0x48>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d007      	beq.n	80037d0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037c4:	2b11      	cmp	r3, #17
 80037c6:	d003      	beq.n	80037d0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	2b12      	cmp	r3, #18
 80037ce:	d130      	bne.n	8003832 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	2203      	movs	r2, #3
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	43db      	mvns	r3, r3
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	4013      	ands	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	68da      	ldr	r2, [r3, #12]
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	693a      	ldr	r2, [r7, #16]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	693a      	ldr	r2, [r7, #16]
 80037fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003806:	2201      	movs	r2, #1
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	fa02 f303 	lsl.w	r3, r2, r3
 800380e:	43db      	mvns	r3, r3
 8003810:	693a      	ldr	r2, [r7, #16]
 8003812:	4013      	ands	r3, r2
 8003814:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	091b      	lsrs	r3, r3, #4
 800381c:	f003 0201 	and.w	r2, r3, #1
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	fa02 f303 	lsl.w	r3, r2, r3
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	4313      	orrs	r3, r2
 800382a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	005b      	lsls	r3, r3, #1
 800383c:	2203      	movs	r2, #3
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	43db      	mvns	r3, r3
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	4013      	ands	r3, r2
 8003848:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	689a      	ldr	r2, [r3, #8]
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	fa02 f303 	lsl.w	r3, r2, r3
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	4313      	orrs	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	2b02      	cmp	r3, #2
 8003868:	d003      	beq.n	8003872 <HAL_GPIO_Init+0xea>
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	2b12      	cmp	r3, #18
 8003870:	d123      	bne.n	80038ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	08da      	lsrs	r2, r3, #3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	3208      	adds	r2, #8
 800387a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800387e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	f003 0307 	and.w	r3, r3, #7
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	220f      	movs	r2, #15
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	43db      	mvns	r3, r3
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	4013      	ands	r3, r2
 8003894:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	691a      	ldr	r2, [r3, #16]
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	f003 0307 	and.w	r3, r3, #7
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	693a      	ldr	r2, [r7, #16]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	08da      	lsrs	r2, r3, #3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	3208      	adds	r2, #8
 80038b4:	6939      	ldr	r1, [r7, #16]
 80038b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	2203      	movs	r2, #3
 80038c6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ca:	43db      	mvns	r3, r3
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	4013      	ands	r3, r2
 80038d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f003 0203 	and.w	r2, r3, #3
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	f000 809a 	beq.w	8003a30 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038fc:	4b55      	ldr	r3, [pc, #340]	; (8003a54 <HAL_GPIO_Init+0x2cc>)
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	4a54      	ldr	r2, [pc, #336]	; (8003a54 <HAL_GPIO_Init+0x2cc>)
 8003902:	f043 0301 	orr.w	r3, r3, #1
 8003906:	6193      	str	r3, [r2, #24]
 8003908:	4b52      	ldr	r3, [pc, #328]	; (8003a54 <HAL_GPIO_Init+0x2cc>)
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	f003 0301 	and.w	r3, r3, #1
 8003910:	60bb      	str	r3, [r7, #8]
 8003912:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003914:	4a50      	ldr	r2, [pc, #320]	; (8003a58 <HAL_GPIO_Init+0x2d0>)
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	089b      	lsrs	r3, r3, #2
 800391a:	3302      	adds	r3, #2
 800391c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003920:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	f003 0303 	and.w	r3, r3, #3
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	220f      	movs	r2, #15
 800392c:	fa02 f303 	lsl.w	r3, r2, r3
 8003930:	43db      	mvns	r3, r3
 8003932:	693a      	ldr	r2, [r7, #16]
 8003934:	4013      	ands	r3, r2
 8003936:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800393e:	d013      	beq.n	8003968 <HAL_GPIO_Init+0x1e0>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4a46      	ldr	r2, [pc, #280]	; (8003a5c <HAL_GPIO_Init+0x2d4>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d00d      	beq.n	8003964 <HAL_GPIO_Init+0x1dc>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a45      	ldr	r2, [pc, #276]	; (8003a60 <HAL_GPIO_Init+0x2d8>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d007      	beq.n	8003960 <HAL_GPIO_Init+0x1d8>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4a44      	ldr	r2, [pc, #272]	; (8003a64 <HAL_GPIO_Init+0x2dc>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d101      	bne.n	800395c <HAL_GPIO_Init+0x1d4>
 8003958:	2303      	movs	r3, #3
 800395a:	e006      	b.n	800396a <HAL_GPIO_Init+0x1e2>
 800395c:	2305      	movs	r3, #5
 800395e:	e004      	b.n	800396a <HAL_GPIO_Init+0x1e2>
 8003960:	2302      	movs	r3, #2
 8003962:	e002      	b.n	800396a <HAL_GPIO_Init+0x1e2>
 8003964:	2301      	movs	r3, #1
 8003966:	e000      	b.n	800396a <HAL_GPIO_Init+0x1e2>
 8003968:	2300      	movs	r3, #0
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	f002 0203 	and.w	r2, r2, #3
 8003970:	0092      	lsls	r2, r2, #2
 8003972:	4093      	lsls	r3, r2
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	4313      	orrs	r3, r2
 8003978:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800397a:	4937      	ldr	r1, [pc, #220]	; (8003a58 <HAL_GPIO_Init+0x2d0>)
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	089b      	lsrs	r3, r3, #2
 8003980:	3302      	adds	r3, #2
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003988:	4b37      	ldr	r3, [pc, #220]	; (8003a68 <HAL_GPIO_Init+0x2e0>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	43db      	mvns	r3, r3
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	4013      	ands	r3, r2
 8003996:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d003      	beq.n	80039ac <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80039ac:	4a2e      	ldr	r2, [pc, #184]	; (8003a68 <HAL_GPIO_Init+0x2e0>)
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80039b2:	4b2d      	ldr	r3, [pc, #180]	; (8003a68 <HAL_GPIO_Init+0x2e0>)
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	43db      	mvns	r3, r3
 80039bc:	693a      	ldr	r2, [r7, #16]
 80039be:	4013      	ands	r3, r2
 80039c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80039d6:	4a24      	ldr	r2, [pc, #144]	; (8003a68 <HAL_GPIO_Init+0x2e0>)
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039dc:	4b22      	ldr	r3, [pc, #136]	; (8003a68 <HAL_GPIO_Init+0x2e0>)
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	43db      	mvns	r3, r3
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	4013      	ands	r3, r2
 80039ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80039f8:	693a      	ldr	r2, [r7, #16]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003a00:	4a19      	ldr	r2, [pc, #100]	; (8003a68 <HAL_GPIO_Init+0x2e0>)
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a06:	4b18      	ldr	r3, [pc, #96]	; (8003a68 <HAL_GPIO_Init+0x2e0>)
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	4013      	ands	r3, r2
 8003a14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003a22:	693a      	ldr	r2, [r7, #16]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003a2a:	4a0f      	ldr	r2, [pc, #60]	; (8003a68 <HAL_GPIO_Init+0x2e0>)
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	3301      	adds	r3, #1
 8003a34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f47f aea9 	bne.w	8003798 <HAL_GPIO_Init+0x10>
  }
}
 8003a46:	bf00      	nop
 8003a48:	371c      	adds	r7, #28
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	40021000 	.word	0x40021000
 8003a58:	40010000 	.word	0x40010000
 8003a5c:	48000400 	.word	0x48000400
 8003a60:	48000800 	.word	0x48000800
 8003a64:	48000c00 	.word	0x48000c00
 8003a68:	40010400 	.word	0x40010400

08003a6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	460b      	mov	r3, r1
 8003a76:	807b      	strh	r3, [r7, #2]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a7c:	787b      	ldrb	r3, [r7, #1]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a82:	887a      	ldrh	r2, [r7, #2]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a88:	e002      	b.n	8003a90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a8a:	887a      	ldrh	r2, [r7, #2]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a90:	bf00      	nop
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	1d3b      	adds	r3, r7, #4
 8003aa6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003aa8:	1d3b      	adds	r3, r7, #4
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d102      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	f000 bef4 	b.w	800489e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ab6:	1d3b      	adds	r3, r7, #4
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f000 816a 	beq.w	8003d9a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003ac6:	4bb3      	ldr	r3, [pc, #716]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f003 030c 	and.w	r3, r3, #12
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	d00c      	beq.n	8003aec <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ad2:	4bb0      	ldr	r3, [pc, #704]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f003 030c 	and.w	r3, r3, #12
 8003ada:	2b08      	cmp	r3, #8
 8003adc:	d159      	bne.n	8003b92 <HAL_RCC_OscConfig+0xf6>
 8003ade:	4bad      	ldr	r3, [pc, #692]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ae6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aea:	d152      	bne.n	8003b92 <HAL_RCC_OscConfig+0xf6>
 8003aec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003af0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003af8:	fa93 f3a3 	rbit	r3, r3
 8003afc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003b00:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b04:	fab3 f383 	clz	r3, r3
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	095b      	lsrs	r3, r3, #5
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	f043 0301 	orr.w	r3, r3, #1
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d102      	bne.n	8003b1e <HAL_RCC_OscConfig+0x82>
 8003b18:	4b9e      	ldr	r3, [pc, #632]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	e015      	b.n	8003b4a <HAL_RCC_OscConfig+0xae>
 8003b1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b22:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b26:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003b2a:	fa93 f3a3 	rbit	r3, r3
 8003b2e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003b32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b36:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003b3a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003b3e:	fa93 f3a3 	rbit	r3, r3
 8003b42:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003b46:	4b93      	ldr	r3, [pc, #588]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b4e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003b52:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003b56:	fa92 f2a2 	rbit	r2, r2
 8003b5a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003b5e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003b62:	fab2 f282 	clz	r2, r2
 8003b66:	b2d2      	uxtb	r2, r2
 8003b68:	f042 0220 	orr.w	r2, r2, #32
 8003b6c:	b2d2      	uxtb	r2, r2
 8003b6e:	f002 021f 	and.w	r2, r2, #31
 8003b72:	2101      	movs	r1, #1
 8003b74:	fa01 f202 	lsl.w	r2, r1, r2
 8003b78:	4013      	ands	r3, r2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f000 810c 	beq.w	8003d98 <HAL_RCC_OscConfig+0x2fc>
 8003b80:	1d3b      	adds	r3, r7, #4
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	f040 8106 	bne.w	8003d98 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	f000 be86 	b.w	800489e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b92:	1d3b      	adds	r3, r7, #4
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b9c:	d106      	bne.n	8003bac <HAL_RCC_OscConfig+0x110>
 8003b9e:	4b7d      	ldr	r3, [pc, #500]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a7c      	ldr	r2, [pc, #496]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ba8:	6013      	str	r3, [r2, #0]
 8003baa:	e030      	b.n	8003c0e <HAL_RCC_OscConfig+0x172>
 8003bac:	1d3b      	adds	r3, r7, #4
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10c      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x134>
 8003bb6:	4b77      	ldr	r3, [pc, #476]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a76      	ldr	r2, [pc, #472]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003bbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bc0:	6013      	str	r3, [r2, #0]
 8003bc2:	4b74      	ldr	r3, [pc, #464]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a73      	ldr	r2, [pc, #460]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003bc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	e01e      	b.n	8003c0e <HAL_RCC_OscConfig+0x172>
 8003bd0:	1d3b      	adds	r3, r7, #4
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bda:	d10c      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x15a>
 8003bdc:	4b6d      	ldr	r3, [pc, #436]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a6c      	ldr	r2, [pc, #432]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003be2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003be6:	6013      	str	r3, [r2, #0]
 8003be8:	4b6a      	ldr	r3, [pc, #424]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a69      	ldr	r2, [pc, #420]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003bee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bf2:	6013      	str	r3, [r2, #0]
 8003bf4:	e00b      	b.n	8003c0e <HAL_RCC_OscConfig+0x172>
 8003bf6:	4b67      	ldr	r3, [pc, #412]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a66      	ldr	r2, [pc, #408]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003bfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	4b64      	ldr	r3, [pc, #400]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a63      	ldr	r2, [pc, #396]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003c08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c0c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c0e:	4b61      	ldr	r3, [pc, #388]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c12:	f023 020f 	bic.w	r2, r3, #15
 8003c16:	1d3b      	adds	r3, r7, #4
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	495d      	ldr	r1, [pc, #372]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c22:	1d3b      	adds	r3, r7, #4
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d059      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c2c:	f7fd ff7a 	bl	8001b24 <HAL_GetTick>
 8003c30:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c34:	e00a      	b.n	8003c4c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c36:	f7fd ff75 	bl	8001b24 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b64      	cmp	r3, #100	; 0x64
 8003c44:	d902      	bls.n	8003c4c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	f000 be29 	b.w	800489e <HAL_RCC_OscConfig+0xe02>
 8003c4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c50:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c54:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003c58:	fa93 f3a3 	rbit	r3, r3
 8003c5c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003c60:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c64:	fab3 f383 	clz	r3, r3
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	095b      	lsrs	r3, r3, #5
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	f043 0301 	orr.w	r3, r3, #1
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d102      	bne.n	8003c7e <HAL_RCC_OscConfig+0x1e2>
 8003c78:	4b46      	ldr	r3, [pc, #280]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	e015      	b.n	8003caa <HAL_RCC_OscConfig+0x20e>
 8003c7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c82:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c86:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003c8a:	fa93 f3a3 	rbit	r3, r3
 8003c8e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003c92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c96:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003c9a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003c9e:	fa93 f3a3 	rbit	r3, r3
 8003ca2:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003ca6:	4b3b      	ldr	r3, [pc, #236]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003caa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003cae:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003cb2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003cb6:	fa92 f2a2 	rbit	r2, r2
 8003cba:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003cbe:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003cc2:	fab2 f282 	clz	r2, r2
 8003cc6:	b2d2      	uxtb	r2, r2
 8003cc8:	f042 0220 	orr.w	r2, r2, #32
 8003ccc:	b2d2      	uxtb	r2, r2
 8003cce:	f002 021f 	and.w	r2, r2, #31
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	fa01 f202 	lsl.w	r2, r1, r2
 8003cd8:	4013      	ands	r3, r2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d0ab      	beq.n	8003c36 <HAL_RCC_OscConfig+0x19a>
 8003cde:	e05c      	b.n	8003d9a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce0:	f7fd ff20 	bl	8001b24 <HAL_GetTick>
 8003ce4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ce8:	e00a      	b.n	8003d00 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cea:	f7fd ff1b 	bl	8001b24 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b64      	cmp	r3, #100	; 0x64
 8003cf8:	d902      	bls.n	8003d00 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	f000 bdcf 	b.w	800489e <HAL_RCC_OscConfig+0xe02>
 8003d00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d04:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d08:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003d0c:	fa93 f3a3 	rbit	r3, r3
 8003d10:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003d14:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d18:	fab3 f383 	clz	r3, r3
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	095b      	lsrs	r3, r3, #5
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	f043 0301 	orr.w	r3, r3, #1
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d102      	bne.n	8003d32 <HAL_RCC_OscConfig+0x296>
 8003d2c:	4b19      	ldr	r3, [pc, #100]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	e015      	b.n	8003d5e <HAL_RCC_OscConfig+0x2c2>
 8003d32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d36:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d3a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003d3e:	fa93 f3a3 	rbit	r3, r3
 8003d42:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003d46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d4a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003d4e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003d52:	fa93 f3a3 	rbit	r3, r3
 8003d56:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003d5a:	4b0e      	ldr	r3, [pc, #56]	; (8003d94 <HAL_RCC_OscConfig+0x2f8>)
 8003d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d62:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003d66:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003d6a:	fa92 f2a2 	rbit	r2, r2
 8003d6e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003d72:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003d76:	fab2 f282 	clz	r2, r2
 8003d7a:	b2d2      	uxtb	r2, r2
 8003d7c:	f042 0220 	orr.w	r2, r2, #32
 8003d80:	b2d2      	uxtb	r2, r2
 8003d82:	f002 021f 	and.w	r2, r2, #31
 8003d86:	2101      	movs	r1, #1
 8003d88:	fa01 f202 	lsl.w	r2, r1, r2
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1ab      	bne.n	8003cea <HAL_RCC_OscConfig+0x24e>
 8003d92:	e002      	b.n	8003d9a <HAL_RCC_OscConfig+0x2fe>
 8003d94:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d9a:	1d3b      	adds	r3, r7, #4
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 816f 	beq.w	8004088 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003daa:	4bd0      	ldr	r3, [pc, #832]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f003 030c 	and.w	r3, r3, #12
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00b      	beq.n	8003dce <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003db6:	4bcd      	ldr	r3, [pc, #820]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f003 030c 	and.w	r3, r3, #12
 8003dbe:	2b08      	cmp	r3, #8
 8003dc0:	d16c      	bne.n	8003e9c <HAL_RCC_OscConfig+0x400>
 8003dc2:	4bca      	ldr	r3, [pc, #808]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d166      	bne.n	8003e9c <HAL_RCC_OscConfig+0x400>
 8003dce:	2302      	movs	r3, #2
 8003dd0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003dd8:	fa93 f3a3 	rbit	r3, r3
 8003ddc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003de0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003de4:	fab3 f383 	clz	r3, r3
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	095b      	lsrs	r3, r3, #5
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	f043 0301 	orr.w	r3, r3, #1
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d102      	bne.n	8003dfe <HAL_RCC_OscConfig+0x362>
 8003df8:	4bbc      	ldr	r3, [pc, #752]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	e013      	b.n	8003e26 <HAL_RCC_OscConfig+0x38a>
 8003dfe:	2302      	movs	r3, #2
 8003e00:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e04:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003e08:	fa93 f3a3 	rbit	r3, r3
 8003e0c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003e10:	2302      	movs	r3, #2
 8003e12:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003e16:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003e1a:	fa93 f3a3 	rbit	r3, r3
 8003e1e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003e22:	4bb2      	ldr	r3, [pc, #712]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8003e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e26:	2202      	movs	r2, #2
 8003e28:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003e2c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003e30:	fa92 f2a2 	rbit	r2, r2
 8003e34:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003e38:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003e3c:	fab2 f282 	clz	r2, r2
 8003e40:	b2d2      	uxtb	r2, r2
 8003e42:	f042 0220 	orr.w	r2, r2, #32
 8003e46:	b2d2      	uxtb	r2, r2
 8003e48:	f002 021f 	and.w	r2, r2, #31
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e52:	4013      	ands	r3, r2
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d007      	beq.n	8003e68 <HAL_RCC_OscConfig+0x3cc>
 8003e58:	1d3b      	adds	r3, r7, #4
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d002      	beq.n	8003e68 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	f000 bd1b 	b.w	800489e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e68:	4ba0      	ldr	r3, [pc, #640]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e70:	1d3b      	adds	r3, r7, #4
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	21f8      	movs	r1, #248	; 0xf8
 8003e78:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003e80:	fa91 f1a1 	rbit	r1, r1
 8003e84:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003e88:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003e8c:	fab1 f181 	clz	r1, r1
 8003e90:	b2c9      	uxtb	r1, r1
 8003e92:	408b      	lsls	r3, r1
 8003e94:	4995      	ldr	r1, [pc, #596]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e9a:	e0f5      	b.n	8004088 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e9c:	1d3b      	adds	r3, r7, #4
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f000 8085 	beq.w	8003fb2 <HAL_RCC_OscConfig+0x516>
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eae:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003eb2:	fa93 f3a3 	rbit	r3, r3
 8003eb6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003eba:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ebe:	fab3 f383 	clz	r3, r3
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003ec8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	461a      	mov	r2, r3
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ed4:	f7fd fe26 	bl	8001b24 <HAL_GetTick>
 8003ed8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003edc:	e00a      	b.n	8003ef4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ede:	f7fd fe21 	bl	8001b24 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d902      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	f000 bcd5 	b.w	800489e <HAL_RCC_OscConfig+0xe02>
 8003ef4:	2302      	movs	r3, #2
 8003ef6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003efe:	fa93 f3a3 	rbit	r3, r3
 8003f02:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003f06:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f0a:	fab3 f383 	clz	r3, r3
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	095b      	lsrs	r3, r3, #5
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	f043 0301 	orr.w	r3, r3, #1
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d102      	bne.n	8003f24 <HAL_RCC_OscConfig+0x488>
 8003f1e:	4b73      	ldr	r3, [pc, #460]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	e013      	b.n	8003f4c <HAL_RCC_OscConfig+0x4b0>
 8003f24:	2302      	movs	r3, #2
 8003f26:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003f2e:	fa93 f3a3 	rbit	r3, r3
 8003f32:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003f36:	2302      	movs	r3, #2
 8003f38:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003f3c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003f40:	fa93 f3a3 	rbit	r3, r3
 8003f44:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003f48:	4b68      	ldr	r3, [pc, #416]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4c:	2202      	movs	r2, #2
 8003f4e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003f52:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003f56:	fa92 f2a2 	rbit	r2, r2
 8003f5a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003f5e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003f62:	fab2 f282 	clz	r2, r2
 8003f66:	b2d2      	uxtb	r2, r2
 8003f68:	f042 0220 	orr.w	r2, r2, #32
 8003f6c:	b2d2      	uxtb	r2, r2
 8003f6e:	f002 021f 	and.w	r2, r2, #31
 8003f72:	2101      	movs	r1, #1
 8003f74:	fa01 f202 	lsl.w	r2, r1, r2
 8003f78:	4013      	ands	r3, r2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0af      	beq.n	8003ede <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f7e:	4b5b      	ldr	r3, [pc, #364]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f86:	1d3b      	adds	r3, r7, #4
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	21f8      	movs	r1, #248	; 0xf8
 8003f8e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f92:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003f96:	fa91 f1a1 	rbit	r1, r1
 8003f9a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003f9e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003fa2:	fab1 f181 	clz	r1, r1
 8003fa6:	b2c9      	uxtb	r1, r1
 8003fa8:	408b      	lsls	r3, r1
 8003faa:	4950      	ldr	r1, [pc, #320]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	600b      	str	r3, [r1, #0]
 8003fb0:	e06a      	b.n	8004088 <HAL_RCC_OscConfig+0x5ec>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003fbc:	fa93 f3a3 	rbit	r3, r3
 8003fc0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003fc4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fc8:	fab3 f383 	clz	r3, r3
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003fd2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	461a      	mov	r2, r3
 8003fda:	2300      	movs	r3, #0
 8003fdc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fde:	f7fd fda1 	bl	8001b24 <HAL_GetTick>
 8003fe2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fe6:	e00a      	b.n	8003ffe <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fe8:	f7fd fd9c 	bl	8001b24 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d902      	bls.n	8003ffe <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	f000 bc50 	b.w	800489e <HAL_RCC_OscConfig+0xe02>
 8003ffe:	2302      	movs	r3, #2
 8004000:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004004:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004008:	fa93 f3a3 	rbit	r3, r3
 800400c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004010:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004014:	fab3 f383 	clz	r3, r3
 8004018:	b2db      	uxtb	r3, r3
 800401a:	095b      	lsrs	r3, r3, #5
 800401c:	b2db      	uxtb	r3, r3
 800401e:	f043 0301 	orr.w	r3, r3, #1
 8004022:	b2db      	uxtb	r3, r3
 8004024:	2b01      	cmp	r3, #1
 8004026:	d102      	bne.n	800402e <HAL_RCC_OscConfig+0x592>
 8004028:	4b30      	ldr	r3, [pc, #192]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	e013      	b.n	8004056 <HAL_RCC_OscConfig+0x5ba>
 800402e:	2302      	movs	r3, #2
 8004030:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004034:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004038:	fa93 f3a3 	rbit	r3, r3
 800403c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004040:	2302      	movs	r3, #2
 8004042:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004046:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800404a:	fa93 f3a3 	rbit	r3, r3
 800404e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004052:	4b26      	ldr	r3, [pc, #152]	; (80040ec <HAL_RCC_OscConfig+0x650>)
 8004054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004056:	2202      	movs	r2, #2
 8004058:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800405c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004060:	fa92 f2a2 	rbit	r2, r2
 8004064:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004068:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800406c:	fab2 f282 	clz	r2, r2
 8004070:	b2d2      	uxtb	r2, r2
 8004072:	f042 0220 	orr.w	r2, r2, #32
 8004076:	b2d2      	uxtb	r2, r2
 8004078:	f002 021f 	and.w	r2, r2, #31
 800407c:	2101      	movs	r1, #1
 800407e:	fa01 f202 	lsl.w	r2, r1, r2
 8004082:	4013      	ands	r3, r2
 8004084:	2b00      	cmp	r3, #0
 8004086:	d1af      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004088:	1d3b      	adds	r3, r7, #4
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0308 	and.w	r3, r3, #8
 8004092:	2b00      	cmp	r3, #0
 8004094:	f000 80da 	beq.w	800424c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004098:	1d3b      	adds	r3, r7, #4
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d069      	beq.n	8004176 <HAL_RCC_OscConfig+0x6da>
 80040a2:	2301      	movs	r3, #1
 80040a4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80040ac:	fa93 f3a3 	rbit	r3, r3
 80040b0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80040b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040b8:	fab3 f383 	clz	r3, r3
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	461a      	mov	r2, r3
 80040c0:	4b0b      	ldr	r3, [pc, #44]	; (80040f0 <HAL_RCC_OscConfig+0x654>)
 80040c2:	4413      	add	r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	461a      	mov	r2, r3
 80040c8:	2301      	movs	r3, #1
 80040ca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040cc:	f7fd fd2a 	bl	8001b24 <HAL_GetTick>
 80040d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040d4:	e00e      	b.n	80040f4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040d6:	f7fd fd25 	bl	8001b24 <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d906      	bls.n	80040f4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e3d9      	b.n	800489e <HAL_RCC_OscConfig+0xe02>
 80040ea:	bf00      	nop
 80040ec:	40021000 	.word	0x40021000
 80040f0:	10908120 	.word	0x10908120
 80040f4:	2302      	movs	r3, #2
 80040f6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80040fe:	fa93 f3a3 	rbit	r3, r3
 8004102:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004106:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800410a:	2202      	movs	r2, #2
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	fa93 f2a3 	rbit	r2, r3
 8004118:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800411c:	601a      	str	r2, [r3, #0]
 800411e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004122:	2202      	movs	r2, #2
 8004124:	601a      	str	r2, [r3, #0]
 8004126:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	fa93 f2a3 	rbit	r2, r3
 8004130:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004134:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004136:	4ba5      	ldr	r3, [pc, #660]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 8004138:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800413a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800413e:	2102      	movs	r1, #2
 8004140:	6019      	str	r1, [r3, #0]
 8004142:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	fa93 f1a3 	rbit	r1, r3
 800414c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004150:	6019      	str	r1, [r3, #0]
  return result;
 8004152:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	fab3 f383 	clz	r3, r3
 800415c:	b2db      	uxtb	r3, r3
 800415e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004162:	b2db      	uxtb	r3, r3
 8004164:	f003 031f 	and.w	r3, r3, #31
 8004168:	2101      	movs	r1, #1
 800416a:	fa01 f303 	lsl.w	r3, r1, r3
 800416e:	4013      	ands	r3, r2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0b0      	beq.n	80040d6 <HAL_RCC_OscConfig+0x63a>
 8004174:	e06a      	b.n	800424c <HAL_RCC_OscConfig+0x7b0>
 8004176:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800417a:	2201      	movs	r2, #1
 800417c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800417e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	fa93 f2a3 	rbit	r2, r3
 8004188:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800418c:	601a      	str	r2, [r3, #0]
  return result;
 800418e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004192:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004194:	fab3 f383 	clz	r3, r3
 8004198:	b2db      	uxtb	r3, r3
 800419a:	461a      	mov	r2, r3
 800419c:	4b8c      	ldr	r3, [pc, #560]	; (80043d0 <HAL_RCC_OscConfig+0x934>)
 800419e:	4413      	add	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	461a      	mov	r2, r3
 80041a4:	2300      	movs	r3, #0
 80041a6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041a8:	f7fd fcbc 	bl	8001b24 <HAL_GetTick>
 80041ac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041b0:	e009      	b.n	80041c6 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041b2:	f7fd fcb7 	bl	8001b24 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e36b      	b.n	800489e <HAL_RCC_OscConfig+0xe02>
 80041c6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80041ca:	2202      	movs	r2, #2
 80041cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ce:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	fa93 f2a3 	rbit	r2, r3
 80041d8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80041e2:	2202      	movs	r2, #2
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	fa93 f2a3 	rbit	r2, r3
 80041f0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80041fa:	2202      	movs	r2, #2
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	fa93 f2a3 	rbit	r2, r3
 8004208:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800420c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800420e:	4b6f      	ldr	r3, [pc, #444]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 8004210:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004212:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004216:	2102      	movs	r1, #2
 8004218:	6019      	str	r1, [r3, #0]
 800421a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	fa93 f1a3 	rbit	r1, r3
 8004224:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004228:	6019      	str	r1, [r3, #0]
  return result;
 800422a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	fab3 f383 	clz	r3, r3
 8004234:	b2db      	uxtb	r3, r3
 8004236:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800423a:	b2db      	uxtb	r3, r3
 800423c:	f003 031f 	and.w	r3, r3, #31
 8004240:	2101      	movs	r1, #1
 8004242:	fa01 f303 	lsl.w	r3, r1, r3
 8004246:	4013      	ands	r3, r2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d1b2      	bne.n	80041b2 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800424c:	1d3b      	adds	r3, r7, #4
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0304 	and.w	r3, r3, #4
 8004256:	2b00      	cmp	r3, #0
 8004258:	f000 8158 	beq.w	800450c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 800425c:	2300      	movs	r3, #0
 800425e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004262:	4b5a      	ldr	r3, [pc, #360]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 8004264:	69db      	ldr	r3, [r3, #28]
 8004266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d112      	bne.n	8004294 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800426e:	4b57      	ldr	r3, [pc, #348]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	4a56      	ldr	r2, [pc, #344]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 8004274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004278:	61d3      	str	r3, [r2, #28]
 800427a:	4b54      	ldr	r3, [pc, #336]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 800427c:	69db      	ldr	r3, [r3, #28]
 800427e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004282:	f107 0308 	add.w	r3, r7, #8
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	f107 0308 	add.w	r3, r7, #8
 800428c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800428e:	2301      	movs	r3, #1
 8004290:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004294:	4b4f      	ldr	r3, [pc, #316]	; (80043d4 <HAL_RCC_OscConfig+0x938>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800429c:	2b00      	cmp	r3, #0
 800429e:	d11a      	bne.n	80042d6 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042a0:	4b4c      	ldr	r3, [pc, #304]	; (80043d4 <HAL_RCC_OscConfig+0x938>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a4b      	ldr	r2, [pc, #300]	; (80043d4 <HAL_RCC_OscConfig+0x938>)
 80042a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042aa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042ac:	f7fd fc3a 	bl	8001b24 <HAL_GetTick>
 80042b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b4:	e009      	b.n	80042ca <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042b6:	f7fd fc35 	bl	8001b24 <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b64      	cmp	r3, #100	; 0x64
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e2e9      	b.n	800489e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ca:	4b42      	ldr	r3, [pc, #264]	; (80043d4 <HAL_RCC_OscConfig+0x938>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d0ef      	beq.n	80042b6 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042d6:	1d3b      	adds	r3, r7, #4
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d106      	bne.n	80042ee <HAL_RCC_OscConfig+0x852>
 80042e0:	4b3a      	ldr	r3, [pc, #232]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 80042e2:	6a1b      	ldr	r3, [r3, #32]
 80042e4:	4a39      	ldr	r2, [pc, #228]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 80042e6:	f043 0301 	orr.w	r3, r3, #1
 80042ea:	6213      	str	r3, [r2, #32]
 80042ec:	e02f      	b.n	800434e <HAL_RCC_OscConfig+0x8b2>
 80042ee:	1d3b      	adds	r3, r7, #4
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d10c      	bne.n	8004312 <HAL_RCC_OscConfig+0x876>
 80042f8:	4b34      	ldr	r3, [pc, #208]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 80042fa:	6a1b      	ldr	r3, [r3, #32]
 80042fc:	4a33      	ldr	r2, [pc, #204]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 80042fe:	f023 0301 	bic.w	r3, r3, #1
 8004302:	6213      	str	r3, [r2, #32]
 8004304:	4b31      	ldr	r3, [pc, #196]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 8004306:	6a1b      	ldr	r3, [r3, #32]
 8004308:	4a30      	ldr	r2, [pc, #192]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 800430a:	f023 0304 	bic.w	r3, r3, #4
 800430e:	6213      	str	r3, [r2, #32]
 8004310:	e01d      	b.n	800434e <HAL_RCC_OscConfig+0x8b2>
 8004312:	1d3b      	adds	r3, r7, #4
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	2b05      	cmp	r3, #5
 800431a:	d10c      	bne.n	8004336 <HAL_RCC_OscConfig+0x89a>
 800431c:	4b2b      	ldr	r3, [pc, #172]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 800431e:	6a1b      	ldr	r3, [r3, #32]
 8004320:	4a2a      	ldr	r2, [pc, #168]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 8004322:	f043 0304 	orr.w	r3, r3, #4
 8004326:	6213      	str	r3, [r2, #32]
 8004328:	4b28      	ldr	r3, [pc, #160]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	4a27      	ldr	r2, [pc, #156]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 800432e:	f043 0301 	orr.w	r3, r3, #1
 8004332:	6213      	str	r3, [r2, #32]
 8004334:	e00b      	b.n	800434e <HAL_RCC_OscConfig+0x8b2>
 8004336:	4b25      	ldr	r3, [pc, #148]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	4a24      	ldr	r2, [pc, #144]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 800433c:	f023 0301 	bic.w	r3, r3, #1
 8004340:	6213      	str	r3, [r2, #32]
 8004342:	4b22      	ldr	r3, [pc, #136]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	4a21      	ldr	r2, [pc, #132]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 8004348:	f023 0304 	bic.w	r3, r3, #4
 800434c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800434e:	1d3b      	adds	r3, r7, #4
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d06b      	beq.n	8004430 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004358:	f7fd fbe4 	bl	8001b24 <HAL_GetTick>
 800435c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004360:	e00b      	b.n	800437a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004362:	f7fd fbdf 	bl	8001b24 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004372:	4293      	cmp	r3, r2
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e291      	b.n	800489e <HAL_RCC_OscConfig+0xe02>
 800437a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800437e:	2202      	movs	r2, #2
 8004380:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004382:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	fa93 f2a3 	rbit	r2, r3
 800438c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004390:	601a      	str	r2, [r3, #0]
 8004392:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004396:	2202      	movs	r2, #2
 8004398:	601a      	str	r2, [r3, #0]
 800439a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	fa93 f2a3 	rbit	r2, r3
 80043a4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80043a8:	601a      	str	r2, [r3, #0]
  return result;
 80043aa:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80043ae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043b0:	fab3 f383 	clz	r3, r3
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	095b      	lsrs	r3, r3, #5
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	f043 0302 	orr.w	r3, r3, #2
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	d109      	bne.n	80043d8 <HAL_RCC_OscConfig+0x93c>
 80043c4:	4b01      	ldr	r3, [pc, #4]	; (80043cc <HAL_RCC_OscConfig+0x930>)
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	e014      	b.n	80043f4 <HAL_RCC_OscConfig+0x958>
 80043ca:	bf00      	nop
 80043cc:	40021000 	.word	0x40021000
 80043d0:	10908120 	.word	0x10908120
 80043d4:	40007000 	.word	0x40007000
 80043d8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80043dc:	2202      	movs	r2, #2
 80043de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	fa93 f2a3 	rbit	r2, r3
 80043ea:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80043ee:	601a      	str	r2, [r3, #0]
 80043f0:	4bbb      	ldr	r3, [pc, #748]	; (80046e0 <HAL_RCC_OscConfig+0xc44>)
 80043f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80043f8:	2102      	movs	r1, #2
 80043fa:	6011      	str	r1, [r2, #0]
 80043fc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004400:	6812      	ldr	r2, [r2, #0]
 8004402:	fa92 f1a2 	rbit	r1, r2
 8004406:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800440a:	6011      	str	r1, [r2, #0]
  return result;
 800440c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004410:	6812      	ldr	r2, [r2, #0]
 8004412:	fab2 f282 	clz	r2, r2
 8004416:	b2d2      	uxtb	r2, r2
 8004418:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800441c:	b2d2      	uxtb	r2, r2
 800441e:	f002 021f 	and.w	r2, r2, #31
 8004422:	2101      	movs	r1, #1
 8004424:	fa01 f202 	lsl.w	r2, r1, r2
 8004428:	4013      	ands	r3, r2
 800442a:	2b00      	cmp	r3, #0
 800442c:	d099      	beq.n	8004362 <HAL_RCC_OscConfig+0x8c6>
 800442e:	e063      	b.n	80044f8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004430:	f7fd fb78 	bl	8001b24 <HAL_GetTick>
 8004434:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004438:	e00b      	b.n	8004452 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800443a:	f7fd fb73 	bl	8001b24 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	f241 3288 	movw	r2, #5000	; 0x1388
 800444a:	4293      	cmp	r3, r2
 800444c:	d901      	bls.n	8004452 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e225      	b.n	800489e <HAL_RCC_OscConfig+0xe02>
 8004452:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004456:	2202      	movs	r2, #2
 8004458:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800445a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	fa93 f2a3 	rbit	r2, r3
 8004464:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004468:	601a      	str	r2, [r3, #0]
 800446a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800446e:	2202      	movs	r2, #2
 8004470:	601a      	str	r2, [r3, #0]
 8004472:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	fa93 f2a3 	rbit	r2, r3
 800447c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004480:	601a      	str	r2, [r3, #0]
  return result;
 8004482:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004486:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004488:	fab3 f383 	clz	r3, r3
 800448c:	b2db      	uxtb	r3, r3
 800448e:	095b      	lsrs	r3, r3, #5
 8004490:	b2db      	uxtb	r3, r3
 8004492:	f043 0302 	orr.w	r3, r3, #2
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d102      	bne.n	80044a2 <HAL_RCC_OscConfig+0xa06>
 800449c:	4b90      	ldr	r3, [pc, #576]	; (80046e0 <HAL_RCC_OscConfig+0xc44>)
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	e00d      	b.n	80044be <HAL_RCC_OscConfig+0xa22>
 80044a2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80044a6:	2202      	movs	r2, #2
 80044a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044aa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	fa93 f2a3 	rbit	r2, r3
 80044b4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	4b89      	ldr	r3, [pc, #548]	; (80046e0 <HAL_RCC_OscConfig+0xc44>)
 80044bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044be:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80044c2:	2102      	movs	r1, #2
 80044c4:	6011      	str	r1, [r2, #0]
 80044c6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80044ca:	6812      	ldr	r2, [r2, #0]
 80044cc:	fa92 f1a2 	rbit	r1, r2
 80044d0:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80044d4:	6011      	str	r1, [r2, #0]
  return result;
 80044d6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80044da:	6812      	ldr	r2, [r2, #0]
 80044dc:	fab2 f282 	clz	r2, r2
 80044e0:	b2d2      	uxtb	r2, r2
 80044e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044e6:	b2d2      	uxtb	r2, r2
 80044e8:	f002 021f 	and.w	r2, r2, #31
 80044ec:	2101      	movs	r1, #1
 80044ee:	fa01 f202 	lsl.w	r2, r1, r2
 80044f2:	4013      	ands	r3, r2
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1a0      	bne.n	800443a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044f8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d105      	bne.n	800450c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004500:	4b77      	ldr	r3, [pc, #476]	; (80046e0 <HAL_RCC_OscConfig+0xc44>)
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	4a76      	ldr	r2, [pc, #472]	; (80046e0 <HAL_RCC_OscConfig+0xc44>)
 8004506:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800450a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800450c:	1d3b      	adds	r3, r7, #4
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	2b00      	cmp	r3, #0
 8004514:	f000 81c2 	beq.w	800489c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004518:	4b71      	ldr	r3, [pc, #452]	; (80046e0 <HAL_RCC_OscConfig+0xc44>)
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f003 030c 	and.w	r3, r3, #12
 8004520:	2b08      	cmp	r3, #8
 8004522:	f000 819c 	beq.w	800485e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004526:	1d3b      	adds	r3, r7, #4
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	69db      	ldr	r3, [r3, #28]
 800452c:	2b02      	cmp	r3, #2
 800452e:	f040 8114 	bne.w	800475a <HAL_RCC_OscConfig+0xcbe>
 8004532:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004536:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800453a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800453c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	fa93 f2a3 	rbit	r2, r3
 8004546:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800454a:	601a      	str	r2, [r3, #0]
  return result;
 800454c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004550:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004552:	fab3 f383 	clz	r3, r3
 8004556:	b2db      	uxtb	r3, r3
 8004558:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800455c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	461a      	mov	r2, r3
 8004564:	2300      	movs	r3, #0
 8004566:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004568:	f7fd fadc 	bl	8001b24 <HAL_GetTick>
 800456c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004570:	e009      	b.n	8004586 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004572:	f7fd fad7 	bl	8001b24 <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e18b      	b.n	800489e <HAL_RCC_OscConfig+0xe02>
 8004586:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800458a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800458e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004590:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	fa93 f2a3 	rbit	r2, r3
 800459a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800459e:	601a      	str	r2, [r3, #0]
  return result;
 80045a0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80045a4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045a6:	fab3 f383 	clz	r3, r3
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	095b      	lsrs	r3, r3, #5
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	f043 0301 	orr.w	r3, r3, #1
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d102      	bne.n	80045c0 <HAL_RCC_OscConfig+0xb24>
 80045ba:	4b49      	ldr	r3, [pc, #292]	; (80046e0 <HAL_RCC_OscConfig+0xc44>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	e01b      	b.n	80045f8 <HAL_RCC_OscConfig+0xb5c>
 80045c0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80045c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	fa93 f2a3 	rbit	r2, r3
 80045d4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80045d8:	601a      	str	r2, [r3, #0]
 80045da:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80045de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	fa93 f2a3 	rbit	r2, r3
 80045ee:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80045f2:	601a      	str	r2, [r3, #0]
 80045f4:	4b3a      	ldr	r3, [pc, #232]	; (80046e0 <HAL_RCC_OscConfig+0xc44>)
 80045f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80045fc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004600:	6011      	str	r1, [r2, #0]
 8004602:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004606:	6812      	ldr	r2, [r2, #0]
 8004608:	fa92 f1a2 	rbit	r1, r2
 800460c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004610:	6011      	str	r1, [r2, #0]
  return result;
 8004612:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004616:	6812      	ldr	r2, [r2, #0]
 8004618:	fab2 f282 	clz	r2, r2
 800461c:	b2d2      	uxtb	r2, r2
 800461e:	f042 0220 	orr.w	r2, r2, #32
 8004622:	b2d2      	uxtb	r2, r2
 8004624:	f002 021f 	and.w	r2, r2, #31
 8004628:	2101      	movs	r1, #1
 800462a:	fa01 f202 	lsl.w	r2, r1, r2
 800462e:	4013      	ands	r3, r2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d19e      	bne.n	8004572 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004634:	4b2a      	ldr	r3, [pc, #168]	; (80046e0 <HAL_RCC_OscConfig+0xc44>)
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800463c:	1d3b      	adds	r3, r7, #4
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004642:	1d3b      	adds	r3, r7, #4
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	430b      	orrs	r3, r1
 800464a:	4925      	ldr	r1, [pc, #148]	; (80046e0 <HAL_RCC_OscConfig+0xc44>)
 800464c:	4313      	orrs	r3, r2
 800464e:	604b      	str	r3, [r1, #4]
 8004650:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004654:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004658:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800465a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	fa93 f2a3 	rbit	r2, r3
 8004664:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004668:	601a      	str	r2, [r3, #0]
  return result;
 800466a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800466e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004670:	fab3 f383 	clz	r3, r3
 8004674:	b2db      	uxtb	r3, r3
 8004676:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800467a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	461a      	mov	r2, r3
 8004682:	2301      	movs	r3, #1
 8004684:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004686:	f7fd fa4d 	bl	8001b24 <HAL_GetTick>
 800468a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800468e:	e009      	b.n	80046a4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004690:	f7fd fa48 	bl	8001b24 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d901      	bls.n	80046a4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e0fc      	b.n	800489e <HAL_RCC_OscConfig+0xe02>
 80046a4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80046a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	fa93 f2a3 	rbit	r2, r3
 80046b8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80046bc:	601a      	str	r2, [r3, #0]
  return result;
 80046be:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80046c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046c4:	fab3 f383 	clz	r3, r3
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	095b      	lsrs	r3, r3, #5
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	f043 0301 	orr.w	r3, r3, #1
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d105      	bne.n	80046e4 <HAL_RCC_OscConfig+0xc48>
 80046d8:	4b01      	ldr	r3, [pc, #4]	; (80046e0 <HAL_RCC_OscConfig+0xc44>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	e01e      	b.n	800471c <HAL_RCC_OscConfig+0xc80>
 80046de:	bf00      	nop
 80046e0:	40021000 	.word	0x40021000
 80046e4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80046e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	fa93 f2a3 	rbit	r2, r3
 80046f8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80046fc:	601a      	str	r2, [r3, #0]
 80046fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004702:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004706:	601a      	str	r2, [r3, #0]
 8004708:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	fa93 f2a3 	rbit	r2, r3
 8004712:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004716:	601a      	str	r2, [r3, #0]
 8004718:	4b63      	ldr	r3, [pc, #396]	; (80048a8 <HAL_RCC_OscConfig+0xe0c>)
 800471a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004720:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004724:	6011      	str	r1, [r2, #0]
 8004726:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800472a:	6812      	ldr	r2, [r2, #0]
 800472c:	fa92 f1a2 	rbit	r1, r2
 8004730:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004734:	6011      	str	r1, [r2, #0]
  return result;
 8004736:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800473a:	6812      	ldr	r2, [r2, #0]
 800473c:	fab2 f282 	clz	r2, r2
 8004740:	b2d2      	uxtb	r2, r2
 8004742:	f042 0220 	orr.w	r2, r2, #32
 8004746:	b2d2      	uxtb	r2, r2
 8004748:	f002 021f 	and.w	r2, r2, #31
 800474c:	2101      	movs	r1, #1
 800474e:	fa01 f202 	lsl.w	r2, r1, r2
 8004752:	4013      	ands	r3, r2
 8004754:	2b00      	cmp	r3, #0
 8004756:	d09b      	beq.n	8004690 <HAL_RCC_OscConfig+0xbf4>
 8004758:	e0a0      	b.n	800489c <HAL_RCC_OscConfig+0xe00>
 800475a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800475e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004762:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004764:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	fa93 f2a3 	rbit	r2, r3
 800476e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004772:	601a      	str	r2, [r3, #0]
  return result;
 8004774:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004778:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800477a:	fab3 f383 	clz	r3, r3
 800477e:	b2db      	uxtb	r3, r3
 8004780:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004784:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	461a      	mov	r2, r3
 800478c:	2300      	movs	r3, #0
 800478e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004790:	f7fd f9c8 	bl	8001b24 <HAL_GetTick>
 8004794:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004798:	e009      	b.n	80047ae <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800479a:	f7fd f9c3 	bl	8001b24 <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d901      	bls.n	80047ae <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e077      	b.n	800489e <HAL_RCC_OscConfig+0xe02>
 80047ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80047b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	fa93 f2a3 	rbit	r2, r3
 80047c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047c6:	601a      	str	r2, [r3, #0]
  return result;
 80047c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047cc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047ce:	fab3 f383 	clz	r3, r3
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	095b      	lsrs	r3, r3, #5
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	f043 0301 	orr.w	r3, r3, #1
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d102      	bne.n	80047e8 <HAL_RCC_OscConfig+0xd4c>
 80047e2:	4b31      	ldr	r3, [pc, #196]	; (80048a8 <HAL_RCC_OscConfig+0xe0c>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	e01b      	b.n	8004820 <HAL_RCC_OscConfig+0xd84>
 80047e8:	f107 0320 	add.w	r3, r7, #32
 80047ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f2:	f107 0320 	add.w	r3, r7, #32
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	fa93 f2a3 	rbit	r2, r3
 80047fc:	f107 031c 	add.w	r3, r7, #28
 8004800:	601a      	str	r2, [r3, #0]
 8004802:	f107 0318 	add.w	r3, r7, #24
 8004806:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800480a:	601a      	str	r2, [r3, #0]
 800480c:	f107 0318 	add.w	r3, r7, #24
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	fa93 f2a3 	rbit	r2, r3
 8004816:	f107 0314 	add.w	r3, r7, #20
 800481a:	601a      	str	r2, [r3, #0]
 800481c:	4b22      	ldr	r3, [pc, #136]	; (80048a8 <HAL_RCC_OscConfig+0xe0c>)
 800481e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004820:	f107 0210 	add.w	r2, r7, #16
 8004824:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004828:	6011      	str	r1, [r2, #0]
 800482a:	f107 0210 	add.w	r2, r7, #16
 800482e:	6812      	ldr	r2, [r2, #0]
 8004830:	fa92 f1a2 	rbit	r1, r2
 8004834:	f107 020c 	add.w	r2, r7, #12
 8004838:	6011      	str	r1, [r2, #0]
  return result;
 800483a:	f107 020c 	add.w	r2, r7, #12
 800483e:	6812      	ldr	r2, [r2, #0]
 8004840:	fab2 f282 	clz	r2, r2
 8004844:	b2d2      	uxtb	r2, r2
 8004846:	f042 0220 	orr.w	r2, r2, #32
 800484a:	b2d2      	uxtb	r2, r2
 800484c:	f002 021f 	and.w	r2, r2, #31
 8004850:	2101      	movs	r1, #1
 8004852:	fa01 f202 	lsl.w	r2, r1, r2
 8004856:	4013      	ands	r3, r2
 8004858:	2b00      	cmp	r3, #0
 800485a:	d19e      	bne.n	800479a <HAL_RCC_OscConfig+0xcfe>
 800485c:	e01e      	b.n	800489c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800485e:	1d3b      	adds	r3, r7, #4
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d101      	bne.n	800486c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e018      	b.n	800489e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800486c:	4b0e      	ldr	r3, [pc, #56]	; (80048a8 <HAL_RCC_OscConfig+0xe0c>)
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004874:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004878:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800487c:	1d3b      	adds	r3, r7, #4
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	429a      	cmp	r2, r3
 8004884:	d108      	bne.n	8004898 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004886:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800488a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800488e:	1d3b      	adds	r3, r7, #4
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004894:	429a      	cmp	r2, r3
 8004896:	d001      	beq.n	800489c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e000      	b.n	800489e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	40021000 	.word	0x40021000

080048ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b09e      	sub	sp, #120	; 0x78
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80048b6:	2300      	movs	r3, #0
 80048b8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d101      	bne.n	80048c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e162      	b.n	8004b8a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048c4:	4b90      	ldr	r3, [pc, #576]	; (8004b08 <HAL_RCC_ClockConfig+0x25c>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0307 	and.w	r3, r3, #7
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d910      	bls.n	80048f4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048d2:	4b8d      	ldr	r3, [pc, #564]	; (8004b08 <HAL_RCC_ClockConfig+0x25c>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f023 0207 	bic.w	r2, r3, #7
 80048da:	498b      	ldr	r1, [pc, #556]	; (8004b08 <HAL_RCC_ClockConfig+0x25c>)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	4313      	orrs	r3, r2
 80048e0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048e2:	4b89      	ldr	r3, [pc, #548]	; (8004b08 <HAL_RCC_ClockConfig+0x25c>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0307 	and.w	r3, r3, #7
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d001      	beq.n	80048f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e14a      	b.n	8004b8a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d008      	beq.n	8004912 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004900:	4b82      	ldr	r3, [pc, #520]	; (8004b0c <HAL_RCC_ClockConfig+0x260>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	497f      	ldr	r1, [pc, #508]	; (8004b0c <HAL_RCC_ClockConfig+0x260>)
 800490e:	4313      	orrs	r3, r2
 8004910:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	2b00      	cmp	r3, #0
 800491c:	f000 80dc 	beq.w	8004ad8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d13c      	bne.n	80049a2 <HAL_RCC_ClockConfig+0xf6>
 8004928:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800492c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800492e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004930:	fa93 f3a3 	rbit	r3, r3
 8004934:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004936:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004938:	fab3 f383 	clz	r3, r3
 800493c:	b2db      	uxtb	r3, r3
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	b2db      	uxtb	r3, r3
 8004942:	f043 0301 	orr.w	r3, r3, #1
 8004946:	b2db      	uxtb	r3, r3
 8004948:	2b01      	cmp	r3, #1
 800494a:	d102      	bne.n	8004952 <HAL_RCC_ClockConfig+0xa6>
 800494c:	4b6f      	ldr	r3, [pc, #444]	; (8004b0c <HAL_RCC_ClockConfig+0x260>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	e00f      	b.n	8004972 <HAL_RCC_ClockConfig+0xc6>
 8004952:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004956:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004958:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800495a:	fa93 f3a3 	rbit	r3, r3
 800495e:	667b      	str	r3, [r7, #100]	; 0x64
 8004960:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004964:	663b      	str	r3, [r7, #96]	; 0x60
 8004966:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004968:	fa93 f3a3 	rbit	r3, r3
 800496c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800496e:	4b67      	ldr	r3, [pc, #412]	; (8004b0c <HAL_RCC_ClockConfig+0x260>)
 8004970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004972:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004976:	65ba      	str	r2, [r7, #88]	; 0x58
 8004978:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800497a:	fa92 f2a2 	rbit	r2, r2
 800497e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004980:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004982:	fab2 f282 	clz	r2, r2
 8004986:	b2d2      	uxtb	r2, r2
 8004988:	f042 0220 	orr.w	r2, r2, #32
 800498c:	b2d2      	uxtb	r2, r2
 800498e:	f002 021f 	and.w	r2, r2, #31
 8004992:	2101      	movs	r1, #1
 8004994:	fa01 f202 	lsl.w	r2, r1, r2
 8004998:	4013      	ands	r3, r2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d17b      	bne.n	8004a96 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e0f3      	b.n	8004b8a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d13c      	bne.n	8004a24 <HAL_RCC_ClockConfig+0x178>
 80049aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049ae:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049b2:	fa93 f3a3 	rbit	r3, r3
 80049b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80049b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049ba:	fab3 f383 	clz	r3, r3
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	095b      	lsrs	r3, r3, #5
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	f043 0301 	orr.w	r3, r3, #1
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d102      	bne.n	80049d4 <HAL_RCC_ClockConfig+0x128>
 80049ce:	4b4f      	ldr	r3, [pc, #316]	; (8004b0c <HAL_RCC_ClockConfig+0x260>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	e00f      	b.n	80049f4 <HAL_RCC_ClockConfig+0x148>
 80049d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049d8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049dc:	fa93 f3a3 	rbit	r3, r3
 80049e0:	647b      	str	r3, [r7, #68]	; 0x44
 80049e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049e6:	643b      	str	r3, [r7, #64]	; 0x40
 80049e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049ea:	fa93 f3a3 	rbit	r3, r3
 80049ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80049f0:	4b46      	ldr	r3, [pc, #280]	; (8004b0c <HAL_RCC_ClockConfig+0x260>)
 80049f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80049f8:	63ba      	str	r2, [r7, #56]	; 0x38
 80049fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80049fc:	fa92 f2a2 	rbit	r2, r2
 8004a00:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004a02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a04:	fab2 f282 	clz	r2, r2
 8004a08:	b2d2      	uxtb	r2, r2
 8004a0a:	f042 0220 	orr.w	r2, r2, #32
 8004a0e:	b2d2      	uxtb	r2, r2
 8004a10:	f002 021f 	and.w	r2, r2, #31
 8004a14:	2101      	movs	r1, #1
 8004a16:	fa01 f202 	lsl.w	r2, r1, r2
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d13a      	bne.n	8004a96 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e0b2      	b.n	8004b8a <HAL_RCC_ClockConfig+0x2de>
 8004a24:	2302      	movs	r3, #2
 8004a26:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a2a:	fa93 f3a3 	rbit	r3, r3
 8004a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a32:	fab3 f383 	clz	r3, r3
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	095b      	lsrs	r3, r3, #5
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	f043 0301 	orr.w	r3, r3, #1
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d102      	bne.n	8004a4c <HAL_RCC_ClockConfig+0x1a0>
 8004a46:	4b31      	ldr	r3, [pc, #196]	; (8004b0c <HAL_RCC_ClockConfig+0x260>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	e00d      	b.n	8004a68 <HAL_RCC_ClockConfig+0x1bc>
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a52:	fa93 f3a3 	rbit	r3, r3
 8004a56:	627b      	str	r3, [r7, #36]	; 0x24
 8004a58:	2302      	movs	r3, #2
 8004a5a:	623b      	str	r3, [r7, #32]
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	fa93 f3a3 	rbit	r3, r3
 8004a62:	61fb      	str	r3, [r7, #28]
 8004a64:	4b29      	ldr	r3, [pc, #164]	; (8004b0c <HAL_RCC_ClockConfig+0x260>)
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	2202      	movs	r2, #2
 8004a6a:	61ba      	str	r2, [r7, #24]
 8004a6c:	69ba      	ldr	r2, [r7, #24]
 8004a6e:	fa92 f2a2 	rbit	r2, r2
 8004a72:	617a      	str	r2, [r7, #20]
  return result;
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	fab2 f282 	clz	r2, r2
 8004a7a:	b2d2      	uxtb	r2, r2
 8004a7c:	f042 0220 	orr.w	r2, r2, #32
 8004a80:	b2d2      	uxtb	r2, r2
 8004a82:	f002 021f 	and.w	r2, r2, #31
 8004a86:	2101      	movs	r1, #1
 8004a88:	fa01 f202 	lsl.w	r2, r1, r2
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d101      	bne.n	8004a96 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e079      	b.n	8004b8a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a96:	4b1d      	ldr	r3, [pc, #116]	; (8004b0c <HAL_RCC_ClockConfig+0x260>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f023 0203 	bic.w	r2, r3, #3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	491a      	ldr	r1, [pc, #104]	; (8004b0c <HAL_RCC_ClockConfig+0x260>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004aa8:	f7fd f83c 	bl	8001b24 <HAL_GetTick>
 8004aac:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aae:	e00a      	b.n	8004ac6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ab0:	f7fd f838 	bl	8001b24 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d901      	bls.n	8004ac6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e061      	b.n	8004b8a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ac6:	4b11      	ldr	r3, [pc, #68]	; (8004b0c <HAL_RCC_ClockConfig+0x260>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f003 020c 	and.w	r2, r3, #12
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d1eb      	bne.n	8004ab0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ad8:	4b0b      	ldr	r3, [pc, #44]	; (8004b08 <HAL_RCC_ClockConfig+0x25c>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	683a      	ldr	r2, [r7, #0]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d214      	bcs.n	8004b10 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ae6:	4b08      	ldr	r3, [pc, #32]	; (8004b08 <HAL_RCC_ClockConfig+0x25c>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f023 0207 	bic.w	r2, r3, #7
 8004aee:	4906      	ldr	r1, [pc, #24]	; (8004b08 <HAL_RCC_ClockConfig+0x25c>)
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004af6:	4b04      	ldr	r3, [pc, #16]	; (8004b08 <HAL_RCC_ClockConfig+0x25c>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0307 	and.w	r3, r3, #7
 8004afe:	683a      	ldr	r2, [r7, #0]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d005      	beq.n	8004b10 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e040      	b.n	8004b8a <HAL_RCC_ClockConfig+0x2de>
 8004b08:	40022000 	.word	0x40022000
 8004b0c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0304 	and.w	r3, r3, #4
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d008      	beq.n	8004b2e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b1c:	4b1d      	ldr	r3, [pc, #116]	; (8004b94 <HAL_RCC_ClockConfig+0x2e8>)
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	491a      	ldr	r1, [pc, #104]	; (8004b94 <HAL_RCC_ClockConfig+0x2e8>)
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0308 	and.w	r3, r3, #8
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d009      	beq.n	8004b4e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b3a:	4b16      	ldr	r3, [pc, #88]	; (8004b94 <HAL_RCC_ClockConfig+0x2e8>)
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	00db      	lsls	r3, r3, #3
 8004b48:	4912      	ldr	r1, [pc, #72]	; (8004b94 <HAL_RCC_ClockConfig+0x2e8>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004b4e:	f000 f829 	bl	8004ba4 <HAL_RCC_GetSysClockFreq>
 8004b52:	4601      	mov	r1, r0
 8004b54:	4b0f      	ldr	r3, [pc, #60]	; (8004b94 <HAL_RCC_ClockConfig+0x2e8>)
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b5c:	22f0      	movs	r2, #240	; 0xf0
 8004b5e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b60:	693a      	ldr	r2, [r7, #16]
 8004b62:	fa92 f2a2 	rbit	r2, r2
 8004b66:	60fa      	str	r2, [r7, #12]
  return result;
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	fab2 f282 	clz	r2, r2
 8004b6e:	b2d2      	uxtb	r2, r2
 8004b70:	40d3      	lsrs	r3, r2
 8004b72:	4a09      	ldr	r2, [pc, #36]	; (8004b98 <HAL_RCC_ClockConfig+0x2ec>)
 8004b74:	5cd3      	ldrb	r3, [r2, r3]
 8004b76:	fa21 f303 	lsr.w	r3, r1, r3
 8004b7a:	4a08      	ldr	r2, [pc, #32]	; (8004b9c <HAL_RCC_ClockConfig+0x2f0>)
 8004b7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004b7e:	4b08      	ldr	r3, [pc, #32]	; (8004ba0 <HAL_RCC_ClockConfig+0x2f4>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4618      	mov	r0, r3
 8004b84:	f7fc ff8a 	bl	8001a9c <HAL_InitTick>
  
  return HAL_OK;
 8004b88:	2300      	movs	r3, #0
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3778      	adds	r7, #120	; 0x78
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	40021000 	.word	0x40021000
 8004b98:	08007db8 	.word	0x08007db8
 8004b9c:	20000000 	.word	0x20000000
 8004ba0:	20000004 	.word	0x20000004

08004ba4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b08b      	sub	sp, #44	; 0x2c
 8004ba8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004baa:	2300      	movs	r3, #0
 8004bac:	61fb      	str	r3, [r7, #28]
 8004bae:	2300      	movs	r3, #0
 8004bb0:	61bb      	str	r3, [r7, #24]
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	627b      	str	r3, [r7, #36]	; 0x24
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004bbe:	4b29      	ldr	r3, [pc, #164]	; (8004c64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	f003 030c 	and.w	r3, r3, #12
 8004bca:	2b04      	cmp	r3, #4
 8004bcc:	d002      	beq.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x30>
 8004bce:	2b08      	cmp	r3, #8
 8004bd0:	d003      	beq.n	8004bda <HAL_RCC_GetSysClockFreq+0x36>
 8004bd2:	e03c      	b.n	8004c4e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004bd4:	4b24      	ldr	r3, [pc, #144]	; (8004c68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004bd6:	623b      	str	r3, [r7, #32]
      break;
 8004bd8:	e03c      	b.n	8004c54 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004be0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004be4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	fa92 f2a2 	rbit	r2, r2
 8004bec:	607a      	str	r2, [r7, #4]
  return result;
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	fab2 f282 	clz	r2, r2
 8004bf4:	b2d2      	uxtb	r2, r2
 8004bf6:	40d3      	lsrs	r3, r2
 8004bf8:	4a1c      	ldr	r2, [pc, #112]	; (8004c6c <HAL_RCC_GetSysClockFreq+0xc8>)
 8004bfa:	5cd3      	ldrb	r3, [r2, r3]
 8004bfc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004bfe:	4b19      	ldr	r3, [pc, #100]	; (8004c64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c02:	f003 030f 	and.w	r3, r3, #15
 8004c06:	220f      	movs	r2, #15
 8004c08:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	fa92 f2a2 	rbit	r2, r2
 8004c10:	60fa      	str	r2, [r7, #12]
  return result;
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	fab2 f282 	clz	r2, r2
 8004c18:	b2d2      	uxtb	r2, r2
 8004c1a:	40d3      	lsrs	r3, r2
 8004c1c:	4a14      	ldr	r2, [pc, #80]	; (8004c70 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004c1e:	5cd3      	ldrb	r3, [r2, r3]
 8004c20:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d008      	beq.n	8004c3e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004c2c:	4a0e      	ldr	r2, [pc, #56]	; (8004c68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	fb02 f303 	mul.w	r3, r2, r3
 8004c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8004c3c:	e004      	b.n	8004c48 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	4a0c      	ldr	r2, [pc, #48]	; (8004c74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004c42:	fb02 f303 	mul.w	r3, r2, r3
 8004c46:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4a:	623b      	str	r3, [r7, #32]
      break;
 8004c4c:	e002      	b.n	8004c54 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c4e:	4b06      	ldr	r3, [pc, #24]	; (8004c68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004c50:	623b      	str	r3, [r7, #32]
      break;
 8004c52:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c54:	6a3b      	ldr	r3, [r7, #32]
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	372c      	adds	r7, #44	; 0x2c
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr
 8004c62:	bf00      	nop
 8004c64:	40021000 	.word	0x40021000
 8004c68:	007a1200 	.word	0x007a1200
 8004c6c:	08007dc8 	.word	0x08007dc8
 8004c70:	08007dd8 	.word	0x08007dd8
 8004c74:	003d0900 	.word	0x003d0900

08004c78 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b092      	sub	sp, #72	; 0x48
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c80:	2300      	movs	r3, #0
 8004c82:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004c84:	2300      	movs	r3, #0
 8004c86:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	f000 80cd 	beq.w	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c9c:	4b86      	ldr	r3, [pc, #536]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004c9e:	69db      	ldr	r3, [r3, #28]
 8004ca0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d10e      	bne.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ca8:	4b83      	ldr	r3, [pc, #524]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004caa:	69db      	ldr	r3, [r3, #28]
 8004cac:	4a82      	ldr	r2, [pc, #520]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004cae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cb2:	61d3      	str	r3, [r2, #28]
 8004cb4:	4b80      	ldr	r3, [pc, #512]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004cb6:	69db      	ldr	r3, [r3, #28]
 8004cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cbc:	60bb      	str	r3, [r7, #8]
 8004cbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cc6:	4b7d      	ldr	r3, [pc, #500]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d118      	bne.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cd2:	4b7a      	ldr	r3, [pc, #488]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a79      	ldr	r2, [pc, #484]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004cd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cdc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cde:	f7fc ff21 	bl	8001b24 <HAL_GetTick>
 8004ce2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce4:	e008      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ce6:	f7fc ff1d 	bl	8001b24 <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	2b64      	cmp	r3, #100	; 0x64
 8004cf2:	d901      	bls.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e0db      	b.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cf8:	4b70      	ldr	r3, [pc, #448]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d0f0      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d04:	4b6c      	ldr	r3, [pc, #432]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004d06:	6a1b      	ldr	r3, [r3, #32]
 8004d08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d0c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d07d      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d1c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d076      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d22:	4b65      	ldr	r3, [pc, #404]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d30:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d34:	fa93 f3a3 	rbit	r3, r3
 8004d38:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d3c:	fab3 f383 	clz	r3, r3
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	461a      	mov	r2, r3
 8004d44:	4b5e      	ldr	r3, [pc, #376]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004d46:	4413      	add	r3, r2
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	6013      	str	r3, [r2, #0]
 8004d50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d54:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d58:	fa93 f3a3 	rbit	r3, r3
 8004d5c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004d5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d60:	fab3 f383 	clz	r3, r3
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	461a      	mov	r2, r3
 8004d68:	4b55      	ldr	r3, [pc, #340]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004d6a:	4413      	add	r3, r2
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	461a      	mov	r2, r3
 8004d70:	2300      	movs	r3, #0
 8004d72:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d74:	4a50      	ldr	r2, [pc, #320]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d78:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d045      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d84:	f7fc fece 	bl	8001b24 <HAL_GetTick>
 8004d88:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d8a:	e00a      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d8c:	f7fc feca 	bl	8001b24 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e086      	b.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8004da2:	2302      	movs	r3, #2
 8004da4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da8:	fa93 f3a3 	rbit	r3, r3
 8004dac:	627b      	str	r3, [r7, #36]	; 0x24
 8004dae:	2302      	movs	r3, #2
 8004db0:	623b      	str	r3, [r7, #32]
 8004db2:	6a3b      	ldr	r3, [r7, #32]
 8004db4:	fa93 f3a3 	rbit	r3, r3
 8004db8:	61fb      	str	r3, [r7, #28]
  return result;
 8004dba:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dbc:	fab3 f383 	clz	r3, r3
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	095b      	lsrs	r3, r3, #5
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	f043 0302 	orr.w	r3, r3, #2
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	2b02      	cmp	r3, #2
 8004dce:	d102      	bne.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004dd0:	4b39      	ldr	r3, [pc, #228]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	e007      	b.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8004dd6:	2302      	movs	r3, #2
 8004dd8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	fa93 f3a3 	rbit	r3, r3
 8004de0:	617b      	str	r3, [r7, #20]
 8004de2:	4b35      	ldr	r3, [pc, #212]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de6:	2202      	movs	r2, #2
 8004de8:	613a      	str	r2, [r7, #16]
 8004dea:	693a      	ldr	r2, [r7, #16]
 8004dec:	fa92 f2a2 	rbit	r2, r2
 8004df0:	60fa      	str	r2, [r7, #12]
  return result;
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	fab2 f282 	clz	r2, r2
 8004df8:	b2d2      	uxtb	r2, r2
 8004dfa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004dfe:	b2d2      	uxtb	r2, r2
 8004e00:	f002 021f 	and.w	r2, r2, #31
 8004e04:	2101      	movs	r1, #1
 8004e06:	fa01 f202 	lsl.w	r2, r1, r2
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d0bd      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004e10:	4b29      	ldr	r3, [pc, #164]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	4926      	ldr	r1, [pc, #152]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004e22:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d105      	bne.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e2a:	4b23      	ldr	r3, [pc, #140]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e2c:	69db      	ldr	r3, [r3, #28]
 8004e2e:	4a22      	ldr	r2, [pc, #136]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e34:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d008      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e42:	4b1d      	ldr	r3, [pc, #116]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e46:	f023 0203 	bic.w	r2, r3, #3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	491a      	ldr	r1, [pc, #104]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e50:	4313      	orrs	r3, r2
 8004e52:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0320 	and.w	r3, r3, #32
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d008      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e60:	4b15      	ldr	r3, [pc, #84]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e64:	f023 0210 	bic.w	r2, r3, #16
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	4912      	ldr	r1, [pc, #72]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d008      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004e7e:	4b0e      	ldr	r3, [pc, #56]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e82:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	490b      	ldr	r1, [pc, #44]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d008      	beq.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004e9c:	4b06      	ldr	r3, [pc, #24]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	695b      	ldr	r3, [r3, #20]
 8004ea8:	4903      	ldr	r1, [pc, #12]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3748      	adds	r7, #72	; 0x48
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	40021000 	.word	0x40021000
 8004ebc:	40007000 	.word	0x40007000
 8004ec0:	10908100 	.word	0x10908100

08004ec4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e095      	b.n	8005002 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d108      	bne.n	8004ef0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ee6:	d009      	beq.n	8004efc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	61da      	str	r2, [r3, #28]
 8004eee:	e005      	b.n	8004efc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d106      	bne.n	8004f1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f7fc fadc 	bl	80014d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2202      	movs	r2, #2
 8004f20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f32:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f3c:	d902      	bls.n	8004f44 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	60fb      	str	r3, [r7, #12]
 8004f42:	e002      	b.n	8004f4a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f48:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004f52:	d007      	beq.n	8004f64 <HAL_SPI_Init+0xa0>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f5c:	d002      	beq.n	8004f64 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004f74:	431a      	orrs	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	f003 0302 	and.w	r3, r3, #2
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	f003 0301 	and.w	r3, r3, #1
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	69db      	ldr	r3, [r3, #28]
 8004f98:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fa6:	ea42 0103 	orr.w	r1, r2, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fae:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	0c1b      	lsrs	r3, r3, #16
 8004fc0:	f003 0204 	and.w	r2, r3, #4
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc8:	f003 0310 	and.w	r3, r3, #16
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd2:	f003 0308 	and.w	r3, r3, #8
 8004fd6:	431a      	orrs	r2, r3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004fe0:	ea42 0103 	orr.w	r1, r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	430a      	orrs	r2, r1
 8004ff0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
	...

0800500c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b088      	sub	sp, #32
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	099b      	lsrs	r3, r3, #6
 8005028:	f003 0301 	and.w	r3, r3, #1
 800502c:	2b00      	cmp	r3, #0
 800502e:	d10f      	bne.n	8005050 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00a      	beq.n	8005050 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	099b      	lsrs	r3, r3, #6
 800503e:	f003 0301 	and.w	r3, r3, #1
 8005042:	2b00      	cmp	r3, #0
 8005044:	d004      	beq.n	8005050 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	4798      	blx	r3
    return;
 800504e:	e0d8      	b.n	8005202 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	085b      	lsrs	r3, r3, #1
 8005054:	f003 0301 	and.w	r3, r3, #1
 8005058:	2b00      	cmp	r3, #0
 800505a:	d00a      	beq.n	8005072 <HAL_SPI_IRQHandler+0x66>
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	09db      	lsrs	r3, r3, #7
 8005060:	f003 0301 	and.w	r3, r3, #1
 8005064:	2b00      	cmp	r3, #0
 8005066:	d004      	beq.n	8005072 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	4798      	blx	r3
    return;
 8005070:	e0c7      	b.n	8005202 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	095b      	lsrs	r3, r3, #5
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b00      	cmp	r3, #0
 800507c:	d10c      	bne.n	8005098 <HAL_SPI_IRQHandler+0x8c>
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	099b      	lsrs	r3, r3, #6
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d106      	bne.n	8005098 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	0a1b      	lsrs	r3, r3, #8
 800508e:	f003 0301 	and.w	r3, r3, #1
 8005092:	2b00      	cmp	r3, #0
 8005094:	f000 80b5 	beq.w	8005202 <HAL_SPI_IRQHandler+0x1f6>
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	095b      	lsrs	r3, r3, #5
 800509c:	f003 0301 	and.w	r3, r3, #1
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	f000 80ae 	beq.w	8005202 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	099b      	lsrs	r3, r3, #6
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d023      	beq.n	80050fa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b03      	cmp	r3, #3
 80050bc:	d011      	beq.n	80050e2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050c2:	f043 0204 	orr.w	r2, r3, #4
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050ca:	2300      	movs	r3, #0
 80050cc:	617b      	str	r3, [r7, #20]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	617b      	str	r3, [r7, #20]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	617b      	str	r3, [r7, #20]
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	e00b      	b.n	80050fa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050e2:	2300      	movs	r3, #0
 80050e4:	613b      	str	r3, [r7, #16]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	613b      	str	r3, [r7, #16]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	613b      	str	r3, [r7, #16]
 80050f6:	693b      	ldr	r3, [r7, #16]
        return;
 80050f8:	e083      	b.n	8005202 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	095b      	lsrs	r3, r3, #5
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b00      	cmp	r3, #0
 8005104:	d014      	beq.n	8005130 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800510a:	f043 0201 	orr.w	r2, r3, #1
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005112:	2300      	movs	r3, #0
 8005114:	60fb      	str	r3, [r7, #12]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	60fb      	str	r3, [r7, #12]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800512c:	601a      	str	r2, [r3, #0]
 800512e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	0a1b      	lsrs	r3, r3, #8
 8005134:	f003 0301 	and.w	r3, r3, #1
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00c      	beq.n	8005156 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005140:	f043 0208 	orr.w	r2, r3, #8
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005148:	2300      	movs	r3, #0
 800514a:	60bb      	str	r3, [r7, #8]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	60bb      	str	r3, [r7, #8]
 8005154:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800515a:	2b00      	cmp	r3, #0
 800515c:	d050      	beq.n	8005200 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800516c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	f003 0302 	and.w	r3, r3, #2
 800517c:	2b00      	cmp	r3, #0
 800517e:	d104      	bne.n	800518a <HAL_SPI_IRQHandler+0x17e>
 8005180:	69fb      	ldr	r3, [r7, #28]
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d034      	beq.n	80051f4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	685a      	ldr	r2, [r3, #4]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f022 0203 	bic.w	r2, r2, #3
 8005198:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d011      	beq.n	80051c6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051a6:	4a18      	ldr	r2, [pc, #96]	; (8005208 <HAL_SPI_IRQHandler+0x1fc>)
 80051a8:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051ae:	4618      	mov	r0, r3
 80051b0:	f7fe f9bb 	bl	800352a <HAL_DMA_Abort_IT>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d005      	beq.n	80051c6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d016      	beq.n	80051fc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051d2:	4a0d      	ldr	r2, [pc, #52]	; (8005208 <HAL_SPI_IRQHandler+0x1fc>)
 80051d4:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051da:	4618      	mov	r0, r3
 80051dc:	f7fe f9a5 	bl	800352a <HAL_DMA_Abort_IT>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00a      	beq.n	80051fc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80051f2:	e003      	b.n	80051fc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 f809 	bl	800520c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80051fa:	e000      	b.n	80051fe <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80051fc:	bf00      	nop
    return;
 80051fe:	bf00      	nop
 8005200:	bf00      	nop
  }
}
 8005202:	3720      	adds	r7, #32
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	08005221 	.word	0x08005221

0800520c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800523c:	68f8      	ldr	r0, [r7, #12]
 800523e:	f7ff ffe5 	bl	800520c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005242:	bf00      	nop
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800524a:	b580      	push	{r7, lr}
 800524c:	b082      	sub	sp, #8
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d101      	bne.n	800525c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e049      	b.n	80052f0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005262:	b2db      	uxtb	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	d106      	bne.n	8005276 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f7fc fb4f 	bl	8001914 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2202      	movs	r2, #2
 800527a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	3304      	adds	r3, #4
 8005286:	4619      	mov	r1, r3
 8005288:	4610      	mov	r0, r2
 800528a:	f000 fbdb 	bl	8005a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2201      	movs	r2, #1
 800529a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2201      	movs	r2, #1
 80052a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2201      	movs	r2, #1
 80052aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2201      	movs	r2, #1
 80052b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2201      	movs	r2, #1
 80052da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3708      	adds	r7, #8
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e049      	b.n	800539e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d106      	bne.n	8005324 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f7fc fad2 	bl	80018c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2202      	movs	r2, #2
 8005328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	3304      	adds	r3, #4
 8005334:	4619      	mov	r1, r3
 8005336:	4610      	mov	r0, r2
 8005338:	f000 fb84 	bl	8005a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3708      	adds	r7, #8
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
	...

080053a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d109      	bne.n	80053cc <HAL_TIM_PWM_Start+0x24>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	bf14      	ite	ne
 80053c4:	2301      	movne	r3, #1
 80053c6:	2300      	moveq	r3, #0
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	e03c      	b.n	8005446 <HAL_TIM_PWM_Start+0x9e>
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	2b04      	cmp	r3, #4
 80053d0:	d109      	bne.n	80053e6 <HAL_TIM_PWM_Start+0x3e>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b01      	cmp	r3, #1
 80053dc:	bf14      	ite	ne
 80053de:	2301      	movne	r3, #1
 80053e0:	2300      	moveq	r3, #0
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	e02f      	b.n	8005446 <HAL_TIM_PWM_Start+0x9e>
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	2b08      	cmp	r3, #8
 80053ea:	d109      	bne.n	8005400 <HAL_TIM_PWM_Start+0x58>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	bf14      	ite	ne
 80053f8:	2301      	movne	r3, #1
 80053fa:	2300      	moveq	r3, #0
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	e022      	b.n	8005446 <HAL_TIM_PWM_Start+0x9e>
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	2b0c      	cmp	r3, #12
 8005404:	d109      	bne.n	800541a <HAL_TIM_PWM_Start+0x72>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800540c:	b2db      	uxtb	r3, r3
 800540e:	2b01      	cmp	r3, #1
 8005410:	bf14      	ite	ne
 8005412:	2301      	movne	r3, #1
 8005414:	2300      	moveq	r3, #0
 8005416:	b2db      	uxtb	r3, r3
 8005418:	e015      	b.n	8005446 <HAL_TIM_PWM_Start+0x9e>
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	2b10      	cmp	r3, #16
 800541e:	d109      	bne.n	8005434 <HAL_TIM_PWM_Start+0x8c>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005426:	b2db      	uxtb	r3, r3
 8005428:	2b01      	cmp	r3, #1
 800542a:	bf14      	ite	ne
 800542c:	2301      	movne	r3, #1
 800542e:	2300      	moveq	r3, #0
 8005430:	b2db      	uxtb	r3, r3
 8005432:	e008      	b.n	8005446 <HAL_TIM_PWM_Start+0x9e>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b01      	cmp	r3, #1
 800543e:	bf14      	ite	ne
 8005440:	2301      	movne	r3, #1
 8005442:	2300      	moveq	r3, #0
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d001      	beq.n	800544e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e088      	b.n	8005560 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d104      	bne.n	800545e <HAL_TIM_PWM_Start+0xb6>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2202      	movs	r2, #2
 8005458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800545c:	e023      	b.n	80054a6 <HAL_TIM_PWM_Start+0xfe>
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	2b04      	cmp	r3, #4
 8005462:	d104      	bne.n	800546e <HAL_TIM_PWM_Start+0xc6>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2202      	movs	r2, #2
 8005468:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800546c:	e01b      	b.n	80054a6 <HAL_TIM_PWM_Start+0xfe>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	2b08      	cmp	r3, #8
 8005472:	d104      	bne.n	800547e <HAL_TIM_PWM_Start+0xd6>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2202      	movs	r2, #2
 8005478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800547c:	e013      	b.n	80054a6 <HAL_TIM_PWM_Start+0xfe>
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	2b0c      	cmp	r3, #12
 8005482:	d104      	bne.n	800548e <HAL_TIM_PWM_Start+0xe6>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2202      	movs	r2, #2
 8005488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800548c:	e00b      	b.n	80054a6 <HAL_TIM_PWM_Start+0xfe>
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	2b10      	cmp	r3, #16
 8005492:	d104      	bne.n	800549e <HAL_TIM_PWM_Start+0xf6>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2202      	movs	r2, #2
 8005498:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800549c:	e003      	b.n	80054a6 <HAL_TIM_PWM_Start+0xfe>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2202      	movs	r2, #2
 80054a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2201      	movs	r2, #1
 80054ac:	6839      	ldr	r1, [r7, #0]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 fde6 	bl	8006080 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a2b      	ldr	r2, [pc, #172]	; (8005568 <HAL_TIM_PWM_Start+0x1c0>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d00e      	beq.n	80054dc <HAL_TIM_PWM_Start+0x134>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a2a      	ldr	r2, [pc, #168]	; (800556c <HAL_TIM_PWM_Start+0x1c4>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d009      	beq.n	80054dc <HAL_TIM_PWM_Start+0x134>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a28      	ldr	r2, [pc, #160]	; (8005570 <HAL_TIM_PWM_Start+0x1c8>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d004      	beq.n	80054dc <HAL_TIM_PWM_Start+0x134>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a27      	ldr	r2, [pc, #156]	; (8005574 <HAL_TIM_PWM_Start+0x1cc>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d101      	bne.n	80054e0 <HAL_TIM_PWM_Start+0x138>
 80054dc:	2301      	movs	r3, #1
 80054de:	e000      	b.n	80054e2 <HAL_TIM_PWM_Start+0x13a>
 80054e0:	2300      	movs	r3, #0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d007      	beq.n	80054f6 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80054f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a1b      	ldr	r2, [pc, #108]	; (8005568 <HAL_TIM_PWM_Start+0x1c0>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d00e      	beq.n	800551e <HAL_TIM_PWM_Start+0x176>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005508:	d009      	beq.n	800551e <HAL_TIM_PWM_Start+0x176>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a1a      	ldr	r2, [pc, #104]	; (8005578 <HAL_TIM_PWM_Start+0x1d0>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d004      	beq.n	800551e <HAL_TIM_PWM_Start+0x176>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a14      	ldr	r2, [pc, #80]	; (800556c <HAL_TIM_PWM_Start+0x1c4>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d115      	bne.n	800554a <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	4b15      	ldr	r3, [pc, #84]	; (800557c <HAL_TIM_PWM_Start+0x1d4>)
 8005526:	4013      	ands	r3, r2
 8005528:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2b06      	cmp	r3, #6
 800552e:	d015      	beq.n	800555c <HAL_TIM_PWM_Start+0x1b4>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005536:	d011      	beq.n	800555c <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f042 0201 	orr.w	r2, r2, #1
 8005546:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005548:	e008      	b.n	800555c <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f042 0201 	orr.w	r2, r2, #1
 8005558:	601a      	str	r2, [r3, #0]
 800555a:	e000      	b.n	800555e <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800555c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800555e:	2300      	movs	r3, #0
}
 8005560:	4618      	mov	r0, r3
 8005562:	3710      	adds	r7, #16
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}
 8005568:	40012c00 	.word	0x40012c00
 800556c:	40014000 	.word	0x40014000
 8005570:	40014400 	.word	0x40014400
 8005574:	40014800 	.word	0x40014800
 8005578:	40000400 	.word	0x40000400
 800557c:	00010007 	.word	0x00010007

08005580 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	691b      	ldr	r3, [r3, #16]
 800558e:	f003 0302 	and.w	r3, r3, #2
 8005592:	2b02      	cmp	r3, #2
 8005594:	d122      	bne.n	80055dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	f003 0302 	and.w	r3, r3, #2
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d11b      	bne.n	80055dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f06f 0202 	mvn.w	r2, #2
 80055ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2201      	movs	r2, #1
 80055b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	f003 0303 	and.w	r3, r3, #3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d003      	beq.n	80055ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 fa20 	bl	8005a08 <HAL_TIM_IC_CaptureCallback>
 80055c8:	e005      	b.n	80055d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 fa12 	bl	80059f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f000 fa23 	bl	8005a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	f003 0304 	and.w	r3, r3, #4
 80055e6:	2b04      	cmp	r3, #4
 80055e8:	d122      	bne.n	8005630 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	f003 0304 	and.w	r3, r3, #4
 80055f4:	2b04      	cmp	r3, #4
 80055f6:	d11b      	bne.n	8005630 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f06f 0204 	mvn.w	r2, #4
 8005600:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2202      	movs	r2, #2
 8005606:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005612:	2b00      	cmp	r3, #0
 8005614:	d003      	beq.n	800561e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 f9f6 	bl	8005a08 <HAL_TIM_IC_CaptureCallback>
 800561c:	e005      	b.n	800562a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f9e8 	bl	80059f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f000 f9f9 	bl	8005a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	f003 0308 	and.w	r3, r3, #8
 800563a:	2b08      	cmp	r3, #8
 800563c:	d122      	bne.n	8005684 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	f003 0308 	and.w	r3, r3, #8
 8005648:	2b08      	cmp	r3, #8
 800564a:	d11b      	bne.n	8005684 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f06f 0208 	mvn.w	r2, #8
 8005654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2204      	movs	r2, #4
 800565a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	69db      	ldr	r3, [r3, #28]
 8005662:	f003 0303 	and.w	r3, r3, #3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d003      	beq.n	8005672 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f000 f9cc 	bl	8005a08 <HAL_TIM_IC_CaptureCallback>
 8005670:	e005      	b.n	800567e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 f9be 	bl	80059f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f000 f9cf 	bl	8005a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	f003 0310 	and.w	r3, r3, #16
 800568e:	2b10      	cmp	r3, #16
 8005690:	d122      	bne.n	80056d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	f003 0310 	and.w	r3, r3, #16
 800569c:	2b10      	cmp	r3, #16
 800569e:	d11b      	bne.n	80056d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f06f 0210 	mvn.w	r2, #16
 80056a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2208      	movs	r2, #8
 80056ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	69db      	ldr	r3, [r3, #28]
 80056b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d003      	beq.n	80056c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f000 f9a2 	bl	8005a08 <HAL_TIM_IC_CaptureCallback>
 80056c4:	e005      	b.n	80056d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f994 	bl	80059f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f9a5 	bl	8005a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d10e      	bne.n	8005704 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	f003 0301 	and.w	r3, r3, #1
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d107      	bne.n	8005704 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f06f 0201 	mvn.w	r2, #1
 80056fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 f96e 	bl	80059e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800570e:	2b80      	cmp	r3, #128	; 0x80
 8005710:	d10e      	bne.n	8005730 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800571c:	2b80      	cmp	r3, #128	; 0x80
 800571e:	d107      	bne.n	8005730 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 fdbe 	bl	80062ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800573a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800573e:	d10e      	bne.n	800575e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800574a:	2b80      	cmp	r3, #128	; 0x80
 800574c:	d107      	bne.n	800575e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005756:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f000 fdb1 	bl	80062c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005768:	2b40      	cmp	r3, #64	; 0x40
 800576a:	d10e      	bne.n	800578a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005776:	2b40      	cmp	r3, #64	; 0x40
 8005778:	d107      	bne.n	800578a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005782:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 f953 	bl	8005a30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	691b      	ldr	r3, [r3, #16]
 8005790:	f003 0320 	and.w	r3, r3, #32
 8005794:	2b20      	cmp	r3, #32
 8005796:	d10e      	bne.n	80057b6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	f003 0320 	and.w	r3, r3, #32
 80057a2:	2b20      	cmp	r3, #32
 80057a4:	d107      	bne.n	80057b6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f06f 0220 	mvn.w	r2, #32
 80057ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 fd71 	bl	8006298 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057b6:	bf00      	nop
 80057b8:	3708      	adds	r7, #8
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
	...

080057c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d101      	bne.n	80057da <HAL_TIM_PWM_ConfigChannel+0x1a>
 80057d6:	2302      	movs	r3, #2
 80057d8:	e0fd      	b.n	80059d6 <HAL_TIM_PWM_ConfigChannel+0x216>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2b14      	cmp	r3, #20
 80057e6:	f200 80f0 	bhi.w	80059ca <HAL_TIM_PWM_ConfigChannel+0x20a>
 80057ea:	a201      	add	r2, pc, #4	; (adr r2, 80057f0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80057ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f0:	08005845 	.word	0x08005845
 80057f4:	080059cb 	.word	0x080059cb
 80057f8:	080059cb 	.word	0x080059cb
 80057fc:	080059cb 	.word	0x080059cb
 8005800:	08005885 	.word	0x08005885
 8005804:	080059cb 	.word	0x080059cb
 8005808:	080059cb 	.word	0x080059cb
 800580c:	080059cb 	.word	0x080059cb
 8005810:	080058c7 	.word	0x080058c7
 8005814:	080059cb 	.word	0x080059cb
 8005818:	080059cb 	.word	0x080059cb
 800581c:	080059cb 	.word	0x080059cb
 8005820:	08005907 	.word	0x08005907
 8005824:	080059cb 	.word	0x080059cb
 8005828:	080059cb 	.word	0x080059cb
 800582c:	080059cb 	.word	0x080059cb
 8005830:	08005949 	.word	0x08005949
 8005834:	080059cb 	.word	0x080059cb
 8005838:	080059cb 	.word	0x080059cb
 800583c:	080059cb 	.word	0x080059cb
 8005840:	08005989 	.word	0x08005989
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68b9      	ldr	r1, [r7, #8]
 800584a:	4618      	mov	r0, r3
 800584c:	f000 f972 	bl	8005b34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	699a      	ldr	r2, [r3, #24]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f042 0208 	orr.w	r2, r2, #8
 800585e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	699a      	ldr	r2, [r3, #24]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f022 0204 	bic.w	r2, r2, #4
 800586e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6999      	ldr	r1, [r3, #24]
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	691a      	ldr	r2, [r3, #16]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	430a      	orrs	r2, r1
 8005880:	619a      	str	r2, [r3, #24]
      break;
 8005882:	e0a3      	b.n	80059cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	68b9      	ldr	r1, [r7, #8]
 800588a:	4618      	mov	r0, r3
 800588c:	f000 f9d8 	bl	8005c40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	699a      	ldr	r2, [r3, #24]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800589e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	699a      	ldr	r2, [r3, #24]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	6999      	ldr	r1, [r3, #24]
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	021a      	lsls	r2, r3, #8
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	430a      	orrs	r2, r1
 80058c2:	619a      	str	r2, [r3, #24]
      break;
 80058c4:	e082      	b.n	80059cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68b9      	ldr	r1, [r7, #8]
 80058cc:	4618      	mov	r0, r3
 80058ce:	f000 fa37 	bl	8005d40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	69da      	ldr	r2, [r3, #28]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f042 0208 	orr.w	r2, r2, #8
 80058e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	69da      	ldr	r2, [r3, #28]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f022 0204 	bic.w	r2, r2, #4
 80058f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	69d9      	ldr	r1, [r3, #28]
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	691a      	ldr	r2, [r3, #16]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	430a      	orrs	r2, r1
 8005902:	61da      	str	r2, [r3, #28]
      break;
 8005904:	e062      	b.n	80059cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68b9      	ldr	r1, [r7, #8]
 800590c:	4618      	mov	r0, r3
 800590e:	f000 fa95 	bl	8005e3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	69da      	ldr	r2, [r3, #28]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005920:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	69da      	ldr	r2, [r3, #28]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005930:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	69d9      	ldr	r1, [r3, #28]
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	691b      	ldr	r3, [r3, #16]
 800593c:	021a      	lsls	r2, r3, #8
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	430a      	orrs	r2, r1
 8005944:	61da      	str	r2, [r3, #28]
      break;
 8005946:	e041      	b.n	80059cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	68b9      	ldr	r1, [r7, #8]
 800594e:	4618      	mov	r0, r3
 8005950:	f000 fad8 	bl	8005f04 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f042 0208 	orr.w	r2, r2, #8
 8005962:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 0204 	bic.w	r2, r2, #4
 8005972:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	691a      	ldr	r2, [r3, #16]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	430a      	orrs	r2, r1
 8005984:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005986:	e021      	b.n	80059cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68b9      	ldr	r1, [r7, #8]
 800598e:	4618      	mov	r0, r3
 8005990:	f000 fb16 	bl	8005fc0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059a2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059b2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	021a      	lsls	r2, r3, #8
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	430a      	orrs	r2, r1
 80059c6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80059c8:	e000      	b.n	80059cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 80059ca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3710      	adds	r7, #16
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop

080059e0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80059e8:	bf00      	nop
 80059ea:	370c      	adds	r7, #12
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059fc:	bf00      	nop
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a38:	bf00      	nop
 8005a3a:	370c      	adds	r7, #12
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a32      	ldr	r2, [pc, #200]	; (8005b20 <TIM_Base_SetConfig+0xdc>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d007      	beq.n	8005a6c <TIM_Base_SetConfig+0x28>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a62:	d003      	beq.n	8005a6c <TIM_Base_SetConfig+0x28>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a2f      	ldr	r2, [pc, #188]	; (8005b24 <TIM_Base_SetConfig+0xe0>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d108      	bne.n	8005a7e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a27      	ldr	r2, [pc, #156]	; (8005b20 <TIM_Base_SetConfig+0xdc>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d013      	beq.n	8005aae <TIM_Base_SetConfig+0x6a>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a8c:	d00f      	beq.n	8005aae <TIM_Base_SetConfig+0x6a>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a24      	ldr	r2, [pc, #144]	; (8005b24 <TIM_Base_SetConfig+0xe0>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d00b      	beq.n	8005aae <TIM_Base_SetConfig+0x6a>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a23      	ldr	r2, [pc, #140]	; (8005b28 <TIM_Base_SetConfig+0xe4>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d007      	beq.n	8005aae <TIM_Base_SetConfig+0x6a>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a22      	ldr	r2, [pc, #136]	; (8005b2c <TIM_Base_SetConfig+0xe8>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d003      	beq.n	8005aae <TIM_Base_SetConfig+0x6a>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a21      	ldr	r2, [pc, #132]	; (8005b30 <TIM_Base_SetConfig+0xec>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d108      	bne.n	8005ac0 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ab4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	689a      	ldr	r2, [r3, #8]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a0e      	ldr	r2, [pc, #56]	; (8005b20 <TIM_Base_SetConfig+0xdc>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d00b      	beq.n	8005b04 <TIM_Base_SetConfig+0xc0>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a0e      	ldr	r2, [pc, #56]	; (8005b28 <TIM_Base_SetConfig+0xe4>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d007      	beq.n	8005b04 <TIM_Base_SetConfig+0xc0>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a0d      	ldr	r2, [pc, #52]	; (8005b2c <TIM_Base_SetConfig+0xe8>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d003      	beq.n	8005b04 <TIM_Base_SetConfig+0xc0>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a0c      	ldr	r2, [pc, #48]	; (8005b30 <TIM_Base_SetConfig+0xec>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d103      	bne.n	8005b0c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	691a      	ldr	r2, [r3, #16]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	615a      	str	r2, [r3, #20]
}
 8005b12:	bf00      	nop
 8005b14:	3714      	adds	r7, #20
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	40012c00 	.word	0x40012c00
 8005b24:	40000400 	.word	0x40000400
 8005b28:	40014000 	.word	0x40014000
 8005b2c:	40014400 	.word	0x40014400
 8005b30:	40014800 	.word	0x40014800

08005b34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b087      	sub	sp, #28
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a1b      	ldr	r3, [r3, #32]
 8005b42:	f023 0201 	bic.w	r2, r3, #1
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f023 0303 	bic.w	r3, r3, #3
 8005b6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68fa      	ldr	r2, [r7, #12]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	f023 0302 	bic.w	r3, r3, #2
 8005b80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	697a      	ldr	r2, [r7, #20]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a28      	ldr	r2, [pc, #160]	; (8005c30 <TIM_OC1_SetConfig+0xfc>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d00b      	beq.n	8005bac <TIM_OC1_SetConfig+0x78>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a27      	ldr	r2, [pc, #156]	; (8005c34 <TIM_OC1_SetConfig+0x100>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d007      	beq.n	8005bac <TIM_OC1_SetConfig+0x78>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a26      	ldr	r2, [pc, #152]	; (8005c38 <TIM_OC1_SetConfig+0x104>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d003      	beq.n	8005bac <TIM_OC1_SetConfig+0x78>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a25      	ldr	r2, [pc, #148]	; (8005c3c <TIM_OC1_SetConfig+0x108>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d10c      	bne.n	8005bc6 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f023 0308 	bic.w	r3, r3, #8
 8005bb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	697a      	ldr	r2, [r7, #20]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	f023 0304 	bic.w	r3, r3, #4
 8005bc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a19      	ldr	r2, [pc, #100]	; (8005c30 <TIM_OC1_SetConfig+0xfc>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d00b      	beq.n	8005be6 <TIM_OC1_SetConfig+0xb2>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a18      	ldr	r2, [pc, #96]	; (8005c34 <TIM_OC1_SetConfig+0x100>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d007      	beq.n	8005be6 <TIM_OC1_SetConfig+0xb2>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a17      	ldr	r2, [pc, #92]	; (8005c38 <TIM_OC1_SetConfig+0x104>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d003      	beq.n	8005be6 <TIM_OC1_SetConfig+0xb2>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a16      	ldr	r2, [pc, #88]	; (8005c3c <TIM_OC1_SetConfig+0x108>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d111      	bne.n	8005c0a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	695b      	ldr	r3, [r3, #20]
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	693a      	ldr	r2, [r7, #16]
 8005c0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	685a      	ldr	r2, [r3, #4]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	621a      	str	r2, [r3, #32]
}
 8005c24:	bf00      	nop
 8005c26:	371c      	adds	r7, #28
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr
 8005c30:	40012c00 	.word	0x40012c00
 8005c34:	40014000 	.word	0x40014000
 8005c38:	40014400 	.word	0x40014400
 8005c3c:	40014800 	.word	0x40014800

08005c40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b087      	sub	sp, #28
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a1b      	ldr	r3, [r3, #32]
 8005c4e:	f023 0210 	bic.w	r2, r3, #16
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	699b      	ldr	r3, [r3, #24]
 8005c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	021b      	lsls	r3, r3, #8
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	f023 0320 	bic.w	r3, r3, #32
 8005c8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	011b      	lsls	r3, r3, #4
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a24      	ldr	r2, [pc, #144]	; (8005d30 <TIM_OC2_SetConfig+0xf0>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d10d      	bne.n	8005cc0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005caa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	011b      	lsls	r3, r3, #4
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cbe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a1b      	ldr	r2, [pc, #108]	; (8005d30 <TIM_OC2_SetConfig+0xf0>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d00b      	beq.n	8005ce0 <TIM_OC2_SetConfig+0xa0>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	4a1a      	ldr	r2, [pc, #104]	; (8005d34 <TIM_OC2_SetConfig+0xf4>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d007      	beq.n	8005ce0 <TIM_OC2_SetConfig+0xa0>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	4a19      	ldr	r2, [pc, #100]	; (8005d38 <TIM_OC2_SetConfig+0xf8>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d003      	beq.n	8005ce0 <TIM_OC2_SetConfig+0xa0>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a18      	ldr	r2, [pc, #96]	; (8005d3c <TIM_OC2_SetConfig+0xfc>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d113      	bne.n	8005d08 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ce6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005cee:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	695b      	ldr	r3, [r3, #20]
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	693a      	ldr	r2, [r7, #16]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	699b      	ldr	r3, [r3, #24]
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	693a      	ldr	r2, [r7, #16]
 8005d0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	68fa      	ldr	r2, [r7, #12]
 8005d12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	685a      	ldr	r2, [r3, #4]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	621a      	str	r2, [r3, #32]
}
 8005d22:	bf00      	nop
 8005d24:	371c      	adds	r7, #28
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	40012c00 	.word	0x40012c00
 8005d34:	40014000 	.word	0x40014000
 8005d38:	40014400 	.word	0x40014400
 8005d3c:	40014800 	.word	0x40014800

08005d40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b087      	sub	sp, #28
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6a1b      	ldr	r3, [r3, #32]
 8005d4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a1b      	ldr	r3, [r3, #32]
 8005d5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	69db      	ldr	r3, [r3, #28]
 8005d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f023 0303 	bic.w	r3, r3, #3
 8005d7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	021b      	lsls	r3, r3, #8
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a23      	ldr	r2, [pc, #140]	; (8005e2c <TIM_OC3_SetConfig+0xec>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d10d      	bne.n	8005dbe <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005da8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	68db      	ldr	r3, [r3, #12]
 8005dae:	021b      	lsls	r3, r3, #8
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005dbc:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a1a      	ldr	r2, [pc, #104]	; (8005e2c <TIM_OC3_SetConfig+0xec>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d00b      	beq.n	8005dde <TIM_OC3_SetConfig+0x9e>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a19      	ldr	r2, [pc, #100]	; (8005e30 <TIM_OC3_SetConfig+0xf0>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d007      	beq.n	8005dde <TIM_OC3_SetConfig+0x9e>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4a18      	ldr	r2, [pc, #96]	; (8005e34 <TIM_OC3_SetConfig+0xf4>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d003      	beq.n	8005dde <TIM_OC3_SetConfig+0x9e>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a17      	ldr	r2, [pc, #92]	; (8005e38 <TIM_OC3_SetConfig+0xf8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d113      	bne.n	8005e06 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005de4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005dec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	695b      	ldr	r3, [r3, #20]
 8005df2:	011b      	lsls	r3, r3, #4
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	011b      	lsls	r3, r3, #4
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685a      	ldr	r2, [r3, #4]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	697a      	ldr	r2, [r7, #20]
 8005e1e:	621a      	str	r2, [r3, #32]
}
 8005e20:	bf00      	nop
 8005e22:	371c      	adds	r7, #28
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr
 8005e2c:	40012c00 	.word	0x40012c00
 8005e30:	40014000 	.word	0x40014000
 8005e34:	40014400 	.word	0x40014400
 8005e38:	40014800 	.word	0x40014800

08005e3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	021b      	lsls	r3, r3, #8
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	031b      	lsls	r3, r3, #12
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4a16      	ldr	r2, [pc, #88]	; (8005ef4 <TIM_OC4_SetConfig+0xb8>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d00b      	beq.n	8005eb8 <TIM_OC4_SetConfig+0x7c>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a15      	ldr	r2, [pc, #84]	; (8005ef8 <TIM_OC4_SetConfig+0xbc>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d007      	beq.n	8005eb8 <TIM_OC4_SetConfig+0x7c>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a14      	ldr	r2, [pc, #80]	; (8005efc <TIM_OC4_SetConfig+0xc0>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d003      	beq.n	8005eb8 <TIM_OC4_SetConfig+0x7c>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a13      	ldr	r2, [pc, #76]	; (8005f00 <TIM_OC4_SetConfig+0xc4>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d109      	bne.n	8005ecc <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ebe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	695b      	ldr	r3, [r3, #20]
 8005ec4:	019b      	lsls	r3, r3, #6
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	685a      	ldr	r2, [r3, #4]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	693a      	ldr	r2, [r7, #16]
 8005ee4:	621a      	str	r2, [r3, #32]
}
 8005ee6:	bf00      	nop
 8005ee8:	371c      	adds	r7, #28
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	40012c00 	.word	0x40012c00
 8005ef8:	40014000 	.word	0x40014000
 8005efc:	40014400 	.word	0x40014400
 8005f00:	40014800 	.word	0x40014800

08005f04 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b087      	sub	sp, #28
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
 8005f12:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6a1b      	ldr	r3, [r3, #32]
 8005f1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005f48:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	041b      	lsls	r3, r3, #16
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a15      	ldr	r2, [pc, #84]	; (8005fb0 <TIM_OC5_SetConfig+0xac>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d00b      	beq.n	8005f76 <TIM_OC5_SetConfig+0x72>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a14      	ldr	r2, [pc, #80]	; (8005fb4 <TIM_OC5_SetConfig+0xb0>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d007      	beq.n	8005f76 <TIM_OC5_SetConfig+0x72>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a13      	ldr	r2, [pc, #76]	; (8005fb8 <TIM_OC5_SetConfig+0xb4>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d003      	beq.n	8005f76 <TIM_OC5_SetConfig+0x72>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a12      	ldr	r2, [pc, #72]	; (8005fbc <TIM_OC5_SetConfig+0xb8>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d109      	bne.n	8005f8a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	021b      	lsls	r3, r3, #8
 8005f84:	697a      	ldr	r2, [r7, #20]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	68fa      	ldr	r2, [r7, #12]
 8005f94:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	685a      	ldr	r2, [r3, #4]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	621a      	str	r2, [r3, #32]
}
 8005fa4:	bf00      	nop
 8005fa6:	371c      	adds	r7, #28
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr
 8005fb0:	40012c00 	.word	0x40012c00
 8005fb4:	40014000 	.word	0x40014000
 8005fb8:	40014400 	.word	0x40014400
 8005fbc:	40014800 	.word	0x40014800

08005fc0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b087      	sub	sp, #28
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a1b      	ldr	r3, [r3, #32]
 8005fce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005fee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ff2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	021b      	lsls	r3, r3, #8
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006006:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	051b      	lsls	r3, r3, #20
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	4313      	orrs	r3, r2
 8006012:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a16      	ldr	r2, [pc, #88]	; (8006070 <TIM_OC6_SetConfig+0xb0>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d00b      	beq.n	8006034 <TIM_OC6_SetConfig+0x74>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a15      	ldr	r2, [pc, #84]	; (8006074 <TIM_OC6_SetConfig+0xb4>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d007      	beq.n	8006034 <TIM_OC6_SetConfig+0x74>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a14      	ldr	r2, [pc, #80]	; (8006078 <TIM_OC6_SetConfig+0xb8>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d003      	beq.n	8006034 <TIM_OC6_SetConfig+0x74>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a13      	ldr	r2, [pc, #76]	; (800607c <TIM_OC6_SetConfig+0xbc>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d109      	bne.n	8006048 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800603a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	029b      	lsls	r3, r3, #10
 8006042:	697a      	ldr	r2, [r7, #20]
 8006044:	4313      	orrs	r3, r2
 8006046:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	685a      	ldr	r2, [r3, #4]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	621a      	str	r2, [r3, #32]
}
 8006062:	bf00      	nop
 8006064:	371c      	adds	r7, #28
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	40012c00 	.word	0x40012c00
 8006074:	40014000 	.word	0x40014000
 8006078:	40014400 	.word	0x40014400
 800607c:	40014800 	.word	0x40014800

08006080 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006080:	b480      	push	{r7}
 8006082:	b087      	sub	sp, #28
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	f003 031f 	and.w	r3, r3, #31
 8006092:	2201      	movs	r2, #1
 8006094:	fa02 f303 	lsl.w	r3, r2, r3
 8006098:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6a1a      	ldr	r2, [r3, #32]
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	43db      	mvns	r3, r3
 80060a2:	401a      	ands	r2, r3
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6a1a      	ldr	r2, [r3, #32]
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	f003 031f 	and.w	r3, r3, #31
 80060b2:	6879      	ldr	r1, [r7, #4]
 80060b4:	fa01 f303 	lsl.w	r3, r1, r3
 80060b8:	431a      	orrs	r2, r3
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	621a      	str	r2, [r3, #32]
}
 80060be:	bf00      	nop
 80060c0:	371c      	adds	r7, #28
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr
	...

080060cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b085      	sub	sp, #20
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d101      	bne.n	80060e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060e0:	2302      	movs	r3, #2
 80060e2:	e054      	b.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2202      	movs	r2, #2
 80060f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a24      	ldr	r2, [pc, #144]	; (800619c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d108      	bne.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006114:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	4313      	orrs	r3, r2
 800611e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006126:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	68fa      	ldr	r2, [r7, #12]
 800612e:	4313      	orrs	r3, r2
 8006130:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a17      	ldr	r2, [pc, #92]	; (800619c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d00e      	beq.n	8006162 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800614c:	d009      	beq.n	8006162 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a13      	ldr	r2, [pc, #76]	; (80061a0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d004      	beq.n	8006162 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a11      	ldr	r2, [pc, #68]	; (80061a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d10c      	bne.n	800617c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006168:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	4313      	orrs	r3, r2
 8006172:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	68ba      	ldr	r2, [r7, #8]
 800617a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3714      	adds	r7, #20
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr
 800619a:	bf00      	nop
 800619c:	40012c00 	.word	0x40012c00
 80061a0:	40000400 	.word	0x40000400
 80061a4:	40014000 	.word	0x40014000

080061a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b085      	sub	sp, #20
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80061b2:	2300      	movs	r3, #0
 80061b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d101      	bne.n	80061c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80061c0:	2302      	movs	r3, #2
 80061c2:	e060      	b.n	8006286 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4313      	orrs	r3, r2
 8006202:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	691b      	ldr	r3, [r3, #16]
 800620e:	4313      	orrs	r3, r2
 8006210:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	695b      	ldr	r3, [r3, #20]
 800621c:	4313      	orrs	r3, r2
 800621e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800622a:	4313      	orrs	r3, r2
 800622c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	699b      	ldr	r3, [r3, #24]
 8006238:	041b      	lsls	r3, r3, #16
 800623a:	4313      	orrs	r3, r2
 800623c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a14      	ldr	r2, [pc, #80]	; (8006294 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d115      	bne.n	8006274 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006252:	051b      	lsls	r3, r3, #20
 8006254:	4313      	orrs	r3, r2
 8006256:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	69db      	ldr	r3, [r3, #28]
 8006262:	4313      	orrs	r3, r2
 8006264:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	6a1b      	ldr	r3, [r3, #32]
 8006270:	4313      	orrs	r3, r2
 8006272:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3714      	adds	r7, #20
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop
 8006294:	40012c00 	.word	0x40012c00

08006298 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062b4:	bf00      	nop
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr

080062d4 <__errno>:
 80062d4:	4b01      	ldr	r3, [pc, #4]	; (80062dc <__errno+0x8>)
 80062d6:	6818      	ldr	r0, [r3, #0]
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop
 80062dc:	2000000c 	.word	0x2000000c

080062e0 <__libc_init_array>:
 80062e0:	b570      	push	{r4, r5, r6, lr}
 80062e2:	4e0d      	ldr	r6, [pc, #52]	; (8006318 <__libc_init_array+0x38>)
 80062e4:	4c0d      	ldr	r4, [pc, #52]	; (800631c <__libc_init_array+0x3c>)
 80062e6:	1ba4      	subs	r4, r4, r6
 80062e8:	10a4      	asrs	r4, r4, #2
 80062ea:	2500      	movs	r5, #0
 80062ec:	42a5      	cmp	r5, r4
 80062ee:	d109      	bne.n	8006304 <__libc_init_array+0x24>
 80062f0:	4e0b      	ldr	r6, [pc, #44]	; (8006320 <__libc_init_array+0x40>)
 80062f2:	4c0c      	ldr	r4, [pc, #48]	; (8006324 <__libc_init_array+0x44>)
 80062f4:	f001 fd46 	bl	8007d84 <_init>
 80062f8:	1ba4      	subs	r4, r4, r6
 80062fa:	10a4      	asrs	r4, r4, #2
 80062fc:	2500      	movs	r5, #0
 80062fe:	42a5      	cmp	r5, r4
 8006300:	d105      	bne.n	800630e <__libc_init_array+0x2e>
 8006302:	bd70      	pop	{r4, r5, r6, pc}
 8006304:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006308:	4798      	blx	r3
 800630a:	3501      	adds	r5, #1
 800630c:	e7ee      	b.n	80062ec <__libc_init_array+0xc>
 800630e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006312:	4798      	blx	r3
 8006314:	3501      	adds	r5, #1
 8006316:	e7f2      	b.n	80062fe <__libc_init_array+0x1e>
 8006318:	08008010 	.word	0x08008010
 800631c:	08008010 	.word	0x08008010
 8006320:	08008010 	.word	0x08008010
 8006324:	08008014 	.word	0x08008014

08006328 <memset>:
 8006328:	4402      	add	r2, r0
 800632a:	4603      	mov	r3, r0
 800632c:	4293      	cmp	r3, r2
 800632e:	d100      	bne.n	8006332 <memset+0xa>
 8006330:	4770      	bx	lr
 8006332:	f803 1b01 	strb.w	r1, [r3], #1
 8006336:	e7f9      	b.n	800632c <memset+0x4>

08006338 <__cvt>:
 8006338:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800633c:	ec55 4b10 	vmov	r4, r5, d0
 8006340:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006342:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006346:	2d00      	cmp	r5, #0
 8006348:	460e      	mov	r6, r1
 800634a:	4691      	mov	r9, r2
 800634c:	4619      	mov	r1, r3
 800634e:	bfb8      	it	lt
 8006350:	4622      	movlt	r2, r4
 8006352:	462b      	mov	r3, r5
 8006354:	f027 0720 	bic.w	r7, r7, #32
 8006358:	bfbb      	ittet	lt
 800635a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800635e:	461d      	movlt	r5, r3
 8006360:	2300      	movge	r3, #0
 8006362:	232d      	movlt	r3, #45	; 0x2d
 8006364:	bfb8      	it	lt
 8006366:	4614      	movlt	r4, r2
 8006368:	2f46      	cmp	r7, #70	; 0x46
 800636a:	700b      	strb	r3, [r1, #0]
 800636c:	d004      	beq.n	8006378 <__cvt+0x40>
 800636e:	2f45      	cmp	r7, #69	; 0x45
 8006370:	d100      	bne.n	8006374 <__cvt+0x3c>
 8006372:	3601      	adds	r6, #1
 8006374:	2102      	movs	r1, #2
 8006376:	e000      	b.n	800637a <__cvt+0x42>
 8006378:	2103      	movs	r1, #3
 800637a:	ab03      	add	r3, sp, #12
 800637c:	9301      	str	r3, [sp, #4]
 800637e:	ab02      	add	r3, sp, #8
 8006380:	9300      	str	r3, [sp, #0]
 8006382:	4632      	mov	r2, r6
 8006384:	4653      	mov	r3, sl
 8006386:	ec45 4b10 	vmov	d0, r4, r5
 800638a:	f000 fbad 	bl	8006ae8 <_dtoa_r>
 800638e:	2f47      	cmp	r7, #71	; 0x47
 8006390:	4680      	mov	r8, r0
 8006392:	d102      	bne.n	800639a <__cvt+0x62>
 8006394:	f019 0f01 	tst.w	r9, #1
 8006398:	d026      	beq.n	80063e8 <__cvt+0xb0>
 800639a:	2f46      	cmp	r7, #70	; 0x46
 800639c:	eb08 0906 	add.w	r9, r8, r6
 80063a0:	d111      	bne.n	80063c6 <__cvt+0x8e>
 80063a2:	f898 3000 	ldrb.w	r3, [r8]
 80063a6:	2b30      	cmp	r3, #48	; 0x30
 80063a8:	d10a      	bne.n	80063c0 <__cvt+0x88>
 80063aa:	2200      	movs	r2, #0
 80063ac:	2300      	movs	r3, #0
 80063ae:	4620      	mov	r0, r4
 80063b0:	4629      	mov	r1, r5
 80063b2:	f7fa fb35 	bl	8000a20 <__aeabi_dcmpeq>
 80063b6:	b918      	cbnz	r0, 80063c0 <__cvt+0x88>
 80063b8:	f1c6 0601 	rsb	r6, r6, #1
 80063bc:	f8ca 6000 	str.w	r6, [sl]
 80063c0:	f8da 3000 	ldr.w	r3, [sl]
 80063c4:	4499      	add	r9, r3
 80063c6:	2200      	movs	r2, #0
 80063c8:	2300      	movs	r3, #0
 80063ca:	4620      	mov	r0, r4
 80063cc:	4629      	mov	r1, r5
 80063ce:	f7fa fb27 	bl	8000a20 <__aeabi_dcmpeq>
 80063d2:	b938      	cbnz	r0, 80063e4 <__cvt+0xac>
 80063d4:	2230      	movs	r2, #48	; 0x30
 80063d6:	9b03      	ldr	r3, [sp, #12]
 80063d8:	454b      	cmp	r3, r9
 80063da:	d205      	bcs.n	80063e8 <__cvt+0xb0>
 80063dc:	1c59      	adds	r1, r3, #1
 80063de:	9103      	str	r1, [sp, #12]
 80063e0:	701a      	strb	r2, [r3, #0]
 80063e2:	e7f8      	b.n	80063d6 <__cvt+0x9e>
 80063e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80063e8:	9b03      	ldr	r3, [sp, #12]
 80063ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80063ec:	eba3 0308 	sub.w	r3, r3, r8
 80063f0:	4640      	mov	r0, r8
 80063f2:	6013      	str	r3, [r2, #0]
 80063f4:	b004      	add	sp, #16
 80063f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080063fa <__exponent>:
 80063fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063fc:	2900      	cmp	r1, #0
 80063fe:	4604      	mov	r4, r0
 8006400:	bfba      	itte	lt
 8006402:	4249      	neglt	r1, r1
 8006404:	232d      	movlt	r3, #45	; 0x2d
 8006406:	232b      	movge	r3, #43	; 0x2b
 8006408:	2909      	cmp	r1, #9
 800640a:	f804 2b02 	strb.w	r2, [r4], #2
 800640e:	7043      	strb	r3, [r0, #1]
 8006410:	dd20      	ble.n	8006454 <__exponent+0x5a>
 8006412:	f10d 0307 	add.w	r3, sp, #7
 8006416:	461f      	mov	r7, r3
 8006418:	260a      	movs	r6, #10
 800641a:	fb91 f5f6 	sdiv	r5, r1, r6
 800641e:	fb06 1115 	mls	r1, r6, r5, r1
 8006422:	3130      	adds	r1, #48	; 0x30
 8006424:	2d09      	cmp	r5, #9
 8006426:	f803 1c01 	strb.w	r1, [r3, #-1]
 800642a:	f103 32ff 	add.w	r2, r3, #4294967295
 800642e:	4629      	mov	r1, r5
 8006430:	dc09      	bgt.n	8006446 <__exponent+0x4c>
 8006432:	3130      	adds	r1, #48	; 0x30
 8006434:	3b02      	subs	r3, #2
 8006436:	f802 1c01 	strb.w	r1, [r2, #-1]
 800643a:	42bb      	cmp	r3, r7
 800643c:	4622      	mov	r2, r4
 800643e:	d304      	bcc.n	800644a <__exponent+0x50>
 8006440:	1a10      	subs	r0, r2, r0
 8006442:	b003      	add	sp, #12
 8006444:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006446:	4613      	mov	r3, r2
 8006448:	e7e7      	b.n	800641a <__exponent+0x20>
 800644a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800644e:	f804 2b01 	strb.w	r2, [r4], #1
 8006452:	e7f2      	b.n	800643a <__exponent+0x40>
 8006454:	2330      	movs	r3, #48	; 0x30
 8006456:	4419      	add	r1, r3
 8006458:	7083      	strb	r3, [r0, #2]
 800645a:	1d02      	adds	r2, r0, #4
 800645c:	70c1      	strb	r1, [r0, #3]
 800645e:	e7ef      	b.n	8006440 <__exponent+0x46>

08006460 <_printf_float>:
 8006460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006464:	b08d      	sub	sp, #52	; 0x34
 8006466:	460c      	mov	r4, r1
 8006468:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800646c:	4616      	mov	r6, r2
 800646e:	461f      	mov	r7, r3
 8006470:	4605      	mov	r5, r0
 8006472:	f001 f8f1 	bl	8007658 <_localeconv_r>
 8006476:	6803      	ldr	r3, [r0, #0]
 8006478:	9304      	str	r3, [sp, #16]
 800647a:	4618      	mov	r0, r3
 800647c:	f7f9 fea4 	bl	80001c8 <strlen>
 8006480:	2300      	movs	r3, #0
 8006482:	930a      	str	r3, [sp, #40]	; 0x28
 8006484:	f8d8 3000 	ldr.w	r3, [r8]
 8006488:	9005      	str	r0, [sp, #20]
 800648a:	3307      	adds	r3, #7
 800648c:	f023 0307 	bic.w	r3, r3, #7
 8006490:	f103 0208 	add.w	r2, r3, #8
 8006494:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006498:	f8d4 b000 	ldr.w	fp, [r4]
 800649c:	f8c8 2000 	str.w	r2, [r8]
 80064a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80064a8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80064ac:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80064b0:	9307      	str	r3, [sp, #28]
 80064b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80064b6:	f04f 32ff 	mov.w	r2, #4294967295
 80064ba:	4ba7      	ldr	r3, [pc, #668]	; (8006758 <_printf_float+0x2f8>)
 80064bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064c0:	f7fa fae0 	bl	8000a84 <__aeabi_dcmpun>
 80064c4:	bb70      	cbnz	r0, 8006524 <_printf_float+0xc4>
 80064c6:	f04f 32ff 	mov.w	r2, #4294967295
 80064ca:	4ba3      	ldr	r3, [pc, #652]	; (8006758 <_printf_float+0x2f8>)
 80064cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064d0:	f7fa faba 	bl	8000a48 <__aeabi_dcmple>
 80064d4:	bb30      	cbnz	r0, 8006524 <_printf_float+0xc4>
 80064d6:	2200      	movs	r2, #0
 80064d8:	2300      	movs	r3, #0
 80064da:	4640      	mov	r0, r8
 80064dc:	4649      	mov	r1, r9
 80064de:	f7fa faa9 	bl	8000a34 <__aeabi_dcmplt>
 80064e2:	b110      	cbz	r0, 80064ea <_printf_float+0x8a>
 80064e4:	232d      	movs	r3, #45	; 0x2d
 80064e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064ea:	4a9c      	ldr	r2, [pc, #624]	; (800675c <_printf_float+0x2fc>)
 80064ec:	4b9c      	ldr	r3, [pc, #624]	; (8006760 <_printf_float+0x300>)
 80064ee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80064f2:	bf8c      	ite	hi
 80064f4:	4690      	movhi	r8, r2
 80064f6:	4698      	movls	r8, r3
 80064f8:	2303      	movs	r3, #3
 80064fa:	f02b 0204 	bic.w	r2, fp, #4
 80064fe:	6123      	str	r3, [r4, #16]
 8006500:	6022      	str	r2, [r4, #0]
 8006502:	f04f 0900 	mov.w	r9, #0
 8006506:	9700      	str	r7, [sp, #0]
 8006508:	4633      	mov	r3, r6
 800650a:	aa0b      	add	r2, sp, #44	; 0x2c
 800650c:	4621      	mov	r1, r4
 800650e:	4628      	mov	r0, r5
 8006510:	f000 f9e6 	bl	80068e0 <_printf_common>
 8006514:	3001      	adds	r0, #1
 8006516:	f040 808d 	bne.w	8006634 <_printf_float+0x1d4>
 800651a:	f04f 30ff 	mov.w	r0, #4294967295
 800651e:	b00d      	add	sp, #52	; 0x34
 8006520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006524:	4642      	mov	r2, r8
 8006526:	464b      	mov	r3, r9
 8006528:	4640      	mov	r0, r8
 800652a:	4649      	mov	r1, r9
 800652c:	f7fa faaa 	bl	8000a84 <__aeabi_dcmpun>
 8006530:	b110      	cbz	r0, 8006538 <_printf_float+0xd8>
 8006532:	4a8c      	ldr	r2, [pc, #560]	; (8006764 <_printf_float+0x304>)
 8006534:	4b8c      	ldr	r3, [pc, #560]	; (8006768 <_printf_float+0x308>)
 8006536:	e7da      	b.n	80064ee <_printf_float+0x8e>
 8006538:	6861      	ldr	r1, [r4, #4]
 800653a:	1c4b      	adds	r3, r1, #1
 800653c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006540:	a80a      	add	r0, sp, #40	; 0x28
 8006542:	d13e      	bne.n	80065c2 <_printf_float+0x162>
 8006544:	2306      	movs	r3, #6
 8006546:	6063      	str	r3, [r4, #4]
 8006548:	2300      	movs	r3, #0
 800654a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800654e:	ab09      	add	r3, sp, #36	; 0x24
 8006550:	9300      	str	r3, [sp, #0]
 8006552:	ec49 8b10 	vmov	d0, r8, r9
 8006556:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800655a:	6022      	str	r2, [r4, #0]
 800655c:	f8cd a004 	str.w	sl, [sp, #4]
 8006560:	6861      	ldr	r1, [r4, #4]
 8006562:	4628      	mov	r0, r5
 8006564:	f7ff fee8 	bl	8006338 <__cvt>
 8006568:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800656c:	2b47      	cmp	r3, #71	; 0x47
 800656e:	4680      	mov	r8, r0
 8006570:	d109      	bne.n	8006586 <_printf_float+0x126>
 8006572:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006574:	1cd8      	adds	r0, r3, #3
 8006576:	db02      	blt.n	800657e <_printf_float+0x11e>
 8006578:	6862      	ldr	r2, [r4, #4]
 800657a:	4293      	cmp	r3, r2
 800657c:	dd47      	ble.n	800660e <_printf_float+0x1ae>
 800657e:	f1aa 0a02 	sub.w	sl, sl, #2
 8006582:	fa5f fa8a 	uxtb.w	sl, sl
 8006586:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800658a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800658c:	d824      	bhi.n	80065d8 <_printf_float+0x178>
 800658e:	3901      	subs	r1, #1
 8006590:	4652      	mov	r2, sl
 8006592:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006596:	9109      	str	r1, [sp, #36]	; 0x24
 8006598:	f7ff ff2f 	bl	80063fa <__exponent>
 800659c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800659e:	1813      	adds	r3, r2, r0
 80065a0:	2a01      	cmp	r2, #1
 80065a2:	4681      	mov	r9, r0
 80065a4:	6123      	str	r3, [r4, #16]
 80065a6:	dc02      	bgt.n	80065ae <_printf_float+0x14e>
 80065a8:	6822      	ldr	r2, [r4, #0]
 80065aa:	07d1      	lsls	r1, r2, #31
 80065ac:	d501      	bpl.n	80065b2 <_printf_float+0x152>
 80065ae:	3301      	adds	r3, #1
 80065b0:	6123      	str	r3, [r4, #16]
 80065b2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d0a5      	beq.n	8006506 <_printf_float+0xa6>
 80065ba:	232d      	movs	r3, #45	; 0x2d
 80065bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065c0:	e7a1      	b.n	8006506 <_printf_float+0xa6>
 80065c2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80065c6:	f000 8177 	beq.w	80068b8 <_printf_float+0x458>
 80065ca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80065ce:	d1bb      	bne.n	8006548 <_printf_float+0xe8>
 80065d0:	2900      	cmp	r1, #0
 80065d2:	d1b9      	bne.n	8006548 <_printf_float+0xe8>
 80065d4:	2301      	movs	r3, #1
 80065d6:	e7b6      	b.n	8006546 <_printf_float+0xe6>
 80065d8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80065dc:	d119      	bne.n	8006612 <_printf_float+0x1b2>
 80065de:	2900      	cmp	r1, #0
 80065e0:	6863      	ldr	r3, [r4, #4]
 80065e2:	dd0c      	ble.n	80065fe <_printf_float+0x19e>
 80065e4:	6121      	str	r1, [r4, #16]
 80065e6:	b913      	cbnz	r3, 80065ee <_printf_float+0x18e>
 80065e8:	6822      	ldr	r2, [r4, #0]
 80065ea:	07d2      	lsls	r2, r2, #31
 80065ec:	d502      	bpl.n	80065f4 <_printf_float+0x194>
 80065ee:	3301      	adds	r3, #1
 80065f0:	440b      	add	r3, r1
 80065f2:	6123      	str	r3, [r4, #16]
 80065f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065f6:	65a3      	str	r3, [r4, #88]	; 0x58
 80065f8:	f04f 0900 	mov.w	r9, #0
 80065fc:	e7d9      	b.n	80065b2 <_printf_float+0x152>
 80065fe:	b913      	cbnz	r3, 8006606 <_printf_float+0x1a6>
 8006600:	6822      	ldr	r2, [r4, #0]
 8006602:	07d0      	lsls	r0, r2, #31
 8006604:	d501      	bpl.n	800660a <_printf_float+0x1aa>
 8006606:	3302      	adds	r3, #2
 8006608:	e7f3      	b.n	80065f2 <_printf_float+0x192>
 800660a:	2301      	movs	r3, #1
 800660c:	e7f1      	b.n	80065f2 <_printf_float+0x192>
 800660e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006612:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006616:	4293      	cmp	r3, r2
 8006618:	db05      	blt.n	8006626 <_printf_float+0x1c6>
 800661a:	6822      	ldr	r2, [r4, #0]
 800661c:	6123      	str	r3, [r4, #16]
 800661e:	07d1      	lsls	r1, r2, #31
 8006620:	d5e8      	bpl.n	80065f4 <_printf_float+0x194>
 8006622:	3301      	adds	r3, #1
 8006624:	e7e5      	b.n	80065f2 <_printf_float+0x192>
 8006626:	2b00      	cmp	r3, #0
 8006628:	bfd4      	ite	le
 800662a:	f1c3 0302 	rsble	r3, r3, #2
 800662e:	2301      	movgt	r3, #1
 8006630:	4413      	add	r3, r2
 8006632:	e7de      	b.n	80065f2 <_printf_float+0x192>
 8006634:	6823      	ldr	r3, [r4, #0]
 8006636:	055a      	lsls	r2, r3, #21
 8006638:	d407      	bmi.n	800664a <_printf_float+0x1ea>
 800663a:	6923      	ldr	r3, [r4, #16]
 800663c:	4642      	mov	r2, r8
 800663e:	4631      	mov	r1, r6
 8006640:	4628      	mov	r0, r5
 8006642:	47b8      	blx	r7
 8006644:	3001      	adds	r0, #1
 8006646:	d12b      	bne.n	80066a0 <_printf_float+0x240>
 8006648:	e767      	b.n	800651a <_printf_float+0xba>
 800664a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800664e:	f240 80dc 	bls.w	800680a <_printf_float+0x3aa>
 8006652:	2200      	movs	r2, #0
 8006654:	2300      	movs	r3, #0
 8006656:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800665a:	f7fa f9e1 	bl	8000a20 <__aeabi_dcmpeq>
 800665e:	2800      	cmp	r0, #0
 8006660:	d033      	beq.n	80066ca <_printf_float+0x26a>
 8006662:	2301      	movs	r3, #1
 8006664:	4a41      	ldr	r2, [pc, #260]	; (800676c <_printf_float+0x30c>)
 8006666:	4631      	mov	r1, r6
 8006668:	4628      	mov	r0, r5
 800666a:	47b8      	blx	r7
 800666c:	3001      	adds	r0, #1
 800666e:	f43f af54 	beq.w	800651a <_printf_float+0xba>
 8006672:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006676:	429a      	cmp	r2, r3
 8006678:	db02      	blt.n	8006680 <_printf_float+0x220>
 800667a:	6823      	ldr	r3, [r4, #0]
 800667c:	07d8      	lsls	r0, r3, #31
 800667e:	d50f      	bpl.n	80066a0 <_printf_float+0x240>
 8006680:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006684:	4631      	mov	r1, r6
 8006686:	4628      	mov	r0, r5
 8006688:	47b8      	blx	r7
 800668a:	3001      	adds	r0, #1
 800668c:	f43f af45 	beq.w	800651a <_printf_float+0xba>
 8006690:	f04f 0800 	mov.w	r8, #0
 8006694:	f104 091a 	add.w	r9, r4, #26
 8006698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800669a:	3b01      	subs	r3, #1
 800669c:	4543      	cmp	r3, r8
 800669e:	dc09      	bgt.n	80066b4 <_printf_float+0x254>
 80066a0:	6823      	ldr	r3, [r4, #0]
 80066a2:	079b      	lsls	r3, r3, #30
 80066a4:	f100 8103 	bmi.w	80068ae <_printf_float+0x44e>
 80066a8:	68e0      	ldr	r0, [r4, #12]
 80066aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066ac:	4298      	cmp	r0, r3
 80066ae:	bfb8      	it	lt
 80066b0:	4618      	movlt	r0, r3
 80066b2:	e734      	b.n	800651e <_printf_float+0xbe>
 80066b4:	2301      	movs	r3, #1
 80066b6:	464a      	mov	r2, r9
 80066b8:	4631      	mov	r1, r6
 80066ba:	4628      	mov	r0, r5
 80066bc:	47b8      	blx	r7
 80066be:	3001      	adds	r0, #1
 80066c0:	f43f af2b 	beq.w	800651a <_printf_float+0xba>
 80066c4:	f108 0801 	add.w	r8, r8, #1
 80066c8:	e7e6      	b.n	8006698 <_printf_float+0x238>
 80066ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	dc2b      	bgt.n	8006728 <_printf_float+0x2c8>
 80066d0:	2301      	movs	r3, #1
 80066d2:	4a26      	ldr	r2, [pc, #152]	; (800676c <_printf_float+0x30c>)
 80066d4:	4631      	mov	r1, r6
 80066d6:	4628      	mov	r0, r5
 80066d8:	47b8      	blx	r7
 80066da:	3001      	adds	r0, #1
 80066dc:	f43f af1d 	beq.w	800651a <_printf_float+0xba>
 80066e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e2:	b923      	cbnz	r3, 80066ee <_printf_float+0x28e>
 80066e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066e6:	b913      	cbnz	r3, 80066ee <_printf_float+0x28e>
 80066e8:	6823      	ldr	r3, [r4, #0]
 80066ea:	07d9      	lsls	r1, r3, #31
 80066ec:	d5d8      	bpl.n	80066a0 <_printf_float+0x240>
 80066ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066f2:	4631      	mov	r1, r6
 80066f4:	4628      	mov	r0, r5
 80066f6:	47b8      	blx	r7
 80066f8:	3001      	adds	r0, #1
 80066fa:	f43f af0e 	beq.w	800651a <_printf_float+0xba>
 80066fe:	f04f 0900 	mov.w	r9, #0
 8006702:	f104 0a1a 	add.w	sl, r4, #26
 8006706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006708:	425b      	negs	r3, r3
 800670a:	454b      	cmp	r3, r9
 800670c:	dc01      	bgt.n	8006712 <_printf_float+0x2b2>
 800670e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006710:	e794      	b.n	800663c <_printf_float+0x1dc>
 8006712:	2301      	movs	r3, #1
 8006714:	4652      	mov	r2, sl
 8006716:	4631      	mov	r1, r6
 8006718:	4628      	mov	r0, r5
 800671a:	47b8      	blx	r7
 800671c:	3001      	adds	r0, #1
 800671e:	f43f aefc 	beq.w	800651a <_printf_float+0xba>
 8006722:	f109 0901 	add.w	r9, r9, #1
 8006726:	e7ee      	b.n	8006706 <_printf_float+0x2a6>
 8006728:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800672a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800672c:	429a      	cmp	r2, r3
 800672e:	bfa8      	it	ge
 8006730:	461a      	movge	r2, r3
 8006732:	2a00      	cmp	r2, #0
 8006734:	4691      	mov	r9, r2
 8006736:	dd07      	ble.n	8006748 <_printf_float+0x2e8>
 8006738:	4613      	mov	r3, r2
 800673a:	4631      	mov	r1, r6
 800673c:	4642      	mov	r2, r8
 800673e:	4628      	mov	r0, r5
 8006740:	47b8      	blx	r7
 8006742:	3001      	adds	r0, #1
 8006744:	f43f aee9 	beq.w	800651a <_printf_float+0xba>
 8006748:	f104 031a 	add.w	r3, r4, #26
 800674c:	f04f 0b00 	mov.w	fp, #0
 8006750:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006754:	9306      	str	r3, [sp, #24]
 8006756:	e015      	b.n	8006784 <_printf_float+0x324>
 8006758:	7fefffff 	.word	0x7fefffff
 800675c:	08007dec 	.word	0x08007dec
 8006760:	08007de8 	.word	0x08007de8
 8006764:	08007df4 	.word	0x08007df4
 8006768:	08007df0 	.word	0x08007df0
 800676c:	08007df8 	.word	0x08007df8
 8006770:	2301      	movs	r3, #1
 8006772:	9a06      	ldr	r2, [sp, #24]
 8006774:	4631      	mov	r1, r6
 8006776:	4628      	mov	r0, r5
 8006778:	47b8      	blx	r7
 800677a:	3001      	adds	r0, #1
 800677c:	f43f aecd 	beq.w	800651a <_printf_float+0xba>
 8006780:	f10b 0b01 	add.w	fp, fp, #1
 8006784:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006788:	ebaa 0309 	sub.w	r3, sl, r9
 800678c:	455b      	cmp	r3, fp
 800678e:	dcef      	bgt.n	8006770 <_printf_float+0x310>
 8006790:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006794:	429a      	cmp	r2, r3
 8006796:	44d0      	add	r8, sl
 8006798:	db15      	blt.n	80067c6 <_printf_float+0x366>
 800679a:	6823      	ldr	r3, [r4, #0]
 800679c:	07da      	lsls	r2, r3, #31
 800679e:	d412      	bmi.n	80067c6 <_printf_float+0x366>
 80067a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067a4:	eba3 020a 	sub.w	r2, r3, sl
 80067a8:	eba3 0a01 	sub.w	sl, r3, r1
 80067ac:	4592      	cmp	sl, r2
 80067ae:	bfa8      	it	ge
 80067b0:	4692      	movge	sl, r2
 80067b2:	f1ba 0f00 	cmp.w	sl, #0
 80067b6:	dc0e      	bgt.n	80067d6 <_printf_float+0x376>
 80067b8:	f04f 0800 	mov.w	r8, #0
 80067bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067c0:	f104 091a 	add.w	r9, r4, #26
 80067c4:	e019      	b.n	80067fa <_printf_float+0x39a>
 80067c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067ca:	4631      	mov	r1, r6
 80067cc:	4628      	mov	r0, r5
 80067ce:	47b8      	blx	r7
 80067d0:	3001      	adds	r0, #1
 80067d2:	d1e5      	bne.n	80067a0 <_printf_float+0x340>
 80067d4:	e6a1      	b.n	800651a <_printf_float+0xba>
 80067d6:	4653      	mov	r3, sl
 80067d8:	4642      	mov	r2, r8
 80067da:	4631      	mov	r1, r6
 80067dc:	4628      	mov	r0, r5
 80067de:	47b8      	blx	r7
 80067e0:	3001      	adds	r0, #1
 80067e2:	d1e9      	bne.n	80067b8 <_printf_float+0x358>
 80067e4:	e699      	b.n	800651a <_printf_float+0xba>
 80067e6:	2301      	movs	r3, #1
 80067e8:	464a      	mov	r2, r9
 80067ea:	4631      	mov	r1, r6
 80067ec:	4628      	mov	r0, r5
 80067ee:	47b8      	blx	r7
 80067f0:	3001      	adds	r0, #1
 80067f2:	f43f ae92 	beq.w	800651a <_printf_float+0xba>
 80067f6:	f108 0801 	add.w	r8, r8, #1
 80067fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067fe:	1a9b      	subs	r3, r3, r2
 8006800:	eba3 030a 	sub.w	r3, r3, sl
 8006804:	4543      	cmp	r3, r8
 8006806:	dcee      	bgt.n	80067e6 <_printf_float+0x386>
 8006808:	e74a      	b.n	80066a0 <_printf_float+0x240>
 800680a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800680c:	2a01      	cmp	r2, #1
 800680e:	dc01      	bgt.n	8006814 <_printf_float+0x3b4>
 8006810:	07db      	lsls	r3, r3, #31
 8006812:	d53a      	bpl.n	800688a <_printf_float+0x42a>
 8006814:	2301      	movs	r3, #1
 8006816:	4642      	mov	r2, r8
 8006818:	4631      	mov	r1, r6
 800681a:	4628      	mov	r0, r5
 800681c:	47b8      	blx	r7
 800681e:	3001      	adds	r0, #1
 8006820:	f43f ae7b 	beq.w	800651a <_printf_float+0xba>
 8006824:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006828:	4631      	mov	r1, r6
 800682a:	4628      	mov	r0, r5
 800682c:	47b8      	blx	r7
 800682e:	3001      	adds	r0, #1
 8006830:	f108 0801 	add.w	r8, r8, #1
 8006834:	f43f ae71 	beq.w	800651a <_printf_float+0xba>
 8006838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800683a:	2200      	movs	r2, #0
 800683c:	f103 3aff 	add.w	sl, r3, #4294967295
 8006840:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006844:	2300      	movs	r3, #0
 8006846:	f7fa f8eb 	bl	8000a20 <__aeabi_dcmpeq>
 800684a:	b9c8      	cbnz	r0, 8006880 <_printf_float+0x420>
 800684c:	4653      	mov	r3, sl
 800684e:	4642      	mov	r2, r8
 8006850:	4631      	mov	r1, r6
 8006852:	4628      	mov	r0, r5
 8006854:	47b8      	blx	r7
 8006856:	3001      	adds	r0, #1
 8006858:	d10e      	bne.n	8006878 <_printf_float+0x418>
 800685a:	e65e      	b.n	800651a <_printf_float+0xba>
 800685c:	2301      	movs	r3, #1
 800685e:	4652      	mov	r2, sl
 8006860:	4631      	mov	r1, r6
 8006862:	4628      	mov	r0, r5
 8006864:	47b8      	blx	r7
 8006866:	3001      	adds	r0, #1
 8006868:	f43f ae57 	beq.w	800651a <_printf_float+0xba>
 800686c:	f108 0801 	add.w	r8, r8, #1
 8006870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006872:	3b01      	subs	r3, #1
 8006874:	4543      	cmp	r3, r8
 8006876:	dcf1      	bgt.n	800685c <_printf_float+0x3fc>
 8006878:	464b      	mov	r3, r9
 800687a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800687e:	e6de      	b.n	800663e <_printf_float+0x1de>
 8006880:	f04f 0800 	mov.w	r8, #0
 8006884:	f104 0a1a 	add.w	sl, r4, #26
 8006888:	e7f2      	b.n	8006870 <_printf_float+0x410>
 800688a:	2301      	movs	r3, #1
 800688c:	e7df      	b.n	800684e <_printf_float+0x3ee>
 800688e:	2301      	movs	r3, #1
 8006890:	464a      	mov	r2, r9
 8006892:	4631      	mov	r1, r6
 8006894:	4628      	mov	r0, r5
 8006896:	47b8      	blx	r7
 8006898:	3001      	adds	r0, #1
 800689a:	f43f ae3e 	beq.w	800651a <_printf_float+0xba>
 800689e:	f108 0801 	add.w	r8, r8, #1
 80068a2:	68e3      	ldr	r3, [r4, #12]
 80068a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068a6:	1a9b      	subs	r3, r3, r2
 80068a8:	4543      	cmp	r3, r8
 80068aa:	dcf0      	bgt.n	800688e <_printf_float+0x42e>
 80068ac:	e6fc      	b.n	80066a8 <_printf_float+0x248>
 80068ae:	f04f 0800 	mov.w	r8, #0
 80068b2:	f104 0919 	add.w	r9, r4, #25
 80068b6:	e7f4      	b.n	80068a2 <_printf_float+0x442>
 80068b8:	2900      	cmp	r1, #0
 80068ba:	f43f ae8b 	beq.w	80065d4 <_printf_float+0x174>
 80068be:	2300      	movs	r3, #0
 80068c0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80068c4:	ab09      	add	r3, sp, #36	; 0x24
 80068c6:	9300      	str	r3, [sp, #0]
 80068c8:	ec49 8b10 	vmov	d0, r8, r9
 80068cc:	6022      	str	r2, [r4, #0]
 80068ce:	f8cd a004 	str.w	sl, [sp, #4]
 80068d2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80068d6:	4628      	mov	r0, r5
 80068d8:	f7ff fd2e 	bl	8006338 <__cvt>
 80068dc:	4680      	mov	r8, r0
 80068de:	e648      	b.n	8006572 <_printf_float+0x112>

080068e0 <_printf_common>:
 80068e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068e4:	4691      	mov	r9, r2
 80068e6:	461f      	mov	r7, r3
 80068e8:	688a      	ldr	r2, [r1, #8]
 80068ea:	690b      	ldr	r3, [r1, #16]
 80068ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80068f0:	4293      	cmp	r3, r2
 80068f2:	bfb8      	it	lt
 80068f4:	4613      	movlt	r3, r2
 80068f6:	f8c9 3000 	str.w	r3, [r9]
 80068fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80068fe:	4606      	mov	r6, r0
 8006900:	460c      	mov	r4, r1
 8006902:	b112      	cbz	r2, 800690a <_printf_common+0x2a>
 8006904:	3301      	adds	r3, #1
 8006906:	f8c9 3000 	str.w	r3, [r9]
 800690a:	6823      	ldr	r3, [r4, #0]
 800690c:	0699      	lsls	r1, r3, #26
 800690e:	bf42      	ittt	mi
 8006910:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006914:	3302      	addmi	r3, #2
 8006916:	f8c9 3000 	strmi.w	r3, [r9]
 800691a:	6825      	ldr	r5, [r4, #0]
 800691c:	f015 0506 	ands.w	r5, r5, #6
 8006920:	d107      	bne.n	8006932 <_printf_common+0x52>
 8006922:	f104 0a19 	add.w	sl, r4, #25
 8006926:	68e3      	ldr	r3, [r4, #12]
 8006928:	f8d9 2000 	ldr.w	r2, [r9]
 800692c:	1a9b      	subs	r3, r3, r2
 800692e:	42ab      	cmp	r3, r5
 8006930:	dc28      	bgt.n	8006984 <_printf_common+0xa4>
 8006932:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006936:	6822      	ldr	r2, [r4, #0]
 8006938:	3300      	adds	r3, #0
 800693a:	bf18      	it	ne
 800693c:	2301      	movne	r3, #1
 800693e:	0692      	lsls	r2, r2, #26
 8006940:	d42d      	bmi.n	800699e <_printf_common+0xbe>
 8006942:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006946:	4639      	mov	r1, r7
 8006948:	4630      	mov	r0, r6
 800694a:	47c0      	blx	r8
 800694c:	3001      	adds	r0, #1
 800694e:	d020      	beq.n	8006992 <_printf_common+0xb2>
 8006950:	6823      	ldr	r3, [r4, #0]
 8006952:	68e5      	ldr	r5, [r4, #12]
 8006954:	f8d9 2000 	ldr.w	r2, [r9]
 8006958:	f003 0306 	and.w	r3, r3, #6
 800695c:	2b04      	cmp	r3, #4
 800695e:	bf08      	it	eq
 8006960:	1aad      	subeq	r5, r5, r2
 8006962:	68a3      	ldr	r3, [r4, #8]
 8006964:	6922      	ldr	r2, [r4, #16]
 8006966:	bf0c      	ite	eq
 8006968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800696c:	2500      	movne	r5, #0
 800696e:	4293      	cmp	r3, r2
 8006970:	bfc4      	itt	gt
 8006972:	1a9b      	subgt	r3, r3, r2
 8006974:	18ed      	addgt	r5, r5, r3
 8006976:	f04f 0900 	mov.w	r9, #0
 800697a:	341a      	adds	r4, #26
 800697c:	454d      	cmp	r5, r9
 800697e:	d11a      	bne.n	80069b6 <_printf_common+0xd6>
 8006980:	2000      	movs	r0, #0
 8006982:	e008      	b.n	8006996 <_printf_common+0xb6>
 8006984:	2301      	movs	r3, #1
 8006986:	4652      	mov	r2, sl
 8006988:	4639      	mov	r1, r7
 800698a:	4630      	mov	r0, r6
 800698c:	47c0      	blx	r8
 800698e:	3001      	adds	r0, #1
 8006990:	d103      	bne.n	800699a <_printf_common+0xba>
 8006992:	f04f 30ff 	mov.w	r0, #4294967295
 8006996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800699a:	3501      	adds	r5, #1
 800699c:	e7c3      	b.n	8006926 <_printf_common+0x46>
 800699e:	18e1      	adds	r1, r4, r3
 80069a0:	1c5a      	adds	r2, r3, #1
 80069a2:	2030      	movs	r0, #48	; 0x30
 80069a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069a8:	4422      	add	r2, r4
 80069aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069b2:	3302      	adds	r3, #2
 80069b4:	e7c5      	b.n	8006942 <_printf_common+0x62>
 80069b6:	2301      	movs	r3, #1
 80069b8:	4622      	mov	r2, r4
 80069ba:	4639      	mov	r1, r7
 80069bc:	4630      	mov	r0, r6
 80069be:	47c0      	blx	r8
 80069c0:	3001      	adds	r0, #1
 80069c2:	d0e6      	beq.n	8006992 <_printf_common+0xb2>
 80069c4:	f109 0901 	add.w	r9, r9, #1
 80069c8:	e7d8      	b.n	800697c <_printf_common+0x9c>

080069ca <quorem>:
 80069ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ce:	6903      	ldr	r3, [r0, #16]
 80069d0:	690c      	ldr	r4, [r1, #16]
 80069d2:	42a3      	cmp	r3, r4
 80069d4:	4680      	mov	r8, r0
 80069d6:	f2c0 8082 	blt.w	8006ade <quorem+0x114>
 80069da:	3c01      	subs	r4, #1
 80069dc:	f101 0714 	add.w	r7, r1, #20
 80069e0:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80069e4:	f100 0614 	add.w	r6, r0, #20
 80069e8:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80069ec:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80069f0:	eb06 030c 	add.w	r3, r6, ip
 80069f4:	3501      	adds	r5, #1
 80069f6:	eb07 090c 	add.w	r9, r7, ip
 80069fa:	9301      	str	r3, [sp, #4]
 80069fc:	fbb0 f5f5 	udiv	r5, r0, r5
 8006a00:	b395      	cbz	r5, 8006a68 <quorem+0x9e>
 8006a02:	f04f 0a00 	mov.w	sl, #0
 8006a06:	4638      	mov	r0, r7
 8006a08:	46b6      	mov	lr, r6
 8006a0a:	46d3      	mov	fp, sl
 8006a0c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006a10:	b293      	uxth	r3, r2
 8006a12:	fb05 a303 	mla	r3, r5, r3, sl
 8006a16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	ebab 0303 	sub.w	r3, fp, r3
 8006a20:	0c12      	lsrs	r2, r2, #16
 8006a22:	f8de b000 	ldr.w	fp, [lr]
 8006a26:	fb05 a202 	mla	r2, r5, r2, sl
 8006a2a:	fa13 f38b 	uxtah	r3, r3, fp
 8006a2e:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006a32:	fa1f fb82 	uxth.w	fp, r2
 8006a36:	f8de 2000 	ldr.w	r2, [lr]
 8006a3a:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006a3e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a48:	4581      	cmp	r9, r0
 8006a4a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006a4e:	f84e 3b04 	str.w	r3, [lr], #4
 8006a52:	d2db      	bcs.n	8006a0c <quorem+0x42>
 8006a54:	f856 300c 	ldr.w	r3, [r6, ip]
 8006a58:	b933      	cbnz	r3, 8006a68 <quorem+0x9e>
 8006a5a:	9b01      	ldr	r3, [sp, #4]
 8006a5c:	3b04      	subs	r3, #4
 8006a5e:	429e      	cmp	r6, r3
 8006a60:	461a      	mov	r2, r3
 8006a62:	d330      	bcc.n	8006ac6 <quorem+0xfc>
 8006a64:	f8c8 4010 	str.w	r4, [r8, #16]
 8006a68:	4640      	mov	r0, r8
 8006a6a:	f001 f82b 	bl	8007ac4 <__mcmp>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	db25      	blt.n	8006abe <quorem+0xf4>
 8006a72:	3501      	adds	r5, #1
 8006a74:	4630      	mov	r0, r6
 8006a76:	f04f 0c00 	mov.w	ip, #0
 8006a7a:	f857 2b04 	ldr.w	r2, [r7], #4
 8006a7e:	f8d0 e000 	ldr.w	lr, [r0]
 8006a82:	b293      	uxth	r3, r2
 8006a84:	ebac 0303 	sub.w	r3, ip, r3
 8006a88:	0c12      	lsrs	r2, r2, #16
 8006a8a:	fa13 f38e 	uxtah	r3, r3, lr
 8006a8e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006a92:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a9c:	45b9      	cmp	r9, r7
 8006a9e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006aa2:	f840 3b04 	str.w	r3, [r0], #4
 8006aa6:	d2e8      	bcs.n	8006a7a <quorem+0xb0>
 8006aa8:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006aac:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006ab0:	b92a      	cbnz	r2, 8006abe <quorem+0xf4>
 8006ab2:	3b04      	subs	r3, #4
 8006ab4:	429e      	cmp	r6, r3
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	d30b      	bcc.n	8006ad2 <quorem+0x108>
 8006aba:	f8c8 4010 	str.w	r4, [r8, #16]
 8006abe:	4628      	mov	r0, r5
 8006ac0:	b003      	add	sp, #12
 8006ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ac6:	6812      	ldr	r2, [r2, #0]
 8006ac8:	3b04      	subs	r3, #4
 8006aca:	2a00      	cmp	r2, #0
 8006acc:	d1ca      	bne.n	8006a64 <quorem+0x9a>
 8006ace:	3c01      	subs	r4, #1
 8006ad0:	e7c5      	b.n	8006a5e <quorem+0x94>
 8006ad2:	6812      	ldr	r2, [r2, #0]
 8006ad4:	3b04      	subs	r3, #4
 8006ad6:	2a00      	cmp	r2, #0
 8006ad8:	d1ef      	bne.n	8006aba <quorem+0xf0>
 8006ada:	3c01      	subs	r4, #1
 8006adc:	e7ea      	b.n	8006ab4 <quorem+0xea>
 8006ade:	2000      	movs	r0, #0
 8006ae0:	e7ee      	b.n	8006ac0 <quorem+0xf6>
 8006ae2:	0000      	movs	r0, r0
 8006ae4:	0000      	movs	r0, r0
	...

08006ae8 <_dtoa_r>:
 8006ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aec:	ec57 6b10 	vmov	r6, r7, d0
 8006af0:	b097      	sub	sp, #92	; 0x5c
 8006af2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006af4:	9106      	str	r1, [sp, #24]
 8006af6:	4604      	mov	r4, r0
 8006af8:	920b      	str	r2, [sp, #44]	; 0x2c
 8006afa:	9312      	str	r3, [sp, #72]	; 0x48
 8006afc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006b00:	e9cd 6700 	strd	r6, r7, [sp]
 8006b04:	b93d      	cbnz	r5, 8006b16 <_dtoa_r+0x2e>
 8006b06:	2010      	movs	r0, #16
 8006b08:	f000 fdb4 	bl	8007674 <malloc>
 8006b0c:	6260      	str	r0, [r4, #36]	; 0x24
 8006b0e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006b12:	6005      	str	r5, [r0, #0]
 8006b14:	60c5      	str	r5, [r0, #12]
 8006b16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b18:	6819      	ldr	r1, [r3, #0]
 8006b1a:	b151      	cbz	r1, 8006b32 <_dtoa_r+0x4a>
 8006b1c:	685a      	ldr	r2, [r3, #4]
 8006b1e:	604a      	str	r2, [r1, #4]
 8006b20:	2301      	movs	r3, #1
 8006b22:	4093      	lsls	r3, r2
 8006b24:	608b      	str	r3, [r1, #8]
 8006b26:	4620      	mov	r0, r4
 8006b28:	f000 fdeb 	bl	8007702 <_Bfree>
 8006b2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b2e:	2200      	movs	r2, #0
 8006b30:	601a      	str	r2, [r3, #0]
 8006b32:	1e3b      	subs	r3, r7, #0
 8006b34:	bfbb      	ittet	lt
 8006b36:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006b3a:	9301      	strlt	r3, [sp, #4]
 8006b3c:	2300      	movge	r3, #0
 8006b3e:	2201      	movlt	r2, #1
 8006b40:	bfac      	ite	ge
 8006b42:	f8c8 3000 	strge.w	r3, [r8]
 8006b46:	f8c8 2000 	strlt.w	r2, [r8]
 8006b4a:	4baf      	ldr	r3, [pc, #700]	; (8006e08 <_dtoa_r+0x320>)
 8006b4c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006b50:	ea33 0308 	bics.w	r3, r3, r8
 8006b54:	d114      	bne.n	8006b80 <_dtoa_r+0x98>
 8006b56:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006b58:	f242 730f 	movw	r3, #9999	; 0x270f
 8006b5c:	6013      	str	r3, [r2, #0]
 8006b5e:	9b00      	ldr	r3, [sp, #0]
 8006b60:	b923      	cbnz	r3, 8006b6c <_dtoa_r+0x84>
 8006b62:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006b66:	2800      	cmp	r0, #0
 8006b68:	f000 8542 	beq.w	80075f0 <_dtoa_r+0xb08>
 8006b6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b6e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8006e1c <_dtoa_r+0x334>
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f000 8544 	beq.w	8007600 <_dtoa_r+0xb18>
 8006b78:	f10b 0303 	add.w	r3, fp, #3
 8006b7c:	f000 bd3e 	b.w	80075fc <_dtoa_r+0xb14>
 8006b80:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006b84:	2200      	movs	r2, #0
 8006b86:	2300      	movs	r3, #0
 8006b88:	4630      	mov	r0, r6
 8006b8a:	4639      	mov	r1, r7
 8006b8c:	f7f9 ff48 	bl	8000a20 <__aeabi_dcmpeq>
 8006b90:	4681      	mov	r9, r0
 8006b92:	b168      	cbz	r0, 8006bb0 <_dtoa_r+0xc8>
 8006b94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006b96:	2301      	movs	r3, #1
 8006b98:	6013      	str	r3, [r2, #0]
 8006b9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f000 8524 	beq.w	80075ea <_dtoa_r+0xb02>
 8006ba2:	4b9a      	ldr	r3, [pc, #616]	; (8006e0c <_dtoa_r+0x324>)
 8006ba4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006ba6:	f103 3bff 	add.w	fp, r3, #4294967295
 8006baa:	6013      	str	r3, [r2, #0]
 8006bac:	f000 bd28 	b.w	8007600 <_dtoa_r+0xb18>
 8006bb0:	aa14      	add	r2, sp, #80	; 0x50
 8006bb2:	a915      	add	r1, sp, #84	; 0x54
 8006bb4:	ec47 6b10 	vmov	d0, r6, r7
 8006bb8:	4620      	mov	r0, r4
 8006bba:	f000 fffa 	bl	8007bb2 <__d2b>
 8006bbe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006bc2:	9004      	str	r0, [sp, #16]
 8006bc4:	2d00      	cmp	r5, #0
 8006bc6:	d07c      	beq.n	8006cc2 <_dtoa_r+0x1da>
 8006bc8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006bcc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006bd0:	46b2      	mov	sl, r6
 8006bd2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8006bd6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006bda:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8006bde:	2200      	movs	r2, #0
 8006be0:	4b8b      	ldr	r3, [pc, #556]	; (8006e10 <_dtoa_r+0x328>)
 8006be2:	4650      	mov	r0, sl
 8006be4:	4659      	mov	r1, fp
 8006be6:	f7f9 fafb 	bl	80001e0 <__aeabi_dsub>
 8006bea:	a381      	add	r3, pc, #516	; (adr r3, 8006df0 <_dtoa_r+0x308>)
 8006bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf0:	f7f9 fcae 	bl	8000550 <__aeabi_dmul>
 8006bf4:	a380      	add	r3, pc, #512	; (adr r3, 8006df8 <_dtoa_r+0x310>)
 8006bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfa:	f7f9 faf3 	bl	80001e4 <__adddf3>
 8006bfe:	4606      	mov	r6, r0
 8006c00:	4628      	mov	r0, r5
 8006c02:	460f      	mov	r7, r1
 8006c04:	f7f9 fc3a 	bl	800047c <__aeabi_i2d>
 8006c08:	a37d      	add	r3, pc, #500	; (adr r3, 8006e00 <_dtoa_r+0x318>)
 8006c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c0e:	f7f9 fc9f 	bl	8000550 <__aeabi_dmul>
 8006c12:	4602      	mov	r2, r0
 8006c14:	460b      	mov	r3, r1
 8006c16:	4630      	mov	r0, r6
 8006c18:	4639      	mov	r1, r7
 8006c1a:	f7f9 fae3 	bl	80001e4 <__adddf3>
 8006c1e:	4606      	mov	r6, r0
 8006c20:	460f      	mov	r7, r1
 8006c22:	f7f9 ff45 	bl	8000ab0 <__aeabi_d2iz>
 8006c26:	2200      	movs	r2, #0
 8006c28:	4682      	mov	sl, r0
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	4630      	mov	r0, r6
 8006c2e:	4639      	mov	r1, r7
 8006c30:	f7f9 ff00 	bl	8000a34 <__aeabi_dcmplt>
 8006c34:	b148      	cbz	r0, 8006c4a <_dtoa_r+0x162>
 8006c36:	4650      	mov	r0, sl
 8006c38:	f7f9 fc20 	bl	800047c <__aeabi_i2d>
 8006c3c:	4632      	mov	r2, r6
 8006c3e:	463b      	mov	r3, r7
 8006c40:	f7f9 feee 	bl	8000a20 <__aeabi_dcmpeq>
 8006c44:	b908      	cbnz	r0, 8006c4a <_dtoa_r+0x162>
 8006c46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c4a:	f1ba 0f16 	cmp.w	sl, #22
 8006c4e:	d859      	bhi.n	8006d04 <_dtoa_r+0x21c>
 8006c50:	4970      	ldr	r1, [pc, #448]	; (8006e14 <_dtoa_r+0x32c>)
 8006c52:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006c56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c5e:	f7f9 ff07 	bl	8000a70 <__aeabi_dcmpgt>
 8006c62:	2800      	cmp	r0, #0
 8006c64:	d050      	beq.n	8006d08 <_dtoa_r+0x220>
 8006c66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006c6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006c70:	1b5d      	subs	r5, r3, r5
 8006c72:	f1b5 0801 	subs.w	r8, r5, #1
 8006c76:	bf49      	itett	mi
 8006c78:	f1c5 0301 	rsbmi	r3, r5, #1
 8006c7c:	2300      	movpl	r3, #0
 8006c7e:	9305      	strmi	r3, [sp, #20]
 8006c80:	f04f 0800 	movmi.w	r8, #0
 8006c84:	bf58      	it	pl
 8006c86:	9305      	strpl	r3, [sp, #20]
 8006c88:	f1ba 0f00 	cmp.w	sl, #0
 8006c8c:	db3e      	blt.n	8006d0c <_dtoa_r+0x224>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	44d0      	add	r8, sl
 8006c92:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006c96:	9307      	str	r3, [sp, #28]
 8006c98:	9b06      	ldr	r3, [sp, #24]
 8006c9a:	2b09      	cmp	r3, #9
 8006c9c:	f200 8090 	bhi.w	8006dc0 <_dtoa_r+0x2d8>
 8006ca0:	2b05      	cmp	r3, #5
 8006ca2:	bfc4      	itt	gt
 8006ca4:	3b04      	subgt	r3, #4
 8006ca6:	9306      	strgt	r3, [sp, #24]
 8006ca8:	9b06      	ldr	r3, [sp, #24]
 8006caa:	f1a3 0302 	sub.w	r3, r3, #2
 8006cae:	bfcc      	ite	gt
 8006cb0:	2500      	movgt	r5, #0
 8006cb2:	2501      	movle	r5, #1
 8006cb4:	2b03      	cmp	r3, #3
 8006cb6:	f200 808f 	bhi.w	8006dd8 <_dtoa_r+0x2f0>
 8006cba:	e8df f003 	tbb	[pc, r3]
 8006cbe:	7f7d      	.short	0x7f7d
 8006cc0:	7131      	.short	0x7131
 8006cc2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8006cc6:	441d      	add	r5, r3
 8006cc8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006ccc:	2820      	cmp	r0, #32
 8006cce:	dd13      	ble.n	8006cf8 <_dtoa_r+0x210>
 8006cd0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006cd4:	9b00      	ldr	r3, [sp, #0]
 8006cd6:	fa08 f800 	lsl.w	r8, r8, r0
 8006cda:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006cde:	fa23 f000 	lsr.w	r0, r3, r0
 8006ce2:	ea48 0000 	orr.w	r0, r8, r0
 8006ce6:	f7f9 fbb9 	bl	800045c <__aeabi_ui2d>
 8006cea:	2301      	movs	r3, #1
 8006cec:	4682      	mov	sl, r0
 8006cee:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8006cf2:	3d01      	subs	r5, #1
 8006cf4:	9313      	str	r3, [sp, #76]	; 0x4c
 8006cf6:	e772      	b.n	8006bde <_dtoa_r+0xf6>
 8006cf8:	9b00      	ldr	r3, [sp, #0]
 8006cfa:	f1c0 0020 	rsb	r0, r0, #32
 8006cfe:	fa03 f000 	lsl.w	r0, r3, r0
 8006d02:	e7f0      	b.n	8006ce6 <_dtoa_r+0x1fe>
 8006d04:	2301      	movs	r3, #1
 8006d06:	e7b1      	b.n	8006c6c <_dtoa_r+0x184>
 8006d08:	900f      	str	r0, [sp, #60]	; 0x3c
 8006d0a:	e7b0      	b.n	8006c6e <_dtoa_r+0x186>
 8006d0c:	9b05      	ldr	r3, [sp, #20]
 8006d0e:	eba3 030a 	sub.w	r3, r3, sl
 8006d12:	9305      	str	r3, [sp, #20]
 8006d14:	f1ca 0300 	rsb	r3, sl, #0
 8006d18:	9307      	str	r3, [sp, #28]
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	930e      	str	r3, [sp, #56]	; 0x38
 8006d1e:	e7bb      	b.n	8006c98 <_dtoa_r+0x1b0>
 8006d20:	2301      	movs	r3, #1
 8006d22:	930a      	str	r3, [sp, #40]	; 0x28
 8006d24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	dd59      	ble.n	8006dde <_dtoa_r+0x2f6>
 8006d2a:	9302      	str	r3, [sp, #8]
 8006d2c:	4699      	mov	r9, r3
 8006d2e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006d30:	2200      	movs	r2, #0
 8006d32:	6072      	str	r2, [r6, #4]
 8006d34:	2204      	movs	r2, #4
 8006d36:	f102 0014 	add.w	r0, r2, #20
 8006d3a:	4298      	cmp	r0, r3
 8006d3c:	6871      	ldr	r1, [r6, #4]
 8006d3e:	d953      	bls.n	8006de8 <_dtoa_r+0x300>
 8006d40:	4620      	mov	r0, r4
 8006d42:	f000 fcaa 	bl	800769a <_Balloc>
 8006d46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d48:	6030      	str	r0, [r6, #0]
 8006d4a:	f1b9 0f0e 	cmp.w	r9, #14
 8006d4e:	f8d3 b000 	ldr.w	fp, [r3]
 8006d52:	f200 80e6 	bhi.w	8006f22 <_dtoa_r+0x43a>
 8006d56:	2d00      	cmp	r5, #0
 8006d58:	f000 80e3 	beq.w	8006f22 <_dtoa_r+0x43a>
 8006d5c:	ed9d 7b00 	vldr	d7, [sp]
 8006d60:	f1ba 0f00 	cmp.w	sl, #0
 8006d64:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006d68:	dd74      	ble.n	8006e54 <_dtoa_r+0x36c>
 8006d6a:	4a2a      	ldr	r2, [pc, #168]	; (8006e14 <_dtoa_r+0x32c>)
 8006d6c:	f00a 030f 	and.w	r3, sl, #15
 8006d70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006d74:	ed93 7b00 	vldr	d7, [r3]
 8006d78:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006d7c:	06f0      	lsls	r0, r6, #27
 8006d7e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8006d82:	d565      	bpl.n	8006e50 <_dtoa_r+0x368>
 8006d84:	4b24      	ldr	r3, [pc, #144]	; (8006e18 <_dtoa_r+0x330>)
 8006d86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d8a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d8e:	f7f9 fd09 	bl	80007a4 <__aeabi_ddiv>
 8006d92:	e9cd 0100 	strd	r0, r1, [sp]
 8006d96:	f006 060f 	and.w	r6, r6, #15
 8006d9a:	2503      	movs	r5, #3
 8006d9c:	4f1e      	ldr	r7, [pc, #120]	; (8006e18 <_dtoa_r+0x330>)
 8006d9e:	e04c      	b.n	8006e3a <_dtoa_r+0x352>
 8006da0:	2301      	movs	r3, #1
 8006da2:	930a      	str	r3, [sp, #40]	; 0x28
 8006da4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006da6:	4453      	add	r3, sl
 8006da8:	f103 0901 	add.w	r9, r3, #1
 8006dac:	9302      	str	r3, [sp, #8]
 8006dae:	464b      	mov	r3, r9
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	bfb8      	it	lt
 8006db4:	2301      	movlt	r3, #1
 8006db6:	e7ba      	b.n	8006d2e <_dtoa_r+0x246>
 8006db8:	2300      	movs	r3, #0
 8006dba:	e7b2      	b.n	8006d22 <_dtoa_r+0x23a>
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	e7f0      	b.n	8006da2 <_dtoa_r+0x2ba>
 8006dc0:	2501      	movs	r5, #1
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	9306      	str	r3, [sp, #24]
 8006dc6:	950a      	str	r5, [sp, #40]	; 0x28
 8006dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8006dcc:	9302      	str	r3, [sp, #8]
 8006dce:	4699      	mov	r9, r3
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	2312      	movs	r3, #18
 8006dd4:	920b      	str	r2, [sp, #44]	; 0x2c
 8006dd6:	e7aa      	b.n	8006d2e <_dtoa_r+0x246>
 8006dd8:	2301      	movs	r3, #1
 8006dda:	930a      	str	r3, [sp, #40]	; 0x28
 8006ddc:	e7f4      	b.n	8006dc8 <_dtoa_r+0x2e0>
 8006dde:	2301      	movs	r3, #1
 8006de0:	9302      	str	r3, [sp, #8]
 8006de2:	4699      	mov	r9, r3
 8006de4:	461a      	mov	r2, r3
 8006de6:	e7f5      	b.n	8006dd4 <_dtoa_r+0x2ec>
 8006de8:	3101      	adds	r1, #1
 8006dea:	6071      	str	r1, [r6, #4]
 8006dec:	0052      	lsls	r2, r2, #1
 8006dee:	e7a2      	b.n	8006d36 <_dtoa_r+0x24e>
 8006df0:	636f4361 	.word	0x636f4361
 8006df4:	3fd287a7 	.word	0x3fd287a7
 8006df8:	8b60c8b3 	.word	0x8b60c8b3
 8006dfc:	3fc68a28 	.word	0x3fc68a28
 8006e00:	509f79fb 	.word	0x509f79fb
 8006e04:	3fd34413 	.word	0x3fd34413
 8006e08:	7ff00000 	.word	0x7ff00000
 8006e0c:	08007df9 	.word	0x08007df9
 8006e10:	3ff80000 	.word	0x3ff80000
 8006e14:	08007e30 	.word	0x08007e30
 8006e18:	08007e08 	.word	0x08007e08
 8006e1c:	08007e03 	.word	0x08007e03
 8006e20:	07f1      	lsls	r1, r6, #31
 8006e22:	d508      	bpl.n	8006e36 <_dtoa_r+0x34e>
 8006e24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006e28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e2c:	f7f9 fb90 	bl	8000550 <__aeabi_dmul>
 8006e30:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006e34:	3501      	adds	r5, #1
 8006e36:	1076      	asrs	r6, r6, #1
 8006e38:	3708      	adds	r7, #8
 8006e3a:	2e00      	cmp	r6, #0
 8006e3c:	d1f0      	bne.n	8006e20 <_dtoa_r+0x338>
 8006e3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006e42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e46:	f7f9 fcad 	bl	80007a4 <__aeabi_ddiv>
 8006e4a:	e9cd 0100 	strd	r0, r1, [sp]
 8006e4e:	e01a      	b.n	8006e86 <_dtoa_r+0x39e>
 8006e50:	2502      	movs	r5, #2
 8006e52:	e7a3      	b.n	8006d9c <_dtoa_r+0x2b4>
 8006e54:	f000 80a0 	beq.w	8006f98 <_dtoa_r+0x4b0>
 8006e58:	f1ca 0600 	rsb	r6, sl, #0
 8006e5c:	4b9f      	ldr	r3, [pc, #636]	; (80070dc <_dtoa_r+0x5f4>)
 8006e5e:	4fa0      	ldr	r7, [pc, #640]	; (80070e0 <_dtoa_r+0x5f8>)
 8006e60:	f006 020f 	and.w	r2, r6, #15
 8006e64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006e70:	f7f9 fb6e 	bl	8000550 <__aeabi_dmul>
 8006e74:	e9cd 0100 	strd	r0, r1, [sp]
 8006e78:	1136      	asrs	r6, r6, #4
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	2502      	movs	r5, #2
 8006e7e:	2e00      	cmp	r6, #0
 8006e80:	d17f      	bne.n	8006f82 <_dtoa_r+0x49a>
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1e1      	bne.n	8006e4a <_dtoa_r+0x362>
 8006e86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	f000 8087 	beq.w	8006f9c <_dtoa_r+0x4b4>
 8006e8e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006e92:	2200      	movs	r2, #0
 8006e94:	4b93      	ldr	r3, [pc, #588]	; (80070e4 <_dtoa_r+0x5fc>)
 8006e96:	4630      	mov	r0, r6
 8006e98:	4639      	mov	r1, r7
 8006e9a:	f7f9 fdcb 	bl	8000a34 <__aeabi_dcmplt>
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	d07c      	beq.n	8006f9c <_dtoa_r+0x4b4>
 8006ea2:	f1b9 0f00 	cmp.w	r9, #0
 8006ea6:	d079      	beq.n	8006f9c <_dtoa_r+0x4b4>
 8006ea8:	9b02      	ldr	r3, [sp, #8]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	dd35      	ble.n	8006f1a <_dtoa_r+0x432>
 8006eae:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006eb2:	9308      	str	r3, [sp, #32]
 8006eb4:	4639      	mov	r1, r7
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	4b8b      	ldr	r3, [pc, #556]	; (80070e8 <_dtoa_r+0x600>)
 8006eba:	4630      	mov	r0, r6
 8006ebc:	f7f9 fb48 	bl	8000550 <__aeabi_dmul>
 8006ec0:	e9cd 0100 	strd	r0, r1, [sp]
 8006ec4:	9f02      	ldr	r7, [sp, #8]
 8006ec6:	3501      	adds	r5, #1
 8006ec8:	4628      	mov	r0, r5
 8006eca:	f7f9 fad7 	bl	800047c <__aeabi_i2d>
 8006ece:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ed2:	f7f9 fb3d 	bl	8000550 <__aeabi_dmul>
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	4b84      	ldr	r3, [pc, #528]	; (80070ec <_dtoa_r+0x604>)
 8006eda:	f7f9 f983 	bl	80001e4 <__adddf3>
 8006ede:	4605      	mov	r5, r0
 8006ee0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006ee4:	2f00      	cmp	r7, #0
 8006ee6:	d15d      	bne.n	8006fa4 <_dtoa_r+0x4bc>
 8006ee8:	2200      	movs	r2, #0
 8006eea:	4b81      	ldr	r3, [pc, #516]	; (80070f0 <_dtoa_r+0x608>)
 8006eec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ef0:	f7f9 f976 	bl	80001e0 <__aeabi_dsub>
 8006ef4:	462a      	mov	r2, r5
 8006ef6:	4633      	mov	r3, r6
 8006ef8:	e9cd 0100 	strd	r0, r1, [sp]
 8006efc:	f7f9 fdb8 	bl	8000a70 <__aeabi_dcmpgt>
 8006f00:	2800      	cmp	r0, #0
 8006f02:	f040 8288 	bne.w	8007416 <_dtoa_r+0x92e>
 8006f06:	462a      	mov	r2, r5
 8006f08:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006f0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f10:	f7f9 fd90 	bl	8000a34 <__aeabi_dcmplt>
 8006f14:	2800      	cmp	r0, #0
 8006f16:	f040 827c 	bne.w	8007412 <_dtoa_r+0x92a>
 8006f1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006f1e:	e9cd 2300 	strd	r2, r3, [sp]
 8006f22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	f2c0 8150 	blt.w	80071ca <_dtoa_r+0x6e2>
 8006f2a:	f1ba 0f0e 	cmp.w	sl, #14
 8006f2e:	f300 814c 	bgt.w	80071ca <_dtoa_r+0x6e2>
 8006f32:	4b6a      	ldr	r3, [pc, #424]	; (80070dc <_dtoa_r+0x5f4>)
 8006f34:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006f38:	ed93 7b00 	vldr	d7, [r3]
 8006f3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006f44:	f280 80d8 	bge.w	80070f8 <_dtoa_r+0x610>
 8006f48:	f1b9 0f00 	cmp.w	r9, #0
 8006f4c:	f300 80d4 	bgt.w	80070f8 <_dtoa_r+0x610>
 8006f50:	f040 825e 	bne.w	8007410 <_dtoa_r+0x928>
 8006f54:	2200      	movs	r2, #0
 8006f56:	4b66      	ldr	r3, [pc, #408]	; (80070f0 <_dtoa_r+0x608>)
 8006f58:	ec51 0b17 	vmov	r0, r1, d7
 8006f5c:	f7f9 faf8 	bl	8000550 <__aeabi_dmul>
 8006f60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f64:	f7f9 fd7a 	bl	8000a5c <__aeabi_dcmpge>
 8006f68:	464f      	mov	r7, r9
 8006f6a:	464e      	mov	r6, r9
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	f040 8234 	bne.w	80073da <_dtoa_r+0x8f2>
 8006f72:	2331      	movs	r3, #49	; 0x31
 8006f74:	f10b 0501 	add.w	r5, fp, #1
 8006f78:	f88b 3000 	strb.w	r3, [fp]
 8006f7c:	f10a 0a01 	add.w	sl, sl, #1
 8006f80:	e22f      	b.n	80073e2 <_dtoa_r+0x8fa>
 8006f82:	07f2      	lsls	r2, r6, #31
 8006f84:	d505      	bpl.n	8006f92 <_dtoa_r+0x4aa>
 8006f86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f8a:	f7f9 fae1 	bl	8000550 <__aeabi_dmul>
 8006f8e:	3501      	adds	r5, #1
 8006f90:	2301      	movs	r3, #1
 8006f92:	1076      	asrs	r6, r6, #1
 8006f94:	3708      	adds	r7, #8
 8006f96:	e772      	b.n	8006e7e <_dtoa_r+0x396>
 8006f98:	2502      	movs	r5, #2
 8006f9a:	e774      	b.n	8006e86 <_dtoa_r+0x39e>
 8006f9c:	f8cd a020 	str.w	sl, [sp, #32]
 8006fa0:	464f      	mov	r7, r9
 8006fa2:	e791      	b.n	8006ec8 <_dtoa_r+0x3e0>
 8006fa4:	4b4d      	ldr	r3, [pc, #308]	; (80070dc <_dtoa_r+0x5f4>)
 8006fa6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006faa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006fae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d047      	beq.n	8007044 <_dtoa_r+0x55c>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	2000      	movs	r0, #0
 8006fba:	494e      	ldr	r1, [pc, #312]	; (80070f4 <_dtoa_r+0x60c>)
 8006fbc:	f7f9 fbf2 	bl	80007a4 <__aeabi_ddiv>
 8006fc0:	462a      	mov	r2, r5
 8006fc2:	4633      	mov	r3, r6
 8006fc4:	f7f9 f90c 	bl	80001e0 <__aeabi_dsub>
 8006fc8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006fcc:	465d      	mov	r5, fp
 8006fce:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006fd2:	f7f9 fd6d 	bl	8000ab0 <__aeabi_d2iz>
 8006fd6:	4606      	mov	r6, r0
 8006fd8:	f7f9 fa50 	bl	800047c <__aeabi_i2d>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	460b      	mov	r3, r1
 8006fe0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006fe4:	f7f9 f8fc 	bl	80001e0 <__aeabi_dsub>
 8006fe8:	3630      	adds	r6, #48	; 0x30
 8006fea:	f805 6b01 	strb.w	r6, [r5], #1
 8006fee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006ff2:	e9cd 0100 	strd	r0, r1, [sp]
 8006ff6:	f7f9 fd1d 	bl	8000a34 <__aeabi_dcmplt>
 8006ffa:	2800      	cmp	r0, #0
 8006ffc:	d163      	bne.n	80070c6 <_dtoa_r+0x5de>
 8006ffe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007002:	2000      	movs	r0, #0
 8007004:	4937      	ldr	r1, [pc, #220]	; (80070e4 <_dtoa_r+0x5fc>)
 8007006:	f7f9 f8eb 	bl	80001e0 <__aeabi_dsub>
 800700a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800700e:	f7f9 fd11 	bl	8000a34 <__aeabi_dcmplt>
 8007012:	2800      	cmp	r0, #0
 8007014:	f040 80b7 	bne.w	8007186 <_dtoa_r+0x69e>
 8007018:	eba5 030b 	sub.w	r3, r5, fp
 800701c:	429f      	cmp	r7, r3
 800701e:	f77f af7c 	ble.w	8006f1a <_dtoa_r+0x432>
 8007022:	2200      	movs	r2, #0
 8007024:	4b30      	ldr	r3, [pc, #192]	; (80070e8 <_dtoa_r+0x600>)
 8007026:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800702a:	f7f9 fa91 	bl	8000550 <__aeabi_dmul>
 800702e:	2200      	movs	r2, #0
 8007030:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007034:	4b2c      	ldr	r3, [pc, #176]	; (80070e8 <_dtoa_r+0x600>)
 8007036:	e9dd 0100 	ldrd	r0, r1, [sp]
 800703a:	f7f9 fa89 	bl	8000550 <__aeabi_dmul>
 800703e:	e9cd 0100 	strd	r0, r1, [sp]
 8007042:	e7c4      	b.n	8006fce <_dtoa_r+0x4e6>
 8007044:	462a      	mov	r2, r5
 8007046:	4633      	mov	r3, r6
 8007048:	f7f9 fa82 	bl	8000550 <__aeabi_dmul>
 800704c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007050:	eb0b 0507 	add.w	r5, fp, r7
 8007054:	465e      	mov	r6, fp
 8007056:	e9dd 0100 	ldrd	r0, r1, [sp]
 800705a:	f7f9 fd29 	bl	8000ab0 <__aeabi_d2iz>
 800705e:	4607      	mov	r7, r0
 8007060:	f7f9 fa0c 	bl	800047c <__aeabi_i2d>
 8007064:	3730      	adds	r7, #48	; 0x30
 8007066:	4602      	mov	r2, r0
 8007068:	460b      	mov	r3, r1
 800706a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800706e:	f7f9 f8b7 	bl	80001e0 <__aeabi_dsub>
 8007072:	f806 7b01 	strb.w	r7, [r6], #1
 8007076:	42ae      	cmp	r6, r5
 8007078:	e9cd 0100 	strd	r0, r1, [sp]
 800707c:	f04f 0200 	mov.w	r2, #0
 8007080:	d126      	bne.n	80070d0 <_dtoa_r+0x5e8>
 8007082:	4b1c      	ldr	r3, [pc, #112]	; (80070f4 <_dtoa_r+0x60c>)
 8007084:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007088:	f7f9 f8ac 	bl	80001e4 <__adddf3>
 800708c:	4602      	mov	r2, r0
 800708e:	460b      	mov	r3, r1
 8007090:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007094:	f7f9 fcec 	bl	8000a70 <__aeabi_dcmpgt>
 8007098:	2800      	cmp	r0, #0
 800709a:	d174      	bne.n	8007186 <_dtoa_r+0x69e>
 800709c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80070a0:	2000      	movs	r0, #0
 80070a2:	4914      	ldr	r1, [pc, #80]	; (80070f4 <_dtoa_r+0x60c>)
 80070a4:	f7f9 f89c 	bl	80001e0 <__aeabi_dsub>
 80070a8:	4602      	mov	r2, r0
 80070aa:	460b      	mov	r3, r1
 80070ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070b0:	f7f9 fcc0 	bl	8000a34 <__aeabi_dcmplt>
 80070b4:	2800      	cmp	r0, #0
 80070b6:	f43f af30 	beq.w	8006f1a <_dtoa_r+0x432>
 80070ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80070be:	2b30      	cmp	r3, #48	; 0x30
 80070c0:	f105 32ff 	add.w	r2, r5, #4294967295
 80070c4:	d002      	beq.n	80070cc <_dtoa_r+0x5e4>
 80070c6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80070ca:	e04a      	b.n	8007162 <_dtoa_r+0x67a>
 80070cc:	4615      	mov	r5, r2
 80070ce:	e7f4      	b.n	80070ba <_dtoa_r+0x5d2>
 80070d0:	4b05      	ldr	r3, [pc, #20]	; (80070e8 <_dtoa_r+0x600>)
 80070d2:	f7f9 fa3d 	bl	8000550 <__aeabi_dmul>
 80070d6:	e9cd 0100 	strd	r0, r1, [sp]
 80070da:	e7bc      	b.n	8007056 <_dtoa_r+0x56e>
 80070dc:	08007e30 	.word	0x08007e30
 80070e0:	08007e08 	.word	0x08007e08
 80070e4:	3ff00000 	.word	0x3ff00000
 80070e8:	40240000 	.word	0x40240000
 80070ec:	401c0000 	.word	0x401c0000
 80070f0:	40140000 	.word	0x40140000
 80070f4:	3fe00000 	.word	0x3fe00000
 80070f8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80070fc:	465d      	mov	r5, fp
 80070fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007102:	4630      	mov	r0, r6
 8007104:	4639      	mov	r1, r7
 8007106:	f7f9 fb4d 	bl	80007a4 <__aeabi_ddiv>
 800710a:	f7f9 fcd1 	bl	8000ab0 <__aeabi_d2iz>
 800710e:	4680      	mov	r8, r0
 8007110:	f7f9 f9b4 	bl	800047c <__aeabi_i2d>
 8007114:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007118:	f7f9 fa1a 	bl	8000550 <__aeabi_dmul>
 800711c:	4602      	mov	r2, r0
 800711e:	460b      	mov	r3, r1
 8007120:	4630      	mov	r0, r6
 8007122:	4639      	mov	r1, r7
 8007124:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007128:	f7f9 f85a 	bl	80001e0 <__aeabi_dsub>
 800712c:	f805 6b01 	strb.w	r6, [r5], #1
 8007130:	eba5 060b 	sub.w	r6, r5, fp
 8007134:	45b1      	cmp	r9, r6
 8007136:	4602      	mov	r2, r0
 8007138:	460b      	mov	r3, r1
 800713a:	d139      	bne.n	80071b0 <_dtoa_r+0x6c8>
 800713c:	f7f9 f852 	bl	80001e4 <__adddf3>
 8007140:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007144:	4606      	mov	r6, r0
 8007146:	460f      	mov	r7, r1
 8007148:	f7f9 fc92 	bl	8000a70 <__aeabi_dcmpgt>
 800714c:	b9c8      	cbnz	r0, 8007182 <_dtoa_r+0x69a>
 800714e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007152:	4630      	mov	r0, r6
 8007154:	4639      	mov	r1, r7
 8007156:	f7f9 fc63 	bl	8000a20 <__aeabi_dcmpeq>
 800715a:	b110      	cbz	r0, 8007162 <_dtoa_r+0x67a>
 800715c:	f018 0f01 	tst.w	r8, #1
 8007160:	d10f      	bne.n	8007182 <_dtoa_r+0x69a>
 8007162:	9904      	ldr	r1, [sp, #16]
 8007164:	4620      	mov	r0, r4
 8007166:	f000 facc 	bl	8007702 <_Bfree>
 800716a:	2300      	movs	r3, #0
 800716c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800716e:	702b      	strb	r3, [r5, #0]
 8007170:	f10a 0301 	add.w	r3, sl, #1
 8007174:	6013      	str	r3, [r2, #0]
 8007176:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 8241 	beq.w	8007600 <_dtoa_r+0xb18>
 800717e:	601d      	str	r5, [r3, #0]
 8007180:	e23e      	b.n	8007600 <_dtoa_r+0xb18>
 8007182:	f8cd a020 	str.w	sl, [sp, #32]
 8007186:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800718a:	2a39      	cmp	r2, #57	; 0x39
 800718c:	f105 33ff 	add.w	r3, r5, #4294967295
 8007190:	d108      	bne.n	80071a4 <_dtoa_r+0x6bc>
 8007192:	459b      	cmp	fp, r3
 8007194:	d10a      	bne.n	80071ac <_dtoa_r+0x6c4>
 8007196:	9b08      	ldr	r3, [sp, #32]
 8007198:	3301      	adds	r3, #1
 800719a:	9308      	str	r3, [sp, #32]
 800719c:	2330      	movs	r3, #48	; 0x30
 800719e:	f88b 3000 	strb.w	r3, [fp]
 80071a2:	465b      	mov	r3, fp
 80071a4:	781a      	ldrb	r2, [r3, #0]
 80071a6:	3201      	adds	r2, #1
 80071a8:	701a      	strb	r2, [r3, #0]
 80071aa:	e78c      	b.n	80070c6 <_dtoa_r+0x5de>
 80071ac:	461d      	mov	r5, r3
 80071ae:	e7ea      	b.n	8007186 <_dtoa_r+0x69e>
 80071b0:	2200      	movs	r2, #0
 80071b2:	4b9b      	ldr	r3, [pc, #620]	; (8007420 <_dtoa_r+0x938>)
 80071b4:	f7f9 f9cc 	bl	8000550 <__aeabi_dmul>
 80071b8:	2200      	movs	r2, #0
 80071ba:	2300      	movs	r3, #0
 80071bc:	4606      	mov	r6, r0
 80071be:	460f      	mov	r7, r1
 80071c0:	f7f9 fc2e 	bl	8000a20 <__aeabi_dcmpeq>
 80071c4:	2800      	cmp	r0, #0
 80071c6:	d09a      	beq.n	80070fe <_dtoa_r+0x616>
 80071c8:	e7cb      	b.n	8007162 <_dtoa_r+0x67a>
 80071ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071cc:	2a00      	cmp	r2, #0
 80071ce:	f000 808b 	beq.w	80072e8 <_dtoa_r+0x800>
 80071d2:	9a06      	ldr	r2, [sp, #24]
 80071d4:	2a01      	cmp	r2, #1
 80071d6:	dc6e      	bgt.n	80072b6 <_dtoa_r+0x7ce>
 80071d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80071da:	2a00      	cmp	r2, #0
 80071dc:	d067      	beq.n	80072ae <_dtoa_r+0x7c6>
 80071de:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80071e2:	9f07      	ldr	r7, [sp, #28]
 80071e4:	9d05      	ldr	r5, [sp, #20]
 80071e6:	9a05      	ldr	r2, [sp, #20]
 80071e8:	2101      	movs	r1, #1
 80071ea:	441a      	add	r2, r3
 80071ec:	4620      	mov	r0, r4
 80071ee:	9205      	str	r2, [sp, #20]
 80071f0:	4498      	add	r8, r3
 80071f2:	f000 fb26 	bl	8007842 <__i2b>
 80071f6:	4606      	mov	r6, r0
 80071f8:	2d00      	cmp	r5, #0
 80071fa:	dd0c      	ble.n	8007216 <_dtoa_r+0x72e>
 80071fc:	f1b8 0f00 	cmp.w	r8, #0
 8007200:	dd09      	ble.n	8007216 <_dtoa_r+0x72e>
 8007202:	4545      	cmp	r5, r8
 8007204:	9a05      	ldr	r2, [sp, #20]
 8007206:	462b      	mov	r3, r5
 8007208:	bfa8      	it	ge
 800720a:	4643      	movge	r3, r8
 800720c:	1ad2      	subs	r2, r2, r3
 800720e:	9205      	str	r2, [sp, #20]
 8007210:	1aed      	subs	r5, r5, r3
 8007212:	eba8 0803 	sub.w	r8, r8, r3
 8007216:	9b07      	ldr	r3, [sp, #28]
 8007218:	b1eb      	cbz	r3, 8007256 <_dtoa_r+0x76e>
 800721a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800721c:	2b00      	cmp	r3, #0
 800721e:	d067      	beq.n	80072f0 <_dtoa_r+0x808>
 8007220:	b18f      	cbz	r7, 8007246 <_dtoa_r+0x75e>
 8007222:	4631      	mov	r1, r6
 8007224:	463a      	mov	r2, r7
 8007226:	4620      	mov	r0, r4
 8007228:	f000 fbaa 	bl	8007980 <__pow5mult>
 800722c:	9a04      	ldr	r2, [sp, #16]
 800722e:	4601      	mov	r1, r0
 8007230:	4606      	mov	r6, r0
 8007232:	4620      	mov	r0, r4
 8007234:	f000 fb0e 	bl	8007854 <__multiply>
 8007238:	9904      	ldr	r1, [sp, #16]
 800723a:	9008      	str	r0, [sp, #32]
 800723c:	4620      	mov	r0, r4
 800723e:	f000 fa60 	bl	8007702 <_Bfree>
 8007242:	9b08      	ldr	r3, [sp, #32]
 8007244:	9304      	str	r3, [sp, #16]
 8007246:	9b07      	ldr	r3, [sp, #28]
 8007248:	1bda      	subs	r2, r3, r7
 800724a:	d004      	beq.n	8007256 <_dtoa_r+0x76e>
 800724c:	9904      	ldr	r1, [sp, #16]
 800724e:	4620      	mov	r0, r4
 8007250:	f000 fb96 	bl	8007980 <__pow5mult>
 8007254:	9004      	str	r0, [sp, #16]
 8007256:	2101      	movs	r1, #1
 8007258:	4620      	mov	r0, r4
 800725a:	f000 faf2 	bl	8007842 <__i2b>
 800725e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007260:	4607      	mov	r7, r0
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 81d0 	beq.w	8007608 <_dtoa_r+0xb20>
 8007268:	461a      	mov	r2, r3
 800726a:	4601      	mov	r1, r0
 800726c:	4620      	mov	r0, r4
 800726e:	f000 fb87 	bl	8007980 <__pow5mult>
 8007272:	9b06      	ldr	r3, [sp, #24]
 8007274:	2b01      	cmp	r3, #1
 8007276:	4607      	mov	r7, r0
 8007278:	dc40      	bgt.n	80072fc <_dtoa_r+0x814>
 800727a:	9b00      	ldr	r3, [sp, #0]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d139      	bne.n	80072f4 <_dtoa_r+0x80c>
 8007280:	9b01      	ldr	r3, [sp, #4]
 8007282:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007286:	2b00      	cmp	r3, #0
 8007288:	d136      	bne.n	80072f8 <_dtoa_r+0x810>
 800728a:	9b01      	ldr	r3, [sp, #4]
 800728c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007290:	0d1b      	lsrs	r3, r3, #20
 8007292:	051b      	lsls	r3, r3, #20
 8007294:	b12b      	cbz	r3, 80072a2 <_dtoa_r+0x7ba>
 8007296:	9b05      	ldr	r3, [sp, #20]
 8007298:	3301      	adds	r3, #1
 800729a:	9305      	str	r3, [sp, #20]
 800729c:	f108 0801 	add.w	r8, r8, #1
 80072a0:	2301      	movs	r3, #1
 80072a2:	9307      	str	r3, [sp, #28]
 80072a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d12a      	bne.n	8007300 <_dtoa_r+0x818>
 80072aa:	2001      	movs	r0, #1
 80072ac:	e030      	b.n	8007310 <_dtoa_r+0x828>
 80072ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80072b0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80072b4:	e795      	b.n	80071e2 <_dtoa_r+0x6fa>
 80072b6:	9b07      	ldr	r3, [sp, #28]
 80072b8:	f109 37ff 	add.w	r7, r9, #4294967295
 80072bc:	42bb      	cmp	r3, r7
 80072be:	bfbf      	itttt	lt
 80072c0:	9b07      	ldrlt	r3, [sp, #28]
 80072c2:	9707      	strlt	r7, [sp, #28]
 80072c4:	1afa      	sublt	r2, r7, r3
 80072c6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80072c8:	bfbb      	ittet	lt
 80072ca:	189b      	addlt	r3, r3, r2
 80072cc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80072ce:	1bdf      	subge	r7, r3, r7
 80072d0:	2700      	movlt	r7, #0
 80072d2:	f1b9 0f00 	cmp.w	r9, #0
 80072d6:	bfb5      	itete	lt
 80072d8:	9b05      	ldrlt	r3, [sp, #20]
 80072da:	9d05      	ldrge	r5, [sp, #20]
 80072dc:	eba3 0509 	sublt.w	r5, r3, r9
 80072e0:	464b      	movge	r3, r9
 80072e2:	bfb8      	it	lt
 80072e4:	2300      	movlt	r3, #0
 80072e6:	e77e      	b.n	80071e6 <_dtoa_r+0x6fe>
 80072e8:	9f07      	ldr	r7, [sp, #28]
 80072ea:	9d05      	ldr	r5, [sp, #20]
 80072ec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80072ee:	e783      	b.n	80071f8 <_dtoa_r+0x710>
 80072f0:	9a07      	ldr	r2, [sp, #28]
 80072f2:	e7ab      	b.n	800724c <_dtoa_r+0x764>
 80072f4:	2300      	movs	r3, #0
 80072f6:	e7d4      	b.n	80072a2 <_dtoa_r+0x7ba>
 80072f8:	9b00      	ldr	r3, [sp, #0]
 80072fa:	e7d2      	b.n	80072a2 <_dtoa_r+0x7ba>
 80072fc:	2300      	movs	r3, #0
 80072fe:	9307      	str	r3, [sp, #28]
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007306:	6918      	ldr	r0, [r3, #16]
 8007308:	f000 fa4d 	bl	80077a6 <__hi0bits>
 800730c:	f1c0 0020 	rsb	r0, r0, #32
 8007310:	4440      	add	r0, r8
 8007312:	f010 001f 	ands.w	r0, r0, #31
 8007316:	d047      	beq.n	80073a8 <_dtoa_r+0x8c0>
 8007318:	f1c0 0320 	rsb	r3, r0, #32
 800731c:	2b04      	cmp	r3, #4
 800731e:	dd3b      	ble.n	8007398 <_dtoa_r+0x8b0>
 8007320:	9b05      	ldr	r3, [sp, #20]
 8007322:	f1c0 001c 	rsb	r0, r0, #28
 8007326:	4403      	add	r3, r0
 8007328:	9305      	str	r3, [sp, #20]
 800732a:	4405      	add	r5, r0
 800732c:	4480      	add	r8, r0
 800732e:	9b05      	ldr	r3, [sp, #20]
 8007330:	2b00      	cmp	r3, #0
 8007332:	dd05      	ble.n	8007340 <_dtoa_r+0x858>
 8007334:	461a      	mov	r2, r3
 8007336:	9904      	ldr	r1, [sp, #16]
 8007338:	4620      	mov	r0, r4
 800733a:	f000 fb6f 	bl	8007a1c <__lshift>
 800733e:	9004      	str	r0, [sp, #16]
 8007340:	f1b8 0f00 	cmp.w	r8, #0
 8007344:	dd05      	ble.n	8007352 <_dtoa_r+0x86a>
 8007346:	4639      	mov	r1, r7
 8007348:	4642      	mov	r2, r8
 800734a:	4620      	mov	r0, r4
 800734c:	f000 fb66 	bl	8007a1c <__lshift>
 8007350:	4607      	mov	r7, r0
 8007352:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007354:	b353      	cbz	r3, 80073ac <_dtoa_r+0x8c4>
 8007356:	4639      	mov	r1, r7
 8007358:	9804      	ldr	r0, [sp, #16]
 800735a:	f000 fbb3 	bl	8007ac4 <__mcmp>
 800735e:	2800      	cmp	r0, #0
 8007360:	da24      	bge.n	80073ac <_dtoa_r+0x8c4>
 8007362:	2300      	movs	r3, #0
 8007364:	220a      	movs	r2, #10
 8007366:	9904      	ldr	r1, [sp, #16]
 8007368:	4620      	mov	r0, r4
 800736a:	f000 f9e1 	bl	8007730 <__multadd>
 800736e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007370:	9004      	str	r0, [sp, #16]
 8007372:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007376:	2b00      	cmp	r3, #0
 8007378:	f000 814d 	beq.w	8007616 <_dtoa_r+0xb2e>
 800737c:	2300      	movs	r3, #0
 800737e:	4631      	mov	r1, r6
 8007380:	220a      	movs	r2, #10
 8007382:	4620      	mov	r0, r4
 8007384:	f000 f9d4 	bl	8007730 <__multadd>
 8007388:	9b02      	ldr	r3, [sp, #8]
 800738a:	2b00      	cmp	r3, #0
 800738c:	4606      	mov	r6, r0
 800738e:	dc4f      	bgt.n	8007430 <_dtoa_r+0x948>
 8007390:	9b06      	ldr	r3, [sp, #24]
 8007392:	2b02      	cmp	r3, #2
 8007394:	dd4c      	ble.n	8007430 <_dtoa_r+0x948>
 8007396:	e011      	b.n	80073bc <_dtoa_r+0x8d4>
 8007398:	d0c9      	beq.n	800732e <_dtoa_r+0x846>
 800739a:	9a05      	ldr	r2, [sp, #20]
 800739c:	331c      	adds	r3, #28
 800739e:	441a      	add	r2, r3
 80073a0:	9205      	str	r2, [sp, #20]
 80073a2:	441d      	add	r5, r3
 80073a4:	4498      	add	r8, r3
 80073a6:	e7c2      	b.n	800732e <_dtoa_r+0x846>
 80073a8:	4603      	mov	r3, r0
 80073aa:	e7f6      	b.n	800739a <_dtoa_r+0x8b2>
 80073ac:	f1b9 0f00 	cmp.w	r9, #0
 80073b0:	dc38      	bgt.n	8007424 <_dtoa_r+0x93c>
 80073b2:	9b06      	ldr	r3, [sp, #24]
 80073b4:	2b02      	cmp	r3, #2
 80073b6:	dd35      	ble.n	8007424 <_dtoa_r+0x93c>
 80073b8:	f8cd 9008 	str.w	r9, [sp, #8]
 80073bc:	9b02      	ldr	r3, [sp, #8]
 80073be:	b963      	cbnz	r3, 80073da <_dtoa_r+0x8f2>
 80073c0:	4639      	mov	r1, r7
 80073c2:	2205      	movs	r2, #5
 80073c4:	4620      	mov	r0, r4
 80073c6:	f000 f9b3 	bl	8007730 <__multadd>
 80073ca:	4601      	mov	r1, r0
 80073cc:	4607      	mov	r7, r0
 80073ce:	9804      	ldr	r0, [sp, #16]
 80073d0:	f000 fb78 	bl	8007ac4 <__mcmp>
 80073d4:	2800      	cmp	r0, #0
 80073d6:	f73f adcc 	bgt.w	8006f72 <_dtoa_r+0x48a>
 80073da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073dc:	465d      	mov	r5, fp
 80073de:	ea6f 0a03 	mvn.w	sl, r3
 80073e2:	f04f 0900 	mov.w	r9, #0
 80073e6:	4639      	mov	r1, r7
 80073e8:	4620      	mov	r0, r4
 80073ea:	f000 f98a 	bl	8007702 <_Bfree>
 80073ee:	2e00      	cmp	r6, #0
 80073f0:	f43f aeb7 	beq.w	8007162 <_dtoa_r+0x67a>
 80073f4:	f1b9 0f00 	cmp.w	r9, #0
 80073f8:	d005      	beq.n	8007406 <_dtoa_r+0x91e>
 80073fa:	45b1      	cmp	r9, r6
 80073fc:	d003      	beq.n	8007406 <_dtoa_r+0x91e>
 80073fe:	4649      	mov	r1, r9
 8007400:	4620      	mov	r0, r4
 8007402:	f000 f97e 	bl	8007702 <_Bfree>
 8007406:	4631      	mov	r1, r6
 8007408:	4620      	mov	r0, r4
 800740a:	f000 f97a 	bl	8007702 <_Bfree>
 800740e:	e6a8      	b.n	8007162 <_dtoa_r+0x67a>
 8007410:	2700      	movs	r7, #0
 8007412:	463e      	mov	r6, r7
 8007414:	e7e1      	b.n	80073da <_dtoa_r+0x8f2>
 8007416:	f8dd a020 	ldr.w	sl, [sp, #32]
 800741a:	463e      	mov	r6, r7
 800741c:	e5a9      	b.n	8006f72 <_dtoa_r+0x48a>
 800741e:	bf00      	nop
 8007420:	40240000 	.word	0x40240000
 8007424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007426:	f8cd 9008 	str.w	r9, [sp, #8]
 800742a:	2b00      	cmp	r3, #0
 800742c:	f000 80fa 	beq.w	8007624 <_dtoa_r+0xb3c>
 8007430:	2d00      	cmp	r5, #0
 8007432:	dd05      	ble.n	8007440 <_dtoa_r+0x958>
 8007434:	4631      	mov	r1, r6
 8007436:	462a      	mov	r2, r5
 8007438:	4620      	mov	r0, r4
 800743a:	f000 faef 	bl	8007a1c <__lshift>
 800743e:	4606      	mov	r6, r0
 8007440:	9b07      	ldr	r3, [sp, #28]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d04c      	beq.n	80074e0 <_dtoa_r+0x9f8>
 8007446:	6871      	ldr	r1, [r6, #4]
 8007448:	4620      	mov	r0, r4
 800744a:	f000 f926 	bl	800769a <_Balloc>
 800744e:	6932      	ldr	r2, [r6, #16]
 8007450:	3202      	adds	r2, #2
 8007452:	4605      	mov	r5, r0
 8007454:	0092      	lsls	r2, r2, #2
 8007456:	f106 010c 	add.w	r1, r6, #12
 800745a:	300c      	adds	r0, #12
 800745c:	f000 f912 	bl	8007684 <memcpy>
 8007460:	2201      	movs	r2, #1
 8007462:	4629      	mov	r1, r5
 8007464:	4620      	mov	r0, r4
 8007466:	f000 fad9 	bl	8007a1c <__lshift>
 800746a:	9b00      	ldr	r3, [sp, #0]
 800746c:	f8cd b014 	str.w	fp, [sp, #20]
 8007470:	f003 0301 	and.w	r3, r3, #1
 8007474:	46b1      	mov	r9, r6
 8007476:	9307      	str	r3, [sp, #28]
 8007478:	4606      	mov	r6, r0
 800747a:	4639      	mov	r1, r7
 800747c:	9804      	ldr	r0, [sp, #16]
 800747e:	f7ff faa4 	bl	80069ca <quorem>
 8007482:	4649      	mov	r1, r9
 8007484:	4605      	mov	r5, r0
 8007486:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800748a:	9804      	ldr	r0, [sp, #16]
 800748c:	f000 fb1a 	bl	8007ac4 <__mcmp>
 8007490:	4632      	mov	r2, r6
 8007492:	9000      	str	r0, [sp, #0]
 8007494:	4639      	mov	r1, r7
 8007496:	4620      	mov	r0, r4
 8007498:	f000 fb2e 	bl	8007af8 <__mdiff>
 800749c:	68c3      	ldr	r3, [r0, #12]
 800749e:	4602      	mov	r2, r0
 80074a0:	bb03      	cbnz	r3, 80074e4 <_dtoa_r+0x9fc>
 80074a2:	4601      	mov	r1, r0
 80074a4:	9008      	str	r0, [sp, #32]
 80074a6:	9804      	ldr	r0, [sp, #16]
 80074a8:	f000 fb0c 	bl	8007ac4 <__mcmp>
 80074ac:	9a08      	ldr	r2, [sp, #32]
 80074ae:	4603      	mov	r3, r0
 80074b0:	4611      	mov	r1, r2
 80074b2:	4620      	mov	r0, r4
 80074b4:	9308      	str	r3, [sp, #32]
 80074b6:	f000 f924 	bl	8007702 <_Bfree>
 80074ba:	9b08      	ldr	r3, [sp, #32]
 80074bc:	b9a3      	cbnz	r3, 80074e8 <_dtoa_r+0xa00>
 80074be:	9a06      	ldr	r2, [sp, #24]
 80074c0:	b992      	cbnz	r2, 80074e8 <_dtoa_r+0xa00>
 80074c2:	9a07      	ldr	r2, [sp, #28]
 80074c4:	b982      	cbnz	r2, 80074e8 <_dtoa_r+0xa00>
 80074c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80074ca:	d029      	beq.n	8007520 <_dtoa_r+0xa38>
 80074cc:	9b00      	ldr	r3, [sp, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	dd01      	ble.n	80074d6 <_dtoa_r+0x9ee>
 80074d2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80074d6:	9b05      	ldr	r3, [sp, #20]
 80074d8:	1c5d      	adds	r5, r3, #1
 80074da:	f883 8000 	strb.w	r8, [r3]
 80074de:	e782      	b.n	80073e6 <_dtoa_r+0x8fe>
 80074e0:	4630      	mov	r0, r6
 80074e2:	e7c2      	b.n	800746a <_dtoa_r+0x982>
 80074e4:	2301      	movs	r3, #1
 80074e6:	e7e3      	b.n	80074b0 <_dtoa_r+0x9c8>
 80074e8:	9a00      	ldr	r2, [sp, #0]
 80074ea:	2a00      	cmp	r2, #0
 80074ec:	db04      	blt.n	80074f8 <_dtoa_r+0xa10>
 80074ee:	d125      	bne.n	800753c <_dtoa_r+0xa54>
 80074f0:	9a06      	ldr	r2, [sp, #24]
 80074f2:	bb1a      	cbnz	r2, 800753c <_dtoa_r+0xa54>
 80074f4:	9a07      	ldr	r2, [sp, #28]
 80074f6:	bb0a      	cbnz	r2, 800753c <_dtoa_r+0xa54>
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	ddec      	ble.n	80074d6 <_dtoa_r+0x9ee>
 80074fc:	2201      	movs	r2, #1
 80074fe:	9904      	ldr	r1, [sp, #16]
 8007500:	4620      	mov	r0, r4
 8007502:	f000 fa8b 	bl	8007a1c <__lshift>
 8007506:	4639      	mov	r1, r7
 8007508:	9004      	str	r0, [sp, #16]
 800750a:	f000 fadb 	bl	8007ac4 <__mcmp>
 800750e:	2800      	cmp	r0, #0
 8007510:	dc03      	bgt.n	800751a <_dtoa_r+0xa32>
 8007512:	d1e0      	bne.n	80074d6 <_dtoa_r+0x9ee>
 8007514:	f018 0f01 	tst.w	r8, #1
 8007518:	d0dd      	beq.n	80074d6 <_dtoa_r+0x9ee>
 800751a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800751e:	d1d8      	bne.n	80074d2 <_dtoa_r+0x9ea>
 8007520:	9b05      	ldr	r3, [sp, #20]
 8007522:	9a05      	ldr	r2, [sp, #20]
 8007524:	1c5d      	adds	r5, r3, #1
 8007526:	2339      	movs	r3, #57	; 0x39
 8007528:	7013      	strb	r3, [r2, #0]
 800752a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800752e:	2b39      	cmp	r3, #57	; 0x39
 8007530:	f105 32ff 	add.w	r2, r5, #4294967295
 8007534:	d04f      	beq.n	80075d6 <_dtoa_r+0xaee>
 8007536:	3301      	adds	r3, #1
 8007538:	7013      	strb	r3, [r2, #0]
 800753a:	e754      	b.n	80073e6 <_dtoa_r+0x8fe>
 800753c:	9a05      	ldr	r2, [sp, #20]
 800753e:	2b00      	cmp	r3, #0
 8007540:	f102 0501 	add.w	r5, r2, #1
 8007544:	dd06      	ble.n	8007554 <_dtoa_r+0xa6c>
 8007546:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800754a:	d0e9      	beq.n	8007520 <_dtoa_r+0xa38>
 800754c:	f108 0801 	add.w	r8, r8, #1
 8007550:	9b05      	ldr	r3, [sp, #20]
 8007552:	e7c2      	b.n	80074da <_dtoa_r+0x9f2>
 8007554:	9a02      	ldr	r2, [sp, #8]
 8007556:	f805 8c01 	strb.w	r8, [r5, #-1]
 800755a:	eba5 030b 	sub.w	r3, r5, fp
 800755e:	4293      	cmp	r3, r2
 8007560:	d021      	beq.n	80075a6 <_dtoa_r+0xabe>
 8007562:	2300      	movs	r3, #0
 8007564:	220a      	movs	r2, #10
 8007566:	9904      	ldr	r1, [sp, #16]
 8007568:	4620      	mov	r0, r4
 800756a:	f000 f8e1 	bl	8007730 <__multadd>
 800756e:	45b1      	cmp	r9, r6
 8007570:	9004      	str	r0, [sp, #16]
 8007572:	f04f 0300 	mov.w	r3, #0
 8007576:	f04f 020a 	mov.w	r2, #10
 800757a:	4649      	mov	r1, r9
 800757c:	4620      	mov	r0, r4
 800757e:	d105      	bne.n	800758c <_dtoa_r+0xaa4>
 8007580:	f000 f8d6 	bl	8007730 <__multadd>
 8007584:	4681      	mov	r9, r0
 8007586:	4606      	mov	r6, r0
 8007588:	9505      	str	r5, [sp, #20]
 800758a:	e776      	b.n	800747a <_dtoa_r+0x992>
 800758c:	f000 f8d0 	bl	8007730 <__multadd>
 8007590:	4631      	mov	r1, r6
 8007592:	4681      	mov	r9, r0
 8007594:	2300      	movs	r3, #0
 8007596:	220a      	movs	r2, #10
 8007598:	4620      	mov	r0, r4
 800759a:	f000 f8c9 	bl	8007730 <__multadd>
 800759e:	4606      	mov	r6, r0
 80075a0:	e7f2      	b.n	8007588 <_dtoa_r+0xaa0>
 80075a2:	f04f 0900 	mov.w	r9, #0
 80075a6:	2201      	movs	r2, #1
 80075a8:	9904      	ldr	r1, [sp, #16]
 80075aa:	4620      	mov	r0, r4
 80075ac:	f000 fa36 	bl	8007a1c <__lshift>
 80075b0:	4639      	mov	r1, r7
 80075b2:	9004      	str	r0, [sp, #16]
 80075b4:	f000 fa86 	bl	8007ac4 <__mcmp>
 80075b8:	2800      	cmp	r0, #0
 80075ba:	dcb6      	bgt.n	800752a <_dtoa_r+0xa42>
 80075bc:	d102      	bne.n	80075c4 <_dtoa_r+0xadc>
 80075be:	f018 0f01 	tst.w	r8, #1
 80075c2:	d1b2      	bne.n	800752a <_dtoa_r+0xa42>
 80075c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80075c8:	2b30      	cmp	r3, #48	; 0x30
 80075ca:	f105 32ff 	add.w	r2, r5, #4294967295
 80075ce:	f47f af0a 	bne.w	80073e6 <_dtoa_r+0x8fe>
 80075d2:	4615      	mov	r5, r2
 80075d4:	e7f6      	b.n	80075c4 <_dtoa_r+0xadc>
 80075d6:	4593      	cmp	fp, r2
 80075d8:	d105      	bne.n	80075e6 <_dtoa_r+0xafe>
 80075da:	2331      	movs	r3, #49	; 0x31
 80075dc:	f10a 0a01 	add.w	sl, sl, #1
 80075e0:	f88b 3000 	strb.w	r3, [fp]
 80075e4:	e6ff      	b.n	80073e6 <_dtoa_r+0x8fe>
 80075e6:	4615      	mov	r5, r2
 80075e8:	e79f      	b.n	800752a <_dtoa_r+0xa42>
 80075ea:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007650 <_dtoa_r+0xb68>
 80075ee:	e007      	b.n	8007600 <_dtoa_r+0xb18>
 80075f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075f2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007654 <_dtoa_r+0xb6c>
 80075f6:	b11b      	cbz	r3, 8007600 <_dtoa_r+0xb18>
 80075f8:	f10b 0308 	add.w	r3, fp, #8
 80075fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075fe:	6013      	str	r3, [r2, #0]
 8007600:	4658      	mov	r0, fp
 8007602:	b017      	add	sp, #92	; 0x5c
 8007604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007608:	9b06      	ldr	r3, [sp, #24]
 800760a:	2b01      	cmp	r3, #1
 800760c:	f77f ae35 	ble.w	800727a <_dtoa_r+0x792>
 8007610:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007612:	9307      	str	r3, [sp, #28]
 8007614:	e649      	b.n	80072aa <_dtoa_r+0x7c2>
 8007616:	9b02      	ldr	r3, [sp, #8]
 8007618:	2b00      	cmp	r3, #0
 800761a:	dc03      	bgt.n	8007624 <_dtoa_r+0xb3c>
 800761c:	9b06      	ldr	r3, [sp, #24]
 800761e:	2b02      	cmp	r3, #2
 8007620:	f73f aecc 	bgt.w	80073bc <_dtoa_r+0x8d4>
 8007624:	465d      	mov	r5, fp
 8007626:	4639      	mov	r1, r7
 8007628:	9804      	ldr	r0, [sp, #16]
 800762a:	f7ff f9ce 	bl	80069ca <quorem>
 800762e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007632:	f805 8b01 	strb.w	r8, [r5], #1
 8007636:	9a02      	ldr	r2, [sp, #8]
 8007638:	eba5 030b 	sub.w	r3, r5, fp
 800763c:	429a      	cmp	r2, r3
 800763e:	ddb0      	ble.n	80075a2 <_dtoa_r+0xaba>
 8007640:	2300      	movs	r3, #0
 8007642:	220a      	movs	r2, #10
 8007644:	9904      	ldr	r1, [sp, #16]
 8007646:	4620      	mov	r0, r4
 8007648:	f000 f872 	bl	8007730 <__multadd>
 800764c:	9004      	str	r0, [sp, #16]
 800764e:	e7ea      	b.n	8007626 <_dtoa_r+0xb3e>
 8007650:	08007df8 	.word	0x08007df8
 8007654:	08007dfa 	.word	0x08007dfa

08007658 <_localeconv_r>:
 8007658:	4b04      	ldr	r3, [pc, #16]	; (800766c <_localeconv_r+0x14>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	6a18      	ldr	r0, [r3, #32]
 800765e:	4b04      	ldr	r3, [pc, #16]	; (8007670 <_localeconv_r+0x18>)
 8007660:	2800      	cmp	r0, #0
 8007662:	bf08      	it	eq
 8007664:	4618      	moveq	r0, r3
 8007666:	30f0      	adds	r0, #240	; 0xf0
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	2000000c 	.word	0x2000000c
 8007670:	20000070 	.word	0x20000070

08007674 <malloc>:
 8007674:	4b02      	ldr	r3, [pc, #8]	; (8007680 <malloc+0xc>)
 8007676:	4601      	mov	r1, r0
 8007678:	6818      	ldr	r0, [r3, #0]
 800767a:	f000 baf7 	b.w	8007c6c <_malloc_r>
 800767e:	bf00      	nop
 8007680:	2000000c 	.word	0x2000000c

08007684 <memcpy>:
 8007684:	b510      	push	{r4, lr}
 8007686:	1e43      	subs	r3, r0, #1
 8007688:	440a      	add	r2, r1
 800768a:	4291      	cmp	r1, r2
 800768c:	d100      	bne.n	8007690 <memcpy+0xc>
 800768e:	bd10      	pop	{r4, pc}
 8007690:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007694:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007698:	e7f7      	b.n	800768a <memcpy+0x6>

0800769a <_Balloc>:
 800769a:	b570      	push	{r4, r5, r6, lr}
 800769c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800769e:	4604      	mov	r4, r0
 80076a0:	460e      	mov	r6, r1
 80076a2:	b93d      	cbnz	r5, 80076b4 <_Balloc+0x1a>
 80076a4:	2010      	movs	r0, #16
 80076a6:	f7ff ffe5 	bl	8007674 <malloc>
 80076aa:	6260      	str	r0, [r4, #36]	; 0x24
 80076ac:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80076b0:	6005      	str	r5, [r0, #0]
 80076b2:	60c5      	str	r5, [r0, #12]
 80076b4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80076b6:	68eb      	ldr	r3, [r5, #12]
 80076b8:	b183      	cbz	r3, 80076dc <_Balloc+0x42>
 80076ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076bc:	68db      	ldr	r3, [r3, #12]
 80076be:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80076c2:	b9b8      	cbnz	r0, 80076f4 <_Balloc+0x5a>
 80076c4:	2101      	movs	r1, #1
 80076c6:	fa01 f506 	lsl.w	r5, r1, r6
 80076ca:	1d6a      	adds	r2, r5, #5
 80076cc:	0092      	lsls	r2, r2, #2
 80076ce:	4620      	mov	r0, r4
 80076d0:	f000 fabe 	bl	8007c50 <_calloc_r>
 80076d4:	b160      	cbz	r0, 80076f0 <_Balloc+0x56>
 80076d6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80076da:	e00e      	b.n	80076fa <_Balloc+0x60>
 80076dc:	2221      	movs	r2, #33	; 0x21
 80076de:	2104      	movs	r1, #4
 80076e0:	4620      	mov	r0, r4
 80076e2:	f000 fab5 	bl	8007c50 <_calloc_r>
 80076e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076e8:	60e8      	str	r0, [r5, #12]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d1e4      	bne.n	80076ba <_Balloc+0x20>
 80076f0:	2000      	movs	r0, #0
 80076f2:	bd70      	pop	{r4, r5, r6, pc}
 80076f4:	6802      	ldr	r2, [r0, #0]
 80076f6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80076fa:	2300      	movs	r3, #0
 80076fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007700:	e7f7      	b.n	80076f2 <_Balloc+0x58>

08007702 <_Bfree>:
 8007702:	b570      	push	{r4, r5, r6, lr}
 8007704:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007706:	4606      	mov	r6, r0
 8007708:	460d      	mov	r5, r1
 800770a:	b93c      	cbnz	r4, 800771c <_Bfree+0x1a>
 800770c:	2010      	movs	r0, #16
 800770e:	f7ff ffb1 	bl	8007674 <malloc>
 8007712:	6270      	str	r0, [r6, #36]	; 0x24
 8007714:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007718:	6004      	str	r4, [r0, #0]
 800771a:	60c4      	str	r4, [r0, #12]
 800771c:	b13d      	cbz	r5, 800772e <_Bfree+0x2c>
 800771e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007720:	686a      	ldr	r2, [r5, #4]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007728:	6029      	str	r1, [r5, #0]
 800772a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800772e:	bd70      	pop	{r4, r5, r6, pc}

08007730 <__multadd>:
 8007730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007734:	690d      	ldr	r5, [r1, #16]
 8007736:	461f      	mov	r7, r3
 8007738:	4606      	mov	r6, r0
 800773a:	460c      	mov	r4, r1
 800773c:	f101 0c14 	add.w	ip, r1, #20
 8007740:	2300      	movs	r3, #0
 8007742:	f8dc 0000 	ldr.w	r0, [ip]
 8007746:	b281      	uxth	r1, r0
 8007748:	fb02 7101 	mla	r1, r2, r1, r7
 800774c:	0c0f      	lsrs	r7, r1, #16
 800774e:	0c00      	lsrs	r0, r0, #16
 8007750:	fb02 7000 	mla	r0, r2, r0, r7
 8007754:	b289      	uxth	r1, r1
 8007756:	3301      	adds	r3, #1
 8007758:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800775c:	429d      	cmp	r5, r3
 800775e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007762:	f84c 1b04 	str.w	r1, [ip], #4
 8007766:	dcec      	bgt.n	8007742 <__multadd+0x12>
 8007768:	b1d7      	cbz	r7, 80077a0 <__multadd+0x70>
 800776a:	68a3      	ldr	r3, [r4, #8]
 800776c:	42ab      	cmp	r3, r5
 800776e:	dc12      	bgt.n	8007796 <__multadd+0x66>
 8007770:	6861      	ldr	r1, [r4, #4]
 8007772:	4630      	mov	r0, r6
 8007774:	3101      	adds	r1, #1
 8007776:	f7ff ff90 	bl	800769a <_Balloc>
 800777a:	6922      	ldr	r2, [r4, #16]
 800777c:	3202      	adds	r2, #2
 800777e:	f104 010c 	add.w	r1, r4, #12
 8007782:	4680      	mov	r8, r0
 8007784:	0092      	lsls	r2, r2, #2
 8007786:	300c      	adds	r0, #12
 8007788:	f7ff ff7c 	bl	8007684 <memcpy>
 800778c:	4621      	mov	r1, r4
 800778e:	4630      	mov	r0, r6
 8007790:	f7ff ffb7 	bl	8007702 <_Bfree>
 8007794:	4644      	mov	r4, r8
 8007796:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800779a:	3501      	adds	r5, #1
 800779c:	615f      	str	r7, [r3, #20]
 800779e:	6125      	str	r5, [r4, #16]
 80077a0:	4620      	mov	r0, r4
 80077a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080077a6 <__hi0bits>:
 80077a6:	0c02      	lsrs	r2, r0, #16
 80077a8:	0412      	lsls	r2, r2, #16
 80077aa:	4603      	mov	r3, r0
 80077ac:	b9b2      	cbnz	r2, 80077dc <__hi0bits+0x36>
 80077ae:	0403      	lsls	r3, r0, #16
 80077b0:	2010      	movs	r0, #16
 80077b2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80077b6:	bf04      	itt	eq
 80077b8:	021b      	lsleq	r3, r3, #8
 80077ba:	3008      	addeq	r0, #8
 80077bc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80077c0:	bf04      	itt	eq
 80077c2:	011b      	lsleq	r3, r3, #4
 80077c4:	3004      	addeq	r0, #4
 80077c6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80077ca:	bf04      	itt	eq
 80077cc:	009b      	lsleq	r3, r3, #2
 80077ce:	3002      	addeq	r0, #2
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	db06      	blt.n	80077e2 <__hi0bits+0x3c>
 80077d4:	005b      	lsls	r3, r3, #1
 80077d6:	d503      	bpl.n	80077e0 <__hi0bits+0x3a>
 80077d8:	3001      	adds	r0, #1
 80077da:	4770      	bx	lr
 80077dc:	2000      	movs	r0, #0
 80077de:	e7e8      	b.n	80077b2 <__hi0bits+0xc>
 80077e0:	2020      	movs	r0, #32
 80077e2:	4770      	bx	lr

080077e4 <__lo0bits>:
 80077e4:	6803      	ldr	r3, [r0, #0]
 80077e6:	f013 0207 	ands.w	r2, r3, #7
 80077ea:	4601      	mov	r1, r0
 80077ec:	d00b      	beq.n	8007806 <__lo0bits+0x22>
 80077ee:	07da      	lsls	r2, r3, #31
 80077f0:	d423      	bmi.n	800783a <__lo0bits+0x56>
 80077f2:	0798      	lsls	r0, r3, #30
 80077f4:	bf49      	itett	mi
 80077f6:	085b      	lsrmi	r3, r3, #1
 80077f8:	089b      	lsrpl	r3, r3, #2
 80077fa:	2001      	movmi	r0, #1
 80077fc:	600b      	strmi	r3, [r1, #0]
 80077fe:	bf5c      	itt	pl
 8007800:	600b      	strpl	r3, [r1, #0]
 8007802:	2002      	movpl	r0, #2
 8007804:	4770      	bx	lr
 8007806:	b298      	uxth	r0, r3
 8007808:	b9a8      	cbnz	r0, 8007836 <__lo0bits+0x52>
 800780a:	0c1b      	lsrs	r3, r3, #16
 800780c:	2010      	movs	r0, #16
 800780e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007812:	bf04      	itt	eq
 8007814:	0a1b      	lsreq	r3, r3, #8
 8007816:	3008      	addeq	r0, #8
 8007818:	071a      	lsls	r2, r3, #28
 800781a:	bf04      	itt	eq
 800781c:	091b      	lsreq	r3, r3, #4
 800781e:	3004      	addeq	r0, #4
 8007820:	079a      	lsls	r2, r3, #30
 8007822:	bf04      	itt	eq
 8007824:	089b      	lsreq	r3, r3, #2
 8007826:	3002      	addeq	r0, #2
 8007828:	07da      	lsls	r2, r3, #31
 800782a:	d402      	bmi.n	8007832 <__lo0bits+0x4e>
 800782c:	085b      	lsrs	r3, r3, #1
 800782e:	d006      	beq.n	800783e <__lo0bits+0x5a>
 8007830:	3001      	adds	r0, #1
 8007832:	600b      	str	r3, [r1, #0]
 8007834:	4770      	bx	lr
 8007836:	4610      	mov	r0, r2
 8007838:	e7e9      	b.n	800780e <__lo0bits+0x2a>
 800783a:	2000      	movs	r0, #0
 800783c:	4770      	bx	lr
 800783e:	2020      	movs	r0, #32
 8007840:	4770      	bx	lr

08007842 <__i2b>:
 8007842:	b510      	push	{r4, lr}
 8007844:	460c      	mov	r4, r1
 8007846:	2101      	movs	r1, #1
 8007848:	f7ff ff27 	bl	800769a <_Balloc>
 800784c:	2201      	movs	r2, #1
 800784e:	6144      	str	r4, [r0, #20]
 8007850:	6102      	str	r2, [r0, #16]
 8007852:	bd10      	pop	{r4, pc}

08007854 <__multiply>:
 8007854:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007858:	4614      	mov	r4, r2
 800785a:	690a      	ldr	r2, [r1, #16]
 800785c:	6923      	ldr	r3, [r4, #16]
 800785e:	429a      	cmp	r2, r3
 8007860:	bfb8      	it	lt
 8007862:	460b      	movlt	r3, r1
 8007864:	4688      	mov	r8, r1
 8007866:	bfbc      	itt	lt
 8007868:	46a0      	movlt	r8, r4
 800786a:	461c      	movlt	r4, r3
 800786c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007870:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007874:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007878:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800787c:	eb07 0609 	add.w	r6, r7, r9
 8007880:	42b3      	cmp	r3, r6
 8007882:	bfb8      	it	lt
 8007884:	3101      	addlt	r1, #1
 8007886:	f7ff ff08 	bl	800769a <_Balloc>
 800788a:	f100 0514 	add.w	r5, r0, #20
 800788e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007892:	462b      	mov	r3, r5
 8007894:	2200      	movs	r2, #0
 8007896:	4573      	cmp	r3, lr
 8007898:	d316      	bcc.n	80078c8 <__multiply+0x74>
 800789a:	f104 0214 	add.w	r2, r4, #20
 800789e:	f108 0114 	add.w	r1, r8, #20
 80078a2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80078a6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80078aa:	9300      	str	r3, [sp, #0]
 80078ac:	9b00      	ldr	r3, [sp, #0]
 80078ae:	9201      	str	r2, [sp, #4]
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d80c      	bhi.n	80078ce <__multiply+0x7a>
 80078b4:	2e00      	cmp	r6, #0
 80078b6:	dd03      	ble.n	80078c0 <__multiply+0x6c>
 80078b8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d05d      	beq.n	800797c <__multiply+0x128>
 80078c0:	6106      	str	r6, [r0, #16]
 80078c2:	b003      	add	sp, #12
 80078c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c8:	f843 2b04 	str.w	r2, [r3], #4
 80078cc:	e7e3      	b.n	8007896 <__multiply+0x42>
 80078ce:	f8b2 b000 	ldrh.w	fp, [r2]
 80078d2:	f1bb 0f00 	cmp.w	fp, #0
 80078d6:	d023      	beq.n	8007920 <__multiply+0xcc>
 80078d8:	4689      	mov	r9, r1
 80078da:	46ac      	mov	ip, r5
 80078dc:	f04f 0800 	mov.w	r8, #0
 80078e0:	f859 4b04 	ldr.w	r4, [r9], #4
 80078e4:	f8dc a000 	ldr.w	sl, [ip]
 80078e8:	b2a3      	uxth	r3, r4
 80078ea:	fa1f fa8a 	uxth.w	sl, sl
 80078ee:	fb0b a303 	mla	r3, fp, r3, sl
 80078f2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80078f6:	f8dc 4000 	ldr.w	r4, [ip]
 80078fa:	4443      	add	r3, r8
 80078fc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007900:	fb0b 840a 	mla	r4, fp, sl, r8
 8007904:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007908:	46e2      	mov	sl, ip
 800790a:	b29b      	uxth	r3, r3
 800790c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007910:	454f      	cmp	r7, r9
 8007912:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007916:	f84a 3b04 	str.w	r3, [sl], #4
 800791a:	d82b      	bhi.n	8007974 <__multiply+0x120>
 800791c:	f8cc 8004 	str.w	r8, [ip, #4]
 8007920:	9b01      	ldr	r3, [sp, #4]
 8007922:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007926:	3204      	adds	r2, #4
 8007928:	f1ba 0f00 	cmp.w	sl, #0
 800792c:	d020      	beq.n	8007970 <__multiply+0x11c>
 800792e:	682b      	ldr	r3, [r5, #0]
 8007930:	4689      	mov	r9, r1
 8007932:	46a8      	mov	r8, r5
 8007934:	f04f 0b00 	mov.w	fp, #0
 8007938:	f8b9 c000 	ldrh.w	ip, [r9]
 800793c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007940:	fb0a 440c 	mla	r4, sl, ip, r4
 8007944:	445c      	add	r4, fp
 8007946:	46c4      	mov	ip, r8
 8007948:	b29b      	uxth	r3, r3
 800794a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800794e:	f84c 3b04 	str.w	r3, [ip], #4
 8007952:	f859 3b04 	ldr.w	r3, [r9], #4
 8007956:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800795a:	0c1b      	lsrs	r3, r3, #16
 800795c:	fb0a b303 	mla	r3, sl, r3, fp
 8007960:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007964:	454f      	cmp	r7, r9
 8007966:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800796a:	d805      	bhi.n	8007978 <__multiply+0x124>
 800796c:	f8c8 3004 	str.w	r3, [r8, #4]
 8007970:	3504      	adds	r5, #4
 8007972:	e79b      	b.n	80078ac <__multiply+0x58>
 8007974:	46d4      	mov	ip, sl
 8007976:	e7b3      	b.n	80078e0 <__multiply+0x8c>
 8007978:	46e0      	mov	r8, ip
 800797a:	e7dd      	b.n	8007938 <__multiply+0xe4>
 800797c:	3e01      	subs	r6, #1
 800797e:	e799      	b.n	80078b4 <__multiply+0x60>

08007980 <__pow5mult>:
 8007980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007984:	4615      	mov	r5, r2
 8007986:	f012 0203 	ands.w	r2, r2, #3
 800798a:	4606      	mov	r6, r0
 800798c:	460f      	mov	r7, r1
 800798e:	d007      	beq.n	80079a0 <__pow5mult+0x20>
 8007990:	3a01      	subs	r2, #1
 8007992:	4c21      	ldr	r4, [pc, #132]	; (8007a18 <__pow5mult+0x98>)
 8007994:	2300      	movs	r3, #0
 8007996:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800799a:	f7ff fec9 	bl	8007730 <__multadd>
 800799e:	4607      	mov	r7, r0
 80079a0:	10ad      	asrs	r5, r5, #2
 80079a2:	d035      	beq.n	8007a10 <__pow5mult+0x90>
 80079a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80079a6:	b93c      	cbnz	r4, 80079b8 <__pow5mult+0x38>
 80079a8:	2010      	movs	r0, #16
 80079aa:	f7ff fe63 	bl	8007674 <malloc>
 80079ae:	6270      	str	r0, [r6, #36]	; 0x24
 80079b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079b4:	6004      	str	r4, [r0, #0]
 80079b6:	60c4      	str	r4, [r0, #12]
 80079b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80079bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079c0:	b94c      	cbnz	r4, 80079d6 <__pow5mult+0x56>
 80079c2:	f240 2171 	movw	r1, #625	; 0x271
 80079c6:	4630      	mov	r0, r6
 80079c8:	f7ff ff3b 	bl	8007842 <__i2b>
 80079cc:	2300      	movs	r3, #0
 80079ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80079d2:	4604      	mov	r4, r0
 80079d4:	6003      	str	r3, [r0, #0]
 80079d6:	f04f 0800 	mov.w	r8, #0
 80079da:	07eb      	lsls	r3, r5, #31
 80079dc:	d50a      	bpl.n	80079f4 <__pow5mult+0x74>
 80079de:	4639      	mov	r1, r7
 80079e0:	4622      	mov	r2, r4
 80079e2:	4630      	mov	r0, r6
 80079e4:	f7ff ff36 	bl	8007854 <__multiply>
 80079e8:	4639      	mov	r1, r7
 80079ea:	4681      	mov	r9, r0
 80079ec:	4630      	mov	r0, r6
 80079ee:	f7ff fe88 	bl	8007702 <_Bfree>
 80079f2:	464f      	mov	r7, r9
 80079f4:	106d      	asrs	r5, r5, #1
 80079f6:	d00b      	beq.n	8007a10 <__pow5mult+0x90>
 80079f8:	6820      	ldr	r0, [r4, #0]
 80079fa:	b938      	cbnz	r0, 8007a0c <__pow5mult+0x8c>
 80079fc:	4622      	mov	r2, r4
 80079fe:	4621      	mov	r1, r4
 8007a00:	4630      	mov	r0, r6
 8007a02:	f7ff ff27 	bl	8007854 <__multiply>
 8007a06:	6020      	str	r0, [r4, #0]
 8007a08:	f8c0 8000 	str.w	r8, [r0]
 8007a0c:	4604      	mov	r4, r0
 8007a0e:	e7e4      	b.n	80079da <__pow5mult+0x5a>
 8007a10:	4638      	mov	r0, r7
 8007a12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a16:	bf00      	nop
 8007a18:	08007ef8 	.word	0x08007ef8

08007a1c <__lshift>:
 8007a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a20:	460c      	mov	r4, r1
 8007a22:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a26:	6923      	ldr	r3, [r4, #16]
 8007a28:	6849      	ldr	r1, [r1, #4]
 8007a2a:	eb0a 0903 	add.w	r9, sl, r3
 8007a2e:	68a3      	ldr	r3, [r4, #8]
 8007a30:	4607      	mov	r7, r0
 8007a32:	4616      	mov	r6, r2
 8007a34:	f109 0501 	add.w	r5, r9, #1
 8007a38:	42ab      	cmp	r3, r5
 8007a3a:	db32      	blt.n	8007aa2 <__lshift+0x86>
 8007a3c:	4638      	mov	r0, r7
 8007a3e:	f7ff fe2c 	bl	800769a <_Balloc>
 8007a42:	2300      	movs	r3, #0
 8007a44:	4680      	mov	r8, r0
 8007a46:	f100 0114 	add.w	r1, r0, #20
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	4553      	cmp	r3, sl
 8007a4e:	db2b      	blt.n	8007aa8 <__lshift+0x8c>
 8007a50:	6920      	ldr	r0, [r4, #16]
 8007a52:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a56:	f104 0314 	add.w	r3, r4, #20
 8007a5a:	f016 021f 	ands.w	r2, r6, #31
 8007a5e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a62:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a66:	d025      	beq.n	8007ab4 <__lshift+0x98>
 8007a68:	f1c2 0e20 	rsb	lr, r2, #32
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	681e      	ldr	r6, [r3, #0]
 8007a70:	468a      	mov	sl, r1
 8007a72:	4096      	lsls	r6, r2
 8007a74:	4330      	orrs	r0, r6
 8007a76:	f84a 0b04 	str.w	r0, [sl], #4
 8007a7a:	f853 0b04 	ldr.w	r0, [r3], #4
 8007a7e:	459c      	cmp	ip, r3
 8007a80:	fa20 f00e 	lsr.w	r0, r0, lr
 8007a84:	d814      	bhi.n	8007ab0 <__lshift+0x94>
 8007a86:	6048      	str	r0, [r1, #4]
 8007a88:	b108      	cbz	r0, 8007a8e <__lshift+0x72>
 8007a8a:	f109 0502 	add.w	r5, r9, #2
 8007a8e:	3d01      	subs	r5, #1
 8007a90:	4638      	mov	r0, r7
 8007a92:	f8c8 5010 	str.w	r5, [r8, #16]
 8007a96:	4621      	mov	r1, r4
 8007a98:	f7ff fe33 	bl	8007702 <_Bfree>
 8007a9c:	4640      	mov	r0, r8
 8007a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aa2:	3101      	adds	r1, #1
 8007aa4:	005b      	lsls	r3, r3, #1
 8007aa6:	e7c7      	b.n	8007a38 <__lshift+0x1c>
 8007aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007aac:	3301      	adds	r3, #1
 8007aae:	e7cd      	b.n	8007a4c <__lshift+0x30>
 8007ab0:	4651      	mov	r1, sl
 8007ab2:	e7dc      	b.n	8007a6e <__lshift+0x52>
 8007ab4:	3904      	subs	r1, #4
 8007ab6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007aba:	f841 2f04 	str.w	r2, [r1, #4]!
 8007abe:	459c      	cmp	ip, r3
 8007ac0:	d8f9      	bhi.n	8007ab6 <__lshift+0x9a>
 8007ac2:	e7e4      	b.n	8007a8e <__lshift+0x72>

08007ac4 <__mcmp>:
 8007ac4:	6903      	ldr	r3, [r0, #16]
 8007ac6:	690a      	ldr	r2, [r1, #16]
 8007ac8:	1a9b      	subs	r3, r3, r2
 8007aca:	b530      	push	{r4, r5, lr}
 8007acc:	d10c      	bne.n	8007ae8 <__mcmp+0x24>
 8007ace:	0092      	lsls	r2, r2, #2
 8007ad0:	3014      	adds	r0, #20
 8007ad2:	3114      	adds	r1, #20
 8007ad4:	1884      	adds	r4, r0, r2
 8007ad6:	4411      	add	r1, r2
 8007ad8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007adc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ae0:	4295      	cmp	r5, r2
 8007ae2:	d003      	beq.n	8007aec <__mcmp+0x28>
 8007ae4:	d305      	bcc.n	8007af2 <__mcmp+0x2e>
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	4618      	mov	r0, r3
 8007aea:	bd30      	pop	{r4, r5, pc}
 8007aec:	42a0      	cmp	r0, r4
 8007aee:	d3f3      	bcc.n	8007ad8 <__mcmp+0x14>
 8007af0:	e7fa      	b.n	8007ae8 <__mcmp+0x24>
 8007af2:	f04f 33ff 	mov.w	r3, #4294967295
 8007af6:	e7f7      	b.n	8007ae8 <__mcmp+0x24>

08007af8 <__mdiff>:
 8007af8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007afc:	460d      	mov	r5, r1
 8007afe:	4607      	mov	r7, r0
 8007b00:	4611      	mov	r1, r2
 8007b02:	4628      	mov	r0, r5
 8007b04:	4614      	mov	r4, r2
 8007b06:	f7ff ffdd 	bl	8007ac4 <__mcmp>
 8007b0a:	1e06      	subs	r6, r0, #0
 8007b0c:	d108      	bne.n	8007b20 <__mdiff+0x28>
 8007b0e:	4631      	mov	r1, r6
 8007b10:	4638      	mov	r0, r7
 8007b12:	f7ff fdc2 	bl	800769a <_Balloc>
 8007b16:	2301      	movs	r3, #1
 8007b18:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b20:	bfa4      	itt	ge
 8007b22:	4623      	movge	r3, r4
 8007b24:	462c      	movge	r4, r5
 8007b26:	4638      	mov	r0, r7
 8007b28:	6861      	ldr	r1, [r4, #4]
 8007b2a:	bfa6      	itte	ge
 8007b2c:	461d      	movge	r5, r3
 8007b2e:	2600      	movge	r6, #0
 8007b30:	2601      	movlt	r6, #1
 8007b32:	f7ff fdb2 	bl	800769a <_Balloc>
 8007b36:	692b      	ldr	r3, [r5, #16]
 8007b38:	60c6      	str	r6, [r0, #12]
 8007b3a:	6926      	ldr	r6, [r4, #16]
 8007b3c:	f105 0914 	add.w	r9, r5, #20
 8007b40:	f104 0214 	add.w	r2, r4, #20
 8007b44:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007b48:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007b4c:	f100 0514 	add.w	r5, r0, #20
 8007b50:	f04f 0e00 	mov.w	lr, #0
 8007b54:	f852 ab04 	ldr.w	sl, [r2], #4
 8007b58:	f859 4b04 	ldr.w	r4, [r9], #4
 8007b5c:	fa1e f18a 	uxtah	r1, lr, sl
 8007b60:	b2a3      	uxth	r3, r4
 8007b62:	1ac9      	subs	r1, r1, r3
 8007b64:	0c23      	lsrs	r3, r4, #16
 8007b66:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007b6a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007b6e:	b289      	uxth	r1, r1
 8007b70:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007b74:	45c8      	cmp	r8, r9
 8007b76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007b7a:	4694      	mov	ip, r2
 8007b7c:	f845 3b04 	str.w	r3, [r5], #4
 8007b80:	d8e8      	bhi.n	8007b54 <__mdiff+0x5c>
 8007b82:	45bc      	cmp	ip, r7
 8007b84:	d304      	bcc.n	8007b90 <__mdiff+0x98>
 8007b86:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007b8a:	b183      	cbz	r3, 8007bae <__mdiff+0xb6>
 8007b8c:	6106      	str	r6, [r0, #16]
 8007b8e:	e7c5      	b.n	8007b1c <__mdiff+0x24>
 8007b90:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007b94:	fa1e f381 	uxtah	r3, lr, r1
 8007b98:	141a      	asrs	r2, r3, #16
 8007b9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ba4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007ba8:	f845 3b04 	str.w	r3, [r5], #4
 8007bac:	e7e9      	b.n	8007b82 <__mdiff+0x8a>
 8007bae:	3e01      	subs	r6, #1
 8007bb0:	e7e9      	b.n	8007b86 <__mdiff+0x8e>

08007bb2 <__d2b>:
 8007bb2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bb6:	460e      	mov	r6, r1
 8007bb8:	2101      	movs	r1, #1
 8007bba:	ec59 8b10 	vmov	r8, r9, d0
 8007bbe:	4615      	mov	r5, r2
 8007bc0:	f7ff fd6b 	bl	800769a <_Balloc>
 8007bc4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007bc8:	4607      	mov	r7, r0
 8007bca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bce:	bb34      	cbnz	r4, 8007c1e <__d2b+0x6c>
 8007bd0:	9301      	str	r3, [sp, #4]
 8007bd2:	f1b8 0300 	subs.w	r3, r8, #0
 8007bd6:	d027      	beq.n	8007c28 <__d2b+0x76>
 8007bd8:	a802      	add	r0, sp, #8
 8007bda:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007bde:	f7ff fe01 	bl	80077e4 <__lo0bits>
 8007be2:	9900      	ldr	r1, [sp, #0]
 8007be4:	b1f0      	cbz	r0, 8007c24 <__d2b+0x72>
 8007be6:	9a01      	ldr	r2, [sp, #4]
 8007be8:	f1c0 0320 	rsb	r3, r0, #32
 8007bec:	fa02 f303 	lsl.w	r3, r2, r3
 8007bf0:	430b      	orrs	r3, r1
 8007bf2:	40c2      	lsrs	r2, r0
 8007bf4:	617b      	str	r3, [r7, #20]
 8007bf6:	9201      	str	r2, [sp, #4]
 8007bf8:	9b01      	ldr	r3, [sp, #4]
 8007bfa:	61bb      	str	r3, [r7, #24]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	bf14      	ite	ne
 8007c00:	2102      	movne	r1, #2
 8007c02:	2101      	moveq	r1, #1
 8007c04:	6139      	str	r1, [r7, #16]
 8007c06:	b1c4      	cbz	r4, 8007c3a <__d2b+0x88>
 8007c08:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007c0c:	4404      	add	r4, r0
 8007c0e:	6034      	str	r4, [r6, #0]
 8007c10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007c14:	6028      	str	r0, [r5, #0]
 8007c16:	4638      	mov	r0, r7
 8007c18:	b003      	add	sp, #12
 8007c1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c22:	e7d5      	b.n	8007bd0 <__d2b+0x1e>
 8007c24:	6179      	str	r1, [r7, #20]
 8007c26:	e7e7      	b.n	8007bf8 <__d2b+0x46>
 8007c28:	a801      	add	r0, sp, #4
 8007c2a:	f7ff fddb 	bl	80077e4 <__lo0bits>
 8007c2e:	9b01      	ldr	r3, [sp, #4]
 8007c30:	617b      	str	r3, [r7, #20]
 8007c32:	2101      	movs	r1, #1
 8007c34:	6139      	str	r1, [r7, #16]
 8007c36:	3020      	adds	r0, #32
 8007c38:	e7e5      	b.n	8007c06 <__d2b+0x54>
 8007c3a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007c3e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007c42:	6030      	str	r0, [r6, #0]
 8007c44:	6918      	ldr	r0, [r3, #16]
 8007c46:	f7ff fdae 	bl	80077a6 <__hi0bits>
 8007c4a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007c4e:	e7e1      	b.n	8007c14 <__d2b+0x62>

08007c50 <_calloc_r>:
 8007c50:	b538      	push	{r3, r4, r5, lr}
 8007c52:	fb02 f401 	mul.w	r4, r2, r1
 8007c56:	4621      	mov	r1, r4
 8007c58:	f000 f808 	bl	8007c6c <_malloc_r>
 8007c5c:	4605      	mov	r5, r0
 8007c5e:	b118      	cbz	r0, 8007c68 <_calloc_r+0x18>
 8007c60:	4622      	mov	r2, r4
 8007c62:	2100      	movs	r1, #0
 8007c64:	f7fe fb60 	bl	8006328 <memset>
 8007c68:	4628      	mov	r0, r5
 8007c6a:	bd38      	pop	{r3, r4, r5, pc}

08007c6c <_malloc_r>:
 8007c6c:	b570      	push	{r4, r5, r6, lr}
 8007c6e:	1ccd      	adds	r5, r1, #3
 8007c70:	f025 0503 	bic.w	r5, r5, #3
 8007c74:	3508      	adds	r5, #8
 8007c76:	2d0c      	cmp	r5, #12
 8007c78:	bf38      	it	cc
 8007c7a:	250c      	movcc	r5, #12
 8007c7c:	2d00      	cmp	r5, #0
 8007c7e:	4606      	mov	r6, r0
 8007c80:	db01      	blt.n	8007c86 <_malloc_r+0x1a>
 8007c82:	42a9      	cmp	r1, r5
 8007c84:	d903      	bls.n	8007c8e <_malloc_r+0x22>
 8007c86:	230c      	movs	r3, #12
 8007c88:	6033      	str	r3, [r6, #0]
 8007c8a:	2000      	movs	r0, #0
 8007c8c:	bd70      	pop	{r4, r5, r6, pc}
 8007c8e:	f000 f869 	bl	8007d64 <__malloc_lock>
 8007c92:	4a21      	ldr	r2, [pc, #132]	; (8007d18 <_malloc_r+0xac>)
 8007c94:	6814      	ldr	r4, [r2, #0]
 8007c96:	4621      	mov	r1, r4
 8007c98:	b991      	cbnz	r1, 8007cc0 <_malloc_r+0x54>
 8007c9a:	4c20      	ldr	r4, [pc, #128]	; (8007d1c <_malloc_r+0xb0>)
 8007c9c:	6823      	ldr	r3, [r4, #0]
 8007c9e:	b91b      	cbnz	r3, 8007ca8 <_malloc_r+0x3c>
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	f000 f83d 	bl	8007d20 <_sbrk_r>
 8007ca6:	6020      	str	r0, [r4, #0]
 8007ca8:	4629      	mov	r1, r5
 8007caa:	4630      	mov	r0, r6
 8007cac:	f000 f838 	bl	8007d20 <_sbrk_r>
 8007cb0:	1c43      	adds	r3, r0, #1
 8007cb2:	d124      	bne.n	8007cfe <_malloc_r+0x92>
 8007cb4:	230c      	movs	r3, #12
 8007cb6:	6033      	str	r3, [r6, #0]
 8007cb8:	4630      	mov	r0, r6
 8007cba:	f000 f854 	bl	8007d66 <__malloc_unlock>
 8007cbe:	e7e4      	b.n	8007c8a <_malloc_r+0x1e>
 8007cc0:	680b      	ldr	r3, [r1, #0]
 8007cc2:	1b5b      	subs	r3, r3, r5
 8007cc4:	d418      	bmi.n	8007cf8 <_malloc_r+0x8c>
 8007cc6:	2b0b      	cmp	r3, #11
 8007cc8:	d90f      	bls.n	8007cea <_malloc_r+0x7e>
 8007cca:	600b      	str	r3, [r1, #0]
 8007ccc:	50cd      	str	r5, [r1, r3]
 8007cce:	18cc      	adds	r4, r1, r3
 8007cd0:	4630      	mov	r0, r6
 8007cd2:	f000 f848 	bl	8007d66 <__malloc_unlock>
 8007cd6:	f104 000b 	add.w	r0, r4, #11
 8007cda:	1d23      	adds	r3, r4, #4
 8007cdc:	f020 0007 	bic.w	r0, r0, #7
 8007ce0:	1ac3      	subs	r3, r0, r3
 8007ce2:	d0d3      	beq.n	8007c8c <_malloc_r+0x20>
 8007ce4:	425a      	negs	r2, r3
 8007ce6:	50e2      	str	r2, [r4, r3]
 8007ce8:	e7d0      	b.n	8007c8c <_malloc_r+0x20>
 8007cea:	428c      	cmp	r4, r1
 8007cec:	684b      	ldr	r3, [r1, #4]
 8007cee:	bf16      	itet	ne
 8007cf0:	6063      	strne	r3, [r4, #4]
 8007cf2:	6013      	streq	r3, [r2, #0]
 8007cf4:	460c      	movne	r4, r1
 8007cf6:	e7eb      	b.n	8007cd0 <_malloc_r+0x64>
 8007cf8:	460c      	mov	r4, r1
 8007cfa:	6849      	ldr	r1, [r1, #4]
 8007cfc:	e7cc      	b.n	8007c98 <_malloc_r+0x2c>
 8007cfe:	1cc4      	adds	r4, r0, #3
 8007d00:	f024 0403 	bic.w	r4, r4, #3
 8007d04:	42a0      	cmp	r0, r4
 8007d06:	d005      	beq.n	8007d14 <_malloc_r+0xa8>
 8007d08:	1a21      	subs	r1, r4, r0
 8007d0a:	4630      	mov	r0, r6
 8007d0c:	f000 f808 	bl	8007d20 <_sbrk_r>
 8007d10:	3001      	adds	r0, #1
 8007d12:	d0cf      	beq.n	8007cb4 <_malloc_r+0x48>
 8007d14:	6025      	str	r5, [r4, #0]
 8007d16:	e7db      	b.n	8007cd0 <_malloc_r+0x64>
 8007d18:	20000200 	.word	0x20000200
 8007d1c:	20000204 	.word	0x20000204

08007d20 <_sbrk_r>:
 8007d20:	b538      	push	{r3, r4, r5, lr}
 8007d22:	4c06      	ldr	r4, [pc, #24]	; (8007d3c <_sbrk_r+0x1c>)
 8007d24:	2300      	movs	r3, #0
 8007d26:	4605      	mov	r5, r0
 8007d28:	4608      	mov	r0, r1
 8007d2a:	6023      	str	r3, [r4, #0]
 8007d2c:	f7f9 fcb0 	bl	8001690 <_sbrk>
 8007d30:	1c43      	adds	r3, r0, #1
 8007d32:	d102      	bne.n	8007d3a <_sbrk_r+0x1a>
 8007d34:	6823      	ldr	r3, [r4, #0]
 8007d36:	b103      	cbz	r3, 8007d3a <_sbrk_r+0x1a>
 8007d38:	602b      	str	r3, [r5, #0]
 8007d3a:	bd38      	pop	{r3, r4, r5, pc}
 8007d3c:	20000450 	.word	0x20000450

08007d40 <__ascii_mbtowc>:
 8007d40:	b082      	sub	sp, #8
 8007d42:	b901      	cbnz	r1, 8007d46 <__ascii_mbtowc+0x6>
 8007d44:	a901      	add	r1, sp, #4
 8007d46:	b142      	cbz	r2, 8007d5a <__ascii_mbtowc+0x1a>
 8007d48:	b14b      	cbz	r3, 8007d5e <__ascii_mbtowc+0x1e>
 8007d4a:	7813      	ldrb	r3, [r2, #0]
 8007d4c:	600b      	str	r3, [r1, #0]
 8007d4e:	7812      	ldrb	r2, [r2, #0]
 8007d50:	1c10      	adds	r0, r2, #0
 8007d52:	bf18      	it	ne
 8007d54:	2001      	movne	r0, #1
 8007d56:	b002      	add	sp, #8
 8007d58:	4770      	bx	lr
 8007d5a:	4610      	mov	r0, r2
 8007d5c:	e7fb      	b.n	8007d56 <__ascii_mbtowc+0x16>
 8007d5e:	f06f 0001 	mvn.w	r0, #1
 8007d62:	e7f8      	b.n	8007d56 <__ascii_mbtowc+0x16>

08007d64 <__malloc_lock>:
 8007d64:	4770      	bx	lr

08007d66 <__malloc_unlock>:
 8007d66:	4770      	bx	lr

08007d68 <__ascii_wctomb>:
 8007d68:	b149      	cbz	r1, 8007d7e <__ascii_wctomb+0x16>
 8007d6a:	2aff      	cmp	r2, #255	; 0xff
 8007d6c:	bf85      	ittet	hi
 8007d6e:	238a      	movhi	r3, #138	; 0x8a
 8007d70:	6003      	strhi	r3, [r0, #0]
 8007d72:	700a      	strbls	r2, [r1, #0]
 8007d74:	f04f 30ff 	movhi.w	r0, #4294967295
 8007d78:	bf98      	it	ls
 8007d7a:	2001      	movls	r0, #1
 8007d7c:	4770      	bx	lr
 8007d7e:	4608      	mov	r0, r1
 8007d80:	4770      	bx	lr
	...

08007d84 <_init>:
 8007d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d86:	bf00      	nop
 8007d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d8a:	bc08      	pop	{r3}
 8007d8c:	469e      	mov	lr, r3
 8007d8e:	4770      	bx	lr

08007d90 <_fini>:
 8007d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d92:	bf00      	nop
 8007d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d96:	bc08      	pop	{r3}
 8007d98:	469e      	mov	lr, r3
 8007d9a:	4770      	bx	lr
