m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/simulation
vbibuf_16
Z1 !s110 1659205516
!i10b 1
!s100 bGPjY8o95i2SgLRcTT<`W1
I0`QDmE^XYl5XU^l3=22Q72
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/simulation
w1659195203
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/smartgen/bibuf_16/bibuf_16.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/smartgen/bibuf_16/bibuf_16.v
L0 5
Z4 OW;L;10.5c;63
r1
!s85 0
31
Z5 !s108 1659205516.000000
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/smartgen/bibuf_16/bibuf_16.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/smartgen/bibuf_16/bibuf_16.v|
!s101 -O0
!i113 1
Z6 o-vlog01compat -work presynth -O0
Z7 !s92 {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core} -vlog01compat -work presynth -O0
Z8 tCvgOpt 0
vCLK_GEN
Z9 !s110 1659205517
!i10b 1
!s100 ;e9P<R27Sf>nL2YA1386M1
IkzkARm[3Be0zKQ1m7hbRD2
R2
R3
Z10 w1656696398
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v
L0 2
R4
r1
!s85 0
31
Z11 !s108 1659205517.000000
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Simple_TB|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v|
!s101 -O0
!i113 1
R6
Z12 !s92 {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core} {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/CLK_GEN/1.0.1} {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/RESET_GEN/1.0.1} {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Simple_TB} -vlog01compat -work presynth -O0
R8
n@c@l@k_@g@e@n
vClyde_Memory_Controller
Z13 !s110 1659205515
!i10b 1
!s100 YjXoTNie20RE3m==[LVml1
I]Zl@PMAT6^ZDHY`LD93M]2
R2
R3
w1659204329
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/hdl/Clyde_Memory_Controller.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/hdl/Clyde_Memory_Controller.v
L0 7
R4
r1
!s85 0
31
Z14 !s108 1659205515.000000
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/hdl/Clyde_Memory_Controller.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/hdl/Clyde_Memory_Controller.v|
!s101 -O0
!i113 1
R6
R7
R8
n@clyde_@memory_@controller
vRESET_GEN
R9
!i10b 1
!s100 ^eT^?3Tbjk^[^3?FTW9WM1
I8SYX4QSb>CRd?NP6bKSMo1
R2
R3
R10
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v
L0 3
R4
r1
!s85 0
31
R11
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Simple_TB|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v|
!s101 -O0
!i113 1
R6
R12
R8
n@r@e@s@e@t_@g@e@n
vSimple_TB
R9
!i10b 1
!s100 Z[QAz?ng9`S]ICbUjnCM80
I;`VIG3b8BND`IohmOchcn1
R2
R3
w1659204207
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Simple_TB/Simple_TB.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Simple_TB/Simple_TB.v
L0 9
R4
r1
!s85 0
31
R11
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Simple_TB/Simple_TB.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Simple_TB|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Simple_TB/Simple_TB.v|
!s101 -O0
!i113 1
R6
R12
R8
n@simple_@t@b
vSRAM_TB
!s110 1659186536
!i10b 1
!s100 XGcNB:X25gCb7EAD86B@A0
I`1XH7e6E1BBBkG=i_1;`_2
R2
R0
w1659186488
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/SRAM_TB/SRAM_TB.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/SRAM_TB/SRAM_TB.v
L0 9
R4
r1
!s85 0
31
!s108 1659186536.000000
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/SRAM_TB/SRAM_TB.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/SRAM_TB|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/SRAM_TB/SRAM_TB.v|
!s101 -O0
!i113 1
R6
!s92 {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core} {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/Actel/Simulation/CLK_GEN/1.0.1} {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/Actel/Simulation/RESET_GEN/1.0.1} {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/SRAM_TB} -vlog01compat -work presynth -O0
R8
n@s@r@a@m_@t@b
vTest_Process
R9
!i10b 1
!s100 YNf63PgkXa9cocYVmYQ2X2
I9_SL6lcWM@U[=^R<^[:`?1
R2
R3
Z15 w1659205491
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/Test_Process.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/Test_Process.v
L0 9
R4
r1
!s85 0
31
R11
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/Test_Process.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/Test_Process.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process
vTest_Process_COREABC_0_ACMTABLE
R13
!i10b 1
!s100 23fN;KMWd``oRYFoaFe0c3
IzH44LX>T5NX8kJTZI_LfT3
R2
R3
R15
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/acmtable.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/acmtable.v
Z16 L0 24
R4
r1
!s85 0
31
R14
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/acmtable.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/acmtable.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process_@c@o@r@e@a@b@c_0_@a@c@m@t@a@b@l@e
vTest_Process_COREABC_0_APBModel
Z17 !s110 1659187455
!i10b 1
!s100 Olzdd^IniZDYdeG2g3e>Z0
IY2ASi]6VDGXDLJXAS?P2K2
R2
R0
Z18 w1659186463
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test/apbmodel.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test/apbmodel.v
Z19 L0 25
R4
r1
!s85 0
31
Z20 !s108 1659187455.000000
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test/apbmodel.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test/apbmodel.v|
!s101 -O0
!i113 1
R6
!s92 {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core} {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test} -vlog01compat -work presynth -O0
R8
n@test_@process_@c@o@r@e@a@b@c_0_@a@p@b@model
vTest_Process_COREABC_0_COREABC
R1
!i10b 1
!s100 AmF34Bo6>hb:h[1NU[oZR2
IAPjf?Yj2T5ZlzkYfc=^oe1
R2
R3
R15
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/coreabc.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/coreabc.v
Z21 FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/support.v
L0 46
R4
r1
!s85 0
31
R5
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/support.v|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/coreabc.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/coreabc.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process_@c@o@r@e@a@b@c_0_@c@o@r@e@a@b@c
vTest_Process_COREABC_0_DEBUGBLK
R13
!i10b 1
!s100 QmAcKY7GSUk]<mil5JF;B2
I7zNcF9PKcHZ^Z>lDa1Ne20
R2
R3
R15
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/debugblk.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/debugblk.v
R21
R19
R4
r1
!s85 0
31
R14
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/support.v|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/debugblk.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/debugblk.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process_@c@o@r@e@a@b@c_0_@d@e@b@u@g@b@l@k
vTest_Process_COREABC_0_INSTRUCTIONS
R13
!i10b 1
!s100 B5dHJnUl>OXcfF]081jAA2
In^T<M8d@@XXDSA:4O6_J93
R2
R3
R15
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructions.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructions.v
R21
Z22 L0 26
R4
r1
!s85 0
31
R14
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/support.v|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructions.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructions.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process_@c@o@r@e@a@b@c_0_@i@n@s@t@r@u@c@t@i@o@n@s
vTest_Process_COREABC_0_INSTRUCTNVM
R13
!i10b 1
!s100 oBYBSR9TShKYlf[[GR@>K0
I0ZhjlaDNXcdi8S;mN_PUJ0
R2
R3
R15
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructnvm_bb.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructnvm_bb.v
R21
L0 31
R4
r1
!s85 0
31
R14
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/support.v|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructnvm_bb.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructnvm_bb.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process_@c@o@r@e@a@b@c_0_@i@n@s@t@r@u@c@t@n@v@m
vTest_Process_COREABC_0_INSTRUCTRAM
R1
!i10b 1
!s100 <:8ebA`BhmoTekV9a<UGS1
ImLM2QgSYCf8;cDbE4OmRb3
R2
R3
R15
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructram.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructram.v
L0 27
R4
r1
!s85 0
31
R5
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructram.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/instructram.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process_@c@o@r@e@a@b@c_0_@i@n@s@t@r@u@c@t@r@a@m
vTest_Process_COREABC_0_IRAM512X9
R13
!i10b 1
!s100 _K@BeCJafF[bjR`CR9X0T2
I36d^VAYDc?Rn]Pl]Da>Qe1
R2
R3
R15
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/iram512x9_pa3.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/iram512x9_pa3.v
R22
R4
r1
!s85 0
31
R14
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/iram512x9_pa3.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/iram512x9_pa3.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process_@c@o@r@e@a@b@c_0_@i@r@a@m512@x9
vTest_Process_COREABC_0_RAM128X8
R1
!i10b 1
!s100 9K:hDe[Pj8@RTefO<^@Tk3
ILFBIP?gZU[m<k>6]5ZQbd0
R2
R3
R15
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram128x8_rtl.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram128x8_rtl.v
L0 23
R4
r1
!s85 0
31
R5
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram128x8_rtl.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram128x8_rtl.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process_@c@o@r@e@a@b@c_0_@r@a@m128@x8
vTest_Process_COREABC_0_RAM256X16
R1
!i10b 1
!s100 Zf3:1A9m_7YV3<kzemFiI1
IF@XDED[kCJBnf;TZzeBSX0
R2
R3
R15
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram256x16_pa3.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram256x16_pa3.v
R16
R4
r1
!s85 0
31
R5
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram256x16_pa3.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram256x16_pa3.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process_@c@o@r@e@a@b@c_0_@r@a@m256@x16
vTest_Process_COREABC_0_RAM256X8
R1
!i10b 1
!s100 i?T]c:Yk;I[b06;W84iY_2
ImQk;AicUIeL`j?k[_h9k92
R2
R3
R15
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram256x8_rtl.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram256x8_rtl.v
L0 20
R4
r1
!s85 0
31
R5
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram256x8_rtl.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ram256x8_rtl.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process_@c@o@r@e@a@b@c_0_@r@a@m256@x8
vTest_Process_COREABC_0_RAMBLOCKS
R1
!i10b 1
!s100 8Ak]BIeEV[:<Dh`l7PXLS3
I^65jc1?;E1;8D4i:Z2EIc0
R2
R3
R15
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ramblocks.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ramblocks.v
R19
R4
r1
!s85 0
31
R5
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ramblocks.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/ramblocks.v|
!s101 -O0
!i113 1
R6
R7
R8
n@test_@process_@c@o@r@e@a@b@c_0_@r@a@m@b@l@o@c@k@s
vTESTBENCH
R17
!i10b 1
!s100 lXSBiFGVdO9[OYO]MDzN31
I[c9ch[PkiSJUdCQ]?9m752
R2
R0
R18
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test/testbench.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test/testbench.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/support.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test/testsupport.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/../../../coreparameters_tgi.v
R16
R4
r1
!s85 0
31
R20
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/../../../coreparameters_tgi.v|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test/testsupport.v|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core/support.v|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test/testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test|-vlog01compat|-work|presynth|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test/testbench.v|
!s101 -O0
!i113 1
R6
!s92 {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core} {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0} {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/test} -vlog01compat -work presynth -O0
R8
n@t@e@s@t@b@e@n@c@h
