// Seed: 4179861720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  assign module_1.id_5 = 0;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    output wand id_6,
    input tri0 id_7,
    inout supply1 id_8,
    output tri0 id_9,
    input uwire id_10,
    output tri1 id_11,
    input wire id_12
    , id_20,
    output tri id_13,
    output tri1 id_14,
    output tri id_15,
    input supply1 id_16,
    input tri id_17,
    input wire id_18
);
  assign id_8 = id_18;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
  logic [-1 : -1 'b0] id_21;
  or primCall (id_6, id_12, id_5, id_17, id_16, id_10, id_7, id_3, id_20, id_18, id_8);
endmodule
