// Seed: 454112426
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    output logic id_3
);
  assign id_0 = 0 ? id_2 : id_2;
  assign id_0 = 1;
  initial id_1 = 1 ^ 1;
endmodule
