<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_n.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
<div class="textblock">Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:</div>

<h3><a id="index_n" name="index_n"></a>- n -</h3><ul>
<li>needs_zlp()&#160;:&#160;<a class="el" href="group__usb__control__file.html#ga2af2fb78551d9e7f89f031698d972238">usb_control.c</a></li>
<li>nmi_handler()&#160;:&#160;<a class="el" href="group__CM3__nvic__defines.html#gaa2ec4fae88da86b9bd1be360dfa159b8">cm3/nvic.h</a></li>
<li>null_handler()&#160;:&#160;<a class="el" href="vector_8c.html#ae52905a757de870105ebff350d582d50">vector.c</a></li>
<li>NVIC_ADC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf7d51150ab4bf119d25160bf71bfface">stm32/f2/nvic.h</a></li>
<li>NVIC_BASE&#160;:&#160;<a class="el" href="cm3_2memorymap_8h.html#aa0288691785a5f868238e0468b39523d">cm3/memorymap.h</a></li>
<li>NVIC_BUS_FAULT_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gacd890922541397f8fd92856d392a865d">cm3/nvic.h</a></li>
<li>NVIC_CAN1_RX0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga8a51178193a7085e195581a2a8f311cb">stm32/f2/nvic.h</a></li>
<li>NVIC_CAN1_RX1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6988ae65452f4ec755d68c548f1d94be">stm32/f2/nvic.h</a></li>
<li>NVIC_CAN1_SCE_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga83b44c61905e6d8031c23d0b16932b0a">stm32/f2/nvic.h</a></li>
<li>NVIC_CAN1_TX_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae340da9728de6a45891e54422d5c3357">stm32/f2/nvic.h</a></li>
<li>NVIC_CAN2_RX0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga9167dfb66707e1cbffe8dd332df3b122">stm32/f2/nvic.h</a></li>
<li>NVIC_CAN2_RX1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga323b338806de38efaa7d38dcaf75abff">stm32/f2/nvic.h</a></li>
<li>NVIC_CAN2_SCE_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gadd5d4c579eaa76622d0426545d23b279">stm32/f2/nvic.h</a></li>
<li>NVIC_CAN2_TX_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4b715d9e7643156377ca434d02e14477">stm32/f2/nvic.h</a></li>
<li>nvic_clear_pending_irq()&#160;:&#160;<a class="el" href="group__CM3__nvic__defines.html#ga55916a6ef4b3380692dc46bb0135386e">cm3/nvic.h</a>, <a class="el" href="group__CM3__nvic__file.html#ga55916a6ef4b3380692dc46bb0135386e">nvic.c</a></li>
<li>NVIC_CRYP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae7641a37ab9eab40d19863f5d787ec86">stm32/f2/nvic.h</a></li>
<li>NVIC_DCMI_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae4bae279fc35054ec6ee69dcf97b4952">stm32/f2/nvic.h</a></li>
<li>nvic_disable_irq()&#160;:&#160;<a class="el" href="group__CM3__nvic__defines.html#gaf95cc3827a6e48d82c6046c639c80dc9">cm3/nvic.h</a>, <a class="el" href="group__CM3__nvic__file.html#gaf95cc3827a6e48d82c6046c639c80dc9">nvic.c</a></li>
<li>NVIC_DMA1_STREAM0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga35bdbe02f7e7c17183fddd11b9c75948">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA1_STREAM1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga3ec827d3ab320894824b21d392f17285">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA1_STREAM2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaaae0c2bf414ab1e5caed11df6a4c65a5">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA1_STREAM3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga184a646d8959757eedc193b3c1e9d3b7">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA1_STREAM4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae0106b76656973905dc85b07d2f37105">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA1_STREAM5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga04d756bcc146fe8d13677feea837d5ae">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA1_STREAM6_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf41ed6a16b60fd3e2ff7f98791dc7f8b">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA1_STREAM7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gacd19bdcf94f05175b57fabc254143f9d">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA2_STREAM0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6a41dbf25b38c1a148efa4230237c00b">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA2_STREAM1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf5ec46445f8fc8a450f8c486b56cc769">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA2_STREAM2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga20db151b58f9429f5ffaf0c1a2f1421e">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA2_STREAM3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga29318cd58d6b1a6a9b8f96ba90061278">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA2_STREAM4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga269983bdaea5936e07b95e48abf13a2d">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA2_STREAM5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga09e463680b4e5923605e2f8721733d7a">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA2_STREAM6_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1014e2dedf2228b0fbc257196ae4be05">stm32/f2/nvic.h</a></li>
<li>NVIC_DMA2_STREAM7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gabdc87e95b0c0ebec179f3f5e59491626">stm32/f2/nvic.h</a></li>
<li>nvic_enable_irq()&#160;:&#160;<a class="el" href="group__CM3__nvic__defines.html#gae5fdef5fd0dc9db35df8e84715fe8179">cm3/nvic.h</a>, <a class="el" href="group__CM3__nvic__file.html#gae5fdef5fd0dc9db35df8e84715fe8179">nvic.c</a></li>
<li>NVIC_ETH_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga9185cf912e8eda8408c7da2ab531dd0f">stm32/f2/nvic.h</a></li>
<li>NVIC_ETH_WKUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1dbd28ec61afbbc05e2d115677dde6e6">stm32/f2/nvic.h</a></li>
<li>NVIC_EXTI0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga8f8e2976c268c36904be1228f88bf742">stm32/f2/nvic.h</a></li>
<li>NVIC_EXTI15_10_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaabef8ca19335a9ee1b0dda029fd58927">stm32/f2/nvic.h</a></li>
<li>NVIC_EXTI1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gafce451f5f9d90f888d4f7dbc7d9d1b3d">stm32/f2/nvic.h</a></li>
<li>NVIC_EXTI2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gafa9331db3c6885a9a8bcdfbd72e6999e">stm32/f2/nvic.h</a></li>
<li>NVIC_EXTI3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4af71b42148e214e5953c3c41cb2d3f5">stm32/f2/nvic.h</a></li>
<li>NVIC_EXTI4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga36de89aec4f8e82516b6547ef84114f5">stm32/f2/nvic.h</a></li>
<li>NVIC_EXTI9_5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga02a1d395e323d8c2b12aad7804c9dfff">stm32/f2/nvic.h</a></li>
<li>NVIC_FLASH_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaeefe8073a5858048d96f19f1c411f571">stm32/f2/nvic.h</a></li>
<li>NVIC_FSMC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga774e2bb10bfe72f4bdd1bf0f2d6351da">stm32/f2/nvic.h</a></li>
<li>nvic_generate_software_interrupt()&#160;:&#160;<a class="el" href="group__CM3__nvic__defines.html#ga236a68110c418bc6b100eb6756ec4ea9">cm3/nvic.h</a>, <a class="el" href="group__CM3__nvic__file.html#ga236a68110c418bc6b100eb6756ec4ea9">nvic.c</a></li>
<li>nvic_get_active_irq()&#160;:&#160;<a class="el" href="group__CM3__nvic__defines.html#gaa5ef6143fd0b814310e5475473f80b43">cm3/nvic.h</a>, <a class="el" href="group__CM3__nvic__file.html#gaa5ef6143fd0b814310e5475473f80b43">nvic.c</a></li>
<li>nvic_get_irq_enabled()&#160;:&#160;<a class="el" href="group__CM3__nvic__defines.html#gaa2244a9f5f8c94a82bc8cf41d6ef254d">cm3/nvic.h</a>, <a class="el" href="group__CM3__nvic__file.html#gaa2244a9f5f8c94a82bc8cf41d6ef254d">nvic.c</a></li>
<li>nvic_get_pending_irq()&#160;:&#160;<a class="el" href="group__CM3__nvic__defines.html#ga0af0d73b09caec78a330d202829391bf">cm3/nvic.h</a>, <a class="el" href="group__CM3__nvic__file.html#ga0af0d73b09caec78a330d202829391bf">nvic.c</a></li>
<li>NVIC_HARD_FAULT_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaedbe55d3baf2439fb49301f0b5f9bc53">cm3/nvic.h</a></li>
<li>NVIC_HASH_RNG_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga94173ec1589d9160d4f4e366a02d5777">stm32/f2/nvic.h</a></li>
<li>NVIC_I2C1_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">stm32/f2/nvic.h</a></li>
<li>NVIC_I2C1_EV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gad8f3893d9615ab33525058f971cfc3a8">stm32/f2/nvic.h</a></li>
<li>NVIC_I2C2_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa341f6604585f3d269e1598bfd45119f">stm32/f2/nvic.h</a></li>
<li>NVIC_I2C2_EV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf98e9219274c1bc6db9f35adfc762c4a">stm32/f2/nvic.h</a></li>
<li>NVIC_I2C3_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga5cd653d12bffe371b726aa7edc485d98">stm32/f2/nvic.h</a></li>
<li>NVIC_I2C3_EV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaba23cd3a7894607ef6596c923c0c2c07">stm32/f2/nvic.h</a></li>
<li>NVIC_IABR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gaaf27ae37bd9f107e4773bae6d3405931">cm3/nvic.h</a></li>
<li>NVIC_ICER&#160;:&#160;<a class="el" href="group__nvic__registers.html#ga3fa79c5ca67b7a9037cf9ddc28e43c00">cm3/nvic.h</a></li>
<li>NVIC_ICPR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gabbdb5811b29c0b99ebd769b35fc6b77d">cm3/nvic.h</a></li>
<li>NVIC_IPR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gac70cd532c336bcab3735403a1e0a8c48">cm3/nvic.h</a></li>
<li>NVIC_IRQ_COUNT&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gab5735bab073d7a2c893b4c0b85fc5357">stm32/f2/nvic.h</a>, <a class="el" href="dispatch_2nvic_8h.html#ab5735bab073d7a2c893b4c0b85fc5357">dispatch/nvic.h</a></li>
<li>NVIC_ISER&#160;:&#160;<a class="el" href="group__nvic__registers.html#ga56d60698b9aa6c8bc051d3c81e1a1ee3">cm3/nvic.h</a></li>
<li>NVIC_ISPR&#160;:&#160;<a class="el" href="group__nvic__registers.html#ga6be3b05499bafab037e23f25d63d621c">cm3/nvic.h</a></li>
<li>NVIC_MEM_MANAGE_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaa842b6ef46aa6cecce5d382abac75271">cm3/nvic.h</a></li>
<li>NVIC_NMI_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gabdeb6fa799341f6cf23d242d2e8e704b">cm3/nvic.h</a></li>
<li>NVIC_NVIC_WWDG_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga77eaf6db210cebcf9b724038c3d65b2e">stm32/f2/nvic.h</a></li>
<li>NVIC_OTG_FS_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga8de1951cf8a3a6bf72fef421e10fd8ba">stm32/f2/nvic.h</a></li>
<li>NVIC_OTG_HS_EP1_IN_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6b713e2a35b80e8d52c5e0fb92bced44">stm32/f2/nvic.h</a></li>
<li>NVIC_OTG_HS_EP1_OUT_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga74c4245555386cc0822961986a15753a">stm32/f2/nvic.h</a></li>
<li>NVIC_OTG_HS_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4cd3abc1df04fb561840945cdb92ba3c">stm32/f2/nvic.h</a></li>
<li>NVIC_OTG_HS_WKUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga2f760534140e9eb8c5440ac117715c55">stm32/f2/nvic.h</a></li>
<li>NVIC_PENDSV_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#ga60500110edbdb7d0992e8aef8fe04b7d">cm3/nvic.h</a></li>
<li>NVIC_PVD_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga75bc2b9f83bb6fd3194686cc203c8aef">stm32/f2/nvic.h</a></li>
<li>NVIC_RCC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gabe5c5c77472e09a23c30813762ce6de2">stm32/f2/nvic.h</a></li>
<li>NVIC_RTC_ALARM_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga726962a8b47d5dc1ae9cb99257fd16e1">stm32/f2/nvic.h</a></li>
<li>NVIC_RTC_WKUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga58f9dced149e7cd485f14b33458cf26e">stm32/f2/nvic.h</a></li>
<li>NVIC_SDIO_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaecab6a16674860975269c9a470a75ed7">stm32/f2/nvic.h</a></li>
<li>nvic_set_pending_irq()&#160;:&#160;<a class="el" href="group__CM3__nvic__defines.html#ga3de46ef1bb9421e41fad4f407d0c8242">cm3/nvic.h</a>, <a class="el" href="group__CM3__nvic__file.html#ga3de46ef1bb9421e41fad4f407d0c8242">nvic.c</a></li>
<li>nvic_set_priority()&#160;:&#160;<a class="el" href="group__CM3__nvic__defines.html#ga404123c81365250fe09e0545b4c6bf66">cm3/nvic.h</a>, <a class="el" href="group__CM3__nvic__file.html#ga404123c81365250fe09e0545b4c6bf66">nvic.c</a></li>
<li>NVIC_SPI1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa566ccef412683674023b8efafc6ea06">stm32/f2/nvic.h</a></li>
<li>NVIC_SPI2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0576639d843f10d786af686c91edfa04">stm32/f2/nvic.h</a></li>
<li>NVIC_SPI3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga01e0678b02be4b6c6d707e34d5bdeee6">stm32/f2/nvic.h</a></li>
<li>NVIC_STIR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gaaa80bc30d455351b9231f252632d481b">cm3/nvic.h</a></li>
<li>NVIC_SV_CALL_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaaefda4fe69bd9acbd73c12ff2d023ad2">cm3/nvic.h</a></li>
<li>NVIC_SYSTICK_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gafd650ffcb7f54e1f619d2ff3b1331d1f">cm3/nvic.h</a></li>
<li>NVIC_TAMP_STAMP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gabcd0126847b7e6229660c4c37641060a">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM1_BRK_TIM9_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga40ccbe7c62e00452bf3fbcc9c06cb2e3">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM1_CC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa1165591628dac653b24190fa4ba33e9">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM1_TRG_COM_TIM11_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga3db69e99f3a243a4a4c144d0ec6adc6c">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM1_UP_TIM10_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga12d17864ae5acdf4bc37d41fe4640696">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga603b1515c321bb05f5e3b9cf8ab3e457">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6737861bf387040ad4eed85bc819cda9">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga67a3c925266477504d5e98ca8a3efcdb">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0f69b1b7ee941c8389e26af84edda564">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM6_DAC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf0dde8aa5d050433159b81952760ee96">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga22c8e68199295b01bbbe16ed33cfda45">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM8_BRK_TIM12_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga89b38f1f667a10824dd3cea669f81a99">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM8_CC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga9e123d5a3999b661004779a9049013a8">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM8_TRG_COM_TIM14_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae3dc197d24cbe915729580bb06b35f09">stm32/f2/nvic.h</a></li>
<li>NVIC_TIM8_UP_TIM13_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga25741f6970fd0834f6f507ce18b92839">stm32/f2/nvic.h</a></li>
<li>NVIC_UART4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6bcf1012a3a6152bae6efef2ab9352c1">stm32/f2/nvic.h</a></li>
<li>NVIC_UART5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga78631530f316c5a1052a4ff98e9ca72a">stm32/f2/nvic.h</a></li>
<li>NVIC_USAGE_FAULT_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaa5477aa1c88059e4a0f84622795b0ea9">cm3/nvic.h</a></li>
<li>NVIC_USART1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1017897ad38787de92f90354bcaa6b43">stm32/f2/nvic.h</a></li>
<li>NVIC_USART2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga702094b52f34c73f184f097638599be7">stm32/f2/nvic.h</a></li>
<li>NVIC_USART3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gadfba852263804648a192192995777473">stm32/f2/nvic.h</a></li>
<li>NVIC_USART6_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga40324115fc6d4ce2c05e0e68a070a68e">stm32/f2/nvic.h</a></li>
<li>NVIC_USB_FS_WKUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0dce7d9adb05a4ac4c1f09e89a78ac93">stm32/f2/nvic.h</a></li>
<li>nvic_wwdg_isr()&#160;:&#160;<a class="el" href="group__CM3__nvic__isrprototypes__STM32F2.html#ga025c81c56e868e176c83008223276fea">stm32/f2/nvic.h</a>, <a class="el" href="group__CM3__nvic__isrdecls__STM32F2.html#ga025c81c56e868e176c83008223276fea">stm32/f2/vector_nvic.c</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:30 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
