<stg><name>message_passing</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond974" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond974" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="9" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges

]]></Node>
<StgValue><ssdm name="num_of_edges_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln46 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty = phi i19 0, void, i19 %empty_70, void %memset.loop.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop:1 %empty_70 = add i19 %empty, i19 1

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop:3 %exitcond974 = icmp_eq  i19 %empty, i19 300000

]]></Node>
<StgValue><ssdm name="exitcond974"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300000, i64 300000, i64 300000

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond974, void %memset.loop.split, void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="19">
<![CDATA[
memset.loop.split:0 %p_cast = zext i19 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %message_V_addr = getelementptr i32 %message_V, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="message_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i32 0, i19 %message_V_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="41" op_0_bw="32">
<![CDATA[
split.preheader:0 %zext_ln47 = zext i32 %num_of_edges_read

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
split.preheader:1 %mul_ln47 = mul i41 %zext_ln47, i41 300

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
split.preheader:2 %br_ln47 = br void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="41" op_0_bw="41" op_1_bw="0" op_2_bw="41" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %indvar_flatten = phi i41 0, void %split.preheader, i41 %add_ln47_1, void %split

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %e = phi i32 0, void %split.preheader, i32 %select_ln47_1, void %split

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %dim = phi i9 0, void %split.preheader, i9 %add_ln51, void %split

]]></Node>
<StgValue><ssdm name="dim"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %add_ln47_1 = add i41 %indvar_flatten, i41 1

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %trunc_ln48 = trunc i32 %e

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln48, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:7 %icmp_ln47 = icmp_eq  i41 %indvar_flatten, i41 %mul_ln47

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:8 %br_ln47 = br i1 %icmp_ln47, void %split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:0 %add_ln47 = add i32 %e, i32 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
split:2 %icmp_ln51 = icmp_eq  i9 %dim, i9 300

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
split:3 %select_ln47 = select i1 %icmp_ln51, i9 0, i9 %dim

]]></Node>
<StgValue><ssdm name="select_ln47"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:4 %select_ln47_1 = select i1 %icmp_ln51, i32 %add_ln47, i32 %e

]]></Node>
<StgValue><ssdm name="select_ln47_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="20" op_0_bw="32">
<![CDATA[
split:5 %trunc_ln703 = trunc i32 %select_ln47_1

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
split:6 %mul_ln703 = mul i20 %trunc_ln703, i20 300

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="32">
<![CDATA[
split:7 %trunc_ln48_1 = trunc i32 %add_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
split:8 %shl_ln48_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln48_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln48_mid1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
split:9 %select_ln47_2 = select i1 %icmp_ln51, i12 %shl_ln48_mid1, i12 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln47_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="12">
<![CDATA[
split:10 %zext_ln47_1 = zext i12 %select_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:11 %edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="edge_list_addr"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="12">
<![CDATA[
split:12 %edge_list_load = load i12 %edge_list_addr

]]></Node>
<StgValue><ssdm name="edge_list_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
split:15 %or_ln47 = or i12 %select_ln47_2, i12 1

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
split:16 %zext_ln47_2 = zext i12 %or_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:17 %edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="edge_list_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
split:18 %edge_list_load_1 = load i12 %edge_list_addr_1

]]></Node>
<StgValue><ssdm name="edge_list_load_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
split:46 %add_ln51 = add i9 %select_ln47, i9 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
split:6 %mul_ln703 = mul i20 %trunc_ln703, i20 300

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="12">
<![CDATA[
split:12 %edge_list_load = load i12 %edge_list_addr

]]></Node>
<StgValue><ssdm name="edge_list_load"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="19" op_0_bw="32">
<![CDATA[
split:13 %trunc_ln703_1 = trunc i32 %edge_list_load

]]></Node>
<StgValue><ssdm name="trunc_ln703_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split:14 %mul_ln703_1 = mul i19 %trunc_ln703_1, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
split:18 %edge_list_load_1 = load i12 %edge_list_addr_1

]]></Node>
<StgValue><ssdm name="edge_list_load_1"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="19" op_0_bw="32">
<![CDATA[
split:19 %trunc_ln703_2 = trunc i32 %edge_list_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln703_2"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split:20 %mul_ln703_2 = mul i19 %trunc_ln703_2, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
split:6 %mul_ln703 = mul i20 %trunc_ln703, i20 300

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split:14 %mul_ln703_1 = mul i19 %trunc_ln703_1, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split:20 %mul_ln703_2 = mul i19 %trunc_ln703_2, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="20" op_0_bw="9">
<![CDATA[
split:23 %zext_ln703_1 = zext i9 %select_ln47

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
split:24 %add_ln703_1 = add i20 %mul_ln703, i20 %zext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split:14 %mul_ln703_1 = mul i19 %trunc_ln703_1, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split:20 %mul_ln703_2 = mul i19 %trunc_ln703_2, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="19" op_0_bw="9">
<![CDATA[
split:22 %zext_ln703 = zext i9 %select_ln47

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
split:24 %add_ln703_1 = add i20 %mul_ln703, i20 %zext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split:27 %add_ln703_2 = add i19 %mul_ln703_2, i19 %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split:30 %add_ln703_3 = add i19 %mul_ln703_1, i19 %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="20">
<![CDATA[
split:25 %zext_ln703_2 = zext i20 %add_ln703_1

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:26 %edge_embedding_V_addr = getelementptr i32 %edge_embedding_V, i64 0, i64 %zext_ln703_2

]]></Node>
<StgValue><ssdm name="edge_embedding_V_addr"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split:27 %add_ln703_2 = add i19 %mul_ln703_2, i19 %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="19">
<![CDATA[
split:28 %zext_ln703_3 = zext i19 %add_ln703_2

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:29 %message_V_addr_1 = getelementptr i32 %message_V, i64 0, i64 %zext_ln703_3

]]></Node>
<StgValue><ssdm name="message_V_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split:30 %add_ln703_3 = add i19 %mul_ln703_1, i19 %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="19">
<![CDATA[
split:31 %zext_ln703_4 = zext i19 %add_ln703_3

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:32 %node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_4

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="20">
<![CDATA[
split:34 %edge_embedding_V_load = load i20 %edge_embedding_V_addr

]]></Node>
<StgValue><ssdm name="edge_embedding_V_load"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="19">
<![CDATA[
split:35 %node_embedding_V_load = load i19 %node_embedding_V_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_load"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="19">
<![CDATA[
split:43 %message_V_load = load i19 %message_V_addr_1

]]></Node>
<StgValue><ssdm name="message_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_47_1_VITIS_LOOP_51_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split:21 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
split:33 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="20">
<![CDATA[
split:34 %edge_embedding_V_load = load i20 %edge_embedding_V_addr

]]></Node>
<StgValue><ssdm name="edge_embedding_V_load"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="19">
<![CDATA[
split:35 %node_embedding_V_load = load i19 %node_embedding_V_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_load"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="31" op_0_bw="32">
<![CDATA[
split:36 %trunc_ln703_3 = trunc i32 %edge_embedding_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln703_3"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="31" op_0_bw="32">
<![CDATA[
split:37 %trunc_ln703_4 = trunc i32 %node_embedding_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln703_4"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:38 %msg_V = add i32 %node_embedding_V_load, i32 %edge_embedding_V_load

]]></Node>
<StgValue><ssdm name="msg_V"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
split:39 %add_ln53 = add i31 %trunc_ln703_4, i31 %trunc_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:40 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %msg_V, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
split:41 %msg_V_1 = select i1 %tmp, i31 0, i31 %add_ln53

]]></Node>
<StgValue><ssdm name="msg_V_1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="31">
<![CDATA[
split:42 %zext_ln53 = zext i31 %msg_V_1

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="19">
<![CDATA[
split:43 %message_V_load = load i19 %message_V_addr_1

]]></Node>
<StgValue><ssdm name="message_V_load"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:44 %add_ln703 = add i32 %message_V_load, i32 %zext_ln53

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0">
<![CDATA[
split:45 %store_ln703 = store i32 %add_ln703, i19 %message_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
split:47 %br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln69 = ret

]]></Node>
<StgValue><ssdm name="ret_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="125" name="num_of_edges" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_of_edges"/></StgValue>
</port>
<port id="126" name="message_V" dir="2" iftype="1">
<core>RAM_2P_URAM</core><StgValue><ssdm name="message_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="edge_list" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="edge_embedding_V" dir="0" iftype="1">
<core>RAM_2P_URAM</core><StgValue><ssdm name="edge_embedding_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="node_embedding_V" dir="0" iftype="1">
<core>RAM_2P_URAM</core><StgValue><ssdm name="node_embedding_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="131" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="130" toId="11">
</dataflow>
<dataflow id="132" from="message_V" to="specmemcore_ln0" fromId="126" toId="11">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specmemcore_ln0" fromId="133" toId="11">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specmemcore_ln0" fromId="135" toId="11">
</dataflow>
<dataflow id="138" from="StgValue_137" to="specmemcore_ln0" fromId="137" toId="11">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="130" toId="12">
</dataflow>
<dataflow id="140" from="node_embedding_V" to="specmemcore_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="141" from="StgValue_133" to="specmemcore_ln0" fromId="133" toId="12">
</dataflow>
<dataflow id="142" from="StgValue_135" to="specmemcore_ln0" fromId="135" toId="12">
</dataflow>
<dataflow id="143" from="StgValue_137" to="specmemcore_ln0" fromId="137" toId="12">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="130" toId="13">
</dataflow>
<dataflow id="145" from="edge_embedding_V" to="specmemcore_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="146" from="StgValue_133" to="specmemcore_ln0" fromId="133" toId="13">
</dataflow>
<dataflow id="147" from="StgValue_135" to="specmemcore_ln0" fromId="135" toId="13">
</dataflow>
<dataflow id="148" from="StgValue_137" to="specmemcore_ln0" fromId="137" toId="13">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="130" toId="14">
</dataflow>
<dataflow id="150" from="edge_list" to="specmemcore_ln0" fromId="127" toId="14">
</dataflow>
<dataflow id="151" from="StgValue_133" to="specmemcore_ln0" fromId="133" toId="14">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="14">
</dataflow>
<dataflow id="154" from="StgValue_137" to="specmemcore_ln0" fromId="137" toId="14">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_auto.i32" to="num_of_edges_read" fromId="155" toId="15">
</dataflow>
<dataflow id="157" from="num_of_edges" to="num_of_edges_read" fromId="125" toId="15">
</dataflow>
<dataflow id="159" from="StgValue_158" to="empty" fromId="158" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="br_ln46" to="empty" fromId="16" toId="17">
</dataflow>
<dataflow id="161" from="empty_70" to="empty" fromId="18" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond974" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="br_ln0" to="empty" fromId="26" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="163" from="empty" to="empty_70" fromId="17" toId="18">
</dataflow>
<dataflow id="165" from="StgValue_164" to="empty_70" fromId="164" toId="18">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="166" toId="19">
</dataflow>
<dataflow id="169" from="StgValue_168" to="specpipeline_ln0" fromId="168" toId="19">
</dataflow>
<dataflow id="171" from="StgValue_170" to="specpipeline_ln0" fromId="170" toId="19">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specpipeline_ln0" fromId="172" toId="19">
</dataflow>
<dataflow id="174" from="StgValue_170" to="specpipeline_ln0" fromId="170" toId="19">
</dataflow>
<dataflow id="176" from="p_str" to="specpipeline_ln0" fromId="175" toId="19">
</dataflow>
<dataflow id="177" from="empty" to="exitcond974" fromId="17" toId="20">
</dataflow>
<dataflow id="179" from="StgValue_178" to="exitcond974" fromId="178" toId="20">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecLoopTripCount" to="empty_71" fromId="180" toId="21">
</dataflow>
<dataflow id="183" from="StgValue_182" to="empty_71" fromId="182" toId="21">
</dataflow>
<dataflow id="184" from="StgValue_182" to="empty_71" fromId="182" toId="21">
</dataflow>
<dataflow id="185" from="StgValue_182" to="empty_71" fromId="182" toId="21">
</dataflow>
<dataflow id="186" from="exitcond974" to="br_ln0" fromId="20" toId="22">
</dataflow>
<dataflow id="187" from="empty" to="p_cast" fromId="17" toId="23">
</dataflow>
<dataflow id="188" from="message_V" to="message_V_addr" fromId="126" toId="24">
</dataflow>
<dataflow id="190" from="StgValue_189" to="message_V_addr" fromId="189" toId="24">
</dataflow>
<dataflow id="191" from="p_cast" to="message_V_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="192" from="StgValue_170" to="store_ln0" fromId="170" toId="25">
</dataflow>
<dataflow id="193" from="message_V_addr" to="store_ln0" fromId="24" toId="25">
</dataflow>
<dataflow id="194" from="num_of_edges_read" to="zext_ln47" fromId="15" toId="27">
</dataflow>
<dataflow id="195" from="zext_ln47" to="mul_ln47" fromId="27" toId="28">
</dataflow>
<dataflow id="197" from="StgValue_196" to="mul_ln47" fromId="196" toId="28">
</dataflow>
<dataflow id="199" from="StgValue_198" to="indvar_flatten" fromId="198" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="200" from="br_ln47" to="indvar_flatten" fromId="29" toId="30">
</dataflow>
<dataflow id="201" from="add_ln47_1" to="indvar_flatten" fromId="33" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="202" from="br_ln0" to="indvar_flatten" fromId="100" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="203" from="StgValue_170" to="e" fromId="170" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="204" from="br_ln47" to="e" fromId="29" toId="31">
</dataflow>
<dataflow id="205" from="select_ln47_1" to="e" fromId="42" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="br_ln0" to="e" fromId="100" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="208" from="StgValue_207" to="dim" fromId="207" toId="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="br_ln47" to="dim" fromId="29" toId="32">
</dataflow>
<dataflow id="210" from="add_ln51" to="dim" fromId="55" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="br_ln0" to="dim" fromId="100" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="212" from="indvar_flatten" to="add_ln47_1" fromId="30" toId="33">
</dataflow>
<dataflow id="214" from="StgValue_213" to="add_ln47_1" fromId="213" toId="33">
</dataflow>
<dataflow id="215" from="e" to="trunc_ln48" fromId="31" toId="34">
</dataflow>
<dataflow id="217" from="_ssdm_op_BitConcatenate.i12.i11.i1" to="shl_ln" fromId="216" toId="35">
</dataflow>
<dataflow id="218" from="trunc_ln48" to="shl_ln" fromId="34" toId="35">
</dataflow>
<dataflow id="220" from="StgValue_219" to="shl_ln" fromId="219" toId="35">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="166" toId="36">
</dataflow>
<dataflow id="222" from="StgValue_168" to="specpipeline_ln0" fromId="168" toId="36">
</dataflow>
<dataflow id="223" from="StgValue_170" to="specpipeline_ln0" fromId="170" toId="36">
</dataflow>
<dataflow id="224" from="StgValue_172" to="specpipeline_ln0" fromId="172" toId="36">
</dataflow>
<dataflow id="225" from="StgValue_170" to="specpipeline_ln0" fromId="170" toId="36">
</dataflow>
<dataflow id="226" from="p_str" to="specpipeline_ln0" fromId="175" toId="36">
</dataflow>
<dataflow id="227" from="indvar_flatten" to="icmp_ln47" fromId="30" toId="37">
</dataflow>
<dataflow id="228" from="mul_ln47" to="icmp_ln47" fromId="28" toId="37">
</dataflow>
<dataflow id="229" from="icmp_ln47" to="br_ln47" fromId="37" toId="38">
</dataflow>
<dataflow id="230" from="e" to="add_ln47" fromId="31" toId="39">
</dataflow>
<dataflow id="231" from="StgValue_172" to="add_ln47" fromId="172" toId="39">
</dataflow>
<dataflow id="232" from="dim" to="icmp_ln51" fromId="32" toId="40">
</dataflow>
<dataflow id="234" from="StgValue_233" to="icmp_ln51" fromId="233" toId="40">
</dataflow>
<dataflow id="235" from="icmp_ln51" to="select_ln47" fromId="40" toId="41">
</dataflow>
<dataflow id="236" from="StgValue_207" to="select_ln47" fromId="207" toId="41">
</dataflow>
<dataflow id="237" from="dim" to="select_ln47" fromId="32" toId="41">
</dataflow>
<dataflow id="238" from="icmp_ln51" to="select_ln47_1" fromId="40" toId="42">
</dataflow>
<dataflow id="239" from="add_ln47" to="select_ln47_1" fromId="39" toId="42">
</dataflow>
<dataflow id="240" from="e" to="select_ln47_1" fromId="31" toId="42">
</dataflow>
<dataflow id="241" from="select_ln47_1" to="trunc_ln703" fromId="42" toId="43">
</dataflow>
<dataflow id="242" from="trunc_ln703" to="mul_ln703" fromId="43" toId="44">
</dataflow>
<dataflow id="244" from="StgValue_243" to="mul_ln703" fromId="243" toId="44">
</dataflow>
<dataflow id="245" from="add_ln47" to="trunc_ln48_1" fromId="39" toId="45">
</dataflow>
<dataflow id="246" from="_ssdm_op_BitConcatenate.i12.i11.i1" to="shl_ln48_mid1" fromId="216" toId="46">
</dataflow>
<dataflow id="247" from="trunc_ln48_1" to="shl_ln48_mid1" fromId="45" toId="46">
</dataflow>
<dataflow id="248" from="StgValue_219" to="shl_ln48_mid1" fromId="219" toId="46">
</dataflow>
<dataflow id="249" from="icmp_ln51" to="select_ln47_2" fromId="40" toId="47">
</dataflow>
<dataflow id="250" from="shl_ln48_mid1" to="select_ln47_2" fromId="46" toId="47">
</dataflow>
<dataflow id="251" from="shl_ln" to="select_ln47_2" fromId="35" toId="47">
</dataflow>
<dataflow id="252" from="select_ln47_2" to="zext_ln47_1" fromId="47" toId="48">
</dataflow>
<dataflow id="253" from="edge_list" to="edge_list_addr" fromId="127" toId="49">
</dataflow>
<dataflow id="254" from="StgValue_189" to="edge_list_addr" fromId="189" toId="49">
</dataflow>
<dataflow id="255" from="zext_ln47_1" to="edge_list_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="256" from="edge_list_addr" to="edge_list_load" fromId="49" toId="50">
</dataflow>
<dataflow id="257" from="select_ln47_2" to="or_ln47" fromId="47" toId="51">
</dataflow>
<dataflow id="259" from="StgValue_258" to="or_ln47" fromId="258" toId="51">
</dataflow>
<dataflow id="260" from="or_ln47" to="zext_ln47_2" fromId="51" toId="52">
</dataflow>
<dataflow id="261" from="edge_list" to="edge_list_addr_1" fromId="127" toId="53">
</dataflow>
<dataflow id="262" from="StgValue_189" to="edge_list_addr_1" fromId="189" toId="53">
</dataflow>
<dataflow id="263" from="zext_ln47_2" to="edge_list_addr_1" fromId="52" toId="53">
</dataflow>
<dataflow id="264" from="edge_list_addr_1" to="edge_list_load_1" fromId="53" toId="54">
</dataflow>
<dataflow id="265" from="select_ln47" to="add_ln51" fromId="41" toId="55">
</dataflow>
<dataflow id="267" from="StgValue_266" to="add_ln51" fromId="266" toId="55">
</dataflow>
<dataflow id="268" from="trunc_ln703" to="mul_ln703" fromId="43" toId="56">
</dataflow>
<dataflow id="269" from="StgValue_243" to="mul_ln703" fromId="243" toId="56">
</dataflow>
<dataflow id="270" from="edge_list_addr" to="edge_list_load" fromId="49" toId="57">
</dataflow>
<dataflow id="271" from="edge_list_load" to="trunc_ln703_1" fromId="57" toId="58">
</dataflow>
<dataflow id="272" from="trunc_ln703_1" to="mul_ln703_1" fromId="58" toId="59">
</dataflow>
<dataflow id="274" from="StgValue_273" to="mul_ln703_1" fromId="273" toId="59">
</dataflow>
<dataflow id="275" from="edge_list_addr_1" to="edge_list_load_1" fromId="53" toId="60">
</dataflow>
<dataflow id="276" from="edge_list_load_1" to="trunc_ln703_2" fromId="60" toId="61">
</dataflow>
<dataflow id="277" from="trunc_ln703_2" to="mul_ln703_2" fromId="61" toId="62">
</dataflow>
<dataflow id="278" from="StgValue_273" to="mul_ln703_2" fromId="273" toId="62">
</dataflow>
<dataflow id="279" from="trunc_ln703" to="mul_ln703" fromId="43" toId="63">
</dataflow>
<dataflow id="280" from="StgValue_243" to="mul_ln703" fromId="243" toId="63">
</dataflow>
<dataflow id="281" from="trunc_ln703_1" to="mul_ln703_1" fromId="58" toId="64">
</dataflow>
<dataflow id="282" from="StgValue_273" to="mul_ln703_1" fromId="273" toId="64">
</dataflow>
<dataflow id="283" from="trunc_ln703_2" to="mul_ln703_2" fromId="61" toId="65">
</dataflow>
<dataflow id="284" from="StgValue_273" to="mul_ln703_2" fromId="273" toId="65">
</dataflow>
<dataflow id="285" from="select_ln47" to="zext_ln703_1" fromId="41" toId="66">
</dataflow>
<dataflow id="286" from="mul_ln703" to="add_ln703_1" fromId="63" toId="67">
</dataflow>
<dataflow id="287" from="zext_ln703_1" to="add_ln703_1" fromId="66" toId="67">
</dataflow>
<dataflow id="288" from="trunc_ln703_1" to="mul_ln703_1" fromId="58" toId="68">
</dataflow>
<dataflow id="289" from="StgValue_273" to="mul_ln703_1" fromId="273" toId="68">
</dataflow>
<dataflow id="290" from="trunc_ln703_2" to="mul_ln703_2" fromId="61" toId="69">
</dataflow>
<dataflow id="291" from="StgValue_273" to="mul_ln703_2" fromId="273" toId="69">
</dataflow>
<dataflow id="292" from="select_ln47" to="zext_ln703" fromId="41" toId="70">
</dataflow>
<dataflow id="293" from="mul_ln703" to="add_ln703_1" fromId="63" toId="71">
</dataflow>
<dataflow id="294" from="zext_ln703_1" to="add_ln703_1" fromId="66" toId="71">
</dataflow>
<dataflow id="295" from="mul_ln703_2" to="add_ln703_2" fromId="69" toId="72">
</dataflow>
<dataflow id="296" from="zext_ln703" to="add_ln703_2" fromId="70" toId="72">
</dataflow>
<dataflow id="297" from="mul_ln703_1" to="add_ln703_3" fromId="68" toId="73">
</dataflow>
<dataflow id="298" from="zext_ln703" to="add_ln703_3" fromId="70" toId="73">
</dataflow>
<dataflow id="299" from="add_ln703_1" to="zext_ln703_2" fromId="71" toId="74">
</dataflow>
<dataflow id="300" from="edge_embedding_V" to="edge_embedding_V_addr" fromId="128" toId="75">
</dataflow>
<dataflow id="301" from="StgValue_189" to="edge_embedding_V_addr" fromId="189" toId="75">
</dataflow>
<dataflow id="302" from="zext_ln703_2" to="edge_embedding_V_addr" fromId="74" toId="75">
</dataflow>
<dataflow id="303" from="mul_ln703_2" to="add_ln703_2" fromId="69" toId="76">
</dataflow>
<dataflow id="304" from="zext_ln703" to="add_ln703_2" fromId="70" toId="76">
</dataflow>
<dataflow id="305" from="add_ln703_2" to="zext_ln703_3" fromId="76" toId="77">
</dataflow>
<dataflow id="306" from="message_V" to="message_V_addr_1" fromId="126" toId="78">
</dataflow>
<dataflow id="307" from="StgValue_189" to="message_V_addr_1" fromId="189" toId="78">
</dataflow>
<dataflow id="308" from="zext_ln703_3" to="message_V_addr_1" fromId="77" toId="78">
</dataflow>
<dataflow id="309" from="mul_ln703_1" to="add_ln703_3" fromId="68" toId="79">
</dataflow>
<dataflow id="310" from="zext_ln703" to="add_ln703_3" fromId="70" toId="79">
</dataflow>
<dataflow id="311" from="add_ln703_3" to="zext_ln703_4" fromId="79" toId="80">
</dataflow>
<dataflow id="312" from="node_embedding_V" to="node_embedding_V_addr" fromId="129" toId="81">
</dataflow>
<dataflow id="313" from="StgValue_189" to="node_embedding_V_addr" fromId="189" toId="81">
</dataflow>
<dataflow id="314" from="zext_ln703_4" to="node_embedding_V_addr" fromId="80" toId="81">
</dataflow>
<dataflow id="315" from="edge_embedding_V_addr" to="edge_embedding_V_load" fromId="75" toId="82">
</dataflow>
<dataflow id="316" from="node_embedding_V_addr" to="node_embedding_V_load" fromId="81" toId="83">
</dataflow>
<dataflow id="317" from="message_V_addr_1" to="message_V_load" fromId="78" toId="84">
</dataflow>
<dataflow id="319" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="318" toId="85">
</dataflow>
<dataflow id="321" from="VITIS_LOOP_47_1_VITIS_LOOP_51_2_str" to="specloopname_ln0" fromId="320" toId="85">
</dataflow>
<dataflow id="322" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="166" toId="86">
</dataflow>
<dataflow id="323" from="StgValue_168" to="specpipeline_ln0" fromId="168" toId="86">
</dataflow>
<dataflow id="324" from="StgValue_170" to="specpipeline_ln0" fromId="170" toId="86">
</dataflow>
<dataflow id="325" from="StgValue_172" to="specpipeline_ln0" fromId="172" toId="86">
</dataflow>
<dataflow id="326" from="StgValue_170" to="specpipeline_ln0" fromId="170" toId="86">
</dataflow>
<dataflow id="327" from="p_str" to="specpipeline_ln0" fromId="175" toId="86">
</dataflow>
<dataflow id="328" from="_ssdm_op_SpecLoopName" to="specloopname_ln51" fromId="318" toId="87">
</dataflow>
<dataflow id="330" from="empty_37" to="specloopname_ln51" fromId="329" toId="87">
</dataflow>
<dataflow id="331" from="edge_embedding_V_addr" to="edge_embedding_V_load" fromId="75" toId="88">
</dataflow>
<dataflow id="332" from="node_embedding_V_addr" to="node_embedding_V_load" fromId="81" toId="89">
</dataflow>
<dataflow id="333" from="edge_embedding_V_load" to="trunc_ln703_3" fromId="88" toId="90">
</dataflow>
<dataflow id="334" from="node_embedding_V_load" to="trunc_ln703_4" fromId="89" toId="91">
</dataflow>
<dataflow id="335" from="node_embedding_V_load" to="msg_V" fromId="89" toId="92">
</dataflow>
<dataflow id="336" from="edge_embedding_V_load" to="msg_V" fromId="88" toId="92">
</dataflow>
<dataflow id="337" from="trunc_ln703_4" to="add_ln53" fromId="91" toId="93">
</dataflow>
<dataflow id="338" from="trunc_ln703_3" to="add_ln53" fromId="90" toId="93">
</dataflow>
<dataflow id="340" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp" fromId="339" toId="94">
</dataflow>
<dataflow id="341" from="msg_V" to="tmp" fromId="92" toId="94">
</dataflow>
<dataflow id="343" from="StgValue_342" to="tmp" fromId="342" toId="94">
</dataflow>
<dataflow id="344" from="tmp" to="msg_V_1" fromId="94" toId="95">
</dataflow>
<dataflow id="346" from="StgValue_345" to="msg_V_1" fromId="345" toId="95">
</dataflow>
<dataflow id="347" from="add_ln53" to="msg_V_1" fromId="93" toId="95">
</dataflow>
<dataflow id="348" from="msg_V_1" to="zext_ln53" fromId="95" toId="96">
</dataflow>
<dataflow id="349" from="message_V_addr_1" to="message_V_load" fromId="78" toId="97">
</dataflow>
<dataflow id="350" from="message_V_load" to="add_ln703" fromId="97" toId="98">
</dataflow>
<dataflow id="351" from="zext_ln53" to="add_ln703" fromId="96" toId="98">
</dataflow>
<dataflow id="352" from="add_ln703" to="store_ln703" fromId="98" toId="99">
</dataflow>
<dataflow id="353" from="message_V_addr_1" to="store_ln703" fromId="78" toId="99">
</dataflow>
<dataflow id="354" from="exitcond974" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="355" from="icmp_ln47" to="StgValue_4" fromId="37" toId="4">
</dataflow>
<dataflow id="356" from="icmp_ln47" to="StgValue_5" fromId="37" toId="5">
</dataflow>
<dataflow id="357" from="icmp_ln47" to="StgValue_6" fromId="37" toId="6">
</dataflow>
<dataflow id="358" from="icmp_ln47" to="StgValue_7" fromId="37" toId="7">
</dataflow>
<dataflow id="359" from="icmp_ln47" to="StgValue_8" fromId="37" toId="8">
</dataflow>
<dataflow id="360" from="icmp_ln47" to="StgValue_9" fromId="37" toId="9">
</dataflow>
</dataflows>


</stg>
