// Seed: 2017805862
module module_0 (
    input  tri1  id_0,
    output wor   id_1,
    input  tri   id_2,
    output uwire id_3
);
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    output wand id_5
    , id_18,
    input tri1 id_6,
    output wor id_7,
    input wand id_8,
    input supply0 id_9,
    input wor id_10,
    output wor id_11,
    output wire id_12,
    input tri1 id_13,
    input tri1 id_14,
    input tri id_15,
    input supply0 id_16
);
  reg id_19;
  assign id_5 = id_1;
  always_latch @(posedge 1) id_19 <= 1;
  wor id_20 = id_13;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_11
  );
endmodule
