--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
ucti.twr ucti.ncd ucti.pcf

Design file:              ucti.ncd
Physical constraint file: ucti.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;

 37991 paths analyzed, 10527 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.661ns.
--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000105 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk0000009a (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000105 to fadd1/xilinx_fadd_i/blk00000003/blk0000009a
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    DSP48_X1Y15.PATTERNDETECT Tdspcko_PATDETP       0.709   fadd1/xilinx_fadd_i/blk00000003/blk00000105
                                                            fadd1/xilinx_fadd_i/blk00000003/blk00000105
    SLICE_X84Y40.A5           net (fanout=35)       1.911   fadd1/xilinx_fadd_i/blk00000003/sig000000ca
    SLICE_X84Y40.CLK          Tas                   0.006   fadd1/xilinx_fadd_i/blk00000003/sig00000141
                                                            fadd1/xilinx_fadd_i/blk00000003/blk0000022c
                                                            fadd1/xilinx_fadd_i/blk00000003/blk0000009a
    ------------------------------------------------------  ---------------------------
    Total                                           2.626ns (0.715ns logic, 1.911ns route)
                                                            (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000105 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk0000009b (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000105 to fadd1/xilinx_fadd_i/blk00000003/blk0000009b
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    DSP48_X1Y15.PATTERNDETECT Tdspcko_PATDETP       0.709   fadd1/xilinx_fadd_i/blk00000003/blk00000105
                                                            fadd1/xilinx_fadd_i/blk00000003/blk00000105
    SLICE_X84Y40.B5           net (fanout=35)       1.908   fadd1/xilinx_fadd_i/blk00000003/sig000000ca
    SLICE_X84Y40.CLK          Tas                   0.001   fadd1/xilinx_fadd_i/blk00000003/sig00000141
                                                            fadd1/xilinx_fadd_i/blk00000003/blk0000022d
                                                            fadd1/xilinx_fadd_i/blk00000003/blk0000009b
    ------------------------------------------------------  ---------------------------
    Total                                           2.618ns (0.710ns logic, 1.908ns route)
                                                            (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000105 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000110 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.599ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000105 to fadd1/xilinx_fadd_i/blk00000003/blk00000110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y15.P2       Tdspcko_PP            0.480   fadd1/xilinx_fadd_i/blk00000003/blk00000105
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000105
    SLICE_X93Y35.D1      net (fanout=1)        1.761   fadd1/xilinx_fadd_i/blk00000003/sig0000021e
    SLICE_X93Y35.D       Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000328
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000267
    SLICE_X93Y36.A6      net (fanout=1)        0.244   fadd1/xilinx_fadd_i/blk00000003/sig00000328
    SLICE_X93Y36.CLK     Tas                   0.028   fadd1/xilinx_fadd_i/blk00000003/sig0000029e
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000271
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000110
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (0.594ns logic, 2.005ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000105 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000110 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.539ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000105 to fadd1/xilinx_fadd_i/blk00000003/blk00000110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y15.P4       Tdspcko_PP            0.480   fadd1/xilinx_fadd_i/blk00000003/blk00000105
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000105
    SLICE_X93Y36.B3      net (fanout=1)        1.519   fadd1/xilinx_fadd_i/blk00000003/sig0000021c
    SLICE_X93Y36.B       Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000029e
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000271_3
    SLICE_X93Y36.A4      net (fanout=1)        0.426   fadd1/xilinx_fadd_i/blk00000003/blk00000271_3
    SLICE_X93Y36.CLK     Tas                   0.028   fadd1/xilinx_fadd_i/blk00000003/sig0000029e
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000271
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000110
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.594ns logic, 1.945ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000105 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000110 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.508ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000105 to fadd1/xilinx_fadd_i/blk00000003/blk00000110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y15.P1       Tdspcko_PP            0.480   fadd1/xilinx_fadd_i/blk00000003/blk00000105
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000105
    SLICE_X93Y35.D2      net (fanout=1)        1.670   fadd1/xilinx_fadd_i/blk00000003/sig0000021f
    SLICE_X93Y35.D       Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000328
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000267
    SLICE_X93Y36.A6      net (fanout=1)        0.244   fadd1/xilinx_fadd_i/blk00000003/sig00000328
    SLICE_X93Y36.CLK     Tas                   0.028   fadd1/xilinx_fadd_i/blk00000003/sig0000029e
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000271
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000110
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (0.594ns logic, 1.914ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000150 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk000000cd (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000150 to fadd1/xilinx_fadd_i/blk00000003/blk000000cd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y45.AQ     Tcko                  0.375   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000150
    SLICE_X60Y36.D1      net (fanout=18)       2.112   fadd1/xilinx_fadd_i/blk00000003/sig000002a0
    SLICE_X60Y36.CLK     Tas                   0.007   fadd1/xilinx_fadd_i/blk00000003/sig0000019f
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000291
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000cd
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (0.382ns logic, 2.112ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000105 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk0000009f (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000105 to fadd1/xilinx_fadd_i/blk00000003/blk0000009f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y15.P15      Tdspcko_PP            0.480   fadd1/xilinx_fadd_i/blk00000003/blk00000105
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000105
    SLICE_X94Y40.B1      net (fanout=5)        1.981   fadd1/xilinx_fadd_i/blk00000003/sig00000211
    SLICE_X94Y40.CLK     Tas                   0.029   fadd1/xilinx_fadd_i/blk00000003/sig00000147
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000213
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000009f
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.509ns logic, 1.981ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk000004af (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000d6d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk000004af to fdiv1/xilinx_fdiv_i/blk00000003/blk00000d6d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y31.AQ     Tcko                  0.375   fdiv1/xilinx_fdiv_i/blk00000003/sig00000544
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000004af
    SLICE_X116Y44.BI     net (fanout=27)       1.842   fdiv1/xilinx_fdiv_i/blk00000003/sig00000544
    SLICE_X116Y44.CLK    Tds                   0.269   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8c
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d6d
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (0.644ns logic, 1.842ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000150 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk000000cc (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000150 to fadd1/xilinx_fadd_i/blk00000003/blk000000cc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y45.AQ     Tcko                  0.375   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000150
    SLICE_X60Y36.C1      net (fanout=18)       2.102   fadd1/xilinx_fadd_i/blk00000003/sig000002a0
    SLICE_X60Y36.CLK     Tas                   0.006   fadd1/xilinx_fadd_i/blk00000003/sig0000019f
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000290
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000cc
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (0.381ns logic, 2.102ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000150 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk000000ca (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000150 to fadd1/xilinx_fadd_i/blk00000003/blk000000ca
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y45.AQ     Tcko                  0.375   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000150
    SLICE_X61Y36.D1      net (fanout=18)       2.075   fadd1/xilinx_fadd_i/blk00000003/sig000002a0
    SLICE_X61Y36.CLK     Tas                   0.029   fadd1/xilinx_fadd_i/blk00000003/sig00000199
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000028f
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ca
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.404ns logic, 2.075ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000150 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk000000c9 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000150 to fadd1/xilinx_fadd_i/blk00000003/blk000000c9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y45.AQ     Tcko                  0.375   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000150
    SLICE_X61Y36.C1      net (fanout=18)       2.072   fadd1/xilinx_fadd_i/blk00000003/sig000002a0
    SLICE_X61Y36.CLK     Tas                   0.030   fadd1/xilinx_fadd_i/blk00000003/sig00000199
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000028e
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000c9
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (0.405ns logic, 2.072ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000105 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000110 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.476ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000105 to fadd1/xilinx_fadd_i/blk00000003/blk00000110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y15.P5       Tdspcko_PP            0.480   fadd1/xilinx_fadd_i/blk00000003/blk00000105
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000105
    SLICE_X93Y36.B4      net (fanout=1)        1.456   fadd1/xilinx_fadd_i/blk00000003/sig0000021b
    SLICE_X93Y36.B       Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000029e
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000271_3
    SLICE_X93Y36.A4      net (fanout=1)        0.426   fadd1/xilinx_fadd_i/blk00000003/blk00000271_3
    SLICE_X93Y36.CLK     Tas                   0.028   fadd1/xilinx_fadd_i/blk00000003/sig0000029e
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000271
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000110
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (0.594ns logic, 1.882ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000151 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk000000b5 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.466ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000151 to fadd1/xilinx_fadd_i/blk00000003/blk000000b5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y45.BQ     Tcko                  0.375   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000151
    SLICE_X101Y37.D3     net (fanout=18)       1.253   fadd1/xilinx_fadd_i/blk00000003/sig000002a2
    SLICE_X101Y37.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000223
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000285
    SLICE_X98Y34.C6      net (fanout=24)       0.722   fadd1/xilinx_fadd_i/blk00000003/sig00000321
    SLICE_X98Y34.CLK     Tas                   0.030   fadd1/xilinx_fadd_i/blk00000003/sig0000017b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000277
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000b5
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.491ns logic, 1.975ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000151 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk000000bb (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.464ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000151 to fadd1/xilinx_fadd_i/blk00000003/blk000000bb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y45.BQ     Tcko                  0.375   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000151
    SLICE_X101Y37.D3     net (fanout=18)       1.253   fadd1/xilinx_fadd_i/blk00000003/sig000002a2
    SLICE_X101Y37.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000223
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000285
    SLICE_X98Y34.D6      net (fanout=24)       0.721   fadd1/xilinx_fadd_i/blk00000003/sig00000321
    SLICE_X98Y34.CLK     Tas                   0.029   fadd1/xilinx_fadd_i/blk00000003/sig0000017b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000248
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000bb
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (0.490ns logic, 1.974ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000105 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk0000005a (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.461ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000105 to fadd1/xilinx_fadd_i/blk00000003/blk0000005a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y15.P23      Tdspcko_PP            0.480   fadd1/xilinx_fadd_i/blk00000003/blk00000105
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000105
    SLICE_X62Y40.A4      net (fanout=3)        1.455   fadd1/xilinx_fadd_i/blk00000003/sig00000209
    SLICE_X62Y40.COUT    Topcya                0.431   fadd1/xilinx_fadd_i/blk00000003/sig000000c1
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000264
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000065
    SLICE_X62Y41.CIN     net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000c0
    SLICE_X62Y41.CLK     Tcinck                0.095   fadd1/xilinx_fadd_i/blk00000003/sig000000c9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000069
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000005a
    -------------------------------------------------  ---------------------------
    Total                                      2.461ns (1.006ns logic, 1.455ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000999 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000950 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.451ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000999 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000950
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y51.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bd7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000999
    SLICE_X105Y44.C5     net (fanout=27)       1.178   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bd7
    SLICE_X105Y44.COUT   Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000b84
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000cfe
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000924
    SLICE_X105Y45.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000be5
    SLICE_X105Y45.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000b94
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000092c
    SLICE_X105Y46.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bf5
    SLICE_X105Y46.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ba4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000934
    SLICE_X105Y47.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c05
    SLICE_X105Y47.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bb4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000093c
    SLICE_X105Y48.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c15
    SLICE_X105Y48.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bc4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000944
    SLICE_X105Y49.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c25
    SLICE_X105Y49.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c39
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000094c
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000950
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (1.273ns logic, 1.178ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000999 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000950 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.450ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000999 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000950
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y51.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bd7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000999
    SLICE_X105Y44.B6     net (fanout=27)       1.108   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bd7
    SLICE_X105Y44.COUT   Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000b84
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d18
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000924
    SLICE_X105Y45.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000be5
    SLICE_X105Y45.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000b94
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000092c
    SLICE_X105Y46.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bf5
    SLICE_X105Y46.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ba4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000934
    SLICE_X105Y47.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c05
    SLICE_X105Y47.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bb4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000093c
    SLICE_X105Y48.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c15
    SLICE_X105Y48.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bc4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000944
    SLICE_X105Y49.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c25
    SLICE_X105Y49.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c39
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000094c
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000950
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.342ns logic, 1.108ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack:                  0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000105 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk0000005b (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.446ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000105 to fadd1/xilinx_fadd_i/blk00000003/blk0000005b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y15.P23      Tdspcko_PP            0.480   fadd1/xilinx_fadd_i/blk00000003/blk00000105
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000105
    SLICE_X62Y40.A4      net (fanout=3)        1.455   fadd1/xilinx_fadd_i/blk00000003/sig00000209
    SLICE_X62Y40.COUT    Topcya                0.431   fadd1/xilinx_fadd_i/blk00000003/sig000000c1
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000264
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000065
    SLICE_X62Y41.CIN     net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000c0
    SLICE_X62Y41.CLK     Tcinck                0.080   fadd1/xilinx_fadd_i/blk00000003/sig000000c9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000069
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000005b
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.991ns logic, 1.455ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000105 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk000000a1 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000105 to fadd1/xilinx_fadd_i/blk00000003/blk000000a1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y15.P39      Tdspcko_PP            0.480   fadd1/xilinx_fadd_i/blk00000003/blk00000105
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000105
    SLICE_X94Y40.C1      net (fanout=5)        1.936   fadd1/xilinx_fadd_i/blk00000003/sig000001f9
    SLICE_X94Y40.CLK     Tas                   0.030   fadd1/xilinx_fadd_i/blk00000003/sig00000147
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000214
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000a1
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.510ns logic, 1.936ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000150 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk000000b5 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.445ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000150 to fadd1/xilinx_fadd_i/blk00000003/blk000000b5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y45.AQ     Tcko                  0.375   fadd1/xilinx_fadd_i/blk00000003/sig000002a6
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000150
    SLICE_X101Y37.D1     net (fanout=18)       1.232   fadd1/xilinx_fadd_i/blk00000003/sig000002a0
    SLICE_X101Y37.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig00000223
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000285
    SLICE_X98Y34.C6      net (fanout=24)       0.722   fadd1/xilinx_fadd_i/blk00000003/sig00000321
    SLICE_X98Y34.CLK     Tas                   0.030   fadd1/xilinx_fadd_i/blk00000003/sig0000017b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000277
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000b5
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.491ns logic, 1.954ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Location pin: DSP48_X1Y20.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Location pin: DSP48_X1Y21.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X1Y15.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Location pin: DSP48_X1Y22.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X1Y16.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000140/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029c/CLK
  Location pin: SLICE_X64Y41.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000140/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029c/CLK
  Location pin: SLICE_X64Y41.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/sig000000f6/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000de/CLK
  Location pin: SLICE_X68Y55.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/sig000000f6/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000de/CLK
  Location pin: SLICE_X68Y55.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/sig000001de/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ee/CLK
  Location pin: SLICE_X68Y57.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/sig000001de/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ee/CLK
  Location pin: SLICE_X68Y57.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/sig000000fd/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000e2/CLK
  Location pin: SLICE_X72Y55.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/sig000000fd/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000e2/CLK
  Location pin: SLICE_X72Y55.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/sig000000fd/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000dc/CLK
  Location pin: SLICE_X72Y55.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/sig000000fd/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000dc/CLK
  Location pin: SLICE_X72Y55.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FSM/SR[0].shiftCtl_i/state_701/CLK
  Logical resource: FSM/SR[0].shiftCtl_i/Mshreg_state_70/CLK
  Location pin: SLICE_X76Y40.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.375ns.
--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ucti_out0_rdy_r (FF)
  Destination:          ucti_out0_rdy_r
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ucti_out0_rdy_r to ucti_out0_rdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y39.AQ      Tcko                  0.375   ucti_out0_rdy_r
                                                       ucti_out0_rdy_r
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_6 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_6 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y57.CQ     Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_5 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_5 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y57.BQ     Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_4 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_4 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y57.AQ     Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_19 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_19 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y66.DQ     Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_18 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_18 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y66.CQ     Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_18
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_17 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_17 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y66.BQ     Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_16 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_16 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y66.AQ     Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_15 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_15 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y63.DQ     Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_14 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_14 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y63.CQ     Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_13 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_13 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y63.BQ     Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_12 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_12 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y63.AQ     Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_31 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_31 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y60.DQ     Tcko                  0.375   fdiv1_out_r<31>
                                                       fdiv1_out_r_31
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_30 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_30 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y60.CQ     Tcko                  0.375   fdiv1_out_r<31>
                                                       fdiv1_out_r_30
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_29 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_29 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y60.BQ     Tcko                  0.375   fdiv1_out_r<31>
                                                       fdiv1_out_r_29
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_28 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_28 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y60.AQ     Tcko                  0.375   fdiv1_out_r<31>
                                                       fdiv1_out_r_28
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_7 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_7 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y57.DQ     Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_22 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_22 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y67.CQ     Tcko                  0.375   fdiv1_out_r<23>
                                                       fdiv1_out_r_22
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_21 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_21 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y67.BQ     Tcko                  0.375   fdiv1_out_r<23>
                                                       fdiv1_out_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_20 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_20 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y67.AQ     Tcko                  0.375   fdiv1_out_r<23>
                                                       fdiv1_out_r_20
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_27 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_27 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y56.DQ     Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_27
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_26 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_26 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y56.CQ     Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_26
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_25 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_25 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y56.BQ     Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_25
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_24 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_24 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y56.AQ     Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_3 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_3 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y50.DQ     Tcko                  0.375   fdiv1_out_r<3>
                                                       fdiv1_out_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_2 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_2 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y50.CQ     Tcko                  0.375   fdiv1_out_r<3>
                                                       fdiv1_out_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_1 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_1 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y50.BQ     Tcko                  0.375   fdiv1_out_r<3>
                                                       fdiv1_out_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_0 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_0 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y50.AQ     Tcko                  0.375   fdiv1_out_r<3>
                                                       fdiv1_out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_11 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_11 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y57.DQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_10 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_10 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y57.CQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_9 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_9 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y57.BQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_8 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_8 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y57.AQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_23 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_23 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y67.DQ     Tcko                  0.375   fdiv1_out_r<23>
                                                       fdiv1_out_r_23
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38024 paths, 0 nets, and 6977 connections

Design statistics:
   Minimum period:   2.661ns{1}   (Maximum frequency: 375.799MHz)
   Maximum combinational path delay:   0.375ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep  7 17:30:11 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 780 MB



