Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 24 19:00:57 2025
| Host         : Lada-Home running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-18  Warning           Missing input or output delay   10          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: divide/divided_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ps_2/ps2/ps_2_clk_ff_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ps_2/ps2/ps_2_clk_sync_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ps_2/ps2/state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ps_2/ps2/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ps_2/ps2/state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.822        0.000                      0                  224        0.172        0.000                      0                  224        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.822        0.000                      0                  224        0.172        0.000                      0                  224        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.916ns (48.534%)  route 2.032ns (51.466%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.721     5.324    del/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  del/REG_Divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  del/REG_Divider_reg[9]/Q
                         net (fo=6, routed)           1.122     6.865    del/REG_Divider_reg_n_0_[9]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.299     7.164 r  del/REG_Res1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.164    del/REG_Res1_carry_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.696 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.696    del/REG_Res1_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.989 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.306     8.295    del/REG_Res1_carry__0_n_3
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.373     8.668 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.604     9.271    del/REG_partial[0]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  del/REG_partial_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.600    15.023    del/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  del/REG_partial_reg[7]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_CE)      -0.169    15.093    del/REG_partial_reg[7]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.916ns (48.534%)  route 2.032ns (51.466%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.721     5.324    del/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  del/REG_Divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  del/REG_Divider_reg[9]/Q
                         net (fo=6, routed)           1.122     6.865    del/REG_Divider_reg_n_0_[9]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.299     7.164 r  del/REG_Res1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.164    del/REG_Res1_carry_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.696 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.696    del/REG_Res1_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.989 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.306     8.295    del/REG_Res1_carry__0_n_3
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.373     8.668 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.604     9.271    del/REG_partial[0]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  del/REG_partial_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.600    15.023    del/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  del/REG_partial_reg[8]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_CE)      -0.169    15.093    del/REG_partial_reg[8]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.916ns (49.793%)  route 1.932ns (50.207%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.721     5.324    del/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  del/REG_Divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  del/REG_Divider_reg[9]/Q
                         net (fo=6, routed)           1.122     6.865    del/REG_Divider_reg_n_0_[9]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.299     7.164 r  del/REG_Res1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.164    del/REG_Res1_carry_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.696 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.696    del/REG_Res1_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.989 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.306     8.295    del/REG_Res1_carry__0_n_3
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.373     8.668 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.504     9.172    del/REG_partial[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  del/REG_partial_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.602    15.025    del/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  del/REG_partial_reg[3]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    del/REG_partial_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.916ns (49.793%)  route 1.932ns (50.207%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.721     5.324    del/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  del/REG_Divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  del/REG_Divider_reg[9]/Q
                         net (fo=6, routed)           1.122     6.865    del/REG_Divider_reg_n_0_[9]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.299     7.164 r  del/REG_Res1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.164    del/REG_Res1_carry_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.696 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.696    del/REG_Res1_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.989 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.306     8.295    del/REG_Res1_carry__0_n_3
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.373     8.668 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.504     9.172    del/REG_partial[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  del/REG_partial_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.602    15.025    del/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  del/REG_partial_reg[4]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    del/REG_partial_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.916ns (49.793%)  route 1.932ns (50.207%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.721     5.324    del/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  del/REG_Divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  del/REG_Divider_reg[9]/Q
                         net (fo=6, routed)           1.122     6.865    del/REG_Divider_reg_n_0_[9]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.299     7.164 r  del/REG_Res1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.164    del/REG_Res1_carry_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.696 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.696    del/REG_Res1_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.989 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.306     8.295    del/REG_Res1_carry__0_n_3
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.373     8.668 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.504     9.172    del/REG_partial[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  del/REG_partial_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.602    15.025    del/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  del/REG_partial_reg[5]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    del/REG_partial_reg[5]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.916ns (49.884%)  route 1.925ns (50.116%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.721     5.324    del/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  del/REG_Divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  del/REG_Divider_reg[9]/Q
                         net (fo=6, routed)           1.122     6.865    del/REG_Divider_reg_n_0_[9]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.299     7.164 r  del/REG_Res1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.164    del/REG_Res1_carry_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.696 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.696    del/REG_Res1_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.989 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.306     8.295    del/REG_Res1_carry__0_n_3
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.373     8.668 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.497     9.165    del/REG_partial[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  del/REG_partial_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.603    15.026    del/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  del/REG_partial_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.060    del/REG_partial_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.916ns (49.884%)  route 1.925ns (50.116%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.721     5.324    del/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  del/REG_Divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  del/REG_Divider_reg[9]/Q
                         net (fo=6, routed)           1.122     6.865    del/REG_Divider_reg_n_0_[9]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.299     7.164 r  del/REG_Res1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.164    del/REG_Res1_carry_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.696 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.696    del/REG_Res1_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.989 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.306     8.295    del/REG_Res1_carry__0_n_3
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.373     8.668 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.497     9.165    del/REG_partial[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  del/REG_partial_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.603    15.026    del/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  del/REG_partial_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.060    del/REG_partial_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.916ns (49.884%)  route 1.925ns (50.116%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.721     5.324    del/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  del/REG_Divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  del/REG_Divider_reg[9]/Q
                         net (fo=6, routed)           1.122     6.865    del/REG_Divider_reg_n_0_[9]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.299     7.164 r  del/REG_Res1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.164    del/REG_Res1_carry_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.696 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.696    del/REG_Res1_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.989 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.306     8.295    del/REG_Res1_carry__0_n_3
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.373     8.668 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.497     9.165    del/REG_partial[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  del/REG_partial_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.603    15.026    del/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  del/REG_partial_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.060    del/REG_partial_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 ps_2/dc/esc_release_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_Divisible_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.548%)  route 3.202ns (79.452%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.719     5.322    ps_2/dc/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  ps_2/dc/esc_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  ps_2/dc/esc_release_reg/Q
                         net (fo=24, routed)          1.454     7.232    del/ps_reset
    SLICE_X5Y88          LUT6 (Prop_lut6_I1_O)        0.124     7.356 r  del/REG_Divisible[2]_i_3/O
                         net (fo=8, routed)           1.234     8.591    del/REG_Divisible[2]_i_3_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.715 r  del/REG_Divisible[6]_i_2/O
                         net (fo=1, routed)           0.513     9.227    del/REG_Divisible[6]_i_2_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.124     9.351 r  del/REG_Divisible[6]_i_1/O
                         net (fo=1, routed)           0.000     9.351    del/REG_Divisible[6]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  del/REG_Divisible_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.598    15.021    del/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  del/REG_Divisible_reg[6]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.031    15.292    del/REG_Divisible_reg[6]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.916ns (50.978%)  route 1.842ns (49.022%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.721     5.324    del/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  del/REG_Divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  del/REG_Divider_reg[9]/Q
                         net (fo=6, routed)           1.122     6.865    del/REG_Divider_reg_n_0_[9]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.299     7.164 r  del/REG_Res1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.164    del/REG_Res1_carry_i_8_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.696 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.696    del/REG_Res1_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.989 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.306     8.295    del/REG_Res1_carry__0_n_3
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.373     8.668 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.414     9.082    del/REG_partial[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  del/REG_partial_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.600    15.023    del/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  del/REG_partial_reg[6]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.057    del/REG_partial_reg[6]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ps_2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.599     1.518    ps_2/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  ps_2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  ps_2/out_reg[0]/Q
                         net (fo=2, routed)           0.068     1.750    ps_2/out_reg[7]_0[0]
    SLICE_X6Y85          FDRE                                         r  ps_2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.869     2.034    ps_2/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  ps_2/out_reg[4]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.060     1.578    ps_2/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ps_2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.599     1.518    ps_2/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  ps_2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  ps_2/out_reg[1]/Q
                         net (fo=2, routed)           0.112     1.794    ps_2/out_reg[7]_0[1]
    SLICE_X5Y85          FDRE                                         r  ps_2/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.869     2.034    ps_2/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  ps_2/out_reg[5]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.070     1.603    ps_2/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ps_2/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.599     1.518    ps_2/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  ps_2/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  ps_2/out_reg[3]/Q
                         net (fo=2, routed)           0.120     1.802    out_gen1_in[7]
    SLICE_X7Y86          FDRE                                         r  delay_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  delay_data_reg[3]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.076     1.609    delay_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 delay_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_Divisible_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  delay_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.148     1.668 r  delay_data_reg[2]/Q
                         net (fo=3, routed)           0.075     1.743    del/REG_Divider_reg[2]_0[2]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.098     1.841 r  del/REG_Divisible[7]_i_1/O
                         net (fo=1, routed)           0.000     1.841    del/REG_Divisible[7]_i_1_n_0
    SLICE_X6Y88          FDRE                                         r  del/REG_Divisible_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.872     2.037    del/clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  del/REG_Divisible_reg[7]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.120     1.640    del/REG_Divisible_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 delay_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_Divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.384%)  route 0.137ns (51.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  delay_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  delay_data_reg[0]/Q
                         net (fo=3, routed)           0.137     1.783    del/REG_Divider_reg[2]_0[0]
    SLICE_X3Y87          FDRE                                         r  del/REG_Divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.873     2.038    del/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  del/REG_Divider_reg[9]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.022     1.580    del/REG_Divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 del/REG_partial_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.143%)  route 0.151ns (44.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.600     1.519    del/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  del/REG_partial_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  del/REG_partial_reg[9]/Q
                         net (fo=6, routed)           0.151     1.812    del/in21[1]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.857 r  del/REG_partial[8]_i_1/O
                         net (fo=1, routed)           0.000     1.857    del/REG_partial[8]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  del/REG_partial_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.872     2.037    del/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  del/REG_partial_reg[8]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.653    del/REG_partial_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 del/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.252%)  route 0.157ns (45.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.599     1.518    del/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  del/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  del/FSM_sequential_state_reg[3]/Q
                         net (fo=32, routed)          0.157     1.816    del/state__0[0]
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  del/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    del/state__1[1]
    SLICE_X6Y86          FDRE                                         r  del/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.869     2.034    del/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  del/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.121     1.654    del/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 del/REG_Res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_Res_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.602     1.521    del/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  del/REG_Res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  del/REG_Res_reg[3]/Q
                         net (fo=2, routed)           0.114     1.777    del/Res[6]
    SLICE_X3Y88          FDRE                                         r  del/REG_Res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.875     2.040    del/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  del/REG_Res_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.047     1.568    del/REG_Res_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ps_2/dc/enter_release_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/R_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.921%)  route 0.165ns (47.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.599     1.518    ps_2/dc/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  ps_2/dc/enter_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ps_2/dc/enter_release_reg/Q
                         net (fo=2, routed)           0.165     1.825    ps_2/dc/enter_dc
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.870 r  ps_2/dc/R_O_i_1/O
                         net (fo=1, routed)           0.000     1.870    ps_2/conf
    SLICE_X3Y85          FDRE                                         r  ps_2/R_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.872     2.037    ps_2/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  ps_2/R_O_reg/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.091     1.648    ps_2/R_O_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps_2/dc/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.978%)  route 0.172ns (55.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.599     1.518    ps_2/dc/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  ps_2/dc/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ps_2/dc/out_reg[0]/Q
                         net (fo=1, routed)           0.172     1.832    ps_2/out_gen1_in[0]
    SLICE_X6Y85          FDRE                                         r  ps_2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.869     2.034    ps_2/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  ps_2/out_reg[0]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.075     1.608    ps_2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     delay_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y88     delay_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     delay_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     delay_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     delay_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     delay_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     delay_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     delay_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87     del/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     delay_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     delay_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     delay_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     delay_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     delay_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     delay_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     delay_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     delay_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     delay_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     delay_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     delay_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     delay_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     delay_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     delay_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     delay_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     delay_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     delay_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     delay_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     delay_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     delay_data_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.408ns  (logic 4.405ns (42.324%)  route 6.003ns (57.676%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          1.031     1.487    seg/digit_counter_reg[2]_0[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.611 f  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     2.870    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.994 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.622     3.617    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.124     3.741 r  seg/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.090     6.831    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.408 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.408    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.199ns  (logic 4.383ns (42.981%)  route 5.815ns (57.019%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          1.031     1.487    seg/digit_counter_reg[2]_0[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.611 f  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     2.870    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.994 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.611     3.605    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.124     3.729 r  seg/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.914     6.643    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.199 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.199    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.192ns  (logic 4.606ns (45.195%)  route 5.586ns (54.805%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          1.031     1.487    seg/digit_counter_reg[2]_0[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.611 f  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     2.870    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.994 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.622     3.617    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.150     3.767 r  seg/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.673     6.440    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    10.192 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.192    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.052ns  (logic 4.621ns (45.969%)  route 5.431ns (54.031%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          1.031     1.487    seg/digit_counter_reg[2]_0[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.611 r  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     2.870    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.994 f  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.616     3.610    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.153     3.763 r  seg/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.525     6.288    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    10.052 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.052    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.536ns  (logic 4.555ns (47.767%)  route 4.981ns (52.233%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          1.031     1.487    seg/digit_counter_reg[2]_0[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.611 f  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     2.870    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.994 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.611     3.605    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.150     3.755 r  seg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.080     5.835    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.701     9.536 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.536    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.415ns  (logic 4.362ns (46.325%)  route 5.054ns (53.675%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          1.031     1.487    seg/digit_counter_reg[2]_0[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.611 r  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     2.870    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.994 f  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.616     3.610    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     3.734 r  seg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.148     5.882    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.415 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.415    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 4.365ns (48.618%)  route 4.614ns (51.382%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          1.031     1.487    seg/digit_counter_reg[2]_0[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.611 f  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     2.870    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.994 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.611     3.606    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     3.730 r  seg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.442    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.979 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.979    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.155ns  (logic 4.271ns (52.380%)  route 3.883ns (47.620%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  seg/digit_counter_reg[1]/Q
                         net (fo=15, routed)          0.967     1.386    seg/digit_counter_reg[2]_0[1]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.299     1.685 r  seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.916     4.601    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.155 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.155    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 4.503ns (57.782%)  route 3.290ns (42.218%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  seg/digit_counter_reg[1]/Q
                         net (fo=15, routed)          0.971     1.390    seg/digit_counter_reg[2]_0[1]
    SLICE_X1Y88          LUT3 (Prop_lut3_I1_O)        0.324     1.714 r  seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.319     4.033    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760     7.793 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.793    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.580ns  (logic 4.484ns (59.149%)  route 3.097ns (40.851%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  seg/digit_counter_reg[1]/Q
                         net (fo=15, routed)          0.975     1.394    seg/digit_counter_reg[2]_0[1]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.327     1.721 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.122     3.843    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.580 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.580    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg/digit_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          0.202     0.343    seg/digit_counter_reg[2]_0[0]
    SLICE_X1Y87          LUT1 (Prop_lut1_I0_O)        0.045     0.388 r  seg/digit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    seg/digit_counter[0]_i_1_n_0
    SLICE_X1Y87          FDCE                                         r  seg/digit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg/digit_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.190ns (41.539%)  route 0.267ns (58.461%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          0.143     0.284    seg/digit_counter_reg[2]_0[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.049     0.333 r  seg/digit_counter[2]_i_1/O
                         net (fo=1, routed)           0.124     0.457    seg/digit_counter[2]_i_1_n_0
    SLICE_X1Y87          FDCE                                         r  seg/digit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg/digit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.227ns (36.553%)  route 0.394ns (63.447%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  seg/digit_counter_reg[1]/Q
                         net (fo=15, routed)          0.296     0.424    seg/digit_counter_reg[2]_0[1]
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.099     0.523 r  seg/digit_counter[1]_i_1/O
                         net (fo=1, routed)           0.098     0.621    seg/digit_counter[1]_i_1_n_0
    SLICE_X1Y87          FDCE                                         r  seg/digit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.510ns (71.444%)  route 0.604ns (28.556%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  seg/digit_counter_reg[1]/Q
                         net (fo=15, routed)          0.127     0.255    seg/digit_counter_reg[2]_0[1]
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.099     0.354 r  seg/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.124     0.478    seg/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.045     0.523 r  seg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.353     0.876    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.114 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.114    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.438ns (67.187%)  route 0.702ns (32.813%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          0.142     0.283    seg/digit_counter_reg[2]_0[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.560     0.888    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.141 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.141    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.487ns (68.746%)  route 0.676ns (31.254%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          0.142     0.283    seg/digit_counter_reg[2]_0[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.048     0.331 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.534     0.865    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     2.164 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.164    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.465ns (63.196%)  route 0.853ns (36.804%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          0.117     0.258    seg/digit_counter_reg[2]_0[2]
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.303 f  seg/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.182     0.485    seg/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.530 r  seg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.555     1.084    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.319 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.319    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.483ns (63.152%)  route 0.866ns (36.848%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          0.329     0.470    seg/digit_counter_reg[2]_0[2]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.044     0.514 r  seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.537     1.051    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     2.349 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.349    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.510ns (62.564%)  route 0.903ns (37.436%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          0.284     0.425    seg/digit_counter_reg[2]_0[2]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.049     0.474 r  seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.620     1.093    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     2.413 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.413    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.492ns (61.536%)  route 0.933ns (38.464%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          0.117     0.258    seg/digit_counter_reg[2]_0[2]
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.303 r  seg/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.303     0.606    seg/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.651 r  seg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.513     1.164    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.261     2.425 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.425    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 del/REG_Res_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.760ns  (logic 4.405ns (40.939%)  route 6.355ns (59.061%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.719     5.322    del/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  del/REG_Res_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  del/REG_Res_reg[9]/Q
                         net (fo=2, routed)           1.384     7.161    seg/SEG_OBUF[0]_inst_i_1_2[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     8.544    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.668 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.622     9.291    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.124     9.415 r  seg/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.090    12.505    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.082 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.082    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.551ns  (logic 4.383ns (41.546%)  route 6.167ns (58.454%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.719     5.322    del/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  del/REG_Res_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  del/REG_Res_reg[9]/Q
                         net (fo=2, routed)           1.384     7.161    seg/SEG_OBUF[0]_inst_i_1_2[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     8.544    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.668 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.611     9.279    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.124     9.403 r  seg/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.914    12.317    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.872 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.872    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.544ns  (logic 4.606ns (43.685%)  route 5.938ns (56.315%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.719     5.322    del/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  del/REG_Res_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  del/REG_Res_reg[9]/Q
                         net (fo=2, routed)           1.384     7.161    seg/SEG_OBUF[0]_inst_i_1_2[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     8.544    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.668 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.622     9.291    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.150     9.441 r  seg/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.673    12.114    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    15.866 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.866    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.404ns  (logic 4.621ns (44.413%)  route 5.783ns (55.587%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.719     5.322    del/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  del/REG_Res_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  del/REG_Res_reg[9]/Q
                         net (fo=2, routed)           1.384     7.161    seg/SEG_OBUF[0]_inst_i_1_2[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.285 r  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     8.544    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.668 f  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.616     9.284    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.153     9.437 r  seg/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.525    11.962    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    15.726 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.726    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.888ns  (logic 4.555ns (46.065%)  route 5.333ns (53.935%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.719     5.322    del/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  del/REG_Res_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  del/REG_Res_reg[9]/Q
                         net (fo=2, routed)           1.384     7.161    seg/SEG_OBUF[0]_inst_i_1_2[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     8.544    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.668 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.611     9.279    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.150     9.429 r  seg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.080    11.509    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.701    15.210 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.210    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.767ns  (logic 4.362ns (44.654%)  route 5.406ns (55.346%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.719     5.322    del/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  del/REG_Res_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  del/REG_Res_reg[9]/Q
                         net (fo=2, routed)           1.384     7.161    seg/SEG_OBUF[0]_inst_i_1_2[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.285 r  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     8.544    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.668 f  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.616     9.284    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     9.408 r  seg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.148    11.555    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.089 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.089    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.331ns  (logic 4.365ns (46.782%)  route 4.966ns (53.217%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.719     5.322    del/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  del/REG_Res_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  del/REG_Res_reg[9]/Q
                         net (fo=2, routed)           1.384     7.161    seg/SEG_OBUF[0]_inst_i_1_2[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.259     8.544    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.668 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.611     9.280    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     9.404 r  seg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.712    11.115    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.653 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.653    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/R_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 3.976ns (63.565%)  route 2.279ns (36.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.721     5.324    del/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  del/R_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  del/R_O_reg/Q
                         net (fo=1, routed)           2.279     8.059    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.579 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000    11.579    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/ps2/scan_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/ps2/new_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.871ns  (logic 1.192ns (30.794%)  route 2.679ns (69.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.717     5.320    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  ps_2/ps2/scan_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  ps_2/ps2/scan_code_reg[6]/Q
                         net (fo=16, routed)          1.036     6.775    ps_2/ps2/PS2_out[6]
    SLICE_X4Y83          LUT4 (Prop_lut4_I0_O)        0.323     7.098 r  ps_2/ps2/new_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.661     7.759    ps_2/ps2/new_state_reg[2]_i_6_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I3_O)        0.326     8.085 r  ps_2/ps2/new_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.641     8.726    ps_2/ps2/new_state_reg[2]_i_4_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.850 r  ps_2/ps2/new_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.340     9.191    ps_2/ps2/new_state_reg[2]_i_1_n_0
    SLICE_X5Y82          LDCE                                         r  ps_2/ps2/new_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/ps2/scan_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/ps2/new_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.574ns  (logic 0.828ns (23.169%)  route 2.746ns (76.831%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.717     5.320    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  ps_2/ps2/scan_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ps_2/ps2/scan_code_reg[2]/Q
                         net (fo=15, routed)          0.971     6.747    ps_2/ps2/PS2_out[2]
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  ps_2/ps2/new_state_reg[2]_i_5/O
                         net (fo=2, routed)           0.575     7.446    ps_2/ps2/new_state_reg[2]_i_5_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  ps_2/ps2/new_state_reg[1]_i_3/O
                         net (fo=2, routed)           0.580     8.150    ps_2/ps2/new_state_reg[1]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I2_O)        0.124     8.274 r  ps_2/ps2/new_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.619     8.893    ps_2/ps2/new_state_reg[1]_i_1_n_0
    SLICE_X5Y84          LDCE                                         r  ps_2/ps2/new_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps_2/ps2/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/ps2/new_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.558%)  route 0.296ns (61.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.597     1.516    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  ps_2/ps2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ps_2/ps2/cnt_reg[0]/Q
                         net (fo=8, routed)           0.183     1.840    ps_2/ps2/cnt[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.885 r  ps_2/ps2/new_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.113     1.999    ps_2/ps2/new_state_reg[2]_i_1_n_0
    SLICE_X5Y82          LDCE                                         r  ps_2/ps2/new_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/ps2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/ps2/new_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.186ns (38.171%)  route 0.301ns (61.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.598     1.517    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps_2/ps2/state_reg[0]/Q
                         net (fo=7, routed)           0.185     1.844    ps_2/ps2/state[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.889 r  ps_2/ps2/new_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     2.005    ps_2/ps2/new_state_reg[0]_i_1_n_0
    SLICE_X5Y84          LDCE                                         r  ps_2/ps2/new_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/ps2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/ps2/new_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.186ns (33.308%)  route 0.372ns (66.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.598     1.517    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ps_2/ps2/state_reg[0]/Q
                         net (fo=7, routed)           0.151     1.810    ps_2/ps2/state[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  ps_2/ps2/new_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     2.076    ps_2/ps2/new_state_reg[1]_i_1_n_0
    SLICE_X5Y84          LDCE                                         r  ps_2/ps2/new_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/dc/esc_release_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/digit_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.141ns (21.189%)  route 0.524ns (78.811%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.599     1.518    ps_2/dc/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  ps_2/dc/esc_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  ps_2/dc/esc_release_reg/Q
                         net (fo=24, routed)          0.524     2.184    seg/AR[0]
    SLICE_X1Y87          FDCE                                         f  seg/digit_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/dc/esc_release_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/digit_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.141ns (21.189%)  route 0.524ns (78.811%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.599     1.518    ps_2/dc/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  ps_2/dc/esc_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  ps_2/dc/esc_release_reg/Q
                         net (fo=24, routed)          0.524     2.184    seg/AR[0]
    SLICE_X1Y87          FDCE                                         f  seg/digit_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/dc/esc_release_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/digit_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.141ns (21.189%)  route 0.524ns (78.811%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.599     1.518    ps_2/dc/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  ps_2/dc/esc_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  ps_2/dc/esc_release_reg/Q
                         net (fo=24, routed)          0.524     2.184    seg/AR[0]
    SLICE_X1Y87          FDCE                                         f  seg/digit_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/R_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.362ns (70.383%)  route 0.573ns (29.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.601     1.520    del/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  del/R_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  del/R_O_reg/Q
                         net (fo=1, routed)           0.573     2.235    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.456 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.456    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Remains_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.492ns (71.176%)  route 0.604ns (28.824%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.601     1.520    del/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  del/REG_Remains_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  del/REG_Remains_reg[7]/Q
                         net (fo=1, routed)           0.127     1.812    seg/SEG_OBUF[6]_inst_i_2_0[1]
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.857 r  seg/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.124     1.981    seg/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.045     2.026 r  seg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.379    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.617 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.617    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Remains_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.515ns (65.312%)  route 0.805ns (34.688%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.601     1.520    del/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  del/REG_Remains_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  del/REG_Remains_reg[9]/Q
                         net (fo=1, routed)           0.082     1.766    seg/SEG_OBUF[6]_inst_i_2_0[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.210     2.022    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.045     2.067 r  seg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.513     2.579    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.261     3.840 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.840    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Remains_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.488ns (63.560%)  route 0.853ns (36.440%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.601     1.520    del/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  del/REG_Remains_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  del/REG_Remains_reg[9]/Q
                         net (fo=1, routed)           0.082     1.766    seg/SEG_OBUF[6]_inst_i_2_0[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.811 f  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.217     2.028    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.045     2.073 r  seg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.555     2.628    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.862 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.862    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS_2_data
                            (input port)
  Destination:            ps_2/ps2/ps_2_data_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.332ns  (logic 1.493ns (23.578%)  route 4.839ns (76.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS_2_data (IN)
                         net (fo=0)                   0.000     0.000    PS_2_data
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS_2_data_IBUF_inst/O
                         net (fo=1, routed)           4.839     6.332    ps_2/ps2/PS_2_data_IBUF
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/ps_2_data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.596     5.019    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/ps_2_data_sync_reg[0]/C

Slack:                    inf
  Source:                 PS_2_clk
                            (input port)
  Destination:            ps_2/ps2/ps_2_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.969ns  (logic 1.472ns (24.656%)  route 4.497ns (75.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS_2_clk (IN)
                         net (fo=0)                   0.000     0.000    PS_2_clk
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS_2_clk_IBUF_inst/O
                         net (fo=1, routed)           4.497     5.969    ps_2/ps2/PS_2_clk_IBUF
    SLICE_X8Y85          FDRE                                         r  ps_2/ps2/ps_2_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.519     4.942    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  ps_2/ps2/ps_2_clk_sync_reg[0]/C

Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.099ns  (logic 0.761ns (69.229%)  route 0.338ns (30.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[1]/G
    SLICE_X5Y84          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ps_2/ps2/new_state_reg[1]/Q
                         net (fo=1, routed)           0.338     1.099    ps_2/ps2/new_state[1]
    SLICE_X6Y83          FDRE                                         r  ps_2/ps2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.596     5.019    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  ps_2/ps2/state_reg[1]/C

Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.761ns (69.609%)  route 0.332ns (30.391%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[2]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ps_2/ps2/new_state_reg[2]/Q
                         net (fo=1, routed)           0.332     1.093    ps_2/ps2/new_state[2]
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.596     5.019    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/state_reg[2]/C

Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.761ns (69.625%)  route 0.332ns (30.375%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[0]/G
    SLICE_X5Y84          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ps_2/ps2/new_state_reg[0]/Q
                         net (fo=1, routed)           0.332     1.093    ps_2/ps2/new_state[0]
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.596     5.019    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.220ns (68.913%)  route 0.099ns (31.087%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[1]/G
    SLICE_X5Y84          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  ps_2/ps2/new_state_reg[1]/Q
                         net (fo=1, routed)           0.099     0.319    ps_2/ps2/new_state[1]
    SLICE_X6Y83          FDRE                                         r  ps_2/ps2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.867     2.032    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  ps_2/ps2/state_reg[1]/C

Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.220ns (66.264%)  route 0.112ns (33.736%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[0]/G
    SLICE_X5Y84          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  ps_2/ps2/new_state_reg[0]/Q
                         net (fo=1, routed)           0.112     0.332    ps_2/ps2/new_state[0]
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.867     2.032    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/state_reg[0]/C

Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.220ns (65.429%)  route 0.116ns (34.571%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[2]/G
    SLICE_X5Y82          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  ps_2/ps2/new_state_reg[2]/Q
                         net (fo=1, routed)           0.116     0.336    ps_2/ps2/new_state[2]
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.867     2.032    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/state_reg[2]/C

Slack:                    inf
  Source:                 PS_2_clk
                            (input port)
  Destination:            ps_2/ps2/ps_2_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.311ns  (logic 0.240ns (10.372%)  route 2.071ns (89.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS_2_clk (IN)
                         net (fo=0)                   0.000     0.000    PS_2_clk
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  PS_2_clk_IBUF_inst/O
                         net (fo=1, routed)           2.071     2.311    ps_2/ps2/PS_2_clk_IBUF
    SLICE_X8Y85          FDRE                                         r  ps_2/ps2/ps_2_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.841     2.006    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  ps_2/ps2/ps_2_clk_sync_reg[0]/C

Slack:                    inf
  Source:                 PS_2_data
                            (input port)
  Destination:            ps_2/ps2/ps_2_data_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.261ns (10.244%)  route 2.284ns (89.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS_2_data (IN)
                         net (fo=0)                   0.000     0.000    PS_2_data
    B2                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  PS_2_data_IBUF_inst/O
                         net (fo=1, routed)           2.284     2.545    ps_2/ps2/PS_2_data_IBUF
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/ps_2_data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.867     2.032    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  ps_2/ps2/ps_2_data_sync_reg[0]/C





