# Verification-of-16-bit-multiplier-using-verilog
In this project i am doing verification of 16 bit multiplier using systemVerilog. The project is very basic and at this moment i am learning System verilog so this project is my first project in System verilog. 

Result : 


 ![image](https://github.com/kapi36/Verification-of-16-bit-multiplier-using-verilog/assets/110424577/21a38276-4d02-4f2c-8503-cd5b63cbac04)

 

 Waveform result : 


 ![image](https://github.com/kapi36/Verification-of-16-bit-multiplier-using-verilog/assets/110424577/712ad071-87cb-4db8-acaa-75643e3aeb48)


