// Seed: 3506188759
module module_0 ();
  logic [1 : 1] id_1;
  assign id_1 = id_1 < id_1;
  wire id_2, id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd36
) (
    output wand id_0,
    input  wire id_1
);
  logic \id_3 , _id_4;
  assign \id_3 = -1'd0;
  bit [-1 : id_4] id_5, id_6, id_7;
  initial $signed(40);
  ;
  wire id_8;
  wire [1 : id_4] id_9, id_10;
  module_0 modCall_1 ();
  always id_6 = -1;
endmodule
