TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Wed May 07 20:31:06 2014
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'wen'
 12. Slow Model Setup: 'ifclk'
 13. Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'
 14. Slow Model Setup: 'inst4|altpll_component|pll|clk[2]'
 15. Slow Model Hold: 'ifclk'
 16. Slow Model Hold: 'wen'
 17. Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'
 18. Slow Model Hold: 'inst4|altpll_component|pll|clk[2]'
 19. Slow Model Recovery: 'ifclk'
 20. Slow Model Removal: 'ifclk'
 21. Slow Model Minimum Pulse Width: 'wen'
 22. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 23. Slow Model Minimum Pulse Width: 'ifclk'
 24. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[2]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'wen'
 35. Fast Model Setup: 'ifclk'
 36. Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'
 37. Fast Model Setup: 'inst4|altpll_component|pll|clk[2]'
 38. Fast Model Hold: 'ifclk'
 39. Fast Model Hold: 'wen'
 40. Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'
 41. Fast Model Hold: 'inst4|altpll_component|pll|clk[2]'
 42. Fast Model Recovery: 'ifclk'
 43. Fast Model Removal: 'ifclk'
 44. Fast Model Minimum Pulse Width: 'wen'
 45. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 46. Fast Model Minimum Pulse Width: 'ifclk'
 47. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[2]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst4|altpll_component|pll|clk[1] ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 12        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[1] } ;
; inst4|altpll_component|pll|clk[2] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[2] } ;
; wen                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { wen }                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 113.12 MHz ; 113.12 MHz      ; ifclk                             ;                                                       ;
; 200.64 MHz ; 195.01 MHz      ; wen                               ; limit due to high minimum pulse width violation (tch) ;
; 984.25 MHz ; 449.84 MHz      ; inst4|altpll_component|pll|clk[2] ; limit due to high minimum pulse width violation (tch) ;
; 986.19 MHz ; 449.84 MHz      ; inst4|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; wen                               ; -3.984 ; -1703.679     ;
; ifclk                             ; 2.084  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.985  ; 0.000         ;
; inst4|altpll_component|pll|clk[2] ; 18.983 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -1.520 ; -3.035        ;
; wen                               ; -0.227 ; -0.227        ;
; inst4|altpll_component|pll|clk[1] ; 0.615  ; 0.000         ;
; inst4|altpll_component|pll|clk[2] ; 0.625  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 7.803 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.588 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; wen                               ; -2.064 ; -2052.563     ;
; inst4|altpll_component|pll|clk[1] ; 3.888  ; 0.000         ;
; ifclk                             ; 7.852  ; 0.000         ;
; inst4|altpll_component|pll|clk[2] ; 8.888  ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_we_reg        ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0   ; wen          ; wen         ; 1.000        ; 0.084      ; 5.028      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg0  ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg1  ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg2  ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg3  ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg4  ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg5  ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg6  ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg7  ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg8  ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg9  ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg10 ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.984 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg11 ; wen          ; wen         ; 1.000        ; 0.102      ; 5.046      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; wen          ; wen         ; 1.000        ; 0.078      ; 4.966      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.928 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; wen          ; wen         ; 1.000        ; 0.096      ; 4.984      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_we_reg        ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0   ; wen          ; wen         ; 1.000        ; 0.091      ; 4.978      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg0  ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg1  ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg2  ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg3  ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg4  ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg5  ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg6  ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg7  ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg8  ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg9  ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg10 ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg11 ; wen          ; wen         ; 1.000        ; 0.109      ; 4.996      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_we_reg        ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0   ; wen          ; wen         ; 1.000        ; 0.088      ; 4.965      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg0  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg1  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg2  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg3  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg4  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg5  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg6  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg7  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg8  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg9  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg10 ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.917 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg11 ; wen          ; wen         ; 1.000        ; 0.106      ; 4.983      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_we_reg         ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0    ; wen          ; wen         ; 1.000        ; 0.088      ; 4.961      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1   ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2   ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg3   ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4   ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5   ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg6   ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg7   ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg8   ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg9   ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg10  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg11  ; wen          ; wen         ; 1.000        ; 0.106      ; 4.979      ;
; -3.902 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~6_OTERM15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                   ; wen          ; wen         ; 1.000        ; -0.001     ; 4.939      ;
; -3.901 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~6_OTERM15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_RESYN50_OTERM69                                          ; wen          ; wen         ; 1.000        ; -0.001     ; 4.938      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_we_reg        ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0   ; wen          ; wen         ; 1.000        ; 0.096      ; 4.953      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg0  ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg1  ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg2  ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg3  ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg4  ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg5  ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg6  ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg7  ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg8  ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg9  ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg10 ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg11 ; wen          ; wen         ; 1.000        ; 0.114      ; 4.971      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_we_reg        ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0   ; wen          ; wen         ; 1.000        ; 0.078      ; 4.928      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg0  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg1  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg2  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg3  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg4  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg5  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg6  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg7  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg8  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg9  ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg10 ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
; -3.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg11 ; wen          ; wen         ; 1.000        ; 0.096      ; 4.946      ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 2.084  ; Retrasar_entrada_2:inst8|q3_Entrada                                                                         ; control_disparo:inst9|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[2] ; ifclk       ; 0.834        ; 2.754      ; 1.542      ;
; 2.086  ; Retrasar_entrada:inst3|q4_Entrada                                                                           ; control_disparo:inst|EA[0]                                                                                                                             ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.835        ; 2.754      ; 1.541      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 11.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.858      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.063 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 8.787      ;
; 12.074 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 8.767      ;
; 12.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.748      ;
; 12.108 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.062      ; 8.747      ;
; 12.134 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~20 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 8.707      ;
; 12.161 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~20 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 8.688      ;
; 12.168 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~20 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.062      ; 8.687      ;
; 12.186 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 8.656      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 8.628      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.228 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 8.615      ;
; 12.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 8.635      ;
; 12.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~20 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 8.596      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.574      ;
; 12.286 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~22 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 8.555      ;
; 12.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~20 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 8.575      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.294 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.557      ;
; 12.298 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 8.544      ;
; 12.298 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 8.544      ;
; 12.298 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 8.544      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 8.985 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 9.999        ; 0.000      ; 1.052      ;
; 8.985 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 9.999        ; 0.000      ; 1.052      ;
; 9.126 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 9.999        ; 0.000      ; 0.911      ;
; 9.136 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 9.999        ; 0.000      ; 0.901      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[2]'                                                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 18.983 ; Retrasar_entrada_2:inst8|q2_Entrada ; Retrasar_entrada_2:inst8|q3_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 19.999       ; 0.000      ; 1.054      ;
; 18.990 ; Retrasar_entrada_2:inst8|q1_Entrada ; Retrasar_entrada_2:inst8|q2_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 19.999       ; 0.000      ; 1.047      ;
; 19.126 ; Retrasar_entrada_2:inst8|q0_Entrada ; Retrasar_entrada_2:inst8|q1_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 19.999       ; 0.000      ; 0.911      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.520 ; Retrasar_entrada:inst3|q4_Entrada                                                                                                      ; control_disparo:inst|EA[0]                                                                                                               ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.021        ; 2.754      ; 1.541      ;
; -1.515 ; Retrasar_entrada_2:inst8|q3_Entrada                                                                                                    ; control_disparo:inst9|EA[0]                                                                                                              ; inst4|altpll_component|pll|clk[2] ; ifclk       ; 0.017        ; 2.754      ; 1.542      ;
; 0.445  ; control_fifo:inst2|EA[2]                                                                                                               ; control_fifo:inst2|EA[2]                                                                                                                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; control_fifo:inst2|EA[1]                                                                                                               ; control_fifo:inst2|EA[1]                                                                                                                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; control_disparo:inst|EA[1]                                                                                                             ; control_disparo:inst|EA[1]                                                                                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.612  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[0]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[0]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[8]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[8]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.898      ;
; 0.617  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[2]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[2]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[6]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[6]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.904      ;
; 0.619  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[12]              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[12]                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[10]              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[10]                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.906      ;
; 0.625  ; control_disparo:inst9|cuenta_180[8]                                                                                                    ; control_disparo:inst9|cuenta_180[8]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.911      ;
; 0.646  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~23                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.932      ;
; 0.766  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[1]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[1]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.052      ;
; 0.781  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.067      ;
; 0.782  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[4]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[4]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.069      ;
; 0.791  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.077      ;
; 0.798  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~22                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[3]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.084      ;
; 0.808  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.094      ;
; 0.846  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0] ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.133      ;
; 0.854  ; control_fifo:inst2|leido[1]                                                                                                            ; control_fifo:inst2|leido[2]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.555      ; 1.695      ;
; 0.856  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~8                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[10]                                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.141      ;
; 0.857  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~7                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[9]                                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.142      ;
; 0.859  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~9                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.144      ;
; 0.877  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~23                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.163      ;
; 0.879  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]~1                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.165      ;
; 0.879  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[2]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.165      ;
; 0.880  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~18                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[7]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.166      ;
; 0.929  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.215      ;
; 0.934  ; control_fifo:inst2|leido[1]                                                                                                            ; control_fifo:inst2|leido[3]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.555      ; 1.775      ;
; 0.960  ; control_disparo:inst9|cuenta_180[1]                                                                                                    ; control_disparo:inst9|cuenta_180[1]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.246      ;
; 0.961  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]~1                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[3]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.247      ;
; 0.964  ; control_disparo:inst|cuenta_180[3]                                                                                                     ; control_disparo:inst|cuenta_180[3]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.250      ;
; 0.964  ; control_disparo:inst|cuenta_180[0]                                                                                                     ; control_disparo:inst|cuenta_180[0]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.250      ;
; 0.964  ; control_disparo:inst9|cuenta_180[3]                                                                                                    ; control_disparo:inst9|cuenta_180[3]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.250      ;
; 0.972  ; control_disparo:inst|cuenta_180[5]                                                                                                     ; control_disparo:inst|cuenta_180[5]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; control_disparo:inst|cuenta_180[7]                                                                                                     ; control_disparo:inst|cuenta_180[7]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; control_disparo:inst9|cuenta_180[7]                                                                                                    ; control_disparo:inst9|cuenta_180[7]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; control_disparo:inst9|cuenta_180[5]                                                                                                    ; control_disparo:inst9|cuenta_180[5]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]~0   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.974  ; control_fifo:inst2|leido[0]                                                                                                            ; control_fifo:inst2|leido[2]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.555      ; 1.815      ;
; 0.975  ; control_fifo:inst2|leido[8]                                                                                                            ; control_fifo:inst2|leido[8]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.261      ;
; 0.977  ; control_fifo:inst2|leido[1]                                                                                                            ; control_fifo:inst2|leido[1]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.263      ;
; 0.979  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|p0addr                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]~2   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.265      ;
; 0.980  ; control_fifo:inst2|leido[4]                                                                                                            ; control_fifo:inst2|leido[4]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~14                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.267      ;
; 0.981  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~14                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.267      ;
; 0.990  ; control_fifo:inst2|EA[2]                                                                                                               ; control_fifo:inst2|EA[0]                                                                                                                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.276      ;
; 0.998  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[7]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[7]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.285      ;
; 0.999  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[11]              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[11]                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.286      ;
; 0.999  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]~4                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[6]                                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.284      ;
; 1.000  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[13]              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[13]                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.285      ;
; 1.001  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~22                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.287      ;
; 1.002  ; control_disparo:inst9|cuenta_180[0]                                                                                                    ; control_disparo:inst9|cuenta_180[0]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.288      ;
; 1.004  ; control_disparo:inst|cuenta_180[2]                                                                                                     ; control_disparo:inst|cuenta_180[2]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.290      ;
; 1.004  ; control_disparo:inst|cuenta_180[1]                                                                                                     ; control_disparo:inst|cuenta_180[1]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.290      ;
; 1.007  ; control_disparo:inst9|cuenta_180[2]                                                                                                    ; control_disparo:inst9|cuenta_180[2]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.293      ;
; 1.009  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.294      ;
; 1.011  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.297      ;
; 1.014  ; control_fifo:inst2|leido[1]                                                                                                            ; control_fifo:inst2|leido[4]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.555      ; 1.855      ;
; 1.015  ; control_disparo:inst|cuenta_180[4]                                                                                                     ; control_disparo:inst|cuenta_180[4]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.301      ;
; 1.016  ; control_disparo:inst|cuenta_180[6]                                                                                                     ; control_disparo:inst|cuenta_180[6]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; control_disparo:inst9|cuenta_180[6]                                                                                                    ; control_disparo:inst9|cuenta_180[6]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; control_disparo:inst9|cuenta_180[4]                                                                                                    ; control_disparo:inst9|cuenta_180[4]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.302      ;
; 1.019  ; control_fifo:inst2|leido[0]                                                                                                            ; control_fifo:inst2|leido[0]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; control_disparo:inst|cuenta_180[8]                                                                                                     ; control_disparo:inst|cuenta_180[8]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; control_fifo:inst2|leido[3]                                                                                                            ; control_fifo:inst2|leido[3]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.305      ;
; 1.020  ; control_fifo:inst2|leido[2]                                                                                                            ; control_fifo:inst2|leido[2]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.306      ;
; 1.021  ; control_fifo:inst2|leido[5]                                                                                                            ; control_fifo:inst2|leido[5]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.307      ;
; 1.022  ; control_fifo:inst2|leido[7]                                                                                                            ; control_fifo:inst2|leido[7]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.308      ;
; 1.023  ; control_fifo:inst2|leido[9]                                                                                                            ; control_fifo:inst2|leido[9]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.309      ;
; 1.054  ; control_fifo:inst2|leido[0]                                                                                                            ; control_fifo:inst2|leido[3]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.555      ; 1.895      ;
; 1.114  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~6                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                                                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.399      ;
; 1.117  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~16                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.403      ;
; 1.121  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~16                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.407      ;
; 1.124  ; control_disparo:inst9|EA[0]                                                                                                            ; control_disparo:inst9|EA[1]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.410      ;
; 1.129  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~23                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.415      ;
; 1.134  ; control_fifo:inst2|leido[0]                                                                                                            ; control_fifo:inst2|leido[4]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.555      ; 1.975      ;
; 1.138  ; control_fifo:inst2|EA[2]                                                                                                               ; control_fifo:inst2|EA[1]                                                                                                                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.424      ;
; 1.163  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[13]                                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.450      ;
; 1.176  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]~2                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.462      ;
; 1.180  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~16                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[10]                                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.467      ;
; 1.185  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~16                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[9]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.472      ;
; 1.188  ; control_fifo:inst2|leido[1]                                                                                                            ; control_fifo:inst2|leido[5]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.555      ; 2.029      ;
; 1.204  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~5                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[7]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.490      ;
; 1.223  ; control_fifo:inst2|leido[6]                                                                                                            ; control_fifo:inst2|leido[6]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.509      ;
; 1.228  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]~1 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0] ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.515      ;
; 1.235  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]~0                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[3]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.521      ;
; 1.236  ; control_disparo:inst9|cuenta_180[8]                                                                                                    ; control_disparo:inst9|EA[1]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.522      ;
; 1.250  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]~3                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[5]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.536      ;
; 1.262  ; control_disparo:inst9|EA[1]                                                                                                            ; control_disparo:inst9|EA[0]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.548      ;
; 1.263  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[9]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[9]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.550      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.227 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.119      ; 2.142      ;
; 0.094  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.119      ; 2.463      ;
; 0.118  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.114      ; 2.482      ;
; 0.120  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.119      ; 2.489      ;
; 0.127  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.115      ; 2.492      ;
; 0.131  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.111      ; 2.492      ;
; 0.157  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.114      ; 2.521      ;
; 0.343  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.115      ; 2.708      ;
; 0.380  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.111      ; 2.741      ;
; 0.384  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.107      ; 2.741      ;
; 0.402  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.115      ; 2.767      ;
; 0.422  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.094      ; 2.766      ;
; 0.423  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.115      ; 2.788      ;
; 0.429  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.113      ; 2.792      ;
; 0.435  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.114      ; 2.799      ;
; 0.441  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.119      ; 2.810      ;
; 0.441  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.119      ; 2.810      ;
; 0.443  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.107      ; 2.800      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen          ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]                                              ; wen          ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[9]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[9]                                              ; wen          ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[10] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[10]                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[11] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[11]                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.448  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.111      ; 2.809      ;
; 0.449  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.114      ; 2.813      ;
; 0.455  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.111      ; 2.816      ;
; 0.485  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.110      ; 2.845      ;
; 0.516  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.100      ; 2.866      ;
; 0.655  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.108      ; 3.013      ;
; 0.681  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.107      ; 3.038      ;
; 0.682  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.107      ; 3.039      ;
; 0.690  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.110      ; 3.050      ;
; 0.730  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.109      ; 3.089      ;
; 0.733  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.122      ; 3.105      ;
; 0.740  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.117      ; 3.107      ;
; 0.749  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.115      ; 3.114      ;
; 0.760  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.100      ; 3.110      ;
; 0.770  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.115      ; 3.135      ;
; 0.777  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|delayed_wrptr_g[0]                                                                    ; wen          ; wen         ; 0.000        ; 0.000      ; 1.063      ;
; 0.781  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.110      ; 3.141      ;
; 0.782  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.114      ; 3.146      ;
; 0.788  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.119      ; 3.157      ;
; 0.790  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.107      ; 3.147      ;
; 0.795  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.111      ; 3.156      ;
; 0.796  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.114      ; 3.160      ;
; 0.802  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.111      ; 3.163      ;
; 0.808  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.100      ; 3.158      ;
; 0.834  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.110      ; 3.194      ;
; 0.835  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.100      ; 3.185      ;
; 0.838  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.107      ; 3.195      ;
; 0.854  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.110      ; 3.214      ;
; 0.874  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.109      ; 3.233      ;
; 0.881  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.110      ; 3.241      ;
; 0.921  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.109      ; 3.280      ;
; 0.937  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.117      ; 3.304      ;
; 0.941  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.114      ; 3.305      ;
; 0.945  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.107      ; 3.302      ;
; 0.947  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.108      ; 3.305      ;
; 0.950  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 1.236      ;
; 0.969  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.101      ; 3.320      ;
; 0.973  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.107      ; 3.330      ;
; 0.997  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[9]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 1.283      ;
; 1.010  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.110      ; 3.370      ;
; 1.017  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[11] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 1.303      ;
; 1.024  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[10] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 1.310      ;
; 1.025  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen          ; wen         ; 0.000        ; 0.000      ; 1.311      ;
; 1.039  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.104      ; 3.393      ;
; 1.050  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.122      ; 3.422      ;
; 1.051  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.112      ; 3.413      ;
; 1.057  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.117      ; 3.424      ;
; 1.066  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.102      ; 3.418      ;
; 1.076  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.105      ; 3.431      ;
; 1.084  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.095      ; 3.429      ;
; 1.102  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.109      ; 3.461      ;
; 1.117  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.110      ; 3.477      ;
; 1.119  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen          ; wen         ; 0.000        ; 0.001      ; 1.406      ;
; 1.128  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.110      ; 3.488      ;
; 1.129  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.106      ; 3.485      ;
; 1.130  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|delayed_wrptr_g[4]                                                                    ; wen          ; wen         ; 0.000        ; -0.001     ; 1.415      ;
; 1.155  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.100      ; 3.505      ;
; 1.181  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen          ; wen         ; 0.000        ; -0.001     ; 1.466      ;
; 1.182  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.100      ; 3.532      ;
; 1.189  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|delayed_wrptr_g[7]                                                                    ; wen          ; wen         ; 0.000        ; 0.000      ; 1.475      ;
; 1.238  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.117      ; 3.605      ;
; 1.242  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.114      ; 3.606      ;
; 1.256  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.101      ; 3.607      ;
; 1.257  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen          ; wen         ; 0.000        ; 0.000      ; 1.543      ;
; 1.260  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; wen          ; wen         ; 0.000        ; -0.001     ; 1.545      ;
; 1.263  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[10]                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 1.549      ;
; 1.267  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen          ; wen         ; 0.000        ; 0.001      ; 1.554      ;
; 1.281  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|delayed_wrptr_g[12]                                                                   ; wen          ; wen         ; 0.000        ; 0.001      ; 1.568      ;
; 1.294  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.108      ; 3.652      ;
; 1.303  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[9]                                              ; wen          ; wen         ; 0.000        ; 0.000      ; 1.589      ;
; 1.320  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.107      ; 3.677      ;
; 1.328  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen          ; wen         ; 0.000        ; -0.001     ; 1.613      ;
; 1.330  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 1.616      ;
; 1.338  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 2.112      ; 3.700      ;
; 1.351  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 2.104      ; 3.705      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.615 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.901      ;
; 0.625 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.911      ;
; 0.766 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.052      ;
; 0.766 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.052      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[2]'                                                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.625 ; Retrasar_entrada_2:inst8|q0_Entrada ; Retrasar_entrada_2:inst8|q1_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.911      ;
; 0.761 ; Retrasar_entrada_2:inst8|q1_Entrada ; Retrasar_entrada_2:inst8|q2_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.047      ;
; 0.768 ; Retrasar_entrada_2:inst8|q2_Entrada ; Retrasar_entrada_2:inst8|q3_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.054      ;
+-------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.803 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]     ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 2.650      ;
; 7.803 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5          ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 2.650      ;
; 7.803 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0    ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 2.650      ;
; 7.803 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3    ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 2.650      ;
; 7.803 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2    ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 2.650      ;
; 7.803 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1    ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 2.650      ;
; 8.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|p0addr                                       ; ifclk        ; ifclk       ; 10.417       ; -0.003     ; 2.330      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]     ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]     ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]~0   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]~2   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]~3   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]~4   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~5   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~6   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~7   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~8  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~9  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
; 8.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~12 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.458      ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]     ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]     ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]~0   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]~2   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]~3   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]~4   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~5   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~6   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~7   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~8  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~9  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 11.588 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~12 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.458      ;
; 12.463 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|p0addr                                       ; ifclk        ; ifclk       ; -10.416      ; -0.003     ; 2.330      ;
; 12.782 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]     ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 2.650      ;
; 12.782 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5          ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 2.650      ;
; 12.782 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0    ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 2.650      ;
; 12.782 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3    ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 2.650      ;
; 12.782 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2    ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 2.650      ;
; 12.782 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1    ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 2.650      ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[2]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q0_Entrada           ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q1_Entrada           ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q2_Entrada           ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q3_Entrada           ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q0_Entrada           ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q1_Entrada           ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q2_Entrada           ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q3_Entrada           ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst4|altpll_component|_clk2~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst4|altpll_component|_clk2~clkctrl|outclk   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst4|altpll_component|_clk2~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst4|altpll_component|_clk2~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q3_Entrada|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; NBusy1        ; ifclk      ; 5.709 ; 5.709 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk      ; 5.518 ; 5.518 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk      ; 5.453 ; 5.453 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk      ; 5.892 ; 5.892 ; Rise       ; ifclk                             ;
; NBusy_Disp    ; ifclk      ; 4.380 ; 4.380 ; Rise       ; ifclk                             ;
; ren           ; ifclk      ; 9.322 ; 9.322 ; Rise       ; ifclk                             ;
; LLD           ; ifclk      ; 6.645 ; 6.645 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; LLD           ; ifclk      ; 6.210 ; 6.210 ; Rise       ; inst4|altpll_component|pll|clk[2] ;
; data_in1[*]   ; wen        ; 5.490 ; 5.490 ; Rise       ; wen                               ;
;  data_in1[0]  ; wen        ; 3.630 ; 3.630 ; Rise       ; wen                               ;
;  data_in1[1]  ; wen        ; 4.905 ; 4.905 ; Rise       ; wen                               ;
;  data_in1[2]  ; wen        ; 4.495 ; 4.495 ; Rise       ; wen                               ;
;  data_in1[3]  ; wen        ; 4.898 ; 4.898 ; Rise       ; wen                               ;
;  data_in1[4]  ; wen        ; 4.048 ; 4.048 ; Rise       ; wen                               ;
;  data_in1[5]  ; wen        ; 3.522 ; 3.522 ; Rise       ; wen                               ;
;  data_in1[6]  ; wen        ; 3.102 ; 3.102 ; Rise       ; wen                               ;
;  data_in1[7]  ; wen        ; 4.579 ; 4.579 ; Rise       ; wen                               ;
;  data_in1[8]  ; wen        ; 4.100 ; 4.100 ; Rise       ; wen                               ;
;  data_in1[9]  ; wen        ; 3.668 ; 3.668 ; Rise       ; wen                               ;
;  data_in1[10] ; wen        ; 4.775 ; 4.775 ; Rise       ; wen                               ;
;  data_in1[11] ; wen        ; 5.490 ; 5.490 ; Rise       ; wen                               ;
; data_in2[*]   ; wen        ; 4.879 ; 4.879 ; Rise       ; wen                               ;
;  data_in2[0]  ; wen        ; 3.195 ; 3.195 ; Rise       ; wen                               ;
;  data_in2[1]  ; wen        ; 4.879 ; 4.879 ; Rise       ; wen                               ;
;  data_in2[2]  ; wen        ; 4.294 ; 4.294 ; Rise       ; wen                               ;
;  data_in2[3]  ; wen        ; 4.655 ; 4.655 ; Rise       ; wen                               ;
;  data_in2[4]  ; wen        ; 4.532 ; 4.532 ; Rise       ; wen                               ;
;  data_in2[5]  ; wen        ; 4.366 ; 4.366 ; Rise       ; wen                               ;
;  data_in2[6]  ; wen        ; 4.622 ; 4.622 ; Rise       ; wen                               ;
;  data_in2[7]  ; wen        ; 4.823 ; 4.823 ; Rise       ; wen                               ;
;  data_in2[8]  ; wen        ; 4.423 ; 4.423 ; Rise       ; wen                               ;
;  data_in2[9]  ; wen        ; 3.744 ; 3.744 ; Rise       ; wen                               ;
;  data_in2[10] ; wen        ; 4.811 ; 4.811 ; Rise       ; wen                               ;
;  data_in2[11] ; wen        ; 4.537 ; 4.537 ; Rise       ; wen                               ;
+---------------+------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+---------------+------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+------------+--------+--------+------------+-----------------------------------+
; NBusy1        ; ifclk      ; -4.449 ; -4.449 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk      ; -4.258 ; -4.258 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk      ; -4.193 ; -4.193 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk      ; -4.632 ; -4.632 ; Rise       ; ifclk                             ;
; NBusy_Disp    ; ifclk      ; -3.272 ; -3.272 ; Rise       ; ifclk                             ;
; ren           ; ifclk      ; -4.093 ; -4.093 ; Rise       ; ifclk                             ;
; LLD           ; ifclk      ; -6.397 ; -6.397 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; LLD           ; ifclk      ; -5.962 ; -5.962 ; Rise       ; inst4|altpll_component|pll|clk[2] ;
; data_in1[*]   ; wen        ; -2.465 ; -2.465 ; Rise       ; wen                               ;
;  data_in1[0]  ; wen        ; -3.327 ; -3.327 ; Rise       ; wen                               ;
;  data_in1[1]  ; wen        ; -4.605 ; -4.605 ; Rise       ; wen                               ;
;  data_in1[2]  ; wen        ; -4.179 ; -4.179 ; Rise       ; wen                               ;
;  data_in1[3]  ; wen        ; -4.563 ; -4.563 ; Rise       ; wen                               ;
;  data_in1[4]  ; wen        ; -3.400 ; -3.400 ; Rise       ; wen                               ;
;  data_in1[5]  ; wen        ; -2.852 ; -2.852 ; Rise       ; wen                               ;
;  data_in1[6]  ; wen        ; -2.465 ; -2.465 ; Rise       ; wen                               ;
;  data_in1[7]  ; wen        ; -4.282 ; -4.282 ; Rise       ; wen                               ;
;  data_in1[8]  ; wen        ; -3.451 ; -3.451 ; Rise       ; wen                               ;
;  data_in1[9]  ; wen        ; -3.337 ; -3.337 ; Rise       ; wen                               ;
;  data_in1[10] ; wen        ; -4.481 ; -4.481 ; Rise       ; wen                               ;
;  data_in1[11] ; wen        ; -5.118 ; -5.118 ; Rise       ; wen                               ;
; data_in2[*]   ; wen        ; -2.892 ; -2.892 ; Rise       ; wen                               ;
;  data_in2[0]  ; wen        ; -2.892 ; -2.892 ; Rise       ; wen                               ;
;  data_in2[1]  ; wen        ; -4.579 ; -4.579 ; Rise       ; wen                               ;
;  data_in2[2]  ; wen        ; -3.978 ; -3.978 ; Rise       ; wen                               ;
;  data_in2[3]  ; wen        ; -4.320 ; -4.320 ; Rise       ; wen                               ;
;  data_in2[4]  ; wen        ; -3.884 ; -3.884 ; Rise       ; wen                               ;
;  data_in2[5]  ; wen        ; -3.696 ; -3.696 ; Rise       ; wen                               ;
;  data_in2[6]  ; wen        ; -3.985 ; -3.985 ; Rise       ; wen                               ;
;  data_in2[7]  ; wen        ; -4.526 ; -4.526 ; Rise       ; wen                               ;
;  data_in2[8]  ; wen        ; -3.774 ; -3.774 ; Rise       ; wen                               ;
;  data_in2[9]  ; wen        ; -3.413 ; -3.413 ; Rise       ; wen                               ;
;  data_in2[10] ; wen        ; -4.517 ; -4.517 ; Rise       ; wen                               ;
;  data_in2[11] ; wen        ; -4.165 ; -4.165 ; Rise       ; wen                               ;
+---------------+------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; NGate      ; ifclk      ; 9.738  ; 9.738  ; Rise       ; ifclk           ;
; NGate_Disp ; ifclk      ; 7.672  ; 7.672  ; Rise       ; ifclk           ;
; NRead1     ; ifclk      ; 12.982 ; 12.982 ; Rise       ; ifclk           ;
; NRead2     ; ifclk      ; 13.491 ; 13.491 ; Rise       ; ifclk           ;
; NRead3     ; ifclk      ; 11.891 ; 11.891 ; Rise       ; ifclk           ;
; NconvStart ; ifclk      ; 8.577  ; 8.577  ; Rise       ; ifclk           ;
; fd[*]      ; ifclk      ; 12.529 ; 12.529 ; Rise       ; ifclk           ;
;  fd[0]     ; ifclk      ; 10.498 ; 10.498 ; Rise       ; ifclk           ;
;  fd[1]     ; ifclk      ; 10.734 ; 10.734 ; Rise       ; ifclk           ;
;  fd[2]     ; ifclk      ; 10.557 ; 10.557 ; Rise       ; ifclk           ;
;  fd[3]     ; ifclk      ; 10.786 ; 10.786 ; Rise       ; ifclk           ;
;  fd[4]     ; ifclk      ; 10.123 ; 10.123 ; Rise       ; ifclk           ;
;  fd[5]     ; ifclk      ; 9.920  ; 9.920  ; Rise       ; ifclk           ;
;  fd[6]     ; ifclk      ; 10.061 ; 10.061 ; Rise       ; ifclk           ;
;  fd[7]     ; ifclk      ; 11.072 ; 11.072 ; Rise       ; ifclk           ;
;  fd[8]     ; ifclk      ; 10.775 ; 10.775 ; Rise       ; ifclk           ;
;  fd[9]     ; ifclk      ; 11.322 ; 11.322 ; Rise       ; ifclk           ;
;  fd[10]    ; ifclk      ; 10.856 ; 10.856 ; Rise       ; ifclk           ;
;  fd[11]    ; ifclk      ; 12.210 ; 12.210 ; Rise       ; ifclk           ;
;  fd[12]    ; ifclk      ; 12.529 ; 12.529 ; Rise       ; ifclk           ;
;  fd[13]    ; ifclk      ; 11.479 ; 11.479 ; Rise       ; ifclk           ;
;  fd[14]    ; ifclk      ; 11.819 ; 11.819 ; Rise       ; ifclk           ;
;  fd[15]    ; ifclk      ; 11.758 ; 11.758 ; Rise       ; ifclk           ;
; IO_G16     ; wen        ; 11.651 ; 11.651 ; Rise       ; wen             ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; NGate      ; ifclk      ; 8.314  ; 8.314  ; Rise       ; ifclk           ;
; NGate_Disp ; ifclk      ; 7.340  ; 7.340  ; Rise       ; ifclk           ;
; NRead1     ; ifclk      ; 10.982 ; 10.982 ; Rise       ; ifclk           ;
; NRead2     ; ifclk      ; 11.879 ; 11.879 ; Rise       ; ifclk           ;
; NRead3     ; ifclk      ; 10.388 ; 10.388 ; Rise       ; ifclk           ;
; NconvStart ; ifclk      ; 8.577  ; 8.577  ; Rise       ; ifclk           ;
; fd[*]      ; ifclk      ; 9.318  ; 9.318  ; Rise       ; ifclk           ;
;  fd[0]     ; ifclk      ; 9.318  ; 9.318  ; Rise       ; ifclk           ;
;  fd[1]     ; ifclk      ; 10.265 ; 10.265 ; Rise       ; ifclk           ;
;  fd[2]     ; ifclk      ; 9.936  ; 9.936  ; Rise       ; ifclk           ;
;  fd[3]     ; ifclk      ; 9.650  ; 9.650  ; Rise       ; ifclk           ;
;  fd[4]     ; ifclk      ; 9.401  ; 9.401  ; Rise       ; ifclk           ;
;  fd[5]     ; ifclk      ; 9.348  ; 9.348  ; Rise       ; ifclk           ;
;  fd[6]     ; ifclk      ; 9.850  ; 9.850  ; Rise       ; ifclk           ;
;  fd[7]     ; ifclk      ; 9.833  ; 9.833  ; Rise       ; ifclk           ;
;  fd[8]     ; ifclk      ; 10.601 ; 10.601 ; Rise       ; ifclk           ;
;  fd[9]     ; ifclk      ; 11.131 ; 11.131 ; Rise       ; ifclk           ;
;  fd[10]    ; ifclk      ; 10.053 ; 10.053 ; Rise       ; ifclk           ;
;  fd[11]    ; ifclk      ; 11.435 ; 11.435 ; Rise       ; ifclk           ;
;  fd[12]    ; ifclk      ; 11.295 ; 11.295 ; Rise       ; ifclk           ;
;  fd[13]    ; ifclk      ; 10.531 ; 10.531 ; Rise       ; ifclk           ;
;  fd[14]    ; ifclk      ; 11.253 ; 11.253 ; Rise       ; ifclk           ;
;  fd[15]    ; ifclk      ; 9.557  ; 9.557  ; Rise       ; ifclk           ;
; IO_G16     ; wen        ; 11.496 ; 11.496 ; Rise       ; wen             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; wen                               ; -1.457 ; -419.674      ;
; ifclk                             ; 2.276  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 9.552  ; 0.000         ;
; inst4|altpll_component|pll|clk[2] ; 19.551 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -1.582 ; -3.161        ;
; wen                               ; -0.573 ; -6.374        ;
; inst4|altpll_component|pll|clk[1] ; 0.239  ; 0.000         ;
; inst4|altpll_component|pll|clk[2] ; 0.245  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.237 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 10.998 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; wen                               ; -1.880 ; -1863.022     ;
; inst4|altpll_component|pll|clk[1] ; 3.999  ; 0.000         ;
; ifclk                             ; 8.036  ; 0.000         ;
; inst4|altpll_component|pll|clk[2] ; 8.999  ; 0.000         ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; wen          ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; wen          ; wen         ; 1.000        ; 0.053      ; 2.129      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; wen          ; wen         ; 1.000        ; 0.055      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_we_reg         ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0    ; wen          ; wen         ; 1.000        ; 0.060      ; 2.129      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1   ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2   ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg3   ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4   ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5   ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg6   ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg7   ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg8   ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg9   ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg10  ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|cmpr_936:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM65                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg11  ; wen          ; wen         ; 1.000        ; 0.062      ; 2.131      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_we_reg        ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0   ; wen          ; wen         ; 1.000        ; 0.057      ; 2.099      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg0  ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg1  ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg2  ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg3  ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg4  ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg5  ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg6  ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg7  ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg8  ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg9  ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg10 ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg11 ; wen          ; wen         ; 1.000        ; 0.059      ; 2.101      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; wen          ; wen         ; 1.000        ; 0.052      ; 2.071      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; wen          ; wen         ; 1.000        ; 0.054      ; 2.073      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_we_reg         ; wen          ; wen         ; 1.000        ; 0.061      ; 2.073      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0    ; wen          ; wen         ; 1.000        ; 0.059      ; 2.071      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; wen          ; wen         ; 1.000        ; 0.061      ; 2.073      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1   ; wen          ; wen         ; 1.000        ; 0.061      ; 2.073      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2   ; wen          ; wen         ; 1.000        ; 0.061      ; 2.073      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg3   ; wen          ; wen         ; 1.000        ; 0.061      ; 2.073      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4   ; wen          ; wen         ; 1.000        ; 0.061      ; 2.073      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5   ; wen          ; wen         ; 1.000        ; 0.061      ; 2.073      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg6   ; wen          ; wen         ; 1.000        ; 0.061      ; 2.073      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg7   ; wen          ; wen         ; 1.000        ; 0.061      ; 2.073      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg8   ; wen          ; wen         ; 1.000        ; 0.061      ; 2.073      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg9   ; wen          ; wen         ; 1.000        ; 0.061      ; 2.073      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 2.276  ; Retrasar_entrada:inst3|q4_Entrada                                                                           ; control_disparo:inst|EA[0]                                                                                                                             ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.835        ; 2.059      ; 0.650      ;
; 2.276  ; Retrasar_entrada_2:inst8|q3_Entrada                                                                         ; control_disparo:inst9|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[2] ; ifclk       ; 0.834        ; 2.060      ; 0.650      ;
; 17.412 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28                     ; ifclk                             ; ifclk       ; 20.833       ; 0.028      ; 3.448      ;
; 17.443 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28                     ; ifclk                             ; ifclk       ; 20.833       ; 0.028      ; 3.417      ;
; 17.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28                     ; ifclk                             ; ifclk       ; 20.833       ; 0.027      ; 3.414      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.435      ;
; 17.456 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.041      ; 3.417      ;
; 17.468 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.047      ; 3.411      ;
; 17.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~20 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.041      ; 3.395      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.401      ;
; 17.481 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.052      ; 3.403      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.398      ;
; 17.490 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~20 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.047      ; 3.389      ;
; 17.503 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~20 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.052      ; 3.381      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.374      ;
; 17.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~22 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.041      ; 3.359      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 3.360      ;
; 17.519 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ; ifclk                             ; ifclk       ; 20.833       ; 0.035      ; 3.348      ;
; 17.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.042      ; 3.351      ;
; 17.524 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8                      ; ifclk                             ; ifclk       ; 20.833       ; 0.034      ; 3.342      ;
; 17.526 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~22 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.047      ; 3.353      ;
; 17.528 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28                     ; ifclk                             ; ifclk       ; 20.833       ; 0.028      ; 3.332      ;
; 17.539 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~22 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.052      ; 3.345      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.340      ;
; 17.542 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20                     ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.338      ;
; 17.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30                     ; ifclk                             ; ifclk       ; 20.833       ; 0.039      ; 3.328      ;
; 17.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22                     ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 3.339      ;
; 17.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.337      ;
; 17.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.337      ;
; 17.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.337      ;
; 17.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.337      ;
; 17.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.337      ;
; 17.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.337      ;
; 17.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.337      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 9.552 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 9.999        ; 0.000      ; 0.479      ;
; 9.552 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 9.999        ; 0.000      ; 0.479      ;
; 9.635 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 9.999        ; 0.000      ; 0.396      ;
; 9.640 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 9.999        ; 0.000      ; 0.391      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[2]'                                                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 19.551 ; Retrasar_entrada_2:inst8|q2_Entrada ; Retrasar_entrada_2:inst8|q3_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 19.999       ; 0.000      ; 0.480      ;
; 19.555 ; Retrasar_entrada_2:inst8|q1_Entrada ; Retrasar_entrada_2:inst8|q2_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 19.999       ; 0.000      ; 0.476      ;
; 19.634 ; Retrasar_entrada_2:inst8|q0_Entrada ; Retrasar_entrada_2:inst8|q1_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 19.999       ; 0.000      ; 0.397      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.582 ; Retrasar_entrada:inst3|q4_Entrada                                                                                                      ; control_disparo:inst|EA[0]                                                                                                               ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.021        ; 2.059      ; 0.650      ;
; -1.579 ; Retrasar_entrada_2:inst8|q3_Entrada                                                                                                    ; control_disparo:inst9|EA[0]                                                                                                              ; inst4|altpll_component|pll|clk[2] ; ifclk       ; 0.017        ; 2.060      ; 0.650      ;
; 0.215  ; control_fifo:inst2|EA[2]                                                                                                               ; control_fifo:inst2|EA[2]                                                                                                                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; control_fifo:inst2|EA[1]                                                                                                               ; control_fifo:inst2|EA[1]                                                                                                                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; control_disparo:inst|EA[1]                                                                                                             ; control_disparo:inst|EA[1]                                                                                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[0]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[0]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[8]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[8]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.388      ;
; 0.239  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[2]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[2]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[6]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[6]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[10]              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[10]                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[12]              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[12]                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; control_disparo:inst9|cuenta_180[8]                                                                                                    ; control_disparo:inst9|cuenta_180[8]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.393      ;
; 0.256  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~23                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.408      ;
; 0.297  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.449      ;
; 0.297  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.449      ;
; 0.305  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~22                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[3]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.457      ;
; 0.307  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[4]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[4]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.459      ;
; 0.310  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.462      ;
; 0.318  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0] ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.471      ;
; 0.324  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~8                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[10]                                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.476      ;
; 0.325  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~7                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[9]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.477      ;
; 0.327  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[1]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[1]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~9                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[11]                                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.479      ;
; 0.333  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~23                              ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.486      ;
; 0.336  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]~1                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.489      ;
; 0.336  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[2]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.489      ;
; 0.338  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~18                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[7]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.490      ;
; 0.354  ; control_disparo:inst9|cuenta_180[1]                                                                                                    ; control_disparo:inst9|cuenta_180[1]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; control_disparo:inst|cuenta_180[3]                                                                                                     ; control_disparo:inst|cuenta_180[3]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; control_disparo:inst|cuenta_180[0]                                                                                                     ; control_disparo:inst|cuenta_180[0]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; control_disparo:inst9|cuenta_180[3]                                                                                                    ; control_disparo:inst9|cuenta_180[3]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; control_disparo:inst|cuenta_180[5]                                                                                                     ; control_disparo:inst|cuenta_180[5]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; control_disparo:inst|cuenta_180[7]                                                                                                     ; control_disparo:inst|cuenta_180[7]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; control_disparo:inst9|cuenta_180[7]                                                                                                    ; control_disparo:inst9|cuenta_180[7]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; control_disparo:inst9|cuenta_180[5]                                                                                                    ; control_disparo:inst9|cuenta_180[5]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]~1                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[3]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.511      ;
; 0.362  ; control_fifo:inst2|leido[8]                                                                                                            ; control_fifo:inst2|leido[8]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; control_fifo:inst2|leido[1]                                                                                                            ; control_fifo:inst2|leido[1]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; control_disparo:inst9|cuenta_180[0]                                                                                                    ; control_disparo:inst9|cuenta_180[0]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; control_fifo:inst2|leido[4]                                                                                                            ; control_fifo:inst2|leido[4]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; control_disparo:inst|cuenta_180[2]                                                                                                     ; control_disparo:inst|cuenta_180[2]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; control_disparo:inst|cuenta_180[1]                                                                                                     ; control_disparo:inst|cuenta_180[1]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]~0   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; control_disparo:inst9|cuenta_180[2]                                                                                                    ; control_disparo:inst9|cuenta_180[2]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~14                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|p0addr                                                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]~2   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~14                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; control_disparo:inst|cuenta_180[6]                                                                                                     ; control_disparo:inst|cuenta_180[6]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; control_disparo:inst|cuenta_180[4]                                                                                                     ; control_disparo:inst|cuenta_180[4]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; control_disparo:inst9|cuenta_180[4]                                                                                                    ; control_disparo:inst9|cuenta_180[4]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; control_disparo:inst|cuenta_180[8]                                                                                                     ; control_disparo:inst|cuenta_180[8]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; control_disparo:inst9|cuenta_180[6]                                                                                                    ; control_disparo:inst9|cuenta_180[6]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; control_fifo:inst2|leido[0]                                                                                                            ; control_fifo:inst2|leido[0]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; control_fifo:inst2|leido[2]                                                                                                            ; control_fifo:inst2|leido[2]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; control_fifo:inst2|leido[3]                                                                                                            ; control_fifo:inst2|leido[3]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; control_fifo:inst2|leido[7]                                                                                                            ; control_fifo:inst2|leido[7]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; control_fifo:inst2|leido[5]                                                                                                            ; control_fifo:inst2|leido[5]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; control_fifo:inst2|leido[9]                                                                                                            ; control_fifo:inst2|leido[9]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.530      ;
; 0.383  ; control_fifo:inst2|EA[2]                                                                                                               ; control_fifo:inst2|EA[0]                                                                                                                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.535      ;
; 0.385  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.537      ;
; 0.385  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~22                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.537      ;
; 0.397  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]~4                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[6]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.549      ;
; 0.410  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[7]               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[7]                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.562      ;
; 0.412  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[11]              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[11]                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.564      ;
; 0.412  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe6a[13]              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[13]                ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.563      ;
; 0.413  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[1]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.565      ;
; 0.419  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~16                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.571      ;
; 0.423  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~16                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.575      ;
; 0.436  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~6                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[8]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.588      ;
; 0.438  ; control_disparo:inst|EA[1]                                                                                                             ; control_disparo:inst|EA[0]                                                                                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.180      ; 0.770      ;
; 0.443  ; control_disparo:inst9|EA[0]                                                                                                            ; control_disparo:inst9|EA[1]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.595      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]~1 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0] ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.598      ;
; 0.446  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~23                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~21                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.598      ;
; 0.446  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]~2                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[4]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.599      ;
; 0.446  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~16                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[9]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.599      ;
; 0.447  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~16                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[10]                                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.600      ;
; 0.449  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~5                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[7]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.602      ;
; 0.453  ; control_fifo:inst2|leido[6]                                                                                                            ; control_fifo:inst2|leido[6]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.605      ;
; 0.455  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]~0                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[3]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.608      ;
; 0.461  ; control_disparo:inst9|cuenta_180[8]                                                                                                    ; control_disparo:inst9|EA[1]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.613      ;
; 0.462  ; control_fifo:inst2|EA[2]                                                                                                               ; control_fifo:inst2|EA[1]                                                                                                                 ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.614      ;
; 0.463  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]~3                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[5]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.616      ;
; 0.464  ; control_disparo:inst9|EA[1]                                                                                                            ; control_disparo:inst9|EA[0]                                                                                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.616      ;
; 0.467  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~13                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[13]                                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.620      ;
; 0.476  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~19                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|rdptr_g[7]                                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.002      ; 0.630      ;
; 0.494  ; control_disparo:inst|cuenta_180[0]                                                                                                     ; control_disparo:inst|cuenta_180[1]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; control_disparo:inst9|cuenta_180[3]                                                                                                    ; control_disparo:inst9|cuenta_180[4]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.646      ;
; 0.496  ; control_disparo:inst9|cuenta_180[7]                                                                                                    ; control_disparo:inst9|cuenta_180[8]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; control_disparo:inst|cuenta_180[5]                                                                                                     ; control_disparo:inst|cuenta_180[6]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; control_disparo:inst|cuenta_180[7]                                                                                                     ; control_disparo:inst|cuenta_180[8]                                                                                                       ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; control_disparo:inst9|cuenta_180[5]                                                                                                    ; control_disparo:inst9|cuenta_180[6]                                                                                                      ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.648      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.573 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.294      ; 0.859      ;
; -0.458 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.294      ; 0.974      ;
; -0.442 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.294      ; 0.990      ;
; -0.434 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.290      ; 0.994      ;
; -0.422 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.008      ;
; -0.422 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.287      ; 1.003      ;
; -0.403 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.290      ; 1.025      ;
; -0.361 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.069      ;
; -0.348 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.082      ;
; -0.341 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.294      ; 1.091      ;
; -0.330 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.287      ; 1.095      ;
; -0.329 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.101      ;
; -0.327 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.294      ; 1.105      ;
; -0.325 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.283      ; 1.096      ;
; -0.322 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.290      ; 1.106      ;
; -0.314 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.290      ; 1.114      ;
; -0.312 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.283      ; 1.109      ;
; -0.310 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.287      ; 1.115      ;
; -0.303 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.287      ; 1.122      ;
; -0.272 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.286      ; 1.152      ;
; -0.253 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.278      ; 1.163      ;
; -0.231 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.199      ;
; -0.227 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.274      ; 1.185      ;
; -0.222 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.289      ; 1.205      ;
; -0.212 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.218      ;
; -0.210 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.294      ; 1.222      ;
; -0.205 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.290      ; 1.223      ;
; -0.197 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.290      ; 1.231      ;
; -0.195 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.283      ; 1.226      ;
; -0.193 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.287      ; 1.232      ;
; -0.190 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.297      ; 1.245      ;
; -0.188 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.242      ;
; -0.186 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.287      ; 1.239      ;
; -0.184 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.283      ; 1.237      ;
; -0.179 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.286      ; 1.245      ;
; -0.177 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.286      ; 1.247      ;
; -0.175 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.278      ; 1.241      ;
; -0.164 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.286      ; 1.260      ;
; -0.164 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.278      ; 1.252      ;
; -0.160 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.288      ; 1.266      ;
; -0.153 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.284      ; 1.269      ;
; -0.148 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.278      ; 1.268      ;
; -0.127 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.283      ; 1.294      ;
; -0.118 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.286      ; 1.306      ;
; -0.114 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.288      ; 1.312      ;
; -0.088 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.286      ; 1.336      ;
; -0.081 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.289      ; 1.346      ;
; -0.079 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.283      ; 1.342      ;
; -0.078 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.297      ; 1.357      ;
; -0.076 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.290      ; 1.352      ;
; -0.076 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.354      ;
; -0.072 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.286      ; 1.352      ;
; -0.070 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.360      ;
; -0.068 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.288      ; 1.358      ;
; -0.064 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.284      ; 1.358      ;
; -0.062 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.286      ; 1.362      ;
; -0.049 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.279      ; 1.368      ;
; -0.047 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.278      ; 1.369      ;
; -0.031 ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.278      ; 1.385      ;
; -0.024 ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.289      ; 1.403      ;
; -0.012 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.281      ; 1.407      ;
; -0.005 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.280      ; 1.413      ;
; -0.004 ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.289      ; 1.423      ;
; 0.014  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.275      ; 1.427      ;
; 0.014  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.282      ; 1.434      ;
; 0.017  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.287      ; 1.442      ;
; 0.021  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.290      ; 1.449      ;
; 0.024  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.289      ; 1.451      ;
; 0.027  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.457      ;
; 0.029  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.286      ; 1.453      ;
; 0.030  ; control_fifo:inst2|EA[0]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.283      ; 1.451      ;
; 0.035  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.279      ; 1.452      ;
; 0.039  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.297      ; 1.474      ;
; 0.041  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.471      ;
; 0.053  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.284      ; 1.475      ;
; 0.080  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.289      ; 1.507      ;
; 0.095  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.281      ; 1.514      ;
; 0.110  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.280      ; 1.528      ;
; 0.121  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.275      ; 1.534      ;
; 0.122  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.287      ; 1.547      ;
; 0.129  ; control_fifo:inst2|EA[2]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.282      ; 1.549      ;
; 0.135  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.283      ; 1.556      ;
; 0.138  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.290      ; 1.566      ;
; 0.144  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.292      ; 1.574      ;
; 0.152  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.279      ; 1.569      ;
; 0.197  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.289      ; 1.624      ;
; 0.212  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.281      ; 1.631      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen          ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]                                              ; wen          ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[9]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[9]                                              ; wen          ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[10] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[10]                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[11] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[11]                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.227  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; ifclk        ; wen         ; 0.000        ; 1.280      ; 1.645      ;
; 0.238  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.275      ; 1.651      ;
; 0.246  ; control_fifo:inst2|EA[1]                                                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; ifclk        ; wen         ; 0.000        ; 1.282      ; 1.666      ;
; 0.327  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|delayed_wrptr_g[0]                                                                    ; wen          ; wen         ; 0.000        ; 0.000      ; 0.479      ;
; 0.372  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[9]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                             ; wen          ; wen         ; 0.000        ; 0.000      ; 0.525      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.239 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.244 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.327 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.479      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[2]'                                                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.245 ; Retrasar_entrada_2:inst8|q0_Entrada ; Retrasar_entrada_2:inst8|q1_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.324 ; Retrasar_entrada_2:inst8|q1_Entrada ; Retrasar_entrada_2:inst8|q2_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.328 ; Retrasar_entrada_2:inst8|q2_Entrada ; Retrasar_entrada_2:inst8|q3_Entrada ; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
+-------+-------------------------------------+-------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.237 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]     ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.211      ;
; 9.237 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5          ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.211      ;
; 9.237 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.211      ;
; 9.237 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.211      ;
; 9.237 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.211      ;
; 9.237 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.211      ;
; 9.380 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|p0addr                                       ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 1.067      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]     ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]     ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]~0   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]~2   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]~3   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]~4   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~5   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~6   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~7   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~8  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~9  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~12 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]     ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]     ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]~0   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]~2   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]~3   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]~4   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~5   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~6   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~7   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~8  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~9  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~12 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 11.333 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|p0addr                                       ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 1.067      ;
; 11.476 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]     ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.211      ;
; 11.476 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5          ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.211      ;
; 11.476 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.211      ;
; 11.476 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.211      ;
; 11.476 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.211      ;
; 11.476 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.211      ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_fnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[2]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q0_Entrada           ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q1_Entrada           ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q2_Entrada           ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q3_Entrada           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q0_Entrada           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q1_Entrada           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q2_Entrada           ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; Retrasar_entrada_2:inst8|q3_Entrada           ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst4|altpll_component|_clk2~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst4|altpll_component|_clk2~clkctrl|outclk   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst4|altpll_component|_clk2~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst4|altpll_component|_clk2~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[2] ; Rise       ; inst8|q3_Entrada|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; NBusy1        ; ifclk      ; 2.842 ; 2.842 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk      ; 2.733 ; 2.733 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk      ; 2.726 ; 2.726 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk      ; 2.885 ; 2.885 ; Rise       ; ifclk                             ;
; NBusy_Disp    ; ifclk      ; 1.907 ; 1.907 ; Rise       ; ifclk                             ;
; ren           ; ifclk      ; 3.984 ; 3.984 ; Rise       ; ifclk                             ;
; LLD           ; ifclk      ; 3.862 ; 3.862 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; LLD           ; ifclk      ; 3.660 ; 3.660 ; Rise       ; inst4|altpll_component|pll|clk[2] ;
; data_in1[*]   ; wen        ; 2.422 ; 2.422 ; Rise       ; wen                               ;
;  data_in1[0]  ; wen        ; 1.644 ; 1.644 ; Rise       ; wen                               ;
;  data_in1[1]  ; wen        ; 2.155 ; 2.155 ; Rise       ; wen                               ;
;  data_in1[2]  ; wen        ; 1.956 ; 1.956 ; Rise       ; wen                               ;
;  data_in1[3]  ; wen        ; 2.171 ; 2.171 ; Rise       ; wen                               ;
;  data_in1[4]  ; wen        ; 1.760 ; 1.760 ; Rise       ; wen                               ;
;  data_in1[5]  ; wen        ; 1.543 ; 1.543 ; Rise       ; wen                               ;
;  data_in1[6]  ; wen        ; 1.346 ; 1.346 ; Rise       ; wen                               ;
;  data_in1[7]  ; wen        ; 1.950 ; 1.950 ; Rise       ; wen                               ;
;  data_in1[8]  ; wen        ; 1.790 ; 1.790 ; Rise       ; wen                               ;
;  data_in1[9]  ; wen        ; 1.630 ; 1.630 ; Rise       ; wen                               ;
;  data_in1[10] ; wen        ; 2.081 ; 2.081 ; Rise       ; wen                               ;
;  data_in1[11] ; wen        ; 2.422 ; 2.422 ; Rise       ; wen                               ;
; data_in2[*]   ; wen        ; 2.126 ; 2.126 ; Rise       ; wen                               ;
;  data_in2[0]  ; wen        ; 1.403 ; 1.403 ; Rise       ; wen                               ;
;  data_in2[1]  ; wen        ; 2.126 ; 2.126 ; Rise       ; wen                               ;
;  data_in2[2]  ; wen        ; 1.935 ; 1.935 ; Rise       ; wen                               ;
;  data_in2[3]  ; wen        ; 2.062 ; 2.062 ; Rise       ; wen                               ;
;  data_in2[4]  ; wen        ; 1.988 ; 1.988 ; Rise       ; wen                               ;
;  data_in2[5]  ; wen        ; 1.941 ; 1.941 ; Rise       ; wen                               ;
;  data_in2[6]  ; wen        ; 2.029 ; 2.029 ; Rise       ; wen                               ;
;  data_in2[7]  ; wen        ; 2.094 ; 2.094 ; Rise       ; wen                               ;
;  data_in2[8]  ; wen        ; 1.980 ; 1.980 ; Rise       ; wen                               ;
;  data_in2[9]  ; wen        ; 1.688 ; 1.688 ; Rise       ; wen                               ;
;  data_in2[10] ; wen        ; 2.118 ; 2.118 ; Rise       ; wen                               ;
;  data_in2[11] ; wen        ; 2.021 ; 2.021 ; Rise       ; wen                               ;
+---------------+------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+---------------+------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+------------+--------+--------+------------+-----------------------------------+
; NBusy1        ; ifclk      ; -1.975 ; -1.975 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk      ; -1.866 ; -1.866 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk      ; -1.859 ; -1.859 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk      ; -2.018 ; -2.018 ; Rise       ; ifclk                             ;
; NBusy_Disp    ; ifclk      ; -1.488 ; -1.488 ; Rise       ; ifclk                             ;
; ren           ; ifclk      ; -1.882 ; -1.882 ; Rise       ; ifclk                             ;
; LLD           ; ifclk      ; -3.742 ; -3.742 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; LLD           ; ifclk      ; -3.540 ; -3.540 ; Rise       ; inst4|altpll_component|pll|clk[2] ;
; data_in1[*]   ; wen        ; -1.076 ; -1.076 ; Rise       ; wen                               ;
;  data_in1[0]  ; wen        ; -1.493 ; -1.493 ; Rise       ; wen                               ;
;  data_in1[1]  ; wen        ; -1.997 ; -1.997 ; Rise       ; wen                               ;
;  data_in1[2]  ; wen        ; -1.793 ; -1.793 ; Rise       ; wen                               ;
;  data_in1[3]  ; wen        ; -2.006 ; -2.006 ; Rise       ; wen                               ;
;  data_in1[4]  ; wen        ; -1.471 ; -1.471 ; Rise       ; wen                               ;
;  data_in1[5]  ; wen        ; -1.249 ; -1.249 ; Rise       ; wen                               ;
;  data_in1[6]  ; wen        ; -1.076 ; -1.076 ; Rise       ; wen                               ;
;  data_in1[7]  ; wen        ; -1.809 ; -1.809 ; Rise       ; wen                               ;
;  data_in1[8]  ; wen        ; -1.501 ; -1.501 ; Rise       ; wen                               ;
;  data_in1[9]  ; wen        ; -1.455 ; -1.455 ; Rise       ; wen                               ;
;  data_in1[10] ; wen        ; -1.936 ; -1.936 ; Rise       ; wen                               ;
;  data_in1[11] ; wen        ; -2.238 ; -2.238 ; Rise       ; wen                               ;
; data_in2[*]   ; wen        ; -1.252 ; -1.252 ; Rise       ; wen                               ;
;  data_in2[0]  ; wen        ; -1.252 ; -1.252 ; Rise       ; wen                               ;
;  data_in2[1]  ; wen        ; -1.968 ; -1.968 ; Rise       ; wen                               ;
;  data_in2[2]  ; wen        ; -1.772 ; -1.772 ; Rise       ; wen                               ;
;  data_in2[3]  ; wen        ; -1.897 ; -1.897 ; Rise       ; wen                               ;
;  data_in2[4]  ; wen        ; -1.699 ; -1.699 ; Rise       ; wen                               ;
;  data_in2[5]  ; wen        ; -1.647 ; -1.647 ; Rise       ; wen                               ;
;  data_in2[6]  ; wen        ; -1.759 ; -1.759 ; Rise       ; wen                               ;
;  data_in2[7]  ; wen        ; -1.953 ; -1.953 ; Rise       ; wen                               ;
;  data_in2[8]  ; wen        ; -1.691 ; -1.691 ; Rise       ; wen                               ;
;  data_in2[9]  ; wen        ; -1.513 ; -1.513 ; Rise       ; wen                               ;
;  data_in2[10] ; wen        ; -1.973 ; -1.973 ; Rise       ; wen                               ;
;  data_in2[11] ; wen        ; -1.837 ; -1.837 ; Rise       ; wen                               ;
+---------------+------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; NGate      ; ifclk      ; 4.445 ; 4.445 ; Rise       ; ifclk           ;
; NGate_Disp ; ifclk      ; 3.975 ; 3.975 ; Rise       ; ifclk           ;
; NRead1     ; ifclk      ; 5.597 ; 5.597 ; Rise       ; ifclk           ;
; NRead2     ; ifclk      ; 5.922 ; 5.922 ; Rise       ; ifclk           ;
; NRead3     ; ifclk      ; 5.233 ; 5.233 ; Rise       ; ifclk           ;
; NconvStart ; ifclk      ; 3.994 ; 3.994 ; Rise       ; ifclk           ;
; fd[*]      ; ifclk      ; 6.087 ; 6.087 ; Rise       ; ifclk           ;
;  fd[0]     ; ifclk      ; 5.123 ; 5.123 ; Rise       ; ifclk           ;
;  fd[1]     ; ifclk      ; 5.228 ; 5.228 ; Rise       ; ifclk           ;
;  fd[2]     ; ifclk      ; 5.197 ; 5.197 ; Rise       ; ifclk           ;
;  fd[3]     ; ifclk      ; 5.320 ; 5.320 ; Rise       ; ifclk           ;
;  fd[4]     ; ifclk      ; 5.051 ; 5.051 ; Rise       ; ifclk           ;
;  fd[5]     ; ifclk      ; 4.968 ; 4.968 ; Rise       ; ifclk           ;
;  fd[6]     ; ifclk      ; 4.988 ; 4.988 ; Rise       ; ifclk           ;
;  fd[7]     ; ifclk      ; 5.423 ; 5.423 ; Rise       ; ifclk           ;
;  fd[8]     ; ifclk      ; 5.308 ; 5.308 ; Rise       ; ifclk           ;
;  fd[9]     ; ifclk      ; 5.561 ; 5.561 ; Rise       ; ifclk           ;
;  fd[10]    ; ifclk      ; 5.363 ; 5.363 ; Rise       ; ifclk           ;
;  fd[11]    ; ifclk      ; 5.927 ; 5.927 ; Rise       ; ifclk           ;
;  fd[12]    ; ifclk      ; 6.087 ; 6.087 ; Rise       ; ifclk           ;
;  fd[13]    ; ifclk      ; 5.590 ; 5.590 ; Rise       ; ifclk           ;
;  fd[14]    ; ifclk      ; 5.654 ; 5.654 ; Rise       ; ifclk           ;
;  fd[15]    ; ifclk      ; 5.707 ; 5.707 ; Rise       ; ifclk           ;
; IO_G16     ; wen        ; 5.574 ; 5.574 ; Rise       ; wen             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; NGate      ; ifclk      ; 4.258 ; 4.258 ; Rise       ; ifclk           ;
; NGate_Disp ; ifclk      ; 3.870 ; 3.870 ; Rise       ; ifclk           ;
; NRead1     ; ifclk      ; 4.896 ; 4.896 ; Rise       ; ifclk           ;
; NRead2     ; ifclk      ; 5.355 ; 5.355 ; Rise       ; ifclk           ;
; NRead3     ; ifclk      ; 4.701 ; 4.701 ; Rise       ; ifclk           ;
; NconvStart ; ifclk      ; 3.994 ; 3.994 ; Rise       ; ifclk           ;
; fd[*]      ; ifclk      ; 4.720 ; 4.720 ; Rise       ; ifclk           ;
;  fd[0]     ; ifclk      ; 4.742 ; 4.742 ; Rise       ; ifclk           ;
;  fd[1]     ; ifclk      ; 5.078 ; 5.078 ; Rise       ; ifclk           ;
;  fd[2]     ; ifclk      ; 4.941 ; 4.941 ; Rise       ; ifclk           ;
;  fd[3]     ; ifclk      ; 4.829 ; 4.829 ; Rise       ; ifclk           ;
;  fd[4]     ; ifclk      ; 4.752 ; 4.752 ; Rise       ; ifclk           ;
;  fd[5]     ; ifclk      ; 4.720 ; 4.720 ; Rise       ; ifclk           ;
;  fd[6]     ; ifclk      ; 4.927 ; 4.927 ; Rise       ; ifclk           ;
;  fd[7]     ; ifclk      ; 4.948 ; 4.948 ; Rise       ; ifclk           ;
;  fd[8]     ; ifclk      ; 5.208 ; 5.208 ; Rise       ; ifclk           ;
;  fd[9]     ; ifclk      ; 5.426 ; 5.426 ; Rise       ; ifclk           ;
;  fd[10]    ; ifclk      ; 5.044 ; 5.044 ; Rise       ; ifclk           ;
;  fd[11]    ; ifclk      ; 5.529 ; 5.529 ; Rise       ; ifclk           ;
;  fd[12]    ; ifclk      ; 5.472 ; 5.472 ; Rise       ; ifclk           ;
;  fd[13]    ; ifclk      ; 5.222 ; 5.222 ; Rise       ; ifclk           ;
;  fd[14]    ; ifclk      ; 5.421 ; 5.421 ; Rise       ; ifclk           ;
;  fd[15]    ; ifclk      ; 4.839 ; 4.839 ; Rise       ; ifclk           ;
; IO_G16     ; wen        ; 5.520 ; 5.520 ; Rise       ; wen             ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.984    ; -1.582 ; 7.803    ; 10.998  ; -2.064              ;
;  ifclk                             ; 2.084     ; -1.582 ; 7.803    ; 10.998  ; 7.852               ;
;  inst4|altpll_component|pll|clk[1] ; 8.985     ; 0.239  ; N/A      ; N/A     ; 3.888               ;
;  inst4|altpll_component|pll|clk[2] ; 18.983    ; 0.245  ; N/A      ; N/A     ; 8.888               ;
;  wen                               ; -3.984    ; -0.573 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                    ; -1703.679 ; -9.535 ; 0.0      ; 0.0     ; -2052.563           ;
;  ifclk                             ; 0.000     ; -3.161 ; 0.000    ; 0.000   ; 0.000               ;
;  inst4|altpll_component|pll|clk[1] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|pll|clk[2] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  wen                               ; -1703.679 ; -6.374 ; N/A      ; N/A     ; -2052.563           ;
+------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; NBusy1        ; ifclk      ; 5.709 ; 5.709 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk      ; 5.518 ; 5.518 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk      ; 5.453 ; 5.453 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk      ; 5.892 ; 5.892 ; Rise       ; ifclk                             ;
; NBusy_Disp    ; ifclk      ; 4.380 ; 4.380 ; Rise       ; ifclk                             ;
; ren           ; ifclk      ; 9.322 ; 9.322 ; Rise       ; ifclk                             ;
; LLD           ; ifclk      ; 6.645 ; 6.645 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; LLD           ; ifclk      ; 6.210 ; 6.210 ; Rise       ; inst4|altpll_component|pll|clk[2] ;
; data_in1[*]   ; wen        ; 5.490 ; 5.490 ; Rise       ; wen                               ;
;  data_in1[0]  ; wen        ; 3.630 ; 3.630 ; Rise       ; wen                               ;
;  data_in1[1]  ; wen        ; 4.905 ; 4.905 ; Rise       ; wen                               ;
;  data_in1[2]  ; wen        ; 4.495 ; 4.495 ; Rise       ; wen                               ;
;  data_in1[3]  ; wen        ; 4.898 ; 4.898 ; Rise       ; wen                               ;
;  data_in1[4]  ; wen        ; 4.048 ; 4.048 ; Rise       ; wen                               ;
;  data_in1[5]  ; wen        ; 3.522 ; 3.522 ; Rise       ; wen                               ;
;  data_in1[6]  ; wen        ; 3.102 ; 3.102 ; Rise       ; wen                               ;
;  data_in1[7]  ; wen        ; 4.579 ; 4.579 ; Rise       ; wen                               ;
;  data_in1[8]  ; wen        ; 4.100 ; 4.100 ; Rise       ; wen                               ;
;  data_in1[9]  ; wen        ; 3.668 ; 3.668 ; Rise       ; wen                               ;
;  data_in1[10] ; wen        ; 4.775 ; 4.775 ; Rise       ; wen                               ;
;  data_in1[11] ; wen        ; 5.490 ; 5.490 ; Rise       ; wen                               ;
; data_in2[*]   ; wen        ; 4.879 ; 4.879 ; Rise       ; wen                               ;
;  data_in2[0]  ; wen        ; 3.195 ; 3.195 ; Rise       ; wen                               ;
;  data_in2[1]  ; wen        ; 4.879 ; 4.879 ; Rise       ; wen                               ;
;  data_in2[2]  ; wen        ; 4.294 ; 4.294 ; Rise       ; wen                               ;
;  data_in2[3]  ; wen        ; 4.655 ; 4.655 ; Rise       ; wen                               ;
;  data_in2[4]  ; wen        ; 4.532 ; 4.532 ; Rise       ; wen                               ;
;  data_in2[5]  ; wen        ; 4.366 ; 4.366 ; Rise       ; wen                               ;
;  data_in2[6]  ; wen        ; 4.622 ; 4.622 ; Rise       ; wen                               ;
;  data_in2[7]  ; wen        ; 4.823 ; 4.823 ; Rise       ; wen                               ;
;  data_in2[8]  ; wen        ; 4.423 ; 4.423 ; Rise       ; wen                               ;
;  data_in2[9]  ; wen        ; 3.744 ; 3.744 ; Rise       ; wen                               ;
;  data_in2[10] ; wen        ; 4.811 ; 4.811 ; Rise       ; wen                               ;
;  data_in2[11] ; wen        ; 4.537 ; 4.537 ; Rise       ; wen                               ;
+---------------+------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+---------------+------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+------------+--------+--------+------------+-----------------------------------+
; NBusy1        ; ifclk      ; -1.975 ; -1.975 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk      ; -1.866 ; -1.866 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk      ; -1.859 ; -1.859 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk      ; -2.018 ; -2.018 ; Rise       ; ifclk                             ;
; NBusy_Disp    ; ifclk      ; -1.488 ; -1.488 ; Rise       ; ifclk                             ;
; ren           ; ifclk      ; -1.882 ; -1.882 ; Rise       ; ifclk                             ;
; LLD           ; ifclk      ; -3.742 ; -3.742 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; LLD           ; ifclk      ; -3.540 ; -3.540 ; Rise       ; inst4|altpll_component|pll|clk[2] ;
; data_in1[*]   ; wen        ; -1.076 ; -1.076 ; Rise       ; wen                               ;
;  data_in1[0]  ; wen        ; -1.493 ; -1.493 ; Rise       ; wen                               ;
;  data_in1[1]  ; wen        ; -1.997 ; -1.997 ; Rise       ; wen                               ;
;  data_in1[2]  ; wen        ; -1.793 ; -1.793 ; Rise       ; wen                               ;
;  data_in1[3]  ; wen        ; -2.006 ; -2.006 ; Rise       ; wen                               ;
;  data_in1[4]  ; wen        ; -1.471 ; -1.471 ; Rise       ; wen                               ;
;  data_in1[5]  ; wen        ; -1.249 ; -1.249 ; Rise       ; wen                               ;
;  data_in1[6]  ; wen        ; -1.076 ; -1.076 ; Rise       ; wen                               ;
;  data_in1[7]  ; wen        ; -1.809 ; -1.809 ; Rise       ; wen                               ;
;  data_in1[8]  ; wen        ; -1.501 ; -1.501 ; Rise       ; wen                               ;
;  data_in1[9]  ; wen        ; -1.455 ; -1.455 ; Rise       ; wen                               ;
;  data_in1[10] ; wen        ; -1.936 ; -1.936 ; Rise       ; wen                               ;
;  data_in1[11] ; wen        ; -2.238 ; -2.238 ; Rise       ; wen                               ;
; data_in2[*]   ; wen        ; -1.252 ; -1.252 ; Rise       ; wen                               ;
;  data_in2[0]  ; wen        ; -1.252 ; -1.252 ; Rise       ; wen                               ;
;  data_in2[1]  ; wen        ; -1.968 ; -1.968 ; Rise       ; wen                               ;
;  data_in2[2]  ; wen        ; -1.772 ; -1.772 ; Rise       ; wen                               ;
;  data_in2[3]  ; wen        ; -1.897 ; -1.897 ; Rise       ; wen                               ;
;  data_in2[4]  ; wen        ; -1.699 ; -1.699 ; Rise       ; wen                               ;
;  data_in2[5]  ; wen        ; -1.647 ; -1.647 ; Rise       ; wen                               ;
;  data_in2[6]  ; wen        ; -1.759 ; -1.759 ; Rise       ; wen                               ;
;  data_in2[7]  ; wen        ; -1.953 ; -1.953 ; Rise       ; wen                               ;
;  data_in2[8]  ; wen        ; -1.691 ; -1.691 ; Rise       ; wen                               ;
;  data_in2[9]  ; wen        ; -1.513 ; -1.513 ; Rise       ; wen                               ;
;  data_in2[10] ; wen        ; -1.973 ; -1.973 ; Rise       ; wen                               ;
;  data_in2[11] ; wen        ; -1.837 ; -1.837 ; Rise       ; wen                               ;
+---------------+------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; NGate      ; ifclk      ; 9.738  ; 9.738  ; Rise       ; ifclk           ;
; NGate_Disp ; ifclk      ; 7.672  ; 7.672  ; Rise       ; ifclk           ;
; NRead1     ; ifclk      ; 12.982 ; 12.982 ; Rise       ; ifclk           ;
; NRead2     ; ifclk      ; 13.491 ; 13.491 ; Rise       ; ifclk           ;
; NRead3     ; ifclk      ; 11.891 ; 11.891 ; Rise       ; ifclk           ;
; NconvStart ; ifclk      ; 8.577  ; 8.577  ; Rise       ; ifclk           ;
; fd[*]      ; ifclk      ; 12.529 ; 12.529 ; Rise       ; ifclk           ;
;  fd[0]     ; ifclk      ; 10.498 ; 10.498 ; Rise       ; ifclk           ;
;  fd[1]     ; ifclk      ; 10.734 ; 10.734 ; Rise       ; ifclk           ;
;  fd[2]     ; ifclk      ; 10.557 ; 10.557 ; Rise       ; ifclk           ;
;  fd[3]     ; ifclk      ; 10.786 ; 10.786 ; Rise       ; ifclk           ;
;  fd[4]     ; ifclk      ; 10.123 ; 10.123 ; Rise       ; ifclk           ;
;  fd[5]     ; ifclk      ; 9.920  ; 9.920  ; Rise       ; ifclk           ;
;  fd[6]     ; ifclk      ; 10.061 ; 10.061 ; Rise       ; ifclk           ;
;  fd[7]     ; ifclk      ; 11.072 ; 11.072 ; Rise       ; ifclk           ;
;  fd[8]     ; ifclk      ; 10.775 ; 10.775 ; Rise       ; ifclk           ;
;  fd[9]     ; ifclk      ; 11.322 ; 11.322 ; Rise       ; ifclk           ;
;  fd[10]    ; ifclk      ; 10.856 ; 10.856 ; Rise       ; ifclk           ;
;  fd[11]    ; ifclk      ; 12.210 ; 12.210 ; Rise       ; ifclk           ;
;  fd[12]    ; ifclk      ; 12.529 ; 12.529 ; Rise       ; ifclk           ;
;  fd[13]    ; ifclk      ; 11.479 ; 11.479 ; Rise       ; ifclk           ;
;  fd[14]    ; ifclk      ; 11.819 ; 11.819 ; Rise       ; ifclk           ;
;  fd[15]    ; ifclk      ; 11.758 ; 11.758 ; Rise       ; ifclk           ;
; IO_G16     ; wen        ; 11.651 ; 11.651 ; Rise       ; wen             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; NGate      ; ifclk      ; 4.258 ; 4.258 ; Rise       ; ifclk           ;
; NGate_Disp ; ifclk      ; 3.870 ; 3.870 ; Rise       ; ifclk           ;
; NRead1     ; ifclk      ; 4.896 ; 4.896 ; Rise       ; ifclk           ;
; NRead2     ; ifclk      ; 5.355 ; 5.355 ; Rise       ; ifclk           ;
; NRead3     ; ifclk      ; 4.701 ; 4.701 ; Rise       ; ifclk           ;
; NconvStart ; ifclk      ; 3.994 ; 3.994 ; Rise       ; ifclk           ;
; fd[*]      ; ifclk      ; 4.720 ; 4.720 ; Rise       ; ifclk           ;
;  fd[0]     ; ifclk      ; 4.742 ; 4.742 ; Rise       ; ifclk           ;
;  fd[1]     ; ifclk      ; 5.078 ; 5.078 ; Rise       ; ifclk           ;
;  fd[2]     ; ifclk      ; 4.941 ; 4.941 ; Rise       ; ifclk           ;
;  fd[3]     ; ifclk      ; 4.829 ; 4.829 ; Rise       ; ifclk           ;
;  fd[4]     ; ifclk      ; 4.752 ; 4.752 ; Rise       ; ifclk           ;
;  fd[5]     ; ifclk      ; 4.720 ; 4.720 ; Rise       ; ifclk           ;
;  fd[6]     ; ifclk      ; 4.927 ; 4.927 ; Rise       ; ifclk           ;
;  fd[7]     ; ifclk      ; 4.948 ; 4.948 ; Rise       ; ifclk           ;
;  fd[8]     ; ifclk      ; 5.208 ; 5.208 ; Rise       ; ifclk           ;
;  fd[9]     ; ifclk      ; 5.426 ; 5.426 ; Rise       ; ifclk           ;
;  fd[10]    ; ifclk      ; 5.044 ; 5.044 ; Rise       ; ifclk           ;
;  fd[11]    ; ifclk      ; 5.529 ; 5.529 ; Rise       ; ifclk           ;
;  fd[12]    ; ifclk      ; 5.472 ; 5.472 ; Rise       ; ifclk           ;
;  fd[13]    ; ifclk      ; 5.222 ; 5.222 ; Rise       ; ifclk           ;
;  fd[14]    ; ifclk      ; 5.421 ; 5.421 ; Rise       ; ifclk           ;
;  fd[15]    ; ifclk      ; 4.839 ; 4.839 ; Rise       ; ifclk           ;
; IO_G16     ; wen        ; 5.520 ; 5.520 ; Rise       ; wen             ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; ifclk                             ; ifclk                             ; 16158    ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[2] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 14       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; ifclk                             ; wen                               ; 128      ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 3003     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; ifclk                             ; ifclk                             ; 16158    ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[2] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 14       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[2] ; inst4|altpll_component|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; ifclk                             ; wen                               ; 128      ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 3003     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 512   ; 512  ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 90    ; 90   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Wed May 07 20:30:59 2014
Info: Command: quartus_sta daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_fnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_g09:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_f09:dffpipe5|dffe6a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[1]} {inst4|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[2]} {inst4|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name wen wen
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.984
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.984     -1703.679 wen 
    Info (332119):     2.084         0.000 ifclk 
    Info (332119):     8.985         0.000 inst4|altpll_component|pll|clk[1] 
    Info (332119):    18.983         0.000 inst4|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is -1.520
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.520        -3.035 ifclk 
    Info (332119):    -0.227        -0.227 wen 
    Info (332119):     0.615         0.000 inst4|altpll_component|pll|clk[1] 
    Info (332119):     0.625         0.000 inst4|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 7.803
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.803         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.588
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.588         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2052.563 wen 
    Info (332119):     3.888         0.000 inst4|altpll_component|pll|clk[1] 
    Info (332119):     7.852         0.000 ifclk 
    Info (332119):     8.888         0.000 inst4|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 23 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_G16" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NconvStart" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NGate" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NGate_Disp" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457      -419.674 wen 
    Info (332119):     2.276         0.000 ifclk 
    Info (332119):     9.552         0.000 inst4|altpll_component|pll|clk[1] 
    Info (332119):    19.551         0.000 inst4|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is -1.582
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.582        -3.161 ifclk 
    Info (332119):    -0.573        -6.374 wen 
    Info (332119):     0.239         0.000 inst4|altpll_component|pll|clk[1] 
    Info (332119):     0.245         0.000 inst4|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 9.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.237         0.000 ifclk 
Info (332146): Worst-case removal slack is 10.998
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.998         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1863.022 wen 
    Info (332119):     3.999         0.000 inst4|altpll_component|pll|clk[1] 
    Info (332119):     8.036         0.000 ifclk 
    Info (332119):     8.999         0.000 inst4|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Wed May 07 20:31:06 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


