# Cache_Sim
No copy if direct use of this code is permitted.
Cache simulator for MIPS
Both L1 and L2 have WB policy and write no allocate.
