{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683550929960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683550929962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 14:02:05 2023 " "Processing started: Mon May  8 14:02:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683550929962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550929962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picoMIPS4test -c picoMIPS4test " "Command: quartus_map --read_settings_files=on --write_settings_files=off picoMIPS4test -c picoMIPS4test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550929964 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550931380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683550931666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683550931666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/digital system synthesis/coursework 2/code files/regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/digital system synthesis/coursework 2/code files/regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "../Code Files/regs.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/regs.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683550947780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550947780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/digital system synthesis/coursework 2/code files/prog.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/digital system synthesis/coursework 2/code files/prog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog " "Found entity 1: prog" {  } { { "../Code Files/prog.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/prog.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683550947784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550947784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/digital system synthesis/coursework 2/code files/picomips4test.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/digital system synthesis/coursework 2/code files/picomips4test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picoMIPS4test " "Found entity 1: picoMIPS4test" {  } { { "../Code Files/picoMIPS4test.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/picoMIPS4test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683550947787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550947787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/digital system synthesis/coursework 2/code files/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/digital system synthesis/coursework 2/code files/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Code Files/pc.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/pc.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683550947790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550947790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/digital system synthesis/coursework 2/code files/opcodes.sv 0 0 " "Found 0 design units, including 0 entities, in source file /uos/digital system synthesis/coursework 2/code files/opcodes.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550947792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/digital system synthesis/coursework 2/code files/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/digital system synthesis/coursework 2/code files/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signed_mult " "Found entity 1: signed_mult" {  } { { "../Code Files/multiplier.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/multiplier.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683550947795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550947795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/digital system synthesis/coursework 2/code files/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/digital system synthesis/coursework 2/code files/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../Code Files/decoder.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683550947805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550947805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/digital system synthesis/coursework 2/code files/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/digital system synthesis/coursework 2/code files/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../Code Files/cpu.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683550947812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550947812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/digital system synthesis/coursework 2/code files/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/digital system synthesis/coursework 2/code files/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../Code Files/counter.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683550947814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550947814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/digital system synthesis/coursework 2/code files/alucodes.sv 0 0 " "Found 0 design units, including 0 entities, in source file /uos/digital system synthesis/coursework 2/code files/alucodes.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550947817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/digital system synthesis/coursework 2/code files/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/digital system synthesis/coursework 2/code files/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Code Files/alu.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683550947823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550947823 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpu cpu.sv(24) " "Verilog HDL Parameter Declaration warning at cpu.sv(24): Parameter Declaration in module \"cpu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Code Files/cpu.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/cpu.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683550947828 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpu cpu.sv(28) " "Verilog HDL Parameter Declaration warning at cpu.sv(28): Parameter Declaration in module \"cpu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Code Files/cpu.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/cpu.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683550947828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "picoMIPS4test " "Elaborating entity \"picoMIPS4test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683550947972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c " "Elaborating entity \"counter\" for hierarchy \"counter:c\"" {  } { { "../Code Files/picoMIPS4test.sv" "c" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/picoMIPS4test.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683550948013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (24)" {  } { { "../Code Files/counter.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683550948062 "|picoMIPS4test|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:myDesign " "Elaborating entity \"cpu\" for hierarchy \"cpu:myDesign\"" {  } { { "../Code Files/picoMIPS4test.sv" "myDesign" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/picoMIPS4test.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683550948066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:myDesign\|pc:progCounter " "Elaborating entity \"pc\" for hierarchy \"cpu:myDesign\|pc:progCounter\"" {  } { { "../Code Files/cpu.sv" "progCounter" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/cpu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683550948095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog cpu:myDesign\|prog:progMemory " "Elaborating entity \"prog\" for hierarchy \"cpu:myDesign\|prog:progMemory\"" {  } { { "../Code Files/cpu.sv" "progMemory" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/cpu.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683550948121 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "36 0 127 prog.sv(11) " "Verilog HDL warning at prog.sv(11): number of words (36) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "../Code Files/prog.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/prog.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683550948144 "|picoMIPS4test|cpu:myDesign|prog:progMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "progMem.data_a 0 prog.sv(7) " "Net \"progMem.data_a\" at prog.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../Code Files/prog.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/prog.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683550948144 "|picoMIPS4test|cpu:myDesign|prog:progMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "progMem.waddr_a 0 prog.sv(7) " "Net \"progMem.waddr_a\" at prog.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../Code Files/prog.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/prog.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683550948144 "|picoMIPS4test|cpu:myDesign|prog:progMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "progMem.we_a 0 prog.sv(7) " "Net \"progMem.we_a\" at prog.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../Code Files/prog.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/prog.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683550948144 "|picoMIPS4test|cpu:myDesign|prog:progMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu:myDesign\|decoder:D " "Elaborating entity \"decoder\" for hierarchy \"cpu:myDesign\|decoder:D\"" {  } { { "../Code Files/cpu.sv" "D" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/cpu.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683550948146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs cpu:myDesign\|regs:gpr " "Elaborating entity \"regs\" for hierarchy \"cpu:myDesign\|regs:gpr\"" {  } { { "../Code Files/cpu.sv" "gpr" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/cpu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683550948195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:myDesign\|alu:iu " "Elaborating entity \"alu\" for hierarchy \"cpu:myDesign\|alu:iu\"" {  } { { "../Code Files/cpu.sv" "iu" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/cpu.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683550948225 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(34) " "Verilog HDL Case Statement warning at alu.sv(34): incomplete case statement has no default case item" {  } { { "../Code Files/alu.sv" "" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/alu.sv" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683550948247 "|picoMIPS4test|cpu:myDesign|alu:iu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_mult cpu:myDesign\|signed_mult:m " "Elaborating entity \"signed_mult\" for hierarchy \"cpu:myDesign\|signed_mult:m\"" {  } { { "../Code Files/cpu.sv" "m" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/cpu.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683550948250 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:myDesign\|prog:progMemory\|progMem " "RAM logic \"cpu:myDesign\|prog:progMemory\|progMem\" is uninferred due to inappropriate RAM size" {  } { { "../Code Files/prog.sv" "progMem" { Text "D:/UoS/Digital System Synthesis/Coursework 2/Code Files/prog.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683550949627 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683550949627 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/UoS/Digital System Synthesis/Coursework 2/Quartus/db/picoMIPS4test.ram0_prog_6caf94b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/UoS/Digital System Synthesis/Coursework 2/Quartus/db/picoMIPS4test.ram0_prog_6caf94b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1683550949645 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683550950212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683550951331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683550953568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683550953568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683550953847 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683550953847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "403 " "Implemented 403 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683550953847 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683550953847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683550953847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683550953875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 14:02:33 2023 " "Processing ended: Mon May  8 14:02:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683550953875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683550953875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683550953875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683550953875 ""}
