# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../Lab10B/Lab10/systemverilog/counter.sv" \
"../../../../systemverilog/debounce.sv" \
"../../../../systemverilog/guess_FSM.sv" \
"../../../../systemverilog/guessing_game.sv" \
"../../../../../../DL202010_Lab08/Lab08/systemverilog/mux2.sv" \
"../../../../../../DL202010_Lab09/Lab09/systemverilog/register.sv" \
"../../../../systemverilog/y_decoder.sv" \
"../../../../systemverilog/guessing_game_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
