
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001222                       # Number of seconds simulated
sim_ticks                                  1221900000                       # Number of ticks simulated
final_tick                               4783208949500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              140074852                       # Simulator instruction rate (inst/s)
host_op_rate                                327347444                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115280361                       # Simulator tick rate (ticks/s)
host_mem_usage                                1514108                       # Number of bytes of host memory used
host_seconds                                    10.60                       # Real time elapsed on the host
sim_insts                                  1484703337                       # Number of instructions simulated
sim_ops                                    3469675824                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        16960                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          376                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           30720                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           38336                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              86392                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        30720                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         30720                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        25792                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           25792                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2120                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           47                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              480                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              599                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3246                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           403                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                403                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13880023                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       307717                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           25141174                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31374090                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              70703004                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      25141174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         25141174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        21108110                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             21108110                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        21108110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13880023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       307717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          25141174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31374090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             91811114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3246                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        403                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 207488                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   26048                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   86392                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                25792                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               102                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                51                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                21                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                16                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               291                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               287                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               869                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               202                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               651                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               108                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              150                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              122                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               97                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               78                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              124                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               73                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                40                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                59                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               30                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               24                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               27                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               20                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1218449500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2167                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1079                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  403                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    3036                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     184                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     23                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1072                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    218.507463                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   135.641429                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   261.952127                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          510     47.57%     47.57% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          284     26.49%     74.07% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383           97      9.05%     83.12% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           49      4.57%     87.69% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           23      2.15%     89.83% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           15      1.40%     91.23% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           19      1.77%     93.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           21      1.96%     94.96% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           54      5.04%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1072                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           25                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     110.680000                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     85.592349                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev     87.528910                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             1      4.00%      4.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             3     12.00%     16.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             4     16.00%     32.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             7     28.00%     60.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            2      8.00%     68.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      4.00%     72.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            1      4.00%     76.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      4.00%     80.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            1      4.00%     84.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::240-255            2      8.00%     92.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::272-287            1      4.00%     96.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::352-367            1      4.00%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            25                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           25                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.280000                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.267149                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.678233                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               21     84.00%     84.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      4.00%     88.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                3     12.00%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            25                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     64663750                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               125451250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   16210000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     19945.64                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                38695.64                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       169.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        21.32                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     70.70                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     21.11                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2403                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     179                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.12                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                44.42                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     333913.26                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.84                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4341120                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2307360                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                13166160                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 908280                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         91581360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             48168420                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              2709600                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       332405760                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       101149440                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         33337620                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              630075120                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            515.651952                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1109138250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      2904000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      38800000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    120498000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    263407250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      70768500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    728143750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3312960                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1760880                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                10060260                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1216260                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             43080030                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3844320                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       277129440                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       110713920                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         65846340                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              607931130                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            497.529364                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1117380250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      6204000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      38606000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    226038000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    288248250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      59514000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    603528000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  436849                       # Number of BP lookups
system.cpu.branchPred.condPredicted            436849                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50060                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               383834                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44610                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10069                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.540663                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          383834                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             108573                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           275261                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        35469                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      355331                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      225117                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8925                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1850                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      278751                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1357                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2486781000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2443800                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             568509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1983558                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      436849                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             153183                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1589943                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  109292                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      48301                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1729                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         36112                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    272953                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19896                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     660                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2299295                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.702655                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.066900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1670321     72.64%     72.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57526      2.50%     75.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30279      1.32%     76.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38226      1.66%     78.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36505      1.59%     79.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33268      1.45%     81.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    32462      1.41%     82.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30653      1.33%     83.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   370055     16.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2299295                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.178758                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.811670                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   534923                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1192789                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    450470                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 66467                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  54646                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3512167                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  54646                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   577341                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  537448                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         362226                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    470354                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                297280                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3292907                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5867                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  27772                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  26812                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 223401                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3619644                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8273022                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5098008                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12540                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1946397                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1673234                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14186                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14213                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    282561                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               433431                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              275328                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             32144                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            32929                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2929240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16707                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2528893                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             19465                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1199237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1755552                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5066                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2299295                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.099856                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.979242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1550659     67.44%     67.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              192681      8.38%     75.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              127251      5.53%     81.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              103768      4.51%     85.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               94494      4.11%     89.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               84400      3.67%     93.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               76534      3.33%     96.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               44838      1.95%     98.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               24670      1.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2299295                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   24223     65.67%     65.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     65.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     65.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    50      0.14%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8933     24.22%     90.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3641      9.87%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                16      0.04%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             33775      1.34%      1.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1877418     74.24%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1460      0.06%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1848      0.07%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3109      0.12%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               373717     14.78%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              236012      9.33%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1448      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            106      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2528893                       # Type of FU issued
system.cpu.iq.rate                           1.034820                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       36888                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014587                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7403447                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4134652                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2367264                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9987                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11740                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4185                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2527082                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4924                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31568                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       176533                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          640                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1242                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        85898                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1384                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2325                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  54646                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  289225                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                130790                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2945950                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4983                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                433431                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               275328                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15233                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1157                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                129187                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1242                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16332                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        51017                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                67349                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2416127                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                346355                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            102126                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_refs                       569624                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   239741                       # Number of branches executed
system.cpu.iew.exec_stores                     223269                       # Number of stores executed
system.cpu.iew.exec_rate                     0.988676                       # Inst execution rate
system.cpu.iew.wb_sent                        2388308                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2371449                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1562377                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2513744                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.970394                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621534                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1198084                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11641                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             52087                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2104168                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.830114                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.906175                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1572947     74.75%     74.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       190437      9.05%     83.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        77271      3.67%     87.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        79634      3.78%     91.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        44358      2.11%     93.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27787      1.32%     94.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17583      0.84%     95.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12255      0.58%     96.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        81896      3.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2104168                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               932965                       # Number of instructions committed
system.cpu.commit.committedOps                1746699                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         446326                       # Number of memory references committed
system.cpu.commit.loads                        256896                       # Number of loads committed
system.cpu.commit.membars                        1114                       # Number of memory barriers committed
system.cpu.commit.branches                     186674                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1729001                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19845                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14734      0.84%      0.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1280906     73.33%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1267      0.07%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1644      0.09%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          256442     14.68%     89.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         189430     10.85%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1746699                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 81896                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4961504                       # The number of ROB reads
system.cpu.rob.rob_writes                     6088083                       # The number of ROB writes
system.cpu.timesIdled                            7319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          144505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      932965                       # Number of Instructions Simulated
system.cpu.committedOps                       1746699                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.619391                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.619391                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.381768                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.381768                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3577969                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1890793                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6703                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3536                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1082031                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   698345                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1094906                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13075                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             20892                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              468934                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20892                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.445625                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          688                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1021120                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1021120                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       285317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          285317                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       180474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         180474                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          567                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           567                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        465791                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           465791                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       466358                       # number of overall hits
system.cpu.dcache.overall_hits::total          466358                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21940                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21940                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8897                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2919                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2919                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        30837                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30837                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        33756                       # number of overall misses
system.cpu.dcache.overall_misses::total         33756                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    283060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    283060000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    153359983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    153359983                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    436419983                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    436419983                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    436419983                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    436419983                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       307257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       307257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       189371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       189371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3486                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3486                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       496628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       496628                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       500114                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       500114                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.071406                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071406                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.046982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046982                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.837349                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.837349                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.062093                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.067497                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067497                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12901.549681                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12901.549681                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17237.269079                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17237.269079                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14152.478613                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14152.478613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12928.664030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12928.664030                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2405                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               331                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.265861                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17258                       # number of writebacks
system.cpu.dcache.writebacks::total             17258                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        12183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12183                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           89                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12272                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12272                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9757                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9757                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8808                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18565                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18565                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21484                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21484                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    135277500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    135277500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    142644483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    142644483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     37491500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     37491500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    277921983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    277921983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    315413483                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    315413483                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.837349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.837349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042958                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13864.661269                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13864.661269                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16194.877725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16194.877725                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12843.953409                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12843.953409                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14970.211850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14970.211850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14681.320192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14681.320192                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20193                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.473094                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              250302                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20193                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.395484                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.473094                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            566132                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           566132                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       250248                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          250248                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        250248                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           250248                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       250248                       # number of overall hits
system.cpu.icache.overall_hits::total          250248                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22704                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22704                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22704                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22704                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22704                       # number of overall misses
system.cpu.icache.overall_misses::total         22704                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    324447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    324447000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    324447000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    324447000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    324447000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    324447000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       272952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       272952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       272952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       272952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       272952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       272952                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083179                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083179                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083179                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083179                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083179                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14290.301268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14290.301268                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14290.301268                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14290.301268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14290.301268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14290.301268                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          386                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.451613                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          328                       # number of writebacks
system.cpu.icache.writebacks::total               328                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2476                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2476                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2476                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2476                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2476                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2476                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20228                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20228                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20228                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20228                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20228                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    280460000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    280460000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    280460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    280460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    280460000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    280460000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074108                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074108                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074108                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074108                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13864.939688                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13864.939688                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13864.939688                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13864.939688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13864.939688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13864.939688                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          82798                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        41632                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          687                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            13170                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        13095                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           75                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                20980                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               37879                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         17990                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23994                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               591                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              591                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8218                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8218                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32903                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        60589                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        69440                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  130029                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1311744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2479076                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3790820                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             26223                       # Total snoops (count)
system.l2bus.snoopTraffic                       66800                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              63719                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.218616                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.416149                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    49864     78.26%     78.26% # Request fanout histogram
system.l2bus.snoop_fanout::1                    13780     21.63%     99.88% # Request fanout histogram
system.l2bus.snoop_fanout::2                       75      0.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                63719                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             59288500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.9                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            4630000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30370942                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32053483                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  898                       # number of replacements
system.l2cache.tags.tagsinuse            32099.043337                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   7593                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  898                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.455457                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9112.527875                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22976.515462                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.278092                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.701188                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.979585                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32148                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          608                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6746                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24784                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981079                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               662431                       # Number of tag accesses
system.l2cache.tags.data_accesses              662431                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17587                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17587                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           38                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              38                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7705                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7705                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19688                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12494                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32182                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19688                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20199                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               39887                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19688                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20199                       # number of overall hits
system.l2cache.overall_hits::total              39887                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          553                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           553                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          513                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            513                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          480                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          179                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          659                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            480                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            692                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1172                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           480                       # number of overall misses
system.l2cache.overall_misses::cpu.data           692                       # number of overall misses
system.l2cache.overall_misses::total             1172                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13571500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13571500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     34273000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     34273000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     42856500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     20865000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     63721500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     42856500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     55138000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     97994500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     42856500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     55138000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     97994500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17587                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17587                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          591                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          591                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8218                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8218                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20168                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12673                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32841                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20168                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        20891                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41059                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20168                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        20891                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41059                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.935702                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.935702                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.062424                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.062424                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.023800                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.014125                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.020066                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.023800                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.033124                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.028544                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.023800                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.033124                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.028544                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24541.591320                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24541.591320                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 66808.966862                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66808.966862                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 89284.375000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 116564.245810                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 96694.233687                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 89284.375000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 79679.190751                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83613.054608                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 89284.375000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 79679.190751                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83613.054608                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             403                       # number of writebacks
system.l2cache.writebacks::total                  403                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          553                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          553                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          513                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          513                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          480                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          179                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          659                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          480                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          692                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1172                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          480                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          692                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1172                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      8041498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      8041498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     29143000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     29143000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     38056500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     19075000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     57131500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     38056500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     48218000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     86274500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     38056500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     48218000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     86274500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.935702                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.935702                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.062424                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.062424                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.023800                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.014125                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020066                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.023800                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.033124                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.028544                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.023800                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.033124                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.028544                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14541.587703                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14541.587703                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 56808.966862                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 56808.966862                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 79284.375000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 106564.245810                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86694.233687                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 79284.375000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 69679.190751                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73613.054608                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 79284.375000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 69679.190751                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73613.054608                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23112                       # Transaction distribution
system.membus.trans_dist::ReadResp              23771                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          403                       # Transaction distribution
system.membus.trans_dist::CleanEvict              495                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              646                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           659                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port        94848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        95348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        16960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        16960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  113152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20598                       # Total snoops (count)
system.membus.snoopTraffic                     164784                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25083                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.822589                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.382024                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4450     17.74%     17.74% # Request fanout histogram
system.membus.snoop_fanout::1                   20633     82.26%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25083                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13500998                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3311750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5302613                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           17997710                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4783208949500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001841                       # Number of seconds simulated
sim_ticks                                  1840971500                       # Number of ticks simulated
final_tick                               4783828021000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               89409848                       # Simulator instruction rate (inst/s)
host_op_rate                                208930132                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110823372                       # Simulator tick rate (ticks/s)
host_mem_usage                                1536636                       # Number of bytes of host memory used
host_seconds                                    16.61                       # Real time elapsed on the host
sim_insts                                  1485253279                       # Number of instructions simulated
sim_ops                                    3470695722                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        25488                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          528                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           31872                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           52096                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             109984                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        31872                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         31872                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        32704                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           32704                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3186                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           66                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              498                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              814                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4564                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           511                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                511                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13844864                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       286805                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           17312598                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           28298102                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              59742370                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      17312598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         17312598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        17764534                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             17764534                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        17764534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13844864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       286805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          17312598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          28298102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             77506903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4564                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        511                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      511                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 291776                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   32448                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  109984                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                32704                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               119                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                58                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                22                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                22                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               430                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               448                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1294                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               293                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               948                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               126                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              160                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              140                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12              105                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13              166                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              145                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               83                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                40                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                43                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                43                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                61                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               65                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               29                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               23                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1839084000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3252                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1312                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  511                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4313                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     220                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1436                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    226.228412                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   139.160434                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   268.214576                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          674     46.94%     46.94% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          366     25.49%     72.42% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          138      9.61%     82.03% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           68      4.74%     86.77% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           32      2.23%     89.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           28      1.95%     90.95% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           24      1.67%     92.62% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           27      1.88%     94.50% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           79      5.50%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1436                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     143.548387                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     96.953173                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    159.936621                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::0-31              2      6.45%      6.45% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-63             7     22.58%     29.03% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-95             7     22.58%     51.61% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-127            4     12.90%     64.52% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-159            2      6.45%     70.97% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-191            3      9.68%     80.65% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-255            2      6.45%     87.10% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-287            1      3.23%     90.32% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::352-383            1      3.23%     93.55% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::416-447            1      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::800-831            1      3.23%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.354839                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.338783                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.754912                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               25     80.65%     80.65% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      3.23%     83.87% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                5     16.13%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     96847000                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               182328250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   22795000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     21243.04                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39993.04                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       158.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        17.63                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     59.74                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     17.76                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.38                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3403                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     231                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.64                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                45.21                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     362381.08                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.68                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  5997600                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3187800                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19213740                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1137960                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         143211120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             73560210                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4704000                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       495853830                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       162321120                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         48584820                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              957772200                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            520.253681                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1667449500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      5934000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      60620500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    161017250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    422705250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     106678250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1086637750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4262580                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2261820                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                13416060                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1508580                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         139523280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             58939710                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              6176160                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       416433450                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       173397120                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        100407540                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              916399980                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            497.780645                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1691690750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE     10482000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      59236000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    335364750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    451483500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      75588000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    909055500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  694425                       # Number of BP lookups
system.cpu.branchPred.condPredicted            694425                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             79677                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               610066                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   69628                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16003                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.526191                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          610066                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             172418                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           437648                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        56316                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      563237                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      354569                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14113                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3016                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      441694                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2071                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3105852500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3681943                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             901221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3158324                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      694425                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             242046                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2354102                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  173758                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      76187                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2824                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         56996                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           40                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    432622                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 31571                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                    1014                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3478286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.785844                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.119178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2483092     71.39%     71.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89354      2.57%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48344      1.39%     75.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    58952      1.69%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    57347      1.65%     78.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    52548      1.51%     80.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    52152      1.50%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48237      1.39%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   588260     16.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3478286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.188603                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.857787                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   853032                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1718296                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    713778                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                106301                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  86879                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5575868                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  86879                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   920017                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  775409                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         485762                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    746332                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                463887                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5228444                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7584                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  46020                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  40353                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 348133                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5766884                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13177906                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8109828                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             16038                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3099273                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2667611                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21640                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21668                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    447899                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               689614                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              434224                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50099                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            51675                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4649966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24787                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4008240                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             30789                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1908156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2812308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7786                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3478286                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.152361                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.010334                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2290871     65.86%     65.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              306162      8.80%     74.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              201778      5.80%     80.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              164272      4.72%     85.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              150454      4.33%     89.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              133847      3.85%     93.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              120879      3.48%     96.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70803      2.04%     98.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               39220      1.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3478286                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   38596     67.15%     67.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    58      0.10%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13427     23.36%     90.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5343      9.30%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                19      0.03%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               34      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             54802      1.37%      1.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2976891     74.27%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2340      0.06%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3420      0.09%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4005      0.10%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               592897     14.79%     90.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              371894      9.28%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1849      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            142      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4008240                       # Type of FU issued
system.cpu.iq.rate                           1.088621                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       57477                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014340                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11570206                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6569604                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3752133                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12826                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              15039                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5409                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4004585                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6330                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49446                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       283649                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1008                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1792                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       135929                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2047                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3450                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  86879                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  394673                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                202464                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4674756                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7724                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                689614                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               434224                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23025                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1870                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                199887                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1792                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          25951                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        81260                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               107211                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3828533                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                548896                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            162775                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_refs                       900395                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   380550                       # Number of branches executed
system.cpu.iew.exec_stores                     351499                       # Number of stores executed
system.cpu.iew.exec_rate                     1.039813                       # Inst execution rate
system.cpu.iew.wb_sent                        3784294                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3757542                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2482876                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4002837                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.020532                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.620279                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1906785                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17001                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             83030                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3167884                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.873326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.945277                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2326024     73.43%     73.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       302823      9.56%     82.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       122021      3.85%     86.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       125160      3.95%     90.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        70112      2.21%     93.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44982      1.42%     94.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27654      0.87%     95.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19894      0.63%     95.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       129214      4.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3167884                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1482907                       # Number of instructions committed
system.cpu.commit.committedOps                2766597                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         704260                       # Number of memory references committed
system.cpu.commit.loads                        405965                       # Number of loads committed
system.cpu.commit.membars                        1214                       # Number of memory barriers committed
system.cpu.commit.branches                     296914                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2738388                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30472                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24525      0.89%      0.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2030436     73.39%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2039      0.07%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3003      0.11%     74.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          405383     14.65%     89.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         298295     10.78%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2766597                       # Class of committed instruction
system.cpu.commit.bw_lim_events                129214                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7703479                       # The number of ROB reads
system.cpu.rob.rob_writes                     9662616                       # The number of ROB writes
system.cpu.timesIdled                           11515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          203657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1482907                       # Number of Instructions Simulated
system.cpu.committedOps                       2766597                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.482922                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.482922                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.402751                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.402751                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5675409                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3000452                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8651                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4583                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1737177                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1121795                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1732518                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  19972                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             33265                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              812546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.696987                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          772                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1617055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1617055                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       451581                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          451581                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       284051                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         284051                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          864                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           864                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        735632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           735632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       736496                       # number of overall hits
system.cpu.dcache.overall_hits::total          736496                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        36726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36726                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14229                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4444                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4444                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        50955                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50955                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        55399                       # number of overall misses
system.cpu.dcache.overall_misses::total         55399                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    461118500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    461118500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    238524477                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    238524477                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    699642977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    699642977                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    699642977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    699642977                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       488307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       488307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       298280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       298280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5308                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5308                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       786587                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       786587                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       791895                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       791895                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.075211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075211                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047704                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047704                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.837227                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.837227                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064780                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069958                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069958                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12555.641780                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12555.641780                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16763.263546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16763.263546                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13730.604985                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13730.604985                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12629.162566                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12629.162566                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3835                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               510                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.519608                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        26900                       # number of writebacks
system.cpu.dcache.writebacks::total             26900                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        21065                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21065                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21213                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21213                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15661                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14081                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4444                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4444                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        29742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34186                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34186                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    214891000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214891000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    220794477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    220794477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     57565500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57565500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    435685477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    435685477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    493250977                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    493250977                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.837227                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.837227                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043170                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043170                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13721.409872                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13721.409872                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15680.312265                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15680.312265                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12953.532853                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12953.532853                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14648.829164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14648.829164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14428.449570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14428.449570                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32071                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.551548                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              405759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.453853                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.551548                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999124                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999124                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            897370                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           897370                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       396590                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          396590                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        396590                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           396590                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       396590                       # number of overall hits
system.cpu.icache.overall_hits::total          396590                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36031                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36031                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36031                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36031                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36031                       # number of overall misses
system.cpu.icache.overall_misses::total         36031                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    491262000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    491262000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    491262000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    491262000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    491262000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    491262000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       432621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       432621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       432621                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       432621                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       432621                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       432621                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083285                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083285                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083285                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083285                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083285                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083285                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13634.425911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13634.425911                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13634.425911                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13634.425911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13634.425911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13634.425911                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          408                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          532                       # number of writebacks
system.cpu.icache.writebacks::total               532                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3903                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3903                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3903                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3903                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3903                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3903                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32128                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32128                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32128                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32128                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32128                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32128                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    425261500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    425261500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    425261500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    425261500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    425261500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    425261500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074264                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074264                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074264                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074264                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13236.475971                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13236.475971                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13236.475971                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13236.475971                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13236.475971                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13236.475971                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         131651                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         1109                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            21260                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        20907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          353                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                32698                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               61795                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         27944                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38482                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               920                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              920                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13163                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13163                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52231                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        96230                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       111804                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  208034                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2084032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3924676                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6008708                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             42758                       # Total snoops (count)
system.l2bus.snoopTraffic                      112848                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             100230                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.226739                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.427052                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    77857     77.68%     77.68% # Request fanout histogram
system.l2bus.snoop_fanout::1                    22020     21.97%     99.65% # Request fanout histogram
system.l2bus.snoop_fanout::2                      353      0.35%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               100230                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             93561000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            9218000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            48237908                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            50781974                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1089                       # number of replacements
system.l2cache.tags.tagsinuse            32124.201570                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3239422                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33279                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                97.341326                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9113.776494                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 23000.425076                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.278130                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.701917                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980353                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32190                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7226                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24604                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.982361                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1052688                       # Number of tag accesses
system.l2cache.tags.data_accesses             1052688                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        27433                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        27433                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           60                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              60                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12458                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12458                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31533                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        19851                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51384                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31533                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            32309                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               63842                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31533                       # number of overall hits
system.l2cache.overall_hits::cpu.data           32309                       # number of overall hits
system.l2cache.overall_hits::total              63842                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          860                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           860                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          705                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            705                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          498                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          249                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          747                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            498                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            954                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1452                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           498                       # number of overall misses
system.l2cache.overall_misses::cpu.data           954                       # number of overall misses
system.l2cache.overall_misses::total             1452                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     21116000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     21116000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     46692500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     46692500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     45116000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     31089000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     76205000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     45116000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     77781500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    122897500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     45116000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     77781500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    122897500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        27433                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        27433                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          920                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          920                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13163                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13163                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32031                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52131                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32031                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        33263                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           65294                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32031                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        33263                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          65294                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.934783                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.934783                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.053559                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.053559                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.015547                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012388                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014329                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.015547                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.028681                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.022238                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.015547                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.028681                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.022238                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24553.488372                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24553.488372                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 66230.496454                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66230.496454                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 90594.377510                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 124855.421687                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 102014.725569                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 90594.377510                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 81531.970650                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84640.151515                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 90594.377510                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 81531.970650                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84640.151515                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             511                       # number of writebacks
system.l2cache.writebacks::total                  511                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          860                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          860                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          705                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          705                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          498                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          249                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          747                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          498                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          954                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1452                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          498                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          954                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1452                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12515997                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12515997                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     39642500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     39642500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     40136000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     28598501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     68734501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     40136000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     68241001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    108377001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     40136000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     68241001                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    108377001                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.934783                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.934783                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.053559                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.053559                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.015547                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012388                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014329                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.015547                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.028681                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.022238                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.015547                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.028681                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.022238                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14553.484884                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14553.484884                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 56230.496454                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 56230.496454                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 80594.377510                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 114853.417671                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92014.057564                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 80594.377510                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 71531.447589                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74639.807851                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 80594.377510                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 71531.447589                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74639.807851                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         35752                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               35899                       # Transaction distribution
system.membus.trans_dist::ReadResp              36646                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          511                       # Transaction distribution
system.membus.trans_dist::CleanEvict              578                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1000                       # Transaction distribution
system.membus.trans_dist::ReadExReq               565                       # Transaction distribution
system.membus.trans_dist::ReadExResp              565                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           747                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        30823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        30823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       116672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       117172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        25488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        25488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  143656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32300                       # Total snoops (count)
system.membus.snoopTraffic                     258400                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38457                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.841225                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.365471                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6106     15.88%     15.88% # Request fanout histogram
system.membus.snoop_fanout::1                   32351     84.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38457                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20499997                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3936000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            8021060                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28328936                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4783828021000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
