<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _fifo_read has rd_ptr as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>162</source_line>
		<phase>sched</phase>
		<order>1</order>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 320 bits by 33 inputs.</message_text>
		<phase>sched</phase>
		<order>14</order>
	</message>
	<resource>
		<res_id>20</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>0.0677</delay>
		<module_name>feature_write_addr_gen_OrReduction_3U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>21</res_id>
		<opcode>21</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>feature_write_addr_gen_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>22</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>0.1211</delay>
		<module_name>feature_write_addr_gen_Add_3Ux1U_3U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>16.5357</unit_area>
		<comb_area>16.5357</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>feature_write_addr_gen_N_Mux_3_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>35.2431</unit_area>
		<comb_area>35.2431</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_rd_ptr</thread>
		<op>
			<id>2817</id>
			<opcode>20</opcode>
			<source_loc>1862</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>2818</id>
			<opcode>21</opcode>
			<source_loc>1862</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2820</id>
			<opcode>22</opcode>
			<source_loc>1866</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2821</id>
			<opcode>23</opcode>
			<source_loc>2739</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>24</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.1338</delay>
		<module_name>feature_write_addr_gen_NotEQ_3Ux3U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!=</label>
		<unit_area>21.5460</unit_area>
		<comb_area>21.5460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_wr_ptr</thread>
		<op>
			<id>2823</id>
			<opcode>24</opcode>
			<source_loc>1841</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2824</id>
			<opcode>21</opcode>
			<source_loc>1842</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2825</id>
			<opcode>22</opcode>
			<source_loc>1846</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2826</id>
			<opcode>23</opcode>
			<source_loc>2740</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_rd_en</thread>
		<op>
			<id>2829</id>
			<opcode>20</opcode>
			<source_loc>1822</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>2831</id>
			<opcode>21</opcode>
			<source_loc>1822</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_wr_en</thread>
	</pm_ops>
	<resource>
		<res_id>25</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>0.1283</delay>
		<module_name>feature_write_addr_gen_Sub_3Ux1U_3S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>-</label>
		<unit_area>20.6397</unit_area>
		<comb_area>20.6397</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_fifo_cnt</thread>
		<op>
			<id>2833</id>
			<opcode>20</opcode>
			<source_loc>1794</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>2834</id>
			<opcode>21</opcode>
			<source_loc>1794</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2835</id>
			<opcode>22</opcode>
			<source_loc>1788</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2837</id>
			<opcode>25</opcode>
			<source_loc>1798</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>2838</id>
			<opcode>23</opcode>
			<source_loc>2743</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2839</id>
			<opcode>23</opcode>
			<source_loc>2744</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>26</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>0.2886</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_8_1_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(8)</label>
		<unit_area>4818.5064</unit_area>
		<comb_area>4818.5064</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_fifo_read</thread>
		<op>
			<id>2844</id>
			<opcode>20</opcode>
			<source_loc>1765</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>2845</id>
			<opcode>21</opcode>
			<source_loc>1765</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2846</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1769</sub_loc>
		</source_loc>
		<op>
			<id>2848</id>
			<opcode>26</opcode>
			<source_loc>1769</source_loc>
			<port>
				<name>in9</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in8</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in7</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in6</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>27</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.1199</delay>
		<module_name>feature_write_addr_gen_Equal_3Ux3U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>28</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.1143</delay>
		<module_name>feature_write_addr_gen_Equal_3Ux2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>21.5460</unit_area>
		<comb_area>21.5460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>29</res_id>
		<opcode>29</opcode>
		<latency>0</latency>
		<delay>0.0893</delay>
		<module_name>feature_write_addr_gen_Equal_3Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>30</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>feature_write_addr_gen_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_fifo_write</thread>
		<op>
			<id>2849</id>
			<opcode>24</opcode>
			<source_loc>1750</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2850</id>
			<opcode>21</opcode>
			<source_loc>1751</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2851</id>
			<opcode>27</opcode>
			<source_loc>1754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2852</id>
			<opcode>27</opcode>
			<source_loc>1754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2854</id>
			<opcode>27</opcode>
			<source_loc>1754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2855</id>
			<opcode>27</opcode>
			<source_loc>1754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2856</id>
			<opcode>28</opcode>
			<source_loc>1754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2857</id>
			<opcode>28</opcode>
			<source_loc>1754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2858</id>
			<opcode>29</opcode>
			<source_loc>1754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2859</id>
			<opcode>20</opcode>
			<source_loc>1754</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2860</id>
			<opcode>30</opcode>
			<source_loc>1754</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>31</res_id>
		<opcode>31</opcode>
		<latency>0</latency>
		<delay>0.3008</delay>
		<module_name>feature_write_addr_gen_Add_32Ux1U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>258.0561</unit_area>
		<comb_area>258.0561</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>feature_write_addr_gen_N_Mux_32_2_2_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>375.9264</unit_area>
		<comb_area>375.9264</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>feature_write_addr_gen_N_Mux_32_2_3_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>229.8240</unit_area>
		<comb_area>229.8240</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_up_count</thread>
		<op>
			<id>2862</id>
			<opcode>31</opcode>
			<source_loc>1721</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2863</id>
			<opcode>32</opcode>
			<source_loc>2898</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2864</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2899,1716</sub_loc>
		</source_loc>
		<op>
			<id>2865</id>
			<opcode>33</opcode>
			<source_loc>2899,1716</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>34</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>feature_write_addr_gen_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_address</thread>
		<op>
			<id>2868</id>
			<opcode>34</opcode>
			<source_loc>1704</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_stop</thread>
	</pm_ops>
	<resource>
		<res_id>35</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>feature_write_addr_gen_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>36</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_4_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2298.2400</unit_area>
		<comb_area>2298.2400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>37</res_id>
		<opcode>37</opcode>
		<latency>0</latency>
		<delay>0.0636</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_5_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>704.5200</unit_area>
		<comb_area>704.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_N_Mux_32_2_6_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_assign</thread>
		<op>
			<id>2869</id>
			<opcode>20</opcode>
			<source_loc>1647</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2870</id>
			<opcode>30</opcode>
			<source_loc>1647</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2871</id>
			<opcode>35</opcode>
			<source_loc>1631</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2872</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2911,1645</sub_loc>
		</source_loc>
		<op>
			<id>2873</id>
			<opcode>36</opcode>
			<source_loc>2911,1645</source_loc>
			<port>
				<name>in2</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2874</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2910,1657</sub_loc>
		</source_loc>
		<op>
			<id>2875</id>
			<opcode>37</opcode>
			<source_loc>2910,1657</source_loc>
			<port>
				<name>in2</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
		</op>
		<op>
			<id>2876</id>
			<opcode>20</opcode>
			<source_loc>1647</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2877</id>
			<opcode>30</opcode>
			<source_loc>2908</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2878</id>
			<opcode>21</opcode>
			<source_loc>2908</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>2879</id>
			<opcode>20</opcode>
			<source_loc>1647</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2880</id>
			<opcode>35</opcode>
			<source_loc>2907</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<source_loc>
			<id>2881</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2900,1662</sub_loc>
		</source_loc>
		<op>
			<id>2883</id>
			<opcode>19</opcode>
			<source_loc>2900,1662</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2884</id>
			<opcode>32</opcode>
			<source_loc>2906</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_write_addr_valid</thread>
		<op>
			<id>2891</id>
			<opcode>30</opcode>
			<source_loc>1628</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_fifo_cnt_1d</thread>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>226</source_line>
		<phase>sched</phase>
		<order>15</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>218</source_line>
		<phase>sched</phase>
		<order>16</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>202</source_line>
		<phase>sched</phase>
		<order>17</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>192</source_line>
		<phase>sched</phase>
		<order>18</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>128</source_line>
		<phase>sched</phase>
		<order>19</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>118</source_line>
		<phase>sched</phase>
		<order>20</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>113</source_line>
		<phase>sched</phase>
		<order>21</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>109</source_line>
		<phase>sched</phase>
		<order>22</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>68</source_line>
		<phase>sched</phase>
		<order>23</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>64</source_line>
		<phase>sched</phase>
		<order>24</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>50</source_line>
		<phase>sched</phase>
		<order>25</order>
	</message>
	<sched_order>
		<thread>_fifo_cnt_1d</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>_wr_en</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>_wr_ptr</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>_fifo_write</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>_address</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>_stop</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>_write_addr_valid</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>_fifo_cnt</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>_rd_en</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>_rd_ptr</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>_fifo_read</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>_assign</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>_up_count</thread>
		<value>13</value>
	</sched_order>
	<source_loc>
		<id>2544</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>862,1617</sub_loc>
	</source_loc>
	<source_loc>
		<id>2543</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1621</sub_loc>
	</source_loc>
	<source_loc>
		<id>2545</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>862,1620</sub_loc>
	</source_loc>
	<source_loc>
		<id>2892</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2545</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>_fifo_cnt_1d</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_fifo_cnt_1d</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_fifo_cnt_1d</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_fifo_cnt_1d</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_fifo_cnt_1d</thread>
	</pm_ops>
	<sched_ops>
		<thread>_fifo_cnt_1d</thread>
		<io_op>
			<id>2893</id>
			<source_loc>2544</source_loc>
			<order>1</order>
			<sig_name>fifo_cnt_1d</sig_name>
			<label>fifo_cnt_1d:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>fifo_cnt_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2894</id>
			<source_loc>2543</source_loc>
			<order>2</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2895</id>
			<source_loc>2892</source_loc>
			<order>3</order>
			<sig_name>fifo_cnt_1d</sig_name>
			<label>fifo_cnt_1d:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>fifo_cnt_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>_fifo_cnt_1d</thread>
	</cdfg>
	<timing_paths>
		<thread>_fifo_cnt_1d</thread>
		<timing_path>
			<name>_fifo_cnt_1d_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt_1d</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt_1d</port_name>
				<state>3</state>
				<source_loc>2895</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_1d_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt_1d</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>2894</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_1d_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt_1d</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt_1d</port_name>
				<state>1</state>
				<source_loc>2893</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_fifo_cnt_1d</thread>
		<timing_path>
			<name>_fifo_cnt_1d_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt_1d</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_1d_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt_1d</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt_1d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_1d_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt_1d</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt_1d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_fifo_cnt_1d</thread>
		<reg_op>
			<id>2901</id>
			<source_loc>2893</source_loc>
			<name>fifo_cnt_1d</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_cnt_1d</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>fifo_cnt_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2902</id>
			<source_loc>2895</source_loc>
			<name>fifo_cnt_1d</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_cnt_1d</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>fifo_cnt_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_fifo_cnt_1d</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>28</id>
			<thread>_fifo_cnt_1d</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>50</source_line>
			<source_loc>1625</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_fifo_cnt_1d</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>28</id>
			<thread>_fifo_cnt_1d</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1622</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2438</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>704,1807</sub_loc>
	</source_loc>
	<source_loc>
		<id>2439</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>857,1812</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>_wr_en</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_wr_en</thread>
		<value>2</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_wr_en</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_wr_en</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_wr_en</thread>
	</pm_ops>
	<sched_ops>
		<thread>_wr_en</thread>
		<io_op>
			<id>2903</id>
			<source_loc>2438</source_loc>
			<order>1</order>
			<sig_name>src_vld</sig_name>
			<label>src_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>src_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2904</id>
			<source_loc>2439</source_loc>
			<order>2</order>
			<sig_name>wr_en</sig_name>
			<label>wr_en:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>4</id>
				<op_kind>output</op_kind>
				<object>wr_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>_wr_en</thread>
	</cdfg>
	<timing_paths>
		<thread>_wr_en</thread>
		<timing_path>
			<name>_wr_en_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>src_vld</port_name>
				<state>2</state>
				<source_loc>2903</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_wr_en_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>src_vld</port_name>
				<state>2</state>
				<source_loc>2903</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_en</port_name>
				<state>2</state>
				<source_loc>2904</source_loc>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_wr_en</thread>
		<timing_path>
			<name>_wr_en_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>src_vld</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_wr_en_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>src_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_en</port_name>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_wr_en</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_wr_en</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>9</id>
			<thread>_wr_en</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>202</source_line>
			<source_loc>1817</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_wr_en</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>9</id>
			<thread>_wr_en</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1814</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2424</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>859,1833</sub_loc>
	</source_loc>
	<source_loc>
		<id>2913</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>859,1843</sub_loc>
	</source_loc>
	<source_loc>
		<id>2425</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>859,1843</sub_loc>
	</source_loc>
	<source_loc>
		<id>2905</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2425,1843</sub_loc>
	</source_loc>
	<source_loc>
		<id>2909</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9813</opcode>
		<sub_loc>2425,1843</sub_loc>
	</source_loc>
	<source_loc>
		<id>2915</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2913</sub_loc>
	</source_loc>
	<source_loc>
		<id>2914</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2913</sub_loc>
	</source_loc>
	<source_loc>
		<id>2917</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2425</sub_loc>
	</source_loc>
	<source_loc>
		<id>2423</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1839</sub_loc>
	</source_loc>
	<source_loc>
		<id>2422</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>857,1836</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>_wr_ptr</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_wr_ptr</thread>
		<value>10</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_wr_ptr</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_wr_ptr</thread>
		<value>35</value>
	</intrinsic_muxing>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.1775</delay>
		<module_name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!=</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>0</latency>
		<delay>0.1959</delay>
		<module_name>feature_write_addr_gen_Add_3Ux1U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>9.9180</unit_area>
		<comb_area>9.9180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>feature_write_addr_gen_N_Mux_3_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_wr_ptr</thread>
		<op>
			<id>2931</id>
			<opcode>5</opcode>
			<source_loc>1841</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2935</id>
			<opcode>2</opcode>
			<source_loc>1842</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2933</id>
			<opcode>3</opcode>
			<source_loc>1846</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2929</id>
			<opcode>4</opcode>
			<source_loc>2740</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_wr_ptr</thread>
		<io_op>
			<id>2919</id>
			<source_loc>2424</source_loc>
			<order>1</order>
			<sig_name>wr_ptr</sig_name>
			<label>wr_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>wr_ptr</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2920</id>
			<source_loc>2913</source_loc>
			<order>2</order>
			<sig_name>wr_ptr</sig_name>
			<label>wr_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>wr_ptr</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2923</id>
			<source_loc>2423</source_loc>
			<order>3</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2922</id>
			<source_loc>2422</source_loc>
			<order>4</order>
			<sig_name>wr_en</sig_name>
			<label>wr_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>8</id>
				<op_kind>input</op_kind>
				<object>wr_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2921</id>
			<source_loc>2917</source_loc>
			<order>5</order>
			<sig_name>uwr_ptr_wr_ptr_next</sig_name>
			<label>wr_ptr:uwr_ptr_wr_ptr_next:write</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>7</id>
				<op_kind>output</op_kind>
				<object>uwr_ptr_wr_ptr_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2924</id>
			<source_loc>2823</source_loc>
			<order>6</order>
			<instance_name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_1</instance_name>
			<opcode>5</opcode>
			<label>!=</label>
			<op>
				<id>10</id>
				<op_kind>ne</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2915000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2925</id>
			<source_loc>2824</source_loc>
			<order>7</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_2</instance_name>
			<opcode>2</opcode>
			<label>&amp;</label>
			<op>
				<id>11</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3629000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2926</id>
			<source_loc>2825</source_loc>
			<order>8</order>
			<instance_name>feature_write_addr_gen_Add_3Ux1U_3U_4_3</instance_name>
			<opcode>3</opcode>
			<label>+</label>
			<op>
				<id>12</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3099000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2927</id>
			<source_loc>2826</source_loc>
			<order>9</order>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_0_4_4</instance_name>
			<opcode>4</opcode>
			<label>MUX(2)</label>
			<op>
				<id>13</id>
				<op_kind>mux</op_kind>
				<in_widths>3 3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4529000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2928</id>
			<source_loc>2909</source_loc>
			<order>10</order>
			<sig_name>wr_ptr</sig_name>
			<label>wr_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>14</id>
				<op_kind>output</op_kind>
				<object>wr_ptr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5184000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>_wr_ptr</thread>
	</cdfg>
	<timing_paths>
		<thread>_wr_ptr</thread>
		<timing_path>
			<name>_wr_ptr_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>wr_en</port_name>
				<state>3</state>
				<source_loc>2922</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>2923</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
				<state>3</state>
				<source_loc>2425</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
				<state>3</state>
				<source_loc>2928</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
				<state>2</state>
				<source_loc>2916</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
				<state>1</state>
				<source_loc>2919</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_wr_ptr</thread>
		<timing_path>
			<name>_wr_ptr_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>wr_en</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_wr_ptr</thread>
		<reg_op>
			<id>2941</id>
			<source_loc>2919</source_loc>
			<name>wr_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>wr_ptr</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>wr_ptr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2942</id>
			<source_loc>2928</source_loc>
			<name>wr_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>wr_ptr</instance_name>
			<op>
				<id>14</id>
				<op_kind>reg</op_kind>
				<object>wr_ptr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_wr_ptr</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>5</id>
			<thread>_wr_ptr</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>218</source_line>
			<source_loc>1852</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_wr_ptr</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>5</id>
			<thread>_wr_ptr</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1849</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2481</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2552,2886</sub_loc>
	</source_loc>
	<source_loc>
		<id>2482</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2554,2751</sub_loc>
	</source_loc>
	<source_loc>
		<id>2483</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2556,2768</sub_loc>
	</source_loc>
	<source_loc>
		<id>2484</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2558,2785</sub_loc>
	</source_loc>
	<source_loc>
		<id>2485</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2560,2802</sub_loc>
	</source_loc>
	<source_loc>
		<id>2486</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,2819</sub_loc>
	</source_loc>
	<source_loc>
		<id>2487</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2564,2836</sub_loc>
	</source_loc>
	<source_loc>
		<id>2488</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2566,2853</sub_loc>
	</source_loc>
	<source_loc>
		<id>2478</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1748</sub_loc>
	</source_loc>
	<source_loc>
		<id>2477</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>857,1745</sub_loc>
	</source_loc>
	<source_loc>
		<id>2479</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>859,1753</sub_loc>
	</source_loc>
	<source_loc>
		<id>2480</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>703,1755</sub_loc>
	</source_loc>
	<source_loc>
		<id>2490</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2566,1754</sub_loc>
	</source_loc>
	<source_loc>
		<id>2491</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2564,1754</sub_loc>
	</source_loc>
	<source_loc>
		<id>2492</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,1754</sub_loc>
	</source_loc>
	<source_loc>
		<id>2493</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2560,1754</sub_loc>
	</source_loc>
	<source_loc>
		<id>2494</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2558,1754</sub_loc>
	</source_loc>
	<source_loc>
		<id>2495</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2556,1754</sub_loc>
	</source_loc>
	<source_loc>
		<id>2496</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2554,1754</sub_loc>
	</source_loc>
	<source_loc>
		<id>2497</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2552,1754</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>_fifo_write</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_fifo_write</thread>
		<value>32</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_fifo_write</thread>
		<value>20</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_fifo_write</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.1075</delay>
		<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.2120</delay>
		<module_name>feature_write_addr_gen_Equal_3Ux3U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>9.2340</unit_area>
		<comb_area>9.2340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>9</res_id>
		<opcode>9</opcode>
		<latency>0</latency>
		<delay>0.1793</delay>
		<module_name>feature_write_addr_gen_Equal_3Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.1902</delay>
		<module_name>feature_write_addr_gen_Equal_3Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_fifo_write</thread>
	</pm_ops>
	<sched_ops>
		<thread>_fifo_write</thread>
		<io_op>
			<id>2955</id>
			<source_loc>2481</source_loc>
			<order>1</order>
			<sig_name>fifo_mem_0</sig_name>
			<label>fifo_mem[0]:fifo_mem_0:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>24</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2956</id>
			<source_loc>2482</source_loc>
			<order>2</order>
			<sig_name>fifo_mem_1</sig_name>
			<label>fifo_mem[1]:fifo_mem_1:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_1</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2957</id>
			<source_loc>2483</source_loc>
			<order>3</order>
			<sig_name>fifo_mem_2</sig_name>
			<label>fifo_mem[2]:fifo_mem_2:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>26</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_2</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2958</id>
			<source_loc>2484</source_loc>
			<order>4</order>
			<sig_name>fifo_mem_3</sig_name>
			<label>fifo_mem[3]:fifo_mem_3:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>27</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_3</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2959</id>
			<source_loc>2485</source_loc>
			<order>5</order>
			<sig_name>fifo_mem_4</sig_name>
			<label>fifo_mem[4]:fifo_mem_4:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>28</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_4</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2960</id>
			<source_loc>2486</source_loc>
			<order>6</order>
			<sig_name>fifo_mem_5</sig_name>
			<label>fifo_mem[5]:fifo_mem_5:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_5</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2961</id>
			<source_loc>2487</source_loc>
			<order>7</order>
			<sig_name>fifo_mem_6</sig_name>
			<label>fifo_mem[6]:fifo_mem_6:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>30</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_6</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2962</id>
			<source_loc>2488</source_loc>
			<order>8</order>
			<sig_name>fifo_mem_7</sig_name>
			<label>fifo_mem[7]:fifo_mem_7:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_7</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2964</id>
			<source_loc>2478</source_loc>
			<order>9</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>33</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2963</id>
			<source_loc>2477</source_loc>
			<order>10</order>
			<sig_name>wr_en</sig_name>
			<label>wr_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>32</id>
				<op_kind>input</op_kind>
				<object>wr_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2965</id>
			<source_loc>2849</source_loc>
			<order>11</order>
			<instance_name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_5</instance_name>
			<opcode>24</opcode>
			<label>!=</label>
			<op>
				<id>34</id>
				<op_kind>ne</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2478000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2966</id>
			<source_loc>2850</source_loc>
			<order>12</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_6</instance_name>
			<opcode>21</opcode>
			<label>&amp;</label>
			<op>
				<id>35</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2934000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2968</id>
			<source_loc>2479</source_loc>
			<order>13</order>
			<sig_name>wr_ptr</sig_name>
			<label>wr_ptr:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>37</id>
				<op_kind>input</op_kind>
				<object>wr_ptr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2969</id>
			<source_loc>2480</source_loc>
			<order>14</order>
			<sig_name>src</sig_name>
			<label>src:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>38</id>
				<op_kind>input</op_kind>
				<object>src</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2984</id>
			<source_loc>2859</source_loc>
			<order>15</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_7</instance_name>
			<opcode>20</opcode>
			<label>or_reduce</label>
			<op>
				<id>53</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2970</id>
			<source_loc>2851</source_loc>
			<order>16</order>
			<instance_name>feature_write_addr_gen_Equal_3Ux3U_1U_4_8</instance_name>
			<opcode>27</opcode>
			<label>==</label>
			<op>
				<id>39</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2971</id>
			<source_loc>2490</source_loc>
			<order>17</order>
			<sig_name>fifo_mem_7</sig_name>
			<label>fifo_mem[7].[7]:fifo_mem_7:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2994000000</chain_time>
			<guard>(not (= 40 #b0))</guard>
		</io_op>
		<op>
			<id>2972</id>
			<source_loc>2852</source_loc>
			<order>18</order>
			<instance_name>feature_write_addr_gen_Equal_3Ux3U_1U_4_9</instance_name>
			<opcode>27</opcode>
			<label>==</label>
			<op>
				<id>41</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2973</id>
			<source_loc>2491</source_loc>
			<order>19</order>
			<sig_name>fifo_mem_6</sig_name>
			<label>fifo_mem[6].[6]:fifo_mem_6:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>42</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2994000000</chain_time>
			<guard>(not (= 42 #b0))</guard>
		</io_op>
		<op>
			<id>2974</id>
			<source_loc>2854</source_loc>
			<order>20</order>
			<instance_name>feature_write_addr_gen_Equal_3Ux3U_1U_4_10</instance_name>
			<opcode>27</opcode>
			<label>==</label>
			<op>
				<id>43</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2975</id>
			<source_loc>2492</source_loc>
			<order>21</order>
			<sig_name>fifo_mem_5</sig_name>
			<label>fifo_mem[5].[5]:fifo_mem_5:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2994000000</chain_time>
			<guard>(not (= 44 #b0))</guard>
		</io_op>
		<op>
			<id>2976</id>
			<source_loc>2855</source_loc>
			<order>22</order>
			<instance_name>feature_write_addr_gen_Equal_3Ux3U_1U_4_11</instance_name>
			<opcode>27</opcode>
			<label>==</label>
			<op>
				<id>45</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2339000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2977</id>
			<source_loc>2493</source_loc>
			<order>23</order>
			<sig_name>fifo_mem_4</sig_name>
			<label>fifo_mem[4].[4]:fifo_mem_4:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>46</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2994000000</chain_time>
			<guard>(not (= 46 #b0))</guard>
		</io_op>
		<op>
			<id>2978</id>
			<source_loc>2856</source_loc>
			<order>24</order>
			<instance_name>feature_write_addr_gen_Equal_3Ux2U_1U_4_12</instance_name>
			<opcode>28</opcode>
			<label>==</label>
			<op>
				<id>47</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2283000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2979</id>
			<source_loc>2494</source_loc>
			<order>25</order>
			<sig_name>fifo_mem_3</sig_name>
			<label>fifo_mem[3].[3]:fifo_mem_3:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>48</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2938000000</chain_time>
			<guard>(not (= 48 #b0))</guard>
		</io_op>
		<op>
			<id>2980</id>
			<source_loc>2857</source_loc>
			<order>26</order>
			<instance_name>feature_write_addr_gen_Equal_3Ux2U_1U_4_13</instance_name>
			<opcode>28</opcode>
			<label>==</label>
			<op>
				<id>49</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2283000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2981</id>
			<source_loc>2495</source_loc>
			<order>27</order>
			<sig_name>fifo_mem_2</sig_name>
			<label>fifo_mem[2].[2]:fifo_mem_2:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>50</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2938000000</chain_time>
			<guard>(not (= 50 #b0))</guard>
		</io_op>
		<op>
			<id>2982</id>
			<source_loc>2858</source_loc>
			<order>28</order>
			<instance_name>feature_write_addr_gen_Equal_3Ux1U_1U_4_14</instance_name>
			<opcode>29</opcode>
			<label>==</label>
			<op>
				<id>51</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2033000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2983</id>
			<source_loc>2496</source_loc>
			<order>29</order>
			<sig_name>fifo_mem_1</sig_name>
			<label>fifo_mem[1].[1]:fifo_mem_1:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2688000000</chain_time>
			<guard>(not (= 52 #b0))</guard>
		</io_op>
		<op>
			<id>2985</id>
			<source_loc>2860</source_loc>
			<order>30</order>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_15</instance_name>
			<opcode>30</opcode>
			<label>!</label>
			<op>
				<id>54</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2011000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2986</id>
			<source_loc>2497</source_loc>
			<order>31</order>
			<sig_name>fifo_mem_0</sig_name>
			<label>fifo_mem[0].[0]:fifo_mem_0:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2666000000</chain_time>
			<guard>(not (= 55 #b0))</guard>
		</io_op>
		<wire_op>
			<id>2967</id>
			<source_loc>2651</source_loc>
			<order>32</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>36</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2934000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>_fifo_write</thread>
	</cdfg>
	<timing_paths>
		<thread>_fifo_write</thread>
		<timing_path>
			<name>_fifo_write_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>src</port_name>
				<state>5</state>
				<source_loc>2969</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>wr_en</port_name>
				<state>3</state>
				<source_loc>2963</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>2964</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_0</port_name>
				<state>5</state>
				<source_loc>2986</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_1</port_name>
				<state>5</state>
				<source_loc>2983</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_2</port_name>
				<state>5</state>
				<source_loc>2981</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_3</port_name>
				<state>5</state>
				<source_loc>2979</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_4</port_name>
				<state>5</state>
				<source_loc>2977</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_5</port_name>
				<state>5</state>
				<source_loc>2975</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_6</port_name>
				<state>5</state>
				<source_loc>2973</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_fifo_write</thread>
		<timing_path>
			<name>_fifo_write_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>src</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>wr_en</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_1</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_2</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_3</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_4</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_5</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_fifo_write</thread>
		<reg_op>
			<id>2996</id>
			<source_loc>2955</source_loc>
			<name>fifo_mem_0</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_0</instance_name>
			<op>
				<id>24</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2997</id>
			<source_loc>2986</source_loc>
			<name>fifo_mem_0</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_0</instance_name>
			<op>
				<id>55</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2999</id>
			<source_loc>2956</source_loc>
			<name>fifo_mem_1</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_1</instance_name>
			<op>
				<id>25</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3000</id>
			<source_loc>2983</source_loc>
			<name>fifo_mem_1</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_1</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3002</id>
			<source_loc>2957</source_loc>
			<name>fifo_mem_2</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_2</instance_name>
			<op>
				<id>26</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3003</id>
			<source_loc>2981</source_loc>
			<name>fifo_mem_2</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_2</instance_name>
			<op>
				<id>50</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3005</id>
			<source_loc>2958</source_loc>
			<name>fifo_mem_3</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_3</instance_name>
			<op>
				<id>27</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3006</id>
			<source_loc>2979</source_loc>
			<name>fifo_mem_3</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_3</instance_name>
			<op>
				<id>48</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3008</id>
			<source_loc>2959</source_loc>
			<name>fifo_mem_4</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_4</instance_name>
			<op>
				<id>28</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3009</id>
			<source_loc>2977</source_loc>
			<name>fifo_mem_4</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_4</instance_name>
			<op>
				<id>46</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3011</id>
			<source_loc>2960</source_loc>
			<name>fifo_mem_5</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_5</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3012</id>
			<source_loc>2975</source_loc>
			<name>fifo_mem_5</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_5</instance_name>
			<op>
				<id>44</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3014</id>
			<source_loc>2961</source_loc>
			<name>fifo_mem_6</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_6</instance_name>
			<op>
				<id>30</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3015</id>
			<source_loc>2973</source_loc>
			<name>fifo_mem_6</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_6</instance_name>
			<op>
				<id>42</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3017</id>
			<source_loc>2962</source_loc>
			<name>fifo_mem_7</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_7</instance_name>
			<op>
				<id>31</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3018</id>
			<source_loc>2971</source_loc>
			<name>fifo_mem_7</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_7</instance_name>
			<op>
				<id>40</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_fifo_write</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>16</id>
			<thread>_fifo_write</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>128</source_line>
			<source_loc>1760</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_fifo_write</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>16</id>
			<thread>_fifo_write</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1757</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2509</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>827,1702</sub_loc>
	</source_loc>
	<source_loc>
		<id>2510</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>680,1703</sub_loc>
	</source_loc>
	<source_loc>
		<id>2511</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>797,1701</sub_loc>
	</source_loc>
	<source_loc>
		<id>3052</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2511,1701</sub_loc>
	</source_loc>
	<source_loc>
		<id>3053</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9819</opcode>
		<sub_loc>2511,1701</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>_address</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_address</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_address</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_address</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_address</thread>
	</pm_ops>
	<sched_ops>
		<thread>_address</thread>
		<io_op>
			<id>3054</id>
			<source_loc>2509</source_loc>
			<order>1</order>
			<sig_name>write_cnt</sig_name>
			<label>write_cnt:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>76</id>
				<op_kind>input</op_kind>
				<object>write_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3055</id>
			<source_loc>2510</source_loc>
			<order>2</order>
			<sig_name>base_addr</sig_name>
			<label>base_addr:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>77</id>
				<op_kind>input</op_kind>
				<object>base_addr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3056</id>
			<source_loc>2868</source_loc>
			<order>3</order>
			<instance_name>feature_write_addr_gen_Add_32Ux32U_32U_1_16</instance_name>
			<opcode>34</opcode>
			<label>+</label>
			<op>
				<id>78</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3057</id>
			<source_loc>3053</source_loc>
			<order>4</order>
			<sig_name>write_address</sig_name>
			<label>write_address:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>79</id>
				<op_kind>output</op_kind>
				<object>write_address</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>_address</thread>
	</cdfg>
	<timing_paths>
		<thread>_address</thread>
		<timing_path>
			<name>_address_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>base_addr</port_name>
				<state>2</state>
				<source_loc>3055</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_address_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>write_cnt</port_name>
				<state>2</state>
				<source_loc>3054</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address</port_name>
				<state>2</state>
				<source_loc>3057</source_loc>
			</path_node>
			<delay>0.5773</delay>
		</timing_path>
		<timing_path>
			<name>_address_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>base_addr</port_name>
				<state>2</state>
				<source_loc>3055</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address</port_name>
				<state>2</state>
				<source_loc>3057</source_loc>
			</path_node>
			<delay>0.5633</delay>
		</timing_path>
		<timing_path>
			<name>_address_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
				<state>2</state>
				<source_loc>3054</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_address</thread>
		<timing_path>
			<name>_address_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>base_addr</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_address_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3978</delay>
				<instance_name>feature_write_addr_gen_Add_32Ux32U_32U_1_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address</port_name>
			</path_node>
			<delay>0.5773</delay>
		</timing_path>
		<timing_path>
			<name>_address_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>base_addr</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3978</delay>
				<instance_name>feature_write_addr_gen_Add_32Ux32U_32U_1_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address</port_name>
			</path_node>
			<delay>0.5633</delay>
		</timing_path>
		<timing_path>
			<name>_address_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_address</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_address</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>20</id>
			<thread>_address</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>113</source_line>
			<source_loc>1707</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_address</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>20</id>
			<thread>_address</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1706</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2513</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>704,1698</sub_loc>
	</source_loc>
	<source_loc>
		<id>2514</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>658,1697</sub_loc>
	</source_loc>
	<source_loc>
		<id>3059</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2514</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>_stop</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_stop</thread>
		<value>2</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_stop</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_stop</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_stop</thread>
	</pm_ops>
	<sched_ops>
		<thread>_stop</thread>
		<io_op>
			<id>3060</id>
			<source_loc>2513</source_loc>
			<order>1</order>
			<sig_name>src_vld</sig_name>
			<label>src_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>82</id>
				<op_kind>input</op_kind>
				<object>src_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3061</id>
			<source_loc>3059</source_loc>
			<order>2</order>
			<sig_name>stop</sig_name>
			<label>stop:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>83</id>
				<op_kind>output</op_kind>
				<object>stop</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>_stop</thread>
	</cdfg>
	<timing_paths>
		<thread>_stop</thread>
		<timing_path>
			<name>_stop_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>src_vld</port_name>
				<state>2</state>
				<source_loc>3060</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_stop_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>src_vld</port_name>
				<state>2</state>
				<source_loc>3060</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stop</port_name>
				<state>2</state>
				<source_loc>3061</source_loc>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_stop</thread>
		<timing_path>
			<name>_stop_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>src_vld</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_stop_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>src_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stop</port_name>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_stop</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_stop</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>22</id>
			<thread>_stop</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>109</source_line>
			<source_loc>1700</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_stop</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>22</id>
			<thread>_stop</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1699</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2538</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>706,1627</sub_loc>
	</source_loc>
	<source_loc>
		<id>2539</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>856,1626</sub_loc>
	</source_loc>
	<source_loc>
		<id>3063</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2539,1626</sub_loc>
	</source_loc>
	<source_loc>
		<id>3064</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9815</opcode>
		<sub_loc>2539,1626</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>_write_addr_valid</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_write_addr_valid</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_write_addr_valid</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_write_addr_valid</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_write_addr_valid</thread>
	</pm_ops>
	<sched_ops>
		<thread>_write_addr_valid</thread>
		<io_op>
			<id>3065</id>
			<source_loc>2538</source_loc>
			<order>1</order>
			<sig_name>read_address_valid</sig_name>
			<label>read_address_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>84</id>
				<op_kind>input</op_kind>
				<object>read_address_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3066</id>
			<source_loc>2891</source_loc>
			<order>2</order>
			<instance_name>feature_write_addr_gen_Not_1U_1U_1_17</instance_name>
			<opcode>30</opcode>
			<label>!</label>
			<op>
				<id>85</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1194000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3067</id>
			<source_loc>3064</source_loc>
			<order>3</order>
			<sig_name>write_address_valid</sig_name>
			<label>write_address_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>86</id>
				<op_kind>output</op_kind>
				<object>write_address_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1849000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>_write_addr_valid</thread>
	</cdfg>
	<timing_paths>
		<thread>_write_addr_valid</thread>
		<timing_path>
			<name>_write_addr_valid_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_write_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>read_address_valid</port_name>
				<state>2</state>
				<source_loc>3065</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_write_addr_valid_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_write_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>read_address_valid</port_name>
				<state>2</state>
				<source_loc>3065</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address_valid</port_name>
				<state>2</state>
				<source_loc>3067</source_loc>
			</path_node>
			<delay>0.1849</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_write_addr_valid</thread>
		<timing_path>
			<name>_write_addr_valid_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_write_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>read_address_valid</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_write_addr_valid_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_write_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>read_address_valid</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>feature_write_addr_gen_Not_1U_1U_1_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address_valid</port_name>
			</path_node>
			<delay>0.1849</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_write_addr_valid</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_write_addr_valid</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>26</id>
			<thread>_write_addr_valid</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>64</source_line>
			<source_loc>1630</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_write_addr_valid</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>26</id>
			<thread>_write_addr_valid</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1629</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2445</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1779</sub_loc>
	</source_loc>
	<source_loc>
		<id>2938</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2894,2923,2964</sub_loc>
	</source_loc>
	<source_loc>
		<id>3073</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2938,1795</sub_loc>
	</source_loc>
	<source_loc>
		<id>2446</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1795</sub_loc>
	</source_loc>
	<source_loc>
		<id>3071</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2446,1795</sub_loc>
	</source_loc>
	<source_loc>
		<id>3072</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9811</opcode>
		<sub_loc>2446,1795</sub_loc>
	</source_loc>
	<source_loc>
		<id>3075</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3073</sub_loc>
	</source_loc>
	<source_loc>
		<id>3074</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3073</sub_loc>
	</source_loc>
	<source_loc>
		<id>3077</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2446</sub_loc>
	</source_loc>
	<source_loc>
		<id>1791</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>198</line>
		<col>49</col>
	</source_loc>
	<source_loc>
		<id>2840</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_4</label>
		<file_id>1</file_id>
		<line>198</line>
		<col>46</col>
	</source_loc>
	<source_loc>
		<id>3069</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>1791,2840</sub_loc>
	</source_loc>
	<source_loc>
		<id>3070</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,3069</sub_loc>
	</source_loc>
	<source_loc>
		<id>3078</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3070</sub_loc>
	</source_loc>
	<source_loc>
		<id>2444</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>856,1790</sub_loc>
	</source_loc>
	<source_loc>
		<id>2443</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>704,1782</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>_fifo_cnt</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_fifo_cnt</thread>
		<value>13</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_fifo_cnt</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_fifo_cnt</thread>
		<value>70</value>
	</intrinsic_muxing>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.1863</delay>
		<module_name>feature_write_addr_gen_Sub_3Ux1U_3S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>-</label>
		<unit_area>10.2600</unit_area>
		<comb_area>10.2600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_fifo_cnt</thread>
		<op>
			<id>3101</id>
			<opcode>2</opcode>
			<source_loc>1794</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3097</id>
			<opcode>6</opcode>
			<source_loc>1798</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>3099</id>
			<opcode>3</opcode>
			<source_loc>1788</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3093</id>
			<opcode>4</opcode>
			<source_loc>2743</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3095</id>
			<opcode>4</opcode>
			<source_loc>2744</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_fifo_cnt</thread>
		<io_op>
			<id>3080</id>
			<source_loc>2445</source_loc>
			<order>1</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>88</id>
				<op_kind>output</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3081</id>
			<source_loc>3073</source_loc>
			<order>2</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>89</id>
				<op_kind>output</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3083</id>
			<source_loc>2443</source_loc>
			<order>3</order>
			<sig_name>src_vld</sig_name>
			<label>src_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>91</id>
				<op_kind>input</op_kind>
				<object>src_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3085</id>
			<source_loc>3078</source_loc>
			<order>4</order>
			<sig_name>fifo_cnt_1</sig_name>
			<label>fifo_cnt:fifo_cnt_1:write</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>93</id>
				<op_kind>output</op_kind>
				<object>fifo_cnt_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3084</id>
			<source_loc>2444</source_loc>
			<order>5</order>
			<sig_name>write_address_valid</sig_name>
			<label>write_address_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>92</id>
				<op_kind>input</op_kind>
				<object>write_address_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1194000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3082</id>
			<source_loc>3077</source_loc>
			<order>6</order>
			<sig_name>ufifo_cnt_fifo_cnt_next</sig_name>
			<label>fifo_cnt:ufifo_cnt_fifo_cnt_next:write</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>90</id>
				<op_kind>output</op_kind>
				<object>ufifo_cnt_fifo_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3086</id>
			<source_loc>2833</source_loc>
			<order>7</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_18</instance_name>
			<opcode>20</opcode>
			<label>or_reduce</label>
			<op>
				<id>94</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3087</id>
			<source_loc>2834</source_loc>
			<order>8</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_19</instance_name>
			<opcode>2</opcode>
			<label>&amp;</label>
			<op>
				<id>95</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2531000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3089</id>
			<source_loc>2837</source_loc>
			<order>9</order>
			<instance_name>feature_write_addr_gen_Sub_3Ux1U_3S_4_20</instance_name>
			<opcode>6</opcode>
			<label>-</label>
			<op>
				<id>97</id>
				<op_kind>sub</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3003000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3088</id>
			<source_loc>2835</source_loc>
			<order>10</order>
			<instance_name>feature_write_addr_gen_Add_3Ux1U_3U_4_21</instance_name>
			<opcode>3</opcode>
			<label>+</label>
			<op>
				<id>96</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3099000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3090</id>
			<source_loc>2838</source_loc>
			<order>11</order>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_0_4_22</instance_name>
			<opcode>4</opcode>
			<label>MUX(2)</label>
			<op>
				<id>98</id>
				<op_kind>mux</op_kind>
				<in_widths>3 3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3903000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3091</id>
			<source_loc>2839</source_loc>
			<order>12</order>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_0_4_23</instance_name>
			<opcode>4</opcode>
			<label>MUX(2)</label>
			<op>
				<id>99</id>
				<op_kind>mux</op_kind>
				<in_widths>3 3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4803000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3092</id>
			<source_loc>3072</source_loc>
			<order>13</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>100</id>
				<op_kind>output</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5458000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>_fifo_cnt</thread>
	</cdfg>
	<timing_paths>
		<thread>_fifo_cnt</thread>
		<timing_path>
			<name>_fifo_cnt_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.0806</delay>
				<port_name>write_address_valid</port_name>
				<state>3</state>
				<source_loc>3084</source_loc>
			</path_node>
			<delay>3.0806</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>2446</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>3070</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>3092</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>2</state>
				<source_loc>3076</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>1</state>
				<source_loc>3080</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld</port_name>
				<state>3</state>
				<source_loc>3083</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_fifo_cnt</thread>
		<timing_path>
			<name>_fifo_cnt_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.0806</delay>
				<port_name>write_address_valid</port_name>
			</path_node>
			<delay>3.0806</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_fifo_cnt</thread>
		<reg_op>
			<id>3106</id>
			<source_loc>3080</source_loc>
			<name>fifo_cnt</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_cnt</instance_name>
			<op>
				<id>88</id>
				<op_kind>reg</op_kind>
				<object>fifo_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3107</id>
			<source_loc>3092</source_loc>
			<name>fifo_cnt</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_cnt</instance_name>
			<op>
				<id>100</id>
				<op_kind>reg</op_kind>
				<object>fifo_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_fifo_cnt</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>11</id>
			<thread>_fifo_cnt</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>192</source_line>
			<source_loc>1806</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_fifo_cnt</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>11</id>
			<thread>_fifo_cnt</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1802</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2435</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1821</sub_loc>
	</source_loc>
	<source_loc>
		<id>2434</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>856,1818</sub_loc>
	</source_loc>
	<source_loc>
		<id>2436</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,1825</sub_loc>
	</source_loc>
	<source_loc>
		<id>3116</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2436,1825</sub_loc>
	</source_loc>
	<source_loc>
		<id>3117</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9812</opcode>
		<sub_loc>2436,1825</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>_rd_en</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_rd_en</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_rd_en</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_rd_en</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_rd_en</thread>
	</pm_ops>
	<sched_ops>
		<thread>_rd_en</thread>
		<io_op>
			<id>3119</id>
			<source_loc>2435</source_loc>
			<order>1</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>115</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3118</id>
			<source_loc>2434</source_loc>
			<order>2</order>
			<sig_name>write_address_valid</sig_name>
			<label>write_address_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>114</id>
				<op_kind>input</op_kind>
				<object>write_address_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1194000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3120</id>
			<source_loc>2829</source_loc>
			<order>3</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_1_24</instance_name>
			<opcode>20</opcode>
			<label>or_reduce</label>
			<op>
				<id>116</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3121</id>
			<source_loc>2831</source_loc>
			<order>4</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_1_25</instance_name>
			<opcode>21</opcode>
			<label>&amp;</label>
			<op>
				<id>117</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2273000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3122</id>
			<source_loc>3117</source_loc>
			<order>5</order>
			<sig_name>rd_en</sig_name>
			<label>rd_en:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>118</id>
				<op_kind>output</op_kind>
				<object>rd_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2928000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>_rd_en</thread>
	</cdfg>
	<timing_paths>
		<thread>_rd_en</thread>
		<timing_path>
			<name>_rd_en_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.0806</delay>
				<port_name>write_address_valid</port_name>
				<state>2</state>
				<source_loc>3118</source_loc>
			</path_node>
			<delay>3.0806</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_cnt</port_name>
				<state>2</state>
				<source_loc>3119</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0677</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_en</port_name>
				<state>2</state>
				<source_loc>3122</source_loc>
			</path_node>
			<delay>0.2928</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1194</delay>
				<port_name>write_address_valid</port_name>
				<state>2</state>
				<source_loc>3118</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_en</port_name>
				<state>2</state>
				<source_loc>3122</source_loc>
			</path_node>
			<delay>0.2305</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>2</state>
				<source_loc>3119</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_rd_en</thread>
		<timing_path>
			<name>_rd_en_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.0806</delay>
				<port_name>write_address_valid</port_name>
			</path_node>
			<delay>3.0806</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0677</delay>
				<instance_name>feature_write_addr_gen_OrReduction_3U_1U_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>feature_write_addr_gen_And_1Ux1U_1U_1_25</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_en</port_name>
			</path_node>
			<delay>0.2928</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1194</delay>
				<port_name>write_address_valid</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>feature_write_addr_gen_And_1Ux1U_1U_1_25</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_en</port_name>
			</path_node>
			<delay>0.2305</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_rd_en</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_rd_en</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>7</id>
			<thread>_rd_en</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>210</source_line>
			<source_loc>1830</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_rd_en</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>7</id>
			<thread>_rd_en</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1827</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2415</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>860,1855</sub_loc>
	</source_loc>
	<source_loc>
		<id>3127</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>860,1863</sub_loc>
	</source_loc>
	<source_loc>
		<id>2416</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>860,1863</sub_loc>
	</source_loc>
	<source_loc>
		<id>3125</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2416,1863</sub_loc>
	</source_loc>
	<source_loc>
		<id>3126</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9810</opcode>
		<sub_loc>2416,1863</sub_loc>
	</source_loc>
	<source_loc>
		<id>3129</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3127</sub_loc>
	</source_loc>
	<source_loc>
		<id>3128</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3127</sub_loc>
	</source_loc>
	<source_loc>
		<id>3131</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2416</sub_loc>
	</source_loc>
	<source_loc>
		<id>2414</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1861</sub_loc>
	</source_loc>
	<source_loc>
		<id>2413</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,1858</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>_rd_ptr</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_rd_ptr</thread>
		<value>10</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_rd_ptr</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_rd_ptr</thread>
		<value>35</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_rd_ptr</thread>
		<op>
			<id>3150</id>
			<opcode>1</opcode>
			<source_loc>1862</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3148</id>
			<opcode>2</opcode>
			<source_loc>1862</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3146</id>
			<opcode>3</opcode>
			<source_loc>1866</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3144</id>
			<opcode>4</opcode>
			<source_loc>2739</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_rd_ptr</thread>
		<io_op>
			<id>3134</id>
			<source_loc>2415</source_loc>
			<order>1</order>
			<sig_name>rd_ptr</sig_name>
			<label>rd_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>122</id>
				<op_kind>output</op_kind>
				<object>rd_ptr</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3135</id>
			<source_loc>3127</source_loc>
			<order>2</order>
			<sig_name>rd_ptr</sig_name>
			<label>rd_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>123</id>
				<op_kind>output</op_kind>
				<object>rd_ptr</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3138</id>
			<source_loc>2414</source_loc>
			<order>3</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>126</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3137</id>
			<source_loc>2413</source_loc>
			<order>4</order>
			<sig_name>rd_en</sig_name>
			<label>rd_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>125</id>
				<op_kind>input</op_kind>
				<object>rd_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2273000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3136</id>
			<source_loc>3131</source_loc>
			<order>5</order>
			<sig_name>urd_ptr_rd_ptr_next</sig_name>
			<label>rd_ptr:urd_ptr_rd_ptr_next:write</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>124</id>
				<op_kind>output</op_kind>
				<object>urd_ptr_rd_ptr_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3139</id>
			<source_loc>2817</source_loc>
			<order>6</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_26</instance_name>
			<opcode>1</opcode>
			<label>or_reduce</label>
			<op>
				<id>127</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2215000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3140</id>
			<source_loc>2818</source_loc>
			<order>7</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_27</instance_name>
			<opcode>2</opcode>
			<label>&amp;</label>
			<op>
				<id>128</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2987000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3141</id>
			<source_loc>2820</source_loc>
			<order>8</order>
			<instance_name>feature_write_addr_gen_Add_3Ux1U_3U_4_28</instance_name>
			<opcode>3</opcode>
			<label>+</label>
			<op>
				<id>129</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3099000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3142</id>
			<source_loc>2821</source_loc>
			<order>9</order>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_0_4_29</instance_name>
			<opcode>4</opcode>
			<label>MUX(2)</label>
			<op>
				<id>130</id>
				<op_kind>mux</op_kind>
				<in_widths>3 3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3999000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3143</id>
			<source_loc>3126</source_loc>
			<order>10</order>
			<sig_name>rd_ptr</sig_name>
			<label>rd_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>131</id>
				<op_kind>output</op_kind>
				<object>rd_ptr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4654000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>_rd_ptr</thread>
	</cdfg>
	<timing_paths>
		<thread>_rd_ptr</thread>
		<timing_path>
			<name>_rd_ptr_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.9727</delay>
				<port_name>rd_en</port_name>
				<state>3</state>
				<source_loc>3137</source_loc>
			</path_node>
			<delay>2.9727</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
				<state>3</state>
				<source_loc>2416</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>3138</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
				<state>3</state>
				<source_loc>3143</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
				<state>2</state>
				<source_loc>3130</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
				<state>1</state>
				<source_loc>3134</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_rd_ptr</thread>
		<timing_path>
			<name>_rd_ptr_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.9727</delay>
				<port_name>rd_en</port_name>
			</path_node>
			<delay>2.9727</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_rd_ptr</thread>
		<reg_op>
			<id>3155</id>
			<source_loc>3134</source_loc>
			<name>rd_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>rd_ptr</instance_name>
			<op>
				<id>122</id>
				<op_kind>reg</op_kind>
				<object>rd_ptr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3156</id>
			<source_loc>3143</source_loc>
			<name>rd_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>rd_ptr</instance_name>
			<op>
				<id>131</id>
				<op_kind>reg</op_kind>
				<object>rd_ptr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_rd_ptr</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>3</id>
			<thread>_rd_ptr</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>226</source_line>
			<source_loc>1872</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_rd_ptr</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>3</id>
			<thread>_rd_ptr</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1869</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2462</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1764</sub_loc>
	</source_loc>
	<source_loc>
		<id>2461</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,1761</sub_loc>
	</source_loc>
	<source_loc>
		<id>2472</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>863,1770</sub_loc>
	</source_loc>
	<source_loc>
		<id>2464</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2566,1769</sub_loc>
	</source_loc>
	<source_loc>
		<id>2465</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2564,1769</sub_loc>
	</source_loc>
	<source_loc>
		<id>2466</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,1769</sub_loc>
	</source_loc>
	<source_loc>
		<id>2467</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2560,1769</sub_loc>
	</source_loc>
	<source_loc>
		<id>2468</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2558,1769</sub_loc>
	</source_loc>
	<source_loc>
		<id>2469</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2556,1769</sub_loc>
	</source_loc>
	<source_loc>
		<id>2470</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2554,1769</sub_loc>
	</source_loc>
	<source_loc>
		<id>2471</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2552,1769</sub_loc>
	</source_loc>
	<source_loc>
		<id>2463</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>860,1768</sub_loc>
	</source_loc>
	<source_loc>
		<id>2473</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>863,1766</sub_loc>
	</source_loc>
	<source_loc>
		<id>3161</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2473,1774</sub_loc>
	</source_loc>
	<source_loc>
		<id>3162</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9816</opcode>
		<sub_loc>2473,1774</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>_fifo_read</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_fifo_read</thread>
		<value>17</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_fifo_read</thread>
		<value>13</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_fifo_read</thread>
		<value>4818</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_fifo_read</thread>
	</pm_ops>
	<sched_ops>
		<thread>_fifo_read</thread>
		<io_op>
			<id>3172</id>
			<source_loc>2462</source_loc>
			<order>1</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>141</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3171</id>
			<source_loc>2461</source_loc>
			<order>2</order>
			<sig_name>rd_en</sig_name>
			<label>rd_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>140</id>
				<op_kind>input</op_kind>
				<object>rd_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2273000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3173</id>
			<source_loc>2844</source_loc>
			<order>3</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_30</instance_name>
			<opcode>20</opcode>
			<label>or_reduce</label>
			<op>
				<id>142</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3174</id>
			<source_loc>2845</source_loc>
			<order>4</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_31</instance_name>
			<opcode>21</opcode>
			<label>&amp;</label>
			<op>
				<id>143</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2729000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3176</id>
			<source_loc>2472</source_loc>
			<order>5</order>
			<sig_name>fifo_out</sig_name>
			<label>fifo_out:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>145</id>
				<op_kind>output</op_kind>
				<object>fifo_out</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3177</id>
			<source_loc>2463</source_loc>
			<order>6</order>
			<sig_name>rd_ptr</sig_name>
			<label>rd_ptr:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>146</id>
				<op_kind>input</op_kind>
				<object>rd_ptr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3178</id>
			<source_loc>2464</source_loc>
			<order>7</order>
			<sig_name>fifo_mem_7</sig_name>
			<label>fifo_mem[7].[7]:fifo_mem_7:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>147</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3179</id>
			<source_loc>2465</source_loc>
			<order>8</order>
			<sig_name>fifo_mem_6</sig_name>
			<label>fifo_mem[6].[6]:fifo_mem_6:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>148</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3180</id>
			<source_loc>2466</source_loc>
			<order>9</order>
			<sig_name>fifo_mem_5</sig_name>
			<label>fifo_mem[5].[5]:fifo_mem_5:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>149</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3181</id>
			<source_loc>2467</source_loc>
			<order>10</order>
			<sig_name>fifo_mem_4</sig_name>
			<label>fifo_mem[4].[4]:fifo_mem_4:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>150</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3182</id>
			<source_loc>2468</source_loc>
			<order>11</order>
			<sig_name>fifo_mem_3</sig_name>
			<label>fifo_mem[3].[3]:fifo_mem_3:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>151</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3183</id>
			<source_loc>2469</source_loc>
			<order>12</order>
			<sig_name>fifo_mem_2</sig_name>
			<label>fifo_mem[2].[2]:fifo_mem_2:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>152</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3184</id>
			<source_loc>2470</source_loc>
			<order>13</order>
			<sig_name>fifo_mem_1</sig_name>
			<label>fifo_mem[1].[1]:fifo_mem_1:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>153</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3185</id>
			<source_loc>2471</source_loc>
			<order>14</order>
			<sig_name>fifo_mem_0</sig_name>
			<label>fifo_mem[0].[0]:fifo_mem_0:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>154</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3186</id>
			<source_loc>2848</source_loc>
			<order>15</order>
			<instance_name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</instance_name>
			<opcode>26</opcode>
			<label>MUX(8)</label>
			<op>
				<id>155</id>
				<op_kind>mux</op_kind>
				<in_widths>320 320 320 320 320 320 320 320 3</in_widths>
				<out_widths>320</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4026000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3187</id>
			<source_loc>3162</source_loc>
			<order>16</order>
			<sig_name>fifo_out</sig_name>
			<label>fifo_out:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>156</id>
				<op_kind>output</op_kind>
				<object>fifo_out</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4681000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>3175</id>
			<source_loc>2635</source_loc>
			<order>17</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>144</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2729000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>_fifo_read</thread>
	</cdfg>
	<timing_paths>
		<thread>_fifo_read</thread>
		<timing_path>
			<name>_fifo_read_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.9727</delay>
				<port_name>rd_en</port_name>
				<state>2</state>
				<source_loc>3171</source_loc>
			</path_node>
			<delay>2.9727</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>rd_ptr</port_name>
				<state>4</state>
				<source_loc>3177</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>3187</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_0</port_name>
				<state>4</state>
				<source_loc>3185</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>3187</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_1</port_name>
				<state>4</state>
				<source_loc>3184</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>3187</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_2</port_name>
				<state>4</state>
				<source_loc>3183</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>3187</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_3</port_name>
				<state>4</state>
				<source_loc>3182</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>3187</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_4</port_name>
				<state>4</state>
				<source_loc>3181</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>3187</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_5</port_name>
				<state>4</state>
				<source_loc>3180</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>3187</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_6</port_name>
				<state>4</state>
				<source_loc>3179</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>3187</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_7</port_name>
				<state>4</state>
				<source_loc>3178</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>3187</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_fifo_read</thread>
		<timing_path>
			<name>_fifo_read_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.9727</delay>
				<port_name>rd_en</port_name>
			</path_node>
			<delay>2.9727</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>rd_ptr</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_1</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_2</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_3</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_4</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_5</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_6</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_7</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_fifo_read</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_fifo_read</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>13</id>
			<thread>_fifo_read</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>162</source_line>
			<source_loc>1776</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_fifo_read</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>13</id>
			<thread>_fifo_read</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1773</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2525</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>862,1647</sub_loc>
	</source_loc>
	<source_loc>
		<id>2524</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>706,2912</sub_loc>
	</source_loc>
	<source_loc>
		<id>2529</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>863,1660</sub_loc>
	</source_loc>
	<source_loc>
		<id>2530</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>786,1673</sub_loc>
	</source_loc>
	<source_loc>
		<id>3196</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2530,1673</sub_loc>
	</source_loc>
	<source_loc>
		<id>3197</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9793</opcode>
		<sub_loc>2530,1673</sub_loc>
	</source_loc>
	<source_loc>
		<id>2528</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>785,1643</sub_loc>
	</source_loc>
	<source_loc>
		<id>2531</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>745,1670</sub_loc>
	</source_loc>
	<source_loc>
		<id>3198</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2531,1670</sub_loc>
	</source_loc>
	<source_loc>
		<id>3199</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9799</opcode>
		<sub_loc>2531,1670</sub_loc>
	</source_loc>
	<source_loc>
		<id>2532</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>784,1668</sub_loc>
	</source_loc>
	<source_loc>
		<id>2533</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>783,1666</sub_loc>
	</source_loc>
	<source_loc>
		<id>3200</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2533,1666</sub_loc>
	</source_loc>
	<source_loc>
		<id>3201</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9796</opcode>
		<sub_loc>2533,1666</sub_loc>
	</source_loc>
	<source_loc>
		<id>2534</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>782,1664</sub_loc>
	</source_loc>
	<source_loc>
		<id>3202</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2534,1664</sub_loc>
	</source_loc>
	<source_loc>
		<id>3203</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9797</opcode>
		<sub_loc>2534,1664</sub_loc>
	</source_loc>
	<source_loc>
		<id>2526</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>797,1649</sub_loc>
	</source_loc>
	<source_loc>
		<id>2527</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>705,1635</sub_loc>
	</source_loc>
	<source_loc>
		<id>2535</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>781,1661</sub_loc>
	</source_loc>
	<source_loc>
		<id>3204</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2535,1661</sub_loc>
	</source_loc>
	<source_loc>
		<id>3205</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9798</opcode>
		<sub_loc>2535,1661</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>_assign</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_assign</thread>
		<value>24</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_assign</thread>
		<value>12</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_assign</thread>
		<value>3420</value>
	</intrinsic_muxing>
	<resource>
		<res_id>16</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>feature_write_addr_gen_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>17</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_4_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>437.7600</unit_area>
		<comb_area>437.7600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>18</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_5_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>437.7600</unit_area>
		<comb_area>437.7600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>feature_write_addr_gen_N_Mux_32_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_assign</thread>
	</pm_ops>
	<sched_ops>
		<thread>_assign</thread>
		<io_op>
			<id>3208</id>
			<source_loc>2525</source_loc>
			<order>1</order>
			<sig_name>fifo_cnt_1d</sig_name>
			<label>fifo_cnt_1d:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>170</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3207</id>
			<source_loc>2524</source_loc>
			<order>2</order>
			<sig_name>read_address_valid</sig_name>
			<label>read_address_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>169</id>
				<op_kind>input</op_kind>
				<object>read_address_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3209</id>
			<source_loc>2526</source_loc>
			<order>3</order>
			<sig_name>write_address</sig_name>
			<label>write_address:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>171</id>
				<op_kind>input</op_kind>
				<object>write_address</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3210</id>
			<source_loc>2527</source_loc>
			<order>4</order>
			<sig_name>read_address</sig_name>
			<label>read_address:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>172</id>
				<op_kind>input</op_kind>
				<object>read_address</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3211</id>
			<source_loc>2528</source_loc>
			<order>5</order>
			<sig_name>data_in</sig_name>
			<label>data_in:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>173</id>
				<op_kind>input</op_kind>
				<object>data_in</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3212</id>
			<source_loc>2529</source_loc>
			<order>6</order>
			<sig_name>fifo_out</sig_name>
			<label>fifo_out:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>174</id>
				<op_kind>input</op_kind>
				<object>fifo_out</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4641000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3220</id>
			<source_loc>2532</source_loc>
			<order>7</order>
			<sig_name>oe_0</sig_name>
			<label>oe_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>182</id>
				<op_kind>output</op_kind>
				<object>oe_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3213</id>
			<source_loc>2869</source_loc>
			<order>8</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_36</instance_name>
			<opcode>20</opcode>
			<label>or_reduce</label>
			<op>
				<id>175</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3214</id>
			<source_loc>2870</source_loc>
			<order>9</order>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_34</instance_name>
			<opcode>30</opcode>
			<label>!</label>
			<op>
				<id>176</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2011000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3215</id>
			<source_loc>2871</source_loc>
			<order>10</order>
			<instance_name>feature_write_addr_gen_Or_1Ux1U_1U_4_35</instance_name>
			<opcode>35</opcode>
			<label>|</label>
			<op>
				<id>177</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2526000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3221</id>
			<source_loc>2876</source_loc>
			<order>11</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_36</instance_name>
			<opcode>20</opcode>
			<label>or_reduce</label>
			<op>
				<id>183</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3222</id>
			<source_loc>2877</source_loc>
			<order>12</order>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_37</instance_name>
			<opcode>30</opcode>
			<label>!</label>
			<op>
				<id>184</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1194000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3225</id>
			<source_loc>2879</source_loc>
			<order>13</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_36</instance_name>
			<opcode>20</opcode>
			<label>or_reduce</label>
			<op>
				<id>187</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3228</id>
			<source_loc>2883</source_loc>
			<order>14</order>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_6_4_39</instance_name>
			<opcode>19</opcode>
			<label>MUX(2)</label>
			<op>
				<id>190</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5832000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3216</id>
			<source_loc>2873</source_loc>
			<order>15</order>
			<instance_name>feature_write_addr_gen_N_MuxB_320_2_4_4_40</instance_name>
			<opcode>36</opcode>
			<label>MUX(2)</label>
			<op>
				<id>178</id>
				<op_kind>mux</op_kind>
				<in_widths>320 1</in_widths>
				<out_widths>320</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5035000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3217</id>
			<source_loc>3197</source_loc>
			<order>16</order>
			<sig_name>data_out</sig_name>
			<label>data_out:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>179</id>
				<op_kind>output</op_kind>
				<object>data_out</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5690000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3218</id>
			<source_loc>2875</source_loc>
			<order>17</order>
			<instance_name>feature_write_addr_gen_N_MuxB_320_2_5_4_41</instance_name>
			<opcode>37</opcode>
			<label>MUX(2)</label>
			<op>
				<id>180</id>
				<op_kind>mux</op_kind>
				<in_widths>320 1</in_widths>
				<out_widths>320</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1636000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3219</id>
			<source_loc>3199</source_loc>
			<order>18</order>
			<sig_name>read_data</sig_name>
			<label>read_data:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>181</id>
				<op_kind>output</op_kind>
				<object>read_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2291000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3223</id>
			<source_loc>2878</source_loc>
			<order>19</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_42</instance_name>
			<opcode>21</opcode>
			<label>&amp;</label>
			<op>
				<id>185</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2273000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3224</id>
			<source_loc>3201</source_loc>
			<order>20</order>
			<sig_name>we_0</sig_name>
			<label>we_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>186</id>
				<op_kind>output</op_kind>
				<object>we_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2928000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3226</id>
			<source_loc>2880</source_loc>
			<order>21</order>
			<instance_name>feature_write_addr_gen_Or_1Ux1U_1U_4_43</instance_name>
			<opcode>35</opcode>
			<label>|</label>
			<op>
				<id>188</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2332000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3227</id>
			<source_loc>3203</source_loc>
			<order>22</order>
			<sig_name>cs_0</sig_name>
			<label>cs_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>189</id>
				<op_kind>output</op_kind>
				<object>cs_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2987000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3229</id>
			<source_loc>2884</source_loc>
			<order>23</order>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_2_4_44</instance_name>
			<opcode>32</opcode>
			<label>MUX(2)</label>
			<op>
				<id>191</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6432000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3230</id>
			<source_loc>3205</source_loc>
			<order>24</order>
			<sig_name>address_0</sig_name>
			<label>address_0:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>192</id>
				<op_kind>output</op_kind>
				<object>address_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7087000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>_assign</thread>
	</cdfg>
	<timing_paths>
		<thread>_assign</thread>
		<timing_path>
			<name>_assign_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.6882</delay>
				<port_name>write_address</port_name>
				<state>2</state>
				<source_loc>3209</source_loc>
			</path_node>
			<delay>2.6882</delay>
		</timing_path>
		<timing_path>
			<name>_assign_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>data_in</port_name>
				<state>2</state>
				<source_loc>3211</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_assign_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>read_address</port_name>
				<state>2</state>
				<source_loc>3210</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_assign_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>read_address_valid</port_name>
				<state>2</state>
				<source_loc>3207</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_assign_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.7359</delay>
				<port_name>fifo_out</port_name>
				<state>2</state>
				<source_loc>3212</source_loc>
			</path_node>
			<delay>2.7359</delay>
		</timing_path>
		<timing_path>
			<name>_assign_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5118</delay>
				<port_name>write_address</port_name>
				<state>2</state>
				<source_loc>3209</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>address_0</port_name>
				<state>2</state>
				<source_loc>3230</source_loc>
			</path_node>
			<delay>0.7087</delay>
		</timing_path>
		<timing_path>
			<name>_assign_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.4641</delay>
				<port_name>fifo_out</port_name>
				<state>2</state>
				<source_loc>3212</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0394</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>data_out</port_name>
				<state>2</state>
				<source_loc>3217</source_loc>
			</path_node>
			<delay>0.5690</delay>
		</timing_path>
		<timing_path>
			<name>_assign_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_cnt_1d</port_name>
				<state>2</state>
				<source_loc>3208</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0677</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>address_0</port_name>
				<state>2</state>
				<source_loc>3230</source_loc>
			</path_node>
			<delay>0.3786</delay>
		</timing_path>
		<timing_path>
			<name>_assign_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_cnt_1d</port_name>
				<state>2</state>
				<source_loc>3208</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0677</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0394</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>data_out</port_name>
				<state>2</state>
				<source_loc>3217</source_loc>
			</path_node>
			<delay>0.3575</delay>
		</timing_path>
		<timing_path>
			<name>_assign_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_cnt_1d</port_name>
				<state>2</state>
				<source_loc>3208</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0677</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>cs_0</port_name>
				<state>2</state>
				<source_loc>3227</source_loc>
			</path_node>
			<delay>0.2987</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_assign</thread>
		<timing_path>
			<name>_assign_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.6882</delay>
				<port_name>write_address</port_name>
			</path_node>
			<delay>2.6882</delay>
		</timing_path>
		<timing_path>
			<name>_assign_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>data_in</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_assign_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>read_address</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_assign_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>read_address_valid</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_assign_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.7359</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>2.7359</delay>
		</timing_path>
		<timing_path>
			<name>_assign_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5118</delay>
				<port_name>write_address</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>feature_write_addr_gen_N_Mux_32_2_6_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>feature_write_addr_gen_N_Mux_32_2_2_4_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>address_0</port_name>
			</path_node>
			<delay>0.7387</delay>
		</timing_path>
		<timing_path>
			<name>_assign_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.4641</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0629</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_2_4_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>data_out</port_name>
			</path_node>
			<delay>0.5925</delay>
		</timing_path>
		<timing_path>
			<name>_assign_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_cnt_1d</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1075</delay>
				<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>feature_write_addr_gen_N_Mux_32_2_6_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>feature_write_addr_gen_N_Mux_32_2_2_4_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>address_0</port_name>
			</path_node>
			<delay>0.4484</delay>
		</timing_path>
		<timing_path>
			<name>_assign_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_cnt_1d</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1075</delay>
				<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0288</delay>
				<instance_name>feature_write_addr_gen_Not_1U_1U_4_34</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>feature_write_addr_gen_Or_1Ux1U_1U_4_35</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0629</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_2_4_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>data_out</port_name>
			</path_node>
			<delay>0.4483</delay>
		</timing_path>
		<timing_path>
			<name>_assign_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_cnt_1d</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1075</delay>
				<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>we_0</port_name>
			</path_node>
			<delay>0.3584</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_assign</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_assign</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>24</id>
			<thread>_assign</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>68</source_line>
			<source_loc>1696</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_assign</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>24</id>
			<thread>_assign</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1677</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2503</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>827,1710</sub_loc>
	</source_loc>
	<source_loc>
		<id>3267</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2509,1718</sub_loc>
	</source_loc>
	<source_loc>
		<id>2504</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>827,1718</sub_loc>
	</source_loc>
	<source_loc>
		<id>3265</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2504,1718</sub_loc>
	</source_loc>
	<source_loc>
		<id>3266</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9818</opcode>
		<sub_loc>2504,1718</sub_loc>
	</source_loc>
	<source_loc>
		<id>3269</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3267</sub_loc>
	</source_loc>
	<source_loc>
		<id>3268</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3267</sub_loc>
	</source_loc>
	<source_loc>
		<id>3271</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2504</sub_loc>
	</source_loc>
	<source_loc>
		<id>2502</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>783,1717</sub_loc>
	</source_loc>
	<source_loc>
		<id>2501</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>620,1712</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>_up_count</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_up_count</thread>
		<value>9</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_up_count</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_up_count</thread>
		<value>604</value>
	</intrinsic_muxing>
	<resource>
		<res_id>12</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>1.3854</delay>
		<module_name>feature_write_addr_gen_Add_32Ux1U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>129.6180</unit_area>
		<comb_area>129.6180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>feature_write_addr_gen_N_Mux_32_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_up_count</thread>
		<op>
			<id>3284</id>
			<opcode>12</opcode>
			<source_loc>1721</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3286</id>
			<opcode>31</opcode>
			<source_loc>1721</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3282</id>
			<opcode>13</opcode>
			<source_loc>2898</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3287</id>
			<opcode>14</opcode>
			<source_loc>2899,1716</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_up_count</thread>
		<io_op>
			<id>3273</id>
			<source_loc>2503</source_loc>
			<order>1</order>
			<sig_name>write_cnt</sig_name>
			<label>write_cnt:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>213</id>
				<op_kind>output</op_kind>
				<object>write_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3274</id>
			<source_loc>3267</source_loc>
			<order>2</order>
			<sig_name>write_cnt</sig_name>
			<label>write_cnt:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>214</id>
				<op_kind>output</op_kind>
				<object>write_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3275</id>
			<source_loc>3271</source_loc>
			<order>3</order>
			<sig_name>uup_count_write_cnt_next</sig_name>
			<label>write_cnt:uup_count_write_cnt_next:write</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>215</id>
				<op_kind>output</op_kind>
				<object>uup_count_write_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3276</id>
			<source_loc>2501</source_loc>
			<order>4</order>
			<sig_name>init</sig_name>
			<label>init:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>216</id>
				<op_kind>input</op_kind>
				<object>init</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3277</id>
			<source_loc>1717</source_loc>
			<order>5</order>
			<sig_name>amtmp007</sig_name>
			<label>amtmp007:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>217</id>
				<op_kind>output</op_kind>
				<object>amtmp007</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2929000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3278</id>
			<source_loc>2862</source_loc>
			<order>6</order>
			<instance_name>feature_write_addr_gen_Add_32Ux1U_32U_4_45</instance_name>
			<opcode>31</opcode>
			<label>+</label>
			<op>
				<id>218</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4148000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3279</id>
			<source_loc>2863</source_loc>
			<order>7</order>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_2_4_46</instance_name>
			<opcode>13</opcode>
			<label>MUX(2)</label>
			<op>
				<id>219</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5048000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3280</id>
			<source_loc>2865</source_loc>
			<order>8</order>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_3_4_47</instance_name>
			<opcode>14</opcode>
			<label>MUX(2)</label>
			<op>
				<id>220</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5677000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3281</id>
			<source_loc>3266</source_loc>
			<order>9</order>
			<sig_name>write_cnt</sig_name>
			<label>write_cnt:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>221</id>
				<op_kind>output</op_kind>
				<object>write_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6332000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>_up_count</thread>
	</cdfg>
	<timing_paths>
		<thread>_up_count</thread>
		<timing_path>
			<name>_up_count_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.9071</delay>
				<port_name>we_0</port_name>
				<state>3</state>
				<source_loc>2502</source_loc>
			</path_node>
			<delay>2.9071</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
				<state>3</state>
				<source_loc>2504</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
				<state>3</state>
				<source_loc>3281</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
				<state>2</state>
				<source_loc>3270</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
				<state>1</state>
				<source_loc>3273</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_up_count</thread>
		<timing_path>
			<name>_up_count_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.9071</delay>
				<port_name>we_0</port_name>
			</path_node>
			<delay>2.9071</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_up_count</thread>
		<reg_op>
			<id>3291</id>
			<source_loc>3273</source_loc>
			<name>write_cnt</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>write_cnt</instance_name>
			<op>
				<id>213</id>
				<op_kind>reg</op_kind>
				<object>write_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3292</id>
			<source_loc>3281</source_loc>
			<name>write_cnt</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>write_cnt</instance_name>
			<op>
				<id>221</id>
				<op_kind>reg</op_kind>
				<object>write_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_up_count</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2376</source_loc>
		<loop>
			<id>18</id>
			<thread>_up_count</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>118</source_line>
			<source_loc>1728</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_up_count</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>18</id>
			<thread>_up_count</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1724</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>rd_ptr</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>rd_en</name>
		<time> 0.227</time>
	</stable_time>
	<stable_time>
		<name>fifo_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>rstn</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rstn</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>wr_ptr</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>wr_en</name>
		<time> 0.100</time>
	</stable_time>
	<stable_time>
		<name>write_address_valid</name>
		<time> 0.119</time>
	</stable_time>
	<stable_time>
		<name>src_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>fifo_out</name>
		<time> 0.464</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_7</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_6</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_5</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_4</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_3</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_2</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_1</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>src</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>write_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>init</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>init</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>we_0</name>
		<time> 0.293</time>
	</stable_time>
	<stable_time>
		<name>base_addr</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>base_addr</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>write_address</name>
		<time> 0.512</time>
	</stable_time>
	<stable_time>
		<name>stop</name>
		<time> 0.100</time>
	</stable_time>
	<stable_time>
		<name>read_address_valid</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>read_address_valid</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>fifo_cnt_1d</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>read_address</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>read_address</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>data_in</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>data_in</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>data_out</name>
		<time> 0.527</time>
	</stable_time>
	<stable_time>
		<name>read_data</name>
		<time> 0.171</time>
	</stable_time>
	<stable_time>
		<name>oe_0</name>
		<time> 0.100</time>
	</stable_time>
	<stable_time>
		<name>cs_0</name>
		<time> 0.291</time>
	</stable_time>
	<stable_time>
		<name>address_0</name>
		<time> 0.673</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 13 threads, 134 ops.</summary>
	</phase_summary>
</tool_log>
