// Seed: 1574210715
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply1 id_3
);
  id_5(
      1, id_3, -1'b0
  ); id_6(
      - ~id_0 !== id_3, !id_0, id_6, -1
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    input wire id_6,
    input uwire id_7,
    input tri1 id_8,
    input wor id_9,
    output supply0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    output wor id_13,
    id_21,
    output uwire id_14,
    input wor id_15,
    input uwire id_16,
    output wire id_17,
    input supply0 id_18,
    output tri0 id_19
);
  tri0 id_22 = 1 & -1;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_4
  );
  assign modCall_1.id_6 = 0;
endmodule
