
---------- Begin Simulation Statistics ----------
final_tick                               109306294000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 309199                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719812                       # Number of bytes of host memory used
host_op_rate                                   337457                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   323.42                       # Real time elapsed on the host
host_tick_rate                              337973332                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109306                       # Number of seconds simulated
sim_ticks                                109306294000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.093063                       # CPI: cycles per instruction
system.cpu.discardedOps                        431113                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2576428                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.914860                       # IPC: instructions per cycle
system.cpu.numCycles                        109306294                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932682     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738319     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       106729866                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        54732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       111992                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            500                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19659384                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15818966                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88856                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076133                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062875                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.835837                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050587                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134800                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35093201                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35093201                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35096278                       # number of overall hits
system.cpu.dcache.overall_hits::total        35096278                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        77257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          77257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        77309                       # number of overall misses
system.cpu.dcache.overall_misses::total         77309                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6151740000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6151740000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6151740000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6151740000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170458                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173587                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173587                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002197                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002197                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002198                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002198                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79626.959369                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79626.959369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79573.400251                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79573.400251                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50634                       # number of writebacks
system.cpu.dcache.writebacks::total             50634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20823                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20823                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        56434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        56434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        56479                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        56479                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4750647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4750647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4752958000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4752958000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001605                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001605                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84180.582627                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84180.582627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84154.429080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84154.429080                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54433                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20884084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20884084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    566839000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    566839000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29137.401049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29137.401049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    441906000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    441906000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26588.808664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26588.808664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14209117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14209117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5584901000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5584901000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004052                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004052                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96619.569919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96619.569919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17989                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17989                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39814                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39814                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4308741000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4308741000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108221.756166                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108221.756166                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3077                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3077                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           52                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           52                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016619                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016619                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2311000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2311000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014382                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014382                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 51355.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 51355.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       108000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       108000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000023                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000023                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        52000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2034.533702                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35323979                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             56481                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            625.413484                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2034.533702                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1727                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35401290                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35401290                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49125277                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17532431                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086682                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27002630                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27002630                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27002630                       # number of overall hits
system.cpu.icache.overall_hits::total        27002630                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          781                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            781                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          781                       # number of overall misses
system.cpu.icache.overall_misses::total           781                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     58431000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58431000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     58431000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58431000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27003411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27003411                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27003411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27003411                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74815.620999                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74815.620999                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74815.620999                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74815.620999                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          297                       # number of writebacks
system.cpu.icache.writebacks::total               297                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          781                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          781                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          781                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          781                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56869000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56869000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72815.620999                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72815.620999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72815.620999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72815.620999                       # average overall mshr miss latency
system.cpu.icache.replacements                    297                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27002630                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27002630                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          781                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           781                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     58431000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58431000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27003411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27003411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74815.620999                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74815.620999                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56869000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56869000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72815.620999                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72815.620999                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           483.039960                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27003411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               781                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34575.430218                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   483.039960                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.235859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.235859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27004192                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27004192                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 109306294000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  275                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18147                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18422                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 275                       # number of overall hits
system.l2.overall_hits::.cpu.data               18147                       # number of overall hits
system.l2.overall_hits::total                   18422                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38334                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38840                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data             38334                       # number of overall misses
system.l2.overall_misses::total                 38840                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48731000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4185935000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4234666000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48731000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4185935000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4234666000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              781                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            56481                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                57262                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             781                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           56481                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               57262                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.647887                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.678706                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.678286                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.647887                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.678706                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.678286                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96306.324111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109196.405280                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109028.475798                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96306.324111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109196.405280                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109028.475798                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5517                       # number of writebacks
system.l2.writebacks::total                      5517                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38839                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38839                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38611000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3419188000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3457799000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38611000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3419188000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3457799000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.647887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.678688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.678268                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.647887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.678688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.678268                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76306.324111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89196.984322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89029.042972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76306.324111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89196.984322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89029.042972                       # average overall mshr miss latency
system.l2.replacements                           6093                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          296                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              296                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          296                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          296                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1874                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37940                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4142752000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4142752000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.952931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109192.198208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109192.198208                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3383952000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3383952000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.952931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89192.198208                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89192.198208                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48731000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48731000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.647887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.647887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96306.324111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96306.324111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38611000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38611000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.647887                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.647887                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76306.324111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76306.324111                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     43183000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     43183000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16667                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16667                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.023640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109601.522843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109601.522843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35236000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35236000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.023580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89659.033079                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89659.033079                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26041.440271                       # Cycle average of tags in use
system.l2.tags.total_refs                      111887                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38861                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.879159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.556612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       262.108899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25775.774760                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.786614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.794722                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30707                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    262643                       # Number of tag accesses
system.l2.tags.data_accesses                   262643                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.059626490500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          305                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          305                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              111244                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5204                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38839                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5517                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38839                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5517                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38839                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5517                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.321311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.258552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1872.965332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          304     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           305                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.029508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.028741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.169504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              296     97.05%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      2.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           305                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2485696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               353088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     22.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  109304729000                       # Total gap between requests
system.mem_ctrls.avgGap                    2464260.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2453120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       351936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 296268.392376380449                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 22442623.477839253843                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3219723.102129873820                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          506                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        38333                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5517                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12652750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1450791250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1160854642250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25005.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37847.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 210414109.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2453312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2485696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       353088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       353088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          506                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        38333                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38839                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         5517                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          5517                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       296268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     22444380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         22740648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       296268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       296268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3230262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3230262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3230262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       296268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     22444380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        25970911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38836                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5499                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          292                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               735269000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194180000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1463444000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18932.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37682.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22047                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4742                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.23                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        17545                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   161.719920                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.297267                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   158.308305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         6889     39.26%     39.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7520     42.86%     82.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1208      6.89%     89.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1060      6.04%     95.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          507      2.89%     97.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           82      0.47%     98.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           37      0.21%     98.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           40      0.23%     98.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          202      1.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        17545                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2485504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             351936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               22.738892                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.219723                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        63281820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        33635085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139451340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14589900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8628316320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  20705434680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  24537461760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   54122170905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   495.142310                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  63599868500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3649880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  42056545500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        61996620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        32948190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      137837700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      14114880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8628316320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  20264490660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  24908783040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   54048487410                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   494.468209                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  64568877750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3649880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  41087536250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                899                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5517                       # Transaction distribution
system.membus.trans_dist::CleanEvict               79                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37940                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           899                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83274                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83274                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2838784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2838784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38839                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38839    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38839                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            66503000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          207783500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             17448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56151                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          297                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4375                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39814                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           781                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16667                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1859                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       167395                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                169254                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        68992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6855360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6924352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6093                       # Total snoops (count)
system.tol2bus.snoopTraffic                    353088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            63355                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009518                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.097095                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62752     99.05%     99.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    603      0.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              63355                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 109306294000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          213854000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2343000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         169443999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
