// Seed: 1156061544
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7#(.id_1(1)) = id_4 && id_4;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri id_6,
    output wire id_7,
    input wire id_8,
    output tri id_9,
    input wand id_10,
    input wire id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    output wire id_16,
    input tri id_17,
    input wire id_18,
    input wire id_19,
    input tri1 id_20,
    input tri id_21,
    input tri0 id_22,
    input tri id_23,
    input supply1 id_24,
    output tri id_25
    , id_30,
    output uwire id_26,
    input wire id_27,
    input uwire id_28
);
  wire id_31;
  xnor (
      id_9,
      id_1,
      id_6,
      id_17,
      id_5,
      id_31,
      id_8,
      id_19,
      id_24,
      id_12,
      id_2,
      id_11,
      id_10,
      id_20,
      id_27,
      id_23,
      id_13
  );
  module_0(
      id_31, id_31, id_31, id_31, id_31, id_31, id_31, id_30
  );
endmodule
