<profile>

<section name = "Vivado HLS Report for 'interp1'" level="0">
<item name = "Date">Wed Dec 10 22:44:45 2014
</item>
<item name = "Version">2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)</item>
<item name = "Project">hls.prj</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">639, 639, 639, 639, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">370, 370, 50, 1, 1, 322, yes</column>
<column name="- Loop 2">264, 264, 10, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 263</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 8, 2267, 2256</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 191</column>
<column name="Register">-, -, 468, -</column>
<column name="ShiftMemory">-, -, 0, 190</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 3, 2, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="top_mul_32s_32s_38_6_U61">top_mul_32s_32s_38_6, 0, 4, 45, 21</column>
<column name="top_mul_32s_32s_38_6_U62">top_mul_32s_32s_38_6, 0, 4, 45, 21</column>
<column name="top_sdiv_38ns_38s_38_41_U60">top_sdiv_38ns_38s_38_41, 0, 0, 2177, 2214</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dx_V_U">interp1_dx_V, 1, 323, 32, 1, 10336</column>
<column name="dy_V_U">interp1_dx_V, 1, 323, 32, 1, 10336</column>
<column name="slope_V_U">interp1_dx_V, 1, 323, 32, 1, 10336</column>
<column name="intercept_V_U">interp1_dx_V, 1, 323, 32, 1, 10336</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="exitcond2_reg_602">0, 1, 1, 0</column>
<column name="exitcond_reg_492">0, 2, 1, 0</column>
<column name="p_Val2_275_reg_534">0, 64, 32, 0</column>
<column name="p_Val2_277_reg_545">0, 64, 32, 0</column>
<column name="p_Val2_281_reg_651">0, 32, 32, 0</column>
<column name="tmp_16_reg_611">0, 9, 64, 55</column>
<column name="tmp_reg_501">0, 18, 64, 55</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_299_p2">+, 0, 0, 9, 9, 1</column>
<column name="i_4_fu_390_p2">+, 0, 0, 9, 9, 1</column>
<column name="r_V_133_fu_476_p2">+, 0, 0, 38, 38, 38</column>
<column name="ret_V_1_fu_423_p2">+, 0, 0, 26, 26, 1</column>
<column name="p_Val2_278_fu_322_p2">-, 0, 0, 32, 32, 32</column>
<column name="r_V_132_fu_368_p2">-, 0, 0, 38, 38, 38</column>
<column name="r_V_fu_317_p2">-, 0, 0, 32, 32, 32</column>
<column name="p_s_fu_435_p3">Select, 0, 0, 26, 1, 26</column>
<column name="ret_V_2_fu_443_p3">Select, 0, 0, 26, 1, 26</column>
<column name="exitcond2_fu_384_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="exitcond_fu_293_p2">icmp, 0, 0, 10, 9, 9</column>
<column name="tmp_17_fu_429_p2">icmp, 0, 0, 6, 6, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="dx_V_address0">9, 3, 9, 27</column>
<column name="dx_V_d0">32, 2, 32, 64</column>
<column name="dy_V_address0">9, 3, 9, 27</column>
<column name="dy_V_d0">32, 2, 32, 64</column>
<column name="i_3_reg_281">9, 2, 9, 18</column>
<column name="i_phi_fu_274_p4">9, 2, 9, 18</column>
<column name="i_reg_270">9, 2, 9, 18</column>
<column name="intercept_V_address0">9, 4, 9, 36</column>
<column name="intercept_V_d0">32, 2, 32, 64</column>
<column name="slope_V_address0">9, 4, 9, 36</column>
<column name="slope_V_d0">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it10">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it11">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it12">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it13">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it14">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it15">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it16">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it17">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it18">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it19">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it20">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it21">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it22">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it23">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it24">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it25">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it26">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it27">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it28">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it29">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it30">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it31">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it32">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it33">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it34">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it35">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it36">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it37">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it38">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it39">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it40">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it41">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it42">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it43">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it44">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it45">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it46">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it47">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it48">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it49">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it8">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it9">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it2">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it3">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it4">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it5">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it6">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it7">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it8">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it9">1, 1, 0</column>
<column name="ap_reg_ppstg_p_Val2_280_reg_621_pp1_it2">32, 32, 0</column>
<column name="exitcond2_reg_602">1, 1, 0</column>
<column name="exitcond_reg_492">1, 1, 0</column>
<column name="i_2_reg_496">9, 9, 0</column>
<column name="i_3_reg_281">9, 9, 0</column>
<column name="i_reg_270">9, 9, 0</column>
<column name="lhs_V_cast_reg_656">38, 38, 0</column>
<column name="p_Val2_275_reg_534">32, 32, 0</column>
<column name="p_Val2_276_reg_540">32, 32, 0</column>
<column name="p_Val2_277_reg_545">32, 32, 0</column>
<column name="p_Val2_280_reg_621">32, 32, 0</column>
<column name="p_Val2_281_reg_651">32, 32, 0</column>
<column name="p_Val2_s_reg_529">32, 32, 0</column>
<column name="ret_V_2_reg_626">26, 26, 0</column>
<column name="rhs_V_cast_reg_577">38, 38, 0</column>
<column name="tmp_16_reg_611">9, 64, 55</column>
<column name="tmp_95_reg_561">32, 32, 0</column>
<column name="tmp_reg_501">9, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, , interp1, return value</column>
<column name="ap_rst">in, 1, , interp1, return value</column>
<column name="ap_start">in, 1, , interp1, return value</column>
<column name="ap_done">out, 1, , interp1, return value</column>
<column name="ap_idle">out, 1, , interp1, return value</column>
<column name="ap_ready">out, 1, , interp1, return value</column>
<column name="index_input_V_address0">out, 9, ap_memory, index_input_V, array</column>
<column name="index_input_V_ce0">out, 1, ap_memory, index_input_V, array</column>
<column name="index_input_V_q0">in, 32, ap_memory, index_input_V, array</column>
<column name="index_input_V_address1">out, 9, ap_memory, index_input_V, array</column>
<column name="index_input_V_ce1">out, 1, ap_memory, index_input_V, array</column>
<column name="index_input_V_q1">in, 32, ap_memory, index_input_V, array</column>
<column name="transfer_array_V_address0">out, 9, ap_memory, transfer_array_V, array</column>
<column name="transfer_array_V_ce0">out, 1, ap_memory, transfer_array_V, array</column>
<column name="transfer_array_V_q0">in, 32, ap_memory, transfer_array_V, array</column>
<column name="transfer_array_V_address1">out, 9, ap_memory, transfer_array_V, array</column>
<column name="transfer_array_V_ce1">out, 1, ap_memory, transfer_array_V, array</column>
<column name="transfer_array_V_q1">in, 32, ap_memory, transfer_array_V, array</column>
<column name="index_output_V_address0">out, 8, ap_memory, index_output_V, array</column>
<column name="index_output_V_ce0">out, 1, ap_memory, index_output_V, array</column>
<column name="index_output_V_q0">in, 32, ap_memory, index_output_V, array</column>
<column name="output_realtime_V_address0">out, 8, ap_memory, output_realtime_V, array</column>
<column name="output_realtime_V_ce0">out, 1, ap_memory, output_realtime_V, array</column>
<column name="output_realtime_V_we0">out, 1, ap_memory, output_realtime_V, array</column>
<column name="output_realtime_V_d0">out, 32, ap_memory, output_realtime_V, array</column>
</table>
</item>
</section>
</profile>
