module behavioralALU (Result,carrysum,carrysub,A,B,c,OpCode);
input c ;
input [3:0] A,B;
input [2:0] OpCode;
output reg [3:0] Result ;
output  carrysum,carrysub;
wire [3:0] wireand,wireor,wireadd,wiresub ;
AndGate (wireand,A,B);
OrGate (wireor,A,B);
Adder (wireadd,carrysum,A,B,c);
Subtractor (wiresub,carrysub,A,B,c);
always @(*) begin
case(OpCode)
3'b000:Result = wireadd;
3'b001:Result = wiresub;
3'b010: Result = wireand;
3'b011: Result = wireor;
default:Result = 4'bz;
endcase
end
endmodule 

