
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037053                       # Number of seconds simulated
sim_ticks                                 37053275592                       # Number of ticks simulated
final_tick                               564019638777                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 289939                       # Simulator instruction rate (inst/s)
host_op_rate                                   365709                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2435180                       # Simulator tick rate (ticks/s)
host_mem_usage                               16935332                       # Number of bytes of host memory used
host_seconds                                 15215.83                       # Real time elapsed on the host
sim_insts                                  4411668909                       # Number of instructions simulated
sim_ops                                    5564567047                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1987840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       416640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       380928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       866048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3659008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1640192                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1640192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15530                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3255                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2976                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6766                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28586                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12814                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12814                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53648158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11244350                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10280549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     23373048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                98749920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51817                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             203815                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44265776                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44265776                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44265776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53648158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11244350                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10280549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     23373048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              143015696                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88856777                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31080740                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25257697                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2118922                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13180482                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12153683                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3283226                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89759                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31198249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172314325                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31080740                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15436909                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37916026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11385187                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7392888                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15281798                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       912928                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85726004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.483699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47809978     55.77%     55.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3322831      3.88%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2701699      3.15%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6547240      7.64%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1786876      2.08%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2284103      2.66%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1640874      1.91%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          922820      1.08%     78.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18709583     21.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85726004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349785                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.939237                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32637546                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7203776                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36461908                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246145                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9176627                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311246                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42568                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206049443                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82005                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9176627                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35028472                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1472297                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2205078                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34260558                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3582970                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198764134                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30955                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1486159                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113516                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1826                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278205900                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    927953997                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    927953997                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107510293                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41072                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23245                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9824346                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18540647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9439764                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148122                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3060357                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188011402                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39599                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149371273                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       293063                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64904915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198310996                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6531                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85726004                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742427                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.884826                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30351760     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18274924     21.32%     56.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11961544     13.95%     70.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8850578     10.32%     81.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7611991      8.88%     89.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3953980      4.61%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3366079      3.93%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633995      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721153      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85726004                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874392     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176899     14.41%     85.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176557     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124452179     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126211      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14831346      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7945003      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149371273                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.681034                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1227854                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008220                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385989466                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252956554                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145576700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150599127                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561453                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7306676                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2975                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2413988                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9176627                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         636763                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81724                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188051001                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       409360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18540647                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9439764                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23065                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73378                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1267420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190180                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2457600                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147005256                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13916972                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2366016                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21653453                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20736969                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7736481                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.654407                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145673240                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145576700                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94869234                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267854705                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.638330                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354182                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65242490                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2123724                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76549377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604317                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.133511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30309332     39.59%     39.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20962969     27.38%     66.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8533833     11.15%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4798204      6.27%     84.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3917983      5.12%     89.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1591277      2.08%     91.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1890849      2.47%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948661      1.24%     95.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3596269      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76549377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3596269                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           261005035                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385286264                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3130773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.888568                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.888568                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.125407                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.125407                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661351374                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201173211                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190110809                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88856777                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32730074                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26700338                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2182705                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13807764                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12798466                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3526177                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96856                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32725647                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             179815445                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32730074                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16324643                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39936101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11604841                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5340966                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16138322                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1038373                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     87397903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47461802     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2642639      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4942613      5.66%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4922923      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3055524      3.50%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2426147      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1520232      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1414304      1.62%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        19011719     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     87397903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368346                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.023655                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34116082                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5280134                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         38371538                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       235201                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9394944                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5523114                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     215707114                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1425                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9394944                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36584289                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1036309                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       850316                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         36090980                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3441061                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     208040112                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1431823                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1052619                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    292131365                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    970607459                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    970607459                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180707994                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       111423302                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37096                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17795                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9574462                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19237332                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9835234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123789                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3606617                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         196097918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35589                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        156210584                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       307716                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     66261903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    202797322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     87397903                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787349                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896460                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29709625     33.99%     33.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19013375     21.75%     55.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12722037     14.56%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8241511      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8669957      9.92%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4200175      4.81%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3312963      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       755959      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       772301      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     87397903                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         975192     72.63%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        184663     13.75%     86.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       182778     13.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    130666274     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2099231      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17794      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15121422      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8305863      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     156210584                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.758004                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1342633                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008595                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    401469414                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    262395759                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    152642308                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     157553217                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       488543                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7456648                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2089                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2372169                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9394944                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         528567                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93308                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    196133507                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       459798                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19237332                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9835234                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17795                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1366195                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1211991                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2578186                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    154155621                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14430991                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2054957                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22549637                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21859376                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8118646                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734877                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             152690213                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            152642308                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         97315777                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        279242172                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.717847                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348500                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105244281                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129587157                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     66546794                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2209153                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     78002959                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.661311                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29377798     37.66%     37.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21942603     28.13%     65.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9113363     11.68%     77.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4552825      5.84%     83.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4540240      5.82%     89.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1842070      2.36%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1848655      2.37%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       987127      1.27%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3798278      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     78002959                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105244281                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129587157                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19243746                       # Number of memory references committed
system.switch_cpus1.commit.loads             11780681                       # Number of loads committed
system.switch_cpus1.commit.membars              17794                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18704649                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116748098                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2672823                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3798278                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           270338632                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          401668865                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1458874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105244281                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129587157                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105244281                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844291                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844291                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.184426                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.184426                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       692501039                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      212050628                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198181956                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35588                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88856777                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33353068                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27229798                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2224440                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14188876                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13150805                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3457200                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97850                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34534950                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             181176964                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33353068                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16608005                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39299927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11604434                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5366207                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16823149                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       872920                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88562720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49262793     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3237764      3.66%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4842977      5.47%     64.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3346495      3.78%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2342180      2.64%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2283733      2.58%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1387439      1.57%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2941355      3.32%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18917984     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88562720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375358                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038977                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35503316                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5609677                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37540238                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       548167                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9361321                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5605992                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          335                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     217056063                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1666                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9361321                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37506125                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         516935                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2219696                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36045423                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2913216                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     210588787                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1216200                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       991047                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    295406221                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    980310282                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    980310282                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181932934                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       113473261                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37989                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18123                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8641423                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19315039                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9880236                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117473                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3169636                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         196251445                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156793452                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       311381                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65363330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    200098695                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     88562720                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770423                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915616                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31778477     35.88%     35.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17612753     19.89%     55.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12899806     14.57%     70.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8492141      9.59%     79.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8506546      9.61%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4107627      4.64%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3648948      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       684719      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       831703      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88562720                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         854924     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169462     14.11%     85.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176585     14.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    131155725     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1980281      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18073      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15417465      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8221908      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156793452                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764564                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1200971                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007660                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    403661975                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261651378                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152472960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157994423                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       493466                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7493140                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6798                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2362477                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9361321                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         267086                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51082                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    196287646                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       749055                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19315039                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9880236                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18123                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1355209                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1210379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2565588                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153934792                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14411246                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2858659                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22441535                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21879360                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8030289                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732392                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152538694                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152472960                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         98804975                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        280719761                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715941                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351970                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105781042                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130390241                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65897602                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2242281                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79201399                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646312                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173701                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30403570     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22627644     28.57%     66.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8547493     10.79%     77.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4789633      6.05%     83.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4062935      5.13%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1816741      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1739239      2.20%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1185319      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4028825      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79201399                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105781042                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130390241                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19339658                       # Number of memory references committed
system.switch_cpus2.commit.loads             11821899                       # Number of loads committed
system.switch_cpus2.commit.membars              18074                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18918209                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117384829                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2696872                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4028825                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           271460417                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401943073                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 294057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105781042                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130390241                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105781042                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840007                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840007                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190467                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190467                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       691364572                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      212108237                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199452938                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36148                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                88856777                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32088192                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26117883                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2142762                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13668635                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12645704                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3303959                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94620                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35470898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             175272474                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32088192                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15949663                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36828762                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10999541                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5710661                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17338000                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       859828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86830422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.486166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.298036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        50001660     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1990045      2.29%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2589109      2.98%     62.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3900906      4.49%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3788861      4.36%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2880282      3.32%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1712954      1.97%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2563572      2.95%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17403033     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86830422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361123                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.972528                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36642905                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5588265                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35501648                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       277780                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8819822                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5430926                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          274                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     209687337                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8819822                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38585704                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1055668                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1705451                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33791459                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2872311                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     203583695                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          760                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1241951                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       901373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           19                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    283686866                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    948124640                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    948124640                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176410484                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       107276345                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        43082                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24327                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8116451                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18868907                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9998729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       194273                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3320483                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189219782                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40986                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        152425759                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       284086                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     61515105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    187085453                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6542                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86830422                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755442                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896950                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30208996     34.79%     34.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     19076122     21.97%     56.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12327516     14.20%     70.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8394433      9.67%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7850120      9.04%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4192213      4.83%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3087075      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       924265      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       769682      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86830422                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         750889     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        154328     14.23%     83.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       179235     16.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126834528     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2153755      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17221      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15050820      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8369435      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     152425759                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.715409                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1084458                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    393050483                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    250776734                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    148152032                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     153510217                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       517619                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7227405                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2281                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          904                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2536909                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          501                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8819822                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         618319                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       100726                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189260773                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1295529                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18868907                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9998729                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23764                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         76235                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          904                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1312673                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1206797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2519470                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    149513345                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14168246                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2912413                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22353090                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20942762                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8184844                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.682633                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             148191405                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            148152032                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95192220                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        267300234                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.667313                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356125                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103315627                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126979380                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     62281613                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2178129                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     78010600                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627720                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151755                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30105392     38.59%     38.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22404695     28.72%     67.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8250574     10.58%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4723074      6.05%     83.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3945732      5.06%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1951581      2.50%     91.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1923232      2.47%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       826470      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3879850      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     78010600                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103315627                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126979380                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19103319                       # Number of memory references committed
system.switch_cpus3.commit.loads             11641499                       # Number of loads committed
system.switch_cpus3.commit.membars              17222                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18211774                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114454746                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2590919                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3879850                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           263391743                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          387346392                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2026355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103315627                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126979380                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103315627                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.860052                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.860052                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.162721                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.162721                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       672826303                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204632555                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      193673174                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34444                       # number of misc regfile writes
system.l20.replacements                         15544                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          815258                       # Total number of references to valid blocks.
system.l20.sampled_refs                         31928                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.534265                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          869.353583                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.229740                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4190.548714                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.304661                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         11312.563301                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.053061                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000685                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.255771                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000019                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.690464                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        57042                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  57042                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21443                       # number of Writeback hits
system.l20.Writeback_hits::total                21443                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        57042                       # number of demand (read+write) hits
system.l20.demand_hits::total                   57042                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        57042                       # number of overall hits
system.l20.overall_hits::total                  57042                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        15530                       # number of ReadReq misses
system.l20.ReadReq_misses::total                15544                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        15530                       # number of demand (read+write) misses
system.l20.demand_misses::total                 15544                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        15530                       # number of overall misses
system.l20.overall_misses::total                15544                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2356657                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2596809737                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2599166394                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2356657                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2596809737                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2599166394                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2356657                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2596809737                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2599166394                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72572                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72586                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21443                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21443                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72572                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72586                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72572                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72586                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.213994                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.214146                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.213994                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.214146                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.213994                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.214146                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 168332.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 167212.475016                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 167213.483917                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 168332.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 167212.475016                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 167213.483917                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 168332.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 167212.475016                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 167213.483917                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3264                       # number of writebacks
system.l20.writebacks::total                     3264                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        15530                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           15544                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        15530                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            15544                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        15530                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           15544                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2197564                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2419829373                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2422026937                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2197564                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2419829373                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2422026937                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2197564                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2419829373                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2422026937                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213994                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.214146                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.213994                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.214146                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.213994                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.214146                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156968.857143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155816.443851                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155817.481794                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 156968.857143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155816.443851                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155817.481794                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 156968.857143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155816.443851                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155817.481794                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3270                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          428769                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19654                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.815864                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1056.942055                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.997108                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1624.497361                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.791124                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13686.772352                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.064511                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000915                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.099151                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000048                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.835374                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37592                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37592                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11238                       # number of Writeback hits
system.l21.Writeback_hits::total                11238                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37592                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37592                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37592                       # number of overall hits
system.l21.overall_hits::total                  37592                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3255                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3270                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3255                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3270                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3255                       # number of overall misses
system.l21.overall_misses::total                 3270                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2277296                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    536452468                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      538729764                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2277296                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    536452468                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       538729764                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2277296                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    536452468                       # number of overall miss cycles
system.l21.overall_miss_latency::total      538729764                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40847                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40862                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11238                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11238                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40847                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40862                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40847                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40862                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.079688                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.080025                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.079688                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.080025                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.079688                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.080025                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 151819.733333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 164808.745929                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 164749.163303                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 151819.733333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 164808.745929                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 164749.163303                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 151819.733333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 164808.745929                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 164749.163303                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2636                       # number of writebacks
system.l21.writebacks::total                     2636                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3255                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3270                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3255                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3270                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3255                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3270                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2100596                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    498548067                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    500648663                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2100596                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    498548067                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    500648663                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2100596                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    498548067                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    500648663                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.079688                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.080025                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.079688                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.080025                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.079688                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.080025                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140039.733333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 153163.768664                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 153103.566667                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140039.733333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 153163.768664                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 153103.566667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140039.733333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 153163.768664                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 153103.566667                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2993                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          359930                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19377                       # Sample count of references to valid blocks.
system.l22.avg_refs                         18.575115                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1317.646351                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.002621                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1475.734317                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            15.409532                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13559.207179                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.080423                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000977                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.090072                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000941                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.827588                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31937                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31937                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10413                       # number of Writeback hits
system.l22.Writeback_hits::total                10413                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31937                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31937                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31937                       # number of overall hits
system.l22.overall_hits::total                  31937                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2976                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2993                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2976                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2993                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2976                       # number of overall misses
system.l22.overall_misses::total                 2993                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2918607                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    470667970                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      473586577                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2918607                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    470667970                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       473586577                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2918607                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    470667970                       # number of overall miss cycles
system.l22.overall_miss_latency::total      473586577                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34913                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34930                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10413                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10413                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34913                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34930                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34913                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34930                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.085240                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.085686                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.085240                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.085686                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.085240                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.085686                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 171682.764706                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 158154.559812                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 158231.398931                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 171682.764706                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 158154.559812                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 158231.398931                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 171682.764706                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 158154.559812                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 158231.398931                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2160                       # number of writebacks
system.l22.writebacks::total                     2160                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2976                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2993                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2976                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2993                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2976                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2993                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2725054                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    436766046                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    439491100                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2725054                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    436766046                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    439491100                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2725054                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    436766046                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    439491100                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.085240                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.085686                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.085240                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.085686                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.085240                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.085686                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160297.294118                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146762.784274                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 146839.659205                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 160297.294118                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 146762.784274                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 146839.659205                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 160297.294118                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 146762.784274                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 146839.659205                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6779                       # number of replacements
system.l23.tagsinuse                     16383.978474                       # Cycle average of tags in use
system.l23.total_refs                          648600                       # Total number of references to valid blocks.
system.l23.sampled_refs                         23163                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.001554                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2174.460225                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.996632                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3378.268727                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         10818.252889                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.132719                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000793                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.206193                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.660294                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47230                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47230                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           27317                       # number of Writeback hits
system.l23.Writeback_hits::total                27317                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47230                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47230                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47230                       # number of overall hits
system.l23.overall_hits::total                  47230                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6761                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6774                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6766                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6779                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6766                       # number of overall misses
system.l23.overall_misses::total                 6779                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2177697                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1002403568                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1004581265                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       533920                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       533920                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2177697                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1002937488                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1005115185                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2177697                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1002937488                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1005115185                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53991                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              54004                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        27317                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            27317                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53996                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               54009                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53996                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              54009                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.125225                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.125435                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.125306                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.125516                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.125306                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.125516                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 167515.153846                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148262.619139                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 148299.566726                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       106784                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       106784                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 167515.153846                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148231.966893                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 148268.946010                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 167515.153846                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148231.966893                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 148268.946010                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4754                       # number of writebacks
system.l23.writebacks::total                     4754                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6761                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6774                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6766                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6779                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6766                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6779                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2030015                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    925257587                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    927287602                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       477270                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       477270                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2030015                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    925734857                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    927764872                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2030015                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    925734857                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    927764872                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.125225                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.125435                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.125306                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.125516                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.125306                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.125516                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       156155                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136852.179707                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 136889.223797                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        95454                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        95454                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       156155                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136821.586905                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 136858.662340                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       156155                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136821.586905                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 136858.662340                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996224                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015289397                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042835.808853                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996224                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15281780                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15281780                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15281780                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15281780                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15281780                       # number of overall hits
system.cpu0.icache.overall_hits::total       15281780                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2954997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2954997                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2954997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2954997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2954997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2954997                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15281798                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15281798                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15281798                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15281798                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15281798                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15281798                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 164166.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 164166.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 164166.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 164166.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 164166.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 164166.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2370657                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2370657                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2370657                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2370657                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2370657                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2370657                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169332.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 169332.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 169332.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 169332.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 169332.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 169332.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72572                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180560539                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72828                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.273617                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.503986                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.496014                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10568154                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10568154                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22662                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22662                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17560859                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17560859                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17560859                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17560859                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157591                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157591                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157591                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157591                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157591                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157591                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9397456617                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9397456617                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9397456617                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9397456617                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9397456617                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9397456617                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725745                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725745                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718450                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718450                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718450                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718450                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014693                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014693                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008894                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008894                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008894                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008894                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 59631.937211                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59631.937211                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 59631.937211                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59631.937211                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 59631.937211                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59631.937211                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21443                       # number of writebacks
system.cpu0.dcache.writebacks::total            21443                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        85019                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        85019                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        85019                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85019                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        85019                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85019                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72572                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72572                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72572                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72572                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72572                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72572                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3047305060                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3047305060                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3047305060                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3047305060                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3047305060                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3047305060                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004096                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004096                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004096                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004096                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41990.093424                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41990.093424                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41990.093424                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41990.093424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41990.093424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41990.093424                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997103                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014038613                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185428.045259                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997103                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16138304                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16138304                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16138304                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16138304                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16138304                       # number of overall hits
system.cpu1.icache.overall_hits::total       16138304                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3129751                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3129751                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3129751                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3129751                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3129751                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3129751                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16138322                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16138322                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16138322                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16138322                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16138322                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16138322                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 173875.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 173875.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 173875.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 173875.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 173875.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 173875.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2292296                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2292296                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2292296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2292296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2292296                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2292296                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 152819.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 152819.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 152819.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 152819.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 152819.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 152819.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40847                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169804342                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41103                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4131.190959                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.826260                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.173740                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905571                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094429                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11013003                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11013003                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7428052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7428052                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17795                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17795                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17794                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17794                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18441055                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18441055                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18441055                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18441055                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       105525                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       105525                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       105525                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        105525                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       105525                       # number of overall misses
system.cpu1.dcache.overall_misses::total       105525                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4667188381                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4667188381                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4667188381                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4667188381                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4667188381                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4667188381                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11118528                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11118528                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7428052                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7428052                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18546580                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18546580                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18546580                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18546580                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009491                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005690                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005690                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005690                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005690                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44228.271793                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44228.271793                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44228.271793                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44228.271793                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44228.271793                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44228.271793                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11238                       # number of writebacks
system.cpu1.dcache.writebacks::total            11238                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64678                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64678                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64678                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64678                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40847                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40847                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40847                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40847                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40847                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40847                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    787311067                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    787311067                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    787311067                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    787311067                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    787311067                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    787311067                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003674                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003674                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002202                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002202                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002202                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002202                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19274.636252                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19274.636252                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19274.636252                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19274.636252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19274.636252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19274.636252                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.002616                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018119415                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198962.019438                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.002616                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025645                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740389                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16823129                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16823129                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16823129                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16823129                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16823129                       # number of overall hits
system.cpu2.icache.overall_hits::total       16823129                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3139665                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3139665                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3139665                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3139665                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3139665                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3139665                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16823149                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16823149                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16823149                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16823149                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16823149                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16823149                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156983.250000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156983.250000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156983.250000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156983.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156983.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156983.250000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2940626                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2940626                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2940626                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2940626                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2940626                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2940626                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       172978                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       172978                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       172978                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       172978                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       172978                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       172978                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34913                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164857002                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35169                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4687.565811                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.137137                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.862863                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902879                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097121                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10969694                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10969694                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7481612                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7481612                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18099                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18099                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18074                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18074                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18451306                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18451306                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18451306                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18451306                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        70145                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        70145                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        70145                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70145                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        70145                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70145                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2304808211                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2304808211                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2304808211                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2304808211                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2304808211                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2304808211                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11039839                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11039839                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7481612                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7481612                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18074                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18074                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18521451                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18521451                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18521451                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18521451                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006354                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006354                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003787                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003787                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003787                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003787                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32857.769064                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32857.769064                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32857.769064                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32857.769064                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32857.769064                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32857.769064                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10413                       # number of writebacks
system.cpu2.dcache.writebacks::total            10413                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35232                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35232                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35232                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35232                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35232                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35232                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34913                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34913                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34913                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34913                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34913                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34913                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    724128073                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    724128073                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    724128073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    724128073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    724128073                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    724128073                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20740.929539                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20740.929539                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20740.929539                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20740.929539                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20740.929539                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20740.929539                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996629                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015492259                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2047363.425403                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996629                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17337983                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17337983                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17337983                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17337983                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17337983                       # number of overall hits
system.cpu3.icache.overall_hits::total       17337983                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2769073                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2769073                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2769073                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2769073                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2769073                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2769073                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17338000                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17338000                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17338000                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17338000                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17338000                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17338000                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 162886.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 162886.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 162886.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 162886.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 162886.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 162886.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2190943                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2190943                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2190943                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2190943                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2190943                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2190943                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 168534.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 168534.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 168534.076923                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 168534.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 168534.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 168534.076923                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53996                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               173923520                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54252                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3205.845314                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.215998                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.784002                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911000                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089000                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10779465                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10779465                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7422051                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7422051                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18180                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18180                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17222                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18201516                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18201516                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18201516                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18201516                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       136495                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       136495                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4287                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4287                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       140782                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        140782                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       140782                       # number of overall misses
system.cpu3.dcache.overall_misses::total       140782                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   6045789827                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6045789827                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    621764216                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    621764216                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6667554043                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6667554043                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6667554043                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6667554043                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10915960                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10915960                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7426338                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7426338                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17222                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17222                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18342298                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18342298                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18342298                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18342298                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012504                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012504                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000577                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000577                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007675                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007675                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007675                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007675                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44293.123023                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44293.123023                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 145034.806625                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 145034.806625                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 47360.841890                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 47360.841890                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 47360.841890                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 47360.841890                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2271703                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 103259.227273                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        27317                       # number of writebacks
system.cpu3.dcache.writebacks::total            27317                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82504                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82504                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4282                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4282                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        86786                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        86786                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        86786                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        86786                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53991                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53991                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53996                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53996                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53996                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53996                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1397165610                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1397165610                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       538920                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       538920                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1397704530                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1397704530                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1397704530                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1397704530                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002944                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002944                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25877.750181                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25877.750181                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       107784                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       107784                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25885.334654                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25885.334654                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25885.334654                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25885.334654                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
