
F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007398  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  080074c8  080074c8  000174c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007548  08007548  00020040  2**0
                  CONTENTS
  4 .ARM          00000008  08007548  08007548  00017548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007550  08007550  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007550  08007550  00017550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007554  08007554  00017554  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  08007558  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  20000040  08007598  00020040  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08007598  00020350  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020069  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fd04  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003878  00000000  00000000  0002fdb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001050  00000000  00000000  00033628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c42  00000000  00000000  00034678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000191cb  00000000  00000000  000352ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001abae  00000000  00000000  0004e485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007ab62  00000000  00000000  00069033  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004270  00000000  00000000  000e3b98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000e7e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000040 	.word	0x20000040
 800014c:	00000000 	.word	0x00000000
 8000150:	080074b0 	.word	0x080074b0

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000044 	.word	0x20000044
 800016c:	080074b0 	.word	0x080074b0

08000170 <__aeabi_drsub>:
 8000170:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000174:	e002      	b.n	800017c <__adddf3>
 8000176:	bf00      	nop

08000178 <__aeabi_dsub>:
 8000178:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800017c <__adddf3>:
 800017c:	b530      	push	{r4, r5, lr}
 800017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000186:	ea94 0f05 	teq	r4, r5
 800018a:	bf08      	it	eq
 800018c:	ea90 0f02 	teqeq	r0, r2
 8000190:	bf1f      	itttt	ne
 8000192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000196:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a2:	f000 80e2 	beq.w	800036a <__adddf3+0x1ee>
 80001a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ae:	bfb8      	it	lt
 80001b0:	426d      	neglt	r5, r5
 80001b2:	dd0c      	ble.n	80001ce <__adddf3+0x52>
 80001b4:	442c      	add	r4, r5
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	ea82 0000 	eor.w	r0, r2, r0
 80001c2:	ea83 0101 	eor.w	r1, r3, r1
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	2d36      	cmp	r5, #54	; 0x36
 80001d0:	bf88      	it	hi
 80001d2:	bd30      	pophi	{r4, r5, pc}
 80001d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x70>
 80001e6:	4240      	negs	r0, r0
 80001e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x84>
 80001fa:	4252      	negs	r2, r2
 80001fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000200:	ea94 0f05 	teq	r4, r5
 8000204:	f000 80a7 	beq.w	8000356 <__adddf3+0x1da>
 8000208:	f1a4 0401 	sub.w	r4, r4, #1
 800020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000210:	db0d      	blt.n	800022e <__adddf3+0xb2>
 8000212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000216:	fa22 f205 	lsr.w	r2, r2, r5
 800021a:	1880      	adds	r0, r0, r2
 800021c:	f141 0100 	adc.w	r1, r1, #0
 8000220:	fa03 f20e 	lsl.w	r2, r3, lr
 8000224:	1880      	adds	r0, r0, r2
 8000226:	fa43 f305 	asr.w	r3, r3, r5
 800022a:	4159      	adcs	r1, r3
 800022c:	e00e      	b.n	800024c <__adddf3+0xd0>
 800022e:	f1a5 0520 	sub.w	r5, r5, #32
 8000232:	f10e 0e20 	add.w	lr, lr, #32
 8000236:	2a01      	cmp	r2, #1
 8000238:	fa03 fc0e 	lsl.w	ip, r3, lr
 800023c:	bf28      	it	cs
 800023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000242:	fa43 f305 	asr.w	r3, r3, r5
 8000246:	18c0      	adds	r0, r0, r3
 8000248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800024c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000250:	d507      	bpl.n	8000262 <__adddf3+0xe6>
 8000252:	f04f 0e00 	mov.w	lr, #0
 8000256:	f1dc 0c00 	rsbs	ip, ip, #0
 800025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000262:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000266:	d31b      	bcc.n	80002a0 <__adddf3+0x124>
 8000268:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800026c:	d30c      	bcc.n	8000288 <__adddf3+0x10c>
 800026e:	0849      	lsrs	r1, r1, #1
 8000270:	ea5f 0030 	movs.w	r0, r0, rrx
 8000274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000278:	f104 0401 	add.w	r4, r4, #1
 800027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000280:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000284:	f080 809a 	bcs.w	80003bc <__adddf3+0x240>
 8000288:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	ea41 0105 	orr.w	r1, r1, r5
 800029e:	bd30      	pop	{r4, r5, pc}
 80002a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a4:	4140      	adcs	r0, r0
 80002a6:	eb41 0101 	adc.w	r1, r1, r1
 80002aa:	3c01      	subs	r4, #1
 80002ac:	bf28      	it	cs
 80002ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b2:	d2e9      	bcs.n	8000288 <__adddf3+0x10c>
 80002b4:	f091 0f00 	teq	r1, #0
 80002b8:	bf04      	itt	eq
 80002ba:	4601      	moveq	r1, r0
 80002bc:	2000      	moveq	r0, #0
 80002be:	fab1 f381 	clz	r3, r1
 80002c2:	bf08      	it	eq
 80002c4:	3320      	addeq	r3, #32
 80002c6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ca:	f1b3 0220 	subs.w	r2, r3, #32
 80002ce:	da0c      	bge.n	80002ea <__adddf3+0x16e>
 80002d0:	320c      	adds	r2, #12
 80002d2:	dd08      	ble.n	80002e6 <__adddf3+0x16a>
 80002d4:	f102 0c14 	add.w	ip, r2, #20
 80002d8:	f1c2 020c 	rsb	r2, r2, #12
 80002dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e0:	fa21 f102 	lsr.w	r1, r1, r2
 80002e4:	e00c      	b.n	8000300 <__adddf3+0x184>
 80002e6:	f102 0214 	add.w	r2, r2, #20
 80002ea:	bfd8      	it	le
 80002ec:	f1c2 0c20 	rsble	ip, r2, #32
 80002f0:	fa01 f102 	lsl.w	r1, r1, r2
 80002f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002f8:	bfdc      	itt	le
 80002fa:	ea41 010c 	orrle.w	r1, r1, ip
 80002fe:	4090      	lslle	r0, r2
 8000300:	1ae4      	subs	r4, r4, r3
 8000302:	bfa2      	ittt	ge
 8000304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000308:	4329      	orrge	r1, r5
 800030a:	bd30      	popge	{r4, r5, pc}
 800030c:	ea6f 0404 	mvn.w	r4, r4
 8000310:	3c1f      	subs	r4, #31
 8000312:	da1c      	bge.n	800034e <__adddf3+0x1d2>
 8000314:	340c      	adds	r4, #12
 8000316:	dc0e      	bgt.n	8000336 <__adddf3+0x1ba>
 8000318:	f104 0414 	add.w	r4, r4, #20
 800031c:	f1c4 0220 	rsb	r2, r4, #32
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f302 	lsl.w	r3, r1, r2
 8000328:	ea40 0003 	orr.w	r0, r0, r3
 800032c:	fa21 f304 	lsr.w	r3, r1, r4
 8000330:	ea45 0103 	orr.w	r1, r5, r3
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f1c4 040c 	rsb	r4, r4, #12
 800033a:	f1c4 0220 	rsb	r2, r4, #32
 800033e:	fa20 f002 	lsr.w	r0, r0, r2
 8000342:	fa01 f304 	lsl.w	r3, r1, r4
 8000346:	ea40 0003 	orr.w	r0, r0, r3
 800034a:	4629      	mov	r1, r5
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	fa21 f004 	lsr.w	r0, r1, r4
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f094 0f00 	teq	r4, #0
 800035a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800035e:	bf06      	itte	eq
 8000360:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000364:	3401      	addeq	r4, #1
 8000366:	3d01      	subne	r5, #1
 8000368:	e74e      	b.n	8000208 <__adddf3+0x8c>
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf18      	it	ne
 8000370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000374:	d029      	beq.n	80003ca <__adddf3+0x24e>
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	d005      	beq.n	800038e <__adddf3+0x212>
 8000382:	ea54 0c00 	orrs.w	ip, r4, r0
 8000386:	bf04      	itt	eq
 8000388:	4619      	moveq	r1, r3
 800038a:	4610      	moveq	r0, r2
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	ea91 0f03 	teq	r1, r3
 8000392:	bf1e      	ittt	ne
 8000394:	2100      	movne	r1, #0
 8000396:	2000      	movne	r0, #0
 8000398:	bd30      	popne	{r4, r5, pc}
 800039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800039e:	d105      	bne.n	80003ac <__adddf3+0x230>
 80003a0:	0040      	lsls	r0, r0, #1
 80003a2:	4149      	adcs	r1, r1
 80003a4:	bf28      	it	cs
 80003a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003aa:	bd30      	pop	{r4, r5, pc}
 80003ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b0:	bf3c      	itt	cc
 80003b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003b6:	bd30      	popcc	{r4, r5, pc}
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf1a      	itte	ne
 80003d0:	4619      	movne	r1, r3
 80003d2:	4610      	movne	r0, r2
 80003d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003d8:	bf1c      	itt	ne
 80003da:	460b      	movne	r3, r1
 80003dc:	4602      	movne	r2, r0
 80003de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e2:	bf06      	itte	eq
 80003e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003e8:	ea91 0f03 	teqeq	r1, r3
 80003ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	bf00      	nop

080003f4 <__aeabi_ui2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f04f 0500 	mov.w	r5, #0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e750      	b.n	80002b4 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_i2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e73e      	b.n	80002b4 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_f2d>:
 8000438:	0042      	lsls	r2, r0, #1
 800043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000446:	bf1f      	itttt	ne
 8000448:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000454:	4770      	bxne	lr
 8000456:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045a:	bf08      	it	eq
 800045c:	4770      	bxeq	lr
 800045e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000462:	bf04      	itt	eq
 8000464:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000478:	e71c      	b.n	80002b4 <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aed8 	beq.w	8000262 <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6bd      	b.n	8000262 <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__aeabi_d2iz>:
 800090c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000910:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000914:	d215      	bcs.n	8000942 <__aeabi_d2iz+0x36>
 8000916:	d511      	bpl.n	800093c <__aeabi_d2iz+0x30>
 8000918:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800091c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000920:	d912      	bls.n	8000948 <__aeabi_d2iz+0x3c>
 8000922:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000926:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800092a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800092e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000932:	fa23 f002 	lsr.w	r0, r3, r2
 8000936:	bf18      	it	ne
 8000938:	4240      	negne	r0, r0
 800093a:	4770      	bx	lr
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	4770      	bx	lr
 8000942:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000946:	d105      	bne.n	8000954 <__aeabi_d2iz+0x48>
 8000948:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800094c:	bf08      	it	eq
 800094e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000952:	4770      	bx	lr
 8000954:	f04f 0000 	mov.w	r0, #0
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop

0800095c <__aeabi_frsub>:
 800095c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000960:	e002      	b.n	8000968 <__addsf3>
 8000962:	bf00      	nop

08000964 <__aeabi_fsub>:
 8000964:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000968 <__addsf3>:
 8000968:	0042      	lsls	r2, r0, #1
 800096a:	bf1f      	itttt	ne
 800096c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000970:	ea92 0f03 	teqne	r2, r3
 8000974:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000978:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800097c:	d06a      	beq.n	8000a54 <__addsf3+0xec>
 800097e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000982:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000986:	bfc1      	itttt	gt
 8000988:	18d2      	addgt	r2, r2, r3
 800098a:	4041      	eorgt	r1, r0
 800098c:	4048      	eorgt	r0, r1
 800098e:	4041      	eorgt	r1, r0
 8000990:	bfb8      	it	lt
 8000992:	425b      	neglt	r3, r3
 8000994:	2b19      	cmp	r3, #25
 8000996:	bf88      	it	hi
 8000998:	4770      	bxhi	lr
 800099a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800099e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009a6:	bf18      	it	ne
 80009a8:	4240      	negne	r0, r0
 80009aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009b6:	bf18      	it	ne
 80009b8:	4249      	negne	r1, r1
 80009ba:	ea92 0f03 	teq	r2, r3
 80009be:	d03f      	beq.n	8000a40 <__addsf3+0xd8>
 80009c0:	f1a2 0201 	sub.w	r2, r2, #1
 80009c4:	fa41 fc03 	asr.w	ip, r1, r3
 80009c8:	eb10 000c 	adds.w	r0, r0, ip
 80009cc:	f1c3 0320 	rsb	r3, r3, #32
 80009d0:	fa01 f103 	lsl.w	r1, r1, r3
 80009d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009d8:	d502      	bpl.n	80009e0 <__addsf3+0x78>
 80009da:	4249      	negs	r1, r1
 80009dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80009e4:	d313      	bcc.n	8000a0e <__addsf3+0xa6>
 80009e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80009ea:	d306      	bcc.n	80009fa <__addsf3+0x92>
 80009ec:	0840      	lsrs	r0, r0, #1
 80009ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80009f2:	f102 0201 	add.w	r2, r2, #1
 80009f6:	2afe      	cmp	r2, #254	; 0xfe
 80009f8:	d251      	bcs.n	8000a9e <__addsf3+0x136>
 80009fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80009fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a02:	bf08      	it	eq
 8000a04:	f020 0001 	biceq.w	r0, r0, #1
 8000a08:	ea40 0003 	orr.w	r0, r0, r3
 8000a0c:	4770      	bx	lr
 8000a0e:	0049      	lsls	r1, r1, #1
 8000a10:	eb40 0000 	adc.w	r0, r0, r0
 8000a14:	3a01      	subs	r2, #1
 8000a16:	bf28      	it	cs
 8000a18:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a1c:	d2ed      	bcs.n	80009fa <__addsf3+0x92>
 8000a1e:	fab0 fc80 	clz	ip, r0
 8000a22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a26:	ebb2 020c 	subs.w	r2, r2, ip
 8000a2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a2e:	bfaa      	itet	ge
 8000a30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a34:	4252      	neglt	r2, r2
 8000a36:	4318      	orrge	r0, r3
 8000a38:	bfbc      	itt	lt
 8000a3a:	40d0      	lsrlt	r0, r2
 8000a3c:	4318      	orrlt	r0, r3
 8000a3e:	4770      	bx	lr
 8000a40:	f092 0f00 	teq	r2, #0
 8000a44:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a48:	bf06      	itte	eq
 8000a4a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a4e:	3201      	addeq	r2, #1
 8000a50:	3b01      	subne	r3, #1
 8000a52:	e7b5      	b.n	80009c0 <__addsf3+0x58>
 8000a54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a5c:	bf18      	it	ne
 8000a5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a62:	d021      	beq.n	8000aa8 <__addsf3+0x140>
 8000a64:	ea92 0f03 	teq	r2, r3
 8000a68:	d004      	beq.n	8000a74 <__addsf3+0x10c>
 8000a6a:	f092 0f00 	teq	r2, #0
 8000a6e:	bf08      	it	eq
 8000a70:	4608      	moveq	r0, r1
 8000a72:	4770      	bx	lr
 8000a74:	ea90 0f01 	teq	r0, r1
 8000a78:	bf1c      	itt	ne
 8000a7a:	2000      	movne	r0, #0
 8000a7c:	4770      	bxne	lr
 8000a7e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a82:	d104      	bne.n	8000a8e <__addsf3+0x126>
 8000a84:	0040      	lsls	r0, r0, #1
 8000a86:	bf28      	it	cs
 8000a88:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	4770      	bx	lr
 8000a8e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000a92:	bf3c      	itt	cc
 8000a94:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000a98:	4770      	bxcc	lr
 8000a9a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a9e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000aa2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa6:	4770      	bx	lr
 8000aa8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000aac:	bf16      	itet	ne
 8000aae:	4608      	movne	r0, r1
 8000ab0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ab4:	4601      	movne	r1, r0
 8000ab6:	0242      	lsls	r2, r0, #9
 8000ab8:	bf06      	itte	eq
 8000aba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000abe:	ea90 0f01 	teqeq	r0, r1
 8000ac2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_ui2f>:
 8000ac8:	f04f 0300 	mov.w	r3, #0
 8000acc:	e004      	b.n	8000ad8 <__aeabi_i2f+0x8>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_i2f>:
 8000ad0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ad4:	bf48      	it	mi
 8000ad6:	4240      	negmi	r0, r0
 8000ad8:	ea5f 0c00 	movs.w	ip, r0
 8000adc:	bf08      	it	eq
 8000ade:	4770      	bxeq	lr
 8000ae0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ae4:	4601      	mov	r1, r0
 8000ae6:	f04f 0000 	mov.w	r0, #0
 8000aea:	e01c      	b.n	8000b26 <__aeabi_l2f+0x2a>

08000aec <__aeabi_ul2f>:
 8000aec:	ea50 0201 	orrs.w	r2, r0, r1
 8000af0:	bf08      	it	eq
 8000af2:	4770      	bxeq	lr
 8000af4:	f04f 0300 	mov.w	r3, #0
 8000af8:	e00a      	b.n	8000b10 <__aeabi_l2f+0x14>
 8000afa:	bf00      	nop

08000afc <__aeabi_l2f>:
 8000afc:	ea50 0201 	orrs.w	r2, r0, r1
 8000b00:	bf08      	it	eq
 8000b02:	4770      	bxeq	lr
 8000b04:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b08:	d502      	bpl.n	8000b10 <__aeabi_l2f+0x14>
 8000b0a:	4240      	negs	r0, r0
 8000b0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b10:	ea5f 0c01 	movs.w	ip, r1
 8000b14:	bf02      	ittt	eq
 8000b16:	4684      	moveq	ip, r0
 8000b18:	4601      	moveq	r1, r0
 8000b1a:	2000      	moveq	r0, #0
 8000b1c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b20:	bf08      	it	eq
 8000b22:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b26:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b2a:	fabc f28c 	clz	r2, ip
 8000b2e:	3a08      	subs	r2, #8
 8000b30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b34:	db10      	blt.n	8000b58 <__aeabi_l2f+0x5c>
 8000b36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b3a:	4463      	add	r3, ip
 8000b3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b40:	f1c2 0220 	rsb	r2, r2, #32
 8000b44:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b48:	fa20 f202 	lsr.w	r2, r0, r2
 8000b4c:	eb43 0002 	adc.w	r0, r3, r2
 8000b50:	bf08      	it	eq
 8000b52:	f020 0001 	biceq.w	r0, r0, #1
 8000b56:	4770      	bx	lr
 8000b58:	f102 0220 	add.w	r2, r2, #32
 8000b5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b60:	f1c2 0220 	rsb	r2, r2, #32
 8000b64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b68:	fa21 f202 	lsr.w	r2, r1, r2
 8000b6c:	eb43 0002 	adc.w	r0, r3, r2
 8000b70:	bf08      	it	eq
 8000b72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_fmul>:
 8000b78:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b7c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b80:	bf1e      	ittt	ne
 8000b82:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b86:	ea92 0f0c 	teqne	r2, ip
 8000b8a:	ea93 0f0c 	teqne	r3, ip
 8000b8e:	d06f      	beq.n	8000c70 <__aeabi_fmul+0xf8>
 8000b90:	441a      	add	r2, r3
 8000b92:	ea80 0c01 	eor.w	ip, r0, r1
 8000b96:	0240      	lsls	r0, r0, #9
 8000b98:	bf18      	it	ne
 8000b9a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b9e:	d01e      	beq.n	8000bde <__aeabi_fmul+0x66>
 8000ba0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ba4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ba8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bac:	fba0 3101 	umull	r3, r1, r0, r1
 8000bb0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000bb4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000bb8:	bf3e      	ittt	cc
 8000bba:	0049      	lslcc	r1, r1, #1
 8000bbc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bc0:	005b      	lslcc	r3, r3, #1
 8000bc2:	ea40 0001 	orr.w	r0, r0, r1
 8000bc6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bca:	2afd      	cmp	r2, #253	; 0xfd
 8000bcc:	d81d      	bhi.n	8000c0a <__aeabi_fmul+0x92>
 8000bce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bd2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bd6:	bf08      	it	eq
 8000bd8:	f020 0001 	biceq.w	r0, r0, #1
 8000bdc:	4770      	bx	lr
 8000bde:	f090 0f00 	teq	r0, #0
 8000be2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000be6:	bf08      	it	eq
 8000be8:	0249      	lsleq	r1, r1, #9
 8000bea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000bf2:	3a7f      	subs	r2, #127	; 0x7f
 8000bf4:	bfc2      	ittt	gt
 8000bf6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000bfa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bfe:	4770      	bxgt	lr
 8000c00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c04:	f04f 0300 	mov.w	r3, #0
 8000c08:	3a01      	subs	r2, #1
 8000c0a:	dc5d      	bgt.n	8000cc8 <__aeabi_fmul+0x150>
 8000c0c:	f112 0f19 	cmn.w	r2, #25
 8000c10:	bfdc      	itt	le
 8000c12:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c16:	4770      	bxle	lr
 8000c18:	f1c2 0200 	rsb	r2, r2, #0
 8000c1c:	0041      	lsls	r1, r0, #1
 8000c1e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c22:	f1c2 0220 	rsb	r2, r2, #32
 8000c26:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c2a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c2e:	f140 0000 	adc.w	r0, r0, #0
 8000c32:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c36:	bf08      	it	eq
 8000c38:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c3c:	4770      	bx	lr
 8000c3e:	f092 0f00 	teq	r2, #0
 8000c42:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c46:	bf02      	ittt	eq
 8000c48:	0040      	lsleq	r0, r0, #1
 8000c4a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c4e:	3a01      	subeq	r2, #1
 8000c50:	d0f9      	beq.n	8000c46 <__aeabi_fmul+0xce>
 8000c52:	ea40 000c 	orr.w	r0, r0, ip
 8000c56:	f093 0f00 	teq	r3, #0
 8000c5a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c5e:	bf02      	ittt	eq
 8000c60:	0049      	lsleq	r1, r1, #1
 8000c62:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c66:	3b01      	subeq	r3, #1
 8000c68:	d0f9      	beq.n	8000c5e <__aeabi_fmul+0xe6>
 8000c6a:	ea41 010c 	orr.w	r1, r1, ip
 8000c6e:	e78f      	b.n	8000b90 <__aeabi_fmul+0x18>
 8000c70:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c74:	ea92 0f0c 	teq	r2, ip
 8000c78:	bf18      	it	ne
 8000c7a:	ea93 0f0c 	teqne	r3, ip
 8000c7e:	d00a      	beq.n	8000c96 <__aeabi_fmul+0x11e>
 8000c80:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c84:	bf18      	it	ne
 8000c86:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c8a:	d1d8      	bne.n	8000c3e <__aeabi_fmul+0xc6>
 8000c8c:	ea80 0001 	eor.w	r0, r0, r1
 8000c90:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c94:	4770      	bx	lr
 8000c96:	f090 0f00 	teq	r0, #0
 8000c9a:	bf17      	itett	ne
 8000c9c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ca0:	4608      	moveq	r0, r1
 8000ca2:	f091 0f00 	teqne	r1, #0
 8000ca6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000caa:	d014      	beq.n	8000cd6 <__aeabi_fmul+0x15e>
 8000cac:	ea92 0f0c 	teq	r2, ip
 8000cb0:	d101      	bne.n	8000cb6 <__aeabi_fmul+0x13e>
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	d10f      	bne.n	8000cd6 <__aeabi_fmul+0x15e>
 8000cb6:	ea93 0f0c 	teq	r3, ip
 8000cba:	d103      	bne.n	8000cc4 <__aeabi_fmul+0x14c>
 8000cbc:	024b      	lsls	r3, r1, #9
 8000cbe:	bf18      	it	ne
 8000cc0:	4608      	movne	r0, r1
 8000cc2:	d108      	bne.n	8000cd6 <__aeabi_fmul+0x15e>
 8000cc4:	ea80 0001 	eor.w	r0, r0, r1
 8000cc8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cda:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000cde:	4770      	bx	lr

08000ce0 <__aeabi_fdiv>:
 8000ce0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ce8:	bf1e      	ittt	ne
 8000cea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cee:	ea92 0f0c 	teqne	r2, ip
 8000cf2:	ea93 0f0c 	teqne	r3, ip
 8000cf6:	d069      	beq.n	8000dcc <__aeabi_fdiv+0xec>
 8000cf8:	eba2 0203 	sub.w	r2, r2, r3
 8000cfc:	ea80 0c01 	eor.w	ip, r0, r1
 8000d00:	0249      	lsls	r1, r1, #9
 8000d02:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d06:	d037      	beq.n	8000d78 <__aeabi_fdiv+0x98>
 8000d08:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d0c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d10:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d14:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d18:	428b      	cmp	r3, r1
 8000d1a:	bf38      	it	cc
 8000d1c:	005b      	lslcc	r3, r3, #1
 8000d1e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d22:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d26:	428b      	cmp	r3, r1
 8000d28:	bf24      	itt	cs
 8000d2a:	1a5b      	subcs	r3, r3, r1
 8000d2c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d30:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d34:	bf24      	itt	cs
 8000d36:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d3a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d3e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d42:	bf24      	itt	cs
 8000d44:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d48:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d4c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d50:	bf24      	itt	cs
 8000d52:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d56:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d5a:	011b      	lsls	r3, r3, #4
 8000d5c:	bf18      	it	ne
 8000d5e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d62:	d1e0      	bne.n	8000d26 <__aeabi_fdiv+0x46>
 8000d64:	2afd      	cmp	r2, #253	; 0xfd
 8000d66:	f63f af50 	bhi.w	8000c0a <__aeabi_fmul+0x92>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d7c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d80:	327f      	adds	r2, #127	; 0x7f
 8000d82:	bfc2      	ittt	gt
 8000d84:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d88:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d8c:	4770      	bxgt	lr
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d92:	f04f 0300 	mov.w	r3, #0
 8000d96:	3a01      	subs	r2, #1
 8000d98:	e737      	b.n	8000c0a <__aeabi_fmul+0x92>
 8000d9a:	f092 0f00 	teq	r2, #0
 8000d9e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000da2:	bf02      	ittt	eq
 8000da4:	0040      	lsleq	r0, r0, #1
 8000da6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000daa:	3a01      	subeq	r2, #1
 8000dac:	d0f9      	beq.n	8000da2 <__aeabi_fdiv+0xc2>
 8000dae:	ea40 000c 	orr.w	r0, r0, ip
 8000db2:	f093 0f00 	teq	r3, #0
 8000db6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dba:	bf02      	ittt	eq
 8000dbc:	0049      	lsleq	r1, r1, #1
 8000dbe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dc2:	3b01      	subeq	r3, #1
 8000dc4:	d0f9      	beq.n	8000dba <__aeabi_fdiv+0xda>
 8000dc6:	ea41 010c 	orr.w	r1, r1, ip
 8000dca:	e795      	b.n	8000cf8 <__aeabi_fdiv+0x18>
 8000dcc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dd0:	ea92 0f0c 	teq	r2, ip
 8000dd4:	d108      	bne.n	8000de8 <__aeabi_fdiv+0x108>
 8000dd6:	0242      	lsls	r2, r0, #9
 8000dd8:	f47f af7d 	bne.w	8000cd6 <__aeabi_fmul+0x15e>
 8000ddc:	ea93 0f0c 	teq	r3, ip
 8000de0:	f47f af70 	bne.w	8000cc4 <__aeabi_fmul+0x14c>
 8000de4:	4608      	mov	r0, r1
 8000de6:	e776      	b.n	8000cd6 <__aeabi_fmul+0x15e>
 8000de8:	ea93 0f0c 	teq	r3, ip
 8000dec:	d104      	bne.n	8000df8 <__aeabi_fdiv+0x118>
 8000dee:	024b      	lsls	r3, r1, #9
 8000df0:	f43f af4c 	beq.w	8000c8c <__aeabi_fmul+0x114>
 8000df4:	4608      	mov	r0, r1
 8000df6:	e76e      	b.n	8000cd6 <__aeabi_fmul+0x15e>
 8000df8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dfc:	bf18      	it	ne
 8000dfe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e02:	d1ca      	bne.n	8000d9a <__aeabi_fdiv+0xba>
 8000e04:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e08:	f47f af5c 	bne.w	8000cc4 <__aeabi_fmul+0x14c>
 8000e0c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e10:	f47f af3c 	bne.w	8000c8c <__aeabi_fmul+0x114>
 8000e14:	e75f      	b.n	8000cd6 <__aeabi_fmul+0x15e>
 8000e16:	bf00      	nop

08000e18 <__gesf2>:
 8000e18:	f04f 3cff 	mov.w	ip, #4294967295
 8000e1c:	e006      	b.n	8000e2c <__cmpsf2+0x4>
 8000e1e:	bf00      	nop

08000e20 <__lesf2>:
 8000e20:	f04f 0c01 	mov.w	ip, #1
 8000e24:	e002      	b.n	8000e2c <__cmpsf2+0x4>
 8000e26:	bf00      	nop

08000e28 <__cmpsf2>:
 8000e28:	f04f 0c01 	mov.w	ip, #1
 8000e2c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e30:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e3c:	bf18      	it	ne
 8000e3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e42:	d011      	beq.n	8000e68 <__cmpsf2+0x40>
 8000e44:	b001      	add	sp, #4
 8000e46:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e4a:	bf18      	it	ne
 8000e4c:	ea90 0f01 	teqne	r0, r1
 8000e50:	bf58      	it	pl
 8000e52:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e56:	bf88      	it	hi
 8000e58:	17c8      	asrhi	r0, r1, #31
 8000e5a:	bf38      	it	cc
 8000e5c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e60:	bf18      	it	ne
 8000e62:	f040 0001 	orrne.w	r0, r0, #1
 8000e66:	4770      	bx	lr
 8000e68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e6c:	d102      	bne.n	8000e74 <__cmpsf2+0x4c>
 8000e6e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e72:	d105      	bne.n	8000e80 <__cmpsf2+0x58>
 8000e74:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e78:	d1e4      	bne.n	8000e44 <__cmpsf2+0x1c>
 8000e7a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e7e:	d0e1      	beq.n	8000e44 <__cmpsf2+0x1c>
 8000e80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop

08000e88 <__aeabi_cfrcmple>:
 8000e88:	4684      	mov	ip, r0
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	4661      	mov	r1, ip
 8000e8e:	e7ff      	b.n	8000e90 <__aeabi_cfcmpeq>

08000e90 <__aeabi_cfcmpeq>:
 8000e90:	b50f      	push	{r0, r1, r2, r3, lr}
 8000e92:	f7ff ffc9 	bl	8000e28 <__cmpsf2>
 8000e96:	2800      	cmp	r0, #0
 8000e98:	bf48      	it	mi
 8000e9a:	f110 0f00 	cmnmi.w	r0, #0
 8000e9e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ea0 <__aeabi_fcmpeq>:
 8000ea0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ea4:	f7ff fff4 	bl	8000e90 <__aeabi_cfcmpeq>
 8000ea8:	bf0c      	ite	eq
 8000eaa:	2001      	moveq	r0, #1
 8000eac:	2000      	movne	r0, #0
 8000eae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_fcmplt>:
 8000eb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eb8:	f7ff ffea 	bl	8000e90 <__aeabi_cfcmpeq>
 8000ebc:	bf34      	ite	cc
 8000ebe:	2001      	movcc	r0, #1
 8000ec0:	2000      	movcs	r0, #0
 8000ec2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ec6:	bf00      	nop

08000ec8 <__aeabi_fcmple>:
 8000ec8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ecc:	f7ff ffe0 	bl	8000e90 <__aeabi_cfcmpeq>
 8000ed0:	bf94      	ite	ls
 8000ed2:	2001      	movls	r0, #1
 8000ed4:	2000      	movhi	r0, #0
 8000ed6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eda:	bf00      	nop

08000edc <__aeabi_fcmpge>:
 8000edc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee0:	f7ff ffd2 	bl	8000e88 <__aeabi_cfrcmple>
 8000ee4:	bf94      	ite	ls
 8000ee6:	2001      	movls	r0, #1
 8000ee8:	2000      	movhi	r0, #0
 8000eea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eee:	bf00      	nop

08000ef0 <__aeabi_fcmpgt>:
 8000ef0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef4:	f7ff ffc8 	bl	8000e88 <__aeabi_cfrcmple>
 8000ef8:	bf34      	ite	cc
 8000efa:	2001      	movcc	r0, #1
 8000efc:	2000      	movcs	r0, #0
 8000efe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f02:	bf00      	nop

08000f04 <__aeabi_f2iz>:
 8000f04:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f08:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f0c:	d30f      	bcc.n	8000f2e <__aeabi_f2iz+0x2a>
 8000f0e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f12:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f16:	d90d      	bls.n	8000f34 <__aeabi_f2iz+0x30>
 8000f18:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f1c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f20:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f24:	fa23 f002 	lsr.w	r0, r3, r2
 8000f28:	bf18      	it	ne
 8000f2a:	4240      	negne	r0, r0
 8000f2c:	4770      	bx	lr
 8000f2e:	f04f 0000 	mov.w	r0, #0
 8000f32:	4770      	bx	lr
 8000f34:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f38:	d101      	bne.n	8000f3e <__aeabi_f2iz+0x3a>
 8000f3a:	0242      	lsls	r2, r0, #9
 8000f3c:	d105      	bne.n	8000f4a <__aeabi_f2iz+0x46>
 8000f3e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000f42:	bf08      	it	eq
 8000f44:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000f48:	4770      	bx	lr
 8000f4a:	f04f 0000 	mov.w	r0, #0
 8000f4e:	4770      	bx	lr

08000f50 <__aeabi_uldivmod>:
 8000f50:	b953      	cbnz	r3, 8000f68 <__aeabi_uldivmod+0x18>
 8000f52:	b94a      	cbnz	r2, 8000f68 <__aeabi_uldivmod+0x18>
 8000f54:	2900      	cmp	r1, #0
 8000f56:	bf08      	it	eq
 8000f58:	2800      	cmpeq	r0, #0
 8000f5a:	bf1c      	itt	ne
 8000f5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000f60:	f04f 30ff 	movne.w	r0, #4294967295
 8000f64:	f000 b972 	b.w	800124c <__aeabi_idiv0>
 8000f68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f70:	f000 f806 	bl	8000f80 <__udivmoddi4>
 8000f74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f7c:	b004      	add	sp, #16
 8000f7e:	4770      	bx	lr

08000f80 <__udivmoddi4>:
 8000f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f84:	9e08      	ldr	r6, [sp, #32]
 8000f86:	460d      	mov	r5, r1
 8000f88:	4604      	mov	r4, r0
 8000f8a:	468e      	mov	lr, r1
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d14c      	bne.n	800102a <__udivmoddi4+0xaa>
 8000f90:	428a      	cmp	r2, r1
 8000f92:	4694      	mov	ip, r2
 8000f94:	d967      	bls.n	8001066 <__udivmoddi4+0xe6>
 8000f96:	fab2 f382 	clz	r3, r2
 8000f9a:	b153      	cbz	r3, 8000fb2 <__udivmoddi4+0x32>
 8000f9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000fa0:	f1c3 0220 	rsb	r2, r3, #32
 8000fa4:	fa01 fe03 	lsl.w	lr, r1, r3
 8000fa8:	fa20 f202 	lsr.w	r2, r0, r2
 8000fac:	ea42 0e0e 	orr.w	lr, r2, lr
 8000fb0:	409c      	lsls	r4, r3
 8000fb2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fb6:	fbbe f1f7 	udiv	r1, lr, r7
 8000fba:	fa1f f58c 	uxth.w	r5, ip
 8000fbe:	fb07 ee11 	mls	lr, r7, r1, lr
 8000fc2:	fb01 f005 	mul.w	r0, r1, r5
 8000fc6:	0c22      	lsrs	r2, r4, #16
 8000fc8:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8000fcc:	4290      	cmp	r0, r2
 8000fce:	d90a      	bls.n	8000fe6 <__udivmoddi4+0x66>
 8000fd0:	eb1c 0202 	adds.w	r2, ip, r2
 8000fd4:	f101 3eff 	add.w	lr, r1, #4294967295
 8000fd8:	f080 8119 	bcs.w	800120e <__udivmoddi4+0x28e>
 8000fdc:	4290      	cmp	r0, r2
 8000fde:	f240 8116 	bls.w	800120e <__udivmoddi4+0x28e>
 8000fe2:	3902      	subs	r1, #2
 8000fe4:	4462      	add	r2, ip
 8000fe6:	1a12      	subs	r2, r2, r0
 8000fe8:	fbb2 f0f7 	udiv	r0, r2, r7
 8000fec:	fb07 2210 	mls	r2, r7, r0, r2
 8000ff0:	fb00 f505 	mul.w	r5, r0, r5
 8000ff4:	b2a4      	uxth	r4, r4
 8000ff6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ffa:	42a5      	cmp	r5, r4
 8000ffc:	d90a      	bls.n	8001014 <__udivmoddi4+0x94>
 8000ffe:	eb1c 0404 	adds.w	r4, ip, r4
 8001002:	f100 32ff 	add.w	r2, r0, #4294967295
 8001006:	f080 8104 	bcs.w	8001212 <__udivmoddi4+0x292>
 800100a:	42a5      	cmp	r5, r4
 800100c:	f240 8101 	bls.w	8001212 <__udivmoddi4+0x292>
 8001010:	4464      	add	r4, ip
 8001012:	3802      	subs	r0, #2
 8001014:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001018:	2100      	movs	r1, #0
 800101a:	1b64      	subs	r4, r4, r5
 800101c:	b11e      	cbz	r6, 8001026 <__udivmoddi4+0xa6>
 800101e:	40dc      	lsrs	r4, r3
 8001020:	2300      	movs	r3, #0
 8001022:	e9c6 4300 	strd	r4, r3, [r6]
 8001026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800102a:	428b      	cmp	r3, r1
 800102c:	d908      	bls.n	8001040 <__udivmoddi4+0xc0>
 800102e:	2e00      	cmp	r6, #0
 8001030:	f000 80ea 	beq.w	8001208 <__udivmoddi4+0x288>
 8001034:	2100      	movs	r1, #0
 8001036:	e9c6 0500 	strd	r0, r5, [r6]
 800103a:	4608      	mov	r0, r1
 800103c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001040:	fab3 f183 	clz	r1, r3
 8001044:	2900      	cmp	r1, #0
 8001046:	d148      	bne.n	80010da <__udivmoddi4+0x15a>
 8001048:	42ab      	cmp	r3, r5
 800104a:	d302      	bcc.n	8001052 <__udivmoddi4+0xd2>
 800104c:	4282      	cmp	r2, r0
 800104e:	f200 80f8 	bhi.w	8001242 <__udivmoddi4+0x2c2>
 8001052:	1a84      	subs	r4, r0, r2
 8001054:	eb65 0203 	sbc.w	r2, r5, r3
 8001058:	2001      	movs	r0, #1
 800105a:	4696      	mov	lr, r2
 800105c:	2e00      	cmp	r6, #0
 800105e:	d0e2      	beq.n	8001026 <__udivmoddi4+0xa6>
 8001060:	e9c6 4e00 	strd	r4, lr, [r6]
 8001064:	e7df      	b.n	8001026 <__udivmoddi4+0xa6>
 8001066:	b902      	cbnz	r2, 800106a <__udivmoddi4+0xea>
 8001068:	deff      	udf	#255	; 0xff
 800106a:	fab2 f382 	clz	r3, r2
 800106e:	2b00      	cmp	r3, #0
 8001070:	f040 808e 	bne.w	8001190 <__udivmoddi4+0x210>
 8001074:	1a88      	subs	r0, r1, r2
 8001076:	2101      	movs	r1, #1
 8001078:	0c17      	lsrs	r7, r2, #16
 800107a:	fa1f fe82 	uxth.w	lr, r2
 800107e:	fbb0 f5f7 	udiv	r5, r0, r7
 8001082:	fb07 0015 	mls	r0, r7, r5, r0
 8001086:	0c22      	lsrs	r2, r4, #16
 8001088:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800108c:	fb0e f005 	mul.w	r0, lr, r5
 8001090:	4290      	cmp	r0, r2
 8001092:	d908      	bls.n	80010a6 <__udivmoddi4+0x126>
 8001094:	eb1c 0202 	adds.w	r2, ip, r2
 8001098:	f105 38ff 	add.w	r8, r5, #4294967295
 800109c:	d202      	bcs.n	80010a4 <__udivmoddi4+0x124>
 800109e:	4290      	cmp	r0, r2
 80010a0:	f200 80cc 	bhi.w	800123c <__udivmoddi4+0x2bc>
 80010a4:	4645      	mov	r5, r8
 80010a6:	1a12      	subs	r2, r2, r0
 80010a8:	fbb2 f0f7 	udiv	r0, r2, r7
 80010ac:	fb07 2210 	mls	r2, r7, r0, r2
 80010b0:	fb0e fe00 	mul.w	lr, lr, r0
 80010b4:	b2a4      	uxth	r4, r4
 80010b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80010ba:	45a6      	cmp	lr, r4
 80010bc:	d908      	bls.n	80010d0 <__udivmoddi4+0x150>
 80010be:	eb1c 0404 	adds.w	r4, ip, r4
 80010c2:	f100 32ff 	add.w	r2, r0, #4294967295
 80010c6:	d202      	bcs.n	80010ce <__udivmoddi4+0x14e>
 80010c8:	45a6      	cmp	lr, r4
 80010ca:	f200 80b4 	bhi.w	8001236 <__udivmoddi4+0x2b6>
 80010ce:	4610      	mov	r0, r2
 80010d0:	eba4 040e 	sub.w	r4, r4, lr
 80010d4:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80010d8:	e7a0      	b.n	800101c <__udivmoddi4+0x9c>
 80010da:	f1c1 0720 	rsb	r7, r1, #32
 80010de:	408b      	lsls	r3, r1
 80010e0:	fa22 fc07 	lsr.w	ip, r2, r7
 80010e4:	ea4c 0c03 	orr.w	ip, ip, r3
 80010e8:	fa25 fa07 	lsr.w	sl, r5, r7
 80010ec:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80010f0:	fbba f8f9 	udiv	r8, sl, r9
 80010f4:	408d      	lsls	r5, r1
 80010f6:	fa20 f307 	lsr.w	r3, r0, r7
 80010fa:	fb09 aa18 	mls	sl, r9, r8, sl
 80010fe:	fa1f fe8c 	uxth.w	lr, ip
 8001102:	432b      	orrs	r3, r5
 8001104:	fa00 f501 	lsl.w	r5, r0, r1
 8001108:	fb08 f00e 	mul.w	r0, r8, lr
 800110c:	0c1c      	lsrs	r4, r3, #16
 800110e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001112:	42a0      	cmp	r0, r4
 8001114:	fa02 f201 	lsl.w	r2, r2, r1
 8001118:	d90b      	bls.n	8001132 <__udivmoddi4+0x1b2>
 800111a:	eb1c 0404 	adds.w	r4, ip, r4
 800111e:	f108 3aff 	add.w	sl, r8, #4294967295
 8001122:	f080 8086 	bcs.w	8001232 <__udivmoddi4+0x2b2>
 8001126:	42a0      	cmp	r0, r4
 8001128:	f240 8083 	bls.w	8001232 <__udivmoddi4+0x2b2>
 800112c:	f1a8 0802 	sub.w	r8, r8, #2
 8001130:	4464      	add	r4, ip
 8001132:	1a24      	subs	r4, r4, r0
 8001134:	b298      	uxth	r0, r3
 8001136:	fbb4 f3f9 	udiv	r3, r4, r9
 800113a:	fb09 4413 	mls	r4, r9, r3, r4
 800113e:	fb03 fe0e 	mul.w	lr, r3, lr
 8001142:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001146:	45a6      	cmp	lr, r4
 8001148:	d908      	bls.n	800115c <__udivmoddi4+0x1dc>
 800114a:	eb1c 0404 	adds.w	r4, ip, r4
 800114e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001152:	d26a      	bcs.n	800122a <__udivmoddi4+0x2aa>
 8001154:	45a6      	cmp	lr, r4
 8001156:	d968      	bls.n	800122a <__udivmoddi4+0x2aa>
 8001158:	3b02      	subs	r3, #2
 800115a:	4464      	add	r4, ip
 800115c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001160:	fba0 9302 	umull	r9, r3, r0, r2
 8001164:	eba4 040e 	sub.w	r4, r4, lr
 8001168:	429c      	cmp	r4, r3
 800116a:	46c8      	mov	r8, r9
 800116c:	469e      	mov	lr, r3
 800116e:	d354      	bcc.n	800121a <__udivmoddi4+0x29a>
 8001170:	d051      	beq.n	8001216 <__udivmoddi4+0x296>
 8001172:	2e00      	cmp	r6, #0
 8001174:	d067      	beq.n	8001246 <__udivmoddi4+0x2c6>
 8001176:	ebb5 0308 	subs.w	r3, r5, r8
 800117a:	eb64 040e 	sbc.w	r4, r4, lr
 800117e:	40cb      	lsrs	r3, r1
 8001180:	fa04 f707 	lsl.w	r7, r4, r7
 8001184:	431f      	orrs	r7, r3
 8001186:	40cc      	lsrs	r4, r1
 8001188:	e9c6 7400 	strd	r7, r4, [r6]
 800118c:	2100      	movs	r1, #0
 800118e:	e74a      	b.n	8001026 <__udivmoddi4+0xa6>
 8001190:	fa02 fc03 	lsl.w	ip, r2, r3
 8001194:	f1c3 0020 	rsb	r0, r3, #32
 8001198:	40c1      	lsrs	r1, r0
 800119a:	409d      	lsls	r5, r3
 800119c:	fa24 f000 	lsr.w	r0, r4, r0
 80011a0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011a4:	4328      	orrs	r0, r5
 80011a6:	fbb1 f5f7 	udiv	r5, r1, r7
 80011aa:	fb07 1115 	mls	r1, r7, r5, r1
 80011ae:	fa1f fe8c 	uxth.w	lr, ip
 80011b2:	0c02      	lsrs	r2, r0, #16
 80011b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80011b8:	fb05 f10e 	mul.w	r1, r5, lr
 80011bc:	4291      	cmp	r1, r2
 80011be:	fa04 f403 	lsl.w	r4, r4, r3
 80011c2:	d908      	bls.n	80011d6 <__udivmoddi4+0x256>
 80011c4:	eb1c 0202 	adds.w	r2, ip, r2
 80011c8:	f105 38ff 	add.w	r8, r5, #4294967295
 80011cc:	d22f      	bcs.n	800122e <__udivmoddi4+0x2ae>
 80011ce:	4291      	cmp	r1, r2
 80011d0:	d92d      	bls.n	800122e <__udivmoddi4+0x2ae>
 80011d2:	3d02      	subs	r5, #2
 80011d4:	4462      	add	r2, ip
 80011d6:	1a52      	subs	r2, r2, r1
 80011d8:	fbb2 f1f7 	udiv	r1, r2, r7
 80011dc:	fb07 2211 	mls	r2, r7, r1, r2
 80011e0:	b280      	uxth	r0, r0
 80011e2:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80011e6:	fb01 f20e 	mul.w	r2, r1, lr
 80011ea:	4282      	cmp	r2, r0
 80011ec:	d908      	bls.n	8001200 <__udivmoddi4+0x280>
 80011ee:	eb1c 0000 	adds.w	r0, ip, r0
 80011f2:	f101 38ff 	add.w	r8, r1, #4294967295
 80011f6:	d216      	bcs.n	8001226 <__udivmoddi4+0x2a6>
 80011f8:	4282      	cmp	r2, r0
 80011fa:	d914      	bls.n	8001226 <__udivmoddi4+0x2a6>
 80011fc:	3902      	subs	r1, #2
 80011fe:	4460      	add	r0, ip
 8001200:	1a80      	subs	r0, r0, r2
 8001202:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8001206:	e73a      	b.n	800107e <__udivmoddi4+0xfe>
 8001208:	4631      	mov	r1, r6
 800120a:	4630      	mov	r0, r6
 800120c:	e70b      	b.n	8001026 <__udivmoddi4+0xa6>
 800120e:	4671      	mov	r1, lr
 8001210:	e6e9      	b.n	8000fe6 <__udivmoddi4+0x66>
 8001212:	4610      	mov	r0, r2
 8001214:	e6fe      	b.n	8001014 <__udivmoddi4+0x94>
 8001216:	454d      	cmp	r5, r9
 8001218:	d2ab      	bcs.n	8001172 <__udivmoddi4+0x1f2>
 800121a:	ebb9 0802 	subs.w	r8, r9, r2
 800121e:	eb63 0e0c 	sbc.w	lr, r3, ip
 8001222:	3801      	subs	r0, #1
 8001224:	e7a5      	b.n	8001172 <__udivmoddi4+0x1f2>
 8001226:	4641      	mov	r1, r8
 8001228:	e7ea      	b.n	8001200 <__udivmoddi4+0x280>
 800122a:	4603      	mov	r3, r0
 800122c:	e796      	b.n	800115c <__udivmoddi4+0x1dc>
 800122e:	4645      	mov	r5, r8
 8001230:	e7d1      	b.n	80011d6 <__udivmoddi4+0x256>
 8001232:	46d0      	mov	r8, sl
 8001234:	e77d      	b.n	8001132 <__udivmoddi4+0x1b2>
 8001236:	4464      	add	r4, ip
 8001238:	3802      	subs	r0, #2
 800123a:	e749      	b.n	80010d0 <__udivmoddi4+0x150>
 800123c:	3d02      	subs	r5, #2
 800123e:	4462      	add	r2, ip
 8001240:	e731      	b.n	80010a6 <__udivmoddi4+0x126>
 8001242:	4608      	mov	r0, r1
 8001244:	e70a      	b.n	800105c <__udivmoddi4+0xdc>
 8001246:	4631      	mov	r1, r6
 8001248:	e6ed      	b.n	8001026 <__udivmoddi4+0xa6>
 800124a:	bf00      	nop

0800124c <__aeabi_idiv0>:
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop

08001250 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001254:	4b08      	ldr	r3, [pc, #32]	; (8001278 <HAL_Init+0x28>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a07      	ldr	r2, [pc, #28]	; (8001278 <HAL_Init+0x28>)
 800125a:	f043 0310 	orr.w	r3, r3, #16
 800125e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001260:	2003      	movs	r0, #3
 8001262:	f001 fc3f 	bl	8002ae4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001266:	2000      	movs	r0, #0
 8001268:	f000 f808 	bl	800127c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800126c:	f005 fbf8 	bl	8006a60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40022000 	.word	0x40022000

0800127c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8001284:	4b09      	ldr	r3, [pc, #36]	; (80012ac <HAL_InitTick+0x30>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a09      	ldr	r2, [pc, #36]	; (80012b0 <HAL_InitTick+0x34>)
 800128a:	fba2 2303 	umull	r2, r3, r2, r3
 800128e:	099b      	lsrs	r3, r3, #6
 8001290:	4618      	mov	r0, r3
 8001292:	f001 fc5c 	bl	8002b4e <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8001296:	2200      	movs	r2, #0
 8001298:	6879      	ldr	r1, [r7, #4]
 800129a:	f04f 30ff 	mov.w	r0, #4294967295
 800129e:	f001 fc2c 	bl	8002afa <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 80012a2:	2300      	movs	r3, #0
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	2000003c 	.word	0x2000003c
 80012b0:	10624dd3 	.word	0x10624dd3

080012b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  uwTick++;
 80012b8:	4b04      	ldr	r3, [pc, #16]	; (80012cc <HAL_IncTick+0x18>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	3301      	adds	r3, #1
 80012be:	4a03      	ldr	r2, [pc, #12]	; (80012cc <HAL_IncTick+0x18>)
 80012c0:	6013      	str	r3, [r2, #0]
}
 80012c2:	bf00      	nop
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bc80      	pop	{r7}
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	2000005c 	.word	0x2000005c

080012d0 <HAL_GetTick>:
  * @note  This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  return uwTick;
 80012d4:	4b02      	ldr	r3, [pc, #8]	; (80012e0 <HAL_GetTick+0x10>)
 80012d6:	681b      	ldr	r3, [r3, #0]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr
 80012e0:	2000005c 	.word	0x2000005c

080012e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012ec:	f7ff fff0 	bl	80012d0 <HAL_GetTick>
 80012f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012fc:	d002      	beq.n	8001304 <HAL_Delay+0x20>
  {
     wait++;
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	3301      	adds	r3, #1
 8001302:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001304:	bf00      	nop
 8001306:	f7ff ffe3 	bl	80012d0 <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	68fa      	ldr	r2, [r7, #12]
 8001312:	429a      	cmp	r2, r3
 8001314:	d8f7      	bhi.n	8001306 <HAL_Delay+0x22>
  {
  }
}
 8001316:	bf00      	nop
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001328:	2300      	movs	r3, #0
 800132a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800132c:	2300      	movs	r3, #0
 800132e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001330:	2300      	movs	r3, #0
 8001332:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001334:	2300      	movs	r3, #0
 8001336:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d101      	bne.n	8001342 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e0be      	b.n	80014c0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800134c:	2b00      	cmp	r3, #0
 800134e:	d109      	bne.n	8001364 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2200      	movs	r2, #0
 800135a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f004 fb50 	bl	8005a04 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f000 faf7 	bl	8001958 <ADC_ConversionStop_Disable>
 800136a:	4603      	mov	r3, r0
 800136c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001372:	f003 0310 	and.w	r3, r3, #16
 8001376:	2b00      	cmp	r3, #0
 8001378:	f040 8099 	bne.w	80014ae <HAL_ADC_Init+0x18e>
 800137c:	7dfb      	ldrb	r3, [r7, #23]
 800137e:	2b00      	cmp	r3, #0
 8001380:	f040 8095 	bne.w	80014ae <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001388:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800138c:	f023 0302 	bic.w	r3, r3, #2
 8001390:	f043 0202 	orr.w	r2, r3, #2
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80013a0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	68db      	ldr	r3, [r3, #12]
 80013a6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80013a8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80013aa:	68ba      	ldr	r2, [r7, #8]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013b8:	d003      	beq.n	80013c2 <HAL_ADC_Init+0xa2>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d102      	bne.n	80013c8 <HAL_ADC_Init+0xa8>
 80013c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013c6:	e000      	b.n	80013ca <HAL_ADC_Init+0xaa>
 80013c8:	2300      	movs	r3, #0
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	695b      	ldr	r3, [r3, #20]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d119      	bne.n	800140c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d109      	bne.n	80013f4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	3b01      	subs	r3, #1
 80013e6:	035a      	lsls	r2, r3, #13
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	e00b      	b.n	800140c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f8:	f043 0220 	orr.w	r2, r3, #32
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001404:	f043 0201 	orr.w	r2, r3, #1
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	430a      	orrs	r2, r1
 800141e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	689a      	ldr	r2, [r3, #8]
 8001426:	4b28      	ldr	r3, [pc, #160]	; (80014c8 <HAL_ADC_Init+0x1a8>)
 8001428:	4013      	ands	r3, r2
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	6812      	ldr	r2, [r2, #0]
 800142e:	68b9      	ldr	r1, [r7, #8]
 8001430:	430b      	orrs	r3, r1
 8001432:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800143c:	d003      	beq.n	8001446 <HAL_ADC_Init+0x126>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d104      	bne.n	8001450 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	3b01      	subs	r3, #1
 800144c:	051b      	lsls	r3, r3, #20
 800144e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001456:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	68fa      	ldr	r2, [r7, #12]
 8001460:	430a      	orrs	r2, r1
 8001462:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	689a      	ldr	r2, [r3, #8]
 800146a:	4b18      	ldr	r3, [pc, #96]	; (80014cc <HAL_ADC_Init+0x1ac>)
 800146c:	4013      	ands	r3, r2
 800146e:	68ba      	ldr	r2, [r7, #8]
 8001470:	429a      	cmp	r2, r3
 8001472:	d10b      	bne.n	800148c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2200      	movs	r2, #0
 8001478:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800147e:	f023 0303 	bic.w	r3, r3, #3
 8001482:	f043 0201 	orr.w	r2, r3, #1
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800148a:	e018      	b.n	80014be <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001490:	f023 0312 	bic.w	r3, r3, #18
 8001494:	f043 0210 	orr.w	r2, r3, #16
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a0:	f043 0201 	orr.w	r2, r3, #1
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014ac:	e007      	b.n	80014be <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014b2:	f043 0210 	orr.w	r2, r3, #16
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014be:	7dfb      	ldrb	r3, [r7, #23]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	ffe1f7fd 	.word	0xffe1f7fd
 80014cc:	ff1f0efe 	.word	0xff1f0efe

080014d0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014dc:	2300      	movs	r3, #0
 80014de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a64      	ldr	r2, [pc, #400]	; (8001678 <HAL_ADC_Start_DMA+0x1a8>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d004      	beq.n	80014f4 <HAL_ADC_Start_DMA+0x24>
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a63      	ldr	r2, [pc, #396]	; (800167c <HAL_ADC_Start_DMA+0x1ac>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d106      	bne.n	8001502 <HAL_ADC_Start_DMA+0x32>
 80014f4:	4b60      	ldr	r3, [pc, #384]	; (8001678 <HAL_ADC_Start_DMA+0x1a8>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f040 80b3 	bne.w	8001668 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001508:	2b01      	cmp	r3, #1
 800150a:	d101      	bne.n	8001510 <HAL_ADC_Start_DMA+0x40>
 800150c:	2302      	movs	r3, #2
 800150e:	e0ae      	b.n	800166e <HAL_ADC_Start_DMA+0x19e>
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	2201      	movs	r2, #1
 8001514:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001518:	68f8      	ldr	r0, [r7, #12]
 800151a:	f000 f9cb 	bl	80018b4 <ADC_Enable>
 800151e:	4603      	mov	r3, r0
 8001520:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001522:	7dfb      	ldrb	r3, [r7, #23]
 8001524:	2b00      	cmp	r3, #0
 8001526:	f040 809a 	bne.w	800165e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800152e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001532:	f023 0301 	bic.w	r3, r3, #1
 8001536:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a4e      	ldr	r2, [pc, #312]	; (800167c <HAL_ADC_Start_DMA+0x1ac>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d105      	bne.n	8001554 <HAL_ADC_Start_DMA+0x84>
 8001548:	4b4b      	ldr	r3, [pc, #300]	; (8001678 <HAL_ADC_Start_DMA+0x1a8>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001550:	2b00      	cmp	r3, #0
 8001552:	d115      	bne.n	8001580 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001558:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800156a:	2b00      	cmp	r3, #0
 800156c:	d026      	beq.n	80015bc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001572:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001576:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800157e:	e01d      	b.n	80015bc <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001584:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a39      	ldr	r2, [pc, #228]	; (8001678 <HAL_ADC_Start_DMA+0x1a8>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d004      	beq.n	80015a0 <HAL_ADC_Start_DMA+0xd0>
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a38      	ldr	r2, [pc, #224]	; (800167c <HAL_ADC_Start_DMA+0x1ac>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d10d      	bne.n	80015bc <HAL_ADC_Start_DMA+0xec>
 80015a0:	4b35      	ldr	r3, [pc, #212]	; (8001678 <HAL_ADC_Start_DMA+0x1a8>)
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d007      	beq.n	80015bc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80015b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d006      	beq.n	80015d6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015cc:	f023 0206 	bic.w	r2, r3, #6
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	62da      	str	r2, [r3, #44]	; 0x2c
 80015d4:	e002      	b.n	80015dc <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2200      	movs	r2, #0
 80015da:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	6a1b      	ldr	r3, [r3, #32]
 80015e8:	4a25      	ldr	r2, [pc, #148]	; (8001680 <HAL_ADC_Start_DMA+0x1b0>)
 80015ea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6a1b      	ldr	r3, [r3, #32]
 80015f0:	4a24      	ldr	r2, [pc, #144]	; (8001684 <HAL_ADC_Start_DMA+0x1b4>)
 80015f2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	6a1b      	ldr	r3, [r3, #32]
 80015f8:	4a23      	ldr	r2, [pc, #140]	; (8001688 <HAL_ADC_Start_DMA+0x1b8>)
 80015fa:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f06f 0202 	mvn.w	r2, #2
 8001604:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	689a      	ldr	r2, [r3, #8]
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001614:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	6a18      	ldr	r0, [r3, #32]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	334c      	adds	r3, #76	; 0x4c
 8001620:	4619      	mov	r1, r3
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f001 fb2d 	bl	8002c84 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001634:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001638:	d108      	bne.n	800164c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	689a      	ldr	r2, [r3, #8]
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001648:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800164a:	e00f      	b.n	800166c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	689a      	ldr	r2, [r3, #8]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800165a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800165c:	e006      	b.n	800166c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	2200      	movs	r2, #0
 8001662:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001666:	e001      	b.n	800166c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800166c:	7dfb      	ldrb	r3, [r7, #23]
}
 800166e:	4618      	mov	r0, r3
 8001670:	3718      	adds	r7, #24
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40012400 	.word	0x40012400
 800167c:	40012800 	.word	0x40012800
 8001680:	080019cd 	.word	0x080019cd
 8001684:	08001a49 	.word	0x08001a49
 8001688:	08001a65 	.word	0x08001a65

0800168c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	bc80      	pop	{r7}
 800169c:	4770      	bx	lr

0800169e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800169e:	b480      	push	{r7}
 80016a0:	b083      	sub	sp, #12
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80016a6:	bf00      	nop
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bc80      	pop	{r7}
 80016ae:	4770      	bx	lr

080016b0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc80      	pop	{r7}
 80016c0:	4770      	bx	lr
	...

080016c4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80016c4:	b480      	push	{r7}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016ce:	2300      	movs	r3, #0
 80016d0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d101      	bne.n	80016e4 <HAL_ADC_ConfigChannel+0x20>
 80016e0:	2302      	movs	r3, #2
 80016e2:	e0dc      	b.n	800189e <HAL_ADC_ConfigChannel+0x1da>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2201      	movs	r2, #1
 80016e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	2b06      	cmp	r3, #6
 80016f2:	d81c      	bhi.n	800172e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	4613      	mov	r3, r2
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	4413      	add	r3, r2
 8001704:	3b05      	subs	r3, #5
 8001706:	221f      	movs	r2, #31
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	43db      	mvns	r3, r3
 800170e:	4019      	ands	r1, r3
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	6818      	ldr	r0, [r3, #0]
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685a      	ldr	r2, [r3, #4]
 8001718:	4613      	mov	r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	3b05      	subs	r3, #5
 8001720:	fa00 f203 	lsl.w	r2, r0, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	430a      	orrs	r2, r1
 800172a:	635a      	str	r2, [r3, #52]	; 0x34
 800172c:	e03c      	b.n	80017a8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	2b0c      	cmp	r3, #12
 8001734:	d81c      	bhi.n	8001770 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685a      	ldr	r2, [r3, #4]
 8001740:	4613      	mov	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	4413      	add	r3, r2
 8001746:	3b23      	subs	r3, #35	; 0x23
 8001748:	221f      	movs	r2, #31
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	43db      	mvns	r3, r3
 8001750:	4019      	ands	r1, r3
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	6818      	ldr	r0, [r3, #0]
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685a      	ldr	r2, [r3, #4]
 800175a:	4613      	mov	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	4413      	add	r3, r2
 8001760:	3b23      	subs	r3, #35	; 0x23
 8001762:	fa00 f203 	lsl.w	r2, r0, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	430a      	orrs	r2, r1
 800176c:	631a      	str	r2, [r3, #48]	; 0x30
 800176e:	e01b      	b.n	80017a8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685a      	ldr	r2, [r3, #4]
 800177a:	4613      	mov	r3, r2
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	4413      	add	r3, r2
 8001780:	3b41      	subs	r3, #65	; 0x41
 8001782:	221f      	movs	r2, #31
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	43db      	mvns	r3, r3
 800178a:	4019      	ands	r1, r3
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	6818      	ldr	r0, [r3, #0]
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685a      	ldr	r2, [r3, #4]
 8001794:	4613      	mov	r3, r2
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	4413      	add	r3, r2
 800179a:	3b41      	subs	r3, #65	; 0x41
 800179c:	fa00 f203 	lsl.w	r2, r0, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2b09      	cmp	r3, #9
 80017ae:	d91c      	bls.n	80017ea <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68d9      	ldr	r1, [r3, #12]
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	4613      	mov	r3, r2
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	4413      	add	r3, r2
 80017c0:	3b1e      	subs	r3, #30
 80017c2:	2207      	movs	r2, #7
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	4019      	ands	r1, r3
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	6898      	ldr	r0, [r3, #8]
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4613      	mov	r3, r2
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	4413      	add	r3, r2
 80017da:	3b1e      	subs	r3, #30
 80017dc:	fa00 f203 	lsl.w	r2, r0, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	430a      	orrs	r2, r1
 80017e6:	60da      	str	r2, [r3, #12]
 80017e8:	e019      	b.n	800181e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	6919      	ldr	r1, [r3, #16]
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4613      	mov	r3, r2
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	4413      	add	r3, r2
 80017fa:	2207      	movs	r2, #7
 80017fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001800:	43db      	mvns	r3, r3
 8001802:	4019      	ands	r1, r3
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	6898      	ldr	r0, [r3, #8]
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	4613      	mov	r3, r2
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	4413      	add	r3, r2
 8001812:	fa00 f203 	lsl.w	r2, r0, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	430a      	orrs	r2, r1
 800181c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b10      	cmp	r3, #16
 8001824:	d003      	beq.n	800182e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800182a:	2b11      	cmp	r3, #17
 800182c:	d132      	bne.n	8001894 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a1d      	ldr	r2, [pc, #116]	; (80018a8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d125      	bne.n	8001884 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d126      	bne.n	8001894 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001854:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2b10      	cmp	r3, #16
 800185c:	d11a      	bne.n	8001894 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800185e:	4b13      	ldr	r3, [pc, #76]	; (80018ac <HAL_ADC_ConfigChannel+0x1e8>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a13      	ldr	r2, [pc, #76]	; (80018b0 <HAL_ADC_ConfigChannel+0x1ec>)
 8001864:	fba2 2303 	umull	r2, r3, r2, r3
 8001868:	0c9a      	lsrs	r2, r3, #18
 800186a:	4613      	mov	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001874:	e002      	b.n	800187c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	3b01      	subs	r3, #1
 800187a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1f9      	bne.n	8001876 <HAL_ADC_ConfigChannel+0x1b2>
 8001882:	e007      	b.n	8001894 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001888:	f043 0220 	orr.w	r2, r3, #32
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2200      	movs	r2, #0
 8001898:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800189c:	7bfb      	ldrb	r3, [r7, #15]
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3714      	adds	r7, #20
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bc80      	pop	{r7}
 80018a6:	4770      	bx	lr
 80018a8:	40012400 	.word	0x40012400
 80018ac:	2000003c 	.word	0x2000003c
 80018b0:	431bde83 	.word	0x431bde83

080018b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018bc:	2300      	movs	r3, #0
 80018be:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80018c0:	2300      	movs	r3, #0
 80018c2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d039      	beq.n	8001946 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	689a      	ldr	r2, [r3, #8]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f042 0201 	orr.w	r2, r2, #1
 80018e0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80018e2:	4b1b      	ldr	r3, [pc, #108]	; (8001950 <ADC_Enable+0x9c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a1b      	ldr	r2, [pc, #108]	; (8001954 <ADC_Enable+0xa0>)
 80018e8:	fba2 2303 	umull	r2, r3, r2, r3
 80018ec:	0c9b      	lsrs	r3, r3, #18
 80018ee:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80018f0:	e002      	b.n	80018f8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	3b01      	subs	r3, #1
 80018f6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f9      	bne.n	80018f2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80018fe:	f7ff fce7 	bl	80012d0 <HAL_GetTick>
 8001902:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001904:	e018      	b.n	8001938 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001906:	f7ff fce3 	bl	80012d0 <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	2b02      	cmp	r3, #2
 8001912:	d911      	bls.n	8001938 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001918:	f043 0210 	orr.w	r2, r3, #16
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001924:	f043 0201 	orr.w	r2, r3, #1
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e007      	b.n	8001948 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	2b01      	cmp	r3, #1
 8001944:	d1df      	bne.n	8001906 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001946:	2300      	movs	r3, #0
}
 8001948:	4618      	mov	r0, r3
 800194a:	3710      	adds	r7, #16
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	2000003c 	.word	0x2000003c
 8001954:	431bde83 	.word	0x431bde83

08001958 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	2b01      	cmp	r3, #1
 8001970:	d127      	bne.n	80019c2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f022 0201 	bic.w	r2, r2, #1
 8001980:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001982:	f7ff fca5 	bl	80012d0 <HAL_GetTick>
 8001986:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001988:	e014      	b.n	80019b4 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800198a:	f7ff fca1 	bl	80012d0 <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	2b02      	cmp	r3, #2
 8001996:	d90d      	bls.n	80019b4 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800199c:	f043 0210 	orr.w	r2, r3, #16
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019a8:	f043 0201 	orr.w	r2, r3, #1
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e007      	b.n	80019c4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d0e3      	beq.n	800198a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019de:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d127      	bne.n	8001a36 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80019fc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001a00:	d115      	bne.n	8001a2e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d111      	bne.n	8001a2e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d105      	bne.n	8001a2e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a26:	f043 0201 	orr.w	r2, r3, #1
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8001a2e:	68f8      	ldr	r0, [r7, #12]
 8001a30:	f7ff fe2c 	bl	800168c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001a34:	e004      	b.n	8001a40 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	6a1b      	ldr	r3, [r3, #32]
 8001a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	4798      	blx	r3
}
 8001a40:	bf00      	nop
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a54:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001a56:	68f8      	ldr	r0, [r7, #12]
 8001a58:	f7ff fe21 	bl	800169e <HAL_ADC_ConvHalfCpltCallback>
}
 8001a5c:	bf00      	nop
 8001a5e:	3710      	adds	r7, #16
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a70:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a76:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a82:	f043 0204 	orr.w	r2, r3, #4
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8001a8a:	68f8      	ldr	r0, [r7, #12]
 8001a8c:	f7ff fe10 	bl	80016b0 <HAL_ADC_ErrorCallback>
}
 8001a90:	bf00      	nop
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <HAL_CAN_Init>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_mcr = 0U;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	613b      	str	r3, [r7, #16]
  
  /* Check CAN handle */
  if(hcan == NULL)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d101      	bne.n	8001ab6 <HAL_CAN_Init+0x1e>
  {
     return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e0ed      	b.n	8001c92 <HAL_CAN_Init+0x1fa>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
  
  if(hcan->State == HAL_CAN_STATE_RESET)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d106      	bne.n	8001ad0 <HAL_CAN_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hcan->Lock = HAL_UNLOCKED;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f004 f940 	bl	8005d50 <HAL_CAN_MspInit>
  }
  
  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f022 0202 	bic.w	r2, r2, #2
 8001ae6:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f042 0201 	orr.w	r2, r2, #1
 8001af6:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();   
 8001af8:	f7ff fbea 	bl	80012d0 <HAL_GetTick>
 8001afc:	60f8      	str	r0, [r7, #12]
  
  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001afe:	e010      	b.n	8001b22 <HAL_CAN_Init+0x8a>
  {
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8001b00:	f7ff fbe6 	bl	80012d0 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b0a      	cmp	r3, #10
 8001b0c:	d909      	bls.n	8001b22 <HAL_CAN_Init+0x8a>
    {
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2203      	movs	r2, #3
 8001b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e0b7      	b.n	8001c92 <HAL_CAN_Init+0x1fa>
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d0e7      	beq.n	8001b00 <HAL_CAN_Init+0x68>
    }
  }

  /* Check acknowledge */
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	f040 8098 	bne.w	8001c70 <HAL_CAN_Init+0x1d8>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d104      	bne.n	8001b52 <HAL_CAN_Init+0xba>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TTCM);
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b4e:	613b      	str	r3, [r7, #16]
 8001b50:	e003      	b.n	8001b5a <HAL_CAN_Init+0xc2>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_TTCM);
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b58:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d104      	bne.n	8001b6c <HAL_CAN_Init+0xd4>
    {
      SET_BIT(tmp_mcr, CAN_MCR_ABOM);
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b68:	613b      	str	r3, [r7, #16]
 8001b6a:	e003      	b.n	8001b74 <HAL_CAN_Init+0xdc>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_ABOM);
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b72:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d104      	bne.n	8001b86 <HAL_CAN_Init+0xee>
    {
      SET_BIT(tmp_mcr, CAN_MCR_AWUM);
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	f043 0320 	orr.w	r3, r3, #32
 8001b82:	613b      	str	r3, [r7, #16]
 8001b84:	e003      	b.n	8001b8e <HAL_CAN_Init+0xf6>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_AWUM);
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	f023 0320 	bic.w	r3, r3, #32
 8001b8c:	613b      	str	r3, [r7, #16]
    }
    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d104      	bne.n	8001ba0 <HAL_CAN_Init+0x108>
    {
      SET_BIT(tmp_mcr, CAN_MCR_NART);
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	f043 0310 	orr.w	r3, r3, #16
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	e003      	b.n	8001ba8 <HAL_CAN_Init+0x110>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_NART);
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	f023 0310 	bic.w	r3, r3, #16
 8001ba6:	613b      	str	r3, [r7, #16]
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d104      	bne.n	8001bba <HAL_CAN_Init+0x122>
    {
      SET_BIT(tmp_mcr, CAN_MCR_RFLM);
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	f043 0308 	orr.w	r3, r3, #8
 8001bb6:	613b      	str	r3, [r7, #16]
 8001bb8:	e003      	b.n	8001bc2 <HAL_CAN_Init+0x12a>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_RFLM);
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	f023 0308 	bic.w	r3, r3, #8
 8001bc0:	613b      	str	r3, [r7, #16]
    }
    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d104      	bne.n	8001bd4 <HAL_CAN_Init+0x13c>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TXFP);
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	f043 0304 	orr.w	r3, r3, #4
 8001bd0:	613b      	str	r3, [r7, #16]
 8001bd2:	e003      	b.n	8001bdc <HAL_CAN_Init+0x144>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_TXFP);
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	f023 0304 	bic.w	r3, r3, #4
 8001bda:	613b      	str	r3, [r7, #16]
    }
    
    /* Update register MCR */
    MODIFY_REG(hcan->Instance->MCR,
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f023 01fc 	bic.w	r1, r3, #252	; 0xfc
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	430a      	orrs	r2, r1
 8001bee:	601a      	str	r2, [r3, #0]
               CAN_MCR_RFLM |
               CAN_MCR_TXFP,
               tmp_mcr);
    
    /* Set the bit timing register */
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	431a      	orrs	r2, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	695b      	ldr	r3, [r3, #20]
 8001c04:	ea42 0103 	orr.w	r1, r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	1e5a      	subs	r2, r3, #1
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	430a      	orrs	r2, r1
 8001c14:	61da      	str	r2, [r3, #28]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1U)));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f022 0201 	bic.w	r2, r2, #1
 8001c24:	601a      	str	r2, [r3, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();   
 8001c26:	f7ff fb53 	bl	80012d0 <HAL_GetTick>
 8001c2a:	60f8      	str	r0, [r7, #12]
   
    /* Wait the acknowledge */
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 8001c2c:	e010      	b.n	8001c50 <HAL_CAN_Init+0x1b8>
    {
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8001c2e:	f7ff fb4f 	bl	80012d0 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b0a      	cmp	r3, #10
 8001c3a:	d909      	bls.n	8001c50 <HAL_CAN_Init+0x1b8>
      {
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2203      	movs	r2, #3
 8001c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Process unlocked */
        __HAL_UNLOCK(hcan);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e020      	b.n	8001c92 <HAL_CAN_Init+0x1fa>
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d1e7      	bne.n	8001c2e <HAL_CAN_Init+0x196>
      }
    }

    /* Check acknowledged */
    if(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f003 0301 	and.w	r3, r3, #1
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <HAL_CAN_Init+0x1d8>
    {
      status = CAN_INITSTATUS_SUCCESS;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	617b      	str	r3, [r7, #20]
    }
  }
 
  if(status == CAN_INITSTATUS_SUCCESS)
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d108      	bne.n	8001c88 <HAL_CAN_Init+0x1f0>
  {
    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
    /* Return function status */
    return HAL_OK;
 8001c84:	2300      	movs	r3, #0
 8001c86:	e004      	b.n	8001c92 <HAL_CAN_Init+0x1fa>
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2204      	movs	r2, #4
 8001c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Return function status */
    return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
  }
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3718      	adds	r7, #24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig: pointer to a CAN_FilterConfTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b085      	sub	sp, #20
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
 8001ca2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0U;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));
  assert_param(IS_CAN_BANKNUMBER(sFilterConfig->BankNumber));
  
  filternbrbitpos = (1U) << sFilterConfig->FilterNumber;
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	695b      	ldr	r3, [r3, #20]
 8001cac:	2201      	movs	r2, #1
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  /* Select the start slave bank */
  MODIFY_REG(hcan->Instance->FMR                         ,
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001cbc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc4:	021b      	lsls	r3, r3, #8
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f042 0201 	orr.w	r2, r2, #1
 8001cd0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
             CAN_FMR_CAN2SB                              ,
             CAN_FMR_FINIT                              |
             (uint32_t)(sFilterConfig->BankNumber << 8U)   );

  /* Filter Deactivation */
  CLEAR_BIT(hcan->Instance->FA1R, filternbrbitpos);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	43da      	mvns	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	400a      	ands	r2, r1
 8001ce6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d127      	bne.n	8001d42 <HAL_CAN_ConfigFilter+0xa8>
  {
    /* 16-bit scale for the filter */
    CLEAR_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	43da      	mvns	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	400a      	ands	r2, r1
 8001d04:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	b299      	uxth	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001d1c:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001d1e:	3248      	adds	r2, #72	; 0x48
 8001d20:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	b29a      	uxth	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6819      	ldr	r1, [r3, #0]
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d38:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001d3a:	3348      	adds	r3, #72	; 0x48
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	440b      	add	r3, r1
 8001d40:	605a      	str	r2, [r3, #4]
  }

  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d126      	bne.n	8001d98 <HAL_CAN_ConfigFilter+0xfe>
  {
    /* 32-bit scale for the filter */
    SET_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	b299      	uxth	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	683a      	ldr	r2, [r7, #0]
 8001d70:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001d72:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001d74:	3248      	adds	r2, #72	; 0x48
 8001d76:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
    /* 32-bit mask or Second 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	b29a      	uxth	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6819      	ldr	r1, [r3, #0]
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d8e:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001d90:	3348      	adds	r3, #72	; 0x48
 8001d92:	00db      	lsls	r3, r3, #3
 8001d94:	440b      	add	r3, r1
 8001d96:	605a      	str	r2, [r3, #4]
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d10b      	bne.n	8001db8 <HAL_CAN_ConfigFilter+0x11e>
  {
    /*Id/Mask mode for the filter*/
    CLEAR_BIT(hcan->Instance->FM1R, filternbrbitpos);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	43da      	mvns	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	400a      	ands	r2, r1
 8001db2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001db6:	e009      	b.n	8001dcc <HAL_CAN_ConfigFilter+0x132>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    SET_BIT(hcan->Instance->FM1R, filternbrbitpos);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d10b      	bne.n	8001dec <HAL_CAN_ConfigFilter+0x152>
  {
    /* FIFO 0 assignation for the filter */
    CLEAR_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	43da      	mvns	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	400a      	ands	r2, r1
 8001de6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001dea:	e009      	b.n	8001e00 <HAL_CAN_ConfigFilter+0x166>
  }
  else
  {
    /* FIFO 1 assignation for the filter */
    SET_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d109      	bne.n	8001e1c <HAL_CAN_ConfigFilter+0x182>
  {
    SET_BIT(hcan->Instance->FA1R, filternbrbitpos);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	68fa      	ldr	r2, [r7, #12]
 8001e16:	430a      	orrs	r2, r1
 8001e18:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CLEAR_BIT(hcan->Instance->FMR, ((uint32_t)CAN_FMR_FINIT));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f022 0201 	bic.w	r2, r2, #1
 8001e2c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Return function status */
  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr

08001e3c <HAL_CAN_Transmit>:
  *         the configuration information for the specified CAN.  
  * @param  Timeout: Specify Timeout value   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  uint32_t transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 8001e46:	2304      	movs	r3, #4
 8001e48:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0U;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));

  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001e5c:	d010      	beq.n	8001e80 <HAL_CAN_Transmit+0x44>
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 8001e68:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001e6c:	d008      	beq.n	8001e80 <HAL_CAN_Transmit+0x44>
     ((hcan->Instance->TSR&CAN_TSR_TME2) == CAN_TSR_TME2))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 8001e78:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001e7c:	f040 8185 	bne.w	800218a <HAL_CAN_Transmit+0x34e>
  {
    /* Process locked */
    __HAL_LOCK(hcan);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d101      	bne.n	8001e8e <HAL_CAN_Transmit+0x52>
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	e182      	b.n	8002194 <HAL_CAN_Transmit+0x358>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Change CAN state */
    switch(hcan->State)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2b62      	cmp	r3, #98	; 0x62
 8001ea0:	d010      	beq.n	8001ec4 <HAL_CAN_Transmit+0x88>
 8001ea2:	2b62      	cmp	r3, #98	; 0x62
 8001ea4:	dc13      	bgt.n	8001ece <HAL_CAN_Transmit+0x92>
 8001ea6:	2b22      	cmp	r3, #34	; 0x22
 8001ea8:	d002      	beq.n	8001eb0 <HAL_CAN_Transmit+0x74>
 8001eaa:	2b32      	cmp	r3, #50	; 0x32
 8001eac:	d005      	beq.n	8001eba <HAL_CAN_Transmit+0x7e>
 8001eae:	e00e      	b.n	8001ece <HAL_CAN_Transmit+0x92>
    {
      case(HAL_CAN_STATE_BUSY_RX0):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2242      	movs	r2, #66	; 0x42
 8001eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8001eb8:	e00e      	b.n	8001ed8 <HAL_CAN_Transmit+0x9c>
      case(HAL_CAN_STATE_BUSY_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2252      	movs	r2, #82	; 0x52
 8001ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8001ec2:	e009      	b.n	8001ed8 <HAL_CAN_Transmit+0x9c>
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2272      	movs	r2, #114	; 0x72
 8001ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8001ecc:	e004      	b.n	8001ed8 <HAL_CAN_Transmit+0x9c>
      default: /* HAL_CAN_STATE_READY */
          hcan->State = HAL_CAN_STATE_BUSY_TX;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2212      	movs	r2, #18
 8001ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8001ed6:	bf00      	nop
    }

    /* Select one empty transmit mailbox */
    if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME0))
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d002      	beq.n	8001eec <HAL_CAN_Transmit+0xb0>
    {
      transmitmailbox = CAN_TXMAILBOX_0;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	e00b      	b.n	8001f04 <HAL_CAN_Transmit+0xc8>
    }
    else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME1))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d002      	beq.n	8001f00 <HAL_CAN_Transmit+0xc4>
    {
      transmitmailbox = CAN_TXMAILBOX_1;
 8001efa:	2301      	movs	r3, #1
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	e001      	b.n	8001f04 <HAL_CAN_Transmit+0xc8>
    }
    else
    {
      transmitmailbox = CAN_TXMAILBOX_2;
 8001f00:	2302      	movs	r3, #2
 8001f02:	60fb      	str	r3, [r7, #12]
    }

    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	3318      	adds	r3, #24
 8001f0c:	011b      	lsls	r3, r3, #4
 8001f0e:	4413      	add	r3, r2
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	6811      	ldr	r1, [r2, #0]
 8001f16:	f003 0201 	and.w	r2, r3, #1
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	3318      	adds	r3, #24
 8001f1e:	011b      	lsls	r3, r3, #4
 8001f20:	440b      	add	r3, r1
 8001f22:	601a      	str	r2, [r3, #0]
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d117      	bne.n	8001f5e <HAL_CAN_Transmit+0x122>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));  
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) |
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	3318      	adds	r3, #24
 8001f36:	011b      	lsls	r3, r3, #4
 8001f38:	4413      	add	r3, r2
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	0559      	lsls	r1, r3, #21
                                                           hcan->pTxMsg->RTR);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f48:	68db      	ldr	r3, [r3, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) |
 8001f4a:	430b      	orrs	r3, r1
 8001f4c:	6879      	ldr	r1, [r7, #4]
 8001f4e:	6809      	ldr	r1, [r1, #0]
 8001f50:	431a      	orrs	r2, r3
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	3318      	adds	r3, #24
 8001f56:	011b      	lsls	r3, r3, #4
 8001f58:	440b      	add	r3, r1
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	e01a      	b.n	8001f94 <HAL_CAN_Transmit+0x158>
    }
    else
    {
      assert_param(IS_CAN_EXTID(hcan->pTxMsg->ExtId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) |
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	3318      	adds	r3, #24
 8001f66:	011b      	lsls	r3, r3, #4
 8001f68:	4413      	add	r3, r2
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	00d9      	lsls	r1, r3, #3
                                                           hcan->pTxMsg->IDE |
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f78:	689b      	ldr	r3, [r3, #8]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) |
 8001f7a:	4319      	orrs	r1, r3
                                                           hcan->pTxMsg->RTR);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f80:	68db      	ldr	r3, [r3, #12]
                                                           hcan->pTxMsg->IDE |
 8001f82:	430b      	orrs	r3, r1
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) |
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	6809      	ldr	r1, [r1, #0]
 8001f88:	431a      	orrs	r2, r3
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	3318      	adds	r3, #24
 8001f8e:	011b      	lsls	r3, r3, #4
 8001f90:	440b      	add	r3, r1
 8001f92:	601a      	str	r2, [r3, #0]
    }

    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f98:	691a      	ldr	r2, [r3, #16]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9e:	f002 020f 	and.w	r2, r2, #15
 8001fa2:	611a      	str	r2, [r3, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= 0xFFFFFFF0U;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	3318      	adds	r3, #24
 8001fac:	011b      	lsls	r3, r3, #4
 8001fae:	4413      	add	r3, r2
 8001fb0:	3304      	adds	r3, #4
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	6811      	ldr	r1, [r2, #0]
 8001fb8:	f023 020f 	bic.w	r2, r3, #15
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	3318      	adds	r3, #24
 8001fc0:	011b      	lsls	r3, r3, #4
 8001fc2:	440b      	add	r3, r1
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	601a      	str	r2, [r3, #0]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	3318      	adds	r3, #24
 8001fd0:	011b      	lsls	r3, r3, #4
 8001fd2:	4413      	add	r3, r2
 8001fd4:	3304      	adds	r3, #4
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fdc:	691b      	ldr	r3, [r3, #16]
 8001fde:	6879      	ldr	r1, [r7, #4]
 8001fe0:	6809      	ldr	r1, [r1, #0]
 8001fe2:	431a      	orrs	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	3318      	adds	r3, #24
 8001fe8:	011b      	lsls	r3, r3, #4
 8001fea:	440b      	add	r3, r1
 8001fec:	3304      	adds	r3, #4
 8001fee:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR, ((uint32_t)hcan->pTxMsg->Data[3] << CAN_TDL0R_DATA3_Pos) | 
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff4:	7ddb      	ldrb	r3, [r3, #23]
 8001ff6:	061a      	lsls	r2, r3, #24
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffc:	7d9b      	ldrb	r3, [r3, #22]
 8001ffe:	041b      	lsls	r3, r3, #16
 8002000:	431a      	orrs	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	7d5b      	ldrb	r3, [r3, #21]
 8002008:	021b      	lsls	r3, r3, #8
 800200a:	4313      	orrs	r3, r2
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002010:	7d12      	ldrb	r2, [r2, #20]
 8002012:	4610      	mov	r0, r2
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	6811      	ldr	r1, [r2, #0]
 8002018:	ea43 0200 	orr.w	r2, r3, r0
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	011b      	lsls	r3, r3, #4
 8002020:	440b      	add	r3, r1
 8002022:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002026:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[2] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[1] << CAN_TDL0R_DATA1_Pos) | 
                                                                ((uint32_t)hcan->pTxMsg->Data[0] << CAN_TDL0R_DATA0_Pos));
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR, ((uint32_t)hcan->pTxMsg->Data[7] << CAN_TDL0R_DATA3_Pos) | 
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202c:	7edb      	ldrb	r3, [r3, #27]
 800202e:	061a      	lsls	r2, r3, #24
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002034:	7e9b      	ldrb	r3, [r3, #26]
 8002036:	041b      	lsls	r3, r3, #16
 8002038:	431a      	orrs	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	7e5b      	ldrb	r3, [r3, #25]
 8002040:	021b      	lsls	r3, r3, #8
 8002042:	4313      	orrs	r3, r2
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002048:	7e12      	ldrb	r2, [r2, #24]
 800204a:	4610      	mov	r0, r2
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6811      	ldr	r1, [r2, #0]
 8002050:	ea43 0200 	orr.w	r2, r3, r0
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	011b      	lsls	r3, r3, #4
 8002058:	440b      	add	r3, r1
 800205a:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800205e:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[6] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[5] << CAN_TDL0R_DATA1_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[4] << CAN_TDL0R_DATA0_Pos));
    /* Request transmission */
    SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	3318      	adds	r3, #24
 8002068:	011b      	lsls	r3, r3, #4
 800206a:	4413      	add	r3, r2
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6811      	ldr	r1, [r2, #0]
 8002072:	f043 0201 	orr.w	r2, r3, #1
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	3318      	adds	r3, #24
 800207a:	011b      	lsls	r3, r3, #4
 800207c:	440b      	add	r3, r1
 800207e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002080:	f7ff f926 	bl	80012d0 <HAL_GetTick>
 8002084:	60b8      	str	r0, [r7, #8]

    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8002086:	e02e      	b.n	80020e6 <HAL_CAN_Transmit+0x2aa>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800208e:	d02a      	beq.n	80020e6 <HAL_CAN_Transmit+0x2aa>
      {
        if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d007      	beq.n	80020a6 <HAL_CAN_Transmit+0x26a>
 8002096:	f7ff f91b 	bl	80012d0 <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d21f      	bcs.n	80020e6 <HAL_CAN_Transmit+0x2aa>
        {
          hcan->State = HAL_CAN_STATE_TIMEOUT;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2203      	movs	r2, #3
 80020aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          /* Cancel transmission */
          __HAL_CAN_CANCEL_TRANSMIT(hcan, transmitmailbox);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d104      	bne.n	80020be <HAL_CAN_Transmit+0x282>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2280      	movs	r2, #128	; 0x80
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	e00d      	b.n	80020da <HAL_CAN_Transmit+0x29e>
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d105      	bne.n	80020d0 <HAL_CAN_Transmit+0x294>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80020cc:	6093      	str	r3, [r2, #8]
 80020ce:	e004      	b.n	80020da <HAL_CAN_Transmit+0x29e>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80020d8:	6093      	str	r3, [r2, #8]

          /* Process unlocked */
          __HAL_UNLOCK(hcan);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e056      	b.n	8002194 <HAL_CAN_Transmit+0x358>
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d10b      	bne.n	8002104 <HAL_CAN_Transmit+0x2c8>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	689a      	ldr	r2, [r3, #8]
 80020f2:	4b2a      	ldr	r3, [pc, #168]	; (800219c <HAL_CAN_Transmit+0x360>)
 80020f4:	4013      	ands	r3, r2
 80020f6:	4a29      	ldr	r2, [pc, #164]	; (800219c <HAL_CAN_Transmit+0x360>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	bf14      	ite	ne
 80020fc:	2301      	movne	r3, #1
 80020fe:	2300      	moveq	r3, #0
 8002100:	b2db      	uxtb	r3, r3
 8002102:	e019      	b.n	8002138 <HAL_CAN_Transmit+0x2fc>
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d10b      	bne.n	8002122 <HAL_CAN_Transmit+0x2e6>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	4b23      	ldr	r3, [pc, #140]	; (80021a0 <HAL_CAN_Transmit+0x364>)
 8002112:	4013      	ands	r3, r2
 8002114:	4a22      	ldr	r2, [pc, #136]	; (80021a0 <HAL_CAN_Transmit+0x364>)
 8002116:	4293      	cmp	r3, r2
 8002118:	bf14      	ite	ne
 800211a:	2301      	movne	r3, #1
 800211c:	2300      	moveq	r3, #0
 800211e:	b2db      	uxtb	r3, r3
 8002120:	e00a      	b.n	8002138 <HAL_CAN_Transmit+0x2fc>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	4b1e      	ldr	r3, [pc, #120]	; (80021a4 <HAL_CAN_Transmit+0x368>)
 800212a:	4013      	ands	r3, r2
 800212c:	4a1d      	ldr	r2, [pc, #116]	; (80021a4 <HAL_CAN_Transmit+0x368>)
 800212e:	4293      	cmp	r3, r2
 8002130:	bf14      	ite	ne
 8002132:	2301      	movne	r3, #1
 8002134:	2300      	moveq	r3, #0
 8002136:	b2db      	uxtb	r3, r3
 8002138:	2b00      	cmp	r3, #0
 800213a:	d1a5      	bne.n	8002088 <HAL_CAN_Transmit+0x24c>
        }
      }
    }
    /* Change CAN state */
    switch(hcan->State)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b72      	cmp	r3, #114	; 0x72
 8002146:	d010      	beq.n	800216a <HAL_CAN_Transmit+0x32e>
 8002148:	2b72      	cmp	r3, #114	; 0x72
 800214a:	dc13      	bgt.n	8002174 <HAL_CAN_Transmit+0x338>
 800214c:	2b42      	cmp	r3, #66	; 0x42
 800214e:	d002      	beq.n	8002156 <HAL_CAN_Transmit+0x31a>
 8002150:	2b52      	cmp	r3, #82	; 0x52
 8002152:	d005      	beq.n	8002160 <HAL_CAN_Transmit+0x324>
 8002154:	e00e      	b.n	8002174 <HAL_CAN_Transmit+0x338>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX0):
          hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2222      	movs	r2, #34	; 0x22
 800215a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 800215e:	e00e      	b.n	800217e <HAL_CAN_Transmit+0x342>
      case(HAL_CAN_STATE_BUSY_TX_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2232      	movs	r2, #50	; 0x32
 8002164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002168:	e009      	b.n	800217e <HAL_CAN_Transmit+0x342>
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2262      	movs	r2, #98	; 0x62
 800216e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002172:	e004      	b.n	800217e <HAL_CAN_Transmit+0x342>
      default: /* HAL_CAN_STATE_BUSY_TX */
          hcan->State = HAL_CAN_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 800217c:	bf00      	nop
    }

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Return function status */
    return HAL_OK;
 8002186:	2300      	movs	r3, #0
 8002188:	e004      	b.n	8002194 <HAL_CAN_Transmit+0x358>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2204      	movs	r2, #4
 800218e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Return function status */
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
  }
}
 8002194:	4618      	mov	r0, r3
 8002196:	3710      	adds	r7, #16
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	04000001 	.word	0x04000001
 80021a0:	08000100 	.word	0x08000100
 80021a4:	10010000 	.word	0x10010000

080021a8 <HAL_CAN_IRQHandler>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U;
 80021b0:	2300      	movs	r3, #0
 80021b2:	613b      	str	r3, [r7, #16]
 80021b4:	2300      	movs	r3, #0
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	2300      	movs	r3, #0
 80021ba:	60bb      	str	r3, [r7, #8]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80021bc:	2300      	movs	r3, #0
 80021be:	617b      	str	r3, [r7, #20]

  /* Check Overrun flag for FIFO0 */
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	f003 0310 	and.w	r3, r3, #16
 80021ca:	2b10      	cmp	r3, #16
 80021cc:	bf0c      	ite	eq
 80021ce:	2301      	moveq	r3, #1
 80021d0:	2300      	movne	r3, #0
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV0);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	695b      	ldr	r3, [r3, #20]
 80021dc:	f003 0308 	and.w	r3, r3, #8
 80021e0:	2b08      	cmp	r3, #8
 80021e2:	bf0c      	ite	eq
 80021e4:	2301      	moveq	r3, #1
 80021e6:	2300      	movne	r3, #0
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	60fb      	str	r3, [r7, #12]
  if((tmp1 != 0U) && tmp2)
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00a      	beq.n	8002208 <HAL_CAN_IRQHandler+0x60>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d007      	beq.n	8002208 <HAL_CAN_IRQHandler+0x60>
  {
    /* Set CAN error code to FOV0 error */
    errorcode |= HAL_CAN_ERROR_FOV0;
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021fe:	617b      	str	r3, [r7, #20]

    /* Clear FIFO0 Overrun Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2210      	movs	r2, #16
 8002206:	60da      	str	r2, [r3, #12]
  }

  /* Check Overrun flag for FIFO1 */
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV1);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	f003 0310 	and.w	r3, r3, #16
 8002212:	2b10      	cmp	r3, #16
 8002214:	bf0c      	ite	eq
 8002216:	2301      	moveq	r3, #1
 8002218:	2300      	movne	r3, #0
 800221a:	b2db      	uxtb	r3, r3
 800221c:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV1);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002228:	2b40      	cmp	r3, #64	; 0x40
 800222a:	bf0c      	ite	eq
 800222c:	2301      	moveq	r3, #1
 800222e:	2300      	movne	r3, #0
 8002230:	b2db      	uxtb	r3, r3
 8002232:	60fb      	str	r3, [r7, #12]
  if((tmp1 != 0U) && tmp2)
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00a      	beq.n	8002250 <HAL_CAN_IRQHandler+0xa8>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d007      	beq.n	8002250 <HAL_CAN_IRQHandler+0xa8>
  {
    /* Set CAN error code to FOV1 error */
    errorcode |= HAL_CAN_ERROR_FOV1;
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002246:	617b      	str	r3, [r7, #20]

    /* Clear FIFO1 Overrun Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2210      	movs	r2, #16
 800224e:	611a      	str	r2, [r3, #16]
  }

  /* Check End of transmission flag */
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	2b01      	cmp	r3, #1
 800225c:	d16e      	bne.n	800233c <HAL_CAN_IRQHandler+0x194>
  {
    /* Check Transmit request completion status */
    tmp1 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	689a      	ldr	r2, [r3, #8]
 8002264:	4b2c      	ldr	r3, [pc, #176]	; (8002318 <HAL_CAN_IRQHandler+0x170>)
 8002266:	4013      	ands	r3, r2
 8002268:	4a2b      	ldr	r2, [pc, #172]	; (8002318 <HAL_CAN_IRQHandler+0x170>)
 800226a:	4293      	cmp	r3, r2
 800226c:	bf0c      	ite	eq
 800226e:	2301      	moveq	r3, #1
 8002270:	2300      	movne	r3, #0
 8002272:	b2db      	uxtb	r3, r3
 8002274:	613b      	str	r3, [r7, #16]
    tmp2 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	4b27      	ldr	r3, [pc, #156]	; (800231c <HAL_CAN_IRQHandler+0x174>)
 800227e:	4013      	ands	r3, r2
 8002280:	4a26      	ldr	r2, [pc, #152]	; (800231c <HAL_CAN_IRQHandler+0x174>)
 8002282:	4293      	cmp	r3, r2
 8002284:	bf0c      	ite	eq
 8002286:	2301      	moveq	r3, #1
 8002288:	2300      	movne	r3, #0
 800228a:	b2db      	uxtb	r3, r3
 800228c:	60fb      	str	r3, [r7, #12]
    tmp3 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	689a      	ldr	r2, [r3, #8]
 8002294:	4b22      	ldr	r3, [pc, #136]	; (8002320 <HAL_CAN_IRQHandler+0x178>)
 8002296:	4013      	ands	r3, r2
 8002298:	4a21      	ldr	r2, [pc, #132]	; (8002320 <HAL_CAN_IRQHandler+0x178>)
 800229a:	4293      	cmp	r3, r2
 800229c:	bf0c      	ite	eq
 800229e:	2301      	moveq	r3, #1
 80022a0:	2300      	movne	r3, #0
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	60bb      	str	r3, [r7, #8]
    if(tmp1 || tmp2 || tmp3)  
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d105      	bne.n	80022b8 <HAL_CAN_IRQHandler+0x110>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d102      	bne.n	80022b8 <HAL_CAN_IRQHandler+0x110>
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d041      	beq.n	800233c <HAL_CAN_IRQHandler+0x194>
    {
      tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK0);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	bf0c      	ite	eq
 80022c6:	2301      	moveq	r3, #1
 80022c8:	2300      	movne	r3, #0
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	613b      	str	r3, [r7, #16]
      tmp2 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK1);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022dc:	bf0c      	ite	eq
 80022de:	2301      	moveq	r3, #1
 80022e0:	2300      	movne	r3, #0
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	60fb      	str	r3, [r7, #12]
      tmp3 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK2);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	bf0c      	ite	eq
 80022f4:	2301      	moveq	r3, #1
 80022f6:	2300      	movne	r3, #0
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	60bb      	str	r3, [r7, #8]
      /* Check Transmit success */
      if((tmp1) || (tmp2) || (tmp3))
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d105      	bne.n	800230e <HAL_CAN_IRQHandler+0x166>
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d102      	bne.n	800230e <HAL_CAN_IRQHandler+0x166>
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00a      	beq.n	8002324 <HAL_CAN_IRQHandler+0x17c>
      {
        /* Call transmit function */
        CAN_Transmit_IT(hcan);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f9a0 	bl	8002654 <CAN_Transmit_IT>
 8002314:	e00a      	b.n	800232c <HAL_CAN_IRQHandler+0x184>
 8002316:	bf00      	nop
 8002318:	04000001 	.word	0x04000001
 800231c:	08000100 	.word	0x08000100
 8002320:	10010000 	.word	0x10010000
      }
      else /* Transmit failure */
      {
        /* Set CAN error code to TXFAIL error */
        errorcode |= HAL_CAN_ERROR_TXFAIL;
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800232a:	617b      	str	r3, [r7, #20]
      }

      /* Clear transmission status flags (RQCPx and TXOKx) */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_RQCP0  | CAN_TSR_RQCP1  | CAN_TSR_RQCP2 | \
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6899      	ldr	r1, [r3, #8]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	4b6c      	ldr	r3, [pc, #432]	; (80024e8 <HAL_CAN_IRQHandler+0x340>)
 8002338:	430b      	orrs	r3, r1
 800233a:	6093      	str	r3, [r2, #8]
                                   CAN_FLAG_TXOK0 | CAN_FLAG_TXOK1 | CAN_FLAG_TXOK2);
    }
  }
  
  tmp1 = __HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	b2db      	uxtb	r3, r3
 8002344:	f003 0303 	and.w	r3, r3, #3
 8002348:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	695b      	ldr	r3, [r3, #20]
 8002350:	f003 0302 	and.w	r3, r3, #2
 8002354:	2b02      	cmp	r3, #2
 8002356:	bf0c      	ite	eq
 8002358:	2301      	moveq	r3, #1
 800235a:	2300      	movne	r3, #0
 800235c:	b2db      	uxtb	r3, r3
 800235e:	60fb      	str	r3, [r7, #12]
  /* Check End of reception flag for FIFO0 */
  if((tmp1 != 0U) && tmp2)
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d006      	beq.n	8002374 <HAL_CAN_IRQHandler+0x1cc>
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d003      	beq.n	8002374 <HAL_CAN_IRQHandler+0x1cc>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO0);
 800236c:	2100      	movs	r1, #0
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f000 f9b3 	bl	80026da <CAN_Receive_IT>
  }
  
  tmp1 = __HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	b2db      	uxtb	r3, r3
 800237c:	f003 0303 	and.w	r3, r3, #3
 8002380:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	695b      	ldr	r3, [r3, #20]
 8002388:	f003 0310 	and.w	r3, r3, #16
 800238c:	2b10      	cmp	r3, #16
 800238e:	bf0c      	ite	eq
 8002390:	2301      	moveq	r3, #1
 8002392:	2300      	movne	r3, #0
 8002394:	b2db      	uxtb	r3, r3
 8002396:	60fb      	str	r3, [r7, #12]
  /* Check End of reception flag for FIFO1 */
  if((tmp1 != 0U) && tmp2)
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d006      	beq.n	80023ac <HAL_CAN_IRQHandler+0x204>
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d003      	beq.n	80023ac <HAL_CAN_IRQHandler+0x204>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO1);
 80023a4:	2101      	movs	r1, #1
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 f997 	bl	80026da <CAN_Receive_IT>
  }

  /* Set error code in handle */
  hcan->ErrorCode |= errorcode;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	431a      	orrs	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	641a      	str	r2, [r3, #64]	; 0x40

  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	bf0c      	ite	eq
 80023c6:	2301      	moveq	r3, #1
 80023c8:	2300      	movne	r3, #0
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	695b      	ldr	r3, [r3, #20]
 80023d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023dc:	bf0c      	ite	eq
 80023de:	2301      	moveq	r3, #1
 80023e0:	2300      	movne	r3, #0
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	60fb      	str	r3, [r7, #12]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	695b      	ldr	r3, [r3, #20]
 80023ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023f4:	bf0c      	ite	eq
 80023f6:	2301      	moveq	r3, #1
 80023f8:	2300      	movne	r3, #0
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	60bb      	str	r3, [r7, #8]
  /* Check Error Warning Flag */
  if(tmp1 && tmp2 && tmp3)
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00b      	beq.n	800241c <HAL_CAN_IRQHandler+0x274>
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d008      	beq.n	800241c <HAL_CAN_IRQHandler+0x274>
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d005      	beq.n	800241c <HAL_CAN_IRQHandler+0x274>
  {
    /* Set CAN error code to EWG error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002414:	f043 0201 	orr.w	r2, r3, #1
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	641a      	str	r2, [r3, #64]	; 0x40
    /* No need for clear of Error Warning Flag as read-only */
  }
  
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b02      	cmp	r3, #2
 8002428:	bf0c      	ite	eq
 800242a:	2301      	moveq	r3, #1
 800242c:	2300      	movne	r3, #0
 800242e:	b2db      	uxtb	r3, r3
 8002430:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	695b      	ldr	r3, [r3, #20]
 8002438:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800243c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002440:	bf0c      	ite	eq
 8002442:	2301      	moveq	r3, #1
 8002444:	2300      	movne	r3, #0
 8002446:	b2db      	uxtb	r3, r3
 8002448:	60fb      	str	r3, [r7, #12]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR); 
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002454:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002458:	bf0c      	ite	eq
 800245a:	2301      	moveq	r3, #1
 800245c:	2300      	movne	r3, #0
 800245e:	b2db      	uxtb	r3, r3
 8002460:	60bb      	str	r3, [r7, #8]
  /* Check Error Passive Flag */
  if(tmp1 && tmp2 && tmp3)
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d00b      	beq.n	8002480 <HAL_CAN_IRQHandler+0x2d8>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d008      	beq.n	8002480 <HAL_CAN_IRQHandler+0x2d8>
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d005      	beq.n	8002480 <HAL_CAN_IRQHandler+0x2d8>
  {
    /* Set CAN error code to EPV error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002478:	f043 0202 	orr.w	r2, r3, #2
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	641a      	str	r2, [r3, #64]	; 0x40
    /* No need for clear of Error Passive Flag as read-only */ 
  }
  
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	f003 0304 	and.w	r3, r3, #4
 800248a:	2b04      	cmp	r3, #4
 800248c:	bf0c      	ite	eq
 800248e:	2301      	moveq	r3, #1
 8002490:	2300      	movne	r3, #0
 8002492:	b2db      	uxtb	r3, r3
 8002494:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	695b      	ldr	r3, [r3, #20]
 800249c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024a4:	bf0c      	ite	eq
 80024a6:	2301      	moveq	r3, #1
 80024a8:	2300      	movne	r3, #0
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	60fb      	str	r3, [r7, #12]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);  
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	695b      	ldr	r3, [r3, #20]
 80024b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80024b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024bc:	bf0c      	ite	eq
 80024be:	2301      	moveq	r3, #1
 80024c0:	2300      	movne	r3, #0
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	60bb      	str	r3, [r7, #8]
  /* Check Bus-Off Flag */
  if(tmp1 && tmp2 && tmp3)
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d00f      	beq.n	80024ec <HAL_CAN_IRQHandler+0x344>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00c      	beq.n	80024ec <HAL_CAN_IRQHandler+0x344>
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d009      	beq.n	80024ec <HAL_CAN_IRQHandler+0x344>
  {
    /* Set CAN error code to BOF error */
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024dc:	f043 0204 	orr.w	r2, r3, #4
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	641a      	str	r2, [r3, #64]	; 0x40
 80024e4:	e002      	b.n	80024ec <HAL_CAN_IRQHandler+0x344>
 80024e6:	bf00      	nop
 80024e8:	00010509 	.word	0x00010509
    /* No need for clear of Bus-Off Flag as read-only */
  }
  
  tmp1 = HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	bf0c      	ite	eq
 80024fa:	2301      	moveq	r3, #1
 80024fc:	2300      	movne	r3, #0
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	695b      	ldr	r3, [r3, #20]
 8002508:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800250c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002510:	bf0c      	ite	eq
 8002512:	2301      	moveq	r3, #1
 8002514:	2300      	movne	r3, #0
 8002516:	b2db      	uxtb	r3, r3
 8002518:	60fb      	str	r3, [r7, #12]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	695b      	ldr	r3, [r3, #20]
 8002520:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002524:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002528:	bf0c      	ite	eq
 800252a:	2301      	moveq	r3, #1
 800252c:	2300      	movne	r3, #0
 800252e:	b2db      	uxtb	r3, r3
 8002530:	60bb      	str	r3, [r7, #8]
  /* Check Last error code Flag */
  if((!tmp1) && tmp2 && tmp3)
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d15d      	bne.n	80025f4 <HAL_CAN_IRQHandler+0x44c>
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d05a      	beq.n	80025f4 <HAL_CAN_IRQHandler+0x44c>
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d057      	beq.n	80025f4 <HAL_CAN_IRQHandler+0x44c>
  {
    tmp1 = (hcan->Instance->ESR & CAN_ESR_LEC);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800254e:	613b      	str	r3, [r7, #16]
    switch(tmp1)
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	2b60      	cmp	r3, #96	; 0x60
 8002554:	d03e      	beq.n	80025d4 <HAL_CAN_IRQHandler+0x42c>
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	2b60      	cmp	r3, #96	; 0x60
 800255a:	d842      	bhi.n	80025e2 <HAL_CAN_IRQHandler+0x43a>
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	2b50      	cmp	r3, #80	; 0x50
 8002560:	d031      	beq.n	80025c6 <HAL_CAN_IRQHandler+0x41e>
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	2b50      	cmp	r3, #80	; 0x50
 8002566:	d83c      	bhi.n	80025e2 <HAL_CAN_IRQHandler+0x43a>
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	2b40      	cmp	r3, #64	; 0x40
 800256c:	d024      	beq.n	80025b8 <HAL_CAN_IRQHandler+0x410>
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	2b40      	cmp	r3, #64	; 0x40
 8002572:	d836      	bhi.n	80025e2 <HAL_CAN_IRQHandler+0x43a>
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	2b30      	cmp	r3, #48	; 0x30
 8002578:	d017      	beq.n	80025aa <HAL_CAN_IRQHandler+0x402>
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	2b30      	cmp	r3, #48	; 0x30
 800257e:	d830      	bhi.n	80025e2 <HAL_CAN_IRQHandler+0x43a>
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	2b10      	cmp	r3, #16
 8002584:	d003      	beq.n	800258e <HAL_CAN_IRQHandler+0x3e6>
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	2b20      	cmp	r3, #32
 800258a:	d007      	beq.n	800259c <HAL_CAN_IRQHandler+0x3f4>
      case(CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
          /* Set CAN error code to CRC error */
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
          break;
      default:
          break;
 800258c:	e029      	b.n	80025e2 <HAL_CAN_IRQHandler+0x43a>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002592:	f043 0208 	orr.w	r2, r3, #8
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 800259a:	e023      	b.n	80025e4 <HAL_CAN_IRQHandler+0x43c>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	f043 0210 	orr.w	r2, r3, #16
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 80025a8:	e01c      	b.n	80025e4 <HAL_CAN_IRQHandler+0x43c>
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ae:	f043 0220 	orr.w	r2, r3, #32
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 80025b6:	e015      	b.n	80025e4 <HAL_CAN_IRQHandler+0x43c>
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025bc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 80025c4:	e00e      	b.n	80025e4 <HAL_CAN_IRQHandler+0x43c>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ca:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 80025d2:	e007      	b.n	80025e4 <HAL_CAN_IRQHandler+0x43c>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 80025e0:	e000      	b.n	80025e4 <HAL_CAN_IRQHandler+0x43c>
          break;
 80025e2:	bf00      	nop
    }

    /* Clear Last error code Flag */ 
    CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	699a      	ldr	r2, [r3, #24]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80025f2:	619a      	str	r2, [r3, #24]
  }

  /* Call the Error call Back in case of Errors */
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d014      	beq.n	8002626 <HAL_CAN_IRQHandler+0x47e>
  {
    /* Clear ERRI Flag */ 
    hcan->Instance->MSR = CAN_MSR_ERRI; 
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2204      	movs	r2, #4
 8002602:	605a      	str	r2, [r3, #4]
    /* Set the CAN state ready to be able to start again the process */
    hcan->State = HAL_CAN_STATE_READY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /*  - Disable FIFO 0 message pending Interrupt */
    /*  - Disable FIFO 0 Overrun Interrupt */
    /*  - Disable FIFO 1 message pending Interrupt */
    /*  - Disable FIFO 1 Overrun Interrupt */
    /*  - Disable Transmit mailbox empty Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	6812      	ldr	r2, [r2, #0]
 8002616:	f423 430f 	bic.w	r3, r3, #36608	; 0x8f00
 800261a:	f023 035b 	bic.w	r3, r3, #91	; 0x5b
 800261e:	6153      	str	r3, [r2, #20]
                               CAN_IT_FMP1|
                               CAN_IT_FOV1|
                               CAN_IT_TME  );

    /* Call Error callback function */
    HAL_CAN_ErrorCallback(hcan);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 f80e 	bl	8002642 <HAL_CAN_ErrorCallback>
  }  
}
 8002626:	bf00      	nop
 8002628:	3718      	adds	r7, #24
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop

08002630 <HAL_CAN_TxCpltCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcan);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxCpltCallback can be implemented in the user file
   */
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	bc80      	pop	{r7}
 8002640:	4770      	bx	lr

08002642 <HAL_CAN_ErrorCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002642:	b480      	push	{r7}
 8002644:	b083      	sub	sp, #12
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcan);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback can be implemented in the user file
   */
}
 800264a:	bf00      	nop
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <CAN_Transmit_IT>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
static HAL_StatusTypeDef CAN_Transmit_IT(CAN_HandleTypeDef* hcan)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Disable Transmit mailbox empty Interrupt */
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	695a      	ldr	r2, [r3, #20]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0201 	bic.w	r2, r2, #1
 800266a:	615a      	str	r2, [r3, #20]
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b12      	cmp	r3, #18
 8002676:	d107      	bne.n	8002688 <CAN_Transmit_IT+0x34>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	695a      	ldr	r2, [r3, #20]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 8002686:	615a      	str	r2, [r3, #20]
                               CAN_IT_LEC |
                               CAN_IT_ERR);
  }

  /* Change CAN state */
  switch(hcan->State)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800268e:	b2db      	uxtb	r3, r3
 8002690:	2b72      	cmp	r3, #114	; 0x72
 8002692:	d010      	beq.n	80026b6 <CAN_Transmit_IT+0x62>
 8002694:	2b72      	cmp	r3, #114	; 0x72
 8002696:	dc13      	bgt.n	80026c0 <CAN_Transmit_IT+0x6c>
 8002698:	2b42      	cmp	r3, #66	; 0x42
 800269a:	d002      	beq.n	80026a2 <CAN_Transmit_IT+0x4e>
 800269c:	2b52      	cmp	r3, #82	; 0x52
 800269e:	d005      	beq.n	80026ac <CAN_Transmit_IT+0x58>
 80026a0:	e00e      	b.n	80026c0 <CAN_Transmit_IT+0x6c>
  {
    case(HAL_CAN_STATE_BUSY_TX_RX0):
      hcan->State = HAL_CAN_STATE_BUSY_RX0;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2222      	movs	r2, #34	; 0x22
 80026a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      break;
 80026aa:	e00e      	b.n	80026ca <CAN_Transmit_IT+0x76>
    case(HAL_CAN_STATE_BUSY_TX_RX1):
      hcan->State = HAL_CAN_STATE_BUSY_RX1;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2232      	movs	r2, #50	; 0x32
 80026b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      break;
 80026b4:	e009      	b.n	80026ca <CAN_Transmit_IT+0x76>
    case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
      hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2262      	movs	r2, #98	; 0x62
 80026ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      break;
 80026be:	e004      	b.n	80026ca <CAN_Transmit_IT+0x76>
    default: /* HAL_CAN_STATE_BUSY_TX */
      hcan->State = HAL_CAN_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      break;
 80026c8:	bf00      	nop
  }

  /* Transmission complete callback */ 
  HAL_CAN_TxCpltCallback(hcan);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f7ff ffb0 	bl	8002630 <HAL_CAN_TxCpltCallback>
  
  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number    
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b084      	sub	sp, #16
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
 80026e2:	460b      	mov	r3, r1
 80026e4:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp1 = 0U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	60bb      	str	r3, [r7, #8]
  CanRxMsgTypeDef* pRxMsg = NULL;
 80026ea:	2300      	movs	r3, #0
 80026ec:	60fb      	str	r3, [r7, #12]

  /* Set RxMsg pointer */
  if(FIFONumber == CAN_FIFO0)
 80026ee:	78fb      	ldrb	r3, [r7, #3]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d103      	bne.n	80026fc <CAN_Receive_IT+0x22>
  {
    pRxMsg = hcan->pRxMsg;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	e002      	b.n	8002702 <CAN_Receive_IT+0x28>
  }
  else /* FIFONumber == CAN_FIFO1 */
  {
    pRxMsg = hcan->pRx1Msg;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002700:	60fb      	str	r3, [r7, #12]
  }

  /* Get the Id */
  pRxMsg->IDE = (uint8_t)0x04U & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	78fb      	ldrb	r3, [r7, #3]
 8002708:	331b      	adds	r3, #27
 800270a:	011b      	lsls	r3, r3, #4
 800270c:	4413      	add	r3, r2
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0204 	and.w	r2, r3, #4
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	609a      	str	r2, [r3, #8]
  if (pRxMsg->IDE == CAN_ID_STD)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10c      	bne.n	800273a <CAN_Receive_IT+0x60>
  {
    pRxMsg->StdId = 0x000007FFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21U);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	78fb      	ldrb	r3, [r7, #3]
 8002726:	331b      	adds	r3, #27
 8002728:	011b      	lsls	r3, r3, #4
 800272a:	4413      	add	r3, r2
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	0d5b      	lsrs	r3, r3, #21
 8002730:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	e00b      	b.n	8002752 <CAN_Receive_IT+0x78>
  }
  else
  {
    pRxMsg->ExtId = 0x1FFFFFFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3U);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	78fb      	ldrb	r3, [r7, #3]
 8002740:	331b      	adds	r3, #27
 8002742:	011b      	lsls	r3, r3, #4
 8002744:	4413      	add	r3, r2
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	08db      	lsrs	r3, r3, #3
 800274a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	605a      	str	r2, [r3, #4]
  }
  
  pRxMsg->RTR = (uint8_t)0x02U & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	78fb      	ldrb	r3, [r7, #3]
 8002758:	331b      	adds	r3, #27
 800275a:	011b      	lsls	r3, r3, #4
 800275c:	4413      	add	r3, r2
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0202 	and.w	r2, r3, #2
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	60da      	str	r2, [r3, #12]
  /* Get the DLC */
  pRxMsg->DLC = (uint8_t)0x0FU & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	78fb      	ldrb	r3, [r7, #3]
 800276e:	331b      	adds	r3, #27
 8002770:	011b      	lsls	r3, r3, #4
 8002772:	4413      	add	r3, r2
 8002774:	3304      	adds	r3, #4
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 020f 	and.w	r2, r3, #15
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	611a      	str	r2, [r3, #16]
  /* Get the FIFONumber */
  pRxMsg->FIFONumber = FIFONumber;
 8002780:	78fa      	ldrb	r2, [r7, #3]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	621a      	str	r2, [r3, #32]
  /* Get the FMI */
  pRxMsg->FMI = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8U);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	78fb      	ldrb	r3, [r7, #3]
 800278c:	331b      	adds	r3, #27
 800278e:	011b      	lsls	r3, r3, #4
 8002790:	4413      	add	r3, r2
 8002792:	3304      	adds	r3, #4
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	0a1b      	lsrs	r3, r3, #8
 8002798:	b2da      	uxtb	r2, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	61da      	str	r2, [r3, #28]
  /* Get the data field */
  pRxMsg->Data[0] = (uint8_t)0xFFU & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	78fb      	ldrb	r3, [r7, #3]
 80027a4:	011b      	lsls	r3, r3, #4
 80027a6:	4413      	add	r3, r2
 80027a8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	751a      	strb	r2, [r3, #20]
  pRxMsg->Data[1] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8U);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	78fb      	ldrb	r3, [r7, #3]
 80027ba:	011b      	lsls	r3, r3, #4
 80027bc:	4413      	add	r3, r2
 80027be:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	0a1b      	lsrs	r3, r3, #8
 80027c6:	b2da      	uxtb	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	755a      	strb	r2, [r3, #21]
  pRxMsg->Data[2] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16U);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	78fb      	ldrb	r3, [r7, #3]
 80027d2:	011b      	lsls	r3, r3, #4
 80027d4:	4413      	add	r3, r2
 80027d6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	0c1b      	lsrs	r3, r3, #16
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	759a      	strb	r2, [r3, #22]
  pRxMsg->Data[3] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24U);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	78fb      	ldrb	r3, [r7, #3]
 80027ea:	011b      	lsls	r3, r3, #4
 80027ec:	4413      	add	r3, r2
 80027ee:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	0e1b      	lsrs	r3, r3, #24
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	75da      	strb	r2, [r3, #23]
  pRxMsg->Data[4] = (uint8_t)0xFFU & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	78fb      	ldrb	r3, [r7, #3]
 8002802:	011b      	lsls	r3, r3, #4
 8002804:	4413      	add	r3, r2
 8002806:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	b2da      	uxtb	r2, r3
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	761a      	strb	r2, [r3, #24]
  pRxMsg->Data[5] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8U);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	78fb      	ldrb	r3, [r7, #3]
 8002818:	011b      	lsls	r3, r3, #4
 800281a:	4413      	add	r3, r2
 800281c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	0a1b      	lsrs	r3, r3, #8
 8002824:	b2da      	uxtb	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	765a      	strb	r2, [r3, #25]
  pRxMsg->Data[6] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16U);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	78fb      	ldrb	r3, [r7, #3]
 8002830:	011b      	lsls	r3, r3, #4
 8002832:	4413      	add	r3, r2
 8002834:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	0c1b      	lsrs	r3, r3, #16
 800283c:	b2da      	uxtb	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	769a      	strb	r2, [r3, #26]
  pRxMsg->Data[7] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24U);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	78fb      	ldrb	r3, [r7, #3]
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	4413      	add	r3, r2
 800284c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	0e1b      	lsrs	r3, r3, #24
 8002854:	b2da      	uxtb	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	76da      	strb	r2, [r3, #27]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 800285a:	78fb      	ldrb	r3, [r7, #3]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d10c      	bne.n	800287a <CAN_Receive_IT+0x1a0>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2220      	movs	r2, #32
 8002866:	60da      	str	r2, [r3, #12]
    
    /* Disable FIFO 0 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	695a      	ldr	r2, [r3, #20]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 020a 	bic.w	r2, r2, #10
 8002876:	615a      	str	r2, [r3, #20]
 8002878:	e00b      	b.n	8002892 <CAN_Receive_IT+0x1b8>
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2220      	movs	r2, #32
 8002880:	611a      	str	r2, [r3, #16]
    
    /* Disable FIFO 1 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	695a      	ldr	r2, [r3, #20]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 0250 	bic.w	r2, r2, #80	; 0x50
 8002890:	615a      	str	r2, [r3, #20]
  }

  tmp1 = hcan->State;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002898:	b2db      	uxtb	r3, r3
 800289a:	60bb      	str	r3, [r7, #8]
  if((tmp1 == HAL_CAN_STATE_BUSY_RX0) || (tmp1 == HAL_CAN_STATE_BUSY_RX1))
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	2b22      	cmp	r3, #34	; 0x22
 80028a0:	d002      	beq.n	80028a8 <CAN_Receive_IT+0x1ce>
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	2b32      	cmp	r3, #50	; 0x32
 80028a6:	d107      	bne.n	80028b8 <CAN_Receive_IT+0x1de>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	695a      	ldr	r2, [r3, #20]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 80028b6:	615a      	str	r2, [r3, #20]
                               CAN_IT_LEC |
                               CAN_IT_ERR);
  }

  /* Change CAN state */
  if (FIFONumber == CAN_FIFO0)
 80028b8:	78fb      	ldrb	r3, [r7, #3]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d120      	bne.n	8002900 <CAN_Receive_IT+0x226>
  {
    switch(hcan->State)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b72      	cmp	r3, #114	; 0x72
 80028c8:	d010      	beq.n	80028ec <CAN_Receive_IT+0x212>
 80028ca:	2b72      	cmp	r3, #114	; 0x72
 80028cc:	dc13      	bgt.n	80028f6 <CAN_Receive_IT+0x21c>
 80028ce:	2b42      	cmp	r3, #66	; 0x42
 80028d0:	d002      	beq.n	80028d8 <CAN_Receive_IT+0x1fe>
 80028d2:	2b62      	cmp	r3, #98	; 0x62
 80028d4:	d005      	beq.n	80028e2 <CAN_Receive_IT+0x208>
 80028d6:	e00e      	b.n	80028f6 <CAN_Receive_IT+0x21c>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX0):
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2212      	movs	r2, #18
 80028dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80028e0:	e02f      	b.n	8002942 <CAN_Receive_IT+0x268>
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2232      	movs	r2, #50	; 0x32
 80028e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80028ea:	e02a      	b.n	8002942 <CAN_Receive_IT+0x268>
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2252      	movs	r2, #82	; 0x52
 80028f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80028f4:	e025      	b.n	8002942 <CAN_Receive_IT+0x268>
      default: /* HAL_CAN_STATE_BUSY_RX0 */
        hcan->State = HAL_CAN_STATE_READY;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80028fe:	e020      	b.n	8002942 <CAN_Receive_IT+0x268>
    }
  }
  else /* FIFONumber == CAN_FIFO1 */
  {
    switch(hcan->State)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b72      	cmp	r3, #114	; 0x72
 800290a:	d010      	beq.n	800292e <CAN_Receive_IT+0x254>
 800290c:	2b72      	cmp	r3, #114	; 0x72
 800290e:	dc13      	bgt.n	8002938 <CAN_Receive_IT+0x25e>
 8002910:	2b52      	cmp	r3, #82	; 0x52
 8002912:	d002      	beq.n	800291a <CAN_Receive_IT+0x240>
 8002914:	2b62      	cmp	r3, #98	; 0x62
 8002916:	d005      	beq.n	8002924 <CAN_Receive_IT+0x24a>
 8002918:	e00e      	b.n	8002938 <CAN_Receive_IT+0x25e>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2212      	movs	r2, #18
 800291e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8002922:	e00e      	b.n	8002942 <CAN_Receive_IT+0x268>
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2222      	movs	r2, #34	; 0x22
 8002928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 800292c:	e009      	b.n	8002942 <CAN_Receive_IT+0x268>
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2242      	movs	r2, #66	; 0x42
 8002932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8002936:	e004      	b.n	8002942 <CAN_Receive_IT+0x268>
      default: /* HAL_CAN_STATE_BUSY_RX1 */
        hcan->State = HAL_CAN_STATE_READY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8002940:	bf00      	nop
    }
  }

  /* Receive complete callback */ 
  HAL_CAN_RxCpltCallback(hcan);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f003 fac8 	bl	8005ed8 <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
	...

08002954 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002964:	4b0c      	ldr	r3, [pc, #48]	; (8002998 <NVIC_SetPriorityGrouping+0x44>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002970:	4013      	ands	r3, r2
 8002972:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800297c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002980:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002984:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002986:	4a04      	ldr	r2, [pc, #16]	; (8002998 <NVIC_SetPriorityGrouping+0x44>)
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	60d3      	str	r3, [r2, #12]
}
 800298c:	bf00      	nop
 800298e:	3714      	adds	r7, #20
 8002990:	46bd      	mov	sp, r7
 8002992:	bc80      	pop	{r7}
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	e000ed00 	.word	0xe000ed00

0800299c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029a0:	4b04      	ldr	r3, [pc, #16]	; (80029b4 <NVIC_GetPriorityGrouping+0x18>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	0a1b      	lsrs	r3, r3, #8
 80029a6:	f003 0307 	and.w	r3, r3, #7
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc80      	pop	{r7}
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	e000ed00 	.word	0xe000ed00

080029b8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4603      	mov	r3, r0
 80029c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80029c2:	79fb      	ldrb	r3, [r7, #7]
 80029c4:	f003 021f 	and.w	r2, r3, #31
 80029c8:	4906      	ldr	r1, [pc, #24]	; (80029e4 <NVIC_EnableIRQ+0x2c>)
 80029ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ce:	095b      	lsrs	r3, r3, #5
 80029d0:	2001      	movs	r0, #1
 80029d2:	fa00 f202 	lsl.w	r2, r0, r2
 80029d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr
 80029e4:	e000e100 	.word	0xe000e100

080029e8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4603      	mov	r3, r0
 80029f0:	6039      	str	r1, [r7, #0]
 80029f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80029f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	da0b      	bge.n	8002a14 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	b2da      	uxtb	r2, r3
 8002a00:	490c      	ldr	r1, [pc, #48]	; (8002a34 <NVIC_SetPriority+0x4c>)
 8002a02:	79fb      	ldrb	r3, [r7, #7]
 8002a04:	f003 030f 	and.w	r3, r3, #15
 8002a08:	3b04      	subs	r3, #4
 8002a0a:	0112      	lsls	r2, r2, #4
 8002a0c:	b2d2      	uxtb	r2, r2
 8002a0e:	440b      	add	r3, r1
 8002a10:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a12:	e009      	b.n	8002a28 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	b2da      	uxtb	r2, r3
 8002a18:	4907      	ldr	r1, [pc, #28]	; (8002a38 <NVIC_SetPriority+0x50>)
 8002a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1e:	0112      	lsls	r2, r2, #4
 8002a20:	b2d2      	uxtb	r2, r2
 8002a22:	440b      	add	r3, r1
 8002a24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bc80      	pop	{r7}
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	e000ed00 	.word	0xe000ed00
 8002a38:	e000e100 	.word	0xe000e100

08002a3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b089      	sub	sp, #36	; 0x24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f003 0307 	and.w	r3, r3, #7
 8002a4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	f1c3 0307 	rsb	r3, r3, #7
 8002a56:	2b04      	cmp	r3, #4
 8002a58:	bf28      	it	cs
 8002a5a:	2304      	movcs	r3, #4
 8002a5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	3304      	adds	r3, #4
 8002a62:	2b06      	cmp	r3, #6
 8002a64:	d902      	bls.n	8002a6c <NVIC_EncodePriority+0x30>
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	3b03      	subs	r3, #3
 8002a6a:	e000      	b.n	8002a6e <NVIC_EncodePriority+0x32>
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a70:	f04f 32ff 	mov.w	r2, #4294967295
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7a:	43da      	mvns	r2, r3
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	401a      	ands	r2, r3
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a84:	f04f 31ff 	mov.w	r1, #4294967295
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8e:	43d9      	mvns	r1, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a94:	4313      	orrs	r3, r2
         );
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3724      	adds	r7, #36	; 0x24
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr

08002aa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ab0:	d301      	bcc.n	8002ab6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e00f      	b.n	8002ad6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ab6:	4a0a      	ldr	r2, [pc, #40]	; (8002ae0 <SysTick_Config+0x40>)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002abe:	210f      	movs	r1, #15
 8002ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac4:	f7ff ff90 	bl	80029e8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ac8:	4b05      	ldr	r3, [pc, #20]	; (8002ae0 <SysTick_Config+0x40>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ace:	4b04      	ldr	r3, [pc, #16]	; (8002ae0 <SysTick_Config+0x40>)
 8002ad0:	2207      	movs	r2, #7
 8002ad2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	e000e010 	.word	0xe000e010

08002ae4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f7ff ff31 	bl	8002954 <NVIC_SetPriorityGrouping>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b086      	sub	sp, #24
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	4603      	mov	r3, r0
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b0c:	f7ff ff46 	bl	800299c <NVIC_GetPriorityGrouping>
 8002b10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	68b9      	ldr	r1, [r7, #8]
 8002b16:	6978      	ldr	r0, [r7, #20]
 8002b18:	f7ff ff90 	bl	8002a3c <NVIC_EncodePriority>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b22:	4611      	mov	r1, r2
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff ff5f 	bl	80029e8 <NVIC_SetPriority>
}
 8002b2a:	bf00      	nop
 8002b2c:	3718      	adds	r7, #24
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b082      	sub	sp, #8
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	4603      	mov	r3, r0
 8002b3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff ff39 	bl	80029b8 <NVIC_EnableIRQ>
}
 8002b46:	bf00      	nop
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b082      	sub	sp, #8
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f7ff ffa2 	bl	8002aa0 <SysTick_Config>
 8002b5c:	4603      	mov	r3, r0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
	...

08002b68 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d106      	bne.n	8002b84 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002b76:	4b09      	ldr	r3, [pc, #36]	; (8002b9c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a08      	ldr	r2, [pc, #32]	; (8002b9c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002b7c:	f043 0304 	orr.w	r3, r3, #4
 8002b80:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8002b82:	e005      	b.n	8002b90 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002b84:	4b05      	ldr	r3, [pc, #20]	; (8002b9c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a04      	ldr	r2, [pc, #16]	; (8002b9c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002b8a:	f023 0304 	bic.w	r3, r3, #4
 8002b8e:	6013      	str	r3, [r2, #0]
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bc80      	pop	{r7}
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	e000e010 	.word	0xe000e010

08002ba0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002ba4:	f000 f802 	bl	8002bac <HAL_SYSTICK_Callback>
}
 8002ba8:	bf00      	nop
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002bb0:	bf00      	nop
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d101      	bne.n	8002bce <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e04f      	b.n	8002c6e <HAL_DMA_Init+0xb6>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	4b28      	ldr	r3, [pc, #160]	; (8002c78 <HAL_DMA_Init+0xc0>)
 8002bd6:	4413      	add	r3, r2
 8002bd8:	4a28      	ldr	r2, [pc, #160]	; (8002c7c <HAL_DMA_Init+0xc4>)
 8002bda:	fba2 2303 	umull	r2, r3, r2, r3
 8002bde:	091b      	lsrs	r3, r3, #4
 8002be0:	009a      	lsls	r2, r3, #2
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a25      	ldr	r2, [pc, #148]	; (8002c80 <HAL_DMA_Init+0xc8>)
 8002bea:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002c02:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002c06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002c10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002c30:	68fa      	ldr	r2, [r7, #12]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3714      	adds	r7, #20
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bc80      	pop	{r7}
 8002c76:	4770      	bx	lr
 8002c78:	bffdfff8 	.word	0xbffdfff8
 8002c7c:	cccccccd 	.word	0xcccccccd
 8002c80:	40020000 	.word	0x40020000

08002c84 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b086      	sub	sp, #24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
 8002c90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c92:	2300      	movs	r3, #0
 8002c94:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d101      	bne.n	8002ca4 <HAL_DMA_Start_IT+0x20>
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	e04a      	b.n	8002d3a <HAL_DMA_Start_IT+0xb6>
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d13a      	bne.n	8002d2c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2202      	movs	r2, #2
 8002cba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 0201 	bic.w	r2, r2, #1
 8002cd2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	68b9      	ldr	r1, [r7, #8]
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f000 f938 	bl	8002f50 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d008      	beq.n	8002cfa <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f042 020e 	orr.w	r2, r2, #14
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	e00f      	b.n	8002d1a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0204 	bic.w	r2, r2, #4
 8002d08:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f042 020a 	orr.w	r2, r2, #10
 8002d18:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f042 0201 	orr.w	r2, r2, #1
 8002d28:	601a      	str	r2, [r3, #0]
 8002d2a:	e005      	b.n	8002d38 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d34:	2302      	movs	r3, #2
 8002d36:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002d38:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3718      	adds	r7, #24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
	...

08002d44 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d60:	2204      	movs	r2, #4
 8002d62:	409a      	lsls	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	4013      	ands	r3, r2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d04f      	beq.n	8002e0c <HAL_DMA_IRQHandler+0xc8>
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	f003 0304 	and.w	r3, r3, #4
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d04a      	beq.n	8002e0c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0320 	and.w	r3, r3, #32
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d107      	bne.n	8002d94 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 0204 	bic.w	r2, r2, #4
 8002d92:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a66      	ldr	r2, [pc, #408]	; (8002f34 <HAL_DMA_IRQHandler+0x1f0>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d029      	beq.n	8002df2 <HAL_DMA_IRQHandler+0xae>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a65      	ldr	r2, [pc, #404]	; (8002f38 <HAL_DMA_IRQHandler+0x1f4>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d022      	beq.n	8002dee <HAL_DMA_IRQHandler+0xaa>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a63      	ldr	r2, [pc, #396]	; (8002f3c <HAL_DMA_IRQHandler+0x1f8>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d01a      	beq.n	8002de8 <HAL_DMA_IRQHandler+0xa4>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a62      	ldr	r2, [pc, #392]	; (8002f40 <HAL_DMA_IRQHandler+0x1fc>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d012      	beq.n	8002de2 <HAL_DMA_IRQHandler+0x9e>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a60      	ldr	r2, [pc, #384]	; (8002f44 <HAL_DMA_IRQHandler+0x200>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d00a      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x98>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a5f      	ldr	r2, [pc, #380]	; (8002f48 <HAL_DMA_IRQHandler+0x204>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d102      	bne.n	8002dd6 <HAL_DMA_IRQHandler+0x92>
 8002dd0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002dd4:	e00e      	b.n	8002df4 <HAL_DMA_IRQHandler+0xb0>
 8002dd6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002dda:	e00b      	b.n	8002df4 <HAL_DMA_IRQHandler+0xb0>
 8002ddc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002de0:	e008      	b.n	8002df4 <HAL_DMA_IRQHandler+0xb0>
 8002de2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002de6:	e005      	b.n	8002df4 <HAL_DMA_IRQHandler+0xb0>
 8002de8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dec:	e002      	b.n	8002df4 <HAL_DMA_IRQHandler+0xb0>
 8002dee:	2340      	movs	r3, #64	; 0x40
 8002df0:	e000      	b.n	8002df4 <HAL_DMA_IRQHandler+0xb0>
 8002df2:	2304      	movs	r3, #4
 8002df4:	4a55      	ldr	r2, [pc, #340]	; (8002f4c <HAL_DMA_IRQHandler+0x208>)
 8002df6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f000 8094 	beq.w	8002f2a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002e0a:	e08e      	b.n	8002f2a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e10:	2202      	movs	r2, #2
 8002e12:	409a      	lsls	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	4013      	ands	r3, r2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d056      	beq.n	8002eca <HAL_DMA_IRQHandler+0x186>
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	f003 0302 	and.w	r3, r3, #2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d051      	beq.n	8002eca <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0320 	and.w	r3, r3, #32
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10b      	bne.n	8002e4c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 020a 	bic.w	r2, r2, #10
 8002e42:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a38      	ldr	r2, [pc, #224]	; (8002f34 <HAL_DMA_IRQHandler+0x1f0>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d029      	beq.n	8002eaa <HAL_DMA_IRQHandler+0x166>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a37      	ldr	r2, [pc, #220]	; (8002f38 <HAL_DMA_IRQHandler+0x1f4>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d022      	beq.n	8002ea6 <HAL_DMA_IRQHandler+0x162>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a35      	ldr	r2, [pc, #212]	; (8002f3c <HAL_DMA_IRQHandler+0x1f8>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d01a      	beq.n	8002ea0 <HAL_DMA_IRQHandler+0x15c>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a34      	ldr	r2, [pc, #208]	; (8002f40 <HAL_DMA_IRQHandler+0x1fc>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d012      	beq.n	8002e9a <HAL_DMA_IRQHandler+0x156>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a32      	ldr	r2, [pc, #200]	; (8002f44 <HAL_DMA_IRQHandler+0x200>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d00a      	beq.n	8002e94 <HAL_DMA_IRQHandler+0x150>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a31      	ldr	r2, [pc, #196]	; (8002f48 <HAL_DMA_IRQHandler+0x204>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d102      	bne.n	8002e8e <HAL_DMA_IRQHandler+0x14a>
 8002e88:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002e8c:	e00e      	b.n	8002eac <HAL_DMA_IRQHandler+0x168>
 8002e8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e92:	e00b      	b.n	8002eac <HAL_DMA_IRQHandler+0x168>
 8002e94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e98:	e008      	b.n	8002eac <HAL_DMA_IRQHandler+0x168>
 8002e9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e9e:	e005      	b.n	8002eac <HAL_DMA_IRQHandler+0x168>
 8002ea0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ea4:	e002      	b.n	8002eac <HAL_DMA_IRQHandler+0x168>
 8002ea6:	2320      	movs	r3, #32
 8002ea8:	e000      	b.n	8002eac <HAL_DMA_IRQHandler+0x168>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	4a27      	ldr	r2, [pc, #156]	; (8002f4c <HAL_DMA_IRQHandler+0x208>)
 8002eae:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d034      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002ec8:	e02f      	b.n	8002f2a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	2208      	movs	r2, #8
 8002ed0:	409a      	lsls	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d028      	beq.n	8002f2c <HAL_DMA_IRQHandler+0x1e8>
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	f003 0308 	and.w	r3, r3, #8
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d023      	beq.n	8002f2c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f022 020e 	bic.w	r2, r2, #14
 8002ef2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002efc:	2101      	movs	r1, #1
 8002efe:	fa01 f202 	lsl.w	r2, r1, r2
 8002f02:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d004      	beq.n	8002f2c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	4798      	blx	r3
    }
  }
  return;
 8002f2a:	bf00      	nop
 8002f2c:	bf00      	nop
}
 8002f2e:	3710      	adds	r7, #16
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40020008 	.word	0x40020008
 8002f38:	4002001c 	.word	0x4002001c
 8002f3c:	40020030 	.word	0x40020030
 8002f40:	40020044 	.word	0x40020044
 8002f44:	40020058 	.word	0x40020058
 8002f48:	4002006c 	.word	0x4002006c
 8002f4c:	40020000 	.word	0x40020000

08002f50 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
 8002f5c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f66:	2101      	movs	r1, #1
 8002f68:	fa01 f202 	lsl.w	r2, r1, r2
 8002f6c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	683a      	ldr	r2, [r7, #0]
 8002f74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	2b10      	cmp	r3, #16
 8002f7c:	d108      	bne.n	8002f90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	68ba      	ldr	r2, [r7, #8]
 8002f8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f8e:	e007      	b.n	8002fa0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68ba      	ldr	r2, [r7, #8]
 8002f96:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	60da      	str	r2, [r3, #12]
}
 8002fa0:	bf00      	nop
 8002fa2:	3714      	adds	r7, #20
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bc80      	pop	{r7}
 8002fa8:	4770      	bx	lr
	...

08002fac <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fae:	b087      	sub	sp, #28
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002fc6:	4b2f      	ldr	r3, [pc, #188]	; (8003084 <HAL_FLASH_Program+0xd8>)
 8002fc8:	7e1b      	ldrb	r3, [r3, #24]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d101      	bne.n	8002fd2 <HAL_FLASH_Program+0x26>
 8002fce:	2302      	movs	r3, #2
 8002fd0:	e054      	b.n	800307c <HAL_FLASH_Program+0xd0>
 8002fd2:	4b2c      	ldr	r3, [pc, #176]	; (8003084 <HAL_FLASH_Program+0xd8>)
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002fd8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002fdc:	f000 f8a8 	bl	8003130 <FLASH_WaitForLastOperation>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002fe4:	7dfb      	ldrb	r3, [r7, #23]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d144      	bne.n	8003074 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d102      	bne.n	8002ff6 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	757b      	strb	r3, [r7, #21]
 8002ff4:	e007      	b.n	8003006 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d102      	bne.n	8003002 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	757b      	strb	r3, [r7, #21]
 8003000:	e001      	b.n	8003006 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8003002:	2304      	movs	r3, #4
 8003004:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8003006:	2300      	movs	r3, #0
 8003008:	75bb      	strb	r3, [r7, #22]
 800300a:	e02d      	b.n	8003068 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800300c:	7dbb      	ldrb	r3, [r7, #22]
 800300e:	005a      	lsls	r2, r3, #1
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	eb02 0c03 	add.w	ip, r2, r3
 8003016:	7dbb      	ldrb	r3, [r7, #22]
 8003018:	0119      	lsls	r1, r3, #4
 800301a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800301e:	f1c1 0620 	rsb	r6, r1, #32
 8003022:	f1a1 0020 	sub.w	r0, r1, #32
 8003026:	fa22 f401 	lsr.w	r4, r2, r1
 800302a:	fa03 f606 	lsl.w	r6, r3, r6
 800302e:	4334      	orrs	r4, r6
 8003030:	fa23 f000 	lsr.w	r0, r3, r0
 8003034:	4304      	orrs	r4, r0
 8003036:	fa23 f501 	lsr.w	r5, r3, r1
 800303a:	b2a3      	uxth	r3, r4
 800303c:	4619      	mov	r1, r3
 800303e:	4660      	mov	r0, ip
 8003040:	f000 f85a 	bl	80030f8 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003044:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003048:	f000 f872 	bl	8003130 <FLASH_WaitForLastOperation>
 800304c:	4603      	mov	r3, r0
 800304e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003050:	4b0d      	ldr	r3, [pc, #52]	; (8003088 <HAL_FLASH_Program+0xdc>)
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	4a0c      	ldr	r2, [pc, #48]	; (8003088 <HAL_FLASH_Program+0xdc>)
 8003056:	f023 0301 	bic.w	r3, r3, #1
 800305a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 800305c:	7dfb      	ldrb	r3, [r7, #23]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d107      	bne.n	8003072 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003062:	7dbb      	ldrb	r3, [r7, #22]
 8003064:	3301      	adds	r3, #1
 8003066:	75bb      	strb	r3, [r7, #22]
 8003068:	7dba      	ldrb	r2, [r7, #22]
 800306a:	7d7b      	ldrb	r3, [r7, #21]
 800306c:	429a      	cmp	r2, r3
 800306e:	d3cd      	bcc.n	800300c <HAL_FLASH_Program+0x60>
 8003070:	e000      	b.n	8003074 <HAL_FLASH_Program+0xc8>
      {
        break;
 8003072:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003074:	4b03      	ldr	r3, [pc, #12]	; (8003084 <HAL_FLASH_Program+0xd8>)
 8003076:	2200      	movs	r2, #0
 8003078:	761a      	strb	r2, [r3, #24]

  return status;
 800307a:	7dfb      	ldrb	r3, [r7, #23]
}
 800307c:	4618      	mov	r0, r3
 800307e:	371c      	adds	r7, #28
 8003080:	46bd      	mov	sp, r7
 8003082:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003084:	20000060 	.word	0x20000060
 8003088:	40022000 	.word	0x40022000

0800308c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  if (HAL_IS_BIT_SET(FLASH->CR, FLASH_CR_LOCK))
 8003090:	4b09      	ldr	r3, [pc, #36]	; (80030b8 <HAL_FLASH_Unlock+0x2c>)
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003098:	2b00      	cmp	r3, #0
 800309a:	d007      	beq.n	80030ac <HAL_FLASH_Unlock+0x20>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800309c:	4b06      	ldr	r3, [pc, #24]	; (80030b8 <HAL_FLASH_Unlock+0x2c>)
 800309e:	4a07      	ldr	r2, [pc, #28]	; (80030bc <HAL_FLASH_Unlock+0x30>)
 80030a0:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80030a2:	4b05      	ldr	r3, [pc, #20]	; (80030b8 <HAL_FLASH_Unlock+0x2c>)
 80030a4:	4a06      	ldr	r2, [pc, #24]	; (80030c0 <HAL_FLASH_Unlock+0x34>)
 80030a6:	605a      	str	r2, [r3, #4]
  {
    return HAL_ERROR;
  }
  
#endif /* FLASH_BANK2_END */
  return HAL_OK; 
 80030a8:	2300      	movs	r3, #0
 80030aa:	e000      	b.n	80030ae <HAL_FLASH_Unlock+0x22>
    return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bc80      	pop	{r7}
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	40022000 	.word	0x40022000
 80030bc:	45670123 	.word	0x45670123
 80030c0:	cdef89ab 	.word	0xcdef89ab

080030c4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80030c8:	4b05      	ldr	r3, [pc, #20]	; (80030e0 <HAL_FLASH_Lock+0x1c>)
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	4a04      	ldr	r2, [pc, #16]	; (80030e0 <HAL_FLASH_Lock+0x1c>)
 80030ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030d2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	46bd      	mov	sp, r7
 80030da:	bc80      	pop	{r7}
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	40022000 	.word	0x40022000

080030e4 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80030e8:	4b02      	ldr	r3, [pc, #8]	; (80030f4 <HAL_FLASH_GetError+0x10>)
 80030ea:	69db      	ldr	r3, [r3, #28]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	20000060 	.word	0x20000060

080030f8 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003104:	4b08      	ldr	r3, [pc, #32]	; (8003128 <FLASH_Program_HalfWord+0x30>)
 8003106:	2200      	movs	r2, #0
 8003108:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800310a:	4b08      	ldr	r3, [pc, #32]	; (800312c <FLASH_Program_HalfWord+0x34>)
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	4a07      	ldr	r2, [pc, #28]	; (800312c <FLASH_Program_HalfWord+0x34>)
 8003110:	f043 0301 	orr.w	r3, r3, #1
 8003114:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	887a      	ldrh	r2, [r7, #2]
 800311a:	801a      	strh	r2, [r3, #0]
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	20000060 	.word	0x20000060
 800312c:	40022000 	.word	0x40022000

08003130 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003138:	f7fe f8ca 	bl	80012d0 <HAL_GetTick>
 800313c:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800313e:	e010      	b.n	8003162 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003146:	d00c      	beq.n	8003162 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d007      	beq.n	800315e <FLASH_WaitForLastOperation+0x2e>
 800314e:	f7fe f8bf 	bl	80012d0 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	429a      	cmp	r2, r3
 800315c:	d201      	bcs.n	8003162 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e025      	b.n	80031ae <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003162:	4b15      	ldr	r3, [pc, #84]	; (80031b8 <FLASH_WaitForLastOperation+0x88>)
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1e8      	bne.n	8003140 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800316e:	4b12      	ldr	r3, [pc, #72]	; (80031b8 <FLASH_WaitForLastOperation+0x88>)
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	f003 0320 	and.w	r3, r3, #32
 8003176:	2b00      	cmp	r3, #0
 8003178:	d002      	beq.n	8003180 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800317a:	4b0f      	ldr	r3, [pc, #60]	; (80031b8 <FLASH_WaitForLastOperation+0x88>)
 800317c:	2220      	movs	r2, #32
 800317e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003180:	4b0d      	ldr	r3, [pc, #52]	; (80031b8 <FLASH_WaitForLastOperation+0x88>)
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	f003 0310 	and.w	r3, r3, #16
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10b      	bne.n	80031a4 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800318c:	4b0a      	ldr	r3, [pc, #40]	; (80031b8 <FLASH_WaitForLastOperation+0x88>)
 800318e:	69db      	ldr	r3, [r3, #28]
 8003190:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003194:	2b00      	cmp	r3, #0
 8003196:	d105      	bne.n	80031a4 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003198:	4b07      	ldr	r3, [pc, #28]	; (80031b8 <FLASH_WaitForLastOperation+0x88>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d003      	beq.n	80031ac <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80031a4:	f000 f80a 	bl	80031bc <FLASH_SetErrorCode>
    return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e000      	b.n	80031ae <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40022000 	.word	0x40022000

080031bc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80031c6:	4b23      	ldr	r3, [pc, #140]	; (8003254 <FLASH_SetErrorCode+0x98>)
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f003 0310 	and.w	r3, r3, #16
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d009      	beq.n	80031e6 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80031d2:	4b21      	ldr	r3, [pc, #132]	; (8003258 <FLASH_SetErrorCode+0x9c>)
 80031d4:	69db      	ldr	r3, [r3, #28]
 80031d6:	f043 0302 	orr.w	r3, r3, #2
 80031da:	4a1f      	ldr	r2, [pc, #124]	; (8003258 <FLASH_SetErrorCode+0x9c>)
 80031dc:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f043 0310 	orr.w	r3, r3, #16
 80031e4:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80031e6:	4b1b      	ldr	r3, [pc, #108]	; (8003254 <FLASH_SetErrorCode+0x98>)
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	f003 0304 	and.w	r3, r3, #4
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d009      	beq.n	8003206 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80031f2:	4b19      	ldr	r3, [pc, #100]	; (8003258 <FLASH_SetErrorCode+0x9c>)
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	f043 0301 	orr.w	r3, r3, #1
 80031fa:	4a17      	ldr	r2, [pc, #92]	; (8003258 <FLASH_SetErrorCode+0x9c>)
 80031fc:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f043 0304 	orr.w	r3, r3, #4
 8003204:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003206:	4b13      	ldr	r3, [pc, #76]	; (8003254 <FLASH_SetErrorCode+0x98>)
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00b      	beq.n	800322a <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003212:	4b11      	ldr	r3, [pc, #68]	; (8003258 <FLASH_SetErrorCode+0x9c>)
 8003214:	69db      	ldr	r3, [r3, #28]
 8003216:	f043 0304 	orr.w	r3, r3, #4
 800321a:	4a0f      	ldr	r2, [pc, #60]	; (8003258 <FLASH_SetErrorCode+0x9c>)
 800321c:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800321e:	4b0d      	ldr	r3, [pc, #52]	; (8003254 <FLASH_SetErrorCode+0x98>)
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	4a0c      	ldr	r2, [pc, #48]	; (8003254 <FLASH_SetErrorCode+0x98>)
 8003224:	f023 0301 	bic.w	r3, r3, #1
 8003228:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f240 1201 	movw	r2, #257	; 0x101
 8003230:	4293      	cmp	r3, r2
 8003232:	d106      	bne.n	8003242 <FLASH_SetErrorCode+0x86>
 8003234:	4b07      	ldr	r3, [pc, #28]	; (8003254 <FLASH_SetErrorCode+0x98>)
 8003236:	69db      	ldr	r3, [r3, #28]
 8003238:	4a06      	ldr	r2, [pc, #24]	; (8003254 <FLASH_SetErrorCode+0x98>)
 800323a:	f023 0301 	bic.w	r3, r3, #1
 800323e:	61d3      	str	r3, [r2, #28]
}  
 8003240:	e002      	b.n	8003248 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003242:	4a04      	ldr	r2, [pc, #16]	; (8003254 <FLASH_SetErrorCode+0x98>)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	60d3      	str	r3, [r2, #12]
}  
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	bc80      	pop	{r7}
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	40022000 	.word	0x40022000
 8003258:	20000060 	.word	0x20000060

0800325c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800326a:	2300      	movs	r3, #0
 800326c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800326e:	4b2f      	ldr	r3, [pc, #188]	; (800332c <HAL_FLASHEx_Erase+0xd0>)
 8003270:	7e1b      	ldrb	r3, [r3, #24]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d101      	bne.n	800327a <HAL_FLASHEx_Erase+0x1e>
 8003276:	2302      	movs	r3, #2
 8003278:	e053      	b.n	8003322 <HAL_FLASHEx_Erase+0xc6>
 800327a:	4b2c      	ldr	r3, [pc, #176]	; (800332c <HAL_FLASHEx_Erase+0xd0>)
 800327c:	2201      	movs	r2, #1
 800327e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2b02      	cmp	r3, #2
 8003286:	d116      	bne.n	80032b6 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003288:	f24c 3050 	movw	r0, #50000	; 0xc350
 800328c:	f7ff ff50 	bl	8003130 <FLASH_WaitForLastOperation>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d141      	bne.n	800331a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003296:	2001      	movs	r0, #1
 8003298:	f000 f84c 	bl	8003334 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800329c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80032a0:	f7ff ff46 	bl	8003130 <FLASH_WaitForLastOperation>
 80032a4:	4603      	mov	r3, r0
 80032a6:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80032a8:	4b21      	ldr	r3, [pc, #132]	; (8003330 <HAL_FLASHEx_Erase+0xd4>)
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	4a20      	ldr	r2, [pc, #128]	; (8003330 <HAL_FLASHEx_Erase+0xd4>)
 80032ae:	f023 0304 	bic.w	r3, r3, #4
 80032b2:	6113      	str	r3, [r2, #16]
 80032b4:	e031      	b.n	800331a <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80032b6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80032ba:	f7ff ff39 	bl	8003130 <FLASH_WaitForLastOperation>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d12a      	bne.n	800331a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	f04f 32ff 	mov.w	r2, #4294967295
 80032ca:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	60bb      	str	r3, [r7, #8]
 80032d2:	e019      	b.n	8003308 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80032d4:	68b8      	ldr	r0, [r7, #8]
 80032d6:	f000 f849 	bl	800336c <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80032da:	f24c 3050 	movw	r0, #50000	; 0xc350
 80032de:	f7ff ff27 	bl	8003130 <FLASH_WaitForLastOperation>
 80032e2:	4603      	mov	r3, r0
 80032e4:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80032e6:	4b12      	ldr	r3, [pc, #72]	; (8003330 <HAL_FLASHEx_Erase+0xd4>)
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	4a11      	ldr	r2, [pc, #68]	; (8003330 <HAL_FLASHEx_Erase+0xd4>)
 80032ec:	f023 0302 	bic.w	r3, r3, #2
 80032f0:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80032f2:	7bfb      	ldrb	r3, [r7, #15]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d003      	beq.n	8003300 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	68ba      	ldr	r2, [r7, #8]
 80032fc:	601a      	str	r2, [r3, #0]
            break;
 80032fe:	e00c      	b.n	800331a <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003306:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	029a      	lsls	r2, r3, #10
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	4413      	add	r3, r2
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	429a      	cmp	r2, r3
 8003318:	d3dc      	bcc.n	80032d4 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800331a:	4b04      	ldr	r3, [pc, #16]	; (800332c <HAL_FLASHEx_Erase+0xd0>)
 800331c:	2200      	movs	r2, #0
 800331e:	761a      	strb	r2, [r3, #24]

  return status;
 8003320:	7bfb      	ldrb	r3, [r7, #15]
}
 8003322:	4618      	mov	r0, r3
 8003324:	3710      	adds	r7, #16
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	20000060 	.word	0x20000060
 8003330:	40022000 	.word	0x40022000

08003334 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800333c:	4b09      	ldr	r3, [pc, #36]	; (8003364 <FLASH_MassErase+0x30>)
 800333e:	2200      	movs	r2, #0
 8003340:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003342:	4b09      	ldr	r3, [pc, #36]	; (8003368 <FLASH_MassErase+0x34>)
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	4a08      	ldr	r2, [pc, #32]	; (8003368 <FLASH_MassErase+0x34>)
 8003348:	f043 0304 	orr.w	r3, r3, #4
 800334c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800334e:	4b06      	ldr	r3, [pc, #24]	; (8003368 <FLASH_MassErase+0x34>)
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	4a05      	ldr	r2, [pc, #20]	; (8003368 <FLASH_MassErase+0x34>)
 8003354:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003358:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800335a:	bf00      	nop
 800335c:	370c      	adds	r7, #12
 800335e:	46bd      	mov	sp, r7
 8003360:	bc80      	pop	{r7}
 8003362:	4770      	bx	lr
 8003364:	20000060 	.word	0x20000060
 8003368:	40022000 	.word	0x40022000

0800336c <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003374:	4b0b      	ldr	r3, [pc, #44]	; (80033a4 <FLASH_PageErase+0x38>)
 8003376:	2200      	movs	r2, #0
 8003378:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800337a:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <FLASH_PageErase+0x3c>)
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	4a0a      	ldr	r2, [pc, #40]	; (80033a8 <FLASH_PageErase+0x3c>)
 8003380:	f043 0302 	orr.w	r3, r3, #2
 8003384:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003386:	4a08      	ldr	r2, [pc, #32]	; (80033a8 <FLASH_PageErase+0x3c>)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800338c:	4b06      	ldr	r3, [pc, #24]	; (80033a8 <FLASH_PageErase+0x3c>)
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	4a05      	ldr	r2, [pc, #20]	; (80033a8 <FLASH_PageErase+0x3c>)
 8003392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003396:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003398:	bf00      	nop
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	bc80      	pop	{r7}
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	20000060 	.word	0x20000060
 80033a8:	40022000 	.word	0x40022000

080033ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b08b      	sub	sp, #44	; 0x2c
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033b6:	2300      	movs	r3, #0
 80033b8:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80033be:	2300      	movs	r3, #0
 80033c0:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80033c2:	2300      	movs	r3, #0
 80033c4:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80033c6:	2300      	movs	r3, #0
 80033c8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80033ca:	2300      	movs	r3, #0
 80033cc:	627b      	str	r3, [r7, #36]	; 0x24
 80033ce:	e169      	b.n	80036a4 <HAL_GPIO_Init+0x2f8>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80033d0:	2201      	movs	r2, #1
 80033d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	69fa      	ldr	r2, [r7, #28]
 80033e0:	4013      	ands	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	f040 8158 	bne.w	800369e <HAL_GPIO_Init+0x2f2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	4a9a      	ldr	r2, [pc, #616]	; (800365c <HAL_GPIO_Init+0x2b0>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d05e      	beq.n	80034b6 <HAL_GPIO_Init+0x10a>
 80033f8:	4a98      	ldr	r2, [pc, #608]	; (800365c <HAL_GPIO_Init+0x2b0>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d875      	bhi.n	80034ea <HAL_GPIO_Init+0x13e>
 80033fe:	4a98      	ldr	r2, [pc, #608]	; (8003660 <HAL_GPIO_Init+0x2b4>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d058      	beq.n	80034b6 <HAL_GPIO_Init+0x10a>
 8003404:	4a96      	ldr	r2, [pc, #600]	; (8003660 <HAL_GPIO_Init+0x2b4>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d86f      	bhi.n	80034ea <HAL_GPIO_Init+0x13e>
 800340a:	4a96      	ldr	r2, [pc, #600]	; (8003664 <HAL_GPIO_Init+0x2b8>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d052      	beq.n	80034b6 <HAL_GPIO_Init+0x10a>
 8003410:	4a94      	ldr	r2, [pc, #592]	; (8003664 <HAL_GPIO_Init+0x2b8>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d869      	bhi.n	80034ea <HAL_GPIO_Init+0x13e>
 8003416:	4a94      	ldr	r2, [pc, #592]	; (8003668 <HAL_GPIO_Init+0x2bc>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d04c      	beq.n	80034b6 <HAL_GPIO_Init+0x10a>
 800341c:	4a92      	ldr	r2, [pc, #584]	; (8003668 <HAL_GPIO_Init+0x2bc>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d863      	bhi.n	80034ea <HAL_GPIO_Init+0x13e>
 8003422:	4a92      	ldr	r2, [pc, #584]	; (800366c <HAL_GPIO_Init+0x2c0>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d046      	beq.n	80034b6 <HAL_GPIO_Init+0x10a>
 8003428:	4a90      	ldr	r2, [pc, #576]	; (800366c <HAL_GPIO_Init+0x2c0>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d85d      	bhi.n	80034ea <HAL_GPIO_Init+0x13e>
 800342e:	2b12      	cmp	r3, #18
 8003430:	d82a      	bhi.n	8003488 <HAL_GPIO_Init+0xdc>
 8003432:	2b12      	cmp	r3, #18
 8003434:	d859      	bhi.n	80034ea <HAL_GPIO_Init+0x13e>
 8003436:	a201      	add	r2, pc, #4	; (adr r2, 800343c <HAL_GPIO_Init+0x90>)
 8003438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343c:	080034b7 	.word	0x080034b7
 8003440:	08003491 	.word	0x08003491
 8003444:	080034a3 	.word	0x080034a3
 8003448:	080034e5 	.word	0x080034e5
 800344c:	080034eb 	.word	0x080034eb
 8003450:	080034eb 	.word	0x080034eb
 8003454:	080034eb 	.word	0x080034eb
 8003458:	080034eb 	.word	0x080034eb
 800345c:	080034eb 	.word	0x080034eb
 8003460:	080034eb 	.word	0x080034eb
 8003464:	080034eb 	.word	0x080034eb
 8003468:	080034eb 	.word	0x080034eb
 800346c:	080034eb 	.word	0x080034eb
 8003470:	080034eb 	.word	0x080034eb
 8003474:	080034eb 	.word	0x080034eb
 8003478:	080034eb 	.word	0x080034eb
 800347c:	080034eb 	.word	0x080034eb
 8003480:	08003499 	.word	0x08003499
 8003484:	080034ad 	.word	0x080034ad
 8003488:	4a79      	ldr	r2, [pc, #484]	; (8003670 <HAL_GPIO_Init+0x2c4>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d013      	beq.n	80034b6 <HAL_GPIO_Init+0x10a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 800348e:	e02c      	b.n	80034ea <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	623b      	str	r3, [r7, #32]
          break;
 8003496:	e029      	b.n	80034ec <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	3304      	adds	r3, #4
 800349e:	623b      	str	r3, [r7, #32]
          break;
 80034a0:	e024      	b.n	80034ec <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	3308      	adds	r3, #8
 80034a8:	623b      	str	r3, [r7, #32]
          break;
 80034aa:	e01f      	b.n	80034ec <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	330c      	adds	r3, #12
 80034b2:	623b      	str	r3, [r7, #32]
          break;
 80034b4:	e01a      	b.n	80034ec <HAL_GPIO_Init+0x140>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d102      	bne.n	80034c4 <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80034be:	2304      	movs	r3, #4
 80034c0:	623b      	str	r3, [r7, #32]
          break; 
 80034c2:	e013      	b.n	80034ec <HAL_GPIO_Init+0x140>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d105      	bne.n	80034d8 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034cc:	2308      	movs	r3, #8
 80034ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	69fa      	ldr	r2, [r7, #28]
 80034d4:	611a      	str	r2, [r3, #16]
          break; 
 80034d6:	e009      	b.n	80034ec <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034d8:	2308      	movs	r3, #8
 80034da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	69fa      	ldr	r2, [r7, #28]
 80034e0:	615a      	str	r2, [r3, #20]
          break; 
 80034e2:	e003      	b.n	80034ec <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80034e4:	2300      	movs	r3, #0
 80034e6:	623b      	str	r3, [r7, #32]
          break;
 80034e8:	e000      	b.n	80034ec <HAL_GPIO_Init+0x140>
          break;
 80034ea:	bf00      	nop
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	2bff      	cmp	r3, #255	; 0xff
 80034f0:	d801      	bhi.n	80034f6 <HAL_GPIO_Init+0x14a>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	e001      	b.n	80034fa <HAL_GPIO_Init+0x14e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	3304      	adds	r3, #4
 80034fa:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	2bff      	cmp	r3, #255	; 0xff
 8003500:	d802      	bhi.n	8003508 <HAL_GPIO_Init+0x15c>
 8003502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	e002      	b.n	800350e <HAL_GPIO_Init+0x162>
 8003508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350a:	3b08      	subs	r3, #8
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	210f      	movs	r1, #15
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	fa01 f303 	lsl.w	r3, r1, r3
 800351c:	43db      	mvns	r3, r3
 800351e:	401a      	ands	r2, r3
 8003520:	6a39      	ldr	r1, [r7, #32]
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	fa01 f303 	lsl.w	r3, r1, r3
 8003528:	431a      	orrs	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	f000 80b1 	beq.w	800369e <HAL_GPIO_Init+0x2f2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800353c:	4b4d      	ldr	r3, [pc, #308]	; (8003674 <HAL_GPIO_Init+0x2c8>)
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	4a4c      	ldr	r2, [pc, #304]	; (8003674 <HAL_GPIO_Init+0x2c8>)
 8003542:	f043 0301 	orr.w	r3, r3, #1
 8003546:	6193      	str	r3, [r2, #24]
 8003548:	4b4a      	ldr	r3, [pc, #296]	; (8003674 <HAL_GPIO_Init+0x2c8>)
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	f003 0301 	and.w	r3, r3, #1
 8003550:	60bb      	str	r3, [r7, #8]
 8003552:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8003554:	4a48      	ldr	r2, [pc, #288]	; (8003678 <HAL_GPIO_Init+0x2cc>)
 8003556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003558:	089b      	lsrs	r3, r3, #2
 800355a:	3302      	adds	r3, #2
 800355c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003560:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003564:	f003 0303 	and.w	r3, r3, #3
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	220f      	movs	r2, #15
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	43db      	mvns	r3, r3
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	4013      	ands	r3, r2
 8003576:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4a40      	ldr	r2, [pc, #256]	; (800367c <HAL_GPIO_Init+0x2d0>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d013      	beq.n	80035a8 <HAL_GPIO_Init+0x1fc>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a3f      	ldr	r2, [pc, #252]	; (8003680 <HAL_GPIO_Init+0x2d4>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d00d      	beq.n	80035a4 <HAL_GPIO_Init+0x1f8>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a3e      	ldr	r2, [pc, #248]	; (8003684 <HAL_GPIO_Init+0x2d8>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d007      	beq.n	80035a0 <HAL_GPIO_Init+0x1f4>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a3d      	ldr	r2, [pc, #244]	; (8003688 <HAL_GPIO_Init+0x2dc>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d101      	bne.n	800359c <HAL_GPIO_Init+0x1f0>
 8003598:	2303      	movs	r3, #3
 800359a:	e006      	b.n	80035aa <HAL_GPIO_Init+0x1fe>
 800359c:	2304      	movs	r3, #4
 800359e:	e004      	b.n	80035aa <HAL_GPIO_Init+0x1fe>
 80035a0:	2302      	movs	r3, #2
 80035a2:	e002      	b.n	80035aa <HAL_GPIO_Init+0x1fe>
 80035a4:	2301      	movs	r3, #1
 80035a6:	e000      	b.n	80035aa <HAL_GPIO_Init+0x1fe>
 80035a8:	2300      	movs	r3, #0
 80035aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ac:	f002 0203 	and.w	r2, r2, #3
 80035b0:	0092      	lsls	r2, r2, #2
 80035b2:	4093      	lsls	r3, r2
 80035b4:	697a      	ldr	r2, [r7, #20]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80035ba:	492f      	ldr	r1, [pc, #188]	; (8003678 <HAL_GPIO_Init+0x2cc>)
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	089b      	lsrs	r3, r3, #2
 80035c0:	3302      	adds	r3, #2
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d006      	beq.n	80035e2 <HAL_GPIO_Init+0x236>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 80035d4:	4b2d      	ldr	r3, [pc, #180]	; (800368c <HAL_GPIO_Init+0x2e0>)
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	492c      	ldr	r1, [pc, #176]	; (800368c <HAL_GPIO_Init+0x2e0>)
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	4313      	orrs	r3, r2
 80035de:	600b      	str	r3, [r1, #0]
 80035e0:	e006      	b.n	80035f0 <HAL_GPIO_Init+0x244>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 80035e2:	4b2a      	ldr	r3, [pc, #168]	; (800368c <HAL_GPIO_Init+0x2e0>)
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	43db      	mvns	r3, r3
 80035ea:	4928      	ldr	r1, [pc, #160]	; (800368c <HAL_GPIO_Init+0x2e0>)
 80035ec:	4013      	ands	r3, r2
 80035ee:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d006      	beq.n	800360a <HAL_GPIO_Init+0x25e>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80035fc:	4b23      	ldr	r3, [pc, #140]	; (800368c <HAL_GPIO_Init+0x2e0>)
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	4922      	ldr	r1, [pc, #136]	; (800368c <HAL_GPIO_Init+0x2e0>)
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	4313      	orrs	r3, r2
 8003606:	604b      	str	r3, [r1, #4]
 8003608:	e006      	b.n	8003618 <HAL_GPIO_Init+0x26c>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 800360a:	4b20      	ldr	r3, [pc, #128]	; (800368c <HAL_GPIO_Init+0x2e0>)
 800360c:	685a      	ldr	r2, [r3, #4]
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	43db      	mvns	r3, r3
 8003612:	491e      	ldr	r1, [pc, #120]	; (800368c <HAL_GPIO_Init+0x2e0>)
 8003614:	4013      	ands	r3, r2
 8003616:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d006      	beq.n	8003632 <HAL_GPIO_Init+0x286>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8003624:	4b19      	ldr	r3, [pc, #100]	; (800368c <HAL_GPIO_Init+0x2e0>)
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	4918      	ldr	r1, [pc, #96]	; (800368c <HAL_GPIO_Init+0x2e0>)
 800362a:	69bb      	ldr	r3, [r7, #24]
 800362c:	4313      	orrs	r3, r2
 800362e:	608b      	str	r3, [r1, #8]
 8003630:	e006      	b.n	8003640 <HAL_GPIO_Init+0x294>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8003632:	4b16      	ldr	r3, [pc, #88]	; (800368c <HAL_GPIO_Init+0x2e0>)
 8003634:	689a      	ldr	r2, [r3, #8]
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	43db      	mvns	r3, r3
 800363a:	4914      	ldr	r1, [pc, #80]	; (800368c <HAL_GPIO_Init+0x2e0>)
 800363c:	4013      	ands	r3, r2
 800363e:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d021      	beq.n	8003690 <HAL_GPIO_Init+0x2e4>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 800364c:	4b0f      	ldr	r3, [pc, #60]	; (800368c <HAL_GPIO_Init+0x2e0>)
 800364e:	68da      	ldr	r2, [r3, #12]
 8003650:	490e      	ldr	r1, [pc, #56]	; (800368c <HAL_GPIO_Init+0x2e0>)
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	4313      	orrs	r3, r2
 8003656:	60cb      	str	r3, [r1, #12]
 8003658:	e021      	b.n	800369e <HAL_GPIO_Init+0x2f2>
 800365a:	bf00      	nop
 800365c:	10320000 	.word	0x10320000
 8003660:	10310000 	.word	0x10310000
 8003664:	10220000 	.word	0x10220000
 8003668:	10210000 	.word	0x10210000
 800366c:	10120000 	.word	0x10120000
 8003670:	10110000 	.word	0x10110000
 8003674:	40021000 	.word	0x40021000
 8003678:	40010000 	.word	0x40010000
 800367c:	40010800 	.word	0x40010800
 8003680:	40010c00 	.word	0x40010c00
 8003684:	40011000 	.word	0x40011000
 8003688:	40011400 	.word	0x40011400
 800368c:	40010400 	.word	0x40010400
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8003690:	4b09      	ldr	r3, [pc, #36]	; (80036b8 <HAL_GPIO_Init+0x30c>)
 8003692:	68da      	ldr	r2, [r3, #12]
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	43db      	mvns	r3, r3
 8003698:	4907      	ldr	r1, [pc, #28]	; (80036b8 <HAL_GPIO_Init+0x30c>)
 800369a:	4013      	ands	r3, r2
 800369c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800369e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a0:	3301      	adds	r3, #1
 80036a2:	627b      	str	r3, [r7, #36]	; 0x24
 80036a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a6:	2b0f      	cmp	r3, #15
 80036a8:	f67f ae92 	bls.w	80033d0 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 80036ac:	bf00      	nop
 80036ae:	bf00      	nop
 80036b0:	372c      	adds	r7, #44	; 0x2c
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bc80      	pop	{r7}
 80036b6:	4770      	bx	lr
 80036b8:	40010400 	.word	0x40010400

080036bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	460b      	mov	r3, r1
 80036c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	887b      	ldrh	r3, [r7, #2]
 80036ce:	4013      	ands	r3, r2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d002      	beq.n	80036da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80036d4:	2301      	movs	r3, #1
 80036d6:	73fb      	strb	r3, [r7, #15]
 80036d8:	e001      	b.n	80036de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80036da:	2300      	movs	r3, #0
 80036dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80036de:	7bfb      	ldrb	r3, [r7, #15]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bc80      	pop	{r7}
 80036e8:	4770      	bx	lr

080036ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_BIT_RESET: to clear the port pin
  *            @arg GPIO_BIT_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036ea:	b480      	push	{r7}
 80036ec:	b083      	sub	sp, #12
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
 80036f2:	460b      	mov	r3, r1
 80036f4:	807b      	strh	r3, [r7, #2]
 80036f6:	4613      	mov	r3, r2
 80036f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036fa:	787b      	ldrb	r3, [r7, #1]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d003      	beq.n	8003708 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003700:	887a      	ldrh	r2, [r7, #2]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003706:	e003      	b.n	8003710 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003708:	887b      	ldrh	r3, [r7, #2]
 800370a:	041a      	lsls	r2, r3, #16
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	611a      	str	r2, [r3, #16]
}
 8003710:	bf00      	nop
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	bc80      	pop	{r7}
 8003718:	4770      	bx	lr
	...

0800371c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	4603      	mov	r3, r0
 8003724:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003726:	4b08      	ldr	r3, [pc, #32]	; (8003748 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003728:	695a      	ldr	r2, [r3, #20]
 800372a:	88fb      	ldrh	r3, [r7, #6]
 800372c:	4013      	ands	r3, r2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d006      	beq.n	8003740 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003732:	4a05      	ldr	r2, [pc, #20]	; (8003748 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003734:	88fb      	ldrh	r3, [r7, #6]
 8003736:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003738:	88fb      	ldrh	r3, [r7, #6]
 800373a:	4618      	mov	r0, r3
 800373c:	f002 fd9c 	bl	8006278 <HAL_GPIO_EXTI_Callback>
  }
}
 8003740:	bf00      	nop
 8003742:	3708      	adds	r7, #8
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40010400 	.word	0x40010400

0800374c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8003754:	2300      	movs	r3, #0
 8003756:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	2b00      	cmp	r3, #0
 8003762:	f000 8087 	beq.w	8003874 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003766:	4b92      	ldr	r3, [pc, #584]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f003 030c 	and.w	r3, r3, #12
 800376e:	2b04      	cmp	r3, #4
 8003770:	d00c      	beq.n	800378c <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003772:	4b8f      	ldr	r3, [pc, #572]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f003 030c 	and.w	r3, r3, #12
 800377a:	2b08      	cmp	r3, #8
 800377c:	d112      	bne.n	80037a4 <HAL_RCC_OscConfig+0x58>
 800377e:	4b8c      	ldr	r3, [pc, #560]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003786:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800378a:	d10b      	bne.n	80037a4 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800378c:	4b88      	ldr	r3, [pc, #544]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d06c      	beq.n	8003872 <HAL_RCC_OscConfig+0x126>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d168      	bne.n	8003872 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e22d      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037ac:	d106      	bne.n	80037bc <HAL_RCC_OscConfig+0x70>
 80037ae:	4b80      	ldr	r3, [pc, #512]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a7f      	ldr	r2, [pc, #508]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80037b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037b8:	6013      	str	r3, [r2, #0]
 80037ba:	e02e      	b.n	800381a <HAL_RCC_OscConfig+0xce>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d10c      	bne.n	80037de <HAL_RCC_OscConfig+0x92>
 80037c4:	4b7a      	ldr	r3, [pc, #488]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a79      	ldr	r2, [pc, #484]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80037ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037ce:	6013      	str	r3, [r2, #0]
 80037d0:	4b77      	ldr	r3, [pc, #476]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a76      	ldr	r2, [pc, #472]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80037d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037da:	6013      	str	r3, [r2, #0]
 80037dc:	e01d      	b.n	800381a <HAL_RCC_OscConfig+0xce>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037e6:	d10c      	bne.n	8003802 <HAL_RCC_OscConfig+0xb6>
 80037e8:	4b71      	ldr	r3, [pc, #452]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a70      	ldr	r2, [pc, #448]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80037ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037f2:	6013      	str	r3, [r2, #0]
 80037f4:	4b6e      	ldr	r3, [pc, #440]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a6d      	ldr	r2, [pc, #436]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80037fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037fe:	6013      	str	r3, [r2, #0]
 8003800:	e00b      	b.n	800381a <HAL_RCC_OscConfig+0xce>
 8003802:	4b6b      	ldr	r3, [pc, #428]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a6a      	ldr	r2, [pc, #424]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 8003808:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800380c:	6013      	str	r3, [r2, #0]
 800380e:	4b68      	ldr	r3, [pc, #416]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a67      	ldr	r2, [pc, #412]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 8003814:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003818:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d013      	beq.n	800384a <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003822:	f7fd fd55 	bl	80012d0 <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800382a:	f7fd fd51 	bl	80012d0 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b64      	cmp	r3, #100	; 0x64
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e1e1      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800383c:	4b5c      	ldr	r3, [pc, #368]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d0f0      	beq.n	800382a <HAL_RCC_OscConfig+0xde>
 8003848:	e014      	b.n	8003874 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384a:	f7fd fd41 	bl	80012d0 <HAL_GetTick>
 800384e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003850:	e008      	b.n	8003864 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003852:	f7fd fd3d 	bl	80012d0 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	2b64      	cmp	r3, #100	; 0x64
 800385e:	d901      	bls.n	8003864 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e1cd      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003864:	4b52      	ldr	r3, [pc, #328]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1f0      	bne.n	8003852 <HAL_RCC_OscConfig+0x106>
 8003870:	e000      	b.n	8003874 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003872:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d063      	beq.n	8003948 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003880:	4b4b      	ldr	r3, [pc, #300]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 030c 	and.w	r3, r3, #12
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00b      	beq.n	80038a4 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800388c:	4b48      	ldr	r3, [pc, #288]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f003 030c 	and.w	r3, r3, #12
 8003894:	2b08      	cmp	r3, #8
 8003896:	d11c      	bne.n	80038d2 <HAL_RCC_OscConfig+0x186>
 8003898:	4b45      	ldr	r3, [pc, #276]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d116      	bne.n	80038d2 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038a4:	4b42      	ldr	r3, [pc, #264]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d005      	beq.n	80038bc <HAL_RCC_OscConfig+0x170>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d001      	beq.n	80038bc <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e1a1      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038bc:	4b3c      	ldr	r3, [pc, #240]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	695b      	ldr	r3, [r3, #20]
 80038c8:	00db      	lsls	r3, r3, #3
 80038ca:	4939      	ldr	r1, [pc, #228]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038d0:	e03a      	b.n	8003948 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d020      	beq.n	800391c <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038da:	4b36      	ldr	r3, [pc, #216]	; (80039b4 <HAL_RCC_OscConfig+0x268>)
 80038dc:	2201      	movs	r2, #1
 80038de:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e0:	f7fd fcf6 	bl	80012d0 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e6:	e008      	b.n	80038fa <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038e8:	f7fd fcf2 	bl	80012d0 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e182      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038fa:	4b2d      	ldr	r3, [pc, #180]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0f0      	beq.n	80038e8 <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003906:	4b2a      	ldr	r3, [pc, #168]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	4926      	ldr	r1, [pc, #152]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 8003916:	4313      	orrs	r3, r2
 8003918:	600b      	str	r3, [r1, #0]
 800391a:	e015      	b.n	8003948 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800391c:	4b25      	ldr	r3, [pc, #148]	; (80039b4 <HAL_RCC_OscConfig+0x268>)
 800391e:	2200      	movs	r2, #0
 8003920:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003922:	f7fd fcd5 	bl	80012d0 <HAL_GetTick>
 8003926:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003928:	e008      	b.n	800393c <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800392a:	f7fd fcd1 	bl	80012d0 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d901      	bls.n	800393c <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e161      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800393c:	4b1c      	ldr	r3, [pc, #112]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0302 	and.w	r3, r3, #2
 8003944:	2b00      	cmp	r3, #0
 8003946:	d1f0      	bne.n	800392a <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0308 	and.w	r3, r3, #8
 8003950:	2b00      	cmp	r3, #0
 8003952:	d039      	beq.n	80039c8 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d019      	beq.n	8003990 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800395c:	4b16      	ldr	r3, [pc, #88]	; (80039b8 <HAL_RCC_OscConfig+0x26c>)
 800395e:	2201      	movs	r2, #1
 8003960:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003962:	f7fd fcb5 	bl	80012d0 <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800396a:	f7fd fcb1 	bl	80012d0 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e141      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800397c:	4b0c      	ldr	r3, [pc, #48]	; (80039b0 <HAL_RCC_OscConfig+0x264>)
 800397e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0f0      	beq.n	800396a <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8003988:	2001      	movs	r0, #1
 800398a:	f000 fac7 	bl	8003f1c <RCC_Delay>
 800398e:	e01b      	b.n	80039c8 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003990:	4b09      	ldr	r3, [pc, #36]	; (80039b8 <HAL_RCC_OscConfig+0x26c>)
 8003992:	2200      	movs	r2, #0
 8003994:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003996:	f7fd fc9b 	bl	80012d0 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800399c:	e00e      	b.n	80039bc <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800399e:	f7fd fc97 	bl	80012d0 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d907      	bls.n	80039bc <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e127      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
 80039b0:	40021000 	.word	0x40021000
 80039b4:	42420000 	.word	0x42420000
 80039b8:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039bc:	4b92      	ldr	r3, [pc, #584]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1ea      	bne.n	800399e <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f000 80a6 	beq.w	8003b22 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039d6:	2300      	movs	r3, #0
 80039d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039da:	4b8b      	ldr	r3, [pc, #556]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10d      	bne.n	8003a02 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039e6:	4b88      	ldr	r3, [pc, #544]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	4a87      	ldr	r2, [pc, #540]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 80039ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039f0:	61d3      	str	r3, [r2, #28]
 80039f2:	4b85      	ldr	r3, [pc, #532]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80039fe:	2301      	movs	r3, #1
 8003a00:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a02:	4b82      	ldr	r3, [pc, #520]	; (8003c0c <HAL_RCC_OscConfig+0x4c0>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d118      	bne.n	8003a40 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a0e:	4b7f      	ldr	r3, [pc, #508]	; (8003c0c <HAL_RCC_OscConfig+0x4c0>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a7e      	ldr	r2, [pc, #504]	; (8003c0c <HAL_RCC_OscConfig+0x4c0>)
 8003a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a18:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a1a:	f7fd fc59 	bl	80012d0 <HAL_GetTick>
 8003a1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a20:	e008      	b.n	8003a34 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a22:	f7fd fc55 	bl	80012d0 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b64      	cmp	r3, #100	; 0x64
 8003a2e:	d901      	bls.n	8003a34 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e0e5      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a34:	4b75      	ldr	r3, [pc, #468]	; (8003c0c <HAL_RCC_OscConfig+0x4c0>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0f0      	beq.n	8003a22 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d106      	bne.n	8003a56 <HAL_RCC_OscConfig+0x30a>
 8003a48:	4b6f      	ldr	r3, [pc, #444]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003a4a:	6a1b      	ldr	r3, [r3, #32]
 8003a4c:	4a6e      	ldr	r2, [pc, #440]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003a4e:	f043 0301 	orr.w	r3, r3, #1
 8003a52:	6213      	str	r3, [r2, #32]
 8003a54:	e02d      	b.n	8003ab2 <HAL_RCC_OscConfig+0x366>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10c      	bne.n	8003a78 <HAL_RCC_OscConfig+0x32c>
 8003a5e:	4b6a      	ldr	r3, [pc, #424]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003a60:	6a1b      	ldr	r3, [r3, #32]
 8003a62:	4a69      	ldr	r2, [pc, #420]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003a64:	f023 0301 	bic.w	r3, r3, #1
 8003a68:	6213      	str	r3, [r2, #32]
 8003a6a:	4b67      	ldr	r3, [pc, #412]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003a6c:	6a1b      	ldr	r3, [r3, #32]
 8003a6e:	4a66      	ldr	r2, [pc, #408]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003a70:	f023 0304 	bic.w	r3, r3, #4
 8003a74:	6213      	str	r3, [r2, #32]
 8003a76:	e01c      	b.n	8003ab2 <HAL_RCC_OscConfig+0x366>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	2b05      	cmp	r3, #5
 8003a7e:	d10c      	bne.n	8003a9a <HAL_RCC_OscConfig+0x34e>
 8003a80:	4b61      	ldr	r3, [pc, #388]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003a82:	6a1b      	ldr	r3, [r3, #32]
 8003a84:	4a60      	ldr	r2, [pc, #384]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003a86:	f043 0304 	orr.w	r3, r3, #4
 8003a8a:	6213      	str	r3, [r2, #32]
 8003a8c:	4b5e      	ldr	r3, [pc, #376]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003a8e:	6a1b      	ldr	r3, [r3, #32]
 8003a90:	4a5d      	ldr	r2, [pc, #372]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	6213      	str	r3, [r2, #32]
 8003a98:	e00b      	b.n	8003ab2 <HAL_RCC_OscConfig+0x366>
 8003a9a:	4b5b      	ldr	r3, [pc, #364]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	4a5a      	ldr	r2, [pc, #360]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003aa0:	f023 0301 	bic.w	r3, r3, #1
 8003aa4:	6213      	str	r3, [r2, #32]
 8003aa6:	4b58      	ldr	r3, [pc, #352]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	4a57      	ldr	r2, [pc, #348]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003aac:	f023 0304 	bic.w	r3, r3, #4
 8003ab0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d015      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aba:	f7fd fc09 	bl	80012d0 <HAL_GetTick>
 8003abe:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ac0:	e00a      	b.n	8003ad8 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ac2:	f7fd fc05 	bl	80012d0 <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e093      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ad8:	4b4b      	ldr	r3, [pc, #300]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003ada:	6a1b      	ldr	r3, [r3, #32]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0ee      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x376>
 8003ae4:	e014      	b.n	8003b10 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae6:	f7fd fbf3 	bl	80012d0 <HAL_GetTick>
 8003aea:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aec:	e00a      	b.n	8003b04 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aee:	f7fd fbef 	bl	80012d0 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d901      	bls.n	8003b04 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e07d      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b04:	4b40      	ldr	r3, [pc, #256]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1ee      	bne.n	8003aee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b10:	7dfb      	ldrb	r3, [r7, #23]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d105      	bne.n	8003b22 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b16:	4b3c      	ldr	r3, [pc, #240]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003b18:	69db      	ldr	r3, [r3, #28]
 8003b1a:	4a3b      	ldr	r2, [pc, #236]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003b1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d069      	beq.n	8003bfe <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b2a:	4b37      	ldr	r3, [pc, #220]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f003 030c 	and.w	r3, r3, #12
 8003b32:	2b08      	cmp	r3, #8
 8003b34:	d061      	beq.n	8003bfa <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	69db      	ldr	r3, [r3, #28]
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d146      	bne.n	8003bcc <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b3e:	4b34      	ldr	r3, [pc, #208]	; (8003c10 <HAL_RCC_OscConfig+0x4c4>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b44:	f7fd fbc4 	bl	80012d0 <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7fd fbc0 	bl	80012d0 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e050      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b5e:	4b2a      	ldr	r3, [pc, #168]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b72:	d108      	bne.n	8003b86 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b74:	4b24      	ldr	r3, [pc, #144]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	4921      	ldr	r1, [pc, #132]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b86:	4b20      	ldr	r3, [pc, #128]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a19      	ldr	r1, [r3, #32]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b96:	430b      	orrs	r3, r1
 8003b98:	491b      	ldr	r1, [pc, #108]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b9e:	4b1c      	ldr	r3, [pc, #112]	; (8003c10 <HAL_RCC_OscConfig+0x4c4>)
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba4:	f7fd fb94 	bl	80012d0 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bac:	f7fd fb90 	bl	80012d0 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e020      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bbe:	4b12      	ldr	r3, [pc, #72]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0f0      	beq.n	8003bac <HAL_RCC_OscConfig+0x460>
 8003bca:	e018      	b.n	8003bfe <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bcc:	4b10      	ldr	r3, [pc, #64]	; (8003c10 <HAL_RCC_OscConfig+0x4c4>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd2:	f7fd fb7d 	bl	80012d0 <HAL_GetTick>
 8003bd6:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bd8:	e008      	b.n	8003bec <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bda:	f7fd fb79 	bl	80012d0 <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d901      	bls.n	8003bec <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e009      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bec:	4b06      	ldr	r3, [pc, #24]	; (8003c08 <HAL_RCC_OscConfig+0x4bc>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d1f0      	bne.n	8003bda <HAL_RCC_OscConfig+0x48e>
 8003bf8:	e001      	b.n	8003bfe <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e000      	b.n	8003c00 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3718      	adds	r7, #24
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	40007000 	.word	0x40007000
 8003c10:	42420060 	.word	0x42420060

08003c14 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003c22:	4b72      	ldr	r3, [pc, #456]	; (8003dec <HAL_RCC_ClockConfig+0x1d8>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0307 	and.w	r3, r3, #7
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d910      	bls.n	8003c52 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c30:	4b6e      	ldr	r3, [pc, #440]	; (8003dec <HAL_RCC_ClockConfig+0x1d8>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f023 0207 	bic.w	r2, r3, #7
 8003c38:	496c      	ldr	r1, [pc, #432]	; (8003dec <HAL_RCC_ClockConfig+0x1d8>)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c40:	4b6a      	ldr	r3, [pc, #424]	; (8003dec <HAL_RCC_ClockConfig+0x1d8>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0307 	and.w	r3, r3, #7
 8003c48:	683a      	ldr	r2, [r7, #0]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d001      	beq.n	8003c52 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e0c8      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d008      	beq.n	8003c70 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c5e:	4b64      	ldr	r3, [pc, #400]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	4961      	ldr	r1, [pc, #388]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d06a      	beq.n	8003d52 <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d107      	bne.n	8003c94 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c84:	4b5a      	ldr	r3, [pc, #360]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d115      	bne.n	8003cbc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e0a7      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d107      	bne.n	8003cac <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c9c:	4b54      	ldr	r3, [pc, #336]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d109      	bne.n	8003cbc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e09b      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cac:	4b50      	ldr	r3, [pc, #320]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0302 	and.w	r3, r3, #2
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d101      	bne.n	8003cbc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e093      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cbc:	4b4c      	ldr	r3, [pc, #304]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f023 0203 	bic.w	r2, r3, #3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	4949      	ldr	r1, [pc, #292]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cce:	f7fd faff 	bl	80012d0 <HAL_GetTick>
 8003cd2:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d112      	bne.n	8003d02 <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cdc:	e00a      	b.n	8003cf4 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cde:	f7fd faf7 	bl	80012d0 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d901      	bls.n	8003cf4 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e077      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cf4:	4b3e      	ldr	r3, [pc, #248]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f003 030c 	and.w	r3, r3, #12
 8003cfc:	2b04      	cmp	r3, #4
 8003cfe:	d1ee      	bne.n	8003cde <HAL_RCC_ClockConfig+0xca>
 8003d00:	e027      	b.n	8003d52 <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d11d      	bne.n	8003d46 <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d0a:	e00a      	b.n	8003d22 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d0c:	f7fd fae0 	bl	80012d0 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d901      	bls.n	8003d22 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e060      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d22:	4b33      	ldr	r3, [pc, #204]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f003 030c 	and.w	r3, r3, #12
 8003d2a:	2b08      	cmp	r3, #8
 8003d2c:	d1ee      	bne.n	8003d0c <HAL_RCC_ClockConfig+0xf8>
 8003d2e:	e010      	b.n	8003d52 <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d30:	f7fd face 	bl	80012d0 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e04e      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d46:	4b2a      	ldr	r3, [pc, #168]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f003 030c 	and.w	r3, r3, #12
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1ee      	bne.n	8003d30 <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003d52:	4b26      	ldr	r3, [pc, #152]	; (8003dec <HAL_RCC_ClockConfig+0x1d8>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0307 	and.w	r3, r3, #7
 8003d5a:	683a      	ldr	r2, [r7, #0]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d210      	bcs.n	8003d82 <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d60:	4b22      	ldr	r3, [pc, #136]	; (8003dec <HAL_RCC_ClockConfig+0x1d8>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f023 0207 	bic.w	r2, r3, #7
 8003d68:	4920      	ldr	r1, [pc, #128]	; (8003dec <HAL_RCC_ClockConfig+0x1d8>)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d70:	4b1e      	ldr	r3, [pc, #120]	; (8003dec <HAL_RCC_ClockConfig+0x1d8>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0307 	and.w	r3, r3, #7
 8003d78:	683a      	ldr	r2, [r7, #0]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d001      	beq.n	8003d82 <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e030      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0304 	and.w	r3, r3, #4
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d008      	beq.n	8003da0 <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d8e:	4b18      	ldr	r3, [pc, #96]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	4915      	ldr	r1, [pc, #84]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0308 	and.w	r3, r3, #8
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d009      	beq.n	8003dc0 <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003dac:	4b10      	ldr	r3, [pc, #64]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	00db      	lsls	r3, r3, #3
 8003dba:	490d      	ldr	r1, [pc, #52]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003dc0:	f000 f81c 	bl	8003dfc <HAL_RCC_GetSysClockFreq>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	4b0a      	ldr	r3, [pc, #40]	; (8003df0 <HAL_RCC_ClockConfig+0x1dc>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	091b      	lsrs	r3, r3, #4
 8003dcc:	f003 030f 	and.w	r3, r3, #15
 8003dd0:	4908      	ldr	r1, [pc, #32]	; (8003df4 <HAL_RCC_ClockConfig+0x1e0>)
 8003dd2:	5ccb      	ldrb	r3, [r1, r3]
 8003dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003dd8:	4a07      	ldr	r2, [pc, #28]	; (8003df8 <HAL_RCC_ClockConfig+0x1e4>)
 8003dda:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003ddc:	2000      	movs	r0, #0
 8003dde:	f7fd fa4d 	bl	800127c <HAL_InitTick>
  
  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	40022000 	.word	0x40022000
 8003df0:	40021000 	.word	0x40021000
 8003df4:	08007530 	.word	0x08007530
 8003df8:	2000003c 	.word	0x2000003c

08003dfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dfc:	b490      	push	{r4, r7}
 8003dfe:	b08a      	sub	sp, #40	; 0x28
 8003e00:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003e02:	4b29      	ldr	r3, [pc, #164]	; (8003ea8 <HAL_RCC_GetSysClockFreq+0xac>)
 8003e04:	1d3c      	adds	r4, r7, #4
 8003e06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003e0c:	f240 2301 	movw	r3, #513	; 0x201
 8003e10:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e12:	2300      	movs	r3, #0
 8003e14:	61fb      	str	r3, [r7, #28]
 8003e16:	2300      	movs	r3, #0
 8003e18:	61bb      	str	r3, [r7, #24]
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e1e:	2300      	movs	r3, #0
 8003e20:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003e22:	2300      	movs	r3, #0
 8003e24:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8003e26:	4b21      	ldr	r3, [pc, #132]	; (8003eac <HAL_RCC_GetSysClockFreq+0xb0>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	f003 030c 	and.w	r3, r3, #12
 8003e32:	2b04      	cmp	r3, #4
 8003e34:	d002      	beq.n	8003e3c <HAL_RCC_GetSysClockFreq+0x40>
 8003e36:	2b08      	cmp	r3, #8
 8003e38:	d003      	beq.n	8003e42 <HAL_RCC_GetSysClockFreq+0x46>
 8003e3a:	e02b      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e3c:	4b1c      	ldr	r3, [pc, #112]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003e3e:	623b      	str	r3, [r7, #32]
      break;
 8003e40:	e02b      	b.n	8003e9a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	0c9b      	lsrs	r3, r3, #18
 8003e46:	f003 030f 	and.w	r3, r3, #15
 8003e4a:	3328      	adds	r3, #40	; 0x28
 8003e4c:	443b      	add	r3, r7
 8003e4e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003e52:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d012      	beq.n	8003e84 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e5e:	4b13      	ldr	r3, [pc, #76]	; (8003eac <HAL_RCC_GetSysClockFreq+0xb0>)
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	0c5b      	lsrs	r3, r3, #17
 8003e64:	f003 0301 	and.w	r3, r3, #1
 8003e68:	3328      	adds	r3, #40	; 0x28
 8003e6a:	443b      	add	r3, r7
 8003e6c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003e70:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8003e72:	4a0f      	ldr	r2, [pc, #60]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	fb02 f303 	mul.w	r3, r2, r3
 8003e80:	627b      	str	r3, [r7, #36]	; 0x24
 8003e82:	e004      	b.n	8003e8e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	4a0b      	ldr	r2, [pc, #44]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e88:	fb02 f303 	mul.w	r3, r2, r3
 8003e8c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e90:	623b      	str	r3, [r7, #32]
      break;
 8003e92:	e002      	b.n	8003e9a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e94:	4b06      	ldr	r3, [pc, #24]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003e96:	623b      	str	r3, [r7, #32]
      break;
 8003e98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e9a:	6a3b      	ldr	r3, [r7, #32]
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3728      	adds	r7, #40	; 0x28
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bc90      	pop	{r4, r7}
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	080074c8 	.word	0x080074c8
 8003eac:	40021000 	.word	0x40021000
 8003eb0:	007a1200 	.word	0x007a1200
 8003eb4:	003d0900 	.word	0x003d0900

08003eb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ebc:	4b02      	ldr	r3, [pc, #8]	; (8003ec8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bc80      	pop	{r7}
 8003ec6:	4770      	bx	lr
 8003ec8:	2000003c 	.word	0x2000003c

08003ecc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ed0:	f7ff fff2 	bl	8003eb8 <HAL_RCC_GetHCLKFreq>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	4b05      	ldr	r3, [pc, #20]	; (8003eec <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	0a1b      	lsrs	r3, r3, #8
 8003edc:	f003 0307 	and.w	r3, r3, #7
 8003ee0:	4903      	ldr	r1, [pc, #12]	; (8003ef0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ee2:	5ccb      	ldrb	r3, [r1, r3]
 8003ee4:	fa22 f303 	lsr.w	r3, r2, r3
}    
 8003ee8:	4618      	mov	r0, r3
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	08007540 	.word	0x08007540

08003ef4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ef8:	f7ff ffde 	bl	8003eb8 <HAL_RCC_GetHCLKFreq>
 8003efc:	4602      	mov	r2, r0
 8003efe:	4b05      	ldr	r3, [pc, #20]	; (8003f14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	0adb      	lsrs	r3, r3, #11
 8003f04:	f003 0307 	and.w	r3, r3, #7
 8003f08:	4903      	ldr	r1, [pc, #12]	; (8003f18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f0a:	5ccb      	ldrb	r3, [r1, r3]
 8003f0c:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8003f10:	4618      	mov	r0, r3
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	40021000 	.word	0x40021000
 8003f18:	08007540 	.word	0x08007540

08003f1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003f24:	4b0b      	ldr	r3, [pc, #44]	; (8003f54 <RCC_Delay+0x38>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a0b      	ldr	r2, [pc, #44]	; (8003f58 <RCC_Delay+0x3c>)
 8003f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2e:	0a5b      	lsrs	r3, r3, #9
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	fb02 f303 	mul.w	r3, r2, r3
 8003f36:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003f38:	bf00      	nop
}
 8003f3a:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	1e5a      	subs	r2, r3, #1
 8003f40:	60fa      	str	r2, [r7, #12]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1f8      	bne.n	8003f38 <RCC_Delay+0x1c>
}
 8003f46:	bf00      	nop
 8003f48:	bf00      	nop
 8003f4a:	3714      	adds	r7, #20
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bc80      	pop	{r7}
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	2000003c 	.word	0x2000003c
 8003f58:	10624dd3 	.word	0x10624dd3

08003f5c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	613b      	str	r3, [r7, #16]
 8003f68:	2300      	movs	r3, #0
 8003f6a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d07d      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f7c:	4b4f      	ldr	r3, [pc, #316]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d10d      	bne.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f88:	4b4c      	ldr	r3, [pc, #304]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f8a:	69db      	ldr	r3, [r3, #28]
 8003f8c:	4a4b      	ldr	r2, [pc, #300]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f92:	61d3      	str	r3, [r2, #28]
 8003f94:	4b49      	ldr	r3, [pc, #292]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f96:	69db      	ldr	r3, [r3, #28]
 8003f98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f9c:	60bb      	str	r3, [r7, #8]
 8003f9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa4:	4b46      	ldr	r3, [pc, #280]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d118      	bne.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fb0:	4b43      	ldr	r3, [pc, #268]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a42      	ldr	r2, [pc, #264]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fba:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fbc:	f7fd f988 	bl	80012d0 <HAL_GetTick>
 8003fc0:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc2:	e008      	b.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fc4:	f7fd f984 	bl	80012d0 <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	2b64      	cmp	r3, #100	; 0x64
 8003fd0:	d901      	bls.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e06d      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fd6:	4b3a      	ldr	r3, [pc, #232]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d0f0      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003fe2:	4b36      	ldr	r3, [pc, #216]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fea:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d02e      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d027      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004000:	4b2e      	ldr	r3, [pc, #184]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004008:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800400a:	4b2e      	ldr	r3, [pc, #184]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800400c:	2201      	movs	r2, #1
 800400e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004010:	4b2c      	ldr	r3, [pc, #176]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004012:	2200      	movs	r2, #0
 8004014:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004016:	4a29      	ldr	r2, [pc, #164]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d014      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004026:	f7fd f953 	bl	80012d0 <HAL_GetTick>
 800402a:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800402c:	e00a      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800402e:	f7fd f94f 	bl	80012d0 <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	f241 3288 	movw	r2, #5000	; 0x1388
 800403c:	4293      	cmp	r3, r2
 800403e:	d901      	bls.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e036      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004044:	4b1d      	ldr	r3, [pc, #116]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004046:	6a1b      	ldr	r3, [r3, #32]
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d0ee      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004050:	4b1a      	ldr	r3, [pc, #104]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004052:	6a1b      	ldr	r3, [r3, #32]
 8004054:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	4917      	ldr	r1, [pc, #92]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800405e:	4313      	orrs	r3, r2
 8004060:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004062:	7dfb      	ldrb	r3, [r7, #23]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d105      	bne.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004068:	4b14      	ldr	r3, [pc, #80]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	4a13      	ldr	r2, [pc, #76]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800406e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004072:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d008      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004080:	4b0e      	ldr	r3, [pc, #56]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	490b      	ldr	r1, [pc, #44]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800408e:	4313      	orrs	r3, r2
 8004090:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0310 	and.w	r3, r3, #16
 800409a:	2b00      	cmp	r3, #0
 800409c:	d008      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800409e:	4b07      	ldr	r3, [pc, #28]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	4904      	ldr	r1, [pc, #16]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3718      	adds	r7, #24
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	40021000 	.word	0x40021000
 80040c0:	40007000 	.word	0x40007000
 80040c4:	42420440 	.word	0x42420440

080040c8 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e01d      	b.n	8004116 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d106      	bne.n	80040f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f002 ff7e 	bl	8006ff0 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2202      	movs	r2, #2
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3304      	adds	r3, #4
 8004104:	4619      	mov	r1, r3
 8004106:	4610      	mov	r0, r2
 8004108:	f000 fcb4 	bl	8004a74 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	3708      	adds	r7, #8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b082      	sub	sp, #8
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e01d      	b.n	800416c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004136:	b2db      	uxtb	r3, r3
 8004138:	2b00      	cmp	r3, #0
 800413a:	d106      	bne.n	800414a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f002 ff35 	bl	8006fb4 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2202      	movs	r2, #2
 800414e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	3304      	adds	r3, #4
 800415a:	4619      	mov	r1, r3
 800415c:	4610      	mov	r0, r2
 800415e:	f000 fc89 	bl	8004a74 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2201      	movs	r2, #1
 8004184:	6839      	ldr	r1, [r7, #0]
 8004186:	4618      	mov	r0, r3
 8004188:	f001 f83c 	bl	8005204 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a0b      	ldr	r2, [pc, #44]	; (80041c0 <HAL_TIM_PWM_Start+0x4c>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d107      	bne.n	80041a6 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f042 0201 	orr.w	r2, r2, #1
 80041b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3708      	adds	r7, #8
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40012c00 	.word	0x40012c00

080041c4 <HAL_TIM_IC_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d101      	bne.n	80041d6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e01d      	b.n	8004212 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d106      	bne.n	80041f0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f815 	bl	800421a <HAL_TIM_IC_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2202      	movs	r2, #2
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	3304      	adds	r3, #4
 8004200:	4619      	mov	r1, r3
 8004202:	4610      	mov	r0, r2
 8004204:	f000 fc36 	bl	8004a74 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3708      	adds	r7, #8
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800421a:	b480      	push	{r7}
 800421c:	b083      	sub	sp, #12
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004222:	bf00      	nop
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr

0800422c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	2b0c      	cmp	r3, #12
 800423a:	d841      	bhi.n	80042c0 <HAL_TIM_IC_Start_IT+0x94>
 800423c:	a201      	add	r2, pc, #4	; (adr r2, 8004244 <HAL_TIM_IC_Start_IT+0x18>)
 800423e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004242:	bf00      	nop
 8004244:	08004279 	.word	0x08004279
 8004248:	080042c1 	.word	0x080042c1
 800424c:	080042c1 	.word	0x080042c1
 8004250:	080042c1 	.word	0x080042c1
 8004254:	0800428b 	.word	0x0800428b
 8004258:	080042c1 	.word	0x080042c1
 800425c:	080042c1 	.word	0x080042c1
 8004260:	080042c1 	.word	0x080042c1
 8004264:	0800429d 	.word	0x0800429d
 8004268:	080042c1 	.word	0x080042c1
 800426c:	080042c1 	.word	0x080042c1
 8004270:	080042c1 	.word	0x080042c1
 8004274:	080042af 	.word	0x080042af
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68da      	ldr	r2, [r3, #12]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f042 0202 	orr.w	r2, r2, #2
 8004286:	60da      	str	r2, [r3, #12]
    }
    break;
 8004288:	e01b      	b.n	80042c2 <HAL_TIM_IC_Start_IT+0x96>

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68da      	ldr	r2, [r3, #12]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f042 0204 	orr.w	r2, r2, #4
 8004298:	60da      	str	r2, [r3, #12]
    }
    break;
 800429a:	e012      	b.n	80042c2 <HAL_TIM_IC_Start_IT+0x96>

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68da      	ldr	r2, [r3, #12]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0208 	orr.w	r2, r2, #8
 80042aa:	60da      	str	r2, [r3, #12]
    }
    break;
 80042ac:	e009      	b.n	80042c2 <HAL_TIM_IC_Start_IT+0x96>

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68da      	ldr	r2, [r3, #12]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f042 0210 	orr.w	r2, r2, #16
 80042bc:	60da      	str	r2, [r3, #12]
    }
    break;
 80042be:	e000      	b.n	80042c2 <HAL_TIM_IC_Start_IT+0x96>

    default:
    break;
 80042c0:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2201      	movs	r2, #1
 80042c8:	6839      	ldr	r1, [r7, #0]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f000 ff9a 	bl	8005204 <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f042 0201 	orr.w	r2, r2, #1
 80042de:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3708      	adds	r7, #8
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop

080042ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	691b      	ldr	r3, [r3, #16]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d122      	bne.n	8004348 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	2b02      	cmp	r3, #2
 800430e:	d11b      	bne.n	8004348 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f06f 0202 	mvn.w	r2, #2
 8004318:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2201      	movs	r2, #1
 800431e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	699b      	ldr	r3, [r3, #24]
 8004326:	f003 0303 	and.w	r3, r3, #3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d003      	beq.n	8004336 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f001 ff4e 	bl	80061d0 <HAL_TIM_IC_CaptureCallback>
 8004334:	e005      	b.n	8004342 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 fb80 	bl	8004a3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f000 fb86 	bl	8004a4e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	f003 0304 	and.w	r3, r3, #4
 8004352:	2b04      	cmp	r3, #4
 8004354:	d122      	bne.n	800439c <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	f003 0304 	and.w	r3, r3, #4
 8004360:	2b04      	cmp	r3, #4
 8004362:	d11b      	bne.n	800439c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f06f 0204 	mvn.w	r2, #4
 800436c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2202      	movs	r2, #2
 8004372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800437e:	2b00      	cmp	r3, #0
 8004380:	d003      	beq.n	800438a <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f001 ff24 	bl	80061d0 <HAL_TIM_IC_CaptureCallback>
 8004388:	e005      	b.n	8004396 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 fb56 	bl	8004a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f000 fb5c 	bl	8004a4e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	f003 0308 	and.w	r3, r3, #8
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	d122      	bne.n	80043f0 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	f003 0308 	and.w	r3, r3, #8
 80043b4:	2b08      	cmp	r3, #8
 80043b6:	d11b      	bne.n	80043f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f06f 0208 	mvn.w	r2, #8
 80043c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2204      	movs	r2, #4
 80043c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	69db      	ldr	r3, [r3, #28]
 80043ce:	f003 0303 	and.w	r3, r3, #3
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f001 fefa 	bl	80061d0 <HAL_TIM_IC_CaptureCallback>
 80043dc:	e005      	b.n	80043ea <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 fb2c 	bl	8004a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 fb32 	bl	8004a4e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	f003 0310 	and.w	r3, r3, #16
 80043fa:	2b10      	cmp	r3, #16
 80043fc:	d122      	bne.n	8004444 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	f003 0310 	and.w	r3, r3, #16
 8004408:	2b10      	cmp	r3, #16
 800440a:	d11b      	bne.n	8004444 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f06f 0210 	mvn.w	r2, #16
 8004414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2208      	movs	r2, #8
 800441a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	69db      	ldr	r3, [r3, #28]
 8004422:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004426:	2b00      	cmp	r3, #0
 8004428:	d003      	beq.n	8004432 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f001 fed0 	bl	80061d0 <HAL_TIM_IC_CaptureCallback>
 8004430:	e005      	b.n	800443e <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 fb02 	bl	8004a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 fb08 	bl	8004a4e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b01      	cmp	r3, #1
 8004450:	d10e      	bne.n	8004470 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	2b01      	cmp	r3, #1
 800445e:	d107      	bne.n	8004470 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f06f 0201 	mvn.w	r2, #1
 8004468:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f001 fe86 	bl	800617c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800447a:	2b80      	cmp	r3, #128	; 0x80
 800447c:	d10e      	bne.n	800449c <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004488:	2b80      	cmp	r3, #128	; 0x80
 800448a:	d107      	bne.n	800449c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004494:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 ff9c 	bl	80053d4 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044a6:	2b40      	cmp	r3, #64	; 0x40
 80044a8:	d10e      	bne.n	80044c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b4:	2b40      	cmp	r3, #64	; 0x40
 80044b6:	d107      	bne.n	80044c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044c0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 facc 	bl	8004a60 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	f003 0320 	and.w	r3, r3, #32
 80044d2:	2b20      	cmp	r3, #32
 80044d4:	d10e      	bne.n	80044f4 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	f003 0320 	and.w	r3, r3, #32
 80044e0:	2b20      	cmp	r3, #32
 80044e2:	d107      	bne.n	80044f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f06f 0220 	mvn.w	r2, #32
 80044ec:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 ff67 	bl	80053c2 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80044f4:	bf00      	nop
 80044f6:	3708      	adds	r7, #8
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	60b9      	str	r1, [r7, #8]
 8004506:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  __HAL_LOCK(htim);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800450e:	2b01      	cmp	r3, #1
 8004510:	d101      	bne.n	8004516 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004512:	2302      	movs	r3, #2
 8004514:	e08a      	b.n	800462c <HAL_TIM_IC_ConfigChannel+0x130>
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2201      	movs	r2, #1
 800451a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2202      	movs	r2, #2
 8004522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d11b      	bne.n	8004564 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6818      	ldr	r0, [r3, #0]
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	6819      	ldr	r1, [r3, #0]
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	f000 fca0 	bl	8004e80 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699a      	ldr	r2, [r3, #24]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 020c 	bic.w	r2, r2, #12
 800454e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6999      	ldr	r1, [r3, #24]
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	689a      	ldr	r2, [r3, #8]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	430a      	orrs	r2, r1
 8004560:	619a      	str	r2, [r3, #24]
 8004562:	e05a      	b.n	800461a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2b04      	cmp	r3, #4
 8004568:	d11c      	bne.n	80045a4 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6818      	ldr	r0, [r3, #0]
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	6819      	ldr	r1, [r3, #0]
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	f000 fd11 	bl	8004fa0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	699a      	ldr	r2, [r3, #24]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800458c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	6999      	ldr	r1, [r3, #24]
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	021a      	lsls	r2, r3, #8
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	430a      	orrs	r2, r1
 80045a0:	619a      	str	r2, [r3, #24]
 80045a2:	e03a      	b.n	800461a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2b08      	cmp	r3, #8
 80045a8:	d11b      	bne.n	80045e2 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6818      	ldr	r0, [r3, #0]
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	6819      	ldr	r1, [r3, #0]
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	f000 fd64 	bl	8005086 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	69da      	ldr	r2, [r3, #28]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 020c 	bic.w	r2, r2, #12
 80045cc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	69d9      	ldr	r1, [r3, #28]
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	430a      	orrs	r2, r1
 80045de:	61da      	str	r2, [r3, #28]
 80045e0:	e01b      	b.n	800461a <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6818      	ldr	r0, [r3, #0]
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	6819      	ldr	r1, [r3, #0]
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	685a      	ldr	r2, [r3, #4]
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	f000 fd87 	bl	8005104 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	69da      	ldr	r2, [r3, #28]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004604:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	69d9      	ldr	r1, [r3, #28]
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	021a      	lsls	r2, r3, #8
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	430a      	orrs	r2, r1
 8004618:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2201      	movs	r2, #1
 800461e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800462a:	2300      	movs	r3, #0
}
 800462c:	4618      	mov	r0, r3
 800462e:	3710      	adds	r7, #16
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004646:	2b01      	cmp	r3, #1
 8004648:	d101      	bne.n	800464e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800464a:	2302      	movs	r3, #2
 800464c:	e0b4      	b.n	80047b8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2202      	movs	r2, #2
 800465a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b0c      	cmp	r3, #12
 8004662:	f200 809f 	bhi.w	80047a4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004666:	a201      	add	r2, pc, #4	; (adr r2, 800466c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800466c:	080046a1 	.word	0x080046a1
 8004670:	080047a5 	.word	0x080047a5
 8004674:	080047a5 	.word	0x080047a5
 8004678:	080047a5 	.word	0x080047a5
 800467c:	080046e1 	.word	0x080046e1
 8004680:	080047a5 	.word	0x080047a5
 8004684:	080047a5 	.word	0x080047a5
 8004688:	080047a5 	.word	0x080047a5
 800468c:	08004723 	.word	0x08004723
 8004690:	080047a5 	.word	0x080047a5
 8004694:	080047a5 	.word	0x080047a5
 8004698:	080047a5 	.word	0x080047a5
 800469c:	08004763 	.word	0x08004763
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68b9      	ldr	r1, [r7, #8]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f000 fa4a 	bl	8004b40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	699a      	ldr	r2, [r3, #24]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f042 0208 	orr.w	r2, r2, #8
 80046ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	699a      	ldr	r2, [r3, #24]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0204 	bic.w	r2, r2, #4
 80046ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	6999      	ldr	r1, [r3, #24]
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	691a      	ldr	r2, [r3, #16]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	430a      	orrs	r2, r1
 80046dc:	619a      	str	r2, [r3, #24]
    }
    break;
 80046de:	e062      	b.n	80047a6 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68b9      	ldr	r1, [r7, #8]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 fa96 	bl	8004c18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	699a      	ldr	r2, [r3, #24]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	699a      	ldr	r2, [r3, #24]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800470a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6999      	ldr	r1, [r3, #24]
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	021a      	lsls	r2, r3, #8
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	619a      	str	r2, [r3, #24]
    }
    break;
 8004720:	e041      	b.n	80047a6 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68b9      	ldr	r1, [r7, #8]
 8004728:	4618      	mov	r0, r3
 800472a:	f000 fae5 	bl	8004cf8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	69da      	ldr	r2, [r3, #28]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f042 0208 	orr.w	r2, r2, #8
 800473c:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	69da      	ldr	r2, [r3, #28]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f022 0204 	bic.w	r2, r2, #4
 800474c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	69d9      	ldr	r1, [r3, #28]
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	691a      	ldr	r2, [r3, #16]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	430a      	orrs	r2, r1
 800475e:	61da      	str	r2, [r3, #28]
    }
    break;
 8004760:	e021      	b.n	80047a6 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68b9      	ldr	r1, [r7, #8]
 8004768:	4618      	mov	r0, r3
 800476a:	f000 fb35 	bl	8004dd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	69da      	ldr	r2, [r3, #28]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800477c:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	69da      	ldr	r2, [r3, #28]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800478c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	69d9      	ldr	r1, [r3, #28]
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	021a      	lsls	r2, r3, #8
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	61da      	str	r2, [r3, #28]
    }
    break;
 80047a2:	e000      	b.n	80047a6 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 80047a4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80047ca:	2300      	movs	r3, #0
 80047cc:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d101      	bne.n	80047dc <HAL_TIM_ConfigClockSource+0x1c>
 80047d8:	2302      	movs	r3, #2
 80047da:	e0d8      	b.n	800498e <HAL_TIM_ConfigClockSource+0x1ce>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2202      	movs	r2, #2
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80047fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004802:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68fa      	ldr	r2, [r7, #12]
 800480a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004814:	d052      	beq.n	80048bc <HAL_TIM_ConfigClockSource+0xfc>
 8004816:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800481a:	f200 80ae 	bhi.w	800497a <HAL_TIM_ConfigClockSource+0x1ba>
 800481e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004822:	d027      	beq.n	8004874 <HAL_TIM_ConfigClockSource+0xb4>
 8004824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004828:	f200 80a7 	bhi.w	800497a <HAL_TIM_ConfigClockSource+0x1ba>
 800482c:	2b70      	cmp	r3, #112	; 0x70
 800482e:	d02a      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0xc6>
 8004830:	2b70      	cmp	r3, #112	; 0x70
 8004832:	f200 80a2 	bhi.w	800497a <HAL_TIM_ConfigClockSource+0x1ba>
 8004836:	2b60      	cmp	r3, #96	; 0x60
 8004838:	d063      	beq.n	8004902 <HAL_TIM_ConfigClockSource+0x142>
 800483a:	2b60      	cmp	r3, #96	; 0x60
 800483c:	f200 809d 	bhi.w	800497a <HAL_TIM_ConfigClockSource+0x1ba>
 8004840:	2b50      	cmp	r3, #80	; 0x50
 8004842:	d04e      	beq.n	80048e2 <HAL_TIM_ConfigClockSource+0x122>
 8004844:	2b50      	cmp	r3, #80	; 0x50
 8004846:	f200 8098 	bhi.w	800497a <HAL_TIM_ConfigClockSource+0x1ba>
 800484a:	2b40      	cmp	r3, #64	; 0x40
 800484c:	d069      	beq.n	8004922 <HAL_TIM_ConfigClockSource+0x162>
 800484e:	2b40      	cmp	r3, #64	; 0x40
 8004850:	f200 8093 	bhi.w	800497a <HAL_TIM_ConfigClockSource+0x1ba>
 8004854:	2b30      	cmp	r3, #48	; 0x30
 8004856:	f000 8089 	beq.w	800496c <HAL_TIM_ConfigClockSource+0x1ac>
 800485a:	2b30      	cmp	r3, #48	; 0x30
 800485c:	f200 808d 	bhi.w	800497a <HAL_TIM_ConfigClockSource+0x1ba>
 8004860:	2b20      	cmp	r3, #32
 8004862:	d07c      	beq.n	800495e <HAL_TIM_ConfigClockSource+0x19e>
 8004864:	2b20      	cmp	r3, #32
 8004866:	f200 8088 	bhi.w	800497a <HAL_TIM_ConfigClockSource+0x1ba>
 800486a:	2b00      	cmp	r3, #0
 800486c:	d069      	beq.n	8004942 <HAL_TIM_ConfigClockSource+0x182>
 800486e:	2b10      	cmp	r3, #16
 8004870:	d06e      	beq.n	8004950 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8004872:	e082      	b.n	800497a <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	689a      	ldr	r2, [r3, #8]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f022 0207 	bic.w	r2, r2, #7
 8004882:	609a      	str	r2, [r3, #8]
    break;
 8004884:	e07a      	b.n	800497c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6818      	ldr	r0, [r3, #0]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	6899      	ldr	r1, [r3, #8]
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	f000 fc94 	bl	80051c2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048a8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80048b0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	609a      	str	r2, [r3, #8]
    break;
 80048ba:	e05f      	b.n	800497c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6818      	ldr	r0, [r3, #0]
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	6899      	ldr	r1, [r3, #8]
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	f000 fc79 	bl	80051c2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	689a      	ldr	r2, [r3, #8]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048de:	609a      	str	r2, [r3, #8]
    break;
 80048e0:	e04c      	b.n	800497c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6818      	ldr	r0, [r3, #0]
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	6859      	ldr	r1, [r3, #4]
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	461a      	mov	r2, r3
 80048f0:	f000 fb24 	bl	8004f3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2150      	movs	r1, #80	; 0x50
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 fc42 	bl	8005184 <TIM_ITRx_SetConfig>
    break;
 8004900:	e03c      	b.n	800497c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6818      	ldr	r0, [r3, #0]
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	6859      	ldr	r1, [r3, #4]
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	461a      	mov	r2, r3
 8004910:	f000 fb86 	bl	8005020 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2160      	movs	r1, #96	; 0x60
 800491a:	4618      	mov	r0, r3
 800491c:	f000 fc32 	bl	8005184 <TIM_ITRx_SetConfig>
    break;
 8004920:	e02c      	b.n	800497c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6818      	ldr	r0, [r3, #0]
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	6859      	ldr	r1, [r3, #4]
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	461a      	mov	r2, r3
 8004930:	f000 fb04 	bl	8004f3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2140      	movs	r1, #64	; 0x40
 800493a:	4618      	mov	r0, r3
 800493c:	f000 fc22 	bl	8005184 <TIM_ITRx_SetConfig>
    break;
 8004940:	e01c      	b.n	800497c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2100      	movs	r1, #0
 8004948:	4618      	mov	r0, r3
 800494a:	f000 fc1b 	bl	8005184 <TIM_ITRx_SetConfig>
    break;
 800494e:	e015      	b.n	800497c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2110      	movs	r1, #16
 8004956:	4618      	mov	r0, r3
 8004958:	f000 fc14 	bl	8005184 <TIM_ITRx_SetConfig>
    break;
 800495c:	e00e      	b.n	800497c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2120      	movs	r1, #32
 8004964:	4618      	mov	r0, r3
 8004966:	f000 fc0d 	bl	8005184 <TIM_ITRx_SetConfig>
    break;
 800496a:	e007      	b.n	800497c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2130      	movs	r1, #48	; 0x30
 8004972:	4618      	mov	r0, r3
 8004974:	f000 fc06 	bl	8005184 <TIM_ITRx_SetConfig>
    break;
 8004978:	e000      	b.n	800497c <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 800497a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
	...

08004998 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3 : TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4 : TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004998:	b480      	push	{r7}
 800499a:	b085      	sub	sp, #20
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80049a2:	2300      	movs	r3, #0
 80049a4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(htim);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <HAL_TIM_ReadCapturedValue+0x1c>
 80049b0:	2302      	movs	r3, #2
 80049b2:	e03d      	b.n	8004a30 <HAL_TIM_ReadCapturedValue+0x98>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	2b0c      	cmp	r3, #12
 80049c0:	d830      	bhi.n	8004a24 <HAL_TIM_ReadCapturedValue+0x8c>
 80049c2:	a201      	add	r2, pc, #4	; (adr r2, 80049c8 <HAL_TIM_ReadCapturedValue+0x30>)
 80049c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049c8:	080049fd 	.word	0x080049fd
 80049cc:	08004a25 	.word	0x08004a25
 80049d0:	08004a25 	.word	0x08004a25
 80049d4:	08004a25 	.word	0x08004a25
 80049d8:	08004a07 	.word	0x08004a07
 80049dc:	08004a25 	.word	0x08004a25
 80049e0:	08004a25 	.word	0x08004a25
 80049e4:	08004a25 	.word	0x08004a25
 80049e8:	08004a11 	.word	0x08004a11
 80049ec:	08004a25 	.word	0x08004a25
 80049f0:	08004a25 	.word	0x08004a25
 80049f4:	08004a25 	.word	0x08004a25
 80049f8:	08004a1b 	.word	0x08004a1b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a02:	60fb      	str	r3, [r7, #12]

      break;
 8004a04:	e00f      	b.n	8004a26 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0c:	60fb      	str	r3, [r7, #12]

      break;
 8004a0e:	e00a      	b.n	8004a26 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a16:	60fb      	str	r3, [r7, #12]

      break;
 8004a18:	e005      	b.n	8004a26 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a20:	60fb      	str	r3, [r7, #12]

      break;
 8004a22:	e000      	b.n	8004a26 <HAL_TIM_ReadCapturedValue+0x8e>
    }

  default:
    break;
 8004a24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  return tmpreg;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3714      	adds	r7, #20
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bc80      	pop	{r7}
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop

08004a3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bc80      	pop	{r7}
 8004a4c:	4770      	bx	lr

08004a4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b083      	sub	sp, #12
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bc80      	pop	{r7}
 8004a5e:	4770      	bx	lr

08004a60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a68:	bf00      	nop
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bc80      	pop	{r7}
 8004a70:	4770      	bx	lr
	...

08004a74 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a2a      	ldr	r2, [pc, #168]	; (8004b34 <TIM_Base_SetConfig+0xc0>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d00b      	beq.n	8004aa8 <TIM_Base_SetConfig+0x34>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a96:	d007      	beq.n	8004aa8 <TIM_Base_SetConfig+0x34>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a27      	ldr	r2, [pc, #156]	; (8004b38 <TIM_Base_SetConfig+0xc4>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d003      	beq.n	8004aa8 <TIM_Base_SetConfig+0x34>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a26      	ldr	r2, [pc, #152]	; (8004b3c <TIM_Base_SetConfig+0xc8>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d108      	bne.n	8004aba <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a1d      	ldr	r2, [pc, #116]	; (8004b34 <TIM_Base_SetConfig+0xc0>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d00b      	beq.n	8004ada <TIM_Base_SetConfig+0x66>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ac8:	d007      	beq.n	8004ada <TIM_Base_SetConfig+0x66>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a1a      	ldr	r2, [pc, #104]	; (8004b38 <TIM_Base_SetConfig+0xc4>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d003      	beq.n	8004ada <TIM_Base_SetConfig+0x66>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a19      	ldr	r2, [pc, #100]	; (8004b3c <TIM_Base_SetConfig+0xc8>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d108      	bne.n	8004aec <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ae0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004af2:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	695b      	ldr	r3, [r3, #20]
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	689a      	ldr	r2, [r3, #8]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a07      	ldr	r2, [pc, #28]	; (8004b34 <TIM_Base_SetConfig+0xc0>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d103      	bne.n	8004b24 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	691a      	ldr	r2, [r3, #16]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	615a      	str	r2, [r3, #20]
}
 8004b2a:	bf00      	nop
 8004b2c:	3714      	adds	r7, #20
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bc80      	pop	{r7}
 8004b32:	4770      	bx	lr
 8004b34:	40012c00 	.word	0x40012c00
 8004b38:	40000400 	.word	0x40000400
 8004b3c:	40000800 	.word	0x40000800

08004b40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b087      	sub	sp, #28
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8004b52:	2300      	movs	r3, #0
 8004b54:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a1b      	ldr	r3, [r3, #32]
 8004b5a:	f023 0201 	bic.w	r2, r3, #1
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	699b      	ldr	r3, [r3, #24]
 8004b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f023 0303 	bic.w	r3, r3, #3
 8004b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f023 0302 	bic.w	r3, r3, #2
 8004b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a1c      	ldr	r2, [pc, #112]	; (8004c14 <TIM_OC1_SetConfig+0xd4>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d10c      	bne.n	8004bc2 <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	f023 0308 	bic.w	r3, r3, #8
 8004bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f023 0304 	bic.w	r3, r3, #4
 8004bc0:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a13      	ldr	r2, [pc, #76]	; (8004c14 <TIM_OC1_SetConfig+0xd4>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d111      	bne.n	8004bee <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	693a      	ldr	r2, [r7, #16]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	699b      	ldr	r3, [r3, #24]
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	693a      	ldr	r2, [r7, #16]
 8004bf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68fa      	ldr	r2, [r7, #12]
 8004bf8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	685a      	ldr	r2, [r3, #4]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	621a      	str	r2, [r3, #32]
}
 8004c08:	bf00      	nop
 8004c0a:	371c      	adds	r7, #28
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bc80      	pop	{r7}
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop
 8004c14:	40012c00 	.word	0x40012c00

08004c18 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b087      	sub	sp, #28
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004c22:	2300      	movs	r3, #0
 8004c24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004c26:	2300      	movs	r3, #0
 8004c28:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	f023 0210 	bic.w	r2, r3, #16
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	021b      	lsls	r3, r3, #8
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	f023 0320 	bic.w	r3, r3, #32
 8004c6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	011b      	lsls	r3, r3, #4
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a1d      	ldr	r2, [pc, #116]	; (8004cf4 <TIM_OC2_SetConfig+0xdc>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d10d      	bne.n	8004ca0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	011b      	lsls	r3, r3, #4
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c9e:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4a14      	ldr	r2, [pc, #80]	; (8004cf4 <TIM_OC2_SetConfig+0xdc>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d113      	bne.n	8004cd0 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004cb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	695b      	ldr	r3, [r3, #20]
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	699b      	ldr	r3, [r3, #24]
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	68fa      	ldr	r2, [r7, #12]
 8004cda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	685a      	ldr	r2, [r3, #4]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	621a      	str	r2, [r3, #32]
}
 8004cea:	bf00      	nop
 8004cec:	371c      	adds	r7, #28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bc80      	pop	{r7}
 8004cf2:	4770      	bx	lr
 8004cf4:	40012c00 	.word	0x40012c00

08004cf8 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b087      	sub	sp, #28
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004d02:	2300      	movs	r3, #0
 8004d04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004d06:	2300      	movs	r3, #0
 8004d08:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f023 0303 	bic.w	r3, r3, #3
 8004d3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	021b      	lsls	r3, r3, #8
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a1d      	ldr	r2, [pc, #116]	; (8004dd4 <TIM_OC3_SetConfig+0xdc>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d10d      	bne.n	8004d7e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	021b      	lsls	r3, r3, #8
 8004d70:	697a      	ldr	r2, [r7, #20]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d7c:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a14      	ldr	r2, [pc, #80]	; (8004dd4 <TIM_OC3_SetConfig+0xdc>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d113      	bne.n	8004dae <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	011b      	lsls	r3, r3, #4
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	011b      	lsls	r3, r3, #4
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	685a      	ldr	r2, [r3, #4]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	621a      	str	r2, [r3, #32]
}
 8004dc8:	bf00      	nop
 8004dca:	371c      	adds	r7, #28
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bc80      	pop	{r7}
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	40012c00 	.word	0x40012c00

08004dd8 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b087      	sub	sp, #28
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004de2:	2300      	movs	r3, #0
 8004de4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8004de6:	2300      	movs	r3, #0
 8004de8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8004dea:	2300      	movs	r3, #0
 8004dec:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e12:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e1a:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	021b      	lsls	r3, r3, #8
 8004e22:	693a      	ldr	r2, [r7, #16]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e2e:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	031b      	lsls	r3, r3, #12
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a0f      	ldr	r2, [pc, #60]	; (8004e7c <TIM_OC4_SetConfig+0xa4>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d109      	bne.n	8004e58 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	019b      	lsls	r3, r3, #6
 8004e52:	697a      	ldr	r2, [r7, #20]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685a      	ldr	r2, [r3, #4]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	621a      	str	r2, [r3, #32]
}
 8004e72:	bf00      	nop
 8004e74:	371c      	adds	r7, #28
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bc80      	pop	{r7}
 8004e7a:	4770      	bx	lr
 8004e7c:	40012c00 	.word	0x40012c00

08004e80 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b087      	sub	sp, #28
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	607a      	str	r2, [r7, #4]
 8004e8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004e92:	2300      	movs	r3, #0
 8004e94:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a1b      	ldr	r3, [r3, #32]
 8004e9a:	f023 0201 	bic.w	r2, r3, #1
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6a1b      	ldr	r3, [r3, #32]
 8004eac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	4a1f      	ldr	r2, [pc, #124]	; (8004f30 <TIM_TI1_SetConfig+0xb0>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d00b      	beq.n	8004ece <TIM_TI1_SetConfig+0x4e>
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ebc:	d007      	beq.n	8004ece <TIM_TI1_SetConfig+0x4e>
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	4a1c      	ldr	r2, [pc, #112]	; (8004f34 <TIM_TI1_SetConfig+0xb4>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d003      	beq.n	8004ece <TIM_TI1_SetConfig+0x4e>
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	4a1b      	ldr	r2, [pc, #108]	; (8004f38 <TIM_TI1_SetConfig+0xb8>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d101      	bne.n	8004ed2 <TIM_TI1_SetConfig+0x52>
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e000      	b.n	8004ed4 <TIM_TI1_SetConfig+0x54>
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d008      	beq.n	8004eea <TIM_TI1_SetConfig+0x6a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	f023 0303 	bic.w	r3, r3, #3
 8004ede:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	617b      	str	r3, [r7, #20]
 8004ee8:	e003      	b.n	8004ef2 <TIM_TI1_SetConfig+0x72>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	f043 0301 	orr.w	r3, r3, #1
 8004ef0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ef8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	011b      	lsls	r3, r3, #4
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	f023 030a 	bic.w	r3, r3, #10
 8004f0c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	f003 030a 	and.w	r3, r3, #10
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	697a      	ldr	r2, [r7, #20]
 8004f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	693a      	ldr	r2, [r7, #16]
 8004f24:	621a      	str	r2, [r3, #32]
}
 8004f26:	bf00      	nop
 8004f28:	371c      	adds	r7, #28
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bc80      	pop	{r7}
 8004f2e:	4770      	bx	lr
 8004f30:	40012c00 	.word	0x40012c00
 8004f34:	40000400 	.word	0x40000400
 8004f38:	40000800 	.word	0x40000800

08004f3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b087      	sub	sp, #28
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	60b9      	str	r1, [r7, #8]
 8004f46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a1b      	ldr	r3, [r3, #32]
 8004f54:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	f023 0201 	bic.w	r2, r3, #1
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f6e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	011b      	lsls	r3, r3, #4
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	f023 030a 	bic.w	r3, r3, #10
 8004f80:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8004f82:	693a      	ldr	r2, [r7, #16]
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	621a      	str	r2, [r3, #32]
}
 8004f96:	bf00      	nop
 8004f98:	371c      	adds	r7, #28
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bc80      	pop	{r7}
 8004f9e:	4770      	bx	lr

08004fa0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b087      	sub	sp, #28
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	607a      	str	r2, [r7, #4]
 8004fac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	f023 0210 	bic.w	r2, r3, #16
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	021b      	lsls	r3, r3, #8
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fe6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	031b      	lsls	r3, r3, #12
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ffa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	011b      	lsls	r3, r3, #4
 8005000:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	4313      	orrs	r3, r2
 8005008:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	693a      	ldr	r2, [r7, #16]
 8005014:	621a      	str	r2, [r3, #32]
}
 8005016:	bf00      	nop
 8005018:	371c      	adds	r7, #28
 800501a:	46bd      	mov	sp, r7
 800501c:	bc80      	pop	{r7}
 800501e:	4770      	bx	lr

08005020 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005020:	b480      	push	{r7}
 8005022:	b087      	sub	sp, #28
 8005024:	af00      	add	r7, sp, #0
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	60b9      	str	r1, [r7, #8]
 800502a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800502c:	2300      	movs	r3, #0
 800502e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005030:	2300      	movs	r3, #0
 8005032:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6a1b      	ldr	r3, [r3, #32]
 8005038:	f023 0210 	bic.w	r2, r3, #16
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	699b      	ldr	r3, [r3, #24]
 8005044:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6a1b      	ldr	r3, [r3, #32]
 800504a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005052:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	031b      	lsls	r3, r3, #12
 8005058:	697a      	ldr	r2, [r7, #20]
 800505a:	4313      	orrs	r3, r2
 800505c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005064:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	011b      	lsls	r3, r3, #4
 800506a:	693a      	ldr	r2, [r7, #16]
 800506c:	4313      	orrs	r3, r2
 800506e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	697a      	ldr	r2, [r7, #20]
 8005074:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	693a      	ldr	r2, [r7, #16]
 800507a:	621a      	str	r2, [r3, #32]
}
 800507c:	bf00      	nop
 800507e:	371c      	adds	r7, #28
 8005080:	46bd      	mov	sp, r7
 8005082:	bc80      	pop	{r7}
 8005084:	4770      	bx	lr

08005086 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005086:	b480      	push	{r7}
 8005088:	b087      	sub	sp, #28
 800508a:	af00      	add	r7, sp, #0
 800508c:	60f8      	str	r0, [r7, #12]
 800508e:	60b9      	str	r1, [r7, #8]
 8005090:	607a      	str	r2, [r7, #4]
 8005092:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005098:	2300      	movs	r3, #0
 800509a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6a1b      	ldr	r3, [r3, #32]
 80050a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6a1b      	ldr	r3, [r3, #32]
 80050b2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	f023 0303 	bic.w	r3, r3, #3
 80050ba:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	011b      	lsls	r3, r3, #4
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	697a      	ldr	r2, [r7, #20]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80050de:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	021b      	lsls	r3, r3, #8
 80050e4:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80050e8:	693a      	ldr	r2, [r7, #16]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	693a      	ldr	r2, [r7, #16]
 80050f8:	621a      	str	r2, [r3, #32]
}
 80050fa:	bf00      	nop
 80050fc:	371c      	adds	r7, #28
 80050fe:	46bd      	mov	sp, r7
 8005100:	bc80      	pop	{r7}
 8005102:	4770      	bx	lr

08005104 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005104:	b480      	push	{r7}
 8005106:	b087      	sub	sp, #28
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
 8005110:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8005112:	2300      	movs	r3, #0
 8005114:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005116:	2300      	movs	r3, #0
 8005118:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6a1b      	ldr	r3, [r3, #32]
 800511e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	69db      	ldr	r3, [r3, #28]
 800512a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005138:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	021b      	lsls	r3, r3, #8
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	4313      	orrs	r3, r2
 8005142:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800514a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	031b      	lsls	r3, r3, #12
 8005150:	b29b      	uxth	r3, r3
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	4313      	orrs	r3, r2
 8005156:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~TIM_CCER_CC4P;
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800515e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	031b      	lsls	r3, r3, #12
 8005164:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	4313      	orrs	r3, r2
 800516c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	697a      	ldr	r2, [r7, #20]
 8005172:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	693a      	ldr	r2, [r7, #16]
 8005178:	621a      	str	r2, [r3, #32]
}
 800517a:	bf00      	nop
 800517c:	371c      	adds	r7, #28
 800517e:	46bd      	mov	sp, r7
 8005180:	bc80      	pop	{r7}
 8005182:	4770      	bx	lr

08005184 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	460b      	mov	r3, r1
 800518e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8005190:	2300      	movs	r3, #0
 8005192:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051a0:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80051a2:	887b      	ldrh	r3, [r7, #2]
 80051a4:	f043 0307 	orr.w	r3, r3, #7
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	461a      	mov	r2, r3
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	609a      	str	r2, [r3, #8]
}
 80051b8:	bf00      	nop
 80051ba:	3714      	adds	r7, #20
 80051bc:	46bd      	mov	sp, r7
 80051be:	bc80      	pop	{r7}
 80051c0:	4770      	bx	lr

080051c2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b087      	sub	sp, #28
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	60f8      	str	r0, [r7, #12]
 80051ca:	60b9      	str	r1, [r7, #8]
 80051cc:	607a      	str	r2, [r7, #4]
 80051ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80051d0:	2300      	movs	r3, #0
 80051d2:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051e0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	021a      	lsls	r2, r3, #8
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	431a      	orrs	r2, r3
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	697a      	ldr	r2, [r7, #20]
 80051f8:	609a      	str	r2, [r3, #8]
}
 80051fa:	bf00      	nop
 80051fc:	371c      	adds	r7, #28
 80051fe:	46bd      	mov	sp, r7
 8005200:	bc80      	pop	{r7}
 8005202:	4770      	bx	lr

08005204 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005204:	b480      	push	{r7}
 8005206:	b087      	sub	sp, #28
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8005214:	2201      	movs	r2, #1
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	fa02 f303 	lsl.w	r3, r2, r3
 800521c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	6a1a      	ldr	r2, [r3, #32]
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	43db      	mvns	r3, r3
 8005226:	401a      	ands	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6a1a      	ldr	r2, [r3, #32]
 8005230:	6879      	ldr	r1, [r7, #4]
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	fa01 f303 	lsl.w	r3, r1, r3
 8005238:	431a      	orrs	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	621a      	str	r2, [r3, #32]
}
 800523e:	bf00      	nop
 8005240:	371c      	adds	r7, #28
 8005242:	46bd      	mov	sp, r7
 8005244:	bc80      	pop	{r7}
 8005246:	4770      	bx	lr

08005248 <HAL_TIMEx_OCN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2204      	movs	r2, #4
 8005258:	6839      	ldr	r1, [r7, #0]
 800525a:	4618      	mov	r0, r3
 800525c:	f000 f8c3 	bl	80053e6 <TIM_CCxNChannelCmd>

  /* Enable the Main Ouput */
  __HAL_TIM_MOE_ENABLE(htim);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800526e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f042 0201 	orr.w	r2, r2, #1
 800527e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3708      	adds	r7, #8
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}

0800528a <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800528a:	b480      	push	{r7}
 800528c:	b085      	sub	sp, #20
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
 8005292:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 8005294:	2300      	movs	r3, #0
 8005296:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d101      	bne.n	80052a6 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80052a2:	2302      	movs	r3, #2
 80052a4:	e044      	b.n	8005330 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2201      	movs	r2, #1
 80052aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	691b      	ldr	r3, [r3, #16]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	4313      	orrs	r3, r2
 8005300:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	4313      	orrs	r3, r2
 800530e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	4313      	orrs	r3, r2
 800531c:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68fa      	ldr	r2, [r7, #12]
 8005324:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3714      	adds	r7, #20
 8005334:	46bd      	mov	sp, r7
 8005336:	bc80      	pop	{r7}
 8005338:	4770      	bx	lr

0800533a <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800533a:	b480      	push	{r7}
 800533c:	b083      	sub	sp, #12
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
 8005342:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800534a:	2b01      	cmp	r3, #1
 800534c:	d101      	bne.n	8005352 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800534e:	2302      	movs	r3, #2
 8005350:	e032      	b.n	80053b8 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2202      	movs	r2, #2
 800535e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	685a      	ldr	r2, [r3, #4]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005370:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	6859      	ldr	r1, [r3, #4]
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	430a      	orrs	r2, r1
 8005382:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	689a      	ldr	r2, [r3, #8]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005392:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6899      	ldr	r1, [r3, #8]
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	685a      	ldr	r2, [r3, #4]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053b6:	2300      	movs	r3, #0
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	bc80      	pop	{r7}
 80053c0:	4770      	bx	lr

080053c2 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80053c2:	b480      	push	{r7}
 80053c4:	b083      	sub	sp, #12
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80053ca:	bf00      	nop
 80053cc:	370c      	adds	r7, #12
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bc80      	pop	{r7}
 80053d2:	4770      	bx	lr

080053d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bc80      	pop	{r7}
 80053e4:	4770      	bx	lr

080053e6 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState : specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80053e6:	b480      	push	{r7}
 80053e8:	b087      	sub	sp, #28
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	60f8      	str	r0, [r7, #12]
 80053ee:	60b9      	str	r1, [r7, #8]
 80053f0:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80053f2:	2300      	movs	r3, #0
 80053f4:	617b      	str	r3, [r7, #20]

  tmp = TIM_CCER_CC1NE << Channel;
 80053f6:	2204      	movs	r2, #4
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	fa02 f303 	lsl.w	r3, r2, r3
 80053fe:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6a1a      	ldr	r2, [r3, #32]
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	43db      	mvns	r3, r3
 8005408:	401a      	ands	r2, r3
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6a1a      	ldr	r2, [r3, #32]
 8005412:	6879      	ldr	r1, [r7, #4]
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	fa01 f303 	lsl.w	r3, r1, r3
 800541a:	431a      	orrs	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	621a      	str	r2, [r3, #32]
}
 8005420:	bf00      	nop
 8005422:	371c      	adds	r7, #28
 8005424:	46bd      	mov	sp, r7
 8005426:	bc80      	pop	{r7}
 8005428:	4770      	bx	lr

0800542a <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800542a:	b580      	push	{r7, lr}
 800542c:	b082      	sub	sp, #8
 800542e:	af00      	add	r7, sp, #0
 8005430:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d101      	bne.n	800543c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	e03f      	b.n	80054bc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005442:	b2db      	uxtb	r3, r3
 8005444:	2b00      	cmp	r3, #0
 8005446:	d106      	bne.n	8005456 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f001 ff0b 	bl	800726c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2224      	movs	r2, #36	; 0x24
 800545a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68da      	ldr	r2, [r3, #12]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800546c:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 f828 	bl	80054c4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	691a      	ldr	r2, [r3, #16]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005482:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	695a      	ldr	r2, [r3, #20]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005492:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68da      	ldr	r2, [r3, #12]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054a2:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2220      	movs	r2, #32
 80054ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2220      	movs	r2, #32
 80054b6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3708      	adds	r7, #8
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054c4:	b5b0      	push	{r4, r5, r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80054cc:	2300      	movs	r3, #0
 80054ce:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	691b      	ldr	r3, [r3, #16]
 80054d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	68da      	ldr	r2, [r3, #12]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	430a      	orrs	r2, r1
 80054e4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	689a      	ldr	r2, [r3, #8]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	431a      	orrs	r2, r3
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	68fa      	ldr	r2, [r7, #12]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005506:	f023 030c 	bic.w	r3, r3, #12
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	6812      	ldr	r2, [r2, #0]
 800550e:	68f9      	ldr	r1, [r7, #12]
 8005510:	430b      	orrs	r3, r1
 8005512:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	695b      	ldr	r3, [r3, #20]
 800551a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	699a      	ldr	r2, [r3, #24]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	430a      	orrs	r2, r1
 8005528:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a6f      	ldr	r2, [pc, #444]	; (80056ec <UART_SetConfig+0x228>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d16b      	bne.n	800560c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005534:	f7fe fcde 	bl	8003ef4 <HAL_RCC_GetPCLK2Freq>
 8005538:	4602      	mov	r2, r0
 800553a:	4613      	mov	r3, r2
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	4413      	add	r3, r2
 8005540:	009a      	lsls	r2, r3, #2
 8005542:	441a      	add	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	fbb2 f3f3 	udiv	r3, r2, r3
 800554e:	4a68      	ldr	r2, [pc, #416]	; (80056f0 <UART_SetConfig+0x22c>)
 8005550:	fba2 2303 	umull	r2, r3, r2, r3
 8005554:	095b      	lsrs	r3, r3, #5
 8005556:	011c      	lsls	r4, r3, #4
 8005558:	f7fe fccc 	bl	8003ef4 <HAL_RCC_GetPCLK2Freq>
 800555c:	4602      	mov	r2, r0
 800555e:	4613      	mov	r3, r2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	4413      	add	r3, r2
 8005564:	009a      	lsls	r2, r3, #2
 8005566:	441a      	add	r2, r3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	fbb2 f5f3 	udiv	r5, r2, r3
 8005572:	f7fe fcbf 	bl	8003ef4 <HAL_RCC_GetPCLK2Freq>
 8005576:	4602      	mov	r2, r0
 8005578:	4613      	mov	r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	4413      	add	r3, r2
 800557e:	009a      	lsls	r2, r3, #2
 8005580:	441a      	add	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	fbb2 f3f3 	udiv	r3, r2, r3
 800558c:	4a58      	ldr	r2, [pc, #352]	; (80056f0 <UART_SetConfig+0x22c>)
 800558e:	fba2 2303 	umull	r2, r3, r2, r3
 8005592:	095b      	lsrs	r3, r3, #5
 8005594:	2264      	movs	r2, #100	; 0x64
 8005596:	fb02 f303 	mul.w	r3, r2, r3
 800559a:	1aeb      	subs	r3, r5, r3
 800559c:	011b      	lsls	r3, r3, #4
 800559e:	3332      	adds	r3, #50	; 0x32
 80055a0:	4a53      	ldr	r2, [pc, #332]	; (80056f0 <UART_SetConfig+0x22c>)
 80055a2:	fba2 2303 	umull	r2, r3, r2, r3
 80055a6:	095b      	lsrs	r3, r3, #5
 80055a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055ac:	441c      	add	r4, r3
 80055ae:	f7fe fca1 	bl	8003ef4 <HAL_RCC_GetPCLK2Freq>
 80055b2:	4602      	mov	r2, r0
 80055b4:	4613      	mov	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	4413      	add	r3, r2
 80055ba:	009a      	lsls	r2, r3, #2
 80055bc:	441a      	add	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	fbb2 f5f3 	udiv	r5, r2, r3
 80055c8:	f7fe fc94 	bl	8003ef4 <HAL_RCC_GetPCLK2Freq>
 80055cc:	4602      	mov	r2, r0
 80055ce:	4613      	mov	r3, r2
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	4413      	add	r3, r2
 80055d4:	009a      	lsls	r2, r3, #2
 80055d6:	441a      	add	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	009b      	lsls	r3, r3, #2
 80055de:	fbb2 f3f3 	udiv	r3, r2, r3
 80055e2:	4a43      	ldr	r2, [pc, #268]	; (80056f0 <UART_SetConfig+0x22c>)
 80055e4:	fba2 2303 	umull	r2, r3, r2, r3
 80055e8:	095b      	lsrs	r3, r3, #5
 80055ea:	2264      	movs	r2, #100	; 0x64
 80055ec:	fb02 f303 	mul.w	r3, r2, r3
 80055f0:	1aeb      	subs	r3, r5, r3
 80055f2:	011b      	lsls	r3, r3, #4
 80055f4:	3332      	adds	r3, #50	; 0x32
 80055f6:	4a3e      	ldr	r2, [pc, #248]	; (80056f0 <UART_SetConfig+0x22c>)
 80055f8:	fba2 2303 	umull	r2, r3, r2, r3
 80055fc:	095b      	lsrs	r3, r3, #5
 80055fe:	f003 020f 	and.w	r2, r3, #15
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4422      	add	r2, r4
 8005608:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800560a:	e06a      	b.n	80056e2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800560c:	f7fe fc5e 	bl	8003ecc <HAL_RCC_GetPCLK1Freq>
 8005610:	4602      	mov	r2, r0
 8005612:	4613      	mov	r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	4413      	add	r3, r2
 8005618:	009a      	lsls	r2, r3, #2
 800561a:	441a      	add	r2, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	fbb2 f3f3 	udiv	r3, r2, r3
 8005626:	4a32      	ldr	r2, [pc, #200]	; (80056f0 <UART_SetConfig+0x22c>)
 8005628:	fba2 2303 	umull	r2, r3, r2, r3
 800562c:	095b      	lsrs	r3, r3, #5
 800562e:	011c      	lsls	r4, r3, #4
 8005630:	f7fe fc4c 	bl	8003ecc <HAL_RCC_GetPCLK1Freq>
 8005634:	4602      	mov	r2, r0
 8005636:	4613      	mov	r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	4413      	add	r3, r2
 800563c:	009a      	lsls	r2, r3, #2
 800563e:	441a      	add	r2, r3
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	fbb2 f5f3 	udiv	r5, r2, r3
 800564a:	f7fe fc3f 	bl	8003ecc <HAL_RCC_GetPCLK1Freq>
 800564e:	4602      	mov	r2, r0
 8005650:	4613      	mov	r3, r2
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	4413      	add	r3, r2
 8005656:	009a      	lsls	r2, r3, #2
 8005658:	441a      	add	r2, r3
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	fbb2 f3f3 	udiv	r3, r2, r3
 8005664:	4a22      	ldr	r2, [pc, #136]	; (80056f0 <UART_SetConfig+0x22c>)
 8005666:	fba2 2303 	umull	r2, r3, r2, r3
 800566a:	095b      	lsrs	r3, r3, #5
 800566c:	2264      	movs	r2, #100	; 0x64
 800566e:	fb02 f303 	mul.w	r3, r2, r3
 8005672:	1aeb      	subs	r3, r5, r3
 8005674:	011b      	lsls	r3, r3, #4
 8005676:	3332      	adds	r3, #50	; 0x32
 8005678:	4a1d      	ldr	r2, [pc, #116]	; (80056f0 <UART_SetConfig+0x22c>)
 800567a:	fba2 2303 	umull	r2, r3, r2, r3
 800567e:	095b      	lsrs	r3, r3, #5
 8005680:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005684:	441c      	add	r4, r3
 8005686:	f7fe fc21 	bl	8003ecc <HAL_RCC_GetPCLK1Freq>
 800568a:	4602      	mov	r2, r0
 800568c:	4613      	mov	r3, r2
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	4413      	add	r3, r2
 8005692:	009a      	lsls	r2, r3, #2
 8005694:	441a      	add	r2, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	fbb2 f5f3 	udiv	r5, r2, r3
 80056a0:	f7fe fc14 	bl	8003ecc <HAL_RCC_GetPCLK1Freq>
 80056a4:	4602      	mov	r2, r0
 80056a6:	4613      	mov	r3, r2
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	4413      	add	r3, r2
 80056ac:	009a      	lsls	r2, r3, #2
 80056ae:	441a      	add	r2, r3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ba:	4a0d      	ldr	r2, [pc, #52]	; (80056f0 <UART_SetConfig+0x22c>)
 80056bc:	fba2 2303 	umull	r2, r3, r2, r3
 80056c0:	095b      	lsrs	r3, r3, #5
 80056c2:	2264      	movs	r2, #100	; 0x64
 80056c4:	fb02 f303 	mul.w	r3, r2, r3
 80056c8:	1aeb      	subs	r3, r5, r3
 80056ca:	011b      	lsls	r3, r3, #4
 80056cc:	3332      	adds	r3, #50	; 0x32
 80056ce:	4a08      	ldr	r2, [pc, #32]	; (80056f0 <UART_SetConfig+0x22c>)
 80056d0:	fba2 2303 	umull	r2, r3, r2, r3
 80056d4:	095b      	lsrs	r3, r3, #5
 80056d6:	f003 020f 	and.w	r2, r3, #15
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4422      	add	r2, r4
 80056e0:	609a      	str	r2, [r3, #8]
}
 80056e2:	bf00      	nop
 80056e4:	3710      	adds	r7, #16
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bdb0      	pop	{r4, r5, r7, pc}
 80056ea:	bf00      	nop
 80056ec:	40013800 	.word	0x40013800
 80056f0:	51eb851f 	.word	0x51eb851f

080056f4 <GetPage>:
 * Some STM32F103C8 have 64 KB FLASH Memory, so I guess they have Page 0 to Page 63 only.
 */

/* FLASH_PAGE_SIZE should be able to get the size of the Page according to the controller */
static uint32_t GetPage(uint32_t Address)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  for (int indx=0; indx<128; indx++)
 80056fc:	2300      	movs	r3, #0
 80056fe:	60fb      	str	r3, [r7, #12]
 8005700:	e016      	b.n	8005730 <GetPage+0x3c>
  {
	  if((Address < (0x08000000 + (FLASH_PAGE_SIZE *(indx+1))) ) && (Address >= (0x08000000 + FLASH_PAGE_SIZE*indx)))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8005708:	3301      	adds	r3, #1
 800570a:	029b      	lsls	r3, r3, #10
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	429a      	cmp	r2, r3
 8005710:	d20b      	bcs.n	800572a <GetPage+0x36>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8005718:	029b      	lsls	r3, r3, #10
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	429a      	cmp	r2, r3
 800571e:	d304      	bcc.n	800572a <GetPage+0x36>
	  {
		  return (0x08000000 + FLASH_PAGE_SIZE*indx);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8005726:	029b      	lsls	r3, r3, #10
 8005728:	e006      	b.n	8005738 <GetPage+0x44>
  for (int indx=0; indx<128; indx++)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	3301      	adds	r3, #1
 800572e:	60fb      	str	r3, [r7, #12]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2b7f      	cmp	r3, #127	; 0x7f
 8005734:	dde5      	ble.n	8005702 <GetPage+0xe>
	  }
  }

  return 0;
 8005736:	2300      	movs	r3, #0
}
 8005738:	4618      	mov	r0, r3
 800573a:	3714      	adds	r7, #20
 800573c:	46bd      	mov	sp, r7
 800573e:	bc80      	pop	{r7}
 8005740:	4770      	bx	lr

08005742 <float2Bytes>:

uint8_t bytes_temp[4];


void float2Bytes(uint8_t * ftoa_bytes_temp,float float_variable)
{
 8005742:	b480      	push	{r7}
 8005744:	b085      	sub	sp, #20
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
 800574a:	6039      	str	r1, [r7, #0]
    union {
      float a;
      uint8_t bytes[4];
    } thing;

    thing.a = float_variable;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	60bb      	str	r3, [r7, #8]

    for (uint8_t i = 0; i < 4; i++) {
 8005750:	2300      	movs	r3, #0
 8005752:	73fb      	strb	r3, [r7, #15]
 8005754:	e00b      	b.n	800576e <float2Bytes+0x2c>
      ftoa_bytes_temp[i] = thing.bytes[i];
 8005756:	7bfa      	ldrb	r2, [r7, #15]
 8005758:	7bfb      	ldrb	r3, [r7, #15]
 800575a:	6879      	ldr	r1, [r7, #4]
 800575c:	440b      	add	r3, r1
 800575e:	3210      	adds	r2, #16
 8005760:	443a      	add	r2, r7
 8005762:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8005766:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++) {
 8005768:	7bfb      	ldrb	r3, [r7, #15]
 800576a:	3301      	adds	r3, #1
 800576c:	73fb      	strb	r3, [r7, #15]
 800576e:	7bfb      	ldrb	r3, [r7, #15]
 8005770:	2b03      	cmp	r3, #3
 8005772:	d9f0      	bls.n	8005756 <float2Bytes+0x14>
    }

}
 8005774:	bf00      	nop
 8005776:	bf00      	nop
 8005778:	3714      	adds	r7, #20
 800577a:	46bd      	mov	sp, r7
 800577c:	bc80      	pop	{r7}
 800577e:	4770      	bx	lr

08005780 <Bytes2float>:

float Bytes2float(uint8_t * ftoa_bytes_temp)
{
 8005780:	b480      	push	{r7}
 8005782:	b087      	sub	sp, #28
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
    union {
      float a;
      uint8_t bytes[4];
    } thing;

    for (uint8_t i = 0; i < 4; i++) {
 8005788:	2300      	movs	r3, #0
 800578a:	75fb      	strb	r3, [r7, #23]
 800578c:	e00b      	b.n	80057a6 <Bytes2float+0x26>
    	thing.bytes[i] = ftoa_bytes_temp[i];
 800578e:	7dfb      	ldrb	r3, [r7, #23]
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	441a      	add	r2, r3
 8005794:	7dfb      	ldrb	r3, [r7, #23]
 8005796:	7812      	ldrb	r2, [r2, #0]
 8005798:	3318      	adds	r3, #24
 800579a:	443b      	add	r3, r7
 800579c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (uint8_t i = 0; i < 4; i++) {
 80057a0:	7dfb      	ldrb	r3, [r7, #23]
 80057a2:	3301      	adds	r3, #1
 80057a4:	75fb      	strb	r3, [r7, #23]
 80057a6:	7dfb      	ldrb	r3, [r7, #23]
 80057a8:	2b03      	cmp	r3, #3
 80057aa:	d9f0      	bls.n	800578e <Bytes2float+0xe>
    }

   float float_variable =  thing.a;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	613b      	str	r3, [r7, #16]
   return float_variable;
 80057b0:	693b      	ldr	r3, [r7, #16]
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	371c      	adds	r7, #28
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bc80      	pop	{r7}
 80057ba:	4770      	bx	lr

080057bc <Flash_Write_Data>:

uint32_t Flash_Write_Data (uint32_t StartPageAddress, uint32_t *Data, uint16_t numberofwords)
{
 80057bc:	b5b0      	push	{r4, r5, r7, lr}
 80057be:	b08a      	sub	sp, #40	; 0x28
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	4613      	mov	r3, r2
 80057c8:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar=0;
 80057ca:	2300      	movs	r3, #0
 80057cc:	627b      	str	r3, [r7, #36]	; 0x24

	  /* Unlock the Flash to enable the flash control register access *************/
	   HAL_FLASH_Unlock();
 80057ce:	f7fd fc5d 	bl	800308c <HAL_FLASH_Unlock>

	   /* Erase the user Flash area*/

	  uint32_t StartPage = GetPage(StartPageAddress);
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f7ff ff8e 	bl	80056f4 <GetPage>
 80057d8:	6238      	str	r0, [r7, #32]
	  uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 80057da:	88fb      	ldrh	r3, [r7, #6]
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	461a      	mov	r2, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	4413      	add	r3, r2
 80057e4:	61fb      	str	r3, [r7, #28]
	  uint32_t EndPage = GetPage(EndPageAdress);
 80057e6:	69f8      	ldr	r0, [r7, #28]
 80057e8:	f7ff ff84 	bl	80056f4 <GetPage>
 80057ec:	61b8      	str	r0, [r7, #24]

	   /* Fill EraseInit structure*/
	   EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 80057ee:	4b20      	ldr	r3, [pc, #128]	; (8005870 <Flash_Write_Data+0xb4>)
 80057f0:	2200      	movs	r2, #0
 80057f2:	601a      	str	r2, [r3, #0]
	   EraseInitStruct.PageAddress = StartPage;
 80057f4:	4a1e      	ldr	r2, [pc, #120]	; (8005870 <Flash_Write_Data+0xb4>)
 80057f6:	6a3b      	ldr	r3, [r7, #32]
 80057f8:	6093      	str	r3, [r2, #8]
	   EraseInitStruct.NbPages     = ((EndPage - StartPage)/FLASH_PAGE_SIZE) +1;
 80057fa:	69ba      	ldr	r2, [r7, #24]
 80057fc:	6a3b      	ldr	r3, [r7, #32]
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	0a9b      	lsrs	r3, r3, #10
 8005802:	3301      	adds	r3, #1
 8005804:	4a1a      	ldr	r2, [pc, #104]	; (8005870 <Flash_Write_Data+0xb4>)
 8005806:	60d3      	str	r3, [r2, #12]

	   if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8005808:	f107 0314 	add.w	r3, r7, #20
 800580c:	4619      	mov	r1, r3
 800580e:	4818      	ldr	r0, [pc, #96]	; (8005870 <Flash_Write_Data+0xb4>)
 8005810:	f7fd fd24 	bl	800325c <HAL_FLASHEx_Erase>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d01f      	beq.n	800585a <Flash_Write_Data+0x9e>
	   {
	     /*Error occurred while page erase.*/
		  return HAL_FLASH_GetError ();
 800581a:	f7fd fc63 	bl	80030e4 <HAL_FLASH_GetError>
 800581e:	4603      	mov	r3, r0
 8005820:	e022      	b.n	8005868 <Flash_Write_Data+0xac>

	   /* Program the user Flash area word by word*/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, Data[sofar]) == HAL_OK)
 8005822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	68ba      	ldr	r2, [r7, #8]
 8005828:	4413      	add	r3, r2
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2200      	movs	r2, #0
 800582e:	461c      	mov	r4, r3
 8005830:	4615      	mov	r5, r2
 8005832:	4622      	mov	r2, r4
 8005834:	462b      	mov	r3, r5
 8005836:	68f9      	ldr	r1, [r7, #12]
 8005838:	2002      	movs	r0, #2
 800583a:	f7fd fbb7 	bl	8002fac <HAL_FLASH_Program>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d106      	bne.n	8005852 <Flash_Write_Data+0x96>
	     {
	    	 StartPageAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	3304      	adds	r3, #4
 8005848:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 800584a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800584c:	3301      	adds	r3, #1
 800584e:	627b      	str	r3, [r7, #36]	; 0x24
 8005850:	e003      	b.n	800585a <Flash_Write_Data+0x9e>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8005852:	f7fd fc47 	bl	80030e4 <HAL_FLASH_GetError>
 8005856:	4603      	mov	r3, r0
 8005858:	e006      	b.n	8005868 <Flash_Write_Data+0xac>
	   while (sofar<numberofwords)
 800585a:	88fb      	ldrh	r3, [r7, #6]
 800585c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800585e:	429a      	cmp	r2, r3
 8005860:	dbdf      	blt.n	8005822 <Flash_Write_Data+0x66>
	     }
	   }

	   /* Lock the Flash to disable the flash control register access (recommended
	      to protect the FLASH memory against possible unwanted operation) *********/
	   HAL_FLASH_Lock();
 8005862:	f7fd fc2f 	bl	80030c4 <HAL_FLASH_Lock>

	   return 0;
 8005866:	2300      	movs	r3, #0
}
 8005868:	4618      	mov	r0, r3
 800586a:	3728      	adds	r7, #40	; 0x28
 800586c:	46bd      	mov	sp, r7
 800586e:	bdb0      	pop	{r4, r5, r7, pc}
 8005870:	20000084 	.word	0x20000084

08005874 <Flash_Read_Data>:


void Flash_Read_Data (uint32_t StartPageAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	4613      	mov	r3, r2
 8005880:	80fb      	strh	r3, [r7, #6]
	while (1)
	{

		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	601a      	str	r2, [r3, #0]
		StartPageAddress += 4;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	3304      	adds	r3, #4
 800588e:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	3304      	adds	r3, #4
 8005894:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 8005896:	88fb      	ldrh	r3, [r7, #6]
 8005898:	1e5a      	subs	r2, r3, #1
 800589a:	80fa      	strh	r2, [r7, #6]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d000      	beq.n	80058a2 <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 80058a0:	e7ef      	b.n	8005882 <Flash_Read_Data+0xe>
		if (!(numberofwords--)) break;
 80058a2:	bf00      	nop
	}
}
 80058a4:	bf00      	nop
 80058a6:	3714      	adds	r7, #20
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bc80      	pop	{r7}
 80058ac:	4770      	bx	lr
	...

080058b0 <Flash_Write_NUM>:
	}
}


void Flash_Write_NUM (uint32_t StartSectorAddress, float Num)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b082      	sub	sp, #8
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]

	float2Bytes(bytes_temp, Num);
 80058ba:	6839      	ldr	r1, [r7, #0]
 80058bc:	4805      	ldr	r0, [pc, #20]	; (80058d4 <Flash_Write_NUM+0x24>)
 80058be:	f7ff ff40 	bl	8005742 <float2Bytes>

	Flash_Write_Data (StartSectorAddress, (uint32_t *)bytes_temp, 1);
 80058c2:	2201      	movs	r2, #1
 80058c4:	4903      	ldr	r1, [pc, #12]	; (80058d4 <Flash_Write_NUM+0x24>)
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7ff ff78 	bl	80057bc <Flash_Write_Data>
}
 80058cc:	bf00      	nop
 80058ce:	3708      	adds	r7, #8
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	20000080 	.word	0x20000080

080058d8 <Flash_Read_NUM>:


float Flash_Read_NUM (uint32_t StartSectorAddress)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
	uint8_t buffer[4];
	float value;

	Flash_Read_Data(StartSectorAddress, (uint32_t *)buffer, 1);
 80058e0:	f107 0308 	add.w	r3, r7, #8
 80058e4:	2201      	movs	r2, #1
 80058e6:	4619      	mov	r1, r3
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f7ff ffc3 	bl	8005874 <Flash_Read_Data>
	value = Bytes2float(buffer);
 80058ee:	f107 0308 	add.w	r3, r7, #8
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7ff ff44 	bl	8005780 <Bytes2float>
 80058f8:	60f8      	str	r0, [r7, #12]
	return value;
 80058fa:	68fb      	ldr	r3, [r7, #12]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800590a:	4b3b      	ldr	r3, [pc, #236]	; (80059f8 <MX_ADC1_Init+0xf4>)
 800590c:	4a3b      	ldr	r2, [pc, #236]	; (80059fc <MX_ADC1_Init+0xf8>)
 800590e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005910:	4b39      	ldr	r3, [pc, #228]	; (80059f8 <MX_ADC1_Init+0xf4>)
 8005912:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005916:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005918:	4b37      	ldr	r3, [pc, #220]	; (80059f8 <MX_ADC1_Init+0xf4>)
 800591a:	2201      	movs	r2, #1
 800591c:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800591e:	4b36      	ldr	r3, [pc, #216]	; (80059f8 <MX_ADC1_Init+0xf4>)
 8005920:	2200      	movs	r2, #0
 8005922:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005924:	4b34      	ldr	r3, [pc, #208]	; (80059f8 <MX_ADC1_Init+0xf4>)
 8005926:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800592a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800592c:	4b32      	ldr	r3, [pc, #200]	; (80059f8 <MX_ADC1_Init+0xf4>)
 800592e:	2200      	movs	r2, #0
 8005930:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 8005932:	4b31      	ldr	r3, [pc, #196]	; (80059f8 <MX_ADC1_Init+0xf4>)
 8005934:	2205      	movs	r2, #5
 8005936:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005938:	482f      	ldr	r0, [pc, #188]	; (80059f8 <MX_ADC1_Init+0xf4>)
 800593a:	f7fb fcf1 	bl	8001320 <HAL_ADC_Init>
 800593e:	4603      	mov	r3, r0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d003      	beq.n	800594c <MX_ADC1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005944:	2145      	movs	r1, #69	; 0x45
 8005946:	482e      	ldr	r0, [pc, #184]	; (8005a00 <MX_ADC1_Init+0xfc>)
 8005948:	f000 ff56 	bl	80067f8 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_0;
 800594c:	2300      	movs	r3, #0
 800594e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005950:	2301      	movs	r3, #1
 8005952:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005954:	2300      	movs	r3, #0
 8005956:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005958:	1d3b      	adds	r3, r7, #4
 800595a:	4619      	mov	r1, r3
 800595c:	4826      	ldr	r0, [pc, #152]	; (80059f8 <MX_ADC1_Init+0xf4>)
 800595e:	f7fb feb1 	bl	80016c4 <HAL_ADC_ConfigChannel>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d003      	beq.n	8005970 <MX_ADC1_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005968:	214f      	movs	r1, #79	; 0x4f
 800596a:	4825      	ldr	r0, [pc, #148]	; (8005a00 <MX_ADC1_Init+0xfc>)
 800596c:	f000 ff44 	bl	80067f8 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 8005970:	2301      	movs	r3, #1
 8005972:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005974:	2302      	movs	r3, #2
 8005976:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005978:	1d3b      	adds	r3, r7, #4
 800597a:	4619      	mov	r1, r3
 800597c:	481e      	ldr	r0, [pc, #120]	; (80059f8 <MX_ADC1_Init+0xf4>)
 800597e:	f7fb fea1 	bl	80016c4 <HAL_ADC_ConfigChannel>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d003      	beq.n	8005990 <MX_ADC1_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005988:	2158      	movs	r1, #88	; 0x58
 800598a:	481d      	ldr	r0, [pc, #116]	; (8005a00 <MX_ADC1_Init+0xfc>)
 800598c:	f000 ff34 	bl	80067f8 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 8005990:	2304      	movs	r3, #4
 8005992:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005994:	2303      	movs	r3, #3
 8005996:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005998:	1d3b      	adds	r3, r7, #4
 800599a:	4619      	mov	r1, r3
 800599c:	4816      	ldr	r0, [pc, #88]	; (80059f8 <MX_ADC1_Init+0xf4>)
 800599e:	f7fb fe91 	bl	80016c4 <HAL_ADC_ConfigChannel>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d003      	beq.n	80059b0 <MX_ADC1_Init+0xac>
  {
    _Error_Handler(__FILE__, __LINE__);
 80059a8:	2161      	movs	r1, #97	; 0x61
 80059aa:	4815      	ldr	r0, [pc, #84]	; (8005a00 <MX_ADC1_Init+0xfc>)
 80059ac:	f000 ff24 	bl	80067f8 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_5;
 80059b0:	2305      	movs	r3, #5
 80059b2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80059b4:	2304      	movs	r3, #4
 80059b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80059b8:	1d3b      	adds	r3, r7, #4
 80059ba:	4619      	mov	r1, r3
 80059bc:	480e      	ldr	r0, [pc, #56]	; (80059f8 <MX_ADC1_Init+0xf4>)
 80059be:	f7fb fe81 	bl	80016c4 <HAL_ADC_ConfigChannel>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d003      	beq.n	80059d0 <MX_ADC1_Init+0xcc>
  {
    _Error_Handler(__FILE__, __LINE__);
 80059c8:	216a      	movs	r1, #106	; 0x6a
 80059ca:	480d      	ldr	r0, [pc, #52]	; (8005a00 <MX_ADC1_Init+0xfc>)
 80059cc:	f000 ff14 	bl	80067f8 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 80059d0:	230a      	movs	r3, #10
 80059d2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80059d4:	2305      	movs	r3, #5
 80059d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80059d8:	1d3b      	adds	r3, r7, #4
 80059da:	4619      	mov	r1, r3
 80059dc:	4806      	ldr	r0, [pc, #24]	; (80059f8 <MX_ADC1_Init+0xf4>)
 80059de:	f7fb fe71 	bl	80016c4 <HAL_ADC_ConfigChannel>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d003      	beq.n	80059f0 <MX_ADC1_Init+0xec>
  {
    _Error_Handler(__FILE__, __LINE__);
 80059e8:	2173      	movs	r1, #115	; 0x73
 80059ea:	4805      	ldr	r0, [pc, #20]	; (8005a00 <MX_ADC1_Init+0xfc>)
 80059ec:	f000 ff04 	bl	80067f8 <_Error_Handler>
  }

}
 80059f0:	bf00      	nop
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	20000094 	.word	0x20000094
 80059fc:	40012400 	.word	0x40012400
 8005a00:	080074d8 	.word	0x080074d8

08005a04 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b088      	sub	sp, #32
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a28      	ldr	r2, [pc, #160]	; (8005ab4 <HAL_ADC_MspInit+0xb0>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d149      	bne.n	8005aaa <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005a16:	4b28      	ldr	r3, [pc, #160]	; (8005ab8 <HAL_ADC_MspInit+0xb4>)
 8005a18:	699b      	ldr	r3, [r3, #24]
 8005a1a:	4a27      	ldr	r2, [pc, #156]	; (8005ab8 <HAL_ADC_MspInit+0xb4>)
 8005a1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a20:	6193      	str	r3, [r2, #24]
 8005a22:	4b25      	ldr	r3, [pc, #148]	; (8005ab8 <HAL_ADC_MspInit+0xb4>)
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a2a:	60fb      	str	r3, [r7, #12]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a32:	2303      	movs	r3, #3
 8005a34:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a36:	f107 0310 	add.w	r3, r7, #16
 8005a3a:	4619      	mov	r1, r3
 8005a3c:	481f      	ldr	r0, [pc, #124]	; (8005abc <HAL_ADC_MspInit+0xb8>)
 8005a3e:	f7fd fcb5 	bl	80033ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8005a42:	2333      	movs	r3, #51	; 0x33
 8005a44:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a46:	2303      	movs	r3, #3
 8005a48:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a4a:	f107 0310 	add.w	r3, r7, #16
 8005a4e:	4619      	mov	r1, r3
 8005a50:	481b      	ldr	r0, [pc, #108]	; (8005ac0 <HAL_ADC_MspInit+0xbc>)
 8005a52:	f7fd fcab 	bl	80033ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8005a56:	4b1b      	ldr	r3, [pc, #108]	; (8005ac4 <HAL_ADC_MspInit+0xc0>)
 8005a58:	4a1b      	ldr	r2, [pc, #108]	; (8005ac8 <HAL_ADC_MspInit+0xc4>)
 8005a5a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005a5c:	4b19      	ldr	r3, [pc, #100]	; (8005ac4 <HAL_ADC_MspInit+0xc0>)
 8005a5e:	2200      	movs	r2, #0
 8005a60:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a62:	4b18      	ldr	r3, [pc, #96]	; (8005ac4 <HAL_ADC_MspInit+0xc0>)
 8005a64:	2200      	movs	r2, #0
 8005a66:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005a68:	4b16      	ldr	r3, [pc, #88]	; (8005ac4 <HAL_ADC_MspInit+0xc0>)
 8005a6a:	2280      	movs	r2, #128	; 0x80
 8005a6c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005a6e:	4b15      	ldr	r3, [pc, #84]	; (8005ac4 <HAL_ADC_MspInit+0xc0>)
 8005a70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a74:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005a76:	4b13      	ldr	r3, [pc, #76]	; (8005ac4 <HAL_ADC_MspInit+0xc0>)
 8005a78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a7c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005a7e:	4b11      	ldr	r3, [pc, #68]	; (8005ac4 <HAL_ADC_MspInit+0xc0>)
 8005a80:	2220      	movs	r2, #32
 8005a82:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005a84:	4b0f      	ldr	r3, [pc, #60]	; (8005ac4 <HAL_ADC_MspInit+0xc0>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005a8a:	480e      	ldr	r0, [pc, #56]	; (8005ac4 <HAL_ADC_MspInit+0xc0>)
 8005a8c:	f7fd f894 	bl	8002bb8 <HAL_DMA_Init>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <HAL_ADC_MspInit+0x9a>
    {
      _Error_Handler(__FILE__, __LINE__);
 8005a96:	219f      	movs	r1, #159	; 0x9f
 8005a98:	480c      	ldr	r0, [pc, #48]	; (8005acc <HAL_ADC_MspInit+0xc8>)
 8005a9a:	f000 fead 	bl	80067f8 <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a08      	ldr	r2, [pc, #32]	; (8005ac4 <HAL_ADC_MspInit+0xc0>)
 8005aa2:	621a      	str	r2, [r3, #32]
 8005aa4:	4a07      	ldr	r2, [pc, #28]	; (8005ac4 <HAL_ADC_MspInit+0xc0>)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005aaa:	bf00      	nop
 8005aac:	3720      	adds	r7, #32
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	40012400 	.word	0x40012400
 8005ab8:	40021000 	.word	0x40021000
 8005abc:	40011000 	.word	0x40011000
 8005ac0:	40010800 	.word	0x40010800
 8005ac4:	200000c4 	.word	0x200000c4
 8005ac8:	40020008 	.word	0x40020008
 8005acc:	080074d8 	.word	0x080074d8

08005ad0 <is_blue_button_pressed>:
/* Programs ------------------------------------------------------------------*/

/*
 * Verifie si le user button bleu est appuyé
 */
int is_blue_button_pressed(){
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	af00      	add	r7, sp, #0
	return (!HAL_GPIO_ReadPin(GPIOC, pin_blue_user_button));
 8005ad4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005ad8:	4805      	ldr	r0, [pc, #20]	; (8005af0 <is_blue_button_pressed+0x20>)
 8005ada:	f7fd fdef 	bl	80036bc <HAL_GPIO_ReadPin>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	bf0c      	ite	eq
 8005ae4:	2301      	moveq	r3, #1
 8005ae6:	2300      	movne	r3, #0
 8005ae8:	b2db      	uxtb	r3, r3
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	40011000 	.word	0x40011000

08005af4 <calibrate>:

/*
 *	Performe la calibration du module de direction (action moteur, recuperation valeur capteur)
 */
void calibrate(void){
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b08c      	sub	sp, #48	; 0x30
 8005af8:	af00      	add	r7, sp, #0
	int right_ok = 0;
 8005afa:	2300      	movs	r3, #0
 8005afc:	61bb      	str	r3, [r7, #24]
	int left_ok = 0;
 8005afe:	2300      	movs	r3, #0
 8005b00:	617b      	str	r3, [r7, #20]
	int centre_ok = 0;
 8005b02:	2300      	movs	r3, #0
 8005b04:	62fb      	str	r3, [r7, #44]	; 0x2c

	float capt_L = 0.0;
 8005b06:	f04f 0300 	mov.w	r3, #0
 8005b0a:	62bb      	str	r3, [r7, #40]	; 0x28
	float capt_R = 0.0;
 8005b0c:	f04f 0300 	mov.w	r3, #0
 8005b10:	627b      	str	r3, [r7, #36]	; 0x24
	float capt_C = 0.0;
 8005b12:	f04f 0300 	mov.w	r3, #0
 8005b16:	623b      	str	r3, [r7, #32]

	float coef_a;
	float coef_b;

	car_control(DISABLED, DISABLED, DISABLED);	//Stop the car
 8005b18:	f04f 32ff 	mov.w	r2, #4294967295
 8005b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8005b20:	f04f 30ff 	mov.w	r0, #4294967295
 8005b24:	f000 fa36 	bl	8005f94 <car_control>

	uint8_t dataCalibration[8] = {CALIBRATION_IN_PROGRESS, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8005b28:	4a60      	ldr	r2, [pc, #384]	; (8005cac <calibrate+0x1b8>)
 8005b2a:	463b      	mov	r3, r7
 8005b2c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005b30:	e883 0003 	stmia.w	r3, {r0, r1}
	CAN_Send(dataCalibration, CAN_ID_CALIBRATION_MODE);	//Indicate that calibration is in progress (to raspberry)
 8005b34:	463b      	mov	r3, r7
 8005b36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f000 f982 	bl	8005e44 <CAN_Send>

	if (!right_ok){
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d110      	bne.n	8005b68 <calibrate+0x74>
		right_ok = 1;
 8005b46:	2301      	movs	r3, #1
 8005b48:	61bb      	str	r3, [r7, #24]
		steering_set_speed(GPIO_PIN_SET, RIGHT_MAX_SPEED_STEERING);
 8005b4a:	215a      	movs	r1, #90	; 0x5a
 8005b4c:	2001      	movs	r0, #1
 8005b4e:	f000 fe6b 	bl	8006828 <steering_set_speed>
		HAL_Delay(7000);
 8005b52:	f641 3058 	movw	r0, #7000	; 0x1b58
 8005b56:	f7fb fbc5 	bl	80012e4 <HAL_Delay>
		capt_R = ADCBUF[1];
 8005b5a:	4b55      	ldr	r3, [pc, #340]	; (8005cb0 <calibrate+0x1bc>)
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7fa ffb2 	bl	8000ac8 <__aeabi_ui2f>
 8005b64:	4603      	mov	r3, r0
 8005b66:	627b      	str	r3, [r7, #36]	; 0x24
	}
	if (!left_ok){
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d110      	bne.n	8005b90 <calibrate+0x9c>
		left_ok = 1;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	617b      	str	r3, [r7, #20]
		steering_set_speed(GPIO_PIN_SET, LEFT_MAX_SPEED_STEERING);
 8005b72:	210a      	movs	r1, #10
 8005b74:	2001      	movs	r0, #1
 8005b76:	f000 fe57 	bl	8006828 <steering_set_speed>
		HAL_Delay(7000);
 8005b7a:	f641 3058 	movw	r0, #7000	; 0x1b58
 8005b7e:	f7fb fbb1 	bl	80012e4 <HAL_Delay>
		capt_L = ADCBUF[1];
 8005b82:	4b4b      	ldr	r3, [pc, #300]	; (8005cb0 <calibrate+0x1bc>)
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7fa ff9e 	bl	8000ac8 <__aeabi_ui2f>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	62bb      	str	r3, [r7, #40]	; 0x28
	}
	if (!centre_ok){
 8005b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d117      	bne.n	8005bc6 <calibrate+0xd2>
		dataCalibration[1] = CALIBRATION_USER_NEED;
 8005b96:	2301      	movs	r3, #1
 8005b98:	707b      	strb	r3, [r7, #1]
		CAN_Send(dataCalibration, CAN_ID_CALIBRATION_MODE);	//Indicate that calibration need user action (to raspberry)
 8005b9a:	463b      	mov	r3, r7
 8005b9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f000 f94f 	bl	8005e44 <CAN_Send>

		while (1){
			steering_move_with_button();
 8005ba6:	f000 fee1 	bl	800696c <steering_move_with_button>
			if (is_blue_button_pressed()){
 8005baa:	f7ff ff91 	bl	8005ad0 <is_blue_button_pressed>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d0f8      	beq.n	8005ba6 <calibrate+0xb2>
				centre_ok = 1;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
				capt_C = ADCBUF[1];
 8005bb8:	4b3d      	ldr	r3, [pc, #244]	; (8005cb0 <calibrate+0x1bc>)
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f7fa ff83 	bl	8000ac8 <__aeabi_ui2f>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	623b      	str	r3, [r7, #32]
			}
		}
	}


	if (centre_ok){
 8005bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d06b      	beq.n	8005ca4 <calibrate+0x1b0>
		int LC = abs(capt_L-capt_C);
 8005bcc:	6a39      	ldr	r1, [r7, #32]
 8005bce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bd0:	f7fa fec8 	bl	8000964 <__aeabi_fsub>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7fb f994 	bl	8000f04 <__aeabi_f2iz>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	bfb8      	it	lt
 8005be2:	425b      	neglt	r3, r3
 8005be4:	613b      	str	r3, [r7, #16]
		int RC = abs(capt_C-capt_R);
 8005be6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005be8:	6a38      	ldr	r0, [r7, #32]
 8005bea:	f7fa febb 	bl	8000964 <__aeabi_fsub>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f7fb f987 	bl	8000f04 <__aeabi_f2iz>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	bfb8      	it	lt
 8005bfc:	425b      	neglt	r3, r3
 8005bfe:	60fb      	str	r3, [r7, #12]

		if (LC<RC){
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	da0b      	bge.n	8005c20 <calibrate+0x12c>
			coef_a = (ANGLE_CENTER_VALUE-ANGLE_LEFT_VALUE)/(capt_C-capt_L);
 8005c08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c0a:	6a38      	ldr	r0, [r7, #32]
 8005c0c:	f7fa feaa 	bl	8000964 <__aeabi_fsub>
 8005c10:	4603      	mov	r3, r0
 8005c12:	4619      	mov	r1, r3
 8005c14:	4827      	ldr	r0, [pc, #156]	; (8005cb4 <calibrate+0x1c0>)
 8005c16:	f7fb f863 	bl	8000ce0 <__aeabi_fdiv>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	61fb      	str	r3, [r7, #28]
 8005c1e:	e00a      	b.n	8005c36 <calibrate+0x142>
		}else{
			coef_a = (ANGLE_CENTER_VALUE-ANGLE_RIGHT_VALUE)/(capt_C-capt_R);
 8005c20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c22:	6a38      	ldr	r0, [r7, #32]
 8005c24:	f7fa fe9e 	bl	8000964 <__aeabi_fsub>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	4822      	ldr	r0, [pc, #136]	; (8005cb8 <calibrate+0x1c4>)
 8005c2e:	f7fb f857 	bl	8000ce0 <__aeabi_fdiv>
 8005c32:	4603      	mov	r3, r0
 8005c34:	61fb      	str	r3, [r7, #28]
		}

		coef_b = ANGLE_CENTER_VALUE - coef_a*capt_C;
 8005c36:	6a39      	ldr	r1, [r7, #32]
 8005c38:	69f8      	ldr	r0, [r7, #28]
 8005c3a:	f7fa ff9d 	bl	8000b78 <__aeabi_fmul>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	4619      	mov	r1, r3
 8005c42:	481c      	ldr	r0, [pc, #112]	; (8005cb4 <calibrate+0x1c0>)
 8005c44:	f7fa fe8e 	bl	8000964 <__aeabi_fsub>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	60bb      	str	r3, [r7, #8]

		Flash_Write_NUM(STEERING_CALIBRATION_A_ADDR, coef_a);
 8005c4c:	69f9      	ldr	r1, [r7, #28]
 8005c4e:	481b      	ldr	r0, [pc, #108]	; (8005cbc <calibrate+0x1c8>)
 8005c50:	f7ff fe2e 	bl	80058b0 <Flash_Write_NUM>
		Flash_Write_NUM(STEERING_CALIBRATION_B_ADDR, coef_b);
 8005c54:	68b9      	ldr	r1, [r7, #8]
 8005c56:	481a      	ldr	r0, [pc, #104]	; (8005cc0 <calibrate+0x1cc>)
 8005c58:	f7ff fe2a 	bl	80058b0 <Flash_Write_NUM>


		need_read_calibration = 1;  //Indicate that steering calibration values has changed
 8005c5c:	4b19      	ldr	r3, [pc, #100]	; (8005cc4 <calibrate+0x1d0>)
 8005c5e:	2201      	movs	r2, #1
 8005c60:	601a      	str	r2, [r3, #0]

		//Ckeck if Flash_write succeeded
		if (Flash_Read_NUM(STEERING_CALIBRATION_A_ADDR) == coef_a
 8005c62:	4816      	ldr	r0, [pc, #88]	; (8005cbc <calibrate+0x1c8>)
 8005c64:	f7ff fe38 	bl	80058d8 <Flash_Read_NUM>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	69f8      	ldr	r0, [r7, #28]
 8005c6e:	f7fb f917 	bl	8000ea0 <__aeabi_fcmpeq>
 8005c72:	4603      	mov	r3, r0
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00d      	beq.n	8005c94 <calibrate+0x1a0>
			&& Flash_Read_NUM(STEERING_CALIBRATION_B_ADDR) == coef_b)
 8005c78:	4811      	ldr	r0, [pc, #68]	; (8005cc0 <calibrate+0x1cc>)
 8005c7a:	f7ff fe2d 	bl	80058d8 <Flash_Read_NUM>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	4619      	mov	r1, r3
 8005c82:	68b8      	ldr	r0, [r7, #8]
 8005c84:	f7fb f90c 	bl	8000ea0 <__aeabi_fcmpeq>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d002      	beq.n	8005c94 <calibrate+0x1a0>
		{
			dataCalibration[0] = CALIBRATION_SUCCESS;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	703b      	strb	r3, [r7, #0]
 8005c92:	e001      	b.n	8005c98 <calibrate+0x1a4>

		}else{
			dataCalibration[0] = CALIBRATION_FAIL;
 8005c94:	2304      	movs	r3, #4
 8005c96:	703b      	strb	r3, [r7, #0]
		}


		CAN_Send(dataCalibration, CAN_ID_CALIBRATION_MODE);	//Indicate calibration status (success/fail) (to raspberry)
 8005c98:	463b      	mov	r3, r7
 8005c9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f000 f8d0 	bl	8005e44 <CAN_Send>

	}

}
 8005ca4:	bf00      	nop
 8005ca6:	3730      	adds	r7, #48	; 0x30
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	080074e8 	.word	0x080074e8
 8005cb0:	20000150 	.word	0x20000150
 8005cb4:	42c80000 	.word	0x42c80000
 8005cb8:	c2c80000 	.word	0xc2c80000
 8005cbc:	0800a100 	.word	0x0800a100
 8005cc0:	0800b100 	.word	0x0800b100
 8005cc4:	20000038 	.word	0x20000038

08005cc8 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	af00      	add	r7, sp, #0
  hcan.Instance = CAN1;
 8005ccc:	4b1d      	ldr	r3, [pc, #116]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005cce:	4a1e      	ldr	r2, [pc, #120]	; (8005d48 <MX_CAN_Init+0x80>)
 8005cd0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 8005cd2:	4b1c      	ldr	r3, [pc, #112]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005cd4:	2208      	movs	r2, #8
 8005cd6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8005cd8:	4b1a      	ldr	r3, [pc, #104]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005cda:	2200      	movs	r2, #0
 8005cdc:	609a      	str	r2, [r3, #8]
  hcan.Init.SJW = CAN_SJW_1TQ;
 8005cde:	4b19      	ldr	r3, [pc, #100]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	60da      	str	r2, [r3, #12]
  hcan.Init.BS1 = CAN_BS1_7TQ;
 8005ce4:	4b17      	ldr	r3, [pc, #92]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005ce6:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8005cea:	611a      	str	r2, [r3, #16]
  hcan.Init.BS2 = CAN_BS2_2TQ;
 8005cec:	4b15      	ldr	r3, [pc, #84]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005cee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005cf2:	615a      	str	r2, [r3, #20]
  hcan.Init.TTCM = DISABLE;
 8005cf4:	4b13      	ldr	r3, [pc, #76]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	619a      	str	r2, [r3, #24]
  hcan.Init.ABOM = DISABLE;
 8005cfa:	4b12      	ldr	r3, [pc, #72]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	61da      	str	r2, [r3, #28]
  hcan.Init.AWUM = DISABLE;
 8005d00:	4b10      	ldr	r3, [pc, #64]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	621a      	str	r2, [r3, #32]
  hcan.Init.NART = DISABLE;
 8005d06:	4b0f      	ldr	r3, [pc, #60]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005d08:	2200      	movs	r2, #0
 8005d0a:	625a      	str	r2, [r3, #36]	; 0x24
  hcan.Init.RFLM = DISABLE;
 8005d0c:	4b0d      	ldr	r3, [pc, #52]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005d0e:	2200      	movs	r2, #0
 8005d10:	629a      	str	r2, [r3, #40]	; 0x28
  hcan.Init.TXFP = DISABLE;
 8005d12:	4b0c      	ldr	r3, [pc, #48]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005d14:	2200      	movs	r2, #0
 8005d16:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8005d18:	480a      	ldr	r0, [pc, #40]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005d1a:	f7fb febd 	bl	8001a98 <HAL_CAN_Init>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d003      	beq.n	8005d2c <MX_CAN_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005d24:	214e      	movs	r1, #78	; 0x4e
 8005d26:	4809      	ldr	r0, [pc, #36]	; (8005d4c <MX_CAN_Init+0x84>)
 8005d28:	f000 fd66 	bl	80067f8 <_Error_Handler>
  }

  CAN_FilterConfig();
 8005d2c:	f000 f85e 	bl	8005dec <CAN_FilterConfig>

  __HAL_CAN_ENABLE_IT(&hcan, CAN_IT_FMP0);
 8005d30:	4b04      	ldr	r3, [pc, #16]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	695a      	ldr	r2, [r3, #20]
 8005d36:	4b03      	ldr	r3, [pc, #12]	; (8005d44 <MX_CAN_Init+0x7c>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f042 0202 	orr.w	r2, r2, #2
 8005d3e:	615a      	str	r2, [r3, #20]
}
 8005d40:	bf00      	nop
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	20000108 	.word	0x20000108
 8005d48:	40006400 	.word	0x40006400
 8005d4c:	080074f0 	.word	0x080074f0

08005d50 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b088      	sub	sp, #32
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(canHandle->Instance==CAN1)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a20      	ldr	r2, [pc, #128]	; (8005de0 <HAL_CAN_MspInit+0x90>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d139      	bne.n	8005dd6 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8005d62:	4b20      	ldr	r3, [pc, #128]	; (8005de4 <HAL_CAN_MspInit+0x94>)
 8005d64:	69db      	ldr	r3, [r3, #28]
 8005d66:	4a1f      	ldr	r2, [pc, #124]	; (8005de4 <HAL_CAN_MspInit+0x94>)
 8005d68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005d6c:	61d3      	str	r3, [r2, #28]
 8005d6e:	4b1d      	ldr	r3, [pc, #116]	; (8005de4 <HAL_CAN_MspInit+0x94>)
 8005d70:	69db      	ldr	r3, [r3, #28]
 8005d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d76:	60fb      	str	r3, [r7, #12]
 8005d78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d7a:	4b1a      	ldr	r3, [pc, #104]	; (8005de4 <HAL_CAN_MspInit+0x94>)
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	4a19      	ldr	r2, [pc, #100]	; (8005de4 <HAL_CAN_MspInit+0x94>)
 8005d80:	f043 0304 	orr.w	r3, r3, #4
 8005d84:	6193      	str	r3, [r2, #24]
 8005d86:	4b17      	ldr	r3, [pc, #92]	; (8005de4 <HAL_CAN_MspInit+0x94>)
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	f003 0304 	and.w	r3, r3, #4
 8005d8e:	60bb      	str	r3, [r7, #8]
 8005d90:	68bb      	ldr	r3, [r7, #8]

    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005d92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005d96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005da0:	f107 0310 	add.w	r3, r7, #16
 8005da4:	4619      	mov	r1, r3
 8005da6:	4810      	ldr	r0, [pc, #64]	; (8005de8 <HAL_CAN_MspInit+0x98>)
 8005da8:	f7fd fb00 	bl	80033ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8005dac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005db0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005db2:	2302      	movs	r3, #2
 8005db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005db6:	2303      	movs	r3, #3
 8005db8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005dba:	f107 0310 	add.w	r3, r7, #16
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	4809      	ldr	r0, [pc, #36]	; (8005de8 <HAL_CAN_MspInit+0x98>)
 8005dc2:	f7fd faf3 	bl	80033ac <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 1U);
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	2100      	movs	r1, #0
 8005dca:	2014      	movs	r0, #20
 8005dcc:	f7fc fe95 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005dd0:	2014      	movs	r0, #20
 8005dd2:	f7fc feae 	bl	8002b32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8005dd6:	bf00      	nop
 8005dd8:	3720      	adds	r7, #32
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	40006400 	.word	0x40006400
 8005de4:	40021000 	.word	0x40021000
 8005de8:	40010800 	.word	0x40010800

08005dec <CAN_FilterConfig>:
} 

/* USER CODE BEGIN 1 */

void CAN_FilterConfig(void)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b08a      	sub	sp, #40	; 0x28
 8005df0:	af00      	add	r7, sp, #0
	CAN_FilterConfTypeDef sFilterConfig;	
	
	sFilterConfig.FilterNumber = 0;
 8005df2:	2300      	movs	r3, #0
 8005df4:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 8005df6:	2301      	movs	r3, #1
 8005df8:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = CAN_ID_MOTORS_CMD<<5;
 8005dfe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005e02:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = CAN_ID_CALIBRATION_MODE<<5;
 8005e04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e08:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = CAN_ID_COMM_CHECKING<<5;
 8005e0a:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8005e0e:	60bb      	str	r3, [r7, #8]
	//sFilterConfig.FilterMaskIdLow = 0xFFFF;
	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8005e10:	2300      	movs	r3, #0
 8005e12:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8005e14:	2301      	movs	r3, #1
 8005e16:	623b      	str	r3, [r7, #32]
	sFilterConfig.BankNumber = 14;
 8005e18:	230e      	movs	r3, #14
 8005e1a:	627b      	str	r3, [r7, #36]	; 0x24


	if( HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK )
 8005e1c:	463b      	mov	r3, r7
 8005e1e:	4619      	mov	r1, r3
 8005e20:	4806      	ldr	r0, [pc, #24]	; (8005e3c <CAN_FilterConfig+0x50>)
 8005e22:	f7fb ff3a 	bl	8001c9a <HAL_CAN_ConfigFilter>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d003      	beq.n	8005e34 <CAN_FilterConfig+0x48>
	{
		_Error_Handler(__FILE__, __LINE__);
 8005e2c:	21a8      	movs	r1, #168	; 0xa8
 8005e2e:	4804      	ldr	r0, [pc, #16]	; (8005e40 <CAN_FilterConfig+0x54>)
 8005e30:	f000 fce2 	bl	80067f8 <_Error_Handler>
	}
}
 8005e34:	bf00      	nop
 8005e36:	3728      	adds	r7, #40	; 0x28
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}
 8005e3c:	20000108 	.word	0x20000108
 8005e40:	080074f0 	.word	0x080074f0

08005e44 <CAN_Send>:


void CAN_Send(uint8_t* data, uint32_t id)
{		
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
	hcan.pTxMsg->StdId = id;
 8005e4e:	4b19      	ldr	r3, [pc, #100]	; (8005eb4 <CAN_Send+0x70>)
 8005e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e52:	683a      	ldr	r2, [r7, #0]
 8005e54:	601a      	str	r2, [r3, #0]
	hcan.pTxMsg->RTR = CAN_RTR_DATA;
 8005e56:	4b17      	ldr	r3, [pc, #92]	; (8005eb4 <CAN_Send+0x70>)
 8005e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	60da      	str	r2, [r3, #12]
	hcan.pTxMsg->IDE = CAN_ID_STD;
 8005e5e:	4b15      	ldr	r3, [pc, #84]	; (8005eb4 <CAN_Send+0x70>)
 8005e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e62:	2200      	movs	r2, #0
 8005e64:	609a      	str	r2, [r3, #8]
	hcan.pTxMsg->DLC = 8;
 8005e66:	4b13      	ldr	r3, [pc, #76]	; (8005eb4 <CAN_Send+0x70>)
 8005e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e6a:	2208      	movs	r2, #8
 8005e6c:	611a      	str	r2, [r3, #16]
		
	for(int i=0; i < 8; i++)
 8005e6e:	2300      	movs	r3, #0
 8005e70:	60fb      	str	r3, [r7, #12]
 8005e72:	e00d      	b.n	8005e90 <CAN_Send+0x4c>
		hcan.pTxMsg->Data[i] = data[i];
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	4413      	add	r3, r2
 8005e7a:	4a0e      	ldr	r2, [pc, #56]	; (8005eb4 <CAN_Send+0x70>)
 8005e7c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e7e:	7819      	ldrb	r1, [r3, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	4413      	add	r3, r2
 8005e84:	3314      	adds	r3, #20
 8005e86:	460a      	mov	r2, r1
 8005e88:	701a      	strb	r2, [r3, #0]
	for(int i=0; i < 8; i++)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	3301      	adds	r3, #1
 8005e8e:	60fb      	str	r3, [r7, #12]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2b07      	cmp	r3, #7
 8005e94:	ddee      	ble.n	8005e74 <CAN_Send+0x30>
	
		
	if( HAL_CAN_Transmit(&hcan, 10) != HAL_OK )
 8005e96:	210a      	movs	r1, #10
 8005e98:	4806      	ldr	r0, [pc, #24]	; (8005eb4 <CAN_Send+0x70>)
 8005e9a:	f7fb ffcf 	bl	8001e3c <HAL_CAN_Transmit>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d003      	beq.n	8005eac <CAN_Send+0x68>
	{
		Error_Handler();
 8005ea4:	21ba      	movs	r1, #186	; 0xba
 8005ea6:	4804      	ldr	r0, [pc, #16]	; (8005eb8 <CAN_Send+0x74>)
 8005ea8:	f000 fca6 	bl	80067f8 <_Error_Handler>
	}
}
 8005eac:	bf00      	nop
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	20000108 	.word	0x20000108
 8005eb8:	080074f0 	.word	0x080074f0

08005ebc <read_mode>:
	VMdata = data & 0x7F;
	return (int)VMdata;
}

int read_mode(uint8_t data) //En soit cette fonction ne sert a rien parce qu'on pourrait simplement recuperer la data en la typecastant int
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b085      	sub	sp, #20
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	71fb      	strb	r3, [r7, #7]
	uint8_t VMdata;

	VMdata = data & 0xFF; //On recupere ici les 8 bits (l'encodage du MODE se fait sur les 8 bits)
 8005ec6:	79fb      	ldrb	r3, [r7, #7]
 8005ec8:	73fb      	strb	r3, [r7, #15]
	return (int)VMdata;
 8005eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3714      	adds	r7, #20
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bc80      	pop	{r7}
 8005ed4:	4770      	bx	lr
	...

08005ed8 <HAL_CAN_RxCpltCallback>:

void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* hcan)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]

	/* PWM commands (steering and propulsion) */
	if(hcan->pRxMsg->StdId == CAN_ID_MOTORS_CMD)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005eea:	d11e      	bne.n	8005f2a <HAL_CAN_RxCpltCallback+0x52>
	{
		leftRearSpeed = read_mode(hcan->pRxMsg->Data[0]);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ef0:	7d1b      	ldrb	r3, [r3, #20]
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7ff ffe2 	bl	8005ebc <read_mode>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	4a20      	ldr	r2, [pc, #128]	; (8005f7c <HAL_CAN_RxCpltCallback+0xa4>)
 8005efc:	6013      	str	r3, [r2, #0]
		rightRearSpeed = read_mode(hcan->pRxMsg->Data[1]);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f02:	7d5b      	ldrb	r3, [r3, #21]
 8005f04:	4618      	mov	r0, r3
 8005f06:	f7ff ffd9 	bl	8005ebc <read_mode>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	4a1c      	ldr	r2, [pc, #112]	; (8005f80 <HAL_CAN_RxCpltCallback+0xa8>)
 8005f0e:	6013      	str	r3, [r2, #0]
		steeringSpeed = read_mode(hcan->pRxMsg->Data[2]);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f14:	7d9b      	ldrb	r3, [r3, #22]
 8005f16:	4618      	mov	r0, r3
 8005f18:	f7ff ffd0 	bl	8005ebc <read_mode>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	4a19      	ldr	r2, [pc, #100]	; (8005f84 <HAL_CAN_RxCpltCallback+0xac>)
 8005f20:	6013      	str	r3, [r2, #0]
		UPDATE_CMD_FLAG = 1;
 8005f22:	4b19      	ldr	r3, [pc, #100]	; (8005f88 <HAL_CAN_RxCpltCallback+0xb0>)
 8005f24:	2201      	movs	r2, #1
 8005f26:	601a      	str	r2, [r3, #0]
 8005f28:	e01c      	b.n	8005f64 <HAL_CAN_RxCpltCallback+0x8c>

	}else if (hcan->pRxMsg->StdId == CAN_ID_CALIBRATION_MODE && hcan->pRxMsg->Data[0]== CALIBRATION_REQUEST){
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f34:	d108      	bne.n	8005f48 <HAL_CAN_RxCpltCallback+0x70>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f3a:	7d1b      	ldrb	r3, [r3, #20]
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d103      	bne.n	8005f48 <HAL_CAN_RxCpltCallback+0x70>
		mode = 0;	//Enter in calibration mode
 8005f40:	4b12      	ldr	r3, [pc, #72]	; (8005f8c <HAL_CAN_RxCpltCallback+0xb4>)
 8005f42:	2200      	movs	r2, #0
 8005f44:	601a      	str	r2, [r3, #0]
 8005f46:	e00d      	b.n	8005f64 <HAL_CAN_RxCpltCallback+0x8c>

	}else if (hcan->pRxMsg->StdId == CAN_ID_COMM_CHECKING && hcan->pRxMsg->Data[0]==COMM_CHECKING_REQUEST){	//Communication checking request
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 8005f52:	d107      	bne.n	8005f64 <HAL_CAN_RxCpltCallback+0x8c>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f58:	7d1b      	ldrb	r3, [r3, #20]
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d102      	bne.n	8005f64 <HAL_CAN_RxCpltCallback+0x8c>

		commCheckingRequest = 1;
 8005f5e:	4b0c      	ldr	r3, [pc, #48]	; (8005f90 <HAL_CAN_RxCpltCallback+0xb8>)
 8005f60:	2201      	movs	r2, #1
 8005f62:	601a      	str	r2, [r3, #0]
	}
		
	__HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP0);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	695a      	ldr	r2, [r3, #20]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f042 0202 	orr.w	r2, r2, #2
 8005f72:	615a      	str	r2, [r3, #20]
}
 8005f74:	bf00      	nop
 8005f76:	3708      	adds	r7, #8
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	2000002c 	.word	0x2000002c
 8005f80:	20000030 	.word	0x20000030
 8005f84:	20000034 	.word	0x20000034
 8005f88:	20000004 	.word	0x20000004
 8005f8c:	20000000 	.word	0x20000000
 8005f90:	200001e0 	.word	0x200001e0

08005f94 <car_control>:
/* Programs ------------------------------------------------------------------*/

/**
*	Update motor speeds
**/
void car_control(int left_rear_speed, int right_rear_speed, int steering_speed){
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	607a      	str	r2, [r7, #4]

	if (left_rear_speed == DISABLED && right_rear_speed == DISABLED && steering_speed == DISABLED){
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa6:	d112      	bne.n	8005fce <car_control+0x3a>
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fae:	d10e      	bne.n	8005fce <car_control+0x3a>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fb6:	d10a      	bne.n	8005fce <car_control+0x3a>

		wheels_set_speed(GPIO_PIN_RESET, GPIO_PIN_RESET, STOP, STOP);
 8005fb8:	2332      	movs	r3, #50	; 0x32
 8005fba:	2232      	movs	r2, #50	; 0x32
 8005fbc:	2100      	movs	r1, #0
 8005fbe:	2000      	movs	r0, #0
 8005fc0:	f001 f980 	bl	80072c4 <wheels_set_speed>
		steering_set_speed(GPIO_PIN_RESET, STOP);
 8005fc4:	2132      	movs	r1, #50	; 0x32
 8005fc6:	2000      	movs	r0, #0
 8005fc8:	f000 fc2e 	bl	8006828 <steering_set_speed>
 8005fcc:	e00a      	b.n	8005fe4 <car_control+0x50>

	} else {

		//Propulsion
		wheels_set_speed(GPIO_PIN_SET, GPIO_PIN_SET, right_rear_speed, left_rear_speed);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	68ba      	ldr	r2, [r7, #8]
 8005fd2:	2101      	movs	r1, #1
 8005fd4:	2001      	movs	r0, #1
 8005fd6:	f001 f975 	bl	80072c4 <wheels_set_speed>

		//Steering
		steering_set_speed(GPIO_PIN_SET, steering_speed);
 8005fda:	6879      	ldr	r1, [r7, #4]
 8005fdc:	2001      	movs	r0, #1
 8005fde:	f000 fc23 	bl	8006828 <steering_set_speed>
	}
}
 8005fe2:	bf00      	nop
 8005fe4:	bf00      	nop
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005ff2:	4b0c      	ldr	r3, [pc, #48]	; (8006024 <MX_DMA_Init+0x38>)
 8005ff4:	695b      	ldr	r3, [r3, #20]
 8005ff6:	4a0b      	ldr	r2, [pc, #44]	; (8006024 <MX_DMA_Init+0x38>)
 8005ff8:	f043 0301 	orr.w	r3, r3, #1
 8005ffc:	6153      	str	r3, [r2, #20]
 8005ffe:	4b09      	ldr	r3, [pc, #36]	; (8006024 <MX_DMA_Init+0x38>)
 8006000:	695b      	ldr	r3, [r3, #20]
 8006002:	f003 0301 	and.w	r3, r3, #1
 8006006:	607b      	str	r3, [r7, #4]
 8006008:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 3U);
 800600a:	2203      	movs	r2, #3
 800600c:	2100      	movs	r1, #0
 800600e:	200b      	movs	r0, #11
 8006010:	f7fc fd73 	bl	8002afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006014:	200b      	movs	r0, #11
 8006016:	f7fc fd8c 	bl	8002b32 <HAL_NVIC_EnableIRQ>

}
 800601a:	bf00      	nop
 800601c:	3708      	adds	r7, #8
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	40021000 	.word	0x40021000

08006028 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b088      	sub	sp, #32
 800602c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800602e:	4b4d      	ldr	r3, [pc, #308]	; (8006164 <MX_GPIO_Init+0x13c>)
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	4a4c      	ldr	r2, [pc, #304]	; (8006164 <MX_GPIO_Init+0x13c>)
 8006034:	f043 0310 	orr.w	r3, r3, #16
 8006038:	6193      	str	r3, [r2, #24]
 800603a:	4b4a      	ldr	r3, [pc, #296]	; (8006164 <MX_GPIO_Init+0x13c>)
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	f003 0310 	and.w	r3, r3, #16
 8006042:	60fb      	str	r3, [r7, #12]
 8006044:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006046:	4b47      	ldr	r3, [pc, #284]	; (8006164 <MX_GPIO_Init+0x13c>)
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	4a46      	ldr	r2, [pc, #280]	; (8006164 <MX_GPIO_Init+0x13c>)
 800604c:	f043 0320 	orr.w	r3, r3, #32
 8006050:	6193      	str	r3, [r2, #24]
 8006052:	4b44      	ldr	r3, [pc, #272]	; (8006164 <MX_GPIO_Init+0x13c>)
 8006054:	699b      	ldr	r3, [r3, #24]
 8006056:	f003 0320 	and.w	r3, r3, #32
 800605a:	60bb      	str	r3, [r7, #8]
 800605c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800605e:	4b41      	ldr	r3, [pc, #260]	; (8006164 <MX_GPIO_Init+0x13c>)
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	4a40      	ldr	r2, [pc, #256]	; (8006164 <MX_GPIO_Init+0x13c>)
 8006064:	f043 0304 	orr.w	r3, r3, #4
 8006068:	6193      	str	r3, [r2, #24]
 800606a:	4b3e      	ldr	r3, [pc, #248]	; (8006164 <MX_GPIO_Init+0x13c>)
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	f003 0304 	and.w	r3, r3, #4
 8006072:	607b      	str	r3, [r7, #4]
 8006074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006076:	4b3b      	ldr	r3, [pc, #236]	; (8006164 <MX_GPIO_Init+0x13c>)
 8006078:	699b      	ldr	r3, [r3, #24]
 800607a:	4a3a      	ldr	r2, [pc, #232]	; (8006164 <MX_GPIO_Init+0x13c>)
 800607c:	f043 0308 	orr.w	r3, r3, #8
 8006080:	6193      	str	r3, [r2, #24]
 8006082:	4b38      	ldr	r3, [pc, #224]	; (8006164 <MX_GPIO_Init+0x13c>)
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	f003 0308 	and.w	r3, r3, #8
 800608a:	603b      	str	r3, [r7, #0]
 800608c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(US_GPIO_Port, US_Front_Left_Trig_Pin|US_Front_Center_Trig_Pin|US_Front_Right_Trig_Pin|US_Rear_Left_Trig_Pin
 800608e:	2200      	movs	r2, #0
 8006090:	f641 41be 	movw	r1, #7358	; 0x1cbe
 8006094:	4834      	ldr	r0, [pc, #208]	; (8006168 <MX_GPIO_Init+0x140>)
 8006096:	f7fd fb28 	bl	80036ea <HAL_GPIO_WritePin>
                          |US_Rear_Center_Trig_Pin|US_Rear_Right_Trig_Pin|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LatchPower_GPIO_Port, LatchPower_Pin, GPIO_PIN_RESET);
 800609a:	2200      	movs	r2, #0
 800609c:	2140      	movs	r1, #64	; 0x40
 800609e:	4833      	ldr	r0, [pc, #204]	; (800616c <MX_GPIO_Init+0x144>)
 80060a0:	f7fd fb23 	bl	80036ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80060a4:	2200      	movs	r2, #0
 80060a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80060aa:	4831      	ldr	r0, [pc, #196]	; (8006170 <MX_GPIO_Init+0x148>)
 80060ac:	f7fd fb1d 	bl	80036ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80060b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80060b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80060b6:	4b2f      	ldr	r3, [pc, #188]	; (8006174 <MX_GPIO_Init+0x14c>)
 80060b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060ba:	2300      	movs	r3, #0
 80060bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80060be:	f107 0310 	add.w	r3, r7, #16
 80060c2:	4619      	mov	r1, r3
 80060c4:	4828      	ldr	r0, [pc, #160]	; (8006168 <MX_GPIO_Init+0x140>)
 80060c6:	f7fd f971 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = US_Front_Left_Trig_Pin|US_Front_Center_Trig_Pin|US_Front_Right_Trig_Pin|US_Rear_Left_Trig_Pin
 80060ca:	f641 43be 	movw	r3, #7358	; 0x1cbe
 80060ce:	613b      	str	r3, [r7, #16]
                          |US_Rear_Center_Trig_Pin|US_Rear_Right_Trig_Pin|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80060d0:	2301      	movs	r3, #1
 80060d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060d4:	2302      	movs	r3, #2
 80060d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(US_GPIO_Port, &GPIO_InitStruct);
 80060d8:	f107 0310 	add.w	r3, r7, #16
 80060dc:	4619      	mov	r1, r3
 80060de:	4822      	ldr	r0, [pc, #136]	; (8006168 <MX_GPIO_Init+0x140>)
 80060e0:	f7fd f964 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LatchPower_Pin;
 80060e4:	2340      	movs	r3, #64	; 0x40
 80060e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80060e8:	2301      	movs	r3, #1
 80060ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060ec:	2302      	movs	r3, #2
 80060ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LatchPower_GPIO_Port, &GPIO_InitStruct);
 80060f0:	f107 0310 	add.w	r3, r7, #16
 80060f4:	4619      	mov	r1, r3
 80060f6:	481d      	ldr	r0, [pc, #116]	; (800616c <MX_GPIO_Init+0x144>)
 80060f8:	f7fd f958 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80060fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006100:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006102:	2301      	movs	r3, #1
 8006104:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006106:	2302      	movs	r3, #2
 8006108:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800610a:	f107 0310 	add.w	r3, r7, #16
 800610e:	4619      	mov	r1, r3
 8006110:	4817      	ldr	r0, [pc, #92]	; (8006170 <MX_GPIO_Init+0x148>)
 8006112:	f7fd f94b 	bl	80033ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RightSteeringButton_Pin|LeftSteeringButton_Pin;
 8006116:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800611a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800611c:	2300      	movs	r3, #0
 800611e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006120:	2301      	movs	r3, #1
 8006122:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006124:	f107 0310 	add.w	r3, r7, #16
 8006128:	4619      	mov	r1, r3
 800612a:	4811      	ldr	r0, [pc, #68]	; (8006170 <MX_GPIO_Init+0x148>)
 800612c:	f7fd f93e 	bl	80033ac <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = US_Right_Echo_Pin|US_Center_Echo_Pin|US_Left_Echo_Pin;
 8006130:	f44f 7350 	mov.w	r3, #832	; 0x340
 8006134:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006136:	4b10      	ldr	r3, [pc, #64]	; (8006178 <MX_GPIO_Init+0x150>)
 8006138:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800613a:	2300      	movs	r3, #0
 800613c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(US_GPIO_Port, &GPIO_InitStruct);
 800613e:	f107 0310 	add.w	r3, r7, #16
 8006142:	4619      	mov	r1, r3
 8006144:	4808      	ldr	r0, [pc, #32]	; (8006168 <MX_GPIO_Init+0x140>)
 8006146:	f7fd f931 	bl	80033ac <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800614a:	2200      	movs	r2, #0
 800614c:	2100      	movs	r1, #0
 800614e:	2017      	movs	r0, #23
 8006150:	f7fc fcd3 	bl	8002afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8006154:	2017      	movs	r0, #23
 8006156:	f7fc fcec 	bl	8002b32 <HAL_NVIC_EnableIRQ>

}
 800615a:	bf00      	nop
 800615c:	3720      	adds	r7, #32
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	40021000 	.word	0x40021000
 8006168:	40011000 	.word	0x40011000
 800616c:	40010800 	.word	0x40010800
 8006170:	40010c00 	.word	0x40010c00
 8006174:	10110000 	.word	0x10110000
 8006178:	10310000 	.word	0x10310000

0800617c <HAL_TIM_PeriodElapsedCallback>:
/* Private function prototypes -----------------------------------------------*/

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800617c:	b580      	push	{r7, lr}
 800617e:	b082      	sub	sp, #8
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
    if (htim->Instance==TIM2)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800618c:	d103      	bne.n	8006196 <HAL_TIM_PeriodElapsedCallback+0x1a>
    {
        VMG_mes = 0;
 800618e:	4b0c      	ldr	r3, [pc, #48]	; (80061c0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8006190:	2200      	movs	r2, #0
 8006192:	601a      	str	r2, [r3, #0]

    }else if (htim->Instance==TIM3){

    	microSecondTimerOverflow();
    }
}
 8006194:	e00f      	b.n	80061b6 <HAL_TIM_PeriodElapsedCallback+0x3a>
    } else if (htim->Instance==TIM4){
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a0a      	ldr	r2, [pc, #40]	; (80061c4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d103      	bne.n	80061a8 <HAL_TIM_PeriodElapsedCallback+0x2c>
        VMD_mes = 0;
 80061a0:	4b09      	ldr	r3, [pc, #36]	; (80061c8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80061a2:	2200      	movs	r2, #0
 80061a4:	601a      	str	r2, [r3, #0]
}
 80061a6:	e006      	b.n	80061b6 <HAL_TIM_PeriodElapsedCallback+0x3a>
    }else if (htim->Instance==TIM3){
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a07      	ldr	r2, [pc, #28]	; (80061cc <HAL_TIM_PeriodElapsedCallback+0x50>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d101      	bne.n	80061b6 <HAL_TIM_PeriodElapsedCallback+0x3a>
    	microSecondTimerOverflow();
 80061b2:	f000 ffeb 	bl	800718c <microSecondTimerOverflow>
}
 80061b6:	bf00      	nop
 80061b8:	3708      	adds	r7, #8
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
 80061be:	bf00      	nop
 80061c0:	20000164 	.word	0x20000164
 80061c4:	40000800 	.word	0x40000800
 80061c8:	20000168 	.word	0x20000168
 80061cc:	40000400 	.word	0x40000400

080061d0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
     * Timer 2,4 sur 16 bits (65535)cp ->compte p�riode 9999 pour 1s (1Hz)   *
     *                               ->compte p�riode 1000 pour 0.1s (10Hz)  *
     * Rapport r�duction 2279/64 ~ 36 impulsions/tour de roue                *
     * unite de 0.01*tr/mn = 168495/ cp                                     *
     */
    if (htim->Instance==TIM2)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061e0:	d116      	bne.n	8006210 <HAL_TIM_IC_CaptureCallback+0x40>
    {
        per_vitesseG =	HAL_TIM_ReadCapturedValue (&htim2,TIM_CHANNEL_3);//PB10
 80061e2:	2108      	movs	r1, #8
 80061e4:	481a      	ldr	r0, [pc, #104]	; (8006250 <HAL_TIM_IC_CaptureCallback+0x80>)
 80061e6:	f7fe fbd7 	bl	8004998 <HAL_TIM_ReadCapturedValue>
 80061ea:	4603      	mov	r3, r0
 80061ec:	4a19      	ldr	r2, [pc, #100]	; (8006254 <HAL_TIM_IC_CaptureCallback+0x84>)
 80061ee:	6013      	str	r3, [r2, #0]
        VMG_mes = 1684949/per_vitesseG ;// X 0.01 tr/mn
 80061f0:	4b18      	ldr	r3, [pc, #96]	; (8006254 <HAL_TIM_IC_CaptureCallback+0x84>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a18      	ldr	r2, [pc, #96]	; (8006258 <HAL_TIM_IC_CaptureCallback+0x88>)
 80061f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80061fa:	4a18      	ldr	r2, [pc, #96]	; (800625c <HAL_TIM_IC_CaptureCallback+0x8c>)
 80061fc:	6013      	str	r3, [r2, #0]
        
        __HAL_TIM_SET_COUNTER(&htim2,0);// mise a zero compteur apres capture
 80061fe:	4b14      	ldr	r3, [pc, #80]	; (8006250 <HAL_TIM_IC_CaptureCallback+0x80>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2200      	movs	r2, #0
 8006204:	625a      	str	r2, [r3, #36]	; 0x24
        nbImpulsionG +=1;
 8006206:	4b16      	ldr	r3, [pc, #88]	; (8006260 <HAL_TIM_IC_CaptureCallback+0x90>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	3301      	adds	r3, #1
 800620c:	4a14      	ldr	r2, [pc, #80]	; (8006260 <HAL_TIM_IC_CaptureCallback+0x90>)
 800620e:	6013      	str	r3, [r2, #0]
    }
    if (htim->Instance==TIM4)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a13      	ldr	r2, [pc, #76]	; (8006264 <HAL_TIM_IC_CaptureCallback+0x94>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d116      	bne.n	8006248 <HAL_TIM_IC_CaptureCallback+0x78>
    {
        per_vitesseD =	HAL_TIM_ReadCapturedValue (&htim4,TIM_CHANNEL_3);//PB8
 800621a:	2108      	movs	r1, #8
 800621c:	4812      	ldr	r0, [pc, #72]	; (8006268 <HAL_TIM_IC_CaptureCallback+0x98>)
 800621e:	f7fe fbbb 	bl	8004998 <HAL_TIM_ReadCapturedValue>
 8006222:	4603      	mov	r3, r0
 8006224:	4a11      	ldr	r2, [pc, #68]	; (800626c <HAL_TIM_IC_CaptureCallback+0x9c>)
 8006226:	6013      	str	r3, [r2, #0]
        VMD_mes = 1684949/per_vitesseD ;// X 0.01 tr/mn
 8006228:	4b10      	ldr	r3, [pc, #64]	; (800626c <HAL_TIM_IC_CaptureCallback+0x9c>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a0a      	ldr	r2, [pc, #40]	; (8006258 <HAL_TIM_IC_CaptureCallback+0x88>)
 800622e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006232:	4a0f      	ldr	r2, [pc, #60]	; (8006270 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8006234:	6013      	str	r3, [r2, #0]
        
        __HAL_TIM_SET_COUNTER(&htim4,0);// mise a zero compteur apres capture
 8006236:	4b0c      	ldr	r3, [pc, #48]	; (8006268 <HAL_TIM_IC_CaptureCallback+0x98>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2200      	movs	r2, #0
 800623c:	625a      	str	r2, [r3, #36]	; 0x24
        nbImpulsionD +=1;
 800623e:	4b0d      	ldr	r3, [pc, #52]	; (8006274 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	3301      	adds	r3, #1
 8006244:	4a0b      	ldr	r2, [pc, #44]	; (8006274 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8006246:	6013      	str	r3, [r2, #0]
    }
}
 8006248:	bf00      	nop
 800624a:	3708      	adds	r7, #8
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}
 8006250:	20000240 	.word	0x20000240
 8006254:	2000016c 	.word	0x2000016c
 8006258:	0019b5d5 	.word	0x0019b5d5
 800625c:	20000164 	.word	0x20000164
 8006260:	20000174 	.word	0x20000174
 8006264:	40000800 	.word	0x40000800
 8006268:	200002c0 	.word	0x200002c0
 800626c:	20000170 	.word	0x20000170
 8006270:	20000168 	.word	0x20000168
 8006274:	20000178 	.word	0x20000178

08006278 <HAL_GPIO_EXTI_Callback>:

// EXTI External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006278:	b5b0      	push	{r4, r5, r7, lr}
 800627a:	b084      	sub	sp, #16
 800627c:	af00      	add	r7, sp, #0
 800627e:	4603      	mov	r3, r0
 8006280:	80fb      	strh	r3, [r7, #6]
	if(usEchoStart){ //check pin state : rising
 8006282:	4b14      	ldr	r3, [pc, #80]	; (80062d4 <HAL_GPIO_EXTI_Callback+0x5c>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d00a      	beq.n	80062a0 <HAL_GPIO_EXTI_Callback+0x28>
		usEchoRisingTime = microSecond();
 800628a:	f000 ff91 	bl	80071b0 <microSecond>
 800628e:	4602      	mov	r2, r0
 8006290:	460b      	mov	r3, r1
 8006292:	4911      	ldr	r1, [pc, #68]	; (80062d8 <HAL_GPIO_EXTI_Callback+0x60>)
 8006294:	e9c1 2300 	strd	r2, r3, [r1]
		usEchoStart = 0;
 8006298:	4b0e      	ldr	r3, [pc, #56]	; (80062d4 <HAL_GPIO_EXTI_Callback+0x5c>)
 800629a:	2200      	movs	r2, #0
 800629c:	601a      	str	r2, [r3, #0]
		usEchoStart = 1;
		usEchoReceived = 1;

	}

}
 800629e:	e014      	b.n	80062ca <HAL_GPIO_EXTI_Callback+0x52>
		uint64_t echoDuration = microSecond() - usEchoRisingTime;
 80062a0:	f000 ff86 	bl	80071b0 <microSecond>
 80062a4:	4b0c      	ldr	r3, [pc, #48]	; (80062d8 <HAL_GPIO_EXTI_Callback+0x60>)
 80062a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062aa:	1a84      	subs	r4, r0, r2
 80062ac:	eb61 0503 	sbc.w	r5, r1, r3
 80062b0:	e9c7 4502 	strd	r4, r5, [r7, #8]
			usEchoDuration = echoDuration;
 80062b4:	4909      	ldr	r1, [pc, #36]	; (80062dc <HAL_GPIO_EXTI_Callback+0x64>)
 80062b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062ba:	e9c1 2300 	strd	r2, r3, [r1]
		usEchoStart = 1;
 80062be:	4b05      	ldr	r3, [pc, #20]	; (80062d4 <HAL_GPIO_EXTI_Callback+0x5c>)
 80062c0:	2201      	movs	r2, #1
 80062c2:	601a      	str	r2, [r3, #0]
		usEchoReceived = 1;
 80062c4:	4b06      	ldr	r3, [pc, #24]	; (80062e0 <HAL_GPIO_EXTI_Callback+0x68>)
 80062c6:	2201      	movs	r2, #1
 80062c8:	601a      	str	r2, [r3, #0]
}
 80062ca:	bf00      	nop
 80062cc:	3710      	adds	r7, #16
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bdb0      	pop	{r4, r5, r7, pc}
 80062d2:	bf00      	nop
 80062d4:	20000014 	.word	0x20000014
 80062d8:	20000180 	.word	0x20000180
 80062dc:	20000188 	.word	0x20000188
 80062e0:	2000017c 	.word	0x2000017c

080062e4 <SYS_MicroDelay>:

void SYS_MicroDelay(uint32_t delay)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
    volatile uint32_t cnt=(delay*6)+5;
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	4613      	mov	r3, r2
 80062f0:	005b      	lsls	r3, r3, #1
 80062f2:	4413      	add	r3, r2
 80062f4:	005b      	lsls	r3, r3, #1
 80062f6:	3305      	adds	r3, #5
 80062f8:	60fb      	str	r3, [r7, #12]

    while (cnt >0) {
 80062fa:	e002      	b.n	8006302 <SYS_MicroDelay+0x1e>
        cnt--;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	3b01      	subs	r3, #1
 8006300:	60fb      	str	r3, [r7, #12]
    while (cnt >0) {
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d1f9      	bne.n	80062fc <SYS_MicroDelay+0x18>
    }
}
 8006308:	bf00      	nop
 800630a:	bf00      	nop
 800630c:	3714      	adds	r7, #20
 800630e:	46bd      	mov	sp, r7
 8006310:	bc80      	pop	{r7}
 8006312:	4770      	bx	lr

08006314 <main>:
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 1 */
    hcan.pTxMsg = &TxMessage;
 8006318:	4b7d      	ldr	r3, [pc, #500]	; (8006510 <main+0x1fc>)
 800631a:	4a7e      	ldr	r2, [pc, #504]	; (8006514 <main+0x200>)
 800631c:	631a      	str	r2, [r3, #48]	; 0x30
    hcan.pRxMsg = &RxMessage;
 800631e:	4b7c      	ldr	r3, [pc, #496]	; (8006510 <main+0x1fc>)
 8006320:	4a7d      	ldr	r2, [pc, #500]	; (8006518 <main+0x204>)
 8006322:	635a      	str	r2, [r3, #52]	; 0x34
    /* USER CODE END 1 */
    
    /* MCU Configuration----------------------------------------------------------*/
    
    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8006324:	f7fa ff94 	bl	8001250 <HAL_Init>
    /* USER CODE BEGIN Init */
    
    /* USER CODE END Init */
    
    /* Configure the system clock */
    SystemClock_Config();
 8006328:	f000 fa04 	bl	8006734 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */
    
    /* USER CODE END SysInit */
    
    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 800632c:	f7ff fe7c 	bl	8006028 <MX_GPIO_Init>
    power_boostrap();
 8006330:	f000 fa6c 	bl	800680c <power_boostrap>
    
    MX_DMA_Init();	// Set a breakpoint here for DEBUG : turn ON the car at this point before continuing !!
 8006334:	f7ff fe5a 	bl	8005fec <MX_DMA_Init>
    MX_USART2_UART_Init();
 8006338:	f000 ff6a 	bl	8007210 <MX_USART2_UART_Init>
    MX_TIM1_Init();
 800633c:	f000 fca4 	bl	8006c88 <MX_TIM1_Init>
    MX_TIM2_Init();
 8006340:	f000 fd3a 	bl	8006db8 <MX_TIM2_Init>
    MX_TIM3_Init();
 8006344:	f000 fda2 	bl	8006e8c <MX_TIM3_Init>
    MX_TIM4_Init();
 8006348:	f000 fdc8 	bl	8006edc <MX_TIM4_Init>
    MX_ADC1_Init();
 800634c:	f7ff fada 	bl	8005904 <MX_ADC1_Init>
    MX_CAN_Init();
 8006350:	f7ff fcba 	bl	8005cc8 <MX_CAN_Init>
    /* USER CODE BEGIN 2 */
    
    /* Initialisations */
    
    /* PWM MOTEURS */
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8006354:	2100      	movs	r1, #0
 8006356:	4871      	ldr	r0, [pc, #452]	; (800651c <main+0x208>)
 8006358:	f7fd ff0c 	bl	8004174 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800635c:	2104      	movs	r1, #4
 800635e:	486f      	ldr	r0, [pc, #444]	; (800651c <main+0x208>)
 8006360:	f7fd ff08 	bl	8004174 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8006364:	2108      	movs	r1, #8
 8006366:	486d      	ldr	r0, [pc, #436]	; (800651c <main+0x208>)
 8006368:	f7fd ff04 	bl	8004174 <HAL_TIM_PWM_Start>
    
    //Sorties complementaires
    HAL_TIMEx_OCN_Start(&htim1,TIM_CHANNEL_1);
 800636c:	2100      	movs	r1, #0
 800636e:	486b      	ldr	r0, [pc, #428]	; (800651c <main+0x208>)
 8006370:	f7fe ff6a 	bl	8005248 <HAL_TIMEx_OCN_Start>
    HAL_TIMEx_OCN_Start(&htim1,TIM_CHANNEL_2);
 8006374:	2104      	movs	r1, #4
 8006376:	4869      	ldr	r0, [pc, #420]	; (800651c <main+0x208>)
 8006378:	f7fe ff66 	bl	8005248 <HAL_TIMEx_OCN_Start>
    HAL_TIMEx_OCN_Start(&htim1,TIM_CHANNEL_3);
 800637c:	2108      	movs	r1, #8
 800637e:	4867      	ldr	r0, [pc, #412]	; (800651c <main+0x208>)
 8006380:	f7fe ff62 	bl	8005248 <HAL_TIMEx_OCN_Start>
    /*Vitesse*/
    __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 8006384:	4b66      	ldr	r3, [pc, #408]	; (8006520 <main+0x20c>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	68da      	ldr	r2, [r3, #12]
 800638a:	4b65      	ldr	r3, [pc, #404]	; (8006520 <main+0x20c>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f042 0201 	orr.w	r2, r2, #1
 8006392:	60da      	str	r2, [r3, #12]
    __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 8006394:	4b63      	ldr	r3, [pc, #396]	; (8006524 <main+0x210>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68da      	ldr	r2, [r3, #12]
 800639a:	4b62      	ldr	r3, [pc, #392]	; (8006524 <main+0x210>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f042 0201 	orr.w	r2, r2, #1
 80063a2:	60da      	str	r2, [r3, #12]

    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80063a4:	2100      	movs	r1, #0
 80063a6:	485d      	ldr	r0, [pc, #372]	; (800651c <main+0x208>)
 80063a8:	f7fd ff40 	bl	800422c <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80063ac:	2104      	movs	r1, #4
 80063ae:	485b      	ldr	r0, [pc, #364]	; (800651c <main+0x208>)
 80063b0:	f7fd ff3c 	bl	800422c <HAL_TIM_IC_Start_IT>

    HAL_TIM_IC_Start_IT (&htim2,TIM_CHANNEL_3);//autorisation IT capture CH3
 80063b4:	2108      	movs	r1, #8
 80063b6:	485a      	ldr	r0, [pc, #360]	; (8006520 <main+0x20c>)
 80063b8:	f7fd ff38 	bl	800422c <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT (&htim4,TIM_CHANNEL_3);//autorisation IT capture CH3
 80063bc:	2108      	movs	r1, #8
 80063be:	4859      	ldr	r0, [pc, #356]	; (8006524 <main+0x210>)
 80063c0:	f7fd ff34 	bl	800422c <HAL_TIM_IC_Start_IT>
    
    /* ADC1 */
    HAL_ADC_Start_DMA (&hadc1,ADCBUF,5);
 80063c4:	2205      	movs	r2, #5
 80063c6:	4958      	ldr	r1, [pc, #352]	; (8006528 <main+0x214>)
 80063c8:	4858      	ldr	r0, [pc, #352]	; (800652c <main+0x218>)
 80063ca:	f7fb f881 	bl	80014d0 <HAL_ADC_Start_DMA>
    
    //US timer
    __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_UPDATE);
 80063ce:	4b58      	ldr	r3, [pc, #352]	; (8006530 <main+0x21c>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	4b56      	ldr	r3, [pc, #344]	; (8006530 <main+0x21c>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f042 0201 	orr.w	r2, r2, #1
 80063dc:	60da      	str	r2, [r3, #12]
    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80063de:	2100      	movs	r1, #0
 80063e0:	4853      	ldr	r0, [pc, #332]	; (8006530 <main+0x21c>)
 80063e2:	f7fd ff23 	bl	800422c <HAL_TIM_IC_Start_IT>
    startMicroSecondCounter();
 80063e6:	f000 fec3 	bl	8007170 <startMicroSecondCounter>
    /* USER CODE BEGIN WHILE */
    
    /* Steering Initialization*/

    //Write default calibration values in flash memory (first use only)
    if ((int)Flash_Read_NUM(STEERING_CALIBRATION_A_DEFAULT_ADDR)!=(int)STEERING_CALIBRATION_A_DEFAULT
 80063ea:	4852      	ldr	r0, [pc, #328]	; (8006534 <main+0x220>)
 80063ec:	f7ff fa74 	bl	80058d8 <Flash_Read_NUM>
 80063f0:	4603      	mov	r3, r0
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fa fd86 	bl	8000f04 <__aeabi_f2iz>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d10b      	bne.n	8006416 <main+0x102>
    	|| (int)Flash_Read_NUM(STEERING_CALIBRATION_B_DEFAULT_ADDR)!=(int)STEERING_CALIBRATION_B_DEFAULT)
 80063fe:	484e      	ldr	r0, [pc, #312]	; (8006538 <main+0x224>)
 8006400:	f7ff fa6a 	bl	80058d8 <Flash_Read_NUM>
 8006404:	4603      	mov	r3, r0
 8006406:	4618      	mov	r0, r3
 8006408:	f7fa fd7c 	bl	8000f04 <__aeabi_f2iz>
 800640c:	4603      	mov	r3, r0
 800640e:	f240 229a 	movw	r2, #666	; 0x29a
 8006412:	4293      	cmp	r3, r2
 8006414:	d00f      	beq.n	8006436 <main+0x122>
		{

    	Flash_Write_NUM(STEERING_CALIBRATION_A_DEFAULT_ADDR, STEERING_CALIBRATION_A_DEFAULT);
 8006416:	4949      	ldr	r1, [pc, #292]	; (800653c <main+0x228>)
 8006418:	4846      	ldr	r0, [pc, #280]	; (8006534 <main+0x220>)
 800641a:	f7ff fa49 	bl	80058b0 <Flash_Write_NUM>
    	Flash_Write_NUM(STEERING_CALIBRATION_B_DEFAULT_ADDR, STEERING_CALIBRATION_B_DEFAULT);
 800641e:	4948      	ldr	r1, [pc, #288]	; (8006540 <main+0x22c>)
 8006420:	4845      	ldr	r0, [pc, #276]	; (8006538 <main+0x224>)
 8006422:	f7ff fa45 	bl	80058b0 <Flash_Write_NUM>

    	Flash_Write_NUM(STEERING_CALIBRATION_A_ADDR, STEERING_CALIBRATION_A_DEFAULT);
 8006426:	4945      	ldr	r1, [pc, #276]	; (800653c <main+0x228>)
 8006428:	4846      	ldr	r0, [pc, #280]	; (8006544 <main+0x230>)
 800642a:	f7ff fa41 	bl	80058b0 <Flash_Write_NUM>
    	Flash_Write_NUM(STEERING_CALIBRATION_B_ADDR, STEERING_CALIBRATION_B_DEFAULT);
 800642e:	4944      	ldr	r1, [pc, #272]	; (8006540 <main+0x22c>)
 8006430:	4845      	ldr	r0, [pc, #276]	; (8006548 <main+0x234>)
 8006432:	f7ff fa3d 	bl	80058b0 <Flash_Write_NUM>
    while (1)
    {
        /* USER CODE END WHILE */
        
        /* USER CODE BEGIN 3 */
    	if (US_FLAG==1)
 8006436:	4b45      	ldr	r3, [pc, #276]	; (800654c <main+0x238>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2b01      	cmp	r3, #1
 800643c:	d157      	bne.n	80064ee <main+0x1da>
		{
			US_FLAG=0;
 800643e:	4b43      	ldr	r3, [pc, #268]	; (800654c <main+0x238>)
 8006440:	2200      	movs	r2, #0
 8006442:	601a      	str	r2, [r3, #0]

			if (currentUs >= 6){
 8006444:	4b42      	ldr	r3, [pc, #264]	; (8006550 <main+0x23c>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	2b05      	cmp	r3, #5
 800644a:	dd02      	ble.n	8006452 <main+0x13e>
				currentUs = 0;
 800644c:	4b40      	ldr	r3, [pc, #256]	; (8006550 <main+0x23c>)
 800644e:	2200      	movs	r2, #0
 8006450:	601a      	str	r2, [r3, #0]
			}

			usEchoStart = 1;
 8006452:	4b40      	ldr	r3, [pc, #256]	; (8006554 <main+0x240>)
 8006454:	2201      	movs	r2, #1
 8006456:	601a      	str	r2, [r3, #0]

			HAL_GPIO_WritePin( US_GPIO_Port, usTriggerPin[currentUs], GPIO_PIN_SET); //Trigger ON
 8006458:	4b3d      	ldr	r3, [pc, #244]	; (8006550 <main+0x23c>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a3e      	ldr	r2, [pc, #248]	; (8006558 <main+0x244>)
 800645e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006462:	2201      	movs	r2, #1
 8006464:	4619      	mov	r1, r3
 8006466:	483d      	ldr	r0, [pc, #244]	; (800655c <main+0x248>)
 8006468:	f7fd f93f 	bl	80036ea <HAL_GPIO_WritePin>
			SYS_MicroDelay(10);
 800646c:	200a      	movs	r0, #10
 800646e:	f7ff ff39 	bl	80062e4 <SYS_MicroDelay>
			HAL_GPIO_WritePin( US_GPIO_Port, usTriggerPin[currentUs], GPIO_PIN_RESET); //Trigger OFF
 8006472:	4b37      	ldr	r3, [pc, #220]	; (8006550 <main+0x23c>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a38      	ldr	r2, [pc, #224]	; (8006558 <main+0x244>)
 8006478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800647c:	2200      	movs	r2, #0
 800647e:	4619      	mov	r1, r3
 8006480:	4836      	ldr	r0, [pc, #216]	; (800655c <main+0x248>)
 8006482:	f7fd f932 	bl	80036ea <HAL_GPIO_WritePin>

			HAL_Delay(40);	//Waiting to receive the echo
 8006486:	2028      	movs	r0, #40	; 0x28
 8006488:	f7fa ff2c 	bl	80012e4 <HAL_Delay>

			if (usEchoReceived)	//If we received the echo
 800648c:	4b34      	ldr	r3, [pc, #208]	; (8006560 <main+0x24c>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d013      	beq.n	80064bc <main+0x1a8>
				usDistance[currentUs] = usEchoDuration/58;
 8006494:	4b33      	ldr	r3, [pc, #204]	; (8006564 <main+0x250>)
 8006496:	e9d3 0100 	ldrd	r0, r1, [r3]
 800649a:	f04f 023a 	mov.w	r2, #58	; 0x3a
 800649e:	f04f 0300 	mov.w	r3, #0
 80064a2:	f7fa fd55 	bl	8000f50 <__aeabi_uldivmod>
 80064a6:	4602      	mov	r2, r0
 80064a8:	460b      	mov	r3, r1
 80064aa:	4610      	mov	r0, r2
 80064ac:	4619      	mov	r1, r3
 80064ae:	4b28      	ldr	r3, [pc, #160]	; (8006550 <main+0x23c>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	b281      	uxth	r1, r0
 80064b4:	4a2c      	ldr	r2, [pc, #176]	; (8006568 <main+0x254>)
 80064b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80064ba:	e006      	b.n	80064ca <main+0x1b6>

			else //If the echo is not received (i.e. sensor failure)
				usDistance[currentUs] = 1000;	//Set distance value out of range
 80064bc:	4b24      	ldr	r3, [pc, #144]	; (8006550 <main+0x23c>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a29      	ldr	r2, [pc, #164]	; (8006568 <main+0x254>)
 80064c2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80064c6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			usEchoReceived = 0;
 80064ca:	4b25      	ldr	r3, [pc, #148]	; (8006560 <main+0x24c>)
 80064cc:	2200      	movs	r2, #0
 80064ce:	601a      	str	r2, [r3, #0]
			currentUs+=1;
 80064d0:	4b1f      	ldr	r3, [pc, #124]	; (8006550 <main+0x23c>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	3301      	adds	r3, #1
 80064d6:	4a1e      	ldr	r2, [pc, #120]	; (8006550 <main+0x23c>)
 80064d8:	6013      	str	r3, [r2, #0]

			if (currentUs == 6){	//When all the us sensors have been performed, restart with first us sensor (0) and send data to can
 80064da:	4b1d      	ldr	r3, [pc, #116]	; (8006550 <main+0x23c>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2b06      	cmp	r3, #6
 80064e0:	d105      	bne.n	80064ee <main+0x1da>
				currentUs = 0;
 80064e2:	4b1b      	ldr	r3, [pc, #108]	; (8006550 <main+0x23c>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	601a      	str	r2, [r3, #0]
				CAN_SEND_US = 1;
 80064e8:	4b20      	ldr	r3, [pc, #128]	; (800656c <main+0x258>)
 80064ea:	2201      	movs	r2, #1
 80064ec:	601a      	str	r2, [r3, #0]
			}
		}

        /* Update motors command*/
        if (UPDATE_CMD_FLAG){
 80064ee:	4b20      	ldr	r3, [pc, #128]	; (8006570 <main+0x25c>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d049      	beq.n	800658a <main+0x276>
            UPDATE_CMD_FLAG = 0;
 80064f6:	4b1e      	ldr	r3, [pc, #120]	; (8006570 <main+0x25c>)
 80064f8:	2200      	movs	r2, #0
 80064fa:	601a      	str	r2, [r3, #0]
            
			if (mode == 0){	//Calibration Mode
 80064fc:	4b1d      	ldr	r3, [pc, #116]	; (8006574 <main+0x260>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d139      	bne.n	8006578 <main+0x264>
            	calibrate();
 8006504:	f7ff faf6 	bl	8005af4 <calibrate>
            	mode = 1;
 8006508:	4b1a      	ldr	r3, [pc, #104]	; (8006574 <main+0x260>)
 800650a:	2201      	movs	r2, #1
 800650c:	601a      	str	r2, [r3, #0]
 800650e:	e03c      	b.n	800658a <main+0x276>
 8006510:	20000108 	.word	0x20000108
 8006514:	200001a0 	.word	0x200001a0
 8006518:	200001bc 	.word	0x200001bc
 800651c:	20000200 	.word	0x20000200
 8006520:	20000240 	.word	0x20000240
 8006524:	200002c0 	.word	0x200002c0
 8006528:	20000150 	.word	0x20000150
 800652c:	20000094 	.word	0x20000094
 8006530:	20000280 	.word	0x20000280
 8006534:	0800d100 	.word	0x0800d100
 8006538:	0800e100 	.word	0x0800e100
 800653c:	be746433 	.word	0xbe746433
 8006540:	44268707 	.word	0x44268707
 8006544:	0800a100 	.word	0x0800a100
 8006548:	0800b100 	.word	0x0800b100
 800654c:	20000008 	.word	0x20000008
 8006550:	20000190 	.word	0x20000190
 8006554:	20000014 	.word	0x20000014
 8006558:	20000018 	.word	0x20000018
 800655c:	40011000 	.word	0x40011000
 8006560:	2000017c 	.word	0x2000017c
 8006564:	20000188 	.word	0x20000188
 8006568:	20000194 	.word	0x20000194
 800656c:	2000014c 	.word	0x2000014c
 8006570:	20000004 	.word	0x20000004
 8006574:	20000000 	.word	0x20000000
			}
			else{	//Control Mode
            	car_control(leftRearSpeed,rightRearSpeed, steeringSpeed);
 8006578:	4b60      	ldr	r3, [pc, #384]	; (80066fc <main+0x3e8>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a60      	ldr	r2, [pc, #384]	; (8006700 <main+0x3ec>)
 800657e:	6811      	ldr	r1, [r2, #0]
 8006580:	4a60      	ldr	r2, [pc, #384]	; (8006704 <main+0x3f0>)
 8006582:	6812      	ldr	r2, [r2, #0]
 8006584:	4618      	mov	r0, r3
 8006586:	f7ff fd05 	bl	8005f94 <car_control>
			}
        }
        
        /* CAN : Sending data*/
        if (CAN_SEND_MOTORS){
 800658a:	4b5f      	ldr	r3, [pc, #380]	; (8006708 <main+0x3f4>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d033      	beq.n	80065fa <main+0x2e6>

        	//Motors data
        	CAN_SEND_MOTORS = 0;
 8006592:	4b5d      	ldr	r3, [pc, #372]	; (8006708 <main+0x3f4>)
 8006594:	2200      	movs	r2, #0
 8006596:	601a      	str	r2, [r3, #0]

        	//Number of sensor pulses since last message (left rear wheel and right rear wheel)
        	data[0] = nbImpulsionG;
 8006598:	4b5c      	ldr	r3, [pc, #368]	; (800670c <main+0x3f8>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	b2da      	uxtb	r2, r3
 800659e:	4b5c      	ldr	r3, [pc, #368]	; (8006710 <main+0x3fc>)
 80065a0:	701a      	strb	r2, [r3, #0]
        	data[1] = nbImpulsionD;
 80065a2:	4b5c      	ldr	r3, [pc, #368]	; (8006714 <main+0x400>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	b2da      	uxtb	r2, r3
 80065a8:	4b59      	ldr	r3, [pc, #356]	; (8006710 <main+0x3fc>)
 80065aa:	705a      	strb	r2, [r3, #1]
        	nbImpulsionG = 0;
 80065ac:	4b57      	ldr	r3, [pc, #348]	; (800670c <main+0x3f8>)
 80065ae:	2200      	movs	r2, #0
 80065b0:	601a      	str	r2, [r3, #0]
        	nbImpulsionD = 0;
 80065b2:	4b58      	ldr	r3, [pc, #352]	; (8006714 <main+0x400>)
 80065b4:	2200      	movs	r2, #0
 80065b6:	601a      	str	r2, [r3, #0]

            data[2] = (VMG_mes >> 8) & 0xFF; // Left Rear Speed MSB
 80065b8:	4b57      	ldr	r3, [pc, #348]	; (8006718 <main+0x404>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	0a1b      	lsrs	r3, r3, #8
 80065be:	b2da      	uxtb	r2, r3
 80065c0:	4b53      	ldr	r3, [pc, #332]	; (8006710 <main+0x3fc>)
 80065c2:	709a      	strb	r2, [r3, #2]
            data[3] = VMG_mes & 0xFF; 	//LSB
 80065c4:	4b54      	ldr	r3, [pc, #336]	; (8006718 <main+0x404>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	b2da      	uxtb	r2, r3
 80065ca:	4b51      	ldr	r3, [pc, #324]	; (8006710 <main+0x3fc>)
 80065cc:	70da      	strb	r2, [r3, #3]
            
            data[4] = (VMD_mes >> 8) & 0xFF; // Right Rear Speed MSB
 80065ce:	4b53      	ldr	r3, [pc, #332]	; (800671c <main+0x408>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	0a1b      	lsrs	r3, r3, #8
 80065d4:	b2da      	uxtb	r2, r3
 80065d6:	4b4e      	ldr	r3, [pc, #312]	; (8006710 <main+0x3fc>)
 80065d8:	711a      	strb	r2, [r3, #4]
            data[5] = VMD_mes & 0xFF; // LSB
 80065da:	4b50      	ldr	r3, [pc, #320]	; (800671c <main+0x408>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	b2da      	uxtb	r2, r3
 80065e0:	4b4b      	ldr	r3, [pc, #300]	; (8006710 <main+0x3fc>)
 80065e2:	715a      	strb	r2, [r3, #5]
            
            data[6] = steering_get_angle() & 0xFF;	//Steering Angle MSB
 80065e4:	f000 f982 	bl	80068ec <steering_get_angle>
 80065e8:	4603      	mov	r3, r0
 80065ea:	b2da      	uxtb	r2, r3
 80065ec:	4b48      	ldr	r3, [pc, #288]	; (8006710 <main+0x3fc>)
 80065ee:	719a      	strb	r2, [r3, #6]
            
            CAN_Send(data, CAN_ID_MOTORS_DATA);
 80065f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80065f4:	4846      	ldr	r0, [pc, #280]	; (8006710 <main+0x3fc>)
 80065f6:	f7ff fc25 	bl	8005e44 <CAN_Send>

         }
         if (CAN_SEND_BATT){
 80065fa:	4b49      	ldr	r3, [pc, #292]	; (8006720 <main+0x40c>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d012      	beq.n	8006628 <main+0x314>
        	//Battery Level
			CAN_SEND_BATT= 0;
 8006602:	4b47      	ldr	r3, [pc, #284]	; (8006720 <main+0x40c>)
 8006604:	2200      	movs	r2, #0
 8006606:	601a      	str	r2, [r3, #0]

            data[0] = (ADCBUF[0] >> 8) & 0xFF; // Vbatt MSB
 8006608:	4b46      	ldr	r3, [pc, #280]	; (8006724 <main+0x410>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	0a1b      	lsrs	r3, r3, #8
 800660e:	b2da      	uxtb	r2, r3
 8006610:	4b3f      	ldr	r3, [pc, #252]	; (8006710 <main+0x3fc>)
 8006612:	701a      	strb	r2, [r3, #0]
            data[1] = ADCBUF[0] & 0xFF; 	//LSB
 8006614:	4b43      	ldr	r3, [pc, #268]	; (8006724 <main+0x410>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	b2da      	uxtb	r2, r3
 800661a:	4b3d      	ldr	r3, [pc, #244]	; (8006710 <main+0x3fc>)
 800661c:	705a      	strb	r2, [r3, #1]

			CAN_Send(data, CAN_ID_BATT_LEVEL);
 800661e:	f240 2173 	movw	r1, #627	; 0x273
 8006622:	483b      	ldr	r0, [pc, #236]	; (8006710 <main+0x3fc>)
 8006624:	f7ff fc0e 	bl	8005e44 <CAN_Send>

		 }

         if (CAN_SEND_US){
 8006628:	4b3f      	ldr	r3, [pc, #252]	; (8006728 <main+0x414>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d054      	beq.n	80066da <main+0x3c6>
        	//Sending US1 data (front)
			data[0] = (usDistance[0] >> 8) & 0xFF;	//US Front Left
 8006630:	4b3e      	ldr	r3, [pc, #248]	; (800672c <main+0x418>)
 8006632:	881b      	ldrh	r3, [r3, #0]
 8006634:	0a1b      	lsrs	r3, r3, #8
 8006636:	b29b      	uxth	r3, r3
 8006638:	b2da      	uxtb	r2, r3
 800663a:	4b35      	ldr	r3, [pc, #212]	; (8006710 <main+0x3fc>)
 800663c:	701a      	strb	r2, [r3, #0]
			data[1] = usDistance[0] & 0xFF;
 800663e:	4b3b      	ldr	r3, [pc, #236]	; (800672c <main+0x418>)
 8006640:	881b      	ldrh	r3, [r3, #0]
 8006642:	b2da      	uxtb	r2, r3
 8006644:	4b32      	ldr	r3, [pc, #200]	; (8006710 <main+0x3fc>)
 8006646:	705a      	strb	r2, [r3, #1]

			data[2] = (usDistance[1] >> 8) & 0xFF;	//US Front Center
 8006648:	4b38      	ldr	r3, [pc, #224]	; (800672c <main+0x418>)
 800664a:	885b      	ldrh	r3, [r3, #2]
 800664c:	0a1b      	lsrs	r3, r3, #8
 800664e:	b29b      	uxth	r3, r3
 8006650:	b2da      	uxtb	r2, r3
 8006652:	4b2f      	ldr	r3, [pc, #188]	; (8006710 <main+0x3fc>)
 8006654:	709a      	strb	r2, [r3, #2]
			data[3] = usDistance[1] & 0xFF;
 8006656:	4b35      	ldr	r3, [pc, #212]	; (800672c <main+0x418>)
 8006658:	885b      	ldrh	r3, [r3, #2]
 800665a:	b2da      	uxtb	r2, r3
 800665c:	4b2c      	ldr	r3, [pc, #176]	; (8006710 <main+0x3fc>)
 800665e:	70da      	strb	r2, [r3, #3]

			data[4] = (usDistance[2] >> 8) & 0xFF;	//US Front Right
 8006660:	4b32      	ldr	r3, [pc, #200]	; (800672c <main+0x418>)
 8006662:	889b      	ldrh	r3, [r3, #4]
 8006664:	0a1b      	lsrs	r3, r3, #8
 8006666:	b29b      	uxth	r3, r3
 8006668:	b2da      	uxtb	r2, r3
 800666a:	4b29      	ldr	r3, [pc, #164]	; (8006710 <main+0x3fc>)
 800666c:	711a      	strb	r2, [r3, #4]
			data[5] = usDistance[2] & 0xFF;
 800666e:	4b2f      	ldr	r3, [pc, #188]	; (800672c <main+0x418>)
 8006670:	889b      	ldrh	r3, [r3, #4]
 8006672:	b2da      	uxtb	r2, r3
 8006674:	4b26      	ldr	r3, [pc, #152]	; (8006710 <main+0x3fc>)
 8006676:	715a      	strb	r2, [r3, #5]

			CAN_Send(data, CAN_ID_US1);
 8006678:	f240 2111 	movw	r1, #529	; 0x211
 800667c:	4824      	ldr	r0, [pc, #144]	; (8006710 <main+0x3fc>)
 800667e:	f7ff fbe1 	bl	8005e44 <CAN_Send>

			//Sending US2 data (rear)
			data[0] = (usDistance[3] >> 8) & 0xFF;	//US Rear Left
 8006682:	4b2a      	ldr	r3, [pc, #168]	; (800672c <main+0x418>)
 8006684:	88db      	ldrh	r3, [r3, #6]
 8006686:	0a1b      	lsrs	r3, r3, #8
 8006688:	b29b      	uxth	r3, r3
 800668a:	b2da      	uxtb	r2, r3
 800668c:	4b20      	ldr	r3, [pc, #128]	; (8006710 <main+0x3fc>)
 800668e:	701a      	strb	r2, [r3, #0]
			data[1] = usDistance[3] & 0xFF;
 8006690:	4b26      	ldr	r3, [pc, #152]	; (800672c <main+0x418>)
 8006692:	88db      	ldrh	r3, [r3, #6]
 8006694:	b2da      	uxtb	r2, r3
 8006696:	4b1e      	ldr	r3, [pc, #120]	; (8006710 <main+0x3fc>)
 8006698:	705a      	strb	r2, [r3, #1]

			data[2] = (usDistance[4] >> 8) & 0xFF;	//US Rear Center
 800669a:	4b24      	ldr	r3, [pc, #144]	; (800672c <main+0x418>)
 800669c:	891b      	ldrh	r3, [r3, #8]
 800669e:	0a1b      	lsrs	r3, r3, #8
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	b2da      	uxtb	r2, r3
 80066a4:	4b1a      	ldr	r3, [pc, #104]	; (8006710 <main+0x3fc>)
 80066a6:	709a      	strb	r2, [r3, #2]
			data[3] = usDistance[4] & 0xFF;
 80066a8:	4b20      	ldr	r3, [pc, #128]	; (800672c <main+0x418>)
 80066aa:	891b      	ldrh	r3, [r3, #8]
 80066ac:	b2da      	uxtb	r2, r3
 80066ae:	4b18      	ldr	r3, [pc, #96]	; (8006710 <main+0x3fc>)
 80066b0:	70da      	strb	r2, [r3, #3]

			data[4] = (usDistance[5] >> 8) & 0xFF;	//US Rear Right
 80066b2:	4b1e      	ldr	r3, [pc, #120]	; (800672c <main+0x418>)
 80066b4:	895b      	ldrh	r3, [r3, #10]
 80066b6:	0a1b      	lsrs	r3, r3, #8
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	b2da      	uxtb	r2, r3
 80066bc:	4b14      	ldr	r3, [pc, #80]	; (8006710 <main+0x3fc>)
 80066be:	711a      	strb	r2, [r3, #4]
			data[5] = usDistance[5] & 0xFF;
 80066c0:	4b1a      	ldr	r3, [pc, #104]	; (800672c <main+0x418>)
 80066c2:	895b      	ldrh	r3, [r3, #10]
 80066c4:	b2da      	uxtb	r2, r3
 80066c6:	4b12      	ldr	r3, [pc, #72]	; (8006710 <main+0x3fc>)
 80066c8:	715a      	strb	r2, [r3, #5]

			CAN_Send(data, CAN_ID_US2);
 80066ca:	f240 2121 	movw	r1, #545	; 0x221
 80066ce:	4810      	ldr	r0, [pc, #64]	; (8006710 <main+0x3fc>)
 80066d0:	f7ff fbb8 	bl	8005e44 <CAN_Send>

			CAN_SEND_US = 0;
 80066d4:	4b14      	ldr	r3, [pc, #80]	; (8006728 <main+0x414>)
 80066d6:	2200      	movs	r2, #0
 80066d8:	601a      	str	r2, [r3, #0]
        }


        if (commCheckingRequest){
 80066da:	4b15      	ldr	r3, [pc, #84]	; (8006730 <main+0x41c>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	f43f aea9 	beq.w	8006436 <main+0x122>

			data[1] = COMM_CHECKING_ACK;
 80066e4:	4b0a      	ldr	r3, [pc, #40]	; (8006710 <main+0x3fc>)
 80066e6:	2201      	movs	r2, #1
 80066e8:	705a      	strb	r2, [r3, #1]

			CAN_Send(data,CAN_ID_COMM_CHECKING); //Send ack
 80066ea:	f44f 6182 	mov.w	r1, #1040	; 0x410
 80066ee:	4808      	ldr	r0, [pc, #32]	; (8006710 <main+0x3fc>)
 80066f0:	f7ff fba8 	bl	8005e44 <CAN_Send>

			commCheckingRequest = 0;
 80066f4:	4b0e      	ldr	r3, [pc, #56]	; (8006730 <main+0x41c>)
 80066f6:	2200      	movs	r2, #0
 80066f8:	601a      	str	r2, [r3, #0]
    	if (US_FLAG==1)
 80066fa:	e69c      	b.n	8006436 <main+0x122>
 80066fc:	2000002c 	.word	0x2000002c
 8006700:	20000030 	.word	0x20000030
 8006704:	20000034 	.word	0x20000034
 8006708:	2000000c 	.word	0x2000000c
 800670c:	20000174 	.word	0x20000174
 8006710:	20000024 	.word	0x20000024
 8006714:	20000178 	.word	0x20000178
 8006718:	20000164 	.word	0x20000164
 800671c:	20000168 	.word	0x20000168
 8006720:	20000010 	.word	0x20000010
 8006724:	20000150 	.word	0x20000150
 8006728:	2000014c 	.word	0x2000014c
 800672c:	20000194 	.word	0x20000194
 8006730:	200001e0 	.word	0x200001e0

08006734 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b094      	sub	sp, #80	; 0x50
 8006738:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef RCC_ClkInitStruct;
    RCC_PeriphCLKInitTypeDef PeriphClkInit;
    
    /**Initializes the CPU, AHB and APB busses clocks
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800673a:	2302      	movs	r3, #2
 800673c:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800673e:	2301      	movs	r3, #1
 8006740:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.HSICalibrationValue = 16;
 8006742:	2310      	movs	r3, #16
 8006744:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006746:	2302      	movs	r3, #2
 8006748:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800674a:	2300      	movs	r3, #0
 800674c:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800674e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8006752:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006754:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006758:	4618      	mov	r0, r3
 800675a:	f7fc fff7 	bl	800374c <HAL_RCC_OscConfig>
 800675e:	4603      	mov	r3, r0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d004      	beq.n	800676e <SystemClock_Config+0x3a>
    {
        _Error_Handler(__FILE__, __LINE__);
 8006764:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8006768:	4821      	ldr	r0, [pc, #132]	; (80067f0 <SystemClock_Config+0xbc>)
 800676a:	f000 f845 	bl	80067f8 <_Error_Handler>
    }
    
    /**Initializes the CPU, AHB and APB busses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800676e:	230f      	movs	r3, #15
 8006770:	617b      	str	r3, [r7, #20]
    |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006772:	2302      	movs	r3, #2
 8006774:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006776:	2300      	movs	r3, #0
 8006778:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800677a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800677e:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006780:	2300      	movs	r3, #0
 8006782:	627b      	str	r3, [r7, #36]	; 0x24
    
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006784:	f107 0314 	add.w	r3, r7, #20
 8006788:	2102      	movs	r1, #2
 800678a:	4618      	mov	r0, r3
 800678c:	f7fd fa42 	bl	8003c14 <HAL_RCC_ClockConfig>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	d004      	beq.n	80067a0 <SystemClock_Config+0x6c>
    {
        _Error_Handler(__FILE__, __LINE__);
 8006796:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 800679a:	4815      	ldr	r0, [pc, #84]	; (80067f0 <SystemClock_Config+0xbc>)
 800679c:	f000 f82c 	bl	80067f8 <_Error_Handler>
    }
    
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80067a0:	2302      	movs	r3, #2
 80067a2:	607b      	str	r3, [r7, #4]
    PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80067a4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80067a8:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80067aa:	1d3b      	adds	r3, r7, #4
 80067ac:	4618      	mov	r0, r3
 80067ae:	f7fd fbd5 	bl	8003f5c <HAL_RCCEx_PeriphCLKConfig>
 80067b2:	4603      	mov	r3, r0
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d004      	beq.n	80067c2 <SystemClock_Config+0x8e>
    {
        _Error_Handler(__FILE__, __LINE__);
 80067b8:	f240 11d3 	movw	r1, #467	; 0x1d3
 80067bc:	480c      	ldr	r0, [pc, #48]	; (80067f0 <SystemClock_Config+0xbc>)
 80067be:	f000 f81b 	bl	80067f8 <_Error_Handler>
    }
    
    /**Configure the Systick interrupt time
     */
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80067c2:	f7fd fb79 	bl	8003eb8 <HAL_RCC_GetHCLKFreq>
 80067c6:	4603      	mov	r3, r0
 80067c8:	4a0a      	ldr	r2, [pc, #40]	; (80067f4 <SystemClock_Config+0xc0>)
 80067ca:	fba2 2303 	umull	r2, r3, r2, r3
 80067ce:	099b      	lsrs	r3, r3, #6
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7fc f9bc 	bl	8002b4e <HAL_SYSTICK_Config>
    
    /**Configure the Systick
     */
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80067d6:	2004      	movs	r0, #4
 80067d8:	f7fc f9c6 	bl	8002b68 <HAL_SYSTICK_CLKSourceConfig>
    
    /* SysTick_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(SysTick_IRQn, 0, 15U);
 80067dc:	220f      	movs	r2, #15
 80067de:	2100      	movs	r1, #0
 80067e0:	f04f 30ff 	mov.w	r0, #4294967295
 80067e4:	f7fc f989 	bl	8002afa <HAL_NVIC_SetPriority>
}
 80067e8:	bf00      	nop
 80067ea:	3750      	adds	r7, #80	; 0x50
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	08007500 	.word	0x08007500
 80067f4:	10624dd3 	.word	0x10624dd3

080067f8 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
    /* User can add his own implementation to report the HAL error return state */
    /*while(1)
     {
     }*/
    /* USER CODE END Error_Handler_Debug */
}
 8006802:	bf00      	nop
 8006804:	370c      	adds	r7, #12
 8006806:	46bd      	mov	sp, r7
 8006808:	bc80      	pop	{r7}
 800680a:	4770      	bx	lr

0800680c <power_boostrap>:
//  Created by pehladik on 26/10/2019.
//

#include "power.h"

void power_boostrap(void){
 800680c:	b580      	push	{r7, lr}
 800680e:	af00      	add	r7, sp, #0
    /* auto-maintien alim */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8006810:	2201      	movs	r2, #1
 8006812:	2140      	movs	r1, #64	; 0x40
 8006814:	4802      	ldr	r0, [pc, #8]	; (8006820 <power_boostrap+0x14>)
 8006816:	f7fc ff68 	bl	80036ea <HAL_GPIO_WritePin>
}
 800681a:	bf00      	nop
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	40010800 	.word	0x40010800
 8006824:	00000000 	.word	0x00000000

08006828 <steering_set_speed>:
extern uint32_t ADCBUF[5];

/* Programs ------------------------------------------------------------------*/

//Set the speed of the steering motor. Speed value has to be between 0% and 100%
void steering_set_speed(GPIO_PinState en_steering, int speed){
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0
 800682e:	4603      	mov	r3, r0
 8006830:	6039      	str	r1, [r7, #0]
 8006832:	71fb      	strb	r3, [r7, #7]
    
	//Normalize value between LEFT_MAX_SPEED_STEERING and RIGHT_MAX_SPEED_STEERING (because CAN order is between 0 and 100)
	speed = ((RIGHT_MAX_SPEED_STEERING-LEFT_MAX_SPEED_STEERING)/100.0) * speed + LEFT_MAX_SPEED_STEERING;
 8006834:	6838      	ldr	r0, [r7, #0]
 8006836:	f7f9 fded 	bl	8000414 <__aeabi_i2d>
 800683a:	a325      	add	r3, pc, #148	; (adr r3, 80068d0 <steering_set_speed+0xa8>)
 800683c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006840:	f7f9 fe52 	bl	80004e8 <__aeabi_dmul>
 8006844:	4602      	mov	r2, r0
 8006846:	460b      	mov	r3, r1
 8006848:	4610      	mov	r0, r2
 800684a:	4619      	mov	r1, r3
 800684c:	f04f 0200 	mov.w	r2, #0
 8006850:	4b21      	ldr	r3, [pc, #132]	; (80068d8 <steering_set_speed+0xb0>)
 8006852:	f7f9 fc93 	bl	800017c <__adddf3>
 8006856:	4602      	mov	r2, r0
 8006858:	460b      	mov	r3, r1
 800685a:	4610      	mov	r0, r2
 800685c:	4619      	mov	r1, r3
 800685e:	f7fa f855 	bl	800090c <__aeabi_d2iz>
 8006862:	4603      	mov	r3, r0
 8006864:	603b      	str	r3, [r7, #0]

    /* Threshold rotating speed of steering wheels*/
    if (speed > RIGHT_MAX_SPEED_STEERING){
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	2b5a      	cmp	r3, #90	; 0x5a
 800686a:	dd02      	ble.n	8006872 <steering_set_speed+0x4a>
        speed = RIGHT_MAX_SPEED_STEERING;
 800686c:	235a      	movs	r3, #90	; 0x5a
 800686e:	603b      	str	r3, [r7, #0]
 8006870:	e004      	b.n	800687c <steering_set_speed+0x54>
    } else if (speed < LEFT_MAX_SPEED_STEERING){
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	2b09      	cmp	r3, #9
 8006876:	dc01      	bgt.n	800687c <steering_set_speed+0x54>
        speed  = LEFT_MAX_SPEED_STEERING;
 8006878:	230a      	movs	r3, #10
 800687a:	603b      	str	r3, [r7, #0]
    }
    
    speed = 3200 * ( speed/ 100.0 );
 800687c:	6838      	ldr	r0, [r7, #0]
 800687e:	f7f9 fdc9 	bl	8000414 <__aeabi_i2d>
 8006882:	f04f 0200 	mov.w	r2, #0
 8006886:	4b15      	ldr	r3, [pc, #84]	; (80068dc <steering_set_speed+0xb4>)
 8006888:	f7f9 ff58 	bl	800073c <__aeabi_ddiv>
 800688c:	4602      	mov	r2, r0
 800688e:	460b      	mov	r3, r1
 8006890:	4610      	mov	r0, r2
 8006892:	4619      	mov	r1, r3
 8006894:	f04f 0200 	mov.w	r2, #0
 8006898:	4b11      	ldr	r3, [pc, #68]	; (80068e0 <steering_set_speed+0xb8>)
 800689a:	f7f9 fe25 	bl	80004e8 <__aeabi_dmul>
 800689e:	4602      	mov	r2, r0
 80068a0:	460b      	mov	r3, r1
 80068a2:	4610      	mov	r0, r2
 80068a4:	4619      	mov	r1, r3
 80068a6:	f7fa f831 	bl	800090c <__aeabi_d2iz>
 80068aa:	4603      	mov	r3, r0
 80068ac:	603b      	str	r3, [r7, #0]
    TIM1->CCR3 = speed;
 80068ae:	4a0d      	ldr	r2, [pc, #52]	; (80068e4 <steering_set_speed+0xbc>)
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	63d3      	str	r3, [r2, #60]	; 0x3c
    
    HAL_GPIO_WritePin( GPIOC, GPIO_PIN_12, en_steering);  //PC12  AV
 80068b4:	79fb      	ldrb	r3, [r7, #7]
 80068b6:	461a      	mov	r2, r3
 80068b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80068bc:	480a      	ldr	r0, [pc, #40]	; (80068e8 <steering_set_speed+0xc0>)
 80068be:	f7fc ff14 	bl	80036ea <HAL_GPIO_WritePin>
}
 80068c2:	bf00      	nop
 80068c4:	3708      	adds	r7, #8
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	bf00      	nop
 80068cc:	f3af 8000 	nop.w
 80068d0:	9999999a 	.word	0x9999999a
 80068d4:	3fe99999 	.word	0x3fe99999
 80068d8:	40240000 	.word	0x40240000
 80068dc:	40590000 	.word	0x40590000
 80068e0:	40a90000 	.word	0x40a90000
 80068e4:	40012c00 	.word	0x40012c00
 80068e8:	40011000 	.word	0x40011000

080068ec <steering_get_angle>:

//return the current angle between 0 (full left) and 200 (full right)
int steering_get_angle(void){
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af00      	add	r7, sp, #0
	if (need_read_calibration==1){
 80068f2:	4b1a      	ldr	r3, [pc, #104]	; (800695c <steering_get_angle+0x70>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d104      	bne.n	8006904 <steering_get_angle+0x18>
		readCalibrationData();
 80068fa:	f000 f899 	bl	8006a30 <readCalibrationData>
		need_read_calibration=0;
 80068fe:	4b17      	ldr	r3, [pc, #92]	; (800695c <steering_get_angle+0x70>)
 8006900:	2200      	movs	r2, #0
 8006902:	601a      	str	r2, [r3, #0]
	}

	int steeringSensor = (int) ADCBUF[1];
 8006904:	4b16      	ldr	r3, [pc, #88]	; (8006960 <steering_get_angle+0x74>)
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	603b      	str	r3, [r7, #0]
    int currentAngle = (steering_sensor_coef_a*steeringSensor + steering_sensor_coef_b);
 800690a:	6838      	ldr	r0, [r7, #0]
 800690c:	f7fa f8e0 	bl	8000ad0 <__aeabi_i2f>
 8006910:	4602      	mov	r2, r0
 8006912:	4b14      	ldr	r3, [pc, #80]	; (8006964 <steering_get_angle+0x78>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4619      	mov	r1, r3
 8006918:	4610      	mov	r0, r2
 800691a:	f7fa f92d 	bl	8000b78 <__aeabi_fmul>
 800691e:	4603      	mov	r3, r0
 8006920:	461a      	mov	r2, r3
 8006922:	4b11      	ldr	r3, [pc, #68]	; (8006968 <steering_get_angle+0x7c>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4619      	mov	r1, r3
 8006928:	4610      	mov	r0, r2
 800692a:	f7fa f81d 	bl	8000968 <__addsf3>
 800692e:	4603      	mov	r3, r0
 8006930:	4618      	mov	r0, r3
 8006932:	f7fa fae7 	bl	8000f04 <__aeabi_f2iz>
 8006936:	4603      	mov	r3, r0
 8006938:	607b      	str	r3, [r7, #4]
    if (currentAngle > ANGLE_RIGHT_VALUE){
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2bc8      	cmp	r3, #200	; 0xc8
 800693e:	dd02      	ble.n	8006946 <steering_get_angle+0x5a>
    	currentAngle = ANGLE_RIGHT_VALUE;
 8006940:	23c8      	movs	r3, #200	; 0xc8
 8006942:	607b      	str	r3, [r7, #4]
 8006944:	e004      	b.n	8006950 <steering_get_angle+0x64>

    }else if (currentAngle < ANGLE_LEFT_VALUE){
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	da01      	bge.n	8006950 <steering_get_angle+0x64>
    	currentAngle = ANGLE_LEFT_VALUE;
 800694c:	2300      	movs	r3, #0
 800694e:	607b      	str	r3, [r7, #4]
    }

    return currentAngle;
 8006950:	687b      	ldr	r3, [r7, #4]
}
 8006952:	4618      	mov	r0, r3
 8006954:	3708      	adds	r7, #8
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	20000038 	.word	0x20000038
 8006960:	20000150 	.word	0x20000150
 8006964:	200001e4 	.word	0x200001e4
 8006968:	200001e8 	.word	0x200001e8

0800696c <steering_move_with_button>:
int steering_is_a_button_pressed(){
	return ((!HAL_GPIO_ReadPin(GPIOB, pin_bt_right_front_wheel)) || (!HAL_GPIO_ReadPin(GPIOB, pin_bt_left_front_wheel)));
}	

//move steering with L/R buttons
void steering_move_with_button(void){
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
    static int previous_value_right = GPIO_PIN_RESET;
    static int previous_value_left = GPIO_PIN_RESET;
    int current_value_right = !HAL_GPIO_ReadPin(GPIOB, pin_bt_right_front_wheel);
 8006972:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006976:	482b      	ldr	r0, [pc, #172]	; (8006a24 <steering_move_with_button+0xb8>)
 8006978:	f7fc fea0 	bl	80036bc <HAL_GPIO_ReadPin>
 800697c:	4603      	mov	r3, r0
 800697e:	2b00      	cmp	r3, #0
 8006980:	bf0c      	ite	eq
 8006982:	2301      	moveq	r3, #1
 8006984:	2300      	movne	r3, #0
 8006986:	b2db      	uxtb	r3, r3
 8006988:	607b      	str	r3, [r7, #4]
    int current_value_left = !HAL_GPIO_ReadPin(GPIOB, pin_bt_left_front_wheel);
 800698a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800698e:	4825      	ldr	r0, [pc, #148]	; (8006a24 <steering_move_with_button+0xb8>)
 8006990:	f7fc fe94 	bl	80036bc <HAL_GPIO_ReadPin>
 8006994:	4603      	mov	r3, r0
 8006996:	2b00      	cmp	r3, #0
 8006998:	bf0c      	ite	eq
 800699a:	2301      	moveq	r3, #1
 800699c:	2300      	movne	r3, #0
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	603b      	str	r3, [r7, #0]
    
    if (
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d102      	bne.n	80069ae <steering_move_with_button+0x42>
				((current_value_right == GPIO_PIN_SET) && (current_value_left == GPIO_PIN_SET))
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d00d      	beq.n	80069ca <steering_move_with_button+0x5e>
        || ((current_value_right == GPIO_PIN_RESET) && (previous_value_right == GPIO_PIN_SET))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d103      	bne.n	80069bc <steering_move_with_button+0x50>
 80069b4:	4b1c      	ldr	r3, [pc, #112]	; (8006a28 <steering_move_with_button+0xbc>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d006      	beq.n	80069ca <steering_move_with_button+0x5e>
        || ((current_value_left == GPIO_PIN_RESET) && (previous_value_left == GPIO_PIN_SET))
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d10e      	bne.n	80069e0 <steering_move_with_button+0x74>
 80069c2:	4b1a      	ldr	r3, [pc, #104]	; (8006a2c <steering_move_with_button+0xc0>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d10a      	bne.n	80069e0 <steering_move_with_button+0x74>
				){
        steering_set_speed(GPIO_PIN_RESET, NO_STEERING);
 80069ca:	2132      	movs	r1, #50	; 0x32
 80069cc:	2000      	movs	r0, #0
 80069ce:	f7ff ff2b 	bl	8006828 <steering_set_speed>
        previous_value_right = GPIO_PIN_RESET;
 80069d2:	4b15      	ldr	r3, [pc, #84]	; (8006a28 <steering_move_with_button+0xbc>)
 80069d4:	2200      	movs	r2, #0
 80069d6:	601a      	str	r2, [r3, #0]
        previous_value_left = GPIO_PIN_RESET;
 80069d8:	4b14      	ldr	r3, [pc, #80]	; (8006a2c <steering_move_with_button+0xc0>)
 80069da:	2200      	movs	r2, #0
 80069dc:	601a      	str	r2, [r3, #0]
 80069de:	e01d      	b.n	8006a1c <steering_move_with_button+0xb0>
    } else if ((current_value_right == GPIO_PIN_SET) && (previous_value_right == GPIO_PIN_RESET)){
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d10b      	bne.n	80069fe <steering_move_with_button+0x92>
 80069e6:	4b10      	ldr	r3, [pc, #64]	; (8006a28 <steering_move_with_button+0xbc>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d107      	bne.n	80069fe <steering_move_with_button+0x92>
        steering_set_speed(GPIO_PIN_SET, RIGHT_MAX_SPEED_STEERING);
 80069ee:	215a      	movs	r1, #90	; 0x5a
 80069f0:	2001      	movs	r0, #1
 80069f2:	f7ff ff19 	bl	8006828 <steering_set_speed>
        previous_value_right = GPIO_PIN_SET;
 80069f6:	4b0c      	ldr	r3, [pc, #48]	; (8006a28 <steering_move_with_button+0xbc>)
 80069f8:	2201      	movs	r2, #1
 80069fa:	601a      	str	r2, [r3, #0]
 80069fc:	e00e      	b.n	8006a1c <steering_move_with_button+0xb0>
    } else if ((current_value_left == GPIO_PIN_SET) && (previous_value_left == GPIO_PIN_RESET)){
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d10b      	bne.n	8006a1c <steering_move_with_button+0xb0>
 8006a04:	4b09      	ldr	r3, [pc, #36]	; (8006a2c <steering_move_with_button+0xc0>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d107      	bne.n	8006a1c <steering_move_with_button+0xb0>
           steering_set_speed(GPIO_PIN_SET, LEFT_MAX_SPEED_STEERING);
 8006a0c:	210a      	movs	r1, #10
 8006a0e:	2001      	movs	r0, #1
 8006a10:	f7ff ff0a 	bl	8006828 <steering_set_speed>
           previous_value_left = GPIO_PIN_SET;
 8006a14:	4b05      	ldr	r3, [pc, #20]	; (8006a2c <steering_move_with_button+0xc0>)
 8006a16:	2201      	movs	r2, #1
 8006a18:	601a      	str	r2, [r3, #0]
    }
}
 8006a1a:	e7ff      	b.n	8006a1c <steering_move_with_button+0xb0>
 8006a1c:	bf00      	nop
 8006a1e:	3708      	adds	r7, #8
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	40010c00 	.word	0x40010c00
 8006a28:	200001ec 	.word	0x200001ec
 8006a2c:	200001f0 	.word	0x200001f0

08006a30 <readCalibrationData>:

//Read steering coefficients (a and b) in flash memory
void readCalibrationData(){
 8006a30:	b580      	push	{r7, lr}
 8006a32:	af00      	add	r7, sp, #0
	steering_sensor_coef_a = Flash_Read_NUM(STEERING_CALIBRATION_A_ADDR);
 8006a34:	4806      	ldr	r0, [pc, #24]	; (8006a50 <readCalibrationData+0x20>)
 8006a36:	f7fe ff4f 	bl	80058d8 <Flash_Read_NUM>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	4a05      	ldr	r2, [pc, #20]	; (8006a54 <readCalibrationData+0x24>)
 8006a3e:	6013      	str	r3, [r2, #0]
	steering_sensor_coef_b = Flash_Read_NUM(STEERING_CALIBRATION_B_ADDR);
 8006a40:	4805      	ldr	r0, [pc, #20]	; (8006a58 <readCalibrationData+0x28>)
 8006a42:	f7fe ff49 	bl	80058d8 <Flash_Read_NUM>
 8006a46:	4603      	mov	r3, r0
 8006a48:	4a04      	ldr	r2, [pc, #16]	; (8006a5c <readCalibrationData+0x2c>)
 8006a4a:	6013      	str	r3, [r2, #0]
}
 8006a4c:	bf00      	nop
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	0800a100 	.word	0x0800a100
 8006a54:	200001e4 	.word	0x200001e4
 8006a58:	0800b100 	.word	0x0800b100
 8006a5c:	200001e8 	.word	0x200001e8

08006a60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b082      	sub	sp, #8
 8006a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8006a66:	4b24      	ldr	r3, [pc, #144]	; (8006af8 <HAL_MspInit+0x98>)
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	4a23      	ldr	r2, [pc, #140]	; (8006af8 <HAL_MspInit+0x98>)
 8006a6c:	f043 0301 	orr.w	r3, r3, #1
 8006a70:	6193      	str	r3, [r2, #24]
 8006a72:	4b21      	ldr	r3, [pc, #132]	; (8006af8 <HAL_MspInit+0x98>)
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	f003 0301 	and.w	r3, r3, #1
 8006a7a:	607b      	str	r3, [r7, #4]
 8006a7c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006a7e:	2003      	movs	r0, #3
 8006a80:	f7fc f830 	bl	8002ae4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8006a84:	2200      	movs	r2, #0
 8006a86:	2100      	movs	r1, #0
 8006a88:	f06f 000b 	mvn.w	r0, #11
 8006a8c:	f7fc f835 	bl	8002afa <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8006a90:	2200      	movs	r2, #0
 8006a92:	2100      	movs	r1, #0
 8006a94:	f06f 000a 	mvn.w	r0, #10
 8006a98:	f7fc f82f 	bl	8002afa <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	2100      	movs	r1, #0
 8006aa0:	f06f 0009 	mvn.w	r0, #9
 8006aa4:	f7fc f829 	bl	8002afa <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2100      	movs	r1, #0
 8006aac:	f06f 0004 	mvn.w	r0, #4
 8006ab0:	f7fc f823 	bl	8002afa <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	2100      	movs	r1, #0
 8006ab8:	f06f 0003 	mvn.w	r0, #3
 8006abc:	f7fc f81d 	bl	8002afa <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	2100      	movs	r1, #0
 8006ac4:	f06f 0001 	mvn.w	r0, #1
 8006ac8:	f7fc f817 	bl	8002afa <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8006acc:	2200      	movs	r2, #0
 8006ace:	2100      	movs	r1, #0
 8006ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad4:	f7fc f811 	bl	8002afa <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8006ad8:	4b08      	ldr	r3, [pc, #32]	; (8006afc <HAL_MspInit+0x9c>)
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	4a07      	ldr	r2, [pc, #28]	; (8006afc <HAL_MspInit+0x9c>)
 8006ade:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8006ae2:	6053      	str	r3, [r2, #4]
 8006ae4:	4b05      	ldr	r3, [pc, #20]	; (8006afc <HAL_MspInit+0x9c>)
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	4a04      	ldr	r2, [pc, #16]	; (8006afc <HAL_MspInit+0x9c>)
 8006aea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006aee:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006af0:	bf00      	nop
 8006af2:	3708      	adds	r7, #8
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}
 8006af8:	40021000 	.word	0x40021000
 8006afc:	40010000 	.word	0x40010000

08006b00 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8006b00:	b480      	push	{r7}
 8006b02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006b04:	bf00      	nop
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bc80      	pop	{r7}
 8006b0a:	4770      	bx	lr

08006b0c <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006b10:	bf00      	nop
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bc80      	pop	{r7}
 8006b16:	4770      	bx	lr

08006b18 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	af00      	add	r7, sp, #0
	static int cmpt_can_motors = 0;
	static int cmpt_us = 0;
	static int cmpt_batt = 0;
  /* USER CODE END SysTick_IRQn 0 */
	
  HAL_IncTick();
 8006b1c:	f7fa fbca 	bl	80012b4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8006b20:	f7fc f83e 	bl	8002ba0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	cmpt_can_motors ++;
 8006b24:	4b17      	ldr	r3, [pc, #92]	; (8006b84 <SysTick_Handler+0x6c>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	3301      	adds	r3, #1
 8006b2a:	4a16      	ldr	r2, [pc, #88]	; (8006b84 <SysTick_Handler+0x6c>)
 8006b2c:	6013      	str	r3, [r2, #0]
	cmpt_us++;
 8006b2e:	4b16      	ldr	r3, [pc, #88]	; (8006b88 <SysTick_Handler+0x70>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	3301      	adds	r3, #1
 8006b34:	4a14      	ldr	r2, [pc, #80]	; (8006b88 <SysTick_Handler+0x70>)
 8006b36:	6013      	str	r3, [r2, #0]
	cmpt_batt++;
 8006b38:	4b14      	ldr	r3, [pc, #80]	; (8006b8c <SysTick_Handler+0x74>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	4a13      	ldr	r2, [pc, #76]	; (8006b8c <SysTick_Handler+0x74>)
 8006b40:	6013      	str	r3, [r2, #0]
	
	if (cmpt_can_motors == PERIOD_SEND_MOTORS){
 8006b42:	4b10      	ldr	r3, [pc, #64]	; (8006b84 <SysTick_Handler+0x6c>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b64      	cmp	r3, #100	; 0x64
 8006b48:	d105      	bne.n	8006b56 <SysTick_Handler+0x3e>
		CAN_SEND_MOTORS = 1;
 8006b4a:	4b11      	ldr	r3, [pc, #68]	; (8006b90 <SysTick_Handler+0x78>)
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	601a      	str	r2, [r3, #0]
		cmpt_can_motors = 0;
 8006b50:	4b0c      	ldr	r3, [pc, #48]	; (8006b84 <SysTick_Handler+0x6c>)
 8006b52:	2200      	movs	r2, #0
 8006b54:	601a      	str	r2, [r3, #0]
	}
	if (cmpt_us == PERIOD_UPDATE_US){
 8006b56:	4b0c      	ldr	r3, [pc, #48]	; (8006b88 <SysTick_Handler+0x70>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2b32      	cmp	r3, #50	; 0x32
 8006b5c:	d105      	bne.n	8006b6a <SysTick_Handler+0x52>
		US_FLAG = 1;
 8006b5e:	4b0d      	ldr	r3, [pc, #52]	; (8006b94 <SysTick_Handler+0x7c>)
 8006b60:	2201      	movs	r2, #1
 8006b62:	601a      	str	r2, [r3, #0]
		cmpt_us = 0;
 8006b64:	4b08      	ldr	r3, [pc, #32]	; (8006b88 <SysTick_Handler+0x70>)
 8006b66:	2200      	movs	r2, #0
 8006b68:	601a      	str	r2, [r3, #0]
	}
	if (cmpt_batt == PERIOD_SEND_BATT){
 8006b6a:	4b08      	ldr	r3, [pc, #32]	; (8006b8c <SysTick_Handler+0x74>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006b72:	d105      	bne.n	8006b80 <SysTick_Handler+0x68>
		CAN_SEND_BATT = 1;
 8006b74:	4b08      	ldr	r3, [pc, #32]	; (8006b98 <SysTick_Handler+0x80>)
 8006b76:	2201      	movs	r2, #1
 8006b78:	601a      	str	r2, [r3, #0]
		cmpt_batt = 0;
 8006b7a:	4b04      	ldr	r3, [pc, #16]	; (8006b8c <SysTick_Handler+0x74>)
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END SysTick_IRQn 1 */
}
 8006b80:	bf00      	nop
 8006b82:	bd80      	pop	{r7, pc}
 8006b84:	200001f4 	.word	0x200001f4
 8006b88:	200001f8 	.word	0x200001f8
 8006b8c:	200001fc 	.word	0x200001fc
 8006b90:	2000000c 	.word	0x2000000c
 8006b94:	20000008 	.word	0x20000008
 8006b98:	20000010 	.word	0x20000010

08006b9c <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006ba0:	4802      	ldr	r0, [pc, #8]	; (8006bac <DMA1_Channel1_IRQHandler+0x10>)
 8006ba2:	f7fc f8cf 	bl	8002d44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8006ba6:	bf00      	nop
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	200000c4 	.word	0x200000c4

08006bb0 <USB_LP_CAN_RX0_IRQHandler>:

/**
* @brief This function handles USB low priority or CAN RX0 interrupts.
*/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8006bb4:	4802      	ldr	r0, [pc, #8]	; (8006bc0 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8006bb6:	f7fb faf7 	bl	80021a8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8006bba:	bf00      	nop
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	20000108 	.word	0x20000108

08006bc4 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006bc8:	4802      	ldr	r0, [pc, #8]	; (8006bd4 <TIM2_IRQHandler+0x10>)
 8006bca:	f7fd fb8f 	bl	80042ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006bce:	bf00      	nop
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	20000240 	.word	0x20000240

08006bd8 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006bdc:	4802      	ldr	r0, [pc, #8]	; (8006be8 <TIM3_IRQHandler+0x10>)
 8006bde:	f7fd fb85 	bl	80042ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8006be2:	bf00      	nop
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	20000280 	.word	0x20000280

08006bec <TIM4_IRQHandler>:
/**
* @brief This function handles TIM4 global interrupt.
*/
void TIM4_IRQHandler(void)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006bf0:	4802      	ldr	r0, [pc, #8]	; (8006bfc <TIM4_IRQHandler+0x10>)
 8006bf2:	f7fd fb7b 	bl	80042ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006bf6:	bf00      	nop
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	200002c0 	.word	0x200002c0

08006c00 <EXTI9_5_IRQHandler>:

/* USER CODE BEGIN 1 */

void EXTI9_5_IRQHandler(void)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(US_Left_Echo_Pin);
 8006c04:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006c08:	f7fc fd88 	bl	800371c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(US_Center_Echo_Pin);
 8006c0c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006c10:	f7fc fd84 	bl	800371c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(US_Right_Echo_Pin);
 8006c14:	2040      	movs	r0, #64	; 0x40
 8006c16:	f7fc fd81 	bl	800371c <HAL_GPIO_EXTI_IRQHandler>
}
 8006c1a:	bf00      	nop
 8006c1c:	bd80      	pop	{r7, pc}
	...

08006c20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006c20:	b480      	push	{r7}
 8006c22:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006c24:	4b15      	ldr	r3, [pc, #84]	; (8006c7c <SystemInit+0x5c>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a14      	ldr	r2, [pc, #80]	; (8006c7c <SystemInit+0x5c>)
 8006c2a:	f043 0301 	orr.w	r3, r3, #1
 8006c2e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8006c30:	4b12      	ldr	r3, [pc, #72]	; (8006c7c <SystemInit+0x5c>)
 8006c32:	685a      	ldr	r2, [r3, #4]
 8006c34:	4911      	ldr	r1, [pc, #68]	; (8006c7c <SystemInit+0x5c>)
 8006c36:	4b12      	ldr	r3, [pc, #72]	; (8006c80 <SystemInit+0x60>)
 8006c38:	4013      	ands	r3, r2
 8006c3a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006c3c:	4b0f      	ldr	r3, [pc, #60]	; (8006c7c <SystemInit+0x5c>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	4a0e      	ldr	r2, [pc, #56]	; (8006c7c <SystemInit+0x5c>)
 8006c42:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c4a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006c4c:	4b0b      	ldr	r3, [pc, #44]	; (8006c7c <SystemInit+0x5c>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a0a      	ldr	r2, [pc, #40]	; (8006c7c <SystemInit+0x5c>)
 8006c52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c56:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8006c58:	4b08      	ldr	r3, [pc, #32]	; (8006c7c <SystemInit+0x5c>)
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	4a07      	ldr	r2, [pc, #28]	; (8006c7c <SystemInit+0x5c>)
 8006c5e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8006c62:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8006c64:	4b05      	ldr	r3, [pc, #20]	; (8006c7c <SystemInit+0x5c>)
 8006c66:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8006c6a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8006c6c:	4b05      	ldr	r3, [pc, #20]	; (8006c84 <SystemInit+0x64>)
 8006c6e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006c72:	609a      	str	r2, [r3, #8]
#endif 
}
 8006c74:	bf00      	nop
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bc80      	pop	{r7}
 8006c7a:	4770      	bx	lr
 8006c7c:	40021000 	.word	0x40021000
 8006c80:	f8ff0000 	.word	0xf8ff0000
 8006c84:	e000ed00 	.word	0xe000ed00

08006c88 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b090      	sub	sp, #64	; 0x40
 8006c8c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 8006c8e:	4b47      	ldr	r3, [pc, #284]	; (8006dac <MX_TIM1_Init+0x124>)
 8006c90:	4a47      	ldr	r2, [pc, #284]	; (8006db0 <MX_TIM1_Init+0x128>)
 8006c92:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8006c94:	4b45      	ldr	r3, [pc, #276]	; (8006dac <MX_TIM1_Init+0x124>)
 8006c96:	2200      	movs	r2, #0
 8006c98:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c9a:	4b44      	ldr	r3, [pc, #272]	; (8006dac <MX_TIM1_Init+0x124>)
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3200;
 8006ca0:	4b42      	ldr	r3, [pc, #264]	; (8006dac <MX_TIM1_Init+0x124>)
 8006ca2:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8006ca6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006ca8:	4b40      	ldr	r3, [pc, #256]	; (8006dac <MX_TIM1_Init+0x124>)
 8006caa:	2200      	movs	r2, #0
 8006cac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8006cae:	4b3f      	ldr	r3, [pc, #252]	; (8006dac <MX_TIM1_Init+0x124>)
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006cb4:	4b3d      	ldr	r3, [pc, #244]	; (8006dac <MX_TIM1_Init+0x124>)
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006cba:	483c      	ldr	r0, [pc, #240]	; (8006dac <MX_TIM1_Init+0x124>)
 8006cbc:	f7fd fa2f 	bl	800411e <HAL_TIM_PWM_Init>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d003      	beq.n	8006cce <MX_TIM1_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006cc6:	2146      	movs	r1, #70	; 0x46
 8006cc8:	483a      	ldr	r0, [pc, #232]	; (8006db4 <MX_TIM1_Init+0x12c>)
 8006cca:	f7ff fd95 	bl	80067f8 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006cd6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006cda:	4619      	mov	r1, r3
 8006cdc:	4833      	ldr	r0, [pc, #204]	; (8006dac <MX_TIM1_Init+0x124>)
 8006cde:	f7fe fb2c 	bl	800533a <HAL_TIMEx_MasterConfigSynchronization>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d003      	beq.n	8006cf0 <MX_TIM1_Init+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006ce8:	214d      	movs	r1, #77	; 0x4d
 8006cea:	4832      	ldr	r0, [pc, #200]	; (8006db4 <MX_TIM1_Init+0x12c>)
 8006cec:	f7ff fd84 	bl	80067f8 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006cf0:	2360      	movs	r3, #96	; 0x60
 8006cf2:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 320;
 8006cf4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8006cf8:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006d02:	2300      	movs	r3, #0
 8006d04:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006d06:	2300      	movs	r3, #0
 8006d08:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006d0e:	f107 031c 	add.w	r3, r7, #28
 8006d12:	2200      	movs	r2, #0
 8006d14:	4619      	mov	r1, r3
 8006d16:	4825      	ldr	r0, [pc, #148]	; (8006dac <MX_TIM1_Init+0x124>)
 8006d18:	f7fd fc8c 	bl	8004634 <HAL_TIM_PWM_ConfigChannel>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d003      	beq.n	8006d2a <MX_TIM1_Init+0xa2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006d22:	2159      	movs	r1, #89	; 0x59
 8006d24:	4823      	ldr	r0, [pc, #140]	; (8006db4 <MX_TIM1_Init+0x12c>)
 8006d26:	f7ff fd67 	bl	80067f8 <_Error_Handler>
  }

  sConfigOC.Pulse = 1600;
 8006d2a:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8006d2e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006d30:	f107 031c 	add.w	r3, r7, #28
 8006d34:	2204      	movs	r2, #4
 8006d36:	4619      	mov	r1, r3
 8006d38:	481c      	ldr	r0, [pc, #112]	; (8006dac <MX_TIM1_Init+0x124>)
 8006d3a:	f7fd fc7b 	bl	8004634 <HAL_TIM_PWM_ConfigChannel>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d003      	beq.n	8006d4c <MX_TIM1_Init+0xc4>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006d44:	215f      	movs	r1, #95	; 0x5f
 8006d46:	481b      	ldr	r0, [pc, #108]	; (8006db4 <MX_TIM1_Init+0x12c>)
 8006d48:	f7ff fd56 	bl	80067f8 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006d4c:	f107 031c 	add.w	r3, r7, #28
 8006d50:	2208      	movs	r2, #8
 8006d52:	4619      	mov	r1, r3
 8006d54:	4815      	ldr	r0, [pc, #84]	; (8006dac <MX_TIM1_Init+0x124>)
 8006d56:	f7fd fc6d 	bl	8004634 <HAL_TIM_PWM_ConfigChannel>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d003      	beq.n	8006d68 <MX_TIM1_Init+0xe0>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006d60:	2164      	movs	r1, #100	; 0x64
 8006d62:	4814      	ldr	r0, [pc, #80]	; (8006db4 <MX_TIM1_Init+0x12c>)
 8006d64:	f7ff fd48 	bl	80067f8 <_Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006d70:	2300      	movs	r3, #0
 8006d72:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006d74:	2300      	movs	r3, #0
 8006d76:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006d7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006d80:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006d82:	2300      	movs	r3, #0
 8006d84:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006d86:	463b      	mov	r3, r7
 8006d88:	4619      	mov	r1, r3
 8006d8a:	4808      	ldr	r0, [pc, #32]	; (8006dac <MX_TIM1_Init+0x124>)
 8006d8c:	f7fe fa7d 	bl	800528a <HAL_TIMEx_ConfigBreakDeadTime>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <MX_TIM1_Init+0x116>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006d96:	2170      	movs	r1, #112	; 0x70
 8006d98:	4806      	ldr	r0, [pc, #24]	; (8006db4 <MX_TIM1_Init+0x12c>)
 8006d9a:	f7ff fd2d 	bl	80067f8 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 8006d9e:	4803      	ldr	r0, [pc, #12]	; (8006dac <MX_TIM1_Init+0x124>)
 8006da0:	f000 f9ac 	bl	80070fc <HAL_TIM_MspPostInit>

}
 8006da4:	bf00      	nop
 8006da6:	3740      	adds	r7, #64	; 0x40
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	20000200 	.word	0x20000200
 8006db0:	40012c00 	.word	0x40012c00
 8006db4:	08007510 	.word	0x08007510

08006db8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b08a      	sub	sp, #40	; 0x28
 8006dbc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_IC_InitTypeDef sConfigIC;

  htim2.Instance = TIM2;
 8006dbe:	4b31      	ldr	r3, [pc, #196]	; (8006e84 <MX_TIM2_Init+0xcc>)
 8006dc0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006dc4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6399;
 8006dc6:	4b2f      	ldr	r3, [pc, #188]	; (8006e84 <MX_TIM2_Init+0xcc>)
 8006dc8:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8006dcc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006dce:	4b2d      	ldr	r3, [pc, #180]	; (8006e84 <MX_TIM2_Init+0xcc>)
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4999;
 8006dd4:	4b2b      	ldr	r3, [pc, #172]	; (8006e84 <MX_TIM2_Init+0xcc>)
 8006dd6:	f241 3287 	movw	r2, #4999	; 0x1387
 8006dda:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006ddc:	4b29      	ldr	r3, [pc, #164]	; (8006e84 <MX_TIM2_Init+0xcc>)
 8006dde:	2200      	movs	r2, #0
 8006de0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006de2:	4b28      	ldr	r3, [pc, #160]	; (8006e84 <MX_TIM2_Init+0xcc>)
 8006de4:	2200      	movs	r2, #0
 8006de6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006de8:	4826      	ldr	r0, [pc, #152]	; (8006e84 <MX_TIM2_Init+0xcc>)
 8006dea:	f7fd f96d 	bl	80040c8 <HAL_TIM_Base_Init>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d003      	beq.n	8006dfc <MX_TIM2_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006df4:	2185      	movs	r1, #133	; 0x85
 8006df6:	4824      	ldr	r0, [pc, #144]	; (8006e88 <MX_TIM2_Init+0xd0>)
 8006df8:	f7ff fcfe 	bl	80067f8 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006dfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e00:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006e02:	f107 0318 	add.w	r3, r7, #24
 8006e06:	4619      	mov	r1, r3
 8006e08:	481e      	ldr	r0, [pc, #120]	; (8006e84 <MX_TIM2_Init+0xcc>)
 8006e0a:	f7fd fcd9 	bl	80047c0 <HAL_TIM_ConfigClockSource>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d003      	beq.n	8006e1c <MX_TIM2_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006e14:	218b      	movs	r1, #139	; 0x8b
 8006e16:	481c      	ldr	r0, [pc, #112]	; (8006e88 <MX_TIM2_Init+0xd0>)
 8006e18:	f7ff fcee 	bl	80067f8 <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8006e1c:	4819      	ldr	r0, [pc, #100]	; (8006e84 <MX_TIM2_Init+0xcc>)
 8006e1e:	f7fd f9d1 	bl	80041c4 <HAL_TIM_IC_Init>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d003      	beq.n	8006e30 <MX_TIM2_Init+0x78>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006e28:	2190      	movs	r1, #144	; 0x90
 8006e2a:	4817      	ldr	r0, [pc, #92]	; (8006e88 <MX_TIM2_Init+0xd0>)
 8006e2c:	f7ff fce4 	bl	80067f8 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e30:	2300      	movs	r3, #0
 8006e32:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006e34:	2300      	movs	r3, #0
 8006e36:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006e38:	f107 0310 	add.w	r3, r7, #16
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	4811      	ldr	r0, [pc, #68]	; (8006e84 <MX_TIM2_Init+0xcc>)
 8006e40:	f7fe fa7b 	bl	800533a <HAL_TIMEx_MasterConfigSynchronization>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d003      	beq.n	8006e52 <MX_TIM2_Init+0x9a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006e4a:	2197      	movs	r1, #151	; 0x97
 8006e4c:	480e      	ldr	r0, [pc, #56]	; (8006e88 <MX_TIM2_Init+0xd0>)
 8006e4e:	f7ff fcd3 	bl	80067f8 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8006e52:	2300      	movs	r3, #0
 8006e54:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8006e56:	2301      	movs	r3, #1
 8006e58:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8006e62:	463b      	mov	r3, r7
 8006e64:	2208      	movs	r2, #8
 8006e66:	4619      	mov	r1, r3
 8006e68:	4806      	ldr	r0, [pc, #24]	; (8006e84 <MX_TIM2_Init+0xcc>)
 8006e6a:	f7fd fb47 	bl	80044fc <HAL_TIM_IC_ConfigChannel>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d003      	beq.n	8006e7c <MX_TIM2_Init+0xc4>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006e74:	21a0      	movs	r1, #160	; 0xa0
 8006e76:	4804      	ldr	r0, [pc, #16]	; (8006e88 <MX_TIM2_Init+0xd0>)
 8006e78:	f7ff fcbe 	bl	80067f8 <_Error_Handler>
  }

}
 8006e7c:	bf00      	nop
 8006e7e:	3728      	adds	r7, #40	; 0x28
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}
 8006e84:	20000240 	.word	0x20000240
 8006e88:	08007510 	.word	0x08007510

08006e8c <MX_TIM3_Init>:

void MX_TIM3_Init(void)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	af00      	add	r7, sp, #0
	htim3.Instance = TIM3;
 8006e90:	4b0f      	ldr	r3, [pc, #60]	; (8006ed0 <MX_TIM3_Init+0x44>)
 8006e92:	4a10      	ldr	r2, [pc, #64]	; (8006ed4 <MX_TIM3_Init+0x48>)
 8006e94:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 64-1;
 8006e96:	4b0e      	ldr	r3, [pc, #56]	; (8006ed0 <MX_TIM3_Init+0x44>)
 8006e98:	223f      	movs	r2, #63	; 0x3f
 8006e9a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e9c:	4b0c      	ldr	r3, [pc, #48]	; (8006ed0 <MX_TIM3_Init+0x44>)
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8006ea2:	4b0b      	ldr	r3, [pc, #44]	; (8006ed0 <MX_TIM3_Init+0x44>)
 8006ea4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006ea8:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006eaa:	4b09      	ldr	r3, [pc, #36]	; (8006ed0 <MX_TIM3_Init+0x44>)
 8006eac:	2200      	movs	r2, #0
 8006eae:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006eb0:	4b07      	ldr	r3, [pc, #28]	; (8006ed0 <MX_TIM3_Init+0x44>)
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006eb6:	4806      	ldr	r0, [pc, #24]	; (8006ed0 <MX_TIM3_Init+0x44>)
 8006eb8:	f7fd f906 	bl	80040c8 <HAL_TIM_Base_Init>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d003      	beq.n	8006eca <MX_TIM3_Init+0x3e>
	{
	  _Error_Handler(__FILE__, __LINE__);
 8006ec2:	21af      	movs	r1, #175	; 0xaf
 8006ec4:	4804      	ldr	r0, [pc, #16]	; (8006ed8 <MX_TIM3_Init+0x4c>)
 8006ec6:	f7ff fc97 	bl	80067f8 <_Error_Handler>
	}
}
 8006eca:	bf00      	nop
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	20000280 	.word	0x20000280
 8006ed4:	40000400 	.word	0x40000400
 8006ed8:	08007510 	.word	0x08007510

08006edc <MX_TIM4_Init>:


/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b08a      	sub	sp, #40	; 0x28
 8006ee0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_IC_InitTypeDef sConfigIC;

  htim4.Instance = TIM4;
 8006ee2:	4b31      	ldr	r3, [pc, #196]	; (8006fa8 <MX_TIM4_Init+0xcc>)
 8006ee4:	4a31      	ldr	r2, [pc, #196]	; (8006fac <MX_TIM4_Init+0xd0>)
 8006ee6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 6399;
 8006ee8:	4b2f      	ldr	r3, [pc, #188]	; (8006fa8 <MX_TIM4_Init+0xcc>)
 8006eea:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8006eee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006ef0:	4b2d      	ldr	r3, [pc, #180]	; (8006fa8 <MX_TIM4_Init+0xcc>)
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4999;
 8006ef6:	4b2c      	ldr	r3, [pc, #176]	; (8006fa8 <MX_TIM4_Init+0xcc>)
 8006ef8:	f241 3287 	movw	r2, #4999	; 0x1387
 8006efc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006efe:	4b2a      	ldr	r3, [pc, #168]	; (8006fa8 <MX_TIM4_Init+0xcc>)
 8006f00:	2200      	movs	r2, #0
 8006f02:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006f04:	4b28      	ldr	r3, [pc, #160]	; (8006fa8 <MX_TIM4_Init+0xcc>)
 8006f06:	2200      	movs	r2, #0
 8006f08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8006f0a:	4827      	ldr	r0, [pc, #156]	; (8006fa8 <MX_TIM4_Init+0xcc>)
 8006f0c:	f7fd f8dc 	bl	80040c8 <HAL_TIM_Base_Init>
 8006f10:	4603      	mov	r3, r0
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d003      	beq.n	8006f1e <MX_TIM4_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006f16:	21c3      	movs	r1, #195	; 0xc3
 8006f18:	4825      	ldr	r0, [pc, #148]	; (8006fb0 <MX_TIM4_Init+0xd4>)
 8006f1a:	f7ff fc6d 	bl	80067f8 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006f1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f22:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8006f24:	f107 0318 	add.w	r3, r7, #24
 8006f28:	4619      	mov	r1, r3
 8006f2a:	481f      	ldr	r0, [pc, #124]	; (8006fa8 <MX_TIM4_Init+0xcc>)
 8006f2c:	f7fd fc48 	bl	80047c0 <HAL_TIM_ConfigClockSource>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d003      	beq.n	8006f3e <MX_TIM4_Init+0x62>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006f36:	21c9      	movs	r1, #201	; 0xc9
 8006f38:	481d      	ldr	r0, [pc, #116]	; (8006fb0 <MX_TIM4_Init+0xd4>)
 8006f3a:	f7ff fc5d 	bl	80067f8 <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8006f3e:	481a      	ldr	r0, [pc, #104]	; (8006fa8 <MX_TIM4_Init+0xcc>)
 8006f40:	f7fd f940 	bl	80041c4 <HAL_TIM_IC_Init>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d003      	beq.n	8006f52 <MX_TIM4_Init+0x76>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006f4a:	21ce      	movs	r1, #206	; 0xce
 8006f4c:	4818      	ldr	r0, [pc, #96]	; (8006fb0 <MX_TIM4_Init+0xd4>)
 8006f4e:	f7ff fc53 	bl	80067f8 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006f52:	2300      	movs	r3, #0
 8006f54:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006f56:	2300      	movs	r3, #0
 8006f58:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006f5a:	f107 0310 	add.w	r3, r7, #16
 8006f5e:	4619      	mov	r1, r3
 8006f60:	4811      	ldr	r0, [pc, #68]	; (8006fa8 <MX_TIM4_Init+0xcc>)
 8006f62:	f7fe f9ea 	bl	800533a <HAL_TIMEx_MasterConfigSynchronization>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d003      	beq.n	8006f74 <MX_TIM4_Init+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006f6c:	21d5      	movs	r1, #213	; 0xd5
 8006f6e:	4810      	ldr	r0, [pc, #64]	; (8006fb0 <MX_TIM4_Init+0xd4>)
 8006f70:	f7ff fc42 	bl	80067f8 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8006f74:	2300      	movs	r3, #0
 8006f76:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8006f80:	2300      	movs	r3, #0
 8006f82:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8006f84:	463b      	mov	r3, r7
 8006f86:	2208      	movs	r2, #8
 8006f88:	4619      	mov	r1, r3
 8006f8a:	4807      	ldr	r0, [pc, #28]	; (8006fa8 <MX_TIM4_Init+0xcc>)
 8006f8c:	f7fd fab6 	bl	80044fc <HAL_TIM_IC_ConfigChannel>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d003      	beq.n	8006f9e <MX_TIM4_Init+0xc2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006f96:	21de      	movs	r1, #222	; 0xde
 8006f98:	4805      	ldr	r0, [pc, #20]	; (8006fb0 <MX_TIM4_Init+0xd4>)
 8006f9a:	f7ff fc2d 	bl	80067f8 <_Error_Handler>
  }

}
 8006f9e:	bf00      	nop
 8006fa0:	3728      	adds	r7, #40	; 0x28
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	200002c0 	.word	0x200002c0
 8006fac:	40000800 	.word	0x40000800
 8006fb0:	08007510 	.word	0x08007510

08006fb4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a09      	ldr	r2, [pc, #36]	; (8006fe8 <HAL_TIM_PWM_MspInit+0x34>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d10b      	bne.n	8006fde <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006fc6:	4b09      	ldr	r3, [pc, #36]	; (8006fec <HAL_TIM_PWM_MspInit+0x38>)
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	4a08      	ldr	r2, [pc, #32]	; (8006fec <HAL_TIM_PWM_MspInit+0x38>)
 8006fcc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006fd0:	6193      	str	r3, [r2, #24]
 8006fd2:	4b06      	ldr	r3, [pc, #24]	; (8006fec <HAL_TIM_PWM_MspInit+0x38>)
 8006fd4:	699b      	ldr	r3, [r3, #24]
 8006fd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006fda:	60fb      	str	r3, [r7, #12]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006fde:	bf00      	nop
 8006fe0:	3714      	adds	r7, #20
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bc80      	pop	{r7}
 8006fe6:	4770      	bx	lr
 8006fe8:	40012c00 	.word	0x40012c00
 8006fec:	40021000 	.word	0x40021000

08006ff0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b08a      	sub	sp, #40	; 0x28
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_baseHandle->Instance==TIM2)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007000:	d12d      	bne.n	800705e <HAL_TIM_Base_MspInit+0x6e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007002:	4b39      	ldr	r3, [pc, #228]	; (80070e8 <HAL_TIM_Base_MspInit+0xf8>)
 8007004:	69db      	ldr	r3, [r3, #28]
 8007006:	4a38      	ldr	r2, [pc, #224]	; (80070e8 <HAL_TIM_Base_MspInit+0xf8>)
 8007008:	f043 0301 	orr.w	r3, r3, #1
 800700c:	61d3      	str	r3, [r2, #28]
 800700e:	4b36      	ldr	r3, [pc, #216]	; (80070e8 <HAL_TIM_Base_MspInit+0xf8>)
 8007010:	69db      	ldr	r3, [r3, #28]
 8007012:	f003 0301 	and.w	r3, r3, #1
 8007016:	617b      	str	r3, [r7, #20]
 8007018:	697b      	ldr	r3, [r7, #20]
  
    /**TIM2 GPIO Configuration    
    PB10     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800701a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800701e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007020:	2300      	movs	r3, #0
 8007022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007024:	2300      	movs	r3, #0
 8007026:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007028:	f107 0318 	add.w	r3, r7, #24
 800702c:	4619      	mov	r1, r3
 800702e:	482f      	ldr	r0, [pc, #188]	; (80070ec <HAL_TIM_Base_MspInit+0xfc>)
 8007030:	f7fc f9bc 	bl	80033ac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8007034:	4b2e      	ldr	r3, [pc, #184]	; (80070f0 <HAL_TIM_Base_MspInit+0x100>)
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	4a2d      	ldr	r2, [pc, #180]	; (80070f0 <HAL_TIM_Base_MspInit+0x100>)
 800703a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800703e:	6053      	str	r3, [r2, #4]
 8007040:	4b2b      	ldr	r3, [pc, #172]	; (80070f0 <HAL_TIM_Base_MspInit+0x100>)
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	4a2a      	ldr	r2, [pc, #168]	; (80070f0 <HAL_TIM_Base_MspInit+0x100>)
 8007046:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800704a:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 5U);
 800704c:	2205      	movs	r2, #5
 800704e:	2100      	movs	r1, #0
 8007050:	201c      	movs	r0, #28
 8007052:	f7fb fd52 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007056:	201c      	movs	r0, #28
 8007058:	f7fb fd6b 	bl	8002b32 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800705c:	e03f      	b.n	80070de <HAL_TIM_Base_MspInit+0xee>
  }else if(tim_baseHandle->Instance==TIM3)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a24      	ldr	r2, [pc, #144]	; (80070f4 <HAL_TIM_Base_MspInit+0x104>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d114      	bne.n	8007092 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007068:	4b1f      	ldr	r3, [pc, #124]	; (80070e8 <HAL_TIM_Base_MspInit+0xf8>)
 800706a:	69db      	ldr	r3, [r3, #28]
 800706c:	4a1e      	ldr	r2, [pc, #120]	; (80070e8 <HAL_TIM_Base_MspInit+0xf8>)
 800706e:	f043 0302 	orr.w	r3, r3, #2
 8007072:	61d3      	str	r3, [r2, #28]
 8007074:	4b1c      	ldr	r3, [pc, #112]	; (80070e8 <HAL_TIM_Base_MspInit+0xf8>)
 8007076:	69db      	ldr	r3, [r3, #28]
 8007078:	f003 0302 	and.w	r3, r3, #2
 800707c:	613b      	str	r3, [r7, #16]
 800707e:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007080:	2200      	movs	r2, #0
 8007082:	2100      	movs	r1, #0
 8007084:	201d      	movs	r0, #29
 8007086:	f7fb fd38 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800708a:	201d      	movs	r0, #29
 800708c:	f7fb fd51 	bl	8002b32 <HAL_NVIC_EnableIRQ>
}
 8007090:	e025      	b.n	80070de <HAL_TIM_Base_MspInit+0xee>
  else if(tim_baseHandle->Instance==TIM4)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a18      	ldr	r2, [pc, #96]	; (80070f8 <HAL_TIM_Base_MspInit+0x108>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d120      	bne.n	80070de <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800709c:	4b12      	ldr	r3, [pc, #72]	; (80070e8 <HAL_TIM_Base_MspInit+0xf8>)
 800709e:	69db      	ldr	r3, [r3, #28]
 80070a0:	4a11      	ldr	r2, [pc, #68]	; (80070e8 <HAL_TIM_Base_MspInit+0xf8>)
 80070a2:	f043 0304 	orr.w	r3, r3, #4
 80070a6:	61d3      	str	r3, [r2, #28]
 80070a8:	4b0f      	ldr	r3, [pc, #60]	; (80070e8 <HAL_TIM_Base_MspInit+0xf8>)
 80070aa:	69db      	ldr	r3, [r3, #28]
 80070ac:	f003 0304 	and.w	r3, r3, #4
 80070b0:	60fb      	str	r3, [r7, #12]
 80070b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80070b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80070b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80070ba:	2300      	movs	r3, #0
 80070bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070be:	2300      	movs	r3, #0
 80070c0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070c2:	f107 0318 	add.w	r3, r7, #24
 80070c6:	4619      	mov	r1, r3
 80070c8:	4808      	ldr	r0, [pc, #32]	; (80070ec <HAL_TIM_Base_MspInit+0xfc>)
 80070ca:	f7fc f96f 	bl	80033ac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 4U);
 80070ce:	2204      	movs	r2, #4
 80070d0:	2100      	movs	r1, #0
 80070d2:	201e      	movs	r0, #30
 80070d4:	f7fb fd11 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80070d8:	201e      	movs	r0, #30
 80070da:	f7fb fd2a 	bl	8002b32 <HAL_NVIC_EnableIRQ>
}
 80070de:	bf00      	nop
 80070e0:	3728      	adds	r7, #40	; 0x28
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop
 80070e8:	40021000 	.word	0x40021000
 80070ec:	40010c00 	.word	0x40010c00
 80070f0:	40010000 	.word	0x40010000
 80070f4:	40000400 	.word	0x40000400
 80070f8:	40000800 	.word	0x40000800

080070fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a15      	ldr	r2, [pc, #84]	; (8007160 <HAL_TIM_MspPostInit+0x64>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d124      	bne.n	8007158 <HAL_TIM_MspPostInit+0x5c>
    PB1     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800710e:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8007112:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007114:	2302      	movs	r3, #2
 8007116:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007118:	2302      	movs	r3, #2
 800711a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800711c:	f107 0308 	add.w	r3, r7, #8
 8007120:	4619      	mov	r1, r3
 8007122:	4810      	ldr	r0, [pc, #64]	; (8007164 <HAL_TIM_MspPostInit+0x68>)
 8007124:	f7fc f942 	bl	80033ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007128:	2303      	movs	r3, #3
 800712a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800712c:	2302      	movs	r3, #2
 800712e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007130:	2302      	movs	r3, #2
 8007132:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007134:	f107 0308 	add.w	r3, r7, #8
 8007138:	4619      	mov	r1, r3
 800713a:	480b      	ldr	r0, [pc, #44]	; (8007168 <HAL_TIM_MspPostInit+0x6c>)
 800713c:	f7fc f936 	bl	80033ac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 8007140:	4b0a      	ldr	r3, [pc, #40]	; (800716c <HAL_TIM_MspPostInit+0x70>)
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	4a09      	ldr	r2, [pc, #36]	; (800716c <HAL_TIM_MspPostInit+0x70>)
 8007146:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800714a:	6053      	str	r3, [r2, #4]
 800714c:	4b07      	ldr	r3, [pc, #28]	; (800716c <HAL_TIM_MspPostInit+0x70>)
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	4a06      	ldr	r2, [pc, #24]	; (800716c <HAL_TIM_MspPostInit+0x70>)
 8007152:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007156:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8007158:	bf00      	nop
 800715a:	3718      	adds	r7, #24
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}
 8007160:	40012c00 	.word	0x40012c00
 8007164:	40010800 	.word	0x40010800
 8007168:	40010c00 	.word	0x40010c00
 800716c:	40010000 	.word	0x40010000

08007170 <startMicroSecondCounter>:

uint64_t timerOverflow = 0;
uint64_t microSecondTime = 0;

//Start TIM3 counter
void startMicroSecondCounter(){
 8007170:	b480      	push	{r7}
 8007172:	af00      	add	r7, sp, #0
	TIM3->CR1 |= TIM_CR1_CEN;
 8007174:	4b04      	ldr	r3, [pc, #16]	; (8007188 <startMicroSecondCounter+0x18>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a03      	ldr	r2, [pc, #12]	; (8007188 <startMicroSecondCounter+0x18>)
 800717a:	f043 0301 	orr.w	r3, r3, #1
 800717e:	6013      	str	r3, [r2, #0]
}
 8007180:	bf00      	nop
 8007182:	46bd      	mov	sp, r7
 8007184:	bc80      	pop	{r7}
 8007186:	4770      	bx	lr
 8007188:	40000400 	.word	0x40000400

0800718c <microSecondTimerOverflow>:

//Count overflows
void microSecondTimerOverflow(){
 800718c:	b480      	push	{r7}
 800718e:	af00      	add	r7, sp, #0
	timerOverflow +=1 ;
 8007190:	4b06      	ldr	r3, [pc, #24]	; (80071ac <microSecondTimerOverflow+0x20>)
 8007192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007196:	1c50      	adds	r0, r2, #1
 8007198:	f143 0100 	adc.w	r1, r3, #0
 800719c:	4b03      	ldr	r3, [pc, #12]	; (80071ac <microSecondTimerOverflow+0x20>)
 800719e:	e9c3 0100 	strd	r0, r1, [r3]
}
 80071a2:	bf00      	nop
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bc80      	pop	{r7}
 80071a8:	4770      	bx	lr
 80071aa:	bf00      	nop
 80071ac:	20000300 	.word	0x20000300

080071b0 <microSecond>:

//return current time in microsecond
uint64_t microSecond(){
 80071b0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80071b4:	af00      	add	r7, sp, #0
	microSecondTime = timerOverflow * TIM3->ARR + TIM3->CNT;
 80071b6:	4913      	ldr	r1, [pc, #76]	; (8007204 <microSecond+0x54>)
 80071b8:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80071ba:	2000      	movs	r0, #0
 80071bc:	460c      	mov	r4, r1
 80071be:	4605      	mov	r5, r0
 80071c0:	4911      	ldr	r1, [pc, #68]	; (8007208 <microSecond+0x58>)
 80071c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071c6:	fb00 fc05 	mul.w	ip, r0, r5
 80071ca:	fb04 f601 	mul.w	r6, r4, r1
 80071ce:	4466      	add	r6, ip
 80071d0:	fba4 2300 	umull	r2, r3, r4, r0
 80071d4:	18f1      	adds	r1, r6, r3
 80071d6:	460b      	mov	r3, r1
 80071d8:	490a      	ldr	r1, [pc, #40]	; (8007204 <microSecond+0x54>)
 80071da:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80071dc:	2000      	movs	r0, #0
 80071de:	4688      	mov	r8, r1
 80071e0:	4681      	mov	r9, r0
 80071e2:	eb12 0a08 	adds.w	sl, r2, r8
 80071e6:	eb43 0b09 	adc.w	fp, r3, r9
 80071ea:	4b08      	ldr	r3, [pc, #32]	; (800720c <microSecond+0x5c>)
 80071ec:	e9c3 ab00 	strd	sl, fp, [r3]
	return microSecondTime;
 80071f0:	4b06      	ldr	r3, [pc, #24]	; (800720c <microSecond+0x5c>)
 80071f2:	e9d3 2300 	ldrd	r2, r3, [r3]

}
 80071f6:	4610      	mov	r0, r2
 80071f8:	4619      	mov	r1, r3
 80071fa:	46bd      	mov	sp, r7
 80071fc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	40000400 	.word	0x40000400
 8007208:	20000300 	.word	0x20000300
 800720c:	20000308 	.word	0x20000308

08007210 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8007214:	4b12      	ldr	r3, [pc, #72]	; (8007260 <MX_USART2_UART_Init+0x50>)
 8007216:	4a13      	ldr	r2, [pc, #76]	; (8007264 <MX_USART2_UART_Init+0x54>)
 8007218:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800721a:	4b11      	ldr	r3, [pc, #68]	; (8007260 <MX_USART2_UART_Init+0x50>)
 800721c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007220:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007222:	4b0f      	ldr	r3, [pc, #60]	; (8007260 <MX_USART2_UART_Init+0x50>)
 8007224:	2200      	movs	r2, #0
 8007226:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007228:	4b0d      	ldr	r3, [pc, #52]	; (8007260 <MX_USART2_UART_Init+0x50>)
 800722a:	2200      	movs	r2, #0
 800722c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800722e:	4b0c      	ldr	r3, [pc, #48]	; (8007260 <MX_USART2_UART_Init+0x50>)
 8007230:	2200      	movs	r2, #0
 8007232:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007234:	4b0a      	ldr	r3, [pc, #40]	; (8007260 <MX_USART2_UART_Init+0x50>)
 8007236:	220c      	movs	r2, #12
 8007238:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800723a:	4b09      	ldr	r3, [pc, #36]	; (8007260 <MX_USART2_UART_Init+0x50>)
 800723c:	2200      	movs	r2, #0
 800723e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007240:	4b07      	ldr	r3, [pc, #28]	; (8007260 <MX_USART2_UART_Init+0x50>)
 8007242:	2200      	movs	r2, #0
 8007244:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007246:	4806      	ldr	r0, [pc, #24]	; (8007260 <MX_USART2_UART_Init+0x50>)
 8007248:	f7fe f8ef 	bl	800542a <HAL_UART_Init>
 800724c:	4603      	mov	r3, r0
 800724e:	2b00      	cmp	r3, #0
 8007250:	d003      	beq.n	800725a <MX_USART2_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007252:	2142      	movs	r1, #66	; 0x42
 8007254:	4804      	ldr	r0, [pc, #16]	; (8007268 <MX_USART2_UART_Init+0x58>)
 8007256:	f7ff facf 	bl	80067f8 <_Error_Handler>
  }

}
 800725a:	bf00      	nop
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	20000310 	.word	0x20000310
 8007264:	40004400 	.word	0x40004400
 8007268:	08007520 	.word	0x08007520

0800726c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b088      	sub	sp, #32
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART2)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a0f      	ldr	r2, [pc, #60]	; (80072b8 <HAL_UART_MspInit+0x4c>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d117      	bne.n	80072ae <HAL_UART_MspInit+0x42>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800727e:	4b0f      	ldr	r3, [pc, #60]	; (80072bc <HAL_UART_MspInit+0x50>)
 8007280:	69db      	ldr	r3, [r3, #28]
 8007282:	4a0e      	ldr	r2, [pc, #56]	; (80072bc <HAL_UART_MspInit+0x50>)
 8007284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007288:	61d3      	str	r3, [r2, #28]
 800728a:	4b0c      	ldr	r3, [pc, #48]	; (80072bc <HAL_UART_MspInit+0x50>)
 800728c:	69db      	ldr	r3, [r3, #28]
 800728e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007292:	60fb      	str	r3, [r7, #12]
 8007294:	68fb      	ldr	r3, [r7, #12]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8007296:	230c      	movs	r3, #12
 8007298:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800729a:	2302      	movs	r3, #2
 800729c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800729e:	2302      	movs	r3, #2
 80072a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072a2:	f107 0310 	add.w	r3, r7, #16
 80072a6:	4619      	mov	r1, r3
 80072a8:	4805      	ldr	r0, [pc, #20]	; (80072c0 <HAL_UART_MspInit+0x54>)
 80072aa:	f7fc f87f 	bl	80033ac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80072ae:	bf00      	nop
 80072b0:	3720      	adds	r7, #32
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	40004400 	.word	0x40004400
 80072bc:	40021000 	.word	0x40021000
 80072c0:	40010800 	.word	0x40010800

080072c4 <wheels_set_speed>:
#include "wheels.h"


void wheels_set_speed(GPIO_PinState en_right, GPIO_PinState en_left, int speed_right, int speed_left){
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60ba      	str	r2, [r7, #8]
 80072cc:	607b      	str	r3, [r7, #4]
 80072ce:	4603      	mov	r3, r0
 80072d0:	73fb      	strb	r3, [r7, #15]
 80072d2:	460b      	mov	r3, r1
 80072d4:	73bb      	strb	r3, [r7, #14]

	//Normalize value between MAX_SPEED_FORWARD and MAX_SPEED_BACKWARD (because CAN order is between 0 and 100)
	speed_right = ((MAX_SPEED_FORWARD-MAX_SPEED_BACKWARD)/100.0) * speed_right + MAX_SPEED_BACKWARD;
 80072d6:	68b8      	ldr	r0, [r7, #8]
 80072d8:	f7f9 f89c 	bl	8000414 <__aeabi_i2d>
 80072dc:	f04f 0200 	mov.w	r2, #0
 80072e0:	4b46      	ldr	r3, [pc, #280]	; (80073fc <wheels_set_speed+0x138>)
 80072e2:	f7f9 f901 	bl	80004e8 <__aeabi_dmul>
 80072e6:	4602      	mov	r2, r0
 80072e8:	460b      	mov	r3, r1
 80072ea:	4610      	mov	r0, r2
 80072ec:	4619      	mov	r1, r3
 80072ee:	f04f 0200 	mov.w	r2, #0
 80072f2:	4b43      	ldr	r3, [pc, #268]	; (8007400 <wheels_set_speed+0x13c>)
 80072f4:	f7f8 ff42 	bl	800017c <__adddf3>
 80072f8:	4602      	mov	r2, r0
 80072fa:	460b      	mov	r3, r1
 80072fc:	4610      	mov	r0, r2
 80072fe:	4619      	mov	r1, r3
 8007300:	f7f9 fb04 	bl	800090c <__aeabi_d2iz>
 8007304:	4603      	mov	r3, r0
 8007306:	60bb      	str	r3, [r7, #8]
	speed_left = ((MAX_SPEED_FORWARD-MAX_SPEED_BACKWARD)/100.0) * speed_left + MAX_SPEED_BACKWARD;
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f7f9 f883 	bl	8000414 <__aeabi_i2d>
 800730e:	f04f 0200 	mov.w	r2, #0
 8007312:	4b3a      	ldr	r3, [pc, #232]	; (80073fc <wheels_set_speed+0x138>)
 8007314:	f7f9 f8e8 	bl	80004e8 <__aeabi_dmul>
 8007318:	4602      	mov	r2, r0
 800731a:	460b      	mov	r3, r1
 800731c:	4610      	mov	r0, r2
 800731e:	4619      	mov	r1, r3
 8007320:	f04f 0200 	mov.w	r2, #0
 8007324:	4b36      	ldr	r3, [pc, #216]	; (8007400 <wheels_set_speed+0x13c>)
 8007326:	f7f8 ff29 	bl	800017c <__adddf3>
 800732a:	4602      	mov	r2, r0
 800732c:	460b      	mov	r3, r1
 800732e:	4610      	mov	r0, r2
 8007330:	4619      	mov	r1, r3
 8007332:	f7f9 faeb 	bl	800090c <__aeabi_d2iz>
 8007336:	4603      	mov	r3, r0
 8007338:	607b      	str	r3, [r7, #4]

	/* Threshold rotating speed of propulsion wheels*/
	if (speed_left > MAX_SPEED_FORWARD){
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2b4b      	cmp	r3, #75	; 0x4b
 800733e:	dd02      	ble.n	8007346 <wheels_set_speed+0x82>
		speed_left = MAX_SPEED_FORWARD;
 8007340:	234b      	movs	r3, #75	; 0x4b
 8007342:	607b      	str	r3, [r7, #4]
 8007344:	e004      	b.n	8007350 <wheels_set_speed+0x8c>
	}else if (speed_left < MAX_SPEED_BACKWARD)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2b18      	cmp	r3, #24
 800734a:	dc01      	bgt.n	8007350 <wheels_set_speed+0x8c>
		speed_left = MAX_SPEED_BACKWARD;
 800734c:	2319      	movs	r3, #25
 800734e:	607b      	str	r3, [r7, #4]


	if (speed_right > MAX_SPEED_FORWARD){
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	2b4b      	cmp	r3, #75	; 0x4b
 8007354:	dd02      	ble.n	800735c <wheels_set_speed+0x98>
		speed_right = MAX_SPEED_FORWARD;
 8007356:	234b      	movs	r3, #75	; 0x4b
 8007358:	60bb      	str	r3, [r7, #8]
 800735a:	e004      	b.n	8007366 <wheels_set_speed+0xa2>
	}else if (speed_right < MAX_SPEED_BACKWARD){
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	2b18      	cmp	r3, #24
 8007360:	dc01      	bgt.n	8007366 <wheels_set_speed+0xa2>
		speed_right = MAX_SPEED_BACKWARD;
 8007362:	2319      	movs	r3, #25
 8007364:	60bb      	str	r3, [r7, #8]
	}

		
	speed_left = 3200 * ( speed_left/ 100.0 );
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7f9 f854 	bl	8000414 <__aeabi_i2d>
 800736c:	f04f 0200 	mov.w	r2, #0
 8007370:	4b24      	ldr	r3, [pc, #144]	; (8007404 <wheels_set_speed+0x140>)
 8007372:	f7f9 f9e3 	bl	800073c <__aeabi_ddiv>
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	4610      	mov	r0, r2
 800737c:	4619      	mov	r1, r3
 800737e:	f04f 0200 	mov.w	r2, #0
 8007382:	4b21      	ldr	r3, [pc, #132]	; (8007408 <wheels_set_speed+0x144>)
 8007384:	f7f9 f8b0 	bl	80004e8 <__aeabi_dmul>
 8007388:	4602      	mov	r2, r0
 800738a:	460b      	mov	r3, r1
 800738c:	4610      	mov	r0, r2
 800738e:	4619      	mov	r1, r3
 8007390:	f7f9 fabc 	bl	800090c <__aeabi_d2iz>
 8007394:	4603      	mov	r3, r0
 8007396:	607b      	str	r3, [r7, #4]
	speed_right = 3200 * ( speed_right/ 100.0 );
 8007398:	68b8      	ldr	r0, [r7, #8]
 800739a:	f7f9 f83b 	bl	8000414 <__aeabi_i2d>
 800739e:	f04f 0200 	mov.w	r2, #0
 80073a2:	4b18      	ldr	r3, [pc, #96]	; (8007404 <wheels_set_speed+0x140>)
 80073a4:	f7f9 f9ca 	bl	800073c <__aeabi_ddiv>
 80073a8:	4602      	mov	r2, r0
 80073aa:	460b      	mov	r3, r1
 80073ac:	4610      	mov	r0, r2
 80073ae:	4619      	mov	r1, r3
 80073b0:	f04f 0200 	mov.w	r2, #0
 80073b4:	4b14      	ldr	r3, [pc, #80]	; (8007408 <wheels_set_speed+0x144>)
 80073b6:	f7f9 f897 	bl	80004e8 <__aeabi_dmul>
 80073ba:	4602      	mov	r2, r0
 80073bc:	460b      	mov	r3, r1
 80073be:	4610      	mov	r0, r2
 80073c0:	4619      	mov	r1, r3
 80073c2:	f7f9 faa3 	bl	800090c <__aeabi_d2iz>
 80073c6:	4603      	mov	r3, r0
 80073c8:	60bb      	str	r3, [r7, #8]

	TIM1->CCR1=speed_left;
 80073ca:	4a10      	ldr	r2, [pc, #64]	; (800740c <wheels_set_speed+0x148>)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6353      	str	r3, [r2, #52]	; 0x34
	TIM1->CCR2=speed_right;
 80073d0:	4a0e      	ldr	r2, [pc, #56]	; (800740c <wheels_set_speed+0x148>)
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	6393      	str	r3, [r2, #56]	; 0x38

	/*        Enable moteurs        */
	/* GPIO_PIN_SET : activation    */
	/* GPIO_PIN_RESET : pont ouvert */
		
	HAL_GPIO_WritePin( GPIOC, GPIO_PIN_10, en_left); //PC10  Right Rear
 80073d6:	7bbb      	ldrb	r3, [r7, #14]
 80073d8:	461a      	mov	r2, r3
 80073da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80073de:	480c      	ldr	r0, [pc, #48]	; (8007410 <wheels_set_speed+0x14c>)
 80073e0:	f7fc f983 	bl	80036ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin( GPIOC, GPIO_PIN_11, en_right); //PC11  Left Rear
 80073e4:	7bfb      	ldrb	r3, [r7, #15]
 80073e6:	461a      	mov	r2, r3
 80073e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80073ec:	4808      	ldr	r0, [pc, #32]	; (8007410 <wheels_set_speed+0x14c>)
 80073ee:	f7fc f97c 	bl	80036ea <HAL_GPIO_WritePin>
}
 80073f2:	bf00      	nop
 80073f4:	3710      	adds	r7, #16
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
 80073fa:	bf00      	nop
 80073fc:	3fe00000 	.word	0x3fe00000
 8007400:	40390000 	.word	0x40390000
 8007404:	40590000 	.word	0x40590000
 8007408:	40a90000 	.word	0x40a90000
 800740c:	40012c00 	.word	0x40012c00
 8007410:	40011000 	.word	0x40011000

08007414 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007414:	480d      	ldr	r0, [pc, #52]	; (800744c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007416:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8007418:	f7ff fc02 	bl	8006c20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800741c:	480c      	ldr	r0, [pc, #48]	; (8007450 <LoopForever+0x6>)
  ldr r1, =_edata
 800741e:	490d      	ldr	r1, [pc, #52]	; (8007454 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007420:	4a0d      	ldr	r2, [pc, #52]	; (8007458 <LoopForever+0xe>)
  movs r3, #0
 8007422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007424:	e002      	b.n	800742c <LoopCopyDataInit>

08007426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800742a:	3304      	adds	r3, #4

0800742c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800742c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800742e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007430:	d3f9      	bcc.n	8007426 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007432:	4a0a      	ldr	r2, [pc, #40]	; (800745c <LoopForever+0x12>)
  ldr r4, =_ebss
 8007434:	4c0a      	ldr	r4, [pc, #40]	; (8007460 <LoopForever+0x16>)
  movs r3, #0
 8007436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007438:	e001      	b.n	800743e <LoopFillZerobss>

0800743a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800743a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800743c:	3204      	adds	r2, #4

0800743e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800743e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007440:	d3fb      	bcc.n	800743a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8007442:	f000 f811 	bl	8007468 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007446:	f7fe ff65 	bl	8006314 <main>

0800744a <LoopForever>:

LoopForever:
    b LoopForever
 800744a:	e7fe      	b.n	800744a <LoopForever>
  ldr   r0, =_estack
 800744c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8007450:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007454:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 8007458:	08007558 	.word	0x08007558
  ldr r2, =_sbss
 800745c:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 8007460:	20000350 	.word	0x20000350

08007464 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007464:	e7fe      	b.n	8007464 <ADC1_2_IRQHandler>
	...

08007468 <__libc_init_array>:
 8007468:	b570      	push	{r4, r5, r6, lr}
 800746a:	2600      	movs	r6, #0
 800746c:	4d0c      	ldr	r5, [pc, #48]	; (80074a0 <__libc_init_array+0x38>)
 800746e:	4c0d      	ldr	r4, [pc, #52]	; (80074a4 <__libc_init_array+0x3c>)
 8007470:	1b64      	subs	r4, r4, r5
 8007472:	10a4      	asrs	r4, r4, #2
 8007474:	42a6      	cmp	r6, r4
 8007476:	d109      	bne.n	800748c <__libc_init_array+0x24>
 8007478:	f000 f81a 	bl	80074b0 <_init>
 800747c:	2600      	movs	r6, #0
 800747e:	4d0a      	ldr	r5, [pc, #40]	; (80074a8 <__libc_init_array+0x40>)
 8007480:	4c0a      	ldr	r4, [pc, #40]	; (80074ac <__libc_init_array+0x44>)
 8007482:	1b64      	subs	r4, r4, r5
 8007484:	10a4      	asrs	r4, r4, #2
 8007486:	42a6      	cmp	r6, r4
 8007488:	d105      	bne.n	8007496 <__libc_init_array+0x2e>
 800748a:	bd70      	pop	{r4, r5, r6, pc}
 800748c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007490:	4798      	blx	r3
 8007492:	3601      	adds	r6, #1
 8007494:	e7ee      	b.n	8007474 <__libc_init_array+0xc>
 8007496:	f855 3b04 	ldr.w	r3, [r5], #4
 800749a:	4798      	blx	r3
 800749c:	3601      	adds	r6, #1
 800749e:	e7f2      	b.n	8007486 <__libc_init_array+0x1e>
 80074a0:	08007550 	.word	0x08007550
 80074a4:	08007550 	.word	0x08007550
 80074a8:	08007550 	.word	0x08007550
 80074ac:	08007554 	.word	0x08007554

080074b0 <_init>:
 80074b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074b2:	bf00      	nop
 80074b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074b6:	bc08      	pop	{r3}
 80074b8:	469e      	mov	lr, r3
 80074ba:	4770      	bx	lr

080074bc <_fini>:
 80074bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074be:	bf00      	nop
 80074c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074c2:	bc08      	pop	{r3}
 80074c4:	469e      	mov	lr, r3
 80074c6:	4770      	bx	lr
