{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522514188715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522514188717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 18:36:28 2018 " "Processing started: Sat Mar 31 18:36:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522514188717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522514188717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522514188718 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522514188997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189513 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514189513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189514 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514189514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189515 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514189515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189516 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514189516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-comportament " "Found design unit 1: memory-comportament" {  } { { "../ProcesadorMulticicle/memory.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189517 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../ProcesadorMulticicle/memory.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514189517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189518 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514189518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189519 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514189519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "../ProcesadorMulticicle/alu.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189520 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ProcesadorMulticicle/alu.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514189520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAMController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRAMController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189521 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514189521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189522 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514189522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoryController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189523 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522514189523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522514189523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAMController " "Elaborating entity \"SRAMController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522514189593 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(47) " "VHDL Process Statement warning at SRAMController.vhd(47): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189597 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(54) " "VHDL Process Statement warning at SRAMController.vhd(54): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189597 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite SRAMController.vhd(58) " "VHDL Process Statement warning at SRAMController.vhd(58): signal \"dataToWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189597 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(64) " "VHDL Process Statement warning at SRAMController.vhd(64): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189598 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(65) " "VHDL Process Statement warning at SRAMController.vhd(65): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189598 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(66) " "VHDL Process Statement warning at SRAMController.vhd(66): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189598 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(78) " "VHDL Process Statement warning at SRAMController.vhd(78): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189598 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(79) " "VHDL Process Statement warning at SRAMController.vhd(79): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189598 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(80) " "VHDL Process Statement warning at SRAMController.vhd(80): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189598 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(89) " "VHDL Process Statement warning at SRAMController.vhd(89): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189598 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189598 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189598 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(92) " "VHDL Process Statement warning at SRAMController.vhd(92): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189598 "|SRAMController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(94) " "VHDL Process Statement warning at SRAMController.vhd(94): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1522514189599 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_ADDR SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_ADDR\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514189600 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_OE_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_OE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514189600 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514189600 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_WE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514189600 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_LB_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_LB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514189600 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_UB_N SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_UB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514189600 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_DQ SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"SRAM_DQ\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514189601 "|SRAMController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_ext SRAMController.vhd(43) " "VHDL Process Statement warning at SRAMController.vhd(43): inferring latch(es) for signal or variable \"data_ext\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522514189601 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[0\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[0\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189602 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[1\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[1\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189602 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[2\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[2\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189602 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[3\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[3\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189603 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[4\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[4\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189603 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[5\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[5\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189603 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[6\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[6\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189603 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[7\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[7\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189603 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[8\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[8\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189603 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[9\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[9\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189603 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[10\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[10\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189603 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[11\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[11\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189603 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[12\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[12\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189603 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[13\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[13\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189604 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[14\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[14\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189604 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[15\] SRAMController.vhd(43) " "Inferred latch for \"data_ext\[15\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189604 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[0\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[0\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189604 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[1\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[1\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189604 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[2\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[2\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189604 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[3\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[3\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189604 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[4\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[4\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189604 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[5\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[5\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189605 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[6\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[6\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189605 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[7\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[7\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189605 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[8\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[8\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189605 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[9\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[9\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189605 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[10\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[10\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189605 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[11\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[11\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189605 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[12\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[12\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189605 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[13\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[13\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189605 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[14\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[14\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189606 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[15\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_DQ\[15\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189606 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_UB_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_UB_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189606 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_LB_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_LB_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189606 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_WE_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189606 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_CE_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189606 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_OE_N SRAMController.vhd(43) " "Inferred latch for \"SRAM_OE_N\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189606 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[0\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[0\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189606 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[1\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[1\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189606 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[2\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[2\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189606 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[3\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[3\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189607 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[4\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[4\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189607 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[5\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[5\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189607 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[6\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[6\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189607 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[7\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[7\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189607 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[8\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[8\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189607 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[9\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[9\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189607 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[10\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[10\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189607 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[11\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[11\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189607 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[12\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[12\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189607 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[13\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[13\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189608 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[14\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[14\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189608 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[15\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[15\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189608 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[16\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[16\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189608 "|SRAMController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[17\] SRAMController.vhd(43) " "Inferred latch for \"SRAM_ADDR\[17\]\" at SRAMController.vhd(43)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522514189608 "|SRAMController"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522514190024 "|SRAMController|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522514190024 "|SRAMController|SRAM_ADDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522514190024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522514190246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522514190246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522514190331 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522514190331 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1522514190331 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522514190331 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522514190331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522514190344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 31 18:36:30 2018 " "Processing ended: Sat Mar 31 18:36:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522514190344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522514190344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522514190344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522514190344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522514192796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522514192798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 18:36:32 2018 " "Processing started: Sat Mar 31 18:36:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522514192798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522514192798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522514192799 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522514192828 ""}
{ "Info" "0" "" "Project  = ProcesadorMulticicleMemoria" {  } {  } 0 0 "Project  = ProcesadorMulticicleMemoria" 0 0 "Fitter" 0 0 1522514192829 ""}
{ "Info" "0" "" "Revision = ProcesadorMulticicleMemoria" {  } {  } 0 0 "Revision = ProcesadorMulticicleMemoria" 0 0 "Fitter" 0 0 1522514192830 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1522514192948 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcesadorMulticicleMemoria EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ProcesadorMulticicleMemoria\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522514192954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522514192988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522514192988 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522514193255 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522514193273 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522514193648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522514193648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522514193648 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522514193648 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522514193661 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522514193661 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522514193661 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522514193661 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "90 90 " "No exact pin location assignment(s) for 90 pins of 90 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[0\] " "Pin SRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[1\] " "Pin SRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[2\] " "Pin SRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[3\] " "Pin SRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[4\] " "Pin SRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[5\] " "Pin SRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[6\] " "Pin SRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[7\] " "Pin SRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[8\] " "Pin SRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[9\] " "Pin SRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[10\] " "Pin SRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[11\] " "Pin SRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[12\] " "Pin SRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[13\] " "Pin SRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[14\] " "Pin SRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[15\] " "Pin SRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[0] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[1] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[2] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[3] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[4] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[5] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[6] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[7] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[8] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[9] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[10] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[11] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[12] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[13] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[14] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[15] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[16] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_ADDR[17] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N " "Pin SRAM_UB_N not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_UB_N } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 11 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N " "Pin SRAM_LB_N not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_LB_N } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 12 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CE_N " "Pin SRAM_CE_N not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_CE_N } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 13 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_OE_N } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 14 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SRAM_WE_N } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 15 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[0\] " "Pin dataReaded\[0\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[0] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[1\] " "Pin dataReaded\[1\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[1] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[2\] " "Pin dataReaded\[2\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[2] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[3\] " "Pin dataReaded\[3\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[3] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[4\] " "Pin dataReaded\[4\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[4] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[5\] " "Pin dataReaded\[5\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[5] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[6\] " "Pin dataReaded\[6\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[6] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[7\] " "Pin dataReaded\[7\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[7] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[8\] " "Pin dataReaded\[8\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[8] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[9\] " "Pin dataReaded\[9\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[9] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[10\] " "Pin dataReaded\[10\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[10] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[11\] " "Pin dataReaded\[11\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[11] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[12\] " "Pin dataReaded\[12\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[12] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[13\] " "Pin dataReaded\[13\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[13] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[14\] " "Pin dataReaded\[14\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[14] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataReaded\[15\] " "Pin dataReaded\[15\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataReaded[15] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 18 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataReaded[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[0] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[1] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Pin address\[2\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[2] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Pin address\[3\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[3] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Pin address\[4\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[4] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Pin address\[5\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[5] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Pin address\[6\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[6] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Pin address\[7\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[7] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[8\] " "Pin address\[8\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[8] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[9\] " "Pin address\[9\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[9] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[10\] " "Pin address\[10\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[10] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[11\] " "Pin address\[11\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[11] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[12\] " "Pin address\[12\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[12] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[13\] " "Pin address\[13\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[13] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[14\] " "Pin address\[14\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[14] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[15\] " "Pin address\[15\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { address[15] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 17 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_m " "Pin byte_m not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { byte_m } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 21 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { byte_m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Pin WR not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { WR } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 20 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 8 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[0\] " "Pin dataToWrite\[0\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[0] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[1\] " "Pin dataToWrite\[1\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[1] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[2\] " "Pin dataToWrite\[2\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[2] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[3\] " "Pin dataToWrite\[3\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[3] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[4\] " "Pin dataToWrite\[4\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[4] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[5\] " "Pin dataToWrite\[5\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[5] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[6\] " "Pin dataToWrite\[6\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[6] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[7\] " "Pin dataToWrite\[7\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[7] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[8\] " "Pin dataToWrite\[8\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[8] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[9\] " "Pin dataToWrite\[9\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[9] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[10\] " "Pin dataToWrite\[10\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[10] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[11\] " "Pin dataToWrite\[11\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[11] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[12\] " "Pin dataToWrite\[12\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[12] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[13\] " "Pin dataToWrite\[13\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[13] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[14\] " "Pin dataToWrite\[14\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[14] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataToWrite\[15\] " "Pin dataToWrite\[15\] not assigned to an exact location on the device" {  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataToWrite[15] } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 19 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataToWrite[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522514193740 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1522514193740 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1522514193898 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcesadorMulticicleMemoria.sdc " "Synopsys Design Constraints File file not found: 'ProcesadorMulticicleMemoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522514193900 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522514193900 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1522514193906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522514193924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.RD_ST " "Destination node state.RD_ST" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { state.RD_ST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.WR_ST " "Destination node state.WR_ST" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { state.WR_ST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193924 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522514193924 ""}  } { { "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alfredu/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 8 0 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522514193924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.IDLE_ST  " "Automatically promoted node state.IDLE_ST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~0 " "Destination node Selector0~0" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 45 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector2~0 " "Destination node Selector2~0" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 45 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state~0 " "Destination node next_state~0" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 29 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { next_state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.RD_ST~0 " "Destination node next_state.RD_ST~0" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 29 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { next_state.RD_ST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.WR_ST~0 " "Destination node next_state.WR_ST~0" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 29 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { next_state.WR_ST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522514193925 ""}  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { state.IDLE_ST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522514193925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_ext\[15\]~1  " "Automatically promoted node data_ext\[15\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""}  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_ext[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522514193925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.RES_ST  " "Automatically promoted node state.RES_ST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_OE_N~2 " "Destination node SRAM_OE_N~2" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 14 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_WE_N~0 " "Destination node SRAM_WE_N~0" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 15 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_ext\[15\]~1 " "Destination node data_ext\[15\]~1" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 43 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_ext[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state~0 " "Destination node next_state~0" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 29 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { next_state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.IDLE_ST~0 " "Destination node state.IDLE_ST~0" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { state.IDLE_ST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522514193925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522514193925 ""}  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } } { "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alfredu/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { state.RES_ST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522514193925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522514193994 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522514193994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522514193995 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522514193997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522514193998 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522514193998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522514193998 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522514193998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522514193999 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1522514193999 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522514193999 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "89 unused 3.3V 34 39 16 " "Number of I/O pins in group: 89 (unused VREF, 3.3V VCCIO, 34 input, 39 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1522514194002 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1522514194002 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522514194002 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522514194005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522514194005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522514194005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522514194005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522514194005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522514194005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522514194005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522514194005 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1522514194005 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522514194005 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522514194045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522514195035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522514195150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522514195162 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522514195688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522514195688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522514195759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X11_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13" {  } { { "loc" "" { Generic "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} 0 0 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522514196609 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522514196609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522514196871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1522514196873 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522514196873 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1522514196885 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522514196890 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "55 " "Found 55 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[0\] 0 " "Pin \"dataReaded\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[1\] 0 " "Pin \"dataReaded\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[2\] 0 " "Pin \"dataReaded\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[3\] 0 " "Pin \"dataReaded\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[4\] 0 " "Pin \"dataReaded\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[5\] 0 " "Pin \"dataReaded\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[6\] 0 " "Pin \"dataReaded\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[7\] 0 " "Pin \"dataReaded\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[8\] 0 " "Pin \"dataReaded\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[9\] 0 " "Pin \"dataReaded\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[10\] 0 " "Pin \"dataReaded\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[11\] 0 " "Pin \"dataReaded\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[12\] 0 " "Pin \"dataReaded\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[13\] 0 " "Pin \"dataReaded\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[14\] 0 " "Pin \"dataReaded\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataReaded\[15\] 0 " "Pin \"dataReaded\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522514196901 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1522514196901 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522514197112 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522514197128 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522514197306 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522514197609 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1522514197644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/output_files/ProcesadorMulticicleMemoria.fit.smsg " "Generated suppressed messages file /home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/output_files/ProcesadorMulticicleMemoria.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522514197754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522514197882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 31 18:36:37 2018 " "Processing ended: Sat Mar 31 18:36:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522514197882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522514197882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522514197882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522514197882 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522514200105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522514200107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 18:36:39 2018 " "Processing started: Sat Mar 31 18:36:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522514200107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522514200107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522514200107 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1522514201076 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522514201115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522514201447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 31 18:36:41 2018 " "Processing ended: Sat Mar 31 18:36:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522514201447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522514201447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522514201447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522514201447 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522514201581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522514203258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 18:36:42 2018 " "Processing started: Sat Mar 31 18:36:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522514203260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522514203260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria " "Command: quartus_sta ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522514203260 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1522514203291 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522514203456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522514203493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522514203493 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1522514203583 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcesadorMulticicleMemoria.sdc " "Synopsys Design Constraints File file not found: 'ProcesadorMulticicleMemoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1522514203594 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1522514203594 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203596 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.IDLE_ST state.IDLE_ST " "create_clock -period 1.000 -name state.IDLE_ST state.IDLE_ST" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203596 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.RES_ST state.RES_ST " "create_clock -period 1.000 -name state.RES_ST state.RES_ST" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203596 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203596 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1522514203600 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1522514203608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522514203610 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1522514203612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.654 " "Worst-case setup slack is -0.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654        -1.897 state.RES_ST  " "   -0.654        -1.897 state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.901         0.000 clk  " "    1.901         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522514203613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.694 " "Worst-case hold slack is -2.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.694        -8.496 clk  " "   -2.694        -8.496 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.617        -3.216 state.RES_ST  " "   -1.617        -3.216 state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522514203615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522514203616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522514203617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -6.519 clk  " "   -1.631        -6.519 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.IDLE_ST  " "    0.500         0.000 state.IDLE_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.RES_ST  " "    0.500         0.000 state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522514203618 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1522514203652 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1522514203654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.143 " "Worst-case setup slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143         0.000 state.RES_ST  " "    0.143         0.000 state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.296         0.000 clk  " "    1.296         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522514203669 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1522514203670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.722 " "Worst-case hold slack is -1.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722        -5.224 clk  " "   -1.722        -5.224 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121        -2.294 state.RES_ST  " "   -1.121        -2.294 state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522514203671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522514203673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522514203675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 clk  " "   -1.380        -5.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.IDLE_ST  " "    0.500         0.000 state.IDLE_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.RES_ST  " "    0.500         0.000 state.RES_ST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522514203677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522514203677 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1522514203717 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522514203746 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522514203747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522514203788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 31 18:36:43 2018 " "Processing ended: Sat Mar 31 18:36:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522514203788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522514203788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522514203788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522514203788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522514206486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522514206488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 18:36:46 2018 " "Processing started: Sat Mar 31 18:36:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522514206488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522514206488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522514206488 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ProcesadorMulticicleMemoria.vho\", \"ProcesadorMulticicleMemoria_fast.vho ProcesadorMulticicleMemoria_vhd.sdo ProcesadorMulticicleMemoria_vhd_fast.sdo /home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/simulation/modelsim/ simulation " "Generated files \"ProcesadorMulticicleMemoria.vho\", \"ProcesadorMulticicleMemoria_fast.vho\", \"ProcesadorMulticicleMemoria_vhd.sdo\" and \"ProcesadorMulticicleMemoria_vhd_fast.sdo\" in directory \"/home/alfredu/Documents/PEC-2018/ProcesadorMulticicleMemoria/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1522514206838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "806 " "Peak virtual memory: 806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522514206885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 31 18:36:46 2018 " "Processing ended: Sat Mar 31 18:36:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522514206885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522514206885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522514206885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522514206885 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522514206992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522514212134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522514212135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 18:36:51 2018 " "Processing started: Sat Mar 31 18:36:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522514212135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1522514212135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria --netlist_type=sgate " "Command: quartus_rpp ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1522514212136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522514212205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 31 18:36:52 2018 " "Processing ended: Sat Mar 31 18:36:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522514212205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522514212205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522514212205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1522514212205 ""}
