
---------- Begin Simulation Statistics ----------
final_tick                                85594034500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 276063                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686896                       # Number of bytes of host memory used
host_op_rate                                   276605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   362.24                       # Real time elapsed on the host
host_tick_rate                              236293632                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085594                       # Number of seconds simulated
sim_ticks                                 85594034500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695546                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095396                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101795                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727684                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477766                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65340                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.711881                       # CPI: cycles per instruction
system.cpu.discardedOps                        190658                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610109                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402268                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001396                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        38424375                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.584153                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        171188069                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132763694                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       212903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        442611                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          686                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423436                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            693                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       143208                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69688                       # Transaction distribution
system.membus.trans_dist::ReadExReq            147470                       # Transaction distribution
system.membus.trans_dist::ReadExResp           147470                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       672326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 672326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23867072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23867072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            229715                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  229715    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              229715                       # Request fanout histogram
system.membus.respLayer1.occupancy         1241614750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1062986000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       769856                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          154392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286379                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425326                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85654528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85721664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          213567                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9165376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           926020                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000888                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030033                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 925205     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    808      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             926020                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1338667000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067559496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               482656                       # number of demand (read+write) hits
system.l2.demand_hits::total                   482734                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data              482656                       # number of overall hits
system.l2.overall_hits::total                  482734                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             229050                       # number of demand (read+write) misses
system.l2.demand_misses::total                 229719                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            229050                       # number of overall misses
system.l2.overall_misses::total                229719                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52425500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19653402500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19705828000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52425500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19653402500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19705828000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711706                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712453                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711706                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712453                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.321832                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.322434                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.321832                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.322434                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78363.976084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85803.983846                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85782.316656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78363.976084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85803.983846                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85782.316656                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              143209                       # number of writebacks
system.l2.writebacks::total                    143209                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        229046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            229715                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       229046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           229715                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45735500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17362515500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17408251000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45735500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17362515500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17408251000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.321827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.322428                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.321827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.322428                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68363.976084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75803.618051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75781.951549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68363.976084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75803.618051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75781.951549                       # average overall mshr miss latency
system.l2.replacements                         213567                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       626647                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           626647                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       626647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       626647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            138910                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                138910                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          147470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              147470                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13010212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13010212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.514945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.514945                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88222.770733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88222.770733                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       147470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         147470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11535512000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11535512000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.514945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.514945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78222.770733                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78222.770733                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52425500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52425500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78363.976084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78363.976084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45735500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45735500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68363.976084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68363.976084                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        343746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            343746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6643190500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6643190500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.191806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.191806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81431.607012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81431.607012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5827003500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5827003500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.191796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.191796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71430.365549                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71430.365549                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16032.990284                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    229951                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.189532                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.943770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        55.452891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15942.593623                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978576                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2427                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5923215                       # Number of tag accesses
system.l2.tags.data_accesses                  5923215                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14658944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14701760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9165312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9165312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          229046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              229715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       143208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             143208                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            500222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         171261281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171761503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       500222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           500222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107078864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107078864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107078864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           500222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        171261281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            278840367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    143208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    228907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004391246500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8529                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8529                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              612713                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             134916                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      229715                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143208                       # Number of write requests accepted
system.mem_ctrls.readBursts                    229715                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    139                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3627257750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1147880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7931807750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15799.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34549.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144229                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86380                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                229715                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143208                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       142146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.829696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.694879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.655633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        99714     70.15%     70.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19600     13.79%     83.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3278      2.31%     86.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1524      1.07%     87.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9622      6.77%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          679      0.48%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          571      0.40%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          665      0.47%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6493      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       142146                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.916872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.002855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.456681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8436     98.91%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           22      0.26%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           62      0.73%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8529                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.788604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.758320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5262     61.70%     61.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               63      0.74%     62.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2961     34.72%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              233      2.73%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8529                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14692864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9164160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14701760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9165312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       171.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85594001000                       # Total gap between requests
system.mem_ctrls.avgGap                     229521.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14650048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9164160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 500221.776553832169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 171157348.588352859020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107065405.358360573649                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       229046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       143208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18315750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7913492000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2026661516250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27377.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34549.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14151873.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            505354920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            268579740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           816844560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          371001060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6756122880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23591213580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13001824320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45310941060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.370316                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33550358500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2857920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49185756000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            509646060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            270864330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           822328080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          376450740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6756122880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23824620030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12805271520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45365303640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.005437                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  33041021750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2857920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49695092750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85594034500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662673                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662673                       # number of overall hits
system.cpu.icache.overall_hits::total         9662673                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55131500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55131500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55131500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55131500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73803.882195                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73803.882195                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73803.882195                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73803.882195                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54384500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54384500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54384500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54384500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72803.882195                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72803.882195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72803.882195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72803.882195                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662673                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662673                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55131500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55131500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73803.882195                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73803.882195                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54384500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54384500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72803.882195                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72803.882195                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.471254                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663420                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.305221                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.471254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.705999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327587                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327587                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51309726                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51309726                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51310235                       # number of overall hits
system.cpu.dcache.overall_hits::total        51310235                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770571                       # number of overall misses
system.cpu.dcache.overall_misses::total        770571                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27468637994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27468637994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27468637994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27468637994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52072387                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52072387                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52080806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52080806                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014646                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014796                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36016.838404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36016.838404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35647.121413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35647.121413                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       210838                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3258                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.713935                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       626647                       # number of writebacks
system.cpu.dcache.writebacks::total            626647                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58860                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711706                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711706                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25142745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25142745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25793665999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25793665999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013665                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35724.224603                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35724.224603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36242.024093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36242.024093                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710681                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40704615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40704615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10668933500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10668933500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41122296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41122296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25543.257893                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25543.257893                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10242562000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10242562000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24537.725701                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24537.725701                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16799704494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16799704494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031505                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031505                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48697.618685                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48697.618685                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58600                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58600                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14900183000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14900183000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52029.411970                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52029.411970                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    650920999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    650920999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82342.947375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82342.947375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.370321                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022016                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711705                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.094914                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.370321                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104873469                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104873469                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85594034500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
