-- VHDL Entity riscvio_lib.ex_reg.interface
--
-- Created:
--          by - rbnlux.ckoehler (pc023)
--          at - 09:32:04 06/13/24
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2022.3 Built on 14 Jul 2022 at 13:56:12
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY riscvio_lib;
USE riscvio_lib.isa.all;
LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;

ENTITY ex_reg IS
   PORT( 
      alu_out_ex_u   : IN     word_T;
      clk            : IN     std_logic;
      ctrl_dc        : IN     ctrl_sig_T;
      imm_dc         : IN     word_T;
      obj_init_stall : IN     boolean;
      ptr_addr_ex_u  : IN     word_T;
      raux_dc        : IN     raux_T;
      rdat_dc        : IN     rdat_T;
      rdst_ix_dc     : IN     reg_ix_T;
      res_n          : IN     std_logic;
      rptr_dc        : IN     rptr_T;
      alu_out_dc_uq  : OUT    word_T;
      alu_out_ex     : OUT    word_T;
      ctrl_dc_uq     : OUT    ctrl_sig_t;
      ctrl_ex        : OUT    ctrl_sig_T;
      imm_ex         : OUT    word_T;
      raux_dc_uq     : OUT    raux_T;
      raux_ex        : OUT    raux_T;
      rdat_ex        : OUT    rdat_T;
      rdst_ix_ex     : OUT    reg_ix_T;
      rptr_dc_uq     : OUT    rptr_T;
      rptr_ex        : OUT    rptr_T
   );

-- Declarations

END ex_reg ;

