### Single Cycle RISC-V MIPS Implementation

![alt text](../imgs/single_cycle.png)
