

================================================================
== Vivado HLS Report for 'batch_norm'
================================================================
* Date:           Mon Dec  2 23:35:54 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       finished
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.040|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  789|  789|  789|  789|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- row_col  |  787|  787|         5|          1|          1|   784|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      87|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      17|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      80|
|Register         |        0|      -|     352|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     352|     280|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+-------+---+----+
    |         Instance        |       Module       | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+--------------------+---------+-------+---+----+
    |CNN_mux_285_25_1_1_U244  |CNN_mux_285_25_1_1  |        0|      0|  0|  17|
    +-------------------------+--------------------+---------+-------+---+----+
    |Total                    |                    |        0|      0|  0|  17|
    +-------------------------+--------------------+---------+-------+---+----+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |CNN_mac_muladd_18dEe_U245  |CNN_mac_muladd_18dEe  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_1005_p2  |     +    |      0|  0|  17|          10|           1|
    |j_2_fu_1011_p2                  |     +    |      0|  0|  15|           5|           1|
    |k_3_fu_1071_p2                  |     +    |      0|  0|  15|           5|           1|
    |exitcond_flatten_fu_999_p2      |   icmp   |      0|  0|  13|          10|           9|
    |tmp_23_fu_1017_p2               |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |j_mid2_fu_1031_p3               |  select  |      0|  0|   5|           1|           5|
    |k_mid2_fu_1023_p3               |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  87|          41|          26|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  17|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4     |   9|          2|    1|          2|
    |ap_phi_mux_j_phi_fu_965_p4  |   9|          2|    5|         10|
    |indvar_flatten_reg_950      |   9|          2|   10|         20|
    |j_reg_961                   |   9|          2|    5|         10|
    |k_reg_972                   |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  80|         18|   29|         60|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |OP2_V_reg_1182             |  37|   0|   37|          0|
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |exitcond_flatten_reg_1192  |   1|   0|    1|          0|
    |indvar_flatten_reg_950     |  10|   0|   10|          0|
    |j_mid2_reg_1201            |   5|   0|    5|          0|
    |j_reg_961                  |   5|   0|    5|          0|
    |k_reg_972                  |   5|   0|    5|          0|
    |p_Val2_s_24_reg_1394       |  37|   0|   37|          0|
    |tmp_13_reg_1384            |  25|   0|   25|          0|
    |tmp_25_reg_1207            |   5|   0|   64|         59|
    |tmp_45_cast_reg_1187       |  21|   0|   37|         16|
    |exitcond_flatten_reg_1192  |  64|  32|    1|          0|
    |j_mid2_reg_1201            |  64|  32|    5|          0|
    |tmp_25_reg_1207            |  64|  32|   64|         59|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 352|  96|  305|        134|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   batch_norm   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   batch_norm   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   batch_norm   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   batch_norm   | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   batch_norm   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   batch_norm   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   batch_norm   | return value |
|in_image_0_V_address0    | out |    5|  ap_memory |  in_image_0_V  |     array    |
|in_image_0_V_ce0         | out |    1|  ap_memory |  in_image_0_V  |     array    |
|in_image_0_V_q0          |  in |   25|  ap_memory |  in_image_0_V  |     array    |
|in_image_1_V_address0    | out |    5|  ap_memory |  in_image_1_V  |     array    |
|in_image_1_V_ce0         | out |    1|  ap_memory |  in_image_1_V  |     array    |
|in_image_1_V_q0          |  in |   25|  ap_memory |  in_image_1_V  |     array    |
|in_image_2_V_address0    | out |    5|  ap_memory |  in_image_2_V  |     array    |
|in_image_2_V_ce0         | out |    1|  ap_memory |  in_image_2_V  |     array    |
|in_image_2_V_q0          |  in |   25|  ap_memory |  in_image_2_V  |     array    |
|in_image_3_V_address0    | out |    5|  ap_memory |  in_image_3_V  |     array    |
|in_image_3_V_ce0         | out |    1|  ap_memory |  in_image_3_V  |     array    |
|in_image_3_V_q0          |  in |   25|  ap_memory |  in_image_3_V  |     array    |
|in_image_4_V_address0    | out |    5|  ap_memory |  in_image_4_V  |     array    |
|in_image_4_V_ce0         | out |    1|  ap_memory |  in_image_4_V  |     array    |
|in_image_4_V_q0          |  in |   25|  ap_memory |  in_image_4_V  |     array    |
|in_image_5_V_address0    | out |    5|  ap_memory |  in_image_5_V  |     array    |
|in_image_5_V_ce0         | out |    1|  ap_memory |  in_image_5_V  |     array    |
|in_image_5_V_q0          |  in |   25|  ap_memory |  in_image_5_V  |     array    |
|in_image_6_V_address0    | out |    5|  ap_memory |  in_image_6_V  |     array    |
|in_image_6_V_ce0         | out |    1|  ap_memory |  in_image_6_V  |     array    |
|in_image_6_V_q0          |  in |   25|  ap_memory |  in_image_6_V  |     array    |
|in_image_7_V_address0    | out |    5|  ap_memory |  in_image_7_V  |     array    |
|in_image_7_V_ce0         | out |    1|  ap_memory |  in_image_7_V  |     array    |
|in_image_7_V_q0          |  in |   25|  ap_memory |  in_image_7_V  |     array    |
|in_image_8_V_address0    | out |    5|  ap_memory |  in_image_8_V  |     array    |
|in_image_8_V_ce0         | out |    1|  ap_memory |  in_image_8_V  |     array    |
|in_image_8_V_q0          |  in |   25|  ap_memory |  in_image_8_V  |     array    |
|in_image_9_V_address0    | out |    5|  ap_memory |  in_image_9_V  |     array    |
|in_image_9_V_ce0         | out |    1|  ap_memory |  in_image_9_V  |     array    |
|in_image_9_V_q0          |  in |   25|  ap_memory |  in_image_9_V  |     array    |
|in_image_10_V_address0   | out |    5|  ap_memory |  in_image_10_V |     array    |
|in_image_10_V_ce0        | out |    1|  ap_memory |  in_image_10_V |     array    |
|in_image_10_V_q0         |  in |   25|  ap_memory |  in_image_10_V |     array    |
|in_image_11_V_address0   | out |    5|  ap_memory |  in_image_11_V |     array    |
|in_image_11_V_ce0        | out |    1|  ap_memory |  in_image_11_V |     array    |
|in_image_11_V_q0         |  in |   25|  ap_memory |  in_image_11_V |     array    |
|in_image_12_V_address0   | out |    5|  ap_memory |  in_image_12_V |     array    |
|in_image_12_V_ce0        | out |    1|  ap_memory |  in_image_12_V |     array    |
|in_image_12_V_q0         |  in |   25|  ap_memory |  in_image_12_V |     array    |
|in_image_13_V_address0   | out |    5|  ap_memory |  in_image_13_V |     array    |
|in_image_13_V_ce0        | out |    1|  ap_memory |  in_image_13_V |     array    |
|in_image_13_V_q0         |  in |   25|  ap_memory |  in_image_13_V |     array    |
|in_image_14_V_address0   | out |    5|  ap_memory |  in_image_14_V |     array    |
|in_image_14_V_ce0        | out |    1|  ap_memory |  in_image_14_V |     array    |
|in_image_14_V_q0         |  in |   25|  ap_memory |  in_image_14_V |     array    |
|in_image_15_V_address0   | out |    5|  ap_memory |  in_image_15_V |     array    |
|in_image_15_V_ce0        | out |    1|  ap_memory |  in_image_15_V |     array    |
|in_image_15_V_q0         |  in |   25|  ap_memory |  in_image_15_V |     array    |
|in_image_16_V_address0   | out |    5|  ap_memory |  in_image_16_V |     array    |
|in_image_16_V_ce0        | out |    1|  ap_memory |  in_image_16_V |     array    |
|in_image_16_V_q0         |  in |   25|  ap_memory |  in_image_16_V |     array    |
|in_image_17_V_address0   | out |    5|  ap_memory |  in_image_17_V |     array    |
|in_image_17_V_ce0        | out |    1|  ap_memory |  in_image_17_V |     array    |
|in_image_17_V_q0         |  in |   25|  ap_memory |  in_image_17_V |     array    |
|in_image_18_V_address0   | out |    5|  ap_memory |  in_image_18_V |     array    |
|in_image_18_V_ce0        | out |    1|  ap_memory |  in_image_18_V |     array    |
|in_image_18_V_q0         |  in |   25|  ap_memory |  in_image_18_V |     array    |
|in_image_19_V_address0   | out |    5|  ap_memory |  in_image_19_V |     array    |
|in_image_19_V_ce0        | out |    1|  ap_memory |  in_image_19_V |     array    |
|in_image_19_V_q0         |  in |   25|  ap_memory |  in_image_19_V |     array    |
|in_image_20_V_address0   | out |    5|  ap_memory |  in_image_20_V |     array    |
|in_image_20_V_ce0        | out |    1|  ap_memory |  in_image_20_V |     array    |
|in_image_20_V_q0         |  in |   25|  ap_memory |  in_image_20_V |     array    |
|in_image_21_V_address0   | out |    5|  ap_memory |  in_image_21_V |     array    |
|in_image_21_V_ce0        | out |    1|  ap_memory |  in_image_21_V |     array    |
|in_image_21_V_q0         |  in |   25|  ap_memory |  in_image_21_V |     array    |
|in_image_22_V_address0   | out |    5|  ap_memory |  in_image_22_V |     array    |
|in_image_22_V_ce0        | out |    1|  ap_memory |  in_image_22_V |     array    |
|in_image_22_V_q0         |  in |   25|  ap_memory |  in_image_22_V |     array    |
|in_image_23_V_address0   | out |    5|  ap_memory |  in_image_23_V |     array    |
|in_image_23_V_ce0        | out |    1|  ap_memory |  in_image_23_V |     array    |
|in_image_23_V_q0         |  in |   25|  ap_memory |  in_image_23_V |     array    |
|in_image_24_V_address0   | out |    5|  ap_memory |  in_image_24_V |     array    |
|in_image_24_V_ce0        | out |    1|  ap_memory |  in_image_24_V |     array    |
|in_image_24_V_q0         |  in |   25|  ap_memory |  in_image_24_V |     array    |
|in_image_25_V_address0   | out |    5|  ap_memory |  in_image_25_V |     array    |
|in_image_25_V_ce0        | out |    1|  ap_memory |  in_image_25_V |     array    |
|in_image_25_V_q0         |  in |   25|  ap_memory |  in_image_25_V |     array    |
|in_image_26_V_address0   | out |    5|  ap_memory |  in_image_26_V |     array    |
|in_image_26_V_ce0        | out |    1|  ap_memory |  in_image_26_V |     array    |
|in_image_26_V_q0         |  in |   25|  ap_memory |  in_image_26_V |     array    |
|in_image_27_V_address0   | out |    5|  ap_memory |  in_image_27_V |     array    |
|in_image_27_V_ce0        | out |    1|  ap_memory |  in_image_27_V |     array    |
|in_image_27_V_q0         |  in |   25|  ap_memory |  in_image_27_V |     array    |
|A_V                      |  in |   18|   ap_none  |       A_V      |    scalar    |
|B_V                      |  in |   18|   ap_none  |       B_V      |    scalar    |
|out_image_0_V_address0   | out |    5|  ap_memory |  out_image_0_V |     array    |
|out_image_0_V_ce0        | out |    1|  ap_memory |  out_image_0_V |     array    |
|out_image_0_V_we0        | out |    1|  ap_memory |  out_image_0_V |     array    |
|out_image_0_V_d0         | out |   48|  ap_memory |  out_image_0_V |     array    |
|out_image_1_V_address0   | out |    5|  ap_memory |  out_image_1_V |     array    |
|out_image_1_V_ce0        | out |    1|  ap_memory |  out_image_1_V |     array    |
|out_image_1_V_we0        | out |    1|  ap_memory |  out_image_1_V |     array    |
|out_image_1_V_d0         | out |   48|  ap_memory |  out_image_1_V |     array    |
|out_image_2_V_address0   | out |    5|  ap_memory |  out_image_2_V |     array    |
|out_image_2_V_ce0        | out |    1|  ap_memory |  out_image_2_V |     array    |
|out_image_2_V_we0        | out |    1|  ap_memory |  out_image_2_V |     array    |
|out_image_2_V_d0         | out |   48|  ap_memory |  out_image_2_V |     array    |
|out_image_3_V_address0   | out |    5|  ap_memory |  out_image_3_V |     array    |
|out_image_3_V_ce0        | out |    1|  ap_memory |  out_image_3_V |     array    |
|out_image_3_V_we0        | out |    1|  ap_memory |  out_image_3_V |     array    |
|out_image_3_V_d0         | out |   48|  ap_memory |  out_image_3_V |     array    |
|out_image_4_V_address0   | out |    5|  ap_memory |  out_image_4_V |     array    |
|out_image_4_V_ce0        | out |    1|  ap_memory |  out_image_4_V |     array    |
|out_image_4_V_we0        | out |    1|  ap_memory |  out_image_4_V |     array    |
|out_image_4_V_d0         | out |   48|  ap_memory |  out_image_4_V |     array    |
|out_image_5_V_address0   | out |    5|  ap_memory |  out_image_5_V |     array    |
|out_image_5_V_ce0        | out |    1|  ap_memory |  out_image_5_V |     array    |
|out_image_5_V_we0        | out |    1|  ap_memory |  out_image_5_V |     array    |
|out_image_5_V_d0         | out |   48|  ap_memory |  out_image_5_V |     array    |
|out_image_6_V_address0   | out |    5|  ap_memory |  out_image_6_V |     array    |
|out_image_6_V_ce0        | out |    1|  ap_memory |  out_image_6_V |     array    |
|out_image_6_V_we0        | out |    1|  ap_memory |  out_image_6_V |     array    |
|out_image_6_V_d0         | out |   48|  ap_memory |  out_image_6_V |     array    |
|out_image_7_V_address0   | out |    5|  ap_memory |  out_image_7_V |     array    |
|out_image_7_V_ce0        | out |    1|  ap_memory |  out_image_7_V |     array    |
|out_image_7_V_we0        | out |    1|  ap_memory |  out_image_7_V |     array    |
|out_image_7_V_d0         | out |   48|  ap_memory |  out_image_7_V |     array    |
|out_image_8_V_address0   | out |    5|  ap_memory |  out_image_8_V |     array    |
|out_image_8_V_ce0        | out |    1|  ap_memory |  out_image_8_V |     array    |
|out_image_8_V_we0        | out |    1|  ap_memory |  out_image_8_V |     array    |
|out_image_8_V_d0         | out |   48|  ap_memory |  out_image_8_V |     array    |
|out_image_9_V_address0   | out |    5|  ap_memory |  out_image_9_V |     array    |
|out_image_9_V_ce0        | out |    1|  ap_memory |  out_image_9_V |     array    |
|out_image_9_V_we0        | out |    1|  ap_memory |  out_image_9_V |     array    |
|out_image_9_V_d0         | out |   48|  ap_memory |  out_image_9_V |     array    |
|out_image_10_V_address0  | out |    5|  ap_memory | out_image_10_V |     array    |
|out_image_10_V_ce0       | out |    1|  ap_memory | out_image_10_V |     array    |
|out_image_10_V_we0       | out |    1|  ap_memory | out_image_10_V |     array    |
|out_image_10_V_d0        | out |   48|  ap_memory | out_image_10_V |     array    |
|out_image_11_V_address0  | out |    5|  ap_memory | out_image_11_V |     array    |
|out_image_11_V_ce0       | out |    1|  ap_memory | out_image_11_V |     array    |
|out_image_11_V_we0       | out |    1|  ap_memory | out_image_11_V |     array    |
|out_image_11_V_d0        | out |   48|  ap_memory | out_image_11_V |     array    |
|out_image_12_V_address0  | out |    5|  ap_memory | out_image_12_V |     array    |
|out_image_12_V_ce0       | out |    1|  ap_memory | out_image_12_V |     array    |
|out_image_12_V_we0       | out |    1|  ap_memory | out_image_12_V |     array    |
|out_image_12_V_d0        | out |   48|  ap_memory | out_image_12_V |     array    |
|out_image_13_V_address0  | out |    5|  ap_memory | out_image_13_V |     array    |
|out_image_13_V_ce0       | out |    1|  ap_memory | out_image_13_V |     array    |
|out_image_13_V_we0       | out |    1|  ap_memory | out_image_13_V |     array    |
|out_image_13_V_d0        | out |   48|  ap_memory | out_image_13_V |     array    |
|out_image_14_V_address0  | out |    5|  ap_memory | out_image_14_V |     array    |
|out_image_14_V_ce0       | out |    1|  ap_memory | out_image_14_V |     array    |
|out_image_14_V_we0       | out |    1|  ap_memory | out_image_14_V |     array    |
|out_image_14_V_d0        | out |   48|  ap_memory | out_image_14_V |     array    |
|out_image_15_V_address0  | out |    5|  ap_memory | out_image_15_V |     array    |
|out_image_15_V_ce0       | out |    1|  ap_memory | out_image_15_V |     array    |
|out_image_15_V_we0       | out |    1|  ap_memory | out_image_15_V |     array    |
|out_image_15_V_d0        | out |   48|  ap_memory | out_image_15_V |     array    |
|out_image_16_V_address0  | out |    5|  ap_memory | out_image_16_V |     array    |
|out_image_16_V_ce0       | out |    1|  ap_memory | out_image_16_V |     array    |
|out_image_16_V_we0       | out |    1|  ap_memory | out_image_16_V |     array    |
|out_image_16_V_d0        | out |   48|  ap_memory | out_image_16_V |     array    |
|out_image_17_V_address0  | out |    5|  ap_memory | out_image_17_V |     array    |
|out_image_17_V_ce0       | out |    1|  ap_memory | out_image_17_V |     array    |
|out_image_17_V_we0       | out |    1|  ap_memory | out_image_17_V |     array    |
|out_image_17_V_d0        | out |   48|  ap_memory | out_image_17_V |     array    |
|out_image_18_V_address0  | out |    5|  ap_memory | out_image_18_V |     array    |
|out_image_18_V_ce0       | out |    1|  ap_memory | out_image_18_V |     array    |
|out_image_18_V_we0       | out |    1|  ap_memory | out_image_18_V |     array    |
|out_image_18_V_d0        | out |   48|  ap_memory | out_image_18_V |     array    |
|out_image_19_V_address0  | out |    5|  ap_memory | out_image_19_V |     array    |
|out_image_19_V_ce0       | out |    1|  ap_memory | out_image_19_V |     array    |
|out_image_19_V_we0       | out |    1|  ap_memory | out_image_19_V |     array    |
|out_image_19_V_d0        | out |   48|  ap_memory | out_image_19_V |     array    |
|out_image_20_V_address0  | out |    5|  ap_memory | out_image_20_V |     array    |
|out_image_20_V_ce0       | out |    1|  ap_memory | out_image_20_V |     array    |
|out_image_20_V_we0       | out |    1|  ap_memory | out_image_20_V |     array    |
|out_image_20_V_d0        | out |   48|  ap_memory | out_image_20_V |     array    |
|out_image_21_V_address0  | out |    5|  ap_memory | out_image_21_V |     array    |
|out_image_21_V_ce0       | out |    1|  ap_memory | out_image_21_V |     array    |
|out_image_21_V_we0       | out |    1|  ap_memory | out_image_21_V |     array    |
|out_image_21_V_d0        | out |   48|  ap_memory | out_image_21_V |     array    |
|out_image_22_V_address0  | out |    5|  ap_memory | out_image_22_V |     array    |
|out_image_22_V_ce0       | out |    1|  ap_memory | out_image_22_V |     array    |
|out_image_22_V_we0       | out |    1|  ap_memory | out_image_22_V |     array    |
|out_image_22_V_d0        | out |   48|  ap_memory | out_image_22_V |     array    |
|out_image_23_V_address0  | out |    5|  ap_memory | out_image_23_V |     array    |
|out_image_23_V_ce0       | out |    1|  ap_memory | out_image_23_V |     array    |
|out_image_23_V_we0       | out |    1|  ap_memory | out_image_23_V |     array    |
|out_image_23_V_d0        | out |   48|  ap_memory | out_image_23_V |     array    |
|out_image_24_V_address0  | out |    5|  ap_memory | out_image_24_V |     array    |
|out_image_24_V_ce0       | out |    1|  ap_memory | out_image_24_V |     array    |
|out_image_24_V_we0       | out |    1|  ap_memory | out_image_24_V |     array    |
|out_image_24_V_d0        | out |   48|  ap_memory | out_image_24_V |     array    |
|out_image_25_V_address0  | out |    5|  ap_memory | out_image_25_V |     array    |
|out_image_25_V_ce0       | out |    1|  ap_memory | out_image_25_V |     array    |
|out_image_25_V_we0       | out |    1|  ap_memory | out_image_25_V |     array    |
|out_image_25_V_d0        | out |   48|  ap_memory | out_image_25_V |     array    |
|out_image_26_V_address0  | out |    5|  ap_memory | out_image_26_V |     array    |
|out_image_26_V_ce0       | out |    1|  ap_memory | out_image_26_V |     array    |
|out_image_26_V_we0       | out |    1|  ap_memory | out_image_26_V |     array    |
|out_image_26_V_d0        | out |   48|  ap_memory | out_image_26_V |     array    |
|out_image_27_V_address0  | out |    5|  ap_memory | out_image_27_V |     array    |
|out_image_27_V_ce0       | out |    1|  ap_memory | out_image_27_V |     array    |
|out_image_27_V_we0       | out |    1|  ap_memory | out_image_27_V |     array    |
|out_image_27_V_d0        | out |   48|  ap_memory | out_image_27_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

