Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'out0' [C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'out0' [C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'out0' [C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'out0' [C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v:33]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'out0' [C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'out0' [C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v:35]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'sel' [C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in1' [C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in3' [C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in2' [C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v" Line 2. Module TOP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/shift_right.v" Line 1. Module shift_right doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/shift_left.v" Line 1. Module shift_left doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/add.v" Line 1. Module add_mine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/sub.v" Line 1. Module sub_mine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/and.v" Line 1. Module and_mine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/or.v" Line 1. Module or_mine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/xor.v" Line 1. Module xor_mine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/special.v" Line 1. Module special doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/demux.v" Line 2. Module demux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/comparator.v" Line 2. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v" Line 2. Module TOP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/shift_right.v" Line 1. Module shift_right doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/shift_left.v" Line 1. Module shift_left doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/add.v" Line 1. Module add_mine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/sub.v" Line 1. Module sub_mine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/and.v" Line 1. Module and_mine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/or.v" Line 1. Module or_mine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/xor.v" Line 1. Module xor_mine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/special.v" Line 1. Module special doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/demux.v" Line 2. Module demux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/comparator.v" Line 2. Module comparator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_right
Compiling module xil_defaultlib.shift_left
Compiling module xil_defaultlib.add_mine
Compiling module xil_defaultlib.sub_mine
Compiling module xil_defaultlib.and_mine
Compiling module xil_defaultlib.or_mine
Compiling module xil_defaultlib.xor_mine
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.special
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
