Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\Mux4to1b4.vf" into library work
Parsing module <Mux4to1b4>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\Mux4to1.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\DisplaySync.vf" into library work
Parsing module <D2_4E_HXILINX_DisplaySync>.
Parsing module <DisplaySync>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\disp_num.vf" into library work
Parsing module <disp_num>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\CreateNumber.v" into library work
Parsing module <CreateNumber>.
Analyzing Verilog file "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:189 - "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\top.v" Line 33: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\top.v" Line 33: Assignment to clk_div ignored, since the identifier is never used

Elaborating module <CreateNumber>.

Elaborating module <disp_num>.

Elaborating module <DisplaySync>.

Elaborating module <Mux4to1b4>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <OR4>.

Elaborating module <Mux4to1>.

Elaborating module <D2_4E_HXILINX_DisplaySync>.

Elaborating module <VCC>.

Elaborating module <MyMC14495>.

Elaborating module <AND4>.

Elaborating module <OR3>.

Elaborating module <AND3>.

Elaborating module <OR2>.
WARNING:Xst:2972 - "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\top.v" line 33. All outputs of instance <c> of block <clkdiv> are unconnected in block <top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\top.v".
INFO:Xst:3210 - "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\top.v" line 33: Output port <clkdiv> of the instance <c> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <CreateNumber>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\CreateNumber.v".
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 1-bit register for signal <num<7>>.
    Found 1-bit register for signal <num<6>>.
    Found 1-bit register for signal <num<5>>.
    Found 1-bit register for signal <num<4>>.
    Found 1-bit register for signal <num<11>>.
    Found 1-bit register for signal <num<10>>.
    Found 1-bit register for signal <num<9>>.
    Found 1-bit register for signal <num<8>>.
    Found 1-bit register for signal <num<15>>.
    Found 1-bit register for signal <num<14>>.
    Found 1-bit register for signal <num<13>>.
    Found 1-bit register for signal <num<12>>.
    Found 1-bit register for signal <num<3>>.
    Found 4-bit adder for signal <A> created at line 29.
    Found 4-bit adder for signal <B> created at line 30.
    Found 4-bit adder for signal <C> created at line 31.
    Found 4-bit adder for signal <D> created at line 32.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <CreateNumber> synthesized.

Synthesizing Unit <disp_num>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\disp_num.vf".
    Summary:
	no macro.
Unit <disp_num> synthesized.

Synthesizing Unit <DisplaySync>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\DisplaySync.vf".
    Set property "HU_SET = XLXI_7_0" for instance <XLXI_7>.
    Summary:
	no macro.
Unit <DisplaySync> synthesized.

Synthesizing Unit <Mux4to1b4>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\Mux4to1b4.vf".
    Summary:
	no macro.
Unit <Mux4to1b4> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\Mux4to1.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <D2_4E_HXILINX_DisplaySync>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\DisplaySync.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_DisplaySync> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "E:\SOPHOMORE_AW\Digital Logic Design\ScoreBoard\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 1
 4-bit adder                                           : 4
# Registers                                            : 5
 32-bit register                                       : 1
 4-bit register                                        : 4
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CreateNumber>.
The following registers are absorbed into counter <num<3:0>>: 1 register on signal <num<3:0>>.
The following registers are absorbed into counter <num<4>_num<5>_num<6>_num<7>>: 1 register on signal <num<4>_num<5>_num<6>_num<7>>.
The following registers are absorbed into counter <num<8>_num<9>_num<10>_num<11>>: 1 register on signal <num<8>_num<9>_num<10>_num<11>>.
The following registers are absorbed into counter <num<12>_num<13>_num<14>_num<15>>: 1 register on signal <num<12>_num<13>_num<14>_num<15>>.
Unit <CreateNumber> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 32-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <d0/XLXI_1/clkdiv_31> of sequential type is unconnected in block <top>.

Optimizing unit <DisplaySync> ...

Optimizing unit <Mux4to1b4> ...

Optimizing unit <Mux4to1> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <top> ...

Optimizing unit <D2_4E_HXILINX_DisplaySync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 170
#      AND2                        : 37
#      AND3                        : 11
#      AND4                        : 9
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 18
#      LUT2                        : 8
#      LUT3                        : 4
#      LUT4                        : 4
#      MUXCY                       : 18
#      OR2                         : 7
#      OR3                         : 3
#      OR4                         : 10
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 35
#      FD                          : 35
# Clock Buffers                    : 5
#      BUFGP                       : 5
# IO Buffers                       : 21
#      IBUF                        : 8
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  202800     0%  
 Number of Slice LUTs:                   54  out of  101400     0%  
    Number used as Logic:                54  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     54
   Number with an unused Flip Flop:      19  out of     54    35%  
   Number with an unused LUT:             0  out of     54     0%  
   Number of fully used LUT-FF pairs:    35  out of     54    64%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    400     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
btn<3>                             | BUFGP                  | 4     |
btn<2>                             | BUFGP                  | 4     |
btn<1>                             | BUFGP                  | 4     |
btn<0>                             | BUFGP                  | 4     |
clk                                | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.625ns (Maximum Frequency: 615.385MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.246ns
   Maximum combinational path delay: 2.815ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<3>'
  Clock period: 1.185ns (frequency: 843.882MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.185ns (Levels of Logic = 1)
  Source:            c0/num<12>_num<13>_num<14>_num<15>_3 (FF)
  Destination:       c0/num<12>_num<13>_num<14>_num<15>_3 (FF)
  Source Clock:      btn<3> rising
  Destination Clock: btn<3> rising

  Data Path: c0/num<12>_num<13>_num<14>_num<15>_3 to c0/num<12>_num<13>_num<14>_num<15>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.426  c0/num<12>_num<13>_num<14>_num<15>_3 (c0/num<12>_num<13>_num<14>_num<15>_3)
     INV:I->O              1   0.067   0.399  c0/Mcount_num<12>_num<13>_num<14>_num<15>_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.011          c0/num<12>_num<13>_num<14>_num<15>_3
    ----------------------------------------
    Total                      1.185ns (0.360ns logic, 0.825ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<2>'
  Clock period: 1.185ns (frequency: 843.882MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.185ns (Levels of Logic = 1)
  Source:            c0/num<8>_num<9>_num<10>_num<11>_3 (FF)
  Destination:       c0/num<8>_num<9>_num<10>_num<11>_3 (FF)
  Source Clock:      btn<2> rising
  Destination Clock: btn<2> rising

  Data Path: c0/num<8>_num<9>_num<10>_num<11>_3 to c0/num<8>_num<9>_num<10>_num<11>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.426  c0/num<8>_num<9>_num<10>_num<11>_3 (c0/num<8>_num<9>_num<10>_num<11>_3)
     INV:I->O              1   0.067   0.399  c0/Mcount_num<8>_num<9>_num<10>_num<11>_xor<0>11_INV_0 (Result<0>1)
     FD:D                      0.011          c0/num<8>_num<9>_num<10>_num<11>_3
    ----------------------------------------
    Total                      1.185ns (0.360ns logic, 0.825ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<1>'
  Clock period: 1.185ns (frequency: 843.882MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.185ns (Levels of Logic = 1)
  Source:            c0/num<4>_num<5>_num<6>_num<7>_3 (FF)
  Destination:       c0/num<4>_num<5>_num<6>_num<7>_3 (FF)
  Source Clock:      btn<1> rising
  Destination Clock: btn<1> rising

  Data Path: c0/num<4>_num<5>_num<6>_num<7>_3 to c0/num<4>_num<5>_num<6>_num<7>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.426  c0/num<4>_num<5>_num<6>_num<7>_3 (c0/num<4>_num<5>_num<6>_num<7>_3)
     INV:I->O              1   0.067   0.399  c0/Mcount_num<4>_num<5>_num<6>_num<7>_xor<0>11_INV_0 (Result<0>2)
     FD:D                      0.011          c0/num<4>_num<5>_num<6>_num<7>_3
    ----------------------------------------
    Total                      1.185ns (0.360ns logic, 0.825ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<0>'
  Clock period: 1.185ns (frequency: 843.882MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.185ns (Levels of Logic = 1)
  Source:            c0/num<3:0>_3 (FF)
  Destination:       c0/num<3:0>_3 (FF)
  Source Clock:      btn<0> rising
  Destination Clock: btn<0> rising

  Data Path: c0/num<3:0>_3 to c0/num<3:0>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.426  c0/num<3:0>_3 (c0/num<3:0>_3)
     INV:I->O              1   0.067   0.399  c0/Mcount_num<3:0>_xor<0>11_INV_0 (Result<0>3)
     FD:D                      0.011          c0/num<3:0>_3
    ----------------------------------------
    Total                      1.185ns (0.360ns logic, 0.825ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.625ns (frequency: 615.385MHz)
  Total number of paths / destination ports: 190 / 19
-------------------------------------------------------------------------
Delay:               1.625ns (Levels of Logic = 20)
  Source:            d0/XLXI_1/clkdiv_0 (FF)
  Destination:       d0/XLXI_1/clkdiv_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d0/XLXI_1/clkdiv_0 to d0/XLXI_1/clkdiv_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.399  d0/XLXI_1/clkdiv_0 (d0/XLXI_1/clkdiv_0)
     INV:I->O              1   0.067   0.000  d0/XLXI_1/Mcount_clkdiv_lut<0>_INV_0 (d0/XLXI_1/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.291   0.000  d0/XLXI_1/Mcount_clkdiv_cy<0> (d0/XLXI_1/Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<1> (d0/XLXI_1/Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<2> (d0/XLXI_1/Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<3> (d0/XLXI_1/Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<4> (d0/XLXI_1/Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<5> (d0/XLXI_1/Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<6> (d0/XLXI_1/Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<7> (d0/XLXI_1/Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<8> (d0/XLXI_1/Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<9> (d0/XLXI_1/Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<10> (d0/XLXI_1/Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<11> (d0/XLXI_1/Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<12> (d0/XLXI_1/Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<13> (d0/XLXI_1/Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<14> (d0/XLXI_1/Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<15> (d0/XLXI_1/Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<16> (d0/XLXI_1/Mcount_clkdiv_cy<16>)
     MUXCY:CI->O           0   0.015   0.000  d0/XLXI_1/Mcount_clkdiv_cy<17> (d0/XLXI_1/Mcount_clkdiv_cy<17>)
     XORCY:CI->O           1   0.320   0.000  d0/XLXI_1/Mcount_clkdiv_xor<18> (Result<18>)
     FD:D                      0.011          d0/XLXI_1/clkdiv_18
    ----------------------------------------
    Total                      1.625ns (1.226ns logic, 0.399ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 760 / 12
-------------------------------------------------------------------------
Offset:              7.246ns (Levels of Logic = 9)
  Source:            d0/XLXI_1/clkdiv_17 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk rising

  Data Path: d0/XLXI_1/clkdiv_17 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.282   0.484  d0/XLXI_1/clkdiv_17 (d0/XLXI_1/clkdiv_17)
     INV:I->O              2   0.393   0.731  d0/XLXI_2/XLXI_1/XLXI_2 (d0/XLXI_2/XLXI_1/XLXN_12)
     AND2:I1->O            4   0.067   0.745  d0/XLXI_2/XLXI_1/XLXI_5 (d0/XLXI_2/XLXI_1/XLXN_95)
     AND2:I1->O            1   0.067   0.725  d0/XLXI_2/XLXI_1/XLXI_58 (d0/XLXI_2/XLXI_1/XLXN_73)
     OR4:I1->O            11   0.067   0.465  d0/XLXI_2/XLXI_1/XLXI_62 (d0/HEX<1>)
     INV:I->O              8   0.393   0.681  d0/XLXI_3/XLXI_56 (d0/XLXI_3/XLXN_66)
     AND4:I2->O            2   0.157   0.608  d0/XLXI_3/XLXI_17 (d0/XLXI_3/XLXN_36)
     OR4:I3->O             1   0.190   0.725  d0/XLXI_3/XLXI_2 (d0/XLXI_3/XLXN_42)
     OR2:I1->O             1   0.067   0.399  d0/XLXI_3/XLXI_50 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.246ns (1.683ns logic, 5.563ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btn<3>'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.571ns (Levels of Logic = 7)
  Source:            c0/num<12>_num<13>_num<14>_num<15>_3 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      btn<3> rising

  Data Path: c0/num<12>_num<13>_num<14>_num<15>_3 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  c0/num<12>_num<13>_num<14>_num<15>_3 (c0/num<12>_num<13>_num<14>_num<15>_3)
     AND2:I0->O            1   0.053   0.739  d0/XLXI_2/XLXI_1/XLXI_11 (d0/XLXI_2/XLXI_1/XLXN_19)
     OR4:I0->O            12   0.053   0.471  d0/XLXI_2/XLXI_1/XLXI_12 (d0/HEX<0>)
     INV:I->O              6   0.393   0.772  d0/XLXI_3/XLXI_55 (d0/XLXI_3/XLXN_61)
     AND4:I0->O            2   0.053   0.641  d0/XLXI_3/XLXI_18 (d0/XLXI_3/XLXN_35)
     OR4:I2->O             1   0.157   0.725  d0/XLXI_3/XLXI_2 (d0/XLXI_3/XLXN_42)
     OR2:I1->O             1   0.067   0.399  d0/XLXI_3/XLXI_50 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.571ns (1.058ns logic, 4.513ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btn<2>'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.571ns (Levels of Logic = 7)
  Source:            c0/num<8>_num<9>_num<10>_num<11>_3 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      btn<2> rising

  Data Path: c0/num<8>_num<9>_num<10>_num<11>_3 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  c0/num<8>_num<9>_num<10>_num<11>_3 (c0/num<8>_num<9>_num<10>_num<11>_3)
     AND2:I0->O            1   0.053   0.725  d0/XLXI_2/XLXI_1/XLXI_10 (d0/XLXI_2/XLXI_1/XLXN_18)
     OR4:I1->O            12   0.067   0.471  d0/XLXI_2/XLXI_1/XLXI_12 (d0/HEX<0>)
     INV:I->O              6   0.393   0.772  d0/XLXI_3/XLXI_55 (d0/XLXI_3/XLXN_61)
     AND4:I0->O            2   0.053   0.641  d0/XLXI_3/XLXI_18 (d0/XLXI_3/XLXN_35)
     OR4:I2->O             1   0.157   0.725  d0/XLXI_3/XLXI_2 (d0/XLXI_3/XLXN_42)
     OR2:I1->O             1   0.067   0.399  d0/XLXI_3/XLXI_50 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.571ns (1.072ns logic, 4.499ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btn<1>'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.571ns (Levels of Logic = 7)
  Source:            c0/num<4>_num<5>_num<6>_num<7>_3 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      btn<1> rising

  Data Path: c0/num<4>_num<5>_num<6>_num<7>_3 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  c0/num<4>_num<5>_num<6>_num<7>_3 (c0/num<4>_num<5>_num<6>_num<7>_3)
     AND2:I0->O            1   0.053   0.635  d0/XLXI_2/XLXI_1/XLXI_9 (d0/XLXI_2/XLXI_1/XLXN_17)
     OR4:I2->O            12   0.157   0.471  d0/XLXI_2/XLXI_1/XLXI_12 (d0/HEX<0>)
     INV:I->O              6   0.393   0.772  d0/XLXI_3/XLXI_55 (d0/XLXI_3/XLXN_61)
     AND4:I0->O            2   0.053   0.641  d0/XLXI_3/XLXI_18 (d0/XLXI_3/XLXN_35)
     OR4:I2->O             1   0.157   0.725  d0/XLXI_3/XLXI_2 (d0/XLXI_3/XLXN_42)
     OR2:I1->O             1   0.067   0.399  d0/XLXI_3/XLXI_50 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.571ns (1.162ns logic, 4.409ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btn<0>'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.571ns (Levels of Logic = 7)
  Source:            c0/num<3:0>_3 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      btn<0> rising

  Data Path: c0/num<3:0>_3 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.766  c0/num<3:0>_3 (c0/num<3:0>_3)
     AND2:I0->O            1   0.053   0.602  d0/XLXI_2/XLXI_1/XLXI_8 (d0/XLXI_2/XLXI_1/XLXN_16)
     OR4:I3->O            12   0.190   0.471  d0/XLXI_2/XLXI_1/XLXI_12 (d0/HEX<0>)
     INV:I->O              6   0.393   0.772  d0/XLXI_3/XLXI_55 (d0/XLXI_3/XLXN_61)
     AND4:I0->O            2   0.053   0.641  d0/XLXI_3/XLXI_18 (d0/XLXI_3/XLXN_35)
     OR4:I2->O             1   0.157   0.725  d0/XLXI_3/XLXI_2 (d0/XLXI_3/XLXN_42)
     OR2:I1->O             1   0.067   0.399  d0/XLXI_3/XLXI_50 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.571ns (1.195ns logic, 4.376ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Delay:               2.815ns (Levels of Logic = 5)
  Source:            SW<7> (PAD)
  Destination:       SEGMENT<6> (PAD)

  Data Path: SW<7> to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.739  SW_7_IBUF (SW_7_IBUF)
     AND2:I0->O            1   0.053   0.739  d0/XLXI_2/XLXI_3/XLXI_10 (d0/XLXI_2/XLXI_3/XLXN_32)
     OR4:I0->O             7   0.053   0.779  d0/XLXI_2/XLXI_3/XLXI_11 (d0/XLXN_15)
     OR2:I0->O             1   0.053   0.399  d0/XLXI_3/XLXI_46 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      2.815ns (0.159ns logic, 2.656ns route)
                                       (5.6% logic, 94.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock btn<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |    1.185|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<1>         |    1.185|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<2>         |    1.185|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<3>         |    1.185|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.625|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.16 secs
 
--> 

Total memory usage is 4619836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    1 (   0 filtered)

