$date
	Tue Jun  4 23:00:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4_tb $end
$var wire 1 ! y $end
$var reg 1 " E $end
$var reg 1 # I0 $end
$var reg 1 $ I1 $end
$var reg 1 % I2 $end
$var reg 1 & I3 $end
$var reg 1 ' S0 $end
$var reg 1 ( S1 $end
$scope module m $end
$var wire 1 " E $end
$var wire 1 # I0 $end
$var wire 1 $ I1 $end
$var wire 1 % I2 $end
$var wire 1 & I3 $end
$var wire 1 ' S0 $end
$var wire 1 ( S1 $end
$var wire 1 ! y $end
$var wire 1 ) W2 $end
$var wire 1 * W1 $end
$scope module M1 $end
$var wire 1 # D0 $end
$var wire 1 $ D1 $end
$var wire 1 " E $end
$var wire 1 ' S $end
$var wire 1 + W1 $end
$var wire 1 , W2 $end
$var wire 1 - W3 $end
$var wire 1 * y $end
$upscope $end
$scope module M2 $end
$var wire 1 % D0 $end
$var wire 1 & D1 $end
$var wire 1 " E $end
$var wire 1 ' S $end
$var wire 1 . W1 $end
$var wire 1 / W2 $end
$var wire 1 0 W3 $end
$var wire 1 ) y $end
$upscope $end
$scope module M3 $end
$var wire 1 * D0 $end
$var wire 1 ) D1 $end
$var wire 1 " E $end
$var wire 1 ( S $end
$var wire 1 1 W1 $end
$var wire 1 2 W2 $end
$var wire 1 3 W3 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
03
02
11
00
0/
1.
0-
0,
1+
0*
0)
0(
0'
0&
0%
0$
0#
1"
0!
$end
#2
1!
12
1*
1,
1#
#4
0+
0.
1-
0,
1'
1$
0#
#6
13
1!
1)
02
1/
0*
01
1+
1.
0-
1(
0'
1%
0$
#8
0+
0.
10
0/
1'
1&
0%
#10
