---
layout: default
title: Technical Program
---
<style >
.rooms{text-align: center; background-color: #f5f5f5;  font-weight: normal; font-style: italic; }
.room_i {font-weight: normal; font-style: italic;}
.session {background-color: rgb(192,0,0);font-weight: bold;text-align: left;color: #FFF;}
.session>td>a {color: #FFF;}
.session>td>a:link {color: #FFF;}
.session>td>a:hover {color: #C0C0C0;}
.session.S {	background-color: rgb(111, 167, 223);	}
.session.B {	background-color: #8ba70a;	}
.session .N {background-color: #FFF;}
.plenary{background-color: rgb(245,245,245);font-weight: bold;text-align: center;}
.plenary>td>a {color: #4a4a4a;}
.plenary>td>a:link {color: #4a4a4a;}
.plenary>td>a:hover {color: #808080;}
.welcome{background-color: #FFF; text-align: center; }
.day{	background-color: rgb(250,250,250); font-weight: bold; text-align: center;  font-size: 20pt; }
.time{ max-width: 120px; width: 120px; background-color: white; color: #4a4a4a; font-weight: normal; text-align: right; }
.session .time{ max-width: 120px; width: 120px; font-weight: bold; text-align: right; background-color:  rgb(192,0,0); color: #FFF; }
.session .timeS{ max-width: 120px; width: 120px; font-weight: bold; text-align: right; background-color: #05a; color: #FFF; }
.session .timeB{ max-width: 120px; width: 120px; font-weight: bold; text-align: right; background-color: #8ba70a; color: #FFF; }
a{ color: #444444; }
.paper-title{ font-weight: bold; text-align: left; font-size: 11pt; margin: 0 0 5px; }
.paper-authors{ font-weight: normal; text-align: left; font-size: 9pt; margin: 0 0 0px; }
.paper-abstract{ font-weight: normal; text-align: left; font-style: italic; font-size: 9pt; line-height: 1.2; margin: 5px 0px 5px; }
.paper-id{ visibility: hidden; }
.session-room{ font-weight: normal; font-style: italic; text-align: left; font-size: 8pt; }
.session-chair{ font-weight: normal; font-style: italic; text-align: left; font-size: 9pt; }
</style>

<div class="row featurette"><div class="col-md-12">
<h2 class="featurette-heading"> Technical Sessions </h2>
</div></div>

<div class="table-responsive">
<table class = "table table-bordered">
<tbody>
<tr class = "day"><td  colspan="2">Monday, July 3<sup>rd</sup></td></tr>


<tr class="session S"><td class="timeS"><span class="anchor_session" id="A1"></span>13:30-15:10</td><td >A1 | SS: Shaping Future Electronic Circuits and Systems with Emerging Memory Devices<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>A1.1</b> | 13:30</td><td><p class="paper-title">Modelling Memristive Devices via Ideal Memristor and Nonlinear Resistors</p><p class="paper-authors">Fernando Corinto</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A1.2</b> | 13:50</td><td><p class="paper-title">A Simplified Variability-Aware VCM Memristor Model for Efficient Circuit Simulation</p><p class="paper-authors">Vasileios Ntinas, Dharmik Patel, Yongmin Wang, Ioannis Messaris, Vikas Rana, Stephan Menzel, Alon Ascoli and Ronald Tetzlaff</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A1.3</b> | 14:10</td><td><p class="paper-title">Multitasking and Memcomputing in Memristor Cellular Nonlinear Networks: Insights into the Underlying Mechanisms</p><p class="paper-authors">Ioannis Messaris, Alon Ascoli, Dimitrios Prousalis, Vasileios Ntinas, Ahmet Samil Demirkol and Ronald Tetzlaff</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A1.4</b> | 14:30</td><td><p class="paper-title">Investigating synchronization phenomena in chaotic ring oscillators coupled through memristive devices</p><p class="paper-authors">Rafailia-Eleni Karamani, Iosif-Angelos Fyrigos and Georgios Ch. Sirakoulis</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A1.5</b> | 14:50</td><td><p class="paper-title">The True Cost of Errors in Emerging Memory Devices: A Worst-Case Analysis of Device Errors in IMC for Safety-Critical Applications</p><p class="paper-authors">Alptekin Vardar, Li Zhang, Saiyam Jain, Shaown Mojumder, Nellie Laleni, Sourav De and Thomas Kämpfe</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="B1"></span>13:30-15:10</td><td >B1 | Artificially Intelligent EDA<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>B1.1</b> | 13:30</td><td><p class="paper-title">Reinforcement Learning for Analog Sizing Optimization</p><p class="paper-authors">Michel Chevalier, Severin Trochut, Roberto Guizzetti, Pascal Urard, Lioua Labrak, John Samuel, Rémy Cellier and Nacer Abouchi</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B1.2</b> | 13:50</td><td><p class="paper-title">An ANN-Based Approach to the Modeling and Simulation of Analog Circuits</p><p class="paper-authors">André Amaral, António Gusmão, Rafael Vieira, Ricardo Martins, Nuno Horta and Nuno Lourenço</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B1.3</b> | 14:10</td><td><p class="paper-title">Layout Synthesis of Analog Primitive Cells with Variational Autoencoder</p><p class="paper-authors">Po-Chun Wang, Mark Po-Hung Lin, Chien-Nan Jimmy Liu and Hung-Ming Chen</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B1.4</b> | 14:30</td><td><p class="paper-title">A Design Methodology of MMIC Power Amplifiers Using AI-driven Design Techniques</p><p class="paper-authors">Liyuan Xue, Haijun Fan, Yuan Ding and Bo Liu</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B1.5</b> | 14:50</td><td><p class="paper-title">Improving the Functional Coverage Closure of Network-on-Chip using Particle Swarm Optimization</p><p class="paper-authors">N.Vamshi Krishna, Aruna and Soumya J</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="A2"></span>15:30-17:30</td><td >A2 | Systematic Circuit Design Approaches<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>A2.1</b> | 15:30</td><td><p class="paper-title">A Test Module for Aging Characterization of Digital Circuits</p><p class="paper-authors">J.M. Gata-Romero, A. Santana-Andreo, E. Roca, R. Castro-Lopez and F.V. Fernandez</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A2.2</b> | 15:50</td><td><p class="paper-title">A Novel Area Efficient Inductorless Super-Regenerative Receiver Front-End for Medical Brain Implants</p><p class="paper-authors">Naci Pekcokguler, Gunhan Dundar and Catherine Dehollain</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A2.3</b> | 16:10</td><td><p class="paper-title">Extending C/ID Methodology for Optimal Implementation of Single-Stage Discrete-Time Amplifiers</p><p class="paper-authors">Sakthidasan Kalidasan and Armin Tajalli</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A2.4</b> | 16:30</td><td><p class="paper-title">Ultra-Low Current Sensing from Femtoampere to Picoampere Range</p><p class="paper-authors">Uygar Yildiz, Eren Uzun, Kemal Ozanoglu and Gunhan Dundar</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A2.5</b> | 16:50</td><td><p class="paper-title">Design of Low Power & Low Noise On-Chip BioAmplifier in Cooperation with Analog IC Synthesis at 130nm Skywater Technology</p><p class="paper-authors">Enes Sağlıcan, Berkay Dur and Engin Afacan</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A2.6</b> | 17:10</td><td><p class="paper-title">A High Performance and Low Power Subthreshold Voltage Level Shifter Design</p><p class="paper-authors">Ananya Kapoor, Chaitanya Shanker Jha, Ayush Thapar and Chaudhry Indra Kumar</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="B2"></span>15:30-17:30</td><td >B2 | EDA Competition I<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>B2.1</b> | 15:30</td><td><p class="paper-title">Single-Electron-Transistor Compact Model for Spin-Qubit Readout</p><p class="paper-authors">Samantha van Rijs, Ilke Ercan, Andrei Vladimirescu and Fabio Sebastiano</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B2.2</b> | 16:00</td><td><p class="paper-title">Multiprogram tools for FPGA boards with single identifier on Windows</p><p class="paper-authors">Abel Naya-Forcano, Miguel Garcia-Bosque, Guillermo Díez-Señorans and Santiago Celma</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B2.3</b> | 16:30</td><td><p class="paper-title">PyXEL: Exploring Bitstream Analysis to Assess and Enhance the Robustness of Designs on FPGAs</p><p class="paper-authors">Corrado De Sio, Sarah Azimi, Luca Sterpone, David Merodio-Codinachs and Filomena Decuzzi</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B2.4</b> | 17:00</td><td><p class="paper-title">Beyond SPICE Simulation: A Novel Variability-Aware STA Methodology for Digital Timing Closure</p><p class="paper-authors">Lomash Chandra Acharya, Anubhav Kumar, Khoirom Johnson Singh, Neha Gupta, Nayakanti Sai Shabarish, Neeraj Mishra, Mahipal Dargupally, Arvind Kumar Sharma, Venkatraman Ramakrishnan, Ajoy Mandal, Sudeb Dasgupta and Anand Bulusu</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class = "day"><td  colspan="2">Tuesday, July 4<sup>th</sup></td></tr>


<tr class="session S"><td class="timeS"><span class="anchor_session" id="A3"></span>10:30-12:10</td><td >A3 | SS: Automated Design and Modeling of RF Components and Circuits<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>A3.1</b> | 10:30</td><td><p class="paper-title">Design and Implementation of a GPU-Based Digital Predistortion Linearizer for RF Power Amplifiers</p><p class="paper-authors">Wantao Li, Gabriel Montoro and Pere L. Gilabert</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A3.2</b> | 10:50</td><td><p class="paper-title">A Frequency-Domain Neural-Network Model for High-Power RF Transistors</p><p class="paper-authors">João Louro, Luís Nunes, Filipe Barradas and José Carlos Pedro</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A3.3</b> | 11:10</td><td><p class="paper-title">A 23.5-32.5GHz, 17dBm PSAT and 37.5%PAE Power Amplifier Synthesized Using an Automated Design Methodology</p><p class="paper-authors">Fabio Passos, Nuno Lourenço, Luis Mendes, Ricardo Martins, Joao Vaz and Nuno Horta</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A3.4</b> | 11:30</td><td><p class="paper-title">Towards the Automated RF Power Amplifier Design</p><p class="paper-authors">Catarina Belchior, Luis C. Nunes, Pedro M. Cabral and José C. Pedro</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A3.5</b> | 11:50</td><td><p class="paper-title">An Overview of the Optimization of RF Power Amplifier using Bayesian Algrithm</p><p class="paper-authors">Jialin Cai</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="B3"></span>10:30-12:10</td><td >B3 | IC Design Contest<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>B3.1</b> | 10:30</td><td><p class="paper-title">Paving the Way for the Electronic Design Automation of Power Management Units</p><p class="paper-authors">Carlos Santos, Jorge Fernandes, Marcelino Santos and Ricardo Martins</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B3.2</b> | 10:50</td><td><p class="paper-title">Programmable Switched Capacitor Filter Design Tool for Biomedical Signal Acquisition</p><p class="paper-authors">Kerem Kaya, Kemal Ozanoglu, Yasemin P. Kahya and Gunhan Dundar</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B3.3</b> | 11:10</td><td><p class="paper-title">Circuit Synthesis of a 140-220 GHz Low-Noise Amplifier in 130 nm SiGe BiCMOS</p><p class="paper-authors">David Bierbuesse, Eduard Heidebrecht, Florian Dietrich and Renato Negra</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B3.4</b> | 11:30</td><td><p class="paper-title">SHUT OFF! – HYBRID BICMOS LOGIC FOR POWER-EFFICIENT HIGH SPEED CIRCUITS</p><p class="paper-authors">Christoph Wilfried Wagner, Niklas Bräunlich, Kevin Etienne Drenkhahn and Georg Gläser</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="A4"></span>13:30-14:50</td><td >A4 | Modeling in Conventional and Emerging Technologies for Circuit and System Design<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>A4.1</b> | 13:30</td><td><p class="paper-title">Application of New Metal-Oxide Memristor Models in Digital and Analog Electronic Circuits</p><p class="paper-authors">Stoyan Kirilov and Valeri Mladenov</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A4.2</b> | 13:50</td><td><p class="paper-title">Multiscale modelling of a MEMS based Pirani gauge</p><p class="paper-authors">Prafullkrishna Dani, Jochen Franz and Joachim Knoch</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A4.3</b> | 14:10</td><td><p class="paper-title">Jitter Modeling for High Precision Frequency Measurements in Oscillator Circuits</p><p class="paper-authors">Utku Arda Akinci, Muhammed Salih Inneci, Zeynep Duygu Sutgol, Faik Baskaya and Gunhan Dundar</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A4.4</b> | 14:30</td><td><p class="paper-title">SPICE modeling of memristor-based neural networks</p><p class="paper-authors">Fernando Leonel Aguirre, Jordi Suñe and Enrique Miranda</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="B4"></span>13:30-14:50</td><td >B4 | Advances in Hardware Security<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>B4.1</b> | 13:30</td><td><p class="paper-title">Design considerations for a CMOS 65-nm RTN-based PUF</p><p class="paper-authors">Eros Camacho Ruiz, Francisco J. Rubio, Rafael Castro Lopez, Elisenda Roca and Francisco Fernandez</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B4.2</b> | 13:50</td><td><p class="paper-title">A Peak Detect & Hold circuit to measure and exploit RTN in a 65-nm CMOS PUF</p><p class="paper-authors">Francisco J. Rubio Barbero, Eros Camacho Ruiz, Rafael Castro, Elisenda Roca and Francisco V. Fernández</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B4.3</b> | 14:10</td><td><p class="paper-title">Uniformity Adjustment of Delay-Based Physical Unclonable Function: Modeling and Analysis</p><p class="paper-authors">Hadis Takaloo, Arash Ahmadi and Majid Ahmadi</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B4.4</b> | 14:30</td><td><p class="paper-title">Design Strategies to Select the Best Locations in a Ring Oscillator PUF</p><p class="paper-authors">Raúl Aparicio-Téllez, Miguel Garcia-Bosque, Guillermo Díez-Señorans, Carlos Sánchez-Azqueta and Santiago Celma</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="A5"></span>15:30-17:30</td><td >A5 | Digital Verification and Emerging Computing Architectures<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>A5.1</b> | 15:30</td><td><p class="paper-title">Modelling and Optimization of a Mixed-Signal Accelerator for Deep Neural Networks</p><p class="paper-authors">Michele Caselli and Andrea Boni</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A5.2</b> | 15:50</td><td><p class="paper-title">A Programmable Circuits Based on the Combination of VTM Cellular Crossbars</p><p class="paper-authors">Majid Ahmadi, Farzad Mozafari and Arash Ahmadi</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A5.3</b> | 16:10</td><td><p class="paper-title">Formal Verification of Divider Circuits by Hardware Reduction</p><p class="paper-authors">Atif Yasin, Tiankai Su, Sebastian Pillement and Maciej Ciesielski</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A5.4</b> | 16:30</td><td><p class="paper-title">Hot Fuzz: Assisting verification by fuzz testing microelectronic hardware</p><p class="paper-authors">Henning Siemen, Jonas Lienke and Georg Gläser</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A5.5</b> | 16:50</td><td><p class="paper-title">End-to-End Multi-Target Verification Environment for a RISC-V Microprocessor</p><p class="paper-authors">Aleksi Korsman, Verneri Hirvonen, Otto Simola, Antti Tarkka, Marko Kosunen and Jussi Ryynänen</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A5.6</b> | 17:10</td><td><p class="paper-title">Synthesizable ADPLL Generator: From Specification to GDS</p><p class="paper-authors">Kyumin Kwon and David Wentzloff</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="B5"></span>15:30-17:30</td><td >B5 | EDA Competition II<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>B5.1</b> | 15:30</td><td><p class="paper-title">RapidIP - Fast & Universal Synthesis of RF-Circuits</p><p class="paper-authors">David Bierbuesse, Florian Dietrich, Eduard Heidebrecht and Renato Negra</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B5.2</b> | 16:00</td><td><p class="paper-title">PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids</p><p class="paper-authors">Olympia Axelou, Eleni Tselepi, George Floros, Nestor Evmorfopoulos and George Stamoulis</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B5.3</b> | 16:30</td><td><p class="paper-title">Img2Sim-V2: A CAD Tool for User-Independent Simulation of Circuits in Image Format</p><p class="paper-authors">Hasan Berat Gürbüz, Abdurrahim Balta, Tuğba Dalyan, Yigit Daghan Gökdel and Engin Afacan</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B5.4</b> | 17:00</td><td><p class="paper-title">Under Cover: On-FPGA Coverage Monitoring by Netlist Instrumentation</p><p class="paper-authors">Manuel Jirsak, Henning Siemen, Jonas Lienke, Martin Grabmann, Eric Schäfer and Georg Gläser</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>


<tr class="session S"><td class="timeS"><span class="anchor_session" id="PS"></td><td >P1 | Poster Session (July 4th during Coffee Breaks)<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>P1.1</b> </td><td><p class="paper-title">Design Space Exploration of Single-Stage OTAs towards an Ultra-Low-Power LNA for ECG Signals</p><p class="paper-authors">Rafael Vieira, Ricardo Martins, Nuno Horta and Nuno Lourenço</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>P1.2</b> </td><td><p class="paper-title">Time based architecture for high-side current sensor with integrated shunt resistor</p><p class="paper-authors">Francesco Borgioli, Roberto Pio Baorda and Paolo Angelini</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>P1.3</b> </td><td><p class="paper-title">A Procedural Generator for the Sizing and Physical Synthesis of a MOSFET Low-Side Driver</p><p class="paper-authors">Husni Habal, David Demiri, Florian Renneke, Daniele Privato and Giovanni Capodivacca</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>P1.4</b> </td><td><p class="paper-title">Stability Analysis for Frequency Tunable Bandpass Delta-Sigma ADC Architectures</p><p class="paper-authors">Jesko Flemming, Bernhard Wicht and Pascal Witte</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>P1.5</b> </td><td><p class="paper-title">Reliability evaluation of IC Ring Oscillator PUFs</p><p class="paper-authors">Jose Manuel Gata-Romero, Elisenda Roca, Juan Núñez, Rafael Castro Lopez and Francisco V. Fernandez</p><p class="paper-authors"></p><p class="paper-abstract"></p></td>

<tr><td class = "time"><b>P1.6</b> </td><td><p class="paper-title">Comparative Evaluation of Multiline TRL and 2X-Thru De-Embedding Implementation Methods on Printed Circuit Board Measurements</p><p class="paper-authors">Tuğçe Ayraç, Anıl Özdemirli, Emre Apaydın, Kemal Ozanoglu and Metin Yazgı</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>P1.7</b> </td><td><p class="paper-title">Design Flow to Develop Wideband Inverter-Based Circuits Using C/ID Methodology</p><p class="paper-authors">Behdad Jamadi, Farzad Ordubadi and Armin Tajalli</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>P1.8</b> </td><td><p class="paper-title">Extraction of ECG features with spiking neurons for decreased power consumption in embedded devices</p><p class="paper-authors">Zonglong Li and Laurie Calvet</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>P1.9</b> </td><td><p class="paper-title">High-Performance Wideband 0.25 μm GaAs pHEMT 6-Bit Digital Phase Shifter Design for C-Band Phased Array Applications</p><p class="paper-authors">Orkun Altay Genc, Adnan Gündel and Mustafa Berke Yelten</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>P1.10</b> </td><td><p class="paper-title">Strategies for parameter extraction of the time constant distribution of time-dependent variability models for nanometer-scale devices</p><p class="paper-authors">Francisco V. Fernandez, Elisenda Roca, Pablo Saraza-Canflanca, Javier Martin Martinez, Rosana Rodriguez, Montserrat Nafria and Rafael Castro Lopez</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>



<tr class = "day"><td  colspan="2">Wednesday, July 5<sup>th</sup></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="A6"></span>10:30-12:10</td><td >A6 | SS: Emerging Technologies<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>A6.1</b> | 10:30</td><td><p class="paper-title">Exploitation of Subharmonic Injection Locking for Solving Combinatorial Optimization Problems with Coupled Oscillators using VO2 based devices</p><p class="paper-authors">Juan Núñez, María J. Avedillo and Manuel Jiménez</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A6.2</b> | 10:50</td><td><p class="paper-title">High-Performance SET Hardening Technique for Vision-Oriented Applications</p><p class="paper-authors">Corrado De Sio and Luca Sterpone</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A6.3</b> | 11:10</td><td><p class="paper-title">Novel Control Flow Checking Implementations for Automotive Software</p><p class="paper-authors">Francesco Cosimi, Jacopo Sini, Antonio Arena and Massimo Violante</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A6.4</b> | 11:30</td><td><p class="paper-title">NVSystolic: Heterogeneous Simulation Framework for Emerging Memories with Systolic Array</p><p class="paper-authors">Chithambara Moorthii J, Sufyan Khan and Manan Suri</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A6.5</b> | 11:50</td><td><p class="paper-title">Graphene field-effect transistor TCAD tool for circuit design under freeware</p><p class="paper-authors">Fran Pasadas, Anibal Pacheco-Sanchez, Nikolaos Mavredakis and David Jiménez</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="B6"></span>10:30-12:10</td><td >B6 | Reliable IC Design to the Rescue<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>B6.1</b> | 10:30</td><td><p class="paper-title">A detailed, cell-by-cell look into the effects of aging on an SRAM PUF using a specialized test array</p><p class="paper-authors">Andres Santana-Andreo, Pablo Saraza-Canflanca, Hector Carrasco-Lopez, Rafael Castro-Lopez, Elisenda Roca and Francisco V. Fernandez</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B6.2</b> | 10:50</td><td><p class="paper-title">Analysis of SAR ADC Performance Under Radiation Exposure</p><p class="paper-authors">Atakan Türker, Kemal Ozanoğlu, Engin Afacan and Günhan Dündar</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B6.3</b> | 11:10</td><td><p class="paper-title">Electromigration Stress Analysis with Rational Krylov-based Approximation of Matrix Exponential</p><p class="paper-authors">Pavlos Stoikos, George Floros, Dimitrios Garyfallou, Nestor Evmorfopoulos and George Stamoulis</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B6.4</b> | 11:30</td><td><p class="paper-title">Long-Term Aging Impacts on Spatial On-Chip Power Density and Temperature</p><p class="paper-authors">Sachin Sachdeva, Jinwei Zhang, Hussam Amrouch and Sheldon Tan</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B6.5</b> | 11:50</td><td><p class="paper-title">Framework to Simulate and Analyse the Electromagnetic Emission of Integrated Circuits under Electromagnetic Interference</p><p class="paper-authors">Dominik Zupan, Daniel Kircher, Nikolaus Czepl and Bernd Deutschmann</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="A7"></span>13:30-15:10</td><td >A7 | SS: Low-Voltage Low-Power Integrated Circuits for Biomedical Applications<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>A7.1</b> | 13:30</td><td><p class="paper-title">Wide-Band Shared LNA for Large Scale Neural Recording Applications</p><p class="paper-authors">Alessandro Fava, Francesco Centurelli, Andrea Vittimberga and Giuseppe Scotti</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A7.2</b> | 13:50</td><td><p class="paper-title">Shunt-Shunt Feedback Inverter Transimpedance Amplifier Design for Capsule Endoscopy</p><p class="paper-authors">Emrah Peker, Onur Ferhanoğlu and Mustafa Berke Yelten</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A7.3</b> | 14:10</td><td><p class="paper-title">Maximum Output Power Point Tracking for Low Power Photovoltaic Energy Harvesting Systems</p><p class="paper-authors">Laura Vicente-García, Óscar Pereira-Rial and Paula López</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A7.4</b> | 14:30</td><td><p class="paper-title">A 432 MHz Class-D Power Amplifier with 60% Power Efficiency for Wireless Capsule Endoscopy</p><p class="paper-authors">Ferhat Ozturk, Onur Ferhanoğlu and Mustafa Yelten</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>A7.5</b> | 14:50</td><td><p class="paper-title">Low-Gm CMOS Transconductors with Wide Tuning Range for Bioimpedance Spectroscopy</p><p class="paper-authors">Israel Corbacho, Juan M. Carrillo, José L. Ausín, Miguel Á. Domínguez, Raquel Pérez-Aloe and J. Francisco Duque-Carrillo</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

<tr class="session S"><td class="timeS"><span class="anchor_session" id="B7"></span>13:30-15:10</td><td >B7 | Powering Everyday Electronics<br/><span class="session-chair">Chair: </span></td></tr>
<tr><td class = "time"><b>B7.1</b> | 13:30</td><td><p class="paper-title">Single-Inductor Dual-Output DC-DC Converter with Multiple Flying Capacitors</p><p class="paper-authors">Hale Yilmaz, Kemal Ozanoglu, Pier Cavallini and Metin Yazgi</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B7.2</b> | 13:50</td><td><p class="paper-title">Power Losses Analysis of SiC MOSFETs in DC-DC Converters with High-Ripple-Current Inductors</p><p class="paper-authors">Nicola Femia, Hamidreza Jafarian and Giulia Di Capua</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B7.3</b> | 14:10</td><td><p class="paper-title">GaN Power Transistors Behavioral Modeling</p><p class="paper-authors">Giulia Di Capua and Nicola Femia</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B7.4</b> | 14:30</td><td><p class="paper-title">Modeling the Avalanche Breakdown of the FMMT417 NPN BJT in the TINA Environment</p><p class="paper-authors">Mert Yetkin and Mustafa Berke Yelten</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>
<tr><td class = "time"><b>B7.5</b> | 14:50</td><td><p class="paper-title">An Automated Framework for Switched-Capacitor Power Amplifier Implementation Verified in 65 nm CMOS</p><p class="paper-authors">Li-Yu Chen and David Wentzloff</p><p class="paper-authors"></p><p class="paper-abstract"></p></td></tr>

</tbody> </table> </div>
