Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Sep 16 16:19:44 2024
| Host         : ECEB-4022-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_example_timing_summary_routed.rpt -pb lab2_example_timing_summary_routed.pb -rpx lab2_example_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_example
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           9           
LUTAR-1    Warning           LUT drives async reset alert                          1           
TIMING-9   Warning           Unknown CDC Logic                                     1           
TIMING-18  Warning           Missing input or output delay                         1           
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  1           
XDCH-1     Warning           Hold option missing in multicycle path constraint     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: hostIF/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.208        0.000                      0                 2392        0.057        0.000                      0                 2392        2.000        0.000                       0                  1064  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
okUH0          {0.000 4.960}        9.920           100.806         
  mmcm0_clk0   {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb  {0.000 4.960}        9.920           100.806         
sys_clk        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okUH0                                                                                                                                                            2.960        0.000                       0                     1  
  mmcm0_clk0         1.617        0.000                      0                 2197        0.057        0.000                      0                 2197        3.710        0.000                       0                  1026  
  mmcm0_clkfb                                                                                                                                                    7.765        0.000                       0                     3  
sys_clk              1.313        0.000                      0                   65        0.262        0.000                      0                   65        2.000        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okUH0               4.607        0.000                      0                   34        1.029        0.000                      0                   34  
okUH0         mmcm0_clk0          0.208        0.000                      0                   36        1.262        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0               5.972        0.000                      0                   60        0.620        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        mmcm0_clk0    sys_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        mmcm0_clk0                  
(none)        mmcm0_clkfb                 
(none)                      mmcm0_clk0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        1.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.815ns  (logic 3.408ns (43.607%)  route 4.407ns (56.393%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.306ns = ( 0.182 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.686     0.182    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.636 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.272     3.908    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X10Y57         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.056 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.027     5.083    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.357     5.440 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.179     6.619    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.331     6.950 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.428     7.378    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.118     7.496 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.501     7.997    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.598     9.470    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X3Y62          FDRE (Setup_fdre_C_CE)      -0.407     9.614    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.815ns  (logic 3.408ns (43.607%)  route 4.407ns (56.393%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.306ns = ( 0.182 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.686     0.182    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.636 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.272     3.908    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X10Y57         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.056 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.027     5.083    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.357     5.440 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.179     6.619    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.331     6.950 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.428     7.378    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.118     7.496 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.501     7.997    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.598     9.470    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X3Y62          FDRE (Setup_fdre_C_CE)      -0.407     9.614    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.815ns  (logic 3.408ns (43.607%)  route 4.407ns (56.393%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.306ns = ( 0.182 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.686     0.182    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.636 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.272     3.908    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X10Y57         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.056 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.027     5.083    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.357     5.440 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.179     6.619    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.331     6.950 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.428     7.378    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.118     7.496 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.501     7.997    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.598     9.470    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X3Y62          FDRE (Setup_fdre_C_CE)      -0.407     9.614    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.815ns  (logic 3.408ns (43.607%)  route 4.407ns (56.393%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.306ns = ( 0.182 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.686     0.182    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.636 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.272     3.908    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X10Y57         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.056 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.027     5.083    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.357     5.440 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.179     6.619    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.331     6.950 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.428     7.378    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.118     7.496 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.501     7.997    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.598     9.470    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X3Y62          FDRE (Setup_fdre_C_CE)      -0.407     9.614    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.815ns  (logic 3.408ns (43.607%)  route 4.407ns (56.393%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.306ns = ( 0.182 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.686     0.182    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.636 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.272     3.908    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X10Y57         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.056 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.027     5.083    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.357     5.440 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.179     6.619    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.331     6.950 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.428     7.378    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.118     7.496 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.501     7.997    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.598     9.470    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X3Y62          FDRE (Setup_fdre_C_CE)      -0.407     9.614    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.815ns  (logic 3.408ns (43.607%)  route 4.407ns (56.393%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.306ns = ( 0.182 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.686     0.182    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.636 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.272     3.908    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X10Y57         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.056 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.027     5.083    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.357     5.440 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.179     6.619    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.331     6.950 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.428     7.378    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.118     7.496 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.501     7.997    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.598     9.470    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X3Y62          FDRE (Setup_fdre_C_CE)      -0.407     9.614    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.815ns  (logic 3.408ns (43.607%)  route 4.407ns (56.393%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.306ns = ( 0.182 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.686     0.182    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.636 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.272     3.908    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X10Y57         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.056 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.027     5.083    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.357     5.440 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.179     6.619    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.331     6.950 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.428     7.378    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.118     7.496 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.501     7.997    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.598     9.470    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X3Y62          FDRE (Setup_fdre_C_CE)      -0.407     9.614    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.815ns  (logic 3.408ns (43.607%)  route 4.407ns (56.393%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 9.470 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.306ns = ( 0.182 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.686     0.182    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.636 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.272     3.908    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X10Y57         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.056 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.027     5.083    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.357     5.440 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.179     6.619    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.331     6.950 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.428     7.378    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.118     7.496 r  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.501     7.997    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.598     9.470    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y62          FDRE                                         r  hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/C
                         clock pessimism              0.624    10.094    
                         clock uncertainty           -0.073    10.021    
    SLICE_X3Y62          FDRE (Setup_fdre_C_CE)      -0.407     9.614    hostIF/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.913ns  (logic 3.414ns (43.143%)  route 4.499ns (56.857%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 9.472 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.306ns = ( 0.182 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.686     0.182    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.636 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.272     3.908    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X10Y57         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.056 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.027     5.083    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.357     5.440 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.179     6.619    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.331     6.950 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.430     7.380    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X5Y57          LUT3 (Prop_lut3_I2_O)        0.124     7.504 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.591     8.095    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.600     9.472    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y56          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.624    10.096    
                         clock uncertainty           -0.073    10.023    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.205     9.818    hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.913ns  (logic 3.414ns (43.143%)  route 4.499ns (56.857%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 9.472 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.306ns = ( 0.182 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.686     0.182    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.636 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.272     3.908    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA2
    SLICE_X10Y57         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.056 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.027     5.083    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.357     5.440 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.179     6.619    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.331     6.950 f  hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.430     7.380    hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X5Y57          LUT3 (Prop_lut3_I2_O)        0.124     7.504 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.591     8.095    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.600     9.472    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y56          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.624    10.096    
                         clock uncertainty           -0.073    10.023    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.205     9.818    hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  1.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.573     0.911    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.292    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.844     0.674    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
                         clock pessimism              0.251     0.924    
    SLICE_X10Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.234    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.573     0.911    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.292    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.844     0.674    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.251     0.924    
    SLICE_X10Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.234    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.573     0.911    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.292    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.844     0.674    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB/CLK
                         clock pessimism              0.251     0.924    
    SLICE_X10Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.234    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.573     0.911    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.292    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.844     0.674    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.251     0.924    
    SLICE_X10Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.234    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.573     0.911    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.292    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.844     0.674    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
                         clock pessimism              0.251     0.924    
    SLICE_X10Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.234    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.573     0.911    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.292    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.844     0.674    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y56         RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.251     0.924    
    SLICE_X10Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.234    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.573     0.911    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.292    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y56         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.844     0.674    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y56         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD/CLK
                         clock pessimism              0.251     0.924    
    SLICE_X10Y56         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.234    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.573     0.911    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y56         FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  hostIF/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.239     1.292    hostIF/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X10Y56         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.844     0.674    hostIF/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y56         RAMS32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.251     0.924    
    SLICE_X10Y56         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.234    hostIF/core0/core0/a0/pc0/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.070%)  route 0.159ns (52.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 0.715 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.573     0.911    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y56          FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.052 r  hostIF/core0/core0/a0/pc0/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.159     1.211    hostIF/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[6]
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.885     0.715    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y23         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.254     0.969    
    RAMB18_X0Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.152    hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 0.674 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.911 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.573     0.911    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y56          FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.052 r  hostIF/core0/core0/a0/pc0/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079     1.131    hostIF/core0/core0/a0/pc0/stack_ram_high/DIA0
    SLICE_X8Y56          RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.844     0.674    hostIF/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X8Y56          RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.251     0.924    
    SLICE_X8Y56          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.071    hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { hostIF/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y22     hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y22     hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB18_X0Y23     hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y14     hostIF/core0/core0/r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y14     hostIF/core0/core0/r0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.920       7.765      BUFGCTRL_X0Y0    hostIF/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y79     hostIF/iob_regs[0].regin0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     hostIF/iob_regs[0].regout0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     hostIF/iob_regs[0].regvalid/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y91     hostIF/iob_regs[10].regin0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y58      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y58      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y59      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y58      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y58      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { hostIF/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y2    hostIF/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.472ns (48.524%)  route 1.562ns (51.476%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.077    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.745     6.278    clkdiv_reg[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     6.402    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.952 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.952    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.294 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.816     8.111    clear
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.516     9.785    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[0]/C
                         clock pessimism              0.292    10.077    
                         clock uncertainty           -0.035    10.042    
    SLICE_X15Y85         FDRE (Setup_fdre_C_R)       -0.618     9.424    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.472ns (48.524%)  route 1.562ns (51.476%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.077    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.745     6.278    clkdiv_reg[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     6.402    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.952 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.952    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.294 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.816     8.111    clear
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.516     9.785    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism              0.292    10.077    
                         clock uncertainty           -0.035    10.042    
    SLICE_X15Y85         FDRE (Setup_fdre_C_R)       -0.618     9.424    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.472ns (48.524%)  route 1.562ns (51.476%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.077    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.745     6.278    clkdiv_reg[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     6.402    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.952 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.952    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.294 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.816     8.111    clear
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.516     9.785    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.292    10.077    
                         clock uncertainty           -0.035    10.042    
    SLICE_X15Y85         FDRE (Setup_fdre_C_R)       -0.618     9.424    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.472ns (48.524%)  route 1.562ns (51.476%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.077    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.745     6.278    clkdiv_reg[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     6.402    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.952 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.952    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.294 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.816     8.111    clear
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.516     9.785    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.292    10.077    
                         clock uncertainty           -0.035    10.042    
    SLICE_X15Y85         FDRE (Setup_fdre_C_R)       -0.618     9.424    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 1.472ns (48.941%)  route 1.536ns (51.059%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.077    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.745     6.278    clkdiv_reg[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     6.402    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.952 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.952    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.294 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.790     8.085    clear
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.520     9.789    clk_BUFG
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism              0.267    10.056    
                         clock uncertainty           -0.035    10.021    
    SLICE_X15Y91         FDRE (Setup_fdre_C_R)       -0.618     9.403    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 1.472ns (48.941%)  route 1.536ns (51.059%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.077    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.745     6.278    clkdiv_reg[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     6.402    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.952 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.952    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.294 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.790     8.085    clear
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.520     9.789    clk_BUFG
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.267    10.056    
                         clock uncertainty           -0.035    10.021    
    SLICE_X15Y91         FDRE (Setup_fdre_C_R)       -0.618     9.403    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 1.472ns (48.941%)  route 1.536ns (51.059%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.077    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.745     6.278    clkdiv_reg[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     6.402    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.952 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.952    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.294 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.790     8.085    clear
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.520     9.789    clk_BUFG
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[26]/C
                         clock pessimism              0.267    10.056    
                         clock uncertainty           -0.035    10.021    
    SLICE_X15Y91         FDRE (Setup_fdre_C_R)       -0.618     9.403    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 1.472ns (48.941%)  route 1.536ns (51.059%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.077    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.745     6.278    clkdiv_reg[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     6.402    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.952 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.952    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.294 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.790     8.085    clear
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.520     9.789    clk_BUFG
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.267    10.056    
                         clock uncertainty           -0.035    10.021    
    SLICE_X15Y91         FDRE (Setup_fdre_C_R)       -0.618     9.403    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 1.472ns (49.026%)  route 1.530ns (50.974%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.077    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.745     6.278    clkdiv_reg[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     6.402    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.952 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.952    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.294 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.785     8.080    clear
    SLICE_X15Y92         FDRE                                         r  clkdiv_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.520     9.789    clk_BUFG
    SLICE_X15Y92         FDRE                                         r  clkdiv_reg[28]/C
                         clock pessimism              0.267    10.056    
                         clock uncertainty           -0.035    10.021    
    SLICE_X15Y92         FDRE (Setup_fdre_C_R)       -0.618     9.403    clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 1.472ns (49.026%)  route 1.530ns (50.974%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.077    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.745     6.278    clkdiv_reg[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     6.402    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.952 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.952    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.294 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.785     8.080    clear
    SLICE_X15Y92         FDRE                                         r  clkdiv_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.520     9.789    clk_BUFG
    SLICE_X15Y92         FDRE                                         r  clkdiv_reg[29]/C
                         clock pessimism              0.267    10.056    
                         clock uncertainty           -0.035    10.021    
    SLICE_X15Y92         FDRE (Setup_fdre_C_R)       -0.618     9.403    clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  1.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.572     1.836    clk_BUFG
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y90         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  clkdiv_reg[23]/Q
                         net (fo=2, routed)           0.118     2.095    clkdiv_reg[23]
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.203 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.203    clkdiv_reg[20]_i_1_n_4
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.843     2.208    clk_BUFG
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.372     1.836    
    SLICE_X15Y90         FDRE (Hold_fdre_C_D)         0.105     1.941    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.570     1.834    clk_BUFG
    SLICE_X15Y87         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  clkdiv_reg[11]/Q
                         net (fo=2, routed)           0.120     2.095    clkdiv_reg[11]
    SLICE_X15Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.203 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.203    clkdiv_reg[8]_i_1_n_4
    SLICE_X15Y87         FDRE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.840     2.205    clk_BUFG
    SLICE_X15Y87         FDRE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.371     1.834    
    SLICE_X15Y87         FDRE (Hold_fdre_C_D)         0.105     1.939    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.571     1.835    clk_BUFG
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.120     2.096    clkdiv_reg[15]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.204 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.204    clkdiv_reg[12]_i_1_n_4
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.842     2.207    clk_BUFG
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.372     1.835    
    SLICE_X15Y88         FDRE (Hold_fdre_C_D)         0.105     1.940    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.571     1.835    clk_BUFG
    SLICE_X15Y89         FDRE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  clkdiv_reg[19]/Q
                         net (fo=2, routed)           0.120     2.096    clkdiv_reg[19]
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.204 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.204    clkdiv_reg[16]_i_1_n_4
    SLICE_X15Y89         FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.842     2.207    clk_BUFG
    SLICE_X15Y89         FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.372     1.835    
    SLICE_X15Y89         FDRE (Hold_fdre_C_D)         0.105     1.940    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.572     1.836    clk_BUFG
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  clkdiv_reg[27]/Q
                         net (fo=2, routed)           0.120     2.097    clkdiv_reg[27]
    SLICE_X15Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.205 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.205    clkdiv_reg[24]_i_1_n_4
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.843     2.208    clk_BUFG
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[27]/C
                         clock pessimism             -0.372     1.836    
    SLICE_X15Y91         FDRE (Hold_fdre_C_D)         0.105     1.941    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.572     1.836    clk_BUFG
    SLICE_X15Y92         FDRE                                         r  clkdiv_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  clkdiv_reg[31]/Q
                         net (fo=2, routed)           0.120     2.097    clkdiv_reg[31]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.205 r  clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.205    clkdiv_reg[28]_i_1_n_4
    SLICE_X15Y92         FDRE                                         r  clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.843     2.208    clk_BUFG
    SLICE_X15Y92         FDRE                                         r  clkdiv_reg[31]/C
                         clock pessimism             -0.372     1.836    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.105     1.941    clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.833    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.120     2.094    clkdiv_reg[3]
    SLICE_X15Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.202 r  clkdiv_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.202    clkdiv_reg[0]_i_2_n_4
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.204    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.371     1.833    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.105     1.938    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.833    clk_BUFG
    SLICE_X15Y86         FDRE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  clkdiv_reg[7]/Q
                         net (fo=2, routed)           0.120     2.094    clkdiv_reg[7]
    SLICE_X15Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.202 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.202    clkdiv_reg[4]_i_1_n_4
    SLICE_X15Y86         FDRE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.204    clk_BUFG
    SLICE_X15Y86         FDRE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.371     1.833    
    SLICE_X15Y86         FDRE (Hold_fdre_C_D)         0.105     1.938    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.571     1.835    clk_BUFG
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.117     2.093    clkdiv_reg[12]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.208 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.208    clkdiv_reg[12]_i_1_n_7
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.842     2.207    clk_BUFG
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.372     1.835    
    SLICE_X15Y88         FDRE (Hold_fdre_C_D)         0.105     1.940    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.572     1.836    clk_BUFG
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y90         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  clkdiv_reg[20]/Q
                         net (fo=2, routed)           0.117     2.094    clkdiv_reg[20]
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.209 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.209    clkdiv_reg[20]_i_1_n_7
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.843     2.208    clk_BUFG
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.372     1.836    
    SLICE_X15Y90         FDRE (Hold_fdre_C_D)         0.105     1.941    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y85   clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y87   clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y87   clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y88   clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y88   clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y88   clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y88   clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y89   clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X15Y89   clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y85   clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y85   clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y87   clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y87   clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y87   clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y87   clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y88   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y88   clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y88   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y88   clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y85   clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y85   clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y87   clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y87   clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y87   clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y87   clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y88   clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y88   clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y88   clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X15Y88   clkdiv_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.730     0.225    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y97         FDRE                                         r  hostIF/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.730     0.225    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.730     0.225    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.729     0.224    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y95         FDRE                                         r  hostIF/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.729     0.224    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y96         FDRE                                         r  hostIF/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.729     0.224    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y91         FDRE                                         r  hostIF/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y92         FDRE                                         r  hostIF/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.728     0.223    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.768ns  (logic 0.767ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y59         FDRE                                         r  hostIF/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.575     1.700 r  hostIF/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.700    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.768ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.576     1.701 r  hostIF/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.701    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.772ns  (logic 0.771ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y61         FDRE                                         r  hostIF/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.579     1.704 r  hostIF/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.770ns  (logic 0.769ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.596     0.934    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.192     1.126 f  hostIF/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     1.127    hostIF/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.577     1.704 r  hostIF/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.777ns  (logic 0.776ns (99.871%)  route 0.001ns (0.129%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.584     1.709 r  hostIF/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.595     1.720 r  hostIF/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.720    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.600     1.725 r  hostIF/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.725    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.796ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y56         FDRE                                         r  hostIF/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.604     1.729 r  hostIF/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.595     0.933    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.192     1.125 f  hostIF/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     1.126    hostIF/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.603     1.729 r  hostIF/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.594     0.932    hostIF/mmcm0_bufg_n_0
    OLOGIC_X0Y87         FDRE                                         r  hostIF/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.605     1.730 r  hostIF/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.730    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.051     9.051 r  hostIF/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.051    hostIF/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  hostIF/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.570     9.441    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y79         FDRE                                         r  hostIF/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.011     9.259    hostIF/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 1.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.050     9.050 r  hostIF/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.050    hostIF/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  hostIF/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.570     9.441    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y80         FDRE                                         r  hostIF/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.011     9.259    hostIF/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 1.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.047     9.047 r  hostIF/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.047    hostIF/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  hostIF/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.576     9.447    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y83         FDRE                                         r  hostIF/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.011     9.265    hostIF/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 okUHU[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( -0.482 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W20                                               0.000     8.000 r  okUHU[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[17].iobf0/IO
    W20                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  hostIF/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    hostIF/iobf0_o_17
    ILOGIC_X0Y75         FDRE                                         r  hostIF/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.567     9.438    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y75         FDRE                                         r  hostIF/iob_regs[17].regin0/C
                         clock pessimism              0.000     9.438    
                         clock uncertainty           -0.171     9.267    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.011     9.256    hostIF/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                          9.256    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 1.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.043     9.043 r  hostIF/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.043    hostIF/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  hostIF/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.576     9.447    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y84         FDRE                                         r  hostIF/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.011     9.265    hostIF/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.040     9.040 r  hostIF/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.040    hostIF/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  hostIF/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.574     9.445    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y81         FDRE                                         r  hostIF/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.011     9.263    hostIF/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 1.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.034     9.034 r  hostIF/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.034    hostIF/iobf0_o_27
    ILOGIC_X0Y69         FDRE                                         r  hostIF/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.570     9.441    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y69         FDRE                                         r  hostIF/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.011     9.259    hostIF/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  hostIF/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    hostIF/iobf0_o_18
    ILOGIC_X0Y82         FDRE                                         r  hostIF/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.574     9.445    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y82         FDRE                                         r  hostIF/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.011     9.263    hostIF/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 1.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.036     9.036 r  hostIF/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.036    hostIF/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  hostIF/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.577     9.448    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y86         FDRE                                         r  hostIF/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.011     9.266    hostIF/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 okUHU[23]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[23].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 1.027ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( -0.480 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V20                                               0.000     8.000 r  okUHU[23] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[23].iobf0/IO
    V20                  IBUF (Prop_ibuf_I_O)         1.027     9.027 r  hostIF/iob_regs[23].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.027    hostIF/iobf0_o_23
    ILOGIC_X0Y77         FDRE                                         r  hostIF/iob_regs[23].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.569     9.440    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y77         FDRE                                         r  hostIF/iob_regs[23].regin0/C
                         clock pessimism              0.000     9.440    
                         clock uncertainty           -0.171     9.269    
    ILOGIC_X0Y77         FDRE (Setup_fdre_C_D)       -0.011     9.258    hostIF/iob_regs[23].regin0
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  hostIF/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    hostIF/iobf0_o_24
    ILOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.869    10.619    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y52         FDRE (Hold_fdre_C_D)         0.068    10.858    hostIF/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.199ns  (logic 0.199ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.199    12.119 r  hostIF/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    hostIF/iobf0_o_25
    ILOGIC_X0Y59         FDRE                                         r  hostIF/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y59         FDRE                                         r  hostIF/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y59         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.119    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  hostIF/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    hostIF/iobf0_o_21
    ILOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y58         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  hostIF/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    hostIF/iobf0_o_16
    ILOGIC_X0Y61         FDRE                                         r  hostIF/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y61         FDRE                                         r  hostIF/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y61         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.207ns  (logic 0.207ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.207    12.127 r  hostIF/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.127    hostIF/iobf0_o_19
    ILOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y57         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.127    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.219    12.139 r  hostIF/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.139    hostIF/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.223    12.143 r  hostIF/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.143    hostIF/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  hostIF/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    hostIF/iobf0_o_22
    ILOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.868    10.618    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y53         FDRE (Hold_fdre_C_D)         0.068    10.857    hostIF/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  hostIF/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    hostIF/iobf0_o_28
    ILOGIC_X0Y56         FDRE                                         r  hostIF/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.867    10.617    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y56         FDRE                                         r  hostIF/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y56         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  hostIF/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    hostIF/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.869    10.619    hostIF/mmcm0_bufg_n_0
    ILOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068    10.858    hostIF/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.325ns  (logic 0.605ns (18.195%)  route 2.720ns (81.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 9.466 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 0.128 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.632     0.128    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.584 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.466     1.050    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.149     1.199 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.254     3.453    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y65          FDCE                                         f  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.594     9.466    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y65          FDCE                                         r  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/C
                         clock pessimism              0.624    10.090    
                         clock uncertainty           -0.073    10.017    
    SLICE_X6Y65          FDCE (Recov_fdce_C_CLR)     -0.592     9.425    hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]
  -------------------------------------------------------------------
                         required time                          9.425    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.325ns  (logic 0.605ns (18.195%)  route 2.720ns (81.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 9.466 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 0.128 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.632     0.128    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.584 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.466     1.050    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.149     1.199 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.254     3.453    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y65          FDCE                                         f  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.594     9.466    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y65          FDCE                                         r  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/C
                         clock pessimism              0.624    10.090    
                         clock uncertainty           -0.073    10.017    
    SLICE_X6Y65          FDCE (Recov_fdce_C_CLR)     -0.550     9.467    hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]
  -------------------------------------------------------------------
                         required time                          9.467    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.230ns  (logic 0.605ns (18.731%)  route 2.625ns (81.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 9.461 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 0.128 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.632     0.128    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.584 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.466     1.050    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.149     1.199 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.159     3.358    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y70          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.589     9.461    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y70          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/C
                         clock pessimism              0.624    10.085    
                         clock uncertainty           -0.073    10.012    
    SLICE_X4Y70          FDCE (Recov_fdce_C_CLR)     -0.636     9.376    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]
  -------------------------------------------------------------------
                         required time                          9.376    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.230ns  (logic 0.605ns (18.731%)  route 2.625ns (81.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 9.461 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 0.128 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.632     0.128    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.584 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.466     1.050    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.149     1.199 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.159     3.358    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y70          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.589     9.461    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y70          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/C
                         clock pessimism              0.624    10.085    
                         clock uncertainty           -0.073    10.012    
    SLICE_X4Y70          FDCE (Recov_fdce_C_CLR)     -0.636     9.376    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]
  -------------------------------------------------------------------
                         required time                          9.376    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.230ns  (logic 0.605ns (18.731%)  route 2.625ns (81.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 9.461 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 0.128 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.632     0.128    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.584 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.466     1.050    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.149     1.199 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.159     3.358    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y70          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.589     9.461    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y70          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/C
                         clock pessimism              0.624    10.085    
                         clock uncertainty           -0.073    10.012    
    SLICE_X4Y70          FDCE (Recov_fdce_C_CLR)     -0.636     9.376    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]
  -------------------------------------------------------------------
                         required time                          9.376    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.230ns  (logic 0.605ns (18.731%)  route 2.625ns (81.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 9.461 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 0.128 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.632     0.128    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.584 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.466     1.050    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.149     1.199 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.159     3.358    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y70          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.589     9.461    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y70          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/C
                         clock pessimism              0.624    10.085    
                         clock uncertainty           -0.073    10.012    
    SLICE_X4Y70          FDCE (Recov_fdce_C_CLR)     -0.636     9.376    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]
  -------------------------------------------------------------------
                         required time                          9.376    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.187ns  (logic 0.605ns (18.985%)  route 2.582ns (81.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 0.128 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.632     0.128    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.584 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.466     1.050    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.149     1.199 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.116     3.315    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y64          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y64          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X6Y64          FDPE (Recov_fdpe_C_PRE)     -0.592     9.426    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.187ns  (logic 0.605ns (18.985%)  route 2.582ns (81.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 0.128 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.632     0.128    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.584 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.466     1.050    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.149     1.199 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.116     3.315    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y64          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y64          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X6Y64          FDPE (Recov_fdpe_C_PRE)     -0.592     9.426    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.187ns  (logic 0.605ns (18.985%)  route 2.582ns (81.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9.467 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 0.128 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.632     0.128    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.584 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.466     1.050    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.149     1.199 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.116     3.315    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y64          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.595     9.467    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y64          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/C
                         clock pessimism              0.624    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X6Y64          FDPE (Recov_fdpe_C_PRE)     -0.592     9.426    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.082ns  (logic 0.605ns (19.627%)  route 2.477ns (80.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 9.460 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 0.128 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.632     0.128    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.584 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.466     1.050    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.149     1.199 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.011     3.210    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y71          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.588     9.460    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y71          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/C
                         clock pessimism              0.624    10.084    
                         clock uncertainty           -0.073    10.011    
    SLICE_X4Y71          FDCE (Recov_fdce_C_CLR)     -0.636     9.375    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]
  -------------------------------------------------------------------
                         required time                          9.375    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                  6.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.495ns  (logic 0.189ns (38.176%)  route 0.306ns (61.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 0.666 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 0.903 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.565     0.903    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.122     1.166    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.048     1.214 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.184     1.398    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y67          FDCE                                         f  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.836     0.666    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y67          FDCE                                         r  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/C
                         clock pessimism              0.254     0.919    
    SLICE_X8Y67          FDCE (Remov_fdce_C_CLR)     -0.141     0.778    hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.495ns  (logic 0.189ns (38.176%)  route 0.306ns (61.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 0.666 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 0.903 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.565     0.903    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.122     1.166    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.048     1.214 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.184     1.398    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y67          FDCE                                         f  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.836     0.666    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y67          FDCE                                         r  hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/C
                         clock pessimism              0.254     0.919    
    SLICE_X8Y67          FDCE (Remov_fdce_C_CLR)     -0.141     0.778    hostIF/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.757ns  (logic 0.189ns (24.962%)  route 0.568ns (75.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 0.694 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 0.903 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.565     0.903    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.122     1.166    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.048     1.214 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.446     1.660    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y67          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.864     0.694    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y67          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]/C
                         clock pessimism              0.275     0.968    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.166     0.802    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.757ns  (logic 0.189ns (24.962%)  route 0.568ns (75.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 0.694 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 0.903 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.565     0.903    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.122     1.166    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.048     1.214 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.446     1.660    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y67          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.864     0.694    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y67          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]/C
                         clock pessimism              0.275     0.968    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.166     0.802    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.757ns  (logic 0.189ns (24.962%)  route 0.568ns (75.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 0.694 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 0.903 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.565     0.903    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.122     1.166    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.048     1.214 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.446     1.660    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y67          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.864     0.694    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y67          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]/C
                         clock pessimism              0.275     0.968    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.166     0.802    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.757ns  (logic 0.189ns (24.962%)  route 0.568ns (75.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 0.694 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 0.903 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.565     0.903    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.122     1.166    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.048     1.214 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.446     1.660    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y67          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.864     0.694    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y67          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]/C
                         clock pessimism              0.275     0.968    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.166     0.802    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.189ns (23.701%)  route 0.608ns (76.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 0.692 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 0.903 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.565     0.903    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.122     1.166    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.048     1.214 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.486     1.701    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y69          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.862     0.692    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y69          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/C
                         clock pessimism              0.275     0.966    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.166     0.800    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.189ns (23.701%)  route 0.608ns (76.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 0.692 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 0.903 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.565     0.903    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.122     1.166    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.048     1.214 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.486     1.701    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y69          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.862     0.692    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y69          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/C
                         clock pessimism              0.275     0.966    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.166     0.800    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.189ns (23.701%)  route 0.608ns (76.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 0.692 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 0.903 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.565     0.903    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.122     1.166    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.048     1.214 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.486     1.701    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y69          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.862     0.692    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y69          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/C
                         clock pessimism              0.275     0.966    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.166     0.800    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.189ns (23.701%)  route 0.608ns (76.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 0.692 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 0.903 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.565     0.903    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y69          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.122     1.166    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.048     1.214 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.486     1.701    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y69          FDCE                                         f  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.862     0.692    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y69          FDCE                                         r  hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/C
                         clock pessimism              0.275     0.966    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.166     0.800    hostIF/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.900    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  sys_clk

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire11/ep_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        115.562ns  (logic 52.180ns (45.153%)  route 63.382ns (54.847%))
  Logic Levels:           283  (CARRY4=253 LUT1=1 LUT2=21 LUT3=7 LUT6=1)
  Clock Path Skew:        6.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    -1.365ns = ( 0.123 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.627     0.123    wire11/okHE[40]
    SLICE_X28Y79         FDRE                                         r  wire11/ep_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  wire11/ep_dataout_reg[10]/Q
                         net (fo=29, routed)          4.237     4.816    variable_2[10]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     4.940 r  clkdiv[0]_i_792/O
                         net (fo=1, routed)           0.000     4.940    clkdiv[0]_i_792_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.320 r  clkdiv_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000     5.320    clkdiv_reg[0]_i_642_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  clkdiv_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000     5.437    clkdiv_reg[0]_i_498_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  clkdiv_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000     5.554    clkdiv_reg[0]_i_354_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  clkdiv_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.671    clkdiv_reg[0]_i_210_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.788 r  clkdiv_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.001     5.789    clkdiv_reg[0]_i_91_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.906 r  clkdiv_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.906    clkdiv_reg[0]_i_33_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.160 r  clkdiv_reg[0]_i_13/CO[0]
                         net (fo=37, routed)          1.589     7.749    clkdiv1[27]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.367     8.116 r  clkdiv[0]_i_1090/O
                         net (fo=1, routed)           0.000     8.116    clkdiv[0]_i_1090_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.666 r  clkdiv_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000     8.666    clkdiv_reg[0]_i_945_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.780 r  clkdiv_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000     8.780    clkdiv_reg[0]_i_801_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.894 r  clkdiv_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000     8.894    clkdiv_reg[0]_i_657_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  clkdiv_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000     9.008    clkdiv_reg[0]_i_513_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  clkdiv_reg[0]_i_369/CO[3]
                         net (fo=1, routed)           0.000     9.122    clkdiv_reg[0]_i_369_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  clkdiv_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.001     9.237    clkdiv_reg[0]_i_225_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  clkdiv_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.351    clkdiv_reg[0]_i_106_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.465 r  clkdiv_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.465    clkdiv_reg[0]_i_38_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.622 r  clkdiv_reg[0]_i_15/CO[1]
                         net (fo=36, routed)          2.119    11.740    clkdiv1[26]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.329    12.069 r  clkdiv[0]_i_1086/O
                         net (fo=1, routed)           0.000    12.069    clkdiv[0]_i_1086_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.619 r  clkdiv_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    12.619    clkdiv_reg[0]_i_940_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  clkdiv_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    12.733    clkdiv_reg[0]_i_796_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  clkdiv_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    12.847    clkdiv_reg[0]_i_652_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  clkdiv_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    12.961    clkdiv_reg[0]_i_508_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.075 r  clkdiv_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    13.075    clkdiv_reg[0]_i_364_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.189 r  clkdiv_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.189    clkdiv_reg[0]_i_220_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.303 r  clkdiv_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.001    13.304    clkdiv_reg[0]_i_101_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  clkdiv_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.418    clkdiv_reg[0]_i_35_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.575 r  clkdiv_reg[0]_i_16/CO[1]
                         net (fo=36, routed)          2.109    15.684    clkdiv1[25]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.329    16.013 r  clkdiv[0]_i_1081/O
                         net (fo=1, routed)           0.000    16.013    clkdiv[0]_i_1081_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.414 r  clkdiv_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    16.414    clkdiv_reg[0]_i_939_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.528 r  clkdiv_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    16.528    clkdiv_reg[0]_i_795_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.642 r  clkdiv_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    16.642    clkdiv_reg[0]_i_651_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.756 r  clkdiv_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    16.756    clkdiv_reg[0]_i_507_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.870 r  clkdiv_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.870    clkdiv_reg[0]_i_363_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.984 r  clkdiv_reg[0]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.984    clkdiv_reg[0]_i_219_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.098 r  clkdiv_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.001    17.098    clkdiv_reg[0]_i_100_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.212 r  clkdiv_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.212    clkdiv_reg[0]_i_34_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.369 r  clkdiv_reg[0]_i_14/CO[1]
                         net (fo=36, routed)          2.088    19.457    clkdiv1[24]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.329    19.786 r  clkdiv[0]_i_1158/O
                         net (fo=1, routed)           0.000    19.786    clkdiv[0]_i_1158_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.184 r  clkdiv_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    20.184    clkdiv_reg[0]_i_1020_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.298 r  clkdiv_reg[0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    20.298    clkdiv_reg[0]_i_876_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.412 r  clkdiv_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    20.412    clkdiv_reg[0]_i_732_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.526 r  clkdiv_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    20.526    clkdiv_reg[0]_i_588_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.640 r  clkdiv_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.640    clkdiv_reg[0]_i_444_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  clkdiv_reg[0]_i_300/CO[3]
                         net (fo=1, routed)           0.000    20.754    clkdiv_reg[0]_i_300_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  clkdiv_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.001    20.869    clkdiv_reg[0]_i_156_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.983 r  clkdiv_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.983    clkdiv_reg[0]_i_59_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.140 r  clkdiv_reg[0]_i_22/CO[1]
                         net (fo=36, routed)          1.917    23.057    clkdiv1[23]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.329    23.386 r  clkdiv[0]_i_1156/O
                         net (fo=1, routed)           0.000    23.386    clkdiv[0]_i_1156_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.936 r  clkdiv_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    23.936    clkdiv_reg[0]_i_1015_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.050 r  clkdiv_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.050    clkdiv_reg[0]_i_871_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.164 r  clkdiv_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    24.164    clkdiv_reg[0]_i_727_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.278 r  clkdiv_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    24.278    clkdiv_reg[0]_i_583_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  clkdiv_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    24.392    clkdiv_reg[0]_i_439_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  clkdiv_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000    24.506    clkdiv_reg[0]_i_295_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.620 r  clkdiv_reg[0]_i_151/CO[3]
                         net (fo=1, routed)           0.001    24.621    clkdiv_reg[0]_i_151_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  clkdiv_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.735    clkdiv_reg[0]_i_56_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  clkdiv_reg[0]_i_23/CO[1]
                         net (fo=36, routed)          1.923    26.815    clkdiv1[22]
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.329    27.144 r  clkdiv[0]_i_1152/O
                         net (fo=1, routed)           0.000    27.144    clkdiv[0]_i_1152_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.542 r  clkdiv_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.542    clkdiv_reg[0]_i_1014_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.656 r  clkdiv_reg[0]_i_870/CO[3]
                         net (fo=1, routed)           0.000    27.656    clkdiv_reg[0]_i_870_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  clkdiv_reg[0]_i_726/CO[3]
                         net (fo=1, routed)           0.000    27.770    clkdiv_reg[0]_i_726_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.884 r  clkdiv_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    27.884    clkdiv_reg[0]_i_582_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.998 r  clkdiv_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    27.998    clkdiv_reg[0]_i_438_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.112 r  clkdiv_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    28.112    clkdiv_reg[0]_i_294_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.226 r  clkdiv_reg[0]_i_150/CO[3]
                         net (fo=1, routed)           0.001    28.227    clkdiv_reg[0]_i_150_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  clkdiv_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.341    clkdiv_reg[0]_i_55_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.498 r  clkdiv_reg[0]_i_21/CO[1]
                         net (fo=37, routed)          1.881    30.379    clkdiv1[21]
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.329    30.708 r  clkdiv[0]_i_1170/O
                         net (fo=1, routed)           0.000    30.708    clkdiv[0]_i_1170_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.241 r  clkdiv_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    31.241    clkdiv_reg[0]_i_1035_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.358 r  clkdiv_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    31.358    clkdiv_reg[0]_i_891_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.475 r  clkdiv_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    31.475    clkdiv_reg[0]_i_747_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.592 r  clkdiv_reg[0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.592    clkdiv_reg[0]_i_603_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.709 r  clkdiv_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    31.709    clkdiv_reg[0]_i_459_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.826 r  clkdiv_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.001    31.827    clkdiv_reg[0]_i_315_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  clkdiv_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    31.944    clkdiv_reg[0]_i_171_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  clkdiv_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.061    clkdiv_reg[0]_i_68_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  clkdiv_reg[0]_i_25/CO[1]
                         net (fo=36, routed)          2.096    34.313    clkdiv1[20]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.332    34.645 r  clkdiv[0]_i_1166/O
                         net (fo=1, routed)           0.000    34.645    clkdiv[0]_i_1166_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.195 r  clkdiv_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.195    clkdiv_reg[0]_i_1030_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.309 r  clkdiv_reg[0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    35.309    clkdiv_reg[0]_i_886_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.423 r  clkdiv_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    35.423    clkdiv_reg[0]_i_742_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.537 r  clkdiv_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    35.537    clkdiv_reg[0]_i_598_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.651 r  clkdiv_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    35.651    clkdiv_reg[0]_i_454_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.765 r  clkdiv_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    35.765    clkdiv_reg[0]_i_310_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.879 r  clkdiv_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    35.879    clkdiv_reg[0]_i_166_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.993 r  clkdiv_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    35.993    clkdiv_reg[0]_i_65_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.150 r  clkdiv_reg[0]_i_26/CO[1]
                         net (fo=37, routed)          2.147    38.298    clkdiv1[19]
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.329    38.627 r  clkdiv[0]_i_1163/O
                         net (fo=1, routed)           0.000    38.627    clkdiv[0]_i_1163_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.160 r  clkdiv_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    39.160    clkdiv_reg[0]_i_1029_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  clkdiv_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    39.277    clkdiv_reg[0]_i_885_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  clkdiv_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    39.394    clkdiv_reg[0]_i_741_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  clkdiv_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    39.511    clkdiv_reg[0]_i_597_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  clkdiv_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    39.628    clkdiv_reg[0]_i_453_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  clkdiv_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    39.745    clkdiv_reg[0]_i_309_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  clkdiv_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.862    clkdiv_reg[0]_i_165_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.979 r  clkdiv_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.979    clkdiv_reg[0]_i_64_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.136 r  clkdiv_reg[0]_i_24/CO[1]
                         net (fo=36, routed)          2.400    42.535    clkdiv1[18]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.332    42.867 r  clkdiv[0]_i_1179/O
                         net (fo=1, routed)           0.000    42.867    clkdiv[0]_i_1179_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.400 r  clkdiv_reg[0]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    43.400    clkdiv_reg[0]_i_1050_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.517 r  clkdiv_reg[0]_i_906/CO[3]
                         net (fo=1, routed)           0.000    43.517    clkdiv_reg[0]_i_906_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.634 r  clkdiv_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    43.634    clkdiv_reg[0]_i_762_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.751 r  clkdiv_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    43.751    clkdiv_reg[0]_i_618_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.868 r  clkdiv_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    43.868    clkdiv_reg[0]_i_474_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.985 r  clkdiv_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    43.985    clkdiv_reg[0]_i_330_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.102 r  clkdiv_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.102    clkdiv_reg[0]_i_186_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  clkdiv_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    44.219    clkdiv_reg[0]_i_77_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.376 r  clkdiv_reg[0]_i_28/CO[1]
                         net (fo=36, routed)          1.965    46.341    clkdiv1[17]
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.332    46.673 r  clkdiv[0]_i_1175/O
                         net (fo=1, routed)           0.000    46.673    clkdiv[0]_i_1175_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.053 r  clkdiv_reg[0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    47.053    clkdiv_reg[0]_i_1045_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  clkdiv_reg[0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    47.170    clkdiv_reg[0]_i_901_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.287 r  clkdiv_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    47.287    clkdiv_reg[0]_i_757_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.404 r  clkdiv_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    47.404    clkdiv_reg[0]_i_613_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.521 r  clkdiv_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    47.521    clkdiv_reg[0]_i_469_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.638 r  clkdiv_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    47.638    clkdiv_reg[0]_i_325_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.755 r  clkdiv_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    47.755    clkdiv_reg[0]_i_181_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.872 r  clkdiv_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.872    clkdiv_reg[0]_i_74_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.029 r  clkdiv_reg[0]_i_29/CO[1]
                         net (fo=36, routed)          2.020    50.050    clkdiv1[16]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.332    50.382 r  clkdiv[0]_i_1171/O
                         net (fo=1, routed)           0.000    50.382    clkdiv[0]_i_1171_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.758 r  clkdiv_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    50.758    clkdiv_reg[0]_i_1044_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.875 r  clkdiv_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    50.875    clkdiv_reg[0]_i_900_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.992 r  clkdiv_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    50.992    clkdiv_reg[0]_i_756_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.109 r  clkdiv_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    51.109    clkdiv_reg[0]_i_612_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.226 r  clkdiv_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    51.226    clkdiv_reg[0]_i_468_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.343 r  clkdiv_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    51.343    clkdiv_reg[0]_i_324_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.460 r  clkdiv_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.460    clkdiv_reg[0]_i_180_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.577 r  clkdiv_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.577    clkdiv_reg[0]_i_73_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.734 r  clkdiv_reg[0]_i_27/CO[1]
                         net (fo=36, routed)          2.552    54.286    clkdiv1[15]
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.332    54.618 r  clkdiv[0]_i_1190/O
                         net (fo=1, routed)           0.000    54.618    clkdiv[0]_i_1190_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.168 r  clkdiv_reg[0]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    55.168    clkdiv_reg[0]_i_1065_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.282 r  clkdiv_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    55.282    clkdiv_reg[0]_i_921_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.396 r  clkdiv_reg[0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    55.396    clkdiv_reg[0]_i_777_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.510 r  clkdiv_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    55.510    clkdiv_reg[0]_i_633_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.624 r  clkdiv_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.624    clkdiv_reg[0]_i_489_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  clkdiv_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000    55.738    clkdiv_reg[0]_i_345_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  clkdiv_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    55.852    clkdiv_reg[0]_i_201_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.966 r  clkdiv_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.966    clkdiv_reg[0]_i_86_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.123 r  clkdiv_reg[0]_i_31/CO[1]
                         net (fo=37, routed)          2.354    58.476    clkdiv1[14]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.329    58.805 r  clkdiv[0]_i_1185/O
                         net (fo=1, routed)           0.000    58.805    clkdiv[0]_i_1185_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.206 r  clkdiv_reg[0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    59.206    clkdiv_reg[0]_i_1060_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.320 r  clkdiv_reg[0]_i_916/CO[3]
                         net (fo=1, routed)           0.000    59.320    clkdiv_reg[0]_i_916_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.434 r  clkdiv_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    59.434    clkdiv_reg[0]_i_772_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.548 r  clkdiv_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    59.548    clkdiv_reg[0]_i_628_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.662 r  clkdiv_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    59.662    clkdiv_reg[0]_i_484_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.776 r  clkdiv_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    59.776    clkdiv_reg[0]_i_340_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.890 r  clkdiv_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    59.890    clkdiv_reg[0]_i_196_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  clkdiv_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.004    clkdiv_reg[0]_i_83_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.161 r  clkdiv_reg[0]_i_32/CO[1]
                         net (fo=37, routed)          2.098    62.260    clkdiv1[13]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.329    62.589 r  clkdiv[0]_i_1183/O
                         net (fo=1, routed)           0.000    62.589    clkdiv[0]_i_1183_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.139 r  clkdiv_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    63.139    clkdiv_reg[0]_i_1059_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  clkdiv_reg[0]_i_915/CO[3]
                         net (fo=1, routed)           0.000    63.253    clkdiv_reg[0]_i_915_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  clkdiv_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.367    clkdiv_reg[0]_i_771_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  clkdiv_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    63.481    clkdiv_reg[0]_i_627_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  clkdiv_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    63.595    clkdiv_reg[0]_i_483_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  clkdiv_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    63.709    clkdiv_reg[0]_i_339_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  clkdiv_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.823    clkdiv_reg[0]_i_195_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  clkdiv_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.937    clkdiv_reg[0]_i_82_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.094 r  clkdiv_reg[0]_i_30/CO[1]
                         net (fo=37, routed)          2.166    66.260    clkdiv1[12]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.329    66.589 r  clkdiv[0]_i_1201/O
                         net (fo=1, routed)           0.000    66.589    clkdiv[0]_i_1201_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.122 r  clkdiv_reg[0]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    67.122    clkdiv_reg[0]_i_1097_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.239 r  clkdiv_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    67.239    clkdiv_reg[0]_i_960_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  clkdiv_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    67.356    clkdiv_reg[0]_i_816_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  clkdiv_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    67.473    clkdiv_reg[0]_i_672_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  clkdiv_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    67.590    clkdiv_reg[0]_i_528_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.707 r  clkdiv_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    67.707    clkdiv_reg[0]_i_384_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.824 r  clkdiv_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    67.824    clkdiv_reg[0]_i_240_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.941 r  clkdiv_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    67.941    clkdiv_reg[0]_i_119_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.098 r  clkdiv_reg[0]_i_44/CO[1]
                         net (fo=37, routed)          2.272    70.370    clkdiv1[11]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.332    70.702 r  clkdiv[0]_i_1197/O
                         net (fo=1, routed)           0.000    70.702    clkdiv[0]_i_1197_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.252 r  clkdiv_reg[0]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    71.252    clkdiv_reg[0]_i_1092_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  clkdiv_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    71.366    clkdiv_reg[0]_i_955_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  clkdiv_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    71.480    clkdiv_reg[0]_i_811_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  clkdiv_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    71.594    clkdiv_reg[0]_i_667_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  clkdiv_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    71.708    clkdiv_reg[0]_i_523_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.822 r  clkdiv_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000    71.822    clkdiv_reg[0]_i_379_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.936 r  clkdiv_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    71.936    clkdiv_reg[0]_i_235_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.050 r  clkdiv_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    72.050    clkdiv_reg[0]_i_116_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.207 r  clkdiv_reg[0]_i_45/CO[1]
                         net (fo=36, routed)          2.564    74.771    clkdiv1[10]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.329    75.100 r  clkdiv[0]_i_1193/O
                         net (fo=1, routed)           0.000    75.100    clkdiv[0]_i_1193_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.650 r  clkdiv_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    75.650    clkdiv_reg[0]_i_1091_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.764 r  clkdiv_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    75.764    clkdiv_reg[0]_i_954_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.878 r  clkdiv_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    75.878    clkdiv_reg[0]_i_810_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.992 r  clkdiv_reg[0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.992    clkdiv_reg[0]_i_666_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.106 r  clkdiv_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    76.106    clkdiv_reg[0]_i_522_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.220 r  clkdiv_reg[0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    76.220    clkdiv_reg[0]_i_378_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.334 r  clkdiv_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    76.334    clkdiv_reg[0]_i_234_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.448 r  clkdiv_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.448    clkdiv_reg[0]_i_115_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.605 r  clkdiv_reg[0]_i_43/CO[1]
                         net (fo=37, routed)          2.220    78.825    clkdiv1[9]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.329    79.154 r  clkdiv[0]_i_1213/O
                         net (fo=1, routed)           0.000    79.154    clkdiv[0]_i_1213_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.704 r  clkdiv_reg[0]_i_1112/CO[3]
                         net (fo=1, routed)           0.000    79.704    clkdiv_reg[0]_i_1112_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  clkdiv_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    79.818    clkdiv_reg[0]_i_975_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  clkdiv_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    79.932    clkdiv_reg[0]_i_831_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  clkdiv_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    80.046    clkdiv_reg[0]_i_687_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  clkdiv_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    80.160    clkdiv_reg[0]_i_543_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  clkdiv_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    80.274    clkdiv_reg[0]_i_399_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  clkdiv_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    80.388    clkdiv_reg[0]_i_255_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.502 r  clkdiv_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    80.502    clkdiv_reg[0]_i_128_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.659 r  clkdiv_reg[0]_i_47/CO[1]
                         net (fo=37, routed)          2.426    83.085    clkdiv1[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.329    83.414 r  clkdiv[0]_i_1209/O
                         net (fo=1, routed)           0.000    83.414    clkdiv[0]_i_1209_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.964 r  clkdiv_reg[0]_i_1107/CO[3]
                         net (fo=1, routed)           0.009    83.973    clkdiv_reg[0]_i_1107_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.087 r  clkdiv_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    84.087    clkdiv_reg[0]_i_970_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.201 r  clkdiv_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    84.201    clkdiv_reg[0]_i_826_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.315 r  clkdiv_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    84.315    clkdiv_reg[0]_i_682_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.429 r  clkdiv_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    84.429    clkdiv_reg[0]_i_538_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.543 r  clkdiv_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    84.543    clkdiv_reg[0]_i_394_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.657 r  clkdiv_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000    84.657    clkdiv_reg[0]_i_250_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.771 r  clkdiv_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    84.771    clkdiv_reg[0]_i_125_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.928 r  clkdiv_reg[0]_i_48/CO[1]
                         net (fo=37, routed)          2.204    87.133    clkdiv1[7]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.329    87.462 r  clkdiv[0]_i_1205/O
                         net (fo=1, routed)           0.000    87.462    clkdiv[0]_i_1205_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.012 r  clkdiv_reg[0]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    88.012    clkdiv_reg[0]_i_1106_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.126 r  clkdiv_reg[0]_i_969/CO[3]
                         net (fo=1, routed)           0.000    88.126    clkdiv_reg[0]_i_969_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.240 r  clkdiv_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    88.240    clkdiv_reg[0]_i_825_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.354 r  clkdiv_reg[0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    88.354    clkdiv_reg[0]_i_681_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.468 r  clkdiv_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000    88.468    clkdiv_reg[0]_i_537_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.582 r  clkdiv_reg[0]_i_393/CO[3]
                         net (fo=1, routed)           0.009    88.591    clkdiv_reg[0]_i_393_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.705 r  clkdiv_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    88.705    clkdiv_reg[0]_i_249_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.819 r  clkdiv_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.819    clkdiv_reg[0]_i_124_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.976 r  clkdiv_reg[0]_i_46/CO[1]
                         net (fo=37, routed)          0.902    89.878    clkdiv1[6]
    SLICE_X8Y76          LUT2 (Prop_lut2_I1_O)        0.329    90.207 r  clkdiv[0]_i_1225/O
                         net (fo=1, routed)           0.000    90.207    clkdiv[0]_i_1225_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.740 r  clkdiv_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    90.740    clkdiv_reg[0]_i_1127_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.857 r  clkdiv_reg[0]_i_990/CO[3]
                         net (fo=1, routed)           0.000    90.857    clkdiv_reg[0]_i_990_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.974 r  clkdiv_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    90.974    clkdiv_reg[0]_i_846_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.091 r  clkdiv_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    91.091    clkdiv_reg[0]_i_702_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.208 r  clkdiv_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    91.208    clkdiv_reg[0]_i_558_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.325 r  clkdiv_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    91.325    clkdiv_reg[0]_i_414_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.442 r  clkdiv_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    91.442    clkdiv_reg[0]_i_270_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.559 r  clkdiv_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    91.559    clkdiv_reg[0]_i_137_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.716 r  clkdiv_reg[0]_i_50/CO[1]
                         net (fo=37, routed)          1.061    92.777    clkdiv1[5]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.332    93.109 r  clkdiv[0]_i_1221/O
                         net (fo=1, routed)           0.000    93.109    clkdiv[0]_i_1221_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.659 r  clkdiv_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    93.659    clkdiv_reg[0]_i_1122_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.773 r  clkdiv_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    93.773    clkdiv_reg[0]_i_985_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.887 r  clkdiv_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    93.887    clkdiv_reg[0]_i_841_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.001 r  clkdiv_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    94.001    clkdiv_reg[0]_i_697_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.115 r  clkdiv_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    94.115    clkdiv_reg[0]_i_553_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.229 r  clkdiv_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    94.229    clkdiv_reg[0]_i_409_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.343 r  clkdiv_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    94.343    clkdiv_reg[0]_i_265_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.457 r  clkdiv_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    94.457    clkdiv_reg[0]_i_134_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.614 r  clkdiv_reg[0]_i_51/CO[1]
                         net (fo=37, routed)          2.580    97.193    clkdiv1[4]
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.329    97.522 r  clkdiv[0]_i_1217/O
                         net (fo=1, routed)           0.000    97.522    clkdiv[0]_i_1217_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.055 r  clkdiv_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    98.055    clkdiv_reg[0]_i_1121_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.172 r  clkdiv_reg[0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    98.172    clkdiv_reg[0]_i_984_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.289 r  clkdiv_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    98.289    clkdiv_reg[0]_i_840_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.406 r  clkdiv_reg[0]_i_696/CO[3]
                         net (fo=1, routed)           0.000    98.406    clkdiv_reg[0]_i_696_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.523 r  clkdiv_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    98.523    clkdiv_reg[0]_i_552_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.640 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    98.640    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.757 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.757    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.874 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    98.874    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.031 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          2.416   101.447    clkdiv1[3]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.332   101.779 r  clkdiv[0]_i_1234/O
                         net (fo=1, routed)           0.000   101.779    clkdiv[0]_i_1234_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.329 r  clkdiv_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000   102.329    clkdiv_reg[0]_i_1141_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  clkdiv_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000   102.443    clkdiv_reg[0]_i_1004_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  clkdiv_reg[0]_i_860/CO[3]
                         net (fo=1, routed)           0.000   102.557    clkdiv_reg[0]_i_860_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.671 r  clkdiv_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000   102.671    clkdiv_reg[0]_i_716_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.785 r  clkdiv_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000   102.785    clkdiv_reg[0]_i_572_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.899 r  clkdiv_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000   102.899    clkdiv_reg[0]_i_428_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.013 r  clkdiv_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000   103.013    clkdiv_reg[0]_i_284_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.127 r  clkdiv_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000   103.127    clkdiv_reg[0]_i_144_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.284 r  clkdiv_reg[0]_i_53/CO[1]
                         net (fo=37, routed)          2.325   105.610    clkdiv1[2]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.329   105.939 r  clkdiv[0]_i_1238/O
                         net (fo=1, routed)           0.000   105.939    clkdiv[0]_i_1238_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.472 r  clkdiv_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.009   106.481    clkdiv_reg[0]_i_1146_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.598 r  clkdiv_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000   106.598    clkdiv_reg[0]_i_1009_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.715 r  clkdiv_reg[0]_i_865/CO[3]
                         net (fo=1, routed)           0.000   106.715    clkdiv_reg[0]_i_865_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.832 r  clkdiv_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000   106.832    clkdiv_reg[0]_i_721_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.949 r  clkdiv_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000   106.949    clkdiv_reg[0]_i_577_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.066 r  clkdiv_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000   107.066    clkdiv_reg[0]_i_433_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.183 r  clkdiv_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000   107.183    clkdiv_reg[0]_i_289_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.300 r  clkdiv_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000   107.300    clkdiv_reg[0]_i_147_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.457 r  clkdiv_reg[0]_i_54/CO[1]
                         net (fo=37, routed)          2.453   109.910    clkdiv1[1]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.332   110.242 r  clkdiv[0]_i_1229/O
                         net (fo=1, routed)           0.000   110.242    clkdiv[0]_i_1229_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.792 r  clkdiv_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000   110.792    clkdiv_reg[0]_i_1136_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.906 r  clkdiv_reg[0]_i_999/CO[3]
                         net (fo=1, routed)           0.000   110.906    clkdiv_reg[0]_i_999_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.020 r  clkdiv_reg[0]_i_855/CO[3]
                         net (fo=1, routed)           0.009   111.029    clkdiv_reg[0]_i_855_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.143 r  clkdiv_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000   111.143    clkdiv_reg[0]_i_711_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.257 r  clkdiv_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000   111.257    clkdiv_reg[0]_i_567_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.371 r  clkdiv_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000   111.371    clkdiv_reg[0]_i_423_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.485 r  clkdiv_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000   111.485    clkdiv_reg[0]_i_279_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.599 r  clkdiv_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000   111.599    clkdiv_reg[0]_i_142_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.870 r  clkdiv_reg[0]_i_52/CO[0]
                         net (fo=1, routed)           1.465   113.335    clkdiv1[0]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.373   113.708 r  clkdiv[0]_i_20/O
                         net (fo=1, routed)           0.000   113.708    clkdiv[0]_i_20_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   114.240 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.240    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.354 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.354    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.582 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.790   115.372    clear
    SLICE_X13Y83         LUT2 (Prop_lut2_I0_O)        0.313   115.685 r  slow_clk_i_1/O
                         net (fo=1, routed)           0.000   115.685    slow_clk_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.514     4.783    clk_BUFG
    SLICE_X13Y83         FDRE                                         r  slow_clk_reg/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        115.275ns  (logic 51.867ns (44.994%)  route 63.408ns (55.006%))
  Logic Levels:           282  (CARRY4=253 LUT1=1 LUT2=20 LUT3=7 LUT6=1)
  Clock Path Skew:        6.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    -1.365ns = ( 0.123 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.627     0.123    wire11/okHE[40]
    SLICE_X28Y79         FDRE                                         r  wire11/ep_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  wire11/ep_dataout_reg[10]/Q
                         net (fo=29, routed)          4.237     4.816    variable_2[10]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     4.940 r  clkdiv[0]_i_792/O
                         net (fo=1, routed)           0.000     4.940    clkdiv[0]_i_792_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.320 r  clkdiv_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000     5.320    clkdiv_reg[0]_i_642_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  clkdiv_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000     5.437    clkdiv_reg[0]_i_498_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  clkdiv_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000     5.554    clkdiv_reg[0]_i_354_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  clkdiv_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.671    clkdiv_reg[0]_i_210_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.788 r  clkdiv_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.001     5.789    clkdiv_reg[0]_i_91_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.906 r  clkdiv_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.906    clkdiv_reg[0]_i_33_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.160 r  clkdiv_reg[0]_i_13/CO[0]
                         net (fo=37, routed)          1.589     7.749    clkdiv1[27]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.367     8.116 r  clkdiv[0]_i_1090/O
                         net (fo=1, routed)           0.000     8.116    clkdiv[0]_i_1090_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.666 r  clkdiv_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000     8.666    clkdiv_reg[0]_i_945_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.780 r  clkdiv_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000     8.780    clkdiv_reg[0]_i_801_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.894 r  clkdiv_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000     8.894    clkdiv_reg[0]_i_657_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  clkdiv_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000     9.008    clkdiv_reg[0]_i_513_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  clkdiv_reg[0]_i_369/CO[3]
                         net (fo=1, routed)           0.000     9.122    clkdiv_reg[0]_i_369_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  clkdiv_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.001     9.237    clkdiv_reg[0]_i_225_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  clkdiv_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.351    clkdiv_reg[0]_i_106_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.465 r  clkdiv_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.465    clkdiv_reg[0]_i_38_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.622 r  clkdiv_reg[0]_i_15/CO[1]
                         net (fo=36, routed)          2.119    11.740    clkdiv1[26]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.329    12.069 r  clkdiv[0]_i_1086/O
                         net (fo=1, routed)           0.000    12.069    clkdiv[0]_i_1086_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.619 r  clkdiv_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    12.619    clkdiv_reg[0]_i_940_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  clkdiv_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    12.733    clkdiv_reg[0]_i_796_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  clkdiv_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    12.847    clkdiv_reg[0]_i_652_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  clkdiv_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    12.961    clkdiv_reg[0]_i_508_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.075 r  clkdiv_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    13.075    clkdiv_reg[0]_i_364_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.189 r  clkdiv_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.189    clkdiv_reg[0]_i_220_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.303 r  clkdiv_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.001    13.304    clkdiv_reg[0]_i_101_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  clkdiv_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.418    clkdiv_reg[0]_i_35_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.575 r  clkdiv_reg[0]_i_16/CO[1]
                         net (fo=36, routed)          2.109    15.684    clkdiv1[25]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.329    16.013 r  clkdiv[0]_i_1081/O
                         net (fo=1, routed)           0.000    16.013    clkdiv[0]_i_1081_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.414 r  clkdiv_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    16.414    clkdiv_reg[0]_i_939_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.528 r  clkdiv_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    16.528    clkdiv_reg[0]_i_795_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.642 r  clkdiv_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    16.642    clkdiv_reg[0]_i_651_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.756 r  clkdiv_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    16.756    clkdiv_reg[0]_i_507_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.870 r  clkdiv_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.870    clkdiv_reg[0]_i_363_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.984 r  clkdiv_reg[0]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.984    clkdiv_reg[0]_i_219_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.098 r  clkdiv_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.001    17.098    clkdiv_reg[0]_i_100_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.212 r  clkdiv_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.212    clkdiv_reg[0]_i_34_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.369 r  clkdiv_reg[0]_i_14/CO[1]
                         net (fo=36, routed)          2.088    19.457    clkdiv1[24]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.329    19.786 r  clkdiv[0]_i_1158/O
                         net (fo=1, routed)           0.000    19.786    clkdiv[0]_i_1158_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.184 r  clkdiv_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    20.184    clkdiv_reg[0]_i_1020_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.298 r  clkdiv_reg[0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    20.298    clkdiv_reg[0]_i_876_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.412 r  clkdiv_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    20.412    clkdiv_reg[0]_i_732_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.526 r  clkdiv_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    20.526    clkdiv_reg[0]_i_588_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.640 r  clkdiv_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.640    clkdiv_reg[0]_i_444_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  clkdiv_reg[0]_i_300/CO[3]
                         net (fo=1, routed)           0.000    20.754    clkdiv_reg[0]_i_300_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  clkdiv_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.001    20.869    clkdiv_reg[0]_i_156_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.983 r  clkdiv_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.983    clkdiv_reg[0]_i_59_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.140 r  clkdiv_reg[0]_i_22/CO[1]
                         net (fo=36, routed)          1.917    23.057    clkdiv1[23]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.329    23.386 r  clkdiv[0]_i_1156/O
                         net (fo=1, routed)           0.000    23.386    clkdiv[0]_i_1156_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.936 r  clkdiv_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    23.936    clkdiv_reg[0]_i_1015_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.050 r  clkdiv_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.050    clkdiv_reg[0]_i_871_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.164 r  clkdiv_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    24.164    clkdiv_reg[0]_i_727_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.278 r  clkdiv_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    24.278    clkdiv_reg[0]_i_583_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  clkdiv_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    24.392    clkdiv_reg[0]_i_439_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  clkdiv_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000    24.506    clkdiv_reg[0]_i_295_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.620 r  clkdiv_reg[0]_i_151/CO[3]
                         net (fo=1, routed)           0.001    24.621    clkdiv_reg[0]_i_151_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  clkdiv_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.735    clkdiv_reg[0]_i_56_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  clkdiv_reg[0]_i_23/CO[1]
                         net (fo=36, routed)          1.923    26.815    clkdiv1[22]
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.329    27.144 r  clkdiv[0]_i_1152/O
                         net (fo=1, routed)           0.000    27.144    clkdiv[0]_i_1152_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.542 r  clkdiv_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.542    clkdiv_reg[0]_i_1014_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.656 r  clkdiv_reg[0]_i_870/CO[3]
                         net (fo=1, routed)           0.000    27.656    clkdiv_reg[0]_i_870_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  clkdiv_reg[0]_i_726/CO[3]
                         net (fo=1, routed)           0.000    27.770    clkdiv_reg[0]_i_726_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.884 r  clkdiv_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    27.884    clkdiv_reg[0]_i_582_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.998 r  clkdiv_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    27.998    clkdiv_reg[0]_i_438_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.112 r  clkdiv_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    28.112    clkdiv_reg[0]_i_294_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.226 r  clkdiv_reg[0]_i_150/CO[3]
                         net (fo=1, routed)           0.001    28.227    clkdiv_reg[0]_i_150_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  clkdiv_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.341    clkdiv_reg[0]_i_55_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.498 r  clkdiv_reg[0]_i_21/CO[1]
                         net (fo=37, routed)          1.881    30.379    clkdiv1[21]
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.329    30.708 r  clkdiv[0]_i_1170/O
                         net (fo=1, routed)           0.000    30.708    clkdiv[0]_i_1170_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.241 r  clkdiv_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    31.241    clkdiv_reg[0]_i_1035_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.358 r  clkdiv_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    31.358    clkdiv_reg[0]_i_891_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.475 r  clkdiv_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    31.475    clkdiv_reg[0]_i_747_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.592 r  clkdiv_reg[0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.592    clkdiv_reg[0]_i_603_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.709 r  clkdiv_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    31.709    clkdiv_reg[0]_i_459_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.826 r  clkdiv_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.001    31.827    clkdiv_reg[0]_i_315_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  clkdiv_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    31.944    clkdiv_reg[0]_i_171_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  clkdiv_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.061    clkdiv_reg[0]_i_68_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  clkdiv_reg[0]_i_25/CO[1]
                         net (fo=36, routed)          2.096    34.313    clkdiv1[20]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.332    34.645 r  clkdiv[0]_i_1166/O
                         net (fo=1, routed)           0.000    34.645    clkdiv[0]_i_1166_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.195 r  clkdiv_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.195    clkdiv_reg[0]_i_1030_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.309 r  clkdiv_reg[0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    35.309    clkdiv_reg[0]_i_886_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.423 r  clkdiv_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    35.423    clkdiv_reg[0]_i_742_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.537 r  clkdiv_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    35.537    clkdiv_reg[0]_i_598_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.651 r  clkdiv_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    35.651    clkdiv_reg[0]_i_454_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.765 r  clkdiv_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    35.765    clkdiv_reg[0]_i_310_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.879 r  clkdiv_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    35.879    clkdiv_reg[0]_i_166_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.993 r  clkdiv_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    35.993    clkdiv_reg[0]_i_65_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.150 r  clkdiv_reg[0]_i_26/CO[1]
                         net (fo=37, routed)          2.147    38.298    clkdiv1[19]
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.329    38.627 r  clkdiv[0]_i_1163/O
                         net (fo=1, routed)           0.000    38.627    clkdiv[0]_i_1163_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.160 r  clkdiv_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    39.160    clkdiv_reg[0]_i_1029_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  clkdiv_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    39.277    clkdiv_reg[0]_i_885_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  clkdiv_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    39.394    clkdiv_reg[0]_i_741_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  clkdiv_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    39.511    clkdiv_reg[0]_i_597_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  clkdiv_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    39.628    clkdiv_reg[0]_i_453_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  clkdiv_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    39.745    clkdiv_reg[0]_i_309_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  clkdiv_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.862    clkdiv_reg[0]_i_165_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.979 r  clkdiv_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.979    clkdiv_reg[0]_i_64_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.136 r  clkdiv_reg[0]_i_24/CO[1]
                         net (fo=36, routed)          2.400    42.535    clkdiv1[18]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.332    42.867 r  clkdiv[0]_i_1179/O
                         net (fo=1, routed)           0.000    42.867    clkdiv[0]_i_1179_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.400 r  clkdiv_reg[0]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    43.400    clkdiv_reg[0]_i_1050_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.517 r  clkdiv_reg[0]_i_906/CO[3]
                         net (fo=1, routed)           0.000    43.517    clkdiv_reg[0]_i_906_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.634 r  clkdiv_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    43.634    clkdiv_reg[0]_i_762_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.751 r  clkdiv_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    43.751    clkdiv_reg[0]_i_618_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.868 r  clkdiv_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    43.868    clkdiv_reg[0]_i_474_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.985 r  clkdiv_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    43.985    clkdiv_reg[0]_i_330_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.102 r  clkdiv_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.102    clkdiv_reg[0]_i_186_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  clkdiv_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    44.219    clkdiv_reg[0]_i_77_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.376 r  clkdiv_reg[0]_i_28/CO[1]
                         net (fo=36, routed)          1.965    46.341    clkdiv1[17]
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.332    46.673 r  clkdiv[0]_i_1175/O
                         net (fo=1, routed)           0.000    46.673    clkdiv[0]_i_1175_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.053 r  clkdiv_reg[0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    47.053    clkdiv_reg[0]_i_1045_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  clkdiv_reg[0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    47.170    clkdiv_reg[0]_i_901_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.287 r  clkdiv_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    47.287    clkdiv_reg[0]_i_757_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.404 r  clkdiv_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    47.404    clkdiv_reg[0]_i_613_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.521 r  clkdiv_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    47.521    clkdiv_reg[0]_i_469_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.638 r  clkdiv_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    47.638    clkdiv_reg[0]_i_325_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.755 r  clkdiv_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    47.755    clkdiv_reg[0]_i_181_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.872 r  clkdiv_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.872    clkdiv_reg[0]_i_74_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.029 r  clkdiv_reg[0]_i_29/CO[1]
                         net (fo=36, routed)          2.020    50.050    clkdiv1[16]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.332    50.382 r  clkdiv[0]_i_1171/O
                         net (fo=1, routed)           0.000    50.382    clkdiv[0]_i_1171_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.758 r  clkdiv_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    50.758    clkdiv_reg[0]_i_1044_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.875 r  clkdiv_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    50.875    clkdiv_reg[0]_i_900_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.992 r  clkdiv_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    50.992    clkdiv_reg[0]_i_756_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.109 r  clkdiv_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    51.109    clkdiv_reg[0]_i_612_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.226 r  clkdiv_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    51.226    clkdiv_reg[0]_i_468_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.343 r  clkdiv_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    51.343    clkdiv_reg[0]_i_324_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.460 r  clkdiv_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.460    clkdiv_reg[0]_i_180_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.577 r  clkdiv_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.577    clkdiv_reg[0]_i_73_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.734 r  clkdiv_reg[0]_i_27/CO[1]
                         net (fo=36, routed)          2.552    54.286    clkdiv1[15]
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.332    54.618 r  clkdiv[0]_i_1190/O
                         net (fo=1, routed)           0.000    54.618    clkdiv[0]_i_1190_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.168 r  clkdiv_reg[0]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    55.168    clkdiv_reg[0]_i_1065_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.282 r  clkdiv_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    55.282    clkdiv_reg[0]_i_921_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.396 r  clkdiv_reg[0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    55.396    clkdiv_reg[0]_i_777_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.510 r  clkdiv_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    55.510    clkdiv_reg[0]_i_633_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.624 r  clkdiv_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.624    clkdiv_reg[0]_i_489_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  clkdiv_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000    55.738    clkdiv_reg[0]_i_345_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  clkdiv_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    55.852    clkdiv_reg[0]_i_201_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.966 r  clkdiv_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.966    clkdiv_reg[0]_i_86_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.123 r  clkdiv_reg[0]_i_31/CO[1]
                         net (fo=37, routed)          2.354    58.476    clkdiv1[14]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.329    58.805 r  clkdiv[0]_i_1185/O
                         net (fo=1, routed)           0.000    58.805    clkdiv[0]_i_1185_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.206 r  clkdiv_reg[0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    59.206    clkdiv_reg[0]_i_1060_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.320 r  clkdiv_reg[0]_i_916/CO[3]
                         net (fo=1, routed)           0.000    59.320    clkdiv_reg[0]_i_916_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.434 r  clkdiv_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    59.434    clkdiv_reg[0]_i_772_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.548 r  clkdiv_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    59.548    clkdiv_reg[0]_i_628_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.662 r  clkdiv_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    59.662    clkdiv_reg[0]_i_484_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.776 r  clkdiv_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    59.776    clkdiv_reg[0]_i_340_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.890 r  clkdiv_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    59.890    clkdiv_reg[0]_i_196_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  clkdiv_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.004    clkdiv_reg[0]_i_83_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.161 r  clkdiv_reg[0]_i_32/CO[1]
                         net (fo=37, routed)          2.098    62.260    clkdiv1[13]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.329    62.589 r  clkdiv[0]_i_1183/O
                         net (fo=1, routed)           0.000    62.589    clkdiv[0]_i_1183_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.139 r  clkdiv_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    63.139    clkdiv_reg[0]_i_1059_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  clkdiv_reg[0]_i_915/CO[3]
                         net (fo=1, routed)           0.000    63.253    clkdiv_reg[0]_i_915_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  clkdiv_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.367    clkdiv_reg[0]_i_771_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  clkdiv_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    63.481    clkdiv_reg[0]_i_627_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  clkdiv_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    63.595    clkdiv_reg[0]_i_483_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  clkdiv_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    63.709    clkdiv_reg[0]_i_339_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  clkdiv_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.823    clkdiv_reg[0]_i_195_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  clkdiv_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.937    clkdiv_reg[0]_i_82_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.094 r  clkdiv_reg[0]_i_30/CO[1]
                         net (fo=37, routed)          2.166    66.260    clkdiv1[12]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.329    66.589 r  clkdiv[0]_i_1201/O
                         net (fo=1, routed)           0.000    66.589    clkdiv[0]_i_1201_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.122 r  clkdiv_reg[0]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    67.122    clkdiv_reg[0]_i_1097_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.239 r  clkdiv_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    67.239    clkdiv_reg[0]_i_960_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  clkdiv_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    67.356    clkdiv_reg[0]_i_816_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  clkdiv_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    67.473    clkdiv_reg[0]_i_672_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  clkdiv_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    67.590    clkdiv_reg[0]_i_528_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.707 r  clkdiv_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    67.707    clkdiv_reg[0]_i_384_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.824 r  clkdiv_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    67.824    clkdiv_reg[0]_i_240_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.941 r  clkdiv_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    67.941    clkdiv_reg[0]_i_119_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.098 r  clkdiv_reg[0]_i_44/CO[1]
                         net (fo=37, routed)          2.272    70.370    clkdiv1[11]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.332    70.702 r  clkdiv[0]_i_1197/O
                         net (fo=1, routed)           0.000    70.702    clkdiv[0]_i_1197_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.252 r  clkdiv_reg[0]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    71.252    clkdiv_reg[0]_i_1092_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  clkdiv_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    71.366    clkdiv_reg[0]_i_955_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  clkdiv_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    71.480    clkdiv_reg[0]_i_811_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  clkdiv_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    71.594    clkdiv_reg[0]_i_667_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  clkdiv_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    71.708    clkdiv_reg[0]_i_523_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.822 r  clkdiv_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000    71.822    clkdiv_reg[0]_i_379_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.936 r  clkdiv_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    71.936    clkdiv_reg[0]_i_235_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.050 r  clkdiv_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    72.050    clkdiv_reg[0]_i_116_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.207 r  clkdiv_reg[0]_i_45/CO[1]
                         net (fo=36, routed)          2.564    74.771    clkdiv1[10]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.329    75.100 r  clkdiv[0]_i_1193/O
                         net (fo=1, routed)           0.000    75.100    clkdiv[0]_i_1193_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.650 r  clkdiv_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    75.650    clkdiv_reg[0]_i_1091_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.764 r  clkdiv_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    75.764    clkdiv_reg[0]_i_954_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.878 r  clkdiv_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    75.878    clkdiv_reg[0]_i_810_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.992 r  clkdiv_reg[0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.992    clkdiv_reg[0]_i_666_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.106 r  clkdiv_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    76.106    clkdiv_reg[0]_i_522_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.220 r  clkdiv_reg[0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    76.220    clkdiv_reg[0]_i_378_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.334 r  clkdiv_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    76.334    clkdiv_reg[0]_i_234_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.448 r  clkdiv_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.448    clkdiv_reg[0]_i_115_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.605 r  clkdiv_reg[0]_i_43/CO[1]
                         net (fo=37, routed)          2.220    78.825    clkdiv1[9]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.329    79.154 r  clkdiv[0]_i_1213/O
                         net (fo=1, routed)           0.000    79.154    clkdiv[0]_i_1213_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.704 r  clkdiv_reg[0]_i_1112/CO[3]
                         net (fo=1, routed)           0.000    79.704    clkdiv_reg[0]_i_1112_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  clkdiv_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    79.818    clkdiv_reg[0]_i_975_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  clkdiv_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    79.932    clkdiv_reg[0]_i_831_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  clkdiv_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    80.046    clkdiv_reg[0]_i_687_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  clkdiv_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    80.160    clkdiv_reg[0]_i_543_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  clkdiv_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    80.274    clkdiv_reg[0]_i_399_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  clkdiv_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    80.388    clkdiv_reg[0]_i_255_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.502 r  clkdiv_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    80.502    clkdiv_reg[0]_i_128_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.659 r  clkdiv_reg[0]_i_47/CO[1]
                         net (fo=37, routed)          2.426    83.085    clkdiv1[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.329    83.414 r  clkdiv[0]_i_1209/O
                         net (fo=1, routed)           0.000    83.414    clkdiv[0]_i_1209_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.964 r  clkdiv_reg[0]_i_1107/CO[3]
                         net (fo=1, routed)           0.009    83.973    clkdiv_reg[0]_i_1107_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.087 r  clkdiv_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    84.087    clkdiv_reg[0]_i_970_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.201 r  clkdiv_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    84.201    clkdiv_reg[0]_i_826_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.315 r  clkdiv_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    84.315    clkdiv_reg[0]_i_682_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.429 r  clkdiv_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    84.429    clkdiv_reg[0]_i_538_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.543 r  clkdiv_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    84.543    clkdiv_reg[0]_i_394_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.657 r  clkdiv_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000    84.657    clkdiv_reg[0]_i_250_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.771 r  clkdiv_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    84.771    clkdiv_reg[0]_i_125_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.928 r  clkdiv_reg[0]_i_48/CO[1]
                         net (fo=37, routed)          2.204    87.133    clkdiv1[7]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.329    87.462 r  clkdiv[0]_i_1205/O
                         net (fo=1, routed)           0.000    87.462    clkdiv[0]_i_1205_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.012 r  clkdiv_reg[0]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    88.012    clkdiv_reg[0]_i_1106_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.126 r  clkdiv_reg[0]_i_969/CO[3]
                         net (fo=1, routed)           0.000    88.126    clkdiv_reg[0]_i_969_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.240 r  clkdiv_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    88.240    clkdiv_reg[0]_i_825_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.354 r  clkdiv_reg[0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    88.354    clkdiv_reg[0]_i_681_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.468 r  clkdiv_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000    88.468    clkdiv_reg[0]_i_537_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.582 r  clkdiv_reg[0]_i_393/CO[3]
                         net (fo=1, routed)           0.009    88.591    clkdiv_reg[0]_i_393_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.705 r  clkdiv_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    88.705    clkdiv_reg[0]_i_249_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.819 r  clkdiv_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.819    clkdiv_reg[0]_i_124_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.976 r  clkdiv_reg[0]_i_46/CO[1]
                         net (fo=37, routed)          0.902    89.878    clkdiv1[6]
    SLICE_X8Y76          LUT2 (Prop_lut2_I1_O)        0.329    90.207 r  clkdiv[0]_i_1225/O
                         net (fo=1, routed)           0.000    90.207    clkdiv[0]_i_1225_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.740 r  clkdiv_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    90.740    clkdiv_reg[0]_i_1127_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.857 r  clkdiv_reg[0]_i_990/CO[3]
                         net (fo=1, routed)           0.000    90.857    clkdiv_reg[0]_i_990_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.974 r  clkdiv_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    90.974    clkdiv_reg[0]_i_846_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.091 r  clkdiv_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    91.091    clkdiv_reg[0]_i_702_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.208 r  clkdiv_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    91.208    clkdiv_reg[0]_i_558_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.325 r  clkdiv_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    91.325    clkdiv_reg[0]_i_414_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.442 r  clkdiv_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    91.442    clkdiv_reg[0]_i_270_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.559 r  clkdiv_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    91.559    clkdiv_reg[0]_i_137_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.716 r  clkdiv_reg[0]_i_50/CO[1]
                         net (fo=37, routed)          1.061    92.777    clkdiv1[5]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.332    93.109 r  clkdiv[0]_i_1221/O
                         net (fo=1, routed)           0.000    93.109    clkdiv[0]_i_1221_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.659 r  clkdiv_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    93.659    clkdiv_reg[0]_i_1122_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.773 r  clkdiv_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    93.773    clkdiv_reg[0]_i_985_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.887 r  clkdiv_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    93.887    clkdiv_reg[0]_i_841_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.001 r  clkdiv_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    94.001    clkdiv_reg[0]_i_697_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.115 r  clkdiv_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    94.115    clkdiv_reg[0]_i_553_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.229 r  clkdiv_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    94.229    clkdiv_reg[0]_i_409_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.343 r  clkdiv_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    94.343    clkdiv_reg[0]_i_265_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.457 r  clkdiv_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    94.457    clkdiv_reg[0]_i_134_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.614 r  clkdiv_reg[0]_i_51/CO[1]
                         net (fo=37, routed)          2.580    97.193    clkdiv1[4]
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.329    97.522 r  clkdiv[0]_i_1217/O
                         net (fo=1, routed)           0.000    97.522    clkdiv[0]_i_1217_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.055 r  clkdiv_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    98.055    clkdiv_reg[0]_i_1121_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.172 r  clkdiv_reg[0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    98.172    clkdiv_reg[0]_i_984_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.289 r  clkdiv_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    98.289    clkdiv_reg[0]_i_840_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.406 r  clkdiv_reg[0]_i_696/CO[3]
                         net (fo=1, routed)           0.000    98.406    clkdiv_reg[0]_i_696_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.523 r  clkdiv_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    98.523    clkdiv_reg[0]_i_552_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.640 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    98.640    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.757 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.757    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.874 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    98.874    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.031 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          2.416   101.447    clkdiv1[3]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.332   101.779 r  clkdiv[0]_i_1234/O
                         net (fo=1, routed)           0.000   101.779    clkdiv[0]_i_1234_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.329 r  clkdiv_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000   102.329    clkdiv_reg[0]_i_1141_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  clkdiv_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000   102.443    clkdiv_reg[0]_i_1004_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  clkdiv_reg[0]_i_860/CO[3]
                         net (fo=1, routed)           0.000   102.557    clkdiv_reg[0]_i_860_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.671 r  clkdiv_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000   102.671    clkdiv_reg[0]_i_716_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.785 r  clkdiv_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000   102.785    clkdiv_reg[0]_i_572_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.899 r  clkdiv_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000   102.899    clkdiv_reg[0]_i_428_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.013 r  clkdiv_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000   103.013    clkdiv_reg[0]_i_284_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.127 r  clkdiv_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000   103.127    clkdiv_reg[0]_i_144_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.284 r  clkdiv_reg[0]_i_53/CO[1]
                         net (fo=37, routed)          2.325   105.610    clkdiv1[2]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.329   105.939 r  clkdiv[0]_i_1238/O
                         net (fo=1, routed)           0.000   105.939    clkdiv[0]_i_1238_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.472 r  clkdiv_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.009   106.481    clkdiv_reg[0]_i_1146_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.598 r  clkdiv_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000   106.598    clkdiv_reg[0]_i_1009_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.715 r  clkdiv_reg[0]_i_865/CO[3]
                         net (fo=1, routed)           0.000   106.715    clkdiv_reg[0]_i_865_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.832 r  clkdiv_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000   106.832    clkdiv_reg[0]_i_721_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.949 r  clkdiv_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000   106.949    clkdiv_reg[0]_i_577_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.066 r  clkdiv_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000   107.066    clkdiv_reg[0]_i_433_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.183 r  clkdiv_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000   107.183    clkdiv_reg[0]_i_289_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.300 r  clkdiv_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000   107.300    clkdiv_reg[0]_i_147_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.457 r  clkdiv_reg[0]_i_54/CO[1]
                         net (fo=37, routed)          2.453   109.910    clkdiv1[1]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.332   110.242 r  clkdiv[0]_i_1229/O
                         net (fo=1, routed)           0.000   110.242    clkdiv[0]_i_1229_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.792 r  clkdiv_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000   110.792    clkdiv_reg[0]_i_1136_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.906 r  clkdiv_reg[0]_i_999/CO[3]
                         net (fo=1, routed)           0.000   110.906    clkdiv_reg[0]_i_999_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.020 r  clkdiv_reg[0]_i_855/CO[3]
                         net (fo=1, routed)           0.009   111.029    clkdiv_reg[0]_i_855_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.143 r  clkdiv_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000   111.143    clkdiv_reg[0]_i_711_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.257 r  clkdiv_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000   111.257    clkdiv_reg[0]_i_567_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.371 r  clkdiv_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000   111.371    clkdiv_reg[0]_i_423_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.485 r  clkdiv_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000   111.485    clkdiv_reg[0]_i_279_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.599 r  clkdiv_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000   111.599    clkdiv_reg[0]_i_142_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.870 r  clkdiv_reg[0]_i_52/CO[0]
                         net (fo=1, routed)           1.465   113.335    clkdiv1[0]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.373   113.708 r  clkdiv[0]_i_20/O
                         net (fo=1, routed)           0.000   113.708    clkdiv[0]_i_20_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   114.240 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.240    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.354 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.354    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.582 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.816   115.398    clear
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.516     4.785    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[0]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        115.275ns  (logic 51.867ns (44.994%)  route 63.408ns (55.006%))
  Logic Levels:           282  (CARRY4=253 LUT1=1 LUT2=20 LUT3=7 LUT6=1)
  Clock Path Skew:        6.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    -1.365ns = ( 0.123 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.627     0.123    wire11/okHE[40]
    SLICE_X28Y79         FDRE                                         r  wire11/ep_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  wire11/ep_dataout_reg[10]/Q
                         net (fo=29, routed)          4.237     4.816    variable_2[10]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     4.940 r  clkdiv[0]_i_792/O
                         net (fo=1, routed)           0.000     4.940    clkdiv[0]_i_792_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.320 r  clkdiv_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000     5.320    clkdiv_reg[0]_i_642_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  clkdiv_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000     5.437    clkdiv_reg[0]_i_498_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  clkdiv_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000     5.554    clkdiv_reg[0]_i_354_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  clkdiv_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.671    clkdiv_reg[0]_i_210_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.788 r  clkdiv_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.001     5.789    clkdiv_reg[0]_i_91_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.906 r  clkdiv_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.906    clkdiv_reg[0]_i_33_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.160 r  clkdiv_reg[0]_i_13/CO[0]
                         net (fo=37, routed)          1.589     7.749    clkdiv1[27]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.367     8.116 r  clkdiv[0]_i_1090/O
                         net (fo=1, routed)           0.000     8.116    clkdiv[0]_i_1090_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.666 r  clkdiv_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000     8.666    clkdiv_reg[0]_i_945_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.780 r  clkdiv_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000     8.780    clkdiv_reg[0]_i_801_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.894 r  clkdiv_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000     8.894    clkdiv_reg[0]_i_657_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  clkdiv_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000     9.008    clkdiv_reg[0]_i_513_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  clkdiv_reg[0]_i_369/CO[3]
                         net (fo=1, routed)           0.000     9.122    clkdiv_reg[0]_i_369_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  clkdiv_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.001     9.237    clkdiv_reg[0]_i_225_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  clkdiv_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.351    clkdiv_reg[0]_i_106_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.465 r  clkdiv_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.465    clkdiv_reg[0]_i_38_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.622 r  clkdiv_reg[0]_i_15/CO[1]
                         net (fo=36, routed)          2.119    11.740    clkdiv1[26]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.329    12.069 r  clkdiv[0]_i_1086/O
                         net (fo=1, routed)           0.000    12.069    clkdiv[0]_i_1086_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.619 r  clkdiv_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    12.619    clkdiv_reg[0]_i_940_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  clkdiv_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    12.733    clkdiv_reg[0]_i_796_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  clkdiv_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    12.847    clkdiv_reg[0]_i_652_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  clkdiv_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    12.961    clkdiv_reg[0]_i_508_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.075 r  clkdiv_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    13.075    clkdiv_reg[0]_i_364_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.189 r  clkdiv_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.189    clkdiv_reg[0]_i_220_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.303 r  clkdiv_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.001    13.304    clkdiv_reg[0]_i_101_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  clkdiv_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.418    clkdiv_reg[0]_i_35_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.575 r  clkdiv_reg[0]_i_16/CO[1]
                         net (fo=36, routed)          2.109    15.684    clkdiv1[25]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.329    16.013 r  clkdiv[0]_i_1081/O
                         net (fo=1, routed)           0.000    16.013    clkdiv[0]_i_1081_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.414 r  clkdiv_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    16.414    clkdiv_reg[0]_i_939_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.528 r  clkdiv_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    16.528    clkdiv_reg[0]_i_795_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.642 r  clkdiv_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    16.642    clkdiv_reg[0]_i_651_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.756 r  clkdiv_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    16.756    clkdiv_reg[0]_i_507_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.870 r  clkdiv_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.870    clkdiv_reg[0]_i_363_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.984 r  clkdiv_reg[0]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.984    clkdiv_reg[0]_i_219_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.098 r  clkdiv_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.001    17.098    clkdiv_reg[0]_i_100_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.212 r  clkdiv_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.212    clkdiv_reg[0]_i_34_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.369 r  clkdiv_reg[0]_i_14/CO[1]
                         net (fo=36, routed)          2.088    19.457    clkdiv1[24]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.329    19.786 r  clkdiv[0]_i_1158/O
                         net (fo=1, routed)           0.000    19.786    clkdiv[0]_i_1158_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.184 r  clkdiv_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    20.184    clkdiv_reg[0]_i_1020_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.298 r  clkdiv_reg[0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    20.298    clkdiv_reg[0]_i_876_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.412 r  clkdiv_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    20.412    clkdiv_reg[0]_i_732_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.526 r  clkdiv_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    20.526    clkdiv_reg[0]_i_588_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.640 r  clkdiv_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.640    clkdiv_reg[0]_i_444_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  clkdiv_reg[0]_i_300/CO[3]
                         net (fo=1, routed)           0.000    20.754    clkdiv_reg[0]_i_300_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  clkdiv_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.001    20.869    clkdiv_reg[0]_i_156_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.983 r  clkdiv_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.983    clkdiv_reg[0]_i_59_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.140 r  clkdiv_reg[0]_i_22/CO[1]
                         net (fo=36, routed)          1.917    23.057    clkdiv1[23]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.329    23.386 r  clkdiv[0]_i_1156/O
                         net (fo=1, routed)           0.000    23.386    clkdiv[0]_i_1156_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.936 r  clkdiv_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    23.936    clkdiv_reg[0]_i_1015_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.050 r  clkdiv_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.050    clkdiv_reg[0]_i_871_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.164 r  clkdiv_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    24.164    clkdiv_reg[0]_i_727_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.278 r  clkdiv_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    24.278    clkdiv_reg[0]_i_583_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  clkdiv_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    24.392    clkdiv_reg[0]_i_439_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  clkdiv_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000    24.506    clkdiv_reg[0]_i_295_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.620 r  clkdiv_reg[0]_i_151/CO[3]
                         net (fo=1, routed)           0.001    24.621    clkdiv_reg[0]_i_151_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  clkdiv_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.735    clkdiv_reg[0]_i_56_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  clkdiv_reg[0]_i_23/CO[1]
                         net (fo=36, routed)          1.923    26.815    clkdiv1[22]
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.329    27.144 r  clkdiv[0]_i_1152/O
                         net (fo=1, routed)           0.000    27.144    clkdiv[0]_i_1152_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.542 r  clkdiv_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.542    clkdiv_reg[0]_i_1014_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.656 r  clkdiv_reg[0]_i_870/CO[3]
                         net (fo=1, routed)           0.000    27.656    clkdiv_reg[0]_i_870_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  clkdiv_reg[0]_i_726/CO[3]
                         net (fo=1, routed)           0.000    27.770    clkdiv_reg[0]_i_726_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.884 r  clkdiv_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    27.884    clkdiv_reg[0]_i_582_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.998 r  clkdiv_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    27.998    clkdiv_reg[0]_i_438_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.112 r  clkdiv_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    28.112    clkdiv_reg[0]_i_294_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.226 r  clkdiv_reg[0]_i_150/CO[3]
                         net (fo=1, routed)           0.001    28.227    clkdiv_reg[0]_i_150_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  clkdiv_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.341    clkdiv_reg[0]_i_55_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.498 r  clkdiv_reg[0]_i_21/CO[1]
                         net (fo=37, routed)          1.881    30.379    clkdiv1[21]
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.329    30.708 r  clkdiv[0]_i_1170/O
                         net (fo=1, routed)           0.000    30.708    clkdiv[0]_i_1170_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.241 r  clkdiv_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    31.241    clkdiv_reg[0]_i_1035_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.358 r  clkdiv_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    31.358    clkdiv_reg[0]_i_891_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.475 r  clkdiv_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    31.475    clkdiv_reg[0]_i_747_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.592 r  clkdiv_reg[0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.592    clkdiv_reg[0]_i_603_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.709 r  clkdiv_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    31.709    clkdiv_reg[0]_i_459_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.826 r  clkdiv_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.001    31.827    clkdiv_reg[0]_i_315_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  clkdiv_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    31.944    clkdiv_reg[0]_i_171_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  clkdiv_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.061    clkdiv_reg[0]_i_68_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  clkdiv_reg[0]_i_25/CO[1]
                         net (fo=36, routed)          2.096    34.313    clkdiv1[20]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.332    34.645 r  clkdiv[0]_i_1166/O
                         net (fo=1, routed)           0.000    34.645    clkdiv[0]_i_1166_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.195 r  clkdiv_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.195    clkdiv_reg[0]_i_1030_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.309 r  clkdiv_reg[0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    35.309    clkdiv_reg[0]_i_886_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.423 r  clkdiv_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    35.423    clkdiv_reg[0]_i_742_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.537 r  clkdiv_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    35.537    clkdiv_reg[0]_i_598_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.651 r  clkdiv_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    35.651    clkdiv_reg[0]_i_454_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.765 r  clkdiv_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    35.765    clkdiv_reg[0]_i_310_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.879 r  clkdiv_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    35.879    clkdiv_reg[0]_i_166_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.993 r  clkdiv_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    35.993    clkdiv_reg[0]_i_65_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.150 r  clkdiv_reg[0]_i_26/CO[1]
                         net (fo=37, routed)          2.147    38.298    clkdiv1[19]
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.329    38.627 r  clkdiv[0]_i_1163/O
                         net (fo=1, routed)           0.000    38.627    clkdiv[0]_i_1163_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.160 r  clkdiv_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    39.160    clkdiv_reg[0]_i_1029_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  clkdiv_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    39.277    clkdiv_reg[0]_i_885_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  clkdiv_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    39.394    clkdiv_reg[0]_i_741_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  clkdiv_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    39.511    clkdiv_reg[0]_i_597_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  clkdiv_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    39.628    clkdiv_reg[0]_i_453_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  clkdiv_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    39.745    clkdiv_reg[0]_i_309_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  clkdiv_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.862    clkdiv_reg[0]_i_165_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.979 r  clkdiv_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.979    clkdiv_reg[0]_i_64_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.136 r  clkdiv_reg[0]_i_24/CO[1]
                         net (fo=36, routed)          2.400    42.535    clkdiv1[18]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.332    42.867 r  clkdiv[0]_i_1179/O
                         net (fo=1, routed)           0.000    42.867    clkdiv[0]_i_1179_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.400 r  clkdiv_reg[0]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    43.400    clkdiv_reg[0]_i_1050_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.517 r  clkdiv_reg[0]_i_906/CO[3]
                         net (fo=1, routed)           0.000    43.517    clkdiv_reg[0]_i_906_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.634 r  clkdiv_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    43.634    clkdiv_reg[0]_i_762_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.751 r  clkdiv_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    43.751    clkdiv_reg[0]_i_618_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.868 r  clkdiv_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    43.868    clkdiv_reg[0]_i_474_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.985 r  clkdiv_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    43.985    clkdiv_reg[0]_i_330_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.102 r  clkdiv_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.102    clkdiv_reg[0]_i_186_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  clkdiv_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    44.219    clkdiv_reg[0]_i_77_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.376 r  clkdiv_reg[0]_i_28/CO[1]
                         net (fo=36, routed)          1.965    46.341    clkdiv1[17]
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.332    46.673 r  clkdiv[0]_i_1175/O
                         net (fo=1, routed)           0.000    46.673    clkdiv[0]_i_1175_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.053 r  clkdiv_reg[0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    47.053    clkdiv_reg[0]_i_1045_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  clkdiv_reg[0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    47.170    clkdiv_reg[0]_i_901_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.287 r  clkdiv_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    47.287    clkdiv_reg[0]_i_757_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.404 r  clkdiv_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    47.404    clkdiv_reg[0]_i_613_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.521 r  clkdiv_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    47.521    clkdiv_reg[0]_i_469_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.638 r  clkdiv_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    47.638    clkdiv_reg[0]_i_325_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.755 r  clkdiv_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    47.755    clkdiv_reg[0]_i_181_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.872 r  clkdiv_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.872    clkdiv_reg[0]_i_74_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.029 r  clkdiv_reg[0]_i_29/CO[1]
                         net (fo=36, routed)          2.020    50.050    clkdiv1[16]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.332    50.382 r  clkdiv[0]_i_1171/O
                         net (fo=1, routed)           0.000    50.382    clkdiv[0]_i_1171_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.758 r  clkdiv_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    50.758    clkdiv_reg[0]_i_1044_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.875 r  clkdiv_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    50.875    clkdiv_reg[0]_i_900_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.992 r  clkdiv_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    50.992    clkdiv_reg[0]_i_756_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.109 r  clkdiv_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    51.109    clkdiv_reg[0]_i_612_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.226 r  clkdiv_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    51.226    clkdiv_reg[0]_i_468_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.343 r  clkdiv_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    51.343    clkdiv_reg[0]_i_324_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.460 r  clkdiv_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.460    clkdiv_reg[0]_i_180_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.577 r  clkdiv_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.577    clkdiv_reg[0]_i_73_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.734 r  clkdiv_reg[0]_i_27/CO[1]
                         net (fo=36, routed)          2.552    54.286    clkdiv1[15]
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.332    54.618 r  clkdiv[0]_i_1190/O
                         net (fo=1, routed)           0.000    54.618    clkdiv[0]_i_1190_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.168 r  clkdiv_reg[0]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    55.168    clkdiv_reg[0]_i_1065_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.282 r  clkdiv_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    55.282    clkdiv_reg[0]_i_921_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.396 r  clkdiv_reg[0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    55.396    clkdiv_reg[0]_i_777_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.510 r  clkdiv_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    55.510    clkdiv_reg[0]_i_633_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.624 r  clkdiv_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.624    clkdiv_reg[0]_i_489_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  clkdiv_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000    55.738    clkdiv_reg[0]_i_345_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  clkdiv_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    55.852    clkdiv_reg[0]_i_201_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.966 r  clkdiv_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.966    clkdiv_reg[0]_i_86_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.123 r  clkdiv_reg[0]_i_31/CO[1]
                         net (fo=37, routed)          2.354    58.476    clkdiv1[14]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.329    58.805 r  clkdiv[0]_i_1185/O
                         net (fo=1, routed)           0.000    58.805    clkdiv[0]_i_1185_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.206 r  clkdiv_reg[0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    59.206    clkdiv_reg[0]_i_1060_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.320 r  clkdiv_reg[0]_i_916/CO[3]
                         net (fo=1, routed)           0.000    59.320    clkdiv_reg[0]_i_916_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.434 r  clkdiv_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    59.434    clkdiv_reg[0]_i_772_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.548 r  clkdiv_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    59.548    clkdiv_reg[0]_i_628_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.662 r  clkdiv_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    59.662    clkdiv_reg[0]_i_484_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.776 r  clkdiv_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    59.776    clkdiv_reg[0]_i_340_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.890 r  clkdiv_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    59.890    clkdiv_reg[0]_i_196_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  clkdiv_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.004    clkdiv_reg[0]_i_83_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.161 r  clkdiv_reg[0]_i_32/CO[1]
                         net (fo=37, routed)          2.098    62.260    clkdiv1[13]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.329    62.589 r  clkdiv[0]_i_1183/O
                         net (fo=1, routed)           0.000    62.589    clkdiv[0]_i_1183_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.139 r  clkdiv_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    63.139    clkdiv_reg[0]_i_1059_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  clkdiv_reg[0]_i_915/CO[3]
                         net (fo=1, routed)           0.000    63.253    clkdiv_reg[0]_i_915_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  clkdiv_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.367    clkdiv_reg[0]_i_771_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  clkdiv_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    63.481    clkdiv_reg[0]_i_627_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  clkdiv_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    63.595    clkdiv_reg[0]_i_483_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  clkdiv_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    63.709    clkdiv_reg[0]_i_339_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  clkdiv_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.823    clkdiv_reg[0]_i_195_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  clkdiv_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.937    clkdiv_reg[0]_i_82_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.094 r  clkdiv_reg[0]_i_30/CO[1]
                         net (fo=37, routed)          2.166    66.260    clkdiv1[12]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.329    66.589 r  clkdiv[0]_i_1201/O
                         net (fo=1, routed)           0.000    66.589    clkdiv[0]_i_1201_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.122 r  clkdiv_reg[0]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    67.122    clkdiv_reg[0]_i_1097_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.239 r  clkdiv_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    67.239    clkdiv_reg[0]_i_960_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  clkdiv_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    67.356    clkdiv_reg[0]_i_816_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  clkdiv_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    67.473    clkdiv_reg[0]_i_672_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  clkdiv_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    67.590    clkdiv_reg[0]_i_528_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.707 r  clkdiv_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    67.707    clkdiv_reg[0]_i_384_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.824 r  clkdiv_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    67.824    clkdiv_reg[0]_i_240_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.941 r  clkdiv_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    67.941    clkdiv_reg[0]_i_119_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.098 r  clkdiv_reg[0]_i_44/CO[1]
                         net (fo=37, routed)          2.272    70.370    clkdiv1[11]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.332    70.702 r  clkdiv[0]_i_1197/O
                         net (fo=1, routed)           0.000    70.702    clkdiv[0]_i_1197_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.252 r  clkdiv_reg[0]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    71.252    clkdiv_reg[0]_i_1092_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  clkdiv_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    71.366    clkdiv_reg[0]_i_955_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  clkdiv_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    71.480    clkdiv_reg[0]_i_811_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  clkdiv_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    71.594    clkdiv_reg[0]_i_667_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  clkdiv_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    71.708    clkdiv_reg[0]_i_523_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.822 r  clkdiv_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000    71.822    clkdiv_reg[0]_i_379_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.936 r  clkdiv_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    71.936    clkdiv_reg[0]_i_235_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.050 r  clkdiv_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    72.050    clkdiv_reg[0]_i_116_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.207 r  clkdiv_reg[0]_i_45/CO[1]
                         net (fo=36, routed)          2.564    74.771    clkdiv1[10]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.329    75.100 r  clkdiv[0]_i_1193/O
                         net (fo=1, routed)           0.000    75.100    clkdiv[0]_i_1193_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.650 r  clkdiv_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    75.650    clkdiv_reg[0]_i_1091_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.764 r  clkdiv_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    75.764    clkdiv_reg[0]_i_954_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.878 r  clkdiv_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    75.878    clkdiv_reg[0]_i_810_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.992 r  clkdiv_reg[0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.992    clkdiv_reg[0]_i_666_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.106 r  clkdiv_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    76.106    clkdiv_reg[0]_i_522_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.220 r  clkdiv_reg[0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    76.220    clkdiv_reg[0]_i_378_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.334 r  clkdiv_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    76.334    clkdiv_reg[0]_i_234_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.448 r  clkdiv_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.448    clkdiv_reg[0]_i_115_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.605 r  clkdiv_reg[0]_i_43/CO[1]
                         net (fo=37, routed)          2.220    78.825    clkdiv1[9]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.329    79.154 r  clkdiv[0]_i_1213/O
                         net (fo=1, routed)           0.000    79.154    clkdiv[0]_i_1213_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.704 r  clkdiv_reg[0]_i_1112/CO[3]
                         net (fo=1, routed)           0.000    79.704    clkdiv_reg[0]_i_1112_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  clkdiv_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    79.818    clkdiv_reg[0]_i_975_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  clkdiv_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    79.932    clkdiv_reg[0]_i_831_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  clkdiv_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    80.046    clkdiv_reg[0]_i_687_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  clkdiv_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    80.160    clkdiv_reg[0]_i_543_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  clkdiv_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    80.274    clkdiv_reg[0]_i_399_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  clkdiv_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    80.388    clkdiv_reg[0]_i_255_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.502 r  clkdiv_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    80.502    clkdiv_reg[0]_i_128_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.659 r  clkdiv_reg[0]_i_47/CO[1]
                         net (fo=37, routed)          2.426    83.085    clkdiv1[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.329    83.414 r  clkdiv[0]_i_1209/O
                         net (fo=1, routed)           0.000    83.414    clkdiv[0]_i_1209_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.964 r  clkdiv_reg[0]_i_1107/CO[3]
                         net (fo=1, routed)           0.009    83.973    clkdiv_reg[0]_i_1107_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.087 r  clkdiv_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    84.087    clkdiv_reg[0]_i_970_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.201 r  clkdiv_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    84.201    clkdiv_reg[0]_i_826_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.315 r  clkdiv_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    84.315    clkdiv_reg[0]_i_682_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.429 r  clkdiv_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    84.429    clkdiv_reg[0]_i_538_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.543 r  clkdiv_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    84.543    clkdiv_reg[0]_i_394_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.657 r  clkdiv_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000    84.657    clkdiv_reg[0]_i_250_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.771 r  clkdiv_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    84.771    clkdiv_reg[0]_i_125_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.928 r  clkdiv_reg[0]_i_48/CO[1]
                         net (fo=37, routed)          2.204    87.133    clkdiv1[7]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.329    87.462 r  clkdiv[0]_i_1205/O
                         net (fo=1, routed)           0.000    87.462    clkdiv[0]_i_1205_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.012 r  clkdiv_reg[0]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    88.012    clkdiv_reg[0]_i_1106_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.126 r  clkdiv_reg[0]_i_969/CO[3]
                         net (fo=1, routed)           0.000    88.126    clkdiv_reg[0]_i_969_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.240 r  clkdiv_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    88.240    clkdiv_reg[0]_i_825_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.354 r  clkdiv_reg[0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    88.354    clkdiv_reg[0]_i_681_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.468 r  clkdiv_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000    88.468    clkdiv_reg[0]_i_537_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.582 r  clkdiv_reg[0]_i_393/CO[3]
                         net (fo=1, routed)           0.009    88.591    clkdiv_reg[0]_i_393_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.705 r  clkdiv_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    88.705    clkdiv_reg[0]_i_249_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.819 r  clkdiv_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.819    clkdiv_reg[0]_i_124_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.976 r  clkdiv_reg[0]_i_46/CO[1]
                         net (fo=37, routed)          0.902    89.878    clkdiv1[6]
    SLICE_X8Y76          LUT2 (Prop_lut2_I1_O)        0.329    90.207 r  clkdiv[0]_i_1225/O
                         net (fo=1, routed)           0.000    90.207    clkdiv[0]_i_1225_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.740 r  clkdiv_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    90.740    clkdiv_reg[0]_i_1127_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.857 r  clkdiv_reg[0]_i_990/CO[3]
                         net (fo=1, routed)           0.000    90.857    clkdiv_reg[0]_i_990_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.974 r  clkdiv_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    90.974    clkdiv_reg[0]_i_846_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.091 r  clkdiv_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    91.091    clkdiv_reg[0]_i_702_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.208 r  clkdiv_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    91.208    clkdiv_reg[0]_i_558_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.325 r  clkdiv_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    91.325    clkdiv_reg[0]_i_414_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.442 r  clkdiv_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    91.442    clkdiv_reg[0]_i_270_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.559 r  clkdiv_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    91.559    clkdiv_reg[0]_i_137_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.716 r  clkdiv_reg[0]_i_50/CO[1]
                         net (fo=37, routed)          1.061    92.777    clkdiv1[5]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.332    93.109 r  clkdiv[0]_i_1221/O
                         net (fo=1, routed)           0.000    93.109    clkdiv[0]_i_1221_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.659 r  clkdiv_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    93.659    clkdiv_reg[0]_i_1122_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.773 r  clkdiv_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    93.773    clkdiv_reg[0]_i_985_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.887 r  clkdiv_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    93.887    clkdiv_reg[0]_i_841_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.001 r  clkdiv_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    94.001    clkdiv_reg[0]_i_697_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.115 r  clkdiv_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    94.115    clkdiv_reg[0]_i_553_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.229 r  clkdiv_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    94.229    clkdiv_reg[0]_i_409_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.343 r  clkdiv_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    94.343    clkdiv_reg[0]_i_265_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.457 r  clkdiv_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    94.457    clkdiv_reg[0]_i_134_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.614 r  clkdiv_reg[0]_i_51/CO[1]
                         net (fo=37, routed)          2.580    97.193    clkdiv1[4]
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.329    97.522 r  clkdiv[0]_i_1217/O
                         net (fo=1, routed)           0.000    97.522    clkdiv[0]_i_1217_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.055 r  clkdiv_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    98.055    clkdiv_reg[0]_i_1121_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.172 r  clkdiv_reg[0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    98.172    clkdiv_reg[0]_i_984_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.289 r  clkdiv_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    98.289    clkdiv_reg[0]_i_840_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.406 r  clkdiv_reg[0]_i_696/CO[3]
                         net (fo=1, routed)           0.000    98.406    clkdiv_reg[0]_i_696_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.523 r  clkdiv_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    98.523    clkdiv_reg[0]_i_552_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.640 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    98.640    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.757 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.757    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.874 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    98.874    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.031 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          2.416   101.447    clkdiv1[3]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.332   101.779 r  clkdiv[0]_i_1234/O
                         net (fo=1, routed)           0.000   101.779    clkdiv[0]_i_1234_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.329 r  clkdiv_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000   102.329    clkdiv_reg[0]_i_1141_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  clkdiv_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000   102.443    clkdiv_reg[0]_i_1004_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  clkdiv_reg[0]_i_860/CO[3]
                         net (fo=1, routed)           0.000   102.557    clkdiv_reg[0]_i_860_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.671 r  clkdiv_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000   102.671    clkdiv_reg[0]_i_716_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.785 r  clkdiv_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000   102.785    clkdiv_reg[0]_i_572_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.899 r  clkdiv_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000   102.899    clkdiv_reg[0]_i_428_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.013 r  clkdiv_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000   103.013    clkdiv_reg[0]_i_284_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.127 r  clkdiv_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000   103.127    clkdiv_reg[0]_i_144_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.284 r  clkdiv_reg[0]_i_53/CO[1]
                         net (fo=37, routed)          2.325   105.610    clkdiv1[2]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.329   105.939 r  clkdiv[0]_i_1238/O
                         net (fo=1, routed)           0.000   105.939    clkdiv[0]_i_1238_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.472 r  clkdiv_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.009   106.481    clkdiv_reg[0]_i_1146_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.598 r  clkdiv_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000   106.598    clkdiv_reg[0]_i_1009_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.715 r  clkdiv_reg[0]_i_865/CO[3]
                         net (fo=1, routed)           0.000   106.715    clkdiv_reg[0]_i_865_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.832 r  clkdiv_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000   106.832    clkdiv_reg[0]_i_721_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.949 r  clkdiv_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000   106.949    clkdiv_reg[0]_i_577_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.066 r  clkdiv_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000   107.066    clkdiv_reg[0]_i_433_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.183 r  clkdiv_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000   107.183    clkdiv_reg[0]_i_289_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.300 r  clkdiv_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000   107.300    clkdiv_reg[0]_i_147_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.457 r  clkdiv_reg[0]_i_54/CO[1]
                         net (fo=37, routed)          2.453   109.910    clkdiv1[1]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.332   110.242 r  clkdiv[0]_i_1229/O
                         net (fo=1, routed)           0.000   110.242    clkdiv[0]_i_1229_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.792 r  clkdiv_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000   110.792    clkdiv_reg[0]_i_1136_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.906 r  clkdiv_reg[0]_i_999/CO[3]
                         net (fo=1, routed)           0.000   110.906    clkdiv_reg[0]_i_999_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.020 r  clkdiv_reg[0]_i_855/CO[3]
                         net (fo=1, routed)           0.009   111.029    clkdiv_reg[0]_i_855_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.143 r  clkdiv_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000   111.143    clkdiv_reg[0]_i_711_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.257 r  clkdiv_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000   111.257    clkdiv_reg[0]_i_567_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.371 r  clkdiv_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000   111.371    clkdiv_reg[0]_i_423_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.485 r  clkdiv_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000   111.485    clkdiv_reg[0]_i_279_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.599 r  clkdiv_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000   111.599    clkdiv_reg[0]_i_142_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.870 r  clkdiv_reg[0]_i_52/CO[0]
                         net (fo=1, routed)           1.465   113.335    clkdiv1[0]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.373   113.708 r  clkdiv[0]_i_20/O
                         net (fo=1, routed)           0.000   113.708    clkdiv[0]_i_20_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   114.240 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.240    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.354 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.354    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.582 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.816   115.398    clear
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.516     4.785    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[1]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        115.275ns  (logic 51.867ns (44.994%)  route 63.408ns (55.006%))
  Logic Levels:           282  (CARRY4=253 LUT1=1 LUT2=20 LUT3=7 LUT6=1)
  Clock Path Skew:        6.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    -1.365ns = ( 0.123 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.627     0.123    wire11/okHE[40]
    SLICE_X28Y79         FDRE                                         r  wire11/ep_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  wire11/ep_dataout_reg[10]/Q
                         net (fo=29, routed)          4.237     4.816    variable_2[10]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     4.940 r  clkdiv[0]_i_792/O
                         net (fo=1, routed)           0.000     4.940    clkdiv[0]_i_792_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.320 r  clkdiv_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000     5.320    clkdiv_reg[0]_i_642_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  clkdiv_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000     5.437    clkdiv_reg[0]_i_498_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  clkdiv_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000     5.554    clkdiv_reg[0]_i_354_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  clkdiv_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.671    clkdiv_reg[0]_i_210_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.788 r  clkdiv_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.001     5.789    clkdiv_reg[0]_i_91_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.906 r  clkdiv_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.906    clkdiv_reg[0]_i_33_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.160 r  clkdiv_reg[0]_i_13/CO[0]
                         net (fo=37, routed)          1.589     7.749    clkdiv1[27]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.367     8.116 r  clkdiv[0]_i_1090/O
                         net (fo=1, routed)           0.000     8.116    clkdiv[0]_i_1090_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.666 r  clkdiv_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000     8.666    clkdiv_reg[0]_i_945_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.780 r  clkdiv_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000     8.780    clkdiv_reg[0]_i_801_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.894 r  clkdiv_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000     8.894    clkdiv_reg[0]_i_657_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  clkdiv_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000     9.008    clkdiv_reg[0]_i_513_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  clkdiv_reg[0]_i_369/CO[3]
                         net (fo=1, routed)           0.000     9.122    clkdiv_reg[0]_i_369_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  clkdiv_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.001     9.237    clkdiv_reg[0]_i_225_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  clkdiv_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.351    clkdiv_reg[0]_i_106_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.465 r  clkdiv_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.465    clkdiv_reg[0]_i_38_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.622 r  clkdiv_reg[0]_i_15/CO[1]
                         net (fo=36, routed)          2.119    11.740    clkdiv1[26]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.329    12.069 r  clkdiv[0]_i_1086/O
                         net (fo=1, routed)           0.000    12.069    clkdiv[0]_i_1086_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.619 r  clkdiv_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    12.619    clkdiv_reg[0]_i_940_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  clkdiv_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    12.733    clkdiv_reg[0]_i_796_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  clkdiv_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    12.847    clkdiv_reg[0]_i_652_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  clkdiv_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    12.961    clkdiv_reg[0]_i_508_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.075 r  clkdiv_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    13.075    clkdiv_reg[0]_i_364_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.189 r  clkdiv_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.189    clkdiv_reg[0]_i_220_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.303 r  clkdiv_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.001    13.304    clkdiv_reg[0]_i_101_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  clkdiv_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.418    clkdiv_reg[0]_i_35_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.575 r  clkdiv_reg[0]_i_16/CO[1]
                         net (fo=36, routed)          2.109    15.684    clkdiv1[25]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.329    16.013 r  clkdiv[0]_i_1081/O
                         net (fo=1, routed)           0.000    16.013    clkdiv[0]_i_1081_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.414 r  clkdiv_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    16.414    clkdiv_reg[0]_i_939_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.528 r  clkdiv_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    16.528    clkdiv_reg[0]_i_795_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.642 r  clkdiv_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    16.642    clkdiv_reg[0]_i_651_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.756 r  clkdiv_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    16.756    clkdiv_reg[0]_i_507_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.870 r  clkdiv_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.870    clkdiv_reg[0]_i_363_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.984 r  clkdiv_reg[0]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.984    clkdiv_reg[0]_i_219_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.098 r  clkdiv_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.001    17.098    clkdiv_reg[0]_i_100_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.212 r  clkdiv_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.212    clkdiv_reg[0]_i_34_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.369 r  clkdiv_reg[0]_i_14/CO[1]
                         net (fo=36, routed)          2.088    19.457    clkdiv1[24]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.329    19.786 r  clkdiv[0]_i_1158/O
                         net (fo=1, routed)           0.000    19.786    clkdiv[0]_i_1158_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.184 r  clkdiv_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    20.184    clkdiv_reg[0]_i_1020_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.298 r  clkdiv_reg[0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    20.298    clkdiv_reg[0]_i_876_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.412 r  clkdiv_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    20.412    clkdiv_reg[0]_i_732_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.526 r  clkdiv_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    20.526    clkdiv_reg[0]_i_588_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.640 r  clkdiv_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.640    clkdiv_reg[0]_i_444_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  clkdiv_reg[0]_i_300/CO[3]
                         net (fo=1, routed)           0.000    20.754    clkdiv_reg[0]_i_300_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  clkdiv_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.001    20.869    clkdiv_reg[0]_i_156_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.983 r  clkdiv_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.983    clkdiv_reg[0]_i_59_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.140 r  clkdiv_reg[0]_i_22/CO[1]
                         net (fo=36, routed)          1.917    23.057    clkdiv1[23]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.329    23.386 r  clkdiv[0]_i_1156/O
                         net (fo=1, routed)           0.000    23.386    clkdiv[0]_i_1156_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.936 r  clkdiv_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    23.936    clkdiv_reg[0]_i_1015_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.050 r  clkdiv_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.050    clkdiv_reg[0]_i_871_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.164 r  clkdiv_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    24.164    clkdiv_reg[0]_i_727_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.278 r  clkdiv_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    24.278    clkdiv_reg[0]_i_583_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  clkdiv_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    24.392    clkdiv_reg[0]_i_439_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  clkdiv_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000    24.506    clkdiv_reg[0]_i_295_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.620 r  clkdiv_reg[0]_i_151/CO[3]
                         net (fo=1, routed)           0.001    24.621    clkdiv_reg[0]_i_151_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  clkdiv_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.735    clkdiv_reg[0]_i_56_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  clkdiv_reg[0]_i_23/CO[1]
                         net (fo=36, routed)          1.923    26.815    clkdiv1[22]
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.329    27.144 r  clkdiv[0]_i_1152/O
                         net (fo=1, routed)           0.000    27.144    clkdiv[0]_i_1152_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.542 r  clkdiv_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.542    clkdiv_reg[0]_i_1014_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.656 r  clkdiv_reg[0]_i_870/CO[3]
                         net (fo=1, routed)           0.000    27.656    clkdiv_reg[0]_i_870_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  clkdiv_reg[0]_i_726/CO[3]
                         net (fo=1, routed)           0.000    27.770    clkdiv_reg[0]_i_726_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.884 r  clkdiv_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    27.884    clkdiv_reg[0]_i_582_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.998 r  clkdiv_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    27.998    clkdiv_reg[0]_i_438_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.112 r  clkdiv_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    28.112    clkdiv_reg[0]_i_294_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.226 r  clkdiv_reg[0]_i_150/CO[3]
                         net (fo=1, routed)           0.001    28.227    clkdiv_reg[0]_i_150_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  clkdiv_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.341    clkdiv_reg[0]_i_55_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.498 r  clkdiv_reg[0]_i_21/CO[1]
                         net (fo=37, routed)          1.881    30.379    clkdiv1[21]
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.329    30.708 r  clkdiv[0]_i_1170/O
                         net (fo=1, routed)           0.000    30.708    clkdiv[0]_i_1170_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.241 r  clkdiv_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    31.241    clkdiv_reg[0]_i_1035_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.358 r  clkdiv_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    31.358    clkdiv_reg[0]_i_891_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.475 r  clkdiv_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    31.475    clkdiv_reg[0]_i_747_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.592 r  clkdiv_reg[0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.592    clkdiv_reg[0]_i_603_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.709 r  clkdiv_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    31.709    clkdiv_reg[0]_i_459_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.826 r  clkdiv_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.001    31.827    clkdiv_reg[0]_i_315_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  clkdiv_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    31.944    clkdiv_reg[0]_i_171_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  clkdiv_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.061    clkdiv_reg[0]_i_68_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  clkdiv_reg[0]_i_25/CO[1]
                         net (fo=36, routed)          2.096    34.313    clkdiv1[20]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.332    34.645 r  clkdiv[0]_i_1166/O
                         net (fo=1, routed)           0.000    34.645    clkdiv[0]_i_1166_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.195 r  clkdiv_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.195    clkdiv_reg[0]_i_1030_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.309 r  clkdiv_reg[0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    35.309    clkdiv_reg[0]_i_886_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.423 r  clkdiv_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    35.423    clkdiv_reg[0]_i_742_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.537 r  clkdiv_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    35.537    clkdiv_reg[0]_i_598_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.651 r  clkdiv_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    35.651    clkdiv_reg[0]_i_454_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.765 r  clkdiv_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    35.765    clkdiv_reg[0]_i_310_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.879 r  clkdiv_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    35.879    clkdiv_reg[0]_i_166_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.993 r  clkdiv_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    35.993    clkdiv_reg[0]_i_65_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.150 r  clkdiv_reg[0]_i_26/CO[1]
                         net (fo=37, routed)          2.147    38.298    clkdiv1[19]
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.329    38.627 r  clkdiv[0]_i_1163/O
                         net (fo=1, routed)           0.000    38.627    clkdiv[0]_i_1163_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.160 r  clkdiv_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    39.160    clkdiv_reg[0]_i_1029_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  clkdiv_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    39.277    clkdiv_reg[0]_i_885_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  clkdiv_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    39.394    clkdiv_reg[0]_i_741_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  clkdiv_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    39.511    clkdiv_reg[0]_i_597_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  clkdiv_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    39.628    clkdiv_reg[0]_i_453_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  clkdiv_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    39.745    clkdiv_reg[0]_i_309_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  clkdiv_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.862    clkdiv_reg[0]_i_165_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.979 r  clkdiv_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.979    clkdiv_reg[0]_i_64_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.136 r  clkdiv_reg[0]_i_24/CO[1]
                         net (fo=36, routed)          2.400    42.535    clkdiv1[18]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.332    42.867 r  clkdiv[0]_i_1179/O
                         net (fo=1, routed)           0.000    42.867    clkdiv[0]_i_1179_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.400 r  clkdiv_reg[0]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    43.400    clkdiv_reg[0]_i_1050_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.517 r  clkdiv_reg[0]_i_906/CO[3]
                         net (fo=1, routed)           0.000    43.517    clkdiv_reg[0]_i_906_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.634 r  clkdiv_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    43.634    clkdiv_reg[0]_i_762_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.751 r  clkdiv_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    43.751    clkdiv_reg[0]_i_618_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.868 r  clkdiv_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    43.868    clkdiv_reg[0]_i_474_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.985 r  clkdiv_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    43.985    clkdiv_reg[0]_i_330_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.102 r  clkdiv_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.102    clkdiv_reg[0]_i_186_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  clkdiv_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    44.219    clkdiv_reg[0]_i_77_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.376 r  clkdiv_reg[0]_i_28/CO[1]
                         net (fo=36, routed)          1.965    46.341    clkdiv1[17]
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.332    46.673 r  clkdiv[0]_i_1175/O
                         net (fo=1, routed)           0.000    46.673    clkdiv[0]_i_1175_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.053 r  clkdiv_reg[0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    47.053    clkdiv_reg[0]_i_1045_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  clkdiv_reg[0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    47.170    clkdiv_reg[0]_i_901_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.287 r  clkdiv_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    47.287    clkdiv_reg[0]_i_757_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.404 r  clkdiv_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    47.404    clkdiv_reg[0]_i_613_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.521 r  clkdiv_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    47.521    clkdiv_reg[0]_i_469_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.638 r  clkdiv_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    47.638    clkdiv_reg[0]_i_325_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.755 r  clkdiv_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    47.755    clkdiv_reg[0]_i_181_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.872 r  clkdiv_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.872    clkdiv_reg[0]_i_74_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.029 r  clkdiv_reg[0]_i_29/CO[1]
                         net (fo=36, routed)          2.020    50.050    clkdiv1[16]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.332    50.382 r  clkdiv[0]_i_1171/O
                         net (fo=1, routed)           0.000    50.382    clkdiv[0]_i_1171_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.758 r  clkdiv_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    50.758    clkdiv_reg[0]_i_1044_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.875 r  clkdiv_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    50.875    clkdiv_reg[0]_i_900_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.992 r  clkdiv_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    50.992    clkdiv_reg[0]_i_756_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.109 r  clkdiv_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    51.109    clkdiv_reg[0]_i_612_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.226 r  clkdiv_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    51.226    clkdiv_reg[0]_i_468_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.343 r  clkdiv_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    51.343    clkdiv_reg[0]_i_324_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.460 r  clkdiv_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.460    clkdiv_reg[0]_i_180_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.577 r  clkdiv_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.577    clkdiv_reg[0]_i_73_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.734 r  clkdiv_reg[0]_i_27/CO[1]
                         net (fo=36, routed)          2.552    54.286    clkdiv1[15]
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.332    54.618 r  clkdiv[0]_i_1190/O
                         net (fo=1, routed)           0.000    54.618    clkdiv[0]_i_1190_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.168 r  clkdiv_reg[0]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    55.168    clkdiv_reg[0]_i_1065_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.282 r  clkdiv_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    55.282    clkdiv_reg[0]_i_921_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.396 r  clkdiv_reg[0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    55.396    clkdiv_reg[0]_i_777_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.510 r  clkdiv_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    55.510    clkdiv_reg[0]_i_633_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.624 r  clkdiv_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.624    clkdiv_reg[0]_i_489_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  clkdiv_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000    55.738    clkdiv_reg[0]_i_345_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  clkdiv_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    55.852    clkdiv_reg[0]_i_201_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.966 r  clkdiv_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.966    clkdiv_reg[0]_i_86_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.123 r  clkdiv_reg[0]_i_31/CO[1]
                         net (fo=37, routed)          2.354    58.476    clkdiv1[14]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.329    58.805 r  clkdiv[0]_i_1185/O
                         net (fo=1, routed)           0.000    58.805    clkdiv[0]_i_1185_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.206 r  clkdiv_reg[0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    59.206    clkdiv_reg[0]_i_1060_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.320 r  clkdiv_reg[0]_i_916/CO[3]
                         net (fo=1, routed)           0.000    59.320    clkdiv_reg[0]_i_916_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.434 r  clkdiv_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    59.434    clkdiv_reg[0]_i_772_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.548 r  clkdiv_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    59.548    clkdiv_reg[0]_i_628_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.662 r  clkdiv_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    59.662    clkdiv_reg[0]_i_484_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.776 r  clkdiv_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    59.776    clkdiv_reg[0]_i_340_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.890 r  clkdiv_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    59.890    clkdiv_reg[0]_i_196_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  clkdiv_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.004    clkdiv_reg[0]_i_83_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.161 r  clkdiv_reg[0]_i_32/CO[1]
                         net (fo=37, routed)          2.098    62.260    clkdiv1[13]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.329    62.589 r  clkdiv[0]_i_1183/O
                         net (fo=1, routed)           0.000    62.589    clkdiv[0]_i_1183_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.139 r  clkdiv_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    63.139    clkdiv_reg[0]_i_1059_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  clkdiv_reg[0]_i_915/CO[3]
                         net (fo=1, routed)           0.000    63.253    clkdiv_reg[0]_i_915_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  clkdiv_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.367    clkdiv_reg[0]_i_771_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  clkdiv_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    63.481    clkdiv_reg[0]_i_627_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  clkdiv_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    63.595    clkdiv_reg[0]_i_483_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  clkdiv_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    63.709    clkdiv_reg[0]_i_339_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  clkdiv_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.823    clkdiv_reg[0]_i_195_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  clkdiv_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.937    clkdiv_reg[0]_i_82_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.094 r  clkdiv_reg[0]_i_30/CO[1]
                         net (fo=37, routed)          2.166    66.260    clkdiv1[12]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.329    66.589 r  clkdiv[0]_i_1201/O
                         net (fo=1, routed)           0.000    66.589    clkdiv[0]_i_1201_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.122 r  clkdiv_reg[0]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    67.122    clkdiv_reg[0]_i_1097_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.239 r  clkdiv_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    67.239    clkdiv_reg[0]_i_960_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  clkdiv_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    67.356    clkdiv_reg[0]_i_816_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  clkdiv_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    67.473    clkdiv_reg[0]_i_672_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  clkdiv_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    67.590    clkdiv_reg[0]_i_528_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.707 r  clkdiv_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    67.707    clkdiv_reg[0]_i_384_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.824 r  clkdiv_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    67.824    clkdiv_reg[0]_i_240_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.941 r  clkdiv_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    67.941    clkdiv_reg[0]_i_119_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.098 r  clkdiv_reg[0]_i_44/CO[1]
                         net (fo=37, routed)          2.272    70.370    clkdiv1[11]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.332    70.702 r  clkdiv[0]_i_1197/O
                         net (fo=1, routed)           0.000    70.702    clkdiv[0]_i_1197_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.252 r  clkdiv_reg[0]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    71.252    clkdiv_reg[0]_i_1092_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  clkdiv_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    71.366    clkdiv_reg[0]_i_955_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  clkdiv_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    71.480    clkdiv_reg[0]_i_811_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  clkdiv_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    71.594    clkdiv_reg[0]_i_667_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  clkdiv_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    71.708    clkdiv_reg[0]_i_523_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.822 r  clkdiv_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000    71.822    clkdiv_reg[0]_i_379_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.936 r  clkdiv_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    71.936    clkdiv_reg[0]_i_235_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.050 r  clkdiv_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    72.050    clkdiv_reg[0]_i_116_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.207 r  clkdiv_reg[0]_i_45/CO[1]
                         net (fo=36, routed)          2.564    74.771    clkdiv1[10]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.329    75.100 r  clkdiv[0]_i_1193/O
                         net (fo=1, routed)           0.000    75.100    clkdiv[0]_i_1193_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.650 r  clkdiv_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    75.650    clkdiv_reg[0]_i_1091_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.764 r  clkdiv_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    75.764    clkdiv_reg[0]_i_954_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.878 r  clkdiv_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    75.878    clkdiv_reg[0]_i_810_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.992 r  clkdiv_reg[0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.992    clkdiv_reg[0]_i_666_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.106 r  clkdiv_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    76.106    clkdiv_reg[0]_i_522_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.220 r  clkdiv_reg[0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    76.220    clkdiv_reg[0]_i_378_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.334 r  clkdiv_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    76.334    clkdiv_reg[0]_i_234_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.448 r  clkdiv_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.448    clkdiv_reg[0]_i_115_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.605 r  clkdiv_reg[0]_i_43/CO[1]
                         net (fo=37, routed)          2.220    78.825    clkdiv1[9]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.329    79.154 r  clkdiv[0]_i_1213/O
                         net (fo=1, routed)           0.000    79.154    clkdiv[0]_i_1213_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.704 r  clkdiv_reg[0]_i_1112/CO[3]
                         net (fo=1, routed)           0.000    79.704    clkdiv_reg[0]_i_1112_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  clkdiv_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    79.818    clkdiv_reg[0]_i_975_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  clkdiv_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    79.932    clkdiv_reg[0]_i_831_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  clkdiv_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    80.046    clkdiv_reg[0]_i_687_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  clkdiv_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    80.160    clkdiv_reg[0]_i_543_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  clkdiv_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    80.274    clkdiv_reg[0]_i_399_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  clkdiv_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    80.388    clkdiv_reg[0]_i_255_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.502 r  clkdiv_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    80.502    clkdiv_reg[0]_i_128_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.659 r  clkdiv_reg[0]_i_47/CO[1]
                         net (fo=37, routed)          2.426    83.085    clkdiv1[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.329    83.414 r  clkdiv[0]_i_1209/O
                         net (fo=1, routed)           0.000    83.414    clkdiv[0]_i_1209_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.964 r  clkdiv_reg[0]_i_1107/CO[3]
                         net (fo=1, routed)           0.009    83.973    clkdiv_reg[0]_i_1107_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.087 r  clkdiv_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    84.087    clkdiv_reg[0]_i_970_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.201 r  clkdiv_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    84.201    clkdiv_reg[0]_i_826_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.315 r  clkdiv_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    84.315    clkdiv_reg[0]_i_682_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.429 r  clkdiv_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    84.429    clkdiv_reg[0]_i_538_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.543 r  clkdiv_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    84.543    clkdiv_reg[0]_i_394_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.657 r  clkdiv_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000    84.657    clkdiv_reg[0]_i_250_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.771 r  clkdiv_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    84.771    clkdiv_reg[0]_i_125_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.928 r  clkdiv_reg[0]_i_48/CO[1]
                         net (fo=37, routed)          2.204    87.133    clkdiv1[7]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.329    87.462 r  clkdiv[0]_i_1205/O
                         net (fo=1, routed)           0.000    87.462    clkdiv[0]_i_1205_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.012 r  clkdiv_reg[0]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    88.012    clkdiv_reg[0]_i_1106_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.126 r  clkdiv_reg[0]_i_969/CO[3]
                         net (fo=1, routed)           0.000    88.126    clkdiv_reg[0]_i_969_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.240 r  clkdiv_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    88.240    clkdiv_reg[0]_i_825_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.354 r  clkdiv_reg[0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    88.354    clkdiv_reg[0]_i_681_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.468 r  clkdiv_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000    88.468    clkdiv_reg[0]_i_537_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.582 r  clkdiv_reg[0]_i_393/CO[3]
                         net (fo=1, routed)           0.009    88.591    clkdiv_reg[0]_i_393_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.705 r  clkdiv_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    88.705    clkdiv_reg[0]_i_249_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.819 r  clkdiv_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.819    clkdiv_reg[0]_i_124_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.976 r  clkdiv_reg[0]_i_46/CO[1]
                         net (fo=37, routed)          0.902    89.878    clkdiv1[6]
    SLICE_X8Y76          LUT2 (Prop_lut2_I1_O)        0.329    90.207 r  clkdiv[0]_i_1225/O
                         net (fo=1, routed)           0.000    90.207    clkdiv[0]_i_1225_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.740 r  clkdiv_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    90.740    clkdiv_reg[0]_i_1127_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.857 r  clkdiv_reg[0]_i_990/CO[3]
                         net (fo=1, routed)           0.000    90.857    clkdiv_reg[0]_i_990_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.974 r  clkdiv_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    90.974    clkdiv_reg[0]_i_846_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.091 r  clkdiv_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    91.091    clkdiv_reg[0]_i_702_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.208 r  clkdiv_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    91.208    clkdiv_reg[0]_i_558_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.325 r  clkdiv_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    91.325    clkdiv_reg[0]_i_414_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.442 r  clkdiv_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    91.442    clkdiv_reg[0]_i_270_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.559 r  clkdiv_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    91.559    clkdiv_reg[0]_i_137_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.716 r  clkdiv_reg[0]_i_50/CO[1]
                         net (fo=37, routed)          1.061    92.777    clkdiv1[5]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.332    93.109 r  clkdiv[0]_i_1221/O
                         net (fo=1, routed)           0.000    93.109    clkdiv[0]_i_1221_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.659 r  clkdiv_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    93.659    clkdiv_reg[0]_i_1122_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.773 r  clkdiv_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    93.773    clkdiv_reg[0]_i_985_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.887 r  clkdiv_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    93.887    clkdiv_reg[0]_i_841_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.001 r  clkdiv_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    94.001    clkdiv_reg[0]_i_697_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.115 r  clkdiv_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    94.115    clkdiv_reg[0]_i_553_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.229 r  clkdiv_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    94.229    clkdiv_reg[0]_i_409_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.343 r  clkdiv_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    94.343    clkdiv_reg[0]_i_265_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.457 r  clkdiv_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    94.457    clkdiv_reg[0]_i_134_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.614 r  clkdiv_reg[0]_i_51/CO[1]
                         net (fo=37, routed)          2.580    97.193    clkdiv1[4]
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.329    97.522 r  clkdiv[0]_i_1217/O
                         net (fo=1, routed)           0.000    97.522    clkdiv[0]_i_1217_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.055 r  clkdiv_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    98.055    clkdiv_reg[0]_i_1121_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.172 r  clkdiv_reg[0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    98.172    clkdiv_reg[0]_i_984_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.289 r  clkdiv_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    98.289    clkdiv_reg[0]_i_840_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.406 r  clkdiv_reg[0]_i_696/CO[3]
                         net (fo=1, routed)           0.000    98.406    clkdiv_reg[0]_i_696_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.523 r  clkdiv_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    98.523    clkdiv_reg[0]_i_552_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.640 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    98.640    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.757 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.757    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.874 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    98.874    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.031 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          2.416   101.447    clkdiv1[3]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.332   101.779 r  clkdiv[0]_i_1234/O
                         net (fo=1, routed)           0.000   101.779    clkdiv[0]_i_1234_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.329 r  clkdiv_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000   102.329    clkdiv_reg[0]_i_1141_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  clkdiv_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000   102.443    clkdiv_reg[0]_i_1004_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  clkdiv_reg[0]_i_860/CO[3]
                         net (fo=1, routed)           0.000   102.557    clkdiv_reg[0]_i_860_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.671 r  clkdiv_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000   102.671    clkdiv_reg[0]_i_716_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.785 r  clkdiv_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000   102.785    clkdiv_reg[0]_i_572_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.899 r  clkdiv_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000   102.899    clkdiv_reg[0]_i_428_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.013 r  clkdiv_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000   103.013    clkdiv_reg[0]_i_284_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.127 r  clkdiv_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000   103.127    clkdiv_reg[0]_i_144_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.284 r  clkdiv_reg[0]_i_53/CO[1]
                         net (fo=37, routed)          2.325   105.610    clkdiv1[2]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.329   105.939 r  clkdiv[0]_i_1238/O
                         net (fo=1, routed)           0.000   105.939    clkdiv[0]_i_1238_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.472 r  clkdiv_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.009   106.481    clkdiv_reg[0]_i_1146_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.598 r  clkdiv_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000   106.598    clkdiv_reg[0]_i_1009_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.715 r  clkdiv_reg[0]_i_865/CO[3]
                         net (fo=1, routed)           0.000   106.715    clkdiv_reg[0]_i_865_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.832 r  clkdiv_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000   106.832    clkdiv_reg[0]_i_721_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.949 r  clkdiv_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000   106.949    clkdiv_reg[0]_i_577_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.066 r  clkdiv_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000   107.066    clkdiv_reg[0]_i_433_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.183 r  clkdiv_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000   107.183    clkdiv_reg[0]_i_289_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.300 r  clkdiv_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000   107.300    clkdiv_reg[0]_i_147_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.457 r  clkdiv_reg[0]_i_54/CO[1]
                         net (fo=37, routed)          2.453   109.910    clkdiv1[1]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.332   110.242 r  clkdiv[0]_i_1229/O
                         net (fo=1, routed)           0.000   110.242    clkdiv[0]_i_1229_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.792 r  clkdiv_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000   110.792    clkdiv_reg[0]_i_1136_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.906 r  clkdiv_reg[0]_i_999/CO[3]
                         net (fo=1, routed)           0.000   110.906    clkdiv_reg[0]_i_999_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.020 r  clkdiv_reg[0]_i_855/CO[3]
                         net (fo=1, routed)           0.009   111.029    clkdiv_reg[0]_i_855_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.143 r  clkdiv_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000   111.143    clkdiv_reg[0]_i_711_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.257 r  clkdiv_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000   111.257    clkdiv_reg[0]_i_567_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.371 r  clkdiv_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000   111.371    clkdiv_reg[0]_i_423_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.485 r  clkdiv_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000   111.485    clkdiv_reg[0]_i_279_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.599 r  clkdiv_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000   111.599    clkdiv_reg[0]_i_142_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.870 r  clkdiv_reg[0]_i_52/CO[0]
                         net (fo=1, routed)           1.465   113.335    clkdiv1[0]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.373   113.708 r  clkdiv[0]_i_20/O
                         net (fo=1, routed)           0.000   113.708    clkdiv[0]_i_20_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   114.240 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.240    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.354 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.354    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.582 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.816   115.398    clear
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.516     4.785    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[2]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        115.275ns  (logic 51.867ns (44.994%)  route 63.408ns (55.006%))
  Logic Levels:           282  (CARRY4=253 LUT1=1 LUT2=20 LUT3=7 LUT6=1)
  Clock Path Skew:        6.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    -1.365ns = ( 0.123 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.627     0.123    wire11/okHE[40]
    SLICE_X28Y79         FDRE                                         r  wire11/ep_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  wire11/ep_dataout_reg[10]/Q
                         net (fo=29, routed)          4.237     4.816    variable_2[10]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     4.940 r  clkdiv[0]_i_792/O
                         net (fo=1, routed)           0.000     4.940    clkdiv[0]_i_792_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.320 r  clkdiv_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000     5.320    clkdiv_reg[0]_i_642_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  clkdiv_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000     5.437    clkdiv_reg[0]_i_498_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  clkdiv_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000     5.554    clkdiv_reg[0]_i_354_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  clkdiv_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.671    clkdiv_reg[0]_i_210_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.788 r  clkdiv_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.001     5.789    clkdiv_reg[0]_i_91_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.906 r  clkdiv_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.906    clkdiv_reg[0]_i_33_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.160 r  clkdiv_reg[0]_i_13/CO[0]
                         net (fo=37, routed)          1.589     7.749    clkdiv1[27]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.367     8.116 r  clkdiv[0]_i_1090/O
                         net (fo=1, routed)           0.000     8.116    clkdiv[0]_i_1090_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.666 r  clkdiv_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000     8.666    clkdiv_reg[0]_i_945_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.780 r  clkdiv_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000     8.780    clkdiv_reg[0]_i_801_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.894 r  clkdiv_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000     8.894    clkdiv_reg[0]_i_657_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  clkdiv_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000     9.008    clkdiv_reg[0]_i_513_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  clkdiv_reg[0]_i_369/CO[3]
                         net (fo=1, routed)           0.000     9.122    clkdiv_reg[0]_i_369_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  clkdiv_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.001     9.237    clkdiv_reg[0]_i_225_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  clkdiv_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.351    clkdiv_reg[0]_i_106_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.465 r  clkdiv_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.465    clkdiv_reg[0]_i_38_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.622 r  clkdiv_reg[0]_i_15/CO[1]
                         net (fo=36, routed)          2.119    11.740    clkdiv1[26]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.329    12.069 r  clkdiv[0]_i_1086/O
                         net (fo=1, routed)           0.000    12.069    clkdiv[0]_i_1086_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.619 r  clkdiv_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    12.619    clkdiv_reg[0]_i_940_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  clkdiv_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    12.733    clkdiv_reg[0]_i_796_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  clkdiv_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    12.847    clkdiv_reg[0]_i_652_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  clkdiv_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    12.961    clkdiv_reg[0]_i_508_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.075 r  clkdiv_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    13.075    clkdiv_reg[0]_i_364_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.189 r  clkdiv_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.189    clkdiv_reg[0]_i_220_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.303 r  clkdiv_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.001    13.304    clkdiv_reg[0]_i_101_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  clkdiv_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.418    clkdiv_reg[0]_i_35_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.575 r  clkdiv_reg[0]_i_16/CO[1]
                         net (fo=36, routed)          2.109    15.684    clkdiv1[25]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.329    16.013 r  clkdiv[0]_i_1081/O
                         net (fo=1, routed)           0.000    16.013    clkdiv[0]_i_1081_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.414 r  clkdiv_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    16.414    clkdiv_reg[0]_i_939_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.528 r  clkdiv_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    16.528    clkdiv_reg[0]_i_795_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.642 r  clkdiv_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    16.642    clkdiv_reg[0]_i_651_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.756 r  clkdiv_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    16.756    clkdiv_reg[0]_i_507_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.870 r  clkdiv_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.870    clkdiv_reg[0]_i_363_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.984 r  clkdiv_reg[0]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.984    clkdiv_reg[0]_i_219_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.098 r  clkdiv_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.001    17.098    clkdiv_reg[0]_i_100_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.212 r  clkdiv_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.212    clkdiv_reg[0]_i_34_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.369 r  clkdiv_reg[0]_i_14/CO[1]
                         net (fo=36, routed)          2.088    19.457    clkdiv1[24]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.329    19.786 r  clkdiv[0]_i_1158/O
                         net (fo=1, routed)           0.000    19.786    clkdiv[0]_i_1158_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.184 r  clkdiv_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    20.184    clkdiv_reg[0]_i_1020_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.298 r  clkdiv_reg[0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    20.298    clkdiv_reg[0]_i_876_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.412 r  clkdiv_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    20.412    clkdiv_reg[0]_i_732_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.526 r  clkdiv_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    20.526    clkdiv_reg[0]_i_588_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.640 r  clkdiv_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.640    clkdiv_reg[0]_i_444_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  clkdiv_reg[0]_i_300/CO[3]
                         net (fo=1, routed)           0.000    20.754    clkdiv_reg[0]_i_300_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  clkdiv_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.001    20.869    clkdiv_reg[0]_i_156_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.983 r  clkdiv_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.983    clkdiv_reg[0]_i_59_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.140 r  clkdiv_reg[0]_i_22/CO[1]
                         net (fo=36, routed)          1.917    23.057    clkdiv1[23]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.329    23.386 r  clkdiv[0]_i_1156/O
                         net (fo=1, routed)           0.000    23.386    clkdiv[0]_i_1156_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.936 r  clkdiv_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    23.936    clkdiv_reg[0]_i_1015_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.050 r  clkdiv_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.050    clkdiv_reg[0]_i_871_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.164 r  clkdiv_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    24.164    clkdiv_reg[0]_i_727_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.278 r  clkdiv_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    24.278    clkdiv_reg[0]_i_583_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  clkdiv_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    24.392    clkdiv_reg[0]_i_439_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  clkdiv_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000    24.506    clkdiv_reg[0]_i_295_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.620 r  clkdiv_reg[0]_i_151/CO[3]
                         net (fo=1, routed)           0.001    24.621    clkdiv_reg[0]_i_151_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  clkdiv_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.735    clkdiv_reg[0]_i_56_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  clkdiv_reg[0]_i_23/CO[1]
                         net (fo=36, routed)          1.923    26.815    clkdiv1[22]
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.329    27.144 r  clkdiv[0]_i_1152/O
                         net (fo=1, routed)           0.000    27.144    clkdiv[0]_i_1152_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.542 r  clkdiv_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.542    clkdiv_reg[0]_i_1014_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.656 r  clkdiv_reg[0]_i_870/CO[3]
                         net (fo=1, routed)           0.000    27.656    clkdiv_reg[0]_i_870_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  clkdiv_reg[0]_i_726/CO[3]
                         net (fo=1, routed)           0.000    27.770    clkdiv_reg[0]_i_726_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.884 r  clkdiv_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    27.884    clkdiv_reg[0]_i_582_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.998 r  clkdiv_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    27.998    clkdiv_reg[0]_i_438_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.112 r  clkdiv_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    28.112    clkdiv_reg[0]_i_294_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.226 r  clkdiv_reg[0]_i_150/CO[3]
                         net (fo=1, routed)           0.001    28.227    clkdiv_reg[0]_i_150_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  clkdiv_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.341    clkdiv_reg[0]_i_55_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.498 r  clkdiv_reg[0]_i_21/CO[1]
                         net (fo=37, routed)          1.881    30.379    clkdiv1[21]
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.329    30.708 r  clkdiv[0]_i_1170/O
                         net (fo=1, routed)           0.000    30.708    clkdiv[0]_i_1170_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.241 r  clkdiv_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    31.241    clkdiv_reg[0]_i_1035_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.358 r  clkdiv_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    31.358    clkdiv_reg[0]_i_891_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.475 r  clkdiv_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    31.475    clkdiv_reg[0]_i_747_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.592 r  clkdiv_reg[0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.592    clkdiv_reg[0]_i_603_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.709 r  clkdiv_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    31.709    clkdiv_reg[0]_i_459_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.826 r  clkdiv_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.001    31.827    clkdiv_reg[0]_i_315_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  clkdiv_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    31.944    clkdiv_reg[0]_i_171_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  clkdiv_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.061    clkdiv_reg[0]_i_68_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  clkdiv_reg[0]_i_25/CO[1]
                         net (fo=36, routed)          2.096    34.313    clkdiv1[20]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.332    34.645 r  clkdiv[0]_i_1166/O
                         net (fo=1, routed)           0.000    34.645    clkdiv[0]_i_1166_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.195 r  clkdiv_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.195    clkdiv_reg[0]_i_1030_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.309 r  clkdiv_reg[0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    35.309    clkdiv_reg[0]_i_886_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.423 r  clkdiv_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    35.423    clkdiv_reg[0]_i_742_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.537 r  clkdiv_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    35.537    clkdiv_reg[0]_i_598_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.651 r  clkdiv_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    35.651    clkdiv_reg[0]_i_454_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.765 r  clkdiv_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    35.765    clkdiv_reg[0]_i_310_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.879 r  clkdiv_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    35.879    clkdiv_reg[0]_i_166_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.993 r  clkdiv_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    35.993    clkdiv_reg[0]_i_65_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.150 r  clkdiv_reg[0]_i_26/CO[1]
                         net (fo=37, routed)          2.147    38.298    clkdiv1[19]
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.329    38.627 r  clkdiv[0]_i_1163/O
                         net (fo=1, routed)           0.000    38.627    clkdiv[0]_i_1163_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.160 r  clkdiv_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    39.160    clkdiv_reg[0]_i_1029_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  clkdiv_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    39.277    clkdiv_reg[0]_i_885_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  clkdiv_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    39.394    clkdiv_reg[0]_i_741_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  clkdiv_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    39.511    clkdiv_reg[0]_i_597_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  clkdiv_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    39.628    clkdiv_reg[0]_i_453_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  clkdiv_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    39.745    clkdiv_reg[0]_i_309_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  clkdiv_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.862    clkdiv_reg[0]_i_165_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.979 r  clkdiv_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.979    clkdiv_reg[0]_i_64_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.136 r  clkdiv_reg[0]_i_24/CO[1]
                         net (fo=36, routed)          2.400    42.535    clkdiv1[18]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.332    42.867 r  clkdiv[0]_i_1179/O
                         net (fo=1, routed)           0.000    42.867    clkdiv[0]_i_1179_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.400 r  clkdiv_reg[0]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    43.400    clkdiv_reg[0]_i_1050_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.517 r  clkdiv_reg[0]_i_906/CO[3]
                         net (fo=1, routed)           0.000    43.517    clkdiv_reg[0]_i_906_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.634 r  clkdiv_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    43.634    clkdiv_reg[0]_i_762_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.751 r  clkdiv_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    43.751    clkdiv_reg[0]_i_618_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.868 r  clkdiv_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    43.868    clkdiv_reg[0]_i_474_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.985 r  clkdiv_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    43.985    clkdiv_reg[0]_i_330_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.102 r  clkdiv_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.102    clkdiv_reg[0]_i_186_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  clkdiv_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    44.219    clkdiv_reg[0]_i_77_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.376 r  clkdiv_reg[0]_i_28/CO[1]
                         net (fo=36, routed)          1.965    46.341    clkdiv1[17]
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.332    46.673 r  clkdiv[0]_i_1175/O
                         net (fo=1, routed)           0.000    46.673    clkdiv[0]_i_1175_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.053 r  clkdiv_reg[0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    47.053    clkdiv_reg[0]_i_1045_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  clkdiv_reg[0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    47.170    clkdiv_reg[0]_i_901_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.287 r  clkdiv_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    47.287    clkdiv_reg[0]_i_757_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.404 r  clkdiv_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    47.404    clkdiv_reg[0]_i_613_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.521 r  clkdiv_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    47.521    clkdiv_reg[0]_i_469_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.638 r  clkdiv_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    47.638    clkdiv_reg[0]_i_325_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.755 r  clkdiv_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    47.755    clkdiv_reg[0]_i_181_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.872 r  clkdiv_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.872    clkdiv_reg[0]_i_74_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.029 r  clkdiv_reg[0]_i_29/CO[1]
                         net (fo=36, routed)          2.020    50.050    clkdiv1[16]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.332    50.382 r  clkdiv[0]_i_1171/O
                         net (fo=1, routed)           0.000    50.382    clkdiv[0]_i_1171_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.758 r  clkdiv_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    50.758    clkdiv_reg[0]_i_1044_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.875 r  clkdiv_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    50.875    clkdiv_reg[0]_i_900_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.992 r  clkdiv_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    50.992    clkdiv_reg[0]_i_756_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.109 r  clkdiv_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    51.109    clkdiv_reg[0]_i_612_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.226 r  clkdiv_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    51.226    clkdiv_reg[0]_i_468_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.343 r  clkdiv_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    51.343    clkdiv_reg[0]_i_324_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.460 r  clkdiv_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.460    clkdiv_reg[0]_i_180_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.577 r  clkdiv_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.577    clkdiv_reg[0]_i_73_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.734 r  clkdiv_reg[0]_i_27/CO[1]
                         net (fo=36, routed)          2.552    54.286    clkdiv1[15]
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.332    54.618 r  clkdiv[0]_i_1190/O
                         net (fo=1, routed)           0.000    54.618    clkdiv[0]_i_1190_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.168 r  clkdiv_reg[0]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    55.168    clkdiv_reg[0]_i_1065_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.282 r  clkdiv_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    55.282    clkdiv_reg[0]_i_921_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.396 r  clkdiv_reg[0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    55.396    clkdiv_reg[0]_i_777_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.510 r  clkdiv_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    55.510    clkdiv_reg[0]_i_633_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.624 r  clkdiv_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.624    clkdiv_reg[0]_i_489_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  clkdiv_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000    55.738    clkdiv_reg[0]_i_345_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  clkdiv_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    55.852    clkdiv_reg[0]_i_201_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.966 r  clkdiv_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.966    clkdiv_reg[0]_i_86_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.123 r  clkdiv_reg[0]_i_31/CO[1]
                         net (fo=37, routed)          2.354    58.476    clkdiv1[14]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.329    58.805 r  clkdiv[0]_i_1185/O
                         net (fo=1, routed)           0.000    58.805    clkdiv[0]_i_1185_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.206 r  clkdiv_reg[0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    59.206    clkdiv_reg[0]_i_1060_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.320 r  clkdiv_reg[0]_i_916/CO[3]
                         net (fo=1, routed)           0.000    59.320    clkdiv_reg[0]_i_916_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.434 r  clkdiv_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    59.434    clkdiv_reg[0]_i_772_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.548 r  clkdiv_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    59.548    clkdiv_reg[0]_i_628_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.662 r  clkdiv_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    59.662    clkdiv_reg[0]_i_484_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.776 r  clkdiv_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    59.776    clkdiv_reg[0]_i_340_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.890 r  clkdiv_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    59.890    clkdiv_reg[0]_i_196_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  clkdiv_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.004    clkdiv_reg[0]_i_83_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.161 r  clkdiv_reg[0]_i_32/CO[1]
                         net (fo=37, routed)          2.098    62.260    clkdiv1[13]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.329    62.589 r  clkdiv[0]_i_1183/O
                         net (fo=1, routed)           0.000    62.589    clkdiv[0]_i_1183_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.139 r  clkdiv_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    63.139    clkdiv_reg[0]_i_1059_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  clkdiv_reg[0]_i_915/CO[3]
                         net (fo=1, routed)           0.000    63.253    clkdiv_reg[0]_i_915_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  clkdiv_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.367    clkdiv_reg[0]_i_771_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  clkdiv_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    63.481    clkdiv_reg[0]_i_627_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  clkdiv_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    63.595    clkdiv_reg[0]_i_483_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  clkdiv_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    63.709    clkdiv_reg[0]_i_339_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  clkdiv_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.823    clkdiv_reg[0]_i_195_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  clkdiv_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.937    clkdiv_reg[0]_i_82_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.094 r  clkdiv_reg[0]_i_30/CO[1]
                         net (fo=37, routed)          2.166    66.260    clkdiv1[12]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.329    66.589 r  clkdiv[0]_i_1201/O
                         net (fo=1, routed)           0.000    66.589    clkdiv[0]_i_1201_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.122 r  clkdiv_reg[0]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    67.122    clkdiv_reg[0]_i_1097_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.239 r  clkdiv_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    67.239    clkdiv_reg[0]_i_960_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  clkdiv_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    67.356    clkdiv_reg[0]_i_816_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  clkdiv_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    67.473    clkdiv_reg[0]_i_672_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  clkdiv_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    67.590    clkdiv_reg[0]_i_528_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.707 r  clkdiv_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    67.707    clkdiv_reg[0]_i_384_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.824 r  clkdiv_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    67.824    clkdiv_reg[0]_i_240_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.941 r  clkdiv_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    67.941    clkdiv_reg[0]_i_119_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.098 r  clkdiv_reg[0]_i_44/CO[1]
                         net (fo=37, routed)          2.272    70.370    clkdiv1[11]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.332    70.702 r  clkdiv[0]_i_1197/O
                         net (fo=1, routed)           0.000    70.702    clkdiv[0]_i_1197_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.252 r  clkdiv_reg[0]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    71.252    clkdiv_reg[0]_i_1092_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  clkdiv_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    71.366    clkdiv_reg[0]_i_955_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  clkdiv_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    71.480    clkdiv_reg[0]_i_811_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  clkdiv_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    71.594    clkdiv_reg[0]_i_667_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  clkdiv_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    71.708    clkdiv_reg[0]_i_523_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.822 r  clkdiv_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000    71.822    clkdiv_reg[0]_i_379_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.936 r  clkdiv_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    71.936    clkdiv_reg[0]_i_235_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.050 r  clkdiv_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    72.050    clkdiv_reg[0]_i_116_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.207 r  clkdiv_reg[0]_i_45/CO[1]
                         net (fo=36, routed)          2.564    74.771    clkdiv1[10]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.329    75.100 r  clkdiv[0]_i_1193/O
                         net (fo=1, routed)           0.000    75.100    clkdiv[0]_i_1193_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.650 r  clkdiv_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    75.650    clkdiv_reg[0]_i_1091_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.764 r  clkdiv_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    75.764    clkdiv_reg[0]_i_954_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.878 r  clkdiv_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    75.878    clkdiv_reg[0]_i_810_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.992 r  clkdiv_reg[0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.992    clkdiv_reg[0]_i_666_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.106 r  clkdiv_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    76.106    clkdiv_reg[0]_i_522_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.220 r  clkdiv_reg[0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    76.220    clkdiv_reg[0]_i_378_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.334 r  clkdiv_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    76.334    clkdiv_reg[0]_i_234_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.448 r  clkdiv_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.448    clkdiv_reg[0]_i_115_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.605 r  clkdiv_reg[0]_i_43/CO[1]
                         net (fo=37, routed)          2.220    78.825    clkdiv1[9]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.329    79.154 r  clkdiv[0]_i_1213/O
                         net (fo=1, routed)           0.000    79.154    clkdiv[0]_i_1213_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.704 r  clkdiv_reg[0]_i_1112/CO[3]
                         net (fo=1, routed)           0.000    79.704    clkdiv_reg[0]_i_1112_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  clkdiv_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    79.818    clkdiv_reg[0]_i_975_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  clkdiv_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    79.932    clkdiv_reg[0]_i_831_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  clkdiv_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    80.046    clkdiv_reg[0]_i_687_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  clkdiv_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    80.160    clkdiv_reg[0]_i_543_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  clkdiv_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    80.274    clkdiv_reg[0]_i_399_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  clkdiv_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    80.388    clkdiv_reg[0]_i_255_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.502 r  clkdiv_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    80.502    clkdiv_reg[0]_i_128_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.659 r  clkdiv_reg[0]_i_47/CO[1]
                         net (fo=37, routed)          2.426    83.085    clkdiv1[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.329    83.414 r  clkdiv[0]_i_1209/O
                         net (fo=1, routed)           0.000    83.414    clkdiv[0]_i_1209_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.964 r  clkdiv_reg[0]_i_1107/CO[3]
                         net (fo=1, routed)           0.009    83.973    clkdiv_reg[0]_i_1107_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.087 r  clkdiv_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    84.087    clkdiv_reg[0]_i_970_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.201 r  clkdiv_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    84.201    clkdiv_reg[0]_i_826_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.315 r  clkdiv_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    84.315    clkdiv_reg[0]_i_682_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.429 r  clkdiv_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    84.429    clkdiv_reg[0]_i_538_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.543 r  clkdiv_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    84.543    clkdiv_reg[0]_i_394_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.657 r  clkdiv_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000    84.657    clkdiv_reg[0]_i_250_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.771 r  clkdiv_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    84.771    clkdiv_reg[0]_i_125_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.928 r  clkdiv_reg[0]_i_48/CO[1]
                         net (fo=37, routed)          2.204    87.133    clkdiv1[7]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.329    87.462 r  clkdiv[0]_i_1205/O
                         net (fo=1, routed)           0.000    87.462    clkdiv[0]_i_1205_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.012 r  clkdiv_reg[0]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    88.012    clkdiv_reg[0]_i_1106_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.126 r  clkdiv_reg[0]_i_969/CO[3]
                         net (fo=1, routed)           0.000    88.126    clkdiv_reg[0]_i_969_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.240 r  clkdiv_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    88.240    clkdiv_reg[0]_i_825_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.354 r  clkdiv_reg[0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    88.354    clkdiv_reg[0]_i_681_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.468 r  clkdiv_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000    88.468    clkdiv_reg[0]_i_537_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.582 r  clkdiv_reg[0]_i_393/CO[3]
                         net (fo=1, routed)           0.009    88.591    clkdiv_reg[0]_i_393_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.705 r  clkdiv_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    88.705    clkdiv_reg[0]_i_249_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.819 r  clkdiv_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.819    clkdiv_reg[0]_i_124_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.976 r  clkdiv_reg[0]_i_46/CO[1]
                         net (fo=37, routed)          0.902    89.878    clkdiv1[6]
    SLICE_X8Y76          LUT2 (Prop_lut2_I1_O)        0.329    90.207 r  clkdiv[0]_i_1225/O
                         net (fo=1, routed)           0.000    90.207    clkdiv[0]_i_1225_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.740 r  clkdiv_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    90.740    clkdiv_reg[0]_i_1127_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.857 r  clkdiv_reg[0]_i_990/CO[3]
                         net (fo=1, routed)           0.000    90.857    clkdiv_reg[0]_i_990_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.974 r  clkdiv_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    90.974    clkdiv_reg[0]_i_846_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.091 r  clkdiv_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    91.091    clkdiv_reg[0]_i_702_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.208 r  clkdiv_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    91.208    clkdiv_reg[0]_i_558_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.325 r  clkdiv_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    91.325    clkdiv_reg[0]_i_414_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.442 r  clkdiv_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    91.442    clkdiv_reg[0]_i_270_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.559 r  clkdiv_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    91.559    clkdiv_reg[0]_i_137_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.716 r  clkdiv_reg[0]_i_50/CO[1]
                         net (fo=37, routed)          1.061    92.777    clkdiv1[5]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.332    93.109 r  clkdiv[0]_i_1221/O
                         net (fo=1, routed)           0.000    93.109    clkdiv[0]_i_1221_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.659 r  clkdiv_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    93.659    clkdiv_reg[0]_i_1122_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.773 r  clkdiv_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    93.773    clkdiv_reg[0]_i_985_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.887 r  clkdiv_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    93.887    clkdiv_reg[0]_i_841_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.001 r  clkdiv_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    94.001    clkdiv_reg[0]_i_697_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.115 r  clkdiv_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    94.115    clkdiv_reg[0]_i_553_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.229 r  clkdiv_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    94.229    clkdiv_reg[0]_i_409_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.343 r  clkdiv_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    94.343    clkdiv_reg[0]_i_265_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.457 r  clkdiv_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    94.457    clkdiv_reg[0]_i_134_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.614 r  clkdiv_reg[0]_i_51/CO[1]
                         net (fo=37, routed)          2.580    97.193    clkdiv1[4]
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.329    97.522 r  clkdiv[0]_i_1217/O
                         net (fo=1, routed)           0.000    97.522    clkdiv[0]_i_1217_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.055 r  clkdiv_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    98.055    clkdiv_reg[0]_i_1121_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.172 r  clkdiv_reg[0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    98.172    clkdiv_reg[0]_i_984_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.289 r  clkdiv_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    98.289    clkdiv_reg[0]_i_840_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.406 r  clkdiv_reg[0]_i_696/CO[3]
                         net (fo=1, routed)           0.000    98.406    clkdiv_reg[0]_i_696_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.523 r  clkdiv_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    98.523    clkdiv_reg[0]_i_552_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.640 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    98.640    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.757 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.757    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.874 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    98.874    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.031 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          2.416   101.447    clkdiv1[3]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.332   101.779 r  clkdiv[0]_i_1234/O
                         net (fo=1, routed)           0.000   101.779    clkdiv[0]_i_1234_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.329 r  clkdiv_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000   102.329    clkdiv_reg[0]_i_1141_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  clkdiv_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000   102.443    clkdiv_reg[0]_i_1004_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  clkdiv_reg[0]_i_860/CO[3]
                         net (fo=1, routed)           0.000   102.557    clkdiv_reg[0]_i_860_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.671 r  clkdiv_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000   102.671    clkdiv_reg[0]_i_716_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.785 r  clkdiv_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000   102.785    clkdiv_reg[0]_i_572_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.899 r  clkdiv_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000   102.899    clkdiv_reg[0]_i_428_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.013 r  clkdiv_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000   103.013    clkdiv_reg[0]_i_284_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.127 r  clkdiv_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000   103.127    clkdiv_reg[0]_i_144_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.284 r  clkdiv_reg[0]_i_53/CO[1]
                         net (fo=37, routed)          2.325   105.610    clkdiv1[2]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.329   105.939 r  clkdiv[0]_i_1238/O
                         net (fo=1, routed)           0.000   105.939    clkdiv[0]_i_1238_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.472 r  clkdiv_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.009   106.481    clkdiv_reg[0]_i_1146_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.598 r  clkdiv_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000   106.598    clkdiv_reg[0]_i_1009_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.715 r  clkdiv_reg[0]_i_865/CO[3]
                         net (fo=1, routed)           0.000   106.715    clkdiv_reg[0]_i_865_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.832 r  clkdiv_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000   106.832    clkdiv_reg[0]_i_721_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.949 r  clkdiv_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000   106.949    clkdiv_reg[0]_i_577_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.066 r  clkdiv_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000   107.066    clkdiv_reg[0]_i_433_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.183 r  clkdiv_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000   107.183    clkdiv_reg[0]_i_289_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.300 r  clkdiv_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000   107.300    clkdiv_reg[0]_i_147_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.457 r  clkdiv_reg[0]_i_54/CO[1]
                         net (fo=37, routed)          2.453   109.910    clkdiv1[1]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.332   110.242 r  clkdiv[0]_i_1229/O
                         net (fo=1, routed)           0.000   110.242    clkdiv[0]_i_1229_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.792 r  clkdiv_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000   110.792    clkdiv_reg[0]_i_1136_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.906 r  clkdiv_reg[0]_i_999/CO[3]
                         net (fo=1, routed)           0.000   110.906    clkdiv_reg[0]_i_999_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.020 r  clkdiv_reg[0]_i_855/CO[3]
                         net (fo=1, routed)           0.009   111.029    clkdiv_reg[0]_i_855_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.143 r  clkdiv_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000   111.143    clkdiv_reg[0]_i_711_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.257 r  clkdiv_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000   111.257    clkdiv_reg[0]_i_567_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.371 r  clkdiv_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000   111.371    clkdiv_reg[0]_i_423_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.485 r  clkdiv_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000   111.485    clkdiv_reg[0]_i_279_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.599 r  clkdiv_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000   111.599    clkdiv_reg[0]_i_142_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.870 r  clkdiv_reg[0]_i_52/CO[0]
                         net (fo=1, routed)           1.465   113.335    clkdiv1[0]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.373   113.708 r  clkdiv[0]_i_20/O
                         net (fo=1, routed)           0.000   113.708    clkdiv[0]_i_20_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   114.240 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.240    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.354 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.354    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.582 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.816   115.398    clear
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.516     4.785    clk_BUFG
    SLICE_X15Y85         FDRE                                         r  clkdiv_reg[3]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        115.250ns  (logic 51.867ns (45.004%)  route 63.383ns (54.996%))
  Logic Levels:           282  (CARRY4=253 LUT1=1 LUT2=20 LUT3=7 LUT6=1)
  Clock Path Skew:        6.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    -1.365ns = ( 0.123 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.627     0.123    wire11/okHE[40]
    SLICE_X28Y79         FDRE                                         r  wire11/ep_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  wire11/ep_dataout_reg[10]/Q
                         net (fo=29, routed)          4.237     4.816    variable_2[10]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     4.940 r  clkdiv[0]_i_792/O
                         net (fo=1, routed)           0.000     4.940    clkdiv[0]_i_792_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.320 r  clkdiv_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000     5.320    clkdiv_reg[0]_i_642_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  clkdiv_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000     5.437    clkdiv_reg[0]_i_498_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  clkdiv_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000     5.554    clkdiv_reg[0]_i_354_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  clkdiv_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.671    clkdiv_reg[0]_i_210_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.788 r  clkdiv_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.001     5.789    clkdiv_reg[0]_i_91_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.906 r  clkdiv_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.906    clkdiv_reg[0]_i_33_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.160 r  clkdiv_reg[0]_i_13/CO[0]
                         net (fo=37, routed)          1.589     7.749    clkdiv1[27]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.367     8.116 r  clkdiv[0]_i_1090/O
                         net (fo=1, routed)           0.000     8.116    clkdiv[0]_i_1090_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.666 r  clkdiv_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000     8.666    clkdiv_reg[0]_i_945_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.780 r  clkdiv_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000     8.780    clkdiv_reg[0]_i_801_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.894 r  clkdiv_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000     8.894    clkdiv_reg[0]_i_657_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  clkdiv_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000     9.008    clkdiv_reg[0]_i_513_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  clkdiv_reg[0]_i_369/CO[3]
                         net (fo=1, routed)           0.000     9.122    clkdiv_reg[0]_i_369_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  clkdiv_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.001     9.237    clkdiv_reg[0]_i_225_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  clkdiv_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.351    clkdiv_reg[0]_i_106_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.465 r  clkdiv_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.465    clkdiv_reg[0]_i_38_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.622 r  clkdiv_reg[0]_i_15/CO[1]
                         net (fo=36, routed)          2.119    11.740    clkdiv1[26]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.329    12.069 r  clkdiv[0]_i_1086/O
                         net (fo=1, routed)           0.000    12.069    clkdiv[0]_i_1086_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.619 r  clkdiv_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    12.619    clkdiv_reg[0]_i_940_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  clkdiv_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    12.733    clkdiv_reg[0]_i_796_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  clkdiv_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    12.847    clkdiv_reg[0]_i_652_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  clkdiv_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    12.961    clkdiv_reg[0]_i_508_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.075 r  clkdiv_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    13.075    clkdiv_reg[0]_i_364_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.189 r  clkdiv_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.189    clkdiv_reg[0]_i_220_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.303 r  clkdiv_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.001    13.304    clkdiv_reg[0]_i_101_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  clkdiv_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.418    clkdiv_reg[0]_i_35_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.575 r  clkdiv_reg[0]_i_16/CO[1]
                         net (fo=36, routed)          2.109    15.684    clkdiv1[25]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.329    16.013 r  clkdiv[0]_i_1081/O
                         net (fo=1, routed)           0.000    16.013    clkdiv[0]_i_1081_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.414 r  clkdiv_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    16.414    clkdiv_reg[0]_i_939_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.528 r  clkdiv_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    16.528    clkdiv_reg[0]_i_795_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.642 r  clkdiv_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    16.642    clkdiv_reg[0]_i_651_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.756 r  clkdiv_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    16.756    clkdiv_reg[0]_i_507_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.870 r  clkdiv_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.870    clkdiv_reg[0]_i_363_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.984 r  clkdiv_reg[0]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.984    clkdiv_reg[0]_i_219_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.098 r  clkdiv_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.001    17.098    clkdiv_reg[0]_i_100_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.212 r  clkdiv_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.212    clkdiv_reg[0]_i_34_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.369 r  clkdiv_reg[0]_i_14/CO[1]
                         net (fo=36, routed)          2.088    19.457    clkdiv1[24]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.329    19.786 r  clkdiv[0]_i_1158/O
                         net (fo=1, routed)           0.000    19.786    clkdiv[0]_i_1158_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.184 r  clkdiv_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    20.184    clkdiv_reg[0]_i_1020_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.298 r  clkdiv_reg[0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    20.298    clkdiv_reg[0]_i_876_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.412 r  clkdiv_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    20.412    clkdiv_reg[0]_i_732_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.526 r  clkdiv_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    20.526    clkdiv_reg[0]_i_588_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.640 r  clkdiv_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.640    clkdiv_reg[0]_i_444_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  clkdiv_reg[0]_i_300/CO[3]
                         net (fo=1, routed)           0.000    20.754    clkdiv_reg[0]_i_300_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  clkdiv_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.001    20.869    clkdiv_reg[0]_i_156_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.983 r  clkdiv_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.983    clkdiv_reg[0]_i_59_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.140 r  clkdiv_reg[0]_i_22/CO[1]
                         net (fo=36, routed)          1.917    23.057    clkdiv1[23]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.329    23.386 r  clkdiv[0]_i_1156/O
                         net (fo=1, routed)           0.000    23.386    clkdiv[0]_i_1156_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.936 r  clkdiv_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    23.936    clkdiv_reg[0]_i_1015_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.050 r  clkdiv_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.050    clkdiv_reg[0]_i_871_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.164 r  clkdiv_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    24.164    clkdiv_reg[0]_i_727_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.278 r  clkdiv_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    24.278    clkdiv_reg[0]_i_583_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  clkdiv_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    24.392    clkdiv_reg[0]_i_439_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  clkdiv_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000    24.506    clkdiv_reg[0]_i_295_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.620 r  clkdiv_reg[0]_i_151/CO[3]
                         net (fo=1, routed)           0.001    24.621    clkdiv_reg[0]_i_151_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  clkdiv_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.735    clkdiv_reg[0]_i_56_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  clkdiv_reg[0]_i_23/CO[1]
                         net (fo=36, routed)          1.923    26.815    clkdiv1[22]
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.329    27.144 r  clkdiv[0]_i_1152/O
                         net (fo=1, routed)           0.000    27.144    clkdiv[0]_i_1152_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.542 r  clkdiv_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.542    clkdiv_reg[0]_i_1014_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.656 r  clkdiv_reg[0]_i_870/CO[3]
                         net (fo=1, routed)           0.000    27.656    clkdiv_reg[0]_i_870_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  clkdiv_reg[0]_i_726/CO[3]
                         net (fo=1, routed)           0.000    27.770    clkdiv_reg[0]_i_726_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.884 r  clkdiv_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    27.884    clkdiv_reg[0]_i_582_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.998 r  clkdiv_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    27.998    clkdiv_reg[0]_i_438_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.112 r  clkdiv_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    28.112    clkdiv_reg[0]_i_294_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.226 r  clkdiv_reg[0]_i_150/CO[3]
                         net (fo=1, routed)           0.001    28.227    clkdiv_reg[0]_i_150_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  clkdiv_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.341    clkdiv_reg[0]_i_55_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.498 r  clkdiv_reg[0]_i_21/CO[1]
                         net (fo=37, routed)          1.881    30.379    clkdiv1[21]
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.329    30.708 r  clkdiv[0]_i_1170/O
                         net (fo=1, routed)           0.000    30.708    clkdiv[0]_i_1170_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.241 r  clkdiv_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    31.241    clkdiv_reg[0]_i_1035_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.358 r  clkdiv_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    31.358    clkdiv_reg[0]_i_891_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.475 r  clkdiv_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    31.475    clkdiv_reg[0]_i_747_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.592 r  clkdiv_reg[0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.592    clkdiv_reg[0]_i_603_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.709 r  clkdiv_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    31.709    clkdiv_reg[0]_i_459_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.826 r  clkdiv_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.001    31.827    clkdiv_reg[0]_i_315_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  clkdiv_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    31.944    clkdiv_reg[0]_i_171_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  clkdiv_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.061    clkdiv_reg[0]_i_68_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  clkdiv_reg[0]_i_25/CO[1]
                         net (fo=36, routed)          2.096    34.313    clkdiv1[20]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.332    34.645 r  clkdiv[0]_i_1166/O
                         net (fo=1, routed)           0.000    34.645    clkdiv[0]_i_1166_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.195 r  clkdiv_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.195    clkdiv_reg[0]_i_1030_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.309 r  clkdiv_reg[0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    35.309    clkdiv_reg[0]_i_886_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.423 r  clkdiv_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    35.423    clkdiv_reg[0]_i_742_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.537 r  clkdiv_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    35.537    clkdiv_reg[0]_i_598_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.651 r  clkdiv_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    35.651    clkdiv_reg[0]_i_454_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.765 r  clkdiv_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    35.765    clkdiv_reg[0]_i_310_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.879 r  clkdiv_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    35.879    clkdiv_reg[0]_i_166_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.993 r  clkdiv_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    35.993    clkdiv_reg[0]_i_65_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.150 r  clkdiv_reg[0]_i_26/CO[1]
                         net (fo=37, routed)          2.147    38.298    clkdiv1[19]
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.329    38.627 r  clkdiv[0]_i_1163/O
                         net (fo=1, routed)           0.000    38.627    clkdiv[0]_i_1163_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.160 r  clkdiv_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    39.160    clkdiv_reg[0]_i_1029_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  clkdiv_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    39.277    clkdiv_reg[0]_i_885_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  clkdiv_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    39.394    clkdiv_reg[0]_i_741_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  clkdiv_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    39.511    clkdiv_reg[0]_i_597_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  clkdiv_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    39.628    clkdiv_reg[0]_i_453_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  clkdiv_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    39.745    clkdiv_reg[0]_i_309_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  clkdiv_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.862    clkdiv_reg[0]_i_165_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.979 r  clkdiv_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.979    clkdiv_reg[0]_i_64_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.136 r  clkdiv_reg[0]_i_24/CO[1]
                         net (fo=36, routed)          2.400    42.535    clkdiv1[18]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.332    42.867 r  clkdiv[0]_i_1179/O
                         net (fo=1, routed)           0.000    42.867    clkdiv[0]_i_1179_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.400 r  clkdiv_reg[0]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    43.400    clkdiv_reg[0]_i_1050_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.517 r  clkdiv_reg[0]_i_906/CO[3]
                         net (fo=1, routed)           0.000    43.517    clkdiv_reg[0]_i_906_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.634 r  clkdiv_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    43.634    clkdiv_reg[0]_i_762_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.751 r  clkdiv_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    43.751    clkdiv_reg[0]_i_618_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.868 r  clkdiv_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    43.868    clkdiv_reg[0]_i_474_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.985 r  clkdiv_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    43.985    clkdiv_reg[0]_i_330_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.102 r  clkdiv_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.102    clkdiv_reg[0]_i_186_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  clkdiv_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    44.219    clkdiv_reg[0]_i_77_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.376 r  clkdiv_reg[0]_i_28/CO[1]
                         net (fo=36, routed)          1.965    46.341    clkdiv1[17]
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.332    46.673 r  clkdiv[0]_i_1175/O
                         net (fo=1, routed)           0.000    46.673    clkdiv[0]_i_1175_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.053 r  clkdiv_reg[0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    47.053    clkdiv_reg[0]_i_1045_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  clkdiv_reg[0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    47.170    clkdiv_reg[0]_i_901_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.287 r  clkdiv_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    47.287    clkdiv_reg[0]_i_757_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.404 r  clkdiv_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    47.404    clkdiv_reg[0]_i_613_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.521 r  clkdiv_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    47.521    clkdiv_reg[0]_i_469_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.638 r  clkdiv_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    47.638    clkdiv_reg[0]_i_325_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.755 r  clkdiv_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    47.755    clkdiv_reg[0]_i_181_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.872 r  clkdiv_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.872    clkdiv_reg[0]_i_74_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.029 r  clkdiv_reg[0]_i_29/CO[1]
                         net (fo=36, routed)          2.020    50.050    clkdiv1[16]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.332    50.382 r  clkdiv[0]_i_1171/O
                         net (fo=1, routed)           0.000    50.382    clkdiv[0]_i_1171_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.758 r  clkdiv_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    50.758    clkdiv_reg[0]_i_1044_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.875 r  clkdiv_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    50.875    clkdiv_reg[0]_i_900_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.992 r  clkdiv_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    50.992    clkdiv_reg[0]_i_756_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.109 r  clkdiv_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    51.109    clkdiv_reg[0]_i_612_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.226 r  clkdiv_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    51.226    clkdiv_reg[0]_i_468_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.343 r  clkdiv_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    51.343    clkdiv_reg[0]_i_324_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.460 r  clkdiv_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.460    clkdiv_reg[0]_i_180_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.577 r  clkdiv_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.577    clkdiv_reg[0]_i_73_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.734 r  clkdiv_reg[0]_i_27/CO[1]
                         net (fo=36, routed)          2.552    54.286    clkdiv1[15]
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.332    54.618 r  clkdiv[0]_i_1190/O
                         net (fo=1, routed)           0.000    54.618    clkdiv[0]_i_1190_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.168 r  clkdiv_reg[0]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    55.168    clkdiv_reg[0]_i_1065_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.282 r  clkdiv_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    55.282    clkdiv_reg[0]_i_921_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.396 r  clkdiv_reg[0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    55.396    clkdiv_reg[0]_i_777_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.510 r  clkdiv_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    55.510    clkdiv_reg[0]_i_633_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.624 r  clkdiv_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.624    clkdiv_reg[0]_i_489_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  clkdiv_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000    55.738    clkdiv_reg[0]_i_345_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  clkdiv_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    55.852    clkdiv_reg[0]_i_201_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.966 r  clkdiv_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.966    clkdiv_reg[0]_i_86_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.123 r  clkdiv_reg[0]_i_31/CO[1]
                         net (fo=37, routed)          2.354    58.476    clkdiv1[14]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.329    58.805 r  clkdiv[0]_i_1185/O
                         net (fo=1, routed)           0.000    58.805    clkdiv[0]_i_1185_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.206 r  clkdiv_reg[0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    59.206    clkdiv_reg[0]_i_1060_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.320 r  clkdiv_reg[0]_i_916/CO[3]
                         net (fo=1, routed)           0.000    59.320    clkdiv_reg[0]_i_916_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.434 r  clkdiv_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    59.434    clkdiv_reg[0]_i_772_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.548 r  clkdiv_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    59.548    clkdiv_reg[0]_i_628_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.662 r  clkdiv_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    59.662    clkdiv_reg[0]_i_484_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.776 r  clkdiv_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    59.776    clkdiv_reg[0]_i_340_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.890 r  clkdiv_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    59.890    clkdiv_reg[0]_i_196_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  clkdiv_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.004    clkdiv_reg[0]_i_83_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.161 r  clkdiv_reg[0]_i_32/CO[1]
                         net (fo=37, routed)          2.098    62.260    clkdiv1[13]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.329    62.589 r  clkdiv[0]_i_1183/O
                         net (fo=1, routed)           0.000    62.589    clkdiv[0]_i_1183_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.139 r  clkdiv_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    63.139    clkdiv_reg[0]_i_1059_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  clkdiv_reg[0]_i_915/CO[3]
                         net (fo=1, routed)           0.000    63.253    clkdiv_reg[0]_i_915_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  clkdiv_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.367    clkdiv_reg[0]_i_771_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  clkdiv_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    63.481    clkdiv_reg[0]_i_627_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  clkdiv_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    63.595    clkdiv_reg[0]_i_483_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  clkdiv_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    63.709    clkdiv_reg[0]_i_339_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  clkdiv_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.823    clkdiv_reg[0]_i_195_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  clkdiv_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.937    clkdiv_reg[0]_i_82_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.094 r  clkdiv_reg[0]_i_30/CO[1]
                         net (fo=37, routed)          2.166    66.260    clkdiv1[12]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.329    66.589 r  clkdiv[0]_i_1201/O
                         net (fo=1, routed)           0.000    66.589    clkdiv[0]_i_1201_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.122 r  clkdiv_reg[0]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    67.122    clkdiv_reg[0]_i_1097_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.239 r  clkdiv_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    67.239    clkdiv_reg[0]_i_960_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  clkdiv_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    67.356    clkdiv_reg[0]_i_816_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  clkdiv_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    67.473    clkdiv_reg[0]_i_672_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  clkdiv_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    67.590    clkdiv_reg[0]_i_528_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.707 r  clkdiv_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    67.707    clkdiv_reg[0]_i_384_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.824 r  clkdiv_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    67.824    clkdiv_reg[0]_i_240_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.941 r  clkdiv_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    67.941    clkdiv_reg[0]_i_119_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.098 r  clkdiv_reg[0]_i_44/CO[1]
                         net (fo=37, routed)          2.272    70.370    clkdiv1[11]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.332    70.702 r  clkdiv[0]_i_1197/O
                         net (fo=1, routed)           0.000    70.702    clkdiv[0]_i_1197_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.252 r  clkdiv_reg[0]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    71.252    clkdiv_reg[0]_i_1092_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  clkdiv_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    71.366    clkdiv_reg[0]_i_955_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  clkdiv_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    71.480    clkdiv_reg[0]_i_811_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  clkdiv_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    71.594    clkdiv_reg[0]_i_667_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  clkdiv_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    71.708    clkdiv_reg[0]_i_523_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.822 r  clkdiv_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000    71.822    clkdiv_reg[0]_i_379_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.936 r  clkdiv_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    71.936    clkdiv_reg[0]_i_235_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.050 r  clkdiv_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    72.050    clkdiv_reg[0]_i_116_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.207 r  clkdiv_reg[0]_i_45/CO[1]
                         net (fo=36, routed)          2.564    74.771    clkdiv1[10]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.329    75.100 r  clkdiv[0]_i_1193/O
                         net (fo=1, routed)           0.000    75.100    clkdiv[0]_i_1193_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.650 r  clkdiv_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    75.650    clkdiv_reg[0]_i_1091_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.764 r  clkdiv_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    75.764    clkdiv_reg[0]_i_954_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.878 r  clkdiv_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    75.878    clkdiv_reg[0]_i_810_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.992 r  clkdiv_reg[0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.992    clkdiv_reg[0]_i_666_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.106 r  clkdiv_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    76.106    clkdiv_reg[0]_i_522_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.220 r  clkdiv_reg[0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    76.220    clkdiv_reg[0]_i_378_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.334 r  clkdiv_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    76.334    clkdiv_reg[0]_i_234_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.448 r  clkdiv_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.448    clkdiv_reg[0]_i_115_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.605 r  clkdiv_reg[0]_i_43/CO[1]
                         net (fo=37, routed)          2.220    78.825    clkdiv1[9]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.329    79.154 r  clkdiv[0]_i_1213/O
                         net (fo=1, routed)           0.000    79.154    clkdiv[0]_i_1213_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.704 r  clkdiv_reg[0]_i_1112/CO[3]
                         net (fo=1, routed)           0.000    79.704    clkdiv_reg[0]_i_1112_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  clkdiv_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    79.818    clkdiv_reg[0]_i_975_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  clkdiv_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    79.932    clkdiv_reg[0]_i_831_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  clkdiv_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    80.046    clkdiv_reg[0]_i_687_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  clkdiv_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    80.160    clkdiv_reg[0]_i_543_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  clkdiv_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    80.274    clkdiv_reg[0]_i_399_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  clkdiv_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    80.388    clkdiv_reg[0]_i_255_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.502 r  clkdiv_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    80.502    clkdiv_reg[0]_i_128_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.659 r  clkdiv_reg[0]_i_47/CO[1]
                         net (fo=37, routed)          2.426    83.085    clkdiv1[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.329    83.414 r  clkdiv[0]_i_1209/O
                         net (fo=1, routed)           0.000    83.414    clkdiv[0]_i_1209_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.964 r  clkdiv_reg[0]_i_1107/CO[3]
                         net (fo=1, routed)           0.009    83.973    clkdiv_reg[0]_i_1107_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.087 r  clkdiv_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    84.087    clkdiv_reg[0]_i_970_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.201 r  clkdiv_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    84.201    clkdiv_reg[0]_i_826_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.315 r  clkdiv_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    84.315    clkdiv_reg[0]_i_682_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.429 r  clkdiv_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    84.429    clkdiv_reg[0]_i_538_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.543 r  clkdiv_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    84.543    clkdiv_reg[0]_i_394_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.657 r  clkdiv_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000    84.657    clkdiv_reg[0]_i_250_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.771 r  clkdiv_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    84.771    clkdiv_reg[0]_i_125_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.928 r  clkdiv_reg[0]_i_48/CO[1]
                         net (fo=37, routed)          2.204    87.133    clkdiv1[7]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.329    87.462 r  clkdiv[0]_i_1205/O
                         net (fo=1, routed)           0.000    87.462    clkdiv[0]_i_1205_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.012 r  clkdiv_reg[0]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    88.012    clkdiv_reg[0]_i_1106_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.126 r  clkdiv_reg[0]_i_969/CO[3]
                         net (fo=1, routed)           0.000    88.126    clkdiv_reg[0]_i_969_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.240 r  clkdiv_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    88.240    clkdiv_reg[0]_i_825_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.354 r  clkdiv_reg[0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    88.354    clkdiv_reg[0]_i_681_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.468 r  clkdiv_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000    88.468    clkdiv_reg[0]_i_537_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.582 r  clkdiv_reg[0]_i_393/CO[3]
                         net (fo=1, routed)           0.009    88.591    clkdiv_reg[0]_i_393_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.705 r  clkdiv_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    88.705    clkdiv_reg[0]_i_249_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.819 r  clkdiv_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.819    clkdiv_reg[0]_i_124_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.976 r  clkdiv_reg[0]_i_46/CO[1]
                         net (fo=37, routed)          0.902    89.878    clkdiv1[6]
    SLICE_X8Y76          LUT2 (Prop_lut2_I1_O)        0.329    90.207 r  clkdiv[0]_i_1225/O
                         net (fo=1, routed)           0.000    90.207    clkdiv[0]_i_1225_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.740 r  clkdiv_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    90.740    clkdiv_reg[0]_i_1127_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.857 r  clkdiv_reg[0]_i_990/CO[3]
                         net (fo=1, routed)           0.000    90.857    clkdiv_reg[0]_i_990_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.974 r  clkdiv_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    90.974    clkdiv_reg[0]_i_846_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.091 r  clkdiv_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    91.091    clkdiv_reg[0]_i_702_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.208 r  clkdiv_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    91.208    clkdiv_reg[0]_i_558_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.325 r  clkdiv_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    91.325    clkdiv_reg[0]_i_414_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.442 r  clkdiv_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    91.442    clkdiv_reg[0]_i_270_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.559 r  clkdiv_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    91.559    clkdiv_reg[0]_i_137_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.716 r  clkdiv_reg[0]_i_50/CO[1]
                         net (fo=37, routed)          1.061    92.777    clkdiv1[5]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.332    93.109 r  clkdiv[0]_i_1221/O
                         net (fo=1, routed)           0.000    93.109    clkdiv[0]_i_1221_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.659 r  clkdiv_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    93.659    clkdiv_reg[0]_i_1122_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.773 r  clkdiv_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    93.773    clkdiv_reg[0]_i_985_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.887 r  clkdiv_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    93.887    clkdiv_reg[0]_i_841_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.001 r  clkdiv_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    94.001    clkdiv_reg[0]_i_697_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.115 r  clkdiv_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    94.115    clkdiv_reg[0]_i_553_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.229 r  clkdiv_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    94.229    clkdiv_reg[0]_i_409_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.343 r  clkdiv_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    94.343    clkdiv_reg[0]_i_265_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.457 r  clkdiv_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    94.457    clkdiv_reg[0]_i_134_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.614 r  clkdiv_reg[0]_i_51/CO[1]
                         net (fo=37, routed)          2.580    97.193    clkdiv1[4]
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.329    97.522 r  clkdiv[0]_i_1217/O
                         net (fo=1, routed)           0.000    97.522    clkdiv[0]_i_1217_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.055 r  clkdiv_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    98.055    clkdiv_reg[0]_i_1121_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.172 r  clkdiv_reg[0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    98.172    clkdiv_reg[0]_i_984_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.289 r  clkdiv_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    98.289    clkdiv_reg[0]_i_840_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.406 r  clkdiv_reg[0]_i_696/CO[3]
                         net (fo=1, routed)           0.000    98.406    clkdiv_reg[0]_i_696_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.523 r  clkdiv_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    98.523    clkdiv_reg[0]_i_552_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.640 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    98.640    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.757 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.757    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.874 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    98.874    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.031 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          2.416   101.447    clkdiv1[3]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.332   101.779 r  clkdiv[0]_i_1234/O
                         net (fo=1, routed)           0.000   101.779    clkdiv[0]_i_1234_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.329 r  clkdiv_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000   102.329    clkdiv_reg[0]_i_1141_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  clkdiv_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000   102.443    clkdiv_reg[0]_i_1004_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  clkdiv_reg[0]_i_860/CO[3]
                         net (fo=1, routed)           0.000   102.557    clkdiv_reg[0]_i_860_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.671 r  clkdiv_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000   102.671    clkdiv_reg[0]_i_716_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.785 r  clkdiv_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000   102.785    clkdiv_reg[0]_i_572_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.899 r  clkdiv_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000   102.899    clkdiv_reg[0]_i_428_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.013 r  clkdiv_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000   103.013    clkdiv_reg[0]_i_284_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.127 r  clkdiv_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000   103.127    clkdiv_reg[0]_i_144_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.284 r  clkdiv_reg[0]_i_53/CO[1]
                         net (fo=37, routed)          2.325   105.610    clkdiv1[2]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.329   105.939 r  clkdiv[0]_i_1238/O
                         net (fo=1, routed)           0.000   105.939    clkdiv[0]_i_1238_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.472 r  clkdiv_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.009   106.481    clkdiv_reg[0]_i_1146_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.598 r  clkdiv_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000   106.598    clkdiv_reg[0]_i_1009_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.715 r  clkdiv_reg[0]_i_865/CO[3]
                         net (fo=1, routed)           0.000   106.715    clkdiv_reg[0]_i_865_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.832 r  clkdiv_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000   106.832    clkdiv_reg[0]_i_721_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.949 r  clkdiv_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000   106.949    clkdiv_reg[0]_i_577_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.066 r  clkdiv_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000   107.066    clkdiv_reg[0]_i_433_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.183 r  clkdiv_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000   107.183    clkdiv_reg[0]_i_289_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.300 r  clkdiv_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000   107.300    clkdiv_reg[0]_i_147_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.457 r  clkdiv_reg[0]_i_54/CO[1]
                         net (fo=37, routed)          2.453   109.910    clkdiv1[1]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.332   110.242 r  clkdiv[0]_i_1229/O
                         net (fo=1, routed)           0.000   110.242    clkdiv[0]_i_1229_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.792 r  clkdiv_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000   110.792    clkdiv_reg[0]_i_1136_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.906 r  clkdiv_reg[0]_i_999/CO[3]
                         net (fo=1, routed)           0.000   110.906    clkdiv_reg[0]_i_999_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.020 r  clkdiv_reg[0]_i_855/CO[3]
                         net (fo=1, routed)           0.009   111.029    clkdiv_reg[0]_i_855_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.143 r  clkdiv_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000   111.143    clkdiv_reg[0]_i_711_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.257 r  clkdiv_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000   111.257    clkdiv_reg[0]_i_567_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.371 r  clkdiv_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000   111.371    clkdiv_reg[0]_i_423_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.485 r  clkdiv_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000   111.485    clkdiv_reg[0]_i_279_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.599 r  clkdiv_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000   111.599    clkdiv_reg[0]_i_142_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.870 r  clkdiv_reg[0]_i_52/CO[0]
                         net (fo=1, routed)           1.465   113.335    clkdiv1[0]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.373   113.708 r  clkdiv[0]_i_20/O
                         net (fo=1, routed)           0.000   113.708    clkdiv[0]_i_20_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   114.240 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.240    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.354 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.354    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.582 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.790   115.372    clear
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.520     4.789    clk_BUFG
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[24]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        115.250ns  (logic 51.867ns (45.004%)  route 63.383ns (54.996%))
  Logic Levels:           282  (CARRY4=253 LUT1=1 LUT2=20 LUT3=7 LUT6=1)
  Clock Path Skew:        6.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    -1.365ns = ( 0.123 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.627     0.123    wire11/okHE[40]
    SLICE_X28Y79         FDRE                                         r  wire11/ep_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  wire11/ep_dataout_reg[10]/Q
                         net (fo=29, routed)          4.237     4.816    variable_2[10]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     4.940 r  clkdiv[0]_i_792/O
                         net (fo=1, routed)           0.000     4.940    clkdiv[0]_i_792_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.320 r  clkdiv_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000     5.320    clkdiv_reg[0]_i_642_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  clkdiv_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000     5.437    clkdiv_reg[0]_i_498_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  clkdiv_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000     5.554    clkdiv_reg[0]_i_354_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  clkdiv_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.671    clkdiv_reg[0]_i_210_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.788 r  clkdiv_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.001     5.789    clkdiv_reg[0]_i_91_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.906 r  clkdiv_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.906    clkdiv_reg[0]_i_33_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.160 r  clkdiv_reg[0]_i_13/CO[0]
                         net (fo=37, routed)          1.589     7.749    clkdiv1[27]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.367     8.116 r  clkdiv[0]_i_1090/O
                         net (fo=1, routed)           0.000     8.116    clkdiv[0]_i_1090_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.666 r  clkdiv_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000     8.666    clkdiv_reg[0]_i_945_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.780 r  clkdiv_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000     8.780    clkdiv_reg[0]_i_801_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.894 r  clkdiv_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000     8.894    clkdiv_reg[0]_i_657_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  clkdiv_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000     9.008    clkdiv_reg[0]_i_513_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  clkdiv_reg[0]_i_369/CO[3]
                         net (fo=1, routed)           0.000     9.122    clkdiv_reg[0]_i_369_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  clkdiv_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.001     9.237    clkdiv_reg[0]_i_225_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  clkdiv_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.351    clkdiv_reg[0]_i_106_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.465 r  clkdiv_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.465    clkdiv_reg[0]_i_38_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.622 r  clkdiv_reg[0]_i_15/CO[1]
                         net (fo=36, routed)          2.119    11.740    clkdiv1[26]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.329    12.069 r  clkdiv[0]_i_1086/O
                         net (fo=1, routed)           0.000    12.069    clkdiv[0]_i_1086_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.619 r  clkdiv_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    12.619    clkdiv_reg[0]_i_940_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  clkdiv_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    12.733    clkdiv_reg[0]_i_796_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  clkdiv_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    12.847    clkdiv_reg[0]_i_652_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  clkdiv_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    12.961    clkdiv_reg[0]_i_508_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.075 r  clkdiv_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    13.075    clkdiv_reg[0]_i_364_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.189 r  clkdiv_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.189    clkdiv_reg[0]_i_220_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.303 r  clkdiv_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.001    13.304    clkdiv_reg[0]_i_101_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  clkdiv_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.418    clkdiv_reg[0]_i_35_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.575 r  clkdiv_reg[0]_i_16/CO[1]
                         net (fo=36, routed)          2.109    15.684    clkdiv1[25]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.329    16.013 r  clkdiv[0]_i_1081/O
                         net (fo=1, routed)           0.000    16.013    clkdiv[0]_i_1081_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.414 r  clkdiv_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    16.414    clkdiv_reg[0]_i_939_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.528 r  clkdiv_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    16.528    clkdiv_reg[0]_i_795_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.642 r  clkdiv_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    16.642    clkdiv_reg[0]_i_651_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.756 r  clkdiv_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    16.756    clkdiv_reg[0]_i_507_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.870 r  clkdiv_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.870    clkdiv_reg[0]_i_363_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.984 r  clkdiv_reg[0]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.984    clkdiv_reg[0]_i_219_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.098 r  clkdiv_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.001    17.098    clkdiv_reg[0]_i_100_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.212 r  clkdiv_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.212    clkdiv_reg[0]_i_34_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.369 r  clkdiv_reg[0]_i_14/CO[1]
                         net (fo=36, routed)          2.088    19.457    clkdiv1[24]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.329    19.786 r  clkdiv[0]_i_1158/O
                         net (fo=1, routed)           0.000    19.786    clkdiv[0]_i_1158_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.184 r  clkdiv_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    20.184    clkdiv_reg[0]_i_1020_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.298 r  clkdiv_reg[0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    20.298    clkdiv_reg[0]_i_876_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.412 r  clkdiv_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    20.412    clkdiv_reg[0]_i_732_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.526 r  clkdiv_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    20.526    clkdiv_reg[0]_i_588_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.640 r  clkdiv_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.640    clkdiv_reg[0]_i_444_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  clkdiv_reg[0]_i_300/CO[3]
                         net (fo=1, routed)           0.000    20.754    clkdiv_reg[0]_i_300_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  clkdiv_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.001    20.869    clkdiv_reg[0]_i_156_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.983 r  clkdiv_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.983    clkdiv_reg[0]_i_59_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.140 r  clkdiv_reg[0]_i_22/CO[1]
                         net (fo=36, routed)          1.917    23.057    clkdiv1[23]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.329    23.386 r  clkdiv[0]_i_1156/O
                         net (fo=1, routed)           0.000    23.386    clkdiv[0]_i_1156_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.936 r  clkdiv_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    23.936    clkdiv_reg[0]_i_1015_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.050 r  clkdiv_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.050    clkdiv_reg[0]_i_871_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.164 r  clkdiv_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    24.164    clkdiv_reg[0]_i_727_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.278 r  clkdiv_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    24.278    clkdiv_reg[0]_i_583_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  clkdiv_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    24.392    clkdiv_reg[0]_i_439_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  clkdiv_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000    24.506    clkdiv_reg[0]_i_295_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.620 r  clkdiv_reg[0]_i_151/CO[3]
                         net (fo=1, routed)           0.001    24.621    clkdiv_reg[0]_i_151_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  clkdiv_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.735    clkdiv_reg[0]_i_56_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  clkdiv_reg[0]_i_23/CO[1]
                         net (fo=36, routed)          1.923    26.815    clkdiv1[22]
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.329    27.144 r  clkdiv[0]_i_1152/O
                         net (fo=1, routed)           0.000    27.144    clkdiv[0]_i_1152_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.542 r  clkdiv_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.542    clkdiv_reg[0]_i_1014_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.656 r  clkdiv_reg[0]_i_870/CO[3]
                         net (fo=1, routed)           0.000    27.656    clkdiv_reg[0]_i_870_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  clkdiv_reg[0]_i_726/CO[3]
                         net (fo=1, routed)           0.000    27.770    clkdiv_reg[0]_i_726_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.884 r  clkdiv_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    27.884    clkdiv_reg[0]_i_582_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.998 r  clkdiv_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    27.998    clkdiv_reg[0]_i_438_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.112 r  clkdiv_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    28.112    clkdiv_reg[0]_i_294_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.226 r  clkdiv_reg[0]_i_150/CO[3]
                         net (fo=1, routed)           0.001    28.227    clkdiv_reg[0]_i_150_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  clkdiv_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.341    clkdiv_reg[0]_i_55_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.498 r  clkdiv_reg[0]_i_21/CO[1]
                         net (fo=37, routed)          1.881    30.379    clkdiv1[21]
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.329    30.708 r  clkdiv[0]_i_1170/O
                         net (fo=1, routed)           0.000    30.708    clkdiv[0]_i_1170_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.241 r  clkdiv_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    31.241    clkdiv_reg[0]_i_1035_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.358 r  clkdiv_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    31.358    clkdiv_reg[0]_i_891_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.475 r  clkdiv_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    31.475    clkdiv_reg[0]_i_747_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.592 r  clkdiv_reg[0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.592    clkdiv_reg[0]_i_603_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.709 r  clkdiv_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    31.709    clkdiv_reg[0]_i_459_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.826 r  clkdiv_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.001    31.827    clkdiv_reg[0]_i_315_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  clkdiv_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    31.944    clkdiv_reg[0]_i_171_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  clkdiv_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.061    clkdiv_reg[0]_i_68_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  clkdiv_reg[0]_i_25/CO[1]
                         net (fo=36, routed)          2.096    34.313    clkdiv1[20]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.332    34.645 r  clkdiv[0]_i_1166/O
                         net (fo=1, routed)           0.000    34.645    clkdiv[0]_i_1166_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.195 r  clkdiv_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.195    clkdiv_reg[0]_i_1030_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.309 r  clkdiv_reg[0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    35.309    clkdiv_reg[0]_i_886_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.423 r  clkdiv_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    35.423    clkdiv_reg[0]_i_742_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.537 r  clkdiv_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    35.537    clkdiv_reg[0]_i_598_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.651 r  clkdiv_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    35.651    clkdiv_reg[0]_i_454_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.765 r  clkdiv_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    35.765    clkdiv_reg[0]_i_310_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.879 r  clkdiv_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    35.879    clkdiv_reg[0]_i_166_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.993 r  clkdiv_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    35.993    clkdiv_reg[0]_i_65_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.150 r  clkdiv_reg[0]_i_26/CO[1]
                         net (fo=37, routed)          2.147    38.298    clkdiv1[19]
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.329    38.627 r  clkdiv[0]_i_1163/O
                         net (fo=1, routed)           0.000    38.627    clkdiv[0]_i_1163_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.160 r  clkdiv_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    39.160    clkdiv_reg[0]_i_1029_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  clkdiv_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    39.277    clkdiv_reg[0]_i_885_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  clkdiv_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    39.394    clkdiv_reg[0]_i_741_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  clkdiv_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    39.511    clkdiv_reg[0]_i_597_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  clkdiv_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    39.628    clkdiv_reg[0]_i_453_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  clkdiv_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    39.745    clkdiv_reg[0]_i_309_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  clkdiv_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.862    clkdiv_reg[0]_i_165_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.979 r  clkdiv_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.979    clkdiv_reg[0]_i_64_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.136 r  clkdiv_reg[0]_i_24/CO[1]
                         net (fo=36, routed)          2.400    42.535    clkdiv1[18]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.332    42.867 r  clkdiv[0]_i_1179/O
                         net (fo=1, routed)           0.000    42.867    clkdiv[0]_i_1179_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.400 r  clkdiv_reg[0]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    43.400    clkdiv_reg[0]_i_1050_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.517 r  clkdiv_reg[0]_i_906/CO[3]
                         net (fo=1, routed)           0.000    43.517    clkdiv_reg[0]_i_906_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.634 r  clkdiv_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    43.634    clkdiv_reg[0]_i_762_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.751 r  clkdiv_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    43.751    clkdiv_reg[0]_i_618_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.868 r  clkdiv_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    43.868    clkdiv_reg[0]_i_474_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.985 r  clkdiv_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    43.985    clkdiv_reg[0]_i_330_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.102 r  clkdiv_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.102    clkdiv_reg[0]_i_186_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  clkdiv_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    44.219    clkdiv_reg[0]_i_77_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.376 r  clkdiv_reg[0]_i_28/CO[1]
                         net (fo=36, routed)          1.965    46.341    clkdiv1[17]
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.332    46.673 r  clkdiv[0]_i_1175/O
                         net (fo=1, routed)           0.000    46.673    clkdiv[0]_i_1175_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.053 r  clkdiv_reg[0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    47.053    clkdiv_reg[0]_i_1045_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  clkdiv_reg[0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    47.170    clkdiv_reg[0]_i_901_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.287 r  clkdiv_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    47.287    clkdiv_reg[0]_i_757_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.404 r  clkdiv_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    47.404    clkdiv_reg[0]_i_613_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.521 r  clkdiv_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    47.521    clkdiv_reg[0]_i_469_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.638 r  clkdiv_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    47.638    clkdiv_reg[0]_i_325_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.755 r  clkdiv_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    47.755    clkdiv_reg[0]_i_181_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.872 r  clkdiv_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.872    clkdiv_reg[0]_i_74_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.029 r  clkdiv_reg[0]_i_29/CO[1]
                         net (fo=36, routed)          2.020    50.050    clkdiv1[16]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.332    50.382 r  clkdiv[0]_i_1171/O
                         net (fo=1, routed)           0.000    50.382    clkdiv[0]_i_1171_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.758 r  clkdiv_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    50.758    clkdiv_reg[0]_i_1044_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.875 r  clkdiv_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    50.875    clkdiv_reg[0]_i_900_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.992 r  clkdiv_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    50.992    clkdiv_reg[0]_i_756_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.109 r  clkdiv_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    51.109    clkdiv_reg[0]_i_612_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.226 r  clkdiv_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    51.226    clkdiv_reg[0]_i_468_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.343 r  clkdiv_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    51.343    clkdiv_reg[0]_i_324_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.460 r  clkdiv_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.460    clkdiv_reg[0]_i_180_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.577 r  clkdiv_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.577    clkdiv_reg[0]_i_73_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.734 r  clkdiv_reg[0]_i_27/CO[1]
                         net (fo=36, routed)          2.552    54.286    clkdiv1[15]
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.332    54.618 r  clkdiv[0]_i_1190/O
                         net (fo=1, routed)           0.000    54.618    clkdiv[0]_i_1190_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.168 r  clkdiv_reg[0]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    55.168    clkdiv_reg[0]_i_1065_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.282 r  clkdiv_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    55.282    clkdiv_reg[0]_i_921_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.396 r  clkdiv_reg[0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    55.396    clkdiv_reg[0]_i_777_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.510 r  clkdiv_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    55.510    clkdiv_reg[0]_i_633_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.624 r  clkdiv_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.624    clkdiv_reg[0]_i_489_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  clkdiv_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000    55.738    clkdiv_reg[0]_i_345_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  clkdiv_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    55.852    clkdiv_reg[0]_i_201_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.966 r  clkdiv_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.966    clkdiv_reg[0]_i_86_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.123 r  clkdiv_reg[0]_i_31/CO[1]
                         net (fo=37, routed)          2.354    58.476    clkdiv1[14]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.329    58.805 r  clkdiv[0]_i_1185/O
                         net (fo=1, routed)           0.000    58.805    clkdiv[0]_i_1185_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.206 r  clkdiv_reg[0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    59.206    clkdiv_reg[0]_i_1060_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.320 r  clkdiv_reg[0]_i_916/CO[3]
                         net (fo=1, routed)           0.000    59.320    clkdiv_reg[0]_i_916_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.434 r  clkdiv_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    59.434    clkdiv_reg[0]_i_772_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.548 r  clkdiv_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    59.548    clkdiv_reg[0]_i_628_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.662 r  clkdiv_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    59.662    clkdiv_reg[0]_i_484_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.776 r  clkdiv_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    59.776    clkdiv_reg[0]_i_340_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.890 r  clkdiv_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    59.890    clkdiv_reg[0]_i_196_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  clkdiv_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.004    clkdiv_reg[0]_i_83_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.161 r  clkdiv_reg[0]_i_32/CO[1]
                         net (fo=37, routed)          2.098    62.260    clkdiv1[13]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.329    62.589 r  clkdiv[0]_i_1183/O
                         net (fo=1, routed)           0.000    62.589    clkdiv[0]_i_1183_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.139 r  clkdiv_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    63.139    clkdiv_reg[0]_i_1059_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  clkdiv_reg[0]_i_915/CO[3]
                         net (fo=1, routed)           0.000    63.253    clkdiv_reg[0]_i_915_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  clkdiv_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.367    clkdiv_reg[0]_i_771_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  clkdiv_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    63.481    clkdiv_reg[0]_i_627_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  clkdiv_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    63.595    clkdiv_reg[0]_i_483_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  clkdiv_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    63.709    clkdiv_reg[0]_i_339_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  clkdiv_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.823    clkdiv_reg[0]_i_195_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  clkdiv_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.937    clkdiv_reg[0]_i_82_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.094 r  clkdiv_reg[0]_i_30/CO[1]
                         net (fo=37, routed)          2.166    66.260    clkdiv1[12]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.329    66.589 r  clkdiv[0]_i_1201/O
                         net (fo=1, routed)           0.000    66.589    clkdiv[0]_i_1201_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.122 r  clkdiv_reg[0]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    67.122    clkdiv_reg[0]_i_1097_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.239 r  clkdiv_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    67.239    clkdiv_reg[0]_i_960_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  clkdiv_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    67.356    clkdiv_reg[0]_i_816_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  clkdiv_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    67.473    clkdiv_reg[0]_i_672_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  clkdiv_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    67.590    clkdiv_reg[0]_i_528_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.707 r  clkdiv_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    67.707    clkdiv_reg[0]_i_384_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.824 r  clkdiv_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    67.824    clkdiv_reg[0]_i_240_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.941 r  clkdiv_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    67.941    clkdiv_reg[0]_i_119_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.098 r  clkdiv_reg[0]_i_44/CO[1]
                         net (fo=37, routed)          2.272    70.370    clkdiv1[11]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.332    70.702 r  clkdiv[0]_i_1197/O
                         net (fo=1, routed)           0.000    70.702    clkdiv[0]_i_1197_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.252 r  clkdiv_reg[0]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    71.252    clkdiv_reg[0]_i_1092_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  clkdiv_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    71.366    clkdiv_reg[0]_i_955_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  clkdiv_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    71.480    clkdiv_reg[0]_i_811_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  clkdiv_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    71.594    clkdiv_reg[0]_i_667_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  clkdiv_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    71.708    clkdiv_reg[0]_i_523_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.822 r  clkdiv_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000    71.822    clkdiv_reg[0]_i_379_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.936 r  clkdiv_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    71.936    clkdiv_reg[0]_i_235_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.050 r  clkdiv_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    72.050    clkdiv_reg[0]_i_116_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.207 r  clkdiv_reg[0]_i_45/CO[1]
                         net (fo=36, routed)          2.564    74.771    clkdiv1[10]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.329    75.100 r  clkdiv[0]_i_1193/O
                         net (fo=1, routed)           0.000    75.100    clkdiv[0]_i_1193_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.650 r  clkdiv_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    75.650    clkdiv_reg[0]_i_1091_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.764 r  clkdiv_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    75.764    clkdiv_reg[0]_i_954_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.878 r  clkdiv_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    75.878    clkdiv_reg[0]_i_810_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.992 r  clkdiv_reg[0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.992    clkdiv_reg[0]_i_666_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.106 r  clkdiv_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    76.106    clkdiv_reg[0]_i_522_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.220 r  clkdiv_reg[0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    76.220    clkdiv_reg[0]_i_378_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.334 r  clkdiv_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    76.334    clkdiv_reg[0]_i_234_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.448 r  clkdiv_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.448    clkdiv_reg[0]_i_115_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.605 r  clkdiv_reg[0]_i_43/CO[1]
                         net (fo=37, routed)          2.220    78.825    clkdiv1[9]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.329    79.154 r  clkdiv[0]_i_1213/O
                         net (fo=1, routed)           0.000    79.154    clkdiv[0]_i_1213_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.704 r  clkdiv_reg[0]_i_1112/CO[3]
                         net (fo=1, routed)           0.000    79.704    clkdiv_reg[0]_i_1112_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  clkdiv_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    79.818    clkdiv_reg[0]_i_975_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  clkdiv_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    79.932    clkdiv_reg[0]_i_831_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  clkdiv_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    80.046    clkdiv_reg[0]_i_687_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  clkdiv_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    80.160    clkdiv_reg[0]_i_543_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  clkdiv_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    80.274    clkdiv_reg[0]_i_399_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  clkdiv_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    80.388    clkdiv_reg[0]_i_255_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.502 r  clkdiv_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    80.502    clkdiv_reg[0]_i_128_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.659 r  clkdiv_reg[0]_i_47/CO[1]
                         net (fo=37, routed)          2.426    83.085    clkdiv1[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.329    83.414 r  clkdiv[0]_i_1209/O
                         net (fo=1, routed)           0.000    83.414    clkdiv[0]_i_1209_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.964 r  clkdiv_reg[0]_i_1107/CO[3]
                         net (fo=1, routed)           0.009    83.973    clkdiv_reg[0]_i_1107_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.087 r  clkdiv_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    84.087    clkdiv_reg[0]_i_970_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.201 r  clkdiv_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    84.201    clkdiv_reg[0]_i_826_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.315 r  clkdiv_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    84.315    clkdiv_reg[0]_i_682_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.429 r  clkdiv_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    84.429    clkdiv_reg[0]_i_538_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.543 r  clkdiv_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    84.543    clkdiv_reg[0]_i_394_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.657 r  clkdiv_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000    84.657    clkdiv_reg[0]_i_250_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.771 r  clkdiv_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    84.771    clkdiv_reg[0]_i_125_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.928 r  clkdiv_reg[0]_i_48/CO[1]
                         net (fo=37, routed)          2.204    87.133    clkdiv1[7]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.329    87.462 r  clkdiv[0]_i_1205/O
                         net (fo=1, routed)           0.000    87.462    clkdiv[0]_i_1205_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.012 r  clkdiv_reg[0]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    88.012    clkdiv_reg[0]_i_1106_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.126 r  clkdiv_reg[0]_i_969/CO[3]
                         net (fo=1, routed)           0.000    88.126    clkdiv_reg[0]_i_969_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.240 r  clkdiv_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    88.240    clkdiv_reg[0]_i_825_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.354 r  clkdiv_reg[0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    88.354    clkdiv_reg[0]_i_681_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.468 r  clkdiv_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000    88.468    clkdiv_reg[0]_i_537_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.582 r  clkdiv_reg[0]_i_393/CO[3]
                         net (fo=1, routed)           0.009    88.591    clkdiv_reg[0]_i_393_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.705 r  clkdiv_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    88.705    clkdiv_reg[0]_i_249_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.819 r  clkdiv_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.819    clkdiv_reg[0]_i_124_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.976 r  clkdiv_reg[0]_i_46/CO[1]
                         net (fo=37, routed)          0.902    89.878    clkdiv1[6]
    SLICE_X8Y76          LUT2 (Prop_lut2_I1_O)        0.329    90.207 r  clkdiv[0]_i_1225/O
                         net (fo=1, routed)           0.000    90.207    clkdiv[0]_i_1225_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.740 r  clkdiv_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    90.740    clkdiv_reg[0]_i_1127_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.857 r  clkdiv_reg[0]_i_990/CO[3]
                         net (fo=1, routed)           0.000    90.857    clkdiv_reg[0]_i_990_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.974 r  clkdiv_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    90.974    clkdiv_reg[0]_i_846_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.091 r  clkdiv_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    91.091    clkdiv_reg[0]_i_702_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.208 r  clkdiv_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    91.208    clkdiv_reg[0]_i_558_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.325 r  clkdiv_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    91.325    clkdiv_reg[0]_i_414_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.442 r  clkdiv_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    91.442    clkdiv_reg[0]_i_270_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.559 r  clkdiv_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    91.559    clkdiv_reg[0]_i_137_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.716 r  clkdiv_reg[0]_i_50/CO[1]
                         net (fo=37, routed)          1.061    92.777    clkdiv1[5]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.332    93.109 r  clkdiv[0]_i_1221/O
                         net (fo=1, routed)           0.000    93.109    clkdiv[0]_i_1221_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.659 r  clkdiv_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    93.659    clkdiv_reg[0]_i_1122_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.773 r  clkdiv_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    93.773    clkdiv_reg[0]_i_985_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.887 r  clkdiv_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    93.887    clkdiv_reg[0]_i_841_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.001 r  clkdiv_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    94.001    clkdiv_reg[0]_i_697_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.115 r  clkdiv_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    94.115    clkdiv_reg[0]_i_553_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.229 r  clkdiv_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    94.229    clkdiv_reg[0]_i_409_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.343 r  clkdiv_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    94.343    clkdiv_reg[0]_i_265_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.457 r  clkdiv_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    94.457    clkdiv_reg[0]_i_134_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.614 r  clkdiv_reg[0]_i_51/CO[1]
                         net (fo=37, routed)          2.580    97.193    clkdiv1[4]
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.329    97.522 r  clkdiv[0]_i_1217/O
                         net (fo=1, routed)           0.000    97.522    clkdiv[0]_i_1217_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.055 r  clkdiv_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    98.055    clkdiv_reg[0]_i_1121_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.172 r  clkdiv_reg[0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    98.172    clkdiv_reg[0]_i_984_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.289 r  clkdiv_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    98.289    clkdiv_reg[0]_i_840_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.406 r  clkdiv_reg[0]_i_696/CO[3]
                         net (fo=1, routed)           0.000    98.406    clkdiv_reg[0]_i_696_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.523 r  clkdiv_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    98.523    clkdiv_reg[0]_i_552_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.640 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    98.640    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.757 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.757    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.874 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    98.874    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.031 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          2.416   101.447    clkdiv1[3]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.332   101.779 r  clkdiv[0]_i_1234/O
                         net (fo=1, routed)           0.000   101.779    clkdiv[0]_i_1234_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.329 r  clkdiv_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000   102.329    clkdiv_reg[0]_i_1141_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  clkdiv_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000   102.443    clkdiv_reg[0]_i_1004_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  clkdiv_reg[0]_i_860/CO[3]
                         net (fo=1, routed)           0.000   102.557    clkdiv_reg[0]_i_860_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.671 r  clkdiv_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000   102.671    clkdiv_reg[0]_i_716_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.785 r  clkdiv_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000   102.785    clkdiv_reg[0]_i_572_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.899 r  clkdiv_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000   102.899    clkdiv_reg[0]_i_428_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.013 r  clkdiv_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000   103.013    clkdiv_reg[0]_i_284_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.127 r  clkdiv_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000   103.127    clkdiv_reg[0]_i_144_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.284 r  clkdiv_reg[0]_i_53/CO[1]
                         net (fo=37, routed)          2.325   105.610    clkdiv1[2]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.329   105.939 r  clkdiv[0]_i_1238/O
                         net (fo=1, routed)           0.000   105.939    clkdiv[0]_i_1238_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.472 r  clkdiv_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.009   106.481    clkdiv_reg[0]_i_1146_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.598 r  clkdiv_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000   106.598    clkdiv_reg[0]_i_1009_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.715 r  clkdiv_reg[0]_i_865/CO[3]
                         net (fo=1, routed)           0.000   106.715    clkdiv_reg[0]_i_865_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.832 r  clkdiv_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000   106.832    clkdiv_reg[0]_i_721_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.949 r  clkdiv_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000   106.949    clkdiv_reg[0]_i_577_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.066 r  clkdiv_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000   107.066    clkdiv_reg[0]_i_433_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.183 r  clkdiv_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000   107.183    clkdiv_reg[0]_i_289_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.300 r  clkdiv_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000   107.300    clkdiv_reg[0]_i_147_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.457 r  clkdiv_reg[0]_i_54/CO[1]
                         net (fo=37, routed)          2.453   109.910    clkdiv1[1]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.332   110.242 r  clkdiv[0]_i_1229/O
                         net (fo=1, routed)           0.000   110.242    clkdiv[0]_i_1229_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.792 r  clkdiv_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000   110.792    clkdiv_reg[0]_i_1136_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.906 r  clkdiv_reg[0]_i_999/CO[3]
                         net (fo=1, routed)           0.000   110.906    clkdiv_reg[0]_i_999_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.020 r  clkdiv_reg[0]_i_855/CO[3]
                         net (fo=1, routed)           0.009   111.029    clkdiv_reg[0]_i_855_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.143 r  clkdiv_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000   111.143    clkdiv_reg[0]_i_711_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.257 r  clkdiv_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000   111.257    clkdiv_reg[0]_i_567_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.371 r  clkdiv_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000   111.371    clkdiv_reg[0]_i_423_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.485 r  clkdiv_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000   111.485    clkdiv_reg[0]_i_279_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.599 r  clkdiv_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000   111.599    clkdiv_reg[0]_i_142_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.870 r  clkdiv_reg[0]_i_52/CO[0]
                         net (fo=1, routed)           1.465   113.335    clkdiv1[0]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.373   113.708 r  clkdiv[0]_i_20/O
                         net (fo=1, routed)           0.000   113.708    clkdiv[0]_i_20_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   114.240 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.240    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.354 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.354    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.582 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.790   115.372    clear
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.520     4.789    clk_BUFG
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[25]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        115.250ns  (logic 51.867ns (45.004%)  route 63.383ns (54.996%))
  Logic Levels:           282  (CARRY4=253 LUT1=1 LUT2=20 LUT3=7 LUT6=1)
  Clock Path Skew:        6.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    -1.365ns = ( 0.123 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.627     0.123    wire11/okHE[40]
    SLICE_X28Y79         FDRE                                         r  wire11/ep_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  wire11/ep_dataout_reg[10]/Q
                         net (fo=29, routed)          4.237     4.816    variable_2[10]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     4.940 r  clkdiv[0]_i_792/O
                         net (fo=1, routed)           0.000     4.940    clkdiv[0]_i_792_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.320 r  clkdiv_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000     5.320    clkdiv_reg[0]_i_642_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  clkdiv_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000     5.437    clkdiv_reg[0]_i_498_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  clkdiv_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000     5.554    clkdiv_reg[0]_i_354_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  clkdiv_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.671    clkdiv_reg[0]_i_210_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.788 r  clkdiv_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.001     5.789    clkdiv_reg[0]_i_91_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.906 r  clkdiv_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.906    clkdiv_reg[0]_i_33_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.160 r  clkdiv_reg[0]_i_13/CO[0]
                         net (fo=37, routed)          1.589     7.749    clkdiv1[27]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.367     8.116 r  clkdiv[0]_i_1090/O
                         net (fo=1, routed)           0.000     8.116    clkdiv[0]_i_1090_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.666 r  clkdiv_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000     8.666    clkdiv_reg[0]_i_945_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.780 r  clkdiv_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000     8.780    clkdiv_reg[0]_i_801_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.894 r  clkdiv_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000     8.894    clkdiv_reg[0]_i_657_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  clkdiv_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000     9.008    clkdiv_reg[0]_i_513_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  clkdiv_reg[0]_i_369/CO[3]
                         net (fo=1, routed)           0.000     9.122    clkdiv_reg[0]_i_369_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  clkdiv_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.001     9.237    clkdiv_reg[0]_i_225_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  clkdiv_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.351    clkdiv_reg[0]_i_106_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.465 r  clkdiv_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.465    clkdiv_reg[0]_i_38_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.622 r  clkdiv_reg[0]_i_15/CO[1]
                         net (fo=36, routed)          2.119    11.740    clkdiv1[26]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.329    12.069 r  clkdiv[0]_i_1086/O
                         net (fo=1, routed)           0.000    12.069    clkdiv[0]_i_1086_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.619 r  clkdiv_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    12.619    clkdiv_reg[0]_i_940_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  clkdiv_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    12.733    clkdiv_reg[0]_i_796_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  clkdiv_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    12.847    clkdiv_reg[0]_i_652_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  clkdiv_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    12.961    clkdiv_reg[0]_i_508_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.075 r  clkdiv_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    13.075    clkdiv_reg[0]_i_364_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.189 r  clkdiv_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.189    clkdiv_reg[0]_i_220_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.303 r  clkdiv_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.001    13.304    clkdiv_reg[0]_i_101_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  clkdiv_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.418    clkdiv_reg[0]_i_35_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.575 r  clkdiv_reg[0]_i_16/CO[1]
                         net (fo=36, routed)          2.109    15.684    clkdiv1[25]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.329    16.013 r  clkdiv[0]_i_1081/O
                         net (fo=1, routed)           0.000    16.013    clkdiv[0]_i_1081_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.414 r  clkdiv_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    16.414    clkdiv_reg[0]_i_939_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.528 r  clkdiv_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    16.528    clkdiv_reg[0]_i_795_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.642 r  clkdiv_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    16.642    clkdiv_reg[0]_i_651_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.756 r  clkdiv_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    16.756    clkdiv_reg[0]_i_507_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.870 r  clkdiv_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.870    clkdiv_reg[0]_i_363_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.984 r  clkdiv_reg[0]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.984    clkdiv_reg[0]_i_219_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.098 r  clkdiv_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.001    17.098    clkdiv_reg[0]_i_100_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.212 r  clkdiv_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.212    clkdiv_reg[0]_i_34_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.369 r  clkdiv_reg[0]_i_14/CO[1]
                         net (fo=36, routed)          2.088    19.457    clkdiv1[24]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.329    19.786 r  clkdiv[0]_i_1158/O
                         net (fo=1, routed)           0.000    19.786    clkdiv[0]_i_1158_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.184 r  clkdiv_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    20.184    clkdiv_reg[0]_i_1020_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.298 r  clkdiv_reg[0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    20.298    clkdiv_reg[0]_i_876_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.412 r  clkdiv_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    20.412    clkdiv_reg[0]_i_732_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.526 r  clkdiv_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    20.526    clkdiv_reg[0]_i_588_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.640 r  clkdiv_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.640    clkdiv_reg[0]_i_444_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  clkdiv_reg[0]_i_300/CO[3]
                         net (fo=1, routed)           0.000    20.754    clkdiv_reg[0]_i_300_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  clkdiv_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.001    20.869    clkdiv_reg[0]_i_156_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.983 r  clkdiv_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.983    clkdiv_reg[0]_i_59_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.140 r  clkdiv_reg[0]_i_22/CO[1]
                         net (fo=36, routed)          1.917    23.057    clkdiv1[23]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.329    23.386 r  clkdiv[0]_i_1156/O
                         net (fo=1, routed)           0.000    23.386    clkdiv[0]_i_1156_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.936 r  clkdiv_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    23.936    clkdiv_reg[0]_i_1015_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.050 r  clkdiv_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.050    clkdiv_reg[0]_i_871_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.164 r  clkdiv_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    24.164    clkdiv_reg[0]_i_727_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.278 r  clkdiv_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    24.278    clkdiv_reg[0]_i_583_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  clkdiv_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    24.392    clkdiv_reg[0]_i_439_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  clkdiv_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000    24.506    clkdiv_reg[0]_i_295_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.620 r  clkdiv_reg[0]_i_151/CO[3]
                         net (fo=1, routed)           0.001    24.621    clkdiv_reg[0]_i_151_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  clkdiv_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.735    clkdiv_reg[0]_i_56_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  clkdiv_reg[0]_i_23/CO[1]
                         net (fo=36, routed)          1.923    26.815    clkdiv1[22]
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.329    27.144 r  clkdiv[0]_i_1152/O
                         net (fo=1, routed)           0.000    27.144    clkdiv[0]_i_1152_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.542 r  clkdiv_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.542    clkdiv_reg[0]_i_1014_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.656 r  clkdiv_reg[0]_i_870/CO[3]
                         net (fo=1, routed)           0.000    27.656    clkdiv_reg[0]_i_870_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  clkdiv_reg[0]_i_726/CO[3]
                         net (fo=1, routed)           0.000    27.770    clkdiv_reg[0]_i_726_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.884 r  clkdiv_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    27.884    clkdiv_reg[0]_i_582_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.998 r  clkdiv_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    27.998    clkdiv_reg[0]_i_438_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.112 r  clkdiv_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    28.112    clkdiv_reg[0]_i_294_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.226 r  clkdiv_reg[0]_i_150/CO[3]
                         net (fo=1, routed)           0.001    28.227    clkdiv_reg[0]_i_150_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  clkdiv_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.341    clkdiv_reg[0]_i_55_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.498 r  clkdiv_reg[0]_i_21/CO[1]
                         net (fo=37, routed)          1.881    30.379    clkdiv1[21]
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.329    30.708 r  clkdiv[0]_i_1170/O
                         net (fo=1, routed)           0.000    30.708    clkdiv[0]_i_1170_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.241 r  clkdiv_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    31.241    clkdiv_reg[0]_i_1035_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.358 r  clkdiv_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    31.358    clkdiv_reg[0]_i_891_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.475 r  clkdiv_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    31.475    clkdiv_reg[0]_i_747_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.592 r  clkdiv_reg[0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.592    clkdiv_reg[0]_i_603_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.709 r  clkdiv_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    31.709    clkdiv_reg[0]_i_459_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.826 r  clkdiv_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.001    31.827    clkdiv_reg[0]_i_315_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  clkdiv_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    31.944    clkdiv_reg[0]_i_171_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  clkdiv_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.061    clkdiv_reg[0]_i_68_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  clkdiv_reg[0]_i_25/CO[1]
                         net (fo=36, routed)          2.096    34.313    clkdiv1[20]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.332    34.645 r  clkdiv[0]_i_1166/O
                         net (fo=1, routed)           0.000    34.645    clkdiv[0]_i_1166_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.195 r  clkdiv_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.195    clkdiv_reg[0]_i_1030_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.309 r  clkdiv_reg[0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    35.309    clkdiv_reg[0]_i_886_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.423 r  clkdiv_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    35.423    clkdiv_reg[0]_i_742_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.537 r  clkdiv_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    35.537    clkdiv_reg[0]_i_598_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.651 r  clkdiv_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    35.651    clkdiv_reg[0]_i_454_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.765 r  clkdiv_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    35.765    clkdiv_reg[0]_i_310_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.879 r  clkdiv_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    35.879    clkdiv_reg[0]_i_166_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.993 r  clkdiv_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    35.993    clkdiv_reg[0]_i_65_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.150 r  clkdiv_reg[0]_i_26/CO[1]
                         net (fo=37, routed)          2.147    38.298    clkdiv1[19]
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.329    38.627 r  clkdiv[0]_i_1163/O
                         net (fo=1, routed)           0.000    38.627    clkdiv[0]_i_1163_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.160 r  clkdiv_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    39.160    clkdiv_reg[0]_i_1029_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  clkdiv_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    39.277    clkdiv_reg[0]_i_885_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  clkdiv_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    39.394    clkdiv_reg[0]_i_741_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  clkdiv_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    39.511    clkdiv_reg[0]_i_597_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  clkdiv_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    39.628    clkdiv_reg[0]_i_453_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  clkdiv_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    39.745    clkdiv_reg[0]_i_309_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  clkdiv_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.862    clkdiv_reg[0]_i_165_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.979 r  clkdiv_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.979    clkdiv_reg[0]_i_64_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.136 r  clkdiv_reg[0]_i_24/CO[1]
                         net (fo=36, routed)          2.400    42.535    clkdiv1[18]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.332    42.867 r  clkdiv[0]_i_1179/O
                         net (fo=1, routed)           0.000    42.867    clkdiv[0]_i_1179_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.400 r  clkdiv_reg[0]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    43.400    clkdiv_reg[0]_i_1050_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.517 r  clkdiv_reg[0]_i_906/CO[3]
                         net (fo=1, routed)           0.000    43.517    clkdiv_reg[0]_i_906_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.634 r  clkdiv_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    43.634    clkdiv_reg[0]_i_762_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.751 r  clkdiv_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    43.751    clkdiv_reg[0]_i_618_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.868 r  clkdiv_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    43.868    clkdiv_reg[0]_i_474_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.985 r  clkdiv_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    43.985    clkdiv_reg[0]_i_330_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.102 r  clkdiv_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.102    clkdiv_reg[0]_i_186_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  clkdiv_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    44.219    clkdiv_reg[0]_i_77_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.376 r  clkdiv_reg[0]_i_28/CO[1]
                         net (fo=36, routed)          1.965    46.341    clkdiv1[17]
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.332    46.673 r  clkdiv[0]_i_1175/O
                         net (fo=1, routed)           0.000    46.673    clkdiv[0]_i_1175_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.053 r  clkdiv_reg[0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    47.053    clkdiv_reg[0]_i_1045_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  clkdiv_reg[0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    47.170    clkdiv_reg[0]_i_901_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.287 r  clkdiv_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    47.287    clkdiv_reg[0]_i_757_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.404 r  clkdiv_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    47.404    clkdiv_reg[0]_i_613_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.521 r  clkdiv_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    47.521    clkdiv_reg[0]_i_469_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.638 r  clkdiv_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    47.638    clkdiv_reg[0]_i_325_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.755 r  clkdiv_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    47.755    clkdiv_reg[0]_i_181_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.872 r  clkdiv_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.872    clkdiv_reg[0]_i_74_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.029 r  clkdiv_reg[0]_i_29/CO[1]
                         net (fo=36, routed)          2.020    50.050    clkdiv1[16]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.332    50.382 r  clkdiv[0]_i_1171/O
                         net (fo=1, routed)           0.000    50.382    clkdiv[0]_i_1171_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.758 r  clkdiv_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    50.758    clkdiv_reg[0]_i_1044_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.875 r  clkdiv_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    50.875    clkdiv_reg[0]_i_900_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.992 r  clkdiv_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    50.992    clkdiv_reg[0]_i_756_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.109 r  clkdiv_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    51.109    clkdiv_reg[0]_i_612_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.226 r  clkdiv_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    51.226    clkdiv_reg[0]_i_468_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.343 r  clkdiv_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    51.343    clkdiv_reg[0]_i_324_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.460 r  clkdiv_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.460    clkdiv_reg[0]_i_180_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.577 r  clkdiv_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.577    clkdiv_reg[0]_i_73_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.734 r  clkdiv_reg[0]_i_27/CO[1]
                         net (fo=36, routed)          2.552    54.286    clkdiv1[15]
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.332    54.618 r  clkdiv[0]_i_1190/O
                         net (fo=1, routed)           0.000    54.618    clkdiv[0]_i_1190_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.168 r  clkdiv_reg[0]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    55.168    clkdiv_reg[0]_i_1065_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.282 r  clkdiv_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    55.282    clkdiv_reg[0]_i_921_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.396 r  clkdiv_reg[0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    55.396    clkdiv_reg[0]_i_777_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.510 r  clkdiv_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    55.510    clkdiv_reg[0]_i_633_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.624 r  clkdiv_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.624    clkdiv_reg[0]_i_489_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  clkdiv_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000    55.738    clkdiv_reg[0]_i_345_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  clkdiv_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    55.852    clkdiv_reg[0]_i_201_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.966 r  clkdiv_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.966    clkdiv_reg[0]_i_86_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.123 r  clkdiv_reg[0]_i_31/CO[1]
                         net (fo=37, routed)          2.354    58.476    clkdiv1[14]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.329    58.805 r  clkdiv[0]_i_1185/O
                         net (fo=1, routed)           0.000    58.805    clkdiv[0]_i_1185_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.206 r  clkdiv_reg[0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    59.206    clkdiv_reg[0]_i_1060_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.320 r  clkdiv_reg[0]_i_916/CO[3]
                         net (fo=1, routed)           0.000    59.320    clkdiv_reg[0]_i_916_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.434 r  clkdiv_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    59.434    clkdiv_reg[0]_i_772_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.548 r  clkdiv_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    59.548    clkdiv_reg[0]_i_628_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.662 r  clkdiv_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    59.662    clkdiv_reg[0]_i_484_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.776 r  clkdiv_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    59.776    clkdiv_reg[0]_i_340_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.890 r  clkdiv_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    59.890    clkdiv_reg[0]_i_196_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  clkdiv_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.004    clkdiv_reg[0]_i_83_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.161 r  clkdiv_reg[0]_i_32/CO[1]
                         net (fo=37, routed)          2.098    62.260    clkdiv1[13]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.329    62.589 r  clkdiv[0]_i_1183/O
                         net (fo=1, routed)           0.000    62.589    clkdiv[0]_i_1183_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.139 r  clkdiv_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    63.139    clkdiv_reg[0]_i_1059_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  clkdiv_reg[0]_i_915/CO[3]
                         net (fo=1, routed)           0.000    63.253    clkdiv_reg[0]_i_915_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  clkdiv_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.367    clkdiv_reg[0]_i_771_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  clkdiv_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    63.481    clkdiv_reg[0]_i_627_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  clkdiv_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    63.595    clkdiv_reg[0]_i_483_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  clkdiv_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    63.709    clkdiv_reg[0]_i_339_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  clkdiv_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.823    clkdiv_reg[0]_i_195_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  clkdiv_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.937    clkdiv_reg[0]_i_82_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.094 r  clkdiv_reg[0]_i_30/CO[1]
                         net (fo=37, routed)          2.166    66.260    clkdiv1[12]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.329    66.589 r  clkdiv[0]_i_1201/O
                         net (fo=1, routed)           0.000    66.589    clkdiv[0]_i_1201_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.122 r  clkdiv_reg[0]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    67.122    clkdiv_reg[0]_i_1097_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.239 r  clkdiv_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    67.239    clkdiv_reg[0]_i_960_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  clkdiv_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    67.356    clkdiv_reg[0]_i_816_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  clkdiv_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    67.473    clkdiv_reg[0]_i_672_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  clkdiv_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    67.590    clkdiv_reg[0]_i_528_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.707 r  clkdiv_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    67.707    clkdiv_reg[0]_i_384_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.824 r  clkdiv_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    67.824    clkdiv_reg[0]_i_240_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.941 r  clkdiv_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    67.941    clkdiv_reg[0]_i_119_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.098 r  clkdiv_reg[0]_i_44/CO[1]
                         net (fo=37, routed)          2.272    70.370    clkdiv1[11]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.332    70.702 r  clkdiv[0]_i_1197/O
                         net (fo=1, routed)           0.000    70.702    clkdiv[0]_i_1197_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.252 r  clkdiv_reg[0]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    71.252    clkdiv_reg[0]_i_1092_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  clkdiv_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    71.366    clkdiv_reg[0]_i_955_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  clkdiv_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    71.480    clkdiv_reg[0]_i_811_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  clkdiv_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    71.594    clkdiv_reg[0]_i_667_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  clkdiv_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    71.708    clkdiv_reg[0]_i_523_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.822 r  clkdiv_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000    71.822    clkdiv_reg[0]_i_379_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.936 r  clkdiv_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    71.936    clkdiv_reg[0]_i_235_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.050 r  clkdiv_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    72.050    clkdiv_reg[0]_i_116_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.207 r  clkdiv_reg[0]_i_45/CO[1]
                         net (fo=36, routed)          2.564    74.771    clkdiv1[10]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.329    75.100 r  clkdiv[0]_i_1193/O
                         net (fo=1, routed)           0.000    75.100    clkdiv[0]_i_1193_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.650 r  clkdiv_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    75.650    clkdiv_reg[0]_i_1091_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.764 r  clkdiv_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    75.764    clkdiv_reg[0]_i_954_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.878 r  clkdiv_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    75.878    clkdiv_reg[0]_i_810_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.992 r  clkdiv_reg[0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.992    clkdiv_reg[0]_i_666_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.106 r  clkdiv_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    76.106    clkdiv_reg[0]_i_522_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.220 r  clkdiv_reg[0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    76.220    clkdiv_reg[0]_i_378_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.334 r  clkdiv_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    76.334    clkdiv_reg[0]_i_234_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.448 r  clkdiv_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.448    clkdiv_reg[0]_i_115_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.605 r  clkdiv_reg[0]_i_43/CO[1]
                         net (fo=37, routed)          2.220    78.825    clkdiv1[9]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.329    79.154 r  clkdiv[0]_i_1213/O
                         net (fo=1, routed)           0.000    79.154    clkdiv[0]_i_1213_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.704 r  clkdiv_reg[0]_i_1112/CO[3]
                         net (fo=1, routed)           0.000    79.704    clkdiv_reg[0]_i_1112_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  clkdiv_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    79.818    clkdiv_reg[0]_i_975_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  clkdiv_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    79.932    clkdiv_reg[0]_i_831_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  clkdiv_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    80.046    clkdiv_reg[0]_i_687_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  clkdiv_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    80.160    clkdiv_reg[0]_i_543_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  clkdiv_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    80.274    clkdiv_reg[0]_i_399_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  clkdiv_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    80.388    clkdiv_reg[0]_i_255_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.502 r  clkdiv_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    80.502    clkdiv_reg[0]_i_128_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.659 r  clkdiv_reg[0]_i_47/CO[1]
                         net (fo=37, routed)          2.426    83.085    clkdiv1[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.329    83.414 r  clkdiv[0]_i_1209/O
                         net (fo=1, routed)           0.000    83.414    clkdiv[0]_i_1209_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.964 r  clkdiv_reg[0]_i_1107/CO[3]
                         net (fo=1, routed)           0.009    83.973    clkdiv_reg[0]_i_1107_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.087 r  clkdiv_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    84.087    clkdiv_reg[0]_i_970_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.201 r  clkdiv_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    84.201    clkdiv_reg[0]_i_826_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.315 r  clkdiv_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    84.315    clkdiv_reg[0]_i_682_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.429 r  clkdiv_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    84.429    clkdiv_reg[0]_i_538_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.543 r  clkdiv_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    84.543    clkdiv_reg[0]_i_394_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.657 r  clkdiv_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000    84.657    clkdiv_reg[0]_i_250_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.771 r  clkdiv_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    84.771    clkdiv_reg[0]_i_125_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.928 r  clkdiv_reg[0]_i_48/CO[1]
                         net (fo=37, routed)          2.204    87.133    clkdiv1[7]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.329    87.462 r  clkdiv[0]_i_1205/O
                         net (fo=1, routed)           0.000    87.462    clkdiv[0]_i_1205_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.012 r  clkdiv_reg[0]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    88.012    clkdiv_reg[0]_i_1106_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.126 r  clkdiv_reg[0]_i_969/CO[3]
                         net (fo=1, routed)           0.000    88.126    clkdiv_reg[0]_i_969_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.240 r  clkdiv_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    88.240    clkdiv_reg[0]_i_825_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.354 r  clkdiv_reg[0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    88.354    clkdiv_reg[0]_i_681_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.468 r  clkdiv_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000    88.468    clkdiv_reg[0]_i_537_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.582 r  clkdiv_reg[0]_i_393/CO[3]
                         net (fo=1, routed)           0.009    88.591    clkdiv_reg[0]_i_393_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.705 r  clkdiv_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    88.705    clkdiv_reg[0]_i_249_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.819 r  clkdiv_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.819    clkdiv_reg[0]_i_124_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.976 r  clkdiv_reg[0]_i_46/CO[1]
                         net (fo=37, routed)          0.902    89.878    clkdiv1[6]
    SLICE_X8Y76          LUT2 (Prop_lut2_I1_O)        0.329    90.207 r  clkdiv[0]_i_1225/O
                         net (fo=1, routed)           0.000    90.207    clkdiv[0]_i_1225_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.740 r  clkdiv_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    90.740    clkdiv_reg[0]_i_1127_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.857 r  clkdiv_reg[0]_i_990/CO[3]
                         net (fo=1, routed)           0.000    90.857    clkdiv_reg[0]_i_990_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.974 r  clkdiv_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    90.974    clkdiv_reg[0]_i_846_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.091 r  clkdiv_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    91.091    clkdiv_reg[0]_i_702_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.208 r  clkdiv_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    91.208    clkdiv_reg[0]_i_558_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.325 r  clkdiv_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    91.325    clkdiv_reg[0]_i_414_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.442 r  clkdiv_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    91.442    clkdiv_reg[0]_i_270_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.559 r  clkdiv_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    91.559    clkdiv_reg[0]_i_137_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.716 r  clkdiv_reg[0]_i_50/CO[1]
                         net (fo=37, routed)          1.061    92.777    clkdiv1[5]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.332    93.109 r  clkdiv[0]_i_1221/O
                         net (fo=1, routed)           0.000    93.109    clkdiv[0]_i_1221_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.659 r  clkdiv_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    93.659    clkdiv_reg[0]_i_1122_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.773 r  clkdiv_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    93.773    clkdiv_reg[0]_i_985_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.887 r  clkdiv_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    93.887    clkdiv_reg[0]_i_841_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.001 r  clkdiv_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    94.001    clkdiv_reg[0]_i_697_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.115 r  clkdiv_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    94.115    clkdiv_reg[0]_i_553_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.229 r  clkdiv_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    94.229    clkdiv_reg[0]_i_409_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.343 r  clkdiv_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    94.343    clkdiv_reg[0]_i_265_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.457 r  clkdiv_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    94.457    clkdiv_reg[0]_i_134_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.614 r  clkdiv_reg[0]_i_51/CO[1]
                         net (fo=37, routed)          2.580    97.193    clkdiv1[4]
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.329    97.522 r  clkdiv[0]_i_1217/O
                         net (fo=1, routed)           0.000    97.522    clkdiv[0]_i_1217_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.055 r  clkdiv_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    98.055    clkdiv_reg[0]_i_1121_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.172 r  clkdiv_reg[0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    98.172    clkdiv_reg[0]_i_984_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.289 r  clkdiv_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    98.289    clkdiv_reg[0]_i_840_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.406 r  clkdiv_reg[0]_i_696/CO[3]
                         net (fo=1, routed)           0.000    98.406    clkdiv_reg[0]_i_696_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.523 r  clkdiv_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    98.523    clkdiv_reg[0]_i_552_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.640 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    98.640    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.757 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.757    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.874 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    98.874    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.031 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          2.416   101.447    clkdiv1[3]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.332   101.779 r  clkdiv[0]_i_1234/O
                         net (fo=1, routed)           0.000   101.779    clkdiv[0]_i_1234_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.329 r  clkdiv_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000   102.329    clkdiv_reg[0]_i_1141_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  clkdiv_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000   102.443    clkdiv_reg[0]_i_1004_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  clkdiv_reg[0]_i_860/CO[3]
                         net (fo=1, routed)           0.000   102.557    clkdiv_reg[0]_i_860_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.671 r  clkdiv_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000   102.671    clkdiv_reg[0]_i_716_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.785 r  clkdiv_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000   102.785    clkdiv_reg[0]_i_572_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.899 r  clkdiv_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000   102.899    clkdiv_reg[0]_i_428_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.013 r  clkdiv_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000   103.013    clkdiv_reg[0]_i_284_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.127 r  clkdiv_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000   103.127    clkdiv_reg[0]_i_144_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.284 r  clkdiv_reg[0]_i_53/CO[1]
                         net (fo=37, routed)          2.325   105.610    clkdiv1[2]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.329   105.939 r  clkdiv[0]_i_1238/O
                         net (fo=1, routed)           0.000   105.939    clkdiv[0]_i_1238_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.472 r  clkdiv_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.009   106.481    clkdiv_reg[0]_i_1146_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.598 r  clkdiv_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000   106.598    clkdiv_reg[0]_i_1009_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.715 r  clkdiv_reg[0]_i_865/CO[3]
                         net (fo=1, routed)           0.000   106.715    clkdiv_reg[0]_i_865_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.832 r  clkdiv_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000   106.832    clkdiv_reg[0]_i_721_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.949 r  clkdiv_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000   106.949    clkdiv_reg[0]_i_577_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.066 r  clkdiv_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000   107.066    clkdiv_reg[0]_i_433_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.183 r  clkdiv_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000   107.183    clkdiv_reg[0]_i_289_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.300 r  clkdiv_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000   107.300    clkdiv_reg[0]_i_147_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.457 r  clkdiv_reg[0]_i_54/CO[1]
                         net (fo=37, routed)          2.453   109.910    clkdiv1[1]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.332   110.242 r  clkdiv[0]_i_1229/O
                         net (fo=1, routed)           0.000   110.242    clkdiv[0]_i_1229_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.792 r  clkdiv_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000   110.792    clkdiv_reg[0]_i_1136_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.906 r  clkdiv_reg[0]_i_999/CO[3]
                         net (fo=1, routed)           0.000   110.906    clkdiv_reg[0]_i_999_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.020 r  clkdiv_reg[0]_i_855/CO[3]
                         net (fo=1, routed)           0.009   111.029    clkdiv_reg[0]_i_855_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.143 r  clkdiv_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000   111.143    clkdiv_reg[0]_i_711_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.257 r  clkdiv_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000   111.257    clkdiv_reg[0]_i_567_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.371 r  clkdiv_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000   111.371    clkdiv_reg[0]_i_423_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.485 r  clkdiv_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000   111.485    clkdiv_reg[0]_i_279_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.599 r  clkdiv_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000   111.599    clkdiv_reg[0]_i_142_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.870 r  clkdiv_reg[0]_i_52/CO[0]
                         net (fo=1, routed)           1.465   113.335    clkdiv1[0]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.373   113.708 r  clkdiv[0]_i_20/O
                         net (fo=1, routed)           0.000   113.708    clkdiv[0]_i_20_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   114.240 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.240    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.354 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.354    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.582 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.790   115.372    clear
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.520     4.789    clk_BUFG
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[26]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        115.250ns  (logic 51.867ns (45.004%)  route 63.383ns (54.996%))
  Logic Levels:           282  (CARRY4=253 LUT1=1 LUT2=20 LUT3=7 LUT6=1)
  Clock Path Skew:        6.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    -1.365ns = ( 0.123 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.627     0.123    wire11/okHE[40]
    SLICE_X28Y79         FDRE                                         r  wire11/ep_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  wire11/ep_dataout_reg[10]/Q
                         net (fo=29, routed)          4.237     4.816    variable_2[10]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     4.940 r  clkdiv[0]_i_792/O
                         net (fo=1, routed)           0.000     4.940    clkdiv[0]_i_792_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.320 r  clkdiv_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000     5.320    clkdiv_reg[0]_i_642_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  clkdiv_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000     5.437    clkdiv_reg[0]_i_498_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  clkdiv_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000     5.554    clkdiv_reg[0]_i_354_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  clkdiv_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.671    clkdiv_reg[0]_i_210_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.788 r  clkdiv_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.001     5.789    clkdiv_reg[0]_i_91_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.906 r  clkdiv_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.906    clkdiv_reg[0]_i_33_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.160 r  clkdiv_reg[0]_i_13/CO[0]
                         net (fo=37, routed)          1.589     7.749    clkdiv1[27]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.367     8.116 r  clkdiv[0]_i_1090/O
                         net (fo=1, routed)           0.000     8.116    clkdiv[0]_i_1090_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.666 r  clkdiv_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000     8.666    clkdiv_reg[0]_i_945_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.780 r  clkdiv_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000     8.780    clkdiv_reg[0]_i_801_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.894 r  clkdiv_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000     8.894    clkdiv_reg[0]_i_657_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  clkdiv_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000     9.008    clkdiv_reg[0]_i_513_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  clkdiv_reg[0]_i_369/CO[3]
                         net (fo=1, routed)           0.000     9.122    clkdiv_reg[0]_i_369_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  clkdiv_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.001     9.237    clkdiv_reg[0]_i_225_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  clkdiv_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.351    clkdiv_reg[0]_i_106_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.465 r  clkdiv_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.465    clkdiv_reg[0]_i_38_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.622 r  clkdiv_reg[0]_i_15/CO[1]
                         net (fo=36, routed)          2.119    11.740    clkdiv1[26]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.329    12.069 r  clkdiv[0]_i_1086/O
                         net (fo=1, routed)           0.000    12.069    clkdiv[0]_i_1086_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.619 r  clkdiv_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    12.619    clkdiv_reg[0]_i_940_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  clkdiv_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    12.733    clkdiv_reg[0]_i_796_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  clkdiv_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    12.847    clkdiv_reg[0]_i_652_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  clkdiv_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    12.961    clkdiv_reg[0]_i_508_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.075 r  clkdiv_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    13.075    clkdiv_reg[0]_i_364_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.189 r  clkdiv_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.189    clkdiv_reg[0]_i_220_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.303 r  clkdiv_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.001    13.304    clkdiv_reg[0]_i_101_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  clkdiv_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.418    clkdiv_reg[0]_i_35_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.575 r  clkdiv_reg[0]_i_16/CO[1]
                         net (fo=36, routed)          2.109    15.684    clkdiv1[25]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.329    16.013 r  clkdiv[0]_i_1081/O
                         net (fo=1, routed)           0.000    16.013    clkdiv[0]_i_1081_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.414 r  clkdiv_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    16.414    clkdiv_reg[0]_i_939_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.528 r  clkdiv_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    16.528    clkdiv_reg[0]_i_795_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.642 r  clkdiv_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    16.642    clkdiv_reg[0]_i_651_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.756 r  clkdiv_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    16.756    clkdiv_reg[0]_i_507_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.870 r  clkdiv_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.870    clkdiv_reg[0]_i_363_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.984 r  clkdiv_reg[0]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.984    clkdiv_reg[0]_i_219_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.098 r  clkdiv_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.001    17.098    clkdiv_reg[0]_i_100_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.212 r  clkdiv_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.212    clkdiv_reg[0]_i_34_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.369 r  clkdiv_reg[0]_i_14/CO[1]
                         net (fo=36, routed)          2.088    19.457    clkdiv1[24]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.329    19.786 r  clkdiv[0]_i_1158/O
                         net (fo=1, routed)           0.000    19.786    clkdiv[0]_i_1158_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.184 r  clkdiv_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    20.184    clkdiv_reg[0]_i_1020_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.298 r  clkdiv_reg[0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    20.298    clkdiv_reg[0]_i_876_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.412 r  clkdiv_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    20.412    clkdiv_reg[0]_i_732_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.526 r  clkdiv_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    20.526    clkdiv_reg[0]_i_588_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.640 r  clkdiv_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.640    clkdiv_reg[0]_i_444_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  clkdiv_reg[0]_i_300/CO[3]
                         net (fo=1, routed)           0.000    20.754    clkdiv_reg[0]_i_300_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  clkdiv_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.001    20.869    clkdiv_reg[0]_i_156_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.983 r  clkdiv_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.983    clkdiv_reg[0]_i_59_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.140 r  clkdiv_reg[0]_i_22/CO[1]
                         net (fo=36, routed)          1.917    23.057    clkdiv1[23]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.329    23.386 r  clkdiv[0]_i_1156/O
                         net (fo=1, routed)           0.000    23.386    clkdiv[0]_i_1156_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.936 r  clkdiv_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    23.936    clkdiv_reg[0]_i_1015_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.050 r  clkdiv_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.050    clkdiv_reg[0]_i_871_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.164 r  clkdiv_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    24.164    clkdiv_reg[0]_i_727_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.278 r  clkdiv_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    24.278    clkdiv_reg[0]_i_583_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  clkdiv_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    24.392    clkdiv_reg[0]_i_439_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  clkdiv_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000    24.506    clkdiv_reg[0]_i_295_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.620 r  clkdiv_reg[0]_i_151/CO[3]
                         net (fo=1, routed)           0.001    24.621    clkdiv_reg[0]_i_151_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  clkdiv_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.735    clkdiv_reg[0]_i_56_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  clkdiv_reg[0]_i_23/CO[1]
                         net (fo=36, routed)          1.923    26.815    clkdiv1[22]
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.329    27.144 r  clkdiv[0]_i_1152/O
                         net (fo=1, routed)           0.000    27.144    clkdiv[0]_i_1152_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.542 r  clkdiv_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.542    clkdiv_reg[0]_i_1014_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.656 r  clkdiv_reg[0]_i_870/CO[3]
                         net (fo=1, routed)           0.000    27.656    clkdiv_reg[0]_i_870_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  clkdiv_reg[0]_i_726/CO[3]
                         net (fo=1, routed)           0.000    27.770    clkdiv_reg[0]_i_726_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.884 r  clkdiv_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    27.884    clkdiv_reg[0]_i_582_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.998 r  clkdiv_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    27.998    clkdiv_reg[0]_i_438_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.112 r  clkdiv_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    28.112    clkdiv_reg[0]_i_294_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.226 r  clkdiv_reg[0]_i_150/CO[3]
                         net (fo=1, routed)           0.001    28.227    clkdiv_reg[0]_i_150_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  clkdiv_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.341    clkdiv_reg[0]_i_55_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.498 r  clkdiv_reg[0]_i_21/CO[1]
                         net (fo=37, routed)          1.881    30.379    clkdiv1[21]
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.329    30.708 r  clkdiv[0]_i_1170/O
                         net (fo=1, routed)           0.000    30.708    clkdiv[0]_i_1170_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.241 r  clkdiv_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    31.241    clkdiv_reg[0]_i_1035_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.358 r  clkdiv_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    31.358    clkdiv_reg[0]_i_891_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.475 r  clkdiv_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    31.475    clkdiv_reg[0]_i_747_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.592 r  clkdiv_reg[0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.592    clkdiv_reg[0]_i_603_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.709 r  clkdiv_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    31.709    clkdiv_reg[0]_i_459_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.826 r  clkdiv_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.001    31.827    clkdiv_reg[0]_i_315_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  clkdiv_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    31.944    clkdiv_reg[0]_i_171_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  clkdiv_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.061    clkdiv_reg[0]_i_68_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  clkdiv_reg[0]_i_25/CO[1]
                         net (fo=36, routed)          2.096    34.313    clkdiv1[20]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.332    34.645 r  clkdiv[0]_i_1166/O
                         net (fo=1, routed)           0.000    34.645    clkdiv[0]_i_1166_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.195 r  clkdiv_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.195    clkdiv_reg[0]_i_1030_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.309 r  clkdiv_reg[0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    35.309    clkdiv_reg[0]_i_886_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.423 r  clkdiv_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    35.423    clkdiv_reg[0]_i_742_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.537 r  clkdiv_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    35.537    clkdiv_reg[0]_i_598_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.651 r  clkdiv_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    35.651    clkdiv_reg[0]_i_454_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.765 r  clkdiv_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    35.765    clkdiv_reg[0]_i_310_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.879 r  clkdiv_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    35.879    clkdiv_reg[0]_i_166_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.993 r  clkdiv_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    35.993    clkdiv_reg[0]_i_65_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.150 r  clkdiv_reg[0]_i_26/CO[1]
                         net (fo=37, routed)          2.147    38.298    clkdiv1[19]
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.329    38.627 r  clkdiv[0]_i_1163/O
                         net (fo=1, routed)           0.000    38.627    clkdiv[0]_i_1163_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.160 r  clkdiv_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    39.160    clkdiv_reg[0]_i_1029_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  clkdiv_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    39.277    clkdiv_reg[0]_i_885_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  clkdiv_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    39.394    clkdiv_reg[0]_i_741_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  clkdiv_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    39.511    clkdiv_reg[0]_i_597_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  clkdiv_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    39.628    clkdiv_reg[0]_i_453_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  clkdiv_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    39.745    clkdiv_reg[0]_i_309_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  clkdiv_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.862    clkdiv_reg[0]_i_165_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.979 r  clkdiv_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.979    clkdiv_reg[0]_i_64_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.136 r  clkdiv_reg[0]_i_24/CO[1]
                         net (fo=36, routed)          2.400    42.535    clkdiv1[18]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.332    42.867 r  clkdiv[0]_i_1179/O
                         net (fo=1, routed)           0.000    42.867    clkdiv[0]_i_1179_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.400 r  clkdiv_reg[0]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    43.400    clkdiv_reg[0]_i_1050_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.517 r  clkdiv_reg[0]_i_906/CO[3]
                         net (fo=1, routed)           0.000    43.517    clkdiv_reg[0]_i_906_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.634 r  clkdiv_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    43.634    clkdiv_reg[0]_i_762_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.751 r  clkdiv_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    43.751    clkdiv_reg[0]_i_618_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.868 r  clkdiv_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    43.868    clkdiv_reg[0]_i_474_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.985 r  clkdiv_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    43.985    clkdiv_reg[0]_i_330_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.102 r  clkdiv_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.102    clkdiv_reg[0]_i_186_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  clkdiv_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    44.219    clkdiv_reg[0]_i_77_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.376 r  clkdiv_reg[0]_i_28/CO[1]
                         net (fo=36, routed)          1.965    46.341    clkdiv1[17]
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.332    46.673 r  clkdiv[0]_i_1175/O
                         net (fo=1, routed)           0.000    46.673    clkdiv[0]_i_1175_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.053 r  clkdiv_reg[0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    47.053    clkdiv_reg[0]_i_1045_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  clkdiv_reg[0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    47.170    clkdiv_reg[0]_i_901_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.287 r  clkdiv_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    47.287    clkdiv_reg[0]_i_757_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.404 r  clkdiv_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    47.404    clkdiv_reg[0]_i_613_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.521 r  clkdiv_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    47.521    clkdiv_reg[0]_i_469_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.638 r  clkdiv_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    47.638    clkdiv_reg[0]_i_325_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.755 r  clkdiv_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    47.755    clkdiv_reg[0]_i_181_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.872 r  clkdiv_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.872    clkdiv_reg[0]_i_74_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.029 r  clkdiv_reg[0]_i_29/CO[1]
                         net (fo=36, routed)          2.020    50.050    clkdiv1[16]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.332    50.382 r  clkdiv[0]_i_1171/O
                         net (fo=1, routed)           0.000    50.382    clkdiv[0]_i_1171_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.758 r  clkdiv_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    50.758    clkdiv_reg[0]_i_1044_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.875 r  clkdiv_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    50.875    clkdiv_reg[0]_i_900_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.992 r  clkdiv_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    50.992    clkdiv_reg[0]_i_756_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.109 r  clkdiv_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    51.109    clkdiv_reg[0]_i_612_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.226 r  clkdiv_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    51.226    clkdiv_reg[0]_i_468_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.343 r  clkdiv_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    51.343    clkdiv_reg[0]_i_324_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.460 r  clkdiv_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.460    clkdiv_reg[0]_i_180_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.577 r  clkdiv_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.577    clkdiv_reg[0]_i_73_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.734 r  clkdiv_reg[0]_i_27/CO[1]
                         net (fo=36, routed)          2.552    54.286    clkdiv1[15]
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.332    54.618 r  clkdiv[0]_i_1190/O
                         net (fo=1, routed)           0.000    54.618    clkdiv[0]_i_1190_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.168 r  clkdiv_reg[0]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    55.168    clkdiv_reg[0]_i_1065_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.282 r  clkdiv_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    55.282    clkdiv_reg[0]_i_921_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.396 r  clkdiv_reg[0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    55.396    clkdiv_reg[0]_i_777_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.510 r  clkdiv_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    55.510    clkdiv_reg[0]_i_633_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.624 r  clkdiv_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.624    clkdiv_reg[0]_i_489_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  clkdiv_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000    55.738    clkdiv_reg[0]_i_345_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  clkdiv_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    55.852    clkdiv_reg[0]_i_201_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.966 r  clkdiv_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.966    clkdiv_reg[0]_i_86_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.123 r  clkdiv_reg[0]_i_31/CO[1]
                         net (fo=37, routed)          2.354    58.476    clkdiv1[14]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.329    58.805 r  clkdiv[0]_i_1185/O
                         net (fo=1, routed)           0.000    58.805    clkdiv[0]_i_1185_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.206 r  clkdiv_reg[0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    59.206    clkdiv_reg[0]_i_1060_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.320 r  clkdiv_reg[0]_i_916/CO[3]
                         net (fo=1, routed)           0.000    59.320    clkdiv_reg[0]_i_916_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.434 r  clkdiv_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    59.434    clkdiv_reg[0]_i_772_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.548 r  clkdiv_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    59.548    clkdiv_reg[0]_i_628_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.662 r  clkdiv_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    59.662    clkdiv_reg[0]_i_484_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.776 r  clkdiv_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    59.776    clkdiv_reg[0]_i_340_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.890 r  clkdiv_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    59.890    clkdiv_reg[0]_i_196_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  clkdiv_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.004    clkdiv_reg[0]_i_83_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.161 r  clkdiv_reg[0]_i_32/CO[1]
                         net (fo=37, routed)          2.098    62.260    clkdiv1[13]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.329    62.589 r  clkdiv[0]_i_1183/O
                         net (fo=1, routed)           0.000    62.589    clkdiv[0]_i_1183_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.139 r  clkdiv_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    63.139    clkdiv_reg[0]_i_1059_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  clkdiv_reg[0]_i_915/CO[3]
                         net (fo=1, routed)           0.000    63.253    clkdiv_reg[0]_i_915_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  clkdiv_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.367    clkdiv_reg[0]_i_771_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  clkdiv_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    63.481    clkdiv_reg[0]_i_627_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  clkdiv_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    63.595    clkdiv_reg[0]_i_483_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  clkdiv_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    63.709    clkdiv_reg[0]_i_339_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  clkdiv_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.823    clkdiv_reg[0]_i_195_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  clkdiv_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.937    clkdiv_reg[0]_i_82_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.094 r  clkdiv_reg[0]_i_30/CO[1]
                         net (fo=37, routed)          2.166    66.260    clkdiv1[12]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.329    66.589 r  clkdiv[0]_i_1201/O
                         net (fo=1, routed)           0.000    66.589    clkdiv[0]_i_1201_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.122 r  clkdiv_reg[0]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    67.122    clkdiv_reg[0]_i_1097_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.239 r  clkdiv_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    67.239    clkdiv_reg[0]_i_960_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  clkdiv_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    67.356    clkdiv_reg[0]_i_816_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  clkdiv_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    67.473    clkdiv_reg[0]_i_672_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  clkdiv_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    67.590    clkdiv_reg[0]_i_528_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.707 r  clkdiv_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    67.707    clkdiv_reg[0]_i_384_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.824 r  clkdiv_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    67.824    clkdiv_reg[0]_i_240_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.941 r  clkdiv_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    67.941    clkdiv_reg[0]_i_119_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.098 r  clkdiv_reg[0]_i_44/CO[1]
                         net (fo=37, routed)          2.272    70.370    clkdiv1[11]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.332    70.702 r  clkdiv[0]_i_1197/O
                         net (fo=1, routed)           0.000    70.702    clkdiv[0]_i_1197_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.252 r  clkdiv_reg[0]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    71.252    clkdiv_reg[0]_i_1092_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  clkdiv_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    71.366    clkdiv_reg[0]_i_955_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  clkdiv_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    71.480    clkdiv_reg[0]_i_811_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  clkdiv_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    71.594    clkdiv_reg[0]_i_667_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  clkdiv_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    71.708    clkdiv_reg[0]_i_523_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.822 r  clkdiv_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000    71.822    clkdiv_reg[0]_i_379_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.936 r  clkdiv_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    71.936    clkdiv_reg[0]_i_235_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.050 r  clkdiv_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    72.050    clkdiv_reg[0]_i_116_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.207 r  clkdiv_reg[0]_i_45/CO[1]
                         net (fo=36, routed)          2.564    74.771    clkdiv1[10]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.329    75.100 r  clkdiv[0]_i_1193/O
                         net (fo=1, routed)           0.000    75.100    clkdiv[0]_i_1193_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.650 r  clkdiv_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    75.650    clkdiv_reg[0]_i_1091_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.764 r  clkdiv_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    75.764    clkdiv_reg[0]_i_954_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.878 r  clkdiv_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    75.878    clkdiv_reg[0]_i_810_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.992 r  clkdiv_reg[0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.992    clkdiv_reg[0]_i_666_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.106 r  clkdiv_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    76.106    clkdiv_reg[0]_i_522_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.220 r  clkdiv_reg[0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    76.220    clkdiv_reg[0]_i_378_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.334 r  clkdiv_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    76.334    clkdiv_reg[0]_i_234_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.448 r  clkdiv_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.448    clkdiv_reg[0]_i_115_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.605 r  clkdiv_reg[0]_i_43/CO[1]
                         net (fo=37, routed)          2.220    78.825    clkdiv1[9]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.329    79.154 r  clkdiv[0]_i_1213/O
                         net (fo=1, routed)           0.000    79.154    clkdiv[0]_i_1213_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.704 r  clkdiv_reg[0]_i_1112/CO[3]
                         net (fo=1, routed)           0.000    79.704    clkdiv_reg[0]_i_1112_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  clkdiv_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    79.818    clkdiv_reg[0]_i_975_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  clkdiv_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    79.932    clkdiv_reg[0]_i_831_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  clkdiv_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    80.046    clkdiv_reg[0]_i_687_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  clkdiv_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    80.160    clkdiv_reg[0]_i_543_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  clkdiv_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    80.274    clkdiv_reg[0]_i_399_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  clkdiv_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    80.388    clkdiv_reg[0]_i_255_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.502 r  clkdiv_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    80.502    clkdiv_reg[0]_i_128_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.659 r  clkdiv_reg[0]_i_47/CO[1]
                         net (fo=37, routed)          2.426    83.085    clkdiv1[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.329    83.414 r  clkdiv[0]_i_1209/O
                         net (fo=1, routed)           0.000    83.414    clkdiv[0]_i_1209_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.964 r  clkdiv_reg[0]_i_1107/CO[3]
                         net (fo=1, routed)           0.009    83.973    clkdiv_reg[0]_i_1107_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.087 r  clkdiv_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    84.087    clkdiv_reg[0]_i_970_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.201 r  clkdiv_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    84.201    clkdiv_reg[0]_i_826_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.315 r  clkdiv_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    84.315    clkdiv_reg[0]_i_682_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.429 r  clkdiv_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    84.429    clkdiv_reg[0]_i_538_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.543 r  clkdiv_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    84.543    clkdiv_reg[0]_i_394_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.657 r  clkdiv_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000    84.657    clkdiv_reg[0]_i_250_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.771 r  clkdiv_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    84.771    clkdiv_reg[0]_i_125_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.928 r  clkdiv_reg[0]_i_48/CO[1]
                         net (fo=37, routed)          2.204    87.133    clkdiv1[7]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.329    87.462 r  clkdiv[0]_i_1205/O
                         net (fo=1, routed)           0.000    87.462    clkdiv[0]_i_1205_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.012 r  clkdiv_reg[0]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    88.012    clkdiv_reg[0]_i_1106_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.126 r  clkdiv_reg[0]_i_969/CO[3]
                         net (fo=1, routed)           0.000    88.126    clkdiv_reg[0]_i_969_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.240 r  clkdiv_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    88.240    clkdiv_reg[0]_i_825_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.354 r  clkdiv_reg[0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    88.354    clkdiv_reg[0]_i_681_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.468 r  clkdiv_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000    88.468    clkdiv_reg[0]_i_537_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.582 r  clkdiv_reg[0]_i_393/CO[3]
                         net (fo=1, routed)           0.009    88.591    clkdiv_reg[0]_i_393_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.705 r  clkdiv_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    88.705    clkdiv_reg[0]_i_249_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.819 r  clkdiv_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.819    clkdiv_reg[0]_i_124_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.976 r  clkdiv_reg[0]_i_46/CO[1]
                         net (fo=37, routed)          0.902    89.878    clkdiv1[6]
    SLICE_X8Y76          LUT2 (Prop_lut2_I1_O)        0.329    90.207 r  clkdiv[0]_i_1225/O
                         net (fo=1, routed)           0.000    90.207    clkdiv[0]_i_1225_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.740 r  clkdiv_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    90.740    clkdiv_reg[0]_i_1127_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.857 r  clkdiv_reg[0]_i_990/CO[3]
                         net (fo=1, routed)           0.000    90.857    clkdiv_reg[0]_i_990_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.974 r  clkdiv_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    90.974    clkdiv_reg[0]_i_846_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.091 r  clkdiv_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    91.091    clkdiv_reg[0]_i_702_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.208 r  clkdiv_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    91.208    clkdiv_reg[0]_i_558_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.325 r  clkdiv_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    91.325    clkdiv_reg[0]_i_414_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.442 r  clkdiv_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    91.442    clkdiv_reg[0]_i_270_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.559 r  clkdiv_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    91.559    clkdiv_reg[0]_i_137_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.716 r  clkdiv_reg[0]_i_50/CO[1]
                         net (fo=37, routed)          1.061    92.777    clkdiv1[5]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.332    93.109 r  clkdiv[0]_i_1221/O
                         net (fo=1, routed)           0.000    93.109    clkdiv[0]_i_1221_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.659 r  clkdiv_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    93.659    clkdiv_reg[0]_i_1122_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.773 r  clkdiv_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    93.773    clkdiv_reg[0]_i_985_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.887 r  clkdiv_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    93.887    clkdiv_reg[0]_i_841_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.001 r  clkdiv_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    94.001    clkdiv_reg[0]_i_697_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.115 r  clkdiv_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    94.115    clkdiv_reg[0]_i_553_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.229 r  clkdiv_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    94.229    clkdiv_reg[0]_i_409_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.343 r  clkdiv_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    94.343    clkdiv_reg[0]_i_265_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.457 r  clkdiv_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    94.457    clkdiv_reg[0]_i_134_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.614 r  clkdiv_reg[0]_i_51/CO[1]
                         net (fo=37, routed)          2.580    97.193    clkdiv1[4]
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.329    97.522 r  clkdiv[0]_i_1217/O
                         net (fo=1, routed)           0.000    97.522    clkdiv[0]_i_1217_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.055 r  clkdiv_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    98.055    clkdiv_reg[0]_i_1121_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.172 r  clkdiv_reg[0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    98.172    clkdiv_reg[0]_i_984_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.289 r  clkdiv_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    98.289    clkdiv_reg[0]_i_840_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.406 r  clkdiv_reg[0]_i_696/CO[3]
                         net (fo=1, routed)           0.000    98.406    clkdiv_reg[0]_i_696_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.523 r  clkdiv_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    98.523    clkdiv_reg[0]_i_552_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.640 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    98.640    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.757 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.757    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.874 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    98.874    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.031 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          2.416   101.447    clkdiv1[3]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.332   101.779 r  clkdiv[0]_i_1234/O
                         net (fo=1, routed)           0.000   101.779    clkdiv[0]_i_1234_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.329 r  clkdiv_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000   102.329    clkdiv_reg[0]_i_1141_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  clkdiv_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000   102.443    clkdiv_reg[0]_i_1004_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  clkdiv_reg[0]_i_860/CO[3]
                         net (fo=1, routed)           0.000   102.557    clkdiv_reg[0]_i_860_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.671 r  clkdiv_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000   102.671    clkdiv_reg[0]_i_716_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.785 r  clkdiv_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000   102.785    clkdiv_reg[0]_i_572_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.899 r  clkdiv_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000   102.899    clkdiv_reg[0]_i_428_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.013 r  clkdiv_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000   103.013    clkdiv_reg[0]_i_284_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.127 r  clkdiv_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000   103.127    clkdiv_reg[0]_i_144_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.284 r  clkdiv_reg[0]_i_53/CO[1]
                         net (fo=37, routed)          2.325   105.610    clkdiv1[2]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.329   105.939 r  clkdiv[0]_i_1238/O
                         net (fo=1, routed)           0.000   105.939    clkdiv[0]_i_1238_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.472 r  clkdiv_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.009   106.481    clkdiv_reg[0]_i_1146_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.598 r  clkdiv_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000   106.598    clkdiv_reg[0]_i_1009_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.715 r  clkdiv_reg[0]_i_865/CO[3]
                         net (fo=1, routed)           0.000   106.715    clkdiv_reg[0]_i_865_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.832 r  clkdiv_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000   106.832    clkdiv_reg[0]_i_721_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.949 r  clkdiv_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000   106.949    clkdiv_reg[0]_i_577_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.066 r  clkdiv_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000   107.066    clkdiv_reg[0]_i_433_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.183 r  clkdiv_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000   107.183    clkdiv_reg[0]_i_289_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.300 r  clkdiv_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000   107.300    clkdiv_reg[0]_i_147_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.457 r  clkdiv_reg[0]_i_54/CO[1]
                         net (fo=37, routed)          2.453   109.910    clkdiv1[1]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.332   110.242 r  clkdiv[0]_i_1229/O
                         net (fo=1, routed)           0.000   110.242    clkdiv[0]_i_1229_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.792 r  clkdiv_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000   110.792    clkdiv_reg[0]_i_1136_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.906 r  clkdiv_reg[0]_i_999/CO[3]
                         net (fo=1, routed)           0.000   110.906    clkdiv_reg[0]_i_999_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.020 r  clkdiv_reg[0]_i_855/CO[3]
                         net (fo=1, routed)           0.009   111.029    clkdiv_reg[0]_i_855_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.143 r  clkdiv_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000   111.143    clkdiv_reg[0]_i_711_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.257 r  clkdiv_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000   111.257    clkdiv_reg[0]_i_567_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.371 r  clkdiv_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000   111.371    clkdiv_reg[0]_i_423_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.485 r  clkdiv_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000   111.485    clkdiv_reg[0]_i_279_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.599 r  clkdiv_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000   111.599    clkdiv_reg[0]_i_142_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.870 r  clkdiv_reg[0]_i_52/CO[0]
                         net (fo=1, routed)           1.465   113.335    clkdiv1[0]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.373   113.708 r  clkdiv[0]_i_20/O
                         net (fo=1, routed)           0.000   113.708    clkdiv[0]_i_20_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   114.240 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.240    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.354 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.354    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.582 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.790   115.372    clear
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.520     4.789    clk_BUFG
    SLICE_X15Y91         FDRE                                         r  clkdiv_reg[27]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        115.244ns  (logic 51.867ns (45.006%)  route 63.377ns (54.994%))
  Logic Levels:           282  (CARRY4=253 LUT1=1 LUT2=20 LUT3=7 LUT6=1)
  Clock Path Skew:        6.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    -1.365ns = ( 0.123 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.627     0.123    wire11/okHE[40]
    SLICE_X28Y79         FDRE                                         r  wire11/ep_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  wire11/ep_dataout_reg[10]/Q
                         net (fo=29, routed)          4.237     4.816    variable_2[10]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     4.940 r  clkdiv[0]_i_792/O
                         net (fo=1, routed)           0.000     4.940    clkdiv[0]_i_792_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.320 r  clkdiv_reg[0]_i_642/CO[3]
                         net (fo=1, routed)           0.000     5.320    clkdiv_reg[0]_i_642_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  clkdiv_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000     5.437    clkdiv_reg[0]_i_498_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  clkdiv_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000     5.554    clkdiv_reg[0]_i_354_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  clkdiv_reg[0]_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.671    clkdiv_reg[0]_i_210_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.788 r  clkdiv_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.001     5.789    clkdiv_reg[0]_i_91_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.906 r  clkdiv_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.906    clkdiv_reg[0]_i_33_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.160 r  clkdiv_reg[0]_i_13/CO[0]
                         net (fo=37, routed)          1.589     7.749    clkdiv1[27]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.367     8.116 r  clkdiv[0]_i_1090/O
                         net (fo=1, routed)           0.000     8.116    clkdiv[0]_i_1090_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.666 r  clkdiv_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000     8.666    clkdiv_reg[0]_i_945_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.780 r  clkdiv_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000     8.780    clkdiv_reg[0]_i_801_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.894 r  clkdiv_reg[0]_i_657/CO[3]
                         net (fo=1, routed)           0.000     8.894    clkdiv_reg[0]_i_657_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  clkdiv_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000     9.008    clkdiv_reg[0]_i_513_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  clkdiv_reg[0]_i_369/CO[3]
                         net (fo=1, routed)           0.000     9.122    clkdiv_reg[0]_i_369_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  clkdiv_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.001     9.237    clkdiv_reg[0]_i_225_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.351 r  clkdiv_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000     9.351    clkdiv_reg[0]_i_106_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.465 r  clkdiv_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.465    clkdiv_reg[0]_i_38_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.622 r  clkdiv_reg[0]_i_15/CO[1]
                         net (fo=36, routed)          2.119    11.740    clkdiv1[26]
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.329    12.069 r  clkdiv[0]_i_1086/O
                         net (fo=1, routed)           0.000    12.069    clkdiv[0]_i_1086_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.619 r  clkdiv_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    12.619    clkdiv_reg[0]_i_940_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  clkdiv_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    12.733    clkdiv_reg[0]_i_796_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  clkdiv_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    12.847    clkdiv_reg[0]_i_652_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  clkdiv_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    12.961    clkdiv_reg[0]_i_508_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.075 r  clkdiv_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    13.075    clkdiv_reg[0]_i_364_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.189 r  clkdiv_reg[0]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.189    clkdiv_reg[0]_i_220_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.303 r  clkdiv_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.001    13.304    clkdiv_reg[0]_i_101_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  clkdiv_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.418    clkdiv_reg[0]_i_35_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.575 r  clkdiv_reg[0]_i_16/CO[1]
                         net (fo=36, routed)          2.109    15.684    clkdiv1[25]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.329    16.013 r  clkdiv[0]_i_1081/O
                         net (fo=1, routed)           0.000    16.013    clkdiv[0]_i_1081_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.414 r  clkdiv_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    16.414    clkdiv_reg[0]_i_939_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.528 r  clkdiv_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    16.528    clkdiv_reg[0]_i_795_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.642 r  clkdiv_reg[0]_i_651/CO[3]
                         net (fo=1, routed)           0.000    16.642    clkdiv_reg[0]_i_651_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.756 r  clkdiv_reg[0]_i_507/CO[3]
                         net (fo=1, routed)           0.000    16.756    clkdiv_reg[0]_i_507_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.870 r  clkdiv_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    16.870    clkdiv_reg[0]_i_363_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.984 r  clkdiv_reg[0]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.984    clkdiv_reg[0]_i_219_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.098 r  clkdiv_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.001    17.098    clkdiv_reg[0]_i_100_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.212 r  clkdiv_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.212    clkdiv_reg[0]_i_34_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.369 r  clkdiv_reg[0]_i_14/CO[1]
                         net (fo=36, routed)          2.088    19.457    clkdiv1[24]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.329    19.786 r  clkdiv[0]_i_1158/O
                         net (fo=1, routed)           0.000    19.786    clkdiv[0]_i_1158_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.184 r  clkdiv_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    20.184    clkdiv_reg[0]_i_1020_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.298 r  clkdiv_reg[0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    20.298    clkdiv_reg[0]_i_876_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.412 r  clkdiv_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    20.412    clkdiv_reg[0]_i_732_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.526 r  clkdiv_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    20.526    clkdiv_reg[0]_i_588_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.640 r  clkdiv_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.640    clkdiv_reg[0]_i_444_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  clkdiv_reg[0]_i_300/CO[3]
                         net (fo=1, routed)           0.000    20.754    clkdiv_reg[0]_i_300_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  clkdiv_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.001    20.869    clkdiv_reg[0]_i_156_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.983 r  clkdiv_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.983    clkdiv_reg[0]_i_59_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.140 r  clkdiv_reg[0]_i_22/CO[1]
                         net (fo=36, routed)          1.917    23.057    clkdiv1[23]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.329    23.386 r  clkdiv[0]_i_1156/O
                         net (fo=1, routed)           0.000    23.386    clkdiv[0]_i_1156_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.936 r  clkdiv_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    23.936    clkdiv_reg[0]_i_1015_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.050 r  clkdiv_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    24.050    clkdiv_reg[0]_i_871_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.164 r  clkdiv_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    24.164    clkdiv_reg[0]_i_727_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.278 r  clkdiv_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    24.278    clkdiv_reg[0]_i_583_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  clkdiv_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    24.392    clkdiv_reg[0]_i_439_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  clkdiv_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000    24.506    clkdiv_reg[0]_i_295_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.620 r  clkdiv_reg[0]_i_151/CO[3]
                         net (fo=1, routed)           0.001    24.621    clkdiv_reg[0]_i_151_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  clkdiv_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    24.735    clkdiv_reg[0]_i_56_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  clkdiv_reg[0]_i_23/CO[1]
                         net (fo=36, routed)          1.923    26.815    clkdiv1[22]
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.329    27.144 r  clkdiv[0]_i_1152/O
                         net (fo=1, routed)           0.000    27.144    clkdiv[0]_i_1152_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.542 r  clkdiv_reg[0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.542    clkdiv_reg[0]_i_1014_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.656 r  clkdiv_reg[0]_i_870/CO[3]
                         net (fo=1, routed)           0.000    27.656    clkdiv_reg[0]_i_870_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.770 r  clkdiv_reg[0]_i_726/CO[3]
                         net (fo=1, routed)           0.000    27.770    clkdiv_reg[0]_i_726_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.884 r  clkdiv_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    27.884    clkdiv_reg[0]_i_582_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.998 r  clkdiv_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    27.998    clkdiv_reg[0]_i_438_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.112 r  clkdiv_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    28.112    clkdiv_reg[0]_i_294_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.226 r  clkdiv_reg[0]_i_150/CO[3]
                         net (fo=1, routed)           0.001    28.227    clkdiv_reg[0]_i_150_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  clkdiv_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.341    clkdiv_reg[0]_i_55_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.498 r  clkdiv_reg[0]_i_21/CO[1]
                         net (fo=37, routed)          1.881    30.379    clkdiv1[21]
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.329    30.708 r  clkdiv[0]_i_1170/O
                         net (fo=1, routed)           0.000    30.708    clkdiv[0]_i_1170_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.241 r  clkdiv_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    31.241    clkdiv_reg[0]_i_1035_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.358 r  clkdiv_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    31.358    clkdiv_reg[0]_i_891_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.475 r  clkdiv_reg[0]_i_747/CO[3]
                         net (fo=1, routed)           0.000    31.475    clkdiv_reg[0]_i_747_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.592 r  clkdiv_reg[0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    31.592    clkdiv_reg[0]_i_603_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.709 r  clkdiv_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    31.709    clkdiv_reg[0]_i_459_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.826 r  clkdiv_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.001    31.827    clkdiv_reg[0]_i_315_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  clkdiv_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    31.944    clkdiv_reg[0]_i_171_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  clkdiv_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    32.061    clkdiv_reg[0]_i_68_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  clkdiv_reg[0]_i_25/CO[1]
                         net (fo=36, routed)          2.096    34.313    clkdiv1[20]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.332    34.645 r  clkdiv[0]_i_1166/O
                         net (fo=1, routed)           0.000    34.645    clkdiv[0]_i_1166_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.195 r  clkdiv_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    35.195    clkdiv_reg[0]_i_1030_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.309 r  clkdiv_reg[0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    35.309    clkdiv_reg[0]_i_886_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.423 r  clkdiv_reg[0]_i_742/CO[3]
                         net (fo=1, routed)           0.000    35.423    clkdiv_reg[0]_i_742_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.537 r  clkdiv_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    35.537    clkdiv_reg[0]_i_598_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.651 r  clkdiv_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    35.651    clkdiv_reg[0]_i_454_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.765 r  clkdiv_reg[0]_i_310/CO[3]
                         net (fo=1, routed)           0.000    35.765    clkdiv_reg[0]_i_310_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.879 r  clkdiv_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    35.879    clkdiv_reg[0]_i_166_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.993 r  clkdiv_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    35.993    clkdiv_reg[0]_i_65_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.150 r  clkdiv_reg[0]_i_26/CO[1]
                         net (fo=37, routed)          2.147    38.298    clkdiv1[19]
    SLICE_X14Y88         LUT2 (Prop_lut2_I1_O)        0.329    38.627 r  clkdiv[0]_i_1163/O
                         net (fo=1, routed)           0.000    38.627    clkdiv[0]_i_1163_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.160 r  clkdiv_reg[0]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    39.160    clkdiv_reg[0]_i_1029_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  clkdiv_reg[0]_i_885/CO[3]
                         net (fo=1, routed)           0.000    39.277    clkdiv_reg[0]_i_885_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  clkdiv_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    39.394    clkdiv_reg[0]_i_741_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  clkdiv_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    39.511    clkdiv_reg[0]_i_597_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  clkdiv_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    39.628    clkdiv_reg[0]_i_453_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  clkdiv_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    39.745    clkdiv_reg[0]_i_309_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  clkdiv_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    39.862    clkdiv_reg[0]_i_165_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.979 r  clkdiv_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.979    clkdiv_reg[0]_i_64_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.136 r  clkdiv_reg[0]_i_24/CO[1]
                         net (fo=36, routed)          2.400    42.535    clkdiv1[18]
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.332    42.867 r  clkdiv[0]_i_1179/O
                         net (fo=1, routed)           0.000    42.867    clkdiv[0]_i_1179_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.400 r  clkdiv_reg[0]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    43.400    clkdiv_reg[0]_i_1050_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.517 r  clkdiv_reg[0]_i_906/CO[3]
                         net (fo=1, routed)           0.000    43.517    clkdiv_reg[0]_i_906_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.634 r  clkdiv_reg[0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    43.634    clkdiv_reg[0]_i_762_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.751 r  clkdiv_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    43.751    clkdiv_reg[0]_i_618_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.868 r  clkdiv_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    43.868    clkdiv_reg[0]_i_474_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.985 r  clkdiv_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000    43.985    clkdiv_reg[0]_i_330_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.102 r  clkdiv_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    44.102    clkdiv_reg[0]_i_186_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.219 r  clkdiv_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    44.219    clkdiv_reg[0]_i_77_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.376 r  clkdiv_reg[0]_i_28/CO[1]
                         net (fo=36, routed)          1.965    46.341    clkdiv1[17]
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.332    46.673 r  clkdiv[0]_i_1175/O
                         net (fo=1, routed)           0.000    46.673    clkdiv[0]_i_1175_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.053 r  clkdiv_reg[0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    47.053    clkdiv_reg[0]_i_1045_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  clkdiv_reg[0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    47.170    clkdiv_reg[0]_i_901_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.287 r  clkdiv_reg[0]_i_757/CO[3]
                         net (fo=1, routed)           0.000    47.287    clkdiv_reg[0]_i_757_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.404 r  clkdiv_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    47.404    clkdiv_reg[0]_i_613_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.521 r  clkdiv_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    47.521    clkdiv_reg[0]_i_469_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.638 r  clkdiv_reg[0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    47.638    clkdiv_reg[0]_i_325_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.755 r  clkdiv_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    47.755    clkdiv_reg[0]_i_181_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.872 r  clkdiv_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.872    clkdiv_reg[0]_i_74_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.029 r  clkdiv_reg[0]_i_29/CO[1]
                         net (fo=36, routed)          2.020    50.050    clkdiv1[16]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.332    50.382 r  clkdiv[0]_i_1171/O
                         net (fo=1, routed)           0.000    50.382    clkdiv[0]_i_1171_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.758 r  clkdiv_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    50.758    clkdiv_reg[0]_i_1044_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.875 r  clkdiv_reg[0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    50.875    clkdiv_reg[0]_i_900_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.992 r  clkdiv_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    50.992    clkdiv_reg[0]_i_756_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.109 r  clkdiv_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    51.109    clkdiv_reg[0]_i_612_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.226 r  clkdiv_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    51.226    clkdiv_reg[0]_i_468_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.343 r  clkdiv_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    51.343    clkdiv_reg[0]_i_324_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.460 r  clkdiv_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.460    clkdiv_reg[0]_i_180_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.577 r  clkdiv_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    51.577    clkdiv_reg[0]_i_73_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.734 r  clkdiv_reg[0]_i_27/CO[1]
                         net (fo=36, routed)          2.552    54.286    clkdiv1[15]
    SLICE_X11Y84         LUT2 (Prop_lut2_I1_O)        0.332    54.618 r  clkdiv[0]_i_1190/O
                         net (fo=1, routed)           0.000    54.618    clkdiv[0]_i_1190_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.168 r  clkdiv_reg[0]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    55.168    clkdiv_reg[0]_i_1065_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.282 r  clkdiv_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    55.282    clkdiv_reg[0]_i_921_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.396 r  clkdiv_reg[0]_i_777/CO[3]
                         net (fo=1, routed)           0.000    55.396    clkdiv_reg[0]_i_777_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.510 r  clkdiv_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    55.510    clkdiv_reg[0]_i_633_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.624 r  clkdiv_reg[0]_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.624    clkdiv_reg[0]_i_489_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.738 r  clkdiv_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000    55.738    clkdiv_reg[0]_i_345_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.852 r  clkdiv_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    55.852    clkdiv_reg[0]_i_201_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.966 r  clkdiv_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    55.966    clkdiv_reg[0]_i_86_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.123 r  clkdiv_reg[0]_i_31/CO[1]
                         net (fo=37, routed)          2.354    58.476    clkdiv1[14]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.329    58.805 r  clkdiv[0]_i_1185/O
                         net (fo=1, routed)           0.000    58.805    clkdiv[0]_i_1185_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.206 r  clkdiv_reg[0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    59.206    clkdiv_reg[0]_i_1060_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.320 r  clkdiv_reg[0]_i_916/CO[3]
                         net (fo=1, routed)           0.000    59.320    clkdiv_reg[0]_i_916_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.434 r  clkdiv_reg[0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    59.434    clkdiv_reg[0]_i_772_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.548 r  clkdiv_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    59.548    clkdiv_reg[0]_i_628_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.662 r  clkdiv_reg[0]_i_484/CO[3]
                         net (fo=1, routed)           0.000    59.662    clkdiv_reg[0]_i_484_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.776 r  clkdiv_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    59.776    clkdiv_reg[0]_i_340_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.890 r  clkdiv_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    59.890    clkdiv_reg[0]_i_196_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.004 r  clkdiv_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    60.004    clkdiv_reg[0]_i_83_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.161 r  clkdiv_reg[0]_i_32/CO[1]
                         net (fo=37, routed)          2.098    62.260    clkdiv1[13]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.329    62.589 r  clkdiv[0]_i_1183/O
                         net (fo=1, routed)           0.000    62.589    clkdiv[0]_i_1183_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.139 r  clkdiv_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    63.139    clkdiv_reg[0]_i_1059_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  clkdiv_reg[0]_i_915/CO[3]
                         net (fo=1, routed)           0.000    63.253    clkdiv_reg[0]_i_915_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  clkdiv_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    63.367    clkdiv_reg[0]_i_771_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  clkdiv_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    63.481    clkdiv_reg[0]_i_627_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  clkdiv_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    63.595    clkdiv_reg[0]_i_483_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  clkdiv_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    63.709    clkdiv_reg[0]_i_339_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  clkdiv_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.823    clkdiv_reg[0]_i_195_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  clkdiv_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.937    clkdiv_reg[0]_i_82_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.094 r  clkdiv_reg[0]_i_30/CO[1]
                         net (fo=37, routed)          2.166    66.260    clkdiv1[12]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.329    66.589 r  clkdiv[0]_i_1201/O
                         net (fo=1, routed)           0.000    66.589    clkdiv[0]_i_1201_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.122 r  clkdiv_reg[0]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    67.122    clkdiv_reg[0]_i_1097_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.239 r  clkdiv_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    67.239    clkdiv_reg[0]_i_960_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  clkdiv_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    67.356    clkdiv_reg[0]_i_816_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  clkdiv_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    67.473    clkdiv_reg[0]_i_672_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  clkdiv_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    67.590    clkdiv_reg[0]_i_528_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.707 r  clkdiv_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    67.707    clkdiv_reg[0]_i_384_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.824 r  clkdiv_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    67.824    clkdiv_reg[0]_i_240_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.941 r  clkdiv_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    67.941    clkdiv_reg[0]_i_119_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.098 r  clkdiv_reg[0]_i_44/CO[1]
                         net (fo=37, routed)          2.272    70.370    clkdiv1[11]
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.332    70.702 r  clkdiv[0]_i_1197/O
                         net (fo=1, routed)           0.000    70.702    clkdiv[0]_i_1197_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.252 r  clkdiv_reg[0]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    71.252    clkdiv_reg[0]_i_1092_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.366 r  clkdiv_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    71.366    clkdiv_reg[0]_i_955_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.480 r  clkdiv_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    71.480    clkdiv_reg[0]_i_811_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.594 r  clkdiv_reg[0]_i_667/CO[3]
                         net (fo=1, routed)           0.000    71.594    clkdiv_reg[0]_i_667_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.708 r  clkdiv_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    71.708    clkdiv_reg[0]_i_523_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.822 r  clkdiv_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000    71.822    clkdiv_reg[0]_i_379_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.936 r  clkdiv_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    71.936    clkdiv_reg[0]_i_235_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.050 r  clkdiv_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    72.050    clkdiv_reg[0]_i_116_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.207 r  clkdiv_reg[0]_i_45/CO[1]
                         net (fo=36, routed)          2.564    74.771    clkdiv1[10]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.329    75.100 r  clkdiv[0]_i_1193/O
                         net (fo=1, routed)           0.000    75.100    clkdiv[0]_i_1193_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.650 r  clkdiv_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    75.650    clkdiv_reg[0]_i_1091_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.764 r  clkdiv_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    75.764    clkdiv_reg[0]_i_954_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.878 r  clkdiv_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    75.878    clkdiv_reg[0]_i_810_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.992 r  clkdiv_reg[0]_i_666/CO[3]
                         net (fo=1, routed)           0.000    75.992    clkdiv_reg[0]_i_666_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.106 r  clkdiv_reg[0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    76.106    clkdiv_reg[0]_i_522_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.220 r  clkdiv_reg[0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    76.220    clkdiv_reg[0]_i_378_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.334 r  clkdiv_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    76.334    clkdiv_reg[0]_i_234_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.448 r  clkdiv_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.448    clkdiv_reg[0]_i_115_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.605 r  clkdiv_reg[0]_i_43/CO[1]
                         net (fo=37, routed)          2.220    78.825    clkdiv1[9]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.329    79.154 r  clkdiv[0]_i_1213/O
                         net (fo=1, routed)           0.000    79.154    clkdiv[0]_i_1213_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.704 r  clkdiv_reg[0]_i_1112/CO[3]
                         net (fo=1, routed)           0.000    79.704    clkdiv_reg[0]_i_1112_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  clkdiv_reg[0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    79.818    clkdiv_reg[0]_i_975_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  clkdiv_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    79.932    clkdiv_reg[0]_i_831_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  clkdiv_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    80.046    clkdiv_reg[0]_i_687_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.160 r  clkdiv_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    80.160    clkdiv_reg[0]_i_543_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.274 r  clkdiv_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000    80.274    clkdiv_reg[0]_i_399_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.388 r  clkdiv_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    80.388    clkdiv_reg[0]_i_255_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.502 r  clkdiv_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    80.502    clkdiv_reg[0]_i_128_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.659 r  clkdiv_reg[0]_i_47/CO[1]
                         net (fo=37, routed)          2.426    83.085    clkdiv1[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.329    83.414 r  clkdiv[0]_i_1209/O
                         net (fo=1, routed)           0.000    83.414    clkdiv[0]_i_1209_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.964 r  clkdiv_reg[0]_i_1107/CO[3]
                         net (fo=1, routed)           0.009    83.973    clkdiv_reg[0]_i_1107_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.087 r  clkdiv_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    84.087    clkdiv_reg[0]_i_970_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.201 r  clkdiv_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    84.201    clkdiv_reg[0]_i_826_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.315 r  clkdiv_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    84.315    clkdiv_reg[0]_i_682_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.429 r  clkdiv_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    84.429    clkdiv_reg[0]_i_538_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.543 r  clkdiv_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    84.543    clkdiv_reg[0]_i_394_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.657 r  clkdiv_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000    84.657    clkdiv_reg[0]_i_250_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.771 r  clkdiv_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    84.771    clkdiv_reg[0]_i_125_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.928 r  clkdiv_reg[0]_i_48/CO[1]
                         net (fo=37, routed)          2.204    87.133    clkdiv1[7]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.329    87.462 r  clkdiv[0]_i_1205/O
                         net (fo=1, routed)           0.000    87.462    clkdiv[0]_i_1205_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.012 r  clkdiv_reg[0]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    88.012    clkdiv_reg[0]_i_1106_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.126 r  clkdiv_reg[0]_i_969/CO[3]
                         net (fo=1, routed)           0.000    88.126    clkdiv_reg[0]_i_969_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.240 r  clkdiv_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    88.240    clkdiv_reg[0]_i_825_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.354 r  clkdiv_reg[0]_i_681/CO[3]
                         net (fo=1, routed)           0.000    88.354    clkdiv_reg[0]_i_681_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.468 r  clkdiv_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000    88.468    clkdiv_reg[0]_i_537_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.582 r  clkdiv_reg[0]_i_393/CO[3]
                         net (fo=1, routed)           0.009    88.591    clkdiv_reg[0]_i_393_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.705 r  clkdiv_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    88.705    clkdiv_reg[0]_i_249_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.819 r  clkdiv_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000    88.819    clkdiv_reg[0]_i_124_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.976 r  clkdiv_reg[0]_i_46/CO[1]
                         net (fo=37, routed)          0.902    89.878    clkdiv1[6]
    SLICE_X8Y76          LUT2 (Prop_lut2_I1_O)        0.329    90.207 r  clkdiv[0]_i_1225/O
                         net (fo=1, routed)           0.000    90.207    clkdiv[0]_i_1225_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.740 r  clkdiv_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    90.740    clkdiv_reg[0]_i_1127_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.857 r  clkdiv_reg[0]_i_990/CO[3]
                         net (fo=1, routed)           0.000    90.857    clkdiv_reg[0]_i_990_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.974 r  clkdiv_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    90.974    clkdiv_reg[0]_i_846_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.091 r  clkdiv_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    91.091    clkdiv_reg[0]_i_702_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.208 r  clkdiv_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    91.208    clkdiv_reg[0]_i_558_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.325 r  clkdiv_reg[0]_i_414/CO[3]
                         net (fo=1, routed)           0.000    91.325    clkdiv_reg[0]_i_414_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.442 r  clkdiv_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    91.442    clkdiv_reg[0]_i_270_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.559 r  clkdiv_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    91.559    clkdiv_reg[0]_i_137_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.716 r  clkdiv_reg[0]_i_50/CO[1]
                         net (fo=37, routed)          1.061    92.777    clkdiv1[5]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.332    93.109 r  clkdiv[0]_i_1221/O
                         net (fo=1, routed)           0.000    93.109    clkdiv[0]_i_1221_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.659 r  clkdiv_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.000    93.659    clkdiv_reg[0]_i_1122_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.773 r  clkdiv_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    93.773    clkdiv_reg[0]_i_985_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.887 r  clkdiv_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    93.887    clkdiv_reg[0]_i_841_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.001 r  clkdiv_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    94.001    clkdiv_reg[0]_i_697_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.115 r  clkdiv_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    94.115    clkdiv_reg[0]_i_553_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.229 r  clkdiv_reg[0]_i_409/CO[3]
                         net (fo=1, routed)           0.000    94.229    clkdiv_reg[0]_i_409_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.343 r  clkdiv_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    94.343    clkdiv_reg[0]_i_265_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.457 r  clkdiv_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    94.457    clkdiv_reg[0]_i_134_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.614 r  clkdiv_reg[0]_i_51/CO[1]
                         net (fo=37, routed)          2.580    97.193    clkdiv1[4]
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.329    97.522 r  clkdiv[0]_i_1217/O
                         net (fo=1, routed)           0.000    97.522    clkdiv[0]_i_1217_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.055 r  clkdiv_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    98.055    clkdiv_reg[0]_i_1121_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.172 r  clkdiv_reg[0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    98.172    clkdiv_reg[0]_i_984_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.289 r  clkdiv_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    98.289    clkdiv_reg[0]_i_840_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.406 r  clkdiv_reg[0]_i_696/CO[3]
                         net (fo=1, routed)           0.000    98.406    clkdiv_reg[0]_i_696_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.523 r  clkdiv_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    98.523    clkdiv_reg[0]_i_552_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.640 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    98.640    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.757 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.757    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.874 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    98.874    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.031 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          2.416   101.447    clkdiv1[3]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.332   101.779 r  clkdiv[0]_i_1234/O
                         net (fo=1, routed)           0.000   101.779    clkdiv[0]_i_1234_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.329 r  clkdiv_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000   102.329    clkdiv_reg[0]_i_1141_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.443 r  clkdiv_reg[0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000   102.443    clkdiv_reg[0]_i_1004_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.557 r  clkdiv_reg[0]_i_860/CO[3]
                         net (fo=1, routed)           0.000   102.557    clkdiv_reg[0]_i_860_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.671 r  clkdiv_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000   102.671    clkdiv_reg[0]_i_716_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.785 r  clkdiv_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000   102.785    clkdiv_reg[0]_i_572_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.899 r  clkdiv_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000   102.899    clkdiv_reg[0]_i_428_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.013 r  clkdiv_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000   103.013    clkdiv_reg[0]_i_284_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.127 r  clkdiv_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000   103.127    clkdiv_reg[0]_i_144_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.284 r  clkdiv_reg[0]_i_53/CO[1]
                         net (fo=37, routed)          2.325   105.610    clkdiv1[2]
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.329   105.939 r  clkdiv[0]_i_1238/O
                         net (fo=1, routed)           0.000   105.939    clkdiv[0]_i_1238_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.472 r  clkdiv_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.009   106.481    clkdiv_reg[0]_i_1146_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.598 r  clkdiv_reg[0]_i_1009/CO[3]
                         net (fo=1, routed)           0.000   106.598    clkdiv_reg[0]_i_1009_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.715 r  clkdiv_reg[0]_i_865/CO[3]
                         net (fo=1, routed)           0.000   106.715    clkdiv_reg[0]_i_865_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.832 r  clkdiv_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000   106.832    clkdiv_reg[0]_i_721_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.949 r  clkdiv_reg[0]_i_577/CO[3]
                         net (fo=1, routed)           0.000   106.949    clkdiv_reg[0]_i_577_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.066 r  clkdiv_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000   107.066    clkdiv_reg[0]_i_433_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.183 r  clkdiv_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000   107.183    clkdiv_reg[0]_i_289_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.300 r  clkdiv_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000   107.300    clkdiv_reg[0]_i_147_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.457 r  clkdiv_reg[0]_i_54/CO[1]
                         net (fo=37, routed)          2.453   109.910    clkdiv1[1]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.332   110.242 r  clkdiv[0]_i_1229/O
                         net (fo=1, routed)           0.000   110.242    clkdiv[0]_i_1229_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.792 r  clkdiv_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000   110.792    clkdiv_reg[0]_i_1136_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.906 r  clkdiv_reg[0]_i_999/CO[3]
                         net (fo=1, routed)           0.000   110.906    clkdiv_reg[0]_i_999_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.020 r  clkdiv_reg[0]_i_855/CO[3]
                         net (fo=1, routed)           0.009   111.029    clkdiv_reg[0]_i_855_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.143 r  clkdiv_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000   111.143    clkdiv_reg[0]_i_711_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.257 r  clkdiv_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000   111.257    clkdiv_reg[0]_i_567_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.371 r  clkdiv_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000   111.371    clkdiv_reg[0]_i_423_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.485 r  clkdiv_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000   111.485    clkdiv_reg[0]_i_279_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.599 r  clkdiv_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000   111.599    clkdiv_reg[0]_i_142_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.870 r  clkdiv_reg[0]_i_52/CO[0]
                         net (fo=1, routed)           1.465   113.335    clkdiv1[0]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.373   113.708 r  clkdiv[0]_i_20/O
                         net (fo=1, routed)           0.000   113.708    clkdiv[0]_i_20_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   114.240 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.240    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.354 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.354    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.582 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.785   115.367    clear
    SLICE_X15Y92         FDRE                                         r  clkdiv_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     3.177    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     3.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.520     4.789    clk_BUFG
    SLICE_X15Y92         FDRE                                         r  clkdiv_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire11/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.831ns (52.974%)  route 0.738ns (47.026%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        2.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.566     0.904    wire11/okHE[40]
    SLICE_X9Y81          FDRE                                         r  wire11/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  wire11/ep_dataout_reg[19]/Q
                         net (fo=29, routed)          0.151     1.196    variable_2[19]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.241 r  clkdiv[0]_i_557/O
                         net (fo=1, routed)           0.000     1.241    clkdiv[0]_i_557_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.386 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000     1.386    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.426 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     1.426    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.466 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000     1.466    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.511 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          0.377     1.888    clkdiv1[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.116     2.004 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     2.004    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.159 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.159    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.198    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.263 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.210     2.473    clear
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.842     2.207    clk_BUFG
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[12]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.831ns (52.974%)  route 0.738ns (47.026%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        2.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.566     0.904    wire11/okHE[40]
    SLICE_X9Y81          FDRE                                         r  wire11/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  wire11/ep_dataout_reg[19]/Q
                         net (fo=29, routed)          0.151     1.196    variable_2[19]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.241 r  clkdiv[0]_i_557/O
                         net (fo=1, routed)           0.000     1.241    clkdiv[0]_i_557_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.386 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000     1.386    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.426 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     1.426    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.466 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000     1.466    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.511 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          0.377     1.888    clkdiv1[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.116     2.004 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     2.004    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.159 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.159    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.198    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.263 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.210     2.473    clear
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.842     2.207    clk_BUFG
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[13]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.831ns (52.974%)  route 0.738ns (47.026%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        2.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.566     0.904    wire11/okHE[40]
    SLICE_X9Y81          FDRE                                         r  wire11/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  wire11/ep_dataout_reg[19]/Q
                         net (fo=29, routed)          0.151     1.196    variable_2[19]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.241 r  clkdiv[0]_i_557/O
                         net (fo=1, routed)           0.000     1.241    clkdiv[0]_i_557_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.386 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000     1.386    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.426 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     1.426    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.466 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000     1.466    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.511 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          0.377     1.888    clkdiv1[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.116     2.004 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     2.004    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.159 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.159    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.198    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.263 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.210     2.473    clear
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.842     2.207    clk_BUFG
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[14]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.831ns (52.974%)  route 0.738ns (47.026%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        2.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.566     0.904    wire11/okHE[40]
    SLICE_X9Y81          FDRE                                         r  wire11/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  wire11/ep_dataout_reg[19]/Q
                         net (fo=29, routed)          0.151     1.196    variable_2[19]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.241 r  clkdiv[0]_i_557/O
                         net (fo=1, routed)           0.000     1.241    clkdiv[0]_i_557_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.386 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000     1.386    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.426 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     1.426    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.466 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000     1.466    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.511 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          0.377     1.888    clkdiv1[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.116     2.004 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     2.004    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.159 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.159    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.198    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.263 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.210     2.473    clear
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.842     2.207    clk_BUFG
    SLICE_X15Y88         FDRE                                         r  clkdiv_reg[15]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.831ns (51.560%)  route 0.781ns (48.440%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        2.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.566     0.904    wire11/okHE[40]
    SLICE_X9Y81          FDRE                                         r  wire11/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  wire11/ep_dataout_reg[19]/Q
                         net (fo=29, routed)          0.151     1.196    variable_2[19]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.241 r  clkdiv[0]_i_557/O
                         net (fo=1, routed)           0.000     1.241    clkdiv[0]_i_557_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.386 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000     1.386    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.426 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     1.426    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.466 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000     1.466    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.511 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          0.377     1.888    clkdiv1[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.116     2.004 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     2.004    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.159 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.159    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.198    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.263 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.253     2.516    clear
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.843     2.208    clk_BUFG
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[20]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.831ns (51.560%)  route 0.781ns (48.440%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        2.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.566     0.904    wire11/okHE[40]
    SLICE_X9Y81          FDRE                                         r  wire11/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  wire11/ep_dataout_reg[19]/Q
                         net (fo=29, routed)          0.151     1.196    variable_2[19]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.241 r  clkdiv[0]_i_557/O
                         net (fo=1, routed)           0.000     1.241    clkdiv[0]_i_557_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.386 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000     1.386    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.426 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     1.426    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.466 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000     1.466    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.511 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          0.377     1.888    clkdiv1[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.116     2.004 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     2.004    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.159 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.159    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.198    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.263 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.253     2.516    clear
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.843     2.208    clk_BUFG
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[21]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.831ns (51.560%)  route 0.781ns (48.440%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        2.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.566     0.904    wire11/okHE[40]
    SLICE_X9Y81          FDRE                                         r  wire11/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  wire11/ep_dataout_reg[19]/Q
                         net (fo=29, routed)          0.151     1.196    variable_2[19]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.241 r  clkdiv[0]_i_557/O
                         net (fo=1, routed)           0.000     1.241    clkdiv[0]_i_557_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.386 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000     1.386    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.426 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     1.426    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.466 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000     1.466    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.511 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          0.377     1.888    clkdiv1[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.116     2.004 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     2.004    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.159 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.159    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.198    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.263 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.253     2.516    clear
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.843     2.208    clk_BUFG
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[22]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.831ns (51.560%)  route 0.781ns (48.440%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        2.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.566     0.904    wire11/okHE[40]
    SLICE_X9Y81          FDRE                                         r  wire11/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  wire11/ep_dataout_reg[19]/Q
                         net (fo=29, routed)          0.151     1.196    variable_2[19]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.241 r  clkdiv[0]_i_557/O
                         net (fo=1, routed)           0.000     1.241    clkdiv[0]_i_557_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.386 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000     1.386    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.426 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     1.426    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.466 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000     1.466    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.511 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          0.377     1.888    clkdiv1[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.116     2.004 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     2.004    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.159 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.159    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.198    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.263 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.253     2.516    clear
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.843     2.208    clk_BUFG
    SLICE_X15Y90         FDRE                                         r  clkdiv_reg[23]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.831ns (51.528%)  route 0.782ns (48.472%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        2.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.566     0.904    wire11/okHE[40]
    SLICE_X9Y81          FDRE                                         r  wire11/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  wire11/ep_dataout_reg[19]/Q
                         net (fo=29, routed)          0.151     1.196    variable_2[19]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.241 r  clkdiv[0]_i_557/O
                         net (fo=1, routed)           0.000     1.241    clkdiv[0]_i_557_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.386 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000     1.386    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.426 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     1.426    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.466 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000     1.466    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.511 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          0.377     1.888    clkdiv1[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.116     2.004 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     2.004    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.159 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.159    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.198    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.263 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.254     2.517    clear
    SLICE_X15Y87         FDRE                                         r  clkdiv_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.840     2.205    clk_BUFG
    SLICE_X15Y87         FDRE                                         r  clkdiv_reg[10]/C

Slack:                    inf
  Source:                 wire11/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            clkdiv_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.831ns (51.528%)  route 0.782ns (48.472%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        2.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    -0.584ns = ( 0.904 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.566     0.904    wire11/okHE[40]
    SLICE_X9Y81          FDRE                                         r  wire11/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  wire11/ep_dataout_reg[19]/Q
                         net (fo=29, routed)          0.151     1.196    variable_2[19]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.241 r  clkdiv[0]_i_557/O
                         net (fo=1, routed)           0.000     1.241    clkdiv[0]_i_557_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.386 r  clkdiv_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000     1.386    clkdiv_reg[0]_i_408_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.426 r  clkdiv_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000     1.426    clkdiv_reg[0]_i_264_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.466 r  clkdiv_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000     1.466    clkdiv_reg[0]_i_133_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.511 r  clkdiv_reg[0]_i_49/CO[1]
                         net (fo=37, routed)          0.377     1.888    clkdiv1[3]
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.116     2.004 r  clkdiv[0]_i_19/O
                         net (fo=1, routed)           0.000     2.004    clkdiv[0]_i_19_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.159 r  clkdiv_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.159    clkdiv_reg[0]_i_8_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  clkdiv_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.198    clkdiv_reg[0]_i_3_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.263 r  clkdiv_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          0.254     2.517    clear
    SLICE_X15Y87         FDRE                                         r  clkdiv_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.840     2.205    clk_BUFG
    SLICE_X15Y87         FDRE                                         r  clkdiv_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 2.876ns (29.421%)  route 6.899ns (70.579%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[7]/Q
                         net (fo=5, routed)           0.822     1.278    counter[7]
    SLICE_X15Y74         LUT1 (Prop_lut1_I0_O)        0.152     1.430 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.077     7.507    led_OBUF[7]
    B17                  OBUF (Prop_obuf_I_O)         2.268     9.774 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.774    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.754ns  (logic 2.950ns (30.246%)  route 6.804ns (69.754%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_reg[5]/Q
                         net (fo=9, routed)           0.545     1.063    counter[5]
    SLICE_X14Y72         LUT1 (Prop_lut1_I0_O)        0.148     1.211 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           6.259     7.470    led_OBUF[5]
    A16                  OBUF (Prop_obuf_I_O)         2.284     9.754 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.754    led[5]
    A16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.730ns  (logic 2.946ns (30.276%)  route 6.784ns (69.724%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_reg[6]/Q
                         net (fo=7, routed)           0.939     1.457    counter[6]
    SLICE_X15Y74         LUT1 (Prop_lut1_I0_O)        0.152     1.609 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.845     7.454    led_OBUF[6]
    B16                  OBUF (Prop_obuf_I_O)         2.276     9.730 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.730    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.703ns  (logic 2.658ns (27.393%)  route 7.045ns (72.607%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[3]/Q
                         net (fo=12, routed)          1.102     1.558    counter[3]
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.124     1.682 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.944     7.625    led_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         2.078     9.703 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.703    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 2.656ns (28.926%)  route 6.525ns (71.074%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[1]/Q
                         net (fo=14, routed)          0.661     1.117    counter[1]
    SLICE_X14Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.241 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.864     7.105    led_OBUF[1]
    B13                  OBUF (Prop_obuf_I_O)         2.076     9.181 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.181    led[1]
    B13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.158ns  (logic 2.814ns (30.722%)  route 6.345ns (69.278%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  counter_reg[2]/Q
                         net (fo=13, routed)          0.481     0.900    counter[2]
    SLICE_X13Y75         LUT1 (Prop_lut1_I0_O)        0.299     1.199 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.864     7.063    led_OBUF[2]
    A14                  OBUF (Prop_obuf_I_O)         2.096     9.158 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.158    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.126ns  (logic 2.805ns (30.742%)  route 6.320ns (69.258%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  counter_reg[0]/Q
                         net (fo=4, routed)           0.297     0.716    counter[0]
    SLICE_X13Y75         LUT1 (Prop_lut1_I0_O)        0.296     1.012 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.023     7.035    led_OBUF[0]
    A13                  OBUF (Prop_obuf_I_O)         2.090     9.126 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.126    led[0]
    A13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 2.648ns (33.759%)  route 5.196ns (66.241%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[4]/Q
                         net (fo=11, routed)          0.563     1.019    counter[4]
    SLICE_X15Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.143 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.633     5.776    led_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         2.068     7.844 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.844    led[4]
    B15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 1.971ns (33.493%)  route 3.914ns (66.507%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[5]/Q
                         net (fo=9, routed)           1.467     1.985    counter[5]
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124     2.109 r  counter[6]_i_16/O
                         net (fo=1, routed)           0.000     2.109    counter[6]_i_16_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.659 r  counter_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.659    counter_reg[6]_i_9_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.773 r  counter_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.773    counter_reg[6]_i_5_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.001 f  counter_reg[6]_i_3/CO[2]
                         net (fo=8, routed)           1.542     4.543    counter1
    SLICE_X15Y74         LUT5 (Prop_lut5_I0_O)        0.313     4.856 r  counter[7]_i_7/O
                         net (fo=1, routed)           0.433     5.289    counter[7]_i_7_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I4_O)        0.124     5.413 r  counter[7]_i_2/O
                         net (fo=1, routed)           0.472     5.885    p_1_in[7]
    SLICE_X15Y72         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.559ns  (logic 1.997ns (35.927%)  route 3.562ns (64.073%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[5]/Q
                         net (fo=9, routed)           1.467     1.985    counter[5]
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124     2.109 r  counter[6]_i_16/O
                         net (fo=1, routed)           0.000     2.109    counter[6]_i_16_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.659 r  counter_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.659    counter_reg[6]_i_9_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.773 r  counter_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.773    counter_reg[6]_i_5_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.001 f  counter_reg[6]_i_3/CO[2]
                         net (fo=8, routed)           1.662     4.663    counter1
    SLICE_X15Y72         LUT6 (Prop_lut6_I0_O)        0.313     4.976 r  counter[4]_i_3/O
                         net (fo=1, routed)           0.433     5.409    counter[4]_i_3_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I4_O)        0.150     5.559 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.559    p_1_in[4]
    SLICE_X15Y72         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.098     0.226    counter[2]
    SLICE_X13Y75         LUT6 (Prop_lut6_I2_O)        0.099     0.325 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    p_1_in[3]
    SLICE_X13Y75         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.183ns (47.478%)  route 0.202ns (52.522%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=14, routed)          0.202     0.343    counter[1]
    SLICE_X13Y75         LUT5 (Prop_lut5_I2_O)        0.042     0.385 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.385    p_1_in[2]
    SLICE_X13Y75         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.884%)  route 0.202ns (52.116%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[1]/Q
                         net (fo=14, routed)          0.202     0.343    counter[1]
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.388 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    p_1_in[1]
    SLICE_X13Y75         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[5]/Q
                         net (fo=9, routed)           0.187     0.351    counter[5]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.045     0.396 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.396    p_1_in[5]
    SLICE_X14Y72         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.183ns (44.756%)  route 0.226ns (55.244%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[4]/Q
                         net (fo=11, routed)          0.226     0.367    counter[4]
    SLICE_X15Y72         LUT5 (Prop_lut5_I0_O)        0.042     0.409 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.409    p_1_in[4]
    SLICE_X15Y72         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.254ns (39.824%)  route 0.384ns (60.176%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[5]/Q
                         net (fo=9, routed)           0.117     0.281    counter[5]
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.326 f  counter[6]_i_2/O
                         net (fo=1, routed)           0.266     0.593    counter[6]_i_2_n_0
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.045     0.638 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.638    p_1_in[6]
    SLICE_X14Y72         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.186ns (28.440%)  route 0.468ns (71.560%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[7]/Q
                         net (fo=5, routed)           0.303     0.444    counter[7]
    SLICE_X15Y74         LUT5 (Prop_lut5_I0_O)        0.045     0.489 r  counter[7]_i_2/O
                         net (fo=1, routed)           0.165     0.654    p_1_in[7]
    SLICE_X15Y72         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.232ns (35.116%)  route 0.429ns (64.884%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.116     0.244    counter[0]
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.104     0.348 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.313     0.661    p_1_in[0]
    SLICE_X13Y75         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.004ns (35.885%)  route 1.793ns (64.115%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[4]/Q
                         net (fo=11, routed)          0.226     0.367    counter[4]
    SLICE_X15Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.412 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.567     1.979    led_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         0.818     2.797 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.797    led[4]
    B15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.530ns  (logic 1.072ns (30.367%)  route 2.458ns (69.633%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter_reg[2]/Q
                         net (fo=13, routed)          0.185     0.313    counter[2]
    SLICE_X13Y75         LUT1 (Prop_lut1_I0_O)        0.099     0.412 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.273     2.685    led_OBUF[2]
    A14                  OBUF (Prop_obuf_I_O)         0.845     3.530 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.530    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire111/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.420ns  (logic 1.909ns (35.219%)  route 3.511ns (64.781%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.624     0.120    wire111/okHE[40]
    SLICE_X15Y74         FDRE                                         r  wire111/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456     0.576 r  wire111/ep_dataout_reg[3]/Q
                         net (fo=1, routed)           1.064     1.641    variable_3[3]
    SLICE_X13Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.765 r  counter[6]_i_16/O
                         net (fo=1, routed)           0.000     1.765    counter[6]_i_16_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.315 r  counter_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.315    counter_reg[6]_i_9_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  counter_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.429    counter_reg[6]_i_5_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.657 f  counter_reg[6]_i_3/CO[2]
                         net (fo=8, routed)           1.542     4.199    counter1
    SLICE_X15Y74         LUT5 (Prop_lut5_I0_O)        0.313     4.512 r  counter[7]_i_7/O
                         net (fo=1, routed)           0.433     4.944    counter[7]_i_7_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I4_O)        0.124     5.068 r  counter[7]_i_2/O
                         net (fo=1, routed)           0.472     5.540    p_1_in[7]
    SLICE_X15Y72         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.343ns  (logic 0.828ns (15.497%)  route 4.515ns (84.503%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.633     0.129    wire10/okHE[40]
    SLICE_X15Y81         FDRE                                         r  wire10/ep_dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  wire10/ep_dataout_reg[28]/Q
                         net (fo=1, routed)           1.249     1.834    variable_1[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.958 f  counter[7]_i_8/O
                         net (fo=1, routed)           1.323     3.281    counter[7]_i_8_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.405 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.965     4.370    counter[7]_i_3_n_0
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     4.494 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.978     5.472    p_1_out
    SLICE_X13Y75         FDRE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.343ns  (logic 0.828ns (15.497%)  route 4.515ns (84.503%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.633     0.129    wire10/okHE[40]
    SLICE_X15Y81         FDRE                                         r  wire10/ep_dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  wire10/ep_dataout_reg[28]/Q
                         net (fo=1, routed)           1.249     1.834    variable_1[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.958 f  counter[7]_i_8/O
                         net (fo=1, routed)           1.323     3.281    counter[7]_i_8_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.405 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.965     4.370    counter[7]_i_3_n_0
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     4.494 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.978     5.472    p_1_out
    SLICE_X13Y75         FDRE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.343ns  (logic 0.828ns (15.497%)  route 4.515ns (84.503%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.633     0.129    wire10/okHE[40]
    SLICE_X15Y81         FDRE                                         r  wire10/ep_dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  wire10/ep_dataout_reg[28]/Q
                         net (fo=1, routed)           1.249     1.834    variable_1[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.958 f  counter[7]_i_8/O
                         net (fo=1, routed)           1.323     3.281    counter[7]_i_8_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.405 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.965     4.370    counter[7]_i_3_n_0
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     4.494 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.978     5.472    p_1_out
    SLICE_X13Y75         FDRE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.343ns  (logic 0.828ns (15.497%)  route 4.515ns (84.503%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.633     0.129    wire10/okHE[40]
    SLICE_X15Y81         FDRE                                         r  wire10/ep_dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  wire10/ep_dataout_reg[28]/Q
                         net (fo=1, routed)           1.249     1.834    variable_1[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.958 f  counter[7]_i_8/O
                         net (fo=1, routed)           1.323     3.281    counter[7]_i_8_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.405 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.965     4.370    counter[7]_i_3_n_0
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     4.494 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.978     5.472    p_1_out
    SLICE_X13Y75         FDRE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.327ns  (logic 0.828ns (15.543%)  route 4.499ns (84.457%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.633     0.129    wire10/okHE[40]
    SLICE_X15Y81         FDRE                                         r  wire10/ep_dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  wire10/ep_dataout_reg[28]/Q
                         net (fo=1, routed)           1.249     1.834    variable_1[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.958 f  counter[7]_i_8/O
                         net (fo=1, routed)           1.323     3.281    counter[7]_i_8_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.405 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.965     4.370    counter[7]_i_3_n_0
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     4.494 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.962     5.456    p_1_out
    SLICE_X15Y72         FDRE                                         r  counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.327ns  (logic 0.828ns (15.543%)  route 4.499ns (84.457%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.633     0.129    wire10/okHE[40]
    SLICE_X15Y81         FDRE                                         r  wire10/ep_dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  wire10/ep_dataout_reg[28]/Q
                         net (fo=1, routed)           1.249     1.834    variable_1[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.958 f  counter[7]_i_8/O
                         net (fo=1, routed)           1.323     3.281    counter[7]_i_8_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.405 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.965     4.370    counter[7]_i_3_n_0
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     4.494 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.962     5.456    p_1_out
    SLICE_X14Y72         FDRE                                         r  counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.327ns  (logic 0.828ns (15.543%)  route 4.499ns (84.457%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.633     0.129    wire10/okHE[40]
    SLICE_X15Y81         FDRE                                         r  wire10/ep_dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  wire10/ep_dataout_reg[28]/Q
                         net (fo=1, routed)           1.249     1.834    variable_1[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.958 f  counter[7]_i_8/O
                         net (fo=1, routed)           1.323     3.281    counter[7]_i_8_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.405 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.965     4.370    counter[7]_i_3_n_0
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     4.494 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.962     5.456    p_1_out
    SLICE_X14Y72         FDRE                                         r  counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.327ns  (logic 0.828ns (15.543%)  route 4.499ns (84.457%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.633     0.129    wire10/okHE[40]
    SLICE_X15Y81         FDRE                                         r  wire10/ep_dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456     0.585 f  wire10/ep_dataout_reg[28]/Q
                         net (fo=1, routed)           1.249     1.834    variable_1[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.958 f  counter[7]_i_8/O
                         net (fo=1, routed)           1.323     3.281    counter[7]_i_8_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.124     3.405 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.965     4.370    counter[7]_i_3_n_0
    SLICE_X28Y74         LUT3 (Prop_lut3_I0_O)        0.124     4.494 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.962     5.456    p_1_out
    SLICE_X15Y72         FDRE                                         r  counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire111/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.094ns  (logic 1.935ns (37.985%)  route 3.159ns (62.015%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.624     0.120    wire111/okHE[40]
    SLICE_X15Y74         FDRE                                         r  wire111/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456     0.576 r  wire111/ep_dataout_reg[3]/Q
                         net (fo=1, routed)           1.064     1.641    variable_3[3]
    SLICE_X13Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.765 r  counter[6]_i_16/O
                         net (fo=1, routed)           0.000     1.765    counter[6]_i_16_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.315 r  counter_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.315    counter_reg[6]_i_9_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  counter_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.429    counter_reg[6]_i_5_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.657 f  counter_reg[6]_i_3/CO[2]
                         net (fo=8, routed)           1.662     4.318    counter1
    SLICE_X15Y72         LUT6 (Prop_lut6_I0_O)        0.313     4.631 r  counter[4]_i_3/O
                         net (fo=1, routed)           0.433     5.064    counter[4]_i_3_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I4_O)        0.150     5.214 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.214    p_1_in[4]
    SLICE_X15Y72         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.827ns  (logic 0.467ns (56.443%)  route 0.360ns (43.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.504    -0.544    wire10/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.367    -0.177 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=10, routed)          0.360     0.183    variable_1[1]
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.100     0.283 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.283    p_1_in[3]
    SLICE_X13Y75         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.467ns (48.475%)  route 0.496ns (51.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.504    -0.544    wire10/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.367    -0.177 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=10, routed)          0.496     0.319    variable_1[1]
    SLICE_X13Y75         LUT4 (Prop_lut4_I3_O)        0.100     0.419 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.419    p_1_in[1]
    SLICE_X13Y75         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.984ns  (logic 0.488ns (49.574%)  route 0.496ns (50.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.504    -0.544    wire10/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.367    -0.177 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=10, routed)          0.496     0.319    variable_1[1]
    SLICE_X13Y75         LUT5 (Prop_lut5_I4_O)        0.121     0.440 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.440    p_1_in[2]
    SLICE_X13Y75         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.000ns  (logic 0.462ns (46.186%)  route 0.538ns (53.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.504    -0.544    wire10/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.367    -0.177 r  wire10/ep_dataout_reg[0]/Q
                         net (fo=8, routed)           0.538     0.361    variable_1[0]
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.095     0.456 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.456    p_1_in[4]
    SLICE_X15Y72         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.467ns (42.574%)  route 0.630ns (57.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.504    -0.544    wire10/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.367    -0.177 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=10, routed)          0.630     0.452    variable_1[1]
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.100     0.552 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.552    p_1_in[6]
    SLICE_X14Y72         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.140ns  (logic 0.467ns (40.957%)  route 0.673ns (59.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.504    -0.544    wire10/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.367    -0.177 r  wire10/ep_dataout_reg[0]/Q
                         net (fo=8, routed)           0.673     0.496    variable_1[0]
    SLICE_X14Y72         LUT5 (Prop_lut5_I2_O)        0.100     0.596 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.596    p_1_in[5]
    SLICE_X14Y72         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.423ns  (logic 0.467ns (32.824%)  route 0.956ns (67.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.504    -0.544    wire10/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire10/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.367    -0.177 r  wire10/ep_dataout_reg[1]/Q
                         net (fo=10, routed)          0.561     0.383    variable_1[1]
    SLICE_X15Y74         LUT5 (Prop_lut5_I2_O)        0.100     0.483 r  counter[7]_i_2/O
                         net (fo=1, routed)           0.395     0.878    p_1_in[7]
    SLICE_X15Y72         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hostIF/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.599ns  (logic 0.367ns (22.950%)  route 1.232ns (77.050%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.510    -0.538    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y70         FDCE                                         r  hostIF/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.367    -0.171 r  hostIF/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           1.232     1.061    hostIF/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  hostIF/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wire10/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.683ns  (logic 0.490ns (29.107%)  route 1.193ns (70.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.504    -0.544    wire10/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire10/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.367    -0.177 r  wire10/ep_dataout_reg[0]/Q
                         net (fo=8, routed)           0.568     0.390    variable_1[0]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.123     0.513 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.626     1.139    p_1_in[0]
    SLICE_X13Y75         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hostIF/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.806ns  (logic 0.385ns (21.323%)  route 1.421ns (78.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.511    -0.537    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y68         FDCE                                         r  hostIF/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.385    -0.152 r  hostIF/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.421     1.268    hostIF/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  hostIF/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostIF/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.394ns  (logic 0.029ns (2.080%)  route 1.365ns (97.920%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                      4.960     4.960 f  
    W19                                               0.000     4.960 f  okUH[0] (IN)
                         net (fo=0)                   0.000     4.960    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     5.415 f  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     5.895    hostIF/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.161     2.734 f  hostIF/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.540     3.273    hostIF/mmcm0_clkfb
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.302 f  hostIF/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.826     4.128    hostIF/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  hostIF/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostIF/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.235ns  (logic 0.091ns (2.813%)  route 3.143ns (97.187%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  okUH[0] (IN)
                         net (fo=0)                   0.000     0.000    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     0.903 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     2.065    hostIF/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.322    -5.258 r  hostIF/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.630    -3.628    hostIF/mmcm0_clkfb
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.537 r  hostIF/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.513    -2.023    hostIF/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  hostIF/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hostIF/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 3.214ns (61.618%)  route 2.002ns (38.382%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  hostIF/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.214 r  hostIF/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           2.002     5.216    hostIF/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X8Y65          FDCE                                         r  hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.515    -0.533    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y65          FDCE                                         r  hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 0.989ns (47.451%)  route 1.096ns (52.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( -0.446 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    hostIF/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  hostIF/tbuf/IBUF/O
                         net (fo=1, routed)           1.096     2.085    hostIF/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X3Y56          FDRE                                         r  hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.602    -0.446    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y56          FDRE                                         r  hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.447ns  (logic 0.456ns (31.504%)  route 0.991ns (68.496%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[7]/Q
                         net (fo=5, routed)           0.991     1.447    wire22/ep_datain[7]
    SLICE_X15Y75         FDRE                                         r  wire22/wirehold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.504    -0.544    wire22/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire22/wirehold_reg[7]/C

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.429ns  (logic 0.456ns (31.907%)  route 0.973ns (68.093%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[4]/Q
                         net (fo=11, routed)          0.973     1.429    wire22/ep_datain[4]
    SLICE_X15Y75         FDRE                                         r  wire22/wirehold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.504    -0.544    wire22/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire22/wirehold_reg[4]/C

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[5]/Q
                         net (fo=9, routed)           0.853     1.371    wire22/ep_datain[5]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.506    -0.542    wire22/okHE[40]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[5]/C

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.347ns  (logic 0.518ns (38.467%)  route 0.829ns (61.533%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[6]/Q
                         net (fo=7, routed)           0.829     1.347    wire22/ep_datain[6]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.506    -0.542    wire22/okHE[40]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[6]/C

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.880%)  route 0.659ns (59.120%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[3]/Q
                         net (fo=12, routed)          0.659     1.115    wire22/ep_datain[3]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.506    -0.542    wire22/okHE[40]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[3]/C

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.979ns  (logic 0.419ns (42.797%)  route 0.560ns (57.203%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.560     0.979    wire22/ep_datain[0]
    SLICE_X12Y75         FDRE                                         r  wire22/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.504    -0.544    wire22/okHE[40]
    SLICE_X12Y75         FDRE                                         r  wire22/wirehold_reg[0]/C

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.957ns  (logic 0.456ns (47.634%)  route 0.501ns (52.366%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=14, routed)          0.501     0.957    wire22/ep_datain[1]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.506    -0.542    wire22/okHE[40]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[1]/C

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.020%)  route 0.491ns (53.980%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.491     0.910    wire22/ep_datain[2]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        1.506    -0.542    wire22/okHE[40]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.803%)  route 0.171ns (57.197%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.171     0.299    wire22/ep_datain[0]
    SLICE_X12Y75         FDRE                                         r  wire22/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.828     0.658    wire22/okHE[40]
    SLICE_X12Y75         FDRE                                         r  wire22/wirehold_reg[0]/C

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.158%)  route 0.216ns (62.842%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.216     0.344    wire22/ep_datain[2]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.829     0.659    wire22/okHE[40]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[2]/C

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.909%)  route 0.212ns (60.091%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=14, routed)          0.212     0.353    wire22/ep_datain[1]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.829     0.659    wire22/okHE[40]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[1]/C

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.606%)  route 0.266ns (65.394%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=12, routed)          0.266     0.407    wire22/ep_datain[3]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.829     0.659    wire22/okHE[40]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[3]/C

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.958%)  route 0.334ns (67.042%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[6]/Q
                         net (fo=7, routed)           0.334     0.498    wire22/ep_datain[6]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.829     0.659    wire22/okHE[40]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[6]/C

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.285%)  route 0.395ns (73.715%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[7]/Q
                         net (fo=5, routed)           0.395     0.536    wire22/ep_datain[7]
    SLICE_X15Y75         FDRE                                         r  wire22/wirehold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.828     0.658    wire22/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire22/wirehold_reg[7]/C

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.164ns (30.332%)  route 0.377ns (69.668%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[5]/Q
                         net (fo=9, routed)           0.377     0.541    wire22/ep_datain[5]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.829     0.659    wire22/okHE[40]
    SLICE_X15Y76         FDRE                                         r  wire22/wirehold_reg[5]/C

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wire22/wirehold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.308%)  route 0.416ns (74.692%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[4]/Q
                         net (fo=11, routed)          0.416     0.557    wire22/ep_datain[4]
    SLICE_X15Y75         FDRE                                         r  wire22/wirehold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.828     0.658    wire22/okHE[40]
    SLICE_X15Y75         FDRE                                         r  wire22/wirehold_reg[4]/C

Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.218ns (33.192%)  route 0.439ns (66.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 0.705 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    hostIF/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  hostIF/tbuf/IBUF/O
                         net (fo=1, routed)           0.439     0.656    hostIF/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X3Y56          FDRE                                         r  hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.875     0.705    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y56          FDRE                                         r  hostIF/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 hostIF/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.751ns  (logic 1.862ns (67.683%)  route 0.889ns (32.317%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  hostIF/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  hostIF/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           0.889     2.751    hostIF/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X8Y65          FDCE                                         r  hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=1024, routed)        0.838     0.668    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y65          FDCE                                         r  hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C





