<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::USART2::CR2 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2.html">USART2</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html">CR2</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::USART2::CR2 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Control register 2.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a67a5b16a19f3201e29c385ee5fde0883"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a67a5b16a19f3201e29c385ee5fde0883">ADD4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 28, 4 &gt;</td></tr>
<tr class="memdesc:a67a5b16a19f3201e29c385ee5fde0883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of the USART node.  <a href="#a67a5b16a19f3201e29c385ee5fde0883">More...</a><br /></td></tr>
<tr class="separator:a67a5b16a19f3201e29c385ee5fde0883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae318c08cb3f42e9780a903337b48e7cd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#ae318c08cb3f42e9780a903337b48e7cd">ADD0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 24, 4 &gt;</td></tr>
<tr class="memdesc:ae318c08cb3f42e9780a903337b48e7cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of the USART node.  <a href="#ae318c08cb3f42e9780a903337b48e7cd">More...</a><br /></td></tr>
<tr class="separator:ae318c08cb3f42e9780a903337b48e7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f967ce4501b86ff9b772ffe07a15e7b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a8f967ce4501b86ff9b772ffe07a15e7b">RTOEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 23, 1 &gt;</td></tr>
<tr class="memdesc:a8f967ce4501b86ff9b772ffe07a15e7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver timeout enable.  <a href="#a8f967ce4501b86ff9b772ffe07a15e7b">More...</a><br /></td></tr>
<tr class="separator:a8f967ce4501b86ff9b772ffe07a15e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b843029decb0021648cf266e4318aa"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#aa7b843029decb0021648cf266e4318aa">ABRMOD</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 21, 2 &gt;</td></tr>
<tr class="memdesc:aa7b843029decb0021648cf266e4318aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto baud rate mode.  <a href="#aa7b843029decb0021648cf266e4318aa">More...</a><br /></td></tr>
<tr class="separator:aa7b843029decb0021648cf266e4318aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c069dc6c5fb5eae92e8f10052115938"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a9c069dc6c5fb5eae92e8f10052115938">ABREN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 20, 1 &gt;</td></tr>
<tr class="memdesc:a9c069dc6c5fb5eae92e8f10052115938"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto baud rate enable.  <a href="#a9c069dc6c5fb5eae92e8f10052115938">More...</a><br /></td></tr>
<tr class="separator:a9c069dc6c5fb5eae92e8f10052115938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9b0dd6fa2a7735e82aa376587377435"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#aa9b0dd6fa2a7735e82aa376587377435">MSBFIRST</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 19, 1 &gt;</td></tr>
<tr class="memdesc:aa9b0dd6fa2a7735e82aa376587377435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Most significant bit first.  <a href="#aa9b0dd6fa2a7735e82aa376587377435">More...</a><br /></td></tr>
<tr class="separator:aa9b0dd6fa2a7735e82aa376587377435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fa9f994c4244cef24cbca455724fcd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a34fa9f994c4244cef24cbca455724fcd">DATAINV</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 18, 1 &gt;</td></tr>
<tr class="memdesc:a34fa9f994c4244cef24cbca455724fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary data inversion.  <a href="#a34fa9f994c4244cef24cbca455724fcd">More...</a><br /></td></tr>
<tr class="separator:a34fa9f994c4244cef24cbca455724fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f70dfb73672bcf8207159c944bf2643"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a1f70dfb73672bcf8207159c944bf2643">TXINV</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 17, 1 &gt;</td></tr>
<tr class="memdesc:a1f70dfb73672bcf8207159c944bf2643"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX pin active level inversion.  <a href="#a1f70dfb73672bcf8207159c944bf2643">More...</a><br /></td></tr>
<tr class="separator:a1f70dfb73672bcf8207159c944bf2643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b46caae6c89c696d78b61231b2940e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#aa6b46caae6c89c696d78b61231b2940e">RXINV</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 16, 1 &gt;</td></tr>
<tr class="memdesc:aa6b46caae6c89c696d78b61231b2940e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX pin active level inversion.  <a href="#aa6b46caae6c89c696d78b61231b2940e">More...</a><br /></td></tr>
<tr class="separator:aa6b46caae6c89c696d78b61231b2940e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14bfe171b9b97c8b64328509b90e55ad"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a14bfe171b9b97c8b64328509b90e55ad">SWAP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 15, 1 &gt;</td></tr>
<tr class="memdesc:a14bfe171b9b97c8b64328509b90e55ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Swap TX/RX pins.  <a href="#a14bfe171b9b97c8b64328509b90e55ad">More...</a><br /></td></tr>
<tr class="separator:a14bfe171b9b97c8b64328509b90e55ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f0d92324706a47dd32cf66ffc5caa1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#af4f0d92324706a47dd32cf66ffc5caa1">LINEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 14, 1 &gt;</td></tr>
<tr class="memdesc:af4f0d92324706a47dd32cf66ffc5caa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode enable.  <a href="#af4f0d92324706a47dd32cf66ffc5caa1">More...</a><br /></td></tr>
<tr class="separator:af4f0d92324706a47dd32cf66ffc5caa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c898cb28f61dead8ea0e62fd3484564"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a2c898cb28f61dead8ea0e62fd3484564">STOP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 12, 2 &gt;</td></tr>
<tr class="memdesc:a2c898cb28f61dead8ea0e62fd3484564"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP bits.  <a href="#a2c898cb28f61dead8ea0e62fd3484564">More...</a><br /></td></tr>
<tr class="separator:a2c898cb28f61dead8ea0e62fd3484564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6154008790257387fe5f4b2f9d3625"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#adf6154008790257387fe5f4b2f9d3625">CLKEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 11, 1 &gt;</td></tr>
<tr class="memdesc:adf6154008790257387fe5f4b2f9d3625"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock enable.  <a href="#adf6154008790257387fe5f4b2f9d3625">More...</a><br /></td></tr>
<tr class="separator:adf6154008790257387fe5f4b2f9d3625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0faad2626cb5bcb3f9906ede65d2c4b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#ae0faad2626cb5bcb3f9906ede65d2c4b">CPOL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 10, 1 &gt;</td></tr>
<tr class="memdesc:ae0faad2626cb5bcb3f9906ede65d2c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity.  <a href="#ae0faad2626cb5bcb3f9906ede65d2c4b">More...</a><br /></td></tr>
<tr class="separator:ae0faad2626cb5bcb3f9906ede65d2c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e014fdd1eebca8ba017e307830d3e97"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a2e014fdd1eebca8ba017e307830d3e97">CPHA</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 9, 1 &gt;</td></tr>
<tr class="memdesc:a2e014fdd1eebca8ba017e307830d3e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase.  <a href="#a2e014fdd1eebca8ba017e307830d3e97">More...</a><br /></td></tr>
<tr class="separator:a2e014fdd1eebca8ba017e307830d3e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d4607a775fbd92c24811c622125d71"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a90d4607a775fbd92c24811c622125d71">LBCL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 8, 1 &gt;</td></tr>
<tr class="memdesc:a90d4607a775fbd92c24811c622125d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last bit clock pulse.  <a href="#a90d4607a775fbd92c24811c622125d71">More...</a><br /></td></tr>
<tr class="separator:a90d4607a775fbd92c24811c622125d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f1ba022e10b346b12010bb3e595ac0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#ac2f1ba022e10b346b12010bb3e595ac0">LBDIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 6, 1 &gt;</td></tr>
<tr class="memdesc:ac2f1ba022e10b346b12010bb3e595ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN break detection interrupt enable.  <a href="#ac2f1ba022e10b346b12010bb3e595ac0">More...</a><br /></td></tr>
<tr class="separator:ac2f1ba022e10b346b12010bb3e595ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a89423e564554823baf8b05dc213523"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a2a89423e564554823baf8b05dc213523">LBDL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 5, 1 &gt;</td></tr>
<tr class="memdesc:a2a89423e564554823baf8b05dc213523"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN break detection length.  <a href="#a2a89423e564554823baf8b05dc213523">More...</a><br /></td></tr>
<tr class="separator:a2a89423e564554823baf8b05dc213523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd8c20296196d05a71b3838731323ba"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#aacd8c20296196d05a71b3838731323ba">ADDM7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 4, 1 &gt;</td></tr>
<tr class="memdesc:aacd8c20296196d05a71b3838731323ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">7-bit Address Detection/4-bit Address Detection  <a href="#aacd8c20296196d05a71b3838731323ba">More...</a><br /></td></tr>
<tr class="separator:aacd8c20296196d05a71b3838731323ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Control register 2. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a67a5b16a19f3201e29c385ee5fde0883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a67a5b16a19f3201e29c385ee5fde0883">STM32LIB::reg::USART2::CR2::ADD4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 28, 4&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address of the USART node. </p>

</div>
</div>
<a class="anchor" id="ae318c08cb3f42e9780a903337b48e7cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#ae318c08cb3f42e9780a903337b48e7cd">STM32LIB::reg::USART2::CR2::ADD0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 24, 4&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address of the USART node. </p>

</div>
</div>
<a class="anchor" id="a8f967ce4501b86ff9b772ffe07a15e7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a8f967ce4501b86ff9b772ffe07a15e7b">STM32LIB::reg::USART2::CR2::RTOEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver timeout enable. </p>

</div>
</div>
<a class="anchor" id="aa7b843029decb0021648cf266e4318aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#aa7b843029decb0021648cf266e4318aa">STM32LIB::reg::USART2::CR2::ABRMOD</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 21, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto baud rate mode. </p>

</div>
</div>
<a class="anchor" id="a9c069dc6c5fb5eae92e8f10052115938"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a9c069dc6c5fb5eae92e8f10052115938">STM32LIB::reg::USART2::CR2::ABREN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto baud rate enable. </p>

</div>
</div>
<a class="anchor" id="aa9b0dd6fa2a7735e82aa376587377435"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#aa9b0dd6fa2a7735e82aa376587377435">STM32LIB::reg::USART2::CR2::MSBFIRST</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Most significant bit first. </p>

</div>
</div>
<a class="anchor" id="a34fa9f994c4244cef24cbca455724fcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a34fa9f994c4244cef24cbca455724fcd">STM32LIB::reg::USART2::CR2::DATAINV</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Binary data inversion. </p>

</div>
</div>
<a class="anchor" id="a1f70dfb73672bcf8207159c944bf2643"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a1f70dfb73672bcf8207159c944bf2643">STM32LIB::reg::USART2::CR2::TXINV</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX pin active level inversion. </p>

</div>
</div>
<a class="anchor" id="aa6b46caae6c89c696d78b61231b2940e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#aa6b46caae6c89c696d78b61231b2940e">STM32LIB::reg::USART2::CR2::RXINV</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX pin active level inversion. </p>

</div>
</div>
<a class="anchor" id="a14bfe171b9b97c8b64328509b90e55ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a14bfe171b9b97c8b64328509b90e55ad">STM32LIB::reg::USART2::CR2::SWAP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Swap TX/RX pins. </p>

</div>
</div>
<a class="anchor" id="af4f0d92324706a47dd32cf66ffc5caa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#af4f0d92324706a47dd32cf66ffc5caa1">STM32LIB::reg::USART2::CR2::LINEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN mode enable. </p>

</div>
</div>
<a class="anchor" id="a2c898cb28f61dead8ea0e62fd3484564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a2c898cb28f61dead8ea0e62fd3484564">STM32LIB::reg::USART2::CR2::STOP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 12, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STOP bits. </p>

</div>
</div>
<a class="anchor" id="adf6154008790257387fe5f4b2f9d3625"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#adf6154008790257387fe5f4b2f9d3625">STM32LIB::reg::USART2::CR2::CLKEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock enable. </p>

</div>
</div>
<a class="anchor" id="ae0faad2626cb5bcb3f9906ede65d2c4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#ae0faad2626cb5bcb3f9906ede65d2c4b">STM32LIB::reg::USART2::CR2::CPOL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock polarity. </p>

</div>
</div>
<a class="anchor" id="a2e014fdd1eebca8ba017e307830d3e97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a2e014fdd1eebca8ba017e307830d3e97">STM32LIB::reg::USART2::CR2::CPHA</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock phase. </p>

</div>
</div>
<a class="anchor" id="a90d4607a775fbd92c24811c622125d71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a90d4607a775fbd92c24811c622125d71">STM32LIB::reg::USART2::CR2::LBCL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Last bit clock pulse. </p>

</div>
</div>
<a class="anchor" id="ac2f1ba022e10b346b12010bb3e595ac0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#ac2f1ba022e10b346b12010bb3e595ac0">STM32LIB::reg::USART2::CR2::LBDIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN break detection interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a2a89423e564554823baf8b05dc213523"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#a2a89423e564554823baf8b05dc213523">STM32LIB::reg::USART2::CR2::LBDL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN break detection length. </p>

</div>
</div>
<a class="anchor" id="aacd8c20296196d05a71b3838731323ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html#aacd8c20296196d05a71b3838731323ba">STM32LIB::reg::USART2::CR2::ADDM7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004404, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7-bit Address Detection/4-bit Address Detection </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
