\hypertarget{timer__18xx__43xx_8h}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/timer\+\_\+18xx\+\_\+43xx.h File Reference}
\label{timer__18xx__43xx_8h}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/timer\+\_\+18xx\+\_\+43xx.\+h@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/timer\+\_\+18xx\+\_\+43xx.\+h}}
This graph shows which files directly or indirectly include this file\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}
\begin{DoxyCompactList}\small\item\em 32-\/bit Standard timer register block structure \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga7c74d9b89f53a497dd1128e2f4b2670b}{T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+LR}(n)~\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}(n)
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga1f2ad401455a401aa8400fd343eadd1a}{T\+I\+M\+E\+R\+\_\+\+M\+A\+T\+C\+H\+\_\+\+I\+NT}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((n) \& 0x0\+F))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga085de5b6eb6d51b2ef555bd06f267f83}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+I\+NT}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((((n) \& 0x0\+F) + 4)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gace9bc6168bdb15fd3c88da899ad3f154}{T\+I\+M\+E\+R\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t) (1 $<$$<$ 0))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga892a0fbd1ea794e5c6dbbc66e9703bd6}{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t) (1 $<$$<$ 1))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga7fd49e94768d8d2016f72965f904f5e1}{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}(((n) $\ast$ 3)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga0d69103df0ceea6cb41286bc8e7536b3}{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((((n) $\ast$ 3) + 1)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga7362986ae8e43df0e575eba1789722f4}{T\+I\+M\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((((n) $\ast$ 3) + 2)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga34ab45ae29494cf8f92fdc4e6eb7bb06}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+R\+I\+S\+I\+NG}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}(((n) $\ast$ 3)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gad35ff35bf622cb530f2206ecdd861a7d}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+F\+A\+L\+L\+I\+NG}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((((n) $\ast$ 3) + 1)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga39a441a62cb174fd89ebc217417482c9}{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+C\+AP}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((((n) $\ast$ 3) + 2)))
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga29caa12f43ff996d3ebbf7d5f9036f2c}{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+TE} \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga15be0f559655d587ad466689f639ab72}{T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+T}
\begin{DoxyCompactList}\small\item\em Standard timer initial match pin state and change state. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga1ceafbd6fb46418e292878934efb63aa}{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+TE} \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga3f9e5a3ea9ebb982339b786ff7946408}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+T}
\begin{DoxyCompactList}\small\item\em Standard timer clock and edge for count source. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga29caa12f43ff996d3ebbf7d5f9036f2c}{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+TE} \{ \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2caee61101edb52ea5ce70b74a41766467f}{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+D\+O\+\_\+\+N\+O\+T\+H\+I\+NG} = 0, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2ca0fc4886f55eb7bcfda4baea4c08c551a}{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+C\+L\+E\+AR} = 1, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2ca059e5dedfdab474ecafba9827116f5ff}{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+S\+ET} = 2, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2caa7b4fdd349721213351a4bba29472215}{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+T\+O\+G\+G\+LE} = 3
 \}\begin{DoxyCompactList}\small\item\em Standard timer initial match pin state and change state. \end{DoxyCompactList}
\item 
enum \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga1ceafbd6fb46418e292878934efb63aa}{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+TE} \{ \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaa9c110041557616b65aff5c20d03ae8be}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+P\+C\+LK} = 0, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaae17c344c6e80cc8f2a0e6f5c4bc32269}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+C\+A\+PN} = 1, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaaf07e78a49ce7829f3a7975196aeb5a5c}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+C\+A\+PN} = 2, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaaa09ba96751f9c750f9257050053ccb62}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+B\+O\+T\+H\+\_\+\+C\+A\+PN} = 3
 \}\begin{DoxyCompactList}\small\item\em Standard timer clock and edge for count source. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gac2ca0aff00ae8a651e129afba400c833}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Init} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Initialize a timer. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaa52f3e33303d7d4f1e2325586a21a5c0}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Shutdown a timer. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga0d61fd61d18ba82d44f1b5fec2e48a76}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Pending} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Determine if a match interrupt is pending. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gae9a2575f38b3acaf6255caf15c5b65df}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Pending} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Determine if a capture interrupt is pending. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gae9ad45169f0511d27696923acfd6a17e}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Match} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Clears a (pending) match interrupt. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga0aebc9314c86b4e9a67e2d08bab38e24}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Capture} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Clears a (pending) capture interrupt. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaff500707a8a397daf29cc84f454802b2}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Enable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Enables the timer (starts count) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gae7fedfd4c2543991eddd7be1b32bd00b}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Disable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Disables the timer (stops count) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga6050d4da70d679696b3af922b8c1a6ac}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Count} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Returns the current timer count. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga52328278a0f1326c6ce7dc210ad010d3}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Prescale} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Returns the current prescale count. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaa2483e6483702140e11de3183d5271f9}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Prescale\+Set} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, uint32\+\_\+t prescale)
\begin{DoxyCompactList}\small\item\em Sets the prescaler value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaff98bdf0254cd7783c7b42655fa43cd2}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Match} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum, uint32\+\_\+t matchval)
\begin{DoxyCompactList}\small\item\em Sets a timer match value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga7eab047dd60eef7fb0f042266f9dae05}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Capture} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Reads a capture register. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaba0336e88cc662505e2dde1eabff1aaf}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Resets the timer terminal and prescale counts to 0. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga21daeb9b42a0f7fe57ec52f3815ab223}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Enable\+Int} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Enables a match interrupt that fires when the terminal count matches the match counter value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga81252a6e24fddbf78d62f791f589306e}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Disable\+Int} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Disables a match interrupt for a match counter. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga4b8a551b290e9f70ba8b8569e2937f58}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Enable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em For the specific match counter, enables reset of the terminal count register when a match occurs. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gae203cf1a04cbbf63e966de3a5bd9c29e}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Disable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em For the specific match counter, disables reset of the terminal count register when a match occurs. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaf76a0a1282598f976f04c00595b6332c}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Enable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Enable a match timer to stop the terminal count when a match count equals the terminal count. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gae1be576a72246ab2255f735245fb49a7}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Disable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Disable stop on match for a match timer. Disables a match timer to stop the terminal count when a match count equals the terminal count. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga7768003112560a8cbd06582fa8747fae}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Enable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Enables capture on on rising edge of selected C\+AP signal for the selected capture register, enables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a rising edge. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga25bcfd101f052ee941da5bae28d84fcd}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Disable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Disables capture on on rising edge of selected C\+AP signal. For the selected capture register, disables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a rising edge. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga9938c5dc5cf1aa81064cf2e14ab29d44}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Enable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Enables capture on on falling edge of selected C\+AP signal. For the selected capture register, enables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a falling edge. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga521a3308abdffb693f4785b739dae98f}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Disable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Disables capture on on falling edge of selected C\+AP signal. For the selected capture register, disables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a falling edge. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga141861bd1b18812fcfd231b8a42065d8}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Enable\+Int} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Enables interrupt on capture of selected C\+AP signal. For the selected capture register, an interrupt will be generated when the enabled rising or falling edge on C\+A\+Pn.\+capnum is detected. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga75d24b5365354b481b285c7c718f3791}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Disable\+Int} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Disables interrupt on capture of selected C\+AP signal. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaf58d175fd6011349b7331055422b9e28}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Ext\+Match\+Control\+Set} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t initial\+\_\+state, \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga15be0f559655d587ad466689f639ab72}{T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+T} match\+State, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Sets external match control (M\+A\+Tn.\+matchnum) pin control. For the pin selected with matchnum, sets the function of the pin that occurs on a terminal count match for the match count. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga676ac53fdb5dd31f0288ea5c5023709d}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Count\+Clock\+Src} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga3f9e5a3ea9ebb982339b786ff7946408}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+T} cap\+Src, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Sets timer count source and edge with the selected passed from Cap\+Src. If Cap\+Src selected a C\+A\+Pn pin, select the specific C\+A\+Pn pin with the capnum value. \end{DoxyCompactList}\end{DoxyCompactItemize}
