

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 24 22:02:34 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        baseline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.249|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1641|  1641|  1641|  1641|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   62|   62|         2|          -|          -|    31|    no    |
        |- Loop 2  |  341|  341|        11|          -|          -|    31|    no    |
        |- Loop 3  |   62|   62|         2|          -|          -|    31|    no    |
        |- Loop 4  |  341|  341|        11|          -|          -|    31|    no    |
        |- Loop 5  |   62|   62|         2|          -|          -|    31|    no    |
        |- Loop 6  |  341|  341|        11|          -|          -|    31|    no    |
        |- Loop 7  |   62|   62|         2|          -|          -|    31|    no    |
        |- Loop 8  |  341|  341|        11|          -|          -|    31|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    274|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      7|     553|   1101|
|Memory           |        8|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    763|
|Register         |        -|      -|     666|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      7|    1219|   2138|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      3|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |fir_fadd_32ns_32ncud_U2  |fir_fadd_32ns_32ncud  |        0|      2|  205|  390|
    |fir_faddfsub_32nsbkb_U1  |fir_faddfsub_32nsbkb  |        0|      2|  205|  390|
    |fir_fmul_32ns_32ndEe_U3  |fir_fmul_32ns_32ndEe  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      7|  553| 1101|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |buff_3_U  |fir_buff_3  |        1|  0|   0|    32|   32|     1|         1024|
    |buff_2_U  |fir_buff_3  |        1|  0|   0|    32|   32|     1|         1024|
    |buff_1_U  |fir_buff_3  |        1|  0|   0|    32|   32|     1|         1024|
    |buff_U    |fir_buff_3  |        1|  0|   0|    32|   32|     1|         1024|
    |c_U       |fir_c       |        1|  0|   0|    32|   32|     1|         1024|
    |c1_U      |fir_c       |        1|  0|   0|    32|   32|     1|         1024|
    |c2_U      |fir_c2      |        1|  0|   0|    32|   32|     1|         1024|
    |c3_U      |fir_c2      |        1|  0|   0|    32|   32|     1|         1024|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |Total     |            |        8|  0|   0|   256|  256|     8|         8192|
    +----------+------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_518_p2          |     +    |      0|  0|  15|           5|           2|
    |j_2_fu_558_p2          |     +    |      0|  0|  15|           5|           2|
    |j_3_fu_612_p2          |     +    |      0|  0|  15|           5|           2|
    |j_fu_478_p2            |     +    |      0|  0|  15|           5|           2|
    |k_1_fu_490_p2          |     +    |      0|  0|  15|           5|           2|
    |k_2_fu_530_p2          |     +    |      0|  0|  15|           5|           2|
    |k_3_fu_584_p2          |     +    |      0|  0|  15|           5|           2|
    |k_fu_450_p2            |     +    |      0|  0|  15|           5|           2|
    |tmp_2_i1_fu_546_p2     |   icmp   |      0|  0|  11|           5|           1|
    |tmp_2_i_fu_466_p2      |   icmp   |      0|  0|  11|           5|           1|
    |tmp_4_i2_fu_600_p2     |   icmp   |      0|  0|  11|           5|           1|
    |tmp_7_i_fu_506_p2      |   icmp   |      0|  0|  11|           5|           1|
    |tmp_i1_fu_524_p2       |   icmp   |      0|  0|  11|           5|           1|
    |tmp_i2_fu_578_p2       |   icmp   |      0|  0|  11|           5|           1|
    |tmp_i6_fu_484_p2       |   icmp   |      0|  0|  11|           5|           1|
    |tmp_i_fu_444_p2        |   icmp   |      0|  0|  11|           5|           1|
    |tmp_5_neg_i_fu_567_p2  |    xor   |      0|  0|  33|          32|          33|
    |tmp_9_neg_i_fu_621_p2  |    xor   |      0|  0|  33|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 274|         144|          90|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  333|         75|    1|         75|
    |buff_1_address0    |   27|          5|    5|         25|
    |buff_1_d0          |   15|          3|   32|         96|
    |buff_2_address0    |   27|          5|    5|         25|
    |buff_2_d0          |   15|          3|   32|         96|
    |buff_3_address0    |   27|          5|    5|         25|
    |buff_3_d0          |   15|          3|   32|         96|
    |buff_address0      |   27|          5|    5|         25|
    |buff_d0            |   15|          3|   32|         96|
    |grp_fu_398_opcode  |   15|          3|    2|          6|
    |grp_fu_398_p0      |   47|         10|   32|        320|
    |grp_fu_398_p1      |   38|          7|   32|        224|
    |grp_fu_416_p0      |   27|          5|   32|        160|
    |grp_fu_416_p1      |   27|          5|   32|        160|
    |j_i1_reg_352       |    9|          2|    5|         10|
    |j_i2_reg_387       |    9|          2|    5|         10|
    |j_i9_reg_317       |    9|          2|    5|         10|
    |j_i_reg_282        |    9|          2|    5|         10|
    |k_i1_reg_328       |    9|          2|    5|         10|
    |k_i2_reg_363       |    9|          2|    5|         10|
    |k_i5_reg_293       |    9|          2|    5|         10|
    |k_i_reg_258        |    9|          2|    5|         10|
    |yo_i1_reg_340      |    9|          2|   32|         64|
    |yo_i2_reg_375      |    9|          2|   32|         64|
    |yo_i8_reg_305      |    9|          2|   32|         64|
    |yo_i_reg_270       |    9|          2|   32|         64|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  763|        161|  447|       1765|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  74|   0|   74|          0|
    |buff_1_load_1_reg_766  |  32|   0|   32|          0|
    |buff_2_load_1_reg_720  |  32|   0|   32|          0|
    |buff_3_load_1_reg_679  |  32|   0|   32|          0|
    |buff_load_1_reg_812    |  32|   0|   32|          0|
    |c1_load_reg_725        |  32|   0|   32|          0|
    |c2_load_reg_771        |  32|   0|   32|          0|
    |c3_load_reg_817        |  32|   0|   32|          0|
    |c_load_reg_684         |  32|   0|   32|          0|
    |j_1_reg_715            |   5|   0|    5|          0|
    |j_2_reg_756            |   5|   0|    5|          0|
    |j_3_reg_802            |   5|   0|    5|          0|
    |j_i1_reg_352           |   5|   0|    5|          0|
    |j_i2_reg_387           |   5|   0|    5|          0|
    |j_i9_reg_317           |   5|   0|    5|          0|
    |j_i_reg_282            |   5|   0|    5|          0|
    |j_reg_674              |   5|   0|    5|          0|
    |k_1_reg_692            |   5|   0|    5|          0|
    |k_2_reg_733            |   5|   0|    5|          0|
    |k_3_reg_779            |   5|   0|    5|          0|
    |k_i1_reg_328           |   5|   0|    5|          0|
    |k_i2_reg_363           |   5|   0|    5|          0|
    |k_i5_reg_293           |   5|   0|    5|          0|
    |k_i_reg_258            |   5|   0|    5|          0|
    |k_reg_651              |   5|   0|    5|          0|
    |reg_420                |  32|   0|   32|          0|
    |reg_425                |  32|   0|   32|          0|
    |reg_432                |  32|   0|   32|          0|
    |reg_438                |  32|   0|   32|          0|
    |yo_i1_reg_340          |  32|   0|   32|          0|
    |yo_i2_reg_375          |  32|   0|   32|          0|
    |yo_i8_reg_305          |  32|   0|   32|          0|
    |yo_i_reg_270           |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 666|   0|  666|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|I         |  in |   32|   ap_none  |       I      |    scalar    |
|Q         |  in |   32|   ap_none  |       Q      |    scalar    |
|X         | out |   32|   ap_vld   |       X      |    pointer   |
|X_ap_vld  | out |    1|   ap_vld   |       X      |    pointer   |
|Y         | out |   32|   ap_vld   |       Y      |    pointer   |
|Y_ap_vld  | out |    1|   ap_vld   |       Y      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

