[14:09:47] INFO     Running containerized command:                                                                              container.py:261
[21:09:48] INFO     Loading the design configuration file has      config.py:716
                    generated the following warnings:                           
[21:09:48] WARNING  An unknown key 'SV2V' was provided.            config.py:720
[21:09:48] WARNING  An unknown key 'SYNTH_YOSYS_FLAGS' was         config.py:720
                    provided.                                                   
[21:09:48] WARNING  An unknown key 'YOSYS_SYNTH_ARGS' was          config.py:720
                    provided.                                                   
[21:09:48] INFO     Starting a new run of the 'Classic' flow with    flow.py:628
                    the tag 'RUN_2025-06-12_21-09-48'.                          
[?25lClassic ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━   0/100 0:00:00[21:09:48] INFO     Starting…                                  sequential.py:294
Classic ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━   0/100 0:00:00──────────────────────────────── Verilator Lint ────────────────────────────────
Classic ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━   0/100 0:00:00[21:09:48] VERBOSE  Running 'Verilator.Lint' at                     step.py:1122
                    'runs/RUN_2025-06-12_21-09-48/01-verilator-lint             
                    '…                                                          
Classic ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━   0/100 0:00:00Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:00Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:00Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:00Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:00Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:00Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:00Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:00Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:00Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:00Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:01Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:01Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:01Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:01Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:01Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:01Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:01Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:01[21:09:50] VERBOSE  Logging subprocess to                           step.py:1318
                    'runs/RUN_2025-06-12_21-09-48/01-verilator-lint             
                    /verilator-lint.log'…                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:01Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:01Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:01Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-PINMISSING:                                                            
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMul_top_synth.v:39:7
: Cell has missing pin: 'miso'                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0239 |     ) spi_loader (                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|       ^~~~~~~~~~                                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02... For warning description see https://verilator.org/warn/PINMISSING?v=5.018   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02... Use "/* verilator lint_off PINMISSING */" and lint_on around source to      
disable this message.                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-PINMISSING:                                                            
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMul_top_synth.v:72:7
: Cell has missing pin: 'mosi'                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0272 |     ) spi_sender (                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|       ^~~~~~~~~~                                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3:8: Timescale missing on this module  
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module sky130_ef_sc_hd__decap_12(VPWR, VGND, VPB, VNB);                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:14:8: Timescale missing on this module 
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0214 | module sky130_ef_sc_hd__fill_12(VPWR, VGND, VPB, VNB);                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:25:8: Timescale missing on this module 
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0225 | module sky130_ef_sc_hd__fill_4(VPWR, VGND, VPB, VNB);                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:36:8: Timescale missing on this module 
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0236 | module sky130_ef_sc_hd__fill_8(VPWR, VGND, VPB, VNB);                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:47:8: Timescale missing on this module 
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0247 | module sky130_fd_sc_hd__a2111o_1(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:70:8: Timescale missing on this module 
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0270 | module sky130_fd_sc_hd__a2111o_2(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:93:8: Timescale missing on this module 
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0293 | module sky130_fd_sc_hd__a2111o_4(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:116:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02116 | module sky130_fd_sc_hd__a2111oi_0(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:139:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02139 | module sky130_fd_sc_hd__a2111oi_1(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:162:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02162 | module sky130_fd_sc_hd__a2111oi_2(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:185:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02185 | module sky130_fd_sc_hd__a2111oi_4(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:208:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02208 | module sky130_fd_sc_hd__a211o_1(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:229:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02229 | module sky130_fd_sc_hd__a211o_2(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:250:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02250 | module sky130_fd_sc_hd__a211o_4(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:271:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02271 | module sky130_fd_sc_hd__a211oi_1(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:292:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02292 | module sky130_fd_sc_hd__a211oi_2(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:313:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02313 | module sky130_fd_sc_hd__a211oi_4(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:334:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02334 | module sky130_fd_sc_hd__a21bo_1(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:353:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02353 | module sky130_fd_sc_hd__a21bo_2(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:372:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02372 | module sky130_fd_sc_hd__a21bo_4(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:391:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02391 | module sky130_fd_sc_hd__a21boi_0(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:410:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02410 | module sky130_fd_sc_hd__a21boi_1(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:429:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02429 | module sky130_fd_sc_hd__a21boi_2(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:448:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02448 | module sky130_fd_sc_hd__a21boi_4(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:467:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02467 | module sky130_fd_sc_hd__a21o_1(X, A1, A2, B1, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:486:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02486 | module sky130_fd_sc_hd__a21o_2(X, A1, A2, B1, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:505:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02505 | module sky130_fd_sc_hd__a21o_4(X, A1, A2, B1, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:524:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02524 | module sky130_fd_sc_hd__a21oi_1(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:543:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02543 | module sky130_fd_sc_hd__a21oi_2(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:562:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02562 | module sky130_fd_sc_hd__a21oi_4(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:581:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02581 | module sky130_fd_sc_hd__a221o_1(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:604:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02604 | module sky130_fd_sc_hd__a221o_2(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:627:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02627 | module sky130_fd_sc_hd__a221o_4(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:650:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02650 | module sky130_fd_sc_hd__a221oi_1(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:023 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:673:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02673 | module sky130_fd_sc_hd__a221oi_2(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:02Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:696:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03696 | module sky130_fd_sc_hd__a221oi_4(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:719:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03719 | module sky130_fd_sc_hd__a222oi_1(Y, A1, A2, B1, B2, C1, C2, VPWR, VGND,   
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:744:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03744 | module sky130_fd_sc_hd__a22o_1(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:765:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03765 | module sky130_fd_sc_hd__a22o_2(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:786:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03786 | module sky130_fd_sc_hd__a22o_4(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:807:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03807 | module sky130_fd_sc_hd__a22oi_1(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:828:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03828 | module sky130_fd_sc_hd__a22oi_2(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:849:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03849 | module sky130_fd_sc_hd__a22oi_4(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:870:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03870 | module sky130_fd_sc_hd__a2bb2o_1(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:891:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03891 | module sky130_fd_sc_hd__a2bb2o_2(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:912:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03912 | module sky130_fd_sc_hd__a2bb2o_4(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:933:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03933 | module sky130_fd_sc_hd__a2bb2oi_1(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:954:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03954 | module sky130_fd_sc_hd__a2bb2oi_2(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:975:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03975 | module sky130_fd_sc_hd__a2bb2oi_4(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:996:8: Timescale missing on this module
as other modules have it (IEEE 1800-2017 3.14.2.3)                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03996 | module sky130_fd_sc_hd__a311o_1(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1019:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031019 | module sky130_fd_sc_hd__a311o_2(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1042:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031042 | module sky130_fd_sc_hd__a311o_4(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1065:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031065 | module sky130_fd_sc_hd__a311oi_1(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1088:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031088 | module sky130_fd_sc_hd__a311oi_2(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1111:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031111 | module sky130_fd_sc_hd__a311oi_4(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1134:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031134 | module sky130_fd_sc_hd__a31o_1(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1155:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031155 | module sky130_fd_sc_hd__a31o_2(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1176:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031176 | module sky130_fd_sc_hd__a31o_4(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1197:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031197 | module sky130_fd_sc_hd__a31oi_1(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1218:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031218 | module sky130_fd_sc_hd__a31oi_2(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1239:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031239 | module sky130_fd_sc_hd__a31oi_4(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1260:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031260 | module sky130_fd_sc_hd__a32o_1(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1283:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031283 | module sky130_fd_sc_hd__a32o_2(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1306:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031306 | module sky130_fd_sc_hd__a32o_4(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1329:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031329 | module sky130_fd_sc_hd__a32oi_1(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1352:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031352 | module sky130_fd_sc_hd__a32oi_2(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1375:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031375 | module sky130_fd_sc_hd__a32oi_4(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1398:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031398 | module sky130_fd_sc_hd__a41o_1(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1421:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031421 | module sky130_fd_sc_hd__a41o_2(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1444:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031444 | module sky130_fd_sc_hd__a41o_4(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1467:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031467 | module sky130_fd_sc_hd__a41oi_1(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1490:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031490 | module sky130_fd_sc_hd__a41oi_2(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1513:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031513 | module sky130_fd_sc_hd__a41oi_4(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1536:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031536 | module sky130_fd_sc_hd__and2_0(X, A, B, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1553:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031553 | module sky130_fd_sc_hd__and2_1(X, A, B, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1570:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031570 | module sky130_fd_sc_hd__and2_2(X, A, B, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1587:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031587 | module sky130_fd_sc_hd__and2_4(X, A, B, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1604:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031604 | module sky130_fd_sc_hd__and2b_1(X, A_N, B, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1621:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031621 | module sky130_fd_sc_hd__and2b_2(X, A_N, B, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1638:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031638 | module sky130_fd_sc_hd__and2b_4(X, A_N, B, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1655:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031655 | module sky130_fd_sc_hd__and3_1(X, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1674:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031674 | module sky130_fd_sc_hd__and3_2(X, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1693:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031693 | module sky130_fd_sc_hd__and3_4(X, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1712:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031712 | module sky130_fd_sc_hd__and3b_1(X, A_N, B, C, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1731:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031731 | module sky130_fd_sc_hd__and3b_2(X, A_N, B, C, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1750:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031750 | module sky130_fd_sc_hd__and3b_4(X, A_N, B, C, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1769:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031769 | module sky130_fd_sc_hd__and4_1(X, A, B, C, D, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1790:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031790 | module sky130_fd_sc_hd__and4_2(X, A, B, C, D, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1811:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031811 | module sky130_fd_sc_hd__and4_4(X, A, B, C, D, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1832:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031832 | module sky130_fd_sc_hd__and4b_1(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1853:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031853 | module sky130_fd_sc_hd__and4b_2(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1874:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031874 | module sky130_fd_sc_hd__and4b_4(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1895:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031895 | module sky130_fd_sc_hd__and4bb_1(X, A_N, B_N, C, D, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1916:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031916 | module sky130_fd_sc_hd__and4bb_2(X, A_N, B_N, C, D, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1937:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031937 | module sky130_fd_sc_hd__and4bb_4(X, A_N, B_N, C, D, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1958:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031958 | module sky130_fd_sc_hd__buf_1(X, A, VPWR, VGND, VPB, VNB);               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1973:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031973 | module sky130_fd_sc_hd__buf_12(X, A, VPWR, VGND, VPB, VNB);              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:1988:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:031988 | module sky130_fd_sc_hd__buf_16(X, A, VPWR, VGND, VPB, VNB);              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2003:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032003 | module sky130_fd_sc_hd__buf_2(X, A, VPWR, VGND, VPB, VNB);               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2018:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032018 | module sky130_fd_sc_hd__buf_4(X, A, VPWR, VGND, VPB, VNB);               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2033:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032033 | module sky130_fd_sc_hd__buf_6(X, A, VPWR, VGND, VPB, VNB);               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2048:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032048 | module sky130_fd_sc_hd__buf_8(X, A, VPWR, VGND, VPB, VNB);               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2063:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032063 | module sky130_fd_sc_hd__bufbuf_16(X, A, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2078:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032078 | module sky130_fd_sc_hd__bufbuf_8(X, A, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2093:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032093 | module sky130_fd_sc_hd__bufinv_16(Y, A, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2108:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032108 | module sky130_fd_sc_hd__bufinv_8(Y, A, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2123:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032123 | module sky130_fd_sc_hd__clkbuf_1(X, A, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2138:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032138 | module sky130_fd_sc_hd__clkbuf_16(X, A, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2153:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032153 | module sky130_fd_sc_hd__clkbuf_2(X, A, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2168:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032168 | module sky130_fd_sc_hd__clkbuf_4(X, A, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2183:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032183 | module sky130_fd_sc_hd__clkbuf_8(X, A, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2198:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032198 | module sky130_fd_sc_hd__clkdlybuf4s15_1(X, A, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2213:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032213 | module sky130_fd_sc_hd__clkdlybuf4s15_2(X, A, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2228:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032228 | module sky130_fd_sc_hd__clkdlybuf4s18_1(X, A, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2243:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032243 | module sky130_fd_sc_hd__clkdlybuf4s18_2(X, A, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2258:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032258 | module sky130_fd_sc_hd__clkdlybuf4s25_1(X, A, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2273:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032273 | module sky130_fd_sc_hd__clkdlybuf4s25_2(X, A, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2288:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032288 | module sky130_fd_sc_hd__clkdlybuf4s50_1(X, A, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2303:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032303 | module sky130_fd_sc_hd__clkdlybuf4s50_2(X, A, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2318:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032318 | module sky130_fd_sc_hd__clkinv_1(Y, A, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2333:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032333 | module sky130_fd_sc_hd__clkinv_16(Y, A, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2348:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032348 | module sky130_fd_sc_hd__clkinv_2(Y, A, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2363:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032363 | module sky130_fd_sc_hd__clkinv_4(Y, A, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2378:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032378 | module sky130_fd_sc_hd__clkinv_8(Y, A, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2393:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032393 | module sky130_fd_sc_hd__clkinvlp_2(Y, A, VPWR, VGND, VPB, VNB);          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2408:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032408 | module sky130_fd_sc_hd__clkinvlp_4(Y, A, VPWR, VGND, VPB, VNB);          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2423:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032423 | module sky130_fd_sc_hd__conb_1(HI, LO, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2438:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032438 | module sky130_fd_sc_hd__decap_12(VPWR, VGND, VPB, VNB);                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2449:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032449 | module sky130_fd_sc_hd__decap_3(VPWR, VGND, VPB, VNB);                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2460:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032460 | module sky130_fd_sc_hd__decap_4(VPWR, VGND, VPB, VNB);                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2471:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:032471 | module sky130_fd_sc_hd__decap_6(VPWR, VGND, VPB, VNB);                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:033 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2482:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:03Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042482 | module sky130_fd_sc_hd__decap_8(VPWR, VGND, VPB, VNB);                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2493:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042493 | module sky130_fd_sc_hd__dfbbn_1(Q, Q_N, D, CLK_N, SET_B, RESET_B, VPWR,  
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2516:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042516 | module sky130_fd_sc_hd__dfbbn_2(Q, Q_N, D, CLK_N, SET_B, RESET_B, VPWR,  
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2539:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042539 | module sky130_fd_sc_hd__dfbbp_1(Q, Q_N, D, CLK, SET_B, RESET_B, VPWR,    
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2562:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042562 | module sky130_fd_sc_hd__dfrbp_1(Q, Q_N, CLK, D, RESET_B, VPWR, VGND, VPB,
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2583:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042583 | module sky130_fd_sc_hd__dfrbp_2(Q, Q_N, CLK, D, RESET_B, VPWR, VGND, VPB,
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2604:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042604 | module sky130_fd_sc_hd__dfrtn_1(Q, CLK_N, D, RESET_B, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2623:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042623 | module sky130_fd_sc_hd__dfrtp_1(Q, CLK, D, RESET_B, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2642:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042642 | module sky130_fd_sc_hd__dfrtp_2(Q, CLK, D, RESET_B, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2661:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042661 | module sky130_fd_sc_hd__dfrtp_4(Q, CLK, D, RESET_B, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2680:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042680 | module sky130_fd_sc_hd__dfsbp_1(Q, Q_N, CLK, D, SET_B, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2701:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042701 | module sky130_fd_sc_hd__dfsbp_2(Q, Q_N, CLK, D, SET_B, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2722:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042722 | module sky130_fd_sc_hd__dfstp_1(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2741:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042741 | module sky130_fd_sc_hd__dfstp_2(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2760:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042760 | module sky130_fd_sc_hd__dfstp_4(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2779:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042779 | module sky130_fd_sc_hd__dfxbp_1(Q, Q_N, CLK, D, VPWR, VGND, VPB, VNB);   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2798:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042798 | module sky130_fd_sc_hd__dfxbp_2(Q, Q_N, CLK, D, VPWR, VGND, VPB, VNB);   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2817:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042817 | module sky130_fd_sc_hd__dfxtp_1(Q, CLK, D, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2834:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042834 | module sky130_fd_sc_hd__dfxtp_2(Q, CLK, D, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2851:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042851 | module sky130_fd_sc_hd__dfxtp_4(Q, CLK, D, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2868:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042868 | module sky130_fd_sc_hd__diode_2(DIODE, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2881:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042881 | module sky130_fd_sc_hd__dlclkp_1(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2898:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042898 | module sky130_fd_sc_hd__dlclkp_2(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2915:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042915 | module sky130_fd_sc_hd__dlclkp_4(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2932:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042932 | module sky130_fd_sc_hd__dlrbn_1(Q, Q_N, RESET_B, D, GATE_N, VPWR, VGND,  
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2953:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042953 | module sky130_fd_sc_hd__dlrbn_2(Q, Q_N, RESET_B, D, GATE_N, VPWR, VGND,  
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2974:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042974 | module sky130_fd_sc_hd__dlrbp_1(Q, Q_N, RESET_B, D, GATE, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:2995:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:042995 | module sky130_fd_sc_hd__dlrbp_2(Q, Q_N, RESET_B, D, GATE, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3016:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043016 | module sky130_fd_sc_hd__dlrtn_1(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3035:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043035 | module sky130_fd_sc_hd__dlrtn_2(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3054:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043054 | module sky130_fd_sc_hd__dlrtn_4(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3073:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043073 | module sky130_fd_sc_hd__dlrtp_1(Q, RESET_B, D, GATE, VPWR, VGND, VPB,    
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3092:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043092 | module sky130_fd_sc_hd__dlrtp_2(Q, RESET_B, D, GATE, VPWR, VGND, VPB,    
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3111:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043111 | module sky130_fd_sc_hd__dlrtp_4(Q, RESET_B, D, GATE, VPWR, VGND, VPB,    
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3130:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043130 | module sky130_fd_sc_hd__dlxbn_1(Q, Q_N, D, GATE_N, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3149:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043149 | module sky130_fd_sc_hd__dlxbn_2(Q, Q_N, D, GATE_N, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3168:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043168 | module sky130_fd_sc_hd__dlxbp_1(Q, Q_N, D, GATE, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3187:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043187 | module sky130_fd_sc_hd__dlxtn_1(Q, D, GATE_N, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3204:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043204 | module sky130_fd_sc_hd__dlxtn_2(Q, D, GATE_N, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3221:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043221 | module sky130_fd_sc_hd__dlxtn_4(Q, D, GATE_N, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3238:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043238 | module sky130_fd_sc_hd__dlxtp_1(Q, D, GATE, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3255:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043255 | module sky130_fd_sc_hd__dlygate4sd1_1(X, A, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3270:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043270 | module sky130_fd_sc_hd__dlygate4sd2_1(X, A, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3285:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043285 | module sky130_fd_sc_hd__dlygate4sd3_1(X, A, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3300:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043300 | module sky130_fd_sc_hd__dlymetal6s2s_1(X, A, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3315:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043315 | module sky130_fd_sc_hd__dlymetal6s4s_1(X, A, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3330:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043330 | module sky130_fd_sc_hd__dlymetal6s6s_1(X, A, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3345:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043345 | module sky130_fd_sc_hd__ebufn_1(Z, A, TE_B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3362:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043362 | module sky130_fd_sc_hd__ebufn_2(Z, A, TE_B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3379:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043379 | module sky130_fd_sc_hd__ebufn_4(Z, A, TE_B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3396:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043396 | module sky130_fd_sc_hd__ebufn_8(Z, A, TE_B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3413:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043413 | module sky130_fd_sc_hd__edfxbp_1(Q, Q_N, CLK, D, DE, VPWR, VGND, VPB,    
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3434:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043434 | module sky130_fd_sc_hd__edfxtp_1(Q, CLK, D, DE, VPWR, VGND, VPB, VNB);   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3453:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043453 | module sky130_fd_sc_hd__einvn_0(Z, A, TE_B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3470:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043470 | module sky130_fd_sc_hd__einvn_1(Z, A, TE_B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3487:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043487 | module sky130_fd_sc_hd__einvn_2(Z, A, TE_B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3504:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043504 | module sky130_fd_sc_hd__einvn_4(Z, A, TE_B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3521:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043521 | module sky130_fd_sc_hd__einvn_8(Z, A, TE_B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3538:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043538 | module sky130_fd_sc_hd__einvp_1(Z, A, TE, VPWR, VGND, VPB, VNB);         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3555:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043555 | module sky130_fd_sc_hd__einvp_2(Z, A, TE, VPWR, VGND, VPB, VNB);         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3572:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043572 | module sky130_fd_sc_hd__einvp_4(Z, A, TE, VPWR, VGND, VPB, VNB);         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3589:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043589 | module sky130_fd_sc_hd__einvp_8(Z, A, TE, VPWR, VGND, VPB, VNB);         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3606:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043606 | module sky130_fd_sc_hd__fa_1(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3627:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043627 | module sky130_fd_sc_hd__fa_2(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3648:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043648 | module sky130_fd_sc_hd__fa_4(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3669:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043669 | module sky130_fd_sc_hd__fah_1(COUT, SUM, A, B, CI, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3690:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043690 | module sky130_fd_sc_hd__fahcin_1(COUT, SUM, A, B, CIN, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3711:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043711 | module sky130_fd_sc_hd__fahcon_1(COUT_N, SUM, A, B, CI, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3732:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043732 | module sky130_fd_sc_hd__fill_1(VPWR, VGND, VPB, VNB);                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3743:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043743 | module sky130_fd_sc_hd__fill_2(VPWR, VGND, VPB, VNB);                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3754:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043754 | module sky130_fd_sc_hd__fill_4(VPWR, VGND, VPB, VNB);                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3765:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043765 | module sky130_fd_sc_hd__fill_8(VPWR, VGND, VPB, VNB);                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3776:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043776 | module sky130_fd_sc_hd__ha_1(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3795:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043795 | module sky130_fd_sc_hd__ha_2(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3814:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043814 | module sky130_fd_sc_hd__ha_4(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3833:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043833 | module sky130_fd_sc_hd__inv_1(Y, A, VPWR, VGND, VPB, VNB);               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3848:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043848 | module sky130_fd_sc_hd__inv_12(Y, A, VPWR, VGND, VPB, VNB);              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3863:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043863 | module sky130_fd_sc_hd__inv_16(Y, A, VPWR, VGND, VPB, VNB);              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3878:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043878 | module sky130_fd_sc_hd__inv_2(Y, A, VPWR, VGND, VPB, VNB);               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3893:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043893 | module sky130_fd_sc_hd__inv_4(Y, A, VPWR, VGND, VPB, VNB);               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3908:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043908 | module sky130_fd_sc_hd__inv_6(Y, A, VPWR, VGND, VPB, VNB);               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3923:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043923 | module sky130_fd_sc_hd__inv_8(Y, A, VPWR, VGND, VPB, VNB);               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3938:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043938 | module sky130_fd_sc_hd__lpflow_bleeder_1(SHORT, VPWR, VGND, VPB, VNB);   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3951:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043951 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_1(X, A, KAPWR, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3968:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043968 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_16(X, A, KAPWR, VPWR, VGND,   
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:3985:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043985 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_2(X, A, KAPWR, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4002:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044002 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_4(X, A, KAPWR, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4019:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044019 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_8(X, A, KAPWR, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4036:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044036 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_1(Y, A, KAPWR, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4053:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044053 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_16(Y, A, KAPWR, VPWR, VGND,   
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4070:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044070 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_2(Y, A, KAPWR, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4087:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044087 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_4(Y, A, KAPWR, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4104:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044104 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_8(Y, A, KAPWR, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4121:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044121 | module sky130_fd_sc_hd__lpflow_decapkapwr_12(VPWR, KAPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4134:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044134 | module sky130_fd_sc_hd__lpflow_decapkapwr_3(VPWR, KAPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4147:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044147 | module sky130_fd_sc_hd__lpflow_decapkapwr_4(VPWR, KAPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4160:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044160 | module sky130_fd_sc_hd__lpflow_decapkapwr_6(VPWR, KAPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4173:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044173 | module sky130_fd_sc_hd__lpflow_decapkapwr_8(VPWR, KAPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4186:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044186 | module sky130_fd_sc_hd__lpflow_inputiso0n_1(X, A, SLEEP_B, VPWR, VGND,   
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4203:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044203 | module sky130_fd_sc_hd__lpflow_inputiso0p_1(X, A, SLEEP, VPWR, VGND, VPB,
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4220:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044220 | module sky130_fd_sc_hd__lpflow_inputiso1n_1(X, A, SLEEP_B, VPWR, VGND,   
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4237:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044237 | module sky130_fd_sc_hd__lpflow_inputiso1p_1(X, A, SLEEP, VPWR, VGND, VPB,
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4254:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044254 | module sky130_fd_sc_hd__lpflow_inputisolatch_1(Q, D, SLEEP_B, VPWR, VGND,
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4271:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044271 | module sky130_fd_sc_hd__lpflow_isobufsrc_1(X, SLEEP, A, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4288:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044288 | module sky130_fd_sc_hd__lpflow_isobufsrc_16(X, SLEEP, A, VPWR, VGND, VPB,
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4305:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:044305 | module sky130_fd_sc_hd__lpflow_isobufsrc_2(X, SLEEP, A, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:043 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:04Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4322:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054322 | module sky130_fd_sc_hd__lpflow_isobufsrc_4(X, SLEEP, A, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4339:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054339 | module sky130_fd_sc_hd__lpflow_isobufsrc_8(X, SLEEP, A, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4356:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054356 | module sky130_fd_sc_hd__lpflow_isobufsrckapwr_16(X, SLEEP, A, KAPWR,     
VPWR, VGND, VPB, VNB);                                                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4375:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054375 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1(X, A, VPWRIN,   
VPWR, VGND, VPB);                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4390:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054390 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2(X, A, VPWRIN,   
VPWR, VGND, VPB);                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4405:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054405 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4(X, A, VPWRIN,   
VPWR, VGND, VPB);                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4420:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054420 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4(X, A, LOWLVPWR, VPWR,  
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4437:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054437 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1(X, A, LOWLVPWR,    
VPWR, VGND, VPB);                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4452:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054452 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2(X, A, LOWLVPWR,    
VPWR, VGND, VPB);                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4467:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054467 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4(X, A, LOWLVPWR,    
VPWR, VGND, VPB);                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4482:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054482 | module sky130_fd_sc_hd__macro_sparecell(LO, VGND, VNB, VPB, VPWR);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4495:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054495 | module sky130_fd_sc_hd__maj3_1(X, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4514:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054514 | module sky130_fd_sc_hd__maj3_2(X, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4533:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054533 | module sky130_fd_sc_hd__maj3_4(X, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4552:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054552 | module sky130_fd_sc_hd__mux2_1(X, A0, A1, S, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4571:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054571 | module sky130_fd_sc_hd__mux2_2(X, A0, A1, S, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4590:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054590 | module sky130_fd_sc_hd__mux2_4(X, A0, A1, S, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4609:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054609 | module sky130_fd_sc_hd__mux2_8(X, A0, A1, S, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4628:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054628 | module sky130_fd_sc_hd__mux2i_1(Y, A0, A1, S, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4647:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054647 | module sky130_fd_sc_hd__mux2i_2(Y, A0, A1, S, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4666:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054666 | module sky130_fd_sc_hd__mux2i_4(Y, A0, A1, S, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4685:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054685 | module sky130_fd_sc_hd__mux4_1(X, A0, A1, A2, A3, S0, S1, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4710:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054710 | module sky130_fd_sc_hd__mux4_2(X, A0, A1, A2, A3, S0, S1, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4735:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054735 | module sky130_fd_sc_hd__mux4_4(X, A0, A1, A2, A3, S0, S1, VPWR, VGND,    
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4760:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054760 | module sky130_fd_sc_hd__nand2_1(Y, A, B, VPWR, VGND, VPB, VNB);          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4777:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054777 | module sky130_fd_sc_hd__nand2_2(Y, A, B, VPWR, VGND, VPB, VNB);          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4794:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054794 | module sky130_fd_sc_hd__nand2_4(Y, A, B, VPWR, VGND, VPB, VNB);          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4811:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054811 | module sky130_fd_sc_hd__nand2_8(Y, A, B, VPWR, VGND, VPB, VNB);          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4828:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054828 | module sky130_fd_sc_hd__nand2b_1(Y, A_N, B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4845:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054845 | module sky130_fd_sc_hd__nand2b_2(Y, A_N, B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4862:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054862 | module sky130_fd_sc_hd__nand2b_4(Y, A_N, B, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4879:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054879 | module sky130_fd_sc_hd__nand3_1(Y, A, B, C, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4898:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054898 | module sky130_fd_sc_hd__nand3_2(Y, A, B, C, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4917:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054917 | module sky130_fd_sc_hd__nand3_4(Y, A, B, C, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4936:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054936 | module sky130_fd_sc_hd__nand3b_1(Y, A_N, B, C, VPWR, VGND, VPB, VNB);    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4955:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054955 | module sky130_fd_sc_hd__nand3b_2(Y, A_N, B, C, VPWR, VGND, VPB, VNB);    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4974:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054974 | module sky130_fd_sc_hd__nand3b_4(Y, A_N, B, C, VPWR, VGND, VPB, VNB);    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:4993:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:054993 | module sky130_fd_sc_hd__nand4_1(Y, A, B, C, D, VPWR, VGND, VPB, VNB);    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5014:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055014 | module sky130_fd_sc_hd__nand4_2(Y, A, B, C, D, VPWR, VGND, VPB, VNB);    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5035:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055035 | module sky130_fd_sc_hd__nand4_4(Y, A, B, C, D, VPWR, VGND, VPB, VNB);    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5056:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055056 | module sky130_fd_sc_hd__nand4b_1(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5077:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055077 | module sky130_fd_sc_hd__nand4b_2(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5098:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055098 | module sky130_fd_sc_hd__nand4b_4(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5119:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055119 | module sky130_fd_sc_hd__nand4bb_1(Y, A_N, B_N, C, D, VPWR, VGND, VPB,    
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5140:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055140 | module sky130_fd_sc_hd__nand4bb_2(Y, A_N, B_N, C, D, VPWR, VGND, VPB,    
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5161:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055161 | module sky130_fd_sc_hd__nand4bb_4(Y, A_N, B_N, C, D, VPWR, VGND, VPB,    
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5182:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055182 | module sky130_fd_sc_hd__nor2_1(Y, A, B, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5199:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055199 | module sky130_fd_sc_hd__nor2_2(Y, A, B, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5216:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055216 | module sky130_fd_sc_hd__nor2_4(Y, A, B, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5233:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055233 | module sky130_fd_sc_hd__nor2_8(Y, A, B, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5250:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055250 | module sky130_fd_sc_hd__nor2b_1(Y, A, B_N, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5267:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055267 | module sky130_fd_sc_hd__nor2b_2(Y, A, B_N, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5284:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055284 | module sky130_fd_sc_hd__nor2b_4(Y, A, B_N, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5301:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055301 | module sky130_fd_sc_hd__nor3_1(Y, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5320:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055320 | module sky130_fd_sc_hd__nor3_2(Y, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5339:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055339 | module sky130_fd_sc_hd__nor3_4(Y, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5358:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055358 | module sky130_fd_sc_hd__nor3b_1(Y, A, B, C_N, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5377:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055377 | module sky130_fd_sc_hd__nor3b_2(Y, A, B, C_N, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5396:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055396 | module sky130_fd_sc_hd__nor3b_4(Y, A, B, C_N, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5415:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055415 | module sky130_fd_sc_hd__nor4_1(Y, A, B, C, D, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5436:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055436 | module sky130_fd_sc_hd__nor4_2(Y, A, B, C, D, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5457:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055457 | module sky130_fd_sc_hd__nor4_4(Y, A, B, C, D, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5478:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055478 | module sky130_fd_sc_hd__nor4b_1(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5499:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055499 | module sky130_fd_sc_hd__nor4b_2(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5520:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055520 | module sky130_fd_sc_hd__nor4b_4(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5541:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055541 | module sky130_fd_sc_hd__nor4bb_1(Y, A, B, C_N, D_N, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5562:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055562 | module sky130_fd_sc_hd__nor4bb_2(Y, A, B, C_N, D_N, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5583:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055583 | module sky130_fd_sc_hd__nor4bb_4(Y, A, B, C_N, D_N, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5604:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055604 | module sky130_fd_sc_hd__o2111a_1(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5627:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055627 | module sky130_fd_sc_hd__o2111a_2(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5650:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055650 | module sky130_fd_sc_hd__o2111a_4(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5673:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055673 | module sky130_fd_sc_hd__o2111ai_1(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB,
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5696:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055696 | module sky130_fd_sc_hd__o2111ai_2(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB,
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5719:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055719 | module sky130_fd_sc_hd__o2111ai_4(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB,
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5742:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055742 | module sky130_fd_sc_hd__o211a_1(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5763:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055763 | module sky130_fd_sc_hd__o211a_2(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5784:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055784 | module sky130_fd_sc_hd__o211a_4(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5805:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055805 | module sky130_fd_sc_hd__o211ai_1(Y, A1, A2, B1, C1, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5826:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055826 | module sky130_fd_sc_hd__o211ai_2(Y, A1, A2, B1, C1, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5847:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055847 | module sky130_fd_sc_hd__o211ai_4(Y, A1, A2, B1, C1, VPWR, VGND, VPB,     
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5868:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055868 | module sky130_fd_sc_hd__o21a_1(X, A1, A2, B1, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5887:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055887 | module sky130_fd_sc_hd__o21a_2(X, A1, A2, B1, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5906:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055906 | module sky130_fd_sc_hd__o21a_4(X, A1, A2, B1, VPWR, VGND, VPB, VNB);     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5925:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055925 | module sky130_fd_sc_hd__o21ai_0(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5944:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055944 | module sky130_fd_sc_hd__o21ai_1(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5963:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055963 | module sky130_fd_sc_hd__o21ai_2(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:5982:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:055982 | module sky130_fd_sc_hd__o21ai_4(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6001:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056001 | module sky130_fd_sc_hd__o21ba_1(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6020:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056020 | module sky130_fd_sc_hd__o21ba_2(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6039:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056039 | module sky130_fd_sc_hd__o21ba_4(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6058:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056058 | module sky130_fd_sc_hd__o21bai_1(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6077:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056077 | module sky130_fd_sc_hd__o21bai_2(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6096:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056096 | module sky130_fd_sc_hd__o21bai_4(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6115:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056115 | module sky130_fd_sc_hd__o221a_1(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6138:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056138 | module sky130_fd_sc_hd__o221a_2(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6161:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056161 | module sky130_fd_sc_hd__o221a_4(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6184:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056184 | module sky130_fd_sc_hd__o221ai_1(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6207:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056207 | module sky130_fd_sc_hd__o221ai_2(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6230:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056230 | module sky130_fd_sc_hd__o221ai_4(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:053 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6253:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:056253 | module sky130_fd_sc_hd__o22a_1(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:05Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6274:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066274 | module sky130_fd_sc_hd__o22a_2(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6295:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066295 | module sky130_fd_sc_hd__o22a_4(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6316:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066316 | module sky130_fd_sc_hd__o22ai_1(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6337:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066337 | module sky130_fd_sc_hd__o22ai_2(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6358:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066358 | module sky130_fd_sc_hd__o22ai_4(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6379:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066379 | module sky130_fd_sc_hd__o2bb2a_1(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6400:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066400 | module sky130_fd_sc_hd__o2bb2a_2(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6421:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066421 | module sky130_fd_sc_hd__o2bb2a_4(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6442:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066442 | module sky130_fd_sc_hd__o2bb2ai_1(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6463:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066463 | module sky130_fd_sc_hd__o2bb2ai_2(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6484:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066484 | module sky130_fd_sc_hd__o2bb2ai_4(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6505:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066505 | module sky130_fd_sc_hd__o311a_1(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6528:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066528 | module sky130_fd_sc_hd__o311a_2(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6551:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066551 | module sky130_fd_sc_hd__o311a_4(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6574:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066574 | module sky130_fd_sc_hd__o311ai_0(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6597:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066597 | module sky130_fd_sc_hd__o311ai_1(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6620:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066620 | module sky130_fd_sc_hd__o311ai_2(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6643:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066643 | module sky130_fd_sc_hd__o311ai_4(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6666:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066666 | module sky130_fd_sc_hd__o31a_1(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6687:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066687 | module sky130_fd_sc_hd__o31a_2(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6708:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066708 | module sky130_fd_sc_hd__o31a_4(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB); 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6729:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066729 | module sky130_fd_sc_hd__o31ai_1(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6750:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066750 | module sky130_fd_sc_hd__o31ai_2(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6771:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066771 | module sky130_fd_sc_hd__o31ai_4(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6792:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066792 | module sky130_fd_sc_hd__o32a_1(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6815:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066815 | module sky130_fd_sc_hd__o32a_2(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6838:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066838 | module sky130_fd_sc_hd__o32a_4(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6861:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066861 | module sky130_fd_sc_hd__o32ai_1(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6884:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066884 | module sky130_fd_sc_hd__o32ai_2(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6907:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066907 | module sky130_fd_sc_hd__o32ai_4(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6930:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066930 | module sky130_fd_sc_hd__o41a_1(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6953:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066953 | module sky130_fd_sc_hd__o41a_2(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6976:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066976 | module sky130_fd_sc_hd__o41a_4(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:6999:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:066999 | module sky130_fd_sc_hd__o41ai_1(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7022:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067022 | module sky130_fd_sc_hd__o41ai_2(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7045:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067045 | module sky130_fd_sc_hd__o41ai_4(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7068:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067068 | module sky130_fd_sc_hd__or2_0(X, A, B, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7085:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067085 | module sky130_fd_sc_hd__or2_1(X, A, B, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7102:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067102 | module sky130_fd_sc_hd__or2_2(X, A, B, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7119:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067119 | module sky130_fd_sc_hd__or2_4(X, A, B, VPWR, VGND, VPB, VNB);            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7136:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067136 | module sky130_fd_sc_hd__or2b_1(X, A, B_N, VPWR, VGND, VPB, VNB);         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7153:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067153 | module sky130_fd_sc_hd__or2b_2(X, A, B_N, VPWR, VGND, VPB, VNB);         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7170:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067170 | module sky130_fd_sc_hd__or2b_4(X, A, B_N, VPWR, VGND, VPB, VNB);         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7187:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067187 | module sky130_fd_sc_hd__or3_1(X, A, B, C, VPWR, VGND, VPB, VNB);         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7206:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067206 | module sky130_fd_sc_hd__or3_2(X, A, B, C, VPWR, VGND, VPB, VNB);         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7225:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067225 | module sky130_fd_sc_hd__or3_4(X, A, B, C, VPWR, VGND, VPB, VNB);         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7244:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067244 | module sky130_fd_sc_hd__or3b_1(X, A, B, C_N, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7263:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067263 | module sky130_fd_sc_hd__or3b_2(X, A, B, C_N, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7282:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067282 | module sky130_fd_sc_hd__or3b_4(X, A, B, C_N, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7301:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067301 | module sky130_fd_sc_hd__or4_1(X, A, B, C, D, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7322:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067322 | module sky130_fd_sc_hd__or4_2(X, A, B, C, D, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7343:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067343 | module sky130_fd_sc_hd__or4_4(X, A, B, C, D, VPWR, VGND, VPB, VNB);      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7364:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067364 | module sky130_fd_sc_hd__or4b_1(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7385:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067385 | module sky130_fd_sc_hd__or4b_2(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7406:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067406 | module sky130_fd_sc_hd__or4b_4(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7427:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067427 | module sky130_fd_sc_hd__or4bb_1(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7448:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067448 | module sky130_fd_sc_hd__or4bb_2(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7469:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067469 | module sky130_fd_sc_hd__or4bb_4(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7490:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067490 | module sky130_fd_sc_hd__probe_p_8(X, A, VGND, VNB, VPB, VPWR);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7505:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067505 | module sky130_fd_sc_hd__probec_p_8(X, A, VGND, VNB, VPB, VPWR);          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7520:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067520 | module sky130_fd_sc_hd__sdfbbn_1(Q, Q_N, D, SCD, SCE, CLK_N, SET_B,      
RESET_B, VPWR, VGND, VPB, VNB);                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7547:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067547 | module sky130_fd_sc_hd__sdfbbn_2(Q, Q_N, D, SCD, SCE, CLK_N, SET_B,      
RESET_B, VPWR, VGND, VPB, VNB);                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7574:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067574 | module sky130_fd_sc_hd__sdfbbp_1(Q, Q_N, D, SCD, SCE, CLK, SET_B,        
RESET_B, VPWR, VGND, VPB, VNB);                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7601:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067601 | module sky130_fd_sc_hd__sdfrbp_1(Q, Q_N, CLK, D, SCD, SCE, RESET_B, VPWR,
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7626:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067626 | module sky130_fd_sc_hd__sdfrbp_2(Q, Q_N, CLK, D, SCD, SCE, RESET_B, VPWR,
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7651:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067651 | module sky130_fd_sc_hd__sdfrtn_1(Q, CLK_N, D, SCD, SCE, RESET_B, VPWR,   
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7674:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067674 | module sky130_fd_sc_hd__sdfrtp_1(Q, CLK, D, SCD, SCE, RESET_B, VPWR,     
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7697:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067697 | module sky130_fd_sc_hd__sdfrtp_2(Q, CLK, D, SCD, SCE, RESET_B, VPWR,     
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7720:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067720 | module sky130_fd_sc_hd__sdfrtp_4(Q, CLK, D, SCD, SCE, RESET_B, VPWR,     
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7743:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067743 | module sky130_fd_sc_hd__sdfsbp_1(Q, Q_N, CLK, D, SCD, SCE, SET_B, VPWR,  
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7768:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067768 | module sky130_fd_sc_hd__sdfsbp_2(Q, Q_N, CLK, D, SCD, SCE, SET_B, VPWR,  
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7793:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067793 | module sky130_fd_sc_hd__sdfstp_1(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, 
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7816:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067816 | module sky130_fd_sc_hd__sdfstp_2(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, 
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7839:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067839 | module sky130_fd_sc_hd__sdfstp_4(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, 
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7862:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067862 | module sky130_fd_sc_hd__sdfxbp_1(Q, Q_N, CLK, D, SCD, SCE, VPWR, VGND,   
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7885:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067885 | module sky130_fd_sc_hd__sdfxbp_2(Q, Q_N, CLK, D, SCD, SCE, VPWR, VGND,   
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7908:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067908 | module sky130_fd_sc_hd__sdfxtp_1(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7929:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067929 | module sky130_fd_sc_hd__sdfxtp_2(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7950:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067950 | module sky130_fd_sc_hd__sdfxtp_4(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB,   
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7971:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067971 | module sky130_fd_sc_hd__sdlclkp_1(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:7990:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:067990 | module sky130_fd_sc_hd__sdlclkp_2(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8009:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068009 | module sky130_fd_sc_hd__sdlclkp_4(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, 
VNB);                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8028:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068028 | module sky130_fd_sc_hd__sedfxbp_1(Q, Q_N, CLK, D, DE, SCD, SCE, VPWR,    
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8053:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068053 | module sky130_fd_sc_hd__sedfxbp_2(Q, Q_N, CLK, D, DE, SCD, SCE, VPWR,    
VGND, VPB, VNB);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8078:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068078 | module sky130_fd_sc_hd__sedfxtp_1(Q, CLK, D, DE, SCD, SCE, VPWR, VGND,   
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8101:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068101 | module sky130_fd_sc_hd__sedfxtp_2(Q, CLK, D, DE, SCD, SCE, VPWR, VGND,   
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8124:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068124 | module sky130_fd_sc_hd__sedfxtp_4(Q, CLK, D, DE, SCD, SCE, VPWR, VGND,   
VPB, VNB);                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8147:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068147 | module sky130_fd_sc_hd__tap_1(VPWR, VGND, VPB, VNB);                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8158:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068158 | module sky130_fd_sc_hd__tap_2(VPWR, VGND, VPB, VNB);                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8169:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068169 | module sky130_fd_sc_hd__tapvgnd2_1(VPWR, VGND, VPB, VNB);                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8180:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068180 | module sky130_fd_sc_hd__tapvgnd_1(VPWR, VGND, VPB, VNB);                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8191:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068191 | module sky130_fd_sc_hd__tapvpwrvgnd_1(VPWR, VGND, VPB, VNB);             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8202:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068202 | module sky130_fd_sc_hd__xnor2_1(Y, A, B, VPWR, VGND, VPB, VNB);          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8219:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068219 | module sky130_fd_sc_hd__xnor2_2(Y, A, B, VPWR, VGND, VPB, VNB);          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8236:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:068236 | module sky130_fd_sc_hd__xnor2_4(Y, A, B, VPWR, VGND, VPB, VNB);          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:063 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:06Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8253:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:078253 | module sky130_fd_sc_hd__xnor3_1(X, A, B, C, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8272:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:078272 | module sky130_fd_sc_hd__xnor3_2(X, A, B, C, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8291:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:078291 | module sky130_fd_sc_hd__xnor3_4(X, A, B, C, VPWR, VGND, VPB, VNB);       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8310:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:078310 | module sky130_fd_sc_hd__xor2_1(X, A, B, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8327:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:078327 | module sky130_fd_sc_hd__xor2_2(X, A, B, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8344:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:078344 | module sky130_fd_sc_hd__xor2_4(X, A, B, VPWR, VGND, VPB, VNB);           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8361:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:078361 | module sky130_fd_sc_hd__xor3_1(X, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8380:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:078380 | module sky130_fd_sc_hd__xor3_2(X, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v:8399:8: Timescale missing on this      
module as other modules have it (IEEE 1800-2017 3.14.2.3)                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:078399 | module sky130_fd_sc_hd__xor3_4(X, A, B, C, VPWR, VGND, VPB, VNB);        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Compressor32.v:2:8:       
Timescale missing on this module as other modules have it (IEEE 1800-2017       
3.14.2.3)                                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:072 | module Compressor32 #(                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Compressor42.v:2:8:       
Timescale missing on this module as other modules have it (IEEE 1800-2017       
3.14.2.3)                                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:072 | module Compressor42 #(                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/DotProductEngine.v:1:8:   
Timescale missing on this module as other modules have it (IEEE 1800-2017       
3.14.2.3)                                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:071 | module DotProductEngine #(                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~~                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/EACAdder.v:2:8: Timescale 
missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:072 | module EACAdder #(                                                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/FullAdder.v:2:8: Timescale
missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:072 | module FullAdder(                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~                                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/LeadingOneDetector_Top.v:2
:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:072 | module LeadingOneDetector_Top #(                                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v:1:8: Timescale
missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:071 | module MAC32_top #(                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~                                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-TIMESCALEMOD:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MSBIncrementer.v:2:8:     
Timescale missing on this module as other modules have it (IEEE 1800-2017       
3.14.2.3)                                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:072 | module MSBIncrementer #(                                                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:3:8: ...
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:073 | module MatrixMulEngine #(                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHTRUNC:                                                            
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:101:34: Operator
ASSIGN expects 24 bits on the Assign RHS, but Assign RHS's REPLICATE generates  
25 bits.                                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07101 |                 Mant_result_norm = {1'b0, Rs_Mant_i[3*PARM_MANT + 6 :     
2*PARM_MANT + 6]};                                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                  ^                                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:116:35: Operator
ASSIGN expects 24 bits on the Assign RHS, but Assign RHS's SEL generates 23     
bits.                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07116 |                 Mant_result_norm  = Mant_norm_i [3*PARM_MANT + 2 :        
2*PARM_MANT + 3];                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                   ^                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:175:68: Operator
ADD expects 25 bits on the RHS, but RHS's VARREF 'Mant_roundup' generates 1     
bits.                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07175 |     wire [PARM_MANT + 1 : 0] Mant_upper_rounded = Mant_result_norm +      
Mant_roundup;                                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                                    ^          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:188:40: Operator
ADD expects 8 bits on the RHS, but RHS's VARREF 'Mant_renormalize' generates 1  
bits.                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07188 |         Exp_result_o = Exp_result_norm + Mant_renormalize;                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                        ^                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/R4Booth.v:62:46: Operator 
ASSIGN expects 25 bits on the Assign RHS, but Assign RHS's VARREF 'MantA_i'     
generates 24 bits.                                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.R4Booth'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0762 |             if(mul1x[idx]) booth_PP_tmp[idx] = MantA_i;                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                              ^                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/R4Booth.v:63:61: Operator 
SHIFTL expects 25 bits on the LHS, but LHS's VARREF 'MantA_i' generates 24 bits.
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.R4Booth'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0763 |             else if(mul2x[idx]) booth_PP_tmp[idx] = MantA_i << 1;          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                             ^~                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/PreNormalizer.v:33:43:    
Operator COND expects 32 or 10 bits on the Conditional True, but Conditional    
True's VARREF 'A_Exp_i' generates 8 bits.                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.PreNormalizer'      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0733 |     assign Exp_aligned_o = (Exp_mv_sign_i)? A_Exp_i : (B_Exp_i + C_Exp_i - 
PARM_BIAS + 27);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                           ^                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/PreNormalizer.v:33:64:    
Operator ADD expects 32 or 10 bits on the LHS, but LHS's VARREF 'B_Exp_i'       
generates 8 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.PreNormalizer'      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0733 |     assign Exp_aligned_o = (Exp_mv_sign_i)? A_Exp_i : (B_Exp_i + C_Exp_i - 
PARM_BIAS + 27);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                                ^              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/PreNormalizer.v:33:64:    
Operator ADD expects 32 or 10 bits on the RHS, but RHS's VARREF 'C_Exp_i'       
generates 8 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.PreNormalizer'      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0733 |     assign Exp_aligned_o = (Exp_mv_sign_i)? A_Exp_i : (B_Exp_i + C_Exp_i - 
PARM_BIAS + 27);                                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                                ^              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/PreNormalizer.v:38:42:    
Operator SHIFTL expects 75 bits on the LHS, but LHS's VARREF 'A_Mant_i'         
generates 24 bits.                                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.PreNormalizer'      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0738 |             A_Mant_aligned_o = (A_Mant_i << 50);                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                          ^~                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Normalizer.v:28:22:       
Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF       
'Shift_num' generates 7 bits.                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Normalizer'         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0728 |             norm_amt = Shift_num;                                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                      ^                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Normalizer.v:27:23:       
Operator GT expects 10 bits on the RHS, but RHS's VARREF 'Shift_num' generates 7
bits.                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Normalizer'         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0727 |         else if(Exp_i > Shift_num)                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                       ^                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Normalizer.v:40:32:       
Operator SUB expects 10 bits on the RHS, but RHS's VARREF 'Shift_num' generates 
7 bits.                                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Normalizer'         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0740 |             Exp_norm_o = Exp_i - Shift_num;                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                ^                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Normalizer.v:39:23:       
Operator GT expects 10 bits on the RHS, but RHS's VARREF 'Shift_num' generates 7
bits.                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Normalizer'         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0739 |         else if(Exp_i > Shift_num)                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                       ^                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Normalizer.v:45:36:       
Operator SUB expects 32 or 10 bits on the RHS, but RHS's VARREF 'Shift_num'     
generates 7 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Normalizer'         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0745 |     assign Exp_norm_mone_o = Exp_i - Shift_num - 1;                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                    ^                                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MSBIncrementer.v:15:52:   
Operator COND expects 32 or 28 bits on the Conditional False, but Conditional   
False's VARREF 'A_Mant_aligned_high_i' generates 27 bits.                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.MSBIncrementer'     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0715 |     assign {high_carry, high_sum_o} = (low_carry_i)? A_Mant_aligned_high_i 
+ 1 : A_Mant_aligned_high_i;                                                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                    ^                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MSBIncrementer.v:16:66:   
Operator NOT expects 32 or 28 bits on the LHS, but LHS's VARREF                 
'A_Mant_aligned_high_i' generates 27 bits.                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.MSBIncrementer'     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0716 |     assign {high_carry_inv, high_sum_inv_o} = (low_carry_inv_i)?           
~A_Mant_aligned_high_i : ~A_Mant_aligned_high_i - 1;                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                                  ^            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MSBIncrementer.v:16:91:   
Operator NOT expects 32 or 28 bits on the LHS, but LHS's VARREF                 
'A_Mant_aligned_high_i' generates 27 bits.                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.MSBIncrementer'     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0716 |     assign {high_carry_inv, high_sum_inv_o} = (low_carry_inv_i)?           
~A_Mant_aligned_high_i : ~A_Mant_aligned_high_i - 1;                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                                               
^                                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/EACAdder.v:18:53: Operator
ADD expects 49 bits on the LHS, but LHS's CONST '2'h2' generates 2 bits.        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.EACAdder'           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0718 |     assign {low_carry_inv_o, low_sum_inv_o} = 2'b10 + {1'b1, ~CSA_sum_i} + 
{~Carry_postcor_i, ~CSA_carry_i[2*PARM_MANT : 0], ~end_round_carry};            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                     ^                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v:138:41:       
Operator SUB expects 32 or 10 bits on the RHS, but RHS's VARREF 'A_Exp'         
generates 8 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac'                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07138 |     wire [PARM_EXP + 1 : 0] Exp_mv = 27 - A_Exp + B_Exp + C_Exp -         
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                         ^                                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v:138:49:       
Operator ADD expects 32 or 10 bits on the RHS, but RHS's VARREF 'B_Exp'         
generates 8 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac'                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07138 |     wire [PARM_EXP + 1 : 0] Exp_mv = 27 - A_Exp + B_Exp + C_Exp -         
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                 ^                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v:138:57:       
Operator ADD expects 32 or 10 bits on the RHS, but RHS's VARREF 'C_Exp'         
generates 8 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac'                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07138 |     wire [PARM_EXP + 1 : 0] Exp_mv = 27 - A_Exp + B_Exp + C_Exp -         
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                         ^                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v:139:46:       
Operator ADD expects 32 or 10 bits on the RHS, but RHS's VARREF 'A_Exp'         
generates 8 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac'                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07139 |     wire [PARM_EXP + 1 : 0] Exp_mv_neg = -27 + A_Exp - B_Exp - C_Exp +    
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                              ^                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v:139:54:       
Operator SUB expects 32 or 10 bits on the RHS, but RHS's VARREF 'B_Exp'         
generates 8 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac'                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07139 |     wire [PARM_EXP + 1 : 0] Exp_mv_neg = -27 + A_Exp - B_Exp - C_Exp +    
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                      ^                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v:139:62:       
Operator SUB expects 32 or 10 bits on the RHS, but RHS's VARREF 'C_Exp'         
generates 8 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac'                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07139 |     wire [PARM_EXP + 1 : 0] Exp_mv_neg = -27 + A_Exp - B_Exp - C_Exp +    
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                              ^                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v:246:90:       
Operator SUB expects 27 bits on the RHS, but RHS's VARREF 'bc_not_strange'      
generates 1 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac'                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07246 |     wire [3*PARM_MANT + 4 : 0] sub_minus =                                
{{A_Mant_aligned_high[PARM_MANT+2 : 0], 1'b0} - bc_not_strange, 47'd0};         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                                               
^                                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:44:54:  
Operator ADD expects 7 bits on the RHS, but RHS's VARREF 'dpe_patch_addr'       
generates 4 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul'                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0744 |     wire [ADDR_A_BITS-1:0] a_index = row_idx * K_val + dpe_patch_addr;     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                      ^                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:45:62:  
Operator ADD expects 7 bits on the RHS, but RHS's VARREF 'col_idx' generates 4  
bits.                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul'                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0745 |     wire [ADDR_B_BITS-1:0] b_index = dpe_filter_addr * N_val + col_idx;    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                              ^                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:46:54:  
Operator ADD expects 7 bits on the RHS, but RHS's VARREF 'col_idx' generates 4  
bits.                                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul'                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0746 |     wire [ADDR_C_BITS-1:0] c_index = row_idx * N_val + col_idx;            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                                      ^                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHTRUNC:                                                            
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:48:39:  
Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF      
'K_val' generates 5 bits.                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul'                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0748 |     wire [ADDR_WIDTH-1:0] vec_len_ext = K_val;                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                       ^                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:100:42: 
Operator LT expects 32 or 5 bits on the LHS, but LHS's VARREF 'row_idx'         
generates 4 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul'                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07100 |                     end else if (row_idx < M_val - 1) begin               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                          ^                                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHEXPAND:                                                           
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:96:33:  
Operator LT expects 32 or 5 bits on the LHS, but LHS's VARREF 'col_idx'         
generates 4 bits.                                                               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul'                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0796 |                     if (col_idx < N_val - 1) begin                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                 ^                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHTRUNC:                                                            
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/spi_matrix_loader.v:100:37
: Bit extraction of array[99:0] requires 7 bit index, not 16 bits.              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.spi_loader'                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07100 |                             matrix_A[load_count] <= rx_data;              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                     ^                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-WIDTHTRUNC:                                                            
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/spi_matrix_loader.v:102:37
: Bit extraction of array[99:0] requires 7 bit index, not 16 bits.              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.spi_loader'                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07102 |                             matrix_B[load_count] <= rx_data;              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                     ^                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/spi_matrix_sender.v:24:17:
Signal is not used: 'rx_data'                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.spi_sender'                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0724 |     wire [31:0] rx_data;                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                 ^~~~~~~                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/spi_matrix_sender.v:25:17:
Signal is not used: 'rx_valid'                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.spi_sender'                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0725 |     wire        rx_valid;                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                 ^~~~~~~~                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/spi_matrix_loader.v:26:16:
Signal is not used: 'rx_data_d'                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.spi_loader'                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0726 |     reg [31:0] rx_data_d;                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                ^~~~~~~~~                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/spi_matrix_loader.v:32:17:
Signal is not used: 'tx_ready'                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.spi_loader'                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0732 |     wire        tx_ready;                                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                 ^~~~~~~~                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:34:13:  
Signal is not driven, nor used: 'i'                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul'                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0734 |     integer i;                                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|             ^                                                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/spi_slave.v:13:23: Signal 
is not used: 'rx_ready'                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.spi_sender.spi_inst'                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0713 |     input  wire       rx_ready,                                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                       ^~~~~~~~                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/spi_slave.v:24:9: Signal  
is not used: 'captured'                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.spi_sender.spi_inst'                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0724 |     reg captured;                                                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|         ^~~~~~~~                                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/spi_slave.v:27:10: Signal 
is not used: 'sclk_falling'                                                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.spi_sender.spi_inst'                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0727 |     wire sclk_falling = (sclk == 1'b0 && sclk_prev == 1'b1);               
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|          ^~~~~~~~~~~~                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v:139:29: Signal
is not used: 'Exp_mv_neg'                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac'                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07139 |     wire [PARM_EXP + 1 : 0] Exp_mv_neg = -27 + A_Exp - B_Exp - C_Exp +    
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                             ^~~~~~~~~~                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v:232:30: Bits  
of signal are not used: 'high_sum_inv'[26]                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac'                    
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07232 |     wire [PARM_MANT + 3 : 0] high_sum_inv;                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                              ^~~~~~~~~~~~                                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/EACAdder.v:6:33: Bits of  
signal are not used: 'CSA_carry_i'[47]                                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.EACAdder'           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:076 |     input [2*PARM_MANT + 1 : 0] CSA_carry_i,                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                 ^~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/LeadingOneDetector_Top.v:6
:28: Bits of signal are not used: 'data_i'[73]                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.LeadingOneDetector' 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:076 |     input  [X_LEN - 1 : 0] data_i,                                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                            ^~~~~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MSBIncrementer.v:12:10:   
Signal is not used: 'high_carry'                                                
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.MSBIncrementer'     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0712 |     wire high_carry;                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|          ^~~~~~~~~~                                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MSBIncrementer.v:13:10:   
Signal is not used: 'high_carry_inv'                                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.MSBIncrementer'     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0713 |     wire high_carry_inv;                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|          ^~~~~~~~~~~~~~                                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:13:11: Signal is
not used: 'Sub_Sign_i'                                                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0713 |     input Sub_Sign_i,                                                      
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|           ^~~~~~~~~~                                                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:20:11: Signal is
not used: 'A_DeN_i'                                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0720 |     input A_DeN_i,                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|           ^~~~~~~                                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:24:11: Signal is
not used: 'A_Zero_i'                                                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0724 |     input A_Zero_i,                                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|           ^~~~~~~~                                                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:27:11: Signal is
not used: 'A_NaN_i'                                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0727 |     input A_NaN_i,                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|           ^~~~~~~                                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:28:11: Signal is
not used: 'B_NaN_i'                                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0728 |     input B_NaN_i,                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|           ^~~~~~~                                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:29:11: Signal is
not used: 'C_NaN_i'                                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0729 |     input C_NaN_i,                                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|           ^~~~~~~                                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:36:30: Bits of  
signal are not used: 'Exp_norm_mone_i'[9:8]                                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0736 |     input [PARM_EXP + 1 : 0] Exp_norm_mone_i,                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                              ^~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Rounder.v:38:33: Bits of  
signal are not used: 'Rs_Mant_i'[1:0]                                           
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0738 |     input [3*PARM_MANT + 6 : 0] Rs_Mant_i,                                 
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                                 ^~~~~~~~~                                     
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/SpecialCaseDetector.v:8:31
: Bits of signal are not used: 'A_i'[31]                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.SpecialCaseDetector'
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:078 |     input [PARM_XLEN - 1 : 0] A_i,                                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                               ^~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/SpecialCaseDetector.v:9:31
: Bits of signal are not used: 'B_i'[31]                                        
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.SpecialCaseDetector'
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:079 |     input [PARM_XLEN - 1 : 0] B_i,                                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                               ^~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-UNUSEDSIGNAL:                                                          
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/SpecialCaseDetector.v:10:3
1: Bits of signal are not used: 'C_i'[31]                                       
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07: ... note: In instance 'MatrixMul_top.m_mul.dpe_inst.u_mac.SpecialCaseDetector'
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0710 |     input [PARM_XLEN - 1 : 0] C_i,                                         
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|                               ^~~                                             
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-CASEINCOMPLETE:                                                        
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:76:13:  
Case values incompletely covered (example pattern 0x3)                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0776 |             case (state)                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|             ^~~~                                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07%Warning-CASEINCOMPLETE:                                                        
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/spi_matrix_sender.v:68:13:
Case values incompletely covered (example pattern 0x6)                          
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:0768 |             case (state)                                                   
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07|             ^~~~                                                              
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07────────────────────────── Lint Timing Errors Checker ──────────────────────────
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07[21:09:56] VERBOSE  Running 'Checker.LintTimingConstructs' at       step.py:1122
                    'runs/RUN_2025-06-12_21-09-48/02-checker-lintti             
                    mingconstructs'…                                            
Classic - Stage 1 - Verilator Lint ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━  0/78 0:00:07Classic - Stage 2 - Lint Timing Error Checker ━━━━━━━━━━━━━━━━━━━━  1/78 0:00:07[21:09:56] INFO     Check for Lint Timing Errors clear.           checker.py:404
Classic - Stage 2 - Lint Timing Error Checker ━━━━━━━━━━━━━━━━━━━━  1/78 0:00:07───────────────────────────── Lint Errors Checker ──────────────────────────────
Classic - Stage 2 - Lint Timing Error Checker ━━━━━━━━━━━━━━━━━━━━  1/78 0:00:07[21:09:56] VERBOSE  Running 'Checker.LintErrors' at                 step.py:1122
                    'runs/RUN_2025-06-12_21-09-48/03-checker-linter             
                    rors'…                                                      
Classic - Stage 2 - Lint Timing Error Checker ━━━━━━━━━━━━━━━━━━━━  1/78 0:00:07[21:09:56] INFO     Check for Lint errors clear.                  checker.py:132
Classic - Stage 2 - Lint Timing Error Checker ━━━━━━━━━━━━━━━━━━━━  1/78 0:00:07Classic - Stage 3 - Lint Errors Checker ╸━━━━━━━━━━━━━━━━━━━━━━━━━  2/78 0:00:07──────────────────────────── Lint Warnings Checker ─────────────────────────────
Classic - Stage 3 - Lint Errors Checker ╸━━━━━━━━━━━━━━━━━━━━━━━━━  2/78 0:00:07[21:09:56] VERBOSE  Running 'Checker.LintWarnings' at               step.py:1122
                    'runs/RUN_2025-06-12_21-09-48/04-checker-lintwa             
                    rnings'…                                                    
Classic - Stage 3 - Lint Errors Checker ╸━━━━━━━━━━━━━━━━━━━━━━━━━  2/78 0:00:07[21:09:56] WARNING  512 Lint warnings found.                      checker.py:123
Classic - Stage 3 - Lint Errors Checker ╸━━━━━━━━━━━━━━━━━━━━━━━━━  2/78 0:00:07Classic - Stage 4 - Lint Warnings Checker ━╺━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:07───────────────────────────── Generate JSON Header ─────────────────────────────
Classic - Stage 4 - Lint Warnings Checker ━╺━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:07[21:09:56] VERBOSE  Running 'Yosys.JsonHeader' at                   step.py:1122
                    'runs/RUN_2025-06-12_21-09-48/05-yosys-jsonhead             
                    er'…                                                        
Classic - Stage 4 - Lint Warnings Checker ━╺━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:07Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:08Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:08Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:08Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:08Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:08Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:08Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:08Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:08Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:08Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:08[21:09:57] VERBOSE  Logging subprocess to                           step.py:1318
                    'runs/RUN_2025-06-12_21-09-48/05-yosys-jsonhead             
                    er/yosys-jsonheader.log'…                                   
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:08Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09/----------------------------------------------------------------------------\  
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09|  yosys -- Yosys Open SYnthesis Suite                                       |  
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |  
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09|  Distributed under an ISC-like license, type "license" to see terms        |  
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09\----------------------------------------------------------------------------/  
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6   
-fPIC -O3)                                                                      
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Loaded SDC plugin                                                               
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:091. Executing Verilog-2005 frontend:                                             
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t
mp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v                                        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Parsing SystemVerilog input from                                                
`/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/
tmp/89b2047d7fca452cb9d5ca3d3cdc1add.bb.v' to AST representation.               
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'. 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'. 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'. 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'. 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'. 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'. 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'. 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'. 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.      
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.      
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.   
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.   
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.   
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.  
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.  
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.  
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.            
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.            
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.            
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.            
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.            
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.            
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.                                       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.                                      
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.                                       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.                                       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.                                       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.                                       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.                                      
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.                                       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.                                       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.                                       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_12'.                                       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_3'.                                        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_4'.                                        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_6'.                                        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_8'.                                        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0n_1'.                                        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0p_1'.                                        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1n_1'.                                        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1p_1'.                                        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputisolatch_1'.                                     
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_1'.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_16'.                                        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_2'.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_4'.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_8'.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.                                   
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.                           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.                           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.                           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.                                  
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.                              
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.                              
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.                              
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'. 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.      
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:09Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.           
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.      
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.   
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Successfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:102. Executing Verilog-2005 frontend:                                             
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Compressor32.v            
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Parsing SystemVerilog input from                                                
`/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Compressor32.v' to AST   
representation.                                                                 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Storing AST representation for module `$abstract\Compressor32'.                 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Successfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:103. Executing Verilog-2005 frontend:                                             
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Compressor42.v            
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Parsing SystemVerilog input from                                                
`/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/Compressor42.v' to AST   
representation.                                                                 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Storing AST representation for module `$abstract\Compressor42'.                 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Successfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:104. Executing Verilog-2005 frontend:                                             
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/DotProductEngine.v        
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Parsing SystemVerilog input from                                                
`/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/DotProductEngine.v' to   
AST representation.                                                             
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Storing AST representation for module `$abstract\DotProductEngine'.             
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Successfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:105. Executing Verilog-2005 frontend:                                             
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/EACAdder.v                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Parsing SystemVerilog input from                                                
`/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/EACAdder.v' to AST       
representation.                                                                 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Storing AST representation for module `$abstract\EACAdder'.                     
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Successfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:106. Executing Verilog-2005 frontend:                                             
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/FullAdder.v               
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Parsing SystemVerilog input from                                                
`/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/FullAdder.v' to AST      
representation.                                                                 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Storing AST representation for module `$abstract\FullAdder'.                    
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Successfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:107. Executing Verilog-2005 frontend:                                             
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/LeadingOneDetector_Top.v  
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Parsing SystemVerilog input from                                                
`/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/LeadingOneDetector_Top.v'
to AST representation.                                                          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Storing AST representation for module `$abstract\LeadingOneDetector_Top'.       
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Successfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:108. Executing Verilog-2005 frontend:                                             
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v               
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Parsing SystemVerilog input from                                                
`/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MAC32_top.v' to AST      
representation.                                                                 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Storing AST representation for module `$abstract\MAC32_top'.                    
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Successfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:109. Executing Verilog-2005 frontend:                                             
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MSBIncrementer.v          
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Parsing SystemVerilog input from                                                
`/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MSBIncrementer.v' to AST 
representation.                                                                 
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Storing AST representation for module `$abstract\MSBIncrementer'.               
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Successfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:1010. Executing Verilog-2005 frontend:                                            
/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v         
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/MatrixMulEngine.v:24:     
ERROR: syntax error, unexpected '[', expecting ',' or '=' or ')'                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10[21:09:58] ERROR    Subprocess had a non-zero exit.                 step.py:1364
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10[21:09:58] ERROR    Last 10 line(s):                                step.py:1369
                    Storing AST representation for module                       
                    `$abstract\MAC32_top'.                                      
                    Successfully finished Verilog frontend.                     
                                                                                
                    9. Executing Verilog-2005 frontend:                         
                    /mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_             
                    v1/rtl/MSBIncrementer.v                                     
                    Parsing SystemVerilog input from                            
                    `/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project             
                    _v1/rtl/MSBIncrementer.v' to AST                            
                    representation.                                             
                    Storing AST representation for module                       
                    `$abstract\MSBIncrementer'.                                 
                    Successfully finished Verilog frontend.                     
                                                                                
                    10. Executing Verilog-2005 frontend:                        
                    /mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_             
                    v1/rtl/MatrixMulEngine.v                                    
                    /mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_             
                    v1/rtl/MatrixMulEngine.v:24: ERROR: syntax                  
                    error, unexpected '[', expecting ',' or '=' or              
                    ')'                                                         
                                                                                
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10[21:09:58] ERROR    Full log file:                                  step.py:1372
                    'runs/RUN_2025-06-12_21-09-48/05-yosys-jsonhead             
                    er/yosys-jsonheader.log'                                    
Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10Classic - Stage 5 - Generate JSON Header ━╺━━━━━━━━━━━━━━━━━━━━━━━  4/78 0:00:10
[?25h[21:09:58] WARNING  The following warnings were generated by the     flow.py:673
                    flow:                                                       
[21:09:58] WARNING  [Checker.LintWarnings] 512 Lint warnings found.  flow.py:675
[21:09:58] ERROR    The following error was encountered while    __main__.py:187
                    running the flow:                                           
                    Generate JSON Header: subprocess (1,                        
                    ['yosys', '-y',                                             
                    '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n                
                    -python3-3.11.9-env/lib/python3.11/site-pack                
                    ages/openlane/scripts/pyosys/json_header.py'                
                    , '--', '--config-in',                                      
                    '/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Proj                
                    ect_v1/runs/RUN_2025-06-12_21-09-48/05-yosys                
                    -jsonheader/config.json', '--extra-in',                     
                    '/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Proj                
                    ect_v1/runs/RUN_2025-06-12_21-09-48/05-yosys                
                    -jsonheader/extra.json', '--output',                        
                    '/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Proj                
                    ect_v1/runs/RUN_2025-06-12_21-09-48/05-yosys                
                    -jsonheader/MatrixMul_top.h.json']) failed                  
[21:09:58] ERROR    OpenLane will now quit.                      __main__.py:188
[?25h