|RAM_16x8_sync
clock => RW~12.CLK
clock => RW~0.CLK
clock => RW~1.CLK
clock => RW~2.CLK
clock => RW~3.CLK
clock => RW~4.CLK
clock => RW~5.CLK
clock => RW~6.CLK
clock => RW~7.CLK
clock => RW~8.CLK
clock => RW~9.CLK
clock => RW~10.CLK
clock => RW~11.CLK
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => RW.CLK0
address[0] => RW~3.DATAIN
address[0] => RW.WADDR
address[0] => RW.RADDR
address[1] => RW~2.DATAIN
address[1] => RW.WADDR1
address[1] => RW.RADDR1
address[2] => RW~1.DATAIN
address[2] => RW.WADDR2
address[2] => RW.RADDR2
address[3] => RW~0.DATAIN
address[3] => RW.WADDR3
address[3] => RW.RADDR3
data_in[0] => RW~11.DATAIN
data_in[0] => RW.DATAIN
data_in[1] => RW~10.DATAIN
data_in[1] => RW.DATAIN1
data_in[2] => RW~9.DATAIN
data_in[2] => RW.DATAIN2
data_in[3] => RW~8.DATAIN
data_in[3] => RW.DATAIN3
data_in[4] => RW~7.DATAIN
data_in[4] => RW.DATAIN4
data_in[5] => RW~6.DATAIN
data_in[5] => RW.DATAIN5
data_in[6] => RW~5.DATAIN
data_in[6] => RW.DATAIN6
data_in[7] => RW~4.DATAIN
data_in[7] => RW.DATAIN7
WE => RW~12.DATAIN
WE => data_out[0]~reg0.ENA
WE => data_out[1]~reg0.ENA
WE => data_out[2]~reg0.ENA
WE => data_out[3]~reg0.ENA
WE => data_out[4]~reg0.ENA
WE => data_out[5]~reg0.ENA
WE => data_out[6]~reg0.ENA
WE => data_out[7]~reg0.ENA
WE => RW.WE
data_out[0] << data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] << data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] << data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] << data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] << data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] << data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] << data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] << data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


