# VIGNA

**A compact RISC-V processor core for embedded systems and FPGA integration**

Vigna is a size-optimized RISC-V CPU core that implements RV32I/E[M][C] instruction sets. Designed for embedded applications, it features a two-stage pipeline architecture with ultra-low resource usage.

[![RISC-V](https://img.shields.io/badge/RISC--V-RV32I%2FE%5BM%5D%5BC%5D-blue)](http://riscv.org)
[![License](https://img.shields.io/badge/License-MIT-green.svg)](LICENSE)
[![Version](https://img.shields.io/badge/Version-v1.09-orange.svg)]()

## Key Features

- **Ultra-compact**: Only 582 LUTs and 285 FFs on Xilinx Artix-7
- **RISC-V compliant**: Supports RV32I/E with M and C extensions
- **Two-stage pipeline**: ~3 CPI with separated instruction/data buses
- **Configurable**: Multiple ISA variants and extension combinations
- **Integration-ready**: Simple bus interface for FPGA systems

## Architecture

Vigna implements a **two-stage micro-controller style CPU** with parallel state-machine architecture:

- **Pipeline**: Fetch/Decode + Execute stages
- **Bus Interface**: Harvard architecture with separate instruction/data buses  
- **Extensions**: Modular support for M (multiply/divide) and C (compressed) extensions
- **Target Applications**: Auxiliary cores, embedded controllers, IoT devices

For detailed architecture information, see [Architecture Overview](docs/architecture/overview.md).

## Supported Configurations

| Configuration | Base | Multiply | Compressed | Registers | CSR |
|---------------|------|----------|------------|-----------|-----|
| RV32I         | âœ“    | âœ—        | âœ—          | 32        | âœ—   |
| RV32IM        | âœ“    | âœ“        | âœ—          | 32        | âœ—   |
| RV32IC        | âœ“    | âœ—        | âœ“          | 32        | âœ—   |
| RV32IMC       | âœ“    | âœ“        | âœ“          | 32        | âœ—   |
| RV32E         | âœ“    | âœ—        | âœ—          | 16        | âœ—   |
| +Zicsr        | Any  | Any      | Any        | Any       | âœ“   |

## Quick Start

### 1. Get the Code
```bash
git clone https://github.com/helium729/vigna.git
cd vigna
```

### 2. Run Tests (requires iverilog)
```bash
# Install prerequisites (Ubuntu/Debian)
sudo apt update && sudo apt install iverilog gtkwave make

# Run comprehensive tests
make comprehensive_quick_test
```

### 3. Configure the Core
Edit `vigna_conf.vh` to enable/disable extensions:
```verilog
// Enable multiply/divide extension
`define VIGNA_CORE_M_EXTENSION

// Enable compressed instruction extension  
`define VIGNA_CORE_C_EXTENSION
```

## Repository Structure

```
vigna/
â”œâ”€â”€ vigna_core.v              # Main processor RTL
â”œâ”€â”€ vigna_coproc.v           # Coprocessor for M extension
â”œâ”€â”€ vigna_conf*.vh           # Configuration files
â”œâ”€â”€ vigna_axi.v              # AXI4-Lite bus adapter
â”œâ”€â”€ Makefile                 # Build system
â”œâ”€â”€ docs/                    # ğŸ“ Documentation
â”‚   â”œâ”€â”€ architecture/        # Architecture and design docs
â”‚   â”œâ”€â”€ extensions/          # Extension documentation  
â”‚   â””â”€â”€ testing/             # Test guides and references
â”œâ”€â”€ sim/                     # ğŸ§ª Test suite and testbenches
â”œâ”€â”€ programs/                # ğŸ“ C test programs
â””â”€â”€ tools/                   # ğŸ› ï¸ Utility scripts
```

## Documentation

- **[Architecture Overview](docs/architecture/overview.md)** - Detailed processor architecture
- **[Testing Guide](docs/testing/simulation.md)** - How to run and understand tests
- **[Configuration Guide](docs/testing/configuration-testing.md)** - Multi-configuration testing
- **[C Extension](docs/extensions/c-extension.md)** - Compressed instruction support
- **[Complete Program Tests](docs/testing/complete-program-tests.md)** - Full C program testing
- **[Instruction Tests](docs/testing/instruction-tests.md)** - Individual instruction verification

## Integration

### Memory Interface
- **Harvard Architecture**: Separate instruction and data buses
- **Simple Bus Protocol**: Easy integration with memories and peripherals
- **AXI4-Lite Adapter**: `vigna_axi.v` for SoC integration (Zynq, etc.)

### FPGA Integration
```verilog
vigna_core cpu (
    .clk(clk),
    .reset(reset),
    .inst_addr(inst_addr),
    .inst_data(inst_data),
    .data_addr(data_addr),
    .data_write(data_write),
    .data_read(data_read),
    // ... other signals
);
```

## Development Tools

**RISC-V Toolchain**: Get tools from [riscv.org](https://riscv.org/software-status/)
- GCC cross-compiler for RV32I
- Binutils for assembly and linking
- QEMU for emulation (optional)

## Contributing

ğŸ› **Found a bug?** Create an issue  
ğŸš€ **Have an improvement?** Submit a pull request  
ğŸ“– **Documentation unclear?** Let us know  

**All contributions are welcome!**

## License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.
