
Projet_hipp_fonctionnel_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d460  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000780  0800d5f0  0800d5f0  0001d5f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800dd70  0800dd70  0001dd70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800dd74  0800dd74  0001dd74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000114  20000000  0800dd78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00009d38  20000114  0800de8c  00020114  2**2
                  ALLOC
  7 ._user_heap_stack 00008000  20009e4c  0800de8c  00029e4c  2**0
                  ALLOC
  8 .ARM.attributes 0000002a  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001430a  00000000  00000000  0002013e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003bc9  00000000  00000000  00034448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000012d8  00000000  00000000  00038018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001128  00000000  00000000  000392f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001edd1  00000000  00000000  0003a418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00022344  00000000  00000000  000591e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0009c6d5  00000000  00000000  0007b52d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00117c02  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005800  00000000  00000000  00117c54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000114 	.word	0x20000114
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d5d8 	.word	0x0800d5d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000118 	.word	0x20000118
 80001cc:	0800d5d8 	.word	0x0800d5d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_frsub>:
 8000270:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__addsf3>
 8000276:	bf00      	nop

08000278 <__aeabi_fsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800027c <__addsf3>:
 800027c:	0042      	lsls	r2, r0, #1
 800027e:	bf1f      	itttt	ne
 8000280:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000284:	ea92 0f03 	teqne	r2, r3
 8000288:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800028c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000290:	d06a      	beq.n	8000368 <__addsf3+0xec>
 8000292:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000296:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800029a:	bfc1      	itttt	gt
 800029c:	18d2      	addgt	r2, r2, r3
 800029e:	4041      	eorgt	r1, r0
 80002a0:	4048      	eorgt	r0, r1
 80002a2:	4041      	eorgt	r1, r0
 80002a4:	bfb8      	it	lt
 80002a6:	425b      	neglt	r3, r3
 80002a8:	2b19      	cmp	r3, #25
 80002aa:	bf88      	it	hi
 80002ac:	4770      	bxhi	lr
 80002ae:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002b6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002ba:	bf18      	it	ne
 80002bc:	4240      	negne	r0, r0
 80002be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002c2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80002c6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80002ca:	bf18      	it	ne
 80002cc:	4249      	negne	r1, r1
 80002ce:	ea92 0f03 	teq	r2, r3
 80002d2:	d03f      	beq.n	8000354 <__addsf3+0xd8>
 80002d4:	f1a2 0201 	sub.w	r2, r2, #1
 80002d8:	fa41 fc03 	asr.w	ip, r1, r3
 80002dc:	eb10 000c 	adds.w	r0, r0, ip
 80002e0:	f1c3 0320 	rsb	r3, r3, #32
 80002e4:	fa01 f103 	lsl.w	r1, r1, r3
 80002e8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002ec:	d502      	bpl.n	80002f4 <__addsf3+0x78>
 80002ee:	4249      	negs	r1, r1
 80002f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002f4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002f8:	d313      	bcc.n	8000322 <__addsf3+0xa6>
 80002fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002fe:	d306      	bcc.n	800030e <__addsf3+0x92>
 8000300:	0840      	lsrs	r0, r0, #1
 8000302:	ea4f 0131 	mov.w	r1, r1, rrx
 8000306:	f102 0201 	add.w	r2, r2, #1
 800030a:	2afe      	cmp	r2, #254	; 0xfe
 800030c:	d251      	bcs.n	80003b2 <__addsf3+0x136>
 800030e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000312:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000316:	bf08      	it	eq
 8000318:	f020 0001 	biceq.w	r0, r0, #1
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	4770      	bx	lr
 8000322:	0049      	lsls	r1, r1, #1
 8000324:	eb40 0000 	adc.w	r0, r0, r0
 8000328:	3a01      	subs	r2, #1
 800032a:	bf28      	it	cs
 800032c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000330:	d2ed      	bcs.n	800030e <__addsf3+0x92>
 8000332:	fab0 fc80 	clz	ip, r0
 8000336:	f1ac 0c08 	sub.w	ip, ip, #8
 800033a:	ebb2 020c 	subs.w	r2, r2, ip
 800033e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000342:	bfaa      	itet	ge
 8000344:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000348:	4252      	neglt	r2, r2
 800034a:	4318      	orrge	r0, r3
 800034c:	bfbc      	itt	lt
 800034e:	40d0      	lsrlt	r0, r2
 8000350:	4318      	orrlt	r0, r3
 8000352:	4770      	bx	lr
 8000354:	f092 0f00 	teq	r2, #0
 8000358:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800035c:	bf06      	itte	eq
 800035e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000362:	3201      	addeq	r2, #1
 8000364:	3b01      	subne	r3, #1
 8000366:	e7b5      	b.n	80002d4 <__addsf3+0x58>
 8000368:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800036c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000370:	bf18      	it	ne
 8000372:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000376:	d021      	beq.n	80003bc <__addsf3+0x140>
 8000378:	ea92 0f03 	teq	r2, r3
 800037c:	d004      	beq.n	8000388 <__addsf3+0x10c>
 800037e:	f092 0f00 	teq	r2, #0
 8000382:	bf08      	it	eq
 8000384:	4608      	moveq	r0, r1
 8000386:	4770      	bx	lr
 8000388:	ea90 0f01 	teq	r0, r1
 800038c:	bf1c      	itt	ne
 800038e:	2000      	movne	r0, #0
 8000390:	4770      	bxne	lr
 8000392:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000396:	d104      	bne.n	80003a2 <__addsf3+0x126>
 8000398:	0040      	lsls	r0, r0, #1
 800039a:	bf28      	it	cs
 800039c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003a0:	4770      	bx	lr
 80003a2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003a6:	bf3c      	itt	cc
 80003a8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003ac:	4770      	bxcc	lr
 80003ae:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003b2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003ba:	4770      	bx	lr
 80003bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80003c0:	bf16      	itet	ne
 80003c2:	4608      	movne	r0, r1
 80003c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80003c8:	4601      	movne	r1, r0
 80003ca:	0242      	lsls	r2, r0, #9
 80003cc:	bf06      	itte	eq
 80003ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80003d2:	ea90 0f01 	teqeq	r0, r1
 80003d6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80003da:	4770      	bx	lr

080003dc <__aeabi_ui2f>:
 80003dc:	f04f 0300 	mov.w	r3, #0
 80003e0:	e004      	b.n	80003ec <__aeabi_i2f+0x8>
 80003e2:	bf00      	nop

080003e4 <__aeabi_i2f>:
 80003e4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80003e8:	bf48      	it	mi
 80003ea:	4240      	negmi	r0, r0
 80003ec:	ea5f 0c00 	movs.w	ip, r0
 80003f0:	bf08      	it	eq
 80003f2:	4770      	bxeq	lr
 80003f4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003f8:	4601      	mov	r1, r0
 80003fa:	f04f 0000 	mov.w	r0, #0
 80003fe:	e01c      	b.n	800043a <__aeabi_l2f+0x2a>

08000400 <__aeabi_ul2f>:
 8000400:	ea50 0201 	orrs.w	r2, r0, r1
 8000404:	bf08      	it	eq
 8000406:	4770      	bxeq	lr
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	e00a      	b.n	8000424 <__aeabi_l2f+0x14>
 800040e:	bf00      	nop

08000410 <__aeabi_l2f>:
 8000410:	ea50 0201 	orrs.w	r2, r0, r1
 8000414:	bf08      	it	eq
 8000416:	4770      	bxeq	lr
 8000418:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800041c:	d502      	bpl.n	8000424 <__aeabi_l2f+0x14>
 800041e:	4240      	negs	r0, r0
 8000420:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000424:	ea5f 0c01 	movs.w	ip, r1
 8000428:	bf02      	ittt	eq
 800042a:	4684      	moveq	ip, r0
 800042c:	4601      	moveq	r1, r0
 800042e:	2000      	moveq	r0, #0
 8000430:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000434:	bf08      	it	eq
 8000436:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800043a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800043e:	fabc f28c 	clz	r2, ip
 8000442:	3a08      	subs	r2, #8
 8000444:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000448:	db10      	blt.n	800046c <__aeabi_l2f+0x5c>
 800044a:	fa01 fc02 	lsl.w	ip, r1, r2
 800044e:	4463      	add	r3, ip
 8000450:	fa00 fc02 	lsl.w	ip, r0, r2
 8000454:	f1c2 0220 	rsb	r2, r2, #32
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	eb43 0002 	adc.w	r0, r3, r2
 8000464:	bf08      	it	eq
 8000466:	f020 0001 	biceq.w	r0, r0, #1
 800046a:	4770      	bx	lr
 800046c:	f102 0220 	add.w	r2, r2, #32
 8000470:	fa01 fc02 	lsl.w	ip, r1, r2
 8000474:	f1c2 0220 	rsb	r2, r2, #32
 8000478:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800047c:	fa21 f202 	lsr.w	r2, r1, r2
 8000480:	eb43 0002 	adc.w	r0, r3, r2
 8000484:	bf08      	it	eq
 8000486:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800048a:	4770      	bx	lr

0800048c <__aeabi_fmul>:
 800048c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000490:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000494:	bf1e      	ittt	ne
 8000496:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800049a:	ea92 0f0c 	teqne	r2, ip
 800049e:	ea93 0f0c 	teqne	r3, ip
 80004a2:	d06f      	beq.n	8000584 <__aeabi_fmul+0xf8>
 80004a4:	441a      	add	r2, r3
 80004a6:	ea80 0c01 	eor.w	ip, r0, r1
 80004aa:	0240      	lsls	r0, r0, #9
 80004ac:	bf18      	it	ne
 80004ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80004b2:	d01e      	beq.n	80004f2 <__aeabi_fmul+0x66>
 80004b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80004b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80004bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80004c0:	fba0 3101 	umull	r3, r1, r0, r1
 80004c4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80004c8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80004cc:	bf3e      	ittt	cc
 80004ce:	0049      	lslcc	r1, r1, #1
 80004d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80004d4:	005b      	lslcc	r3, r3, #1
 80004d6:	ea40 0001 	orr.w	r0, r0, r1
 80004da:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80004de:	2afd      	cmp	r2, #253	; 0xfd
 80004e0:	d81d      	bhi.n	800051e <__aeabi_fmul+0x92>
 80004e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80004e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80004ea:	bf08      	it	eq
 80004ec:	f020 0001 	biceq.w	r0, r0, #1
 80004f0:	4770      	bx	lr
 80004f2:	f090 0f00 	teq	r0, #0
 80004f6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80004fa:	bf08      	it	eq
 80004fc:	0249      	lsleq	r1, r1, #9
 80004fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000502:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000506:	3a7f      	subs	r2, #127	; 0x7f
 8000508:	bfc2      	ittt	gt
 800050a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800050e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000512:	4770      	bxgt	lr
 8000514:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000518:	f04f 0300 	mov.w	r3, #0
 800051c:	3a01      	subs	r2, #1
 800051e:	dc5d      	bgt.n	80005dc <__aeabi_fmul+0x150>
 8000520:	f112 0f19 	cmn.w	r2, #25
 8000524:	bfdc      	itt	le
 8000526:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800052a:	4770      	bxle	lr
 800052c:	f1c2 0200 	rsb	r2, r2, #0
 8000530:	0041      	lsls	r1, r0, #1
 8000532:	fa21 f102 	lsr.w	r1, r1, r2
 8000536:	f1c2 0220 	rsb	r2, r2, #32
 800053a:	fa00 fc02 	lsl.w	ip, r0, r2
 800053e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000542:	f140 0000 	adc.w	r0, r0, #0
 8000546:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800054a:	bf08      	it	eq
 800054c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000550:	4770      	bx	lr
 8000552:	f092 0f00 	teq	r2, #0
 8000556:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800055a:	bf02      	ittt	eq
 800055c:	0040      	lsleq	r0, r0, #1
 800055e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000562:	3a01      	subeq	r2, #1
 8000564:	d0f9      	beq.n	800055a <__aeabi_fmul+0xce>
 8000566:	ea40 000c 	orr.w	r0, r0, ip
 800056a:	f093 0f00 	teq	r3, #0
 800056e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000572:	bf02      	ittt	eq
 8000574:	0049      	lsleq	r1, r1, #1
 8000576:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800057a:	3b01      	subeq	r3, #1
 800057c:	d0f9      	beq.n	8000572 <__aeabi_fmul+0xe6>
 800057e:	ea41 010c 	orr.w	r1, r1, ip
 8000582:	e78f      	b.n	80004a4 <__aeabi_fmul+0x18>
 8000584:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000588:	ea92 0f0c 	teq	r2, ip
 800058c:	bf18      	it	ne
 800058e:	ea93 0f0c 	teqne	r3, ip
 8000592:	d00a      	beq.n	80005aa <__aeabi_fmul+0x11e>
 8000594:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000598:	bf18      	it	ne
 800059a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800059e:	d1d8      	bne.n	8000552 <__aeabi_fmul+0xc6>
 80005a0:	ea80 0001 	eor.w	r0, r0, r1
 80005a4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005a8:	4770      	bx	lr
 80005aa:	f090 0f00 	teq	r0, #0
 80005ae:	bf17      	itett	ne
 80005b0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80005b4:	4608      	moveq	r0, r1
 80005b6:	f091 0f00 	teqne	r1, #0
 80005ba:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80005be:	d014      	beq.n	80005ea <__aeabi_fmul+0x15e>
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d101      	bne.n	80005ca <__aeabi_fmul+0x13e>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	d10f      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005ca:	ea93 0f0c 	teq	r3, ip
 80005ce:	d103      	bne.n	80005d8 <__aeabi_fmul+0x14c>
 80005d0:	024b      	lsls	r3, r1, #9
 80005d2:	bf18      	it	ne
 80005d4:	4608      	movne	r0, r1
 80005d6:	d108      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005d8:	ea80 0001 	eor.w	r0, r0, r1
 80005dc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005e8:	4770      	bx	lr
 80005ea:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005ee:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80005f2:	4770      	bx	lr

080005f4 <__aeabi_fdiv>:
 80005f4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005fc:	bf1e      	ittt	ne
 80005fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000602:	ea92 0f0c 	teqne	r2, ip
 8000606:	ea93 0f0c 	teqne	r3, ip
 800060a:	d069      	beq.n	80006e0 <__aeabi_fdiv+0xec>
 800060c:	eba2 0203 	sub.w	r2, r2, r3
 8000610:	ea80 0c01 	eor.w	ip, r0, r1
 8000614:	0249      	lsls	r1, r1, #9
 8000616:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800061a:	d037      	beq.n	800068c <__aeabi_fdiv+0x98>
 800061c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000620:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000624:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000628:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800062c:	428b      	cmp	r3, r1
 800062e:	bf38      	it	cc
 8000630:	005b      	lslcc	r3, r3, #1
 8000632:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000636:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800063a:	428b      	cmp	r3, r1
 800063c:	bf24      	itt	cs
 800063e:	1a5b      	subcs	r3, r3, r1
 8000640:	ea40 000c 	orrcs.w	r0, r0, ip
 8000644:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000648:	bf24      	itt	cs
 800064a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800064e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000652:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000656:	bf24      	itt	cs
 8000658:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800065c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000660:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000664:	bf24      	itt	cs
 8000666:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800066a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800066e:	011b      	lsls	r3, r3, #4
 8000670:	bf18      	it	ne
 8000672:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000676:	d1e0      	bne.n	800063a <__aeabi_fdiv+0x46>
 8000678:	2afd      	cmp	r2, #253	; 0xfd
 800067a:	f63f af50 	bhi.w	800051e <__aeabi_fmul+0x92>
 800067e:	428b      	cmp	r3, r1
 8000680:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000684:	bf08      	it	eq
 8000686:	f020 0001 	biceq.w	r0, r0, #1
 800068a:	4770      	bx	lr
 800068c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000690:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000694:	327f      	adds	r2, #127	; 0x7f
 8000696:	bfc2      	ittt	gt
 8000698:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800069c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80006a0:	4770      	bxgt	lr
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f04f 0300 	mov.w	r3, #0
 80006aa:	3a01      	subs	r2, #1
 80006ac:	e737      	b.n	800051e <__aeabi_fmul+0x92>
 80006ae:	f092 0f00 	teq	r2, #0
 80006b2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80006b6:	bf02      	ittt	eq
 80006b8:	0040      	lsleq	r0, r0, #1
 80006ba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80006be:	3a01      	subeq	r2, #1
 80006c0:	d0f9      	beq.n	80006b6 <__aeabi_fdiv+0xc2>
 80006c2:	ea40 000c 	orr.w	r0, r0, ip
 80006c6:	f093 0f00 	teq	r3, #0
 80006ca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80006ce:	bf02      	ittt	eq
 80006d0:	0049      	lsleq	r1, r1, #1
 80006d2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80006d6:	3b01      	subeq	r3, #1
 80006d8:	d0f9      	beq.n	80006ce <__aeabi_fdiv+0xda>
 80006da:	ea41 010c 	orr.w	r1, r1, ip
 80006de:	e795      	b.n	800060c <__aeabi_fdiv+0x18>
 80006e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80006e4:	ea92 0f0c 	teq	r2, ip
 80006e8:	d108      	bne.n	80006fc <__aeabi_fdiv+0x108>
 80006ea:	0242      	lsls	r2, r0, #9
 80006ec:	f47f af7d 	bne.w	80005ea <__aeabi_fmul+0x15e>
 80006f0:	ea93 0f0c 	teq	r3, ip
 80006f4:	f47f af70 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 80006f8:	4608      	mov	r0, r1
 80006fa:	e776      	b.n	80005ea <__aeabi_fmul+0x15e>
 80006fc:	ea93 0f0c 	teq	r3, ip
 8000700:	d104      	bne.n	800070c <__aeabi_fdiv+0x118>
 8000702:	024b      	lsls	r3, r1, #9
 8000704:	f43f af4c 	beq.w	80005a0 <__aeabi_fmul+0x114>
 8000708:	4608      	mov	r0, r1
 800070a:	e76e      	b.n	80005ea <__aeabi_fmul+0x15e>
 800070c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000710:	bf18      	it	ne
 8000712:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000716:	d1ca      	bne.n	80006ae <__aeabi_fdiv+0xba>
 8000718:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800071c:	f47f af5c 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 8000720:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000724:	f47f af3c 	bne.w	80005a0 <__aeabi_fmul+0x114>
 8000728:	e75f      	b.n	80005ea <__aeabi_fmul+0x15e>
 800072a:	bf00      	nop

0800072c <__aeabi_f2iz>:
 800072c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000730:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000734:	d30f      	bcc.n	8000756 <__aeabi_f2iz+0x2a>
 8000736:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800073a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800073e:	d90d      	bls.n	800075c <__aeabi_f2iz+0x30>
 8000740:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000744:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000748:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800074c:	fa23 f002 	lsr.w	r0, r3, r2
 8000750:	bf18      	it	ne
 8000752:	4240      	negne	r0, r0
 8000754:	4770      	bx	lr
 8000756:	f04f 0000 	mov.w	r0, #0
 800075a:	4770      	bx	lr
 800075c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000760:	d101      	bne.n	8000766 <__aeabi_f2iz+0x3a>
 8000762:	0242      	lsls	r2, r0, #9
 8000764:	d105      	bne.n	8000772 <__aeabi_f2iz+0x46>
 8000766:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800076a:	bf08      	it	eq
 800076c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000770:	4770      	bx	lr
 8000772:	f04f 0000 	mov.w	r0, #0
 8000776:	4770      	bx	lr

08000778 <DEMO_accelerometer_close>:
	BSP_ACCELERO_output_on_opendrain();
	//BSP_ACCELERO_WakeUp();
	DEMO_ACCELERO_SetPorts(PORTS_FOR_LCD);
}

void DEMO_accelerometer_close(void) {
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
	DEMO_ACCELERO_SetPorts(PORTS_FOR_ACCELERO);
 800077c:	2000      	movs	r0, #0
 800077e:	f000 f80b 	bl	8000798 <DEMO_ACCELERO_SetPorts>
	BSP_ACCELERO_Init();
 8000782:	f000 fdf1 	bl	8001368 <BSP_ACCELERO_Init>
	BSP_ACCELERO_output_on_opendrain();
 8000786:	f000 fe7b 	bl	8001480 <BSP_ACCELERO_output_on_opendrain>
	BSP_ACCELERO_DeInit();
 800078a:	f000 fe9f 	bl	80014cc <BSP_ACCELERO_DeInit>
	DEMO_ACCELERO_SetPorts(PORTS_FOR_LCD);
 800078e:	2001      	movs	r0, #1
 8000790:	f000 f802 	bl	8000798 <DEMO_ACCELERO_SetPorts>
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}

08000798 <DEMO_ACCELERO_SetPorts>:

/** @brief	Configure les ports du GPIO pour l'ecran LCD ou l'accelerometre
 * @func	void DEMO_ACCELERO_SetPorts(accelero_or_lcd_e accelero_or_lcd)
 * @param 	accelero_or_lcd element de l'enumeration accelero_or_lcd_e(peut etre PORTS_FOR_ACCELERO ou PORTS_FOR_LCD)
 */
void DEMO_ACCELERO_SetPorts(accelero_or_lcd_e accelero_or_lcd) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af02      	add	r7, sp, #8
 800079e:	4603      	mov	r3, r0
 80007a0:	71fb      	strb	r3, [r7, #7]
	if (accelero_or_lcd == PORTS_FOR_ACCELERO) {
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d114      	bne.n	80007d2 <DEMO_ACCELERO_SetPorts+0x3a>
		BSP_GPIO_PinCfg(GPIOA, (GPIO_PIN_6 | GPIO_PIN_7), GPIO_MODE_AF_PP,
 80007a8:	2305      	movs	r3, #5
 80007aa:	9301      	str	r3, [sp, #4]
 80007ac:	2301      	movs	r3, #1
 80007ae:	9300      	str	r3, [sp, #0]
 80007b0:	2302      	movs	r3, #2
 80007b2:	2202      	movs	r2, #2
 80007b4:	21c0      	movs	r1, #192	; 0xc0
 80007b6:	4813      	ldr	r0, [pc, #76]	; (8000804 <DEMO_ACCELERO_SetPorts+0x6c>)
 80007b8:	f001 f85e 	bl	8001878 <BSP_GPIO_PinCfg>
				GPIO_PULLDOWN, GPIO_SPEED_MEDIUM, DISCOVERY_SPIx_AF);
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 80007bc:	2300      	movs	r3, #0
 80007be:	9301      	str	r3, [sp, #4]
 80007c0:	2302      	movs	r3, #2
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2300      	movs	r3, #0
 80007c6:	2201      	movs	r2, #1
 80007c8:	2108      	movs	r1, #8
 80007ca:	480f      	ldr	r0, [pc, #60]	; (8000808 <DEMO_ACCELERO_SetPorts+0x70>)
 80007cc:	f001 f854 	bl	8001878 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLDOWN,
				GPIO_SPEED_MEDIUM, GPIO_AF13_DCMI);
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL,
				GPIO_SPEED_FAST, GPIO_AF12_FSMC);
	}
}
 80007d0:	e013      	b.n	80007fa <DEMO_ACCELERO_SetPorts+0x62>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLDOWN,
 80007d2:	230d      	movs	r3, #13
 80007d4:	9301      	str	r3, [sp, #4]
 80007d6:	2301      	movs	r3, #1
 80007d8:	9300      	str	r3, [sp, #0]
 80007da:	2302      	movs	r3, #2
 80007dc:	2202      	movs	r2, #2
 80007de:	2140      	movs	r1, #64	; 0x40
 80007e0:	4808      	ldr	r0, [pc, #32]	; (8000804 <DEMO_ACCELERO_SetPorts+0x6c>)
 80007e2:	f001 f849 	bl	8001878 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL,
 80007e6:	230c      	movs	r3, #12
 80007e8:	9301      	str	r3, [sp, #4]
 80007ea:	2302      	movs	r3, #2
 80007ec:	9300      	str	r3, [sp, #0]
 80007ee:	2300      	movs	r3, #0
 80007f0:	2202      	movs	r2, #2
 80007f2:	2108      	movs	r1, #8
 80007f4:	4804      	ldr	r0, [pc, #16]	; (8000808 <DEMO_ACCELERO_SetPorts+0x70>)
 80007f6:	f001 f83f 	bl	8001878 <BSP_GPIO_PinCfg>
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40020000 	.word	0x40020000
 8000808:	40021000 	.word	0x40021000

0800080c <NVIC_EnableIRQ>:

	 The function enables a device-specific interrupt in the NVIC interrupt controller.

	 \param [in]      IRQn  External interrupt number. Value cannot be negative.
	 */
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	71fb      	strb	r3, [r7, #7]
		/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	f003 031f 	and.w	r3, r3, #31
 800081c:	2201      	movs	r2, #1
 800081e:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 8000822:	4a05      	ldr	r2, [pc, #20]	; (8000838 <NVIC_EnableIRQ+0x2c>)
 8000824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000828:	095b      	lsrs	r3, r3, #5
 800082a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800082e:	bf00      	nop
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr
 8000838:	e000e100 	.word	0xe000e100

0800083c <Camera_init>:
 * @brief  initialize (private function)
 * @func int CameraToSRAM_init(void)
 * @param  None
 * @retval None
 */
static void Camera_init(void) {
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
	Delay(10);
 8000840:	200a      	movs	r0, #10
 8000842:	f001 fce1 	bl	8002208 <Delay>
	DCMI_Control_IO_Init();
 8000846:	f002 fc5b 	bl	8003100 <DCMI_Control_IO_Init>
	Delay(10);
 800084a:	200a      	movs	r0, #10
 800084c:	f001 fcdc 	bl	8002208 <Delay>
}
 8000850:	bf00      	nop
 8000852:	bd80      	pop	{r7, pc}

08000854 <Camera_reset>:

/**
 * @brief  Reset de la camera
 *	@func void Camera_reset(void)
 */
void Camera_reset(void) {
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	DCMI_OV9655_hardware_reset();
 8000858:	f002 fc92 	bl	8003180 <DCMI_OV9655_hardware_reset>
}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}

08000860 <Camera_statemachine>:
 * @brief  Machine a etat qui copie l'image en RAM et l'envoie sur le LCD...
 * @func void statemachine (void)
 * @param  None
 * @retval
 */
running_e Camera_statemachine(bool_e ask_for_finish, CAMERA_mode_e mode) {
 8000860:	b5b0      	push	{r4, r5, r7, lr}
 8000862:	b09c      	sub	sp, #112	; 0x70
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	70fb      	strb	r3, [r7, #3]
		IDLE,
		CLOSE
	} state_e;
	static bool_e asked_for_finish = FALSE;
	static state_e state = INIT;
	running_e ret = IN_PROGRESS;
 800086c:	2300      	movs	r3, #0
 800086e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	char text[30];

	if (ask_for_finish)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d002      	beq.n	800087e <Camera_statemachine+0x1e>
		asked_for_finish = TRUE;
 8000878:	4b93      	ldr	r3, [pc, #588]	; (8000ac8 <Camera_statemachine+0x268>)
 800087a:	2201      	movs	r2, #1
 800087c:	601a      	str	r2, [r3, #0]
	switch (state) {
 800087e:	4b93      	ldr	r3, [pc, #588]	; (8000acc <Camera_statemachine+0x26c>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b08      	cmp	r3, #8
 8000884:	f200 8113 	bhi.w	8000aae <Camera_statemachine+0x24e>
 8000888:	a201      	add	r2, pc, #4	; (adr r2, 8000890 <Camera_statemachine+0x30>)
 800088a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800088e:	bf00      	nop
 8000890:	080008b5 	.word	0x080008b5
 8000894:	080008e9 	.word	0x080008e9
 8000898:	080008fd 	.word	0x080008fd
 800089c:	08000915 	.word	0x08000915
 80008a0:	08000979 	.word	0x08000979
 80008a4:	080009a1 	.word	0x080009a1
 80008a8:	080009af 	.word	0x080009af
 80008ac:	08000a8b 	.word	0x08000a8b
 80008b0:	08000a9b 	.word	0x08000a9b
	case INIT:

		asked_for_finish = FALSE;
 80008b4:	4b84      	ldr	r3, [pc, #528]	; (8000ac8 <Camera_statemachine+0x268>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
		sprintf(text, "Initialize camera...");
 80008ba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80008be:	4984      	ldr	r1, [pc, #528]	; (8000ad0 <Camera_statemachine+0x270>)
 80008c0:	4618      	mov	r0, r3
 80008c2:	f00c f887 	bl	800c9d4 <siprintf>
		Camera_init();
 80008c6:	f7ff ffb9 	bl	800083c <Camera_init>
		if (DCMI_OV9655Config(mode) == 0x00)
 80008ca:	78fb      	ldrb	r3, [r7, #3]
 80008cc:	4618      	mov	r0, r3
 80008ce:	f000 f911 	bl	8000af4 <DCMI_OV9655Config>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d103      	bne.n	80008e0 <Camera_statemachine+0x80>
			state = CAMERA_ENABLE;
 80008d8:	4b7c      	ldr	r3, [pc, #496]	; (8000acc <Camera_statemachine+0x26c>)
 80008da:	2203      	movs	r2, #3
 80008dc:	701a      	strb	r2, [r3, #0]
		else
			state = FAIL_TO_INIT_CAMERA;
		break;
 80008de:	e0ed      	b.n	8000abc <Camera_statemachine+0x25c>
			state = FAIL_TO_INIT_CAMERA;
 80008e0:	4b7a      	ldr	r3, [pc, #488]	; (8000acc <Camera_statemachine+0x26c>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	701a      	strb	r2, [r3, #0]
		break;
 80008e6:	e0e9      	b.n	8000abc <Camera_statemachine+0x25c>
	case FAIL_TO_INIT_CAMERA:
		sprintf(text, "Fail to initialize camera");
 80008e8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80008ec:	4979      	ldr	r1, [pc, #484]	; (8000ad4 <Camera_statemachine+0x274>)
 80008ee:	4618      	mov	r0, r3
 80008f0:	f00c f870 	bl	800c9d4 <siprintf>
		state = IDLE;
 80008f4:	4b75      	ldr	r3, [pc, #468]	; (8000acc <Camera_statemachine+0x26c>)
 80008f6:	2207      	movs	r2, #7
 80008f8:	701a      	strb	r2, [r3, #0]
		break;
 80008fa:	e0df      	b.n	8000abc <Camera_statemachine+0x25c>
	case WAIT_DETECTION:
		if (asked_for_finish)
 80008fc:	4b72      	ldr	r3, [pc, #456]	; (8000ac8 <Camera_statemachine+0x268>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d003      	beq.n	800090c <Camera_statemachine+0xac>
			state = CLOSE;
 8000904:	4b71      	ldr	r3, [pc, #452]	; (8000acc <Camera_statemachine+0x26c>)
 8000906:	2208      	movs	r2, #8
 8000908:	701a      	strb	r2, [r3, #0]
		else
			state = CAMERA_ENABLE;
		break;
 800090a:	e0d7      	b.n	8000abc <Camera_statemachine+0x25c>
			state = CAMERA_ENABLE;
 800090c:	4b6f      	ldr	r3, [pc, #444]	; (8000acc <Camera_statemachine+0x26c>)
 800090e:	2203      	movs	r2, #3
 8000910:	701a      	strb	r2, [r3, #0]
		break;
 8000912:	e0d3      	b.n	8000abc <Camera_statemachine+0x25c>

	case CAMERA_ENABLE:
		if (mode == MODE_CAMERA_TO_SRAM)
 8000914:	78fb      	ldrb	r3, [r7, #3]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d102      	bne.n	8000920 <Camera_statemachine+0xc0>
			NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800091a:	2039      	movs	r0, #57	; 0x39
 800091c:	f7ff ff76 	bl	800080c <NVIC_EnableIRQ>

		__HAL_DCMI_ENABLE(&DCMI_HandleStructure);
 8000920:	4b6d      	ldr	r3, [pc, #436]	; (8000ad8 <Camera_statemachine+0x278>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	4b6c      	ldr	r3, [pc, #432]	; (8000ad8 <Camera_statemachine+0x278>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800092e:	601a      	str	r2, [r3, #0]
		__HAL_DMA_ENABLE(&DMA_HandleStructure);
 8000930:	4b6a      	ldr	r3, [pc, #424]	; (8000adc <Camera_statemachine+0x27c>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	4b69      	ldr	r3, [pc, #420]	; (8000adc <Camera_statemachine+0x27c>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f042 0201 	orr.w	r2, r2, #1
 800093e:	601a      	str	r2, [r3, #0]

		if (mode == MODE_CAMERA_TO_SRAM) {
 8000940:	78fb      	ldrb	r3, [r7, #3]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d107      	bne.n	8000956 <Camera_statemachine+0xf6>
			if (HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS,
 8000946:	4a66      	ldr	r2, [pc, #408]	; (8000ae0 <Camera_statemachine+0x280>)
 8000948:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800094c:	2100      	movs	r1, #0
 800094e:	4862      	ldr	r0, [pc, #392]	; (8000ad8 <Camera_statemachine+0x278>)
 8000950:	f003 ff66 	bl	8004820 <HAL_DCMI_Start_DMA>
 8000954:	e005      	b.n	8000962 <Camera_statemachine+0x102>
					(uint32_t) dma_buffer, SIZE_DMA_TAB / 4) != HAL_OK) {
				// Erreur à gérer
			}
		} else {
			if (HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS,FSMC_LCD_ADDRESS, 1) != HAL_OK) {
 8000956:	2301      	movs	r3, #1
 8000958:	4a62      	ldr	r2, [pc, #392]	; (8000ae4 <Camera_statemachine+0x284>)
 800095a:	2100      	movs	r1, #0
 800095c:	485e      	ldr	r0, [pc, #376]	; (8000ad8 <Camera_statemachine+0x278>)
 800095e:	f003 ff5f 	bl	8004820 <HAL_DCMI_Start_DMA>
				// Erreur à gérer
			}
		}

		if (mode == MODE_CAMERA_TO_SRAM)
 8000962:	78fb      	ldrb	r3, [r7, #3]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d103      	bne.n	8000970 <Camera_statemachine+0x110>
			state = WAIT_FULL_TAB;
 8000968:	4b58      	ldr	r3, [pc, #352]	; (8000acc <Camera_statemachine+0x26c>)
 800096a:	2204      	movs	r2, #4
 800096c:	701a      	strb	r2, [r3, #0]
		else
			state = IDLE;

		break;
 800096e:	e0a5      	b.n	8000abc <Camera_statemachine+0x25c>
			state = IDLE;
 8000970:	4b56      	ldr	r3, [pc, #344]	; (8000acc <Camera_statemachine+0x26c>)
 8000972:	2207      	movs	r2, #7
 8000974:	701a      	strb	r2, [r3, #0]
		break;
 8000976:	e0a1      	b.n	8000abc <Camera_statemachine+0x25c>

	case WAIT_FULL_TAB:
		if (asked_for_finish) {
 8000978:	4b53      	ldr	r3, [pc, #332]	; (8000ac8 <Camera_statemachine+0x268>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d003      	beq.n	8000988 <Camera_statemachine+0x128>
			state = CLOSE;
 8000980:	4b52      	ldr	r3, [pc, #328]	; (8000acc <Camera_statemachine+0x26c>)
 8000982:	2208      	movs	r2, #8
 8000984:	701a      	strb	r2, [r3, #0]
		} else if (img_ready) {
			img_ready = FALSE;
			state = CAMERA_DISABLE;
		}
		break;
 8000986:	e096      	b.n	8000ab6 <Camera_statemachine+0x256>
		} else if (img_ready) {
 8000988:	4b57      	ldr	r3, [pc, #348]	; (8000ae8 <Camera_statemachine+0x288>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2b00      	cmp	r3, #0
 800098e:	f000 8092 	beq.w	8000ab6 <Camera_statemachine+0x256>
			img_ready = FALSE;
 8000992:	4b55      	ldr	r3, [pc, #340]	; (8000ae8 <Camera_statemachine+0x288>)
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
			state = CAMERA_DISABLE;
 8000998:	4b4c      	ldr	r3, [pc, #304]	; (8000acc <Camera_statemachine+0x26c>)
 800099a:	2205      	movs	r2, #5
 800099c:	701a      	strb	r2, [r3, #0]
		break;
 800099e:	e08a      	b.n	8000ab6 <Camera_statemachine+0x256>

	case CAMERA_DISABLE:
		HAL_DCMI_Stop(&DCMI_HandleStructure);
 80009a0:	484d      	ldr	r0, [pc, #308]	; (8000ad8 <Camera_statemachine+0x278>)
 80009a2:	f003 ffc7 	bl	8004934 <HAL_DCMI_Stop>
		state = DATA_SENDING;
 80009a6:	4b49      	ldr	r3, [pc, #292]	; (8000acc <Camera_statemachine+0x26c>)
 80009a8:	2206      	movs	r2, #6
 80009aa:	701a      	strb	r2, [r3, #0]
		break;
 80009ac:	e086      	b.n	8000abc <Camera_statemachine+0x25c>

	case DATA_SENDING:
		;
		uint16_t x, y;
		uint16_t index=0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
		uint8_t compteur = 0;
 80009b4:	2300      	movs	r3, #0
 80009b6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		uint8_t data[32];
		uint8_t hello[32]="helloworldhelloworldhelloworldxx";
 80009ba:	4b4c      	ldr	r3, [pc, #304]	; (8000aec <Camera_statemachine+0x28c>)
 80009bc:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80009c0:	461d      	mov	r5, r3
 80009c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80009ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		if(nrf24_Transmit(hello)==1){}
 80009ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009d2:	4618      	mov	r0, r3
 80009d4:	f000 fc88 	bl	80012e8 <nrf24_Transmit>
		HAL_Delay(20);
 80009d8:	2014      	movs	r0, #20
 80009da:	f003 fda3 	bl	8004524 <HAL_Delay>
		for (y = 0; y < 120; y++) {
 80009de:	2300      	movs	r3, #0
 80009e0:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 80009e4:	e046      	b.n	8000a74 <Camera_statemachine+0x214>
			for (x = 0; x < 160; x++) {
 80009e6:	2300      	movs	r3, #0
 80009e8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 80009ec:	e039      	b.n	8000a62 <Camera_statemachine+0x202>
				//index = (y/2)*160 + (x/2);
				data[compteur]=dma_buffer[index];
 80009ee:	f8b7 2068 	ldrh.w	r2, [r7, #104]	; 0x68
 80009f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80009f6:	493a      	ldr	r1, [pc, #232]	; (8000ae0 <Camera_statemachine+0x280>)
 80009f8:	5c8a      	ldrb	r2, [r1, r2]
 80009fa:	b2d2      	uxtb	r2, r2
 80009fc:	3370      	adds	r3, #112	; 0x70
 80009fe:	443b      	add	r3, r7
 8000a00:	f803 2c68 	strb.w	r2, [r3, #-104]
				data[compteur+1]=dma_buffer[index+1];
 8000a04:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8000a08:	1c5a      	adds	r2, r3, #1
 8000a0a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000a0e:	3301      	adds	r3, #1
 8000a10:	4933      	ldr	r1, [pc, #204]	; (8000ae0 <Camera_statemachine+0x280>)
 8000a12:	5c8a      	ldrb	r2, [r1, r2]
 8000a14:	b2d2      	uxtb	r2, r2
 8000a16:	3370      	adds	r3, #112	; 0x70
 8000a18:	443b      	add	r3, r7
 8000a1a:	f803 2c68 	strb.w	r2, [r3, #-104]
				index+=2;
 8000a1e:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8000a22:	3302      	adds	r3, #2
 8000a24:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
				//data[compteur]=x;
				//data[compteur+1]=y;
				compteur+=2;
 8000a28:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000a2c:	3302      	adds	r3, #2
 8000a2e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				if(compteur==32 && test==1)
 8000a32:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000a36:	2b20      	cmp	r3, #32
 8000a38:	d10e      	bne.n	8000a58 <Camera_statemachine+0x1f8>
 8000a3a:	4b2d      	ldr	r3, [pc, #180]	; (8000af0 <Camera_statemachine+0x290>)
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	d10a      	bne.n	8000a58 <Camera_statemachine+0x1f8>
				{
					if(nrf24_Transmit(data) == 1)
 8000a42:	f107 0308 	add.w	r3, r7, #8
 8000a46:	4618      	mov	r0, r3
 8000a48:	f000 fc4e 	bl	80012e8 <nrf24_Transmit>
					{

					}
					compteur=0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					HAL_Delay(4);
 8000a52:	2004      	movs	r0, #4
 8000a54:	f003 fd66 	bl	8004524 <HAL_Delay>
			for (x = 0; x < 160; x++) {
 8000a58:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8000a62:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8000a66:	2b9f      	cmp	r3, #159	; 0x9f
 8000a68:	d9c1      	bls.n	80009ee <Camera_statemachine+0x18e>
		for (y = 0; y < 120; y++) {
 8000a6a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8000a6e:	3301      	adds	r3, #1
 8000a70:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8000a74:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8000a78:	2b77      	cmp	r3, #119	; 0x77
 8000a7a:	d9b4      	bls.n	80009e6 <Camera_statemachine+0x186>

				//printf("%d",U16FROMU8(dma_buffer[2 * index + 1],dma_buffer[2 * index]));
			}
		}
		//test=0;
		Delay(10);
 8000a7c:	200a      	movs	r0, #10
 8000a7e:	f001 fbc3 	bl	8002208 <Delay>
		state = WAIT_DETECTION;
 8000a82:	4b12      	ldr	r3, [pc, #72]	; (8000acc <Camera_statemachine+0x26c>)
 8000a84:	2202      	movs	r2, #2
 8000a86:	701a      	strb	r2, [r3, #0]
		break;
 8000a88:	e018      	b.n	8000abc <Camera_statemachine+0x25c>
	case IDLE:
		if (asked_for_finish)
 8000a8a:	4b0f      	ldr	r3, [pc, #60]	; (8000ac8 <Camera_statemachine+0x268>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d013      	beq.n	8000aba <Camera_statemachine+0x25a>
			state = CLOSE;
 8000a92:	4b0e      	ldr	r3, [pc, #56]	; (8000acc <Camera_statemachine+0x26c>)
 8000a94:	2208      	movs	r2, #8
 8000a96:	701a      	strb	r2, [r3, #0]
		break;
 8000a98:	e00f      	b.n	8000aba <Camera_statemachine+0x25a>
	case CLOSE:
		HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000a9a:	480f      	ldr	r0, [pc, #60]	; (8000ad8 <Camera_statemachine+0x278>)
 8000a9c:	f003 ff4a 	bl	8004934 <HAL_DCMI_Stop>
		ret = END_OK;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		state = INIT;
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <Camera_statemachine+0x26c>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	701a      	strb	r2, [r3, #0]
		break;
 8000aac:	e006      	b.n	8000abc <Camera_statemachine+0x25c>
	default:
		state = INIT;
 8000aae:	4b07      	ldr	r3, [pc, #28]	; (8000acc <Camera_statemachine+0x26c>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	701a      	strb	r2, [r3, #0]
		break;
 8000ab4:	e002      	b.n	8000abc <Camera_statemachine+0x25c>
		break;
 8000ab6:	bf00      	nop
 8000ab8:	e000      	b.n	8000abc <Camera_statemachine+0x25c>
		break;
 8000aba:	bf00      	nop

	}
	return ret;
 8000abc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3770      	adds	r7, #112	; 0x70
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bdb0      	pop	{r4, r5, r7, pc}
 8000ac8:	20009804 	.word	0x20009804
 8000acc:	20009808 	.word	0x20009808
 8000ad0:	0800d5f0 	.word	0x0800d5f0
 8000ad4:	0800d608 	.word	0x0800d608
 8000ad8:	20009738 	.word	0x20009738
 8000adc:	20009778 	.word	0x20009778
 8000ae0:	20000130 	.word	0x20000130
 8000ae4:	60100000 	.word	0x60100000
 8000ae8:	20009730 	.word	0x20009730
 8000aec:	0800d624 	.word	0x0800d624
 8000af0:	20000000 	.word	0x20000000

08000af4 <DCMI_OV9655Config>:
 *	@func uint8_t DCMI_OV9655Config(void)
 * @param  None
 * @retval 0x00 Camera module configured correctly
 *         0xFF Camera module configuration failed
 */
uint8_t DCMI_OV9655Config(CAMERA_mode_e mode) {
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	71fb      	strb	r3, [r7, #7]
	/* I2C1 will be used for OV9655 camera configuration */
	I2C1_Config();
 8000afe:	f000 f82b 	bl	8000b58 <I2C1_Config>

	/* Reset and check the presence of the OV9655 camera module */
	if (DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x80)) {
 8000b02:	2280      	movs	r2, #128	; 0x80
 8000b04:	2112      	movs	r1, #18
 8000b06:	2060      	movs	r0, #96	; 0x60
 8000b08:	f000 f9bc 	bl	8000e84 <DCMI_SingleRandomWrite>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <DCMI_OV9655Config+0x22>
		return (0xFF);
 8000b12:	23ff      	movs	r3, #255	; 0xff
 8000b14:	e01b      	b.n	8000b4e <DCMI_OV9655Config+0x5a>
	}

	/* OV9655 Camera size setup */
	if (mode == MODE_CAMERA_TO_LCD)
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d102      	bne.n	8000b22 <DCMI_OV9655Config+0x2e>
		DCMI_OV9655_QVGASizeSetup();	//240*320
 8000b1c:	f002 fb58 	bl	80031d0 <DCMI_OV9655_QVGASizeSetup>
 8000b20:	e001      	b.n	8000b26 <DCMI_OV9655Config+0x32>
	else
		DCMI_OV9655_QQVGASizeSetup();	//120*160
 8000b22:	f003 f802 	bl	8003b2a <DCMI_OV9655_QQVGASizeSetup>
	/* Set the RGB565 mode */
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM7, 0x63);
 8000b26:	2263      	movs	r2, #99	; 0x63
 8000b28:	2112      	movs	r1, #18
 8000b2a:	2060      	movs	r0, #96	; 0x60
 8000b2c:	f000 f9aa 	bl	8000e84 <DCMI_SingleRandomWrite>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM15, 0x10);
 8000b30:	2210      	movs	r2, #16
 8000b32:	2140      	movs	r1, #64	; 0x40
 8000b34:	2060      	movs	r0, #96	; 0x60
 8000b36:	f000 f9a5 	bl	8000e84 <DCMI_SingleRandomWrite>

	/* Invert the HRef signal*/
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM10, 0x08);
 8000b3a:	2208      	movs	r2, #8
 8000b3c:	2115      	movs	r1, #21
 8000b3e:	2060      	movs	r0, #96	; 0x60
 8000b40:	f000 f9a0 	bl	8000e84 <DCMI_SingleRandomWrite>

	/* Configure the DCMI to interface with the OV9655 camera module */
	DCMI_Config(mode);
 8000b44:	79fb      	ldrb	r3, [r7, #7]
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 f864 	bl	8000c14 <DCMI_Config>

	return (0x00);
 8000b4c:	2300      	movs	r3, #0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
	...

08000b58 <I2C1_Config>:
 * @brief  Configures the I2C1 used for OV9655 camera module configuration.
 * @func void I2C1_Config(void)
 * @param  None
 * @retval None
 */
void I2C1_Config(void) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af02      	add	r7, sp, #8

	I2C_HandleStructure.Instance = I2C1;
 8000b5e:	4b29      	ldr	r3, [pc, #164]	; (8000c04 <I2C1_Config+0xac>)
 8000b60:	4a29      	ldr	r2, [pc, #164]	; (8000c08 <I2C1_Config+0xb0>)
 8000b62:	601a      	str	r2, [r3, #0]
	/* I2C1 clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8000b64:	4b29      	ldr	r3, [pc, #164]	; (8000c0c <I2C1_Config+0xb4>)
 8000b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b68:	4a28      	ldr	r2, [pc, #160]	; (8000c0c <I2C1_Config+0xb4>)
 8000b6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b6e:	6413      	str	r3, [r2, #64]	; 0x40
 8000b70:	4b26      	ldr	r3, [pc, #152]	; (8000c0c <I2C1_Config+0xb4>)
 8000b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b78:	607b      	str	r3, [r7, #4]
 8000b7a:	687b      	ldr	r3, [r7, #4]
	/* GPIOB clock enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000b7c:	4b23      	ldr	r3, [pc, #140]	; (8000c0c <I2C1_Config+0xb4>)
 8000b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b80:	4a22      	ldr	r2, [pc, #136]	; (8000c0c <I2C1_Config+0xb4>)
 8000b82:	f043 0302 	orr.w	r3, r3, #2
 8000b86:	6313      	str	r3, [r2, #48]	; 0x30
 8000b88:	4b20      	ldr	r3, [pc, #128]	; (8000c0c <I2C1_Config+0xb4>)
 8000b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8c:	f003 0302 	and.w	r3, r3, #2
 8000b90:	603b      	str	r3, [r7, #0]
 8000b92:	683b      	ldr	r3, [r7, #0]

	/* Connect I2C1 pins to AF4 ************************************************/
	/* Configure I2C1 GPIOs *****************************************************/
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8 | GPIO_PIN_9, GPIO_MODE_AF_OD,
 8000b94:	2304      	movs	r3, #4
 8000b96:	9301      	str	r3, [sp, #4]
 8000b98:	2300      	movs	r3, #0
 8000b9a:	9300      	str	r3, [sp, #0]
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	2212      	movs	r2, #18
 8000ba0:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000ba4:	481a      	ldr	r0, [pc, #104]	; (8000c10 <I2C1_Config+0xb8>)
 8000ba6:	f000 fe67 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, GPIO_AF4_I2C1);

	/* Configure I2C1 ***********************************************************/
	/* I2C DeInit */
	if (HAL_I2C_DeInit(&I2C_HandleStructure) != HAL_OK) {
 8000baa:	4816      	ldr	r0, [pc, #88]	; (8000c04 <I2C1_Config+0xac>)
 8000bac:	f008 fcfc 	bl	80095a8 <HAL_I2C_DeInit>
		// Erreur à gérer
	}
	/* Enable the I2C peripheral */
	__HAL_I2C_ENABLE(&I2C_HandleStructure);
 8000bb0:	4b14      	ldr	r3, [pc, #80]	; (8000c04 <I2C1_Config+0xac>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	4b13      	ldr	r3, [pc, #76]	; (8000c04 <I2C1_Config+0xac>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f042 0201 	orr.w	r2, r2, #1
 8000bbe:	601a      	str	r2, [r3, #0]

	/* Set the I2C structure parameters */
	I2C_HandleStructure.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bc0:	4b10      	ldr	r3, [pc, #64]	; (8000c04 <I2C1_Config+0xac>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	615a      	str	r2, [r3, #20]
	I2C_HandleStructure.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000bc6:	4b0f      	ldr	r3, [pc, #60]	; (8000c04 <I2C1_Config+0xac>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	609a      	str	r2, [r3, #8]
	I2C_HandleStructure.Init.OwnAddress1 = 0xFE;
 8000bcc:	4b0d      	ldr	r3, [pc, #52]	; (8000c04 <I2C1_Config+0xac>)
 8000bce:	22fe      	movs	r2, #254	; 0xfe
 8000bd0:	60da      	str	r2, [r3, #12]
	I2C_HandleStructure.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <I2C1_Config+0xac>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	61da      	str	r2, [r3, #28]
	I2C_HandleStructure.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bd8:	4b0a      	ldr	r3, [pc, #40]	; (8000c04 <I2C1_Config+0xac>)
 8000bda:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000bde:	611a      	str	r2, [r3, #16]
	I2C_HandleStructure.Init.ClockSpeed = 30000;
 8000be0:	4b08      	ldr	r3, [pc, #32]	; (8000c04 <I2C1_Config+0xac>)
 8000be2:	f247 5230 	movw	r2, #30000	; 0x7530
 8000be6:	605a      	str	r2, [r3, #4]
	I2C_HandleStructure.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000be8:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <I2C1_Config+0xac>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	621a      	str	r2, [r3, #32]
	I2C_HandleStructure.Init.OwnAddress2 = 0xFE; ///----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 8000bee:	4b05      	ldr	r3, [pc, #20]	; (8000c04 <I2C1_Config+0xac>)
 8000bf0:	22fe      	movs	r2, #254	; 0xfe
 8000bf2:	619a      	str	r2, [r3, #24]

	/* Initialize the I2C peripheral w/ selected parameters */
	if (HAL_I2C_Init(&I2C_HandleStructure) != HAL_OK) {
 8000bf4:	4803      	ldr	r0, [pc, #12]	; (8000c04 <I2C1_Config+0xac>)
 8000bf6:	f008 fbfd 	bl	80093f4 <HAL_I2C_Init>
		// Erreur à gérer
	}
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	200097c8 	.word	0x200097c8
 8000c08:	40005400 	.word	0x40005400
 8000c0c:	40023800 	.word	0x40023800
 8000c10:	40020400 	.word	0x40020400

08000c14 <DCMI_Config>:
 * @brief  Configures the DCMI to interface with the OV9655 camera module.
 * @func void DCMI_Config(void)
 * @param  None
 * @retval None
 */
void DCMI_Config(CAMERA_mode_e mode) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08a      	sub	sp, #40	; 0x28
 8000c18:	af02      	add	r7, sp, #8
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	71fb      	strb	r3, [r7, #7]
	/* Enable DCMI GPIOs clocks */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1e:	4b80      	ldr	r3, [pc, #512]	; (8000e20 <DCMI_Config+0x20c>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	4a7f      	ldr	r2, [pc, #508]	; (8000e20 <DCMI_Config+0x20c>)
 8000c24:	f043 0301 	orr.w	r3, r3, #1
 8000c28:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2a:	4b7d      	ldr	r3, [pc, #500]	; (8000e20 <DCMI_Config+0x20c>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	f003 0301 	and.w	r3, r3, #1
 8000c32:	61fb      	str	r3, [r7, #28]
 8000c34:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c36:	4b7a      	ldr	r3, [pc, #488]	; (8000e20 <DCMI_Config+0x20c>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	4a79      	ldr	r2, [pc, #484]	; (8000e20 <DCMI_Config+0x20c>)
 8000c3c:	f043 0302 	orr.w	r3, r3, #2
 8000c40:	6313      	str	r3, [r2, #48]	; 0x30
 8000c42:	4b77      	ldr	r3, [pc, #476]	; (8000e20 <DCMI_Config+0x20c>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	61bb      	str	r3, [r7, #24]
 8000c4c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000c4e:	4b74      	ldr	r3, [pc, #464]	; (8000e20 <DCMI_Config+0x20c>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	4a73      	ldr	r2, [pc, #460]	; (8000e20 <DCMI_Config+0x20c>)
 8000c54:	f043 0304 	orr.w	r3, r3, #4
 8000c58:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5a:	4b71      	ldr	r3, [pc, #452]	; (8000e20 <DCMI_Config+0x20c>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	f003 0304 	and.w	r3, r3, #4
 8000c62:	617b      	str	r3, [r7, #20]
 8000c64:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000c66:	4b6e      	ldr	r3, [pc, #440]	; (8000e20 <DCMI_Config+0x20c>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	4a6d      	ldr	r2, [pc, #436]	; (8000e20 <DCMI_Config+0x20c>)
 8000c6c:	f043 0310 	orr.w	r3, r3, #16
 8000c70:	6313      	str	r3, [r2, #48]	; 0x30
 8000c72:	4b6b      	ldr	r3, [pc, #428]	; (8000e20 <DCMI_Config+0x20c>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	f003 0310 	and.w	r3, r3, #16
 8000c7a:	613b      	str	r3, [r7, #16]
 8000c7c:	693b      	ldr	r3, [r7, #16]

	/* Enable DCMI clock */
	__HAL_RCC_DCMI_CLK_ENABLE();
 8000c7e:	4b68      	ldr	r3, [pc, #416]	; (8000e20 <DCMI_Config+0x20c>)
 8000c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c82:	4a67      	ldr	r2, [pc, #412]	; (8000e20 <DCMI_Config+0x20c>)
 8000c84:	f043 0301 	orr.w	r3, r3, #1
 8000c88:	6353      	str	r3, [r2, #52]	; 0x34
 8000c8a:	4b65      	ldr	r3, [pc, #404]	; (8000e20 <DCMI_Config+0x20c>)
 8000c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c8e:	f003 0301 	and.w	r3, r3, #1
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	68fb      	ldr	r3, [r7, #12]

	/* DCMI GPIO configuration **************************************************/
	/* D0 D1(PC6/7) */
	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP,
 8000c96:	230d      	movs	r3, #13
 8000c98:	9301      	str	r3, [sp, #4]
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	9300      	str	r3, [sp, #0]
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	2202      	movs	r2, #2
 8000ca2:	21c0      	movs	r1, #192	; 0xc0
 8000ca4:	485f      	ldr	r0, [pc, #380]	; (8000e24 <DCMI_Config+0x210>)
 8000ca6:	f000 fde7 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* D2..D4(PE0/1/4) D6/D7(PE5/6) */
	BSP_GPIO_PinCfg(GPIOE,
 8000caa:	230d      	movs	r3, #13
 8000cac:	9301      	str	r3, [sp, #4]
 8000cae:	2303      	movs	r3, #3
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	2202      	movs	r2, #2
 8000cb6:	2173      	movs	r1, #115	; 0x73
 8000cb8:	485b      	ldr	r0, [pc, #364]	; (8000e28 <DCMI_Config+0x214>)
 8000cba:	f000 fddd 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6,
			GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* D5(PB6), VSYNC(PB7) */
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP,
 8000cbe:	230d      	movs	r3, #13
 8000cc0:	9301      	str	r3, [sp, #4]
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	9300      	str	r3, [sp, #0]
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	2202      	movs	r2, #2
 8000cca:	21c0      	movs	r1, #192	; 0xc0
 8000ccc:	4857      	ldr	r0, [pc, #348]	; (8000e2c <DCMI_Config+0x218>)
 8000cce:	f000 fdd3 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* PCLK(PA6) HSYNC(PA4)*/
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_4 | GPIO_PIN_6, GPIO_MODE_AF_PP,
 8000cd2:	230d      	movs	r3, #13
 8000cd4:	9301      	str	r3, [sp, #4]
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	9300      	str	r3, [sp, #0]
 8000cda:	2301      	movs	r3, #1
 8000cdc:	2202      	movs	r2, #2
 8000cde:	2150      	movs	r1, #80	; 0x50
 8000ce0:	4853      	ldr	r0, [pc, #332]	; (8000e30 <DCMI_Config+0x21c>)
 8000ce2:	f000 fdc9 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* DCMI configuration *******************************************************/
	DCMI_HandleStructure.Instance = DCMI;
 8000ce6:	4b53      	ldr	r3, [pc, #332]	; (8000e34 <DCMI_Config+0x220>)
 8000ce8:	4a53      	ldr	r2, [pc, #332]	; (8000e38 <DCMI_Config+0x224>)
 8000cea:	601a      	str	r2, [r3, #0]

	HAL_DCMI_DeInit(&DCMI_HandleStructure);
 8000cec:	4851      	ldr	r0, [pc, #324]	; (8000e34 <DCMI_Config+0x220>)
 8000cee:	f003 fd6e 	bl	80047ce <HAL_DCMI_DeInit>

	DCMI_HandleStructure.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000cf2:	4b50      	ldr	r3, [pc, #320]	; (8000e34 <DCMI_Config+0x220>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	605a      	str	r2, [r3, #4]
	DCMI_HandleStructure.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000cf8:	4b4e      	ldr	r3, [pc, #312]	; (8000e34 <DCMI_Config+0x220>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	609a      	str	r2, [r3, #8]
	DCMI_HandleStructure.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000cfe:	4b4d      	ldr	r3, [pc, #308]	; (8000e34 <DCMI_Config+0x220>)
 8000d00:	2280      	movs	r2, #128	; 0x80
 8000d02:	60da      	str	r2, [r3, #12]
	DCMI_HandleStructure.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8000d04:	4b4b      	ldr	r3, [pc, #300]	; (8000e34 <DCMI_Config+0x220>)
 8000d06:	2240      	movs	r2, #64	; 0x40
 8000d08:	611a      	str	r2, [r3, #16]
	DCMI_HandleStructure.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000d0a:	4b4a      	ldr	r3, [pc, #296]	; (8000e34 <DCMI_Config+0x220>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	615a      	str	r2, [r3, #20]
	DCMI_HandleStructure.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000d10:	4b48      	ldr	r3, [pc, #288]	; (8000e34 <DCMI_Config+0x220>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	619a      	str	r2, [r3, #24]
	DCMI_HandleStructure.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000d16:	4b47      	ldr	r3, [pc, #284]	; (8000e34 <DCMI_Config+0x220>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	621a      	str	r2, [r3, #32]

	if (HAL_DCMI_Init(&DCMI_HandleStructure) != HAL_OK) {
 8000d1c:	4845      	ldr	r0, [pc, #276]	; (8000e34 <DCMI_Config+0x220>)
 8000d1e:	f003 fefd 	bl	8004b1c <HAL_DCMI_Init>
		// Erreur à gérer
	}

	/* Configures the DMA2 to transfer Data from DCMI to the LCD ****************/
	/* Enable DMA2 clock */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000d22:	4b3f      	ldr	r3, [pc, #252]	; (8000e20 <DCMI_Config+0x20c>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	4a3e      	ldr	r2, [pc, #248]	; (8000e20 <DCMI_Config+0x20c>)
 8000d28:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2e:	4b3c      	ldr	r3, [pc, #240]	; (8000e20 <DCMI_Config+0x20c>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d36:	60bb      	str	r3, [r7, #8]
 8000d38:	68bb      	ldr	r3, [r7, #8]

	DMA_HandleStructure.Instance = DMA2_Stream1;
 8000d3a:	4b40      	ldr	r3, [pc, #256]	; (8000e3c <DCMI_Config+0x228>)
 8000d3c:	4a40      	ldr	r2, [pc, #256]	; (8000e40 <DCMI_Config+0x22c>)
 8000d3e:	601a      	str	r2, [r3, #0]

	/* DMA2 Stream1 Configuration */
	if (HAL_DMA_DeInit(&DMA_HandleStructure) != HAL_OK) {
 8000d40:	483e      	ldr	r0, [pc, #248]	; (8000e3c <DCMI_Config+0x228>)
 8000d42:	f003 ffe3 	bl	8004d0c <HAL_DMA_DeInit>
		// Erreur à gérer
	}

	if (mode == MODE_CAMERA_TO_SRAM) {
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d12a      	bne.n	8000da2 <DCMI_Config+0x18e>
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 8000d4c:	4b3b      	ldr	r3, [pc, #236]	; (8000e3c <DCMI_Config+0x228>)
 8000d4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000d52:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d54:	4b39      	ldr	r3, [pc, #228]	; (8000e3c <DCMI_Config+0x228>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d5a:	4b38      	ldr	r3, [pc, #224]	; (8000e3c <DCMI_Config+0x228>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_ENABLE;
 8000d60:	4b36      	ldr	r3, [pc, #216]	; (8000e3c <DCMI_Config+0x228>)
 8000d62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d66:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d68:	4b34      	ldr	r3, [pc, #208]	; (8000e3c <DCMI_Config+0x228>)
 8000d6a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d6e:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d70:	4b32      	ldr	r3, [pc, #200]	; (8000e3c <DCMI_Config+0x228>)
 8000d72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d76:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000d78:	4b30      	ldr	r3, [pc, #192]	; (8000e3c <DCMI_Config+0x228>)
 8000d7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d7e:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 8000d80:	4b2e      	ldr	r3, [pc, #184]	; (8000e3c <DCMI_Config+0x228>)
 8000d82:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d86:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000d88:	4b2c      	ldr	r3, [pc, #176]	; (8000e3c <DCMI_Config+0x228>)
 8000d8a:	2204      	movs	r2, #4
 8000d8c:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000d8e:	4b2b      	ldr	r3, [pc, #172]	; (8000e3c <DCMI_Config+0x228>)
 8000d90:	2203      	movs	r2, #3
 8000d92:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 8000d94:	4b29      	ldr	r3, [pc, #164]	; (8000e3c <DCMI_Config+0x228>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000d9a:	4b28      	ldr	r3, [pc, #160]	; (8000e3c <DCMI_Config+0x228>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	631a      	str	r2, [r3, #48]	; 0x30
 8000da0:	e028      	b.n	8000df4 <DCMI_Config+0x1e0>
	} else	//MODE_CAMERA_TO_LCD
	{
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 8000da2:	4b26      	ldr	r3, [pc, #152]	; (8000e3c <DCMI_Config+0x228>)
 8000da4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000da8:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000daa:	4b24      	ldr	r3, [pc, #144]	; (8000e3c <DCMI_Config+0x228>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000db0:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <DCMI_Config+0x228>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_DISABLE;
 8000db6:	4b21      	ldr	r3, [pc, #132]	; (8000e3c <DCMI_Config+0x228>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000dbc:	4b1f      	ldr	r3, [pc, #124]	; (8000e3c <DCMI_Config+0x228>)
 8000dbe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000dc2:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dc4:	4b1d      	ldr	r3, [pc, #116]	; (8000e3c <DCMI_Config+0x228>)
 8000dc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dca:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000dcc:	4b1b      	ldr	r3, [pc, #108]	; (8000e3c <DCMI_Config+0x228>)
 8000dce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000dd2:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 8000dd4:	4b19      	ldr	r3, [pc, #100]	; (8000e3c <DCMI_Config+0x228>)
 8000dd6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000dda:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000ddc:	4b17      	ldr	r3, [pc, #92]	; (8000e3c <DCMI_Config+0x228>)
 8000dde:	2204      	movs	r2, #4
 8000de0:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000de2:	4b16      	ldr	r3, [pc, #88]	; (8000e3c <DCMI_Config+0x228>)
 8000de4:	2203      	movs	r2, #3
 8000de6:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 8000de8:	4b14      	ldr	r3, [pc, #80]	; (8000e3c <DCMI_Config+0x228>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000dee:	4b13      	ldr	r3, [pc, #76]	; (8000e3c <DCMI_Config+0x228>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	631a      	str	r2, [r3, #48]	; 0x30
	}
	if (HAL_DMA_Init(&DMA_HandleStructure) != HAL_OK) {
 8000df4:	4811      	ldr	r0, [pc, #68]	; (8000e3c <DCMI_Config+0x228>)
 8000df6:	f003 ff1f 	bl	8004c38 <HAL_DMA_Init>
		// Erreur à gérer
	}
	__HAL_LINKDMA(&DCMI_HandleStructure, DMA_Handle, DMA_HandleStructure);
 8000dfa:	4b0e      	ldr	r3, [pc, #56]	; (8000e34 <DCMI_Config+0x220>)
 8000dfc:	4a0f      	ldr	r2, [pc, #60]	; (8000e3c <DCMI_Config+0x228>)
 8000dfe:	639a      	str	r2, [r3, #56]	; 0x38
 8000e00:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <DCMI_Config+0x228>)
 8000e02:	4a0c      	ldr	r2, [pc, #48]	; (8000e34 <DCMI_Config+0x220>)
 8000e04:	639a      	str	r2, [r3, #56]	; 0x38

	if (mode == MODE_CAMERA_TO_SRAM) {
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d104      	bne.n	8000e16 <DCMI_Config+0x202>
		/* configuration de l'interruption */
		/* activation de l'interruption du DMA */
		HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 1);
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	2101      	movs	r1, #1
 8000e10:	2039      	movs	r0, #57	; 0x39
 8000e12:	f003 fc8c 	bl	800472e <HAL_NVIC_SetPriority>
	}

}
 8000e16:	bf00      	nop
 8000e18:	3720      	adds	r7, #32
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40023800 	.word	0x40023800
 8000e24:	40020800 	.word	0x40020800
 8000e28:	40021000 	.word	0x40021000
 8000e2c:	40020400 	.word	0x40020400
 8000e30:	40020000 	.word	0x40020000
 8000e34:	20009738 	.word	0x20009738
 8000e38:	50050000 	.word	0x50050000
 8000e3c:	20009778 	.word	0x20009778
 8000e40:	40026428 	.word	0x40026428

08000e44 <DMA2_Stream1_IRQHandler>:
 * @brief  routine d'interruption du DMA levant une IT quand le buffer est à moitié rempli, et une IT quand le buffer est totalement rempli
 * @func void DMA2_Stream1_IRQHandler(void)
 * @param  None
 * @retval None
 */
void DMA2_Stream1_IRQHandler(void) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&DMA_HandleStructure);
 8000e48:	4802      	ldr	r0, [pc, #8]	; (8000e54 <DMA2_Stream1_IRQHandler+0x10>)
 8000e4a:	f005 f905 	bl	8006058 <HAL_DMA_IRQHandler>
}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20009778 	.word	0x20009778

08000e58 <HAL_DCMI_FrameEventCallback>:
 * @brief  Desactive le dcmi et les interruptions sur DMA2_Stream1_IRQn. Met img_ready a TRUE.
 * @func 	void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
 * @param  *hdcmi: Adresse du gestionnaire dcmi pour pouvoir le desactiver
 * @retval none
 */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
	img_ready = TRUE;
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <HAL_DCMI_FrameEventCallback+0x24>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	601a      	str	r2, [r3, #0]
	HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000e66:	4806      	ldr	r0, [pc, #24]	; (8000e80 <HAL_DCMI_FrameEventCallback+0x28>)
 8000e68:	f003 fd64 	bl	8004934 <HAL_DCMI_Stop>
	HAL_NVIC_DisableIRQ(DMA2_Stream1_IRQn);
 8000e6c:	2039      	movs	r0, #57	; 0x39
 8000e6e:	f003 fc88 	bl	8004782 <HAL_NVIC_DisableIRQ>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20009730 	.word	0x20009730
 8000e80:	20009738 	.word	0x20009738

08000e84 <DCMI_SingleRandomWrite>:
 * @param  Addr: OV9655 register address.
 * @param  Data: data to be written to the specific register
 * @retval 0x00 if write operation is OK.
 *         0xFF if timeout condition occured (device not connected or bus error).
 */
uint8_t DCMI_SingleRandomWrite(uint8_t Device, uint16_t Addr, uint8_t Data) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af04      	add	r7, sp, #16
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	71fb      	strb	r3, [r7, #7]
 8000e8e:	460b      	mov	r3, r1
 8000e90:	80bb      	strh	r3, [r7, #4]
 8000e92:	4613      	mov	r3, r2
 8000e94:	71bb      	strb	r3, [r7, #6]

	if (HAL_I2C_Mem_Write(&I2C_HandleStructure, (uint16_t) Device, Addr,
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	b299      	uxth	r1, r3
 8000e9a:	88ba      	ldrh	r2, [r7, #4]
 8000e9c:	2364      	movs	r3, #100	; 0x64
 8000e9e:	9302      	str	r3, [sp, #8]
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	9301      	str	r3, [sp, #4]
 8000ea4:	1dbb      	adds	r3, r7, #6
 8000ea6:	9300      	str	r3, [sp, #0]
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	4807      	ldr	r0, [pc, #28]	; (8000ec8 <DCMI_SingleRandomWrite+0x44>)
 8000eac:	f008 fbb6 	bl	800961c <HAL_I2C_Mem_Write>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d002      	beq.n	8000ebc <DCMI_SingleRandomWrite+0x38>
			I2C_MEMADD_SIZE_8BIT, &Data, 1, DCMI_TIMEOUT_MAX) != HAL_OK) {
		HAL_DCMI_ErrorCallback(&DCMI_HandleStructure);
 8000eb6:	4805      	ldr	r0, [pc, #20]	; (8000ecc <DCMI_SingleRandomWrite+0x48>)
 8000eb8:	f000 f80a 	bl	8000ed0 <HAL_DCMI_ErrorCallback>
		// Erreur à gérer
	}

	// If operation is OK, return 0 */
	return 0;
 8000ebc:	2300      	movs	r3, #0
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	200097c8 	.word	0x200097c8
 8000ecc:	20009738 	.word	0x20009738

08000ed0 <HAL_DCMI_ErrorCallback>:
/**
 * @brief Permet de gerer une erreur dans le dcmi
 * @param *hdcmi: permet de recuperer l'erreur
 * @retval none
 */
void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi) {
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
	// A écrire selon les besoins...
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bc80      	pop	{r7}
 8000ee0:	4770      	bx	lr
	...

08000ee4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ee8:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000eea:	4a16      	ldr	r2, [pc, #88]	; (8000f44 <MX_SPI2_Init+0x60>)
 8000eec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000eee:	4b14      	ldr	r3, [pc, #80]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000ef0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ef4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000ef6:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000efc:	4b10      	ldr	r3, [pc, #64]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f02:	4b0f      	ldr	r3, [pc, #60]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f08:	4b0d      	ldr	r3, [pc, #52]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f0e:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000f10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f14:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000f16:	4b0a      	ldr	r3, [pc, #40]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000f18:	2210      	movs	r2, #16
 8000f1a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f1c:	4b08      	ldr	r3, [pc, #32]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f22:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f28:	4b05      	ldr	r3, [pc, #20]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000f2e:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000f30:	220a      	movs	r2, #10
 8000f32:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f34:	4802      	ldr	r0, [pc, #8]	; (8000f40 <MX_SPI2_Init+0x5c>)
 8000f36:	f009 facf 	bl	800a4d8 <HAL_SPI_Init>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	2000980c 	.word	0x2000980c
 8000f44:	40003800 	.word	0x40003800

08000f48 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b08c      	sub	sp, #48	; 0x30
 8000f4c:	af02      	add	r7, sp, #8
 8000f4e:	6078      	str	r0, [r7, #4]
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f50:	4b47      	ldr	r3, [pc, #284]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f54:	4a46      	ldr	r2, [pc, #280]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000f56:	f043 0310 	orr.w	r3, r3, #16
 8000f5a:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5c:	4b44      	ldr	r3, [pc, #272]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f60:	f003 0310 	and.w	r3, r3, #16
 8000f64:	627b      	str	r3, [r7, #36]	; 0x24
 8000f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f68:	4b41      	ldr	r3, [pc, #260]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6c:	4a40      	ldr	r2, [pc, #256]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000f6e:	f043 0304 	orr.w	r3, r3, #4
 8000f72:	6313      	str	r3, [r2, #48]	; 0x30
 8000f74:	4b3e      	ldr	r3, [pc, #248]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f78:	f003 0304 	and.w	r3, r3, #4
 8000f7c:	623b      	str	r3, [r7, #32]
 8000f7e:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000f80:	4b3b      	ldr	r3, [pc, #236]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f84:	4a3a      	ldr	r2, [pc, #232]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000f86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f8a:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8c:	4b38      	ldr	r3, [pc, #224]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f94:	61fb      	str	r3, [r7, #28]
 8000f96:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f98:	4b35      	ldr	r3, [pc, #212]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9c:	4a34      	ldr	r2, [pc, #208]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000f9e:	f043 0301 	orr.w	r3, r3, #1
 8000fa2:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa4:	4b32      	ldr	r3, [pc, #200]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa8:	f003 0301 	and.w	r3, r3, #1
 8000fac:	61bb      	str	r3, [r7, #24]
 8000fae:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb0:	4b2f      	ldr	r3, [pc, #188]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb4:	4a2e      	ldr	r2, [pc, #184]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000fb6:	f043 0302 	orr.w	r3, r3, #2
 8000fba:	6313      	str	r3, [r2, #48]	; 0x30
 8000fbc:	4b2c      	ldr	r3, [pc, #176]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc0:	f003 0302 	and.w	r3, r3, #2
 8000fc4:	617b      	str	r3, [r7, #20]
 8000fc6:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000fc8:	4b29      	ldr	r3, [pc, #164]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fcc:	4a28      	ldr	r2, [pc, #160]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000fce:	f043 0308 	orr.w	r3, r3, #8
 8000fd2:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd4:	4b26      	ldr	r3, [pc, #152]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd8:	f003 0308 	and.w	r3, r3, #8
 8000fdc:	613b      	str	r3, [r7, #16]
 8000fde:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_SPI2_CLK_ENABLE();
 8000fe0:	4b23      	ldr	r3, [pc, #140]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe4:	4a22      	ldr	r2, [pc, #136]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000fe6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fea:	6413      	str	r3, [r2, #64]	; 0x40
 8000fec:	4b20      	ldr	r3, [pc, #128]	; (8001070 <HAL_SPI_MspInit+0x128>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	68fb      	ldr	r3, [r7, #12]

	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FAST, 0);
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	9301      	str	r3, [sp, #4]
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2300      	movs	r3, #0
 8001002:	2201      	movs	r2, #1
 8001004:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001008:	481a      	ldr	r0, [pc, #104]	; (8001074 <HAL_SPI_MspInit+0x12c>)
 800100a:	f000 fc35 	bl	8001878 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_12, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FAST, 0);
 800100e:	2300      	movs	r3, #0
 8001010:	9301      	str	r3, [sp, #4]
 8001012:	2302      	movs	r3, #2
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	2300      	movs	r3, #0
 8001018:	2201      	movs	r2, #1
 800101a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800101e:	4815      	ldr	r0, [pc, #84]	; (8001074 <HAL_SPI_MspInit+0x12c>)
 8001020:	f000 fc2a 	bl	8001878 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 8001024:	2305      	movs	r3, #5
 8001026:	9301      	str	r3, [sp, #4]
 8001028:	2302      	movs	r3, #2
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	2300      	movs	r3, #0
 800102e:	2202      	movs	r2, #2
 8001030:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001034:	480f      	ldr	r0, [pc, #60]	; (8001074 <HAL_SPI_MspInit+0x12c>)
 8001036:	f000 fc1f 	bl	8001878 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 800103a:	2305      	movs	r3, #5
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	2302      	movs	r3, #2
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2300      	movs	r3, #0
 8001044:	2202      	movs	r2, #2
 8001046:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800104a:	480a      	ldr	r0, [pc, #40]	; (8001074 <HAL_SPI_MspInit+0x12c>)
 800104c:	f000 fc14 	bl	8001878 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 8001050:	2305      	movs	r3, #5
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	2302      	movs	r3, #2
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2300      	movs	r3, #0
 800105a:	2202      	movs	r2, #2
 800105c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001060:	4804      	ldr	r0, [pc, #16]	; (8001074 <HAL_SPI_MspInit+0x12c>)
 8001062:	f000 fc09 	bl	8001878 <BSP_GPIO_PinCfg>
}
 8001066:	bf00      	nop
 8001068:	3728      	adds	r7, #40	; 0x28
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40023800 	.word	0x40023800
 8001074:	40020400 	.word	0x40020400

08001078 <main>:
 * @func int main(void)
 * @param  None
 * @retval None
 */
int main(void)
	{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
	HAL_Init();
 800107e:	f003 f9fb 	bl	8004478 <HAL_Init>
	SYS_init();			//initialisation du systeme (horloge...)
 8001082:	f000 fc15 	bl	80018b0 <SYS_init>
	GPIO_Configure();	//Configuration des broches d'entree-sortie.
 8001086:	f000 fb99 	bl	80017bc <GPIO_Configure>
	TIMER2_run_1ms();	//Lancement du timer 2 a une periode d'1ms.
 800108a:	f001 f8f5 	bl	8002278 <TIMER2_run_1ms>
	Camera_reset();
 800108e:	f7ff fbe1 	bl	8000854 <Camera_reset>

	//UART_init(UART2_ID,115200);	//Initialisation de l'USART2 (PA2=Tx, PA3=Rx, 115200 bauds/sec)
	UART_init(UART6_ID,115200);	//Initialisation de l'USART6 (PC6=Tx, PC7=Rx, 115200 bauds/sec)
 8001092:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8001096:	2005      	movs	r0, #5
 8001098:	f001 f95e 	bl	8002358 <UART_init>
	UART_init(UART2_ID,115200);
 800109c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80010a0:	2001      	movs	r0, #1
 80010a2:	f001 f959 	bl	8002358 <UART_init>
	SYS_set_std_usart(UART2_ID, UART2_ID,UART2_ID);
 80010a6:	2201      	movs	r2, #1
 80010a8:	2101      	movs	r1, #1
 80010aa:	2001      	movs	r0, #1
 80010ac:	f000 fd42 	bl	8001b34 <SYS_set_std_usart>
	UART_DeInit(UART6_ID);
 80010b0:	2005      	movs	r0, #5
 80010b2:	f001 f9ed 	bl	8002490 <UART_DeInit>
	UART_init(UART1_ID, 9600);
 80010b6:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 80010ba:	2000      	movs	r0, #0
 80010bc:	f001 f94c 	bl	8002358 <UART_init>
	SYS_set_std_usart(UART6_ID,UART6_ID,UART6_ID);
 80010c0:	2205      	movs	r2, #5
 80010c2:	2105      	movs	r1, #5
 80010c4:	2005      	movs	r0, #5
 80010c6:	f000 fd35 	bl	8001b34 <SYS_set_std_usart>

	DEMO_accelerometer_close();	//On initialise l'accéléromètre pour configurer ses sorties en opendrain... pour qu'elles n'entrent pas en conflit avec la caméra !
 80010ca:	f7ff fb55 	bl	8000778 <DEMO_accelerometer_close>

	MX_SPI2_Init(); // Initialisation SPI2
 80010ce:	f7ff ff09 	bl	8000ee4 <MX_SPI2_Init>
	uint8_t Address[]={0xEE, 0xDD, 0xCC, 0xBB, 0xAA};
 80010d2:	4a09      	ldr	r2, [pc, #36]	; (80010f8 <main+0x80>)
 80010d4:	463b      	mov	r3, r7
 80010d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010da:	6018      	str	r0, [r3, #0]
 80010dc:	3304      	adds	r3, #4
 80010de:	7019      	strb	r1, [r3, #0]
	nrf24_Init();
 80010e0:	f000 f8b8 	bl	8001254 <nrf24_Init>
	nrf24_TxMode(Address, 10);
 80010e4:	463b      	mov	r3, r7
 80010e6:	210a      	movs	r1, #10
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 f8d7 	bl	800129c <nrf24_TxMode>

	while (1)
	{
			Camera_statemachine(FALSE, MODE_CAMERA_TO_SRAM);
 80010ee:	2100      	movs	r1, #0
 80010f0:	2000      	movs	r0, #0
 80010f2:	f7ff fbb5 	bl	8000860 <Camera_statemachine>
 80010f6:	e7fa      	b.n	80010ee <main+0x76>
 80010f8:	0800d644 	.word	0x0800d644

080010fc <selectCS>:
#define SPI_CS_PIN			GPIO_PIN_12

/**
 * @brief met le pin CS a 0
 */
void selectCS(void){
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001106:	4802      	ldr	r0, [pc, #8]	; (8001110 <selectCS+0x14>)
 8001108:	f008 f94a 	bl	80093a0 <HAL_GPIO_WritePin>
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40020400 	.word	0x40020400

08001114 <unselectCS>:

/**
 * @brief met le pin CS a 1
 */
void unselectCS(void){
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8001118:	2201      	movs	r2, #1
 800111a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800111e:	4802      	ldr	r0, [pc, #8]	; (8001128 <unselectCS+0x14>)
 8001120:	f008 f93e 	bl	80093a0 <HAL_GPIO_WritePin>
}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40020400 	.word	0x40020400

0800112c <enableCE>:

/**
 * @brief met le pin CE a 1
 */
void enableCE(void){
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_SET);
 8001130:	2201      	movs	r2, #1
 8001132:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001136:	4802      	ldr	r0, [pc, #8]	; (8001140 <enableCE+0x14>)
 8001138:	f008 f932 	bl	80093a0 <HAL_GPIO_WritePin>
}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40020400 	.word	0x40020400

08001144 <disableCE>:

/**
 * @brief met le pin CE a 0
 */
void disableCE(void){
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_RESET);
 8001148:	2200      	movs	r2, #0
 800114a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800114e:	4802      	ldr	r0, [pc, #8]	; (8001158 <disableCE+0x14>)
 8001150:	f008 f926 	bl	80093a0 <HAL_GPIO_WritePin>
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40020400 	.word	0x40020400

0800115c <nrf24_WriteReg>:
 * @brief Ecrit une valeur dans un registre du module
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 */
void nrf24_WriteReg(uint8_t Reg, uint8_t Data){
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	460a      	mov	r2, r1
 8001166:	71fb      	strb	r3, [r7, #7]
 8001168:	4613      	mov	r3, r2
 800116a:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	f043 0320 	orr.w	r3, r3, #32
 8001172:	b2db      	uxtb	r3, r3
 8001174:	733b      	strb	r3, [r7, #12]
	buf[1]=Data;
 8001176:	79bb      	ldrb	r3, [r7, #6]
 8001178:	737b      	strb	r3, [r7, #13]

	selectCS();
 800117a:	f7ff ffbf 	bl	80010fc <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, buf, 2, 100);
 800117e:	f107 010c 	add.w	r1, r7, #12
 8001182:	2364      	movs	r3, #100	; 0x64
 8001184:	2202      	movs	r2, #2
 8001186:	4804      	ldr	r0, [pc, #16]	; (8001198 <nrf24_WriteReg+0x3c>)
 8001188:	f009 fa39 	bl	800a5fe <HAL_SPI_Transmit>
	unselectCS();
 800118c:	f7ff ffc2 	bl	8001114 <unselectCS>
}
 8001190:	bf00      	nop
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	2000980c 	.word	0x2000980c

0800119c <nrf24_WriteRegMulti>:
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 * @param size : Taille de la donnee (en octets)
 */
void nrf24_WriteRegMulti(uint8_t Reg, uint8_t *Data, uint8_t size){
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	6039      	str	r1, [r7, #0]
 80011a6:	71fb      	strb	r3, [r7, #7]
 80011a8:	4613      	mov	r3, r2
 80011aa:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	f043 0320 	orr.w	r3, r3, #32
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	733b      	strb	r3, [r7, #12]
	//buf[1]=Data;

	selectCS();
 80011b6:	f7ff ffa1 	bl	80010fc <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &buf[0], 1, 100);
 80011ba:	f107 010c 	add.w	r1, r7, #12
 80011be:	2364      	movs	r3, #100	; 0x64
 80011c0:	2201      	movs	r2, #1
 80011c2:	4808      	ldr	r0, [pc, #32]	; (80011e4 <nrf24_WriteRegMulti+0x48>)
 80011c4:	f009 fa1b 	bl	800a5fe <HAL_SPI_Transmit>
	HAL_SPI_Transmit(SPI_PROTO, Data, size, 100);
 80011c8:	79bb      	ldrb	r3, [r7, #6]
 80011ca:	b29a      	uxth	r2, r3
 80011cc:	2364      	movs	r3, #100	; 0x64
 80011ce:	6839      	ldr	r1, [r7, #0]
 80011d0:	4804      	ldr	r0, [pc, #16]	; (80011e4 <nrf24_WriteRegMulti+0x48>)
 80011d2:	f009 fa14 	bl	800a5fe <HAL_SPI_Transmit>

	unselectCS();
 80011d6:	f7ff ff9d 	bl	8001114 <unselectCS>
}
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	2000980c 	.word	0x2000980c

080011e8 <nrf24_ReadReg>:
 * @brief lit la valeur d'un registre du module
 *
 * @param Reg : Registre ou l'on veut lire la valeur
 * @return la valeur du registre
 */
uint8_t nrf24_ReadReg(uint8_t Reg){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	73fb      	strb	r3, [r7, #15]
	selectCS();
 80011f6:	f7ff ff81 	bl	80010fc <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &Reg, 1, 100);
 80011fa:	1df9      	adds	r1, r7, #7
 80011fc:	2364      	movs	r3, #100	; 0x64
 80011fe:	2201      	movs	r2, #1
 8001200:	4808      	ldr	r0, [pc, #32]	; (8001224 <nrf24_ReadReg+0x3c>)
 8001202:	f009 f9fc 	bl	800a5fe <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_PROTO, &data, 1, 100);
 8001206:	f107 010f 	add.w	r1, r7, #15
 800120a:	2364      	movs	r3, #100	; 0x64
 800120c:	2201      	movs	r2, #1
 800120e:	4805      	ldr	r0, [pc, #20]	; (8001224 <nrf24_ReadReg+0x3c>)
 8001210:	f009 fb31 	bl	800a876 <HAL_SPI_Receive>
	unselectCS();
 8001214:	f7ff ff7e 	bl	8001114 <unselectCS>
	return data;
 8001218:	7bfb      	ldrb	r3, [r7, #15]
}
 800121a:	4618      	mov	r0, r3
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	2000980c 	.word	0x2000980c

08001228 <nrfsendcmd>:
/**
 * @brief Envoie une commande au module
 *
 * @param cmd : Commande a envoyer (voir datasheet module pour liste des commandes)
 */
void nrfsendcmd(uint8_t cmd){
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
	selectCS();
 8001232:	f7ff ff63 	bl	80010fc <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &cmd, 1, 100);
 8001236:	1df9      	adds	r1, r7, #7
 8001238:	2364      	movs	r3, #100	; 0x64
 800123a:	2201      	movs	r2, #1
 800123c:	4804      	ldr	r0, [pc, #16]	; (8001250 <nrfsendcmd+0x28>)
 800123e:	f009 f9de 	bl	800a5fe <HAL_SPI_Transmit>
	unselectCS();
 8001242:	f7ff ff67 	bl	8001114 <unselectCS>
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	2000980c 	.word	0x2000980c

08001254 <nrf24_Init>:

/**
 * @brief Initialise les diffï¿½rents registre du module
 */
void nrf24_Init(void){
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	disableCE();
 8001258:	f7ff ff74 	bl	8001144 <disableCE>
	nrf24_WriteReg(CONFIG, 0);
 800125c:	2100      	movs	r1, #0
 800125e:	2000      	movs	r0, #0
 8001260:	f7ff ff7c 	bl	800115c <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0);
 8001264:	2100      	movs	r1, #0
 8001266:	2001      	movs	r0, #1
 8001268:	f7ff ff78 	bl	800115c <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0);
 800126c:	2100      	movs	r1, #0
 800126e:	2002      	movs	r0, #2
 8001270:	f7ff ff74 	bl	800115c <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 8001274:	2103      	movs	r1, #3
 8001276:	2003      	movs	r0, #3
 8001278:	f7ff ff70 	bl	800115c <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0);
 800127c:	2100      	movs	r1, #0
 800127e:	2004      	movs	r0, #4
 8001280:	f7ff ff6c 	bl	800115c <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0);
 8001284:	2100      	movs	r1, #0
 8001286:	2005      	movs	r0, #5
 8001288:	f7ff ff68 	bl	800115c <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0E);
 800128c:	210e      	movs	r1, #14
 800128e:	2006      	movs	r0, #6
 8001290:	f7ff ff64 	bl	800115c <nrf24_WriteReg>
	enableCE();
 8001294:	f7ff ff4a 	bl	800112c <enableCE>
}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}

0800129c <nrf24_TxMode>:
 * @brief initialise le module en mode Tx (envoi de donnees)
 *
 * @param Address : l'adresse du module
 * @param channel : chaine du module (mettre a 10)
 */
void nrf24_TxMode(uint8_t *Address, uint8_t channel){
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	460b      	mov	r3, r1
 80012a6:	70fb      	strb	r3, [r7, #3]
	disableCE();
 80012a8:	f7ff ff4c 	bl	8001144 <disableCE>
	nrf24_WriteReg(RF_CH, channel);
 80012ac:	78fb      	ldrb	r3, [r7, #3]
 80012ae:	4619      	mov	r1, r3
 80012b0:	2005      	movs	r0, #5
 80012b2:	f7ff ff53 	bl	800115c <nrf24_WriteReg>
	nrf24_WriteRegMulti(TX_ADDR, Address, 5);
 80012b6:	2205      	movs	r2, #5
 80012b8:	6879      	ldr	r1, [r7, #4]
 80012ba:	2010      	movs	r0, #16
 80012bc:	f7ff ff6e 	bl	800119c <nrf24_WriteRegMulti>

	//power up the device
	uint8_t config = nrf24_ReadReg(CONFIG);
 80012c0:	2000      	movs	r0, #0
 80012c2:	f7ff ff91 	bl	80011e8 <nrf24_ReadReg>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73fb      	strb	r3, [r7, #15]
	config=config | (1<<1);
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	f043 0302 	orr.w	r3, r3, #2
 80012d0:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg(CONFIG, config);
 80012d2:	7bfb      	ldrb	r3, [r7, #15]
 80012d4:	4619      	mov	r1, r3
 80012d6:	2000      	movs	r0, #0
 80012d8:	f7ff ff40 	bl	800115c <nrf24_WriteReg>
	enableCE();
 80012dc:	f7ff ff26 	bl	800112c <enableCE>
}
 80012e0:	bf00      	nop
 80012e2:	3710      	adds	r7, #16
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <nrf24_Transmit>:
 * @brief envoie une donnee et confirme son envoi
 *
 * @param data : pointeur vers la donnee a envoyer (32 bits)
 * @return true : donnee bien envoyee; false : donnee non envoyee
 */
uint8_t nrf24_Transmit(uint8_t *data){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	737b      	strb	r3, [r7, #13]
	selectCS();
 80012f4:	f7ff ff02 	bl	80010fc <selectCS>

	cmdtosend=W_TX_PAYLOAD;
 80012f8:	23a0      	movs	r3, #160	; 0xa0
 80012fa:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(SPI_PROTO, &cmdtosend, 1, 100);
 80012fc:	f107 010d 	add.w	r1, r7, #13
 8001300:	2364      	movs	r3, #100	; 0x64
 8001302:	2201      	movs	r2, #1
 8001304:	4817      	ldr	r0, [pc, #92]	; (8001364 <nrf24_Transmit+0x7c>)
 8001306:	f009 f97a 	bl	800a5fe <HAL_SPI_Transmit>

	HAL_SPI_Transmit(SPI_PROTO, data, 32, 100);
 800130a:	2364      	movs	r3, #100	; 0x64
 800130c:	2220      	movs	r2, #32
 800130e:	6879      	ldr	r1, [r7, #4]
 8001310:	4814      	ldr	r0, [pc, #80]	; (8001364 <nrf24_Transmit+0x7c>)
 8001312:	f009 f974 	bl	800a5fe <HAL_SPI_Transmit>

	unselectCS();
 8001316:	f7ff fefd 	bl	8001114 <unselectCS>

	HAL_Delay(1);
 800131a:	2001      	movs	r0, #1
 800131c:	f003 f902 	bl	8004524 <HAL_Delay>
	uint8_t check = nrf24_ReadReg(RF_SETUP);
 8001320:	2006      	movs	r0, #6
 8001322:	f7ff ff61 	bl	80011e8 <nrf24_ReadReg>
 8001326:	4603      	mov	r3, r0
 8001328:	73fb      	strb	r3, [r7, #15]
	uint8_t fifostatus = nrf24_ReadReg(FIFO_STATUS);
 800132a:	2017      	movs	r0, #23
 800132c:	f7ff ff5c 	bl	80011e8 <nrf24_ReadReg>
 8001330:	4603      	mov	r3, r0
 8001332:	73bb      	strb	r3, [r7, #14]

	if((fifostatus&(1<<4)) && !(fifostatus&(1<<3))){
 8001334:	7bbb      	ldrb	r3, [r7, #14]
 8001336:	f003 0310 	and.w	r3, r3, #16
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00c      	beq.n	8001358 <nrf24_Transmit+0x70>
 800133e:	7bbb      	ldrb	r3, [r7, #14]
 8001340:	f003 0308 	and.w	r3, r3, #8
 8001344:	2b00      	cmp	r3, #0
 8001346:	d107      	bne.n	8001358 <nrf24_Transmit+0x70>
		cmdtosend = FLUSH_TX;
 8001348:	23e1      	movs	r3, #225	; 0xe1
 800134a:	737b      	strb	r3, [r7, #13]
		nrfsendcmd(cmdtosend);
 800134c:	7b7b      	ldrb	r3, [r7, #13]
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff ff6a 	bl	8001228 <nrfsendcmd>

		return 1;
 8001354:	2301      	movs	r3, #1
 8001356:	e000      	b.n	800135a <nrf24_Transmit+0x72>
	}
	else
		return 0;
 8001358:	2300      	movs	r3, #0


}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	2000980c 	.word	0x2000980c

08001368 <BSP_ACCELERO_Init>:
/**
 * @brief  Setx Accelerometer Initialization.
 * @param  None
 * @retval ACCELERO_OK if no problem during initialization
 */
uint8_t BSP_ACCELERO_Init(void) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0
	uint8_t ret = ACCELERO_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	75fb      	strb	r3, [r7, #23]
	uint16_t ctrl = 0x0000;
 8001372:	2300      	movs	r3, #0
 8001374:	82bb      	strh	r3, [r7, #20]
	LIS302DL_InitTypeDef lis302dl_initstruct;
	LIS302DL_FilterConfigTypeDef lis302dl_filter = { 0, 0, 0 };
 8001376:	2300      	movs	r3, #0
 8001378:	723b      	strb	r3, [r7, #8]
 800137a:	2300      	movs	r3, #0
 800137c:	727b      	strb	r3, [r7, #9]
 800137e:	2300      	movs	r3, #0
 8001380:	72bb      	strb	r3, [r7, #10]
	LIS3DSH_InitTypeDef l1s3dsh_InitStruct;

	if (Lis302dlDrv.ReadID() == I_AM_LIS302DL) {
 8001382:	4b3c      	ldr	r3, [pc, #240]	; (8001474 <BSP_ACCELERO_Init+0x10c>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	4798      	blx	r3
 8001388:	4603      	mov	r3, r0
 800138a:	2b3b      	cmp	r3, #59	; 0x3b
 800138c:	d138      	bne.n	8001400 <BSP_ACCELERO_Init+0x98>
		/* Initialize the accelerometer driver structure */
		AcceleroDrv = &Lis302dlDrv;
 800138e:	4b3a      	ldr	r3, [pc, #232]	; (8001478 <BSP_ACCELERO_Init+0x110>)
 8001390:	4a38      	ldr	r2, [pc, #224]	; (8001474 <BSP_ACCELERO_Init+0x10c>)
 8001392:	601a      	str	r2, [r3, #0]

		/* Set configuration of LIS302DL MEMS Accelerometer *********************/
		lis302dl_initstruct.Power_Mode = LIS302DL_LOWPOWERMODE_ACTIVE;
 8001394:	2340      	movs	r3, #64	; 0x40
 8001396:	733b      	strb	r3, [r7, #12]
		lis302dl_initstruct.Output_DataRate = LIS302DL_DATARATE_100;
 8001398:	2300      	movs	r3, #0
 800139a:	737b      	strb	r3, [r7, #13]
		lis302dl_initstruct.Axes_Enable = LIS302DL_XYZ_ENABLE;
 800139c:	2307      	movs	r3, #7
 800139e:	73bb      	strb	r3, [r7, #14]
		lis302dl_initstruct.Full_Scale = LIS302DL_FULLSCALE_2_3;
 80013a0:	2300      	movs	r3, #0
 80013a2:	73fb      	strb	r3, [r7, #15]
		lis302dl_initstruct.Self_Test = LIS302DL_SELFTEST_NORMAL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	743b      	strb	r3, [r7, #16]

		/* Configure MEMS: data rate, power mode, full scale, self test and axes */
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 80013a8:	7b7a      	ldrb	r2, [r7, #13]
				| lis302dl_initstruct.Power_Mode
 80013aa:	7b3b      	ldrb	r3, [r7, #12]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 80013ac:	4313      	orrs	r3, r2
 80013ae:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 80013b2:	4313      	orrs	r3, r2
 80013b4:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test
 80013b6:	7c3b      	ldrb	r3, [r7, #16]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 80013b8:	4313      	orrs	r3, r2
 80013ba:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Axes_Enable);
 80013bc:	7bbb      	ldrb	r3, [r7, #14]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 80013be:	4313      	orrs	r3, r2
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer main parameters */
		AcceleroDrv->Init(ctrl);
 80013c4:	4b2c      	ldr	r3, [pc, #176]	; (8001478 <BSP_ACCELERO_Init+0x110>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	8aba      	ldrh	r2, [r7, #20]
 80013cc:	4610      	mov	r0, r2
 80013ce:	4798      	blx	r3

		/* MEMS High Pass Filter configuration */
		lis302dl_filter.HighPassFilter_Data_Selection =
 80013d0:	2320      	movs	r3, #32
 80013d2:	723b      	strb	r3, [r7, #8]
				LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER;
		lis302dl_filter.HighPassFilter_CutOff_Frequency =
 80013d4:	2301      	movs	r3, #1
 80013d6:	727b      	strb	r3, [r7, #9]
				LIS302DL_HIGHPASSFILTER_LEVEL_1;
		lis302dl_filter.HighPassFilter_Interrupt =
 80013d8:	230c      	movs	r3, #12
 80013da:	72bb      	strb	r3, [r7, #10]
				LIS302DL_HIGHPASSFILTERINTERRUPT_1_2;

		/* Configure MEMS high pass filter cut-off level, interrupt and data selection bits */
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 80013dc:	7a3a      	ldrb	r2, [r7, #8]
				| lis302dl_filter.HighPassFilter_CutOff_Frequency
 80013de:	7a7b      	ldrb	r3, [r7, #9]
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 80013e0:	4313      	orrs	r3, r2
 80013e2:	b2da      	uxtb	r2, r3
				| lis302dl_filter.HighPassFilter_Interrupt);
 80013e4:	7abb      	ldrb	r3, [r7, #10]
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 80013e6:	4313      	orrs	r3, r2
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer LPF main parameters */
		AcceleroDrv->FilterConfig(ctrl);
 80013ec:	4b22      	ldr	r3, [pc, #136]	; (8001478 <BSP_ACCELERO_Init+0x110>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6a1b      	ldr	r3, [r3, #32]
 80013f2:	8aba      	ldrh	r2, [r7, #20]
 80013f4:	b2d2      	uxtb	r2, r2
 80013f6:	4610      	mov	r0, r2
 80013f8:	4798      	blx	r3

		ret = ACCELERO_OK;
 80013fa:	2300      	movs	r3, #0
 80013fc:	75fb      	strb	r3, [r7, #23]
 80013fe:	e034      	b.n	800146a <BSP_ACCELERO_Init+0x102>
	} else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH) {
 8001400:	4b1e      	ldr	r3, [pc, #120]	; (800147c <BSP_ACCELERO_Init+0x114>)
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	4798      	blx	r3
 8001406:	4603      	mov	r3, r0
 8001408:	2b3f      	cmp	r3, #63	; 0x3f
 800140a:	d12c      	bne.n	8001466 <BSP_ACCELERO_Init+0xfe>
		/* Initialize the accelerometer driver structure */
		AcceleroDrv = &Lis3dshDrv;
 800140c:	4b1a      	ldr	r3, [pc, #104]	; (8001478 <BSP_ACCELERO_Init+0x110>)
 800140e:	4a1b      	ldr	r2, [pc, #108]	; (800147c <BSP_ACCELERO_Init+0x114>)
 8001410:	601a      	str	r2, [r3, #0]

		/* Set configuration of LIS3DSH MEMS Accelerometer **********************/
		l1s3dsh_InitStruct.Output_DataRate = LIS3DSH_DATARATE_100;
 8001412:	2360      	movs	r3, #96	; 0x60
 8001414:	703b      	strb	r3, [r7, #0]
		l1s3dsh_InitStruct.Axes_Enable = LIS3DSH_XYZ_ENABLE;
 8001416:	2307      	movs	r3, #7
 8001418:	707b      	strb	r3, [r7, #1]
		l1s3dsh_InitStruct.SPI_Wire = LIS3DSH_SERIALINTERFACE_4WIRE;
 800141a:	2300      	movs	r3, #0
 800141c:	70bb      	strb	r3, [r7, #2]
		l1s3dsh_InitStruct.Self_Test = LIS3DSH_SELFTEST_NORMAL;
 800141e:	2300      	movs	r3, #0
 8001420:	70fb      	strb	r3, [r7, #3]
		l1s3dsh_InitStruct.Full_Scale = LIS3DSH_FULLSCALE_2;
 8001422:	2300      	movs	r3, #0
 8001424:	713b      	strb	r3, [r7, #4]
		l1s3dsh_InitStruct.Filter_BW = LIS3DSH_FILTER_BW_800;
 8001426:	2300      	movs	r3, #0
 8001428:	717b      	strb	r3, [r7, #5]

		/* Configure MEMS: power mode(ODR) and axes enable */
		ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate
 800142a:	783a      	ldrb	r2, [r7, #0]
				| l1s3dsh_InitStruct.Axes_Enable);
 800142c:	787b      	ldrb	r3, [r7, #1]
		ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate
 800142e:	4313      	orrs	r3, r2
 8001430:	b2db      	uxtb	r3, r3
 8001432:	82bb      	strh	r3, [r7, #20]

		/* Configure MEMS: full scale and self test */
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 8001434:	78ba      	ldrb	r2, [r7, #2]
				| l1s3dsh_InitStruct.Self_Test | l1s3dsh_InitStruct.Full_Scale
 8001436:	78fb      	ldrb	r3, [r7, #3]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 8001438:	4313      	orrs	r3, r2
 800143a:	b2da      	uxtb	r2, r3
				| l1s3dsh_InitStruct.Self_Test | l1s3dsh_InitStruct.Full_Scale
 800143c:	793b      	ldrb	r3, [r7, #4]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 800143e:	4313      	orrs	r3, r2
 8001440:	b2da      	uxtb	r2, r3
				| l1s3dsh_InitStruct.Filter_BW) << 8);
 8001442:	797b      	ldrb	r3, [r7, #5]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 8001444:	4313      	orrs	r3, r2
 8001446:	b2db      	uxtb	r3, r3
 8001448:	b29b      	uxth	r3, r3
 800144a:	021b      	lsls	r3, r3, #8
 800144c:	b29a      	uxth	r2, r3
 800144e:	8abb      	ldrh	r3, [r7, #20]
 8001450:	4313      	orrs	r3, r2
 8001452:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer main parameters */
		AcceleroDrv->Init(ctrl);
 8001454:	4b08      	ldr	r3, [pc, #32]	; (8001478 <BSP_ACCELERO_Init+0x110>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	8aba      	ldrh	r2, [r7, #20]
 800145c:	4610      	mov	r0, r2
 800145e:	4798      	blx	r3

		ret = ACCELERO_OK;
 8001460:	2300      	movs	r3, #0
 8001462:	75fb      	strb	r3, [r7, #23]
 8001464:	e001      	b.n	800146a <BSP_ACCELERO_Init+0x102>
	}

	else {
		ret = ACCELERO_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	75fb      	strb	r3, [r7, #23]
	}
	return ret;
 800146a:	7dfb      	ldrb	r3, [r7, #23]
}
 800146c:	4618      	mov	r0, r3
 800146e:	3718      	adds	r7, #24
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000038 	.word	0x20000038
 8001478:	20009864 	.word	0x20009864
 800147c:	20000068 	.word	0x20000068

08001480 <BSP_ACCELERO_output_on_opendrain>:
		LIS302DL_LowpowerCmd(LIS302DL_LOWPOWERMODE_POWERDOWN);
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
		LIS3DSH_ODR_LowpowerCmd(LIS3DSH_DATARATE_POWERDOWN);
}

void BSP_ACCELERO_output_on_opendrain(void) {
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
	uint8_t tmp;
	tmp = 0xC0;
 8001486:	23c0      	movs	r3, #192	; 0xc0
 8001488:	71fb      	strb	r3, [r7, #7]
	if (Lis302dlDrv.ReadID() == I_AM_LIS302DL)
 800148a:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <BSP_ACCELERO_output_on_opendrain+0x44>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	4798      	blx	r3
 8001490:	4603      	mov	r3, r0
 8001492:	2b3b      	cmp	r3, #59	; 0x3b
 8001494:	d106      	bne.n	80014a4 <BSP_ACCELERO_output_on_opendrain+0x24>
		ACCELERO_IO_Write(&tmp, LIS302DL_CTRL_REG3_ADDR, 1);
 8001496:	1dfb      	adds	r3, r7, #7
 8001498:	2201      	movs	r2, #1
 800149a:	2122      	movs	r1, #34	; 0x22
 800149c:	4618      	mov	r0, r3
 800149e:	f000 f921 	bl	80016e4 <ACCELERO_IO_Write>
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
		ACCELERO_IO_Write(&tmp, LIS3DSH_CTRL_REG3_ADDR, 1);

}
 80014a2:	e00b      	b.n	80014bc <BSP_ACCELERO_output_on_opendrain+0x3c>
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
 80014a4:	4b08      	ldr	r3, [pc, #32]	; (80014c8 <BSP_ACCELERO_output_on_opendrain+0x48>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	4798      	blx	r3
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b3f      	cmp	r3, #63	; 0x3f
 80014ae:	d105      	bne.n	80014bc <BSP_ACCELERO_output_on_opendrain+0x3c>
		ACCELERO_IO_Write(&tmp, LIS3DSH_CTRL_REG3_ADDR, 1);
 80014b0:	1dfb      	adds	r3, r7, #7
 80014b2:	2201      	movs	r2, #1
 80014b4:	2123      	movs	r1, #35	; 0x23
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 f914 	bl	80016e4 <ACCELERO_IO_Write>
}
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20000038 	.word	0x20000038
 80014c8:	20000068 	.word	0x20000068

080014cc <BSP_ACCELERO_DeInit>:
	if (AcceleroDrv->Reset != NULL) {
		AcceleroDrv->Reset();
	}
}

void BSP_ACCELERO_DeInit(void) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
	if (AcceleroDrv->DeInit != NULL) {
 80014d0:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <BSP_ACCELERO_DeInit+0x1c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d003      	beq.n	80014e2 <BSP_ACCELERO_DeInit+0x16>
		AcceleroDrv->DeInit();
 80014da:	4b03      	ldr	r3, [pc, #12]	; (80014e8 <BSP_ACCELERO_DeInit+0x1c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e0:	4798      	blx	r3
	}
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20009864 	.word	0x20009864

080014ec <SPIx_Init>:
/**
 * @brief  SPIx Bus initialization
 * @param  None
 * @retval None
 */
static void SPIx_Init(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
	if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET) {
 80014f0:	4819      	ldr	r0, [pc, #100]	; (8001558 <SPIx_Init+0x6c>)
 80014f2:	f009 fd9f 	bl	800b034 <HAL_SPI_GetState>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d12a      	bne.n	8001552 <SPIx_Init+0x66>
		/* SPI configuration -----------------------------------------------------*/
		SpiHandle.Instance = DISCOVERY_SPIx;
 80014fc:	4b16      	ldr	r3, [pc, #88]	; (8001558 <SPIx_Init+0x6c>)
 80014fe:	4a17      	ldr	r2, [pc, #92]	; (800155c <SPIx_Init+0x70>)
 8001500:	601a      	str	r2, [r3, #0]
		SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001502:	4b15      	ldr	r3, [pc, #84]	; (8001558 <SPIx_Init+0x6c>)
 8001504:	2218      	movs	r2, #24
 8001506:	61da      	str	r2, [r3, #28]
		SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 8001508:	4b13      	ldr	r3, [pc, #76]	; (8001558 <SPIx_Init+0x6c>)
 800150a:	2200      	movs	r2, #0
 800150c:	609a      	str	r2, [r3, #8]
		SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800150e:	4b12      	ldr	r3, [pc, #72]	; (8001558 <SPIx_Init+0x6c>)
 8001510:	2200      	movs	r2, #0
 8001512:	615a      	str	r2, [r3, #20]
		SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001514:	4b10      	ldr	r3, [pc, #64]	; (8001558 <SPIx_Init+0x6c>)
 8001516:	2200      	movs	r2, #0
 8001518:	611a      	str	r2, [r3, #16]
		SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800151a:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <SPIx_Init+0x6c>)
 800151c:	2200      	movs	r2, #0
 800151e:	629a      	str	r2, [r3, #40]	; 0x28
		SpiHandle.Init.CRCPolynomial = 7;
 8001520:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <SPIx_Init+0x6c>)
 8001522:	2207      	movs	r2, #7
 8001524:	62da      	str	r2, [r3, #44]	; 0x2c
		SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8001526:	4b0c      	ldr	r3, [pc, #48]	; (8001558 <SPIx_Init+0x6c>)
 8001528:	2200      	movs	r2, #0
 800152a:	60da      	str	r2, [r3, #12]
		SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800152c:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <SPIx_Init+0x6c>)
 800152e:	2200      	movs	r2, #0
 8001530:	621a      	str	r2, [r3, #32]
		SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8001532:	4b09      	ldr	r3, [pc, #36]	; (8001558 <SPIx_Init+0x6c>)
 8001534:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001538:	619a      	str	r2, [r3, #24]
		SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 800153a:	4b07      	ldr	r3, [pc, #28]	; (8001558 <SPIx_Init+0x6c>)
 800153c:	2200      	movs	r2, #0
 800153e:	625a      	str	r2, [r3, #36]	; 0x24
		SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <SPIx_Init+0x6c>)
 8001542:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001546:	605a      	str	r2, [r3, #4]

		SPIx_MspInit();
 8001548:	f000 f844 	bl	80015d4 <SPIx_MspInit>
		HAL_SPI_Init(&SpiHandle);
 800154c:	4802      	ldr	r0, [pc, #8]	; (8001558 <SPIx_Init+0x6c>)
 800154e:	f008 ffc3 	bl	800a4d8 <HAL_SPI_Init>
	}
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20009868 	.word	0x20009868
 800155c:	40013000 	.word	0x40013000

08001560 <SPIx_Deinit>:

static void SPIx_Deinit(void) {
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
	SpiHandle.Instance = DISCOVERY_SPIx;
 8001564:	4b03      	ldr	r3, [pc, #12]	; (8001574 <SPIx_Deinit+0x14>)
 8001566:	4a04      	ldr	r2, [pc, #16]	; (8001578 <SPIx_Deinit+0x18>)
 8001568:	601a      	str	r2, [r3, #0]
	HAL_SPI_DeInit(&SpiHandle);
 800156a:	4802      	ldr	r0, [pc, #8]	; (8001574 <SPIx_Deinit+0x14>)
 800156c:	f009 f81a 	bl	800a5a4 <HAL_SPI_DeInit>
}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20009868 	.word	0x20009868
 8001578:	40013000 	.word	0x40013000

0800157c <SPIx_WriteRead>:
 * @brief  Sends a Byte through the SPI interface and return the Byte received 
 *         from the SPI bus.
 * @param  Byte: Byte send.
 * @retval The received byte value
 */
static uint8_t SPIx_WriteRead(uint8_t Byte) {
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af02      	add	r7, sp, #8
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
	uint8_t receivedbyte = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	73fb      	strb	r3, [r7, #15]

	/* Send a Byte through the SPI peripheral */
	/* Read byte from the SPI bus */
	if (HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte,
 800158a:	4b0a      	ldr	r3, [pc, #40]	; (80015b4 <SPIx_WriteRead+0x38>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f107 020f 	add.w	r2, r7, #15
 8001592:	1df9      	adds	r1, r7, #7
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	2301      	movs	r3, #1
 8001598:	4807      	ldr	r0, [pc, #28]	; (80015b8 <SPIx_WriteRead+0x3c>)
 800159a:	f009 faf2 	bl	800ab82 <HAL_SPI_TransmitReceive>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <SPIx_WriteRead+0x2c>
			(uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK) {
		SPIx_Error();
 80015a4:	f000 f80a 	bl	80015bc <SPIx_Error>
	}

	return receivedbyte;
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	2000001c 	.word	0x2000001c
 80015b8:	20009868 	.word	0x20009868

080015bc <SPIx_Error>:
/**
 * @brief  SPIx error treatment function.
 * @param  None
 * @retval None
 */
static void SPIx_Error(void) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
	/* De-initialize the SPI communication bus */
	HAL_SPI_DeInit(&SpiHandle);
 80015c0:	4803      	ldr	r0, [pc, #12]	; (80015d0 <SPIx_Error+0x14>)
 80015c2:	f008 ffef 	bl	800a5a4 <HAL_SPI_DeInit>

	/* Re-Initialize the SPI communication bus */
	SPIx_Init();
 80015c6:	f7ff ff91 	bl	80014ec <SPIx_Init>
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	20009868 	.word	0x20009868

080015d4 <SPIx_MspInit>:
/**
 * @brief  SPI MSP Init.
 * @param  hspi: SPI handle
 * @retval None
 */
static void SPIx_MspInit(void) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af02      	add	r7, sp, #8
	/* Enable the SPI peripheral */
	DISCOVERY_SPIx_CLK_ENABLE();
 80015da:	4b13      	ldr	r3, [pc, #76]	; (8001628 <SPIx_MspInit+0x54>)
 80015dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015de:	4a12      	ldr	r2, [pc, #72]	; (8001628 <SPIx_MspInit+0x54>)
 80015e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015e4:	6453      	str	r3, [r2, #68]	; 0x44
 80015e6:	4b10      	ldr	r3, [pc, #64]	; (8001628 <SPIx_MspInit+0x54>)
 80015e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015ee:	607b      	str	r3, [r7, #4]
 80015f0:	687b      	ldr	r3, [r7, #4]

	/* Enable SCK, MOSI and MISO GPIO clocks */
	DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80015f2:	4b0d      	ldr	r3, [pc, #52]	; (8001628 <SPIx_MspInit+0x54>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	4a0c      	ldr	r2, [pc, #48]	; (8001628 <SPIx_MspInit+0x54>)
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	6313      	str	r3, [r2, #48]	; 0x30
 80015fe:	4b0a      	ldr	r3, [pc, #40]	; (8001628 <SPIx_MspInit+0x54>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	603b      	str	r3, [r7, #0]
 8001608:	683b      	ldr	r3, [r7, #0]

	/* SPI SCK, MOSI, MISO pin configuration */
	BSP_GPIO_PinCfg(DISCOVERY_SPIx_GPIO_PORT,
 800160a:	2305      	movs	r3, #5
 800160c:	9301      	str	r3, [sp, #4]
 800160e:	2301      	movs	r3, #1
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	2302      	movs	r3, #2
 8001614:	2202      	movs	r2, #2
 8001616:	21e0      	movs	r1, #224	; 0xe0
 8001618:	4804      	ldr	r0, [pc, #16]	; (800162c <SPIx_MspInit+0x58>)
 800161a:	f000 f92d 	bl	8001878 <BSP_GPIO_PinCfg>
			(DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MISO_PIN
					| DISCOVERY_SPIx_MOSI_PIN), GPIO_MODE_AF_PP, GPIO_PULLDOWN,
			GPIO_SPEED_MEDIUM, DISCOVERY_SPIx_AF);
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40023800 	.word	0x40023800
 800162c:	40020000 	.word	0x40020000

08001630 <ACCELERO_IO_Init>:
/**
 * @brief  Configures the Accelerometer SPI interface.
 * @param  None
 * @retval None
 */
void ACCELERO_IO_Init(void) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af02      	add	r7, sp, #8
	/* Configure the Accelerometer Control pins --------------------------------*/
	/* Enable CS GPIO clock and configure GPIO pin for Accelerometer Chip select */
	ACCELERO_CS_GPIO_CLK_ENABLE();
 8001636:	4b10      	ldr	r3, [pc, #64]	; (8001678 <ACCELERO_IO_Init+0x48>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	4a0f      	ldr	r2, [pc, #60]	; (8001678 <ACCELERO_IO_Init+0x48>)
 800163c:	f043 0310 	orr.w	r3, r3, #16
 8001640:	6313      	str	r3, [r2, #48]	; 0x30
 8001642:	4b0d      	ldr	r3, [pc, #52]	; (8001678 <ACCELERO_IO_Init+0x48>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	f003 0310 	and.w	r3, r3, #16
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIO PIN for LIS Chip select */
	BSP_GPIO_PinCfg(ACCELERO_CS_GPIO_PORT, ACCELERO_CS_PIN, GPIO_MODE_OUTPUT_PP,
 800164e:	2300      	movs	r3, #0
 8001650:	9301      	str	r3, [sp, #4]
 8001652:	2301      	movs	r3, #1
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	2300      	movs	r3, #0
 8001658:	2201      	movs	r2, #1
 800165a:	2108      	movs	r1, #8
 800165c:	4807      	ldr	r0, [pc, #28]	; (800167c <ACCELERO_IO_Init+0x4c>)
 800165e:	f000 f90b 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_MEDIUM, 0);

	/* Deselect: Chip Select high */
	ACCELERO_CS_HIGH();
 8001662:	2201      	movs	r2, #1
 8001664:	2108      	movs	r1, #8
 8001666:	4805      	ldr	r0, [pc, #20]	; (800167c <ACCELERO_IO_Init+0x4c>)
 8001668:	f007 fe9a 	bl	80093a0 <HAL_GPIO_WritePin>

	SPIx_Init();
 800166c:	f7ff ff3e 	bl	80014ec <SPIx_Init>
}
 8001670:	bf00      	nop
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40023800 	.word	0x40023800
 800167c:	40021000 	.word	0x40021000

08001680 <ACCELERO_IO_DeInit>:

void ACCELERO_IO_DeInit(void) {
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
	SPIx_Deinit();
 8001684:	f7ff ff6c 	bl	8001560 <SPIx_Deinit>
}
 8001688:	bf00      	nop
 800168a:	bd80      	pop	{r7, pc}

0800168c <ACCELERO_IO_ITConfig>:
 * @brief  Configures the Accelerometer INT2.
 *         EXTI0 is already used by user button so INT1 is not configured here.
 * @param  None
 * @retval None
 */
void ACCELERO_IO_ITConfig(void) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af02      	add	r7, sp, #8
	/* Enable INT2 GPIO clock and configure GPIO PINs to detect Interrupts */
	ACCELERO_INT_GPIO_CLK_ENABLE();
 8001692:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <ACCELERO_IO_ITConfig+0x4c>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a10      	ldr	r2, [pc, #64]	; (80016d8 <ACCELERO_IO_ITConfig+0x4c>)
 8001698:	f043 0310 	orr.w	r3, r3, #16
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <ACCELERO_IO_ITConfig+0x4c>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f003 0310 	and.w	r3, r3, #16
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIO PINs to detect Interrupts */
	BSP_GPIO_PinCfg(ACCELERO_INT_GPIO_PORT, ACCELERO_INT2_PIN,
 80016aa:	2300      	movs	r3, #0
 80016ac:	9301      	str	r3, [sp, #4]
 80016ae:	2302      	movs	r3, #2
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	2300      	movs	r3, #0
 80016b4:	4a09      	ldr	r2, [pc, #36]	; (80016dc <ACCELERO_IO_ITConfig+0x50>)
 80016b6:	2102      	movs	r1, #2
 80016b8:	4809      	ldr	r0, [pc, #36]	; (80016e0 <ACCELERO_IO_ITConfig+0x54>)
 80016ba:	f000 f8dd 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_MODE_IT_RISING, GPIO_NOPULL, GPIO_SPEED_FAST, 0);

	/* Enable and set Accelerometer INT2 to the lowest priority */
	HAL_NVIC_SetPriority((IRQn_Type) ACCELERO_INT2_EXTI_IRQn, 0x0F, 0);
 80016be:	2200      	movs	r2, #0
 80016c0:	210f      	movs	r1, #15
 80016c2:	2007      	movs	r0, #7
 80016c4:	f003 f833 	bl	800472e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ((IRQn_Type) ACCELERO_INT2_EXTI_IRQn);
 80016c8:	2007      	movs	r0, #7
 80016ca:	f003 f84c 	bl	8004766 <HAL_NVIC_EnableIRQ>
}
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40023800 	.word	0x40023800
 80016dc:	10110000 	.word	0x10110000
 80016e0:	40021000 	.word	0x40021000

080016e4 <ACCELERO_IO_Write>:
 * @param  WriteAddr: Accelerometer's internal address to write to.
 * @param  NumByteToWrite: Number of bytes to write.
 * @retval None
 */
void ACCELERO_IO_Write(uint8_t *pBuffer, uint8_t WriteAddr,
		uint16_t NumByteToWrite) {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	460b      	mov	r3, r1
 80016ee:	70fb      	strb	r3, [r7, #3]
 80016f0:	4613      	mov	r3, r2
 80016f2:	803b      	strh	r3, [r7, #0]
	/* Configure the MS bit:
	 - When 0, the address will remain unchanged in multiple read/write commands.
	 - When 1, the address will be auto incremented in multiple read/write commands.
	 */
	if (NumByteToWrite > 0x01) {
 80016f4:	883b      	ldrh	r3, [r7, #0]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d903      	bls.n	8001702 <ACCELERO_IO_Write+0x1e>
		WriteAddr |= (uint8_t) MULTIPLEBYTE_CMD;
 80016fa:	78fb      	ldrb	r3, [r7, #3]
 80016fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001700:	70fb      	strb	r3, [r7, #3]
	}
	/* Set chip select Low at the start of the transmission */
	ACCELERO_CS_LOW();
 8001702:	2200      	movs	r2, #0
 8001704:	2108      	movs	r1, #8
 8001706:	480f      	ldr	r0, [pc, #60]	; (8001744 <ACCELERO_IO_Write+0x60>)
 8001708:	f007 fe4a 	bl	80093a0 <HAL_GPIO_WritePin>

	/* Send the Address of the indexed register */
	SPIx_WriteRead(WriteAddr);
 800170c:	78fb      	ldrb	r3, [r7, #3]
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff ff34 	bl	800157c <SPIx_WriteRead>

	/* Send the data that will be written into the device (MSB First) */
	while (NumByteToWrite >= 0x01) {
 8001714:	e00a      	b.n	800172c <ACCELERO_IO_Write+0x48>
		SPIx_WriteRead(*pBuffer);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff ff2e 	bl	800157c <SPIx_WriteRead>
		NumByteToWrite--;
 8001720:	883b      	ldrh	r3, [r7, #0]
 8001722:	3b01      	subs	r3, #1
 8001724:	803b      	strh	r3, [r7, #0]
		pBuffer++;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3301      	adds	r3, #1
 800172a:	607b      	str	r3, [r7, #4]
	while (NumByteToWrite >= 0x01) {
 800172c:	883b      	ldrh	r3, [r7, #0]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1f1      	bne.n	8001716 <ACCELERO_IO_Write+0x32>
	}

	/* Set chip select High at the end of the transmission */
	ACCELERO_CS_HIGH();
 8001732:	2201      	movs	r2, #1
 8001734:	2108      	movs	r1, #8
 8001736:	4803      	ldr	r0, [pc, #12]	; (8001744 <ACCELERO_IO_Write+0x60>)
 8001738:	f007 fe32 	bl	80093a0 <HAL_GPIO_WritePin>
}
 800173c:	bf00      	nop
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40021000 	.word	0x40021000

08001748 <ACCELERO_IO_Read>:
 * @param  ReadAddr: Accelerometer's internal address to read from.
 * @param  NumByteToRead: number of bytes to read from the Accelerometer.
 * @retval None
 */
void ACCELERO_IO_Read(uint8_t *pBuffer, uint8_t ReadAddr,
		uint16_t NumByteToRead) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	460b      	mov	r3, r1
 8001752:	70fb      	strb	r3, [r7, #3]
 8001754:	4613      	mov	r3, r2
 8001756:	803b      	strh	r3, [r7, #0]
	if (NumByteToRead > 0x01) {
 8001758:	883b      	ldrh	r3, [r7, #0]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d904      	bls.n	8001768 <ACCELERO_IO_Read+0x20>
		ReadAddr |= (uint8_t) (READWRITE_CMD | MULTIPLEBYTE_CMD);
 800175e:	78fb      	ldrb	r3, [r7, #3]
 8001760:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001764:	70fb      	strb	r3, [r7, #3]
 8001766:	e003      	b.n	8001770 <ACCELERO_IO_Read+0x28>
	} else {
		ReadAddr |= (uint8_t) READWRITE_CMD;
 8001768:	78fb      	ldrb	r3, [r7, #3]
 800176a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800176e:	70fb      	strb	r3, [r7, #3]
	}
	/* Set chip select Low at the start of the transmission */
	ACCELERO_CS_LOW();
 8001770:	2200      	movs	r2, #0
 8001772:	2108      	movs	r1, #8
 8001774:	4810      	ldr	r0, [pc, #64]	; (80017b8 <ACCELERO_IO_Read+0x70>)
 8001776:	f007 fe13 	bl	80093a0 <HAL_GPIO_WritePin>

	/* Send the Address of the indexed register */
	SPIx_WriteRead(ReadAddr);
 800177a:	78fb      	ldrb	r3, [r7, #3]
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff fefd 	bl	800157c <SPIx_WriteRead>

	/* Receive the data that will be read from the device (MSB First) */
	while (NumByteToRead > 0x00) {
 8001782:	e00c      	b.n	800179e <ACCELERO_IO_Read+0x56>
		/* Send dummy byte (0x00) to generate the SPI clock to ACCELEROMETER (Slave device) */
		*pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8001784:	2000      	movs	r0, #0
 8001786:	f7ff fef9 	bl	800157c <SPIx_WriteRead>
 800178a:	4603      	mov	r3, r0
 800178c:	461a      	mov	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	701a      	strb	r2, [r3, #0]
		NumByteToRead--;
 8001792:	883b      	ldrh	r3, [r7, #0]
 8001794:	3b01      	subs	r3, #1
 8001796:	803b      	strh	r3, [r7, #0]
		pBuffer++;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	3301      	adds	r3, #1
 800179c:	607b      	str	r3, [r7, #4]
	while (NumByteToRead > 0x00) {
 800179e:	883b      	ldrh	r3, [r7, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1ef      	bne.n	8001784 <ACCELERO_IO_Read+0x3c>
	}

	/* Set chip select High at the end of the transmission */
	ACCELERO_CS_HIGH();
 80017a4:	2201      	movs	r2, #1
 80017a6:	2108      	movs	r1, #8
 80017a8:	4803      	ldr	r0, [pc, #12]	; (80017b8 <ACCELERO_IO_Read+0x70>)
 80017aa:	f007 fdf9 	bl	80093a0 <HAL_GPIO_WritePin>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40021000 	.word	0x40021000

080017bc <GPIO_Configure>:
/**
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void GPIO_COnfigure(void)
 * @post	Activation des horloges des peripheriques GPIO, configuration en entree ou en sortie des broches choisies.
 */
void GPIO_Configure(void) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b088      	sub	sp, #32
 80017c0:	af02      	add	r7, sp, #8
	//Activation des horloges des peropheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f4_hal_rcc.h (417)
 80017c2:	4b2a      	ldr	r3, [pc, #168]	; (800186c <GPIO_Configure+0xb0>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	4a29      	ldr	r2, [pc, #164]	; (800186c <GPIO_Configure+0xb0>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6313      	str	r3, [r2, #48]	; 0x30
 80017ce:	4b27      	ldr	r3, [pc, #156]	; (800186c <GPIO_Configure+0xb0>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	617b      	str	r3, [r7, #20]
 80017d8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80017da:	4b24      	ldr	r3, [pc, #144]	; (800186c <GPIO_Configure+0xb0>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	4a23      	ldr	r2, [pc, #140]	; (800186c <GPIO_Configure+0xb0>)
 80017e0:	f043 0302 	orr.w	r3, r3, #2
 80017e4:	6313      	str	r3, [r2, #48]	; 0x30
 80017e6:	4b21      	ldr	r3, [pc, #132]	; (800186c <GPIO_Configure+0xb0>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	613b      	str	r3, [r7, #16]
 80017f0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80017f2:	4b1e      	ldr	r3, [pc, #120]	; (800186c <GPIO_Configure+0xb0>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a1d      	ldr	r2, [pc, #116]	; (800186c <GPIO_Configure+0xb0>)
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b1b      	ldr	r3, [pc, #108]	; (800186c <GPIO_Configure+0xb0>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0304 	and.w	r3, r3, #4
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800180a:	4b18      	ldr	r3, [pc, #96]	; (800186c <GPIO_Configure+0xb0>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	4a17      	ldr	r2, [pc, #92]	; (800186c <GPIO_Configure+0xb0>)
 8001810:	f043 0308 	orr.w	r3, r3, #8
 8001814:	6313      	str	r3, [r2, #48]	; 0x30
 8001816:	4b15      	ldr	r3, [pc, #84]	; (800186c <GPIO_Configure+0xb0>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0308 	and.w	r3, r3, #8
 800181e:	60bb      	str	r3, [r7, #8]
 8001820:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001822:	4b12      	ldr	r3, [pc, #72]	; (800186c <GPIO_Configure+0xb0>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	4a11      	ldr	r2, [pc, #68]	; (800186c <GPIO_Configure+0xb0>)
 8001828:	f043 0310 	orr.w	r3, r3, #16
 800182c:	6313      	str	r3, [r2, #48]	; 0x30
 800182e:	4b0f      	ldr	r3, [pc, #60]	; (800186c <GPIO_Configure+0xb0>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	f003 0310 	and.w	r3, r3, #16
 8001836:	607b      	str	r3, [r7, #4]
 8001838:	687b      	ldr	r3, [r7, #4]

	//BOUTON
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_INPUT, GPIO_NOPULL,
 800183a:	2300      	movs	r3, #0
 800183c:	9301      	str	r3, [sp, #4]
 800183e:	2302      	movs	r3, #2
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	2300      	movs	r3, #0
 8001844:	2200      	movs	r2, #0
 8001846:	2101      	movs	r1, #1
 8001848:	4809      	ldr	r0, [pc, #36]	; (8001870 <GPIO_Configure+0xb4>)
 800184a:	f000 f815 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, 0);

	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_0, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 800184e:	2300      	movs	r3, #0
 8001850:	9301      	str	r3, [sp, #4]
 8001852:	2302      	movs	r3, #2
 8001854:	9300      	str	r3, [sp, #0]
 8001856:	2300      	movs	r3, #0
 8001858:	2201      	movs	r2, #1
 800185a:	2101      	movs	r1, #1
 800185c:	4805      	ldr	r0, [pc, #20]	; (8001874 <GPIO_Configure+0xb8>)
 800185e:	f000 f80b 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, 0);
}
 8001862:	bf00      	nop
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40023800 	.word	0x40023800
 8001870:	40020000 	.word	0x40020000
 8001874:	40020800 	.word	0x40020800

08001878 <BSP_GPIO_PinCfg>:
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_FAST (50MHz), GPIO_SPEED_HIGH (100MHz)
 * @param GPIO_Alternate : voir stm32f4xx_hal_gpio_ex.h (Uniquement pour GPIO_Mode = GPIO_MODE_AF_PP ou GPIO_MODE_AF_OD, mettre à 0 sinon
 */
void BSP_GPIO_PinCfg(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode,
		uint32_t GPIO_Pull, uint32_t GPIO_Speed, uint32_t GPIO_Alternate) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b08a      	sub	sp, #40	; 0x28
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
 8001884:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;//Structure contenant les arguments de la fonction GPIO_Init

	GPIO_InitStructure.Pin = GPIO_Pin;
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Mode = GPIO_Mode;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Pull = GPIO_Pull;
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	61fb      	str	r3, [r7, #28]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001894:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.Alternate = GPIO_Alternate;
 8001896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800189a:	f107 0314 	add.w	r3, r7, #20
 800189e:	4619      	mov	r1, r3
 80018a0:	68f8      	ldr	r0, [r7, #12]
 80018a2:	f007 fbdd 	bl	8009060 <HAL_GPIO_Init>
}
 80018a6:	bf00      	nop
 80018a8:	3728      	adds	r7, #40	; 0x28
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <SYS_init>:

/*
 * @func SYS_init(void)
 * @brief	initialise les horloges du microcontroleur selon les fréquences indiquées en macro.
 */
void SYS_init(void) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b094      	sub	sp, #80	; 0x50
 80018b4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStructure;
	RCC_ClkInitTypeDef RCC_ClkInitStructure;

	__HAL_RCC_PWR_CLK_ENABLE();
 80018b6:	4b38      	ldr	r3, [pc, #224]	; (8001998 <SYS_init+0xe8>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	4a37      	ldr	r2, [pc, #220]	; (8001998 <SYS_init+0xe8>)
 80018bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c0:	6413      	str	r3, [r2, #64]	; 0x40
 80018c2:	4b35      	ldr	r3, [pc, #212]	; (8001998 <SYS_init+0xe8>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ca:	60bb      	str	r3, [r7, #8]
 80018cc:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018ce:	4b33      	ldr	r3, [pc, #204]	; (800199c <SYS_init+0xec>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a32      	ldr	r2, [pc, #200]	; (800199c <SYS_init+0xec>)
 80018d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018d8:	6013      	str	r3, [r2, #0]
 80018da:	4b30      	ldr	r3, [pc, #192]	; (800199c <SYS_init+0xec>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018e2:	607b      	str	r3, [r7, #4]
 80018e4:	687b      	ldr	r3, [r7, #4]

	HAL_RCC_DeInit();
 80018e6:	f008 f8bb 	bl	8009a60 <HAL_RCC_DeInit>

	/* Oscillateur externe */
	//ErrorStatus HSEStartUpStatus;
	//RCC_HSEConfig(RCC_HSE_ON);
	//HSEStartUpStatus = RCC_WaitForHSEStartUp();
	RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018ea:	2301      	movs	r3, #1
 80018ec:	623b      	str	r3, [r7, #32]
	RCC_OscInitStructure.HSEState = RCC_HSE_ON;
 80018ee:	2301      	movs	r3, #1
 80018f0:	627b      	str	r3, [r7, #36]	; 0x24

	RCC_OscInitStructure.PLL.PLLState = RCC_PLL_ON;
 80018f2:	2302      	movs	r3, #2
 80018f4:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStructure.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018fa:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStructure.PLL.PLLM = PLLM1;
 80018fc:	2308      	movs	r3, #8
 80018fe:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStructure.PLL.PLLN = PLLN1;
 8001900:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001904:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStructure.PLL.PLLP = PLLP1;
 8001906:	2302      	movs	r3, #2
 8001908:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStructure.PLL.PLLQ = PLLQ1;
 800190a:	2307      	movs	r3, #7
 800190c:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (HAL_RCC_OscConfig(&RCC_OscInitStructure) != HAL_OK) {
 800190e:	f107 0320 	add.w	r3, r7, #32
 8001912:	4618      	mov	r0, r3
 8001914:	f008 f8ee 	bl	8009af4 <HAL_RCC_OscConfig>
		// Erreur à gérer
	}

	//Voir page 60 du manuel de reference
	//FLASH_SetLatency(FLASH_WAIT_CYCLES);
	__HAL_FLASH_SET_LATENCY(FLASH_WAIT_CYCLES);
 8001918:	4b21      	ldr	r3, [pc, #132]	; (80019a0 <SYS_init+0xf0>)
 800191a:	2205      	movs	r2, #5
 800191c:	701a      	strb	r2, [r3, #0]

	//Défini la clock HSE pour avoir des valeurs correcte pour RCC_GetClocksFreq()
	RCC_SetHSEFreq(CPU_EXTERNAL_CLOCK_HZ);
 800191e:	4821      	ldr	r0, [pc, #132]	; (80019a4 <SYS_init+0xf4>)
 8001920:	f008 f8da 	bl	8009ad8 <RCC_SetHSEFreq>
	/* PCLK1 = HCLK/2, PCLK2 = HCLK | HCLK = SYSCLK */
	//Pour savoir si les valeurs sont correctes, veuillez changer HCLK_CHOOSEN_DIV, PCLK1_CHOOSEN_DIV et PCLK2_CHOOSEN_DIV. Une erreur de précompilation indiquera s'il y a un problème
	//RCC_HCLKConfig(RCC_SYSCLK_Div1);
	//RCC_PCLK1Config(RCC_HCLK_Div4);
	//RCC_PCLK2Config(RCC_HCLK_Div2);
	RCC_ClkInitStructure.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1
 8001924:	230f      	movs	r3, #15
 8001926:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_SYSCLK;
	RCC_ClkInitStructure.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001928:	2300      	movs	r3, #0
 800192a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStructure.APB1CLKDivider = RCC_HCLK_DIV4;
 800192c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001930:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStructure.APB2CLKDivider = RCC_HCLK_DIV2;
 8001932:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001936:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStructure.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001938:	2302      	movs	r3, #2
 800193a:	613b      	str	r3, [r7, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStructure, FLASH_WAIT_CYCLES)
 800193c:	f107 030c 	add.w	r3, r7, #12
 8001940:	2105      	movs	r1, #5
 8001942:	4618      	mov	r0, r3
 8001944:	f008 fb30 	bl	8009fa8 <HAL_RCC_ClockConfig>
	//while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET){}
	/* Select PLL as system clock source */
	//RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
	//while (RCC_GetSYSCLKSource() != 0x08){}

	SystemCoreClockUpdate();
 8001948:	f00a fa26 	bl	800bd98 <SystemCoreClockUpdate>

	//Pas de subpriority sur les interruptions
	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800194c:	2003      	movs	r0, #3
 800194e:	f002 fee3 	bl	8004718 <HAL_NVIC_SetPriorityGrouping>

	//Activation de l'exception Division par 0
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;	//
 8001952:	4b15      	ldr	r3, [pc, #84]	; (80019a8 <SYS_init+0xf8>)
 8001954:	695b      	ldr	r3, [r3, #20]
 8001956:	4a14      	ldr	r2, [pc, #80]	; (80019a8 <SYS_init+0xf8>)
 8001958:	f043 0310 	orr.w	r3, r3, #16
 800195c:	6153      	str	r3, [r2, #20]

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0);
 800195e:	4b13      	ldr	r3, [pc, #76]	; (80019ac <SYS_init+0xfc>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	6898      	ldr	r0, [r3, #8]
 8001964:	2300      	movs	r3, #0
 8001966:	2202      	movs	r2, #2
 8001968:	2100      	movs	r1, #0
 800196a:	f00a ff6d 	bl	800c848 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0);
 800196e:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <SYS_init+0xfc>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	68d8      	ldr	r0, [r3, #12]
 8001974:	2300      	movs	r3, #0
 8001976:	2202      	movs	r2, #2
 8001978:	2100      	movs	r1, #0
 800197a:	f00a ff65 	bl	800c848 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0);
 800197e:	4b0b      	ldr	r3, [pc, #44]	; (80019ac <SYS_init+0xfc>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	6858      	ldr	r0, [r3, #4]
 8001984:	2300      	movs	r3, #0
 8001986:	2202      	movs	r2, #2
 8001988:	2100      	movs	r1, #0
 800198a:	f00a ff5d 	bl	800c848 <setvbuf>
}
 800198e:	bf00      	nop
 8001990:	3750      	adds	r7, #80	; 0x50
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40023800 	.word	0x40023800
 800199c:	40007000 	.word	0x40007000
 80019a0:	40023c00 	.word	0x40023c00
 80019a4:	007a1200 	.word	0x007a1200
 80019a8:	e000ed00 	.word	0xe000ed00
 80019ac:	200000b0 	.word	0x200000b0

080019b0 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80019b8:	2204      	movs	r2, #4
 80019ba:	4902      	ldr	r1, [pc, #8]	; (80019c4 <_exit+0x14>)
 80019bc:	2001      	movs	r0, #1
 80019be:	f000 f915 	bl	8001bec <_write>
	while (1) {
 80019c2:	e7fe      	b.n	80019c2 <_exit+0x12>
 80019c4:	0800d64c 	.word	0x0800d64c

080019c8 <_close>:
		;
	}
}

__attribute__((weak))
int _close(int file) {
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
	return -1;
 80019d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr

080019de <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file, struct stat *st) {
 80019de:	b480      	push	{r7}
 80019e0:	b083      	sub	sp, #12
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
 80019e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019ee:	605a      	str	r2, [r3, #4]
	return 0;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bc80      	pop	{r7}
 80019fa:	4770      	bx	lr

080019fc <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
	return 1;
 8001a00:	2301      	movs	r3, #1
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr

08001a0a <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
__attribute__((weak))
int _isatty(int file) {
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b082      	sub	sp, #8
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	687b      	ldr	r3, [r7, #4]
	switch (file) {
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d801      	bhi.n	8001a1c <_isatty+0x12>
	case STDOUT_FILENO:
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e005      	b.n	8001a28 <_isatty+0x1e>
	default:
		//errno = ENOTTY;
		errno = EBADF;
 8001a1c:	f00a fa80 	bl	800bf20 <__errno>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2209      	movs	r2, #9
 8001a24:	601a      	str	r2, [r3, #0]
		return 0;
 8001a26:	2300      	movs	r3, #0
	}
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid, int sig) {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a3a:	f00a fa71 	bl	800bf20 <__errno>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2216      	movs	r2, #22
 8001a42:	601a      	str	r2, [r3, #0]
	return (-1);
 8001a44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <_lseek>:
/*
 lseek
 Set position in a file. Minimal implementation:
 */
__attribute__((weak))
int _lseek(int file, int ptr, int dir) {
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
	return 0;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3714      	adds	r7, #20
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr

08001a68 <_sbrk>:
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
__attribute__((weak))
 caddr_t _sbrk(int incr) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
	static int *heap_current = 0;
	static int *heap_end_address = 0;

	int *prev_heap_end;

	if (heap_current == 0)
 8001a70:	4b19      	ldr	r3, [pc, #100]	; (8001ad8 <_sbrk+0x70>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d102      	bne.n	8001a7e <_sbrk+0x16>
		heap_current = &heap_start;
 8001a78:	4b17      	ldr	r3, [pc, #92]	; (8001ad8 <_sbrk+0x70>)
 8001a7a:	4a18      	ldr	r2, [pc, #96]	; (8001adc <_sbrk+0x74>)
 8001a7c:	601a      	str	r2, [r3, #0]

	if (heap_end_address == 0)
 8001a7e:	4b18      	ldr	r3, [pc, #96]	; (8001ae0 <_sbrk+0x78>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d102      	bne.n	8001a8c <_sbrk+0x24>
		heap_end_address = &heap_end;
 8001a86:	4b16      	ldr	r3, [pc, #88]	; (8001ae0 <_sbrk+0x78>)
 8001a88:	4a16      	ldr	r2, [pc, #88]	; (8001ae4 <_sbrk+0x7c>)
 8001a8a:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_current;
 8001a8c:	4b12      	ldr	r3, [pc, #72]	; (8001ad8 <_sbrk+0x70>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	60fb      	str	r3, [r7, #12]

	//char * stack = (char*) __get_MSP();

	if (heap_current + incr > heap_end_address) {
 8001a92:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <_sbrk+0x70>)
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	441a      	add	r2, r3
 8001a9c:	4b10      	ldr	r3, [pc, #64]	; (8001ae0 <_sbrk+0x78>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d90c      	bls.n	8001abe <_sbrk+0x56>
		_write(STDERR_FILENO, "Heap overflow\n", 25);
 8001aa4:	2219      	movs	r2, #25
 8001aa6:	4910      	ldr	r1, [pc, #64]	; (8001ae8 <_sbrk+0x80>)
 8001aa8:	2002      	movs	r0, #2
 8001aaa:	f000 f89f 	bl	8001bec <_write>
		errno = ENOMEM;
 8001aae:	f00a fa37 	bl	800bf20 <__errno>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	220c      	movs	r2, #12
 8001ab6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8001abc:	e007      	b.n	8001ace <_sbrk+0x66>
	}

	heap_current += incr;
 8001abe:	4b06      	ldr	r3, [pc, #24]	; (8001ad8 <_sbrk+0x70>)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	4a03      	ldr	r2, [pc, #12]	; (8001ad8 <_sbrk+0x70>)
 8001aca:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 8001acc:	68fb      	ldr	r3, [r7, #12]
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20009904 	.word	0x20009904
 8001adc:	20009e4c 	.word	0x20009e4c
 8001ae0:	2000990c 	.word	0x2000990c
 8001ae4:	2000de4c 	.word	0x2000de4c
 8001ae8:	0800d654 	.word	0x0800d654

08001aec <_sbrk_r>:

void* _sbrk_r(struct _reent *ptr, ptrdiff_t incr) {
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
	char *ret;

	errno = 0;
 8001af6:	f00a fa13 	bl	800bf20 <__errno>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
	if ((ret = (char*) (_sbrk(incr))) == (void*) -1 && errno != 0)
 8001b00:	6838      	ldr	r0, [r7, #0]
 8001b02:	f7ff ffb1 	bl	8001a68 <_sbrk>
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b0e:	d10b      	bne.n	8001b28 <_sbrk_r+0x3c>
 8001b10:	f00a fa06 	bl	800bf20 <__errno>
 8001b14:	4603      	mov	r3, r0
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d005      	beq.n	8001b28 <_sbrk_r+0x3c>
		ptr->_errno = errno;
 8001b1c:	f00a fa00 	bl	800bf20 <__errno>
 8001b20:	4603      	mov	r3, r0
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	601a      	str	r2, [r3, #0]
	return ret;
 8001b28:	68fb      	ldr	r3, [r7, #12]
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <SYS_set_std_usart>:

 return (caddr_t) prev_heap;
 }
 */

void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err) {
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71fb      	strb	r3, [r7, #7]
 8001b3e:	460b      	mov	r3, r1
 8001b40:	71bb      	strb	r3, [r7, #6]
 8001b42:	4613      	mov	r3, r2
 8001b44:	717b      	strb	r3, [r7, #5]
	stdin_usart = in;
 8001b46:	4a07      	ldr	r2, [pc, #28]	; (8001b64 <SYS_set_std_usart+0x30>)
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001b4c:	4a06      	ldr	r2, [pc, #24]	; (8001b68 <SYS_set_std_usart+0x34>)
 8001b4e:	79bb      	ldrb	r3, [r7, #6]
 8001b50:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001b52:	4a06      	ldr	r2, [pc, #24]	; (8001b6c <SYS_set_std_usart+0x38>)
 8001b54:	797b      	ldrb	r3, [r7, #5]
 8001b56:	7013      	strb	r3, [r2, #0]
}
 8001b58:	bf00      	nop
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bc80      	pop	{r7}
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	200098fe 	.word	0x200098fe
 8001b68:	200098fc 	.word	0x200098fc
 8001b6c:	200098fd 	.word	0x200098fd

08001b70 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d122      	bne.n	8001bcc <_read+0x5c>
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 8001b86:	2300      	movs	r3, #0
 8001b88:	61fb      	str	r3, [r7, #28]
 8001b8a:	e01a      	b.n	8001bc2 <_read+0x52>
			/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
			 char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
			char c;
			while (!UART_data_ready(stdin_usart))
 8001b8c:	bf00      	nop
 8001b8e:	4b16      	ldr	r3, [pc, #88]	; (8001be8 <_read+0x78>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f000 fca6 	bl	80024e4 <UART_data_ready>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0f7      	beq.n	8001b8e <_read+0x1e>
				;	//Blocant.
			c = UART_get_next_byte(stdin_usart);
 8001b9e:	4b12      	ldr	r3, [pc, #72]	; (8001be8 <_read+0x78>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f000 fcbc 	bl	8002520 <UART_get_next_byte>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	75fb      	strb	r3, [r7, #23]
			*ptr++ = c;
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	1c5a      	adds	r2, r3, #1
 8001bb0:	60ba      	str	r2, [r7, #8]
 8001bb2:	7dfa      	ldrb	r2, [r7, #23]
 8001bb4:	701a      	strb	r2, [r3, #0]
			num++;
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	61bb      	str	r3, [r7, #24]
		for (n = 0; n < len; n++) {
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	61fb      	str	r3, [r7, #28]
 8001bc2:	69fa      	ldr	r2, [r7, #28]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	dbe0      	blt.n	8001b8c <_read+0x1c>
		}
		break;
 8001bca:	e007      	b.n	8001bdc <_read+0x6c>
	default:
		errno = EBADF;
 8001bcc:	f00a f9a8 	bl	800bf20 <__errno>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2209      	movs	r2, #9
 8001bd4:	601a      	str	r2, [r3, #0]
		return -1;
 8001bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bda:	e000      	b.n	8001bde <_read+0x6e>
	}
	return num;
 8001bdc:	69bb      	ldr	r3, [r7, #24]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3720      	adds	r7, #32
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200098fe 	.word	0x200098fe

08001bec <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d003      	beq.n	8001c06 <_write+0x1a>
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d014      	beq.n	8001c2e <_write+0x42>
 8001c04:	e027      	b.n	8001c56 <_write+0x6a>
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	e00b      	b.n	8001c24 <_write+0x38>
			//while ((stdout_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
			//stdout_usart->DR = (*ptr++ & (uint16_t)0x01FF);
			UART_putc(stdout_usart, *ptr++);
 8001c0c:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <_write+0x84>)
 8001c0e:	7818      	ldrb	r0, [r3, #0]
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	1c5a      	adds	r2, r3, #1
 8001c14:	60ba      	str	r2, [r7, #8]
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f000 fcdf 	bl	80025dc <UART_putc>
		for (n = 0; n < len; n++) {
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	3301      	adds	r3, #1
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	697a      	ldr	r2, [r7, #20]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	dbef      	blt.n	8001c0c <_write+0x20>
		}
		break;
 8001c2c:	e01b      	b.n	8001c66 <_write+0x7a>
	case STDERR_FILENO: /* stderr */
		for (n = 0; n < len; n++) {
 8001c2e:	2300      	movs	r3, #0
 8001c30:	617b      	str	r3, [r7, #20]
 8001c32:	e00b      	b.n	8001c4c <_write+0x60>
			//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
			//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
			UART_putc(stderr_usart, *ptr++);
 8001c34:	4b0f      	ldr	r3, [pc, #60]	; (8001c74 <_write+0x88>)
 8001c36:	7818      	ldrb	r0, [r3, #0]
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	1c5a      	adds	r2, r3, #1
 8001c3c:	60ba      	str	r2, [r7, #8]
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	4619      	mov	r1, r3
 8001c42:	f000 fccb 	bl	80025dc <UART_putc>
		for (n = 0; n < len; n++) {
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	3301      	adds	r3, #1
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	697a      	ldr	r2, [r7, #20]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	dbef      	blt.n	8001c34 <_write+0x48>
		}
		break;
 8001c54:	e007      	b.n	8001c66 <_write+0x7a>
	default:
		errno = EBADF;
 8001c56:	f00a f963 	bl	800bf20 <__errno>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2209      	movs	r2, #9
 8001c5e:	601a      	str	r2, [r3, #0]
		return -1;
 8001c60:	f04f 33ff 	mov.w	r3, #4294967295
 8001c64:	e000      	b.n	8001c68 <_write+0x7c>
	}
	return len;
 8001c66:	687b      	ldr	r3, [r7, #4]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	200098fc 	.word	0x200098fc
 8001c74:	200098fd 	.word	0x200098fd

08001c78 <dump_trap_info>:
	debug_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while (1)
		;
}

void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001c78:	b590      	push	{r4, r7, lr}
 8001c7a:	b08d      	sub	sp, #52	; 0x34
 8001c7c:	af02      	add	r7, sp, #8
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
	uint32_t result;

	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c82:	f3ef 8305 	mrs	r3, IPSR
 8001c86:	61fb      	str	r3, [r7, #28]
	return(result);
 8001c88:	69fb      	ldr	r3, [r7, #28]
	extern char _estack;	//Defined by the linker, end of stack

	debug_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4880      	ldr	r0, [pc, #512]	; (8001e90 <dump_trap_info+0x218>)
 8001c90:	f00a fd38 	bl	800c704 <iprintf>
	 13 = Reserved
	 14 = PendSV
	 15 = SysTick
	 16 = IRQ0.
	 */
	if (lr & 0x00000008)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	f003 0308 	and.w	r3, r3, #8
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d003      	beq.n	8001ca6 <dump_trap_info+0x2e>
		debug_printf("CPU was in thread mode\n");
 8001c9e:	487d      	ldr	r0, [pc, #500]	; (8001e94 <dump_trap_info+0x21c>)
 8001ca0:	f00a fdca 	bl	800c838 <puts>
 8001ca4:	e002      	b.n	8001cac <dump_trap_info+0x34>
	else
		debug_printf("CPU was in handler mode\n");
 8001ca6:	487c      	ldr	r0, [pc, #496]	; (8001e98 <dump_trap_info+0x220>)
 8001ca8:	f00a fdc6 	bl	800c838 <puts>

	int offset, i;
	offset = 0;
 8001cac:	2300      	movs	r3, #0
 8001cae:	627b      	str	r3, [r7, #36]	; 0x24

	debug_printf("CPU status was:\n");
 8001cb0:	487a      	ldr	r0, [pc, #488]	; (8001e9c <dump_trap_info+0x224>)
 8001cb2:	f00a fdc1 	bl	800c838 <puts>
	debug_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset],
 8001cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	6819      	ldr	r1, [r3, #0]
 8001cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	4413      	add	r3, r2
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4874      	ldr	r0, [pc, #464]	; (8001ea0 <dump_trap_info+0x228>)
 8001cd0:	f00a fd18 	bl	800c704 <iprintf>
			stack_ptr[offset + 1]);
	offset += 2;
 8001cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd6:	3302      	adds	r3, #2
 8001cd8:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset],
 8001cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	6819      	ldr	r1, [r3, #0]
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	4413      	add	r3, r2
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	486c      	ldr	r0, [pc, #432]	; (8001ea4 <dump_trap_info+0x22c>)
 8001cf4:	f00a fd06 	bl	800c704 <iprintf>
			stack_ptr[offset + 1]);
	offset += 2;
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfa:	3302      	adds	r3, #2
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d00:	1c5a      	adds	r2, r3, #1
 8001d02:	627a      	str	r2, [r7, #36]	; 0x24
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	4413      	add	r3, r2
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4866      	ldr	r0, [pc, #408]	; (8001ea8 <dump_trap_info+0x230>)
 8001d10:	f00a fcf8 	bl	800c704 <iprintf>
	debug_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d16:	1c5a      	adds	r2, r3, #1
 8001d18:	627a      	str	r2, [r7, #36]	; 0x24
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	4413      	add	r3, r2
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4619      	mov	r1, r3
 8001d24:	4861      	ldr	r0, [pc, #388]	; (8001eac <dump_trap_info+0x234>)
 8001d26:	f00a fced 	bl	800c704 <iprintf>
	debug_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2c:	1c5a      	adds	r2, r3, #1
 8001d2e:	627a      	str	r2, [r7, #36]	; 0x24
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	4413      	add	r3, r2
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	485d      	ldr	r0, [pc, #372]	; (8001eb0 <dump_trap_info+0x238>)
 8001d3c:	f00a fce2 	bl	800c704 <iprintf>
	debug_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d42:	1c5a      	adds	r2, r3, #1
 8001d44:	627a      	str	r2, [r7, #36]	; 0x24
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4858      	ldr	r0, [pc, #352]	; (8001eb4 <dump_trap_info+0x23c>)
 8001d52:	f00a fcd7 	bl	800c704 <iprintf>
	if (lr & 0x00000010) {
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	f003 0310 	and.w	r3, r3, #16
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f000 8091 	beq.w	8001e84 <dump_trap_info+0x20c>
		debug_printf("FPU status was:\n");
 8001d62:	4855      	ldr	r0, [pc, #340]	; (8001eb8 <dump_trap_info+0x240>)
 8001d64:	f00a fd68 	bl	800c838 <puts>
		debug_printf(
 8001d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	4413      	add	r3, r2
 8001d70:	6819      	ldr	r1, [r3, #0]
 8001d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d74:	3301      	adds	r3, #1
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	6818      	ldr	r0, [r3, #0]
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d80:	3302      	adds	r3, #2
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	4413      	add	r3, r2
 8001d88:	681c      	ldr	r4, [r3, #0]
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8c:	3303      	adds	r3, #3
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	4413      	add	r3, r2
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	4623      	mov	r3, r4
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	4847      	ldr	r0, [pc, #284]	; (8001ebc <dump_trap_info+0x244>)
 8001d9e:	f00a fcb1 	bl	800c704 <iprintf>
				"-  S0: 0x%08lX   S1: 0x%08lX   S2: 0x%08lX   S3: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da4:	3304      	adds	r3, #4
 8001da6:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	4413      	add	r3, r2
 8001db0:	6819      	ldr	r1, [r3, #0]
 8001db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db4:	3301      	adds	r3, #1
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	4413      	add	r3, r2
 8001dbc:	6818      	ldr	r0, [r3, #0]
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc0:	3302      	adds	r3, #2
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	681c      	ldr	r4, [r3, #0]
 8001dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dcc:	3303      	adds	r3, #3
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	4623      	mov	r3, r4
 8001dda:	4602      	mov	r2, r0
 8001ddc:	4838      	ldr	r0, [pc, #224]	; (8001ec0 <dump_trap_info+0x248>)
 8001dde:	f00a fc91 	bl	800c704 <iprintf>
				"-  S4: 0x%08lX   S5: 0x%08lX   S6: 0x%08lX   S7: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de4:	3304      	adds	r3, #4
 8001de6:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	4413      	add	r3, r2
 8001df0:	6819      	ldr	r1, [r3, #0]
 8001df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df4:	3301      	adds	r3, #1
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	6818      	ldr	r0, [r3, #0]
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e00:	3302      	adds	r3, #2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	4413      	add	r3, r2
 8001e08:	681c      	ldr	r4, [r3, #0]
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0c:	3303      	adds	r3, #3
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	4413      	add	r3, r2
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	9300      	str	r3, [sp, #0]
 8001e18:	4623      	mov	r3, r4
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	4829      	ldr	r0, [pc, #164]	; (8001ec4 <dump_trap_info+0x24c>)
 8001e1e:	f00a fc71 	bl	800c704 <iprintf>
				"-  S8: 0x%08lX   S9: 0x%08lX  S10: 0x%08lX  S11: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e24:	3304      	adds	r3, #4
 8001e26:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	4413      	add	r3, r2
 8001e30:	6819      	ldr	r1, [r3, #0]
 8001e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e34:	3301      	adds	r3, #1
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	6818      	ldr	r0, [r3, #0]
 8001e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e40:	3302      	adds	r3, #2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	4413      	add	r3, r2
 8001e48:	681c      	ldr	r4, [r3, #0]
 8001e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4c:	3303      	adds	r3, #3
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	4413      	add	r3, r2
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	9300      	str	r3, [sp, #0]
 8001e58:	4623      	mov	r3, r4
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	481a      	ldr	r0, [pc, #104]	; (8001ec8 <dump_trap_info+0x250>)
 8001e5e:	f00a fc51 	bl	800c704 <iprintf>
				"- S12: 0x%08lX  S13: 0x%08lX  S14: 0x%08lX  S15: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e64:	3304      	adds	r3, #4
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
 8001e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6a:	1c5a      	adds	r2, r3, #1
 8001e6c:	627a      	str	r2, [r7, #36]	; 0x24
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	4413      	add	r3, r2
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4619      	mov	r1, r3
 8001e78:	4814      	ldr	r0, [pc, #80]	; (8001ecc <dump_trap_info+0x254>)
 8001e7a:	f00a fc43 	bl	800c704 <iprintf>
		offset++; //empty value at end
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e80:	3301      	adds	r3, #1
 8001e82:	627b      	str	r3, [r7, #36]	; 0x24
	}

	debug_printf("Stack was: \n");
 8001e84:	4812      	ldr	r0, [pc, #72]	; (8001ed0 <dump_trap_info+0x258>)
 8001e86:	f00a fcd7 	bl	800c838 <puts>
	for (i = 0; i < 32 && (char*) &(stack_ptr[offset]) < &_estack; i++) {
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	623b      	str	r3, [r7, #32]
 8001e8e:	e03b      	b.n	8001f08 <dump_trap_info+0x290>
 8001e90:	0800d6a0 	.word	0x0800d6a0
 8001e94:	0800d6c0 	.word	0x0800d6c0
 8001e98:	0800d6d8 	.word	0x0800d6d8
 8001e9c:	0800d6f0 	.word	0x0800d6f0
 8001ea0:	0800d700 	.word	0x0800d700
 8001ea4:	0800d720 	.word	0x0800d720
 8001ea8:	0800d740 	.word	0x0800d740
 8001eac:	0800d750 	.word	0x0800d750
 8001eb0:	0800d764 	.word	0x0800d764
 8001eb4:	0800d778 	.word	0x0800d778
 8001eb8:	0800d78c 	.word	0x0800d78c
 8001ebc:	0800d79c 	.word	0x0800d79c
 8001ec0:	0800d7d8 	.word	0x0800d7d8
 8001ec4:	0800d814 	.word	0x0800d814
 8001ec8:	0800d850 	.word	0x0800d850
 8001ecc:	0800d88c 	.word	0x0800d88c
 8001ed0:	0800d8a0 	.word	0x0800d8a0
		if (!((i + 1) % 4) && i)
 8001ed4:	6a3b      	ldr	r3, [r7, #32]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	f003 0303 	and.w	r3, r3, #3
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d105      	bne.n	8001eec <dump_trap_info+0x274>
 8001ee0:	6a3b      	ldr	r3, [r7, #32]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d002      	beq.n	8001eec <dump_trap_info+0x274>
			debug_printf("\n");
 8001ee6:	200a      	movs	r0, #10
 8001ee8:	f00a fc24 	bl	800c734 <putchar>
		debug_printf("0x%08lX ", stack_ptr[offset++]);
 8001eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eee:	1c5a      	adds	r2, r3, #1
 8001ef0:	627a      	str	r2, [r7, #36]	; 0x24
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4619      	mov	r1, r3
 8001efc:	488f      	ldr	r0, [pc, #572]	; (800213c <dump_trap_info+0x4c4>)
 8001efe:	f00a fc01 	bl	800c704 <iprintf>
	for (i = 0; i < 32 && (char*) &(stack_ptr[offset]) < &_estack; i++) {
 8001f02:	6a3b      	ldr	r3, [r7, #32]
 8001f04:	3301      	adds	r3, #1
 8001f06:	623b      	str	r3, [r7, #32]
 8001f08:	6a3b      	ldr	r3, [r7, #32]
 8001f0a:	2b1f      	cmp	r3, #31
 8001f0c:	dc06      	bgt.n	8001f1c <dump_trap_info+0x2a4>
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	4413      	add	r3, r2
 8001f16:	4a8a      	ldr	r2, [pc, #552]	; (8002140 <dump_trap_info+0x4c8>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d3db      	bcc.n	8001ed4 <dump_trap_info+0x25c>
	}
	debug_printf("\n");
 8001f1c:	200a      	movs	r0, #10
 8001f1e:	f00a fc09 	bl	800c734 <putchar>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f22:	f3ef 8305 	mrs	r3, IPSR
 8001f26:	61bb      	str	r3, [r7, #24]
	return(result);
 8001f28:	69bb      	ldr	r3, [r7, #24]

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihdjcfc.html

	if ((__get_IPSR() & 0xFF) == 3) {
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	2b03      	cmp	r3, #3
 8001f2e:	d11b      	bne.n	8001f68 <dump_trap_info+0x2f0>
		debug_printf("HardFault reason:\n");
 8001f30:	4884      	ldr	r0, [pc, #528]	; (8002144 <dump_trap_info+0x4cc>)
 8001f32:	f00a fc81 	bl	800c838 <puts>
		if (SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk)
 8001f36:	4b84      	ldr	r3, [pc, #528]	; (8002148 <dump_trap_info+0x4d0>)
 8001f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	da02      	bge.n	8001f44 <dump_trap_info+0x2cc>
			debug_printf("- DEBUGEVT\n");
 8001f3e:	4883      	ldr	r0, [pc, #524]	; (800214c <dump_trap_info+0x4d4>)
 8001f40:	f00a fc7a 	bl	800c838 <puts>
		if (SCB->HFSR & SCB_HFSR_FORCED_Msk)
 8001f44:	4b80      	ldr	r3, [pc, #512]	; (8002148 <dump_trap_info+0x4d0>)
 8001f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f48:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d002      	beq.n	8001f56 <dump_trap_info+0x2de>
			debug_printf("- Fault escalated to a hard fault\n");
 8001f50:	487f      	ldr	r0, [pc, #508]	; (8002150 <dump_trap_info+0x4d8>)
 8001f52:	f00a fc71 	bl	800c838 <puts>
		if (SCB->HFSR & SCB_HFSR_VECTTBL_Msk)
 8001f56:	4b7c      	ldr	r3, [pc, #496]	; (8002148 <dump_trap_info+0x4d0>)
 8001f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d002      	beq.n	8001f68 <dump_trap_info+0x2f0>
			debug_printf("- Bus error on a vector read\n");
 8001f62:	487c      	ldr	r0, [pc, #496]	; (8002154 <dump_trap_info+0x4dc>)
 8001f64:	f00a fc68 	bl	800c838 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f68:	f3ef 8305 	mrs	r3, IPSR
 8001f6c:	617b      	str	r3, [r7, #20]
	return(result);
 8001f6e:	697b      	ldr	r3, [r7, #20]
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgghei

	if ((__get_IPSR() & 0xFF) == 4) {
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	d13c      	bne.n	8001ff0 <dump_trap_info+0x378>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x80)
 8001f76:	4b74      	ldr	r3, [pc, #464]	; (8002148 <dump_trap_info+0x4d0>)
 8001f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d006      	beq.n	8001f90 <dump_trap_info+0x318>
			debug_printf("MemManage fault at address 0x%08lX\n", SCB->MMFAR);
 8001f82:	4b71      	ldr	r3, [pc, #452]	; (8002148 <dump_trap_info+0x4d0>)
 8001f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f86:	4619      	mov	r1, r3
 8001f88:	4873      	ldr	r0, [pc, #460]	; (8002158 <dump_trap_info+0x4e0>)
 8001f8a:	f00a fbbb 	bl	800c704 <iprintf>
 8001f8e:	e002      	b.n	8001f96 <dump_trap_info+0x31e>
		else
			debug_printf("MemManage fault\n");
 8001f90:	4872      	ldr	r0, [pc, #456]	; (800215c <dump_trap_info+0x4e4>)
 8001f92:	f00a fc51 	bl	800c838 <puts>

		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x01)
 8001f96:	4b6c      	ldr	r3, [pc, #432]	; (8002148 <dump_trap_info+0x4d0>)
 8001f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d002      	beq.n	8001fa8 <dump_trap_info+0x330>
			debug_printf("- Memory is not executable\n");
 8001fa2:	486f      	ldr	r0, [pc, #444]	; (8002160 <dump_trap_info+0x4e8>)
 8001fa4:	f00a fc48 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x02)
 8001fa8:	4b67      	ldr	r3, [pc, #412]	; (8002148 <dump_trap_info+0x4d0>)
 8001faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d002      	beq.n	8001fba <dump_trap_info+0x342>
			debug_printf("- Memory is not readable/writable\n");
 8001fb4:	486b      	ldr	r0, [pc, #428]	; (8002164 <dump_trap_info+0x4ec>)
 8001fb6:	f00a fc3f 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x08)
 8001fba:	4b63      	ldr	r3, [pc, #396]	; (8002148 <dump_trap_info+0x4d0>)
 8001fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fbe:	f003 0308 	and.w	r3, r3, #8
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d002      	beq.n	8001fcc <dump_trap_info+0x354>
			debug_printf("- Exception when unstacking from exception\n");
 8001fc6:	4868      	ldr	r0, [pc, #416]	; (8002168 <dump_trap_info+0x4f0>)
 8001fc8:	f00a fc36 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x10)
 8001fcc:	4b5e      	ldr	r3, [pc, #376]	; (8002148 <dump_trap_info+0x4d0>)
 8001fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd0:	f003 0310 	and.w	r3, r3, #16
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d002      	beq.n	8001fde <dump_trap_info+0x366>
			debug_printf("- Exception when stacking for an exception\n");
 8001fd8:	4864      	ldr	r0, [pc, #400]	; (800216c <dump_trap_info+0x4f4>)
 8001fda:	f00a fc2d 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x20)
 8001fde:	4b5a      	ldr	r3, [pc, #360]	; (8002148 <dump_trap_info+0x4d0>)
 8001fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe2:	f003 0320 	and.w	r3, r3, #32
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d002      	beq.n	8001ff0 <dump_trap_info+0x378>
			debug_printf(
 8001fea:	4861      	ldr	r0, [pc, #388]	; (8002170 <dump_trap_info+0x4f8>)
 8001fec:	f00a fc24 	bl	800c838 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ff0:	f3ef 8305 	mrs	r3, IPSR
 8001ff4:	613b      	str	r3, [r7, #16]
	return(result);
 8001ff6:	693b      	ldr	r3, [r7, #16]
					"- Fault when floating-point lazy state preservation\n");
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihbeigb

	if ((__get_IPSR() & 0xFF) == 5) {
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	2b05      	cmp	r3, #5
 8001ffc:	d14c      	bne.n	8002098 <dump_trap_info+0x420>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x80)
 8001ffe:	4b52      	ldr	r3, [pc, #328]	; (8002148 <dump_trap_info+0x4d0>)
 8002000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002002:	0a1b      	lsrs	r3, r3, #8
 8002004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002008:	2b00      	cmp	r3, #0
 800200a:	d006      	beq.n	800201a <dump_trap_info+0x3a2>
			debug_printf("BusFault fault at address 0x%08lX\n", SCB->BFAR);
 800200c:	4b4e      	ldr	r3, [pc, #312]	; (8002148 <dump_trap_info+0x4d0>)
 800200e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002010:	4619      	mov	r1, r3
 8002012:	4858      	ldr	r0, [pc, #352]	; (8002174 <dump_trap_info+0x4fc>)
 8002014:	f00a fb76 	bl	800c704 <iprintf>
 8002018:	e002      	b.n	8002020 <dump_trap_info+0x3a8>
		else
			debug_printf("BusFault fault\n");
 800201a:	4857      	ldr	r0, [pc, #348]	; (8002178 <dump_trap_info+0x500>)
 800201c:	f00a fc0c 	bl	800c838 <puts>

		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x01)
 8002020:	4b49      	ldr	r3, [pc, #292]	; (8002148 <dump_trap_info+0x4d0>)
 8002022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002024:	0a1b      	lsrs	r3, r3, #8
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d002      	beq.n	8002034 <dump_trap_info+0x3bc>
			debug_printf("- Instruction bus error\n");
 800202e:	4853      	ldr	r0, [pc, #332]	; (800217c <dump_trap_info+0x504>)
 8002030:	f00a fc02 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x02)
 8002034:	4b44      	ldr	r3, [pc, #272]	; (8002148 <dump_trap_info+0x4d0>)
 8002036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002038:	0a1b      	lsrs	r3, r3, #8
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d002      	beq.n	8002048 <dump_trap_info+0x3d0>
			debug_printf("- Precise Data bus error\n");
 8002042:	484f      	ldr	r0, [pc, #316]	; (8002180 <dump_trap_info+0x508>)
 8002044:	f00a fbf8 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x04)
 8002048:	4b3f      	ldr	r3, [pc, #252]	; (8002148 <dump_trap_info+0x4d0>)
 800204a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204c:	0a1b      	lsrs	r3, r3, #8
 800204e:	f003 0304 	and.w	r3, r3, #4
 8002052:	2b00      	cmp	r3, #0
 8002054:	d002      	beq.n	800205c <dump_trap_info+0x3e4>
			debug_printf("- Imprecise Data bus error\n");
 8002056:	484b      	ldr	r0, [pc, #300]	; (8002184 <dump_trap_info+0x50c>)
 8002058:	f00a fbee 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x08)
 800205c:	4b3a      	ldr	r3, [pc, #232]	; (8002148 <dump_trap_info+0x4d0>)
 800205e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002060:	0a1b      	lsrs	r3, r3, #8
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	2b00      	cmp	r3, #0
 8002068:	d002      	beq.n	8002070 <dump_trap_info+0x3f8>
			debug_printf("- Exception when unstacking from exception\n");
 800206a:	483f      	ldr	r0, [pc, #252]	; (8002168 <dump_trap_info+0x4f0>)
 800206c:	f00a fbe4 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x10)
 8002070:	4b35      	ldr	r3, [pc, #212]	; (8002148 <dump_trap_info+0x4d0>)
 8002072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002074:	0a1b      	lsrs	r3, r3, #8
 8002076:	f003 0310 	and.w	r3, r3, #16
 800207a:	2b00      	cmp	r3, #0
 800207c:	d002      	beq.n	8002084 <dump_trap_info+0x40c>
			debug_printf("- Exception when stacking for an exception\n");
 800207e:	483b      	ldr	r0, [pc, #236]	; (800216c <dump_trap_info+0x4f4>)
 8002080:	f00a fbda 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x20)
 8002084:	4b30      	ldr	r3, [pc, #192]	; (8002148 <dump_trap_info+0x4d0>)
 8002086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002088:	0a1b      	lsrs	r3, r3, #8
 800208a:	f003 0320 	and.w	r3, r3, #32
 800208e:	2b00      	cmp	r3, #0
 8002090:	d002      	beq.n	8002098 <dump_trap_info+0x420>
			debug_printf(
 8002092:	4837      	ldr	r0, [pc, #220]	; (8002170 <dump_trap_info+0x4f8>)
 8002094:	f00a fbd0 	bl	800c838 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002098:	f3ef 8305 	mrs	r3, IPSR
 800209c:	60fb      	str	r3, [r7, #12]
	return(result);
 800209e:	68fb      	ldr	r3, [r7, #12]
					"- Fault when floating-point lazy state preservation\n");
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgbdbi

	if ((__get_IPSR() & 0xFF) == 6) {
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b06      	cmp	r3, #6
 80020a4:	d142      	bne.n	800212c <dump_trap_info+0x4b4>
		debug_printf("UsageFault fault, return address: 0x%08lX\n",
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	3318      	adds	r3, #24
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4619      	mov	r1, r3
 80020ae:	4836      	ldr	r0, [pc, #216]	; (8002188 <dump_trap_info+0x510>)
 80020b0:	f00a fb28 	bl	800c704 <iprintf>
				stack_ptr[6]);

		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x001)
 80020b4:	4b24      	ldr	r3, [pc, #144]	; (8002148 <dump_trap_info+0x4d0>)
 80020b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b8:	0c1b      	lsrs	r3, r3, #16
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d002      	beq.n	80020c8 <dump_trap_info+0x450>
			debug_printf("- Undefined instruction\n");
 80020c2:	4832      	ldr	r0, [pc, #200]	; (800218c <dump_trap_info+0x514>)
 80020c4:	f00a fbb8 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x002)
 80020c8:	4b1f      	ldr	r3, [pc, #124]	; (8002148 <dump_trap_info+0x4d0>)
 80020ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020cc:	0c1b      	lsrs	r3, r3, #16
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d002      	beq.n	80020dc <dump_trap_info+0x464>
			debug_printf("- Illegal use of the EPSR\n");
 80020d6:	482e      	ldr	r0, [pc, #184]	; (8002190 <dump_trap_info+0x518>)
 80020d8:	f00a fbae 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x004)
 80020dc:	4b1a      	ldr	r3, [pc, #104]	; (8002148 <dump_trap_info+0x4d0>)
 80020de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e0:	0c1b      	lsrs	r3, r3, #16
 80020e2:	f003 0304 	and.w	r3, r3, #4
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d002      	beq.n	80020f0 <dump_trap_info+0x478>
			debug_printf("- Illegal load of the PC\n");
 80020ea:	482a      	ldr	r0, [pc, #168]	; (8002194 <dump_trap_info+0x51c>)
 80020ec:	f00a fba4 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x008)
 80020f0:	4b15      	ldr	r3, [pc, #84]	; (8002148 <dump_trap_info+0x4d0>)
 80020f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f4:	0c1b      	lsrs	r3, r3, #16
 80020f6:	f003 0308 	and.w	r3, r3, #8
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d002      	beq.n	8002104 <dump_trap_info+0x48c>
			debug_printf("- Attempt to access a coprocessor but not present\n");
 80020fe:	4826      	ldr	r0, [pc, #152]	; (8002198 <dump_trap_info+0x520>)
 8002100:	f00a fb9a 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x100)
 8002104:	4b10      	ldr	r3, [pc, #64]	; (8002148 <dump_trap_info+0x4d0>)
 8002106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002108:	0c1b      	lsrs	r3, r3, #16
 800210a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800210e:	2b00      	cmp	r3, #0
 8002110:	d002      	beq.n	8002118 <dump_trap_info+0x4a0>
			debug_printf("- Unaligned memory access\n");
 8002112:	4822      	ldr	r0, [pc, #136]	; (800219c <dump_trap_info+0x524>)
 8002114:	f00a fb90 	bl	800c838 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x200)
 8002118:	4b0b      	ldr	r3, [pc, #44]	; (8002148 <dump_trap_info+0x4d0>)
 800211a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211c:	0c1b      	lsrs	r3, r3, #16
 800211e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002122:	2b00      	cmp	r3, #0
 8002124:	d002      	beq.n	800212c <dump_trap_info+0x4b4>
			debug_printf("- Divide by zero\n");
 8002126:	481e      	ldr	r0, [pc, #120]	; (80021a0 <dump_trap_info+0x528>)
 8002128:	f00a fb86 	bl	800c838 <puts>
	}
	debug_printf("END of Fault Handler\n");
 800212c:	481d      	ldr	r0, [pc, #116]	; (80021a4 <dump_trap_info+0x52c>)
 800212e:	f00a fb83 	bl	800c838 <puts>
}
 8002132:	bf00      	nop
 8002134:	372c      	adds	r7, #44	; 0x2c
 8002136:	46bd      	mov	sp, r7
 8002138:	bd90      	pop	{r4, r7, pc}
 800213a:	bf00      	nop
 800213c:	0800d8ac 	.word	0x0800d8ac
 8002140:	20011e4c 	.word	0x20011e4c
 8002144:	0800d8b8 	.word	0x0800d8b8
 8002148:	e000ed00 	.word	0xe000ed00
 800214c:	0800d8cc 	.word	0x0800d8cc
 8002150:	0800d8d8 	.word	0x0800d8d8
 8002154:	0800d8fc 	.word	0x0800d8fc
 8002158:	0800d91c 	.word	0x0800d91c
 800215c:	0800d940 	.word	0x0800d940
 8002160:	0800d950 	.word	0x0800d950
 8002164:	0800d96c 	.word	0x0800d96c
 8002168:	0800d990 	.word	0x0800d990
 800216c:	0800d9bc 	.word	0x0800d9bc
 8002170:	0800d9e8 	.word	0x0800d9e8
 8002174:	0800da1c 	.word	0x0800da1c
 8002178:	0800da40 	.word	0x0800da40
 800217c:	0800da50 	.word	0x0800da50
 8002180:	0800da68 	.word	0x0800da68
 8002184:	0800da84 	.word	0x0800da84
 8002188:	0800daa0 	.word	0x0800daa0
 800218c:	0800dacc 	.word	0x0800dacc
 8002190:	0800dae4 	.word	0x0800dae4
 8002194:	0800db00 	.word	0x0800db00
 8002198:	0800db1c 	.word	0x0800db1c
 800219c:	0800db50 	.word	0x0800db50
 80021a0:	0800db6c 	.word	0x0800db6c
 80021a4:	0800db80 	.word	0x0800db80

080021a8 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void) {
	//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
	__asm volatile
 80021a8:	f01e 0f04 	tst.w	lr, #4
 80021ac:	bf0c      	ite	eq
 80021ae:	f3ef 8008 	mrseq	r0, MSP
 80021b2:	f3ef 8009 	mrsne	r0, PSP
 80021b6:	4671      	mov	r1, lr
 80021b8:	f7ff bd5e 	b.w	8001c78 <dump_trap_info>
			"MRSEQ R0, MSP\n"//r0 = msp
			"MRSNE R0, PSP\n"//else r0 = psp
			"MOV R1, LR\n"
			"B dump_trap_info\n"
	);
}
 80021bc:	bf00      	nop

080021be <NMI_Handler>:
void HardFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));

void NMI_Handler(void) {
 80021be:	b480      	push	{r7}
 80021c0:	af00      	add	r7, sp, #0
}
 80021c2:	bf00      	nop
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bc80      	pop	{r7}
 80021c8:	4770      	bx	lr
	...

080021cc <SVC_Handler>:

void SVC_Handler(void) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
	debug_printf("SVC interrupt: unimplemented\n");
 80021d0:	4802      	ldr	r0, [pc, #8]	; (80021dc <SVC_Handler+0x10>)
 80021d2:	f00a fb31 	bl	800c838 <puts>
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	0800db98 	.word	0x0800db98

080021e0 <DebugMon_Handler>:

void DebugMon_Handler(void) {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
	debug_printf("DebugMon: unimplemented\n");
 80021e4:	4802      	ldr	r0, [pc, #8]	; (80021f0 <DebugMon_Handler+0x10>)
 80021e6:	f00a fb27 	bl	800c838 <puts>
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	0800dbb8 	.word	0x0800dbb8

080021f4 <PendSV_Handler>:

void PendSV_Handler(void) {
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
	debug_printf("Pending SVC interrupt: unimplemented\n");
 80021f8:	4802      	ldr	r0, [pc, #8]	; (8002204 <PendSV_Handler+0x10>)
 80021fa:	f00a fb1d 	bl	800c838 <puts>
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	0800dbd0 	.word	0x0800dbd0

08002208 <Delay>:
 * @brief  Inserts a delay time.
 * @func void Delay(uint32_t wait_duration_ms)
 * @param  wait_duration_ms: specifies the delay time length, in milliseconds
 * @retval None
 */
void Delay(uint32_t wait_duration_ms) {
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	uint32_t tick;
	tick = HAL_GetTick();
 8002210:	f002 f97e 	bl	8004510 <HAL_GetTick>
 8002214:	60f8      	str	r0, [r7, #12]
	while (HAL_GetTick() - tick < wait_duration_ms)
 8002216:	bf00      	nop
 8002218:	f002 f97a 	bl	8004510 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	429a      	cmp	r2, r3
 8002226:	d8f7      	bhi.n	8002218 <Delay+0x10>
		;
}
 8002228:	bf00      	nop
 800222a:	bf00      	nop
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <TIM2_IRQHandler>:
 * @func 	void TIM2_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER2_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM2_IRQHandler(void) {
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
	if (__HAL_TIM_GET_IT_SOURCE(&Tim2_Handle, TIM_IT_UPDATE) != RESET) //Si le flag est levé...
 8002238:	4b0a      	ldr	r3, [pc, #40]	; (8002264 <TIM2_IRQHandler+0x30>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	2b01      	cmp	r3, #1
 8002244:	d106      	bne.n	8002254 <TIM2_IRQHandler+0x20>
			{
		__HAL_TIM_CLEAR_IT(&Tim2_Handle, TIM_IT_UPDATE);//...On l'acquitte...
 8002246:	4b07      	ldr	r3, [pc, #28]	; (8002264 <TIM2_IRQHandler+0x30>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f06f 0201 	mvn.w	r2, #1
 800224e:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it_1ms();//...Et on appelle la fonction qui nous intéresse
 8002250:	f000 f80c 	bl	800226c <TIMER2_user_handler_it_1ms>
	}
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8002254:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002258:	4803      	ldr	r0, [pc, #12]	; (8002268 <TIM2_IRQHandler+0x34>)
 800225a:	f007 f8b9 	bl	80093d0 <HAL_GPIO_TogglePin>
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20009910 	.word	0x20009910
 8002268:	40020c00 	.word	0x40020c00

0800226c <TIMER2_user_handler_it_1ms>:

//L'attribut weak indique à l'éditeur de liens, lors de la compilation, que cette fonction sera ignorée s'il en existe une autre portant le même nom. Elle sera choisie par défaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur définie sa propre TIMER2_user_handler_it_1ms(), elle sera appelée
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER2_user_handler_it_1ms(void) {
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0

}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr

08002278 <TIMER2_run_1ms>:
 * @brief	Initialisation et lancement du timer 2.
 * 			Cette fonction lance de timer 2 et le configure pour qu'il déclenche sa routine d'interruption toutes les ms.
 * @func 	void TIMER2_run_1ms(void)
 * @post	Le timer 2 et son horloge sont activés, ses interruptions autorisées, et son décompte lancé.
 */
void TIMER2_run_1ms(void) {
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
	// On active l'horloge du TIM2
	__HAL_RCC_TIM2_CLK_ENABLE();
 800227e:	4b1b      	ldr	r3, [pc, #108]	; (80022ec <TIMER2_run_1ms+0x74>)
 8002280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002282:	4a1a      	ldr	r2, [pc, #104]	; (80022ec <TIMER2_run_1ms+0x74>)
 8002284:	f043 0301 	orr.w	r3, r3, #1
 8002288:	6413      	str	r3, [r2, #64]	; 0x40
 800228a:	4b18      	ldr	r3, [pc, #96]	; (80022ec <TIMER2_run_1ms+0x74>)
 800228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	607b      	str	r3, [r7, #4]
 8002294:	687b      	ldr	r3, [r7, #4]

	// On fixe les priorités des interruptions du timer2 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(TIM2_IRQn, 0, 1);
 8002296:	2201      	movs	r2, #1
 8002298:	2100      	movs	r1, #0
 800229a:	201c      	movs	r0, #28
 800229c:	f002 fa47 	bl	800472e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022a0:	201c      	movs	r0, #28
 80022a2:	f002 fa60 	bl	8004766 <HAL_NVIC_EnableIRQ>

	// Time base configuration
	Tim2_Handle.Instance = TIM2; //On donne le timer 2 en instance à notre gestionnaire (Handle)
 80022a6:	4b12      	ldr	r3, [pc, #72]	; (80022f0 <TIMER2_run_1ms+0x78>)
 80022a8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022ac:	601a      	str	r2, [r3, #0]
	Tim2_Handle.Init.Period = 1000; //period_us - période choisie en us : Min = 1us, Max = 65535 us
 80022ae:	4b10      	ldr	r3, [pc, #64]	; (80022f0 <TIMER2_run_1ms+0x78>)
 80022b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80022b4:	60da      	str	r2, [r3, #12]
	Tim2_Handle.Init.Prescaler = TIM2_3_4_5_6_7_12_13_14_CLK / (1000000) - 1; //divise notre clock de timer par 84 (afin d'augmenter la période maximale)
 80022b6:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <TIMER2_run_1ms+0x78>)
 80022b8:	2253      	movs	r2, #83	; 0x53
 80022ba:	605a      	str	r2, [r3, #4]
	Tim2_Handle.Init.ClockDivision = 0;
 80022bc:	4b0c      	ldr	r3, [pc, #48]	; (80022f0 <TIMER2_run_1ms+0x78>)
 80022be:	2200      	movs	r2, #0
 80022c0:	611a      	str	r2, [r3, #16]
	Tim2_Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022c2:	4b0b      	ldr	r3, [pc, #44]	; (80022f0 <TIMER2_run_1ms+0x78>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	609a      	str	r2, [r3, #8]

	// On applique les paramètres d'initialisation
	HAL_TIM_Base_Init(&Tim2_Handle);
 80022c8:	4809      	ldr	r0, [pc, #36]	; (80022f0 <TIMER2_run_1ms+0x78>)
 80022ca:	f008 ff64 	bl	800b196 <HAL_TIM_Base_Init>

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&Tim2_Handle);
 80022ce:	4808      	ldr	r0, [pc, #32]	; (80022f0 <TIMER2_run_1ms+0x78>)
 80022d0:	f008 ff95 	bl	800b1fe <HAL_TIM_Base_Start_IT>

	// On lance le timer2
	__HAL_TIM_ENABLE(&Tim2_Handle);
 80022d4:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <TIMER2_run_1ms+0x78>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	4b05      	ldr	r3, [pc, #20]	; (80022f0 <TIMER2_run_1ms+0x78>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f042 0201 	orr.w	r2, r2, #1
 80022e2:	601a      	str	r2, [r3, #0]
}
 80022e4:	bf00      	nop
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40023800 	.word	0x40023800
 80022f0:	20009910 	.word	0x20009910

080022f4 <NVIC_EnableIRQ>:
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	71fb      	strb	r3, [r7, #7]
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	f003 031f 	and.w	r3, r3, #31
 8002304:	2201      	movs	r2, #1
 8002306:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 800230a:	4a05      	ldr	r2, [pc, #20]	; (8002320 <NVIC_EnableIRQ+0x2c>)
 800230c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002310:	095b      	lsrs	r3, r3, #5
 8002312:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr
 8002320:	e000e100 	.word	0xe000e100

08002324 <NVIC_DisableIRQ>:

	 The function disables a device-specific interrupt in the NVIC interrupt controller.

	 \param [in]      IRQn  External interrupt number. Value cannot be negative.
	 */
	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) {
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
				(1 << ((uint32_t) (IRQn) & 0x1F)); /* disable interrupt */
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	f003 031f 	and.w	r3, r3, #31
 8002334:	2201      	movs	r2, #1
 8002336:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
 800233a:	4a06      	ldr	r2, [pc, #24]	; (8002354 <NVIC_DisableIRQ+0x30>)
 800233c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002340:	095b      	lsrs	r3, r3, #5
 8002342:	3320      	adds	r3, #32
 8002344:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	bc80      	pop	{r7}
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	e000e100 	.word	0xe000e100

08002358 <UART_init>:
 * 				UART5  : Rx=PD2 et Tx=PC12, 	init des horloges des GPIOC et D et de l'UART5.
 * 				USART6 : Rx=PC7 et Tx=PC6, 		init des horloges du GPIOC et de l'USART6.
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate) {
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	4603      	mov	r3, r0
 8002360:	6039      	str	r1, [r7, #0]
 8002362:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800236a:	d805      	bhi.n	8002378 <UART_init+0x20>
 800236c:	4b3e      	ldr	r3, [pc, #248]	; (8002468 <UART_init+0x110>)
 800236e:	4a3f      	ldr	r2, [pc, #252]	; (800246c <UART_init+0x114>)
 8002370:	215f      	movs	r1, #95	; 0x5f
 8002372:	483f      	ldr	r0, [pc, #252]	; (8002470 <UART_init+0x118>)
 8002374:	f009 fdb6 	bl	800bee4 <__assert_func>
	assert(uart_id < UART_ID_NB);
 8002378:	79fb      	ldrb	r3, [r7, #7]
 800237a:	2b05      	cmp	r3, #5
 800237c:	d905      	bls.n	800238a <UART_init+0x32>
 800237e:	4b3d      	ldr	r3, [pc, #244]	; (8002474 <UART_init+0x11c>)
 8002380:	4a3a      	ldr	r2, [pc, #232]	; (800246c <UART_init+0x114>)
 8002382:	2160      	movs	r1, #96	; 0x60
 8002384:	483a      	ldr	r0, [pc, #232]	; (8002470 <UART_init+0x118>)
 8002386:	f009 fdad 	bl	800bee4 <__assert_func>

	buffer_rx_read_index[uart_id] = 0;
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	4a3a      	ldr	r2, [pc, #232]	; (8002478 <UART_init+0x120>)
 800238e:	2100      	movs	r1, #0
 8002390:	54d1      	strb	r1, [r2, r3]
	buffer_rx_write_index[uart_id] = 0;
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	4a39      	ldr	r2, [pc, #228]	; (800247c <UART_init+0x124>)
 8002396:	2100      	movs	r1, #0
 8002398:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 800239a:	79fb      	ldrb	r3, [r7, #7]
 800239c:	4a38      	ldr	r2, [pc, #224]	; (8002480 <UART_init+0x128>)
 800239e:	2100      	movs	r1, #0
 80023a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	 - Hardware flow control disabled (RTS and CTS signals)
	 - Receive and transmit enabled
	 - OverSampling: enable
	 */
	UART_HandleStructure[uart_id].Instance =
			(USART_TypeDef*) instance_array[uart_id];
 80023a4:	79fa      	ldrb	r2, [r7, #7]
	UART_HandleStructure[uart_id].Instance =
 80023a6:	79fb      	ldrb	r3, [r7, #7]
			(USART_TypeDef*) instance_array[uart_id];
 80023a8:	4936      	ldr	r1, [pc, #216]	; (8002484 <UART_init+0x12c>)
 80023aa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
	UART_HandleStructure[uart_id].Instance =
 80023ae:	4936      	ldr	r1, [pc, #216]	; (8002488 <UART_init+0x130>)
 80023b0:	019b      	lsls	r3, r3, #6
 80023b2:	440b      	add	r3, r1
 80023b4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	4a33      	ldr	r2, [pc, #204]	; (8002488 <UART_init+0x130>)
 80023ba:	019b      	lsls	r3, r3, #6
 80023bc:	4413      	add	r3, r2
 80023be:	3304      	adds	r3, #4
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;	//
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	4a30      	ldr	r2, [pc, #192]	; (8002488 <UART_init+0x130>)
 80023c8:	019b      	lsls	r3, r3, #6
 80023ca:	4413      	add	r3, r2
 80023cc:	3308      	adds	r3, #8
 80023ce:	2200      	movs	r2, #0
 80023d0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;	//
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	4a2c      	ldr	r2, [pc, #176]	; (8002488 <UART_init+0x130>)
 80023d6:	019b      	lsls	r3, r3, #6
 80023d8:	4413      	add	r3, r2
 80023da:	330c      	adds	r3, #12
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;	//
 80023e0:	79fb      	ldrb	r3, [r7, #7]
 80023e2:	4a29      	ldr	r2, [pc, #164]	; (8002488 <UART_init+0x130>)
 80023e4:	019b      	lsls	r3, r3, #6
 80023e6:	4413      	add	r3, r2
 80023e8:	3310      	adds	r3, #16
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;	//
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	4a25      	ldr	r2, [pc, #148]	; (8002488 <UART_init+0x130>)
 80023f2:	019b      	lsls	r3, r3, #6
 80023f4:	4413      	add	r3, r2
 80023f6:	3318      	adds	r3, #24
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;	//
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	4a22      	ldr	r2, [pc, #136]	; (8002488 <UART_init+0x130>)
 8002400:	019b      	lsls	r3, r3, #6
 8002402:	4413      	add	r3, r2
 8002404:	3314      	adds	r3, #20
 8002406:	220c      	movs	r2, #12
 8002408:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_8;	//
 800240a:	79fb      	ldrb	r3, [r7, #7]
 800240c:	4a1e      	ldr	r2, [pc, #120]	; (8002488 <UART_init+0x130>)
 800240e:	019b      	lsls	r3, r3, #6
 8002410:	4413      	add	r3, r2
 8002412:	331c      	adds	r3, #28
 8002414:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002418:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	019b      	lsls	r3, r3, #6
 800241e:	4a1a      	ldr	r2, [pc, #104]	; (8002488 <UART_init+0x130>)
 8002420:	4413      	add	r3, r2
 8002422:	4618      	mov	r0, r3
 8002424:	f008 ffae 	bl	800b384 <HAL_UART_Init>

	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	4a17      	ldr	r2, [pc, #92]	; (8002488 <UART_init+0x130>)
 800242c:	019b      	lsls	r3, r3, #6
 800242e:	4413      	add	r3, r2
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68da      	ldr	r2, [r3, #12]
 8002434:	79fb      	ldrb	r3, [r7, #7]
 8002436:	4914      	ldr	r1, [pc, #80]	; (8002488 <UART_init+0x130>)
 8002438:	019b      	lsls	r3, r3, #6
 800243a:	440b      	add	r3, r1
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002442:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de usart6 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id], 0, 1);
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	4a11      	ldr	r2, [pc, #68]	; (800248c <UART_init+0x134>)
 8002448:	56d3      	ldrsb	r3, [r2, r3]
 800244a:	2201      	movs	r2, #1
 800244c:	2100      	movs	r1, #0
 800244e:	4618      	mov	r0, r3
 8002450:	f002 f96d 	bl	800472e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	4a0d      	ldr	r2, [pc, #52]	; (800248c <UART_init+0x134>)
 8002458:	56d3      	ldrsb	r3, [r2, r3]
 800245a:	4618      	mov	r0, r3
 800245c:	f002 f983 	bl	8004766 <HAL_NVIC_EnableIRQ>
	//HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
}
 8002460:	bf00      	nop
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	0800dc00 	.word	0x0800dc00
 800246c:	0800dc44 	.word	0x0800dc44
 8002470:	0800dc10 	.word	0x0800dc10
 8002474:	0800dc2c 	.word	0x0800dc2c
 8002478:	20009dd4 	.word	0x20009dd4
 800247c:	20009dcc 	.word	0x20009dcc
 8002480:	20009ddc 	.word	0x20009ddc
 8002484:	20000020 	.word	0x20000020
 8002488:	2000994c 	.word	0x2000994c
 800248c:	0800dbf8 	.word	0x0800dbf8

08002490 <UART_DeInit>:

void UART_DeInit(uart_id_e uart_id) {
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	4603      	mov	r3, r0
 8002498:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	2b05      	cmp	r3, #5
 800249e:	d905      	bls.n	80024ac <UART_DeInit+0x1c>
 80024a0:	4b0b      	ldr	r3, [pc, #44]	; (80024d0 <UART_DeInit+0x40>)
 80024a2:	4a0c      	ldr	r2, [pc, #48]	; (80024d4 <UART_DeInit+0x44>)
 80024a4:	2184      	movs	r1, #132	; 0x84
 80024a6:	480c      	ldr	r0, [pc, #48]	; (80024d8 <UART_DeInit+0x48>)
 80024a8:	f009 fd1c 	bl	800bee4 <__assert_func>
	HAL_NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	4a0b      	ldr	r2, [pc, #44]	; (80024dc <UART_DeInit+0x4c>)
 80024b0:	56d3      	ldrsb	r3, [r2, r3]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f002 f965 	bl	8004782 <HAL_NVIC_DisableIRQ>
	HAL_UART_DeInit(&UART_HandleStructure[uart_id]);
 80024b8:	79fb      	ldrb	r3, [r7, #7]
 80024ba:	019b      	lsls	r3, r3, #6
 80024bc:	4a08      	ldr	r2, [pc, #32]	; (80024e0 <UART_DeInit+0x50>)
 80024be:	4413      	add	r3, r2
 80024c0:	4618      	mov	r0, r3
 80024c2:	f008 ffa8 	bl	800b416 <HAL_UART_DeInit>
}
 80024c6:	bf00      	nop
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	0800dc2c 	.word	0x0800dc2c
 80024d4:	0800dc50 	.word	0x0800dc50
 80024d8:	0800dc10 	.word	0x0800dc10
 80024dc:	0800dbf8 	.word	0x0800dbf8
 80024e0:	2000994c 	.word	0x2000994c

080024e4 <UART_data_ready>:

/*
 * Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 */
bool_e UART_data_ready(uart_id_e uart_id) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 80024ee:	79fb      	ldrb	r3, [r7, #7]
 80024f0:	2b05      	cmp	r3, #5
 80024f2:	d905      	bls.n	8002500 <UART_data_ready+0x1c>
 80024f4:	4b06      	ldr	r3, [pc, #24]	; (8002510 <UART_data_ready+0x2c>)
 80024f6:	4a07      	ldr	r2, [pc, #28]	; (8002514 <UART_data_ready+0x30>)
 80024f8:	218e      	movs	r1, #142	; 0x8e
 80024fa:	4807      	ldr	r0, [pc, #28]	; (8002518 <UART_data_ready+0x34>)
 80024fc:	f009 fcf2 	bl	800bee4 <__assert_func>
	return buffer_rx_data_ready[uart_id];
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	4a06      	ldr	r2, [pc, #24]	; (800251c <UART_data_ready+0x38>)
 8002504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002508:	4618      	mov	r0, r3
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	0800dc2c 	.word	0x0800dc2c
 8002514:	0800dc5c 	.word	0x0800dc5c
 8002518:	0800dc10 	.word	0x0800dc10
 800251c:	20009ddc 	.word	0x20009ddc

08002520 <UART_get_next_byte>:

/*
 * @ret Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id) {
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	2b05      	cmp	r3, #5
 800252e:	d905      	bls.n	800253c <UART_get_next_byte+0x1c>
 8002530:	4b22      	ldr	r3, [pc, #136]	; (80025bc <UART_get_next_byte+0x9c>)
 8002532:	4a23      	ldr	r2, [pc, #140]	; (80025c0 <UART_get_next_byte+0xa0>)
 8002534:	2198      	movs	r1, #152	; 0x98
 8002536:	4823      	ldr	r0, [pc, #140]	; (80025c4 <UART_get_next_byte+0xa4>)
 8002538:	f009 fcd4 	bl	800bee4 <__assert_func>

	if (!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 800253c:	79fb      	ldrb	r3, [r7, #7]
 800253e:	4a22      	ldr	r2, [pc, #136]	; (80025c8 <UART_get_next_byte+0xa8>)
 8002540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d101      	bne.n	800254c <UART_get_next_byte+0x2c>
		return 0;
 8002548:	2300      	movs	r3, #0
 800254a:	e033      	b.n	80025b4 <UART_get_next_byte+0x94>

	ret = buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 800254c:	79fb      	ldrb	r3, [r7, #7]
 800254e:	79fa      	ldrb	r2, [r7, #7]
 8002550:	491e      	ldr	r1, [pc, #120]	; (80025cc <UART_get_next_byte+0xac>)
 8002552:	5c8a      	ldrb	r2, [r1, r2]
 8002554:	4611      	mov	r1, r2
 8002556:	4a1e      	ldr	r2, [pc, #120]	; (80025d0 <UART_get_next_byte+0xb0>)
 8002558:	01db      	lsls	r3, r3, #7
 800255a:	4413      	add	r3, r2
 800255c:	440b      	add	r3, r1
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1)
 8002562:	79fb      	ldrb	r3, [r7, #7]
 8002564:	4a19      	ldr	r2, [pc, #100]	; (80025cc <UART_get_next_byte+0xac>)
 8002566:	5cd3      	ldrb	r3, [r2, r3]
 8002568:	3301      	adds	r3, #1
			% BUFFER_RX_SIZE;
 800256a:	425a      	negs	r2, r3
 800256c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002570:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002574:	bf58      	it	pl
 8002576:	4253      	negpl	r3, r2
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1)
 8002578:	79fa      	ldrb	r2, [r7, #7]
 800257a:	b2d9      	uxtb	r1, r3
 800257c:	4b13      	ldr	r3, [pc, #76]	; (80025cc <UART_get_next_byte+0xac>)
 800257e:	5499      	strb	r1, [r3, r2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002580:	79fb      	ldrb	r3, [r7, #7]
 8002582:	4a14      	ldr	r2, [pc, #80]	; (80025d4 <UART_get_next_byte+0xb4>)
 8002584:	56d3      	ldrsb	r3, [r2, r3]
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff fecc 	bl	8002324 <NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	4a12      	ldr	r2, [pc, #72]	; (80025d8 <UART_get_next_byte+0xb8>)
 8002590:	5cd2      	ldrb	r2, [r2, r3]
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	490d      	ldr	r1, [pc, #52]	; (80025cc <UART_get_next_byte+0xac>)
 8002596:	5ccb      	ldrb	r3, [r1, r3]
 8002598:	429a      	cmp	r2, r3
 800259a:	d104      	bne.n	80025a6 <UART_get_next_byte+0x86>
		buffer_rx_data_ready[uart_id] = FALSE;
 800259c:	79fb      	ldrb	r3, [r7, #7]
 800259e:	4a0a      	ldr	r2, [pc, #40]	; (80025c8 <UART_get_next_byte+0xa8>)
 80025a0:	2100      	movs	r1, #0
 80025a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	4a0a      	ldr	r2, [pc, #40]	; (80025d4 <UART_get_next_byte+0xb4>)
 80025aa:	56d3      	ldrsb	r3, [r2, r3]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff fea1 	bl	80022f4 <NVIC_EnableIRQ>
	return ret;
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	0800dc2c 	.word	0x0800dc2c
 80025c0:	0800dc6c 	.word	0x0800dc6c
 80025c4:	0800dc10 	.word	0x0800dc10
 80025c8:	20009ddc 	.word	0x20009ddc
 80025cc:	20009dd4 	.word	0x20009dd4
 80025d0:	20009acc 	.word	0x20009acc
 80025d4:	0800dbf8 	.word	0x0800dbf8
 80025d8:	20009dcc 	.word	0x20009dcc

080025dc <UART_putc>:
 * @brief	Envoi un caractere sur l'USARTx. Fonction BLOCANTE si un caractere est deja en cours d'envoi.
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c) {
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	460a      	mov	r2, r1
 80025e6:	71fb      	strb	r3, [r7, #7]
 80025e8:	4613      	mov	r3, r2
 80025ea:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80025ec:	79fb      	ldrb	r3, [r7, #7]
 80025ee:	2b05      	cmp	r3, #5
 80025f0:	d905      	bls.n	80025fe <UART_putc+0x22>
 80025f2:	4b0c      	ldr	r3, [pc, #48]	; (8002624 <UART_putc+0x48>)
 80025f4:	4a0c      	ldr	r2, [pc, #48]	; (8002628 <UART_putc+0x4c>)
 80025f6:	21c1      	movs	r1, #193	; 0xc1
 80025f8:	480c      	ldr	r0, [pc, #48]	; (800262c <UART_putc+0x50>)
 80025fa:	f009 fc73 	bl	800bee4 <__assert_func>
	do {
		state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	019b      	lsls	r3, r3, #6
 8002602:	4a0b      	ldr	r2, [pc, #44]	; (8002630 <UART_putc+0x54>)
 8002604:	4413      	add	r3, r2
 8002606:	1db9      	adds	r1, r7, #6
 8002608:	2201      	movs	r2, #1
 800260a:	4618      	mov	r0, r3
 800260c:	f008 ff2c 	bl	800b468 <HAL_UART_Transmit_IT>
 8002610:	4603      	mov	r3, r0
 8002612:	73fb      	strb	r3, [r7, #15]
	} while (state == HAL_BUSY);
 8002614:	7bfb      	ldrb	r3, [r7, #15]
 8002616:	2b02      	cmp	r3, #2
 8002618:	d0f1      	beq.n	80025fe <UART_putc+0x22>
}
 800261a:	bf00      	nop
 800261c:	bf00      	nop
 800261e:	3710      	adds	r7, #16
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	0800dc2c 	.word	0x0800dc2c
 8002628:	0800dc80 	.word	0x0800dc80
 800262c:	0800dc10 	.word	0x0800dc10
 8002630:	2000994c 	.word	0x2000994c

08002634 <USART1_IRQHandler>:
	}
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void) {
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002638:	4802      	ldr	r0, [pc, #8]	; (8002644 <USART1_IRQHandler+0x10>)
 800263a:	f008 ffe1 	bl	800b600 <HAL_UART_IRQHandler>
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	2000994c 	.word	0x2000994c

08002648 <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 800264c:	4802      	ldr	r0, [pc, #8]	; (8002658 <USART2_IRQHandler+0x10>)
 800264e:	f008 ffd7 	bl	800b600 <HAL_UART_IRQHandler>
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	2000998c 	.word	0x2000998c

0800265c <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002660:	4802      	ldr	r0, [pc, #8]	; (800266c <USART3_IRQHandler+0x10>)
 8002662:	f008 ffcd 	bl	800b600 <HAL_UART_IRQHandler>
}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	200099cc 	.word	0x200099cc

08002670 <UART4_IRQHandler>:

void UART4_IRQHandler(void) {
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART4_ID]);
 8002674:	4802      	ldr	r0, [pc, #8]	; (8002680 <UART4_IRQHandler+0x10>)
 8002676:	f008 ffc3 	bl	800b600 <HAL_UART_IRQHandler>
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20009a0c 	.word	0x20009a0c

08002684 <UART5_IRQHandler>:

void UART5_IRQHandler(void) {
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART5_ID]);
 8002688:	4802      	ldr	r0, [pc, #8]	; (8002694 <UART5_IRQHandler+0x10>)
 800268a:	f008 ffb9 	bl	800b600 <HAL_UART_IRQHandler>
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20009a4c 	.word	0x20009a4c

08002698 <USART6_IRQHandler>:

void USART6_IRQHandler(void) {
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART6_ID]);
 800269c:	4802      	ldr	r0, [pc, #8]	; (80026a8 <USART6_IRQHandler+0x10>)
 800269e:	f008 ffaf 	bl	800b600 <HAL_UART_IRQHandler>
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20009a8c 	.word	0x20009a8c

080026ac <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if (huart->Instance == USART1)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a2a      	ldr	r2, [pc, #168]	; (8002764 <HAL_UART_RxCpltCallback+0xb8>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d102      	bne.n	80026c4 <HAL_UART_RxCpltCallback+0x18>
		uart_id = UART1_ID;
 80026be:	2300      	movs	r3, #0
 80026c0:	73fb      	strb	r3, [r7, #15]
 80026c2:	e026      	b.n	8002712 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART2)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a27      	ldr	r2, [pc, #156]	; (8002768 <HAL_UART_RxCpltCallback+0xbc>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d102      	bne.n	80026d4 <HAL_UART_RxCpltCallback+0x28>
		uart_id = UART2_ID;
 80026ce:	2301      	movs	r3, #1
 80026d0:	73fb      	strb	r3, [r7, #15]
 80026d2:	e01e      	b.n	8002712 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART3)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a24      	ldr	r2, [pc, #144]	; (800276c <HAL_UART_RxCpltCallback+0xc0>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d102      	bne.n	80026e4 <HAL_UART_RxCpltCallback+0x38>
		uart_id = UART3_ID;
 80026de:	2302      	movs	r3, #2
 80026e0:	73fb      	strb	r3, [r7, #15]
 80026e2:	e016      	b.n	8002712 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == UART4)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a21      	ldr	r2, [pc, #132]	; (8002770 <HAL_UART_RxCpltCallback+0xc4>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d102      	bne.n	80026f4 <HAL_UART_RxCpltCallback+0x48>
		uart_id = UART4_ID;
 80026ee:	2303      	movs	r3, #3
 80026f0:	73fb      	strb	r3, [r7, #15]
 80026f2:	e00e      	b.n	8002712 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == UART5)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a1e      	ldr	r2, [pc, #120]	; (8002774 <HAL_UART_RxCpltCallback+0xc8>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d102      	bne.n	8002704 <HAL_UART_RxCpltCallback+0x58>
		uart_id = UART5_ID;
 80026fe:	2304      	movs	r3, #4
 8002700:	73fb      	strb	r3, [r7, #15]
 8002702:	e006      	b.n	8002712 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART6)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a1b      	ldr	r2, [pc, #108]	; (8002778 <HAL_UART_RxCpltCallback+0xcc>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d126      	bne.n	800275c <HAL_UART_RxCpltCallback+0xb0>
		uart_id = UART6_ID;
 800270e:	2305      	movs	r3, #5
 8002710:	73fb      	strb	r3, [r7, #15]
	else
		return;

	buffer_rx_data_ready[uart_id] = TRUE;//Le buffer n'est pas (ou plus) vide.
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	4a19      	ldr	r2, [pc, #100]	; (800277c <HAL_UART_RxCpltCallback+0xd0>)
 8002716:	2101      	movs	r1, #1
 8002718:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1)
 800271c:	7bfb      	ldrb	r3, [r7, #15]
 800271e:	4a18      	ldr	r2, [pc, #96]	; (8002780 <HAL_UART_RxCpltCallback+0xd4>)
 8002720:	5cd3      	ldrb	r3, [r2, r3]
 8002722:	3301      	adds	r3, #1
			% BUFFER_RX_SIZE;				//Déplacement pointeur en écriture
 8002724:	425a      	negs	r2, r3
 8002726:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800272a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800272e:	bf58      	it	pl
 8002730:	4253      	negpl	r3, r2
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1)
 8002732:	7bfa      	ldrb	r2, [r7, #15]
 8002734:	b2d9      	uxtb	r1, r3
 8002736:	4b12      	ldr	r3, [pc, #72]	; (8002780 <HAL_UART_RxCpltCallback+0xd4>)
 8002738:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],
 800273a:	7bfb      	ldrb	r3, [r7, #15]
 800273c:	019b      	lsls	r3, r3, #6
 800273e:	4a11      	ldr	r2, [pc, #68]	; (8002784 <HAL_UART_RxCpltCallback+0xd8>)
 8002740:	1898      	adds	r0, r3, r2
			&buffer_rx[uart_id][buffer_rx_write_index[uart_id]], 1);//Réactivation de la réception d'un caractère
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	7bfa      	ldrb	r2, [r7, #15]
 8002746:	490e      	ldr	r1, [pc, #56]	; (8002780 <HAL_UART_RxCpltCallback+0xd4>)
 8002748:	5c8a      	ldrb	r2, [r1, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],
 800274a:	01db      	lsls	r3, r3, #7
 800274c:	4413      	add	r3, r2
 800274e:	4a0e      	ldr	r2, [pc, #56]	; (8002788 <HAL_UART_RxCpltCallback+0xdc>)
 8002750:	4413      	add	r3, r2
 8002752:	2201      	movs	r2, #1
 8002754:	4619      	mov	r1, r3
 8002756:	f008 feed 	bl	800b534 <HAL_UART_Receive_IT>
 800275a:	e000      	b.n	800275e <HAL_UART_RxCpltCallback+0xb2>
		return;
 800275c:	bf00      	nop
}
 800275e:	3710      	adds	r7, #16
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40011000 	.word	0x40011000
 8002768:	40004400 	.word	0x40004400
 800276c:	40004800 	.word	0x40004800
 8002770:	40004c00 	.word	0x40004c00
 8002774:	40005000 	.word	0x40005000
 8002778:	40011400 	.word	0x40011400
 800277c:	20009ddc 	.word	0x20009ddc
 8002780:	20009dcc 	.word	0x20009dcc
 8002784:	2000994c 	.word	0x2000994c
 8002788:	20009acc 	.word	0x20009acc

0800278c <HAL_UART_MspInit>:
//Callback called by hal_uart
/*Selon l'instance de l'UART, on defini les broches qui vont bien (voir la doc)*/
/* Remarque : pour la plupart des UART, plusieurs combinaisons de broches sont disponible. En cas de besoin, cette fonction peut être modifiée.
 * -> consultez le classeur Ports_STM32F4.
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 800278c:	b580      	push	{r7, lr}
 800278e:	b092      	sub	sp, #72	; 0x48
 8002790:	af02      	add	r7, sp, #8
 8002792:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1) {
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a9e      	ldr	r2, [pc, #632]	; (8002a14 <HAL_UART_MspInit+0x288>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d12c      	bne.n	80027f8 <HAL_UART_MspInit+0x6c>
		__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800279e:	4b9e      	ldr	r3, [pc, #632]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a2:	4a9d      	ldr	r2, [pc, #628]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80027a4:	f043 0302 	orr.w	r3, r3, #2
 80027a8:	6313      	str	r3, [r2, #48]	; 0x30
 80027aa:	4b9b      	ldr	r3, [pc, #620]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80027b6:	2307      	movs	r3, #7
 80027b8:	9301      	str	r3, [sp, #4]
 80027ba:	2302      	movs	r3, #2
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	2301      	movs	r3, #1
 80027c0:	2202      	movs	r2, #2
 80027c2:	2140      	movs	r1, #64	; 0x40
 80027c4:	4895      	ldr	r0, [pc, #596]	; (8002a1c <HAL_UART_MspInit+0x290>)
 80027c6:	f7ff f857 	bl	8001878 <BSP_GPIO_PinCfg>
				GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Tx as AF
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80027ca:	2307      	movs	r3, #7
 80027cc:	9301      	str	r3, [sp, #4]
 80027ce:	2302      	movs	r3, #2
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	2301      	movs	r3, #1
 80027d4:	2202      	movs	r2, #2
 80027d6:	2180      	movs	r1, #128	; 0x80
 80027d8:	4890      	ldr	r0, [pc, #576]	; (8002a1c <HAL_UART_MspInit+0x290>)
 80027da:	f7ff f84d 	bl	8001878 <BSP_GPIO_PinCfg>
				GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Rx as AF
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80027de:	4b8e      	ldr	r3, [pc, #568]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80027e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e2:	4a8d      	ldr	r2, [pc, #564]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80027e4:	f043 0310 	orr.w	r3, r3, #16
 80027e8:	6453      	str	r3, [r2, #68]	; 0x44
 80027ea:	4b8b      	ldr	r3, [pc, #556]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80027ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ee:	f003 0310 	and.w	r3, r3, #16
 80027f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80027f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
				GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Tx as AF
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
				GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Rx as AF
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80027f6:	e109      	b.n	8002a0c <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART2) {
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a88      	ldr	r2, [pc, #544]	; (8002a20 <HAL_UART_MspInit+0x294>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d12c      	bne.n	800285c <HAL_UART_MspInit+0xd0>
		__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002802:	4b85      	ldr	r3, [pc, #532]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002806:	4a84      	ldr	r2, [pc, #528]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002808:	f043 0301 	orr.w	r3, r3, #1
 800280c:	6313      	str	r3, [r2, #48]	; 0x30
 800280e:	4b82      	ldr	r3, [pc, #520]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	637b      	str	r3, [r7, #52]	; 0x34
 8002818:	6b7b      	ldr	r3, [r7, #52]	; 0x34
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800281a:	2307      	movs	r3, #7
 800281c:	9301      	str	r3, [sp, #4]
 800281e:	2302      	movs	r3, #2
 8002820:	9300      	str	r3, [sp, #0]
 8002822:	2301      	movs	r3, #1
 8002824:	2202      	movs	r2, #2
 8002826:	2104      	movs	r1, #4
 8002828:	487e      	ldr	r0, [pc, #504]	; (8002a24 <HAL_UART_MspInit+0x298>)
 800282a:	f7ff f825 	bl	8001878 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800282e:	2307      	movs	r3, #7
 8002830:	9301      	str	r3, [sp, #4]
 8002832:	2302      	movs	r3, #2
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	2301      	movs	r3, #1
 8002838:	2202      	movs	r2, #2
 800283a:	2108      	movs	r1, #8
 800283c:	4879      	ldr	r0, [pc, #484]	; (8002a24 <HAL_UART_MspInit+0x298>)
 800283e:	f7ff f81b 	bl	8001878 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8002842:	4b75      	ldr	r3, [pc, #468]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	4a74      	ldr	r2, [pc, #464]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002848:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800284c:	6413      	str	r3, [r2, #64]	; 0x40
 800284e:	4b72      	ldr	r3, [pc, #456]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002856:	633b      	str	r3, [r7, #48]	; 0x30
 8002858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800285a:	e0d7      	b.n	8002a0c <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART3) {
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a71      	ldr	r2, [pc, #452]	; (8002a28 <HAL_UART_MspInit+0x29c>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d12e      	bne.n	80028c4 <HAL_UART_MspInit+0x138>
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 8002866:	4b6c      	ldr	r3, [pc, #432]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286a:	4a6b      	ldr	r2, [pc, #428]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 800286c:	f043 0308 	orr.w	r3, r3, #8
 8002870:	6313      	str	r3, [r2, #48]	; 0x30
 8002872:	4b69      	ldr	r3, [pc, #420]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002876:	f003 0308 	and.w	r3, r3, #8
 800287a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800287c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_8, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800287e:	2307      	movs	r3, #7
 8002880:	9301      	str	r3, [sp, #4]
 8002882:	2302      	movs	r3, #2
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	2301      	movs	r3, #1
 8002888:	2202      	movs	r2, #2
 800288a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800288e:	4867      	ldr	r0, [pc, #412]	; (8002a2c <HAL_UART_MspInit+0x2a0>)
 8002890:	f7fe fff2 	bl	8001878 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002894:	2307      	movs	r3, #7
 8002896:	9301      	str	r3, [sp, #4]
 8002898:	2302      	movs	r3, #2
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	2301      	movs	r3, #1
 800289e:	2202      	movs	r2, #2
 80028a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028a4:	4861      	ldr	r0, [pc, #388]	; (8002a2c <HAL_UART_MspInit+0x2a0>)
 80028a6:	f7fe ffe7 	bl	8001878 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80028aa:	4b5b      	ldr	r3, [pc, #364]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80028ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ae:	4a5a      	ldr	r2, [pc, #360]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80028b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028b4:	6413      	str	r3, [r2, #64]	; 0x40
 80028b6:	4b58      	ldr	r3, [pc, #352]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80028b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028be:	62bb      	str	r3, [r7, #40]	; 0x28
 80028c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80028c2:	e0a3      	b.n	8002a0c <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == UART4) {
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a59      	ldr	r2, [pc, #356]	; (8002a30 <HAL_UART_MspInit+0x2a4>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d12e      	bne.n	800292c <HAL_UART_MspInit+0x1a0>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 80028ce:	4b52      	ldr	r3, [pc, #328]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	4a51      	ldr	r2, [pc, #324]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80028d4:	f043 0304 	orr.w	r3, r3, #4
 80028d8:	6313      	str	r3, [r2, #48]	; 0x30
 80028da:	4b4f      	ldr	r3, [pc, #316]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	f003 0304 	and.w	r3, r3, #4
 80028e2:	627b      	str	r3, [r7, #36]	; 0x24
 80028e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80028e6:	2307      	movs	r3, #7
 80028e8:	9301      	str	r3, [sp, #4]
 80028ea:	2302      	movs	r3, #2
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	2301      	movs	r3, #1
 80028f0:	2202      	movs	r2, #2
 80028f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028f6:	484f      	ldr	r0, [pc, #316]	; (8002a34 <HAL_UART_MspInit+0x2a8>)
 80028f8:	f7fe ffbe 	bl	8001878 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80028fc:	2307      	movs	r3, #7
 80028fe:	9301      	str	r3, [sp, #4]
 8002900:	2302      	movs	r3, #2
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	2301      	movs	r3, #1
 8002906:	2202      	movs	r2, #2
 8002908:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800290c:	4849      	ldr	r0, [pc, #292]	; (8002a34 <HAL_UART_MspInit+0x2a8>)
 800290e:	f7fe ffb3 	bl	8001878 <BSP_GPIO_PinCfg>
		__HAL_RCC_UART4_CLK_ENABLE();		//Horloge du peripherique UART
 8002912:	4b41      	ldr	r3, [pc, #260]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002916:	4a40      	ldr	r2, [pc, #256]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002918:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800291c:	6413      	str	r3, [r2, #64]	; 0x40
 800291e:	4b3e      	ldr	r3, [pc, #248]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002926:	623b      	str	r3, [r7, #32]
 8002928:	6a3b      	ldr	r3, [r7, #32]
}
 800292a:	e06f      	b.n	8002a0c <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == UART5) {
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a41      	ldr	r2, [pc, #260]	; (8002a38 <HAL_UART_MspInit+0x2ac>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d139      	bne.n	80029aa <HAL_UART_MspInit+0x21e>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 8002936:	4b38      	ldr	r3, [pc, #224]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293a:	4a37      	ldr	r2, [pc, #220]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 800293c:	f043 0304 	orr.w	r3, r3, #4
 8002940:	6313      	str	r3, [r2, #48]	; 0x30
 8002942:	4b35      	ldr	r3, [pc, #212]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002946:	f003 0304 	and.w	r3, r3, #4
 800294a:	61fb      	str	r3, [r7, #28]
 800294c:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 800294e:	4b32      	ldr	r3, [pc, #200]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002952:	4a31      	ldr	r2, [pc, #196]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002954:	f043 0308 	orr.w	r3, r3, #8
 8002958:	6313      	str	r3, [r2, #48]	; 0x30
 800295a:	4b2f      	ldr	r3, [pc, #188]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	f003 0308 	and.w	r3, r3, #8
 8002962:	61bb      	str	r3, [r7, #24]
 8002964:	69bb      	ldr	r3, [r7, #24]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_12, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002966:	2307      	movs	r3, #7
 8002968:	9301      	str	r3, [sp, #4]
 800296a:	2302      	movs	r3, #2
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	2301      	movs	r3, #1
 8002970:	2202      	movs	r2, #2
 8002972:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002976:	482f      	ldr	r0, [pc, #188]	; (8002a34 <HAL_UART_MspInit+0x2a8>)
 8002978:	f7fe ff7e 	bl	8001878 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800297c:	2307      	movs	r3, #7
 800297e:	9301      	str	r3, [sp, #4]
 8002980:	2302      	movs	r3, #2
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	2301      	movs	r3, #1
 8002986:	2202      	movs	r2, #2
 8002988:	2104      	movs	r1, #4
 800298a:	4828      	ldr	r0, [pc, #160]	; (8002a2c <HAL_UART_MspInit+0x2a0>)
 800298c:	f7fe ff74 	bl	8001878 <BSP_GPIO_PinCfg>
		__HAL_RCC_UART5_CLK_ENABLE();		//Horloge du peripherique UART
 8002990:	4b21      	ldr	r3, [pc, #132]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002994:	4a20      	ldr	r2, [pc, #128]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002996:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800299a:	6413      	str	r3, [r2, #64]	; 0x40
 800299c:	4b1e      	ldr	r3, [pc, #120]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 800299e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029a4:	617b      	str	r3, [r7, #20]
 80029a6:	697b      	ldr	r3, [r7, #20]
}
 80029a8:	e030      	b.n	8002a0c <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART6) {
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a23      	ldr	r2, [pc, #140]	; (8002a3c <HAL_UART_MspInit+0x2b0>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d12b      	bne.n	8002a0c <HAL_UART_MspInit+0x280>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 80029b4:	4b18      	ldr	r3, [pc, #96]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80029b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b8:	4a17      	ldr	r2, [pc, #92]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80029ba:	f043 0304 	orr.w	r3, r3, #4
 80029be:	6313      	str	r3, [r2, #48]	; 0x30
 80029c0:	4b15      	ldr	r3, [pc, #84]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80029c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	693b      	ldr	r3, [r7, #16]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80029cc:	2308      	movs	r3, #8
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	2302      	movs	r3, #2
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	2301      	movs	r3, #1
 80029d6:	2202      	movs	r2, #2
 80029d8:	2140      	movs	r1, #64	; 0x40
 80029da:	4816      	ldr	r0, [pc, #88]	; (8002a34 <HAL_UART_MspInit+0x2a8>)
 80029dc:	f7fe ff4c 	bl	8001878 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80029e0:	2308      	movs	r3, #8
 80029e2:	9301      	str	r3, [sp, #4]
 80029e4:	2302      	movs	r3, #2
 80029e6:	9300      	str	r3, [sp, #0]
 80029e8:	2301      	movs	r3, #1
 80029ea:	2202      	movs	r2, #2
 80029ec:	2180      	movs	r1, #128	; 0x80
 80029ee:	4811      	ldr	r0, [pc, #68]	; (8002a34 <HAL_UART_MspInit+0x2a8>)
 80029f0:	f7fe ff42 	bl	8001878 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
 80029f4:	4b08      	ldr	r3, [pc, #32]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80029f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f8:	4a07      	ldr	r2, [pc, #28]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 80029fa:	f043 0320 	orr.w	r3, r3, #32
 80029fe:	6453      	str	r3, [r2, #68]	; 0x44
 8002a00:	4b05      	ldr	r3, [pc, #20]	; (8002a18 <HAL_UART_MspInit+0x28c>)
 8002a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a04:	f003 0320 	and.w	r3, r3, #32
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
}
 8002a0c:	bf00      	nop
 8002a0e:	3740      	adds	r7, #64	; 0x40
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40011000 	.word	0x40011000
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	40020400 	.word	0x40020400
 8002a20:	40004400 	.word	0x40004400
 8002a24:	40020000 	.word	0x40020000
 8002a28:	40004800 	.word	0x40004800
 8002a2c:	40020c00 	.word	0x40020c00
 8002a30:	40004c00 	.word	0x40004c00
 8002a34:	40020800 	.word	0x40020800
 8002a38:	40005000 	.word	0x40005000
 8002a3c:	40011400 	.word	0x40011400

08002a40 <Systick_init>:

//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void) {
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++)
 8002a46:	2300      	movs	r3, #0
 8002a48:	71fb      	strb	r3, [r7, #7]
 8002a4a:	e007      	b.n	8002a5c <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
 8002a4e:	4a09      	ldr	r2, [pc, #36]	; (8002a74 <Systick_init+0x34>)
 8002a50:	2100      	movs	r1, #0
 8002a52:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++)
 8002a56:	79fb      	ldrb	r3, [r7, #7]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	71fb      	strb	r3, [r7, #7]
 8002a5c:	79fb      	ldrb	r3, [r7, #7]
 8002a5e:	2b0f      	cmp	r3, #15
 8002a60:	d9f4      	bls.n	8002a4c <Systick_init+0xc>
	initialized = TRUE;
 8002a62:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <Systick_init+0x38>)
 8002a64:	2201      	movs	r2, #1
 8002a66:	601a      	str	r2, [r3, #0]
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	20009df4 	.word	0x20009df4
 8002a78:	20009e34 	.word	0x20009e34

08002a7c <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void) {
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002a82:	f001 fd37 	bl	80044f4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002a86:	f001 fe96 	bl	80047b6 <HAL_SYSTICK_IRQHandler>

	if (!initialized)
 8002a8a:	4b0f      	ldr	r3, [pc, #60]	; (8002ac8 <SysTick_Handler+0x4c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <SysTick_Handler+0x1a>
		Systick_init();
 8002a92:	f7ff ffd5 	bl	8002a40 <Systick_init>

	uint8_t i;
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++) {
 8002a96:	2300      	movs	r3, #0
 8002a98:	71fb      	strb	r3, [r7, #7]
 8002a9a:	e00d      	b.n	8002ab8 <SysTick_Handler+0x3c>
		if (callback_functions[i])
 8002a9c:	79fb      	ldrb	r3, [r7, #7]
 8002a9e:	4a0b      	ldr	r2, [pc, #44]	; (8002acc <SysTick_Handler+0x50>)
 8002aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d004      	beq.n	8002ab2 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	4a08      	ldr	r2, [pc, #32]	; (8002acc <SysTick_Handler+0x50>)
 8002aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ab0:	4798      	blx	r3
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++) {
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	71fb      	strb	r3, [r7, #7]
 8002ab8:	79fb      	ldrb	r3, [r7, #7]
 8002aba:	2b0f      	cmp	r3, #15
 8002abc:	d9ee      	bls.n	8002a9c <SysTick_Handler+0x20>
	}
}
 8002abe:	bf00      	nop
 8002ac0:	bf00      	nop
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	20009e34 	.word	0x20009e34
 8002acc:	20009df4 	.word	0x20009df4

08002ad0 <LIS302DL_Init>:
  * @brief  Set LIS302DL Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS302DL_Init(uint16_t InitStruct)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002ada:	2300      	movs	r3, #0
 8002adc:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002ade:	f7fe fda7 	bl	8001630 <ACCELERO_IO_Init>

  ctrl = (uint8_t) InitStruct;
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002ae8:	f107 030f 	add.w	r3, r7, #15
 8002aec:	2201      	movs	r2, #1
 8002aee:	2120      	movs	r1, #32
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7fe fdf7 	bl	80016e4 <ACCELERO_IO_Write>
}
 8002af6:	bf00      	nop
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <LIS302DL_ReadID>:
  * @brief  Read LIS302DL device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS302DL_ReadID(void)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002b08:	f7fe fd92 	bl	8001630 <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS302DL_WHO_AM_I_ADDR, 1);
 8002b0c:	1dfb      	adds	r3, r7, #7
 8002b0e:	2201      	movs	r2, #1
 8002b10:	210f      	movs	r1, #15
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7fe fe18 	bl	8001748 <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 8002b18:	79fb      	ldrb	r3, [r7, #7]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <LIS302DL_FilterConfig>:
  * @brief  Set LIS302DL Internal High Pass Filter configuration.
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LIS302DL_FilterConfig(uint8_t FilterStruct)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b084      	sub	sp, #16
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	4603      	mov	r3, r0
 8002b2a:	71fb      	strb	r3, [r7, #7]
  uint8_t ctrl = 0x00;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002b30:	f107 030f 	add.w	r3, r7, #15
 8002b34:	2201      	movs	r2, #1
 8002b36:	2121      	movs	r1, #33	; 0x21
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7fe fe05 	bl	8001748 <ACCELERO_IO_Read>

  /* Clear high pass filter cut-off level, interrupt and data selection bits */
  ctrl &= (uint8_t)~(LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER | \
 8002b3e:	7bfb      	ldrb	r3, [r7, #15]
 8002b40:	f023 032f 	bic.w	r3, r3, #47	; 0x2f
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	73fb      	strb	r3, [r7, #15]
                     LIS302DL_HIGHPASSFILTER_LEVEL_3 | \
                     LIS302DL_HIGHPASSFILTERINTERRUPT_1_2);

  ctrl |= FilterStruct;
 8002b48:	7bfa      	ldrb	r2, [r7, #15]
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002b52:	f107 030f 	add.w	r3, r7, #15
 8002b56:	2201      	movs	r2, #1
 8002b58:	2121      	movs	r1, #33	; 0x21
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fe fdc2 	bl	80016e4 <ACCELERO_IO_Write>
}
 8002b60:	bf00      	nop
 8002b62:	3710      	adds	r7, #16
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <LIS302DL_InterruptConfig>:
  * @param  LIS302DL_InterruptConfig_TypeDef: pointer to a LIS302DL_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS302DL Interrupt.
  * @retval None
  */
void LIS302DL_InterruptConfig(LIS302DL_InterruptConfigTypeDef *LIS302DL_IntConfigStruct)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002b70:	2300      	movs	r3, #0
 8002b72:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFG register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002b74:	f107 030f 	add.w	r3, r7, #15
 8002b78:	2201      	movs	r2, #1
 8002b7a:	2138      	movs	r1, #56	; 0x38
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe fde3 	bl	8001748 <ACCELERO_IO_Read>
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	781a      	ldrb	r2, [r3, #0]
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	785b      	ldrb	r3, [r3, #1]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	b2da      	uxtb	r2, r3
                   LIS302DL_IntConfigStruct->DoubleClick_Axes);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002b92:	4313      	orrs	r3, r2
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK_CFG register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002b98:	f107 030f 	add.w	r3, r7, #15
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	2138      	movs	r1, #56	; 0x38
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7fe fd9f 	bl	80016e4 <ACCELERO_IO_Write>
}
 8002ba6:	bf00      	nop
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <LIS302DL_Click_IntConfig>:
  * @brief  Set LIS302DL Interrupt configuration
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntConfig(void)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b082      	sub	sp, #8
 8002bb2:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	71fb      	strb	r3, [r7, #7]
  LIS302DL_InterruptConfigTypeDef   LIS302DL_InterruptStruct;
  
  ACCELERO_IO_ITConfig();
 8002bb8:	f7fe fd68 	bl	800168c <ACCELERO_IO_ITConfig>
  
  /* Set configuration of Internal High Pass Filter of LIS302DL */
  LIS302DL_InterruptStruct.Latch_Request = LIS302DL_INTERRUPTREQUEST_LATCHED;
 8002bbc:	2340      	movs	r3, #64	; 0x40
 8002bbe:	713b      	strb	r3, [r7, #4]
  LIS302DL_InterruptStruct.SingleClick_Axes = LIS302DL_CLICKINTERRUPT_Z_ENABLE;
 8002bc0:	2310      	movs	r3, #16
 8002bc2:	717b      	strb	r3, [r7, #5]
  LIS302DL_InterruptStruct.DoubleClick_Axes = LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE;
 8002bc4:	2320      	movs	r3, #32
 8002bc6:	71bb      	strb	r3, [r7, #6]
  LIS302DL_InterruptConfig(&LIS302DL_InterruptStruct);
 8002bc8:	1d3b      	adds	r3, r7, #4
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff ffcc 	bl	8002b68 <LIS302DL_InterruptConfig>
  
  /* Configure Interrupt control register: enable Click interrupt on INT1 and
  INT2 on Z axis high event */
  ctrl = 0x3F;
 8002bd0:	233f      	movs	r3, #63	; 0x3f
 8002bd2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG3_ADDR, 1);
 8002bd4:	1dfb      	adds	r3, r7, #7
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	2122      	movs	r1, #34	; 0x22
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7fe fd82 	bl	80016e4 <ACCELERO_IO_Write>
  
  /* Enable Interrupt generation on click on Z axis */
  ctrl = 0x50;
 8002be0:	2350      	movs	r3, #80	; 0x50
 8002be2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002be4:	1dfb      	adds	r3, r7, #7
 8002be6:	2201      	movs	r2, #1
 8002be8:	2138      	movs	r1, #56	; 0x38
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7fe fd7a 	bl	80016e4 <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on X/Y axis (10 x 0.5g) */
  ctrl = 0xAA;
 8002bf0:	23aa      	movs	r3, #170	; 0xaa
 8002bf2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSY_X_REG_ADDR, 1);
 8002bf4:	1dfb      	adds	r3, r7, #7
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	213b      	movs	r1, #59	; 0x3b
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7fe fd72 	bl	80016e4 <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis (10 x 0.5g) */
  ctrl = 0x0A;
 8002c00:	230a      	movs	r3, #10
 8002c02:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSZ_REG_ADDR, 1);
 8002c04:	1dfb      	adds	r3, r7, #7
 8002c06:	2201      	movs	r2, #1
 8002c08:	213c      	movs	r1, #60	; 0x3c
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fe fd6a 	bl	80016e4 <ACCELERO_IO_Write>
  
  /* Enable interrupt on Y axis high event */
  ctrl = 0x4C;
 8002c10:	234c      	movs	r3, #76	; 0x4c
 8002c12:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_FF_WU_CFG1_REG_ADDR, 1);
 8002c14:	1dfb      	adds	r3, r7, #7
 8002c16:	2201      	movs	r2, #1
 8002c18:	2130      	movs	r1, #48	; 0x30
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7fe fd62 	bl	80016e4 <ACCELERO_IO_Write>
  
  /* Configure Time Limit */
  ctrl = 0x03;
 8002c20:	2303      	movs	r3, #3
 8002c22:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_TIMELIMIT_REG_ADDR, 1);
 8002c24:	1dfb      	adds	r3, r7, #7
 8002c26:	2201      	movs	r2, #1
 8002c28:	213d      	movs	r1, #61	; 0x3d
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fe fd5a 	bl	80016e4 <ACCELERO_IO_Write>
  
  /* Configure Latency */
  ctrl = 0x7F;
 8002c30:	237f      	movs	r3, #127	; 0x7f
 8002c32:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_LATENCY_REG_ADDR, 1);
 8002c34:	1dfb      	adds	r3, r7, #7
 8002c36:	2201      	movs	r2, #1
 8002c38:	213e      	movs	r1, #62	; 0x3e
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7fe fd52 	bl	80016e4 <ACCELERO_IO_Write>
  
  /* Configure Click Window */
  ctrl = 0x7F;
 8002c40:	237f      	movs	r3, #127	; 0x7f
 8002c42:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_WINDOW_REG_ADDR, 1);
 8002c44:	1dfb      	adds	r3, r7, #7
 8002c46:	2201      	movs	r2, #1
 8002c48:	213f      	movs	r1, #63	; 0x3f
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7fe fd4a 	bl	80016e4 <ACCELERO_IO_Write>
}
 8002c50:	bf00      	nop
 8002c52:	3708      	adds	r7, #8
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <LIS302DL_Click_IntClear>:
  * @brief  Clear LIS302DL click Interrupt 
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntClear(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
  uint8_t buffer[6], clickreg = 0;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	71fb      	strb	r3, [r7, #7]

  /* Read click and status registers if the available MEMS Accelerometer is LIS302DL */
  ACCELERO_IO_Read(&clickreg, LIS302DL_CLICK_SRC_REG_ADDR, 1); 
 8002c62:	1dfb      	adds	r3, r7, #7
 8002c64:	2201      	movs	r2, #1
 8002c66:	2139      	movs	r1, #57	; 0x39
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fe fd6d 	bl	8001748 <ACCELERO_IO_Read>
  ACCELERO_IO_Read(buffer, LIS302DL_STATUS_REG_ADDR, 6);
 8002c6e:	f107 0308 	add.w	r3, r7, #8
 8002c72:	2206      	movs	r2, #6
 8002c74:	2127      	movs	r1, #39	; 0x27
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fe fd66 	bl	8001748 <ACCELERO_IO_Read>
}
 8002c7c:	bf00      	nop
 8002c7e:	3710      	adds	r7, #16
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <LIS302DL_RebootCmd>:
  * @brief  Reboot memory content of LIS302DL.
  * @param  None
  * @retval None
  */
void LIS302DL_RebootCmd(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 8002c8a:	1dfb      	adds	r3, r7, #7
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	2121      	movs	r1, #33	; 0x21
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7fe fd59 	bl	8001748 <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS302DL_BOOT_REBOOTMEMORY;
 8002c96:	79fb      	ldrb	r3, [r7, #7]
 8002c98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 8002ca0:	1dfb      	adds	r3, r7, #7
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	2121      	movs	r1, #33	; 0x21
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7fe fd1c 	bl	80016e4 <ACCELERO_IO_Write>
}
 8002cac:	bf00      	nop
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <LIS302DL_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit rappresentation)
  * @param  pfData: Data out pointer
  * @retval None
  */
void LIS302DL_ReadACC(int16_t *pData)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b088      	sub	sp, #32
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  int16_t pnRawData[3];
  uint8_t sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002cbc:	2312      	movs	r3, #18
 8002cbe:	77fb      	strb	r3, [r7, #31]
  uint8_t crtl, i = 0x00;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	77bb      	strb	r3, [r7, #30]
  
  ACCELERO_IO_Read(&crtl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002cc4:	f107 030f 	add.w	r3, r7, #15
 8002cc8:	2201      	movs	r2, #1
 8002cca:	2120      	movs	r1, #32
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7fe fd3b 	bl	8001748 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)buffer, LIS302DL_OUT_X_ADDR, 6);
 8002cd2:	f107 0318 	add.w	r3, r7, #24
 8002cd6:	2206      	movs	r2, #6
 8002cd8:	2129      	movs	r1, #41	; 0x29
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7fe fd34 	bl	8001748 <ACCELERO_IO_Read>
  
  for(i=0; i<3; i++)
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	77bb      	strb	r3, [r7, #30]
 8002ce4:	e00f      	b.n	8002d06 <LIS302DL_ReadACC+0x52>
  {
    pnRawData[i] = buffer[2*i];
 8002ce6:	7fbb      	ldrb	r3, [r7, #30]
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	3320      	adds	r3, #32
 8002cec:	443b      	add	r3, r7
 8002cee:	f913 2c08 	ldrsb.w	r2, [r3, #-8]
 8002cf2:	7fbb      	ldrb	r3, [r7, #30]
 8002cf4:	b212      	sxth	r2, r2
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	3320      	adds	r3, #32
 8002cfa:	443b      	add	r3, r7
 8002cfc:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002d00:	7fbb      	ldrb	r3, [r7, #30]
 8002d02:	3301      	adds	r3, #1
 8002d04:	77bb      	strb	r3, [r7, #30]
 8002d06:	7fbb      	ldrb	r3, [r7, #30]
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d9ec      	bls.n	8002ce6 <LIS302DL_ReadACC+0x32>
  }
  
  switch(crtl & LIS302DL_FULLSCALE_9_2) 
 8002d0c:	7bfb      	ldrb	r3, [r7, #15]
 8002d0e:	f003 0320 	and.w	r3, r3, #32
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <LIS302DL_ReadACC+0x68>
 8002d16:	2b20      	cmp	r3, #32
 8002d18:	d003      	beq.n	8002d22 <LIS302DL_ReadACC+0x6e>
  case LIS302DL_FULLSCALE_9_2:
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
    break;
    
  default:
    break;
 8002d1a:	e005      	b.n	8002d28 <LIS302DL_ReadACC+0x74>
    sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002d1c:	2312      	movs	r3, #18
 8002d1e:	77fb      	strb	r3, [r7, #31]
    break;
 8002d20:	e002      	b.n	8002d28 <LIS302DL_ReadACC+0x74>
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
 8002d22:	2348      	movs	r3, #72	; 0x48
 8002d24:	77fb      	strb	r3, [r7, #31]
    break;
 8002d26:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002d28:	2300      	movs	r3, #0
 8002d2a:	77bb      	strb	r3, [r7, #30]
 8002d2c:	e014      	b.n	8002d58 <LIS302DL_ReadACC+0xa4>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8002d2e:	7fbb      	ldrb	r3, [r7, #30]
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	3320      	adds	r3, #32
 8002d34:	443b      	add	r3, r7
 8002d36:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	7ffb      	ldrb	r3, [r7, #31]
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	fb12 f303 	smulbb	r3, r2, r3
 8002d44:	b299      	uxth	r1, r3
 8002d46:	7fbb      	ldrb	r3, [r7, #30]
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	4413      	add	r3, r2
 8002d4e:	b20a      	sxth	r2, r1
 8002d50:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002d52:	7fbb      	ldrb	r3, [r7, #30]
 8002d54:	3301      	adds	r3, #1
 8002d56:	77bb      	strb	r3, [r7, #30]
 8002d58:	7fbb      	ldrb	r3, [r7, #30]
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d9e7      	bls.n	8002d2e <LIS302DL_ReadACC+0x7a>
  }
}
 8002d5e:	bf00      	nop
 8002d60:	bf00      	nop
 8002d62:	3720      	adds	r7, #32
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <LIS3DSH_Init>:
  * @brief  Set LIS3DSH Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS3DSH_Init(uint16_t InitStruct)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002d72:	2300      	movs	r3, #0
 8002d74:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002d76:	f7fe fc5b 	bl	8001630 <ACCELERO_IO_Init>

  /* Configure MEMS: power mode(ODR) and axes enable */
  ctrl = (uint8_t) (InitStruct);
 8002d7a:	88fb      	ldrh	r3, [r7, #6]
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG4 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG4_ADDR, 1);
 8002d80:	f107 030f 	add.w	r3, r7, #15
 8002d84:	2201      	movs	r2, #1
 8002d86:	2120      	movs	r1, #32
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7fe fcab 	bl	80016e4 <ACCELERO_IO_Write>
  
  /* Configure MEMS: full scale and self test */
  ctrl = (uint8_t) (InitStruct >> 8);
 8002d8e:	88fb      	ldrh	r3, [r7, #6]
 8002d90:	0a1b      	lsrs	r3, r3, #8
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG5_ADDR, 1);
 8002d98:	f107 030f 	add.w	r3, r7, #15
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	2124      	movs	r1, #36	; 0x24
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fe fc9f 	bl	80016e4 <ACCELERO_IO_Write>
}
 8002da6:	bf00      	nop
 8002da8:	3710      	adds	r7, #16
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <LIS3DSH_ReadID>:
  * @brief  Read LIS3DSH device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS3DSH_ReadID(void)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b082      	sub	sp, #8
 8002db2:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8002db4:	2300      	movs	r3, #0
 8002db6:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002db8:	f7fe fc3a 	bl	8001630 <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS3DSH_WHO_AM_I_ADDR, 1);
 8002dbc:	1dfb      	adds	r3, r7, #7
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	210f      	movs	r1, #15
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7fe fcc0 	bl	8001748 <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 8002dc8:	79fb      	ldrb	r3, [r7, #7]
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <LIS3DSH_InterruptConfig>:
  * @param  LIS3DSH_InterruptConfig_TypeDef: pointer to a LIS3DSH_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS3DSH Interrupt.
  * @retval None
  */
void LIS3DSH_InterruptConfig(LIS3DSH_InterruptConfigTypeDef *LIS3DSH_IntConfigStruct)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b084      	sub	sp, #16
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	73fb      	strb	r3, [r7, #15]
  
  /* Configure Interrupt Selection , Request and Signal */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	785a      	ldrb	r2, [r3, #1]
                   LIS3DSH_IntConfigStruct->Interrupt_Request | \
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	781b      	ldrb	r3, [r3, #0]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002de6:	4313      	orrs	r3, r2
 8002de8:	b2da      	uxtb	r2, r3
                   LIS3DSH_IntConfigStruct->Interrupt_Signal);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002dee:	4313      	orrs	r3, r2
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG3_ADDR, 1);
 8002df4:	f107 030f 	add.w	r3, r7, #15
 8002df8:	2201      	movs	r2, #1
 8002dfa:	2123      	movs	r1, #35	; 0x23
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7fe fc71 	bl	80016e4 <ACCELERO_IO_Write>
  
  /* Configure State Machine 1 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	78da      	ldrb	r2, [r3, #3]
                   LIS3DSH_IntConfigStruct->State_Machine1_Interrupt);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	791b      	ldrb	r3, [r3, #4]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG1_ADDR, 1);
 8002e10:	f107 030f 	add.w	r3, r7, #15
 8002e14:	2201      	movs	r2, #1
 8002e16:	2121      	movs	r1, #33	; 0x21
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7fe fc63 	bl	80016e4 <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	795a      	ldrb	r2, [r3, #5]
                   LIS3DSH_IntConfigStruct->State_Machine2_Interrupt);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	799b      	ldrb	r3, [r3, #6]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 8002e26:	4313      	orrs	r3, r2
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG2_ADDR, 1);
 8002e2c:	f107 030f 	add.w	r3, r7, #15
 8002e30:	2201      	movs	r2, #1
 8002e32:	2122      	movs	r1, #34	; 0x22
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7fe fc55 	bl	80016e4 <ACCELERO_IO_Write>
}
 8002e3a:	bf00      	nop
 8002e3c:	3710      	adds	r7, #16
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <LIS3DSH_Click_IntConfig>:
  * @brief  Set LIS3DSH for click detection
  * @param  None
  * @retval None
  */
void LIS3DSH_Click_IntConfig(void)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b082      	sub	sp, #8
 8002e46:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	71fb      	strb	r3, [r7, #7]
  LIS3DSH_InterruptConfigTypeDef   LIS3DSH_InterruptStruct; 

  ACCELERO_IO_ITConfig();
 8002e4c:	f7fe fc1e 	bl	800168c <ACCELERO_IO_ITConfig>

  /* Set LIS3DSH Interrupt configuration */
  LIS3DSH_InterruptStruct.Interrupt_Selection_Enable = LIS3DSH_INTERRUPT_2_ENABLE;
 8002e50:	2300      	movs	r3, #0
 8002e52:	707b      	strb	r3, [r7, #1]
  LIS3DSH_InterruptStruct.Interrupt_Request = LIS3DSH_INTERRUPT_REQUEST_LATCHED;
 8002e54:	2300      	movs	r3, #0
 8002e56:	703b      	strb	r3, [r7, #0]
  LIS3DSH_InterruptStruct.Interrupt_Signal = LIS3DSH_INTERRUPT_SIGNAL_HIGH;
 8002e58:	2340      	movs	r3, #64	; 0x40
 8002e5a:	70bb      	strb	r3, [r7, #2]
  LIS3DSH_InterruptStruct.State_Machine1_Enable = LIS3DSH_SM_DISABLE;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	70fb      	strb	r3, [r7, #3]
  LIS3DSH_InterruptStruct.State_Machine2_Enable = LIS3DSH_SM_ENABLE;
 8002e60:	2301      	movs	r3, #1
 8002e62:	717b      	strb	r3, [r7, #5]
  LIS3DSH_InterruptStruct.State_Machine2_Interrupt = LIS3DSH_SM_INT1;
 8002e64:	2300      	movs	r3, #0
 8002e66:	71bb      	strb	r3, [r7, #6]
  LIS3DSH_InterruptConfig(&LIS3DSH_InterruptStruct);
 8002e68:	463b      	mov	r3, r7
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff ffb1 	bl	8002dd2 <LIS3DSH_InterruptConfig>
    
  /* Set LIS3DSH State Machines configuration */
  ctrl=0x03; 
 8002e70:	2303      	movs	r3, #3
 8002e72:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM2_1_L_ADDR,1);
 8002e74:	1dfb      	adds	r3, r7, #7
 8002e76:	2201      	movs	r2, #1
 8002e78:	2152      	movs	r1, #82	; 0x52
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7fe fc32 	bl	80016e4 <ACCELERO_IO_Write>
  ctrl=0xC8; 
 8002e80:	23c8      	movs	r3, #200	; 0xc8
 8002e82:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM1_1_L_ADDR,1);
 8002e84:	1dfb      	adds	r3, r7, #7
 8002e86:	2201      	movs	r2, #1
 8002e88:	2154      	movs	r1, #84	; 0x54
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7fe fc2a 	bl	80016e4 <ACCELERO_IO_Write>
  ctrl=0x45; 
 8002e90:	2345      	movs	r3, #69	; 0x45
 8002e92:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_THRS2_1_ADDR,1);
 8002e94:	1dfb      	adds	r3, r7, #7
 8002e96:	2201      	movs	r2, #1
 8002e98:	2156      	movs	r1, #86	; 0x56
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7fe fc22 	bl	80016e4 <ACCELERO_IO_Write>
  ctrl=0xFC; 
 8002ea0:	23fc      	movs	r3, #252	; 0xfc
 8002ea2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_MASK1_A_ADDR,1);
 8002ea4:	1dfb      	adds	r3, r7, #7
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	215a      	movs	r1, #90	; 0x5a
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7fe fc1a 	bl	80016e4 <ACCELERO_IO_Write>
  ctrl=0xA1; 
 8002eb0:	23a1      	movs	r3, #161	; 0xa1
 8002eb2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT1_ADDR,1);
 8002eb4:	1dfb      	adds	r3, r7, #7
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	215b      	movs	r1, #91	; 0x5b
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7fe fc12 	bl	80016e4 <ACCELERO_IO_Write>
  ctrl=0x01; 
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_PR1_ADDR,1);
 8002ec4:	1dfb      	adds	r3, r7, #7
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	215c      	movs	r1, #92	; 0x5c
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7fe fc0a 	bl	80016e4 <ACCELERO_IO_Write>

  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT2_ADDR,1);
 8002ed0:	1dfb      	adds	r3, r7, #7
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	217b      	movs	r1, #123	; 0x7b
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7fe fc04 	bl	80016e4 <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 to detect single click */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_1_ADDR,1);
 8002edc:	1dfb      	adds	r3, r7, #7
 8002ede:	2201      	movs	r2, #1
 8002ee0:	2160      	movs	r1, #96	; 0x60
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7fe fbfe 	bl	80016e4 <ACCELERO_IO_Write>
  ctrl=0x06; 
 8002ee8:	2306      	movs	r3, #6
 8002eea:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_2_ADDR,1);
 8002eec:	1dfb      	adds	r3, r7, #7
 8002eee:	2201      	movs	r2, #1
 8002ef0:	2161      	movs	r1, #97	; 0x61
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7fe fbf6 	bl	80016e4 <ACCELERO_IO_Write>
  ctrl=0x28; 
 8002ef8:	2328      	movs	r3, #40	; 0x28
 8002efa:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_3_ADDR,1);
 8002efc:	1dfb      	adds	r3, r7, #7
 8002efe:	2201      	movs	r2, #1
 8002f00:	2162      	movs	r1, #98	; 0x62
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fe fbee 	bl	80016e4 <ACCELERO_IO_Write>
  ctrl=0x11; 
 8002f08:	2311      	movs	r3, #17
 8002f0a:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_4_ADDR,1);
 8002f0c:	1dfb      	adds	r3, r7, #7
 8002f0e:	2201      	movs	r2, #1
 8002f10:	2163      	movs	r1, #99	; 0x63
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7fe fbe6 	bl	80016e4 <ACCELERO_IO_Write>
}
 8002f18:	bf00      	nop
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <LIS3DSH_RebootCmd>:
  * @brief  Reboot memory content of LIS3DSH.
  * @param  None
  * @retval None
  */
void LIS3DSH_RebootCmd(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG6 register */
  ACCELERO_IO_Read(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 8002f26:	1dfb      	adds	r3, r7, #7
 8002f28:	2201      	movs	r2, #1
 8002f2a:	2125      	movs	r1, #37	; 0x25
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fe fc0b 	bl	8001748 <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS3DSH_BOOT_FORCED;
 8002f32:	79fb      	ldrb	r3, [r7, #7]
 8002f34:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG6 register */
  ACCELERO_IO_Write(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 8002f3c:	1dfb      	adds	r3, r7, #7
 8002f3e:	2201      	movs	r2, #1
 8002f40:	2125      	movs	r1, #37	; 0x25
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7fe fbce 	bl	80016e4 <ACCELERO_IO_Write>
}
 8002f48:	bf00      	nop
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <LIS3DSH_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit representation).
  * @param  pointer on floating buffer.
  * @retval None
  */
void LIS3DSH_ReadACC(int16_t *pData)
{
 8002f50:	b590      	push	{r4, r7, lr}
 8002f52:	b089      	sub	sp, #36	; 0x24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  uint8_t crtl, i = 0x00;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8002f5c:	4b63      	ldr	r3, [pc, #396]	; (80030ec <LIS3DSH_ReadACC+0x19c>)
 8002f5e:	61bb      	str	r3, [r7, #24]
  float valueinfloat = 0;
 8002f60:	f04f 0300 	mov.w	r3, #0
 8002f64:	617b      	str	r3, [r7, #20]
  
  ACCELERO_IO_Read(&crtl, LIS3DSH_CTRL_REG5_ADDR, 1);  
 8002f66:	f107 030b 	add.w	r3, r7, #11
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	2124      	movs	r1, #36	; 0x24
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fe fbea 	bl	8001748 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[0], LIS3DSH_OUT_X_L_ADDR, 1);
 8002f74:	f107 030c 	add.w	r3, r7, #12
 8002f78:	2201      	movs	r2, #1
 8002f7a:	2128      	movs	r1, #40	; 0x28
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7fe fbe3 	bl	8001748 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[1], LIS3DSH_OUT_X_H_ADDR, 1);
 8002f82:	f107 030c 	add.w	r3, r7, #12
 8002f86:	3301      	adds	r3, #1
 8002f88:	2201      	movs	r2, #1
 8002f8a:	2129      	movs	r1, #41	; 0x29
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7fe fbdb 	bl	8001748 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[2], LIS3DSH_OUT_Y_L_ADDR, 1);
 8002f92:	f107 030c 	add.w	r3, r7, #12
 8002f96:	3302      	adds	r3, #2
 8002f98:	2201      	movs	r2, #1
 8002f9a:	212a      	movs	r1, #42	; 0x2a
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7fe fbd3 	bl	8001748 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[3], LIS3DSH_OUT_Y_H_ADDR, 1);
 8002fa2:	f107 030c 	add.w	r3, r7, #12
 8002fa6:	3303      	adds	r3, #3
 8002fa8:	2201      	movs	r2, #1
 8002faa:	212b      	movs	r1, #43	; 0x2b
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fe fbcb 	bl	8001748 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[4], LIS3DSH_OUT_Z_L_ADDR, 1);
 8002fb2:	f107 030c 	add.w	r3, r7, #12
 8002fb6:	3304      	adds	r3, #4
 8002fb8:	2201      	movs	r2, #1
 8002fba:	212c      	movs	r1, #44	; 0x2c
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7fe fbc3 	bl	8001748 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[5], LIS3DSH_OUT_Z_H_ADDR, 1);
 8002fc2:	f107 030c 	add.w	r3, r7, #12
 8002fc6:	3305      	adds	r3, #5
 8002fc8:	2201      	movs	r2, #1
 8002fca:	212d      	movs	r1, #45	; 0x2d
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7fe fbbb 	bl	8001748 <ACCELERO_IO_Read>
  
  switch(crtl & LIS3DSH__FULLSCALE_SELECTION) 
 8002fd2:	7afb      	ldrb	r3, [r7, #11]
 8002fd4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002fd8:	2b20      	cmp	r3, #32
 8002fda:	d854      	bhi.n	8003086 <LIS3DSH_ReadACC+0x136>
 8002fdc:	a201      	add	r2, pc, #4	; (adr r2, 8002fe4 <LIS3DSH_ReadACC+0x94>)
 8002fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe2:	bf00      	nop
 8002fe4:	08003069 	.word	0x08003069
 8002fe8:	08003087 	.word	0x08003087
 8002fec:	08003087 	.word	0x08003087
 8002ff0:	08003087 	.word	0x08003087
 8002ff4:	08003087 	.word	0x08003087
 8002ff8:	08003087 	.word	0x08003087
 8002ffc:	08003087 	.word	0x08003087
 8003000:	08003087 	.word	0x08003087
 8003004:	0800306f 	.word	0x0800306f
 8003008:	08003087 	.word	0x08003087
 800300c:	08003087 	.word	0x08003087
 8003010:	08003087 	.word	0x08003087
 8003014:	08003087 	.word	0x08003087
 8003018:	08003087 	.word	0x08003087
 800301c:	08003087 	.word	0x08003087
 8003020:	08003087 	.word	0x08003087
 8003024:	08003075 	.word	0x08003075
 8003028:	08003087 	.word	0x08003087
 800302c:	08003087 	.word	0x08003087
 8003030:	08003087 	.word	0x08003087
 8003034:	08003087 	.word	0x08003087
 8003038:	08003087 	.word	0x08003087
 800303c:	08003087 	.word	0x08003087
 8003040:	08003087 	.word	0x08003087
 8003044:	0800307b 	.word	0x0800307b
 8003048:	08003087 	.word	0x08003087
 800304c:	08003087 	.word	0x08003087
 8003050:	08003087 	.word	0x08003087
 8003054:	08003087 	.word	0x08003087
 8003058:	08003087 	.word	0x08003087
 800305c:	08003087 	.word	0x08003087
 8003060:	08003087 	.word	0x08003087
 8003064:	08003081 	.word	0x08003081
  {
    /* FS bit = 000 ==> Sensitivity typical value = 0.06milligals/digit */ 
  case LIS3DSH_FULLSCALE_2:
    sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8003068:	4b20      	ldr	r3, [pc, #128]	; (80030ec <LIS3DSH_ReadACC+0x19c>)
 800306a:	61bb      	str	r3, [r7, #24]
    break;
 800306c:	e00c      	b.n	8003088 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 001 ==> Sensitivity typical value = 0.12milligals/digit */ 
  case LIS3DSH_FULLSCALE_4:
    sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 800306e:	4b20      	ldr	r3, [pc, #128]	; (80030f0 <LIS3DSH_ReadACC+0x1a0>)
 8003070:	61bb      	str	r3, [r7, #24]
    break;
 8003072:	e009      	b.n	8003088 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 010 ==> Sensitivity typical value = 0.18milligals/digit */ 
  case LIS3DSH_FULLSCALE_6:
    sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 8003074:	4b1f      	ldr	r3, [pc, #124]	; (80030f4 <LIS3DSH_ReadACC+0x1a4>)
 8003076:	61bb      	str	r3, [r7, #24]
    break;
 8003078:	e006      	b.n	8003088 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 011 ==> Sensitivity typical value = 0.24milligals/digit */ 
  case LIS3DSH_FULLSCALE_8:
    sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 800307a:	4b1f      	ldr	r3, [pc, #124]	; (80030f8 <LIS3DSH_ReadACC+0x1a8>)
 800307c:	61bb      	str	r3, [r7, #24]
    break;
 800307e:	e003      	b.n	8003088 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 100 ==> Sensitivity typical value = 0.73milligals/digit */ 
  case LIS3DSH_FULLSCALE_16:
    sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 8003080:	4b1e      	ldr	r3, [pc, #120]	; (80030fc <LIS3DSH_ReadACC+0x1ac>)
 8003082:	61bb      	str	r3, [r7, #24]
    break;
 8003084:	e000      	b.n	8003088 <LIS3DSH_ReadACC+0x138>
    
  default:
    break;
 8003086:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8003088:	2300      	movs	r3, #0
 800308a:	77fb      	strb	r3, [r7, #31]
 800308c:	e025      	b.n	80030da <LIS3DSH_ReadACC+0x18a>
  {
    valueinfloat = ((buffer[2*i+1] << 8) + buffer[2*i]) * sensitivity;
 800308e:	7ffb      	ldrb	r3, [r7, #31]
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	3301      	adds	r3, #1
 8003094:	3320      	adds	r3, #32
 8003096:	443b      	add	r3, r7
 8003098:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 800309c:	021b      	lsls	r3, r3, #8
 800309e:	7ffa      	ldrb	r2, [r7, #31]
 80030a0:	0052      	lsls	r2, r2, #1
 80030a2:	3220      	adds	r2, #32
 80030a4:	443a      	add	r2, r7
 80030a6:	f912 2c14 	ldrsb.w	r2, [r2, #-20]
 80030aa:	4413      	add	r3, r2
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fd f999 	bl	80003e4 <__aeabi_i2f>
 80030b2:	4603      	mov	r3, r0
 80030b4:	4619      	mov	r1, r3
 80030b6:	69b8      	ldr	r0, [r7, #24]
 80030b8:	f7fd f9e8 	bl	800048c <__aeabi_fmul>
 80030bc:	4603      	mov	r3, r0
 80030be:	617b      	str	r3, [r7, #20]
    pData[i] = (int16_t)valueinfloat;
 80030c0:	7ffb      	ldrb	r3, [r7, #31]
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	18d4      	adds	r4, r2, r3
 80030c8:	6978      	ldr	r0, [r7, #20]
 80030ca:	f7fd fb2f 	bl	800072c <__aeabi_f2iz>
 80030ce:	4603      	mov	r3, r0
 80030d0:	b21b      	sxth	r3, r3
 80030d2:	8023      	strh	r3, [r4, #0]
  for(i=0; i<3; i++)
 80030d4:	7ffb      	ldrb	r3, [r7, #31]
 80030d6:	3301      	adds	r3, #1
 80030d8:	77fb      	strb	r3, [r7, #31]
 80030da:	7ffb      	ldrb	r3, [r7, #31]
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d9d6      	bls.n	800308e <LIS3DSH_ReadACC+0x13e>
  }
}
 80030e0:	bf00      	nop
 80030e2:	bf00      	nop
 80030e4:	3724      	adds	r7, #36	; 0x24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd90      	pop	{r4, r7, pc}
 80030ea:	bf00      	nop
 80030ec:	3d75c28f 	.word	0x3d75c28f
 80030f0:	3df5c28f 	.word	0x3df5c28f
 80030f4:	3e3851ec 	.word	0x3e3851ec
 80030f8:	3e75c28f 	.word	0x3e75c28f
 80030fc:	3f3ae148 	.word	0x3f3ae148

08003100 <DCMI_Control_IO_Init>:
 * @brief	Init DCMI module power control
 * @func	void DCMI_Control_IO_Init(void)
 * @param 	none
 * @retval	none
 */
void DCMI_Control_IO_Init(void) {
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af02      	add	r7, sp, #8
	/* Enable GPIOD clocks */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003106:	4b1c      	ldr	r3, [pc, #112]	; (8003178 <DCMI_Control_IO_Init+0x78>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310a:	4a1b      	ldr	r2, [pc, #108]	; (8003178 <DCMI_Control_IO_Init+0x78>)
 800310c:	f043 0308 	orr.w	r3, r3, #8
 8003110:	6313      	str	r3, [r2, #48]	; 0x30
 8003112:	4b19      	ldr	r3, [pc, #100]	; (8003178 <DCMI_Control_IO_Init+0x78>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003116:	f003 0308 	and.w	r3, r3, #8
 800311a:	607b      	str	r3, [r7, #4]
 800311c:	687b      	ldr	r3, [r7, #4]

	/* camera RST pin configuration */
	BSP_GPIO_PinCfg(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_MODE_OUTPUT_PP,
 800311e:	2300      	movs	r3, #0
 8003120:	9301      	str	r3, [sp, #4]
 8003122:	2300      	movs	r3, #0
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	2300      	movs	r3, #0
 8003128:	2201      	movs	r2, #1
 800312a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800312e:	4813      	ldr	r0, [pc, #76]	; (800317c <DCMI_Control_IO_Init+0x7c>)
 8003130:	f7fe fba2 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	/*Reset camera*/
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_RESET);
 8003134:	2200      	movs	r2, #0
 8003136:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800313a:	4810      	ldr	r0, [pc, #64]	; (800317c <DCMI_Control_IO_Init+0x7c>)
 800313c:	f006 f930 	bl	80093a0 <HAL_GPIO_WritePin>
	Delay(10);
 8003140:	200a      	movs	r0, #10
 8003142:	f7ff f861 	bl	8002208 <Delay>
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_SET);
 8003146:	2201      	movs	r2, #1
 8003148:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800314c:	480b      	ldr	r0, [pc, #44]	; (800317c <DCMI_Control_IO_Init+0x7c>)
 800314e:	f006 f927 	bl	80093a0 <HAL_GPIO_WritePin>

	/* camera PWR EN pin configuration */
	BSP_GPIO_PinCfg(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_MODE_OUTPUT_PP,
 8003152:	2300      	movs	r3, #0
 8003154:	9301      	str	r3, [sp, #4]
 8003156:	2300      	movs	r3, #0
 8003158:	9300      	str	r3, [sp, #0]
 800315a:	2300      	movs	r3, #0
 800315c:	2201      	movs	r2, #1
 800315e:	2140      	movs	r1, #64	; 0x40
 8003160:	4806      	ldr	r0, [pc, #24]	; (800317c <DCMI_Control_IO_Init+0x7c>)
 8003162:	f7fe fb89 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	HAL_GPIO_WritePin(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_PIN_RESET);
 8003166:	2200      	movs	r2, #0
 8003168:	2140      	movs	r1, #64	; 0x40
 800316a:	4804      	ldr	r0, [pc, #16]	; (800317c <DCMI_Control_IO_Init+0x7c>)
 800316c:	f006 f918 	bl	80093a0 <HAL_GPIO_WritePin>
}
 8003170:	bf00      	nop
 8003172:	3708      	adds	r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	40023800 	.word	0x40023800
 800317c:	40020c00 	.word	0x40020c00

08003180 <DCMI_OV9655_hardware_reset>:
 * @brief	Reset of the DCMI_OV9655
 * @func	void DCMI_OV9655_hardware_reset(void)
 * @param	none
 * @retval	none
 */
void DCMI_OV9655_hardware_reset(void) {
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af02      	add	r7, sp, #8
	/* Enable GPIOD clocks */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003186:	4b10      	ldr	r3, [pc, #64]	; (80031c8 <DCMI_OV9655_hardware_reset+0x48>)
 8003188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318a:	4a0f      	ldr	r2, [pc, #60]	; (80031c8 <DCMI_OV9655_hardware_reset+0x48>)
 800318c:	f043 0308 	orr.w	r3, r3, #8
 8003190:	6313      	str	r3, [r2, #48]	; 0x30
 8003192:	4b0d      	ldr	r3, [pc, #52]	; (80031c8 <DCMI_OV9655_hardware_reset+0x48>)
 8003194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003196:	f003 0308 	and.w	r3, r3, #8
 800319a:	607b      	str	r3, [r7, #4]
 800319c:	687b      	ldr	r3, [r7, #4]

	/* Camera RST pin configuration */
	BSP_GPIO_PinCfg(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_MODE_OUTPUT_PP,
 800319e:	2300      	movs	r3, #0
 80031a0:	9301      	str	r3, [sp, #4]
 80031a2:	2300      	movs	r3, #0
 80031a4:	9300      	str	r3, [sp, #0]
 80031a6:	2300      	movs	r3, #0
 80031a8:	2201      	movs	r2, #1
 80031aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031ae:	4807      	ldr	r0, [pc, #28]	; (80031cc <DCMI_OV9655_hardware_reset+0x4c>)
 80031b0:	f7fe fb62 	bl	8001878 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	/* Reset camera*/
	HAL_GPIO_WritePin(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_PIN_RESET);
 80031b4:	2200      	movs	r2, #0
 80031b6:	2140      	movs	r1, #64	; 0x40
 80031b8:	4804      	ldr	r0, [pc, #16]	; (80031cc <DCMI_OV9655_hardware_reset+0x4c>)
 80031ba:	f006 f8f1 	bl	80093a0 <HAL_GPIO_WritePin>
}
 80031be:	bf00      	nop
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40023800 	.word	0x40023800
 80031cc:	40020c00 	.word	0x40020c00

080031d0 <DCMI_OV9655_QVGASizeSetup>:
/**
 * @brief  Set the QVGA size(240*320).
 * @param  None
 * @retval None
 */
void DCMI_OV9655_QVGASizeSetup(void) {
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
	Delay(TIMEOUT);
 80031d4:	2002      	movs	r0, #2
 80031d6:	f7ff f817 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x00, 0x00);
 80031da:	2200      	movs	r2, #0
 80031dc:	2100      	movs	r1, #0
 80031de:	2060      	movs	r0, #96	; 0x60
 80031e0:	f7fd fe50 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031e4:	2002      	movs	r0, #2
 80031e6:	f7ff f80f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x01, 0x80);
 80031ea:	2280      	movs	r2, #128	; 0x80
 80031ec:	2101      	movs	r1, #1
 80031ee:	2060      	movs	r0, #96	; 0x60
 80031f0:	f7fd fe48 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031f4:	2002      	movs	r0, #2
 80031f6:	f7ff f807 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x02, 0x80);
 80031fa:	2280      	movs	r2, #128	; 0x80
 80031fc:	2102      	movs	r1, #2
 80031fe:	2060      	movs	r0, #96	; 0x60
 8003200:	f7fd fe40 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003204:	2002      	movs	r0, #2
 8003206:	f7fe ffff 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x03, 0x02);
 800320a:	2202      	movs	r2, #2
 800320c:	2103      	movs	r1, #3
 800320e:	2060      	movs	r0, #96	; 0x60
 8003210:	f7fd fe38 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003214:	2002      	movs	r0, #2
 8003216:	f7fe fff7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x04, 0x03);
 800321a:	2203      	movs	r2, #3
 800321c:	2104      	movs	r1, #4
 800321e:	2060      	movs	r0, #96	; 0x60
 8003220:	f7fd fe30 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003224:	2002      	movs	r0, #2
 8003226:	f7fe ffef 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x09, 0x01);
 800322a:	2201      	movs	r2, #1
 800322c:	2109      	movs	r1, #9
 800322e:	2060      	movs	r0, #96	; 0x60
 8003230:	f7fd fe28 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003234:	2002      	movs	r0, #2
 8003236:	f7fe ffe7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0b, 0x57);
 800323a:	2257      	movs	r2, #87	; 0x57
 800323c:	210b      	movs	r1, #11
 800323e:	2060      	movs	r0, #96	; 0x60
 8003240:	f7fd fe20 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003244:	2002      	movs	r0, #2
 8003246:	f7fe ffdf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0e, 0x61);
 800324a:	2261      	movs	r2, #97	; 0x61
 800324c:	210e      	movs	r1, #14
 800324e:	2060      	movs	r0, #96	; 0x60
 8003250:	f7fd fe18 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003254:	2002      	movs	r0, #2
 8003256:	f7fe ffd7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0f, 0x40);
 800325a:	2240      	movs	r2, #64	; 0x40
 800325c:	210f      	movs	r1, #15
 800325e:	2060      	movs	r0, #96	; 0x60
 8003260:	f7fd fe10 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003264:	2002      	movs	r0, #2
 8003266:	f7fe ffcf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x11, 0x01);
 800326a:	2201      	movs	r2, #1
 800326c:	2111      	movs	r1, #17
 800326e:	2060      	movs	r0, #96	; 0x60
 8003270:	f7fd fe08 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003274:	2002      	movs	r0, #2
 8003276:	f7fe ffc7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x62);
 800327a:	2262      	movs	r2, #98	; 0x62
 800327c:	2112      	movs	r1, #18
 800327e:	2060      	movs	r0, #96	; 0x60
 8003280:	f7fd fe00 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003284:	2002      	movs	r0, #2
 8003286:	f7fe ffbf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x13, 0xc7);
 800328a:	22c7      	movs	r2, #199	; 0xc7
 800328c:	2113      	movs	r1, #19
 800328e:	2060      	movs	r0, #96	; 0x60
 8003290:	f7fd fdf8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003294:	2002      	movs	r0, #2
 8003296:	f7fe ffb7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x14, 0x3a);
 800329a:	223a      	movs	r2, #58	; 0x3a
 800329c:	2114      	movs	r1, #20
 800329e:	2060      	movs	r0, #96	; 0x60
 80032a0:	f7fd fdf0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032a4:	2002      	movs	r0, #2
 80032a6:	f7fe ffaf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x16, 0x24);
 80032aa:	2224      	movs	r2, #36	; 0x24
 80032ac:	2116      	movs	r1, #22
 80032ae:	2060      	movs	r0, #96	; 0x60
 80032b0:	f7fd fde8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032b4:	2002      	movs	r0, #2
 80032b6:	f7fe ffa7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x17, 0x18);
 80032ba:	2218      	movs	r2, #24
 80032bc:	2117      	movs	r1, #23
 80032be:	2060      	movs	r0, #96	; 0x60
 80032c0:	f7fd fde0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032c4:	2002      	movs	r0, #2
 80032c6:	f7fe ff9f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x18, 0x04);
 80032ca:	2204      	movs	r2, #4
 80032cc:	2118      	movs	r1, #24
 80032ce:	2060      	movs	r0, #96	; 0x60
 80032d0:	f7fd fdd8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032d4:	2002      	movs	r0, #2
 80032d6:	f7fe ff97 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x19, 0x01);
 80032da:	2201      	movs	r2, #1
 80032dc:	2119      	movs	r1, #25
 80032de:	2060      	movs	r0, #96	; 0x60
 80032e0:	f7fd fdd0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032e4:	2002      	movs	r0, #2
 80032e6:	f7fe ff8f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1a, 0x81);
 80032ea:	2281      	movs	r2, #129	; 0x81
 80032ec:	211a      	movs	r1, #26
 80032ee:	2060      	movs	r0, #96	; 0x60
 80032f0:	f7fd fdc8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032f4:	2002      	movs	r0, #2
 80032f6:	f7fe ff87 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1e, 0x00); /*0x20*/
 80032fa:	2200      	movs	r2, #0
 80032fc:	211e      	movs	r1, #30
 80032fe:	2060      	movs	r0, #96	; 0x60
 8003300:	f7fd fdc0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003304:	2002      	movs	r0, #2
 8003306:	f7fe ff7f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x24, 0x3c);
 800330a:	223c      	movs	r2, #60	; 0x3c
 800330c:	2124      	movs	r1, #36	; 0x24
 800330e:	2060      	movs	r0, #96	; 0x60
 8003310:	f7fd fdb8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003314:	2002      	movs	r0, #2
 8003316:	f7fe ff77 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x25, 0x36);
 800331a:	2236      	movs	r2, #54	; 0x36
 800331c:	2125      	movs	r1, #37	; 0x25
 800331e:	2060      	movs	r0, #96	; 0x60
 8003320:	f7fd fdb0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003324:	2002      	movs	r0, #2
 8003326:	f7fe ff6f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x26, 0x72);
 800332a:	2272      	movs	r2, #114	; 0x72
 800332c:	2126      	movs	r1, #38	; 0x26
 800332e:	2060      	movs	r0, #96	; 0x60
 8003330:	f7fd fda8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003334:	2002      	movs	r0, #2
 8003336:	f7fe ff67 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x27, 0x08);
 800333a:	2208      	movs	r2, #8
 800333c:	2127      	movs	r1, #39	; 0x27
 800333e:	2060      	movs	r0, #96	; 0x60
 8003340:	f7fd fda0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003344:	2002      	movs	r0, #2
 8003346:	f7fe ff5f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x28, 0x08);
 800334a:	2208      	movs	r2, #8
 800334c:	2128      	movs	r1, #40	; 0x28
 800334e:	2060      	movs	r0, #96	; 0x60
 8003350:	f7fd fd98 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003354:	2002      	movs	r0, #2
 8003356:	f7fe ff57 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x29, 0x15);
 800335a:	2215      	movs	r2, #21
 800335c:	2129      	movs	r1, #41	; 0x29
 800335e:	2060      	movs	r0, #96	; 0x60
 8003360:	f7fd fd90 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003364:	2002      	movs	r0, #2
 8003366:	f7fe ff4f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2a, 0x00);
 800336a:	2200      	movs	r2, #0
 800336c:	212a      	movs	r1, #42	; 0x2a
 800336e:	2060      	movs	r0, #96	; 0x60
 8003370:	f7fd fd88 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003374:	2002      	movs	r0, #2
 8003376:	f7fe ff47 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2b, 0x00);
 800337a:	2200      	movs	r2, #0
 800337c:	212b      	movs	r1, #43	; 0x2b
 800337e:	2060      	movs	r0, #96	; 0x60
 8003380:	f7fd fd80 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003384:	2002      	movs	r0, #2
 8003386:	f7fe ff3f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2c, 0x08);
 800338a:	2208      	movs	r2, #8
 800338c:	212c      	movs	r1, #44	; 0x2c
 800338e:	2060      	movs	r0, #96	; 0x60
 8003390:	f7fd fd78 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003394:	2002      	movs	r0, #2
 8003396:	f7fe ff37 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x32, 0x12);
 800339a:	2212      	movs	r2, #18
 800339c:	2132      	movs	r1, #50	; 0x32
 800339e:	2060      	movs	r0, #96	; 0x60
 80033a0:	f7fd fd70 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033a4:	2002      	movs	r0, #2
 80033a6:	f7fe ff2f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x33, 0x00);
 80033aa:	2200      	movs	r2, #0
 80033ac:	2133      	movs	r1, #51	; 0x33
 80033ae:	2060      	movs	r0, #96	; 0x60
 80033b0:	f7fd fd68 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033b4:	2002      	movs	r0, #2
 80033b6:	f7fe ff27 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x34, 0x3f);
 80033ba:	223f      	movs	r2, #63	; 0x3f
 80033bc:	2134      	movs	r1, #52	; 0x34
 80033be:	2060      	movs	r0, #96	; 0x60
 80033c0:	f7fd fd60 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033c4:	2002      	movs	r0, #2
 80033c6:	f7fe ff1f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x35, 0x00);
 80033ca:	2200      	movs	r2, #0
 80033cc:	2135      	movs	r1, #53	; 0x35
 80033ce:	2060      	movs	r0, #96	; 0x60
 80033d0:	f7fd fd58 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033d4:	2002      	movs	r0, #2
 80033d6:	f7fe ff17 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x36, 0x3a);
 80033da:	223a      	movs	r2, #58	; 0x3a
 80033dc:	2136      	movs	r1, #54	; 0x36
 80033de:	2060      	movs	r0, #96	; 0x60
 80033e0:	f7fd fd50 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033e4:	2002      	movs	r0, #2
 80033e6:	f7fe ff0f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x38, 0x72);
 80033ea:	2272      	movs	r2, #114	; 0x72
 80033ec:	2138      	movs	r1, #56	; 0x38
 80033ee:	2060      	movs	r0, #96	; 0x60
 80033f0:	f7fd fd48 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033f4:	2002      	movs	r0, #2
 80033f6:	f7fe ff07 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x39, 0x57);
 80033fa:	2257      	movs	r2, #87	; 0x57
 80033fc:	2139      	movs	r1, #57	; 0x39
 80033fe:	2060      	movs	r0, #96	; 0x60
 8003400:	f7fd fd40 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003404:	2002      	movs	r0, #2
 8003406:	f7fe feff 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3a, 0xcc);
 800340a:	22cc      	movs	r2, #204	; 0xcc
 800340c:	213a      	movs	r1, #58	; 0x3a
 800340e:	2060      	movs	r0, #96	; 0x60
 8003410:	f7fd fd38 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003414:	2002      	movs	r0, #2
 8003416:	f7fe fef7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3b, 0x04);
 800341a:	2204      	movs	r2, #4
 800341c:	213b      	movs	r1, #59	; 0x3b
 800341e:	2060      	movs	r0, #96	; 0x60
 8003420:	f7fd fd30 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003424:	2002      	movs	r0, #2
 8003426:	f7fe feef 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3d, 0x99);
 800342a:	2299      	movs	r2, #153	; 0x99
 800342c:	213d      	movs	r1, #61	; 0x3d
 800342e:	2060      	movs	r0, #96	; 0x60
 8003430:	f7fd fd28 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003434:	2002      	movs	r0, #2
 8003436:	f7fe fee7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3e, 0x02);
 800343a:	2202      	movs	r2, #2
 800343c:	213e      	movs	r1, #62	; 0x3e
 800343e:	2060      	movs	r0, #96	; 0x60
 8003440:	f7fd fd20 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003444:	2002      	movs	r0, #2
 8003446:	f7fe fedf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3f, 0xc1);
 800344a:	22c1      	movs	r2, #193	; 0xc1
 800344c:	213f      	movs	r1, #63	; 0x3f
 800344e:	2060      	movs	r0, #96	; 0x60
 8003450:	f7fd fd18 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003454:	2002      	movs	r0, #2
 8003456:	f7fe fed7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x40, 0xc0);
 800345a:	22c0      	movs	r2, #192	; 0xc0
 800345c:	2140      	movs	r1, #64	; 0x40
 800345e:	2060      	movs	r0, #96	; 0x60
 8003460:	f7fd fd10 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003464:	2002      	movs	r0, #2
 8003466:	f7fe fecf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x41, 0x41);
 800346a:	2241      	movs	r2, #65	; 0x41
 800346c:	2141      	movs	r1, #65	; 0x41
 800346e:	2060      	movs	r0, #96	; 0x60
 8003470:	f7fd fd08 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003474:	2002      	movs	r0, #2
 8003476:	f7fe fec7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x42, 0xc0);
 800347a:	22c0      	movs	r2, #192	; 0xc0
 800347c:	2142      	movs	r1, #66	; 0x42
 800347e:	2060      	movs	r0, #96	; 0x60
 8003480:	f7fd fd00 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003484:	2002      	movs	r0, #2
 8003486:	f7fe febf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x43, 0x0a);
 800348a:	220a      	movs	r2, #10
 800348c:	2143      	movs	r1, #67	; 0x43
 800348e:	2060      	movs	r0, #96	; 0x60
 8003490:	f7fd fcf8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003494:	2002      	movs	r0, #2
 8003496:	f7fe feb7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x44, 0xf0);
 800349a:	22f0      	movs	r2, #240	; 0xf0
 800349c:	2144      	movs	r1, #68	; 0x44
 800349e:	2060      	movs	r0, #96	; 0x60
 80034a0:	f7fd fcf0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034a4:	2002      	movs	r0, #2
 80034a6:	f7fe feaf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x45, 0x46);
 80034aa:	2246      	movs	r2, #70	; 0x46
 80034ac:	2145      	movs	r1, #69	; 0x45
 80034ae:	2060      	movs	r0, #96	; 0x60
 80034b0:	f7fd fce8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034b4:	2002      	movs	r0, #2
 80034b6:	f7fe fea7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x46, 0x62);
 80034ba:	2262      	movs	r2, #98	; 0x62
 80034bc:	2146      	movs	r1, #70	; 0x46
 80034be:	2060      	movs	r0, #96	; 0x60
 80034c0:	f7fd fce0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034c4:	2002      	movs	r0, #2
 80034c6:	f7fe fe9f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x47, 0x2a);
 80034ca:	222a      	movs	r2, #42	; 0x2a
 80034cc:	2147      	movs	r1, #71	; 0x47
 80034ce:	2060      	movs	r0, #96	; 0x60
 80034d0:	f7fd fcd8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034d4:	2002      	movs	r0, #2
 80034d6:	f7fe fe97 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x48, 0x3c);
 80034da:	223c      	movs	r2, #60	; 0x3c
 80034dc:	2148      	movs	r1, #72	; 0x48
 80034de:	2060      	movs	r0, #96	; 0x60
 80034e0:	f7fd fcd0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034e4:	2002      	movs	r0, #2
 80034e6:	f7fe fe8f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4a, 0xfc);
 80034ea:	22fc      	movs	r2, #252	; 0xfc
 80034ec:	214a      	movs	r1, #74	; 0x4a
 80034ee:	2060      	movs	r0, #96	; 0x60
 80034f0:	f7fd fcc8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034f4:	2002      	movs	r0, #2
 80034f6:	f7fe fe87 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4b, 0xfc);
 80034fa:	22fc      	movs	r2, #252	; 0xfc
 80034fc:	214b      	movs	r1, #75	; 0x4b
 80034fe:	2060      	movs	r0, #96	; 0x60
 8003500:	f7fd fcc0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003504:	2002      	movs	r0, #2
 8003506:	f7fe fe7f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4c, 0x7f);
 800350a:	227f      	movs	r2, #127	; 0x7f
 800350c:	214c      	movs	r1, #76	; 0x4c
 800350e:	2060      	movs	r0, #96	; 0x60
 8003510:	f7fd fcb8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003514:	2002      	movs	r0, #2
 8003516:	f7fe fe77 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4d, 0x7f);
 800351a:	227f      	movs	r2, #127	; 0x7f
 800351c:	214d      	movs	r1, #77	; 0x4d
 800351e:	2060      	movs	r0, #96	; 0x60
 8003520:	f7fd fcb0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003524:	2002      	movs	r0, #2
 8003526:	f7fe fe6f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4e, 0x7f);
 800352a:	227f      	movs	r2, #127	; 0x7f
 800352c:	214e      	movs	r1, #78	; 0x4e
 800352e:	2060      	movs	r0, #96	; 0x60
 8003530:	f7fd fca8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003534:	2002      	movs	r0, #2
 8003536:	f7fe fe67 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4f, 0x98);
 800353a:	2298      	movs	r2, #152	; 0x98
 800353c:	214f      	movs	r1, #79	; 0x4f
 800353e:	2060      	movs	r0, #96	; 0x60
 8003540:	f7fd fca0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003544:	2002      	movs	r0, #2
 8003546:	f7fe fe5f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x50, 0x98);
 800354a:	2298      	movs	r2, #152	; 0x98
 800354c:	2150      	movs	r1, #80	; 0x50
 800354e:	2060      	movs	r0, #96	; 0x60
 8003550:	f7fd fc98 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003554:	2002      	movs	r0, #2
 8003556:	f7fe fe57 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x51, 0x00);
 800355a:	2200      	movs	r2, #0
 800355c:	2151      	movs	r1, #81	; 0x51
 800355e:	2060      	movs	r0, #96	; 0x60
 8003560:	f7fd fc90 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003564:	2002      	movs	r0, #2
 8003566:	f7fe fe4f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x52, 0x28);
 800356a:	2228      	movs	r2, #40	; 0x28
 800356c:	2152      	movs	r1, #82	; 0x52
 800356e:	2060      	movs	r0, #96	; 0x60
 8003570:	f7fd fc88 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003574:	2002      	movs	r0, #2
 8003576:	f7fe fe47 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x53, 0x70);
 800357a:	2270      	movs	r2, #112	; 0x70
 800357c:	2153      	movs	r1, #83	; 0x53
 800357e:	2060      	movs	r0, #96	; 0x60
 8003580:	f7fd fc80 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003584:	2002      	movs	r0, #2
 8003586:	f7fe fe3f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x54, 0x98);
 800358a:	2298      	movs	r2, #152	; 0x98
 800358c:	2154      	movs	r1, #84	; 0x54
 800358e:	2060      	movs	r0, #96	; 0x60
 8003590:	f7fd fc78 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003594:	2002      	movs	r0, #2
 8003596:	f7fe fe37 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x58, 0x1a);
 800359a:	221a      	movs	r2, #26
 800359c:	2158      	movs	r1, #88	; 0x58
 800359e:	2060      	movs	r0, #96	; 0x60
 80035a0:	f7fd fc70 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035a4:	2002      	movs	r0, #2
 80035a6:	f7fe fe2f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x59, 0x85);
 80035aa:	2285      	movs	r2, #133	; 0x85
 80035ac:	2159      	movs	r1, #89	; 0x59
 80035ae:	2060      	movs	r0, #96	; 0x60
 80035b0:	f7fd fc68 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035b4:	2002      	movs	r0, #2
 80035b6:	f7fe fe27 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5a, 0xa9);
 80035ba:	22a9      	movs	r2, #169	; 0xa9
 80035bc:	215a      	movs	r1, #90	; 0x5a
 80035be:	2060      	movs	r0, #96	; 0x60
 80035c0:	f7fd fc60 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035c4:	2002      	movs	r0, #2
 80035c6:	f7fe fe1f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5b, 0x64);
 80035ca:	2264      	movs	r2, #100	; 0x64
 80035cc:	215b      	movs	r1, #91	; 0x5b
 80035ce:	2060      	movs	r0, #96	; 0x60
 80035d0:	f7fd fc58 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035d4:	2002      	movs	r0, #2
 80035d6:	f7fe fe17 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5c, 0x84);
 80035da:	2284      	movs	r2, #132	; 0x84
 80035dc:	215c      	movs	r1, #92	; 0x5c
 80035de:	2060      	movs	r0, #96	; 0x60
 80035e0:	f7fd fc50 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035e4:	2002      	movs	r0, #2
 80035e6:	f7fe fe0f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5d, 0x53);
 80035ea:	2253      	movs	r2, #83	; 0x53
 80035ec:	215d      	movs	r1, #93	; 0x5d
 80035ee:	2060      	movs	r0, #96	; 0x60
 80035f0:	f7fd fc48 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035f4:	2002      	movs	r0, #2
 80035f6:	f7fe fe07 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5e, 0x0e);
 80035fa:	220e      	movs	r2, #14
 80035fc:	215e      	movs	r1, #94	; 0x5e
 80035fe:	2060      	movs	r0, #96	; 0x60
 8003600:	f7fd fc40 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003604:	2002      	movs	r0, #2
 8003606:	f7fe fdff 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5f, 0xf0);
 800360a:	22f0      	movs	r2, #240	; 0xf0
 800360c:	215f      	movs	r1, #95	; 0x5f
 800360e:	2060      	movs	r0, #96	; 0x60
 8003610:	f7fd fc38 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003614:	2002      	movs	r0, #2
 8003616:	f7fe fdf7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x60, 0xf0);
 800361a:	22f0      	movs	r2, #240	; 0xf0
 800361c:	2160      	movs	r1, #96	; 0x60
 800361e:	2060      	movs	r0, #96	; 0x60
 8003620:	f7fd fc30 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003624:	2002      	movs	r0, #2
 8003626:	f7fe fdef 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x61, 0xf0);
 800362a:	22f0      	movs	r2, #240	; 0xf0
 800362c:	2161      	movs	r1, #97	; 0x61
 800362e:	2060      	movs	r0, #96	; 0x60
 8003630:	f7fd fc28 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003634:	2002      	movs	r0, #2
 8003636:	f7fe fde7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x62, 0x00);
 800363a:	2200      	movs	r2, #0
 800363c:	2162      	movs	r1, #98	; 0x62
 800363e:	2060      	movs	r0, #96	; 0x60
 8003640:	f7fd fc20 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003644:	2002      	movs	r0, #2
 8003646:	f7fe fddf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x63, 0x00);
 800364a:	2200      	movs	r2, #0
 800364c:	2163      	movs	r1, #99	; 0x63
 800364e:	2060      	movs	r0, #96	; 0x60
 8003650:	f7fd fc18 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003654:	2002      	movs	r0, #2
 8003656:	f7fe fdd7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x64, 0x02);
 800365a:	2202      	movs	r2, #2
 800365c:	2164      	movs	r1, #100	; 0x64
 800365e:	2060      	movs	r0, #96	; 0x60
 8003660:	f7fd fc10 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003664:	2002      	movs	r0, #2
 8003666:	f7fe fdcf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x65, 0x20);
 800366a:	2220      	movs	r2, #32
 800366c:	2165      	movs	r1, #101	; 0x65
 800366e:	2060      	movs	r0, #96	; 0x60
 8003670:	f7fd fc08 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003674:	2002      	movs	r0, #2
 8003676:	f7fe fdc7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x66, 0x00);
 800367a:	2200      	movs	r2, #0
 800367c:	2166      	movs	r1, #102	; 0x66
 800367e:	2060      	movs	r0, #96	; 0x60
 8003680:	f7fd fc00 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003684:	2002      	movs	r0, #2
 8003686:	f7fe fdbf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x69, 0x0a);
 800368a:	220a      	movs	r2, #10
 800368c:	2169      	movs	r1, #105	; 0x69
 800368e:	2060      	movs	r0, #96	; 0x60
 8003690:	f7fd fbf8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003694:	2002      	movs	r0, #2
 8003696:	f7fe fdb7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6b, 0x5a);
 800369a:	225a      	movs	r2, #90	; 0x5a
 800369c:	216b      	movs	r1, #107	; 0x6b
 800369e:	2060      	movs	r0, #96	; 0x60
 80036a0:	f7fd fbf0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036a4:	2002      	movs	r0, #2
 80036a6:	f7fe fdaf 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6c, 0x04);
 80036aa:	2204      	movs	r2, #4
 80036ac:	216c      	movs	r1, #108	; 0x6c
 80036ae:	2060      	movs	r0, #96	; 0x60
 80036b0:	f7fd fbe8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036b4:	2002      	movs	r0, #2
 80036b6:	f7fe fda7 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6d, 0x55);
 80036ba:	2255      	movs	r2, #85	; 0x55
 80036bc:	216d      	movs	r1, #109	; 0x6d
 80036be:	2060      	movs	r0, #96	; 0x60
 80036c0:	f7fd fbe0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036c4:	2002      	movs	r0, #2
 80036c6:	f7fe fd9f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6e, 0x00);
 80036ca:	2200      	movs	r2, #0
 80036cc:	216e      	movs	r1, #110	; 0x6e
 80036ce:	2060      	movs	r0, #96	; 0x60
 80036d0:	f7fd fbd8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036d4:	2002      	movs	r0, #2
 80036d6:	f7fe fd97 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6f, 0x9d);
 80036da:	229d      	movs	r2, #157	; 0x9d
 80036dc:	216f      	movs	r1, #111	; 0x6f
 80036de:	2060      	movs	r0, #96	; 0x60
 80036e0:	f7fd fbd0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036e4:	2002      	movs	r0, #2
 80036e6:	f7fe fd8f 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x70, 0x21);
 80036ea:	2221      	movs	r2, #33	; 0x21
 80036ec:	2170      	movs	r1, #112	; 0x70
 80036ee:	2060      	movs	r0, #96	; 0x60
 80036f0:	f7fd fbc8 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036f4:	2002      	movs	r0, #2
 80036f6:	f7fe fd87 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x71, 0x78);
 80036fa:	2278      	movs	r2, #120	; 0x78
 80036fc:	2171      	movs	r1, #113	; 0x71
 80036fe:	2060      	movs	r0, #96	; 0x60
 8003700:	f7fd fbc0 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003704:	2002      	movs	r0, #2
 8003706:	f7fe fd7f 	bl	8002208 <Delay>
	Delay(TIMEOUT);
 800370a:	2002      	movs	r0, #2
 800370c:	f7fe fd7c 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x72, 0x11);
 8003710:	2211      	movs	r2, #17
 8003712:	2172      	movs	r1, #114	; 0x72
 8003714:	2060      	movs	r0, #96	; 0x60
 8003716:	f7fd fbb5 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800371a:	2002      	movs	r0, #2
 800371c:	f7fe fd74 	bl	8002208 <Delay>
	Delay(TIMEOUT);
 8003720:	2002      	movs	r0, #2
 8003722:	f7fe fd71 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x73, 0x01);
 8003726:	2201      	movs	r2, #1
 8003728:	2173      	movs	r1, #115	; 0x73
 800372a:	2060      	movs	r0, #96	; 0x60
 800372c:	f7fd fbaa 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003730:	2002      	movs	r0, #2
 8003732:	f7fe fd69 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x74, 0x10);
 8003736:	2210      	movs	r2, #16
 8003738:	2174      	movs	r1, #116	; 0x74
 800373a:	2060      	movs	r0, #96	; 0x60
 800373c:	f7fd fba2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003740:	2002      	movs	r0, #2
 8003742:	f7fe fd61 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x75, 0x10);
 8003746:	2210      	movs	r2, #16
 8003748:	2175      	movs	r1, #117	; 0x75
 800374a:	2060      	movs	r0, #96	; 0x60
 800374c:	f7fd fb9a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003750:	2002      	movs	r0, #2
 8003752:	f7fe fd59 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x76, 0x01);
 8003756:	2201      	movs	r2, #1
 8003758:	2176      	movs	r1, #118	; 0x76
 800375a:	2060      	movs	r0, #96	; 0x60
 800375c:	f7fd fb92 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003760:	2002      	movs	r0, #2
 8003762:	f7fe fd51 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x77, 0x02);
 8003766:	2202      	movs	r2, #2
 8003768:	2177      	movs	r1, #119	; 0x77
 800376a:	2060      	movs	r0, #96	; 0x60
 800376c:	f7fd fb8a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003770:	2002      	movs	r0, #2
 8003772:	f7fe fd49 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7A, 0x12);
 8003776:	2212      	movs	r2, #18
 8003778:	217a      	movs	r1, #122	; 0x7a
 800377a:	2060      	movs	r0, #96	; 0x60
 800377c:	f7fd fb82 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003780:	2002      	movs	r0, #2
 8003782:	f7fe fd41 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7B, 0x08);
 8003786:	2208      	movs	r2, #8
 8003788:	217b      	movs	r1, #123	; 0x7b
 800378a:	2060      	movs	r0, #96	; 0x60
 800378c:	f7fd fb7a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003790:	2002      	movs	r0, #2
 8003792:	f7fe fd39 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7C, 0x16);
 8003796:	2216      	movs	r2, #22
 8003798:	217c      	movs	r1, #124	; 0x7c
 800379a:	2060      	movs	r0, #96	; 0x60
 800379c:	f7fd fb72 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037a0:	2002      	movs	r0, #2
 80037a2:	f7fe fd31 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7D, 0x30);
 80037a6:	2230      	movs	r2, #48	; 0x30
 80037a8:	217d      	movs	r1, #125	; 0x7d
 80037aa:	2060      	movs	r0, #96	; 0x60
 80037ac:	f7fd fb6a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037b0:	2002      	movs	r0, #2
 80037b2:	f7fe fd29 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7E, 0x5e);
 80037b6:	225e      	movs	r2, #94	; 0x5e
 80037b8:	217e      	movs	r1, #126	; 0x7e
 80037ba:	2060      	movs	r0, #96	; 0x60
 80037bc:	f7fd fb62 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037c0:	2002      	movs	r0, #2
 80037c2:	f7fe fd21 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7F, 0x72);
 80037c6:	2272      	movs	r2, #114	; 0x72
 80037c8:	217f      	movs	r1, #127	; 0x7f
 80037ca:	2060      	movs	r0, #96	; 0x60
 80037cc:	f7fd fb5a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037d0:	2002      	movs	r0, #2
 80037d2:	f7fe fd19 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x80, 0x82);
 80037d6:	2282      	movs	r2, #130	; 0x82
 80037d8:	2180      	movs	r1, #128	; 0x80
 80037da:	2060      	movs	r0, #96	; 0x60
 80037dc:	f7fd fb52 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037e0:	2002      	movs	r0, #2
 80037e2:	f7fe fd11 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x81, 0x8e);
 80037e6:	228e      	movs	r2, #142	; 0x8e
 80037e8:	2181      	movs	r1, #129	; 0x81
 80037ea:	2060      	movs	r0, #96	; 0x60
 80037ec:	f7fd fb4a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037f0:	2002      	movs	r0, #2
 80037f2:	f7fe fd09 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x82, 0x9a);
 80037f6:	229a      	movs	r2, #154	; 0x9a
 80037f8:	2182      	movs	r1, #130	; 0x82
 80037fa:	2060      	movs	r0, #96	; 0x60
 80037fc:	f7fd fb42 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003800:	2002      	movs	r0, #2
 8003802:	f7fe fd01 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x83, 0xa4);
 8003806:	22a4      	movs	r2, #164	; 0xa4
 8003808:	2183      	movs	r1, #131	; 0x83
 800380a:	2060      	movs	r0, #96	; 0x60
 800380c:	f7fd fb3a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003810:	2002      	movs	r0, #2
 8003812:	f7fe fcf9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x84, 0xac);
 8003816:	22ac      	movs	r2, #172	; 0xac
 8003818:	2184      	movs	r1, #132	; 0x84
 800381a:	2060      	movs	r0, #96	; 0x60
 800381c:	f7fd fb32 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003820:	2002      	movs	r0, #2
 8003822:	f7fe fcf1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x85, 0xb8);
 8003826:	22b8      	movs	r2, #184	; 0xb8
 8003828:	2185      	movs	r1, #133	; 0x85
 800382a:	2060      	movs	r0, #96	; 0x60
 800382c:	f7fd fb2a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003830:	2002      	movs	r0, #2
 8003832:	f7fe fce9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x86, 0xc3);
 8003836:	22c3      	movs	r2, #195	; 0xc3
 8003838:	2186      	movs	r1, #134	; 0x86
 800383a:	2060      	movs	r0, #96	; 0x60
 800383c:	f7fd fb22 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003840:	2002      	movs	r0, #2
 8003842:	f7fe fce1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x87, 0xd6);
 8003846:	22d6      	movs	r2, #214	; 0xd6
 8003848:	2187      	movs	r1, #135	; 0x87
 800384a:	2060      	movs	r0, #96	; 0x60
 800384c:	f7fd fb1a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003850:	2002      	movs	r0, #2
 8003852:	f7fe fcd9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x88, 0xe6);
 8003856:	22e6      	movs	r2, #230	; 0xe6
 8003858:	2188      	movs	r1, #136	; 0x88
 800385a:	2060      	movs	r0, #96	; 0x60
 800385c:	f7fd fb12 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003860:	2002      	movs	r0, #2
 8003862:	f7fe fcd1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x89, 0xf2);
 8003866:	22f2      	movs	r2, #242	; 0xf2
 8003868:	2189      	movs	r1, #137	; 0x89
 800386a:	2060      	movs	r0, #96	; 0x60
 800386c:	f7fd fb0a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003870:	2002      	movs	r0, #2
 8003872:	f7fe fcc9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8a, 0x24);
 8003876:	2224      	movs	r2, #36	; 0x24
 8003878:	218a      	movs	r1, #138	; 0x8a
 800387a:	2060      	movs	r0, #96	; 0x60
 800387c:	f7fd fb02 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003880:	2002      	movs	r0, #2
 8003882:	f7fe fcc1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8c, 0x80);
 8003886:	2280      	movs	r2, #128	; 0x80
 8003888:	218c      	movs	r1, #140	; 0x8c
 800388a:	2060      	movs	r0, #96	; 0x60
 800388c:	f7fd fafa 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003890:	2002      	movs	r0, #2
 8003892:	f7fe fcb9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x90, 0x7d);
 8003896:	227d      	movs	r2, #125	; 0x7d
 8003898:	2190      	movs	r1, #144	; 0x90
 800389a:	2060      	movs	r0, #96	; 0x60
 800389c:	f7fd faf2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038a0:	2002      	movs	r0, #2
 80038a2:	f7fe fcb1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x91, 0x7b);
 80038a6:	227b      	movs	r2, #123	; 0x7b
 80038a8:	2191      	movs	r1, #145	; 0x91
 80038aa:	2060      	movs	r0, #96	; 0x60
 80038ac:	f7fd faea 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038b0:	2002      	movs	r0, #2
 80038b2:	f7fe fca9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9d, 0x02);
 80038b6:	2202      	movs	r2, #2
 80038b8:	219d      	movs	r1, #157	; 0x9d
 80038ba:	2060      	movs	r0, #96	; 0x60
 80038bc:	f7fd fae2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038c0:	2002      	movs	r0, #2
 80038c2:	f7fe fca1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9e, 0x02);
 80038c6:	2202      	movs	r2, #2
 80038c8:	219e      	movs	r1, #158	; 0x9e
 80038ca:	2060      	movs	r0, #96	; 0x60
 80038cc:	f7fd fada 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038d0:	2002      	movs	r0, #2
 80038d2:	f7fe fc99 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9f, 0x7a);
 80038d6:	227a      	movs	r2, #122	; 0x7a
 80038d8:	219f      	movs	r1, #159	; 0x9f
 80038da:	2060      	movs	r0, #96	; 0x60
 80038dc:	f7fd fad2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038e0:	2002      	movs	r0, #2
 80038e2:	f7fe fc91 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa0, 0x79);
 80038e6:	2279      	movs	r2, #121	; 0x79
 80038e8:	21a0      	movs	r1, #160	; 0xa0
 80038ea:	2060      	movs	r0, #96	; 0x60
 80038ec:	f7fd faca 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038f0:	2002      	movs	r0, #2
 80038f2:	f7fe fc89 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa1, 0x40);
 80038f6:	2240      	movs	r2, #64	; 0x40
 80038f8:	21a1      	movs	r1, #161	; 0xa1
 80038fa:	2060      	movs	r0, #96	; 0x60
 80038fc:	f7fd fac2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003900:	2002      	movs	r0, #2
 8003902:	f7fe fc81 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa4, 0x50);
 8003906:	2250      	movs	r2, #80	; 0x50
 8003908:	21a4      	movs	r1, #164	; 0xa4
 800390a:	2060      	movs	r0, #96	; 0x60
 800390c:	f7fd faba 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003910:	2002      	movs	r0, #2
 8003912:	f7fe fc79 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa5, 0x68);
 8003916:	2268      	movs	r2, #104	; 0x68
 8003918:	21a5      	movs	r1, #165	; 0xa5
 800391a:	2060      	movs	r0, #96	; 0x60
 800391c:	f7fd fab2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003920:	2002      	movs	r0, #2
 8003922:	f7fe fc71 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa6, 0x4a);
 8003926:	224a      	movs	r2, #74	; 0x4a
 8003928:	21a6      	movs	r1, #166	; 0xa6
 800392a:	2060      	movs	r0, #96	; 0x60
 800392c:	f7fd faaa 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003930:	2002      	movs	r0, #2
 8003932:	f7fe fc69 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa8, 0xc1);
 8003936:	22c1      	movs	r2, #193	; 0xc1
 8003938:	21a8      	movs	r1, #168	; 0xa8
 800393a:	2060      	movs	r0, #96	; 0x60
 800393c:	f7fd faa2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003940:	2002      	movs	r0, #2
 8003942:	f7fe fc61 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa9, 0xef);
 8003946:	22ef      	movs	r2, #239	; 0xef
 8003948:	21a9      	movs	r1, #169	; 0xa9
 800394a:	2060      	movs	r0, #96	; 0x60
 800394c:	f7fd fa9a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003950:	2002      	movs	r0, #2
 8003952:	f7fe fc59 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaa, 0x92);
 8003956:	2292      	movs	r2, #146	; 0x92
 8003958:	21aa      	movs	r1, #170	; 0xaa
 800395a:	2060      	movs	r0, #96	; 0x60
 800395c:	f7fd fa92 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003960:	2002      	movs	r0, #2
 8003962:	f7fe fc51 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xab, 0x04);
 8003966:	2204      	movs	r2, #4
 8003968:	21ab      	movs	r1, #171	; 0xab
 800396a:	2060      	movs	r0, #96	; 0x60
 800396c:	f7fd fa8a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003970:	2002      	movs	r0, #2
 8003972:	f7fe fc49 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xac, 0x80);
 8003976:	2280      	movs	r2, #128	; 0x80
 8003978:	21ac      	movs	r1, #172	; 0xac
 800397a:	2060      	movs	r0, #96	; 0x60
 800397c:	f7fd fa82 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003980:	2002      	movs	r0, #2
 8003982:	f7fe fc41 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xad, 0x80);
 8003986:	2280      	movs	r2, #128	; 0x80
 8003988:	21ad      	movs	r1, #173	; 0xad
 800398a:	2060      	movs	r0, #96	; 0x60
 800398c:	f7fd fa7a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003990:	2002      	movs	r0, #2
 8003992:	f7fe fc39 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xae, 0x80);
 8003996:	2280      	movs	r2, #128	; 0x80
 8003998:	21ae      	movs	r1, #174	; 0xae
 800399a:	2060      	movs	r0, #96	; 0x60
 800399c:	f7fd fa72 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039a0:	2002      	movs	r0, #2
 80039a2:	f7fe fc31 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaf, 0x80);
 80039a6:	2280      	movs	r2, #128	; 0x80
 80039a8:	21af      	movs	r1, #175	; 0xaf
 80039aa:	2060      	movs	r0, #96	; 0x60
 80039ac:	f7fd fa6a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039b0:	2002      	movs	r0, #2
 80039b2:	f7fe fc29 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb2, 0xf2);
 80039b6:	22f2      	movs	r2, #242	; 0xf2
 80039b8:	21b2      	movs	r1, #178	; 0xb2
 80039ba:	2060      	movs	r0, #96	; 0x60
 80039bc:	f7fd fa62 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039c0:	2002      	movs	r0, #2
 80039c2:	f7fe fc21 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb3, 0x20);
 80039c6:	2220      	movs	r2, #32
 80039c8:	21b3      	movs	r1, #179	; 0xb3
 80039ca:	2060      	movs	r0, #96	; 0x60
 80039cc:	f7fd fa5a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039d0:	2002      	movs	r0, #2
 80039d2:	f7fe fc19 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb4, 0x20);
 80039d6:	2220      	movs	r2, #32
 80039d8:	21b4      	movs	r1, #180	; 0xb4
 80039da:	2060      	movs	r0, #96	; 0x60
 80039dc:	f7fd fa52 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039e0:	2002      	movs	r0, #2
 80039e2:	f7fe fc11 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb5, 0x00);
 80039e6:	2200      	movs	r2, #0
 80039e8:	21b5      	movs	r1, #181	; 0xb5
 80039ea:	2060      	movs	r0, #96	; 0x60
 80039ec:	f7fd fa4a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039f0:	2002      	movs	r0, #2
 80039f2:	f7fe fc09 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 80039f6:	22af      	movs	r2, #175	; 0xaf
 80039f8:	21b6      	movs	r1, #182	; 0xb6
 80039fa:	2060      	movs	r0, #96	; 0x60
 80039fc:	f7fd fa42 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a00:	2002      	movs	r0, #2
 8003a02:	f7fe fc01 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8003a06:	22af      	movs	r2, #175	; 0xaf
 8003a08:	21b6      	movs	r1, #182	; 0xb6
 8003a0a:	2060      	movs	r0, #96	; 0x60
 8003a0c:	f7fd fa3a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a10:	2002      	movs	r0, #2
 8003a12:	f7fe fbf9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbb, 0xae);
 8003a16:	22ae      	movs	r2, #174	; 0xae
 8003a18:	21bb      	movs	r1, #187	; 0xbb
 8003a1a:	2060      	movs	r0, #96	; 0x60
 8003a1c:	f7fd fa32 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a20:	2002      	movs	r0, #2
 8003a22:	f7fe fbf1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbc, 0x7f);
 8003a26:	227f      	movs	r2, #127	; 0x7f
 8003a28:	21bc      	movs	r1, #188	; 0xbc
 8003a2a:	2060      	movs	r0, #96	; 0x60
 8003a2c:	f7fd fa2a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a30:	2002      	movs	r0, #2
 8003a32:	f7fe fbe9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbd, 0x7f);
 8003a36:	227f      	movs	r2, #127	; 0x7f
 8003a38:	21bd      	movs	r1, #189	; 0xbd
 8003a3a:	2060      	movs	r0, #96	; 0x60
 8003a3c:	f7fd fa22 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a40:	2002      	movs	r0, #2
 8003a42:	f7fe fbe1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbe, 0x7f);
 8003a46:	227f      	movs	r2, #127	; 0x7f
 8003a48:	21be      	movs	r1, #190	; 0xbe
 8003a4a:	2060      	movs	r0, #96	; 0x60
 8003a4c:	f7fd fa1a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a50:	2002      	movs	r0, #2
 8003a52:	f7fe fbd9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 8003a56:	227f      	movs	r2, #127	; 0x7f
 8003a58:	21bf      	movs	r1, #191	; 0xbf
 8003a5a:	2060      	movs	r0, #96	; 0x60
 8003a5c:	f7fd fa12 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a60:	2002      	movs	r0, #2
 8003a62:	f7fe fbd1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 8003a66:	227f      	movs	r2, #127	; 0x7f
 8003a68:	21bf      	movs	r1, #191	; 0xbf
 8003a6a:	2060      	movs	r0, #96	; 0x60
 8003a6c:	f7fd fa0a 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a70:	2002      	movs	r0, #2
 8003a72:	f7fe fbc9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc0, 0xaa);
 8003a76:	22aa      	movs	r2, #170	; 0xaa
 8003a78:	21c0      	movs	r1, #192	; 0xc0
 8003a7a:	2060      	movs	r0, #96	; 0x60
 8003a7c:	f7fd fa02 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a80:	2002      	movs	r0, #2
 8003a82:	f7fe fbc1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc1, 0xc0);
 8003a86:	22c0      	movs	r2, #192	; 0xc0
 8003a88:	21c1      	movs	r1, #193	; 0xc1
 8003a8a:	2060      	movs	r0, #96	; 0x60
 8003a8c:	f7fd f9fa 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a90:	2002      	movs	r0, #2
 8003a92:	f7fe fbb9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc2, 0x01);
 8003a96:	2201      	movs	r2, #1
 8003a98:	21c2      	movs	r1, #194	; 0xc2
 8003a9a:	2060      	movs	r0, #96	; 0x60
 8003a9c:	f7fd f9f2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003aa0:	2002      	movs	r0, #2
 8003aa2:	f7fe fbb1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc3, 0x4e);
 8003aa6:	224e      	movs	r2, #78	; 0x4e
 8003aa8:	21c3      	movs	r1, #195	; 0xc3
 8003aaa:	2060      	movs	r0, #96	; 0x60
 8003aac:	f7fd f9ea 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ab0:	2002      	movs	r0, #2
 8003ab2:	f7fe fba9 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc6, 0x05);
 8003ab6:	2205      	movs	r2, #5
 8003ab8:	21c6      	movs	r1, #198	; 0xc6
 8003aba:	2060      	movs	r0, #96	; 0x60
 8003abc:	f7fd f9e2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ac0:	2002      	movs	r0, #2
 8003ac2:	f7fe fba1 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc7, 0x81);
 8003ac6:	2281      	movs	r2, #129	; 0x81
 8003ac8:	21c7      	movs	r1, #199	; 0xc7
 8003aca:	2060      	movs	r0, #96	; 0x60
 8003acc:	f7fd f9da 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ad0:	2002      	movs	r0, #2
 8003ad2:	f7fe fb99 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc9, 0xe0);
 8003ad6:	22e0      	movs	r2, #224	; 0xe0
 8003ad8:	21c9      	movs	r1, #201	; 0xc9
 8003ada:	2060      	movs	r0, #96	; 0x60
 8003adc:	f7fd f9d2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ae0:	2002      	movs	r0, #2
 8003ae2:	f7fe fb91 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xca, 0xe8);
 8003ae6:	22e8      	movs	r2, #232	; 0xe8
 8003ae8:	21ca      	movs	r1, #202	; 0xca
 8003aea:	2060      	movs	r0, #96	; 0x60
 8003aec:	f7fd f9ca 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003af0:	2002      	movs	r0, #2
 8003af2:	f7fe fb89 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcb, 0xf0);
 8003af6:	22f0      	movs	r2, #240	; 0xf0
 8003af8:	21cb      	movs	r1, #203	; 0xcb
 8003afa:	2060      	movs	r0, #96	; 0x60
 8003afc:	f7fd f9c2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b00:	2002      	movs	r0, #2
 8003b02:	f7fe fb81 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcc, 0xd8);
 8003b06:	22d8      	movs	r2, #216	; 0xd8
 8003b08:	21cc      	movs	r1, #204	; 0xcc
 8003b0a:	2060      	movs	r0, #96	; 0x60
 8003b0c:	f7fd f9ba 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b10:	2002      	movs	r0, #2
 8003b12:	f7fe fb79 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcd, 0x93);
 8003b16:	2293      	movs	r2, #147	; 0x93
 8003b18:	21cd      	movs	r1, #205	; 0xcd
 8003b1a:	2060      	movs	r0, #96	; 0x60
 8003b1c:	f7fd f9b2 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b20:	2002      	movs	r0, #2
 8003b22:	f7fe fb71 	bl	8002208 <Delay>
}
 8003b26:	bf00      	nop
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <DCMI_OV9655_QQVGASizeSetup>:
/**
 * @brief  Set the QQVGA size(120*160).
 * @param  None
 * @retval None
 */
void DCMI_OV9655_QQVGASizeSetup(void) {
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	af00      	add	r7, sp, #0
	Delay(TIMEOUT);
 8003b2e:	2002      	movs	r0, #2
 8003b30:	f7fe fb6a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x00, 0x00);
 8003b34:	2200      	movs	r2, #0
 8003b36:	2100      	movs	r1, #0
 8003b38:	2060      	movs	r0, #96	; 0x60
 8003b3a:	f7fd f9a3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b3e:	2002      	movs	r0, #2
 8003b40:	f7fe fb62 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x01, 0x80);
 8003b44:	2280      	movs	r2, #128	; 0x80
 8003b46:	2101      	movs	r1, #1
 8003b48:	2060      	movs	r0, #96	; 0x60
 8003b4a:	f7fd f99b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b4e:	2002      	movs	r0, #2
 8003b50:	f7fe fb5a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x02, 0x80);
 8003b54:	2280      	movs	r2, #128	; 0x80
 8003b56:	2102      	movs	r1, #2
 8003b58:	2060      	movs	r0, #96	; 0x60
 8003b5a:	f7fd f993 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b5e:	2002      	movs	r0, #2
 8003b60:	f7fe fb52 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x03, 0x02);
 8003b64:	2202      	movs	r2, #2
 8003b66:	2103      	movs	r1, #3
 8003b68:	2060      	movs	r0, #96	; 0x60
 8003b6a:	f7fd f98b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b6e:	2002      	movs	r0, #2
 8003b70:	f7fe fb4a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x04, 0x03);
 8003b74:	2203      	movs	r2, #3
 8003b76:	2104      	movs	r1, #4
 8003b78:	2060      	movs	r0, #96	; 0x60
 8003b7a:	f7fd f983 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b7e:	2002      	movs	r0, #2
 8003b80:	f7fe fb42 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x09, 0x01);
 8003b84:	2201      	movs	r2, #1
 8003b86:	2109      	movs	r1, #9
 8003b88:	2060      	movs	r0, #96	; 0x60
 8003b8a:	f7fd f97b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b8e:	2002      	movs	r0, #2
 8003b90:	f7fe fb3a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0b, 0x57);
 8003b94:	2257      	movs	r2, #87	; 0x57
 8003b96:	210b      	movs	r1, #11
 8003b98:	2060      	movs	r0, #96	; 0x60
 8003b9a:	f7fd f973 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b9e:	2002      	movs	r0, #2
 8003ba0:	f7fe fb32 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0e, 0x61);
 8003ba4:	2261      	movs	r2, #97	; 0x61
 8003ba6:	210e      	movs	r1, #14
 8003ba8:	2060      	movs	r0, #96	; 0x60
 8003baa:	f7fd f96b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bae:	2002      	movs	r0, #2
 8003bb0:	f7fe fb2a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0f, 0x40);
 8003bb4:	2240      	movs	r2, #64	; 0x40
 8003bb6:	210f      	movs	r1, #15
 8003bb8:	2060      	movs	r0, #96	; 0x60
 8003bba:	f7fd f963 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bbe:	2002      	movs	r0, #2
 8003bc0:	f7fe fb22 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x11, 0x01);
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	2111      	movs	r1, #17
 8003bc8:	2060      	movs	r0, #96	; 0x60
 8003bca:	f7fd f95b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bce:	2002      	movs	r0, #2
 8003bd0:	f7fe fb1a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x62);
 8003bd4:	2262      	movs	r2, #98	; 0x62
 8003bd6:	2112      	movs	r1, #18
 8003bd8:	2060      	movs	r0, #96	; 0x60
 8003bda:	f7fd f953 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bde:	2002      	movs	r0, #2
 8003be0:	f7fe fb12 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x13, 0xc7);
 8003be4:	22c7      	movs	r2, #199	; 0xc7
 8003be6:	2113      	movs	r1, #19
 8003be8:	2060      	movs	r0, #96	; 0x60
 8003bea:	f7fd f94b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bee:	2002      	movs	r0, #2
 8003bf0:	f7fe fb0a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x14, 0x3a);
 8003bf4:	223a      	movs	r2, #58	; 0x3a
 8003bf6:	2114      	movs	r1, #20
 8003bf8:	2060      	movs	r0, #96	; 0x60
 8003bfa:	f7fd f943 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bfe:	2002      	movs	r0, #2
 8003c00:	f7fe fb02 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x16, 0x24);
 8003c04:	2224      	movs	r2, #36	; 0x24
 8003c06:	2116      	movs	r1, #22
 8003c08:	2060      	movs	r0, #96	; 0x60
 8003c0a:	f7fd f93b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c0e:	2002      	movs	r0, #2
 8003c10:	f7fe fafa 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x17, 0x18);
 8003c14:	2218      	movs	r2, #24
 8003c16:	2117      	movs	r1, #23
 8003c18:	2060      	movs	r0, #96	; 0x60
 8003c1a:	f7fd f933 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c1e:	2002      	movs	r0, #2
 8003c20:	f7fe faf2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x18, 0x04);
 8003c24:	2204      	movs	r2, #4
 8003c26:	2118      	movs	r1, #24
 8003c28:	2060      	movs	r0, #96	; 0x60
 8003c2a:	f7fd f92b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c2e:	2002      	movs	r0, #2
 8003c30:	f7fe faea 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x19, 0x01);
 8003c34:	2201      	movs	r2, #1
 8003c36:	2119      	movs	r1, #25
 8003c38:	2060      	movs	r0, #96	; 0x60
 8003c3a:	f7fd f923 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c3e:	2002      	movs	r0, #2
 8003c40:	f7fe fae2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1a, 0x81);
 8003c44:	2281      	movs	r2, #129	; 0x81
 8003c46:	211a      	movs	r1, #26
 8003c48:	2060      	movs	r0, #96	; 0x60
 8003c4a:	f7fd f91b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c4e:	2002      	movs	r0, #2
 8003c50:	f7fe fada 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1e, 0x20);
 8003c54:	2220      	movs	r2, #32
 8003c56:	211e      	movs	r1, #30
 8003c58:	2060      	movs	r0, #96	; 0x60
 8003c5a:	f7fd f913 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c5e:	2002      	movs	r0, #2
 8003c60:	f7fe fad2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x24, 0x3c);
 8003c64:	223c      	movs	r2, #60	; 0x3c
 8003c66:	2124      	movs	r1, #36	; 0x24
 8003c68:	2060      	movs	r0, #96	; 0x60
 8003c6a:	f7fd f90b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c6e:	2002      	movs	r0, #2
 8003c70:	f7fe faca 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x25, 0x36);
 8003c74:	2236      	movs	r2, #54	; 0x36
 8003c76:	2125      	movs	r1, #37	; 0x25
 8003c78:	2060      	movs	r0, #96	; 0x60
 8003c7a:	f7fd f903 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c7e:	2002      	movs	r0, #2
 8003c80:	f7fe fac2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x26, 0x72);
 8003c84:	2272      	movs	r2, #114	; 0x72
 8003c86:	2126      	movs	r1, #38	; 0x26
 8003c88:	2060      	movs	r0, #96	; 0x60
 8003c8a:	f7fd f8fb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c8e:	2002      	movs	r0, #2
 8003c90:	f7fe faba 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x27, 0x08);
 8003c94:	2208      	movs	r2, #8
 8003c96:	2127      	movs	r1, #39	; 0x27
 8003c98:	2060      	movs	r0, #96	; 0x60
 8003c9a:	f7fd f8f3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c9e:	2002      	movs	r0, #2
 8003ca0:	f7fe fab2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x28, 0x08);
 8003ca4:	2208      	movs	r2, #8
 8003ca6:	2128      	movs	r1, #40	; 0x28
 8003ca8:	2060      	movs	r0, #96	; 0x60
 8003caa:	f7fd f8eb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cae:	2002      	movs	r0, #2
 8003cb0:	f7fe faaa 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x29, 0x15);
 8003cb4:	2215      	movs	r2, #21
 8003cb6:	2129      	movs	r1, #41	; 0x29
 8003cb8:	2060      	movs	r0, #96	; 0x60
 8003cba:	f7fd f8e3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cbe:	2002      	movs	r0, #2
 8003cc0:	f7fe faa2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2a, 0x00);
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	212a      	movs	r1, #42	; 0x2a
 8003cc8:	2060      	movs	r0, #96	; 0x60
 8003cca:	f7fd f8db 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cce:	2002      	movs	r0, #2
 8003cd0:	f7fe fa9a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2b, 0x00);
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	212b      	movs	r1, #43	; 0x2b
 8003cd8:	2060      	movs	r0, #96	; 0x60
 8003cda:	f7fd f8d3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cde:	2002      	movs	r0, #2
 8003ce0:	f7fe fa92 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2c, 0x08);
 8003ce4:	2208      	movs	r2, #8
 8003ce6:	212c      	movs	r1, #44	; 0x2c
 8003ce8:	2060      	movs	r0, #96	; 0x60
 8003cea:	f7fd f8cb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cee:	2002      	movs	r0, #2
 8003cf0:	f7fe fa8a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x32, 0xa4);
 8003cf4:	22a4      	movs	r2, #164	; 0xa4
 8003cf6:	2132      	movs	r1, #50	; 0x32
 8003cf8:	2060      	movs	r0, #96	; 0x60
 8003cfa:	f7fd f8c3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cfe:	2002      	movs	r0, #2
 8003d00:	f7fe fa82 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x33, 0x00);
 8003d04:	2200      	movs	r2, #0
 8003d06:	2133      	movs	r1, #51	; 0x33
 8003d08:	2060      	movs	r0, #96	; 0x60
 8003d0a:	f7fd f8bb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d0e:	2002      	movs	r0, #2
 8003d10:	f7fe fa7a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x34, 0x3f);
 8003d14:	223f      	movs	r2, #63	; 0x3f
 8003d16:	2134      	movs	r1, #52	; 0x34
 8003d18:	2060      	movs	r0, #96	; 0x60
 8003d1a:	f7fd f8b3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d1e:	2002      	movs	r0, #2
 8003d20:	f7fe fa72 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x35, 0x00);
 8003d24:	2200      	movs	r2, #0
 8003d26:	2135      	movs	r1, #53	; 0x35
 8003d28:	2060      	movs	r0, #96	; 0x60
 8003d2a:	f7fd f8ab 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d2e:	2002      	movs	r0, #2
 8003d30:	f7fe fa6a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x36, 0x3a);
 8003d34:	223a      	movs	r2, #58	; 0x3a
 8003d36:	2136      	movs	r1, #54	; 0x36
 8003d38:	2060      	movs	r0, #96	; 0x60
 8003d3a:	f7fd f8a3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d3e:	2002      	movs	r0, #2
 8003d40:	f7fe fa62 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x38, 0x72);
 8003d44:	2272      	movs	r2, #114	; 0x72
 8003d46:	2138      	movs	r1, #56	; 0x38
 8003d48:	2060      	movs	r0, #96	; 0x60
 8003d4a:	f7fd f89b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d4e:	2002      	movs	r0, #2
 8003d50:	f7fe fa5a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x39, 0x57);
 8003d54:	2257      	movs	r2, #87	; 0x57
 8003d56:	2139      	movs	r1, #57	; 0x39
 8003d58:	2060      	movs	r0, #96	; 0x60
 8003d5a:	f7fd f893 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d5e:	2002      	movs	r0, #2
 8003d60:	f7fe fa52 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3a, 0xcc);
 8003d64:	22cc      	movs	r2, #204	; 0xcc
 8003d66:	213a      	movs	r1, #58	; 0x3a
 8003d68:	2060      	movs	r0, #96	; 0x60
 8003d6a:	f7fd f88b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d6e:	2002      	movs	r0, #2
 8003d70:	f7fe fa4a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3b, 0x04);
 8003d74:	2204      	movs	r2, #4
 8003d76:	213b      	movs	r1, #59	; 0x3b
 8003d78:	2060      	movs	r0, #96	; 0x60
 8003d7a:	f7fd f883 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d7e:	2002      	movs	r0, #2
 8003d80:	f7fe fa42 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3d, 0x99);
 8003d84:	2299      	movs	r2, #153	; 0x99
 8003d86:	213d      	movs	r1, #61	; 0x3d
 8003d88:	2060      	movs	r0, #96	; 0x60
 8003d8a:	f7fd f87b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d8e:	2002      	movs	r0, #2
 8003d90:	f7fe fa3a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3e, 0x0e);
 8003d94:	220e      	movs	r2, #14
 8003d96:	213e      	movs	r1, #62	; 0x3e
 8003d98:	2060      	movs	r0, #96	; 0x60
 8003d9a:	f7fd f873 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d9e:	2002      	movs	r0, #2
 8003da0:	f7fe fa32 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3f, 0xc1);
 8003da4:	22c1      	movs	r2, #193	; 0xc1
 8003da6:	213f      	movs	r1, #63	; 0x3f
 8003da8:	2060      	movs	r0, #96	; 0x60
 8003daa:	f7fd f86b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dae:	2002      	movs	r0, #2
 8003db0:	f7fe fa2a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x40, 0xc0);
 8003db4:	22c0      	movs	r2, #192	; 0xc0
 8003db6:	2140      	movs	r1, #64	; 0x40
 8003db8:	2060      	movs	r0, #96	; 0x60
 8003dba:	f7fd f863 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dbe:	2002      	movs	r0, #2
 8003dc0:	f7fe fa22 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x41, 0x41);
 8003dc4:	2241      	movs	r2, #65	; 0x41
 8003dc6:	2141      	movs	r1, #65	; 0x41
 8003dc8:	2060      	movs	r0, #96	; 0x60
 8003dca:	f7fd f85b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dce:	2002      	movs	r0, #2
 8003dd0:	f7fe fa1a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x42, 0xc0);
 8003dd4:	22c0      	movs	r2, #192	; 0xc0
 8003dd6:	2142      	movs	r1, #66	; 0x42
 8003dd8:	2060      	movs	r0, #96	; 0x60
 8003dda:	f7fd f853 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dde:	2002      	movs	r0, #2
 8003de0:	f7fe fa12 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x43, 0x0a);
 8003de4:	220a      	movs	r2, #10
 8003de6:	2143      	movs	r1, #67	; 0x43
 8003de8:	2060      	movs	r0, #96	; 0x60
 8003dea:	f7fd f84b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dee:	2002      	movs	r0, #2
 8003df0:	f7fe fa0a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x44, 0xf0);
 8003df4:	22f0      	movs	r2, #240	; 0xf0
 8003df6:	2144      	movs	r1, #68	; 0x44
 8003df8:	2060      	movs	r0, #96	; 0x60
 8003dfa:	f7fd f843 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dfe:	2002      	movs	r0, #2
 8003e00:	f7fe fa02 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x45, 0x46);
 8003e04:	2246      	movs	r2, #70	; 0x46
 8003e06:	2145      	movs	r1, #69	; 0x45
 8003e08:	2060      	movs	r0, #96	; 0x60
 8003e0a:	f7fd f83b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e0e:	2002      	movs	r0, #2
 8003e10:	f7fe f9fa 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x46, 0x62);
 8003e14:	2262      	movs	r2, #98	; 0x62
 8003e16:	2146      	movs	r1, #70	; 0x46
 8003e18:	2060      	movs	r0, #96	; 0x60
 8003e1a:	f7fd f833 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e1e:	2002      	movs	r0, #2
 8003e20:	f7fe f9f2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x47, 0x2a);
 8003e24:	222a      	movs	r2, #42	; 0x2a
 8003e26:	2147      	movs	r1, #71	; 0x47
 8003e28:	2060      	movs	r0, #96	; 0x60
 8003e2a:	f7fd f82b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e2e:	2002      	movs	r0, #2
 8003e30:	f7fe f9ea 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x48, 0x3c);
 8003e34:	223c      	movs	r2, #60	; 0x3c
 8003e36:	2148      	movs	r1, #72	; 0x48
 8003e38:	2060      	movs	r0, #96	; 0x60
 8003e3a:	f7fd f823 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e3e:	2002      	movs	r0, #2
 8003e40:	f7fe f9e2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4a, 0xfc);
 8003e44:	22fc      	movs	r2, #252	; 0xfc
 8003e46:	214a      	movs	r1, #74	; 0x4a
 8003e48:	2060      	movs	r0, #96	; 0x60
 8003e4a:	f7fd f81b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e4e:	2002      	movs	r0, #2
 8003e50:	f7fe f9da 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4b, 0xfc);
 8003e54:	22fc      	movs	r2, #252	; 0xfc
 8003e56:	214b      	movs	r1, #75	; 0x4b
 8003e58:	2060      	movs	r0, #96	; 0x60
 8003e5a:	f7fd f813 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e5e:	2002      	movs	r0, #2
 8003e60:	f7fe f9d2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4c, 0x7f);
 8003e64:	227f      	movs	r2, #127	; 0x7f
 8003e66:	214c      	movs	r1, #76	; 0x4c
 8003e68:	2060      	movs	r0, #96	; 0x60
 8003e6a:	f7fd f80b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e6e:	2002      	movs	r0, #2
 8003e70:	f7fe f9ca 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4d, 0x7f);
 8003e74:	227f      	movs	r2, #127	; 0x7f
 8003e76:	214d      	movs	r1, #77	; 0x4d
 8003e78:	2060      	movs	r0, #96	; 0x60
 8003e7a:	f7fd f803 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e7e:	2002      	movs	r0, #2
 8003e80:	f7fe f9c2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4e, 0x7f);
 8003e84:	227f      	movs	r2, #127	; 0x7f
 8003e86:	214e      	movs	r1, #78	; 0x4e
 8003e88:	2060      	movs	r0, #96	; 0x60
 8003e8a:	f7fc fffb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e8e:	2002      	movs	r0, #2
 8003e90:	f7fe f9ba 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4f, 0x98);
 8003e94:	2298      	movs	r2, #152	; 0x98
 8003e96:	214f      	movs	r1, #79	; 0x4f
 8003e98:	2060      	movs	r0, #96	; 0x60
 8003e9a:	f7fc fff3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e9e:	2002      	movs	r0, #2
 8003ea0:	f7fe f9b2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x50, 0x98);
 8003ea4:	2298      	movs	r2, #152	; 0x98
 8003ea6:	2150      	movs	r1, #80	; 0x50
 8003ea8:	2060      	movs	r0, #96	; 0x60
 8003eaa:	f7fc ffeb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003eae:	2002      	movs	r0, #2
 8003eb0:	f7fe f9aa 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x51, 0x00);
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	2151      	movs	r1, #81	; 0x51
 8003eb8:	2060      	movs	r0, #96	; 0x60
 8003eba:	f7fc ffe3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ebe:	2002      	movs	r0, #2
 8003ec0:	f7fe f9a2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x52, 0x28);
 8003ec4:	2228      	movs	r2, #40	; 0x28
 8003ec6:	2152      	movs	r1, #82	; 0x52
 8003ec8:	2060      	movs	r0, #96	; 0x60
 8003eca:	f7fc ffdb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ece:	2002      	movs	r0, #2
 8003ed0:	f7fe f99a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x53, 0x70);
 8003ed4:	2270      	movs	r2, #112	; 0x70
 8003ed6:	2153      	movs	r1, #83	; 0x53
 8003ed8:	2060      	movs	r0, #96	; 0x60
 8003eda:	f7fc ffd3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ede:	2002      	movs	r0, #2
 8003ee0:	f7fe f992 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x54, 0x98);
 8003ee4:	2298      	movs	r2, #152	; 0x98
 8003ee6:	2154      	movs	r1, #84	; 0x54
 8003ee8:	2060      	movs	r0, #96	; 0x60
 8003eea:	f7fc ffcb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003eee:	2002      	movs	r0, #2
 8003ef0:	f7fe f98a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x58, 0x1a);
 8003ef4:	221a      	movs	r2, #26
 8003ef6:	2158      	movs	r1, #88	; 0x58
 8003ef8:	2060      	movs	r0, #96	; 0x60
 8003efa:	f7fc ffc3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003efe:	2002      	movs	r0, #2
 8003f00:	f7fe f982 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x59, 0x85);
 8003f04:	2285      	movs	r2, #133	; 0x85
 8003f06:	2159      	movs	r1, #89	; 0x59
 8003f08:	2060      	movs	r0, #96	; 0x60
 8003f0a:	f7fc ffbb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f0e:	2002      	movs	r0, #2
 8003f10:	f7fe f97a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5a, 0xa9);
 8003f14:	22a9      	movs	r2, #169	; 0xa9
 8003f16:	215a      	movs	r1, #90	; 0x5a
 8003f18:	2060      	movs	r0, #96	; 0x60
 8003f1a:	f7fc ffb3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f1e:	2002      	movs	r0, #2
 8003f20:	f7fe f972 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5b, 0x64);
 8003f24:	2264      	movs	r2, #100	; 0x64
 8003f26:	215b      	movs	r1, #91	; 0x5b
 8003f28:	2060      	movs	r0, #96	; 0x60
 8003f2a:	f7fc ffab 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f2e:	2002      	movs	r0, #2
 8003f30:	f7fe f96a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5c, 0x84);
 8003f34:	2284      	movs	r2, #132	; 0x84
 8003f36:	215c      	movs	r1, #92	; 0x5c
 8003f38:	2060      	movs	r0, #96	; 0x60
 8003f3a:	f7fc ffa3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f3e:	2002      	movs	r0, #2
 8003f40:	f7fe f962 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5d, 0x53);
 8003f44:	2253      	movs	r2, #83	; 0x53
 8003f46:	215d      	movs	r1, #93	; 0x5d
 8003f48:	2060      	movs	r0, #96	; 0x60
 8003f4a:	f7fc ff9b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f4e:	2002      	movs	r0, #2
 8003f50:	f7fe f95a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5e, 0x0e);
 8003f54:	220e      	movs	r2, #14
 8003f56:	215e      	movs	r1, #94	; 0x5e
 8003f58:	2060      	movs	r0, #96	; 0x60
 8003f5a:	f7fc ff93 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f5e:	2002      	movs	r0, #2
 8003f60:	f7fe f952 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5f, 0xf0);
 8003f64:	22f0      	movs	r2, #240	; 0xf0
 8003f66:	215f      	movs	r1, #95	; 0x5f
 8003f68:	2060      	movs	r0, #96	; 0x60
 8003f6a:	f7fc ff8b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f6e:	2002      	movs	r0, #2
 8003f70:	f7fe f94a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x60, 0xf0);
 8003f74:	22f0      	movs	r2, #240	; 0xf0
 8003f76:	2160      	movs	r1, #96	; 0x60
 8003f78:	2060      	movs	r0, #96	; 0x60
 8003f7a:	f7fc ff83 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f7e:	2002      	movs	r0, #2
 8003f80:	f7fe f942 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x61, 0xf0);
 8003f84:	22f0      	movs	r2, #240	; 0xf0
 8003f86:	2161      	movs	r1, #97	; 0x61
 8003f88:	2060      	movs	r0, #96	; 0x60
 8003f8a:	f7fc ff7b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f8e:	2002      	movs	r0, #2
 8003f90:	f7fe f93a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x62, 0x00);
 8003f94:	2200      	movs	r2, #0
 8003f96:	2162      	movs	r1, #98	; 0x62
 8003f98:	2060      	movs	r0, #96	; 0x60
 8003f9a:	f7fc ff73 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f9e:	2002      	movs	r0, #2
 8003fa0:	f7fe f932 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x63, 0x00);
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	2163      	movs	r1, #99	; 0x63
 8003fa8:	2060      	movs	r0, #96	; 0x60
 8003faa:	f7fc ff6b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fae:	2002      	movs	r0, #2
 8003fb0:	f7fe f92a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x64, 0x02);
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	2164      	movs	r1, #100	; 0x64
 8003fb8:	2060      	movs	r0, #96	; 0x60
 8003fba:	f7fc ff63 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fbe:	2002      	movs	r0, #2
 8003fc0:	f7fe f922 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x65, 0x20);
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	2165      	movs	r1, #101	; 0x65
 8003fc8:	2060      	movs	r0, #96	; 0x60
 8003fca:	f7fc ff5b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fce:	2002      	movs	r0, #2
 8003fd0:	f7fe f91a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x66, 0x00);
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	2166      	movs	r1, #102	; 0x66
 8003fd8:	2060      	movs	r0, #96	; 0x60
 8003fda:	f7fc ff53 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fde:	2002      	movs	r0, #2
 8003fe0:	f7fe f912 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x69, 0x0a);
 8003fe4:	220a      	movs	r2, #10
 8003fe6:	2169      	movs	r1, #105	; 0x69
 8003fe8:	2060      	movs	r0, #96	; 0x60
 8003fea:	f7fc ff4b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fee:	2002      	movs	r0, #2
 8003ff0:	f7fe f90a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6b, 0x5a);
 8003ff4:	225a      	movs	r2, #90	; 0x5a
 8003ff6:	216b      	movs	r1, #107	; 0x6b
 8003ff8:	2060      	movs	r0, #96	; 0x60
 8003ffa:	f7fc ff43 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ffe:	2002      	movs	r0, #2
 8004000:	f7fe f902 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6c, 0x04);
 8004004:	2204      	movs	r2, #4
 8004006:	216c      	movs	r1, #108	; 0x6c
 8004008:	2060      	movs	r0, #96	; 0x60
 800400a:	f7fc ff3b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800400e:	2002      	movs	r0, #2
 8004010:	f7fe f8fa 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6d, 0x55);
 8004014:	2255      	movs	r2, #85	; 0x55
 8004016:	216d      	movs	r1, #109	; 0x6d
 8004018:	2060      	movs	r0, #96	; 0x60
 800401a:	f7fc ff33 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800401e:	2002      	movs	r0, #2
 8004020:	f7fe f8f2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6e, 0x00);
 8004024:	2200      	movs	r2, #0
 8004026:	216e      	movs	r1, #110	; 0x6e
 8004028:	2060      	movs	r0, #96	; 0x60
 800402a:	f7fc ff2b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800402e:	2002      	movs	r0, #2
 8004030:	f7fe f8ea 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6f, 0x9d);
 8004034:	229d      	movs	r2, #157	; 0x9d
 8004036:	216f      	movs	r1, #111	; 0x6f
 8004038:	2060      	movs	r0, #96	; 0x60
 800403a:	f7fc ff23 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800403e:	2002      	movs	r0, #2
 8004040:	f7fe f8e2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x70, 0x21);
 8004044:	2221      	movs	r2, #33	; 0x21
 8004046:	2170      	movs	r1, #112	; 0x70
 8004048:	2060      	movs	r0, #96	; 0x60
 800404a:	f7fc ff1b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800404e:	2002      	movs	r0, #2
 8004050:	f7fe f8da 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x71, 0x78);
 8004054:	2278      	movs	r2, #120	; 0x78
 8004056:	2171      	movs	r1, #113	; 0x71
 8004058:	2060      	movs	r0, #96	; 0x60
 800405a:	f7fc ff13 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800405e:	2002      	movs	r0, #2
 8004060:	f7fe f8d2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x72, 0x22);
 8004064:	2222      	movs	r2, #34	; 0x22
 8004066:	2172      	movs	r1, #114	; 0x72
 8004068:	2060      	movs	r0, #96	; 0x60
 800406a:	f7fc ff0b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800406e:	2002      	movs	r0, #2
 8004070:	f7fe f8ca 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x73, 0x02);
 8004074:	2202      	movs	r2, #2
 8004076:	2173      	movs	r1, #115	; 0x73
 8004078:	2060      	movs	r0, #96	; 0x60
 800407a:	f7fc ff03 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800407e:	2002      	movs	r0, #2
 8004080:	f7fe f8c2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x74, 0x10);
 8004084:	2210      	movs	r2, #16
 8004086:	2174      	movs	r1, #116	; 0x74
 8004088:	2060      	movs	r0, #96	; 0x60
 800408a:	f7fc fefb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800408e:	2002      	movs	r0, #2
 8004090:	f7fe f8ba 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x75, 0x10);
 8004094:	2210      	movs	r2, #16
 8004096:	2175      	movs	r1, #117	; 0x75
 8004098:	2060      	movs	r0, #96	; 0x60
 800409a:	f7fc fef3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800409e:	2002      	movs	r0, #2
 80040a0:	f7fe f8b2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x76, 0x01);
 80040a4:	2201      	movs	r2, #1
 80040a6:	2176      	movs	r1, #118	; 0x76
 80040a8:	2060      	movs	r0, #96	; 0x60
 80040aa:	f7fc feeb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040ae:	2002      	movs	r0, #2
 80040b0:	f7fe f8aa 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x77, 0x02);
 80040b4:	2202      	movs	r2, #2
 80040b6:	2177      	movs	r1, #119	; 0x77
 80040b8:	2060      	movs	r0, #96	; 0x60
 80040ba:	f7fc fee3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040be:	2002      	movs	r0, #2
 80040c0:	f7fe f8a2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7A, 0x12);
 80040c4:	2212      	movs	r2, #18
 80040c6:	217a      	movs	r1, #122	; 0x7a
 80040c8:	2060      	movs	r0, #96	; 0x60
 80040ca:	f7fc fedb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040ce:	2002      	movs	r0, #2
 80040d0:	f7fe f89a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7B, 0x08);
 80040d4:	2208      	movs	r2, #8
 80040d6:	217b      	movs	r1, #123	; 0x7b
 80040d8:	2060      	movs	r0, #96	; 0x60
 80040da:	f7fc fed3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040de:	2002      	movs	r0, #2
 80040e0:	f7fe f892 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7C, 0x16);
 80040e4:	2216      	movs	r2, #22
 80040e6:	217c      	movs	r1, #124	; 0x7c
 80040e8:	2060      	movs	r0, #96	; 0x60
 80040ea:	f7fc fecb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040ee:	2002      	movs	r0, #2
 80040f0:	f7fe f88a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7D, 0x30);
 80040f4:	2230      	movs	r2, #48	; 0x30
 80040f6:	217d      	movs	r1, #125	; 0x7d
 80040f8:	2060      	movs	r0, #96	; 0x60
 80040fa:	f7fc fec3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040fe:	2002      	movs	r0, #2
 8004100:	f7fe f882 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7E, 0x5e);
 8004104:	225e      	movs	r2, #94	; 0x5e
 8004106:	217e      	movs	r1, #126	; 0x7e
 8004108:	2060      	movs	r0, #96	; 0x60
 800410a:	f7fc febb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800410e:	2002      	movs	r0, #2
 8004110:	f7fe f87a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7F, 0x72);
 8004114:	2272      	movs	r2, #114	; 0x72
 8004116:	217f      	movs	r1, #127	; 0x7f
 8004118:	2060      	movs	r0, #96	; 0x60
 800411a:	f7fc feb3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800411e:	2002      	movs	r0, #2
 8004120:	f7fe f872 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x80, 0x82);
 8004124:	2282      	movs	r2, #130	; 0x82
 8004126:	2180      	movs	r1, #128	; 0x80
 8004128:	2060      	movs	r0, #96	; 0x60
 800412a:	f7fc feab 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800412e:	2002      	movs	r0, #2
 8004130:	f7fe f86a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x81, 0x8e);
 8004134:	228e      	movs	r2, #142	; 0x8e
 8004136:	2181      	movs	r1, #129	; 0x81
 8004138:	2060      	movs	r0, #96	; 0x60
 800413a:	f7fc fea3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800413e:	2002      	movs	r0, #2
 8004140:	f7fe f862 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x82, 0x9a);
 8004144:	229a      	movs	r2, #154	; 0x9a
 8004146:	2182      	movs	r1, #130	; 0x82
 8004148:	2060      	movs	r0, #96	; 0x60
 800414a:	f7fc fe9b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800414e:	2002      	movs	r0, #2
 8004150:	f7fe f85a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x83, 0xa4);
 8004154:	22a4      	movs	r2, #164	; 0xa4
 8004156:	2183      	movs	r1, #131	; 0x83
 8004158:	2060      	movs	r0, #96	; 0x60
 800415a:	f7fc fe93 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800415e:	2002      	movs	r0, #2
 8004160:	f7fe f852 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x84, 0xac);
 8004164:	22ac      	movs	r2, #172	; 0xac
 8004166:	2184      	movs	r1, #132	; 0x84
 8004168:	2060      	movs	r0, #96	; 0x60
 800416a:	f7fc fe8b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800416e:	2002      	movs	r0, #2
 8004170:	f7fe f84a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x85, 0xb8);
 8004174:	22b8      	movs	r2, #184	; 0xb8
 8004176:	2185      	movs	r1, #133	; 0x85
 8004178:	2060      	movs	r0, #96	; 0x60
 800417a:	f7fc fe83 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800417e:	2002      	movs	r0, #2
 8004180:	f7fe f842 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x86, 0xc3);
 8004184:	22c3      	movs	r2, #195	; 0xc3
 8004186:	2186      	movs	r1, #134	; 0x86
 8004188:	2060      	movs	r0, #96	; 0x60
 800418a:	f7fc fe7b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800418e:	2002      	movs	r0, #2
 8004190:	f7fe f83a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x87, 0xd6);
 8004194:	22d6      	movs	r2, #214	; 0xd6
 8004196:	2187      	movs	r1, #135	; 0x87
 8004198:	2060      	movs	r0, #96	; 0x60
 800419a:	f7fc fe73 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800419e:	2002      	movs	r0, #2
 80041a0:	f7fe f832 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x88, 0xe6);
 80041a4:	22e6      	movs	r2, #230	; 0xe6
 80041a6:	2188      	movs	r1, #136	; 0x88
 80041a8:	2060      	movs	r0, #96	; 0x60
 80041aa:	f7fc fe6b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041ae:	2002      	movs	r0, #2
 80041b0:	f7fe f82a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x89, 0xf2);
 80041b4:	22f2      	movs	r2, #242	; 0xf2
 80041b6:	2189      	movs	r1, #137	; 0x89
 80041b8:	2060      	movs	r0, #96	; 0x60
 80041ba:	f7fc fe63 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041be:	2002      	movs	r0, #2
 80041c0:	f7fe f822 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8a, 0x24);
 80041c4:	2224      	movs	r2, #36	; 0x24
 80041c6:	218a      	movs	r1, #138	; 0x8a
 80041c8:	2060      	movs	r0, #96	; 0x60
 80041ca:	f7fc fe5b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041ce:	2002      	movs	r0, #2
 80041d0:	f7fe f81a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8c, 0x80);
 80041d4:	2280      	movs	r2, #128	; 0x80
 80041d6:	218c      	movs	r1, #140	; 0x8c
 80041d8:	2060      	movs	r0, #96	; 0x60
 80041da:	f7fc fe53 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041de:	2002      	movs	r0, #2
 80041e0:	f7fe f812 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x90, 0x7d);
 80041e4:	227d      	movs	r2, #125	; 0x7d
 80041e6:	2190      	movs	r1, #144	; 0x90
 80041e8:	2060      	movs	r0, #96	; 0x60
 80041ea:	f7fc fe4b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041ee:	2002      	movs	r0, #2
 80041f0:	f7fe f80a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x91, 0x7b);
 80041f4:	227b      	movs	r2, #123	; 0x7b
 80041f6:	2191      	movs	r1, #145	; 0x91
 80041f8:	2060      	movs	r0, #96	; 0x60
 80041fa:	f7fc fe43 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041fe:	2002      	movs	r0, #2
 8004200:	f7fe f802 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9d, 0x02);
 8004204:	2202      	movs	r2, #2
 8004206:	219d      	movs	r1, #157	; 0x9d
 8004208:	2060      	movs	r0, #96	; 0x60
 800420a:	f7fc fe3b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800420e:	2002      	movs	r0, #2
 8004210:	f7fd fffa 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9e, 0x02);
 8004214:	2202      	movs	r2, #2
 8004216:	219e      	movs	r1, #158	; 0x9e
 8004218:	2060      	movs	r0, #96	; 0x60
 800421a:	f7fc fe33 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800421e:	2002      	movs	r0, #2
 8004220:	f7fd fff2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9f, 0x7a);
 8004224:	227a      	movs	r2, #122	; 0x7a
 8004226:	219f      	movs	r1, #159	; 0x9f
 8004228:	2060      	movs	r0, #96	; 0x60
 800422a:	f7fc fe2b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800422e:	2002      	movs	r0, #2
 8004230:	f7fd ffea 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa0, 0x79);
 8004234:	2279      	movs	r2, #121	; 0x79
 8004236:	21a0      	movs	r1, #160	; 0xa0
 8004238:	2060      	movs	r0, #96	; 0x60
 800423a:	f7fc fe23 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800423e:	2002      	movs	r0, #2
 8004240:	f7fd ffe2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa1, 0x40);
 8004244:	2240      	movs	r2, #64	; 0x40
 8004246:	21a1      	movs	r1, #161	; 0xa1
 8004248:	2060      	movs	r0, #96	; 0x60
 800424a:	f7fc fe1b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800424e:	2002      	movs	r0, #2
 8004250:	f7fd ffda 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa4, 0x50);
 8004254:	2250      	movs	r2, #80	; 0x50
 8004256:	21a4      	movs	r1, #164	; 0xa4
 8004258:	2060      	movs	r0, #96	; 0x60
 800425a:	f7fc fe13 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800425e:	2002      	movs	r0, #2
 8004260:	f7fd ffd2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa5, 0x68);
 8004264:	2268      	movs	r2, #104	; 0x68
 8004266:	21a5      	movs	r1, #165	; 0xa5
 8004268:	2060      	movs	r0, #96	; 0x60
 800426a:	f7fc fe0b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800426e:	2002      	movs	r0, #2
 8004270:	f7fd ffca 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa6, 0x4a);
 8004274:	224a      	movs	r2, #74	; 0x4a
 8004276:	21a6      	movs	r1, #166	; 0xa6
 8004278:	2060      	movs	r0, #96	; 0x60
 800427a:	f7fc fe03 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800427e:	2002      	movs	r0, #2
 8004280:	f7fd ffc2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa8, 0xc1);
 8004284:	22c1      	movs	r2, #193	; 0xc1
 8004286:	21a8      	movs	r1, #168	; 0xa8
 8004288:	2060      	movs	r0, #96	; 0x60
 800428a:	f7fc fdfb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800428e:	2002      	movs	r0, #2
 8004290:	f7fd ffba 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa9, 0xef);
 8004294:	22ef      	movs	r2, #239	; 0xef
 8004296:	21a9      	movs	r1, #169	; 0xa9
 8004298:	2060      	movs	r0, #96	; 0x60
 800429a:	f7fc fdf3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800429e:	2002      	movs	r0, #2
 80042a0:	f7fd ffb2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaa, 0x92);
 80042a4:	2292      	movs	r2, #146	; 0x92
 80042a6:	21aa      	movs	r1, #170	; 0xaa
 80042a8:	2060      	movs	r0, #96	; 0x60
 80042aa:	f7fc fdeb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042ae:	2002      	movs	r0, #2
 80042b0:	f7fd ffaa 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xab, 0x04);
 80042b4:	2204      	movs	r2, #4
 80042b6:	21ab      	movs	r1, #171	; 0xab
 80042b8:	2060      	movs	r0, #96	; 0x60
 80042ba:	f7fc fde3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042be:	2002      	movs	r0, #2
 80042c0:	f7fd ffa2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xac, 0x80);
 80042c4:	2280      	movs	r2, #128	; 0x80
 80042c6:	21ac      	movs	r1, #172	; 0xac
 80042c8:	2060      	movs	r0, #96	; 0x60
 80042ca:	f7fc fddb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042ce:	2002      	movs	r0, #2
 80042d0:	f7fd ff9a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xad, 0x80);
 80042d4:	2280      	movs	r2, #128	; 0x80
 80042d6:	21ad      	movs	r1, #173	; 0xad
 80042d8:	2060      	movs	r0, #96	; 0x60
 80042da:	f7fc fdd3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042de:	2002      	movs	r0, #2
 80042e0:	f7fd ff92 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xae, 0x80);
 80042e4:	2280      	movs	r2, #128	; 0x80
 80042e6:	21ae      	movs	r1, #174	; 0xae
 80042e8:	2060      	movs	r0, #96	; 0x60
 80042ea:	f7fc fdcb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042ee:	2002      	movs	r0, #2
 80042f0:	f7fd ff8a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaf, 0x80);
 80042f4:	2280      	movs	r2, #128	; 0x80
 80042f6:	21af      	movs	r1, #175	; 0xaf
 80042f8:	2060      	movs	r0, #96	; 0x60
 80042fa:	f7fc fdc3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042fe:	2002      	movs	r0, #2
 8004300:	f7fd ff82 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb2, 0xf2);
 8004304:	22f2      	movs	r2, #242	; 0xf2
 8004306:	21b2      	movs	r1, #178	; 0xb2
 8004308:	2060      	movs	r0, #96	; 0x60
 800430a:	f7fc fdbb 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800430e:	2002      	movs	r0, #2
 8004310:	f7fd ff7a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb3, 0x20);
 8004314:	2220      	movs	r2, #32
 8004316:	21b3      	movs	r1, #179	; 0xb3
 8004318:	2060      	movs	r0, #96	; 0x60
 800431a:	f7fc fdb3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800431e:	2002      	movs	r0, #2
 8004320:	f7fd ff72 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb4, 0x20);
 8004324:	2220      	movs	r2, #32
 8004326:	21b4      	movs	r1, #180	; 0xb4
 8004328:	2060      	movs	r0, #96	; 0x60
 800432a:	f7fc fdab 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800432e:	2002      	movs	r0, #2
 8004330:	f7fd ff6a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb5, 0x00);
 8004334:	2200      	movs	r2, #0
 8004336:	21b5      	movs	r1, #181	; 0xb5
 8004338:	2060      	movs	r0, #96	; 0x60
 800433a:	f7fc fda3 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800433e:	2002      	movs	r0, #2
 8004340:	f7fd ff62 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8004344:	22af      	movs	r2, #175	; 0xaf
 8004346:	21b6      	movs	r1, #182	; 0xb6
 8004348:	2060      	movs	r0, #96	; 0x60
 800434a:	f7fc fd9b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800434e:	2002      	movs	r0, #2
 8004350:	f7fd ff5a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8004354:	22af      	movs	r2, #175	; 0xaf
 8004356:	21b6      	movs	r1, #182	; 0xb6
 8004358:	2060      	movs	r0, #96	; 0x60
 800435a:	f7fc fd93 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800435e:	2002      	movs	r0, #2
 8004360:	f7fd ff52 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbb, 0xae);
 8004364:	22ae      	movs	r2, #174	; 0xae
 8004366:	21bb      	movs	r1, #187	; 0xbb
 8004368:	2060      	movs	r0, #96	; 0x60
 800436a:	f7fc fd8b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800436e:	2002      	movs	r0, #2
 8004370:	f7fd ff4a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbc, 0x7f);
 8004374:	227f      	movs	r2, #127	; 0x7f
 8004376:	21bc      	movs	r1, #188	; 0xbc
 8004378:	2060      	movs	r0, #96	; 0x60
 800437a:	f7fc fd83 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800437e:	2002      	movs	r0, #2
 8004380:	f7fd ff42 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbd, 0x7f);
 8004384:	227f      	movs	r2, #127	; 0x7f
 8004386:	21bd      	movs	r1, #189	; 0xbd
 8004388:	2060      	movs	r0, #96	; 0x60
 800438a:	f7fc fd7b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800438e:	2002      	movs	r0, #2
 8004390:	f7fd ff3a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbe, 0x7f);
 8004394:	227f      	movs	r2, #127	; 0x7f
 8004396:	21be      	movs	r1, #190	; 0xbe
 8004398:	2060      	movs	r0, #96	; 0x60
 800439a:	f7fc fd73 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800439e:	2002      	movs	r0, #2
 80043a0:	f7fd ff32 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 80043a4:	227f      	movs	r2, #127	; 0x7f
 80043a6:	21bf      	movs	r1, #191	; 0xbf
 80043a8:	2060      	movs	r0, #96	; 0x60
 80043aa:	f7fc fd6b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043ae:	2002      	movs	r0, #2
 80043b0:	f7fd ff2a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 80043b4:	227f      	movs	r2, #127	; 0x7f
 80043b6:	21bf      	movs	r1, #191	; 0xbf
 80043b8:	2060      	movs	r0, #96	; 0x60
 80043ba:	f7fc fd63 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043be:	2002      	movs	r0, #2
 80043c0:	f7fd ff22 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc0, 0xaa);
 80043c4:	22aa      	movs	r2, #170	; 0xaa
 80043c6:	21c0      	movs	r1, #192	; 0xc0
 80043c8:	2060      	movs	r0, #96	; 0x60
 80043ca:	f7fc fd5b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043ce:	2002      	movs	r0, #2
 80043d0:	f7fd ff1a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc1, 0xc0);
 80043d4:	22c0      	movs	r2, #192	; 0xc0
 80043d6:	21c1      	movs	r1, #193	; 0xc1
 80043d8:	2060      	movs	r0, #96	; 0x60
 80043da:	f7fc fd53 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043de:	2002      	movs	r0, #2
 80043e0:	f7fd ff12 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc2, 0x01);
 80043e4:	2201      	movs	r2, #1
 80043e6:	21c2      	movs	r1, #194	; 0xc2
 80043e8:	2060      	movs	r0, #96	; 0x60
 80043ea:	f7fc fd4b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043ee:	2002      	movs	r0, #2
 80043f0:	f7fd ff0a 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc3, 0x4e);
 80043f4:	224e      	movs	r2, #78	; 0x4e
 80043f6:	21c3      	movs	r1, #195	; 0xc3
 80043f8:	2060      	movs	r0, #96	; 0x60
 80043fa:	f7fc fd43 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043fe:	2002      	movs	r0, #2
 8004400:	f7fd ff02 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc6, 0x05);
 8004404:	2205      	movs	r2, #5
 8004406:	21c6      	movs	r1, #198	; 0xc6
 8004408:	2060      	movs	r0, #96	; 0x60
 800440a:	f7fc fd3b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800440e:	2002      	movs	r0, #2
 8004410:	f7fd fefa 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc7, 0x82);
 8004414:	2282      	movs	r2, #130	; 0x82
 8004416:	21c7      	movs	r1, #199	; 0xc7
 8004418:	2060      	movs	r0, #96	; 0x60
 800441a:	f7fc fd33 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800441e:	2002      	movs	r0, #2
 8004420:	f7fd fef2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc9, 0xe0);
 8004424:	22e0      	movs	r2, #224	; 0xe0
 8004426:	21c9      	movs	r1, #201	; 0xc9
 8004428:	2060      	movs	r0, #96	; 0x60
 800442a:	f7fc fd2b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800442e:	2002      	movs	r0, #2
 8004430:	f7fd feea 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xca, 0xe8);
 8004434:	22e8      	movs	r2, #232	; 0xe8
 8004436:	21ca      	movs	r1, #202	; 0xca
 8004438:	2060      	movs	r0, #96	; 0x60
 800443a:	f7fc fd23 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800443e:	2002      	movs	r0, #2
 8004440:	f7fd fee2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcb, 0xf0);
 8004444:	22f0      	movs	r2, #240	; 0xf0
 8004446:	21cb      	movs	r1, #203	; 0xcb
 8004448:	2060      	movs	r0, #96	; 0x60
 800444a:	f7fc fd1b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800444e:	2002      	movs	r0, #2
 8004450:	f7fd feda 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcc, 0xd8);
 8004454:	22d8      	movs	r2, #216	; 0xd8
 8004456:	21cc      	movs	r1, #204	; 0xcc
 8004458:	2060      	movs	r0, #96	; 0x60
 800445a:	f7fc fd13 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800445e:	2002      	movs	r0, #2
 8004460:	f7fd fed2 	bl	8002208 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcd, 0x93);
 8004464:	2293      	movs	r2, #147	; 0x93
 8004466:	21cd      	movs	r1, #205	; 0xcd
 8004468:	2060      	movs	r0, #96	; 0x60
 800446a:	f7fc fd0b 	bl	8000e84 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800446e:	2002      	movs	r0, #2
 8004470:	f7fd feca 	bl	8002208 <Delay>
}
 8004474:	bf00      	nop
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_Init>:
 * @note   SysTick is used as time base for the HAL_Delay() function, the application
 *         need to ensure that the SysTick time base is always set to 1 millisecond
 *         to have correct HAL operation.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_Init(void) {
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
	/* Configure Flash prefetch, Instruction cache, Data cache */
#if (INSTRUCTION_CACHE_ENABLE != 0)
	__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800447c:	4b0e      	ldr	r3, [pc, #56]	; (80044b8 <HAL_Init+0x40>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a0d      	ldr	r2, [pc, #52]	; (80044b8 <HAL_Init+0x40>)
 8004482:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004486:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0)
	__HAL_FLASH_DATA_CACHE_ENABLE();
 8004488:	4b0b      	ldr	r3, [pc, #44]	; (80044b8 <HAL_Init+0x40>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a0a      	ldr	r2, [pc, #40]	; (80044b8 <HAL_Init+0x40>)
 800448e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004492:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004494:	4b08      	ldr	r3, [pc, #32]	; (80044b8 <HAL_Init+0x40>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a07      	ldr	r2, [pc, #28]	; (80044b8 <HAL_Init+0x40>)
 800449a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800449e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

	/* Set Interrupt Group Priority */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044a0:	2003      	movs	r0, #3
 80044a2:	f000 f939 	bl	8004718 <HAL_NVIC_SetPriorityGrouping>

	/* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
	HAL_InitTick(TICK_INT_PRIORITY);
 80044a6:	200f      	movs	r0, #15
 80044a8:	f000 f808 	bl	80044bc <HAL_InitTick>

	/* Init the low level hardware */
	HAL_MspInit();
 80044ac:	f005 fad1 	bl	8009a52 <HAL_MspInit>

	/* Return function status */
	return HAL_OK;
 80044b0:	2300      	movs	r3, #0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	40023c00 	.word	0x40023c00

080044bc <HAL_InitTick>:
 *       The function is declared as __weak  to be overwritten  in case of other
 *       implementation  in user file.
 * @param TickPriority: Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
	/*Configure the SysTick to have interrupt in 1ms time basis*/
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 80044c4:	f005 ff90 	bl	800a3e8 <HAL_RCC_GetHCLKFreq>
 80044c8:	4603      	mov	r3, r0
 80044ca:	4a09      	ldr	r2, [pc, #36]	; (80044f0 <HAL_InitTick+0x34>)
 80044cc:	fba2 2303 	umull	r2, r3, r2, r3
 80044d0:	099b      	lsrs	r3, r3, #6
 80044d2:	4618      	mov	r0, r3
 80044d4:	f000 f963 	bl	800479e <HAL_SYSTICK_Config>

	/*Configure the SysTick IRQ priority */
	HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80044d8:	2200      	movs	r2, #0
 80044da:	6879      	ldr	r1, [r7, #4]
 80044dc:	f04f 30ff 	mov.w	r0, #4294967295
 80044e0:	f000 f925 	bl	800472e <HAL_NVIC_SetPriority>

	/* Return function status */
	return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	10624dd3 	.word	0x10624dd3

080044f4 <HAL_IncTick>:
 *       in Systick ISR.
 * @note This function is declared as __weak to be overwritten in case of other 
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void) {
 80044f4:	b480      	push	{r7}
 80044f6:	af00      	add	r7, sp, #0
	uwTick++;
 80044f8:	4b04      	ldr	r3, [pc, #16]	; (800450c <HAL_IncTick+0x18>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	3301      	adds	r3, #1
 80044fe:	4a03      	ldr	r2, [pc, #12]	; (800450c <HAL_IncTick+0x18>)
 8004500:	6013      	str	r3, [r2, #0]
}
 8004502:	bf00      	nop
 8004504:	46bd      	mov	sp, r7
 8004506:	bc80      	pop	{r7}
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	20009e38 	.word	0x20009e38

08004510 <HAL_GetTick>:
 * @brief Provides a tick value in millisecond.
 * @note This function is declared as __weak to be overwritten in case of other 
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
 8004510:	b480      	push	{r7}
 8004512:	af00      	add	r7, sp, #0
	return uwTick;
 8004514:	4b02      	ldr	r3, [pc, #8]	; (8004520 <HAL_GetTick+0x10>)
 8004516:	681b      	ldr	r3, [r3, #0]
}
 8004518:	4618      	mov	r0, r3
 800451a:	46bd      	mov	sp, r7
 800451c:	bc80      	pop	{r7}
 800451e:	4770      	bx	lr
 8004520:	20009e38 	.word	0x20009e38

08004524 <HAL_Delay>:
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @param Delay: specifies the delay time length, in milliseconds.
 * @retval None
 */
__weak void HAL_Delay(__IO uint32_t Delay) {
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 800452c:	2300      	movs	r3, #0
 800452e:	60fb      	str	r3, [r7, #12]
	tickstart = HAL_GetTick();
 8004530:	f7ff ffee 	bl	8004510 <HAL_GetTick>
 8004534:	60f8      	str	r0, [r7, #12]
	while ((HAL_GetTick() - tickstart) < Delay) {
 8004536:	bf00      	nop
 8004538:	f7ff ffea 	bl	8004510 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	1ad2      	subs	r2, r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	429a      	cmp	r2, r3
 8004546:	d3f7      	bcc.n	8004538 <HAL_Delay+0x14>
	}
}
 8004548:	bf00      	nop
 800454a:	bf00      	nop
 800454c:	3710      	adds	r7, #16
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
	...

08004554 <NVIC_SetPriorityGrouping>:
	__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07); /* only values 0..7 are used          */
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f003 0307 	and.w	r3, r3, #7
 8004562:	60fb      	str	r3, [r7, #12]
		reg_value = SCB->AIRCR; /* read old register configuration    */
 8004564:	4b0c      	ldr	r3, [pc, #48]	; (8004598 <NVIC_SetPriorityGrouping+0x44>)
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	60bb      	str	r3, [r7, #8]
		reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change               */
 800456a:	68ba      	ldr	r2, [r7, #8]
 800456c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004570:	4013      	ands	r3, r2
 8004572:	60bb      	str	r3, [r7, #8]
				| (PriorityGroupTmp << 8)); /* Insert write key and priorty group */
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	021a      	lsls	r2, r3, #8
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	4313      	orrs	r3, r2
		reg_value = (reg_value | ((uint32_t) 0x5FA << SCB_AIRCR_VECTKEY_Pos)
 800457c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004580:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004584:	60bb      	str	r3, [r7, #8]
		SCB->AIRCR = reg_value;
 8004586:	4a04      	ldr	r2, [pc, #16]	; (8004598 <NVIC_SetPriorityGrouping+0x44>)
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	60d3      	str	r3, [r2, #12]
	}
 800458c:	bf00      	nop
 800458e:	3714      	adds	r7, #20
 8004590:	46bd      	mov	sp, r7
 8004592:	bc80      	pop	{r7}
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	e000ed00 	.word	0xe000ed00

0800459c <NVIC_GetPriorityGrouping>:
	__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) {
 800459c:	b480      	push	{r7}
 800459e:	af00      	add	r7, sp, #0
		return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
 80045a0:	4b04      	ldr	r3, [pc, #16]	; (80045b4 <NVIC_GetPriorityGrouping+0x18>)
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	0a1b      	lsrs	r3, r3, #8
 80045a6:	f003 0307 	and.w	r3, r3, #7
	}
 80045aa:	4618      	mov	r0, r3
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bc80      	pop	{r7}
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	e000ed00 	.word	0xe000ed00

080045b8 <NVIC_EnableIRQ>:
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	4603      	mov	r3, r0
 80045c0:	71fb      	strb	r3, [r7, #7]
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 80045c2:	79fb      	ldrb	r3, [r7, #7]
 80045c4:	f003 031f 	and.w	r3, r3, #31
 80045c8:	2201      	movs	r2, #1
 80045ca:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 80045ce:	4a05      	ldr	r2, [pc, #20]	; (80045e4 <NVIC_EnableIRQ+0x2c>)
 80045d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045d4:	095b      	lsrs	r3, r3, #5
 80045d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 80045da:	bf00      	nop
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	bc80      	pop	{r7}
 80045e2:	4770      	bx	lr
 80045e4:	e000e100 	.word	0xe000e100

080045e8 <NVIC_DisableIRQ>:
	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) {
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	4603      	mov	r3, r0
 80045f0:	71fb      	strb	r3, [r7, #7]
				(1 << ((uint32_t) (IRQn) & 0x1F)); /* disable interrupt */
 80045f2:	79fb      	ldrb	r3, [r7, #7]
 80045f4:	f003 031f 	and.w	r3, r3, #31
 80045f8:	2201      	movs	r2, #1
 80045fa:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
 80045fe:	4a06      	ldr	r2, [pc, #24]	; (8004618 <NVIC_DisableIRQ+0x30>)
 8004600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004604:	095b      	lsrs	r3, r3, #5
 8004606:	3320      	adds	r3, #32
 8004608:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	bc80      	pop	{r7}
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	e000e100 	.word	0xe000e100

0800461c <NVIC_SetPriority>:
	 \note The priority cannot be set for every core interrupt.

	 \param [in]      IRQn  Interrupt number.
	 \param [in]  priority  Priority to set.
	 */
	__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	4603      	mov	r3, r0
 8004624:	6039      	str	r1, [r7, #0]
 8004626:	71fb      	strb	r3, [r7, #7]
		if (IRQn < 0) {
 8004628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800462c:	2b00      	cmp	r3, #0
 800462e:	da0b      	bge.n	8004648 <NVIC_SetPriority+0x2c>
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
					<< (8 - __NVIC_PRIO_BITS)) & 0xff);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	b2da      	uxtb	r2, r3
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
 8004634:	490c      	ldr	r1, [pc, #48]	; (8004668 <NVIC_SetPriority+0x4c>)
 8004636:	79fb      	ldrb	r3, [r7, #7]
 8004638:	f003 030f 	and.w	r3, r3, #15
 800463c:	3b04      	subs	r3, #4
					<< (8 - __NVIC_PRIO_BITS)) & 0xff);
 800463e:	0112      	lsls	r2, r2, #4
 8004640:	b2d2      	uxtb	r2, r2
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
 8004642:	440b      	add	r3, r1
 8004644:	761a      	strb	r2, [r3, #24]
		} /* set Priority for Cortex-M  System Interrupts */
		else {
			NVIC->IP[(uint32_t) (IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS))
					& 0xff);
		} /* set Priority for device specific Interrupts  */
	}
 8004646:	e009      	b.n	800465c <NVIC_SetPriority+0x40>
			NVIC->IP[(uint32_t) (IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS))
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	b2da      	uxtb	r2, r3
 800464c:	4907      	ldr	r1, [pc, #28]	; (800466c <NVIC_SetPriority+0x50>)
 800464e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004652:	0112      	lsls	r2, r2, #4
 8004654:	b2d2      	uxtb	r2, r2
 8004656:	440b      	add	r3, r1
 8004658:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
	}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	bc80      	pop	{r7}
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	e000ed00 	.word	0xe000ed00
 800466c:	e000e100 	.word	0xe000e100

08004670 <NVIC_EncodePriority>:
	 \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
	 \param [in]       SubPriority  Subpriority value (starting from 0).
	 \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
	 */
	__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup,
			uint32_t PreemptPriority, uint32_t SubPriority) {
 8004670:	b480      	push	{r7}
 8004672:	b089      	sub	sp, #36	; 0x24
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used          */
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f003 0307 	and.w	r3, r3, #7
 8004682:	61fb      	str	r3, [r7, #28]
		uint32_t PreemptPriorityBits;
		uint32_t SubPriorityBits;

		PreemptPriorityBits =
				((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ?
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 800468a:	2b04      	cmp	r3, #4
 800468c:	bf28      	it	cs
 800468e:	2304      	movcs	r3, #4
 8004690:	61bb      	str	r3, [r7, #24]
						__NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
		SubPriorityBits =
				((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ?
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	3304      	adds	r3, #4
						0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8004696:	2b06      	cmp	r3, #6
 8004698:	d902      	bls.n	80046a0 <NVIC_EncodePriority+0x30>
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	3b03      	subs	r3, #3
 800469e:	e000      	b.n	80046a2 <NVIC_EncodePriority+0x32>
 80046a0:	2300      	movs	r3, #0
		SubPriorityBits =
 80046a2:	617b      	str	r3, [r7, #20]

		return (((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1))
 80046a4:	2201      	movs	r2, #1
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	3b01      	subs	r3, #1
 80046ae:	461a      	mov	r2, r3
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	401a      	ands	r2, r3
				<< SubPriorityBits)
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	409a      	lsls	r2, r3
				| ((SubPriority & ((1 << (SubPriorityBits)) - 1))));
 80046b8:	2101      	movs	r1, #1
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	fa01 f303 	lsl.w	r3, r1, r3
 80046c0:	3b01      	subs	r3, #1
 80046c2:	4619      	mov	r1, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	400b      	ands	r3, r1
 80046c8:	4313      	orrs	r3, r2
	}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3724      	adds	r7, #36	; 0x24
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bc80      	pop	{r7}
 80046d2:	4770      	bx	lr

080046d4 <SysTick_Config>:
	 \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
	 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
	 must contain a vendor-specific implementation of this function.

	 */
	__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) {
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
		if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3b01      	subs	r3, #1
 80046e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046e4:	d301      	bcc.n	80046ea <SysTick_Config+0x16>
			return (1); /* Reload value impossible */
 80046e6:	2301      	movs	r3, #1
 80046e8:	e00f      	b.n	800470a <SysTick_Config+0x36>

		SysTick->LOAD = ticks - 1; /* set reload register */
 80046ea:	4a0a      	ldr	r2, [pc, #40]	; (8004714 <SysTick_Config+0x40>)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	3b01      	subs	r3, #1
 80046f0:	6053      	str	r3, [r2, #4]
		NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
 80046f2:	210f      	movs	r1, #15
 80046f4:	f04f 30ff 	mov.w	r0, #4294967295
 80046f8:	f7ff ff90 	bl	800461c <NVIC_SetPriority>
		SysTick->VAL = 0; /* Load the SysTick Counter Value */
 80046fc:	4b05      	ldr	r3, [pc, #20]	; (8004714 <SysTick_Config+0x40>)
 80046fe:	2200      	movs	r2, #0
 8004700:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 8004702:	4b04      	ldr	r3, [pc, #16]	; (8004714 <SysTick_Config+0x40>)
 8004704:	2207      	movs	r2, #7
 8004706:	601a      	str	r2, [r3, #0]
		SysTick_CTRL_TICKINT_Msk |
		SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
		return (0); /* Function successful */
 8004708:	2300      	movs	r3, #0
	}
 800470a:	4618      	mov	r0, r3
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	e000e010 	.word	0xe000e010

08004718 <HAL_NVIC_SetPriorityGrouping>:
 *                                    0 bits for subpriority
 * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 *         The pending IRQ priority will be managed only by the subpriority. 
 * @retval None
 */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

	/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
	NVIC_SetPriorityGrouping(PriorityGroup);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f7ff ff17 	bl	8004554 <NVIC_SetPriorityGrouping>
}
 8004726:	bf00      	nop
 8004728:	3708      	adds	r7, #8
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}

0800472e <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.          
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
		uint32_t SubPriority) {
 800472e:	b580      	push	{r7, lr}
 8004730:	b086      	sub	sp, #24
 8004732:	af00      	add	r7, sp, #0
 8004734:	4603      	mov	r3, r0
 8004736:	60b9      	str	r1, [r7, #8]
 8004738:	607a      	str	r2, [r7, #4]
 800473a:	73fb      	strb	r3, [r7, #15]
	uint32_t prioritygroup = 0x00;
 800473c:	2300      	movs	r3, #0
 800473e:	617b      	str	r3, [r7, #20]

	/* Check the parameters */
	assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
	assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

	prioritygroup = NVIC_GetPriorityGrouping();
 8004740:	f7ff ff2c 	bl	800459c <NVIC_GetPriorityGrouping>
 8004744:	6178      	str	r0, [r7, #20]

	NVIC_SetPriority(IRQn,
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	68b9      	ldr	r1, [r7, #8]
 800474a:	6978      	ldr	r0, [r7, #20]
 800474c:	f7ff ff90 	bl	8004670 <NVIC_EncodePriority>
 8004750:	4602      	mov	r2, r0
 8004752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004756:	4611      	mov	r1, r2
 8004758:	4618      	mov	r0, r3
 800475a:	f7ff ff5f 	bl	800461c <NVIC_SetPriority>
			NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800475e:	bf00      	nop
 8004760:	3718      	adds	r7, #24
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <HAL_NVIC_EnableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) {
 8004766:	b580      	push	{r7, lr}
 8004768:	b082      	sub	sp, #8
 800476a:	af00      	add	r7, sp, #0
 800476c:	4603      	mov	r3, r0
 800476e:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Enable interrupt */
	NVIC_EnableIRQ(IRQn);
 8004770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004774:	4618      	mov	r0, r3
 8004776:	f7ff ff1f 	bl	80045b8 <NVIC_EnableIRQ>
}
 800477a:	bf00      	nop
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}

08004782 <HAL_NVIC_DisableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn) {
 8004782:	b580      	push	{r7, lr}
 8004784:	b082      	sub	sp, #8
 8004786:	af00      	add	r7, sp, #0
 8004788:	4603      	mov	r3, r0
 800478a:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Disable interrupt */
	NVIC_DisableIRQ(IRQn);
 800478c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004790:	4618      	mov	r0, r3
 8004792:	f7ff ff29 	bl	80045e8 <NVIC_DisableIRQ>
}
 8004796:	bf00      	nop
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <HAL_SYSTICK_Config>:
 *         Counter is in free running mode to generate periodic interrupts.
 * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 * @retval status:  - 0  Function succeeded.
 *                  - 1  Function failed.
 */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) {
 800479e:	b580      	push	{r7, lr}
 80047a0:	b082      	sub	sp, #8
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
	return SysTick_Config(TicksNumb);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f7ff ff94 	bl	80046d4 <SysTick_Config>
 80047ac:	4603      	mov	r3, r0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3708      	adds	r7, #8
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}

080047b6 <HAL_SYSTICK_IRQHandler>:

/**
 * @brief  This function handles SYSTICK interrupt request.
 * @retval None
 */
void HAL_SYSTICK_IRQHandler(void) {
 80047b6:	b580      	push	{r7, lr}
 80047b8:	af00      	add	r7, sp, #0
	HAL_SYSTICK_Callback();
 80047ba:	f000 f802 	bl	80047c2 <HAL_SYSTICK_Callback>
}
 80047be:	bf00      	nop
 80047c0:	bd80      	pop	{r7, pc}

080047c2 <HAL_SYSTICK_Callback>:

/**
 * @brief  SYSTICK callback.
 * @retval None
 */
__weak void HAL_SYSTICK_Callback(void) {
 80047c2:	b480      	push	{r7}
 80047c4:	af00      	add	r7, sp, #0
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_SYSTICK_Callback could be implemented in the user file
	 */
}
 80047c6:	bf00      	nop
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bc80      	pop	{r7}
 80047cc:	4770      	bx	lr

080047ce <HAL_DCMI_DeInit>:
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval HAL status
 */

HAL_StatusTypeDef HAL_DCMI_DeInit(DCMI_HandleTypeDef *hdcmi) {
 80047ce:	b580      	push	{r7, lr}
 80047d0:	b082      	sub	sp, #8
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
	/* DeInit the low level hardware */
	HAL_DCMI_MspDeInit(hdcmi);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 f819 	bl	800480e <HAL_DCMI_MspDeInit>

	/* Update error code */
	hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Initialize the DCMI state*/
	hdcmi->State = HAL_DCMI_STATE_RESET;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Release Lock */
	__HAL_UNLOCK(hdcmi);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return HAL_OK;
 80047f2:	2300      	movs	r3, #0
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3708      	adds	r7, #8
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <HAL_DCMI_MspInit>:
 * @brief  Initializes the DCMI MSP.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval None
 */
__weak void HAL_DCMI_MspInit(DCMI_HandleTypeDef *hdcmi) {
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_DCMI_MspInit could be implemented in the user file
	 */
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	bc80      	pop	{r7}
 800480c:	4770      	bx	lr

0800480e <HAL_DCMI_MspDeInit>:
 * @brief  DeInitializes the DCMI MSP.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval None
 */
__weak void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef *hdcmi) {
 800480e:	b480      	push	{r7}
 8004810:	b083      	sub	sp, #12
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_DCMI_MspDeInit could be implemented in the user file
	 */
}
 8004816:	bf00      	nop
 8004818:	370c      	adds	r7, #12
 800481a:	46bd      	mov	sp, r7
 800481c:	bc80      	pop	{r7}
 800481e:	4770      	bx	lr

08004820 <HAL_DCMI_Start_DMA>:
 * @param  pData:     The destination memory Buffer address (LCD Frame buffer).
 * @param  Length:    The length of capture to be transferred.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi,
		uint32_t DCMI_Mode, uint32_t pData, uint32_t Length) {
 8004820:	b580      	push	{r7, lr}
 8004822:	b088      	sub	sp, #32
 8004824:	af02      	add	r7, sp, #8
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
 800482c:	603b      	str	r3, [r7, #0]
	/* Initialize the second memory address */
	uint32_t SecondMemAddress = 0;
 800482e:	2300      	movs	r3, #0
 8004830:	617b      	str	r3, [r7, #20]

	/* Check function parameters */
	assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

	/* Process Locked */
	__HAL_LOCK(hdcmi);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004838:	2b01      	cmp	r3, #1
 800483a:	d101      	bne.n	8004840 <HAL_DCMI_Start_DMA+0x20>
 800483c:	2302      	movs	r3, #2
 800483e:	e06e      	b.n	800491e <HAL_DCMI_Start_DMA+0xfe>
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Lock the DCMI peripheral state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2202      	movs	r2, #2
 800484c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Check the parameters */
	assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

	/* Configure the DCMI Mode */
	hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 0202 	bic.w	r2, r2, #2
 800485e:	601a      	str	r2, [r3, #0]
	hdcmi->Instance->CR |= (uint32_t) (DCMI_Mode);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6819      	ldr	r1, [r3, #0]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	430a      	orrs	r2, r1
 800486e:	601a      	str	r2, [r3, #0]

	/* Set the DMA memory0 conversion complete callback */
	hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAConvCplt;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004874:	4a2c      	ldr	r2, [pc, #176]	; (8004928 <HAL_DCMI_Start_DMA+0x108>)
 8004876:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Set the DMA error callback */
	hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800487c:	4a2b      	ldr	r2, [pc, #172]	; (800492c <HAL_DCMI_Start_DMA+0x10c>)
 800487e:	649a      	str	r2, [r3, #72]	; 0x48

	if (Length <= 0xFFFF) {
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004886:	d20a      	bcs.n	800489e <HAL_DCMI_Start_DMA+0x7e>
		/* Enable the DMA Stream */
		HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t) &hdcmi->Instance->DR,
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	3328      	adds	r3, #40	; 0x28
 8004892:	4619      	mov	r1, r3
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	f001 fb46 	bl	8005f28 <HAL_DMA_Start_IT>
 800489c:	e038      	b.n	8004910 <HAL_DCMI_Start_DMA+0xf0>
				(uint32_t) pData, Length);
	} else /* DCMI_DOUBLE_BUFFER Mode */
	{
		/* Set the DMA memory1 conversion complete callback */
		hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAConvCplt;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a2:	4a21      	ldr	r2, [pc, #132]	; (8004928 <HAL_DCMI_Start_DMA+0x108>)
 80048a4:	645a      	str	r2, [r3, #68]	; 0x44

		/* Initialize transfer parameters */
		hdcmi->XferCount = 1;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2201      	movs	r2, #1
 80048aa:	629a      	str	r2, [r3, #40]	; 0x28
		hdcmi->XferSize = Length;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	683a      	ldr	r2, [r7, #0]
 80048b0:	62da      	str	r2, [r3, #44]	; 0x2c
		hdcmi->pBuffPtr = pData;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	635a      	str	r2, [r3, #52]	; 0x34

		/* Get the number of buffer */
		while (hdcmi->XferSize > 0xFFFF) {
 80048b8:	e009      	b.n	80048ce <HAL_DCMI_Start_DMA+0xae>
			hdcmi->XferSize = (hdcmi->XferSize / 2);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048be:	085a      	lsrs	r2, r3, #1
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	62da      	str	r2, [r3, #44]	; 0x2c
			hdcmi->XferCount = hdcmi->XferCount * 2;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c8:	005a      	lsls	r2, r3, #1
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	629a      	str	r2, [r3, #40]	; 0x28
		while (hdcmi->XferSize > 0xFFFF) {
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048d6:	d2f0      	bcs.n	80048ba <HAL_DCMI_Start_DMA+0x9a>
		}

		/* Update DCMI counter  and transfer number*/
		hdcmi->XferCount = (hdcmi->XferCount - 2);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048dc:	1e9a      	subs	r2, r3, #2
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	629a      	str	r2, [r3, #40]	; 0x28
		hdcmi->XferTransferNumber = hdcmi->XferCount;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	631a      	str	r2, [r3, #48]	; 0x30

		/* Update second memory address */
		SecondMemAddress = (uint32_t) (pData + (4 * hdcmi->XferSize));
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	4413      	add	r3, r2
 80048f4:	617b      	str	r3, [r7, #20]

		/* Start DMA multi buffer transfer */
		HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle,
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6b98      	ldr	r0, [r3, #56]	; 0x38
				(uint32_t) &hdcmi->Instance->DR, (uint32_t) pData,
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	3328      	adds	r3, #40	; 0x28
		HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle,
 8004900:	4619      	mov	r1, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004906:	9300      	str	r3, [sp, #0]
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	f004 faf1 	bl	8008ef2 <HAL_DMAEx_MultiBufferStart_IT>
				SecondMemAddress, hdcmi->XferSize);
	}

	/* Enable Capture */
	DCMI->CR |= DCMI_CR_CAPTURE;
 8004910:	4b07      	ldr	r3, [pc, #28]	; (8004930 <HAL_DCMI_Start_DMA+0x110>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a06      	ldr	r2, [pc, #24]	; (8004930 <HAL_DCMI_Start_DMA+0x110>)
 8004916:	f043 0301 	orr.w	r3, r3, #1
 800491a:	6013      	str	r3, [r2, #0]

	/* Return function status */
	return HAL_OK;
 800491c:	2300      	movs	r3, #0
}
 800491e:	4618      	mov	r0, r3
 8004920:	3718      	adds	r7, #24
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	080049dd 	.word	0x080049dd
 800492c:	08004af9 	.word	0x08004af9
 8004930:	50050000 	.word	0x50050000

08004934 <HAL_DCMI_Stop>:
 * @brief  Disable DCMI DMA request and Disable DCMI capture  
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI. 
 * @retval HAL status     
 */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef *hdcmi) {
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 800493c:	2300      	movs	r3, #0
 800493e:	60fb      	str	r3, [r7, #12]

	/* Lock the DCMI peripheral state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2202      	movs	r2, #2
 8004944:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	__HAL_DCMI_DISABLE(hdcmi);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004956:	601a      	str	r2, [r3, #0]

	/* Disable Capture */
	DCMI->CR &= ~(DCMI_CR_CAPTURE);
 8004958:	4b1f      	ldr	r3, [pc, #124]	; (80049d8 <HAL_DCMI_Stop+0xa4>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a1e      	ldr	r2, [pc, #120]	; (80049d8 <HAL_DCMI_Stop+0xa4>)
 800495e:	f023 0301 	bic.w	r3, r3, #1
 8004962:	6013      	str	r3, [r2, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8004964:	f7ff fdd4 	bl	8004510 <HAL_GetTick>
 8004968:	60f8      	str	r0, [r7, #12]

	/* Check if the DCMI capture effectively disabled */
	while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0) {
 800496a:	e017      	b.n	800499c <HAL_DCMI_Stop+0x68>
		if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DCMI_STOP) {
 800496c:	f7ff fdd0 	bl	8004510 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800497a:	d90f      	bls.n	800499c <HAL_DCMI_Stop+0x68>
			/* Process Unlocked */
			__HAL_UNLOCK(hdcmi);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

			/* Update error code */
			hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004988:	f043 0220 	orr.w	r2, r3, #32
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	63da      	str	r2, [r3, #60]	; 0x3c

			/* Change DCMI state */
			hdcmi->State = HAL_DCMI_STATE_TIMEOUT;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2203      	movs	r2, #3
 8004994:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

			return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e018      	b.n	80049ce <HAL_DCMI_Stop+0x9a>
	while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0) {
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0301 	and.w	r3, r3, #1
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1e0      	bne.n	800496c <HAL_DCMI_Stop+0x38>
		}
	}

	/* Disable the DMA */
	HAL_DMA_Abort(hdcmi->DMA_Handle);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ae:	4618      	mov	r0, r3
 80049b0:	f001 fb13 	bl	8005fda <HAL_DMA_Abort>

	/* Update error code */
	hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Change DCMI state */
	hdcmi->State = HAL_DCMI_STATE_READY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Process Unlocked */
	__HAL_UNLOCK(hdcmi);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Return function status */
	return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3710      	adds	r7, #16
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	50050000 	.word	0x50050000

080049dc <DCMI_DMAConvCplt>:
 * @brief  DMA conversion complete callback. 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
static void DCMI_DMAConvCplt(DMA_HandleTypeDef *hdma) {
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 80049e4:	2300      	movs	r3, #0
 80049e6:	60fb      	str	r3, [r7, #12]

	DCMI_HandleTypeDef *hdcmi =
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ec:	60bb      	str	r3, [r7, #8]
			(DCMI_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	hdcmi->State = HAL_DCMI_STATE_READY;
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	2201      	movs	r2, #1
 80049f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	if (hdcmi->XferCount != 0) {
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d043      	beq.n	8004a86 <DCMI_DMAConvCplt+0xaa>
		/* Update memory 0 address location */
		tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a0a:	60fb      	str	r3, [r7, #12]
		if (((hdcmi->XferCount % 2) == 0) && (tmp != 0)) {
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a10:	f003 0301 	and.w	r3, r3, #1
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d118      	bne.n	8004a4a <DCMI_DMAConvCplt+0x6e>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d015      	beq.n	8004a4a <DCMI_DMAConvCplt+0x6e>
			tmp = hdcmi->DMA_Handle->Instance->M0AR;
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	60fb      	str	r3, [r7, #12]
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	6b98      	ldr	r0, [r3, #56]	; 0x38
					(tmp + (8 * hdcmi->XferSize)), MEMORY0);
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a30:	00da      	lsls	r2, r3, #3
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	4413      	add	r3, r2
 8004a36:	2200      	movs	r2, #0
 8004a38:	4619      	mov	r1, r3
 8004a3a:	f004 fad2 	bl	8008fe2 <HAL_DMAEx_ChangeMemory>
			hdcmi->XferCount--;
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a42:	1e5a      	subs	r2, r3, #1
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	629a      	str	r2, [r3, #40]	; 0x28
 8004a48:	e044      	b.n	8004ad4 <DCMI_DMAConvCplt+0xf8>
		}
		/* Update memory 1 address location */
		else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0) {
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d13c      	bne.n	8004ad4 <DCMI_DMAConvCplt+0xf8>
			tmp = hdcmi->DMA_Handle->Instance->M1AR;
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	60fb      	str	r3, [r7, #12]
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	6b98      	ldr	r0, [r3, #56]	; 0x38
					(tmp + (8 * hdcmi->XferSize)), MEMORY1);
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6c:	00da      	lsls	r2, r3, #3
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	4413      	add	r3, r2
 8004a72:	2201      	movs	r2, #1
 8004a74:	4619      	mov	r1, r3
 8004a76:	f004 fab4 	bl	8008fe2 <HAL_DMAEx_ChangeMemory>
			hdcmi->XferCount--;
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7e:	1e5a      	subs	r2, r3, #1
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	629a      	str	r2, [r3, #40]	; 0x28
 8004a84:	e026      	b.n	8004ad4 <DCMI_DMAConvCplt+0xf8>
		}
	}
	/* Update memory 0 address location */
	else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0) {
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d006      	beq.n	8004aa4 <DCMI_DMAConvCplt+0xc8>
		hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004aa0:	60da      	str	r2, [r3, #12]
 8004aa2:	e017      	b.n	8004ad4 <DCMI_DMAConvCplt+0xf8>
	}
	/* Update memory 1 address location */
	else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0) {
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d10f      	bne.n	8004ad4 <DCMI_DMAConvCplt+0xf8>
		tmp = hdcmi->pBuffPtr;
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab8:	60fb      	str	r3, [r7, #12]
		hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4 * hdcmi->XferSize));
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004abe:	0099      	lsls	r1, r3, #2
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68fa      	ldr	r2, [r7, #12]
 8004ac8:	440a      	add	r2, r1
 8004aca:	611a      	str	r2, [r3, #16]
		hdcmi->XferCount = hdcmi->XferTransferNumber;
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	629a      	str	r2, [r3, #40]	; 0x28
	}

	if (__HAL_DCMI_GET_FLAG(hdcmi, DCMI_FLAG_FRAMERI) != RESET) {
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d006      	beq.n	8004af0 <DCMI_DMAConvCplt+0x114>
		/* Process Unlocked */
		__HAL_UNLOCK(hdcmi);
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		/* FRAME Callback */
		HAL_DCMI_FrameEventCallback(hdcmi);
 8004aea:	68b8      	ldr	r0, [r7, #8]
 8004aec:	f7fc f9b4 	bl	8000e58 <HAL_DCMI_FrameEventCallback>
	}
}
 8004af0:	bf00      	nop
 8004af2:	3710      	adds	r7, #16
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <DCMI_DMAError>:
 * @brief  DMA error callback 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma) {
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
	DCMI_HandleTypeDef *hdcmi =
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b04:	60fb      	str	r3, [r7, #12]
			(DCMI_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	HAL_DCMI_ErrorCallback(hdcmi);
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	f7fc f9de 	bl	8000ed0 <HAL_DCMI_ErrorCallback>
}
 8004b14:	bf00      	nop
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <HAL_DCMI_Init>:
 *         parameters in the DCMI_InitTypeDef and create the associated handle.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi) {
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
	/* Check the DCMI peripheral state */
	if (hdcmi == NULL) {
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <HAL_DCMI_Init+0x12>
		return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e07e      	b.n	8004c2c <HAL_DCMI_Init+0x110>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif                 
	if (hdcmi->State == HAL_DCMI_STATE_RESET) {
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d102      	bne.n	8004b40 <HAL_DCMI_Init+0x24>
		/* Init the low level hardware */
		HAL_DCMI_MspInit(hdcmi);
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f7ff fe5e 	bl	80047fc <HAL_DCMI_MspInit>
	}

	/* Change the DCMI state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2202      	movs	r2, #2
 8004b44:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	/* Configures the HS, VS, DE and PC polarity */
	hdcmi->Instance->CR &=
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	6812      	ldr	r2, [r2, #0]
 8004b52:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004b56:	f023 0308 	bic.w	r3, r3, #8
 8004b5a:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx)                           
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif                           
			);
	hdcmi->Instance->CR |=
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	6819      	ldr	r1, [r3, #0]
			(uint32_t) (hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685a      	ldr	r2, [r3, #4]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.VSPolarity | hdcmi->Init.HSPolarity
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	68db      	ldr	r3, [r3, #12]
					|\
 8004b70:	431a      	orrs	r2, r3
 hdcmi->Init.VSPolarity | hdcmi->Init.HSPolarity
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	689b      	ldr	r3, [r3, #8]
					|\
 8004b7c:	431a      	orrs	r2, r3
 hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.JPEGMode
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
					|\
 8004b88:	431a      	orrs	r2, r3
	hdcmi->Instance->CR |=
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif
			);
	if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED) {
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	2b10      	cmp	r3, #16
 8004b98:	d110      	bne.n	8004bbc <HAL_DCMI_Init+0xa0>
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	7f1b      	ldrb	r3, [r3, #28]
 8004b9e:	461a      	mov	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.LineStartCode << 8)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	7f5b      	ldrb	r3, [r3, #29]
 8004ba4:	021b      	lsls	r3, r3, #8
 8004ba6:	431a      	orrs	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.LineEndCode << 16)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	7f9b      	ldrb	r3, [r3, #30]
 8004bac:	041b      	lsls	r3, r3, #16
 8004bae:	431a      	orrs	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.FrameEndCode << 24));
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	7fdb      	ldrb	r3, [r3, #31]
 8004bb4:	061b      	lsls	r3, r3, #24
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004bb6:	491f      	ldr	r1, [pc, #124]	; (8004c34 <HAL_DCMI_Init+0x118>)
				| ((uint32_t) hdcmi->Init.SyncroCode.FrameEndCode << 24));
 8004bb8:	4313      	orrs	r3, r2
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004bba:	618b      	str	r3, [r1, #24]

	}

	/* Enable the Line interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68da      	ldr	r2, [r3, #12]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f042 0210 	orr.w	r2, r2, #16
 8004bca:	60da      	str	r2, [r3, #12]

	/* Enable the VSYNC interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_VSYNC);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68da      	ldr	r2, [r3, #12]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f042 0208 	orr.w	r2, r2, #8
 8004bda:	60da      	str	r2, [r3, #12]

	/* Enable the Frame capture complete interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68da      	ldr	r2, [r3, #12]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f042 0201 	orr.w	r2, r2, #1
 8004bea:	60da      	str	r2, [r3, #12]

	/* Enable the Synchronization error interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_ERR);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68da      	ldr	r2, [r3, #12]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f042 0204 	orr.w	r2, r2, #4
 8004bfa:	60da      	str	r2, [r3, #12]

	/* Enable the Overflow interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_OVF);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68da      	ldr	r2, [r3, #12]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f042 0202 	orr.w	r2, r2, #2
 8004c0a:	60da      	str	r2, [r3, #12]

	/* Enable DCMI by setting DCMIEN bit */
	__HAL_DCMI_ENABLE(hdcmi);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c1a:	601a      	str	r2, [r3, #0]

	/* Update error code */
	hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Initialize the DCMI state*/
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2201      	movs	r2, #1
 8004c26:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3708      	adds	r7, #8
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	50050000 	.word	0x50050000

08004c38 <HAL_DMA_Init>:
 *         parameters in the DMA_InitTypeDef and create the associated handle.
 * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma) {
 8004c38:	b480      	push	{r7}
 8004c3a:	b085      	sub	sp, #20
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 8004c40:	2300      	movs	r3, #0
 8004c42:	60fb      	str	r3, [r7, #12]

	/* Check the DMA peripheral state */
	if (hdma == NULL) {
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <HAL_DMA_Init+0x16>
		return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e057      	b.n	8004cfe <HAL_DMA_Init+0xc6>
		assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
		assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
	}

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2202      	movs	r2, #2
 8004c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Get the CR register value */
	tmp = hdma->Instance->CR;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	60fb      	str	r3, [r7, #12]

	/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
	tmp &= ((uint32_t) ~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST |
 8004c5e:	68fa      	ldr	r2, [r7, #12]
 8004c60:	4b29      	ldr	r3, [pc, #164]	; (8004d08 <HAL_DMA_Init+0xd0>)
 8004c62:	4013      	ands	r3, r2
 8004c64:	60fb      	str	r3, [r7, #12]
	DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE |
	DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC |
	DMA_SxCR_DIR | DMA_SxCR_CT | DMA_SxCR_DBM));

	/* Prepare the DMA Stream configuration */
	tmp |= hdma->Init.Channel | hdma->Init.Direction | hdma->Init.PeriphInc
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685a      	ldr	r2, [r3, #4]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	431a      	orrs	r2, r3
			| hdma->Init.MemInc | hdma->Init.PeriphDataAlignment
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	431a      	orrs	r2, r3
			| hdma->Init.MemDataAlignment | hdma->Init.Mode
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	431a      	orrs	r2, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	69db      	ldr	r3, [r3, #28]
 8004c8c:	431a      	orrs	r2, r3
			| hdma->Init.Priority;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6a1b      	ldr	r3, [r3, #32]
 8004c92:	4313      	orrs	r3, r2
	tmp |= hdma->Init.Channel | hdma->Init.Direction | hdma->Init.PeriphInc
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	60fb      	str	r3, [r7, #12]

	/* the Memory burst and peripheral burst are not used when the FIFO is disabled */
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9e:	2b04      	cmp	r3, #4
 8004ca0:	d107      	bne.n	8004cb2 <HAL_DMA_Init+0x7a>
		/* Get memory burst and peripheral burst */
		tmp |= hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004caa:	4313      	orrs	r3, r2
 8004cac:	68fa      	ldr	r2, [r7, #12]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]
	}

	/* Write to DMA Stream CR register */
	hdma->Instance->CR = tmp;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	601a      	str	r2, [r3, #0]

	/* Get the FCR register value */
	tmp = hdma->Instance->FCR;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	60fb      	str	r3, [r7, #12]

	/* Clear Direct mode and FIFO threshold bits */
	tmp &= (uint32_t) ~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f023 0307 	bic.w	r3, r3, #7
 8004cc8:	60fb      	str	r3, [r7, #12]

	/* Prepare the DMA Stream FIFO configuration */
	tmp |= hdma->Init.FIFOMode;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	60fb      	str	r3, [r7, #12]

	/* the FIFO threshold is not used when the FIFO mode is disabled */
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd8:	2b04      	cmp	r3, #4
 8004cda:	d104      	bne.n	8004ce6 <HAL_DMA_Init+0xae>
		/* Get the FIFO threshold */
		tmp |= hdma->Init.FIFOThreshold;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	60fb      	str	r3, [r7, #12]
	}

	/* Write to DMA Stream FCR */
	hdma->Instance->FCR = tmp;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	615a      	str	r2, [r3, #20]

	/* Initialize the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Initialize the DMA state */
	hdma->State = HAL_DMA_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3714      	adds	r7, #20
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bc80      	pop	{r7}
 8004d06:	4770      	bx	lr
 8004d08:	f010803f 	.word	0xf010803f

08004d0c <HAL_DMA_DeInit>:
 * @brief  DeInitializes the DMA peripheral 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma) {
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
	/* Check the DMA peripheral state */
	if (hdma == NULL) {
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d102      	bne.n	8004d20 <HAL_DMA_DeInit+0x14>
		return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	f001 b8fc 	b.w	8005f18 <HAL_DMA_DeInit+0x120c>
	}

	/* Check the DMA peripheral state */
	if (hdma->State == HAL_DMA_STATE_BUSY) {
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d102      	bne.n	8004d32 <HAL_DMA_DeInit+0x26>
		return HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	f001 b8f3 	b.w	8005f18 <HAL_DMA_DeInit+0x120c>
	}

	/* Disable the selected DMA Streamx */
	__HAL_DMA_DISABLE(hdma);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0201 	bic.w	r2, r2, #1
 8004d40:	601a      	str	r2, [r3, #0]

	/* Reset DMA Streamx control register */
	hdma->Instance->CR = 0;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2200      	movs	r2, #0
 8004d48:	601a      	str	r2, [r3, #0]

	/* Reset DMA Streamx number of data to transfer register */
	hdma->Instance->NDTR = 0;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	605a      	str	r2, [r3, #4]

	/* Reset DMA Streamx peripheral address register */
	hdma->Instance->PAR = 0;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2200      	movs	r2, #0
 8004d58:	609a      	str	r2, [r3, #8]

	/* Reset DMA Streamx memory 0 address register */
	hdma->Instance->M0AR = 0;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	60da      	str	r2, [r3, #12]

	/* Reset DMA Streamx memory 1 address register */
	hdma->Instance->M1AR = 0;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2200      	movs	r2, #0
 8004d68:	611a      	str	r2, [r3, #16]

	/* Reset DMA Streamx FIFO control register */
	hdma->Instance->FCR = (uint32_t) 0x00000021;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2221      	movs	r2, #33	; 0x21
 8004d70:	615a      	str	r2, [r3, #20]

	/* Clear all flags */
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	461a      	mov	r2, r3
 8004d78:	4b89      	ldr	r3, [pc, #548]	; (8004fa0 <HAL_DMA_DeInit+0x294>)
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d960      	bls.n	8004e40 <HAL_DMA_DeInit+0x134>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a88      	ldr	r2, [pc, #544]	; (8004fa4 <HAL_DMA_DeInit+0x298>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d057      	beq.n	8004e38 <HAL_DMA_DeInit+0x12c>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a86      	ldr	r2, [pc, #536]	; (8004fa8 <HAL_DMA_DeInit+0x29c>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d050      	beq.n	8004e34 <HAL_DMA_DeInit+0x128>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a85      	ldr	r2, [pc, #532]	; (8004fac <HAL_DMA_DeInit+0x2a0>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d049      	beq.n	8004e30 <HAL_DMA_DeInit+0x124>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a83      	ldr	r2, [pc, #524]	; (8004fb0 <HAL_DMA_DeInit+0x2a4>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d042      	beq.n	8004e2c <HAL_DMA_DeInit+0x120>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a82      	ldr	r2, [pc, #520]	; (8004fb4 <HAL_DMA_DeInit+0x2a8>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d03a      	beq.n	8004e26 <HAL_DMA_DeInit+0x11a>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a80      	ldr	r2, [pc, #512]	; (8004fb8 <HAL_DMA_DeInit+0x2ac>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d032      	beq.n	8004e20 <HAL_DMA_DeInit+0x114>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a7f      	ldr	r2, [pc, #508]	; (8004fbc <HAL_DMA_DeInit+0x2b0>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d02a      	beq.n	8004e1a <HAL_DMA_DeInit+0x10e>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a7d      	ldr	r2, [pc, #500]	; (8004fc0 <HAL_DMA_DeInit+0x2b4>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d022      	beq.n	8004e14 <HAL_DMA_DeInit+0x108>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a7c      	ldr	r2, [pc, #496]	; (8004fc4 <HAL_DMA_DeInit+0x2b8>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d01a      	beq.n	8004e0e <HAL_DMA_DeInit+0x102>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a7a      	ldr	r2, [pc, #488]	; (8004fc8 <HAL_DMA_DeInit+0x2bc>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d012      	beq.n	8004e08 <HAL_DMA_DeInit+0xfc>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a79      	ldr	r2, [pc, #484]	; (8004fcc <HAL_DMA_DeInit+0x2c0>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d00a      	beq.n	8004e02 <HAL_DMA_DeInit+0xf6>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a77      	ldr	r2, [pc, #476]	; (8004fd0 <HAL_DMA_DeInit+0x2c4>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d102      	bne.n	8004dfc <HAL_DMA_DeInit+0xf0>
 8004df6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004dfa:	e01e      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004dfc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e00:	e01b      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004e02:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e06:	e018      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004e08:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e0c:	e015      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004e0e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e12:	e012      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004e14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e18:	e00f      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004e1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e1e:	e00c      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004e20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e24:	e009      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004e26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e2a:	e006      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004e2c:	4b69      	ldr	r3, [pc, #420]	; (8004fd4 <HAL_DMA_DeInit+0x2c8>)
 8004e2e:	e004      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004e30:	4b68      	ldr	r3, [pc, #416]	; (8004fd4 <HAL_DMA_DeInit+0x2c8>)
 8004e32:	e002      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004e34:	4b67      	ldr	r3, [pc, #412]	; (8004fd4 <HAL_DMA_DeInit+0x2c8>)
 8004e36:	e000      	b.n	8004e3a <HAL_DMA_DeInit+0x12e>
 8004e38:	4b66      	ldr	r3, [pc, #408]	; (8004fd4 <HAL_DMA_DeInit+0x2c8>)
 8004e3a:	4a67      	ldr	r2, [pc, #412]	; (8004fd8 <HAL_DMA_DeInit+0x2cc>)
 8004e3c:	60d3      	str	r3, [r2, #12]
 8004e3e:	e150      	b.n	80050e2 <HAL_DMA_DeInit+0x3d6>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	461a      	mov	r2, r3
 8004e46:	4b65      	ldr	r3, [pc, #404]	; (8004fdc <HAL_DMA_DeInit+0x2d0>)
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d960      	bls.n	8004f0e <HAL_DMA_DeInit+0x202>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a54      	ldr	r2, [pc, #336]	; (8004fa4 <HAL_DMA_DeInit+0x298>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d057      	beq.n	8004f06 <HAL_DMA_DeInit+0x1fa>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a53      	ldr	r2, [pc, #332]	; (8004fa8 <HAL_DMA_DeInit+0x29c>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d050      	beq.n	8004f02 <HAL_DMA_DeInit+0x1f6>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a51      	ldr	r2, [pc, #324]	; (8004fac <HAL_DMA_DeInit+0x2a0>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d049      	beq.n	8004efe <HAL_DMA_DeInit+0x1f2>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a50      	ldr	r2, [pc, #320]	; (8004fb0 <HAL_DMA_DeInit+0x2a4>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d042      	beq.n	8004efa <HAL_DMA_DeInit+0x1ee>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a4e      	ldr	r2, [pc, #312]	; (8004fb4 <HAL_DMA_DeInit+0x2a8>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d03a      	beq.n	8004ef4 <HAL_DMA_DeInit+0x1e8>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a4d      	ldr	r2, [pc, #308]	; (8004fb8 <HAL_DMA_DeInit+0x2ac>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d032      	beq.n	8004eee <HAL_DMA_DeInit+0x1e2>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a4b      	ldr	r2, [pc, #300]	; (8004fbc <HAL_DMA_DeInit+0x2b0>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d02a      	beq.n	8004ee8 <HAL_DMA_DeInit+0x1dc>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a4a      	ldr	r2, [pc, #296]	; (8004fc0 <HAL_DMA_DeInit+0x2b4>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d022      	beq.n	8004ee2 <HAL_DMA_DeInit+0x1d6>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a48      	ldr	r2, [pc, #288]	; (8004fc4 <HAL_DMA_DeInit+0x2b8>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d01a      	beq.n	8004edc <HAL_DMA_DeInit+0x1d0>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a47      	ldr	r2, [pc, #284]	; (8004fc8 <HAL_DMA_DeInit+0x2bc>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d012      	beq.n	8004ed6 <HAL_DMA_DeInit+0x1ca>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a45      	ldr	r2, [pc, #276]	; (8004fcc <HAL_DMA_DeInit+0x2c0>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d00a      	beq.n	8004ed0 <HAL_DMA_DeInit+0x1c4>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a44      	ldr	r2, [pc, #272]	; (8004fd0 <HAL_DMA_DeInit+0x2c4>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d102      	bne.n	8004eca <HAL_DMA_DeInit+0x1be>
 8004ec4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ec8:	e01e      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004eca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ece:	e01b      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004ed0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ed4:	e018      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004ed6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004eda:	e015      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004edc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ee0:	e012      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004ee2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ee6:	e00f      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004ee8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004eec:	e00c      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004eee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ef2:	e009      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004ef4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ef8:	e006      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004efa:	4b36      	ldr	r3, [pc, #216]	; (8004fd4 <HAL_DMA_DeInit+0x2c8>)
 8004efc:	e004      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004efe:	4b35      	ldr	r3, [pc, #212]	; (8004fd4 <HAL_DMA_DeInit+0x2c8>)
 8004f00:	e002      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004f02:	4b34      	ldr	r3, [pc, #208]	; (8004fd4 <HAL_DMA_DeInit+0x2c8>)
 8004f04:	e000      	b.n	8004f08 <HAL_DMA_DeInit+0x1fc>
 8004f06:	4b33      	ldr	r3, [pc, #204]	; (8004fd4 <HAL_DMA_DeInit+0x2c8>)
 8004f08:	4a33      	ldr	r2, [pc, #204]	; (8004fd8 <HAL_DMA_DeInit+0x2cc>)
 8004f0a:	6093      	str	r3, [r2, #8]
 8004f0c:	e0e9      	b.n	80050e2 <HAL_DMA_DeInit+0x3d6>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	461a      	mov	r2, r3
 8004f14:	4b32      	ldr	r3, [pc, #200]	; (8004fe0 <HAL_DMA_DeInit+0x2d4>)
 8004f16:	429a      	cmp	r2, r3
 8004f18:	f240 8083 	bls.w	8005022 <HAL_DMA_DeInit+0x316>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a20      	ldr	r2, [pc, #128]	; (8004fa4 <HAL_DMA_DeInit+0x298>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d079      	beq.n	800501a <HAL_DMA_DeInit+0x30e>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a1f      	ldr	r2, [pc, #124]	; (8004fa8 <HAL_DMA_DeInit+0x29c>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d072      	beq.n	8005016 <HAL_DMA_DeInit+0x30a>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a1d      	ldr	r2, [pc, #116]	; (8004fac <HAL_DMA_DeInit+0x2a0>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d06b      	beq.n	8005012 <HAL_DMA_DeInit+0x306>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a1c      	ldr	r2, [pc, #112]	; (8004fb0 <HAL_DMA_DeInit+0x2a4>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d064      	beq.n	800500e <HAL_DMA_DeInit+0x302>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a1a      	ldr	r2, [pc, #104]	; (8004fb4 <HAL_DMA_DeInit+0x2a8>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d05c      	beq.n	8005008 <HAL_DMA_DeInit+0x2fc>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a19      	ldr	r2, [pc, #100]	; (8004fb8 <HAL_DMA_DeInit+0x2ac>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d054      	beq.n	8005002 <HAL_DMA_DeInit+0x2f6>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a17      	ldr	r2, [pc, #92]	; (8004fbc <HAL_DMA_DeInit+0x2b0>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d04c      	beq.n	8004ffc <HAL_DMA_DeInit+0x2f0>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a16      	ldr	r2, [pc, #88]	; (8004fc0 <HAL_DMA_DeInit+0x2b4>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d044      	beq.n	8004ff6 <HAL_DMA_DeInit+0x2ea>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a14      	ldr	r2, [pc, #80]	; (8004fc4 <HAL_DMA_DeInit+0x2b8>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d03c      	beq.n	8004ff0 <HAL_DMA_DeInit+0x2e4>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a13      	ldr	r2, [pc, #76]	; (8004fc8 <HAL_DMA_DeInit+0x2bc>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d034      	beq.n	8004fea <HAL_DMA_DeInit+0x2de>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a11      	ldr	r2, [pc, #68]	; (8004fcc <HAL_DMA_DeInit+0x2c0>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d02c      	beq.n	8004fe4 <HAL_DMA_DeInit+0x2d8>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a10      	ldr	r2, [pc, #64]	; (8004fd0 <HAL_DMA_DeInit+0x2c4>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d102      	bne.n	8004f9a <HAL_DMA_DeInit+0x28e>
 8004f94:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f98:	e040      	b.n	800501c <HAL_DMA_DeInit+0x310>
 8004f9a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f9e:	e03d      	b.n	800501c <HAL_DMA_DeInit+0x310>
 8004fa0:	40026458 	.word	0x40026458
 8004fa4:	40026010 	.word	0x40026010
 8004fa8:	40026410 	.word	0x40026410
 8004fac:	40026070 	.word	0x40026070
 8004fb0:	40026470 	.word	0x40026470
 8004fb4:	40026028 	.word	0x40026028
 8004fb8:	40026428 	.word	0x40026428
 8004fbc:	40026088 	.word	0x40026088
 8004fc0:	40026488 	.word	0x40026488
 8004fc4:	40026040 	.word	0x40026040
 8004fc8:	40026440 	.word	0x40026440
 8004fcc:	400260a0 	.word	0x400260a0
 8004fd0:	400264a0 	.word	0x400264a0
 8004fd4:	00800004 	.word	0x00800004
 8004fd8:	40026400 	.word	0x40026400
 8004fdc:	400260b8 	.word	0x400260b8
 8004fe0:	40026058 	.word	0x40026058
 8004fe4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004fe8:	e018      	b.n	800501c <HAL_DMA_DeInit+0x310>
 8004fea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004fee:	e015      	b.n	800501c <HAL_DMA_DeInit+0x310>
 8004ff0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ff4:	e012      	b.n	800501c <HAL_DMA_DeInit+0x310>
 8004ff6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ffa:	e00f      	b.n	800501c <HAL_DMA_DeInit+0x310>
 8004ffc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005000:	e00c      	b.n	800501c <HAL_DMA_DeInit+0x310>
 8005002:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005006:	e009      	b.n	800501c <HAL_DMA_DeInit+0x310>
 8005008:	f44f 7380 	mov.w	r3, #256	; 0x100
 800500c:	e006      	b.n	800501c <HAL_DMA_DeInit+0x310>
 800500e:	4b69      	ldr	r3, [pc, #420]	; (80051b4 <HAL_DMA_DeInit+0x4a8>)
 8005010:	e004      	b.n	800501c <HAL_DMA_DeInit+0x310>
 8005012:	4b68      	ldr	r3, [pc, #416]	; (80051b4 <HAL_DMA_DeInit+0x4a8>)
 8005014:	e002      	b.n	800501c <HAL_DMA_DeInit+0x310>
 8005016:	4b67      	ldr	r3, [pc, #412]	; (80051b4 <HAL_DMA_DeInit+0x4a8>)
 8005018:	e000      	b.n	800501c <HAL_DMA_DeInit+0x310>
 800501a:	4b66      	ldr	r3, [pc, #408]	; (80051b4 <HAL_DMA_DeInit+0x4a8>)
 800501c:	4a66      	ldr	r2, [pc, #408]	; (80051b8 <HAL_DMA_DeInit+0x4ac>)
 800501e:	60d3      	str	r3, [r2, #12]
 8005020:	e05f      	b.n	80050e2 <HAL_DMA_DeInit+0x3d6>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a65      	ldr	r2, [pc, #404]	; (80051bc <HAL_DMA_DeInit+0x4b0>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d057      	beq.n	80050dc <HAL_DMA_DeInit+0x3d0>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a63      	ldr	r2, [pc, #396]	; (80051c0 <HAL_DMA_DeInit+0x4b4>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d050      	beq.n	80050d8 <HAL_DMA_DeInit+0x3cc>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a62      	ldr	r2, [pc, #392]	; (80051c4 <HAL_DMA_DeInit+0x4b8>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d049      	beq.n	80050d4 <HAL_DMA_DeInit+0x3c8>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a60      	ldr	r2, [pc, #384]	; (80051c8 <HAL_DMA_DeInit+0x4bc>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d042      	beq.n	80050d0 <HAL_DMA_DeInit+0x3c4>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a5f      	ldr	r2, [pc, #380]	; (80051cc <HAL_DMA_DeInit+0x4c0>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d03a      	beq.n	80050ca <HAL_DMA_DeInit+0x3be>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a5d      	ldr	r2, [pc, #372]	; (80051d0 <HAL_DMA_DeInit+0x4c4>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d032      	beq.n	80050c4 <HAL_DMA_DeInit+0x3b8>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a5c      	ldr	r2, [pc, #368]	; (80051d4 <HAL_DMA_DeInit+0x4c8>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d02a      	beq.n	80050be <HAL_DMA_DeInit+0x3b2>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a5a      	ldr	r2, [pc, #360]	; (80051d8 <HAL_DMA_DeInit+0x4cc>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d022      	beq.n	80050b8 <HAL_DMA_DeInit+0x3ac>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a59      	ldr	r2, [pc, #356]	; (80051dc <HAL_DMA_DeInit+0x4d0>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d01a      	beq.n	80050b2 <HAL_DMA_DeInit+0x3a6>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a57      	ldr	r2, [pc, #348]	; (80051e0 <HAL_DMA_DeInit+0x4d4>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d012      	beq.n	80050ac <HAL_DMA_DeInit+0x3a0>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a56      	ldr	r2, [pc, #344]	; (80051e4 <HAL_DMA_DeInit+0x4d8>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d00a      	beq.n	80050a6 <HAL_DMA_DeInit+0x39a>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a54      	ldr	r2, [pc, #336]	; (80051e8 <HAL_DMA_DeInit+0x4dc>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d102      	bne.n	80050a0 <HAL_DMA_DeInit+0x394>
 800509a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800509e:	e01e      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80050a4:	e01b      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050a6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80050aa:	e018      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80050b0:	e015      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050b2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80050b6:	e012      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050bc:	e00f      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050c2:	e00c      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050c8:	e009      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050ce:	e006      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050d0:	4b38      	ldr	r3, [pc, #224]	; (80051b4 <HAL_DMA_DeInit+0x4a8>)
 80050d2:	e004      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050d4:	4b37      	ldr	r3, [pc, #220]	; (80051b4 <HAL_DMA_DeInit+0x4a8>)
 80050d6:	e002      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050d8:	4b36      	ldr	r3, [pc, #216]	; (80051b4 <HAL_DMA_DeInit+0x4a8>)
 80050da:	e000      	b.n	80050de <HAL_DMA_DeInit+0x3d2>
 80050dc:	4b35      	ldr	r3, [pc, #212]	; (80051b4 <HAL_DMA_DeInit+0x4a8>)
 80050de:	4a36      	ldr	r2, [pc, #216]	; (80051b8 <HAL_DMA_DeInit+0x4ac>)
 80050e0:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	461a      	mov	r2, r3
 80050e8:	4b40      	ldr	r3, [pc, #256]	; (80051ec <HAL_DMA_DeInit+0x4e0>)
 80050ea:	429a      	cmp	r2, r3
 80050ec:	f240 8082 	bls.w	80051f4 <HAL_DMA_DeInit+0x4e8>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a31      	ldr	r2, [pc, #196]	; (80051bc <HAL_DMA_DeInit+0x4b0>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d057      	beq.n	80051aa <HAL_DMA_DeInit+0x49e>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a30      	ldr	r2, [pc, #192]	; (80051c0 <HAL_DMA_DeInit+0x4b4>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d050      	beq.n	80051a6 <HAL_DMA_DeInit+0x49a>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a2e      	ldr	r2, [pc, #184]	; (80051c4 <HAL_DMA_DeInit+0x4b8>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d049      	beq.n	80051a2 <HAL_DMA_DeInit+0x496>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a2d      	ldr	r2, [pc, #180]	; (80051c8 <HAL_DMA_DeInit+0x4bc>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d042      	beq.n	800519e <HAL_DMA_DeInit+0x492>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a2b      	ldr	r2, [pc, #172]	; (80051cc <HAL_DMA_DeInit+0x4c0>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d03a      	beq.n	8005198 <HAL_DMA_DeInit+0x48c>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a2a      	ldr	r2, [pc, #168]	; (80051d0 <HAL_DMA_DeInit+0x4c4>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d032      	beq.n	8005192 <HAL_DMA_DeInit+0x486>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a28      	ldr	r2, [pc, #160]	; (80051d4 <HAL_DMA_DeInit+0x4c8>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d02a      	beq.n	800518c <HAL_DMA_DeInit+0x480>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a27      	ldr	r2, [pc, #156]	; (80051d8 <HAL_DMA_DeInit+0x4cc>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d022      	beq.n	8005186 <HAL_DMA_DeInit+0x47a>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a25      	ldr	r2, [pc, #148]	; (80051dc <HAL_DMA_DeInit+0x4d0>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d01a      	beq.n	8005180 <HAL_DMA_DeInit+0x474>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a24      	ldr	r2, [pc, #144]	; (80051e0 <HAL_DMA_DeInit+0x4d4>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d012      	beq.n	800517a <HAL_DMA_DeInit+0x46e>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a22      	ldr	r2, [pc, #136]	; (80051e4 <HAL_DMA_DeInit+0x4d8>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d00a      	beq.n	8005174 <HAL_DMA_DeInit+0x468>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a21      	ldr	r2, [pc, #132]	; (80051e8 <HAL_DMA_DeInit+0x4dc>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d102      	bne.n	800516e <HAL_DMA_DeInit+0x462>
 8005168:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800516c:	e01e      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 800516e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005172:	e01b      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 8005174:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005178:	e018      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 800517a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800517e:	e015      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 8005180:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005184:	e012      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 8005186:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800518a:	e00f      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 800518c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005190:	e00c      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 8005192:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005196:	e009      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 8005198:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800519c:	e006      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 800519e:	2320      	movs	r3, #32
 80051a0:	e004      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 80051a2:	2320      	movs	r3, #32
 80051a4:	e002      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 80051a6:	2320      	movs	r3, #32
 80051a8:	e000      	b.n	80051ac <HAL_DMA_DeInit+0x4a0>
 80051aa:	2320      	movs	r3, #32
 80051ac:	4a10      	ldr	r2, [pc, #64]	; (80051f0 <HAL_DMA_DeInit+0x4e4>)
 80051ae:	60d3      	str	r3, [r2, #12]
 80051b0:	e16e      	b.n	8005490 <HAL_DMA_DeInit+0x784>
 80051b2:	bf00      	nop
 80051b4:	00800004 	.word	0x00800004
 80051b8:	40026000 	.word	0x40026000
 80051bc:	40026010 	.word	0x40026010
 80051c0:	40026410 	.word	0x40026410
 80051c4:	40026070 	.word	0x40026070
 80051c8:	40026470 	.word	0x40026470
 80051cc:	40026028 	.word	0x40026028
 80051d0:	40026428 	.word	0x40026428
 80051d4:	40026088 	.word	0x40026088
 80051d8:	40026488 	.word	0x40026488
 80051dc:	40026040 	.word	0x40026040
 80051e0:	40026440 	.word	0x40026440
 80051e4:	400260a0 	.word	0x400260a0
 80051e8:	400264a0 	.word	0x400264a0
 80051ec:	40026458 	.word	0x40026458
 80051f0:	40026400 	.word	0x40026400
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	461a      	mov	r2, r3
 80051fa:	4b8c      	ldr	r3, [pc, #560]	; (800542c <HAL_DMA_DeInit+0x720>)
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d960      	bls.n	80052c2 <HAL_DMA_DeInit+0x5b6>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a8a      	ldr	r2, [pc, #552]	; (8005430 <HAL_DMA_DeInit+0x724>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d057      	beq.n	80052ba <HAL_DMA_DeInit+0x5ae>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a89      	ldr	r2, [pc, #548]	; (8005434 <HAL_DMA_DeInit+0x728>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d050      	beq.n	80052b6 <HAL_DMA_DeInit+0x5aa>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a87      	ldr	r2, [pc, #540]	; (8005438 <HAL_DMA_DeInit+0x72c>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d049      	beq.n	80052b2 <HAL_DMA_DeInit+0x5a6>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a86      	ldr	r2, [pc, #536]	; (800543c <HAL_DMA_DeInit+0x730>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d042      	beq.n	80052ae <HAL_DMA_DeInit+0x5a2>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a84      	ldr	r2, [pc, #528]	; (8005440 <HAL_DMA_DeInit+0x734>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d03a      	beq.n	80052a8 <HAL_DMA_DeInit+0x59c>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a83      	ldr	r2, [pc, #524]	; (8005444 <HAL_DMA_DeInit+0x738>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d032      	beq.n	80052a2 <HAL_DMA_DeInit+0x596>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a81      	ldr	r2, [pc, #516]	; (8005448 <HAL_DMA_DeInit+0x73c>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d02a      	beq.n	800529c <HAL_DMA_DeInit+0x590>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a80      	ldr	r2, [pc, #512]	; (800544c <HAL_DMA_DeInit+0x740>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d022      	beq.n	8005296 <HAL_DMA_DeInit+0x58a>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a7e      	ldr	r2, [pc, #504]	; (8005450 <HAL_DMA_DeInit+0x744>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d01a      	beq.n	8005290 <HAL_DMA_DeInit+0x584>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a7d      	ldr	r2, [pc, #500]	; (8005454 <HAL_DMA_DeInit+0x748>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d012      	beq.n	800528a <HAL_DMA_DeInit+0x57e>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a7b      	ldr	r2, [pc, #492]	; (8005458 <HAL_DMA_DeInit+0x74c>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d00a      	beq.n	8005284 <HAL_DMA_DeInit+0x578>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a7a      	ldr	r2, [pc, #488]	; (800545c <HAL_DMA_DeInit+0x750>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d102      	bne.n	800527e <HAL_DMA_DeInit+0x572>
 8005278:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800527c:	e01e      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 800527e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005282:	e01b      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 8005284:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005288:	e018      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 800528a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800528e:	e015      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 8005290:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005294:	e012      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 8005296:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800529a:	e00f      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 800529c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052a0:	e00c      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 80052a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052a6:	e009      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 80052a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052ac:	e006      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 80052ae:	2320      	movs	r3, #32
 80052b0:	e004      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 80052b2:	2320      	movs	r3, #32
 80052b4:	e002      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 80052b6:	2320      	movs	r3, #32
 80052b8:	e000      	b.n	80052bc <HAL_DMA_DeInit+0x5b0>
 80052ba:	2320      	movs	r3, #32
 80052bc:	4a68      	ldr	r2, [pc, #416]	; (8005460 <HAL_DMA_DeInit+0x754>)
 80052be:	6093      	str	r3, [r2, #8]
 80052c0:	e0e6      	b.n	8005490 <HAL_DMA_DeInit+0x784>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	461a      	mov	r2, r3
 80052c8:	4b66      	ldr	r3, [pc, #408]	; (8005464 <HAL_DMA_DeInit+0x758>)
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d960      	bls.n	8005390 <HAL_DMA_DeInit+0x684>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a57      	ldr	r2, [pc, #348]	; (8005430 <HAL_DMA_DeInit+0x724>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d057      	beq.n	8005388 <HAL_DMA_DeInit+0x67c>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a55      	ldr	r2, [pc, #340]	; (8005434 <HAL_DMA_DeInit+0x728>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d050      	beq.n	8005384 <HAL_DMA_DeInit+0x678>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a54      	ldr	r2, [pc, #336]	; (8005438 <HAL_DMA_DeInit+0x72c>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d049      	beq.n	8005380 <HAL_DMA_DeInit+0x674>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a52      	ldr	r2, [pc, #328]	; (800543c <HAL_DMA_DeInit+0x730>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d042      	beq.n	800537c <HAL_DMA_DeInit+0x670>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a51      	ldr	r2, [pc, #324]	; (8005440 <HAL_DMA_DeInit+0x734>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d03a      	beq.n	8005376 <HAL_DMA_DeInit+0x66a>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a4f      	ldr	r2, [pc, #316]	; (8005444 <HAL_DMA_DeInit+0x738>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d032      	beq.n	8005370 <HAL_DMA_DeInit+0x664>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a4e      	ldr	r2, [pc, #312]	; (8005448 <HAL_DMA_DeInit+0x73c>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d02a      	beq.n	800536a <HAL_DMA_DeInit+0x65e>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a4c      	ldr	r2, [pc, #304]	; (800544c <HAL_DMA_DeInit+0x740>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d022      	beq.n	8005364 <HAL_DMA_DeInit+0x658>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a4b      	ldr	r2, [pc, #300]	; (8005450 <HAL_DMA_DeInit+0x744>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d01a      	beq.n	800535e <HAL_DMA_DeInit+0x652>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a49      	ldr	r2, [pc, #292]	; (8005454 <HAL_DMA_DeInit+0x748>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d012      	beq.n	8005358 <HAL_DMA_DeInit+0x64c>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a48      	ldr	r2, [pc, #288]	; (8005458 <HAL_DMA_DeInit+0x74c>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d00a      	beq.n	8005352 <HAL_DMA_DeInit+0x646>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a46      	ldr	r2, [pc, #280]	; (800545c <HAL_DMA_DeInit+0x750>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d102      	bne.n	800534c <HAL_DMA_DeInit+0x640>
 8005346:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800534a:	e01e      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 800534c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005350:	e01b      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 8005352:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005356:	e018      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 8005358:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800535c:	e015      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 800535e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005362:	e012      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 8005364:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005368:	e00f      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 800536a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800536e:	e00c      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 8005370:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005374:	e009      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 8005376:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800537a:	e006      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 800537c:	2320      	movs	r3, #32
 800537e:	e004      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 8005380:	2320      	movs	r3, #32
 8005382:	e002      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 8005384:	2320      	movs	r3, #32
 8005386:	e000      	b.n	800538a <HAL_DMA_DeInit+0x67e>
 8005388:	2320      	movs	r3, #32
 800538a:	4a37      	ldr	r2, [pc, #220]	; (8005468 <HAL_DMA_DeInit+0x75c>)
 800538c:	60d3      	str	r3, [r2, #12]
 800538e:	e07f      	b.n	8005490 <HAL_DMA_DeInit+0x784>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a26      	ldr	r2, [pc, #152]	; (8005430 <HAL_DMA_DeInit+0x724>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d077      	beq.n	800548a <HAL_DMA_DeInit+0x77e>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a25      	ldr	r2, [pc, #148]	; (8005434 <HAL_DMA_DeInit+0x728>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d070      	beq.n	8005486 <HAL_DMA_DeInit+0x77a>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a23      	ldr	r2, [pc, #140]	; (8005438 <HAL_DMA_DeInit+0x72c>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d069      	beq.n	8005482 <HAL_DMA_DeInit+0x776>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a22      	ldr	r2, [pc, #136]	; (800543c <HAL_DMA_DeInit+0x730>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d062      	beq.n	800547e <HAL_DMA_DeInit+0x772>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a20      	ldr	r2, [pc, #128]	; (8005440 <HAL_DMA_DeInit+0x734>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d05a      	beq.n	8005478 <HAL_DMA_DeInit+0x76c>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a1f      	ldr	r2, [pc, #124]	; (8005444 <HAL_DMA_DeInit+0x738>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d052      	beq.n	8005472 <HAL_DMA_DeInit+0x766>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a1d      	ldr	r2, [pc, #116]	; (8005448 <HAL_DMA_DeInit+0x73c>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d04a      	beq.n	800546c <HAL_DMA_DeInit+0x760>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a1c      	ldr	r2, [pc, #112]	; (800544c <HAL_DMA_DeInit+0x740>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d022      	beq.n	8005426 <HAL_DMA_DeInit+0x71a>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a1a      	ldr	r2, [pc, #104]	; (8005450 <HAL_DMA_DeInit+0x744>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d01a      	beq.n	8005420 <HAL_DMA_DeInit+0x714>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a19      	ldr	r2, [pc, #100]	; (8005454 <HAL_DMA_DeInit+0x748>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d012      	beq.n	800541a <HAL_DMA_DeInit+0x70e>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a17      	ldr	r2, [pc, #92]	; (8005458 <HAL_DMA_DeInit+0x74c>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d00a      	beq.n	8005414 <HAL_DMA_DeInit+0x708>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a16      	ldr	r2, [pc, #88]	; (800545c <HAL_DMA_DeInit+0x750>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d102      	bne.n	800540e <HAL_DMA_DeInit+0x702>
 8005408:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800540c:	e03e      	b.n	800548c <HAL_DMA_DeInit+0x780>
 800540e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005412:	e03b      	b.n	800548c <HAL_DMA_DeInit+0x780>
 8005414:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005418:	e038      	b.n	800548c <HAL_DMA_DeInit+0x780>
 800541a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800541e:	e035      	b.n	800548c <HAL_DMA_DeInit+0x780>
 8005420:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005424:	e032      	b.n	800548c <HAL_DMA_DeInit+0x780>
 8005426:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800542a:	e02f      	b.n	800548c <HAL_DMA_DeInit+0x780>
 800542c:	400260b8 	.word	0x400260b8
 8005430:	40026010 	.word	0x40026010
 8005434:	40026410 	.word	0x40026410
 8005438:	40026070 	.word	0x40026070
 800543c:	40026470 	.word	0x40026470
 8005440:	40026028 	.word	0x40026028
 8005444:	40026428 	.word	0x40026428
 8005448:	40026088 	.word	0x40026088
 800544c:	40026488 	.word	0x40026488
 8005450:	40026040 	.word	0x40026040
 8005454:	40026440 	.word	0x40026440
 8005458:	400260a0 	.word	0x400260a0
 800545c:	400264a0 	.word	0x400264a0
 8005460:	40026400 	.word	0x40026400
 8005464:	40026058 	.word	0x40026058
 8005468:	40026000 	.word	0x40026000
 800546c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005470:	e00c      	b.n	800548c <HAL_DMA_DeInit+0x780>
 8005472:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005476:	e009      	b.n	800548c <HAL_DMA_DeInit+0x780>
 8005478:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800547c:	e006      	b.n	800548c <HAL_DMA_DeInit+0x780>
 800547e:	2320      	movs	r3, #32
 8005480:	e004      	b.n	800548c <HAL_DMA_DeInit+0x780>
 8005482:	2320      	movs	r3, #32
 8005484:	e002      	b.n	800548c <HAL_DMA_DeInit+0x780>
 8005486:	2320      	movs	r3, #32
 8005488:	e000      	b.n	800548c <HAL_DMA_DeInit+0x780>
 800548a:	2320      	movs	r3, #32
 800548c:	4a8a      	ldr	r2, [pc, #552]	; (80056b8 <HAL_DMA_DeInit+0x9ac>)
 800548e:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	461a      	mov	r2, r3
 8005496:	4b89      	ldr	r3, [pc, #548]	; (80056bc <HAL_DMA_DeInit+0x9b0>)
 8005498:	429a      	cmp	r2, r3
 800549a:	d960      	bls.n	800555e <HAL_DMA_DeInit+0x852>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a87      	ldr	r2, [pc, #540]	; (80056c0 <HAL_DMA_DeInit+0x9b4>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d057      	beq.n	8005556 <HAL_DMA_DeInit+0x84a>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a86      	ldr	r2, [pc, #536]	; (80056c4 <HAL_DMA_DeInit+0x9b8>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d050      	beq.n	8005552 <HAL_DMA_DeInit+0x846>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a84      	ldr	r2, [pc, #528]	; (80056c8 <HAL_DMA_DeInit+0x9bc>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d049      	beq.n	800554e <HAL_DMA_DeInit+0x842>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a83      	ldr	r2, [pc, #524]	; (80056cc <HAL_DMA_DeInit+0x9c0>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d042      	beq.n	800554a <HAL_DMA_DeInit+0x83e>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a81      	ldr	r2, [pc, #516]	; (80056d0 <HAL_DMA_DeInit+0x9c4>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d03a      	beq.n	8005544 <HAL_DMA_DeInit+0x838>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a80      	ldr	r2, [pc, #512]	; (80056d4 <HAL_DMA_DeInit+0x9c8>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d032      	beq.n	800553e <HAL_DMA_DeInit+0x832>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a7e      	ldr	r2, [pc, #504]	; (80056d8 <HAL_DMA_DeInit+0x9cc>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d02a      	beq.n	8005538 <HAL_DMA_DeInit+0x82c>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a7d      	ldr	r2, [pc, #500]	; (80056dc <HAL_DMA_DeInit+0x9d0>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d022      	beq.n	8005532 <HAL_DMA_DeInit+0x826>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a7b      	ldr	r2, [pc, #492]	; (80056e0 <HAL_DMA_DeInit+0x9d4>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d01a      	beq.n	800552c <HAL_DMA_DeInit+0x820>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a7a      	ldr	r2, [pc, #488]	; (80056e4 <HAL_DMA_DeInit+0x9d8>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d012      	beq.n	8005526 <HAL_DMA_DeInit+0x81a>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a78      	ldr	r2, [pc, #480]	; (80056e8 <HAL_DMA_DeInit+0x9dc>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d00a      	beq.n	8005520 <HAL_DMA_DeInit+0x814>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a77      	ldr	r2, [pc, #476]	; (80056ec <HAL_DMA_DeInit+0x9e0>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d102      	bne.n	800551a <HAL_DMA_DeInit+0x80e>
 8005514:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005518:	e01e      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 800551a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800551e:	e01b      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 8005520:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005524:	e018      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 8005526:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800552a:	e015      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 800552c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005530:	e012      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 8005532:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005536:	e00f      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 8005538:	f44f 7300 	mov.w	r3, #512	; 0x200
 800553c:	e00c      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 800553e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005542:	e009      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 8005544:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005548:	e006      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 800554a:	2308      	movs	r3, #8
 800554c:	e004      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 800554e:	2308      	movs	r3, #8
 8005550:	e002      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 8005552:	2308      	movs	r3, #8
 8005554:	e000      	b.n	8005558 <HAL_DMA_DeInit+0x84c>
 8005556:	2308      	movs	r3, #8
 8005558:	4a65      	ldr	r2, [pc, #404]	; (80056f0 <HAL_DMA_DeInit+0x9e4>)
 800555a:	60d3      	str	r3, [r2, #12]
 800555c:	e150      	b.n	8005800 <HAL_DMA_DeInit+0xaf4>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	461a      	mov	r2, r3
 8005564:	4b63      	ldr	r3, [pc, #396]	; (80056f4 <HAL_DMA_DeInit+0x9e8>)
 8005566:	429a      	cmp	r2, r3
 8005568:	d960      	bls.n	800562c <HAL_DMA_DeInit+0x920>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a54      	ldr	r2, [pc, #336]	; (80056c0 <HAL_DMA_DeInit+0x9b4>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d057      	beq.n	8005624 <HAL_DMA_DeInit+0x918>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a52      	ldr	r2, [pc, #328]	; (80056c4 <HAL_DMA_DeInit+0x9b8>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d050      	beq.n	8005620 <HAL_DMA_DeInit+0x914>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a51      	ldr	r2, [pc, #324]	; (80056c8 <HAL_DMA_DeInit+0x9bc>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d049      	beq.n	800561c <HAL_DMA_DeInit+0x910>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a4f      	ldr	r2, [pc, #316]	; (80056cc <HAL_DMA_DeInit+0x9c0>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d042      	beq.n	8005618 <HAL_DMA_DeInit+0x90c>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a4e      	ldr	r2, [pc, #312]	; (80056d0 <HAL_DMA_DeInit+0x9c4>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d03a      	beq.n	8005612 <HAL_DMA_DeInit+0x906>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a4c      	ldr	r2, [pc, #304]	; (80056d4 <HAL_DMA_DeInit+0x9c8>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d032      	beq.n	800560c <HAL_DMA_DeInit+0x900>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a4b      	ldr	r2, [pc, #300]	; (80056d8 <HAL_DMA_DeInit+0x9cc>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d02a      	beq.n	8005606 <HAL_DMA_DeInit+0x8fa>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a49      	ldr	r2, [pc, #292]	; (80056dc <HAL_DMA_DeInit+0x9d0>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d022      	beq.n	8005600 <HAL_DMA_DeInit+0x8f4>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a48      	ldr	r2, [pc, #288]	; (80056e0 <HAL_DMA_DeInit+0x9d4>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d01a      	beq.n	80055fa <HAL_DMA_DeInit+0x8ee>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a46      	ldr	r2, [pc, #280]	; (80056e4 <HAL_DMA_DeInit+0x9d8>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d012      	beq.n	80055f4 <HAL_DMA_DeInit+0x8e8>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a45      	ldr	r2, [pc, #276]	; (80056e8 <HAL_DMA_DeInit+0x9dc>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d00a      	beq.n	80055ee <HAL_DMA_DeInit+0x8e2>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a43      	ldr	r2, [pc, #268]	; (80056ec <HAL_DMA_DeInit+0x9e0>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d102      	bne.n	80055e8 <HAL_DMA_DeInit+0x8dc>
 80055e2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055e6:	e01e      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 80055e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055ec:	e01b      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 80055ee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055f2:	e018      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 80055f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055f8:	e015      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 80055fa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055fe:	e012      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 8005600:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005604:	e00f      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 8005606:	f44f 7300 	mov.w	r3, #512	; 0x200
 800560a:	e00c      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 800560c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005610:	e009      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 8005612:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005616:	e006      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 8005618:	2308      	movs	r3, #8
 800561a:	e004      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 800561c:	2308      	movs	r3, #8
 800561e:	e002      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 8005620:	2308      	movs	r3, #8
 8005622:	e000      	b.n	8005626 <HAL_DMA_DeInit+0x91a>
 8005624:	2308      	movs	r3, #8
 8005626:	4a32      	ldr	r2, [pc, #200]	; (80056f0 <HAL_DMA_DeInit+0x9e4>)
 8005628:	6093      	str	r3, [r2, #8]
 800562a:	e0e9      	b.n	8005800 <HAL_DMA_DeInit+0xaf4>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	461a      	mov	r2, r3
 8005632:	4b31      	ldr	r3, [pc, #196]	; (80056f8 <HAL_DMA_DeInit+0x9ec>)
 8005634:	429a      	cmp	r2, r3
 8005636:	f240 8083 	bls.w	8005740 <HAL_DMA_DeInit+0xa34>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a20      	ldr	r2, [pc, #128]	; (80056c0 <HAL_DMA_DeInit+0x9b4>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d079      	beq.n	8005738 <HAL_DMA_DeInit+0xa2c>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a1e      	ldr	r2, [pc, #120]	; (80056c4 <HAL_DMA_DeInit+0x9b8>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d072      	beq.n	8005734 <HAL_DMA_DeInit+0xa28>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a1d      	ldr	r2, [pc, #116]	; (80056c8 <HAL_DMA_DeInit+0x9bc>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d06b      	beq.n	8005730 <HAL_DMA_DeInit+0xa24>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a1b      	ldr	r2, [pc, #108]	; (80056cc <HAL_DMA_DeInit+0x9c0>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d064      	beq.n	800572c <HAL_DMA_DeInit+0xa20>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a1a      	ldr	r2, [pc, #104]	; (80056d0 <HAL_DMA_DeInit+0x9c4>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d05c      	beq.n	8005726 <HAL_DMA_DeInit+0xa1a>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a18      	ldr	r2, [pc, #96]	; (80056d4 <HAL_DMA_DeInit+0x9c8>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d054      	beq.n	8005720 <HAL_DMA_DeInit+0xa14>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a17      	ldr	r2, [pc, #92]	; (80056d8 <HAL_DMA_DeInit+0x9cc>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d04c      	beq.n	800571a <HAL_DMA_DeInit+0xa0e>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a15      	ldr	r2, [pc, #84]	; (80056dc <HAL_DMA_DeInit+0x9d0>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d044      	beq.n	8005714 <HAL_DMA_DeInit+0xa08>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a14      	ldr	r2, [pc, #80]	; (80056e0 <HAL_DMA_DeInit+0x9d4>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d03c      	beq.n	800570e <HAL_DMA_DeInit+0xa02>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a12      	ldr	r2, [pc, #72]	; (80056e4 <HAL_DMA_DeInit+0x9d8>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d034      	beq.n	8005708 <HAL_DMA_DeInit+0x9fc>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a11      	ldr	r2, [pc, #68]	; (80056e8 <HAL_DMA_DeInit+0x9dc>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d02c      	beq.n	8005702 <HAL_DMA_DeInit+0x9f6>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a0f      	ldr	r2, [pc, #60]	; (80056ec <HAL_DMA_DeInit+0x9e0>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d124      	bne.n	80056fc <HAL_DMA_DeInit+0x9f0>
 80056b2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80056b6:	e040      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 80056b8:	40026000 	.word	0x40026000
 80056bc:	40026458 	.word	0x40026458
 80056c0:	40026010 	.word	0x40026010
 80056c4:	40026410 	.word	0x40026410
 80056c8:	40026070 	.word	0x40026070
 80056cc:	40026470 	.word	0x40026470
 80056d0:	40026028 	.word	0x40026028
 80056d4:	40026428 	.word	0x40026428
 80056d8:	40026088 	.word	0x40026088
 80056dc:	40026488 	.word	0x40026488
 80056e0:	40026040 	.word	0x40026040
 80056e4:	40026440 	.word	0x40026440
 80056e8:	400260a0 	.word	0x400260a0
 80056ec:	400264a0 	.word	0x400264a0
 80056f0:	40026400 	.word	0x40026400
 80056f4:	400260b8 	.word	0x400260b8
 80056f8:	40026058 	.word	0x40026058
 80056fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005700:	e01b      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 8005702:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005706:	e018      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 8005708:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800570c:	e015      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 800570e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005712:	e012      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 8005714:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005718:	e00f      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 800571a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800571e:	e00c      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 8005720:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005724:	e009      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 8005726:	f44f 7300 	mov.w	r3, #512	; 0x200
 800572a:	e006      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 800572c:	2308      	movs	r3, #8
 800572e:	e004      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 8005730:	2308      	movs	r3, #8
 8005732:	e002      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 8005734:	2308      	movs	r3, #8
 8005736:	e000      	b.n	800573a <HAL_DMA_DeInit+0xa2e>
 8005738:	2308      	movs	r3, #8
 800573a:	4a8a      	ldr	r2, [pc, #552]	; (8005964 <HAL_DMA_DeInit+0xc58>)
 800573c:	60d3      	str	r3, [r2, #12]
 800573e:	e05f      	b.n	8005800 <HAL_DMA_DeInit+0xaf4>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a88      	ldr	r2, [pc, #544]	; (8005968 <HAL_DMA_DeInit+0xc5c>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d057      	beq.n	80057fa <HAL_DMA_DeInit+0xaee>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a87      	ldr	r2, [pc, #540]	; (800596c <HAL_DMA_DeInit+0xc60>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d050      	beq.n	80057f6 <HAL_DMA_DeInit+0xaea>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a85      	ldr	r2, [pc, #532]	; (8005970 <HAL_DMA_DeInit+0xc64>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d049      	beq.n	80057f2 <HAL_DMA_DeInit+0xae6>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a84      	ldr	r2, [pc, #528]	; (8005974 <HAL_DMA_DeInit+0xc68>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d042      	beq.n	80057ee <HAL_DMA_DeInit+0xae2>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a82      	ldr	r2, [pc, #520]	; (8005978 <HAL_DMA_DeInit+0xc6c>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d03a      	beq.n	80057e8 <HAL_DMA_DeInit+0xadc>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a81      	ldr	r2, [pc, #516]	; (800597c <HAL_DMA_DeInit+0xc70>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d032      	beq.n	80057e2 <HAL_DMA_DeInit+0xad6>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a7f      	ldr	r2, [pc, #508]	; (8005980 <HAL_DMA_DeInit+0xc74>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d02a      	beq.n	80057dc <HAL_DMA_DeInit+0xad0>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a7e      	ldr	r2, [pc, #504]	; (8005984 <HAL_DMA_DeInit+0xc78>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d022      	beq.n	80057d6 <HAL_DMA_DeInit+0xaca>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a7c      	ldr	r2, [pc, #496]	; (8005988 <HAL_DMA_DeInit+0xc7c>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d01a      	beq.n	80057d0 <HAL_DMA_DeInit+0xac4>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a7b      	ldr	r2, [pc, #492]	; (800598c <HAL_DMA_DeInit+0xc80>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d012      	beq.n	80057ca <HAL_DMA_DeInit+0xabe>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a79      	ldr	r2, [pc, #484]	; (8005990 <HAL_DMA_DeInit+0xc84>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d00a      	beq.n	80057c4 <HAL_DMA_DeInit+0xab8>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a78      	ldr	r2, [pc, #480]	; (8005994 <HAL_DMA_DeInit+0xc88>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d102      	bne.n	80057be <HAL_DMA_DeInit+0xab2>
 80057b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057bc:	e01e      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80057c2:	e01b      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057c4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057c8:	e018      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057ca:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057ce:	e015      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057d4:	e012      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057da:	e00f      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057e0:	e00c      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057e6:	e009      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057ec:	e006      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057ee:	2308      	movs	r3, #8
 80057f0:	e004      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057f2:	2308      	movs	r3, #8
 80057f4:	e002      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057f6:	2308      	movs	r3, #8
 80057f8:	e000      	b.n	80057fc <HAL_DMA_DeInit+0xaf0>
 80057fa:	2308      	movs	r3, #8
 80057fc:	4a59      	ldr	r2, [pc, #356]	; (8005964 <HAL_DMA_DeInit+0xc58>)
 80057fe:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	461a      	mov	r2, r3
 8005806:	4b64      	ldr	r3, [pc, #400]	; (8005998 <HAL_DMA_DeInit+0xc8c>)
 8005808:	429a      	cmp	r2, r3
 800580a:	d95c      	bls.n	80058c6 <HAL_DMA_DeInit+0xbba>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a55      	ldr	r2, [pc, #340]	; (8005968 <HAL_DMA_DeInit+0xc5c>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d053      	beq.n	80058be <HAL_DMA_DeInit+0xbb2>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a54      	ldr	r2, [pc, #336]	; (800596c <HAL_DMA_DeInit+0xc60>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d04c      	beq.n	80058ba <HAL_DMA_DeInit+0xbae>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a52      	ldr	r2, [pc, #328]	; (8005970 <HAL_DMA_DeInit+0xc64>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d045      	beq.n	80058b6 <HAL_DMA_DeInit+0xbaa>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a51      	ldr	r2, [pc, #324]	; (8005974 <HAL_DMA_DeInit+0xc68>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d03e      	beq.n	80058b2 <HAL_DMA_DeInit+0xba6>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a4f      	ldr	r2, [pc, #316]	; (8005978 <HAL_DMA_DeInit+0xc6c>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d037      	beq.n	80058ae <HAL_DMA_DeInit+0xba2>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a4e      	ldr	r2, [pc, #312]	; (800597c <HAL_DMA_DeInit+0xc70>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d030      	beq.n	80058aa <HAL_DMA_DeInit+0xb9e>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a4c      	ldr	r2, [pc, #304]	; (8005980 <HAL_DMA_DeInit+0xc74>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d029      	beq.n	80058a6 <HAL_DMA_DeInit+0xb9a>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a4b      	ldr	r2, [pc, #300]	; (8005984 <HAL_DMA_DeInit+0xc78>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d022      	beq.n	80058a2 <HAL_DMA_DeInit+0xb96>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a49      	ldr	r2, [pc, #292]	; (8005988 <HAL_DMA_DeInit+0xc7c>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d01a      	beq.n	800589c <HAL_DMA_DeInit+0xb90>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a48      	ldr	r2, [pc, #288]	; (800598c <HAL_DMA_DeInit+0xc80>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d012      	beq.n	8005896 <HAL_DMA_DeInit+0xb8a>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a46      	ldr	r2, [pc, #280]	; (8005990 <HAL_DMA_DeInit+0xc84>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d00a      	beq.n	8005890 <HAL_DMA_DeInit+0xb84>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a45      	ldr	r2, [pc, #276]	; (8005994 <HAL_DMA_DeInit+0xc88>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d102      	bne.n	800588a <HAL_DMA_DeInit+0xb7e>
 8005884:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005888:	e01a      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 800588a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800588e:	e017      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 8005890:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005894:	e014      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 8005896:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800589a:	e011      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 800589c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058a0:	e00e      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 80058a2:	2340      	movs	r3, #64	; 0x40
 80058a4:	e00c      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 80058a6:	2340      	movs	r3, #64	; 0x40
 80058a8:	e00a      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 80058aa:	2340      	movs	r3, #64	; 0x40
 80058ac:	e008      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 80058ae:	2340      	movs	r3, #64	; 0x40
 80058b0:	e006      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 80058b2:	4b3a      	ldr	r3, [pc, #232]	; (800599c <HAL_DMA_DeInit+0xc90>)
 80058b4:	e004      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 80058b6:	4b39      	ldr	r3, [pc, #228]	; (800599c <HAL_DMA_DeInit+0xc90>)
 80058b8:	e002      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 80058ba:	4b38      	ldr	r3, [pc, #224]	; (800599c <HAL_DMA_DeInit+0xc90>)
 80058bc:	e000      	b.n	80058c0 <HAL_DMA_DeInit+0xbb4>
 80058be:	4b37      	ldr	r3, [pc, #220]	; (800599c <HAL_DMA_DeInit+0xc90>)
 80058c0:	4a37      	ldr	r2, [pc, #220]	; (80059a0 <HAL_DMA_DeInit+0xc94>)
 80058c2:	60d3      	str	r3, [r2, #12]
 80058c4:	e144      	b.n	8005b50 <HAL_DMA_DeInit+0xe44>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	461a      	mov	r2, r3
 80058cc:	4b35      	ldr	r3, [pc, #212]	; (80059a4 <HAL_DMA_DeInit+0xc98>)
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d97f      	bls.n	80059d2 <HAL_DMA_DeInit+0xcc6>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a24      	ldr	r2, [pc, #144]	; (8005968 <HAL_DMA_DeInit+0xc5c>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d076      	beq.n	80059ca <HAL_DMA_DeInit+0xcbe>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a22      	ldr	r2, [pc, #136]	; (800596c <HAL_DMA_DeInit+0xc60>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d06f      	beq.n	80059c6 <HAL_DMA_DeInit+0xcba>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a21      	ldr	r2, [pc, #132]	; (8005970 <HAL_DMA_DeInit+0xc64>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d068      	beq.n	80059c2 <HAL_DMA_DeInit+0xcb6>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a1f      	ldr	r2, [pc, #124]	; (8005974 <HAL_DMA_DeInit+0xc68>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d061      	beq.n	80059be <HAL_DMA_DeInit+0xcb2>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a1e      	ldr	r2, [pc, #120]	; (8005978 <HAL_DMA_DeInit+0xc6c>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d05a      	beq.n	80059ba <HAL_DMA_DeInit+0xcae>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a1c      	ldr	r2, [pc, #112]	; (800597c <HAL_DMA_DeInit+0xc70>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d053      	beq.n	80059b6 <HAL_DMA_DeInit+0xcaa>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a1b      	ldr	r2, [pc, #108]	; (8005980 <HAL_DMA_DeInit+0xc74>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d04c      	beq.n	80059b2 <HAL_DMA_DeInit+0xca6>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a19      	ldr	r2, [pc, #100]	; (8005984 <HAL_DMA_DeInit+0xc78>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d045      	beq.n	80059ae <HAL_DMA_DeInit+0xca2>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a18      	ldr	r2, [pc, #96]	; (8005988 <HAL_DMA_DeInit+0xc7c>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d03d      	beq.n	80059a8 <HAL_DMA_DeInit+0xc9c>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a16      	ldr	r2, [pc, #88]	; (800598c <HAL_DMA_DeInit+0xc80>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d012      	beq.n	800595c <HAL_DMA_DeInit+0xc50>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a15      	ldr	r2, [pc, #84]	; (8005990 <HAL_DMA_DeInit+0xc84>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d00a      	beq.n	8005956 <HAL_DMA_DeInit+0xc4a>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a13      	ldr	r2, [pc, #76]	; (8005994 <HAL_DMA_DeInit+0xc88>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d102      	bne.n	8005950 <HAL_DMA_DeInit+0xc44>
 800594a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800594e:	e03d      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 8005950:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005954:	e03a      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 8005956:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800595a:	e037      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 800595c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005960:	e034      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 8005962:	bf00      	nop
 8005964:	40026000 	.word	0x40026000
 8005968:	40026010 	.word	0x40026010
 800596c:	40026410 	.word	0x40026410
 8005970:	40026070 	.word	0x40026070
 8005974:	40026470 	.word	0x40026470
 8005978:	40026028 	.word	0x40026028
 800597c:	40026428 	.word	0x40026428
 8005980:	40026088 	.word	0x40026088
 8005984:	40026488 	.word	0x40026488
 8005988:	40026040 	.word	0x40026040
 800598c:	40026440 	.word	0x40026440
 8005990:	400260a0 	.word	0x400260a0
 8005994:	400264a0 	.word	0x400264a0
 8005998:	40026458 	.word	0x40026458
 800599c:	00800001 	.word	0x00800001
 80059a0:	40026400 	.word	0x40026400
 80059a4:	400260b8 	.word	0x400260b8
 80059a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059ac:	e00e      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 80059ae:	2340      	movs	r3, #64	; 0x40
 80059b0:	e00c      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 80059b2:	2340      	movs	r3, #64	; 0x40
 80059b4:	e00a      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 80059b6:	2340      	movs	r3, #64	; 0x40
 80059b8:	e008      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 80059ba:	2340      	movs	r3, #64	; 0x40
 80059bc:	e006      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 80059be:	4b87      	ldr	r3, [pc, #540]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 80059c0:	e004      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 80059c2:	4b86      	ldr	r3, [pc, #536]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 80059c4:	e002      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 80059c6:	4b85      	ldr	r3, [pc, #532]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 80059c8:	e000      	b.n	80059cc <HAL_DMA_DeInit+0xcc0>
 80059ca:	4b84      	ldr	r3, [pc, #528]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 80059cc:	4a84      	ldr	r2, [pc, #528]	; (8005be0 <HAL_DMA_DeInit+0xed4>)
 80059ce:	6093      	str	r3, [r2, #8]
 80059d0:	e0be      	b.n	8005b50 <HAL_DMA_DeInit+0xe44>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	461a      	mov	r2, r3
 80059d8:	4b82      	ldr	r3, [pc, #520]	; (8005be4 <HAL_DMA_DeInit+0xed8>)
 80059da:	429a      	cmp	r2, r3
 80059dc:	d95c      	bls.n	8005a98 <HAL_DMA_DeInit+0xd8c>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a81      	ldr	r2, [pc, #516]	; (8005be8 <HAL_DMA_DeInit+0xedc>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d053      	beq.n	8005a90 <HAL_DMA_DeInit+0xd84>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a7f      	ldr	r2, [pc, #508]	; (8005bec <HAL_DMA_DeInit+0xee0>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d04c      	beq.n	8005a8c <HAL_DMA_DeInit+0xd80>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a7e      	ldr	r2, [pc, #504]	; (8005bf0 <HAL_DMA_DeInit+0xee4>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d045      	beq.n	8005a88 <HAL_DMA_DeInit+0xd7c>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a7c      	ldr	r2, [pc, #496]	; (8005bf4 <HAL_DMA_DeInit+0xee8>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d03e      	beq.n	8005a84 <HAL_DMA_DeInit+0xd78>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a7b      	ldr	r2, [pc, #492]	; (8005bf8 <HAL_DMA_DeInit+0xeec>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d037      	beq.n	8005a80 <HAL_DMA_DeInit+0xd74>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a79      	ldr	r2, [pc, #484]	; (8005bfc <HAL_DMA_DeInit+0xef0>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d030      	beq.n	8005a7c <HAL_DMA_DeInit+0xd70>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a78      	ldr	r2, [pc, #480]	; (8005c00 <HAL_DMA_DeInit+0xef4>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d029      	beq.n	8005a78 <HAL_DMA_DeInit+0xd6c>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a76      	ldr	r2, [pc, #472]	; (8005c04 <HAL_DMA_DeInit+0xef8>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d022      	beq.n	8005a74 <HAL_DMA_DeInit+0xd68>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a75      	ldr	r2, [pc, #468]	; (8005c08 <HAL_DMA_DeInit+0xefc>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d01a      	beq.n	8005a6e <HAL_DMA_DeInit+0xd62>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a73      	ldr	r2, [pc, #460]	; (8005c0c <HAL_DMA_DeInit+0xf00>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d012      	beq.n	8005a68 <HAL_DMA_DeInit+0xd5c>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a72      	ldr	r2, [pc, #456]	; (8005c10 <HAL_DMA_DeInit+0xf04>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d00a      	beq.n	8005a62 <HAL_DMA_DeInit+0xd56>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a70      	ldr	r2, [pc, #448]	; (8005c14 <HAL_DMA_DeInit+0xf08>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d102      	bne.n	8005a5c <HAL_DMA_DeInit+0xd50>
 8005a56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a5a:	e01a      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a5c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005a60:	e017      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a66:	e014      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a6c:	e011      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a72:	e00e      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a74:	2340      	movs	r3, #64	; 0x40
 8005a76:	e00c      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a78:	2340      	movs	r3, #64	; 0x40
 8005a7a:	e00a      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a7c:	2340      	movs	r3, #64	; 0x40
 8005a7e:	e008      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a80:	2340      	movs	r3, #64	; 0x40
 8005a82:	e006      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a84:	4b55      	ldr	r3, [pc, #340]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 8005a86:	e004      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a88:	4b54      	ldr	r3, [pc, #336]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 8005a8a:	e002      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a8c:	4b53      	ldr	r3, [pc, #332]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 8005a8e:	e000      	b.n	8005a92 <HAL_DMA_DeInit+0xd86>
 8005a90:	4b52      	ldr	r3, [pc, #328]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 8005a92:	4a61      	ldr	r2, [pc, #388]	; (8005c18 <HAL_DMA_DeInit+0xf0c>)
 8005a94:	60d3      	str	r3, [r2, #12]
 8005a96:	e05b      	b.n	8005b50 <HAL_DMA_DeInit+0xe44>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a52      	ldr	r2, [pc, #328]	; (8005be8 <HAL_DMA_DeInit+0xedc>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d053      	beq.n	8005b4a <HAL_DMA_DeInit+0xe3e>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a51      	ldr	r2, [pc, #324]	; (8005bec <HAL_DMA_DeInit+0xee0>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d04c      	beq.n	8005b46 <HAL_DMA_DeInit+0xe3a>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a4f      	ldr	r2, [pc, #316]	; (8005bf0 <HAL_DMA_DeInit+0xee4>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d045      	beq.n	8005b42 <HAL_DMA_DeInit+0xe36>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a4e      	ldr	r2, [pc, #312]	; (8005bf4 <HAL_DMA_DeInit+0xee8>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d03e      	beq.n	8005b3e <HAL_DMA_DeInit+0xe32>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a4c      	ldr	r2, [pc, #304]	; (8005bf8 <HAL_DMA_DeInit+0xeec>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d037      	beq.n	8005b3a <HAL_DMA_DeInit+0xe2e>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a4b      	ldr	r2, [pc, #300]	; (8005bfc <HAL_DMA_DeInit+0xef0>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d030      	beq.n	8005b36 <HAL_DMA_DeInit+0xe2a>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a49      	ldr	r2, [pc, #292]	; (8005c00 <HAL_DMA_DeInit+0xef4>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d029      	beq.n	8005b32 <HAL_DMA_DeInit+0xe26>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a48      	ldr	r2, [pc, #288]	; (8005c04 <HAL_DMA_DeInit+0xef8>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d022      	beq.n	8005b2e <HAL_DMA_DeInit+0xe22>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a46      	ldr	r2, [pc, #280]	; (8005c08 <HAL_DMA_DeInit+0xefc>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d01a      	beq.n	8005b28 <HAL_DMA_DeInit+0xe1c>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a45      	ldr	r2, [pc, #276]	; (8005c0c <HAL_DMA_DeInit+0xf00>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d012      	beq.n	8005b22 <HAL_DMA_DeInit+0xe16>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a43      	ldr	r2, [pc, #268]	; (8005c10 <HAL_DMA_DeInit+0xf04>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d00a      	beq.n	8005b1c <HAL_DMA_DeInit+0xe10>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a42      	ldr	r2, [pc, #264]	; (8005c14 <HAL_DMA_DeInit+0xf08>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d102      	bne.n	8005b16 <HAL_DMA_DeInit+0xe0a>
 8005b10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b14:	e01a      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b16:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005b1a:	e017      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b20:	e014      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b26:	e011      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b2c:	e00e      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b2e:	2340      	movs	r3, #64	; 0x40
 8005b30:	e00c      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b32:	2340      	movs	r3, #64	; 0x40
 8005b34:	e00a      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b36:	2340      	movs	r3, #64	; 0x40
 8005b38:	e008      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b3a:	2340      	movs	r3, #64	; 0x40
 8005b3c:	e006      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b3e:	4b27      	ldr	r3, [pc, #156]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 8005b40:	e004      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b42:	4b26      	ldr	r3, [pc, #152]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 8005b44:	e002      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b46:	4b25      	ldr	r3, [pc, #148]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 8005b48:	e000      	b.n	8005b4c <HAL_DMA_DeInit+0xe40>
 8005b4a:	4b24      	ldr	r3, [pc, #144]	; (8005bdc <HAL_DMA_DeInit+0xed0>)
 8005b4c:	4a32      	ldr	r2, [pc, #200]	; (8005c18 <HAL_DMA_DeInit+0xf0c>)
 8005b4e:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	461a      	mov	r2, r3
 8005b56:	4b31      	ldr	r3, [pc, #196]	; (8005c1c <HAL_DMA_DeInit+0xf10>)
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	f240 8083 	bls.w	8005c64 <HAL_DMA_DeInit+0xf58>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a21      	ldr	r2, [pc, #132]	; (8005be8 <HAL_DMA_DeInit+0xedc>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d079      	beq.n	8005c5c <HAL_DMA_DeInit+0xf50>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a1f      	ldr	r2, [pc, #124]	; (8005bec <HAL_DMA_DeInit+0xee0>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d072      	beq.n	8005c58 <HAL_DMA_DeInit+0xf4c>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a1e      	ldr	r2, [pc, #120]	; (8005bf0 <HAL_DMA_DeInit+0xee4>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d06b      	beq.n	8005c54 <HAL_DMA_DeInit+0xf48>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a1c      	ldr	r2, [pc, #112]	; (8005bf4 <HAL_DMA_DeInit+0xee8>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d064      	beq.n	8005c50 <HAL_DMA_DeInit+0xf44>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a1b      	ldr	r2, [pc, #108]	; (8005bf8 <HAL_DMA_DeInit+0xeec>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d05c      	beq.n	8005c4a <HAL_DMA_DeInit+0xf3e>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a19      	ldr	r2, [pc, #100]	; (8005bfc <HAL_DMA_DeInit+0xef0>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d054      	beq.n	8005c44 <HAL_DMA_DeInit+0xf38>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a18      	ldr	r2, [pc, #96]	; (8005c00 <HAL_DMA_DeInit+0xef4>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d04c      	beq.n	8005c3e <HAL_DMA_DeInit+0xf32>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a16      	ldr	r2, [pc, #88]	; (8005c04 <HAL_DMA_DeInit+0xef8>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d044      	beq.n	8005c38 <HAL_DMA_DeInit+0xf2c>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a15      	ldr	r2, [pc, #84]	; (8005c08 <HAL_DMA_DeInit+0xefc>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d03c      	beq.n	8005c32 <HAL_DMA_DeInit+0xf26>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a13      	ldr	r2, [pc, #76]	; (8005c0c <HAL_DMA_DeInit+0xf00>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d034      	beq.n	8005c2c <HAL_DMA_DeInit+0xf20>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a12      	ldr	r2, [pc, #72]	; (8005c10 <HAL_DMA_DeInit+0xf04>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d02c      	beq.n	8005c26 <HAL_DMA_DeInit+0xf1a>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a10      	ldr	r2, [pc, #64]	; (8005c14 <HAL_DMA_DeInit+0xf08>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d124      	bne.n	8005c20 <HAL_DMA_DeInit+0xf14>
 8005bd6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005bda:	e040      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005bdc:	00800001 	.word	0x00800001
 8005be0:	40026400 	.word	0x40026400
 8005be4:	40026058 	.word	0x40026058
 8005be8:	40026010 	.word	0x40026010
 8005bec:	40026410 	.word	0x40026410
 8005bf0:	40026070 	.word	0x40026070
 8005bf4:	40026470 	.word	0x40026470
 8005bf8:	40026028 	.word	0x40026028
 8005bfc:	40026428 	.word	0x40026428
 8005c00:	40026088 	.word	0x40026088
 8005c04:	40026488 	.word	0x40026488
 8005c08:	40026040 	.word	0x40026040
 8005c0c:	40026440 	.word	0x40026440
 8005c10:	400260a0 	.word	0x400260a0
 8005c14:	400264a0 	.word	0x400264a0
 8005c18:	40026000 	.word	0x40026000
 8005c1c:	40026458 	.word	0x40026458
 8005c20:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005c24:	e01b      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005c26:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c2a:	e018      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005c2c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c30:	e015      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005c32:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c36:	e012      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005c38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c3c:	e00f      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005c3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c42:	e00c      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005c44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c48:	e009      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005c4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c4e:	e006      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005c50:	2310      	movs	r3, #16
 8005c52:	e004      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005c54:	2310      	movs	r3, #16
 8005c56:	e002      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005c58:	2310      	movs	r3, #16
 8005c5a:	e000      	b.n	8005c5e <HAL_DMA_DeInit+0xf52>
 8005c5c:	2310      	movs	r3, #16
 8005c5e:	4a8c      	ldr	r2, [pc, #560]	; (8005e90 <HAL_DMA_DeInit+0x1184>)
 8005c60:	60d3      	str	r3, [r2, #12]
 8005c62:	e14d      	b.n	8005f00 <HAL_DMA_DeInit+0x11f4>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	461a      	mov	r2, r3
 8005c6a:	4b8a      	ldr	r3, [pc, #552]	; (8005e94 <HAL_DMA_DeInit+0x1188>)
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d960      	bls.n	8005d32 <HAL_DMA_DeInit+0x1026>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a88      	ldr	r2, [pc, #544]	; (8005e98 <HAL_DMA_DeInit+0x118c>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d057      	beq.n	8005d2a <HAL_DMA_DeInit+0x101e>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a87      	ldr	r2, [pc, #540]	; (8005e9c <HAL_DMA_DeInit+0x1190>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d050      	beq.n	8005d26 <HAL_DMA_DeInit+0x101a>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a85      	ldr	r2, [pc, #532]	; (8005ea0 <HAL_DMA_DeInit+0x1194>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d049      	beq.n	8005d22 <HAL_DMA_DeInit+0x1016>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a84      	ldr	r2, [pc, #528]	; (8005ea4 <HAL_DMA_DeInit+0x1198>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d042      	beq.n	8005d1e <HAL_DMA_DeInit+0x1012>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a82      	ldr	r2, [pc, #520]	; (8005ea8 <HAL_DMA_DeInit+0x119c>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d03a      	beq.n	8005d18 <HAL_DMA_DeInit+0x100c>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a81      	ldr	r2, [pc, #516]	; (8005eac <HAL_DMA_DeInit+0x11a0>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d032      	beq.n	8005d12 <HAL_DMA_DeInit+0x1006>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a7f      	ldr	r2, [pc, #508]	; (8005eb0 <HAL_DMA_DeInit+0x11a4>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d02a      	beq.n	8005d0c <HAL_DMA_DeInit+0x1000>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a7e      	ldr	r2, [pc, #504]	; (8005eb4 <HAL_DMA_DeInit+0x11a8>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d022      	beq.n	8005d06 <HAL_DMA_DeInit+0xffa>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a7c      	ldr	r2, [pc, #496]	; (8005eb8 <HAL_DMA_DeInit+0x11ac>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d01a      	beq.n	8005d00 <HAL_DMA_DeInit+0xff4>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a7b      	ldr	r2, [pc, #492]	; (8005ebc <HAL_DMA_DeInit+0x11b0>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d012      	beq.n	8005cfa <HAL_DMA_DeInit+0xfee>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a79      	ldr	r2, [pc, #484]	; (8005ec0 <HAL_DMA_DeInit+0x11b4>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d00a      	beq.n	8005cf4 <HAL_DMA_DeInit+0xfe8>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a78      	ldr	r2, [pc, #480]	; (8005ec4 <HAL_DMA_DeInit+0x11b8>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d102      	bne.n	8005cee <HAL_DMA_DeInit+0xfe2>
 8005ce8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005cec:	e01e      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005cee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005cf2:	e01b      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005cf4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005cf8:	e018      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005cfa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005cfe:	e015      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005d00:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d04:	e012      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005d06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d0a:	e00f      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005d0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d10:	e00c      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005d12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d16:	e009      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005d18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d1c:	e006      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005d1e:	2310      	movs	r3, #16
 8005d20:	e004      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005d22:	2310      	movs	r3, #16
 8005d24:	e002      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005d26:	2310      	movs	r3, #16
 8005d28:	e000      	b.n	8005d2c <HAL_DMA_DeInit+0x1020>
 8005d2a:	2310      	movs	r3, #16
 8005d2c:	4a58      	ldr	r2, [pc, #352]	; (8005e90 <HAL_DMA_DeInit+0x1184>)
 8005d2e:	6093      	str	r3, [r2, #8]
 8005d30:	e0e6      	b.n	8005f00 <HAL_DMA_DeInit+0x11f4>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	461a      	mov	r2, r3
 8005d38:	4b63      	ldr	r3, [pc, #396]	; (8005ec8 <HAL_DMA_DeInit+0x11bc>)
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d960      	bls.n	8005e00 <HAL_DMA_DeInit+0x10f4>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a55      	ldr	r2, [pc, #340]	; (8005e98 <HAL_DMA_DeInit+0x118c>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d057      	beq.n	8005df8 <HAL_DMA_DeInit+0x10ec>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a53      	ldr	r2, [pc, #332]	; (8005e9c <HAL_DMA_DeInit+0x1190>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d050      	beq.n	8005df4 <HAL_DMA_DeInit+0x10e8>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a52      	ldr	r2, [pc, #328]	; (8005ea0 <HAL_DMA_DeInit+0x1194>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d049      	beq.n	8005df0 <HAL_DMA_DeInit+0x10e4>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a50      	ldr	r2, [pc, #320]	; (8005ea4 <HAL_DMA_DeInit+0x1198>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d042      	beq.n	8005dec <HAL_DMA_DeInit+0x10e0>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a4f      	ldr	r2, [pc, #316]	; (8005ea8 <HAL_DMA_DeInit+0x119c>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d03a      	beq.n	8005de6 <HAL_DMA_DeInit+0x10da>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a4d      	ldr	r2, [pc, #308]	; (8005eac <HAL_DMA_DeInit+0x11a0>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d032      	beq.n	8005de0 <HAL_DMA_DeInit+0x10d4>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a4c      	ldr	r2, [pc, #304]	; (8005eb0 <HAL_DMA_DeInit+0x11a4>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d02a      	beq.n	8005dda <HAL_DMA_DeInit+0x10ce>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a4a      	ldr	r2, [pc, #296]	; (8005eb4 <HAL_DMA_DeInit+0x11a8>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d022      	beq.n	8005dd4 <HAL_DMA_DeInit+0x10c8>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a49      	ldr	r2, [pc, #292]	; (8005eb8 <HAL_DMA_DeInit+0x11ac>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d01a      	beq.n	8005dce <HAL_DMA_DeInit+0x10c2>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a47      	ldr	r2, [pc, #284]	; (8005ebc <HAL_DMA_DeInit+0x11b0>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d012      	beq.n	8005dc8 <HAL_DMA_DeInit+0x10bc>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a46      	ldr	r2, [pc, #280]	; (8005ec0 <HAL_DMA_DeInit+0x11b4>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d00a      	beq.n	8005dc2 <HAL_DMA_DeInit+0x10b6>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a44      	ldr	r2, [pc, #272]	; (8005ec4 <HAL_DMA_DeInit+0x11b8>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d102      	bne.n	8005dbc <HAL_DMA_DeInit+0x10b0>
 8005db6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dba:	e01e      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005dbc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005dc0:	e01b      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005dc2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dc6:	e018      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005dc8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dcc:	e015      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005dce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dd2:	e012      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005dd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005dd8:	e00f      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005dda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005dde:	e00c      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005de0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005de4:	e009      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005de6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005dea:	e006      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005dec:	2310      	movs	r3, #16
 8005dee:	e004      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005df0:	2310      	movs	r3, #16
 8005df2:	e002      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005df4:	2310      	movs	r3, #16
 8005df6:	e000      	b.n	8005dfa <HAL_DMA_DeInit+0x10ee>
 8005df8:	2310      	movs	r3, #16
 8005dfa:	4a34      	ldr	r2, [pc, #208]	; (8005ecc <HAL_DMA_DeInit+0x11c0>)
 8005dfc:	60d3      	str	r3, [r2, #12]
 8005dfe:	e07f      	b.n	8005f00 <HAL_DMA_DeInit+0x11f4>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a24      	ldr	r2, [pc, #144]	; (8005e98 <HAL_DMA_DeInit+0x118c>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d077      	beq.n	8005efa <HAL_DMA_DeInit+0x11ee>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a23      	ldr	r2, [pc, #140]	; (8005e9c <HAL_DMA_DeInit+0x1190>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d070      	beq.n	8005ef6 <HAL_DMA_DeInit+0x11ea>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a21      	ldr	r2, [pc, #132]	; (8005ea0 <HAL_DMA_DeInit+0x1194>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d069      	beq.n	8005ef2 <HAL_DMA_DeInit+0x11e6>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a20      	ldr	r2, [pc, #128]	; (8005ea4 <HAL_DMA_DeInit+0x1198>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d062      	beq.n	8005eee <HAL_DMA_DeInit+0x11e2>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a1e      	ldr	r2, [pc, #120]	; (8005ea8 <HAL_DMA_DeInit+0x119c>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d05a      	beq.n	8005ee8 <HAL_DMA_DeInit+0x11dc>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a1d      	ldr	r2, [pc, #116]	; (8005eac <HAL_DMA_DeInit+0x11a0>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d052      	beq.n	8005ee2 <HAL_DMA_DeInit+0x11d6>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a1b      	ldr	r2, [pc, #108]	; (8005eb0 <HAL_DMA_DeInit+0x11a4>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d04a      	beq.n	8005edc <HAL_DMA_DeInit+0x11d0>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a1a      	ldr	r2, [pc, #104]	; (8005eb4 <HAL_DMA_DeInit+0x11a8>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d042      	beq.n	8005ed6 <HAL_DMA_DeInit+0x11ca>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a18      	ldr	r2, [pc, #96]	; (8005eb8 <HAL_DMA_DeInit+0x11ac>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d03a      	beq.n	8005ed0 <HAL_DMA_DeInit+0x11c4>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a17      	ldr	r2, [pc, #92]	; (8005ebc <HAL_DMA_DeInit+0x11b0>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d012      	beq.n	8005e8a <HAL_DMA_DeInit+0x117e>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a15      	ldr	r2, [pc, #84]	; (8005ec0 <HAL_DMA_DeInit+0x11b4>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d00a      	beq.n	8005e84 <HAL_DMA_DeInit+0x1178>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a14      	ldr	r2, [pc, #80]	; (8005ec4 <HAL_DMA_DeInit+0x11b8>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d102      	bne.n	8005e7e <HAL_DMA_DeInit+0x1172>
 8005e78:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005e7c:	e03e      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005e7e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005e82:	e03b      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005e84:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005e88:	e038      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005e8a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005e8e:	e035      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005e90:	40026400 	.word	0x40026400
 8005e94:	400260b8 	.word	0x400260b8
 8005e98:	40026010 	.word	0x40026010
 8005e9c:	40026410 	.word	0x40026410
 8005ea0:	40026070 	.word	0x40026070
 8005ea4:	40026470 	.word	0x40026470
 8005ea8:	40026028 	.word	0x40026028
 8005eac:	40026428 	.word	0x40026428
 8005eb0:	40026088 	.word	0x40026088
 8005eb4:	40026488 	.word	0x40026488
 8005eb8:	40026040 	.word	0x40026040
 8005ebc:	40026440 	.word	0x40026440
 8005ec0:	400260a0 	.word	0x400260a0
 8005ec4:	400264a0 	.word	0x400264a0
 8005ec8:	40026058 	.word	0x40026058
 8005ecc:	40026000 	.word	0x40026000
 8005ed0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005ed4:	e012      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005ed6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005eda:	e00f      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005edc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ee0:	e00c      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005ee2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ee6:	e009      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005ee8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005eec:	e006      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005eee:	2310      	movs	r3, #16
 8005ef0:	e004      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005ef2:	2310      	movs	r3, #16
 8005ef4:	e002      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005ef6:	2310      	movs	r3, #16
 8005ef8:	e000      	b.n	8005efc <HAL_DMA_DeInit+0x11f0>
 8005efa:	2310      	movs	r3, #16
 8005efc:	4a09      	ldr	r2, [pc, #36]	; (8005f24 <HAL_DMA_DeInit+0x1218>)
 8005efe:	6093      	str	r3, [r2, #8]

	/* Initialize the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Initialize the DMA state */
	hdma->State = HAL_DMA_STATE_RESET;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Release Lock */
	__HAL_UNLOCK(hdma);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	return HAL_OK;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	370c      	adds	r7, #12
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bc80      	pop	{r7}
 8005f20:	4770      	bx	lr
 8005f22:	bf00      	nop
 8005f24:	40026000 	.word	0x40026000

08005f28 <HAL_DMA_Start_IT>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	607a      	str	r2, [r7, #4]
 8005f34:	603b      	str	r3, [r7, #0]
	/* Process locked */
	__HAL_LOCK(hdma);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d101      	bne.n	8005f44 <HAL_DMA_Start_IT+0x1c>
 8005f40:	2302      	movs	r3, #2
 8005f42:	e046      	b.n	8005fd2 <HAL_DMA_Start_IT+0xaa>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2202      	movs	r2, #2
 8005f50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Check the parameters */
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));

	/* Disable the peripheral */
	__HAL_DMA_DISABLE(hdma);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f022 0201 	bic.w	r2, r2, #1
 8005f62:	601a      	str	r2, [r3, #0]

	/* Configure the source, destination address and the data length */
	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	68b9      	ldr	r1, [r7, #8]
 8005f6a:	68f8      	ldr	r0, [r7, #12]
 8005f6c:	f002 ff94 	bl	8008e98 <DMA_SetConfig>

	/* Enable the transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f042 0210 	orr.w	r2, r2, #16
 8005f7e:	601a      	str	r2, [r3, #0]

	/* Enable the Half transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f042 0208 	orr.w	r2, r2, #8
 8005f8e:	601a      	str	r2, [r3, #0]

	/* Enable the transfer Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f042 0204 	orr.w	r2, r2, #4
 8005f9e:	601a      	str	r2, [r3, #0]

	/* Enable the FIFO Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	695a      	ldr	r2, [r3, #20]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005fae:	615a      	str	r2, [r3, #20]

	/* Enable the direct mode Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0202 	orr.w	r2, r2, #2
 8005fbe:	601a      	str	r2, [r3, #0]

	/* Enable the Peripheral */
	__HAL_DMA_ENABLE(hdma);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f042 0201 	orr.w	r2, r2, #1
 8005fce:	601a      	str	r2, [r3, #0]

	return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}

08005fda <HAL_DMA_Abort>:
 *        while a data transfer is ongoing, the current data will be transferred
 *        and the Stream will be effectively disabled only after the transfer of
 *        this single data is finished.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma) {
 8005fda:	b580      	push	{r7, lr}
 8005fdc:	b084      	sub	sp, #16
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	60fb      	str	r3, [r7, #12]

	/* Disable the stream */
	__HAL_DMA_DISABLE(hdma);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f022 0201 	bic.w	r2, r2, #1
 8005ff4:	601a      	str	r2, [r3, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8005ff6:	f7fe fa8b 	bl	8004510 <HAL_GetTick>
 8005ffa:	60f8      	str	r0, [r7, #12]

	/* Check if the DMA Stream is effectively disabled */
	while ((hdma->Instance->CR & DMA_SxCR_EN) != 0) {
 8005ffc:	e017      	b.n	800602e <HAL_DMA_Abort+0x54>
		/* Check for the Timeout */
		if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT) {
 8005ffe:	f7fe fa87 	bl	8004510 <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800600c:	d90f      	bls.n	800602e <HAL_DMA_Abort+0x54>
			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006012:	f043 0220 	orr.w	r2, r3, #32
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2203      	movs	r2, #3
 8006026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e00f      	b.n	800604e <HAL_DMA_Abort+0x74>
	while ((hdma->Instance->CR & DMA_SxCR_EN) != 0) {
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 0301 	and.w	r3, r3, #1
 8006038:	2b00      	cmp	r3, #0
 800603a:	d1e0      	bne.n	8005ffe <HAL_DMA_Abort+0x24>
		}
	}
	/* Process Unlocked */
	__HAL_UNLOCK(hdma);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Change the DMA state*/
	hdma->State = HAL_DMA_STATE_READY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 800604c:	2300      	movs	r3, #0
}
 800604e:	4618      	mov	r0, r3
 8006050:	3710      	adds	r7, #16
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
	...

08006058 <HAL_DMA_IRQHandler>:
 * @brief  Handles DMA interrupt request.
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval None
 */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma) {
 8006058:	b580      	push	{r7, lr}
 800605a:	b082      	sub	sp, #8
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
	/* Transfer Error Interrupt management ***************************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET) {
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	461a      	mov	r2, r3
 8006066:	4b6c      	ldr	r3, [pc, #432]	; (8006218 <HAL_DMA_IRQHandler+0x1c0>)
 8006068:	429a      	cmp	r2, r3
 800606a:	d966      	bls.n	800613a <HAL_DMA_IRQHandler+0xe2>
 800606c:	4b6b      	ldr	r3, [pc, #428]	; (800621c <HAL_DMA_IRQHandler+0x1c4>)
 800606e:	685a      	ldr	r2, [r3, #4]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	496a      	ldr	r1, [pc, #424]	; (8006220 <HAL_DMA_IRQHandler+0x1c8>)
 8006076:	428b      	cmp	r3, r1
 8006078:	d057      	beq.n	800612a <HAL_DMA_IRQHandler+0xd2>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4969      	ldr	r1, [pc, #420]	; (8006224 <HAL_DMA_IRQHandler+0x1cc>)
 8006080:	428b      	cmp	r3, r1
 8006082:	d050      	beq.n	8006126 <HAL_DMA_IRQHandler+0xce>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4967      	ldr	r1, [pc, #412]	; (8006228 <HAL_DMA_IRQHandler+0x1d0>)
 800608a:	428b      	cmp	r3, r1
 800608c:	d049      	beq.n	8006122 <HAL_DMA_IRQHandler+0xca>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4966      	ldr	r1, [pc, #408]	; (800622c <HAL_DMA_IRQHandler+0x1d4>)
 8006094:	428b      	cmp	r3, r1
 8006096:	d042      	beq.n	800611e <HAL_DMA_IRQHandler+0xc6>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4964      	ldr	r1, [pc, #400]	; (8006230 <HAL_DMA_IRQHandler+0x1d8>)
 800609e:	428b      	cmp	r3, r1
 80060a0:	d03a      	beq.n	8006118 <HAL_DMA_IRQHandler+0xc0>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4963      	ldr	r1, [pc, #396]	; (8006234 <HAL_DMA_IRQHandler+0x1dc>)
 80060a8:	428b      	cmp	r3, r1
 80060aa:	d032      	beq.n	8006112 <HAL_DMA_IRQHandler+0xba>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4961      	ldr	r1, [pc, #388]	; (8006238 <HAL_DMA_IRQHandler+0x1e0>)
 80060b2:	428b      	cmp	r3, r1
 80060b4:	d02a      	beq.n	800610c <HAL_DMA_IRQHandler+0xb4>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4960      	ldr	r1, [pc, #384]	; (800623c <HAL_DMA_IRQHandler+0x1e4>)
 80060bc:	428b      	cmp	r3, r1
 80060be:	d022      	beq.n	8006106 <HAL_DMA_IRQHandler+0xae>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	495e      	ldr	r1, [pc, #376]	; (8006240 <HAL_DMA_IRQHandler+0x1e8>)
 80060c6:	428b      	cmp	r3, r1
 80060c8:	d01a      	beq.n	8006100 <HAL_DMA_IRQHandler+0xa8>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	495d      	ldr	r1, [pc, #372]	; (8006244 <HAL_DMA_IRQHandler+0x1ec>)
 80060d0:	428b      	cmp	r3, r1
 80060d2:	d012      	beq.n	80060fa <HAL_DMA_IRQHandler+0xa2>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	495b      	ldr	r1, [pc, #364]	; (8006248 <HAL_DMA_IRQHandler+0x1f0>)
 80060da:	428b      	cmp	r3, r1
 80060dc:	d00a      	beq.n	80060f4 <HAL_DMA_IRQHandler+0x9c>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	495a      	ldr	r1, [pc, #360]	; (800624c <HAL_DMA_IRQHandler+0x1f4>)
 80060e4:	428b      	cmp	r3, r1
 80060e6:	d102      	bne.n	80060ee <HAL_DMA_IRQHandler+0x96>
 80060e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80060ec:	e01e      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 80060ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060f2:	e01b      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 80060f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80060f8:	e018      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 80060fa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80060fe:	e015      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 8006100:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006104:	e012      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 8006106:	f44f 7300 	mov.w	r3, #512	; 0x200
 800610a:	e00f      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 800610c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006110:	e00c      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 8006112:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006116:	e009      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 8006118:	f44f 7300 	mov.w	r3, #512	; 0x200
 800611c:	e006      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 800611e:	2308      	movs	r3, #8
 8006120:	e004      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 8006122:	2308      	movs	r3, #8
 8006124:	e002      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 8006126:	2308      	movs	r3, #8
 8006128:	e000      	b.n	800612c <HAL_DMA_IRQHandler+0xd4>
 800612a:	2308      	movs	r3, #8
 800612c:	4013      	ands	r3, r2
 800612e:	2b00      	cmp	r3, #0
 8006130:	bf14      	ite	ne
 8006132:	2301      	movne	r3, #1
 8006134:	2300      	moveq	r3, #0
 8006136:	b2db      	uxtb	r3, r3
 8006138:	e17b      	b.n	8006432 <HAL_DMA_IRQHandler+0x3da>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	461a      	mov	r2, r3
 8006140:	4b43      	ldr	r3, [pc, #268]	; (8006250 <HAL_DMA_IRQHandler+0x1f8>)
 8006142:	429a      	cmp	r2, r3
 8006144:	f240 8086 	bls.w	8006254 <HAL_DMA_IRQHandler+0x1fc>
 8006148:	4b34      	ldr	r3, [pc, #208]	; (800621c <HAL_DMA_IRQHandler+0x1c4>)
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4933      	ldr	r1, [pc, #204]	; (8006220 <HAL_DMA_IRQHandler+0x1c8>)
 8006152:	428b      	cmp	r3, r1
 8006154:	d057      	beq.n	8006206 <HAL_DMA_IRQHandler+0x1ae>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4932      	ldr	r1, [pc, #200]	; (8006224 <HAL_DMA_IRQHandler+0x1cc>)
 800615c:	428b      	cmp	r3, r1
 800615e:	d050      	beq.n	8006202 <HAL_DMA_IRQHandler+0x1aa>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4930      	ldr	r1, [pc, #192]	; (8006228 <HAL_DMA_IRQHandler+0x1d0>)
 8006166:	428b      	cmp	r3, r1
 8006168:	d049      	beq.n	80061fe <HAL_DMA_IRQHandler+0x1a6>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	492f      	ldr	r1, [pc, #188]	; (800622c <HAL_DMA_IRQHandler+0x1d4>)
 8006170:	428b      	cmp	r3, r1
 8006172:	d042      	beq.n	80061fa <HAL_DMA_IRQHandler+0x1a2>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	492d      	ldr	r1, [pc, #180]	; (8006230 <HAL_DMA_IRQHandler+0x1d8>)
 800617a:	428b      	cmp	r3, r1
 800617c:	d03a      	beq.n	80061f4 <HAL_DMA_IRQHandler+0x19c>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	492c      	ldr	r1, [pc, #176]	; (8006234 <HAL_DMA_IRQHandler+0x1dc>)
 8006184:	428b      	cmp	r3, r1
 8006186:	d032      	beq.n	80061ee <HAL_DMA_IRQHandler+0x196>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	492a      	ldr	r1, [pc, #168]	; (8006238 <HAL_DMA_IRQHandler+0x1e0>)
 800618e:	428b      	cmp	r3, r1
 8006190:	d02a      	beq.n	80061e8 <HAL_DMA_IRQHandler+0x190>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4929      	ldr	r1, [pc, #164]	; (800623c <HAL_DMA_IRQHandler+0x1e4>)
 8006198:	428b      	cmp	r3, r1
 800619a:	d022      	beq.n	80061e2 <HAL_DMA_IRQHandler+0x18a>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4927      	ldr	r1, [pc, #156]	; (8006240 <HAL_DMA_IRQHandler+0x1e8>)
 80061a2:	428b      	cmp	r3, r1
 80061a4:	d01a      	beq.n	80061dc <HAL_DMA_IRQHandler+0x184>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4926      	ldr	r1, [pc, #152]	; (8006244 <HAL_DMA_IRQHandler+0x1ec>)
 80061ac:	428b      	cmp	r3, r1
 80061ae:	d012      	beq.n	80061d6 <HAL_DMA_IRQHandler+0x17e>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4924      	ldr	r1, [pc, #144]	; (8006248 <HAL_DMA_IRQHandler+0x1f0>)
 80061b6:	428b      	cmp	r3, r1
 80061b8:	d00a      	beq.n	80061d0 <HAL_DMA_IRQHandler+0x178>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4923      	ldr	r1, [pc, #140]	; (800624c <HAL_DMA_IRQHandler+0x1f4>)
 80061c0:	428b      	cmp	r3, r1
 80061c2:	d102      	bne.n	80061ca <HAL_DMA_IRQHandler+0x172>
 80061c4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80061c8:	e01e      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 80061ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80061ce:	e01b      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 80061d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80061d4:	e018      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 80061d6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80061da:	e015      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 80061dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80061e0:	e012      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 80061e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061e6:	e00f      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 80061e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061ec:	e00c      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 80061ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061f2:	e009      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 80061f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061f8:	e006      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 80061fa:	2308      	movs	r3, #8
 80061fc:	e004      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 80061fe:	2308      	movs	r3, #8
 8006200:	e002      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 8006202:	2308      	movs	r3, #8
 8006204:	e000      	b.n	8006208 <HAL_DMA_IRQHandler+0x1b0>
 8006206:	2308      	movs	r3, #8
 8006208:	4013      	ands	r3, r2
 800620a:	2b00      	cmp	r3, #0
 800620c:	bf14      	ite	ne
 800620e:	2301      	movne	r3, #1
 8006210:	2300      	moveq	r3, #0
 8006212:	b2db      	uxtb	r3, r3
 8006214:	e10d      	b.n	8006432 <HAL_DMA_IRQHandler+0x3da>
 8006216:	bf00      	nop
 8006218:	40026458 	.word	0x40026458
 800621c:	40026400 	.word	0x40026400
 8006220:	40026010 	.word	0x40026010
 8006224:	40026410 	.word	0x40026410
 8006228:	40026070 	.word	0x40026070
 800622c:	40026470 	.word	0x40026470
 8006230:	40026028 	.word	0x40026028
 8006234:	40026428 	.word	0x40026428
 8006238:	40026088 	.word	0x40026088
 800623c:	40026488 	.word	0x40026488
 8006240:	40026040 	.word	0x40026040
 8006244:	40026440 	.word	0x40026440
 8006248:	400260a0 	.word	0x400260a0
 800624c:	400264a0 	.word	0x400264a0
 8006250:	400260b8 	.word	0x400260b8
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	461a      	mov	r2, r3
 800625a:	4b64      	ldr	r3, [pc, #400]	; (80063ec <HAL_DMA_IRQHandler+0x394>)
 800625c:	429a      	cmp	r2, r3
 800625e:	d966      	bls.n	800632e <HAL_DMA_IRQHandler+0x2d6>
 8006260:	4b63      	ldr	r3, [pc, #396]	; (80063f0 <HAL_DMA_IRQHandler+0x398>)
 8006262:	685a      	ldr	r2, [r3, #4]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4962      	ldr	r1, [pc, #392]	; (80063f4 <HAL_DMA_IRQHandler+0x39c>)
 800626a:	428b      	cmp	r3, r1
 800626c:	d057      	beq.n	800631e <HAL_DMA_IRQHandler+0x2c6>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4961      	ldr	r1, [pc, #388]	; (80063f8 <HAL_DMA_IRQHandler+0x3a0>)
 8006274:	428b      	cmp	r3, r1
 8006276:	d050      	beq.n	800631a <HAL_DMA_IRQHandler+0x2c2>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	495f      	ldr	r1, [pc, #380]	; (80063fc <HAL_DMA_IRQHandler+0x3a4>)
 800627e:	428b      	cmp	r3, r1
 8006280:	d049      	beq.n	8006316 <HAL_DMA_IRQHandler+0x2be>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	495e      	ldr	r1, [pc, #376]	; (8006400 <HAL_DMA_IRQHandler+0x3a8>)
 8006288:	428b      	cmp	r3, r1
 800628a:	d042      	beq.n	8006312 <HAL_DMA_IRQHandler+0x2ba>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	495c      	ldr	r1, [pc, #368]	; (8006404 <HAL_DMA_IRQHandler+0x3ac>)
 8006292:	428b      	cmp	r3, r1
 8006294:	d03a      	beq.n	800630c <HAL_DMA_IRQHandler+0x2b4>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	495b      	ldr	r1, [pc, #364]	; (8006408 <HAL_DMA_IRQHandler+0x3b0>)
 800629c:	428b      	cmp	r3, r1
 800629e:	d032      	beq.n	8006306 <HAL_DMA_IRQHandler+0x2ae>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4959      	ldr	r1, [pc, #356]	; (800640c <HAL_DMA_IRQHandler+0x3b4>)
 80062a6:	428b      	cmp	r3, r1
 80062a8:	d02a      	beq.n	8006300 <HAL_DMA_IRQHandler+0x2a8>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4958      	ldr	r1, [pc, #352]	; (8006410 <HAL_DMA_IRQHandler+0x3b8>)
 80062b0:	428b      	cmp	r3, r1
 80062b2:	d022      	beq.n	80062fa <HAL_DMA_IRQHandler+0x2a2>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4956      	ldr	r1, [pc, #344]	; (8006414 <HAL_DMA_IRQHandler+0x3bc>)
 80062ba:	428b      	cmp	r3, r1
 80062bc:	d01a      	beq.n	80062f4 <HAL_DMA_IRQHandler+0x29c>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4955      	ldr	r1, [pc, #340]	; (8006418 <HAL_DMA_IRQHandler+0x3c0>)
 80062c4:	428b      	cmp	r3, r1
 80062c6:	d012      	beq.n	80062ee <HAL_DMA_IRQHandler+0x296>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4953      	ldr	r1, [pc, #332]	; (800641c <HAL_DMA_IRQHandler+0x3c4>)
 80062ce:	428b      	cmp	r3, r1
 80062d0:	d00a      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x290>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4952      	ldr	r1, [pc, #328]	; (8006420 <HAL_DMA_IRQHandler+0x3c8>)
 80062d8:	428b      	cmp	r3, r1
 80062da:	d102      	bne.n	80062e2 <HAL_DMA_IRQHandler+0x28a>
 80062dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062e0:	e01e      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 80062e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80062e6:	e01b      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 80062e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062ec:	e018      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 80062ee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062f2:	e015      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 80062f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062f8:	e012      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 80062fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062fe:	e00f      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 8006300:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006304:	e00c      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 8006306:	f44f 7300 	mov.w	r3, #512	; 0x200
 800630a:	e009      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 800630c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006310:	e006      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 8006312:	2308      	movs	r3, #8
 8006314:	e004      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 8006316:	2308      	movs	r3, #8
 8006318:	e002      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 800631a:	2308      	movs	r3, #8
 800631c:	e000      	b.n	8006320 <HAL_DMA_IRQHandler+0x2c8>
 800631e:	2308      	movs	r3, #8
 8006320:	4013      	ands	r3, r2
 8006322:	2b00      	cmp	r3, #0
 8006324:	bf14      	ite	ne
 8006326:	2301      	movne	r3, #1
 8006328:	2300      	moveq	r3, #0
 800632a:	b2db      	uxtb	r3, r3
 800632c:	e081      	b.n	8006432 <HAL_DMA_IRQHandler+0x3da>
 800632e:	4b30      	ldr	r3, [pc, #192]	; (80063f0 <HAL_DMA_IRQHandler+0x398>)
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	492f      	ldr	r1, [pc, #188]	; (80063f4 <HAL_DMA_IRQHandler+0x39c>)
 8006338:	428b      	cmp	r3, r1
 800633a:	d073      	beq.n	8006424 <HAL_DMA_IRQHandler+0x3cc>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	492d      	ldr	r1, [pc, #180]	; (80063f8 <HAL_DMA_IRQHandler+0x3a0>)
 8006342:	428b      	cmp	r3, r1
 8006344:	d050      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x390>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	492c      	ldr	r1, [pc, #176]	; (80063fc <HAL_DMA_IRQHandler+0x3a4>)
 800634c:	428b      	cmp	r3, r1
 800634e:	d049      	beq.n	80063e4 <HAL_DMA_IRQHandler+0x38c>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	492a      	ldr	r1, [pc, #168]	; (8006400 <HAL_DMA_IRQHandler+0x3a8>)
 8006356:	428b      	cmp	r3, r1
 8006358:	d042      	beq.n	80063e0 <HAL_DMA_IRQHandler+0x388>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4929      	ldr	r1, [pc, #164]	; (8006404 <HAL_DMA_IRQHandler+0x3ac>)
 8006360:	428b      	cmp	r3, r1
 8006362:	d03a      	beq.n	80063da <HAL_DMA_IRQHandler+0x382>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4927      	ldr	r1, [pc, #156]	; (8006408 <HAL_DMA_IRQHandler+0x3b0>)
 800636a:	428b      	cmp	r3, r1
 800636c:	d032      	beq.n	80063d4 <HAL_DMA_IRQHandler+0x37c>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4926      	ldr	r1, [pc, #152]	; (800640c <HAL_DMA_IRQHandler+0x3b4>)
 8006374:	428b      	cmp	r3, r1
 8006376:	d02a      	beq.n	80063ce <HAL_DMA_IRQHandler+0x376>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4924      	ldr	r1, [pc, #144]	; (8006410 <HAL_DMA_IRQHandler+0x3b8>)
 800637e:	428b      	cmp	r3, r1
 8006380:	d022      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x370>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4923      	ldr	r1, [pc, #140]	; (8006414 <HAL_DMA_IRQHandler+0x3bc>)
 8006388:	428b      	cmp	r3, r1
 800638a:	d01a      	beq.n	80063c2 <HAL_DMA_IRQHandler+0x36a>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4921      	ldr	r1, [pc, #132]	; (8006418 <HAL_DMA_IRQHandler+0x3c0>)
 8006392:	428b      	cmp	r3, r1
 8006394:	d012      	beq.n	80063bc <HAL_DMA_IRQHandler+0x364>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4920      	ldr	r1, [pc, #128]	; (800641c <HAL_DMA_IRQHandler+0x3c4>)
 800639c:	428b      	cmp	r3, r1
 800639e:	d00a      	beq.n	80063b6 <HAL_DMA_IRQHandler+0x35e>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	491e      	ldr	r1, [pc, #120]	; (8006420 <HAL_DMA_IRQHandler+0x3c8>)
 80063a6:	428b      	cmp	r3, r1
 80063a8:	d102      	bne.n	80063b0 <HAL_DMA_IRQHandler+0x358>
 80063aa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80063ae:	e03a      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80063b4:	e037      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063b6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80063ba:	e034      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80063c0:	e031      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80063c6:	e02e      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063cc:	e02b      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063d2:	e028      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063d8:	e025      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063de:	e022      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063e0:	2308      	movs	r3, #8
 80063e2:	e020      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063e4:	2308      	movs	r3, #8
 80063e6:	e01e      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063e8:	2308      	movs	r3, #8
 80063ea:	e01c      	b.n	8006426 <HAL_DMA_IRQHandler+0x3ce>
 80063ec:	40026058 	.word	0x40026058
 80063f0:	40026000 	.word	0x40026000
 80063f4:	40026010 	.word	0x40026010
 80063f8:	40026410 	.word	0x40026410
 80063fc:	40026070 	.word	0x40026070
 8006400:	40026470 	.word	0x40026470
 8006404:	40026028 	.word	0x40026028
 8006408:	40026428 	.word	0x40026428
 800640c:	40026088 	.word	0x40026088
 8006410:	40026488 	.word	0x40026488
 8006414:	40026040 	.word	0x40026040
 8006418:	40026440 	.word	0x40026440
 800641c:	400260a0 	.word	0x400260a0
 8006420:	400264a0 	.word	0x400264a0
 8006424:	2308      	movs	r3, #8
 8006426:	4013      	ands	r3, r2
 8006428:	2b00      	cmp	r3, #0
 800642a:	bf14      	ite	ne
 800642c:	2301      	movne	r3, #1
 800642e:	2300      	moveq	r3, #0
 8006430:	b2db      	uxtb	r3, r3
 8006432:	2b00      	cmp	r3, #0
 8006434:	f000 81dd 	beq.w	80067f2 <HAL_DMA_IRQHandler+0x79a>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET) {
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f003 0304 	and.w	r3, r3, #4
 8006442:	2b00      	cmp	r3, #0
 8006444:	f000 81d5 	beq.w	80067f2 <HAL_DMA_IRQHandler+0x79a>
			/* Disable the transfer error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f022 0204 	bic.w	r2, r2, #4
 8006456:	601a      	str	r2, [r3, #0]

			/* Clear the transfer error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	461a      	mov	r2, r3
 800645e:	4b8d      	ldr	r3, [pc, #564]	; (8006694 <HAL_DMA_IRQHandler+0x63c>)
 8006460:	429a      	cmp	r2, r3
 8006462:	d960      	bls.n	8006526 <HAL_DMA_IRQHandler+0x4ce>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a8b      	ldr	r2, [pc, #556]	; (8006698 <HAL_DMA_IRQHandler+0x640>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d057      	beq.n	800651e <HAL_DMA_IRQHandler+0x4c6>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a8a      	ldr	r2, [pc, #552]	; (800669c <HAL_DMA_IRQHandler+0x644>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d050      	beq.n	800651a <HAL_DMA_IRQHandler+0x4c2>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a88      	ldr	r2, [pc, #544]	; (80066a0 <HAL_DMA_IRQHandler+0x648>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d049      	beq.n	8006516 <HAL_DMA_IRQHandler+0x4be>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a87      	ldr	r2, [pc, #540]	; (80066a4 <HAL_DMA_IRQHandler+0x64c>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d042      	beq.n	8006512 <HAL_DMA_IRQHandler+0x4ba>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a85      	ldr	r2, [pc, #532]	; (80066a8 <HAL_DMA_IRQHandler+0x650>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d03a      	beq.n	800650c <HAL_DMA_IRQHandler+0x4b4>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a84      	ldr	r2, [pc, #528]	; (80066ac <HAL_DMA_IRQHandler+0x654>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d032      	beq.n	8006506 <HAL_DMA_IRQHandler+0x4ae>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a82      	ldr	r2, [pc, #520]	; (80066b0 <HAL_DMA_IRQHandler+0x658>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d02a      	beq.n	8006500 <HAL_DMA_IRQHandler+0x4a8>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a81      	ldr	r2, [pc, #516]	; (80066b4 <HAL_DMA_IRQHandler+0x65c>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d022      	beq.n	80064fa <HAL_DMA_IRQHandler+0x4a2>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a7f      	ldr	r2, [pc, #508]	; (80066b8 <HAL_DMA_IRQHandler+0x660>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d01a      	beq.n	80064f4 <HAL_DMA_IRQHandler+0x49c>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a7e      	ldr	r2, [pc, #504]	; (80066bc <HAL_DMA_IRQHandler+0x664>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d012      	beq.n	80064ee <HAL_DMA_IRQHandler+0x496>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a7c      	ldr	r2, [pc, #496]	; (80066c0 <HAL_DMA_IRQHandler+0x668>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d00a      	beq.n	80064e8 <HAL_DMA_IRQHandler+0x490>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a7b      	ldr	r2, [pc, #492]	; (80066c4 <HAL_DMA_IRQHandler+0x66c>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d102      	bne.n	80064e2 <HAL_DMA_IRQHandler+0x48a>
 80064dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064e0:	e01e      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 80064e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80064e6:	e01b      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 80064e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064ec:	e018      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 80064ee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064f2:	e015      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 80064f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064f8:	e012      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 80064fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80064fe:	e00f      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 8006500:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006504:	e00c      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 8006506:	f44f 7300 	mov.w	r3, #512	; 0x200
 800650a:	e009      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 800650c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006510:	e006      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 8006512:	2308      	movs	r3, #8
 8006514:	e004      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 8006516:	2308      	movs	r3, #8
 8006518:	e002      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 800651a:	2308      	movs	r3, #8
 800651c:	e000      	b.n	8006520 <HAL_DMA_IRQHandler+0x4c8>
 800651e:	2308      	movs	r3, #8
 8006520:	4a69      	ldr	r2, [pc, #420]	; (80066c8 <HAL_DMA_IRQHandler+0x670>)
 8006522:	60d3      	str	r3, [r2, #12]
 8006524:	e14f      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76e>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	461a      	mov	r2, r3
 800652c:	4b67      	ldr	r3, [pc, #412]	; (80066cc <HAL_DMA_IRQHandler+0x674>)
 800652e:	429a      	cmp	r2, r3
 8006530:	d960      	bls.n	80065f4 <HAL_DMA_IRQHandler+0x59c>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a58      	ldr	r2, [pc, #352]	; (8006698 <HAL_DMA_IRQHandler+0x640>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d057      	beq.n	80065ec <HAL_DMA_IRQHandler+0x594>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a56      	ldr	r2, [pc, #344]	; (800669c <HAL_DMA_IRQHandler+0x644>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d050      	beq.n	80065e8 <HAL_DMA_IRQHandler+0x590>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a55      	ldr	r2, [pc, #340]	; (80066a0 <HAL_DMA_IRQHandler+0x648>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d049      	beq.n	80065e4 <HAL_DMA_IRQHandler+0x58c>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a53      	ldr	r2, [pc, #332]	; (80066a4 <HAL_DMA_IRQHandler+0x64c>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d042      	beq.n	80065e0 <HAL_DMA_IRQHandler+0x588>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a52      	ldr	r2, [pc, #328]	; (80066a8 <HAL_DMA_IRQHandler+0x650>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d03a      	beq.n	80065da <HAL_DMA_IRQHandler+0x582>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a50      	ldr	r2, [pc, #320]	; (80066ac <HAL_DMA_IRQHandler+0x654>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d032      	beq.n	80065d4 <HAL_DMA_IRQHandler+0x57c>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a4f      	ldr	r2, [pc, #316]	; (80066b0 <HAL_DMA_IRQHandler+0x658>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d02a      	beq.n	80065ce <HAL_DMA_IRQHandler+0x576>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a4d      	ldr	r2, [pc, #308]	; (80066b4 <HAL_DMA_IRQHandler+0x65c>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d022      	beq.n	80065c8 <HAL_DMA_IRQHandler+0x570>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a4c      	ldr	r2, [pc, #304]	; (80066b8 <HAL_DMA_IRQHandler+0x660>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d01a      	beq.n	80065c2 <HAL_DMA_IRQHandler+0x56a>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a4a      	ldr	r2, [pc, #296]	; (80066bc <HAL_DMA_IRQHandler+0x664>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d012      	beq.n	80065bc <HAL_DMA_IRQHandler+0x564>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a49      	ldr	r2, [pc, #292]	; (80066c0 <HAL_DMA_IRQHandler+0x668>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d00a      	beq.n	80065b6 <HAL_DMA_IRQHandler+0x55e>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a47      	ldr	r2, [pc, #284]	; (80066c4 <HAL_DMA_IRQHandler+0x66c>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d102      	bne.n	80065b0 <HAL_DMA_IRQHandler+0x558>
 80065aa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065ae:	e01e      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80065b4:	e01b      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065b6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065ba:	e018      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065c0:	e015      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065c6:	e012      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065cc:	e00f      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065d2:	e00c      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065d8:	e009      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065de:	e006      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065e0:	2308      	movs	r3, #8
 80065e2:	e004      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065e4:	2308      	movs	r3, #8
 80065e6:	e002      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065e8:	2308      	movs	r3, #8
 80065ea:	e000      	b.n	80065ee <HAL_DMA_IRQHandler+0x596>
 80065ec:	2308      	movs	r3, #8
 80065ee:	4a36      	ldr	r2, [pc, #216]	; (80066c8 <HAL_DMA_IRQHandler+0x670>)
 80065f0:	6093      	str	r3, [r2, #8]
 80065f2:	e0e8      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76e>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	461a      	mov	r2, r3
 80065fa:	4b35      	ldr	r3, [pc, #212]	; (80066d0 <HAL_DMA_IRQHandler+0x678>)
 80065fc:	429a      	cmp	r2, r3
 80065fe:	f240 8082 	bls.w	8006706 <HAL_DMA_IRQHandler+0x6ae>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a24      	ldr	r2, [pc, #144]	; (8006698 <HAL_DMA_IRQHandler+0x640>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d078      	beq.n	80066fe <HAL_DMA_IRQHandler+0x6a6>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a22      	ldr	r2, [pc, #136]	; (800669c <HAL_DMA_IRQHandler+0x644>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d071      	beq.n	80066fa <HAL_DMA_IRQHandler+0x6a2>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a21      	ldr	r2, [pc, #132]	; (80066a0 <HAL_DMA_IRQHandler+0x648>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d06a      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x69e>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a1f      	ldr	r2, [pc, #124]	; (80066a4 <HAL_DMA_IRQHandler+0x64c>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d063      	beq.n	80066f2 <HAL_DMA_IRQHandler+0x69a>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a1e      	ldr	r2, [pc, #120]	; (80066a8 <HAL_DMA_IRQHandler+0x650>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d05b      	beq.n	80066ec <HAL_DMA_IRQHandler+0x694>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a1c      	ldr	r2, [pc, #112]	; (80066ac <HAL_DMA_IRQHandler+0x654>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d053      	beq.n	80066e6 <HAL_DMA_IRQHandler+0x68e>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a1b      	ldr	r2, [pc, #108]	; (80066b0 <HAL_DMA_IRQHandler+0x658>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d04b      	beq.n	80066e0 <HAL_DMA_IRQHandler+0x688>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a19      	ldr	r2, [pc, #100]	; (80066b4 <HAL_DMA_IRQHandler+0x65c>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d043      	beq.n	80066da <HAL_DMA_IRQHandler+0x682>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a18      	ldr	r2, [pc, #96]	; (80066b8 <HAL_DMA_IRQHandler+0x660>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d03b      	beq.n	80066d4 <HAL_DMA_IRQHandler+0x67c>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a16      	ldr	r2, [pc, #88]	; (80066bc <HAL_DMA_IRQHandler+0x664>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d012      	beq.n	800668c <HAL_DMA_IRQHandler+0x634>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a15      	ldr	r2, [pc, #84]	; (80066c0 <HAL_DMA_IRQHandler+0x668>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d00a      	beq.n	8006686 <HAL_DMA_IRQHandler+0x62e>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a13      	ldr	r2, [pc, #76]	; (80066c4 <HAL_DMA_IRQHandler+0x66c>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d102      	bne.n	8006680 <HAL_DMA_IRQHandler+0x628>
 800667a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800667e:	e03f      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 8006680:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006684:	e03c      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 8006686:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800668a:	e039      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 800668c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006690:	e036      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 8006692:	bf00      	nop
 8006694:	40026458 	.word	0x40026458
 8006698:	40026010 	.word	0x40026010
 800669c:	40026410 	.word	0x40026410
 80066a0:	40026070 	.word	0x40026070
 80066a4:	40026470 	.word	0x40026470
 80066a8:	40026028 	.word	0x40026028
 80066ac:	40026428 	.word	0x40026428
 80066b0:	40026088 	.word	0x40026088
 80066b4:	40026488 	.word	0x40026488
 80066b8:	40026040 	.word	0x40026040
 80066bc:	40026440 	.word	0x40026440
 80066c0:	400260a0 	.word	0x400260a0
 80066c4:	400264a0 	.word	0x400264a0
 80066c8:	40026400 	.word	0x40026400
 80066cc:	400260b8 	.word	0x400260b8
 80066d0:	40026058 	.word	0x40026058
 80066d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80066d8:	e012      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 80066da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066de:	e00f      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 80066e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066e4:	e00c      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 80066e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066ea:	e009      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 80066ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066f0:	e006      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 80066f2:	2308      	movs	r3, #8
 80066f4:	e004      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 80066f6:	2308      	movs	r3, #8
 80066f8:	e002      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 80066fa:	2308      	movs	r3, #8
 80066fc:	e000      	b.n	8006700 <HAL_DMA_IRQHandler+0x6a8>
 80066fe:	2308      	movs	r3, #8
 8006700:	4a71      	ldr	r2, [pc, #452]	; (80068c8 <HAL_DMA_IRQHandler+0x870>)
 8006702:	60d3      	str	r3, [r2, #12]
 8006704:	e05f      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76e>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a70      	ldr	r2, [pc, #448]	; (80068cc <HAL_DMA_IRQHandler+0x874>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d057      	beq.n	80067c0 <HAL_DMA_IRQHandler+0x768>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a6e      	ldr	r2, [pc, #440]	; (80068d0 <HAL_DMA_IRQHandler+0x878>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d050      	beq.n	80067bc <HAL_DMA_IRQHandler+0x764>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a6d      	ldr	r2, [pc, #436]	; (80068d4 <HAL_DMA_IRQHandler+0x87c>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d049      	beq.n	80067b8 <HAL_DMA_IRQHandler+0x760>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a6b      	ldr	r2, [pc, #428]	; (80068d8 <HAL_DMA_IRQHandler+0x880>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d042      	beq.n	80067b4 <HAL_DMA_IRQHandler+0x75c>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a6a      	ldr	r2, [pc, #424]	; (80068dc <HAL_DMA_IRQHandler+0x884>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d03a      	beq.n	80067ae <HAL_DMA_IRQHandler+0x756>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a68      	ldr	r2, [pc, #416]	; (80068e0 <HAL_DMA_IRQHandler+0x888>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d032      	beq.n	80067a8 <HAL_DMA_IRQHandler+0x750>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a67      	ldr	r2, [pc, #412]	; (80068e4 <HAL_DMA_IRQHandler+0x88c>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d02a      	beq.n	80067a2 <HAL_DMA_IRQHandler+0x74a>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a65      	ldr	r2, [pc, #404]	; (80068e8 <HAL_DMA_IRQHandler+0x890>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d022      	beq.n	800679c <HAL_DMA_IRQHandler+0x744>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a64      	ldr	r2, [pc, #400]	; (80068ec <HAL_DMA_IRQHandler+0x894>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d01a      	beq.n	8006796 <HAL_DMA_IRQHandler+0x73e>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a62      	ldr	r2, [pc, #392]	; (80068f0 <HAL_DMA_IRQHandler+0x898>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d012      	beq.n	8006790 <HAL_DMA_IRQHandler+0x738>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a61      	ldr	r2, [pc, #388]	; (80068f4 <HAL_DMA_IRQHandler+0x89c>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d00a      	beq.n	800678a <HAL_DMA_IRQHandler+0x732>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a5f      	ldr	r2, [pc, #380]	; (80068f8 <HAL_DMA_IRQHandler+0x8a0>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d102      	bne.n	8006784 <HAL_DMA_IRQHandler+0x72c>
 800677e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006782:	e01e      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 8006784:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006788:	e01b      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 800678a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800678e:	e018      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 8006790:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006794:	e015      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 8006796:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800679a:	e012      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 800679c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067a0:	e00f      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 80067a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067a6:	e00c      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 80067a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067ac:	e009      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 80067ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067b2:	e006      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 80067b4:	2308      	movs	r3, #8
 80067b6:	e004      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 80067b8:	2308      	movs	r3, #8
 80067ba:	e002      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 80067bc:	2308      	movs	r3, #8
 80067be:	e000      	b.n	80067c2 <HAL_DMA_IRQHandler+0x76a>
 80067c0:	2308      	movs	r3, #8
 80067c2:	4a41      	ldr	r2, [pc, #260]	; (80068c8 <HAL_DMA_IRQHandler+0x870>)
 80067c4:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067ca:	f043 0201 	orr.w	r2, r3, #1
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2204      	movs	r2, #4
 80067d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d003      	beq.n	80067f2 <HAL_DMA_IRQHandler+0x79a>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	4798      	blx	r3
			}
		}
	}
	/* FIFO Error Interrupt management ******************************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma)) != RESET) {
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	461a      	mov	r2, r3
 80067f8:	4b40      	ldr	r3, [pc, #256]	; (80068fc <HAL_DMA_IRQHandler+0x8a4>)
 80067fa:	429a      	cmp	r2, r3
 80067fc:	f240 8084 	bls.w	8006908 <HAL_DMA_IRQHandler+0x8b0>
 8006800:	4b3f      	ldr	r3, [pc, #252]	; (8006900 <HAL_DMA_IRQHandler+0x8a8>)
 8006802:	685a      	ldr	r2, [r3, #4]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4930      	ldr	r1, [pc, #192]	; (80068cc <HAL_DMA_IRQHandler+0x874>)
 800680a:	428b      	cmp	r3, r1
 800680c:	d053      	beq.n	80068b6 <HAL_DMA_IRQHandler+0x85e>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	492f      	ldr	r1, [pc, #188]	; (80068d0 <HAL_DMA_IRQHandler+0x878>)
 8006814:	428b      	cmp	r3, r1
 8006816:	d04c      	beq.n	80068b2 <HAL_DMA_IRQHandler+0x85a>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	492d      	ldr	r1, [pc, #180]	; (80068d4 <HAL_DMA_IRQHandler+0x87c>)
 800681e:	428b      	cmp	r3, r1
 8006820:	d045      	beq.n	80068ae <HAL_DMA_IRQHandler+0x856>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	492c      	ldr	r1, [pc, #176]	; (80068d8 <HAL_DMA_IRQHandler+0x880>)
 8006828:	428b      	cmp	r3, r1
 800682a:	d03e      	beq.n	80068aa <HAL_DMA_IRQHandler+0x852>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	492a      	ldr	r1, [pc, #168]	; (80068dc <HAL_DMA_IRQHandler+0x884>)
 8006832:	428b      	cmp	r3, r1
 8006834:	d037      	beq.n	80068a6 <HAL_DMA_IRQHandler+0x84e>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4929      	ldr	r1, [pc, #164]	; (80068e0 <HAL_DMA_IRQHandler+0x888>)
 800683c:	428b      	cmp	r3, r1
 800683e:	d030      	beq.n	80068a2 <HAL_DMA_IRQHandler+0x84a>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4927      	ldr	r1, [pc, #156]	; (80068e4 <HAL_DMA_IRQHandler+0x88c>)
 8006846:	428b      	cmp	r3, r1
 8006848:	d029      	beq.n	800689e <HAL_DMA_IRQHandler+0x846>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4926      	ldr	r1, [pc, #152]	; (80068e8 <HAL_DMA_IRQHandler+0x890>)
 8006850:	428b      	cmp	r3, r1
 8006852:	d022      	beq.n	800689a <HAL_DMA_IRQHandler+0x842>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4924      	ldr	r1, [pc, #144]	; (80068ec <HAL_DMA_IRQHandler+0x894>)
 800685a:	428b      	cmp	r3, r1
 800685c:	d01a      	beq.n	8006894 <HAL_DMA_IRQHandler+0x83c>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4923      	ldr	r1, [pc, #140]	; (80068f0 <HAL_DMA_IRQHandler+0x898>)
 8006864:	428b      	cmp	r3, r1
 8006866:	d012      	beq.n	800688e <HAL_DMA_IRQHandler+0x836>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4921      	ldr	r1, [pc, #132]	; (80068f4 <HAL_DMA_IRQHandler+0x89c>)
 800686e:	428b      	cmp	r3, r1
 8006870:	d00a      	beq.n	8006888 <HAL_DMA_IRQHandler+0x830>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4920      	ldr	r1, [pc, #128]	; (80068f8 <HAL_DMA_IRQHandler+0x8a0>)
 8006878:	428b      	cmp	r3, r1
 800687a:	d102      	bne.n	8006882 <HAL_DMA_IRQHandler+0x82a>
 800687c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006880:	e01a      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 8006882:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006886:	e017      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 8006888:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800688c:	e014      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 800688e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006892:	e011      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 8006894:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006898:	e00e      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 800689a:	2340      	movs	r3, #64	; 0x40
 800689c:	e00c      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 800689e:	2340      	movs	r3, #64	; 0x40
 80068a0:	e00a      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 80068a2:	2340      	movs	r3, #64	; 0x40
 80068a4:	e008      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 80068a6:	2340      	movs	r3, #64	; 0x40
 80068a8:	e006      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 80068aa:	4b16      	ldr	r3, [pc, #88]	; (8006904 <HAL_DMA_IRQHandler+0x8ac>)
 80068ac:	e004      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 80068ae:	4b15      	ldr	r3, [pc, #84]	; (8006904 <HAL_DMA_IRQHandler+0x8ac>)
 80068b0:	e002      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 80068b2:	4b14      	ldr	r3, [pc, #80]	; (8006904 <HAL_DMA_IRQHandler+0x8ac>)
 80068b4:	e000      	b.n	80068b8 <HAL_DMA_IRQHandler+0x860>
 80068b6:	4b13      	ldr	r3, [pc, #76]	; (8006904 <HAL_DMA_IRQHandler+0x8ac>)
 80068b8:	4013      	ands	r3, r2
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	bf14      	ite	ne
 80068be:	2301      	movne	r3, #1
 80068c0:	2300      	moveq	r3, #0
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	e178      	b.n	8006bb8 <HAL_DMA_IRQHandler+0xb60>
 80068c6:	bf00      	nop
 80068c8:	40026000 	.word	0x40026000
 80068cc:	40026010 	.word	0x40026010
 80068d0:	40026410 	.word	0x40026410
 80068d4:	40026070 	.word	0x40026070
 80068d8:	40026470 	.word	0x40026470
 80068dc:	40026028 	.word	0x40026028
 80068e0:	40026428 	.word	0x40026428
 80068e4:	40026088 	.word	0x40026088
 80068e8:	40026488 	.word	0x40026488
 80068ec:	40026040 	.word	0x40026040
 80068f0:	40026440 	.word	0x40026440
 80068f4:	400260a0 	.word	0x400260a0
 80068f8:	400264a0 	.word	0x400264a0
 80068fc:	40026458 	.word	0x40026458
 8006900:	40026400 	.word	0x40026400
 8006904:	00800001 	.word	0x00800001
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	461a      	mov	r2, r3
 800690e:	4b68      	ldr	r3, [pc, #416]	; (8006ab0 <HAL_DMA_IRQHandler+0xa58>)
 8006910:	429a      	cmp	r2, r3
 8006912:	d962      	bls.n	80069da <HAL_DMA_IRQHandler+0x982>
 8006914:	4b67      	ldr	r3, [pc, #412]	; (8006ab4 <HAL_DMA_IRQHandler+0xa5c>)
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4966      	ldr	r1, [pc, #408]	; (8006ab8 <HAL_DMA_IRQHandler+0xa60>)
 800691e:	428b      	cmp	r3, r1
 8006920:	d053      	beq.n	80069ca <HAL_DMA_IRQHandler+0x972>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4965      	ldr	r1, [pc, #404]	; (8006abc <HAL_DMA_IRQHandler+0xa64>)
 8006928:	428b      	cmp	r3, r1
 800692a:	d04c      	beq.n	80069c6 <HAL_DMA_IRQHandler+0x96e>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4963      	ldr	r1, [pc, #396]	; (8006ac0 <HAL_DMA_IRQHandler+0xa68>)
 8006932:	428b      	cmp	r3, r1
 8006934:	d045      	beq.n	80069c2 <HAL_DMA_IRQHandler+0x96a>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4962      	ldr	r1, [pc, #392]	; (8006ac4 <HAL_DMA_IRQHandler+0xa6c>)
 800693c:	428b      	cmp	r3, r1
 800693e:	d03e      	beq.n	80069be <HAL_DMA_IRQHandler+0x966>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4960      	ldr	r1, [pc, #384]	; (8006ac8 <HAL_DMA_IRQHandler+0xa70>)
 8006946:	428b      	cmp	r3, r1
 8006948:	d037      	beq.n	80069ba <HAL_DMA_IRQHandler+0x962>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	495f      	ldr	r1, [pc, #380]	; (8006acc <HAL_DMA_IRQHandler+0xa74>)
 8006950:	428b      	cmp	r3, r1
 8006952:	d030      	beq.n	80069b6 <HAL_DMA_IRQHandler+0x95e>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	495d      	ldr	r1, [pc, #372]	; (8006ad0 <HAL_DMA_IRQHandler+0xa78>)
 800695a:	428b      	cmp	r3, r1
 800695c:	d029      	beq.n	80069b2 <HAL_DMA_IRQHandler+0x95a>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	495c      	ldr	r1, [pc, #368]	; (8006ad4 <HAL_DMA_IRQHandler+0xa7c>)
 8006964:	428b      	cmp	r3, r1
 8006966:	d022      	beq.n	80069ae <HAL_DMA_IRQHandler+0x956>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	495a      	ldr	r1, [pc, #360]	; (8006ad8 <HAL_DMA_IRQHandler+0xa80>)
 800696e:	428b      	cmp	r3, r1
 8006970:	d01a      	beq.n	80069a8 <HAL_DMA_IRQHandler+0x950>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4959      	ldr	r1, [pc, #356]	; (8006adc <HAL_DMA_IRQHandler+0xa84>)
 8006978:	428b      	cmp	r3, r1
 800697a:	d012      	beq.n	80069a2 <HAL_DMA_IRQHandler+0x94a>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4957      	ldr	r1, [pc, #348]	; (8006ae0 <HAL_DMA_IRQHandler+0xa88>)
 8006982:	428b      	cmp	r3, r1
 8006984:	d00a      	beq.n	800699c <HAL_DMA_IRQHandler+0x944>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4956      	ldr	r1, [pc, #344]	; (8006ae4 <HAL_DMA_IRQHandler+0xa8c>)
 800698c:	428b      	cmp	r3, r1
 800698e:	d102      	bne.n	8006996 <HAL_DMA_IRQHandler+0x93e>
 8006990:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006994:	e01a      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 8006996:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800699a:	e017      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 800699c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069a0:	e014      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 80069a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069a6:	e011      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 80069a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069ac:	e00e      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 80069ae:	2340      	movs	r3, #64	; 0x40
 80069b0:	e00c      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 80069b2:	2340      	movs	r3, #64	; 0x40
 80069b4:	e00a      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 80069b6:	2340      	movs	r3, #64	; 0x40
 80069b8:	e008      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 80069ba:	2340      	movs	r3, #64	; 0x40
 80069bc:	e006      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 80069be:	4b4a      	ldr	r3, [pc, #296]	; (8006ae8 <HAL_DMA_IRQHandler+0xa90>)
 80069c0:	e004      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 80069c2:	4b49      	ldr	r3, [pc, #292]	; (8006ae8 <HAL_DMA_IRQHandler+0xa90>)
 80069c4:	e002      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 80069c6:	4b48      	ldr	r3, [pc, #288]	; (8006ae8 <HAL_DMA_IRQHandler+0xa90>)
 80069c8:	e000      	b.n	80069cc <HAL_DMA_IRQHandler+0x974>
 80069ca:	4b47      	ldr	r3, [pc, #284]	; (8006ae8 <HAL_DMA_IRQHandler+0xa90>)
 80069cc:	4013      	ands	r3, r2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	bf14      	ite	ne
 80069d2:	2301      	movne	r3, #1
 80069d4:	2300      	moveq	r3, #0
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	e0ee      	b.n	8006bb8 <HAL_DMA_IRQHandler+0xb60>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	461a      	mov	r2, r3
 80069e0:	4b42      	ldr	r3, [pc, #264]	; (8006aec <HAL_DMA_IRQHandler+0xa94>)
 80069e2:	429a      	cmp	r2, r3
 80069e4:	f240 8086 	bls.w	8006af4 <HAL_DMA_IRQHandler+0xa9c>
 80069e8:	4b41      	ldr	r3, [pc, #260]	; (8006af0 <HAL_DMA_IRQHandler+0xa98>)
 80069ea:	685a      	ldr	r2, [r3, #4]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4931      	ldr	r1, [pc, #196]	; (8006ab8 <HAL_DMA_IRQHandler+0xa60>)
 80069f2:	428b      	cmp	r3, r1
 80069f4:	d053      	beq.n	8006a9e <HAL_DMA_IRQHandler+0xa46>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4930      	ldr	r1, [pc, #192]	; (8006abc <HAL_DMA_IRQHandler+0xa64>)
 80069fc:	428b      	cmp	r3, r1
 80069fe:	d04c      	beq.n	8006a9a <HAL_DMA_IRQHandler+0xa42>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	492e      	ldr	r1, [pc, #184]	; (8006ac0 <HAL_DMA_IRQHandler+0xa68>)
 8006a06:	428b      	cmp	r3, r1
 8006a08:	d045      	beq.n	8006a96 <HAL_DMA_IRQHandler+0xa3e>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	492d      	ldr	r1, [pc, #180]	; (8006ac4 <HAL_DMA_IRQHandler+0xa6c>)
 8006a10:	428b      	cmp	r3, r1
 8006a12:	d03e      	beq.n	8006a92 <HAL_DMA_IRQHandler+0xa3a>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	492b      	ldr	r1, [pc, #172]	; (8006ac8 <HAL_DMA_IRQHandler+0xa70>)
 8006a1a:	428b      	cmp	r3, r1
 8006a1c:	d037      	beq.n	8006a8e <HAL_DMA_IRQHandler+0xa36>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	492a      	ldr	r1, [pc, #168]	; (8006acc <HAL_DMA_IRQHandler+0xa74>)
 8006a24:	428b      	cmp	r3, r1
 8006a26:	d030      	beq.n	8006a8a <HAL_DMA_IRQHandler+0xa32>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4928      	ldr	r1, [pc, #160]	; (8006ad0 <HAL_DMA_IRQHandler+0xa78>)
 8006a2e:	428b      	cmp	r3, r1
 8006a30:	d029      	beq.n	8006a86 <HAL_DMA_IRQHandler+0xa2e>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4927      	ldr	r1, [pc, #156]	; (8006ad4 <HAL_DMA_IRQHandler+0xa7c>)
 8006a38:	428b      	cmp	r3, r1
 8006a3a:	d022      	beq.n	8006a82 <HAL_DMA_IRQHandler+0xa2a>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4925      	ldr	r1, [pc, #148]	; (8006ad8 <HAL_DMA_IRQHandler+0xa80>)
 8006a42:	428b      	cmp	r3, r1
 8006a44:	d01a      	beq.n	8006a7c <HAL_DMA_IRQHandler+0xa24>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4924      	ldr	r1, [pc, #144]	; (8006adc <HAL_DMA_IRQHandler+0xa84>)
 8006a4c:	428b      	cmp	r3, r1
 8006a4e:	d012      	beq.n	8006a76 <HAL_DMA_IRQHandler+0xa1e>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4922      	ldr	r1, [pc, #136]	; (8006ae0 <HAL_DMA_IRQHandler+0xa88>)
 8006a56:	428b      	cmp	r3, r1
 8006a58:	d00a      	beq.n	8006a70 <HAL_DMA_IRQHandler+0xa18>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4921      	ldr	r1, [pc, #132]	; (8006ae4 <HAL_DMA_IRQHandler+0xa8c>)
 8006a60:	428b      	cmp	r3, r1
 8006a62:	d102      	bne.n	8006a6a <HAL_DMA_IRQHandler+0xa12>
 8006a64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006a68:	e01a      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a6a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006a6e:	e017      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006a74:	e014      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006a7a:	e011      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006a80:	e00e      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a82:	2340      	movs	r3, #64	; 0x40
 8006a84:	e00c      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a86:	2340      	movs	r3, #64	; 0x40
 8006a88:	e00a      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a8a:	2340      	movs	r3, #64	; 0x40
 8006a8c:	e008      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a8e:	2340      	movs	r3, #64	; 0x40
 8006a90:	e006      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a92:	4b15      	ldr	r3, [pc, #84]	; (8006ae8 <HAL_DMA_IRQHandler+0xa90>)
 8006a94:	e004      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a96:	4b14      	ldr	r3, [pc, #80]	; (8006ae8 <HAL_DMA_IRQHandler+0xa90>)
 8006a98:	e002      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a9a:	4b13      	ldr	r3, [pc, #76]	; (8006ae8 <HAL_DMA_IRQHandler+0xa90>)
 8006a9c:	e000      	b.n	8006aa0 <HAL_DMA_IRQHandler+0xa48>
 8006a9e:	4b12      	ldr	r3, [pc, #72]	; (8006ae8 <HAL_DMA_IRQHandler+0xa90>)
 8006aa0:	4013      	ands	r3, r2
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	bf14      	ite	ne
 8006aa6:	2301      	movne	r3, #1
 8006aa8:	2300      	moveq	r3, #0
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	e084      	b.n	8006bb8 <HAL_DMA_IRQHandler+0xb60>
 8006aae:	bf00      	nop
 8006ab0:	400260b8 	.word	0x400260b8
 8006ab4:	40026400 	.word	0x40026400
 8006ab8:	40026010 	.word	0x40026010
 8006abc:	40026410 	.word	0x40026410
 8006ac0:	40026070 	.word	0x40026070
 8006ac4:	40026470 	.word	0x40026470
 8006ac8:	40026028 	.word	0x40026028
 8006acc:	40026428 	.word	0x40026428
 8006ad0:	40026088 	.word	0x40026088
 8006ad4:	40026488 	.word	0x40026488
 8006ad8:	40026040 	.word	0x40026040
 8006adc:	40026440 	.word	0x40026440
 8006ae0:	400260a0 	.word	0x400260a0
 8006ae4:	400264a0 	.word	0x400264a0
 8006ae8:	00800001 	.word	0x00800001
 8006aec:	40026058 	.word	0x40026058
 8006af0:	40026000 	.word	0x40026000
 8006af4:	4b6b      	ldr	r3, [pc, #428]	; (8006ca4 <HAL_DMA_IRQHandler+0xc4c>)
 8006af6:	681a      	ldr	r2, [r3, #0]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	496a      	ldr	r1, [pc, #424]	; (8006ca8 <HAL_DMA_IRQHandler+0xc50>)
 8006afe:	428b      	cmp	r3, r1
 8006b00:	d053      	beq.n	8006baa <HAL_DMA_IRQHandler+0xb52>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4969      	ldr	r1, [pc, #420]	; (8006cac <HAL_DMA_IRQHandler+0xc54>)
 8006b08:	428b      	cmp	r3, r1
 8006b0a:	d04c      	beq.n	8006ba6 <HAL_DMA_IRQHandler+0xb4e>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4967      	ldr	r1, [pc, #412]	; (8006cb0 <HAL_DMA_IRQHandler+0xc58>)
 8006b12:	428b      	cmp	r3, r1
 8006b14:	d045      	beq.n	8006ba2 <HAL_DMA_IRQHandler+0xb4a>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4966      	ldr	r1, [pc, #408]	; (8006cb4 <HAL_DMA_IRQHandler+0xc5c>)
 8006b1c:	428b      	cmp	r3, r1
 8006b1e:	d03e      	beq.n	8006b9e <HAL_DMA_IRQHandler+0xb46>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4964      	ldr	r1, [pc, #400]	; (8006cb8 <HAL_DMA_IRQHandler+0xc60>)
 8006b26:	428b      	cmp	r3, r1
 8006b28:	d037      	beq.n	8006b9a <HAL_DMA_IRQHandler+0xb42>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4963      	ldr	r1, [pc, #396]	; (8006cbc <HAL_DMA_IRQHandler+0xc64>)
 8006b30:	428b      	cmp	r3, r1
 8006b32:	d030      	beq.n	8006b96 <HAL_DMA_IRQHandler+0xb3e>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4961      	ldr	r1, [pc, #388]	; (8006cc0 <HAL_DMA_IRQHandler+0xc68>)
 8006b3a:	428b      	cmp	r3, r1
 8006b3c:	d029      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xb3a>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4960      	ldr	r1, [pc, #384]	; (8006cc4 <HAL_DMA_IRQHandler+0xc6c>)
 8006b44:	428b      	cmp	r3, r1
 8006b46:	d022      	beq.n	8006b8e <HAL_DMA_IRQHandler+0xb36>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	495e      	ldr	r1, [pc, #376]	; (8006cc8 <HAL_DMA_IRQHandler+0xc70>)
 8006b4e:	428b      	cmp	r3, r1
 8006b50:	d01a      	beq.n	8006b88 <HAL_DMA_IRQHandler+0xb30>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	495d      	ldr	r1, [pc, #372]	; (8006ccc <HAL_DMA_IRQHandler+0xc74>)
 8006b58:	428b      	cmp	r3, r1
 8006b5a:	d012      	beq.n	8006b82 <HAL_DMA_IRQHandler+0xb2a>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	495b      	ldr	r1, [pc, #364]	; (8006cd0 <HAL_DMA_IRQHandler+0xc78>)
 8006b62:	428b      	cmp	r3, r1
 8006b64:	d00a      	beq.n	8006b7c <HAL_DMA_IRQHandler+0xb24>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	495a      	ldr	r1, [pc, #360]	; (8006cd4 <HAL_DMA_IRQHandler+0xc7c>)
 8006b6c:	428b      	cmp	r3, r1
 8006b6e:	d102      	bne.n	8006b76 <HAL_DMA_IRQHandler+0xb1e>
 8006b70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b74:	e01a      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006b76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006b7a:	e017      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006b7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b80:	e014      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006b82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b86:	e011      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006b88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b8c:	e00e      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006b8e:	2340      	movs	r3, #64	; 0x40
 8006b90:	e00c      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006b92:	2340      	movs	r3, #64	; 0x40
 8006b94:	e00a      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006b96:	2340      	movs	r3, #64	; 0x40
 8006b98:	e008      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006b9a:	2340      	movs	r3, #64	; 0x40
 8006b9c:	e006      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006b9e:	4b4e      	ldr	r3, [pc, #312]	; (8006cd8 <HAL_DMA_IRQHandler+0xc80>)
 8006ba0:	e004      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006ba2:	4b4d      	ldr	r3, [pc, #308]	; (8006cd8 <HAL_DMA_IRQHandler+0xc80>)
 8006ba4:	e002      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006ba6:	4b4c      	ldr	r3, [pc, #304]	; (8006cd8 <HAL_DMA_IRQHandler+0xc80>)
 8006ba8:	e000      	b.n	8006bac <HAL_DMA_IRQHandler+0xb54>
 8006baa:	4b4b      	ldr	r3, [pc, #300]	; (8006cd8 <HAL_DMA_IRQHandler+0xc80>)
 8006bac:	4013      	ands	r3, r2
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	bf14      	ite	ne
 8006bb2:	2301      	movne	r3, #1
 8006bb4:	2300      	moveq	r3, #0
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	f000 81ee 	beq.w	8006f9a <HAL_DMA_IRQHandler+0xf42>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET) {
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	695b      	ldr	r3, [r3, #20]
 8006bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f000 81e6 	beq.w	8006f9a <HAL_DMA_IRQHandler+0xf42>
			/* Disable the FIFO Error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_FE);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	695a      	ldr	r2, [r3, #20]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bdc:	615a      	str	r2, [r3, #20]

			/* Clear the FIFO error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	461a      	mov	r2, r3
 8006be4:	4b3d      	ldr	r3, [pc, #244]	; (8006cdc <HAL_DMA_IRQHandler+0xc84>)
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d97c      	bls.n	8006ce4 <HAL_DMA_IRQHandler+0xc8c>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a2e      	ldr	r2, [pc, #184]	; (8006ca8 <HAL_DMA_IRQHandler+0xc50>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d053      	beq.n	8006c9c <HAL_DMA_IRQHandler+0xc44>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a2c      	ldr	r2, [pc, #176]	; (8006cac <HAL_DMA_IRQHandler+0xc54>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d04c      	beq.n	8006c98 <HAL_DMA_IRQHandler+0xc40>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a2b      	ldr	r2, [pc, #172]	; (8006cb0 <HAL_DMA_IRQHandler+0xc58>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d045      	beq.n	8006c94 <HAL_DMA_IRQHandler+0xc3c>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a29      	ldr	r2, [pc, #164]	; (8006cb4 <HAL_DMA_IRQHandler+0xc5c>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d03e      	beq.n	8006c90 <HAL_DMA_IRQHandler+0xc38>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a28      	ldr	r2, [pc, #160]	; (8006cb8 <HAL_DMA_IRQHandler+0xc60>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d037      	beq.n	8006c8c <HAL_DMA_IRQHandler+0xc34>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a26      	ldr	r2, [pc, #152]	; (8006cbc <HAL_DMA_IRQHandler+0xc64>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d030      	beq.n	8006c88 <HAL_DMA_IRQHandler+0xc30>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a25      	ldr	r2, [pc, #148]	; (8006cc0 <HAL_DMA_IRQHandler+0xc68>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d029      	beq.n	8006c84 <HAL_DMA_IRQHandler+0xc2c>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a23      	ldr	r2, [pc, #140]	; (8006cc4 <HAL_DMA_IRQHandler+0xc6c>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d022      	beq.n	8006c80 <HAL_DMA_IRQHandler+0xc28>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a22      	ldr	r2, [pc, #136]	; (8006cc8 <HAL_DMA_IRQHandler+0xc70>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d01a      	beq.n	8006c7a <HAL_DMA_IRQHandler+0xc22>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a20      	ldr	r2, [pc, #128]	; (8006ccc <HAL_DMA_IRQHandler+0xc74>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d012      	beq.n	8006c74 <HAL_DMA_IRQHandler+0xc1c>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a1f      	ldr	r2, [pc, #124]	; (8006cd0 <HAL_DMA_IRQHandler+0xc78>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d00a      	beq.n	8006c6e <HAL_DMA_IRQHandler+0xc16>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a1d      	ldr	r2, [pc, #116]	; (8006cd4 <HAL_DMA_IRQHandler+0xc7c>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d102      	bne.n	8006c68 <HAL_DMA_IRQHandler+0xc10>
 8006c62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c66:	e01a      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c68:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006c6c:	e017      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c72:	e014      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c78:	e011      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c7e:	e00e      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c80:	2340      	movs	r3, #64	; 0x40
 8006c82:	e00c      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c84:	2340      	movs	r3, #64	; 0x40
 8006c86:	e00a      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c88:	2340      	movs	r3, #64	; 0x40
 8006c8a:	e008      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c8c:	2340      	movs	r3, #64	; 0x40
 8006c8e:	e006      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c90:	4b11      	ldr	r3, [pc, #68]	; (8006cd8 <HAL_DMA_IRQHandler+0xc80>)
 8006c92:	e004      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c94:	4b10      	ldr	r3, [pc, #64]	; (8006cd8 <HAL_DMA_IRQHandler+0xc80>)
 8006c96:	e002      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c98:	4b0f      	ldr	r3, [pc, #60]	; (8006cd8 <HAL_DMA_IRQHandler+0xc80>)
 8006c9a:	e000      	b.n	8006c9e <HAL_DMA_IRQHandler+0xc46>
 8006c9c:	4b0e      	ldr	r3, [pc, #56]	; (8006cd8 <HAL_DMA_IRQHandler+0xc80>)
 8006c9e:	4a10      	ldr	r2, [pc, #64]	; (8006ce0 <HAL_DMA_IRQHandler+0xc88>)
 8006ca0:	60d3      	str	r3, [r2, #12]
 8006ca2:	e164      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf16>
 8006ca4:	40026000 	.word	0x40026000
 8006ca8:	40026010 	.word	0x40026010
 8006cac:	40026410 	.word	0x40026410
 8006cb0:	40026070 	.word	0x40026070
 8006cb4:	40026470 	.word	0x40026470
 8006cb8:	40026028 	.word	0x40026028
 8006cbc:	40026428 	.word	0x40026428
 8006cc0:	40026088 	.word	0x40026088
 8006cc4:	40026488 	.word	0x40026488
 8006cc8:	40026040 	.word	0x40026040
 8006ccc:	40026440 	.word	0x40026440
 8006cd0:	400260a0 	.word	0x400260a0
 8006cd4:	400264a0 	.word	0x400264a0
 8006cd8:	00800001 	.word	0x00800001
 8006cdc:	40026458 	.word	0x40026458
 8006ce0:	40026400 	.word	0x40026400
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	4b89      	ldr	r3, [pc, #548]	; (8006f10 <HAL_DMA_IRQHandler+0xeb8>)
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d95c      	bls.n	8006daa <HAL_DMA_IRQHandler+0xd52>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a87      	ldr	r2, [pc, #540]	; (8006f14 <HAL_DMA_IRQHandler+0xebc>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d053      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xd4a>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a86      	ldr	r2, [pc, #536]	; (8006f18 <HAL_DMA_IRQHandler+0xec0>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d04c      	beq.n	8006d9e <HAL_DMA_IRQHandler+0xd46>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a84      	ldr	r2, [pc, #528]	; (8006f1c <HAL_DMA_IRQHandler+0xec4>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d045      	beq.n	8006d9a <HAL_DMA_IRQHandler+0xd42>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a83      	ldr	r2, [pc, #524]	; (8006f20 <HAL_DMA_IRQHandler+0xec8>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d03e      	beq.n	8006d96 <HAL_DMA_IRQHandler+0xd3e>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a81      	ldr	r2, [pc, #516]	; (8006f24 <HAL_DMA_IRQHandler+0xecc>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d037      	beq.n	8006d92 <HAL_DMA_IRQHandler+0xd3a>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a80      	ldr	r2, [pc, #512]	; (8006f28 <HAL_DMA_IRQHandler+0xed0>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d030      	beq.n	8006d8e <HAL_DMA_IRQHandler+0xd36>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a7e      	ldr	r2, [pc, #504]	; (8006f2c <HAL_DMA_IRQHandler+0xed4>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d029      	beq.n	8006d8a <HAL_DMA_IRQHandler+0xd32>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a7d      	ldr	r2, [pc, #500]	; (8006f30 <HAL_DMA_IRQHandler+0xed8>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d022      	beq.n	8006d86 <HAL_DMA_IRQHandler+0xd2e>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a7b      	ldr	r2, [pc, #492]	; (8006f34 <HAL_DMA_IRQHandler+0xedc>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d01a      	beq.n	8006d80 <HAL_DMA_IRQHandler+0xd28>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a7a      	ldr	r2, [pc, #488]	; (8006f38 <HAL_DMA_IRQHandler+0xee0>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d012      	beq.n	8006d7a <HAL_DMA_IRQHandler+0xd22>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a78      	ldr	r2, [pc, #480]	; (8006f3c <HAL_DMA_IRQHandler+0xee4>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d00a      	beq.n	8006d74 <HAL_DMA_IRQHandler+0xd1c>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a77      	ldr	r2, [pc, #476]	; (8006f40 <HAL_DMA_IRQHandler+0xee8>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d102      	bne.n	8006d6e <HAL_DMA_IRQHandler+0xd16>
 8006d68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d6c:	e01a      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006d6e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006d72:	e017      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006d74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d78:	e014      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006d7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d7e:	e011      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006d80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d84:	e00e      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006d86:	2340      	movs	r3, #64	; 0x40
 8006d88:	e00c      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006d8a:	2340      	movs	r3, #64	; 0x40
 8006d8c:	e00a      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006d8e:	2340      	movs	r3, #64	; 0x40
 8006d90:	e008      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006d92:	2340      	movs	r3, #64	; 0x40
 8006d94:	e006      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006d96:	4b6b      	ldr	r3, [pc, #428]	; (8006f44 <HAL_DMA_IRQHandler+0xeec>)
 8006d98:	e004      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006d9a:	4b6a      	ldr	r3, [pc, #424]	; (8006f44 <HAL_DMA_IRQHandler+0xeec>)
 8006d9c:	e002      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006d9e:	4b69      	ldr	r3, [pc, #420]	; (8006f44 <HAL_DMA_IRQHandler+0xeec>)
 8006da0:	e000      	b.n	8006da4 <HAL_DMA_IRQHandler+0xd4c>
 8006da2:	4b68      	ldr	r3, [pc, #416]	; (8006f44 <HAL_DMA_IRQHandler+0xeec>)
 8006da4:	4a68      	ldr	r2, [pc, #416]	; (8006f48 <HAL_DMA_IRQHandler+0xef0>)
 8006da6:	6093      	str	r3, [r2, #8]
 8006da8:	e0e1      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf16>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	461a      	mov	r2, r3
 8006db0:	4b66      	ldr	r3, [pc, #408]	; (8006f4c <HAL_DMA_IRQHandler+0xef4>)
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d95c      	bls.n	8006e70 <HAL_DMA_IRQHandler+0xe18>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a56      	ldr	r2, [pc, #344]	; (8006f14 <HAL_DMA_IRQHandler+0xebc>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d053      	beq.n	8006e68 <HAL_DMA_IRQHandler+0xe10>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a54      	ldr	r2, [pc, #336]	; (8006f18 <HAL_DMA_IRQHandler+0xec0>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d04c      	beq.n	8006e64 <HAL_DMA_IRQHandler+0xe0c>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a53      	ldr	r2, [pc, #332]	; (8006f1c <HAL_DMA_IRQHandler+0xec4>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d045      	beq.n	8006e60 <HAL_DMA_IRQHandler+0xe08>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a51      	ldr	r2, [pc, #324]	; (8006f20 <HAL_DMA_IRQHandler+0xec8>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d03e      	beq.n	8006e5c <HAL_DMA_IRQHandler+0xe04>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a50      	ldr	r2, [pc, #320]	; (8006f24 <HAL_DMA_IRQHandler+0xecc>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d037      	beq.n	8006e58 <HAL_DMA_IRQHandler+0xe00>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a4e      	ldr	r2, [pc, #312]	; (8006f28 <HAL_DMA_IRQHandler+0xed0>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d030      	beq.n	8006e54 <HAL_DMA_IRQHandler+0xdfc>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a4d      	ldr	r2, [pc, #308]	; (8006f2c <HAL_DMA_IRQHandler+0xed4>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d029      	beq.n	8006e50 <HAL_DMA_IRQHandler+0xdf8>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a4b      	ldr	r2, [pc, #300]	; (8006f30 <HAL_DMA_IRQHandler+0xed8>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d022      	beq.n	8006e4c <HAL_DMA_IRQHandler+0xdf4>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a4a      	ldr	r2, [pc, #296]	; (8006f34 <HAL_DMA_IRQHandler+0xedc>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d01a      	beq.n	8006e46 <HAL_DMA_IRQHandler+0xdee>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a48      	ldr	r2, [pc, #288]	; (8006f38 <HAL_DMA_IRQHandler+0xee0>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d012      	beq.n	8006e40 <HAL_DMA_IRQHandler+0xde8>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a47      	ldr	r2, [pc, #284]	; (8006f3c <HAL_DMA_IRQHandler+0xee4>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d00a      	beq.n	8006e3a <HAL_DMA_IRQHandler+0xde2>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a45      	ldr	r2, [pc, #276]	; (8006f40 <HAL_DMA_IRQHandler+0xee8>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d102      	bne.n	8006e34 <HAL_DMA_IRQHandler+0xddc>
 8006e2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e32:	e01a      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e34:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006e38:	e017      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e3e:	e014      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e44:	e011      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e4a:	e00e      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e4c:	2340      	movs	r3, #64	; 0x40
 8006e4e:	e00c      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e50:	2340      	movs	r3, #64	; 0x40
 8006e52:	e00a      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e54:	2340      	movs	r3, #64	; 0x40
 8006e56:	e008      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e58:	2340      	movs	r3, #64	; 0x40
 8006e5a:	e006      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e5c:	4b39      	ldr	r3, [pc, #228]	; (8006f44 <HAL_DMA_IRQHandler+0xeec>)
 8006e5e:	e004      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e60:	4b38      	ldr	r3, [pc, #224]	; (8006f44 <HAL_DMA_IRQHandler+0xeec>)
 8006e62:	e002      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e64:	4b37      	ldr	r3, [pc, #220]	; (8006f44 <HAL_DMA_IRQHandler+0xeec>)
 8006e66:	e000      	b.n	8006e6a <HAL_DMA_IRQHandler+0xe12>
 8006e68:	4b36      	ldr	r3, [pc, #216]	; (8006f44 <HAL_DMA_IRQHandler+0xeec>)
 8006e6a:	4a39      	ldr	r2, [pc, #228]	; (8006f50 <HAL_DMA_IRQHandler+0xef8>)
 8006e6c:	60d3      	str	r3, [r2, #12]
 8006e6e:	e07e      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf16>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a27      	ldr	r2, [pc, #156]	; (8006f14 <HAL_DMA_IRQHandler+0xebc>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d076      	beq.n	8006f68 <HAL_DMA_IRQHandler+0xf10>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a26      	ldr	r2, [pc, #152]	; (8006f18 <HAL_DMA_IRQHandler+0xec0>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d06f      	beq.n	8006f64 <HAL_DMA_IRQHandler+0xf0c>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a24      	ldr	r2, [pc, #144]	; (8006f1c <HAL_DMA_IRQHandler+0xec4>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d068      	beq.n	8006f60 <HAL_DMA_IRQHandler+0xf08>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a23      	ldr	r2, [pc, #140]	; (8006f20 <HAL_DMA_IRQHandler+0xec8>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d061      	beq.n	8006f5c <HAL_DMA_IRQHandler+0xf04>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a21      	ldr	r2, [pc, #132]	; (8006f24 <HAL_DMA_IRQHandler+0xecc>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d05a      	beq.n	8006f58 <HAL_DMA_IRQHandler+0xf00>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a20      	ldr	r2, [pc, #128]	; (8006f28 <HAL_DMA_IRQHandler+0xed0>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d053      	beq.n	8006f54 <HAL_DMA_IRQHandler+0xefc>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a1e      	ldr	r2, [pc, #120]	; (8006f2c <HAL_DMA_IRQHandler+0xed4>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d029      	beq.n	8006f0a <HAL_DMA_IRQHandler+0xeb2>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a1d      	ldr	r2, [pc, #116]	; (8006f30 <HAL_DMA_IRQHandler+0xed8>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d022      	beq.n	8006f06 <HAL_DMA_IRQHandler+0xeae>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a1b      	ldr	r2, [pc, #108]	; (8006f34 <HAL_DMA_IRQHandler+0xedc>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d01a      	beq.n	8006f00 <HAL_DMA_IRQHandler+0xea8>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a1a      	ldr	r2, [pc, #104]	; (8006f38 <HAL_DMA_IRQHandler+0xee0>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d012      	beq.n	8006efa <HAL_DMA_IRQHandler+0xea2>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a18      	ldr	r2, [pc, #96]	; (8006f3c <HAL_DMA_IRQHandler+0xee4>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d00a      	beq.n	8006ef4 <HAL_DMA_IRQHandler+0xe9c>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a17      	ldr	r2, [pc, #92]	; (8006f40 <HAL_DMA_IRQHandler+0xee8>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d102      	bne.n	8006eee <HAL_DMA_IRQHandler+0xe96>
 8006ee8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006eec:	e03d      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006eee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006ef2:	e03a      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006ef4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ef8:	e037      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006efa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006efe:	e034      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006f00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f04:	e031      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006f06:	2340      	movs	r3, #64	; 0x40
 8006f08:	e02f      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006f0a:	2340      	movs	r3, #64	; 0x40
 8006f0c:	e02d      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006f0e:	bf00      	nop
 8006f10:	400260b8 	.word	0x400260b8
 8006f14:	40026010 	.word	0x40026010
 8006f18:	40026410 	.word	0x40026410
 8006f1c:	40026070 	.word	0x40026070
 8006f20:	40026470 	.word	0x40026470
 8006f24:	40026028 	.word	0x40026028
 8006f28:	40026428 	.word	0x40026428
 8006f2c:	40026088 	.word	0x40026088
 8006f30:	40026488 	.word	0x40026488
 8006f34:	40026040 	.word	0x40026040
 8006f38:	40026440 	.word	0x40026440
 8006f3c:	400260a0 	.word	0x400260a0
 8006f40:	400264a0 	.word	0x400264a0
 8006f44:	00800001 	.word	0x00800001
 8006f48:	40026400 	.word	0x40026400
 8006f4c:	40026058 	.word	0x40026058
 8006f50:	40026000 	.word	0x40026000
 8006f54:	2340      	movs	r3, #64	; 0x40
 8006f56:	e008      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006f58:	2340      	movs	r3, #64	; 0x40
 8006f5a:	e006      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006f5c:	4b7c      	ldr	r3, [pc, #496]	; (8007150 <HAL_DMA_IRQHandler+0x10f8>)
 8006f5e:	e004      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006f60:	4b7b      	ldr	r3, [pc, #492]	; (8007150 <HAL_DMA_IRQHandler+0x10f8>)
 8006f62:	e002      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006f64:	4b7a      	ldr	r3, [pc, #488]	; (8007150 <HAL_DMA_IRQHandler+0x10f8>)
 8006f66:	e000      	b.n	8006f6a <HAL_DMA_IRQHandler+0xf12>
 8006f68:	4b79      	ldr	r3, [pc, #484]	; (8007150 <HAL_DMA_IRQHandler+0x10f8>)
 8006f6a:	4a7a      	ldr	r2, [pc, #488]	; (8007154 <HAL_DMA_IRQHandler+0x10fc>)
 8006f6c:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f72:	f043 0202 	orr.w	r2, r3, #2
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2204      	movs	r2, #4
 8006f7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <HAL_DMA_IRQHandler+0xf42>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	4798      	blx	r3
			}
		}
	}
	/* Direct Mode Error Interrupt management ***********************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma)) != RESET) {
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	4b6d      	ldr	r3, [pc, #436]	; (8007158 <HAL_DMA_IRQHandler+0x1100>)
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d966      	bls.n	8007074 <HAL_DMA_IRQHandler+0x101c>
 8006fa6:	4b6d      	ldr	r3, [pc, #436]	; (800715c <HAL_DMA_IRQHandler+0x1104>)
 8006fa8:	685a      	ldr	r2, [r3, #4]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	496c      	ldr	r1, [pc, #432]	; (8007160 <HAL_DMA_IRQHandler+0x1108>)
 8006fb0:	428b      	cmp	r3, r1
 8006fb2:	d057      	beq.n	8007064 <HAL_DMA_IRQHandler+0x100c>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	496a      	ldr	r1, [pc, #424]	; (8007164 <HAL_DMA_IRQHandler+0x110c>)
 8006fba:	428b      	cmp	r3, r1
 8006fbc:	d050      	beq.n	8007060 <HAL_DMA_IRQHandler+0x1008>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4969      	ldr	r1, [pc, #420]	; (8007168 <HAL_DMA_IRQHandler+0x1110>)
 8006fc4:	428b      	cmp	r3, r1
 8006fc6:	d049      	beq.n	800705c <HAL_DMA_IRQHandler+0x1004>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4967      	ldr	r1, [pc, #412]	; (800716c <HAL_DMA_IRQHandler+0x1114>)
 8006fce:	428b      	cmp	r3, r1
 8006fd0:	d042      	beq.n	8007058 <HAL_DMA_IRQHandler+0x1000>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4966      	ldr	r1, [pc, #408]	; (8007170 <HAL_DMA_IRQHandler+0x1118>)
 8006fd8:	428b      	cmp	r3, r1
 8006fda:	d03a      	beq.n	8007052 <HAL_DMA_IRQHandler+0xffa>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4964      	ldr	r1, [pc, #400]	; (8007174 <HAL_DMA_IRQHandler+0x111c>)
 8006fe2:	428b      	cmp	r3, r1
 8006fe4:	d032      	beq.n	800704c <HAL_DMA_IRQHandler+0xff4>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4963      	ldr	r1, [pc, #396]	; (8007178 <HAL_DMA_IRQHandler+0x1120>)
 8006fec:	428b      	cmp	r3, r1
 8006fee:	d02a      	beq.n	8007046 <HAL_DMA_IRQHandler+0xfee>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4961      	ldr	r1, [pc, #388]	; (800717c <HAL_DMA_IRQHandler+0x1124>)
 8006ff6:	428b      	cmp	r3, r1
 8006ff8:	d022      	beq.n	8007040 <HAL_DMA_IRQHandler+0xfe8>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4960      	ldr	r1, [pc, #384]	; (8007180 <HAL_DMA_IRQHandler+0x1128>)
 8007000:	428b      	cmp	r3, r1
 8007002:	d01a      	beq.n	800703a <HAL_DMA_IRQHandler+0xfe2>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	495e      	ldr	r1, [pc, #376]	; (8007184 <HAL_DMA_IRQHandler+0x112c>)
 800700a:	428b      	cmp	r3, r1
 800700c:	d012      	beq.n	8007034 <HAL_DMA_IRQHandler+0xfdc>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	495d      	ldr	r1, [pc, #372]	; (8007188 <HAL_DMA_IRQHandler+0x1130>)
 8007014:	428b      	cmp	r3, r1
 8007016:	d00a      	beq.n	800702e <HAL_DMA_IRQHandler+0xfd6>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	495b      	ldr	r1, [pc, #364]	; (800718c <HAL_DMA_IRQHandler+0x1134>)
 800701e:	428b      	cmp	r3, r1
 8007020:	d102      	bne.n	8007028 <HAL_DMA_IRQHandler+0xfd0>
 8007022:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007026:	e01e      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 8007028:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800702c:	e01b      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 800702e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007032:	e018      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 8007034:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007038:	e015      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 800703a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800703e:	e012      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 8007040:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007044:	e00f      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 8007046:	f44f 7380 	mov.w	r3, #256	; 0x100
 800704a:	e00c      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 800704c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007050:	e009      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 8007052:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007056:	e006      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 8007058:	4b4d      	ldr	r3, [pc, #308]	; (8007190 <HAL_DMA_IRQHandler+0x1138>)
 800705a:	e004      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 800705c:	4b4c      	ldr	r3, [pc, #304]	; (8007190 <HAL_DMA_IRQHandler+0x1138>)
 800705e:	e002      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 8007060:	4b4b      	ldr	r3, [pc, #300]	; (8007190 <HAL_DMA_IRQHandler+0x1138>)
 8007062:	e000      	b.n	8007066 <HAL_DMA_IRQHandler+0x100e>
 8007064:	4b4a      	ldr	r3, [pc, #296]	; (8007190 <HAL_DMA_IRQHandler+0x1138>)
 8007066:	4013      	ands	r3, r2
 8007068:	2b00      	cmp	r3, #0
 800706a:	bf14      	ite	ne
 800706c:	2301      	movne	r3, #1
 800706e:	2300      	moveq	r3, #0
 8007070:	b2db      	uxtb	r3, r3
 8007072:	e182      	b.n	800737a <HAL_DMA_IRQHandler+0x1322>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	461a      	mov	r2, r3
 800707a:	4b46      	ldr	r3, [pc, #280]	; (8007194 <HAL_DMA_IRQHandler+0x113c>)
 800707c:	429a      	cmp	r2, r3
 800707e:	f240 808b 	bls.w	8007198 <HAL_DMA_IRQHandler+0x1140>
 8007082:	4b36      	ldr	r3, [pc, #216]	; (800715c <HAL_DMA_IRQHandler+0x1104>)
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4935      	ldr	r1, [pc, #212]	; (8007160 <HAL_DMA_IRQHandler+0x1108>)
 800708c:	428b      	cmp	r3, r1
 800708e:	d057      	beq.n	8007140 <HAL_DMA_IRQHandler+0x10e8>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4933      	ldr	r1, [pc, #204]	; (8007164 <HAL_DMA_IRQHandler+0x110c>)
 8007096:	428b      	cmp	r3, r1
 8007098:	d050      	beq.n	800713c <HAL_DMA_IRQHandler+0x10e4>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4932      	ldr	r1, [pc, #200]	; (8007168 <HAL_DMA_IRQHandler+0x1110>)
 80070a0:	428b      	cmp	r3, r1
 80070a2:	d049      	beq.n	8007138 <HAL_DMA_IRQHandler+0x10e0>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4930      	ldr	r1, [pc, #192]	; (800716c <HAL_DMA_IRQHandler+0x1114>)
 80070aa:	428b      	cmp	r3, r1
 80070ac:	d042      	beq.n	8007134 <HAL_DMA_IRQHandler+0x10dc>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	492f      	ldr	r1, [pc, #188]	; (8007170 <HAL_DMA_IRQHandler+0x1118>)
 80070b4:	428b      	cmp	r3, r1
 80070b6:	d03a      	beq.n	800712e <HAL_DMA_IRQHandler+0x10d6>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	492d      	ldr	r1, [pc, #180]	; (8007174 <HAL_DMA_IRQHandler+0x111c>)
 80070be:	428b      	cmp	r3, r1
 80070c0:	d032      	beq.n	8007128 <HAL_DMA_IRQHandler+0x10d0>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	492c      	ldr	r1, [pc, #176]	; (8007178 <HAL_DMA_IRQHandler+0x1120>)
 80070c8:	428b      	cmp	r3, r1
 80070ca:	d02a      	beq.n	8007122 <HAL_DMA_IRQHandler+0x10ca>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	492a      	ldr	r1, [pc, #168]	; (800717c <HAL_DMA_IRQHandler+0x1124>)
 80070d2:	428b      	cmp	r3, r1
 80070d4:	d022      	beq.n	800711c <HAL_DMA_IRQHandler+0x10c4>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4929      	ldr	r1, [pc, #164]	; (8007180 <HAL_DMA_IRQHandler+0x1128>)
 80070dc:	428b      	cmp	r3, r1
 80070de:	d01a      	beq.n	8007116 <HAL_DMA_IRQHandler+0x10be>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4927      	ldr	r1, [pc, #156]	; (8007184 <HAL_DMA_IRQHandler+0x112c>)
 80070e6:	428b      	cmp	r3, r1
 80070e8:	d012      	beq.n	8007110 <HAL_DMA_IRQHandler+0x10b8>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4926      	ldr	r1, [pc, #152]	; (8007188 <HAL_DMA_IRQHandler+0x1130>)
 80070f0:	428b      	cmp	r3, r1
 80070f2:	d00a      	beq.n	800710a <HAL_DMA_IRQHandler+0x10b2>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4924      	ldr	r1, [pc, #144]	; (800718c <HAL_DMA_IRQHandler+0x1134>)
 80070fa:	428b      	cmp	r3, r1
 80070fc:	d102      	bne.n	8007104 <HAL_DMA_IRQHandler+0x10ac>
 80070fe:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007102:	e01e      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 8007104:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007108:	e01b      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 800710a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800710e:	e018      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 8007110:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007114:	e015      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 8007116:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800711a:	e012      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 800711c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007120:	e00f      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 8007122:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007126:	e00c      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 8007128:	f44f 7380 	mov.w	r3, #256	; 0x100
 800712c:	e009      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 800712e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007132:	e006      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 8007134:	4b16      	ldr	r3, [pc, #88]	; (8007190 <HAL_DMA_IRQHandler+0x1138>)
 8007136:	e004      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 8007138:	4b15      	ldr	r3, [pc, #84]	; (8007190 <HAL_DMA_IRQHandler+0x1138>)
 800713a:	e002      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 800713c:	4b14      	ldr	r3, [pc, #80]	; (8007190 <HAL_DMA_IRQHandler+0x1138>)
 800713e:	e000      	b.n	8007142 <HAL_DMA_IRQHandler+0x10ea>
 8007140:	4b13      	ldr	r3, [pc, #76]	; (8007190 <HAL_DMA_IRQHandler+0x1138>)
 8007142:	4013      	ands	r3, r2
 8007144:	2b00      	cmp	r3, #0
 8007146:	bf14      	ite	ne
 8007148:	2301      	movne	r3, #1
 800714a:	2300      	moveq	r3, #0
 800714c:	b2db      	uxtb	r3, r3
 800714e:	e114      	b.n	800737a <HAL_DMA_IRQHandler+0x1322>
 8007150:	00800001 	.word	0x00800001
 8007154:	40026000 	.word	0x40026000
 8007158:	40026458 	.word	0x40026458
 800715c:	40026400 	.word	0x40026400
 8007160:	40026010 	.word	0x40026010
 8007164:	40026410 	.word	0x40026410
 8007168:	40026070 	.word	0x40026070
 800716c:	40026470 	.word	0x40026470
 8007170:	40026028 	.word	0x40026028
 8007174:	40026428 	.word	0x40026428
 8007178:	40026088 	.word	0x40026088
 800717c:	40026488 	.word	0x40026488
 8007180:	40026040 	.word	0x40026040
 8007184:	40026440 	.word	0x40026440
 8007188:	400260a0 	.word	0x400260a0
 800718c:	400264a0 	.word	0x400264a0
 8007190:	00800004 	.word	0x00800004
 8007194:	400260b8 	.word	0x400260b8
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	461a      	mov	r2, r3
 800719e:	4b64      	ldr	r3, [pc, #400]	; (8007330 <HAL_DMA_IRQHandler+0x12d8>)
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d966      	bls.n	8007272 <HAL_DMA_IRQHandler+0x121a>
 80071a4:	4b63      	ldr	r3, [pc, #396]	; (8007334 <HAL_DMA_IRQHandler+0x12dc>)
 80071a6:	685a      	ldr	r2, [r3, #4]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4962      	ldr	r1, [pc, #392]	; (8007338 <HAL_DMA_IRQHandler+0x12e0>)
 80071ae:	428b      	cmp	r3, r1
 80071b0:	d057      	beq.n	8007262 <HAL_DMA_IRQHandler+0x120a>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4961      	ldr	r1, [pc, #388]	; (800733c <HAL_DMA_IRQHandler+0x12e4>)
 80071b8:	428b      	cmp	r3, r1
 80071ba:	d050      	beq.n	800725e <HAL_DMA_IRQHandler+0x1206>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	495f      	ldr	r1, [pc, #380]	; (8007340 <HAL_DMA_IRQHandler+0x12e8>)
 80071c2:	428b      	cmp	r3, r1
 80071c4:	d049      	beq.n	800725a <HAL_DMA_IRQHandler+0x1202>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	495e      	ldr	r1, [pc, #376]	; (8007344 <HAL_DMA_IRQHandler+0x12ec>)
 80071cc:	428b      	cmp	r3, r1
 80071ce:	d042      	beq.n	8007256 <HAL_DMA_IRQHandler+0x11fe>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	495c      	ldr	r1, [pc, #368]	; (8007348 <HAL_DMA_IRQHandler+0x12f0>)
 80071d6:	428b      	cmp	r3, r1
 80071d8:	d03a      	beq.n	8007250 <HAL_DMA_IRQHandler+0x11f8>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	495b      	ldr	r1, [pc, #364]	; (800734c <HAL_DMA_IRQHandler+0x12f4>)
 80071e0:	428b      	cmp	r3, r1
 80071e2:	d032      	beq.n	800724a <HAL_DMA_IRQHandler+0x11f2>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4959      	ldr	r1, [pc, #356]	; (8007350 <HAL_DMA_IRQHandler+0x12f8>)
 80071ea:	428b      	cmp	r3, r1
 80071ec:	d02a      	beq.n	8007244 <HAL_DMA_IRQHandler+0x11ec>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4958      	ldr	r1, [pc, #352]	; (8007354 <HAL_DMA_IRQHandler+0x12fc>)
 80071f4:	428b      	cmp	r3, r1
 80071f6:	d022      	beq.n	800723e <HAL_DMA_IRQHandler+0x11e6>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4956      	ldr	r1, [pc, #344]	; (8007358 <HAL_DMA_IRQHandler+0x1300>)
 80071fe:	428b      	cmp	r3, r1
 8007200:	d01a      	beq.n	8007238 <HAL_DMA_IRQHandler+0x11e0>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4955      	ldr	r1, [pc, #340]	; (800735c <HAL_DMA_IRQHandler+0x1304>)
 8007208:	428b      	cmp	r3, r1
 800720a:	d012      	beq.n	8007232 <HAL_DMA_IRQHandler+0x11da>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4953      	ldr	r1, [pc, #332]	; (8007360 <HAL_DMA_IRQHandler+0x1308>)
 8007212:	428b      	cmp	r3, r1
 8007214:	d00a      	beq.n	800722c <HAL_DMA_IRQHandler+0x11d4>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4952      	ldr	r1, [pc, #328]	; (8007364 <HAL_DMA_IRQHandler+0x130c>)
 800721c:	428b      	cmp	r3, r1
 800721e:	d102      	bne.n	8007226 <HAL_DMA_IRQHandler+0x11ce>
 8007220:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007224:	e01e      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 8007226:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800722a:	e01b      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 800722c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007230:	e018      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 8007232:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007236:	e015      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 8007238:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800723c:	e012      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 800723e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007242:	e00f      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 8007244:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007248:	e00c      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 800724a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800724e:	e009      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 8007250:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007254:	e006      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 8007256:	4b44      	ldr	r3, [pc, #272]	; (8007368 <HAL_DMA_IRQHandler+0x1310>)
 8007258:	e004      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 800725a:	4b43      	ldr	r3, [pc, #268]	; (8007368 <HAL_DMA_IRQHandler+0x1310>)
 800725c:	e002      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 800725e:	4b42      	ldr	r3, [pc, #264]	; (8007368 <HAL_DMA_IRQHandler+0x1310>)
 8007260:	e000      	b.n	8007264 <HAL_DMA_IRQHandler+0x120c>
 8007262:	4b41      	ldr	r3, [pc, #260]	; (8007368 <HAL_DMA_IRQHandler+0x1310>)
 8007264:	4013      	ands	r3, r2
 8007266:	2b00      	cmp	r3, #0
 8007268:	bf14      	ite	ne
 800726a:	2301      	movne	r3, #1
 800726c:	2300      	moveq	r3, #0
 800726e:	b2db      	uxtb	r3, r3
 8007270:	e083      	b.n	800737a <HAL_DMA_IRQHandler+0x1322>
 8007272:	4b30      	ldr	r3, [pc, #192]	; (8007334 <HAL_DMA_IRQHandler+0x12dc>)
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	492f      	ldr	r1, [pc, #188]	; (8007338 <HAL_DMA_IRQHandler+0x12e0>)
 800727c:	428b      	cmp	r3, r1
 800727e:	d075      	beq.n	800736c <HAL_DMA_IRQHandler+0x1314>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	492d      	ldr	r1, [pc, #180]	; (800733c <HAL_DMA_IRQHandler+0x12e4>)
 8007286:	428b      	cmp	r3, r1
 8007288:	d050      	beq.n	800732c <HAL_DMA_IRQHandler+0x12d4>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	492c      	ldr	r1, [pc, #176]	; (8007340 <HAL_DMA_IRQHandler+0x12e8>)
 8007290:	428b      	cmp	r3, r1
 8007292:	d049      	beq.n	8007328 <HAL_DMA_IRQHandler+0x12d0>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	492a      	ldr	r1, [pc, #168]	; (8007344 <HAL_DMA_IRQHandler+0x12ec>)
 800729a:	428b      	cmp	r3, r1
 800729c:	d042      	beq.n	8007324 <HAL_DMA_IRQHandler+0x12cc>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4929      	ldr	r1, [pc, #164]	; (8007348 <HAL_DMA_IRQHandler+0x12f0>)
 80072a4:	428b      	cmp	r3, r1
 80072a6:	d03a      	beq.n	800731e <HAL_DMA_IRQHandler+0x12c6>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4927      	ldr	r1, [pc, #156]	; (800734c <HAL_DMA_IRQHandler+0x12f4>)
 80072ae:	428b      	cmp	r3, r1
 80072b0:	d032      	beq.n	8007318 <HAL_DMA_IRQHandler+0x12c0>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4926      	ldr	r1, [pc, #152]	; (8007350 <HAL_DMA_IRQHandler+0x12f8>)
 80072b8:	428b      	cmp	r3, r1
 80072ba:	d02a      	beq.n	8007312 <HAL_DMA_IRQHandler+0x12ba>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4924      	ldr	r1, [pc, #144]	; (8007354 <HAL_DMA_IRQHandler+0x12fc>)
 80072c2:	428b      	cmp	r3, r1
 80072c4:	d022      	beq.n	800730c <HAL_DMA_IRQHandler+0x12b4>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4923      	ldr	r1, [pc, #140]	; (8007358 <HAL_DMA_IRQHandler+0x1300>)
 80072cc:	428b      	cmp	r3, r1
 80072ce:	d01a      	beq.n	8007306 <HAL_DMA_IRQHandler+0x12ae>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4921      	ldr	r1, [pc, #132]	; (800735c <HAL_DMA_IRQHandler+0x1304>)
 80072d6:	428b      	cmp	r3, r1
 80072d8:	d012      	beq.n	8007300 <HAL_DMA_IRQHandler+0x12a8>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4920      	ldr	r1, [pc, #128]	; (8007360 <HAL_DMA_IRQHandler+0x1308>)
 80072e0:	428b      	cmp	r3, r1
 80072e2:	d00a      	beq.n	80072fa <HAL_DMA_IRQHandler+0x12a2>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	491e      	ldr	r1, [pc, #120]	; (8007364 <HAL_DMA_IRQHandler+0x130c>)
 80072ea:	428b      	cmp	r3, r1
 80072ec:	d102      	bne.n	80072f4 <HAL_DMA_IRQHandler+0x129c>
 80072ee:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80072f2:	e03c      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 80072f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80072f8:	e039      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 80072fa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80072fe:	e036      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 8007300:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007304:	e033      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 8007306:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800730a:	e030      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 800730c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007310:	e02d      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 8007312:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007316:	e02a      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 8007318:	f44f 7380 	mov.w	r3, #256	; 0x100
 800731c:	e027      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 800731e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007322:	e024      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 8007324:	4b10      	ldr	r3, [pc, #64]	; (8007368 <HAL_DMA_IRQHandler+0x1310>)
 8007326:	e022      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 8007328:	4b0f      	ldr	r3, [pc, #60]	; (8007368 <HAL_DMA_IRQHandler+0x1310>)
 800732a:	e020      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 800732c:	4b0e      	ldr	r3, [pc, #56]	; (8007368 <HAL_DMA_IRQHandler+0x1310>)
 800732e:	e01e      	b.n	800736e <HAL_DMA_IRQHandler+0x1316>
 8007330:	40026058 	.word	0x40026058
 8007334:	40026000 	.word	0x40026000
 8007338:	40026010 	.word	0x40026010
 800733c:	40026410 	.word	0x40026410
 8007340:	40026070 	.word	0x40026070
 8007344:	40026470 	.word	0x40026470
 8007348:	40026028 	.word	0x40026028
 800734c:	40026428 	.word	0x40026428
 8007350:	40026088 	.word	0x40026088
 8007354:	40026488 	.word	0x40026488
 8007358:	40026040 	.word	0x40026040
 800735c:	40026440 	.word	0x40026440
 8007360:	400260a0 	.word	0x400260a0
 8007364:	400264a0 	.word	0x400264a0
 8007368:	00800004 	.word	0x00800004
 800736c:	4b74      	ldr	r3, [pc, #464]	; (8007540 <HAL_DMA_IRQHandler+0x14e8>)
 800736e:	4013      	ands	r3, r2
 8007370:	2b00      	cmp	r3, #0
 8007372:	bf14      	ite	ne
 8007374:	2301      	movne	r3, #1
 8007376:	2300      	moveq	r3, #0
 8007378:	b2db      	uxtb	r3, r3
 800737a:	2b00      	cmp	r3, #0
 800737c:	f000 81fb 	beq.w	8007776 <HAL_DMA_IRQHandler+0x171e>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET) {
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f003 0302 	and.w	r3, r3, #2
 800738a:	2b00      	cmp	r3, #0
 800738c:	f000 81f3 	beq.w	8007776 <HAL_DMA_IRQHandler+0x171e>
			/* Disable the direct mode Error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_DME);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f022 0202 	bic.w	r2, r2, #2
 800739e:	601a      	str	r2, [r3, #0]

			/* Clear the direct mode error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	461a      	mov	r2, r3
 80073a6:	4b67      	ldr	r3, [pc, #412]	; (8007544 <HAL_DMA_IRQHandler+0x14ec>)
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d960      	bls.n	800746e <HAL_DMA_IRQHandler+0x1416>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a65      	ldr	r2, [pc, #404]	; (8007548 <HAL_DMA_IRQHandler+0x14f0>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d057      	beq.n	8007466 <HAL_DMA_IRQHandler+0x140e>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a64      	ldr	r2, [pc, #400]	; (800754c <HAL_DMA_IRQHandler+0x14f4>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d050      	beq.n	8007462 <HAL_DMA_IRQHandler+0x140a>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a62      	ldr	r2, [pc, #392]	; (8007550 <HAL_DMA_IRQHandler+0x14f8>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d049      	beq.n	800745e <HAL_DMA_IRQHandler+0x1406>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a61      	ldr	r2, [pc, #388]	; (8007554 <HAL_DMA_IRQHandler+0x14fc>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d042      	beq.n	800745a <HAL_DMA_IRQHandler+0x1402>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a5f      	ldr	r2, [pc, #380]	; (8007558 <HAL_DMA_IRQHandler+0x1500>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d03a      	beq.n	8007454 <HAL_DMA_IRQHandler+0x13fc>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a5e      	ldr	r2, [pc, #376]	; (800755c <HAL_DMA_IRQHandler+0x1504>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d032      	beq.n	800744e <HAL_DMA_IRQHandler+0x13f6>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a5c      	ldr	r2, [pc, #368]	; (8007560 <HAL_DMA_IRQHandler+0x1508>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d02a      	beq.n	8007448 <HAL_DMA_IRQHandler+0x13f0>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a5b      	ldr	r2, [pc, #364]	; (8007564 <HAL_DMA_IRQHandler+0x150c>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d022      	beq.n	8007442 <HAL_DMA_IRQHandler+0x13ea>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a59      	ldr	r2, [pc, #356]	; (8007568 <HAL_DMA_IRQHandler+0x1510>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d01a      	beq.n	800743c <HAL_DMA_IRQHandler+0x13e4>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a58      	ldr	r2, [pc, #352]	; (800756c <HAL_DMA_IRQHandler+0x1514>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d012      	beq.n	8007436 <HAL_DMA_IRQHandler+0x13de>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a56      	ldr	r2, [pc, #344]	; (8007570 <HAL_DMA_IRQHandler+0x1518>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d00a      	beq.n	8007430 <HAL_DMA_IRQHandler+0x13d8>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a55      	ldr	r2, [pc, #340]	; (8007574 <HAL_DMA_IRQHandler+0x151c>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d102      	bne.n	800742a <HAL_DMA_IRQHandler+0x13d2>
 8007424:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007428:	e01e      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 800742a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800742e:	e01b      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 8007430:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007434:	e018      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 8007436:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800743a:	e015      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 800743c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007440:	e012      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 8007442:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007446:	e00f      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 8007448:	f44f 7380 	mov.w	r3, #256	; 0x100
 800744c:	e00c      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 800744e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007452:	e009      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 8007454:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007458:	e006      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 800745a:	4b39      	ldr	r3, [pc, #228]	; (8007540 <HAL_DMA_IRQHandler+0x14e8>)
 800745c:	e004      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 800745e:	4b38      	ldr	r3, [pc, #224]	; (8007540 <HAL_DMA_IRQHandler+0x14e8>)
 8007460:	e002      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 8007462:	4b37      	ldr	r3, [pc, #220]	; (8007540 <HAL_DMA_IRQHandler+0x14e8>)
 8007464:	e000      	b.n	8007468 <HAL_DMA_IRQHandler+0x1410>
 8007466:	4b36      	ldr	r3, [pc, #216]	; (8007540 <HAL_DMA_IRQHandler+0x14e8>)
 8007468:	4a43      	ldr	r2, [pc, #268]	; (8007578 <HAL_DMA_IRQHandler+0x1520>)
 800746a:	60d3      	str	r3, [r2, #12]
 800746c:	e16d      	b.n	800774a <HAL_DMA_IRQHandler+0x16f2>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	461a      	mov	r2, r3
 8007474:	4b41      	ldr	r3, [pc, #260]	; (800757c <HAL_DMA_IRQHandler+0x1524>)
 8007476:	429a      	cmp	r2, r3
 8007478:	f240 8082 	bls.w	8007580 <HAL_DMA_IRQHandler+0x1528>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a31      	ldr	r2, [pc, #196]	; (8007548 <HAL_DMA_IRQHandler+0x14f0>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d057      	beq.n	8007536 <HAL_DMA_IRQHandler+0x14de>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4a30      	ldr	r2, [pc, #192]	; (800754c <HAL_DMA_IRQHandler+0x14f4>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d050      	beq.n	8007532 <HAL_DMA_IRQHandler+0x14da>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a2e      	ldr	r2, [pc, #184]	; (8007550 <HAL_DMA_IRQHandler+0x14f8>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d049      	beq.n	800752e <HAL_DMA_IRQHandler+0x14d6>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a2d      	ldr	r2, [pc, #180]	; (8007554 <HAL_DMA_IRQHandler+0x14fc>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d042      	beq.n	800752a <HAL_DMA_IRQHandler+0x14d2>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a2b      	ldr	r2, [pc, #172]	; (8007558 <HAL_DMA_IRQHandler+0x1500>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d03a      	beq.n	8007524 <HAL_DMA_IRQHandler+0x14cc>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a2a      	ldr	r2, [pc, #168]	; (800755c <HAL_DMA_IRQHandler+0x1504>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d032      	beq.n	800751e <HAL_DMA_IRQHandler+0x14c6>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a28      	ldr	r2, [pc, #160]	; (8007560 <HAL_DMA_IRQHandler+0x1508>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d02a      	beq.n	8007518 <HAL_DMA_IRQHandler+0x14c0>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a27      	ldr	r2, [pc, #156]	; (8007564 <HAL_DMA_IRQHandler+0x150c>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d022      	beq.n	8007512 <HAL_DMA_IRQHandler+0x14ba>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a25      	ldr	r2, [pc, #148]	; (8007568 <HAL_DMA_IRQHandler+0x1510>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d01a      	beq.n	800750c <HAL_DMA_IRQHandler+0x14b4>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a24      	ldr	r2, [pc, #144]	; (800756c <HAL_DMA_IRQHandler+0x1514>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d012      	beq.n	8007506 <HAL_DMA_IRQHandler+0x14ae>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a22      	ldr	r2, [pc, #136]	; (8007570 <HAL_DMA_IRQHandler+0x1518>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d00a      	beq.n	8007500 <HAL_DMA_IRQHandler+0x14a8>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a21      	ldr	r2, [pc, #132]	; (8007574 <HAL_DMA_IRQHandler+0x151c>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d102      	bne.n	80074fa <HAL_DMA_IRQHandler+0x14a2>
 80074f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80074f8:	e01e      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 80074fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80074fe:	e01b      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 8007500:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007504:	e018      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 8007506:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800750a:	e015      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 800750c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007510:	e012      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 8007512:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007516:	e00f      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 8007518:	f44f 7380 	mov.w	r3, #256	; 0x100
 800751c:	e00c      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 800751e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007522:	e009      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 8007524:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007528:	e006      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 800752a:	4b05      	ldr	r3, [pc, #20]	; (8007540 <HAL_DMA_IRQHandler+0x14e8>)
 800752c:	e004      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 800752e:	4b04      	ldr	r3, [pc, #16]	; (8007540 <HAL_DMA_IRQHandler+0x14e8>)
 8007530:	e002      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 8007532:	4b03      	ldr	r3, [pc, #12]	; (8007540 <HAL_DMA_IRQHandler+0x14e8>)
 8007534:	e000      	b.n	8007538 <HAL_DMA_IRQHandler+0x14e0>
 8007536:	4b02      	ldr	r3, [pc, #8]	; (8007540 <HAL_DMA_IRQHandler+0x14e8>)
 8007538:	4a0f      	ldr	r2, [pc, #60]	; (8007578 <HAL_DMA_IRQHandler+0x1520>)
 800753a:	6093      	str	r3, [r2, #8]
 800753c:	e105      	b.n	800774a <HAL_DMA_IRQHandler+0x16f2>
 800753e:	bf00      	nop
 8007540:	00800004 	.word	0x00800004
 8007544:	40026458 	.word	0x40026458
 8007548:	40026010 	.word	0x40026010
 800754c:	40026410 	.word	0x40026410
 8007550:	40026070 	.word	0x40026070
 8007554:	40026470 	.word	0x40026470
 8007558:	40026028 	.word	0x40026028
 800755c:	40026428 	.word	0x40026428
 8007560:	40026088 	.word	0x40026088
 8007564:	40026488 	.word	0x40026488
 8007568:	40026040 	.word	0x40026040
 800756c:	40026440 	.word	0x40026440
 8007570:	400260a0 	.word	0x400260a0
 8007574:	400264a0 	.word	0x400264a0
 8007578:	40026400 	.word	0x40026400
 800757c:	400260b8 	.word	0x400260b8
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	461a      	mov	r2, r3
 8007586:	4b60      	ldr	r3, [pc, #384]	; (8007708 <HAL_DMA_IRQHandler+0x16b0>)
 8007588:	429a      	cmp	r2, r3
 800758a:	d960      	bls.n	800764e <HAL_DMA_IRQHandler+0x15f6>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a5e      	ldr	r2, [pc, #376]	; (800770c <HAL_DMA_IRQHandler+0x16b4>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d057      	beq.n	8007646 <HAL_DMA_IRQHandler+0x15ee>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a5d      	ldr	r2, [pc, #372]	; (8007710 <HAL_DMA_IRQHandler+0x16b8>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d050      	beq.n	8007642 <HAL_DMA_IRQHandler+0x15ea>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a5b      	ldr	r2, [pc, #364]	; (8007714 <HAL_DMA_IRQHandler+0x16bc>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d049      	beq.n	800763e <HAL_DMA_IRQHandler+0x15e6>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a5a      	ldr	r2, [pc, #360]	; (8007718 <HAL_DMA_IRQHandler+0x16c0>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d042      	beq.n	800763a <HAL_DMA_IRQHandler+0x15e2>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a58      	ldr	r2, [pc, #352]	; (800771c <HAL_DMA_IRQHandler+0x16c4>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d03a      	beq.n	8007634 <HAL_DMA_IRQHandler+0x15dc>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a57      	ldr	r2, [pc, #348]	; (8007720 <HAL_DMA_IRQHandler+0x16c8>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d032      	beq.n	800762e <HAL_DMA_IRQHandler+0x15d6>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a55      	ldr	r2, [pc, #340]	; (8007724 <HAL_DMA_IRQHandler+0x16cc>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d02a      	beq.n	8007628 <HAL_DMA_IRQHandler+0x15d0>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a54      	ldr	r2, [pc, #336]	; (8007728 <HAL_DMA_IRQHandler+0x16d0>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d022      	beq.n	8007622 <HAL_DMA_IRQHandler+0x15ca>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a52      	ldr	r2, [pc, #328]	; (800772c <HAL_DMA_IRQHandler+0x16d4>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d01a      	beq.n	800761c <HAL_DMA_IRQHandler+0x15c4>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a51      	ldr	r2, [pc, #324]	; (8007730 <HAL_DMA_IRQHandler+0x16d8>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d012      	beq.n	8007616 <HAL_DMA_IRQHandler+0x15be>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a4f      	ldr	r2, [pc, #316]	; (8007734 <HAL_DMA_IRQHandler+0x16dc>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d00a      	beq.n	8007610 <HAL_DMA_IRQHandler+0x15b8>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a4e      	ldr	r2, [pc, #312]	; (8007738 <HAL_DMA_IRQHandler+0x16e0>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d102      	bne.n	800760a <HAL_DMA_IRQHandler+0x15b2>
 8007604:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007608:	e01e      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 800760a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800760e:	e01b      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 8007610:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007614:	e018      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 8007616:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800761a:	e015      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 800761c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007620:	e012      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 8007622:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007626:	e00f      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 8007628:	f44f 7380 	mov.w	r3, #256	; 0x100
 800762c:	e00c      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 800762e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007632:	e009      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 8007634:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007638:	e006      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 800763a:	4b40      	ldr	r3, [pc, #256]	; (800773c <HAL_DMA_IRQHandler+0x16e4>)
 800763c:	e004      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 800763e:	4b3f      	ldr	r3, [pc, #252]	; (800773c <HAL_DMA_IRQHandler+0x16e4>)
 8007640:	e002      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 8007642:	4b3e      	ldr	r3, [pc, #248]	; (800773c <HAL_DMA_IRQHandler+0x16e4>)
 8007644:	e000      	b.n	8007648 <HAL_DMA_IRQHandler+0x15f0>
 8007646:	4b3d      	ldr	r3, [pc, #244]	; (800773c <HAL_DMA_IRQHandler+0x16e4>)
 8007648:	4a3d      	ldr	r2, [pc, #244]	; (8007740 <HAL_DMA_IRQHandler+0x16e8>)
 800764a:	60d3      	str	r3, [r2, #12]
 800764c:	e07d      	b.n	800774a <HAL_DMA_IRQHandler+0x16f2>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a2e      	ldr	r2, [pc, #184]	; (800770c <HAL_DMA_IRQHandler+0x16b4>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d075      	beq.n	8007744 <HAL_DMA_IRQHandler+0x16ec>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a2c      	ldr	r2, [pc, #176]	; (8007710 <HAL_DMA_IRQHandler+0x16b8>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d050      	beq.n	8007704 <HAL_DMA_IRQHandler+0x16ac>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a2b      	ldr	r2, [pc, #172]	; (8007714 <HAL_DMA_IRQHandler+0x16bc>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d049      	beq.n	8007700 <HAL_DMA_IRQHandler+0x16a8>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a29      	ldr	r2, [pc, #164]	; (8007718 <HAL_DMA_IRQHandler+0x16c0>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d042      	beq.n	80076fc <HAL_DMA_IRQHandler+0x16a4>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a28      	ldr	r2, [pc, #160]	; (800771c <HAL_DMA_IRQHandler+0x16c4>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d03a      	beq.n	80076f6 <HAL_DMA_IRQHandler+0x169e>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a26      	ldr	r2, [pc, #152]	; (8007720 <HAL_DMA_IRQHandler+0x16c8>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d032      	beq.n	80076f0 <HAL_DMA_IRQHandler+0x1698>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a25      	ldr	r2, [pc, #148]	; (8007724 <HAL_DMA_IRQHandler+0x16cc>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d02a      	beq.n	80076ea <HAL_DMA_IRQHandler+0x1692>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a23      	ldr	r2, [pc, #140]	; (8007728 <HAL_DMA_IRQHandler+0x16d0>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d022      	beq.n	80076e4 <HAL_DMA_IRQHandler+0x168c>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a22      	ldr	r2, [pc, #136]	; (800772c <HAL_DMA_IRQHandler+0x16d4>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d01a      	beq.n	80076de <HAL_DMA_IRQHandler+0x1686>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a20      	ldr	r2, [pc, #128]	; (8007730 <HAL_DMA_IRQHandler+0x16d8>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d012      	beq.n	80076d8 <HAL_DMA_IRQHandler+0x1680>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a1f      	ldr	r2, [pc, #124]	; (8007734 <HAL_DMA_IRQHandler+0x16dc>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d00a      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x167a>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4a1d      	ldr	r2, [pc, #116]	; (8007738 <HAL_DMA_IRQHandler+0x16e0>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d102      	bne.n	80076cc <HAL_DMA_IRQHandler+0x1674>
 80076c6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076ca:	e03c      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 80076cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80076d0:	e039      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 80076d2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076d6:	e036      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 80076d8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076dc:	e033      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 80076de:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076e2:	e030      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 80076e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076e8:	e02d      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 80076ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076ee:	e02a      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 80076f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076f4:	e027      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 80076f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076fa:	e024      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 80076fc:	4b0f      	ldr	r3, [pc, #60]	; (800773c <HAL_DMA_IRQHandler+0x16e4>)
 80076fe:	e022      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 8007700:	4b0e      	ldr	r3, [pc, #56]	; (800773c <HAL_DMA_IRQHandler+0x16e4>)
 8007702:	e020      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 8007704:	4b0d      	ldr	r3, [pc, #52]	; (800773c <HAL_DMA_IRQHandler+0x16e4>)
 8007706:	e01e      	b.n	8007746 <HAL_DMA_IRQHandler+0x16ee>
 8007708:	40026058 	.word	0x40026058
 800770c:	40026010 	.word	0x40026010
 8007710:	40026410 	.word	0x40026410
 8007714:	40026070 	.word	0x40026070
 8007718:	40026470 	.word	0x40026470
 800771c:	40026028 	.word	0x40026028
 8007720:	40026428 	.word	0x40026428
 8007724:	40026088 	.word	0x40026088
 8007728:	40026488 	.word	0x40026488
 800772c:	40026040 	.word	0x40026040
 8007730:	40026440 	.word	0x40026440
 8007734:	400260a0 	.word	0x400260a0
 8007738:	400264a0 	.word	0x400264a0
 800773c:	00800004 	.word	0x00800004
 8007740:	40026000 	.word	0x40026000
 8007744:	4b79      	ldr	r3, [pc, #484]	; (800792c <HAL_DMA_IRQHandler+0x18d4>)
 8007746:	4a7a      	ldr	r2, [pc, #488]	; (8007930 <HAL_DMA_IRQHandler+0x18d8>)
 8007748:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800774e:	f043 0204 	orr.w	r2, r3, #4
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2204      	movs	r2, #4
 800775a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800776a:	2b00      	cmp	r3, #0
 800776c:	d003      	beq.n	8007776 <HAL_DMA_IRQHandler+0x171e>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	4798      	blx	r3
			}
		}
	}
	/* Half Transfer Complete Interrupt management ******************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET) {
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	461a      	mov	r2, r3
 800777c:	4b6d      	ldr	r3, [pc, #436]	; (8007934 <HAL_DMA_IRQHandler+0x18dc>)
 800777e:	429a      	cmp	r2, r3
 8007780:	d966      	bls.n	8007850 <HAL_DMA_IRQHandler+0x17f8>
 8007782:	4b6d      	ldr	r3, [pc, #436]	; (8007938 <HAL_DMA_IRQHandler+0x18e0>)
 8007784:	685a      	ldr	r2, [r3, #4]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	496c      	ldr	r1, [pc, #432]	; (800793c <HAL_DMA_IRQHandler+0x18e4>)
 800778c:	428b      	cmp	r3, r1
 800778e:	d057      	beq.n	8007840 <HAL_DMA_IRQHandler+0x17e8>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	496a      	ldr	r1, [pc, #424]	; (8007940 <HAL_DMA_IRQHandler+0x18e8>)
 8007796:	428b      	cmp	r3, r1
 8007798:	d050      	beq.n	800783c <HAL_DMA_IRQHandler+0x17e4>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4969      	ldr	r1, [pc, #420]	; (8007944 <HAL_DMA_IRQHandler+0x18ec>)
 80077a0:	428b      	cmp	r3, r1
 80077a2:	d049      	beq.n	8007838 <HAL_DMA_IRQHandler+0x17e0>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4967      	ldr	r1, [pc, #412]	; (8007948 <HAL_DMA_IRQHandler+0x18f0>)
 80077aa:	428b      	cmp	r3, r1
 80077ac:	d042      	beq.n	8007834 <HAL_DMA_IRQHandler+0x17dc>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4966      	ldr	r1, [pc, #408]	; (800794c <HAL_DMA_IRQHandler+0x18f4>)
 80077b4:	428b      	cmp	r3, r1
 80077b6:	d03a      	beq.n	800782e <HAL_DMA_IRQHandler+0x17d6>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4964      	ldr	r1, [pc, #400]	; (8007950 <HAL_DMA_IRQHandler+0x18f8>)
 80077be:	428b      	cmp	r3, r1
 80077c0:	d032      	beq.n	8007828 <HAL_DMA_IRQHandler+0x17d0>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4963      	ldr	r1, [pc, #396]	; (8007954 <HAL_DMA_IRQHandler+0x18fc>)
 80077c8:	428b      	cmp	r3, r1
 80077ca:	d02a      	beq.n	8007822 <HAL_DMA_IRQHandler+0x17ca>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4961      	ldr	r1, [pc, #388]	; (8007958 <HAL_DMA_IRQHandler+0x1900>)
 80077d2:	428b      	cmp	r3, r1
 80077d4:	d022      	beq.n	800781c <HAL_DMA_IRQHandler+0x17c4>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4960      	ldr	r1, [pc, #384]	; (800795c <HAL_DMA_IRQHandler+0x1904>)
 80077dc:	428b      	cmp	r3, r1
 80077de:	d01a      	beq.n	8007816 <HAL_DMA_IRQHandler+0x17be>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	495e      	ldr	r1, [pc, #376]	; (8007960 <HAL_DMA_IRQHandler+0x1908>)
 80077e6:	428b      	cmp	r3, r1
 80077e8:	d012      	beq.n	8007810 <HAL_DMA_IRQHandler+0x17b8>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	495d      	ldr	r1, [pc, #372]	; (8007964 <HAL_DMA_IRQHandler+0x190c>)
 80077f0:	428b      	cmp	r3, r1
 80077f2:	d00a      	beq.n	800780a <HAL_DMA_IRQHandler+0x17b2>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	495b      	ldr	r1, [pc, #364]	; (8007968 <HAL_DMA_IRQHandler+0x1910>)
 80077fa:	428b      	cmp	r3, r1
 80077fc:	d102      	bne.n	8007804 <HAL_DMA_IRQHandler+0x17ac>
 80077fe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007802:	e01e      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 8007804:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007808:	e01b      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 800780a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800780e:	e018      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 8007810:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007814:	e015      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 8007816:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800781a:	e012      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 800781c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007820:	e00f      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 8007822:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007826:	e00c      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 8007828:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800782c:	e009      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 800782e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007832:	e006      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 8007834:	2310      	movs	r3, #16
 8007836:	e004      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 8007838:	2310      	movs	r3, #16
 800783a:	e002      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 800783c:	2310      	movs	r3, #16
 800783e:	e000      	b.n	8007842 <HAL_DMA_IRQHandler+0x17ea>
 8007840:	2310      	movs	r3, #16
 8007842:	4013      	ands	r3, r2
 8007844:	2b00      	cmp	r3, #0
 8007846:	bf14      	ite	ne
 8007848:	2301      	movne	r3, #1
 800784a:	2300      	moveq	r3, #0
 800784c:	b2db      	uxtb	r3, r3
 800784e:	e17e      	b.n	8007b4e <HAL_DMA_IRQHandler+0x1af6>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	461a      	mov	r2, r3
 8007856:	4b45      	ldr	r3, [pc, #276]	; (800796c <HAL_DMA_IRQHandler+0x1914>)
 8007858:	429a      	cmp	r2, r3
 800785a:	f240 8089 	bls.w	8007970 <HAL_DMA_IRQHandler+0x1918>
 800785e:	4b36      	ldr	r3, [pc, #216]	; (8007938 <HAL_DMA_IRQHandler+0x18e0>)
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4935      	ldr	r1, [pc, #212]	; (800793c <HAL_DMA_IRQHandler+0x18e4>)
 8007868:	428b      	cmp	r3, r1
 800786a:	d057      	beq.n	800791c <HAL_DMA_IRQHandler+0x18c4>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4933      	ldr	r1, [pc, #204]	; (8007940 <HAL_DMA_IRQHandler+0x18e8>)
 8007872:	428b      	cmp	r3, r1
 8007874:	d050      	beq.n	8007918 <HAL_DMA_IRQHandler+0x18c0>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4932      	ldr	r1, [pc, #200]	; (8007944 <HAL_DMA_IRQHandler+0x18ec>)
 800787c:	428b      	cmp	r3, r1
 800787e:	d049      	beq.n	8007914 <HAL_DMA_IRQHandler+0x18bc>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4930      	ldr	r1, [pc, #192]	; (8007948 <HAL_DMA_IRQHandler+0x18f0>)
 8007886:	428b      	cmp	r3, r1
 8007888:	d042      	beq.n	8007910 <HAL_DMA_IRQHandler+0x18b8>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	492f      	ldr	r1, [pc, #188]	; (800794c <HAL_DMA_IRQHandler+0x18f4>)
 8007890:	428b      	cmp	r3, r1
 8007892:	d03a      	beq.n	800790a <HAL_DMA_IRQHandler+0x18b2>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	492d      	ldr	r1, [pc, #180]	; (8007950 <HAL_DMA_IRQHandler+0x18f8>)
 800789a:	428b      	cmp	r3, r1
 800789c:	d032      	beq.n	8007904 <HAL_DMA_IRQHandler+0x18ac>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	492c      	ldr	r1, [pc, #176]	; (8007954 <HAL_DMA_IRQHandler+0x18fc>)
 80078a4:	428b      	cmp	r3, r1
 80078a6:	d02a      	beq.n	80078fe <HAL_DMA_IRQHandler+0x18a6>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	492a      	ldr	r1, [pc, #168]	; (8007958 <HAL_DMA_IRQHandler+0x1900>)
 80078ae:	428b      	cmp	r3, r1
 80078b0:	d022      	beq.n	80078f8 <HAL_DMA_IRQHandler+0x18a0>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4929      	ldr	r1, [pc, #164]	; (800795c <HAL_DMA_IRQHandler+0x1904>)
 80078b8:	428b      	cmp	r3, r1
 80078ba:	d01a      	beq.n	80078f2 <HAL_DMA_IRQHandler+0x189a>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4927      	ldr	r1, [pc, #156]	; (8007960 <HAL_DMA_IRQHandler+0x1908>)
 80078c2:	428b      	cmp	r3, r1
 80078c4:	d012      	beq.n	80078ec <HAL_DMA_IRQHandler+0x1894>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4926      	ldr	r1, [pc, #152]	; (8007964 <HAL_DMA_IRQHandler+0x190c>)
 80078cc:	428b      	cmp	r3, r1
 80078ce:	d00a      	beq.n	80078e6 <HAL_DMA_IRQHandler+0x188e>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4924      	ldr	r1, [pc, #144]	; (8007968 <HAL_DMA_IRQHandler+0x1910>)
 80078d6:	428b      	cmp	r3, r1
 80078d8:	d102      	bne.n	80078e0 <HAL_DMA_IRQHandler+0x1888>
 80078da:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80078de:	e01e      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 80078e0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80078e4:	e01b      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 80078e6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80078ea:	e018      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 80078ec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80078f0:	e015      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 80078f2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80078f6:	e012      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 80078f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078fc:	e00f      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 80078fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007902:	e00c      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 8007904:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007908:	e009      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 800790a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800790e:	e006      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 8007910:	2310      	movs	r3, #16
 8007912:	e004      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 8007914:	2310      	movs	r3, #16
 8007916:	e002      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 8007918:	2310      	movs	r3, #16
 800791a:	e000      	b.n	800791e <HAL_DMA_IRQHandler+0x18c6>
 800791c:	2310      	movs	r3, #16
 800791e:	4013      	ands	r3, r2
 8007920:	2b00      	cmp	r3, #0
 8007922:	bf14      	ite	ne
 8007924:	2301      	movne	r3, #1
 8007926:	2300      	moveq	r3, #0
 8007928:	b2db      	uxtb	r3, r3
 800792a:	e110      	b.n	8007b4e <HAL_DMA_IRQHandler+0x1af6>
 800792c:	00800004 	.word	0x00800004
 8007930:	40026000 	.word	0x40026000
 8007934:	40026458 	.word	0x40026458
 8007938:	40026400 	.word	0x40026400
 800793c:	40026010 	.word	0x40026010
 8007940:	40026410 	.word	0x40026410
 8007944:	40026070 	.word	0x40026070
 8007948:	40026470 	.word	0x40026470
 800794c:	40026028 	.word	0x40026028
 8007950:	40026428 	.word	0x40026428
 8007954:	40026088 	.word	0x40026088
 8007958:	40026488 	.word	0x40026488
 800795c:	40026040 	.word	0x40026040
 8007960:	40026440 	.word	0x40026440
 8007964:	400260a0 	.word	0x400260a0
 8007968:	400264a0 	.word	0x400264a0
 800796c:	400260b8 	.word	0x400260b8
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	461a      	mov	r2, r3
 8007976:	4b64      	ldr	r3, [pc, #400]	; (8007b08 <HAL_DMA_IRQHandler+0x1ab0>)
 8007978:	429a      	cmp	r2, r3
 800797a:	d966      	bls.n	8007a4a <HAL_DMA_IRQHandler+0x19f2>
 800797c:	4b63      	ldr	r3, [pc, #396]	; (8007b0c <HAL_DMA_IRQHandler+0x1ab4>)
 800797e:	685a      	ldr	r2, [r3, #4]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4962      	ldr	r1, [pc, #392]	; (8007b10 <HAL_DMA_IRQHandler+0x1ab8>)
 8007986:	428b      	cmp	r3, r1
 8007988:	d057      	beq.n	8007a3a <HAL_DMA_IRQHandler+0x19e2>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4961      	ldr	r1, [pc, #388]	; (8007b14 <HAL_DMA_IRQHandler+0x1abc>)
 8007990:	428b      	cmp	r3, r1
 8007992:	d050      	beq.n	8007a36 <HAL_DMA_IRQHandler+0x19de>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	495f      	ldr	r1, [pc, #380]	; (8007b18 <HAL_DMA_IRQHandler+0x1ac0>)
 800799a:	428b      	cmp	r3, r1
 800799c:	d049      	beq.n	8007a32 <HAL_DMA_IRQHandler+0x19da>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	495e      	ldr	r1, [pc, #376]	; (8007b1c <HAL_DMA_IRQHandler+0x1ac4>)
 80079a4:	428b      	cmp	r3, r1
 80079a6:	d042      	beq.n	8007a2e <HAL_DMA_IRQHandler+0x19d6>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	495c      	ldr	r1, [pc, #368]	; (8007b20 <HAL_DMA_IRQHandler+0x1ac8>)
 80079ae:	428b      	cmp	r3, r1
 80079b0:	d03a      	beq.n	8007a28 <HAL_DMA_IRQHandler+0x19d0>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	495b      	ldr	r1, [pc, #364]	; (8007b24 <HAL_DMA_IRQHandler+0x1acc>)
 80079b8:	428b      	cmp	r3, r1
 80079ba:	d032      	beq.n	8007a22 <HAL_DMA_IRQHandler+0x19ca>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4959      	ldr	r1, [pc, #356]	; (8007b28 <HAL_DMA_IRQHandler+0x1ad0>)
 80079c2:	428b      	cmp	r3, r1
 80079c4:	d02a      	beq.n	8007a1c <HAL_DMA_IRQHandler+0x19c4>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4958      	ldr	r1, [pc, #352]	; (8007b2c <HAL_DMA_IRQHandler+0x1ad4>)
 80079cc:	428b      	cmp	r3, r1
 80079ce:	d022      	beq.n	8007a16 <HAL_DMA_IRQHandler+0x19be>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4956      	ldr	r1, [pc, #344]	; (8007b30 <HAL_DMA_IRQHandler+0x1ad8>)
 80079d6:	428b      	cmp	r3, r1
 80079d8:	d01a      	beq.n	8007a10 <HAL_DMA_IRQHandler+0x19b8>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4955      	ldr	r1, [pc, #340]	; (8007b34 <HAL_DMA_IRQHandler+0x1adc>)
 80079e0:	428b      	cmp	r3, r1
 80079e2:	d012      	beq.n	8007a0a <HAL_DMA_IRQHandler+0x19b2>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4953      	ldr	r1, [pc, #332]	; (8007b38 <HAL_DMA_IRQHandler+0x1ae0>)
 80079ea:	428b      	cmp	r3, r1
 80079ec:	d00a      	beq.n	8007a04 <HAL_DMA_IRQHandler+0x19ac>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4952      	ldr	r1, [pc, #328]	; (8007b3c <HAL_DMA_IRQHandler+0x1ae4>)
 80079f4:	428b      	cmp	r3, r1
 80079f6:	d102      	bne.n	80079fe <HAL_DMA_IRQHandler+0x19a6>
 80079f8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80079fc:	e01e      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 80079fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007a02:	e01b      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 8007a04:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a08:	e018      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 8007a0a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a0e:	e015      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 8007a10:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a14:	e012      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 8007a16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a1a:	e00f      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 8007a1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a20:	e00c      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 8007a22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a26:	e009      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 8007a28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a2c:	e006      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 8007a2e:	2310      	movs	r3, #16
 8007a30:	e004      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 8007a32:	2310      	movs	r3, #16
 8007a34:	e002      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 8007a36:	2310      	movs	r3, #16
 8007a38:	e000      	b.n	8007a3c <HAL_DMA_IRQHandler+0x19e4>
 8007a3a:	2310      	movs	r3, #16
 8007a3c:	4013      	ands	r3, r2
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	bf14      	ite	ne
 8007a42:	2301      	movne	r3, #1
 8007a44:	2300      	moveq	r3, #0
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	e081      	b.n	8007b4e <HAL_DMA_IRQHandler+0x1af6>
 8007a4a:	4b30      	ldr	r3, [pc, #192]	; (8007b0c <HAL_DMA_IRQHandler+0x1ab4>)
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	492f      	ldr	r1, [pc, #188]	; (8007b10 <HAL_DMA_IRQHandler+0x1ab8>)
 8007a54:	428b      	cmp	r3, r1
 8007a56:	d073      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x1ae8>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	492d      	ldr	r1, [pc, #180]	; (8007b14 <HAL_DMA_IRQHandler+0x1abc>)
 8007a5e:	428b      	cmp	r3, r1
 8007a60:	d050      	beq.n	8007b04 <HAL_DMA_IRQHandler+0x1aac>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	492c      	ldr	r1, [pc, #176]	; (8007b18 <HAL_DMA_IRQHandler+0x1ac0>)
 8007a68:	428b      	cmp	r3, r1
 8007a6a:	d049      	beq.n	8007b00 <HAL_DMA_IRQHandler+0x1aa8>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	492a      	ldr	r1, [pc, #168]	; (8007b1c <HAL_DMA_IRQHandler+0x1ac4>)
 8007a72:	428b      	cmp	r3, r1
 8007a74:	d042      	beq.n	8007afc <HAL_DMA_IRQHandler+0x1aa4>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4929      	ldr	r1, [pc, #164]	; (8007b20 <HAL_DMA_IRQHandler+0x1ac8>)
 8007a7c:	428b      	cmp	r3, r1
 8007a7e:	d03a      	beq.n	8007af6 <HAL_DMA_IRQHandler+0x1a9e>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4927      	ldr	r1, [pc, #156]	; (8007b24 <HAL_DMA_IRQHandler+0x1acc>)
 8007a86:	428b      	cmp	r3, r1
 8007a88:	d032      	beq.n	8007af0 <HAL_DMA_IRQHandler+0x1a98>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4926      	ldr	r1, [pc, #152]	; (8007b28 <HAL_DMA_IRQHandler+0x1ad0>)
 8007a90:	428b      	cmp	r3, r1
 8007a92:	d02a      	beq.n	8007aea <HAL_DMA_IRQHandler+0x1a92>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	4924      	ldr	r1, [pc, #144]	; (8007b2c <HAL_DMA_IRQHandler+0x1ad4>)
 8007a9a:	428b      	cmp	r3, r1
 8007a9c:	d022      	beq.n	8007ae4 <HAL_DMA_IRQHandler+0x1a8c>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4923      	ldr	r1, [pc, #140]	; (8007b30 <HAL_DMA_IRQHandler+0x1ad8>)
 8007aa4:	428b      	cmp	r3, r1
 8007aa6:	d01a      	beq.n	8007ade <HAL_DMA_IRQHandler+0x1a86>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4921      	ldr	r1, [pc, #132]	; (8007b34 <HAL_DMA_IRQHandler+0x1adc>)
 8007aae:	428b      	cmp	r3, r1
 8007ab0:	d012      	beq.n	8007ad8 <HAL_DMA_IRQHandler+0x1a80>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4920      	ldr	r1, [pc, #128]	; (8007b38 <HAL_DMA_IRQHandler+0x1ae0>)
 8007ab8:	428b      	cmp	r3, r1
 8007aba:	d00a      	beq.n	8007ad2 <HAL_DMA_IRQHandler+0x1a7a>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	491e      	ldr	r1, [pc, #120]	; (8007b3c <HAL_DMA_IRQHandler+0x1ae4>)
 8007ac2:	428b      	cmp	r3, r1
 8007ac4:	d102      	bne.n	8007acc <HAL_DMA_IRQHandler+0x1a74>
 8007ac6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007aca:	e03a      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007acc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007ad0:	e037      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007ad2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ad6:	e034      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007ad8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007adc:	e031      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007ade:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ae2:	e02e      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007ae4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ae8:	e02b      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007aea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007aee:	e028      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007af0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007af4:	e025      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007af6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007afa:	e022      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007afc:	2310      	movs	r3, #16
 8007afe:	e020      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007b00:	2310      	movs	r3, #16
 8007b02:	e01e      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007b04:	2310      	movs	r3, #16
 8007b06:	e01c      	b.n	8007b42 <HAL_DMA_IRQHandler+0x1aea>
 8007b08:	40026058 	.word	0x40026058
 8007b0c:	40026000 	.word	0x40026000
 8007b10:	40026010 	.word	0x40026010
 8007b14:	40026410 	.word	0x40026410
 8007b18:	40026070 	.word	0x40026070
 8007b1c:	40026470 	.word	0x40026470
 8007b20:	40026028 	.word	0x40026028
 8007b24:	40026428 	.word	0x40026428
 8007b28:	40026088 	.word	0x40026088
 8007b2c:	40026488 	.word	0x40026488
 8007b30:	40026040 	.word	0x40026040
 8007b34:	40026440 	.word	0x40026440
 8007b38:	400260a0 	.word	0x400260a0
 8007b3c:	400264a0 	.word	0x400264a0
 8007b40:	2310      	movs	r3, #16
 8007b42:	4013      	ands	r3, r2
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	bf14      	ite	ne
 8007b48:	2301      	movne	r3, #1
 8007b4a:	2300      	moveq	r3, #0
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f000 83ce 	beq.w	80082f0 <HAL_DMA_IRQHandler+0x2298>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET) {
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f003 0308 	and.w	r3, r3, #8
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	f000 83c6 	beq.w	80082f0 <HAL_DMA_IRQHandler+0x2298>
			/* Multi_Buffering mode enabled */
			if (((hdma->Instance->CR) & (uint32_t) (DMA_SxCR_DBM)) != 0) {
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	f000 81d0 	beq.w	8007f14 <HAL_DMA_IRQHandler+0x1ebc>
				/* Clear the half transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	461a      	mov	r2, r3
 8007b7a:	4b8d      	ldr	r3, [pc, #564]	; (8007db0 <HAL_DMA_IRQHandler+0x1d58>)
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d960      	bls.n	8007c42 <HAL_DMA_IRQHandler+0x1bea>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a8b      	ldr	r2, [pc, #556]	; (8007db4 <HAL_DMA_IRQHandler+0x1d5c>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d057      	beq.n	8007c3a <HAL_DMA_IRQHandler+0x1be2>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a8a      	ldr	r2, [pc, #552]	; (8007db8 <HAL_DMA_IRQHandler+0x1d60>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d050      	beq.n	8007c36 <HAL_DMA_IRQHandler+0x1bde>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a88      	ldr	r2, [pc, #544]	; (8007dbc <HAL_DMA_IRQHandler+0x1d64>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d049      	beq.n	8007c32 <HAL_DMA_IRQHandler+0x1bda>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a87      	ldr	r2, [pc, #540]	; (8007dc0 <HAL_DMA_IRQHandler+0x1d68>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d042      	beq.n	8007c2e <HAL_DMA_IRQHandler+0x1bd6>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a85      	ldr	r2, [pc, #532]	; (8007dc4 <HAL_DMA_IRQHandler+0x1d6c>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d03a      	beq.n	8007c28 <HAL_DMA_IRQHandler+0x1bd0>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a84      	ldr	r2, [pc, #528]	; (8007dc8 <HAL_DMA_IRQHandler+0x1d70>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d032      	beq.n	8007c22 <HAL_DMA_IRQHandler+0x1bca>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a82      	ldr	r2, [pc, #520]	; (8007dcc <HAL_DMA_IRQHandler+0x1d74>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d02a      	beq.n	8007c1c <HAL_DMA_IRQHandler+0x1bc4>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a81      	ldr	r2, [pc, #516]	; (8007dd0 <HAL_DMA_IRQHandler+0x1d78>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d022      	beq.n	8007c16 <HAL_DMA_IRQHandler+0x1bbe>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a7f      	ldr	r2, [pc, #508]	; (8007dd4 <HAL_DMA_IRQHandler+0x1d7c>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d01a      	beq.n	8007c10 <HAL_DMA_IRQHandler+0x1bb8>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a7e      	ldr	r2, [pc, #504]	; (8007dd8 <HAL_DMA_IRQHandler+0x1d80>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d012      	beq.n	8007c0a <HAL_DMA_IRQHandler+0x1bb2>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a7c      	ldr	r2, [pc, #496]	; (8007ddc <HAL_DMA_IRQHandler+0x1d84>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d00a      	beq.n	8007c04 <HAL_DMA_IRQHandler+0x1bac>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a7b      	ldr	r2, [pc, #492]	; (8007de0 <HAL_DMA_IRQHandler+0x1d88>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d102      	bne.n	8007bfe <HAL_DMA_IRQHandler+0x1ba6>
 8007bf8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007bfc:	e01e      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007bfe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007c02:	e01b      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007c04:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c08:	e018      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007c0a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c0e:	e015      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007c10:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c14:	e012      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007c16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c1a:	e00f      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007c1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c20:	e00c      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007c22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c26:	e009      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007c28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c2c:	e006      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007c2e:	2310      	movs	r3, #16
 8007c30:	e004      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007c32:	2310      	movs	r3, #16
 8007c34:	e002      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007c36:	2310      	movs	r3, #16
 8007c38:	e000      	b.n	8007c3c <HAL_DMA_IRQHandler+0x1be4>
 8007c3a:	2310      	movs	r3, #16
 8007c3c:	4a69      	ldr	r2, [pc, #420]	; (8007de4 <HAL_DMA_IRQHandler+0x1d8c>)
 8007c3e:	60d3      	str	r3, [r2, #12]
 8007c40:	e14f      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e8a>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	461a      	mov	r2, r3
 8007c48:	4b67      	ldr	r3, [pc, #412]	; (8007de8 <HAL_DMA_IRQHandler+0x1d90>)
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d960      	bls.n	8007d10 <HAL_DMA_IRQHandler+0x1cb8>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a58      	ldr	r2, [pc, #352]	; (8007db4 <HAL_DMA_IRQHandler+0x1d5c>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d057      	beq.n	8007d08 <HAL_DMA_IRQHandler+0x1cb0>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a56      	ldr	r2, [pc, #344]	; (8007db8 <HAL_DMA_IRQHandler+0x1d60>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d050      	beq.n	8007d04 <HAL_DMA_IRQHandler+0x1cac>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a55      	ldr	r2, [pc, #340]	; (8007dbc <HAL_DMA_IRQHandler+0x1d64>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d049      	beq.n	8007d00 <HAL_DMA_IRQHandler+0x1ca8>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a53      	ldr	r2, [pc, #332]	; (8007dc0 <HAL_DMA_IRQHandler+0x1d68>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d042      	beq.n	8007cfc <HAL_DMA_IRQHandler+0x1ca4>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a52      	ldr	r2, [pc, #328]	; (8007dc4 <HAL_DMA_IRQHandler+0x1d6c>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d03a      	beq.n	8007cf6 <HAL_DMA_IRQHandler+0x1c9e>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a50      	ldr	r2, [pc, #320]	; (8007dc8 <HAL_DMA_IRQHandler+0x1d70>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d032      	beq.n	8007cf0 <HAL_DMA_IRQHandler+0x1c98>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a4f      	ldr	r2, [pc, #316]	; (8007dcc <HAL_DMA_IRQHandler+0x1d74>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d02a      	beq.n	8007cea <HAL_DMA_IRQHandler+0x1c92>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4a4d      	ldr	r2, [pc, #308]	; (8007dd0 <HAL_DMA_IRQHandler+0x1d78>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d022      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x1c8c>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4a4c      	ldr	r2, [pc, #304]	; (8007dd4 <HAL_DMA_IRQHandler+0x1d7c>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d01a      	beq.n	8007cde <HAL_DMA_IRQHandler+0x1c86>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a4a      	ldr	r2, [pc, #296]	; (8007dd8 <HAL_DMA_IRQHandler+0x1d80>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d012      	beq.n	8007cd8 <HAL_DMA_IRQHandler+0x1c80>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a49      	ldr	r2, [pc, #292]	; (8007ddc <HAL_DMA_IRQHandler+0x1d84>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d00a      	beq.n	8007cd2 <HAL_DMA_IRQHandler+0x1c7a>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a47      	ldr	r2, [pc, #284]	; (8007de0 <HAL_DMA_IRQHandler+0x1d88>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d102      	bne.n	8007ccc <HAL_DMA_IRQHandler+0x1c74>
 8007cc6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007cca:	e01e      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007ccc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007cd0:	e01b      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007cd2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007cd6:	e018      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007cd8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007cdc:	e015      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007cde:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ce2:	e012      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ce8:	e00f      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007cea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cee:	e00c      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007cf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cf4:	e009      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007cf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cfa:	e006      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007cfc:	2310      	movs	r3, #16
 8007cfe:	e004      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007d00:	2310      	movs	r3, #16
 8007d02:	e002      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007d04:	2310      	movs	r3, #16
 8007d06:	e000      	b.n	8007d0a <HAL_DMA_IRQHandler+0x1cb2>
 8007d08:	2310      	movs	r3, #16
 8007d0a:	4a36      	ldr	r2, [pc, #216]	; (8007de4 <HAL_DMA_IRQHandler+0x1d8c>)
 8007d0c:	6093      	str	r3, [r2, #8]
 8007d0e:	e0e8      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e8a>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	461a      	mov	r2, r3
 8007d16:	4b35      	ldr	r3, [pc, #212]	; (8007dec <HAL_DMA_IRQHandler+0x1d94>)
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	f240 8082 	bls.w	8007e22 <HAL_DMA_IRQHandler+0x1dca>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a24      	ldr	r2, [pc, #144]	; (8007db4 <HAL_DMA_IRQHandler+0x1d5c>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d078      	beq.n	8007e1a <HAL_DMA_IRQHandler+0x1dc2>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a22      	ldr	r2, [pc, #136]	; (8007db8 <HAL_DMA_IRQHandler+0x1d60>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d071      	beq.n	8007e16 <HAL_DMA_IRQHandler+0x1dbe>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a21      	ldr	r2, [pc, #132]	; (8007dbc <HAL_DMA_IRQHandler+0x1d64>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d06a      	beq.n	8007e12 <HAL_DMA_IRQHandler+0x1dba>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a1f      	ldr	r2, [pc, #124]	; (8007dc0 <HAL_DMA_IRQHandler+0x1d68>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d063      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x1db6>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a1e      	ldr	r2, [pc, #120]	; (8007dc4 <HAL_DMA_IRQHandler+0x1d6c>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d05b      	beq.n	8007e08 <HAL_DMA_IRQHandler+0x1db0>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a1c      	ldr	r2, [pc, #112]	; (8007dc8 <HAL_DMA_IRQHandler+0x1d70>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d053      	beq.n	8007e02 <HAL_DMA_IRQHandler+0x1daa>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a1b      	ldr	r2, [pc, #108]	; (8007dcc <HAL_DMA_IRQHandler+0x1d74>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d04b      	beq.n	8007dfc <HAL_DMA_IRQHandler+0x1da4>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a19      	ldr	r2, [pc, #100]	; (8007dd0 <HAL_DMA_IRQHandler+0x1d78>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d043      	beq.n	8007df6 <HAL_DMA_IRQHandler+0x1d9e>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a18      	ldr	r2, [pc, #96]	; (8007dd4 <HAL_DMA_IRQHandler+0x1d7c>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d03b      	beq.n	8007df0 <HAL_DMA_IRQHandler+0x1d98>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a16      	ldr	r2, [pc, #88]	; (8007dd8 <HAL_DMA_IRQHandler+0x1d80>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d012      	beq.n	8007da8 <HAL_DMA_IRQHandler+0x1d50>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a15      	ldr	r2, [pc, #84]	; (8007ddc <HAL_DMA_IRQHandler+0x1d84>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d00a      	beq.n	8007da2 <HAL_DMA_IRQHandler+0x1d4a>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a13      	ldr	r2, [pc, #76]	; (8007de0 <HAL_DMA_IRQHandler+0x1d88>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d102      	bne.n	8007d9c <HAL_DMA_IRQHandler+0x1d44>
 8007d96:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d9a:	e03f      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007d9c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007da0:	e03c      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007da2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007da6:	e039      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007da8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007dac:	e036      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007dae:	bf00      	nop
 8007db0:	40026458 	.word	0x40026458
 8007db4:	40026010 	.word	0x40026010
 8007db8:	40026410 	.word	0x40026410
 8007dbc:	40026070 	.word	0x40026070
 8007dc0:	40026470 	.word	0x40026470
 8007dc4:	40026028 	.word	0x40026028
 8007dc8:	40026428 	.word	0x40026428
 8007dcc:	40026088 	.word	0x40026088
 8007dd0:	40026488 	.word	0x40026488
 8007dd4:	40026040 	.word	0x40026040
 8007dd8:	40026440 	.word	0x40026440
 8007ddc:	400260a0 	.word	0x400260a0
 8007de0:	400264a0 	.word	0x400264a0
 8007de4:	40026400 	.word	0x40026400
 8007de8:	400260b8 	.word	0x400260b8
 8007dec:	40026058 	.word	0x40026058
 8007df0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007df4:	e012      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007df6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007dfa:	e00f      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007dfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e00:	e00c      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007e02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e06:	e009      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007e08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e0c:	e006      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007e0e:	2310      	movs	r3, #16
 8007e10:	e004      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007e12:	2310      	movs	r3, #16
 8007e14:	e002      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007e16:	2310      	movs	r3, #16
 8007e18:	e000      	b.n	8007e1c <HAL_DMA_IRQHandler+0x1dc4>
 8007e1a:	2310      	movs	r3, #16
 8007e1c:	4a78      	ldr	r2, [pc, #480]	; (8008000 <HAL_DMA_IRQHandler+0x1fa8>)
 8007e1e:	60d3      	str	r3, [r2, #12]
 8007e20:	e05f      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e8a>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a77      	ldr	r2, [pc, #476]	; (8008004 <HAL_DMA_IRQHandler+0x1fac>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d057      	beq.n	8007edc <HAL_DMA_IRQHandler+0x1e84>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a75      	ldr	r2, [pc, #468]	; (8008008 <HAL_DMA_IRQHandler+0x1fb0>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d050      	beq.n	8007ed8 <HAL_DMA_IRQHandler+0x1e80>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a74      	ldr	r2, [pc, #464]	; (800800c <HAL_DMA_IRQHandler+0x1fb4>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d049      	beq.n	8007ed4 <HAL_DMA_IRQHandler+0x1e7c>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a72      	ldr	r2, [pc, #456]	; (8008010 <HAL_DMA_IRQHandler+0x1fb8>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d042      	beq.n	8007ed0 <HAL_DMA_IRQHandler+0x1e78>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a71      	ldr	r2, [pc, #452]	; (8008014 <HAL_DMA_IRQHandler+0x1fbc>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d03a      	beq.n	8007eca <HAL_DMA_IRQHandler+0x1e72>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a6f      	ldr	r2, [pc, #444]	; (8008018 <HAL_DMA_IRQHandler+0x1fc0>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d032      	beq.n	8007ec4 <HAL_DMA_IRQHandler+0x1e6c>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a6e      	ldr	r2, [pc, #440]	; (800801c <HAL_DMA_IRQHandler+0x1fc4>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d02a      	beq.n	8007ebe <HAL_DMA_IRQHandler+0x1e66>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a6c      	ldr	r2, [pc, #432]	; (8008020 <HAL_DMA_IRQHandler+0x1fc8>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d022      	beq.n	8007eb8 <HAL_DMA_IRQHandler+0x1e60>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a6b      	ldr	r2, [pc, #428]	; (8008024 <HAL_DMA_IRQHandler+0x1fcc>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d01a      	beq.n	8007eb2 <HAL_DMA_IRQHandler+0x1e5a>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a69      	ldr	r2, [pc, #420]	; (8008028 <HAL_DMA_IRQHandler+0x1fd0>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d012      	beq.n	8007eac <HAL_DMA_IRQHandler+0x1e54>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a68      	ldr	r2, [pc, #416]	; (800802c <HAL_DMA_IRQHandler+0x1fd4>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d00a      	beq.n	8007ea6 <HAL_DMA_IRQHandler+0x1e4e>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a66      	ldr	r2, [pc, #408]	; (8008030 <HAL_DMA_IRQHandler+0x1fd8>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d102      	bne.n	8007ea0 <HAL_DMA_IRQHandler+0x1e48>
 8007e9a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007e9e:	e01e      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007ea0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007ea4:	e01b      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007ea6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007eaa:	e018      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007eac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007eb0:	e015      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007eb2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007eb6:	e012      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007eb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ebc:	e00f      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007ebe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ec2:	e00c      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ec8:	e009      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007eca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ece:	e006      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007ed0:	2310      	movs	r3, #16
 8007ed2:	e004      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007ed4:	2310      	movs	r3, #16
 8007ed6:	e002      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007ed8:	2310      	movs	r3, #16
 8007eda:	e000      	b.n	8007ede <HAL_DMA_IRQHandler+0x1e86>
 8007edc:	2310      	movs	r3, #16
 8007ede:	4a48      	ldr	r2, [pc, #288]	; (8008000 <HAL_DMA_IRQHandler+0x1fa8>)
 8007ee0:	6093      	str	r3, [r2, #8]

				/* Current memory buffer used is Memory 0 */
				if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d104      	bne.n	8007efa <HAL_DMA_IRQHandler+0x1ea2>
					/* Change DMA peripheral state */
					hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2231      	movs	r2, #49	; 0x31
 8007ef4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007ef8:	e1f2      	b.n	80082e0 <HAL_DMA_IRQHandler+0x2288>
				}
				/* Current memory buffer used is Memory 1 */
				else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	f000 81eb 	beq.w	80082e0 <HAL_DMA_IRQHandler+0x2288>
					/* Change DMA peripheral state */
					hdma->State = HAL_DMA_STATE_READY_HALF_MEM1;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2241      	movs	r2, #65	; 0x41
 8007f0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007f12:	e1e5      	b.n	80082e0 <HAL_DMA_IRQHandler+0x2288>
				}
			} else {
				/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0) {
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d107      	bne.n	8007f32 <HAL_DMA_IRQHandler+0x1eda>
					/* Disable the half transfer interrupt */
					__HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f022 0208 	bic.w	r2, r2, #8
 8007f30:	601a      	str	r2, [r3, #0]
				}
				/* Clear the half transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	461a      	mov	r2, r3
 8007f38:	4b3e      	ldr	r3, [pc, #248]	; (8008034 <HAL_DMA_IRQHandler+0x1fdc>)
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d97e      	bls.n	800803c <HAL_DMA_IRQHandler+0x1fe4>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a30      	ldr	r2, [pc, #192]	; (8008004 <HAL_DMA_IRQHandler+0x1fac>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d057      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x1fa0>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a2e      	ldr	r2, [pc, #184]	; (8008008 <HAL_DMA_IRQHandler+0x1fb0>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d050      	beq.n	8007ff4 <HAL_DMA_IRQHandler+0x1f9c>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a2d      	ldr	r2, [pc, #180]	; (800800c <HAL_DMA_IRQHandler+0x1fb4>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d049      	beq.n	8007ff0 <HAL_DMA_IRQHandler+0x1f98>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a2b      	ldr	r2, [pc, #172]	; (8008010 <HAL_DMA_IRQHandler+0x1fb8>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d042      	beq.n	8007fec <HAL_DMA_IRQHandler+0x1f94>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a2a      	ldr	r2, [pc, #168]	; (8008014 <HAL_DMA_IRQHandler+0x1fbc>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d03a      	beq.n	8007fe6 <HAL_DMA_IRQHandler+0x1f8e>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a28      	ldr	r2, [pc, #160]	; (8008018 <HAL_DMA_IRQHandler+0x1fc0>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d032      	beq.n	8007fe0 <HAL_DMA_IRQHandler+0x1f88>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a27      	ldr	r2, [pc, #156]	; (800801c <HAL_DMA_IRQHandler+0x1fc4>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d02a      	beq.n	8007fda <HAL_DMA_IRQHandler+0x1f82>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a25      	ldr	r2, [pc, #148]	; (8008020 <HAL_DMA_IRQHandler+0x1fc8>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d022      	beq.n	8007fd4 <HAL_DMA_IRQHandler+0x1f7c>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4a24      	ldr	r2, [pc, #144]	; (8008024 <HAL_DMA_IRQHandler+0x1fcc>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d01a      	beq.n	8007fce <HAL_DMA_IRQHandler+0x1f76>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a22      	ldr	r2, [pc, #136]	; (8008028 <HAL_DMA_IRQHandler+0x1fd0>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d012      	beq.n	8007fc8 <HAL_DMA_IRQHandler+0x1f70>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	4a21      	ldr	r2, [pc, #132]	; (800802c <HAL_DMA_IRQHandler+0x1fd4>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d00a      	beq.n	8007fc2 <HAL_DMA_IRQHandler+0x1f6a>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a1f      	ldr	r2, [pc, #124]	; (8008030 <HAL_DMA_IRQHandler+0x1fd8>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d102      	bne.n	8007fbc <HAL_DMA_IRQHandler+0x1f64>
 8007fb6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007fba:	e01e      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007fbc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007fc0:	e01b      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007fc2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007fc6:	e018      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007fc8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007fcc:	e015      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007fce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007fd2:	e012      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007fd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fd8:	e00f      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fde:	e00c      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007fe0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fe4:	e009      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007fe6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fea:	e006      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007fec:	2310      	movs	r3, #16
 8007fee:	e004      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007ff0:	2310      	movs	r3, #16
 8007ff2:	e002      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007ff4:	2310      	movs	r3, #16
 8007ff6:	e000      	b.n	8007ffa <HAL_DMA_IRQHandler+0x1fa2>
 8007ff8:	2310      	movs	r3, #16
 8007ffa:	4a0f      	ldr	r2, [pc, #60]	; (8008038 <HAL_DMA_IRQHandler+0x1fe0>)
 8007ffc:	60d3      	str	r3, [r2, #12]
 8007ffe:	e16b      	b.n	80082d8 <HAL_DMA_IRQHandler+0x2280>
 8008000:	40026000 	.word	0x40026000
 8008004:	40026010 	.word	0x40026010
 8008008:	40026410 	.word	0x40026410
 800800c:	40026070 	.word	0x40026070
 8008010:	40026470 	.word	0x40026470
 8008014:	40026028 	.word	0x40026028
 8008018:	40026428 	.word	0x40026428
 800801c:	40026088 	.word	0x40026088
 8008020:	40026488 	.word	0x40026488
 8008024:	40026040 	.word	0x40026040
 8008028:	40026440 	.word	0x40026440
 800802c:	400260a0 	.word	0x400260a0
 8008030:	400264a0 	.word	0x400264a0
 8008034:	40026458 	.word	0x40026458
 8008038:	40026400 	.word	0x40026400
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	461a      	mov	r2, r3
 8008042:	4b8c      	ldr	r3, [pc, #560]	; (8008274 <HAL_DMA_IRQHandler+0x221c>)
 8008044:	429a      	cmp	r2, r3
 8008046:	d960      	bls.n	800810a <HAL_DMA_IRQHandler+0x20b2>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a8a      	ldr	r2, [pc, #552]	; (8008278 <HAL_DMA_IRQHandler+0x2220>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d057      	beq.n	8008102 <HAL_DMA_IRQHandler+0x20aa>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a89      	ldr	r2, [pc, #548]	; (800827c <HAL_DMA_IRQHandler+0x2224>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d050      	beq.n	80080fe <HAL_DMA_IRQHandler+0x20a6>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a87      	ldr	r2, [pc, #540]	; (8008280 <HAL_DMA_IRQHandler+0x2228>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d049      	beq.n	80080fa <HAL_DMA_IRQHandler+0x20a2>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a86      	ldr	r2, [pc, #536]	; (8008284 <HAL_DMA_IRQHandler+0x222c>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d042      	beq.n	80080f6 <HAL_DMA_IRQHandler+0x209e>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a84      	ldr	r2, [pc, #528]	; (8008288 <HAL_DMA_IRQHandler+0x2230>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d03a      	beq.n	80080f0 <HAL_DMA_IRQHandler+0x2098>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a83      	ldr	r2, [pc, #524]	; (800828c <HAL_DMA_IRQHandler+0x2234>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d032      	beq.n	80080ea <HAL_DMA_IRQHandler+0x2092>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a81      	ldr	r2, [pc, #516]	; (8008290 <HAL_DMA_IRQHandler+0x2238>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d02a      	beq.n	80080e4 <HAL_DMA_IRQHandler+0x208c>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a80      	ldr	r2, [pc, #512]	; (8008294 <HAL_DMA_IRQHandler+0x223c>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d022      	beq.n	80080de <HAL_DMA_IRQHandler+0x2086>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a7e      	ldr	r2, [pc, #504]	; (8008298 <HAL_DMA_IRQHandler+0x2240>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d01a      	beq.n	80080d8 <HAL_DMA_IRQHandler+0x2080>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a7d      	ldr	r2, [pc, #500]	; (800829c <HAL_DMA_IRQHandler+0x2244>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d012      	beq.n	80080d2 <HAL_DMA_IRQHandler+0x207a>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a7b      	ldr	r2, [pc, #492]	; (80082a0 <HAL_DMA_IRQHandler+0x2248>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d00a      	beq.n	80080cc <HAL_DMA_IRQHandler+0x2074>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a7a      	ldr	r2, [pc, #488]	; (80082a4 <HAL_DMA_IRQHandler+0x224c>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d102      	bne.n	80080c6 <HAL_DMA_IRQHandler+0x206e>
 80080c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080c4:	e01e      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 80080c6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80080ca:	e01b      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 80080cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080d0:	e018      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 80080d2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080d6:	e015      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 80080d8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080dc:	e012      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 80080de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080e2:	e00f      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 80080e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080e8:	e00c      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 80080ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080ee:	e009      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 80080f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080f4:	e006      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 80080f6:	2310      	movs	r3, #16
 80080f8:	e004      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 80080fa:	2310      	movs	r3, #16
 80080fc:	e002      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 80080fe:	2310      	movs	r3, #16
 8008100:	e000      	b.n	8008104 <HAL_DMA_IRQHandler+0x20ac>
 8008102:	2310      	movs	r3, #16
 8008104:	4a68      	ldr	r2, [pc, #416]	; (80082a8 <HAL_DMA_IRQHandler+0x2250>)
 8008106:	6093      	str	r3, [r2, #8]
 8008108:	e0e6      	b.n	80082d8 <HAL_DMA_IRQHandler+0x2280>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	461a      	mov	r2, r3
 8008110:	4b66      	ldr	r3, [pc, #408]	; (80082ac <HAL_DMA_IRQHandler+0x2254>)
 8008112:	429a      	cmp	r2, r3
 8008114:	d960      	bls.n	80081d8 <HAL_DMA_IRQHandler+0x2180>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a57      	ldr	r2, [pc, #348]	; (8008278 <HAL_DMA_IRQHandler+0x2220>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d057      	beq.n	80081d0 <HAL_DMA_IRQHandler+0x2178>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a55      	ldr	r2, [pc, #340]	; (800827c <HAL_DMA_IRQHandler+0x2224>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d050      	beq.n	80081cc <HAL_DMA_IRQHandler+0x2174>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a54      	ldr	r2, [pc, #336]	; (8008280 <HAL_DMA_IRQHandler+0x2228>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d049      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x2170>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a52      	ldr	r2, [pc, #328]	; (8008284 <HAL_DMA_IRQHandler+0x222c>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d042      	beq.n	80081c4 <HAL_DMA_IRQHandler+0x216c>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a51      	ldr	r2, [pc, #324]	; (8008288 <HAL_DMA_IRQHandler+0x2230>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d03a      	beq.n	80081be <HAL_DMA_IRQHandler+0x2166>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a4f      	ldr	r2, [pc, #316]	; (800828c <HAL_DMA_IRQHandler+0x2234>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d032      	beq.n	80081b8 <HAL_DMA_IRQHandler+0x2160>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a4e      	ldr	r2, [pc, #312]	; (8008290 <HAL_DMA_IRQHandler+0x2238>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d02a      	beq.n	80081b2 <HAL_DMA_IRQHandler+0x215a>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a4c      	ldr	r2, [pc, #304]	; (8008294 <HAL_DMA_IRQHandler+0x223c>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d022      	beq.n	80081ac <HAL_DMA_IRQHandler+0x2154>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a4b      	ldr	r2, [pc, #300]	; (8008298 <HAL_DMA_IRQHandler+0x2240>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d01a      	beq.n	80081a6 <HAL_DMA_IRQHandler+0x214e>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a49      	ldr	r2, [pc, #292]	; (800829c <HAL_DMA_IRQHandler+0x2244>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d012      	beq.n	80081a0 <HAL_DMA_IRQHandler+0x2148>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a48      	ldr	r2, [pc, #288]	; (80082a0 <HAL_DMA_IRQHandler+0x2248>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d00a      	beq.n	800819a <HAL_DMA_IRQHandler+0x2142>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a46      	ldr	r2, [pc, #280]	; (80082a4 <HAL_DMA_IRQHandler+0x224c>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d102      	bne.n	8008194 <HAL_DMA_IRQHandler+0x213c>
 800818e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008192:	e01e      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 8008194:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008198:	e01b      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 800819a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800819e:	e018      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 80081a0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80081a4:	e015      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 80081a6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80081aa:	e012      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 80081ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081b0:	e00f      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 80081b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081b6:	e00c      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 80081b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081bc:	e009      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 80081be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081c2:	e006      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 80081c4:	2310      	movs	r3, #16
 80081c6:	e004      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 80081c8:	2310      	movs	r3, #16
 80081ca:	e002      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 80081cc:	2310      	movs	r3, #16
 80081ce:	e000      	b.n	80081d2 <HAL_DMA_IRQHandler+0x217a>
 80081d0:	2310      	movs	r3, #16
 80081d2:	4a37      	ldr	r2, [pc, #220]	; (80082b0 <HAL_DMA_IRQHandler+0x2258>)
 80081d4:	60d3      	str	r3, [r2, #12]
 80081d6:	e07f      	b.n	80082d8 <HAL_DMA_IRQHandler+0x2280>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a26      	ldr	r2, [pc, #152]	; (8008278 <HAL_DMA_IRQHandler+0x2220>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d077      	beq.n	80082d2 <HAL_DMA_IRQHandler+0x227a>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a25      	ldr	r2, [pc, #148]	; (800827c <HAL_DMA_IRQHandler+0x2224>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d070      	beq.n	80082ce <HAL_DMA_IRQHandler+0x2276>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a23      	ldr	r2, [pc, #140]	; (8008280 <HAL_DMA_IRQHandler+0x2228>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d069      	beq.n	80082ca <HAL_DMA_IRQHandler+0x2272>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a22      	ldr	r2, [pc, #136]	; (8008284 <HAL_DMA_IRQHandler+0x222c>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d062      	beq.n	80082c6 <HAL_DMA_IRQHandler+0x226e>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a20      	ldr	r2, [pc, #128]	; (8008288 <HAL_DMA_IRQHandler+0x2230>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d05a      	beq.n	80082c0 <HAL_DMA_IRQHandler+0x2268>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a1f      	ldr	r2, [pc, #124]	; (800828c <HAL_DMA_IRQHandler+0x2234>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d052      	beq.n	80082ba <HAL_DMA_IRQHandler+0x2262>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a1d      	ldr	r2, [pc, #116]	; (8008290 <HAL_DMA_IRQHandler+0x2238>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d04a      	beq.n	80082b4 <HAL_DMA_IRQHandler+0x225c>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a1c      	ldr	r2, [pc, #112]	; (8008294 <HAL_DMA_IRQHandler+0x223c>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d022      	beq.n	800826e <HAL_DMA_IRQHandler+0x2216>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a1a      	ldr	r2, [pc, #104]	; (8008298 <HAL_DMA_IRQHandler+0x2240>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d01a      	beq.n	8008268 <HAL_DMA_IRQHandler+0x2210>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a19      	ldr	r2, [pc, #100]	; (800829c <HAL_DMA_IRQHandler+0x2244>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d012      	beq.n	8008262 <HAL_DMA_IRQHandler+0x220a>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a17      	ldr	r2, [pc, #92]	; (80082a0 <HAL_DMA_IRQHandler+0x2248>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d00a      	beq.n	800825c <HAL_DMA_IRQHandler+0x2204>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a16      	ldr	r2, [pc, #88]	; (80082a4 <HAL_DMA_IRQHandler+0x224c>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d102      	bne.n	8008256 <HAL_DMA_IRQHandler+0x21fe>
 8008250:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008254:	e03e      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 8008256:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800825a:	e03b      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 800825c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008260:	e038      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 8008262:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008266:	e035      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 8008268:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800826c:	e032      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 800826e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008272:	e02f      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 8008274:	400260b8 	.word	0x400260b8
 8008278:	40026010 	.word	0x40026010
 800827c:	40026410 	.word	0x40026410
 8008280:	40026070 	.word	0x40026070
 8008284:	40026470 	.word	0x40026470
 8008288:	40026028 	.word	0x40026028
 800828c:	40026428 	.word	0x40026428
 8008290:	40026088 	.word	0x40026088
 8008294:	40026488 	.word	0x40026488
 8008298:	40026040 	.word	0x40026040
 800829c:	40026440 	.word	0x40026440
 80082a0:	400260a0 	.word	0x400260a0
 80082a4:	400264a0 	.word	0x400264a0
 80082a8:	40026400 	.word	0x40026400
 80082ac:	40026058 	.word	0x40026058
 80082b0:	40026000 	.word	0x40026000
 80082b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082b8:	e00c      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 80082ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082be:	e009      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 80082c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082c4:	e006      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 80082c6:	2310      	movs	r3, #16
 80082c8:	e004      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 80082ca:	2310      	movs	r3, #16
 80082cc:	e002      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 80082ce:	2310      	movs	r3, #16
 80082d0:	e000      	b.n	80082d4 <HAL_DMA_IRQHandler+0x227c>
 80082d2:	2310      	movs	r3, #16
 80082d4:	4a74      	ldr	r2, [pc, #464]	; (80084a8 <HAL_DMA_IRQHandler+0x2450>)
 80082d6:	6093      	str	r3, [r2, #8]

				/* Change DMA peripheral state */
				hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2231      	movs	r2, #49	; 0x31
 80082dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
			}

			if (hdma->XferHalfCpltCallback != NULL) {
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d003      	beq.n	80082f0 <HAL_DMA_IRQHandler+0x2298>
				/* Half transfer callback */
				hdma->XferHalfCpltCallback(hdma);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	4798      	blx	r3
			}
		}
	}
	/* Transfer Complete Interrupt management ***********************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET) {
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	461a      	mov	r2, r3
 80082f6:	4b6d      	ldr	r3, [pc, #436]	; (80084ac <HAL_DMA_IRQHandler+0x2454>)
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d966      	bls.n	80083ca <HAL_DMA_IRQHandler+0x2372>
 80082fc:	4b6c      	ldr	r3, [pc, #432]	; (80084b0 <HAL_DMA_IRQHandler+0x2458>)
 80082fe:	685a      	ldr	r2, [r3, #4]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	496b      	ldr	r1, [pc, #428]	; (80084b4 <HAL_DMA_IRQHandler+0x245c>)
 8008306:	428b      	cmp	r3, r1
 8008308:	d057      	beq.n	80083ba <HAL_DMA_IRQHandler+0x2362>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	496a      	ldr	r1, [pc, #424]	; (80084b8 <HAL_DMA_IRQHandler+0x2460>)
 8008310:	428b      	cmp	r3, r1
 8008312:	d050      	beq.n	80083b6 <HAL_DMA_IRQHandler+0x235e>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4968      	ldr	r1, [pc, #416]	; (80084bc <HAL_DMA_IRQHandler+0x2464>)
 800831a:	428b      	cmp	r3, r1
 800831c:	d049      	beq.n	80083b2 <HAL_DMA_IRQHandler+0x235a>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4967      	ldr	r1, [pc, #412]	; (80084c0 <HAL_DMA_IRQHandler+0x2468>)
 8008324:	428b      	cmp	r3, r1
 8008326:	d042      	beq.n	80083ae <HAL_DMA_IRQHandler+0x2356>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4965      	ldr	r1, [pc, #404]	; (80084c4 <HAL_DMA_IRQHandler+0x246c>)
 800832e:	428b      	cmp	r3, r1
 8008330:	d03a      	beq.n	80083a8 <HAL_DMA_IRQHandler+0x2350>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4964      	ldr	r1, [pc, #400]	; (80084c8 <HAL_DMA_IRQHandler+0x2470>)
 8008338:	428b      	cmp	r3, r1
 800833a:	d032      	beq.n	80083a2 <HAL_DMA_IRQHandler+0x234a>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4962      	ldr	r1, [pc, #392]	; (80084cc <HAL_DMA_IRQHandler+0x2474>)
 8008342:	428b      	cmp	r3, r1
 8008344:	d02a      	beq.n	800839c <HAL_DMA_IRQHandler+0x2344>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4961      	ldr	r1, [pc, #388]	; (80084d0 <HAL_DMA_IRQHandler+0x2478>)
 800834c:	428b      	cmp	r3, r1
 800834e:	d022      	beq.n	8008396 <HAL_DMA_IRQHandler+0x233e>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	495f      	ldr	r1, [pc, #380]	; (80084d4 <HAL_DMA_IRQHandler+0x247c>)
 8008356:	428b      	cmp	r3, r1
 8008358:	d01a      	beq.n	8008390 <HAL_DMA_IRQHandler+0x2338>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	495e      	ldr	r1, [pc, #376]	; (80084d8 <HAL_DMA_IRQHandler+0x2480>)
 8008360:	428b      	cmp	r3, r1
 8008362:	d012      	beq.n	800838a <HAL_DMA_IRQHandler+0x2332>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	495c      	ldr	r1, [pc, #368]	; (80084dc <HAL_DMA_IRQHandler+0x2484>)
 800836a:	428b      	cmp	r3, r1
 800836c:	d00a      	beq.n	8008384 <HAL_DMA_IRQHandler+0x232c>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	495b      	ldr	r1, [pc, #364]	; (80084e0 <HAL_DMA_IRQHandler+0x2488>)
 8008374:	428b      	cmp	r3, r1
 8008376:	d102      	bne.n	800837e <HAL_DMA_IRQHandler+0x2326>
 8008378:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800837c:	e01e      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 800837e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008382:	e01b      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 8008384:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008388:	e018      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 800838a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800838e:	e015      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 8008390:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008394:	e012      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 8008396:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800839a:	e00f      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 800839c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083a0:	e00c      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 80083a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083a6:	e009      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 80083a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083ac:	e006      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 80083ae:	2320      	movs	r3, #32
 80083b0:	e004      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 80083b2:	2320      	movs	r3, #32
 80083b4:	e002      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 80083b6:	2320      	movs	r3, #32
 80083b8:	e000      	b.n	80083bc <HAL_DMA_IRQHandler+0x2364>
 80083ba:	2320      	movs	r3, #32
 80083bc:	4013      	ands	r3, r2
 80083be:	2b00      	cmp	r3, #0
 80083c0:	bf14      	ite	ne
 80083c2:	2301      	movne	r3, #1
 80083c4:	2300      	moveq	r3, #0
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	e17d      	b.n	80086c6 <HAL_DMA_IRQHandler+0x266e>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	461a      	mov	r2, r3
 80083d0:	4b44      	ldr	r3, [pc, #272]	; (80084e4 <HAL_DMA_IRQHandler+0x248c>)
 80083d2:	429a      	cmp	r2, r3
 80083d4:	f240 8088 	bls.w	80084e8 <HAL_DMA_IRQHandler+0x2490>
 80083d8:	4b35      	ldr	r3, [pc, #212]	; (80084b0 <HAL_DMA_IRQHandler+0x2458>)
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4934      	ldr	r1, [pc, #208]	; (80084b4 <HAL_DMA_IRQHandler+0x245c>)
 80083e2:	428b      	cmp	r3, r1
 80083e4:	d057      	beq.n	8008496 <HAL_DMA_IRQHandler+0x243e>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4933      	ldr	r1, [pc, #204]	; (80084b8 <HAL_DMA_IRQHandler+0x2460>)
 80083ec:	428b      	cmp	r3, r1
 80083ee:	d050      	beq.n	8008492 <HAL_DMA_IRQHandler+0x243a>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4931      	ldr	r1, [pc, #196]	; (80084bc <HAL_DMA_IRQHandler+0x2464>)
 80083f6:	428b      	cmp	r3, r1
 80083f8:	d049      	beq.n	800848e <HAL_DMA_IRQHandler+0x2436>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4930      	ldr	r1, [pc, #192]	; (80084c0 <HAL_DMA_IRQHandler+0x2468>)
 8008400:	428b      	cmp	r3, r1
 8008402:	d042      	beq.n	800848a <HAL_DMA_IRQHandler+0x2432>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	492e      	ldr	r1, [pc, #184]	; (80084c4 <HAL_DMA_IRQHandler+0x246c>)
 800840a:	428b      	cmp	r3, r1
 800840c:	d03a      	beq.n	8008484 <HAL_DMA_IRQHandler+0x242c>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	492d      	ldr	r1, [pc, #180]	; (80084c8 <HAL_DMA_IRQHandler+0x2470>)
 8008414:	428b      	cmp	r3, r1
 8008416:	d032      	beq.n	800847e <HAL_DMA_IRQHandler+0x2426>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	492b      	ldr	r1, [pc, #172]	; (80084cc <HAL_DMA_IRQHandler+0x2474>)
 800841e:	428b      	cmp	r3, r1
 8008420:	d02a      	beq.n	8008478 <HAL_DMA_IRQHandler+0x2420>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	492a      	ldr	r1, [pc, #168]	; (80084d0 <HAL_DMA_IRQHandler+0x2478>)
 8008428:	428b      	cmp	r3, r1
 800842a:	d022      	beq.n	8008472 <HAL_DMA_IRQHandler+0x241a>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4928      	ldr	r1, [pc, #160]	; (80084d4 <HAL_DMA_IRQHandler+0x247c>)
 8008432:	428b      	cmp	r3, r1
 8008434:	d01a      	beq.n	800846c <HAL_DMA_IRQHandler+0x2414>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4927      	ldr	r1, [pc, #156]	; (80084d8 <HAL_DMA_IRQHandler+0x2480>)
 800843c:	428b      	cmp	r3, r1
 800843e:	d012      	beq.n	8008466 <HAL_DMA_IRQHandler+0x240e>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4925      	ldr	r1, [pc, #148]	; (80084dc <HAL_DMA_IRQHandler+0x2484>)
 8008446:	428b      	cmp	r3, r1
 8008448:	d00a      	beq.n	8008460 <HAL_DMA_IRQHandler+0x2408>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4924      	ldr	r1, [pc, #144]	; (80084e0 <HAL_DMA_IRQHandler+0x2488>)
 8008450:	428b      	cmp	r3, r1
 8008452:	d102      	bne.n	800845a <HAL_DMA_IRQHandler+0x2402>
 8008454:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008458:	e01e      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 800845a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800845e:	e01b      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 8008460:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008464:	e018      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 8008466:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800846a:	e015      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 800846c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008470:	e012      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 8008472:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008476:	e00f      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 8008478:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800847c:	e00c      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 800847e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008482:	e009      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 8008484:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008488:	e006      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 800848a:	2320      	movs	r3, #32
 800848c:	e004      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 800848e:	2320      	movs	r3, #32
 8008490:	e002      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 8008492:	2320      	movs	r3, #32
 8008494:	e000      	b.n	8008498 <HAL_DMA_IRQHandler+0x2440>
 8008496:	2320      	movs	r3, #32
 8008498:	4013      	ands	r3, r2
 800849a:	2b00      	cmp	r3, #0
 800849c:	bf14      	ite	ne
 800849e:	2301      	movne	r3, #1
 80084a0:	2300      	moveq	r3, #0
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	e10f      	b.n	80086c6 <HAL_DMA_IRQHandler+0x266e>
 80084a6:	bf00      	nop
 80084a8:	40026000 	.word	0x40026000
 80084ac:	40026458 	.word	0x40026458
 80084b0:	40026400 	.word	0x40026400
 80084b4:	40026010 	.word	0x40026010
 80084b8:	40026410 	.word	0x40026410
 80084bc:	40026070 	.word	0x40026070
 80084c0:	40026470 	.word	0x40026470
 80084c4:	40026028 	.word	0x40026028
 80084c8:	40026428 	.word	0x40026428
 80084cc:	40026088 	.word	0x40026088
 80084d0:	40026488 	.word	0x40026488
 80084d4:	40026040 	.word	0x40026040
 80084d8:	40026440 	.word	0x40026440
 80084dc:	400260a0 	.word	0x400260a0
 80084e0:	400264a0 	.word	0x400264a0
 80084e4:	400260b8 	.word	0x400260b8
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	461a      	mov	r2, r3
 80084ee:	4b64      	ldr	r3, [pc, #400]	; (8008680 <HAL_DMA_IRQHandler+0x2628>)
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d966      	bls.n	80085c2 <HAL_DMA_IRQHandler+0x256a>
 80084f4:	4b63      	ldr	r3, [pc, #396]	; (8008684 <HAL_DMA_IRQHandler+0x262c>)
 80084f6:	685a      	ldr	r2, [r3, #4]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4962      	ldr	r1, [pc, #392]	; (8008688 <HAL_DMA_IRQHandler+0x2630>)
 80084fe:	428b      	cmp	r3, r1
 8008500:	d057      	beq.n	80085b2 <HAL_DMA_IRQHandler+0x255a>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4961      	ldr	r1, [pc, #388]	; (800868c <HAL_DMA_IRQHandler+0x2634>)
 8008508:	428b      	cmp	r3, r1
 800850a:	d050      	beq.n	80085ae <HAL_DMA_IRQHandler+0x2556>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	495f      	ldr	r1, [pc, #380]	; (8008690 <HAL_DMA_IRQHandler+0x2638>)
 8008512:	428b      	cmp	r3, r1
 8008514:	d049      	beq.n	80085aa <HAL_DMA_IRQHandler+0x2552>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	495e      	ldr	r1, [pc, #376]	; (8008694 <HAL_DMA_IRQHandler+0x263c>)
 800851c:	428b      	cmp	r3, r1
 800851e:	d042      	beq.n	80085a6 <HAL_DMA_IRQHandler+0x254e>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	495c      	ldr	r1, [pc, #368]	; (8008698 <HAL_DMA_IRQHandler+0x2640>)
 8008526:	428b      	cmp	r3, r1
 8008528:	d03a      	beq.n	80085a0 <HAL_DMA_IRQHandler+0x2548>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	495b      	ldr	r1, [pc, #364]	; (800869c <HAL_DMA_IRQHandler+0x2644>)
 8008530:	428b      	cmp	r3, r1
 8008532:	d032      	beq.n	800859a <HAL_DMA_IRQHandler+0x2542>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4959      	ldr	r1, [pc, #356]	; (80086a0 <HAL_DMA_IRQHandler+0x2648>)
 800853a:	428b      	cmp	r3, r1
 800853c:	d02a      	beq.n	8008594 <HAL_DMA_IRQHandler+0x253c>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4958      	ldr	r1, [pc, #352]	; (80086a4 <HAL_DMA_IRQHandler+0x264c>)
 8008544:	428b      	cmp	r3, r1
 8008546:	d022      	beq.n	800858e <HAL_DMA_IRQHandler+0x2536>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4956      	ldr	r1, [pc, #344]	; (80086a8 <HAL_DMA_IRQHandler+0x2650>)
 800854e:	428b      	cmp	r3, r1
 8008550:	d01a      	beq.n	8008588 <HAL_DMA_IRQHandler+0x2530>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4955      	ldr	r1, [pc, #340]	; (80086ac <HAL_DMA_IRQHandler+0x2654>)
 8008558:	428b      	cmp	r3, r1
 800855a:	d012      	beq.n	8008582 <HAL_DMA_IRQHandler+0x252a>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4953      	ldr	r1, [pc, #332]	; (80086b0 <HAL_DMA_IRQHandler+0x2658>)
 8008562:	428b      	cmp	r3, r1
 8008564:	d00a      	beq.n	800857c <HAL_DMA_IRQHandler+0x2524>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4952      	ldr	r1, [pc, #328]	; (80086b4 <HAL_DMA_IRQHandler+0x265c>)
 800856c:	428b      	cmp	r3, r1
 800856e:	d102      	bne.n	8008576 <HAL_DMA_IRQHandler+0x251e>
 8008570:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008574:	e01e      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 8008576:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800857a:	e01b      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 800857c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008580:	e018      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 8008582:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008586:	e015      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 8008588:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800858c:	e012      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 800858e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008592:	e00f      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 8008594:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008598:	e00c      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 800859a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800859e:	e009      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 80085a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80085a4:	e006      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 80085a6:	2320      	movs	r3, #32
 80085a8:	e004      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 80085aa:	2320      	movs	r3, #32
 80085ac:	e002      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 80085ae:	2320      	movs	r3, #32
 80085b0:	e000      	b.n	80085b4 <HAL_DMA_IRQHandler+0x255c>
 80085b2:	2320      	movs	r3, #32
 80085b4:	4013      	ands	r3, r2
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	bf14      	ite	ne
 80085ba:	2301      	movne	r3, #1
 80085bc:	2300      	moveq	r3, #0
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	e081      	b.n	80086c6 <HAL_DMA_IRQHandler+0x266e>
 80085c2:	4b30      	ldr	r3, [pc, #192]	; (8008684 <HAL_DMA_IRQHandler+0x262c>)
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	492f      	ldr	r1, [pc, #188]	; (8008688 <HAL_DMA_IRQHandler+0x2630>)
 80085cc:	428b      	cmp	r3, r1
 80085ce:	d073      	beq.n	80086b8 <HAL_DMA_IRQHandler+0x2660>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	492d      	ldr	r1, [pc, #180]	; (800868c <HAL_DMA_IRQHandler+0x2634>)
 80085d6:	428b      	cmp	r3, r1
 80085d8:	d050      	beq.n	800867c <HAL_DMA_IRQHandler+0x2624>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	492c      	ldr	r1, [pc, #176]	; (8008690 <HAL_DMA_IRQHandler+0x2638>)
 80085e0:	428b      	cmp	r3, r1
 80085e2:	d049      	beq.n	8008678 <HAL_DMA_IRQHandler+0x2620>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	492a      	ldr	r1, [pc, #168]	; (8008694 <HAL_DMA_IRQHandler+0x263c>)
 80085ea:	428b      	cmp	r3, r1
 80085ec:	d042      	beq.n	8008674 <HAL_DMA_IRQHandler+0x261c>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4929      	ldr	r1, [pc, #164]	; (8008698 <HAL_DMA_IRQHandler+0x2640>)
 80085f4:	428b      	cmp	r3, r1
 80085f6:	d03a      	beq.n	800866e <HAL_DMA_IRQHandler+0x2616>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4927      	ldr	r1, [pc, #156]	; (800869c <HAL_DMA_IRQHandler+0x2644>)
 80085fe:	428b      	cmp	r3, r1
 8008600:	d032      	beq.n	8008668 <HAL_DMA_IRQHandler+0x2610>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4926      	ldr	r1, [pc, #152]	; (80086a0 <HAL_DMA_IRQHandler+0x2648>)
 8008608:	428b      	cmp	r3, r1
 800860a:	d02a      	beq.n	8008662 <HAL_DMA_IRQHandler+0x260a>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4924      	ldr	r1, [pc, #144]	; (80086a4 <HAL_DMA_IRQHandler+0x264c>)
 8008612:	428b      	cmp	r3, r1
 8008614:	d022      	beq.n	800865c <HAL_DMA_IRQHandler+0x2604>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4923      	ldr	r1, [pc, #140]	; (80086a8 <HAL_DMA_IRQHandler+0x2650>)
 800861c:	428b      	cmp	r3, r1
 800861e:	d01a      	beq.n	8008656 <HAL_DMA_IRQHandler+0x25fe>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4921      	ldr	r1, [pc, #132]	; (80086ac <HAL_DMA_IRQHandler+0x2654>)
 8008626:	428b      	cmp	r3, r1
 8008628:	d012      	beq.n	8008650 <HAL_DMA_IRQHandler+0x25f8>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4920      	ldr	r1, [pc, #128]	; (80086b0 <HAL_DMA_IRQHandler+0x2658>)
 8008630:	428b      	cmp	r3, r1
 8008632:	d00a      	beq.n	800864a <HAL_DMA_IRQHandler+0x25f2>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	491e      	ldr	r1, [pc, #120]	; (80086b4 <HAL_DMA_IRQHandler+0x265c>)
 800863a:	428b      	cmp	r3, r1
 800863c:	d102      	bne.n	8008644 <HAL_DMA_IRQHandler+0x25ec>
 800863e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008642:	e03a      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 8008644:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008648:	e037      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 800864a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800864e:	e034      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 8008650:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008654:	e031      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 8008656:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800865a:	e02e      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 800865c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008660:	e02b      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 8008662:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008666:	e028      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 8008668:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800866c:	e025      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 800866e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008672:	e022      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 8008674:	2320      	movs	r3, #32
 8008676:	e020      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 8008678:	2320      	movs	r3, #32
 800867a:	e01e      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 800867c:	2320      	movs	r3, #32
 800867e:	e01c      	b.n	80086ba <HAL_DMA_IRQHandler+0x2662>
 8008680:	40026058 	.word	0x40026058
 8008684:	40026000 	.word	0x40026000
 8008688:	40026010 	.word	0x40026010
 800868c:	40026410 	.word	0x40026410
 8008690:	40026070 	.word	0x40026070
 8008694:	40026470 	.word	0x40026470
 8008698:	40026028 	.word	0x40026028
 800869c:	40026428 	.word	0x40026428
 80086a0:	40026088 	.word	0x40026088
 80086a4:	40026488 	.word	0x40026488
 80086a8:	40026040 	.word	0x40026040
 80086ac:	40026440 	.word	0x40026440
 80086b0:	400260a0 	.word	0x400260a0
 80086b4:	400264a0 	.word	0x400264a0
 80086b8:	2320      	movs	r3, #32
 80086ba:	4013      	ands	r3, r2
 80086bc:	2b00      	cmp	r3, #0
 80086be:	bf14      	ite	ne
 80086c0:	2301      	movne	r3, #1
 80086c2:	2300      	moveq	r3, #0
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	f000 83e0 	beq.w	8008e8c <HAL_DMA_IRQHandler+0x2e34>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET) {
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f003 0310 	and.w	r3, r3, #16
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	f000 83d8 	beq.w	8008e8c <HAL_DMA_IRQHandler+0x2e34>
			if (((hdma->Instance->CR) & (uint32_t) (DMA_SxCR_DBM)) != 0) {
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	f000 81da 	beq.w	8008aa0 <HAL_DMA_IRQHandler+0x2a48>
				/* Clear the transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	461a      	mov	r2, r3
 80086f2:	4b8d      	ldr	r3, [pc, #564]	; (8008928 <HAL_DMA_IRQHandler+0x28d0>)
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d960      	bls.n	80087ba <HAL_DMA_IRQHandler+0x2762>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a8b      	ldr	r2, [pc, #556]	; (800892c <HAL_DMA_IRQHandler+0x28d4>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d057      	beq.n	80087b2 <HAL_DMA_IRQHandler+0x275a>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a8a      	ldr	r2, [pc, #552]	; (8008930 <HAL_DMA_IRQHandler+0x28d8>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d050      	beq.n	80087ae <HAL_DMA_IRQHandler+0x2756>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a88      	ldr	r2, [pc, #544]	; (8008934 <HAL_DMA_IRQHandler+0x28dc>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d049      	beq.n	80087aa <HAL_DMA_IRQHandler+0x2752>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4a87      	ldr	r2, [pc, #540]	; (8008938 <HAL_DMA_IRQHandler+0x28e0>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d042      	beq.n	80087a6 <HAL_DMA_IRQHandler+0x274e>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a85      	ldr	r2, [pc, #532]	; (800893c <HAL_DMA_IRQHandler+0x28e4>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d03a      	beq.n	80087a0 <HAL_DMA_IRQHandler+0x2748>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a84      	ldr	r2, [pc, #528]	; (8008940 <HAL_DMA_IRQHandler+0x28e8>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d032      	beq.n	800879a <HAL_DMA_IRQHandler+0x2742>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	4a82      	ldr	r2, [pc, #520]	; (8008944 <HAL_DMA_IRQHandler+0x28ec>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d02a      	beq.n	8008794 <HAL_DMA_IRQHandler+0x273c>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a81      	ldr	r2, [pc, #516]	; (8008948 <HAL_DMA_IRQHandler+0x28f0>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d022      	beq.n	800878e <HAL_DMA_IRQHandler+0x2736>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a7f      	ldr	r2, [pc, #508]	; (800894c <HAL_DMA_IRQHandler+0x28f4>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d01a      	beq.n	8008788 <HAL_DMA_IRQHandler+0x2730>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a7e      	ldr	r2, [pc, #504]	; (8008950 <HAL_DMA_IRQHandler+0x28f8>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d012      	beq.n	8008782 <HAL_DMA_IRQHandler+0x272a>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a7c      	ldr	r2, [pc, #496]	; (8008954 <HAL_DMA_IRQHandler+0x28fc>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d00a      	beq.n	800877c <HAL_DMA_IRQHandler+0x2724>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a7b      	ldr	r2, [pc, #492]	; (8008958 <HAL_DMA_IRQHandler+0x2900>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d102      	bne.n	8008776 <HAL_DMA_IRQHandler+0x271e>
 8008770:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008774:	e01e      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 8008776:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800877a:	e01b      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 800877c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008780:	e018      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 8008782:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008786:	e015      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 8008788:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800878c:	e012      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 800878e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008792:	e00f      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 8008794:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008798:	e00c      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 800879a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800879e:	e009      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 80087a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087a4:	e006      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 80087a6:	2320      	movs	r3, #32
 80087a8:	e004      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 80087aa:	2320      	movs	r3, #32
 80087ac:	e002      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 80087ae:	2320      	movs	r3, #32
 80087b0:	e000      	b.n	80087b4 <HAL_DMA_IRQHandler+0x275c>
 80087b2:	2320      	movs	r3, #32
 80087b4:	4a69      	ldr	r2, [pc, #420]	; (800895c <HAL_DMA_IRQHandler+0x2904>)
 80087b6:	60d3      	str	r3, [r2, #12]
 80087b8:	e14f      	b.n	8008a5a <HAL_DMA_IRQHandler+0x2a02>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	461a      	mov	r2, r3
 80087c0:	4b67      	ldr	r3, [pc, #412]	; (8008960 <HAL_DMA_IRQHandler+0x2908>)
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d960      	bls.n	8008888 <HAL_DMA_IRQHandler+0x2830>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4a58      	ldr	r2, [pc, #352]	; (800892c <HAL_DMA_IRQHandler+0x28d4>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d057      	beq.n	8008880 <HAL_DMA_IRQHandler+0x2828>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a56      	ldr	r2, [pc, #344]	; (8008930 <HAL_DMA_IRQHandler+0x28d8>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d050      	beq.n	800887c <HAL_DMA_IRQHandler+0x2824>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a55      	ldr	r2, [pc, #340]	; (8008934 <HAL_DMA_IRQHandler+0x28dc>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d049      	beq.n	8008878 <HAL_DMA_IRQHandler+0x2820>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a53      	ldr	r2, [pc, #332]	; (8008938 <HAL_DMA_IRQHandler+0x28e0>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d042      	beq.n	8008874 <HAL_DMA_IRQHandler+0x281c>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a52      	ldr	r2, [pc, #328]	; (800893c <HAL_DMA_IRQHandler+0x28e4>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d03a      	beq.n	800886e <HAL_DMA_IRQHandler+0x2816>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a50      	ldr	r2, [pc, #320]	; (8008940 <HAL_DMA_IRQHandler+0x28e8>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d032      	beq.n	8008868 <HAL_DMA_IRQHandler+0x2810>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a4f      	ldr	r2, [pc, #316]	; (8008944 <HAL_DMA_IRQHandler+0x28ec>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d02a      	beq.n	8008862 <HAL_DMA_IRQHandler+0x280a>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a4d      	ldr	r2, [pc, #308]	; (8008948 <HAL_DMA_IRQHandler+0x28f0>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d022      	beq.n	800885c <HAL_DMA_IRQHandler+0x2804>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a4c      	ldr	r2, [pc, #304]	; (800894c <HAL_DMA_IRQHandler+0x28f4>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d01a      	beq.n	8008856 <HAL_DMA_IRQHandler+0x27fe>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a4a      	ldr	r2, [pc, #296]	; (8008950 <HAL_DMA_IRQHandler+0x28f8>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d012      	beq.n	8008850 <HAL_DMA_IRQHandler+0x27f8>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a49      	ldr	r2, [pc, #292]	; (8008954 <HAL_DMA_IRQHandler+0x28fc>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d00a      	beq.n	800884a <HAL_DMA_IRQHandler+0x27f2>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a47      	ldr	r2, [pc, #284]	; (8008958 <HAL_DMA_IRQHandler+0x2900>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d102      	bne.n	8008844 <HAL_DMA_IRQHandler+0x27ec>
 800883e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008842:	e01e      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 8008844:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008848:	e01b      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 800884a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800884e:	e018      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 8008850:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008854:	e015      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 8008856:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800885a:	e012      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 800885c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008860:	e00f      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 8008862:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008866:	e00c      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 8008868:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800886c:	e009      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 800886e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008872:	e006      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 8008874:	2320      	movs	r3, #32
 8008876:	e004      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 8008878:	2320      	movs	r3, #32
 800887a:	e002      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 800887c:	2320      	movs	r3, #32
 800887e:	e000      	b.n	8008882 <HAL_DMA_IRQHandler+0x282a>
 8008880:	2320      	movs	r3, #32
 8008882:	4a36      	ldr	r2, [pc, #216]	; (800895c <HAL_DMA_IRQHandler+0x2904>)
 8008884:	6093      	str	r3, [r2, #8]
 8008886:	e0e8      	b.n	8008a5a <HAL_DMA_IRQHandler+0x2a02>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	461a      	mov	r2, r3
 800888e:	4b35      	ldr	r3, [pc, #212]	; (8008964 <HAL_DMA_IRQHandler+0x290c>)
 8008890:	429a      	cmp	r2, r3
 8008892:	f240 8082 	bls.w	800899a <HAL_DMA_IRQHandler+0x2942>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a24      	ldr	r2, [pc, #144]	; (800892c <HAL_DMA_IRQHandler+0x28d4>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d078      	beq.n	8008992 <HAL_DMA_IRQHandler+0x293a>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a22      	ldr	r2, [pc, #136]	; (8008930 <HAL_DMA_IRQHandler+0x28d8>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d071      	beq.n	800898e <HAL_DMA_IRQHandler+0x2936>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a21      	ldr	r2, [pc, #132]	; (8008934 <HAL_DMA_IRQHandler+0x28dc>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d06a      	beq.n	800898a <HAL_DMA_IRQHandler+0x2932>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a1f      	ldr	r2, [pc, #124]	; (8008938 <HAL_DMA_IRQHandler+0x28e0>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d063      	beq.n	8008986 <HAL_DMA_IRQHandler+0x292e>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a1e      	ldr	r2, [pc, #120]	; (800893c <HAL_DMA_IRQHandler+0x28e4>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d05b      	beq.n	8008980 <HAL_DMA_IRQHandler+0x2928>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a1c      	ldr	r2, [pc, #112]	; (8008940 <HAL_DMA_IRQHandler+0x28e8>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d053      	beq.n	800897a <HAL_DMA_IRQHandler+0x2922>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a1b      	ldr	r2, [pc, #108]	; (8008944 <HAL_DMA_IRQHandler+0x28ec>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d04b      	beq.n	8008974 <HAL_DMA_IRQHandler+0x291c>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a19      	ldr	r2, [pc, #100]	; (8008948 <HAL_DMA_IRQHandler+0x28f0>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d043      	beq.n	800896e <HAL_DMA_IRQHandler+0x2916>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a18      	ldr	r2, [pc, #96]	; (800894c <HAL_DMA_IRQHandler+0x28f4>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d03b      	beq.n	8008968 <HAL_DMA_IRQHandler+0x2910>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a16      	ldr	r2, [pc, #88]	; (8008950 <HAL_DMA_IRQHandler+0x28f8>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d012      	beq.n	8008920 <HAL_DMA_IRQHandler+0x28c8>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a15      	ldr	r2, [pc, #84]	; (8008954 <HAL_DMA_IRQHandler+0x28fc>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d00a      	beq.n	800891a <HAL_DMA_IRQHandler+0x28c2>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a13      	ldr	r2, [pc, #76]	; (8008958 <HAL_DMA_IRQHandler+0x2900>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d102      	bne.n	8008914 <HAL_DMA_IRQHandler+0x28bc>
 800890e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008912:	e03f      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 8008914:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008918:	e03c      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 800891a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800891e:	e039      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 8008920:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008924:	e036      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 8008926:	bf00      	nop
 8008928:	40026458 	.word	0x40026458
 800892c:	40026010 	.word	0x40026010
 8008930:	40026410 	.word	0x40026410
 8008934:	40026070 	.word	0x40026070
 8008938:	40026470 	.word	0x40026470
 800893c:	40026028 	.word	0x40026028
 8008940:	40026428 	.word	0x40026428
 8008944:	40026088 	.word	0x40026088
 8008948:	40026488 	.word	0x40026488
 800894c:	40026040 	.word	0x40026040
 8008950:	40026440 	.word	0x40026440
 8008954:	400260a0 	.word	0x400260a0
 8008958:	400264a0 	.word	0x400264a0
 800895c:	40026400 	.word	0x40026400
 8008960:	400260b8 	.word	0x400260b8
 8008964:	40026058 	.word	0x40026058
 8008968:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800896c:	e012      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 800896e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008972:	e00f      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 8008974:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008978:	e00c      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 800897a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800897e:	e009      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 8008980:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008984:	e006      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 8008986:	2320      	movs	r3, #32
 8008988:	e004      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 800898a:	2320      	movs	r3, #32
 800898c:	e002      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 800898e:	2320      	movs	r3, #32
 8008990:	e000      	b.n	8008994 <HAL_DMA_IRQHandler+0x293c>
 8008992:	2320      	movs	r3, #32
 8008994:	4a7d      	ldr	r2, [pc, #500]	; (8008b8c <HAL_DMA_IRQHandler+0x2b34>)
 8008996:	60d3      	str	r3, [r2, #12]
 8008998:	e05f      	b.n	8008a5a <HAL_DMA_IRQHandler+0x2a02>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a7c      	ldr	r2, [pc, #496]	; (8008b90 <HAL_DMA_IRQHandler+0x2b38>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d057      	beq.n	8008a54 <HAL_DMA_IRQHandler+0x29fc>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a7a      	ldr	r2, [pc, #488]	; (8008b94 <HAL_DMA_IRQHandler+0x2b3c>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d050      	beq.n	8008a50 <HAL_DMA_IRQHandler+0x29f8>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a79      	ldr	r2, [pc, #484]	; (8008b98 <HAL_DMA_IRQHandler+0x2b40>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d049      	beq.n	8008a4c <HAL_DMA_IRQHandler+0x29f4>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a77      	ldr	r2, [pc, #476]	; (8008b9c <HAL_DMA_IRQHandler+0x2b44>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d042      	beq.n	8008a48 <HAL_DMA_IRQHandler+0x29f0>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a76      	ldr	r2, [pc, #472]	; (8008ba0 <HAL_DMA_IRQHandler+0x2b48>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d03a      	beq.n	8008a42 <HAL_DMA_IRQHandler+0x29ea>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a74      	ldr	r2, [pc, #464]	; (8008ba4 <HAL_DMA_IRQHandler+0x2b4c>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d032      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x29e4>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a73      	ldr	r2, [pc, #460]	; (8008ba8 <HAL_DMA_IRQHandler+0x2b50>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d02a      	beq.n	8008a36 <HAL_DMA_IRQHandler+0x29de>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a71      	ldr	r2, [pc, #452]	; (8008bac <HAL_DMA_IRQHandler+0x2b54>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d022      	beq.n	8008a30 <HAL_DMA_IRQHandler+0x29d8>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a70      	ldr	r2, [pc, #448]	; (8008bb0 <HAL_DMA_IRQHandler+0x2b58>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d01a      	beq.n	8008a2a <HAL_DMA_IRQHandler+0x29d2>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a6e      	ldr	r2, [pc, #440]	; (8008bb4 <HAL_DMA_IRQHandler+0x2b5c>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d012      	beq.n	8008a24 <HAL_DMA_IRQHandler+0x29cc>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a6d      	ldr	r2, [pc, #436]	; (8008bb8 <HAL_DMA_IRQHandler+0x2b60>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d00a      	beq.n	8008a1e <HAL_DMA_IRQHandler+0x29c6>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a6b      	ldr	r2, [pc, #428]	; (8008bbc <HAL_DMA_IRQHandler+0x2b64>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d102      	bne.n	8008a18 <HAL_DMA_IRQHandler+0x29c0>
 8008a12:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a16:	e01e      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a18:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008a1c:	e01b      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a1e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a22:	e018      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a24:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a28:	e015      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a2a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a2e:	e012      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a34:	e00f      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a3a:	e00c      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a40:	e009      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a46:	e006      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a48:	2320      	movs	r3, #32
 8008a4a:	e004      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a4c:	2320      	movs	r3, #32
 8008a4e:	e002      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a50:	2320      	movs	r3, #32
 8008a52:	e000      	b.n	8008a56 <HAL_DMA_IRQHandler+0x29fe>
 8008a54:	2320      	movs	r3, #32
 8008a56:	4a4d      	ldr	r2, [pc, #308]	; (8008b8c <HAL_DMA_IRQHandler+0x2b34>)
 8008a58:	6093      	str	r3, [r2, #8]

				/* Current memory buffer used is Memory 1 */
				if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d109      	bne.n	8008a7c <HAL_DMA_IRQHandler+0x2a24>
					if (hdma->XferM1CpltCallback != NULL) {
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	f000 820d 	beq.w	8008e8c <HAL_DMA_IRQHandler+0x2e34>
						/* Transfer complete Callback for memory1 */
						hdma->XferM1CpltCallback(hdma);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	4798      	blx	r3
					hdma->XferCpltCallback(hdma);
				}
			}
		}
	}
}
 8008a7a:	e207      	b.n	8008e8c <HAL_DMA_IRQHandler+0x2e34>
				else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	f000 8200 	beq.w	8008e8c <HAL_DMA_IRQHandler+0x2e34>
					if (hdma->XferCpltCallback != NULL) {
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f000 81fb 	beq.w	8008e8c <HAL_DMA_IRQHandler+0x2e34>
						hdma->XferCpltCallback(hdma);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	4798      	blx	r3
}
 8008a9e:	e1f5      	b.n	8008e8c <HAL_DMA_IRQHandler+0x2e34>
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0) {
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d107      	bne.n	8008abe <HAL_DMA_IRQHandler+0x2a66>
					__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f022 0210 	bic.w	r2, r2, #16
 8008abc:	601a      	str	r2, [r3, #0]
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	4b3e      	ldr	r3, [pc, #248]	; (8008bc0 <HAL_DMA_IRQHandler+0x2b68>)
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d97e      	bls.n	8008bc8 <HAL_DMA_IRQHandler+0x2b70>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a30      	ldr	r2, [pc, #192]	; (8008b90 <HAL_DMA_IRQHandler+0x2b38>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d057      	beq.n	8008b84 <HAL_DMA_IRQHandler+0x2b2c>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a2e      	ldr	r2, [pc, #184]	; (8008b94 <HAL_DMA_IRQHandler+0x2b3c>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d050      	beq.n	8008b80 <HAL_DMA_IRQHandler+0x2b28>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a2d      	ldr	r2, [pc, #180]	; (8008b98 <HAL_DMA_IRQHandler+0x2b40>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d049      	beq.n	8008b7c <HAL_DMA_IRQHandler+0x2b24>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a2b      	ldr	r2, [pc, #172]	; (8008b9c <HAL_DMA_IRQHandler+0x2b44>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d042      	beq.n	8008b78 <HAL_DMA_IRQHandler+0x2b20>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a2a      	ldr	r2, [pc, #168]	; (8008ba0 <HAL_DMA_IRQHandler+0x2b48>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d03a      	beq.n	8008b72 <HAL_DMA_IRQHandler+0x2b1a>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a28      	ldr	r2, [pc, #160]	; (8008ba4 <HAL_DMA_IRQHandler+0x2b4c>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d032      	beq.n	8008b6c <HAL_DMA_IRQHandler+0x2b14>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a27      	ldr	r2, [pc, #156]	; (8008ba8 <HAL_DMA_IRQHandler+0x2b50>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d02a      	beq.n	8008b66 <HAL_DMA_IRQHandler+0x2b0e>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a25      	ldr	r2, [pc, #148]	; (8008bac <HAL_DMA_IRQHandler+0x2b54>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d022      	beq.n	8008b60 <HAL_DMA_IRQHandler+0x2b08>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a24      	ldr	r2, [pc, #144]	; (8008bb0 <HAL_DMA_IRQHandler+0x2b58>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d01a      	beq.n	8008b5a <HAL_DMA_IRQHandler+0x2b02>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a22      	ldr	r2, [pc, #136]	; (8008bb4 <HAL_DMA_IRQHandler+0x2b5c>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d012      	beq.n	8008b54 <HAL_DMA_IRQHandler+0x2afc>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a21      	ldr	r2, [pc, #132]	; (8008bb8 <HAL_DMA_IRQHandler+0x2b60>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d00a      	beq.n	8008b4e <HAL_DMA_IRQHandler+0x2af6>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a1f      	ldr	r2, [pc, #124]	; (8008bbc <HAL_DMA_IRQHandler+0x2b64>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d102      	bne.n	8008b48 <HAL_DMA_IRQHandler+0x2af0>
 8008b42:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b46:	e01e      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b48:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008b4c:	e01b      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b4e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b52:	e018      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b54:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b58:	e015      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b5a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b5e:	e012      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b64:	e00f      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b6a:	e00c      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b70:	e009      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b76:	e006      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b78:	2320      	movs	r3, #32
 8008b7a:	e004      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b7c:	2320      	movs	r3, #32
 8008b7e:	e002      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b80:	2320      	movs	r3, #32
 8008b82:	e000      	b.n	8008b86 <HAL_DMA_IRQHandler+0x2b2e>
 8008b84:	2320      	movs	r3, #32
 8008b86:	4a0f      	ldr	r2, [pc, #60]	; (8008bc4 <HAL_DMA_IRQHandler+0x2b6c>)
 8008b88:	60d3      	str	r3, [r2, #12]
 8008b8a:	e16b      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e0c>
 8008b8c:	40026000 	.word	0x40026000
 8008b90:	40026010 	.word	0x40026010
 8008b94:	40026410 	.word	0x40026410
 8008b98:	40026070 	.word	0x40026070
 8008b9c:	40026470 	.word	0x40026470
 8008ba0:	40026028 	.word	0x40026028
 8008ba4:	40026428 	.word	0x40026428
 8008ba8:	40026088 	.word	0x40026088
 8008bac:	40026488 	.word	0x40026488
 8008bb0:	40026040 	.word	0x40026040
 8008bb4:	40026440 	.word	0x40026440
 8008bb8:	400260a0 	.word	0x400260a0
 8008bbc:	400264a0 	.word	0x400264a0
 8008bc0:	40026458 	.word	0x40026458
 8008bc4:	40026400 	.word	0x40026400
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	461a      	mov	r2, r3
 8008bce:	4b8c      	ldr	r3, [pc, #560]	; (8008e00 <HAL_DMA_IRQHandler+0x2da8>)
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d960      	bls.n	8008c96 <HAL_DMA_IRQHandler+0x2c3e>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a8a      	ldr	r2, [pc, #552]	; (8008e04 <HAL_DMA_IRQHandler+0x2dac>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d057      	beq.n	8008c8e <HAL_DMA_IRQHandler+0x2c36>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a89      	ldr	r2, [pc, #548]	; (8008e08 <HAL_DMA_IRQHandler+0x2db0>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d050      	beq.n	8008c8a <HAL_DMA_IRQHandler+0x2c32>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a87      	ldr	r2, [pc, #540]	; (8008e0c <HAL_DMA_IRQHandler+0x2db4>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d049      	beq.n	8008c86 <HAL_DMA_IRQHandler+0x2c2e>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a86      	ldr	r2, [pc, #536]	; (8008e10 <HAL_DMA_IRQHandler+0x2db8>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d042      	beq.n	8008c82 <HAL_DMA_IRQHandler+0x2c2a>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4a84      	ldr	r2, [pc, #528]	; (8008e14 <HAL_DMA_IRQHandler+0x2dbc>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d03a      	beq.n	8008c7c <HAL_DMA_IRQHandler+0x2c24>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a83      	ldr	r2, [pc, #524]	; (8008e18 <HAL_DMA_IRQHandler+0x2dc0>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d032      	beq.n	8008c76 <HAL_DMA_IRQHandler+0x2c1e>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4a81      	ldr	r2, [pc, #516]	; (8008e1c <HAL_DMA_IRQHandler+0x2dc4>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d02a      	beq.n	8008c70 <HAL_DMA_IRQHandler+0x2c18>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	4a80      	ldr	r2, [pc, #512]	; (8008e20 <HAL_DMA_IRQHandler+0x2dc8>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d022      	beq.n	8008c6a <HAL_DMA_IRQHandler+0x2c12>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4a7e      	ldr	r2, [pc, #504]	; (8008e24 <HAL_DMA_IRQHandler+0x2dcc>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d01a      	beq.n	8008c64 <HAL_DMA_IRQHandler+0x2c0c>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	4a7d      	ldr	r2, [pc, #500]	; (8008e28 <HAL_DMA_IRQHandler+0x2dd0>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d012      	beq.n	8008c5e <HAL_DMA_IRQHandler+0x2c06>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a7b      	ldr	r2, [pc, #492]	; (8008e2c <HAL_DMA_IRQHandler+0x2dd4>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d00a      	beq.n	8008c58 <HAL_DMA_IRQHandler+0x2c00>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a7a      	ldr	r2, [pc, #488]	; (8008e30 <HAL_DMA_IRQHandler+0x2dd8>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d102      	bne.n	8008c52 <HAL_DMA_IRQHandler+0x2bfa>
 8008c4c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c50:	e01e      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c52:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008c56:	e01b      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c5c:	e018      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c5e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c62:	e015      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c64:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c68:	e012      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c6e:	e00f      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c74:	e00c      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c7a:	e009      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c80:	e006      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c82:	2320      	movs	r3, #32
 8008c84:	e004      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c86:	2320      	movs	r3, #32
 8008c88:	e002      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c8a:	2320      	movs	r3, #32
 8008c8c:	e000      	b.n	8008c90 <HAL_DMA_IRQHandler+0x2c38>
 8008c8e:	2320      	movs	r3, #32
 8008c90:	4a68      	ldr	r2, [pc, #416]	; (8008e34 <HAL_DMA_IRQHandler+0x2ddc>)
 8008c92:	6093      	str	r3, [r2, #8]
 8008c94:	e0e6      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e0c>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	4b66      	ldr	r3, [pc, #408]	; (8008e38 <HAL_DMA_IRQHandler+0x2de0>)
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d960      	bls.n	8008d64 <HAL_DMA_IRQHandler+0x2d0c>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	4a57      	ldr	r2, [pc, #348]	; (8008e04 <HAL_DMA_IRQHandler+0x2dac>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d057      	beq.n	8008d5c <HAL_DMA_IRQHandler+0x2d04>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a55      	ldr	r2, [pc, #340]	; (8008e08 <HAL_DMA_IRQHandler+0x2db0>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d050      	beq.n	8008d58 <HAL_DMA_IRQHandler+0x2d00>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4a54      	ldr	r2, [pc, #336]	; (8008e0c <HAL_DMA_IRQHandler+0x2db4>)
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d049      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x2cfc>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	4a52      	ldr	r2, [pc, #328]	; (8008e10 <HAL_DMA_IRQHandler+0x2db8>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d042      	beq.n	8008d50 <HAL_DMA_IRQHandler+0x2cf8>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a51      	ldr	r2, [pc, #324]	; (8008e14 <HAL_DMA_IRQHandler+0x2dbc>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d03a      	beq.n	8008d4a <HAL_DMA_IRQHandler+0x2cf2>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4a4f      	ldr	r2, [pc, #316]	; (8008e18 <HAL_DMA_IRQHandler+0x2dc0>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d032      	beq.n	8008d44 <HAL_DMA_IRQHandler+0x2cec>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4a4e      	ldr	r2, [pc, #312]	; (8008e1c <HAL_DMA_IRQHandler+0x2dc4>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d02a      	beq.n	8008d3e <HAL_DMA_IRQHandler+0x2ce6>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a4c      	ldr	r2, [pc, #304]	; (8008e20 <HAL_DMA_IRQHandler+0x2dc8>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d022      	beq.n	8008d38 <HAL_DMA_IRQHandler+0x2ce0>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4a4b      	ldr	r2, [pc, #300]	; (8008e24 <HAL_DMA_IRQHandler+0x2dcc>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d01a      	beq.n	8008d32 <HAL_DMA_IRQHandler+0x2cda>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a49      	ldr	r2, [pc, #292]	; (8008e28 <HAL_DMA_IRQHandler+0x2dd0>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d012      	beq.n	8008d2c <HAL_DMA_IRQHandler+0x2cd4>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4a48      	ldr	r2, [pc, #288]	; (8008e2c <HAL_DMA_IRQHandler+0x2dd4>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d00a      	beq.n	8008d26 <HAL_DMA_IRQHandler+0x2cce>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4a46      	ldr	r2, [pc, #280]	; (8008e30 <HAL_DMA_IRQHandler+0x2dd8>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d102      	bne.n	8008d20 <HAL_DMA_IRQHandler+0x2cc8>
 8008d1a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d1e:	e01e      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d20:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008d24:	e01b      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d26:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d2a:	e018      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d2c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d30:	e015      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d32:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d36:	e012      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d38:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d3c:	e00f      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d3e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d42:	e00c      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d48:	e009      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d4e:	e006      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d50:	2320      	movs	r3, #32
 8008d52:	e004      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d54:	2320      	movs	r3, #32
 8008d56:	e002      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d58:	2320      	movs	r3, #32
 8008d5a:	e000      	b.n	8008d5e <HAL_DMA_IRQHandler+0x2d06>
 8008d5c:	2320      	movs	r3, #32
 8008d5e:	4a37      	ldr	r2, [pc, #220]	; (8008e3c <HAL_DMA_IRQHandler+0x2de4>)
 8008d60:	60d3      	str	r3, [r2, #12]
 8008d62:	e07f      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e0c>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a26      	ldr	r2, [pc, #152]	; (8008e04 <HAL_DMA_IRQHandler+0x2dac>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d077      	beq.n	8008e5e <HAL_DMA_IRQHandler+0x2e06>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a25      	ldr	r2, [pc, #148]	; (8008e08 <HAL_DMA_IRQHandler+0x2db0>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d070      	beq.n	8008e5a <HAL_DMA_IRQHandler+0x2e02>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a23      	ldr	r2, [pc, #140]	; (8008e0c <HAL_DMA_IRQHandler+0x2db4>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d069      	beq.n	8008e56 <HAL_DMA_IRQHandler+0x2dfe>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4a22      	ldr	r2, [pc, #136]	; (8008e10 <HAL_DMA_IRQHandler+0x2db8>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d062      	beq.n	8008e52 <HAL_DMA_IRQHandler+0x2dfa>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a20      	ldr	r2, [pc, #128]	; (8008e14 <HAL_DMA_IRQHandler+0x2dbc>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d05a      	beq.n	8008e4c <HAL_DMA_IRQHandler+0x2df4>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4a1f      	ldr	r2, [pc, #124]	; (8008e18 <HAL_DMA_IRQHandler+0x2dc0>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d052      	beq.n	8008e46 <HAL_DMA_IRQHandler+0x2dee>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a1d      	ldr	r2, [pc, #116]	; (8008e1c <HAL_DMA_IRQHandler+0x2dc4>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d04a      	beq.n	8008e40 <HAL_DMA_IRQHandler+0x2de8>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4a1c      	ldr	r2, [pc, #112]	; (8008e20 <HAL_DMA_IRQHandler+0x2dc8>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d022      	beq.n	8008dfa <HAL_DMA_IRQHandler+0x2da2>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	4a1a      	ldr	r2, [pc, #104]	; (8008e24 <HAL_DMA_IRQHandler+0x2dcc>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d01a      	beq.n	8008df4 <HAL_DMA_IRQHandler+0x2d9c>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	4a19      	ldr	r2, [pc, #100]	; (8008e28 <HAL_DMA_IRQHandler+0x2dd0>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d012      	beq.n	8008dee <HAL_DMA_IRQHandler+0x2d96>
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a17      	ldr	r2, [pc, #92]	; (8008e2c <HAL_DMA_IRQHandler+0x2dd4>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d00a      	beq.n	8008de8 <HAL_DMA_IRQHandler+0x2d90>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	4a16      	ldr	r2, [pc, #88]	; (8008e30 <HAL_DMA_IRQHandler+0x2dd8>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d102      	bne.n	8008de2 <HAL_DMA_IRQHandler+0x2d8a>
 8008ddc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008de0:	e03e      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008de2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008de6:	e03b      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008de8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008dec:	e038      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008dee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008df2:	e035      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008df4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008df8:	e032      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008dfa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008dfe:	e02f      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008e00:	400260b8 	.word	0x400260b8
 8008e04:	40026010 	.word	0x40026010
 8008e08:	40026410 	.word	0x40026410
 8008e0c:	40026070 	.word	0x40026070
 8008e10:	40026470 	.word	0x40026470
 8008e14:	40026028 	.word	0x40026028
 8008e18:	40026428 	.word	0x40026428
 8008e1c:	40026088 	.word	0x40026088
 8008e20:	40026488 	.word	0x40026488
 8008e24:	40026040 	.word	0x40026040
 8008e28:	40026440 	.word	0x40026440
 8008e2c:	400260a0 	.word	0x400260a0
 8008e30:	400264a0 	.word	0x400264a0
 8008e34:	40026400 	.word	0x40026400
 8008e38:	40026058 	.word	0x40026058
 8008e3c:	40026000 	.word	0x40026000
 8008e40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e44:	e00c      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008e46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e4a:	e009      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008e4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e50:	e006      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008e52:	2320      	movs	r3, #32
 8008e54:	e004      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008e56:	2320      	movs	r3, #32
 8008e58:	e002      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008e5a:	2320      	movs	r3, #32
 8008e5c:	e000      	b.n	8008e60 <HAL_DMA_IRQHandler+0x2e08>
 8008e5e:	2320      	movs	r3, #32
 8008e60:	4a0c      	ldr	r2, [pc, #48]	; (8008e94 <HAL_DMA_IRQHandler+0x2e3c>)
 8008e62:	6093      	str	r3, [r2, #8]
				hdma->ErrorCode |= HAL_DMA_ERROR_NONE;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	64da      	str	r2, [r3, #76]	; 0x4c
				hdma->State = HAL_DMA_STATE_READY_MEM0;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2211      	movs	r2, #17
 8008e70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				__HAL_UNLOCK(hdma);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2200      	movs	r2, #0
 8008e78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				if (hdma->XferCpltCallback != NULL) {
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d003      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x2e34>
					hdma->XferCpltCallback(hdma);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	4798      	blx	r3
}
 8008e8c:	bf00      	nop
 8008e8e:	3708      	adds	r7, #8
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bd80      	pop	{r7, pc}
 8008e94:	40026000 	.word	0x40026000

08008e98 <DMA_SetConfig>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 8008e98:	b480      	push	{r7}
 8008e9a:	b085      	sub	sp, #20
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	60f8      	str	r0, [r7, #12]
 8008ea0:	60b9      	str	r1, [r7, #8]
 8008ea2:	607a      	str	r2, [r7, #4]
 8008ea4:	603b      	str	r3, [r7, #0]
	/* Clear DBM bit */
	hdma->Instance->CR &= (uint32_t) (~DMA_SxCR_DBM);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	681a      	ldr	r2, [r3, #0]
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008eb4:	601a      	str	r2, [r3, #0]

	/* Configure DMA Stream data length */
	hdma->Instance->NDTR = DataLength;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	683a      	ldr	r2, [r7, #0]
 8008ebc:	605a      	str	r2, [r3, #4]

	/* Peripheral to Memory */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	689b      	ldr	r3, [r3, #8]
 8008ec2:	2b40      	cmp	r3, #64	; 0x40
 8008ec4:	d108      	bne.n	8008ed8 <DMA_SetConfig+0x40>
		/* Configure DMA Stream destination address */
		hdma->Instance->PAR = DstAddress;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	687a      	ldr	r2, [r7, #4]
 8008ecc:	609a      	str	r2, [r3, #8]

		/* Configure DMA Stream source address */
		hdma->Instance->M0AR = SrcAddress;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	68ba      	ldr	r2, [r7, #8]
 8008ed4:	60da      	str	r2, [r3, #12]
		hdma->Instance->PAR = SrcAddress;

		/* Configure DMA Stream destination address */
		hdma->Instance->M0AR = DstAddress;
	}
}
 8008ed6:	e007      	b.n	8008ee8 <DMA_SetConfig+0x50>
		hdma->Instance->PAR = SrcAddress;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	68ba      	ldr	r2, [r7, #8]
 8008ede:	609a      	str	r2, [r3, #8]
		hdma->Instance->M0AR = DstAddress;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	60da      	str	r2, [r3, #12]
}
 8008ee8:	bf00      	nop
 8008eea:	3714      	adds	r7, #20
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bc80      	pop	{r7}
 8008ef0:	4770      	bx	lr

08008ef2 <HAL_DMAEx_MultiBufferStart_IT>:
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma,
		uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress,
		uint32_t DataLength) {
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b084      	sub	sp, #16
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	60f8      	str	r0, [r7, #12]
 8008efa:	60b9      	str	r1, [r7, #8]
 8008efc:	607a      	str	r2, [r7, #4]
 8008efe:	603b      	str	r3, [r7, #0]
	/* Process Locked */
	__HAL_LOCK(hdma);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d101      	bne.n	8008f0e <HAL_DMAEx_MultiBufferStart_IT+0x1c>
 8008f0a:	2302      	movs	r3, #2
 8008f0c:	e065      	b.n	8008fda <HAL_DMAEx_MultiBufferStart_IT+0xe8>
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2201      	movs	r2, #1
 8008f12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Current memory buffer used is Memory 0 */
	if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d104      	bne.n	8008f2e <HAL_DMAEx_MultiBufferStart_IT+0x3c>
		hdma->State = HAL_DMA_STATE_BUSY_MEM0;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2212      	movs	r2, #18
 8008f28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8008f2c:	e00a      	b.n	8008f44 <HAL_DMAEx_MultiBufferStart_IT+0x52>
	}
	/* Current memory buffer used is Memory 1 */
	else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d003      	beq.n	8008f44 <HAL_DMAEx_MultiBufferStart_IT+0x52>
		hdma->State = HAL_DMA_STATE_BUSY_MEM1;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2222      	movs	r2, #34	; 0x22
 8008f40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Check the parameters */
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));

	/* Disable the peripheral */
	__HAL_DMA_DISABLE(hdma);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f022 0201 	bic.w	r2, r2, #1
 8008f52:	601a      	str	r2, [r3, #0]

	/* Enable the Double buffer mode */
	hdma->Instance->CR |= (uint32_t) DMA_SxCR_DBM;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	681a      	ldr	r2, [r3, #0]
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008f62:	601a      	str	r2, [r3, #0]

	/* Configure DMA Stream destination address */
	hdma->Instance->M1AR = SecondMemAddress;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	683a      	ldr	r2, [r7, #0]
 8008f6a:	611a      	str	r2, [r3, #16]

	/* Configure the source, destination address and the data length */
	DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008f6c:	69bb      	ldr	r3, [r7, #24]
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	68b9      	ldr	r1, [r7, #8]
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f000 f84e 	bl	8009014 <DMA_MultiBufferSetConfig>

	/* Enable the transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	681a      	ldr	r2, [r3, #0]
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f042 0210 	orr.w	r2, r2, #16
 8008f86:	601a      	str	r2, [r3, #0]

	/* Enable the Half transfer interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	681a      	ldr	r2, [r3, #0]
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f042 0208 	orr.w	r2, r2, #8
 8008f96:	601a      	str	r2, [r3, #0]

	/* Enable the transfer Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	681a      	ldr	r2, [r3, #0]
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f042 0204 	orr.w	r2, r2, #4
 8008fa6:	601a      	str	r2, [r3, #0]

	/* Enable the fifo Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	695a      	ldr	r2, [r3, #20]
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008fb6:	615a      	str	r2, [r3, #20]

	/* Enable the direct mode Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f042 0202 	orr.w	r2, r2, #2
 8008fc6:	601a      	str	r2, [r3, #0]

	/* Enable the peripheral */
	__HAL_DMA_ENABLE(hdma);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	681a      	ldr	r2, [r3, #0]
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f042 0201 	orr.w	r2, r2, #1
 8008fd6:	601a      	str	r2, [r3, #0]

	return HAL_OK;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}

08008fe2 <HAL_DMAEx_ChangeMemory>:
 *         MEMORY1 and the MEMORY1 address can be changed only when the current 
 *         transfer use MEMORY0.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma,
		uint32_t Address, HAL_DMA_MemoryTypeDef memory) {
 8008fe2:	b480      	push	{r7}
 8008fe4:	b085      	sub	sp, #20
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	60f8      	str	r0, [r7, #12]
 8008fea:	60b9      	str	r1, [r7, #8]
 8008fec:	4613      	mov	r3, r2
 8008fee:	71fb      	strb	r3, [r7, #7]
	if (memory == MEMORY0) {
 8008ff0:	79fb      	ldrb	r3, [r7, #7]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d104      	bne.n	8009000 <HAL_DMAEx_ChangeMemory+0x1e>
		/* change the memory0 address */
		hdma->Instance->M0AR = Address;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	68ba      	ldr	r2, [r7, #8]
 8008ffc:	60da      	str	r2, [r3, #12]
 8008ffe:	e003      	b.n	8009008 <HAL_DMAEx_ChangeMemory+0x26>
	} else {
		/* change the memory1 address */
		hdma->Instance->M1AR = Address;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	68ba      	ldr	r2, [r7, #8]
 8009006:	611a      	str	r2, [r3, #16]
	}

	return HAL_OK;
 8009008:	2300      	movs	r3, #0
}
 800900a:	4618      	mov	r0, r3
 800900c:	3714      	adds	r7, #20
 800900e:	46bd      	mov	sp, r7
 8009010:	bc80      	pop	{r7}
 8009012:	4770      	bx	lr

08009014 <DMA_MultiBufferSetConfig>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma,
		uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) {
 8009014:	b480      	push	{r7}
 8009016:	b085      	sub	sp, #20
 8009018:	af00      	add	r7, sp, #0
 800901a:	60f8      	str	r0, [r7, #12]
 800901c:	60b9      	str	r1, [r7, #8]
 800901e:	607a      	str	r2, [r7, #4]
 8009020:	603b      	str	r3, [r7, #0]
	/* Configure DMA Stream data length */
	hdma->Instance->NDTR = DataLength;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	683a      	ldr	r2, [r7, #0]
 8009028:	605a      	str	r2, [r3, #4]

	/* Peripheral to Memory */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	689b      	ldr	r3, [r3, #8]
 800902e:	2b40      	cmp	r3, #64	; 0x40
 8009030:	d108      	bne.n	8009044 <DMA_MultiBufferSetConfig+0x30>
		/* Configure DMA Stream destination address */
		hdma->Instance->PAR = DstAddress;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	609a      	str	r2, [r3, #8]

		/* Configure DMA Stream source address */
		hdma->Instance->M0AR = SrcAddress;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	68ba      	ldr	r2, [r7, #8]
 8009040:	60da      	str	r2, [r3, #12]
		hdma->Instance->PAR = SrcAddress;

		/* Configure DMA Stream destination address */
		hdma->Instance->M0AR = DstAddress;
	}
}
 8009042:	e007      	b.n	8009054 <DMA_MultiBufferSetConfig+0x40>
		hdma->Instance->PAR = SrcAddress;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	68ba      	ldr	r2, [r7, #8]
 800904a:	609a      	str	r2, [r3, #8]
		hdma->Instance->M0AR = DstAddress;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	687a      	ldr	r2, [r7, #4]
 8009052:	60da      	str	r2, [r3, #12]
}
 8009054:	bf00      	nop
 8009056:	3714      	adds	r7, #20
 8009058:	46bd      	mov	sp, r7
 800905a:	bc80      	pop	{r7}
 800905c:	4770      	bx	lr
	...

08009060 <HAL_GPIO_Init>:
 *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
 * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 *         the configuration information for the specified GPIO peripheral.
 * @retval None
 */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) {
 8009060:	b480      	push	{r7}
 8009062:	b089      	sub	sp, #36	; 0x24
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
 8009068:	6039      	str	r1, [r7, #0]
	uint32_t position;
	uint32_t ioposition = 0x00;
 800906a:	2300      	movs	r3, #0
 800906c:	617b      	str	r3, [r7, #20]
	uint32_t iocurrent = 0x00;
 800906e:	2300      	movs	r3, #0
 8009070:	613b      	str	r3, [r7, #16]
	uint32_t temp = 0x00;
 8009072:	2300      	movs	r3, #0
 8009074:	61bb      	str	r3, [r7, #24]
	assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
	assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
	assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

	/* Configure the port pins */
	for (position = 0; position < GPIO_NUMBER; position++) {
 8009076:	2300      	movs	r3, #0
 8009078:	61fb      	str	r3, [r7, #28]
 800907a:	e16f      	b.n	800935c <HAL_GPIO_Init+0x2fc>
		/* Get the IO position */
		ioposition = ((uint32_t) 0x01) << position;
 800907c:	2201      	movs	r2, #1
 800907e:	69fb      	ldr	r3, [r7, #28]
 8009080:	fa02 f303 	lsl.w	r3, r2, r3
 8009084:	617b      	str	r3, [r7, #20]
		/* Get the current IO position */
		iocurrent = (uint32_t) (GPIO_Init->Pin) & ioposition;
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	697a      	ldr	r2, [r7, #20]
 800908c:	4013      	ands	r3, r2
 800908e:	613b      	str	r3, [r7, #16]

		if (iocurrent == ioposition) {
 8009090:	693a      	ldr	r2, [r7, #16]
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	429a      	cmp	r2, r3
 8009096:	f040 815e 	bne.w	8009356 <HAL_GPIO_Init+0x2f6>
			/*--------------------- GPIO Mode Configuration ------------------------*/
			/* In case of Alternate function mode selection */
			if ((GPIO_Init->Mode == GPIO_MODE_AF_PP)
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	2b02      	cmp	r3, #2
 80090a0:	d003      	beq.n	80090aa <HAL_GPIO_Init+0x4a>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	2b12      	cmp	r3, #18
 80090a8:	d123      	bne.n	80090f2 <HAL_GPIO_Init+0x92>
				/* Check the Alternate function parameter */
				assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
				/* Configure Alternate function mapped with the current IO */
				temp = GPIOx->AFR[position >> 3];
 80090aa:	69fb      	ldr	r3, [r7, #28]
 80090ac:	08da      	lsrs	r2, r3, #3
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	3208      	adds	r2, #8
 80090b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090b6:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) 0xF
						<< ((uint32_t) (position & (uint32_t) 0x07) * 4));
 80090b8:	69fb      	ldr	r3, [r7, #28]
 80090ba:	f003 0307 	and.w	r3, r3, #7
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	220f      	movs	r2, #15
 80090c2:	fa02 f303 	lsl.w	r3, r2, r3
				temp &= ~((uint32_t) 0xF
 80090c6:	43db      	mvns	r3, r3
 80090c8:	69ba      	ldr	r2, [r7, #24]
 80090ca:	4013      	ands	r3, r2
 80090cc:	61bb      	str	r3, [r7, #24]
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	691a      	ldr	r2, [r3, #16]
						<< (((uint32_t) position & (uint32_t) 0x07) * 4));
 80090d2:	69fb      	ldr	r3, [r7, #28]
 80090d4:	f003 0307 	and.w	r3, r3, #7
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	fa02 f303 	lsl.w	r3, r2, r3
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 80090de:	69ba      	ldr	r2, [r7, #24]
 80090e0:	4313      	orrs	r3, r2
 80090e2:	61bb      	str	r3, [r7, #24]
				GPIOx->AFR[position >> 3] = temp;
 80090e4:	69fb      	ldr	r3, [r7, #28]
 80090e6:	08da      	lsrs	r2, r3, #3
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	3208      	adds	r2, #8
 80090ec:	69b9      	ldr	r1, [r7, #24]
 80090ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			}

			/* Configure IO Direction mode (Input, Output, Alternate or Analog) */
			temp = GPIOx->MODER;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	61bb      	str	r3, [r7, #24]
			temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80090f8:	69fb      	ldr	r3, [r7, #28]
 80090fa:	005b      	lsls	r3, r3, #1
 80090fc:	2203      	movs	r2, #3
 80090fe:	fa02 f303 	lsl.w	r3, r2, r3
 8009102:	43db      	mvns	r3, r3
 8009104:	69ba      	ldr	r2, [r7, #24]
 8009106:	4013      	ands	r3, r2
 8009108:	61bb      	str	r3, [r7, #24]
			temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	685b      	ldr	r3, [r3, #4]
 800910e:	f003 0203 	and.w	r2, r3, #3
 8009112:	69fb      	ldr	r3, [r7, #28]
 8009114:	005b      	lsls	r3, r3, #1
 8009116:	fa02 f303 	lsl.w	r3, r2, r3
 800911a:	69ba      	ldr	r2, [r7, #24]
 800911c:	4313      	orrs	r3, r2
 800911e:	61bb      	str	r3, [r7, #24]
			GPIOx->MODER = temp;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	69ba      	ldr	r2, [r7, #24]
 8009124:	601a      	str	r2, [r3, #0]

			/* In case of Output or Alternate function mode selection */
			if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP)
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	685b      	ldr	r3, [r3, #4]
 800912a:	2b01      	cmp	r3, #1
 800912c:	d00b      	beq.n	8009146 <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_PP)
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	2b02      	cmp	r3, #2
 8009134:	d007      	beq.n	8009146 <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD)
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	2b11      	cmp	r3, #17
 800913c:	d003      	beq.n	8009146 <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	685b      	ldr	r3, [r3, #4]
 8009142:	2b12      	cmp	r3, #18
 8009144:	d130      	bne.n	80091a8 <HAL_GPIO_Init+0x148>
				/* Check the Speed parameter */
				assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
				/* Configure the IO Speed */
				temp = GPIOx->OSPEEDR;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	61bb      	str	r3, [r7, #24]
				temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800914c:	69fb      	ldr	r3, [r7, #28]
 800914e:	005b      	lsls	r3, r3, #1
 8009150:	2203      	movs	r2, #3
 8009152:	fa02 f303 	lsl.w	r3, r2, r3
 8009156:	43db      	mvns	r3, r3
 8009158:	69ba      	ldr	r2, [r7, #24]
 800915a:	4013      	ands	r3, r2
 800915c:	61bb      	str	r3, [r7, #24]
				temp |= (GPIO_Init->Speed << (position * 2));
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	68da      	ldr	r2, [r3, #12]
 8009162:	69fb      	ldr	r3, [r7, #28]
 8009164:	005b      	lsls	r3, r3, #1
 8009166:	fa02 f303 	lsl.w	r3, r2, r3
 800916a:	69ba      	ldr	r2, [r7, #24]
 800916c:	4313      	orrs	r3, r2
 800916e:	61bb      	str	r3, [r7, #24]
				GPIOx->OSPEEDR = temp;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	69ba      	ldr	r2, [r7, #24]
 8009174:	609a      	str	r2, [r3, #8]

				/* Configure the IO Output Type */
				temp = GPIOx->OTYPER;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	61bb      	str	r3, [r7, #24]
				temp &= ~(GPIO_OTYPER_OT_0 << position);
 800917c:	2201      	movs	r2, #1
 800917e:	69fb      	ldr	r3, [r7, #28]
 8009180:	fa02 f303 	lsl.w	r3, r2, r3
 8009184:	43db      	mvns	r3, r3
 8009186:	69ba      	ldr	r2, [r7, #24]
 8009188:	4013      	ands	r3, r2
 800918a:	61bb      	str	r3, [r7, #24]
				temp |=
						(((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	091b      	lsrs	r3, r3, #4
 8009192:	f003 0201 	and.w	r2, r3, #1
 8009196:	69fb      	ldr	r3, [r7, #28]
 8009198:	fa02 f303 	lsl.w	r3, r2, r3
				temp |=
 800919c:	69ba      	ldr	r2, [r7, #24]
 800919e:	4313      	orrs	r3, r2
 80091a0:	61bb      	str	r3, [r7, #24]
				GPIOx->OTYPER = temp;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	69ba      	ldr	r2, [r7, #24]
 80091a6:	605a      	str	r2, [r3, #4]
			}

			/* Activate the Pull-up or Pull down resistor for the current IO */
			temp = GPIOx->PUPDR;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	68db      	ldr	r3, [r3, #12]
 80091ac:	61bb      	str	r3, [r7, #24]
			temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80091ae:	69fb      	ldr	r3, [r7, #28]
 80091b0:	005b      	lsls	r3, r3, #1
 80091b2:	2203      	movs	r2, #3
 80091b4:	fa02 f303 	lsl.w	r3, r2, r3
 80091b8:	43db      	mvns	r3, r3
 80091ba:	69ba      	ldr	r2, [r7, #24]
 80091bc:	4013      	ands	r3, r2
 80091be:	61bb      	str	r3, [r7, #24]
			temp |= ((GPIO_Init->Pull) << (position * 2));
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	689a      	ldr	r2, [r3, #8]
 80091c4:	69fb      	ldr	r3, [r7, #28]
 80091c6:	005b      	lsls	r3, r3, #1
 80091c8:	fa02 f303 	lsl.w	r3, r2, r3
 80091cc:	69ba      	ldr	r2, [r7, #24]
 80091ce:	4313      	orrs	r3, r2
 80091d0:	61bb      	str	r3, [r7, #24]
			GPIOx->PUPDR = temp;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	69ba      	ldr	r2, [r7, #24]
 80091d6:	60da      	str	r2, [r3, #12]

			/*--------------------- EXTI Mode Configuration ------------------------*/
			/* Configure the External Interrupt or event for the current IO */
			if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) {
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	f000 80b8 	beq.w	8009356 <HAL_GPIO_Init+0x2f6>
				/* Enable SYSCFG Clock */
				__HAL_RCC_SYSCFG_CLK_ENABLE();
 80091e6:	4b62      	ldr	r3, [pc, #392]	; (8009370 <HAL_GPIO_Init+0x310>)
 80091e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091ea:	4a61      	ldr	r2, [pc, #388]	; (8009370 <HAL_GPIO_Init+0x310>)
 80091ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80091f0:	6453      	str	r3, [r2, #68]	; 0x44
 80091f2:	4b5f      	ldr	r3, [pc, #380]	; (8009370 <HAL_GPIO_Init+0x310>)
 80091f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80091fa:	60fb      	str	r3, [r7, #12]
 80091fc:	68fb      	ldr	r3, [r7, #12]

				temp = SYSCFG->EXTICR[position >> 2];
 80091fe:	4a5d      	ldr	r2, [pc, #372]	; (8009374 <HAL_GPIO_Init+0x314>)
 8009200:	69fb      	ldr	r3, [r7, #28]
 8009202:	089b      	lsrs	r3, r3, #2
 8009204:	3302      	adds	r3, #2
 8009206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800920a:	61bb      	str	r3, [r7, #24]
				temp &= ~(((uint32_t) 0x0F) << (4 * (position & 0x03)));
 800920c:	69fb      	ldr	r3, [r7, #28]
 800920e:	f003 0303 	and.w	r3, r3, #3
 8009212:	009b      	lsls	r3, r3, #2
 8009214:	220f      	movs	r2, #15
 8009216:	fa02 f303 	lsl.w	r3, r2, r3
 800921a:	43db      	mvns	r3, r3
 800921c:	69ba      	ldr	r2, [r7, #24]
 800921e:	4013      	ands	r3, r2
 8009220:	61bb      	str	r3, [r7, #24]
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	4a54      	ldr	r2, [pc, #336]	; (8009378 <HAL_GPIO_Init+0x318>)
 8009226:	4293      	cmp	r3, r2
 8009228:	d031      	beq.n	800928e <HAL_GPIO_Init+0x22e>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	4a53      	ldr	r2, [pc, #332]	; (800937c <HAL_GPIO_Init+0x31c>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d02b      	beq.n	800928a <HAL_GPIO_Init+0x22a>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	4a52      	ldr	r2, [pc, #328]	; (8009380 <HAL_GPIO_Init+0x320>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d025      	beq.n	8009286 <HAL_GPIO_Init+0x226>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	4a51      	ldr	r2, [pc, #324]	; (8009384 <HAL_GPIO_Init+0x324>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d01f      	beq.n	8009282 <HAL_GPIO_Init+0x222>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	4a50      	ldr	r2, [pc, #320]	; (8009388 <HAL_GPIO_Init+0x328>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d019      	beq.n	800927e <HAL_GPIO_Init+0x21e>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	4a4f      	ldr	r2, [pc, #316]	; (800938c <HAL_GPIO_Init+0x32c>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d013      	beq.n	800927a <HAL_GPIO_Init+0x21a>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4a4e      	ldr	r2, [pc, #312]	; (8009390 <HAL_GPIO_Init+0x330>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d00d      	beq.n	8009276 <HAL_GPIO_Init+0x216>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	4a4d      	ldr	r2, [pc, #308]	; (8009394 <HAL_GPIO_Init+0x334>)
 800925e:	4293      	cmp	r3, r2
 8009260:	d007      	beq.n	8009272 <HAL_GPIO_Init+0x212>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	4a4c      	ldr	r2, [pc, #304]	; (8009398 <HAL_GPIO_Init+0x338>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d101      	bne.n	800926e <HAL_GPIO_Init+0x20e>
 800926a:	2308      	movs	r3, #8
 800926c:	e010      	b.n	8009290 <HAL_GPIO_Init+0x230>
 800926e:	2309      	movs	r3, #9
 8009270:	e00e      	b.n	8009290 <HAL_GPIO_Init+0x230>
 8009272:	2307      	movs	r3, #7
 8009274:	e00c      	b.n	8009290 <HAL_GPIO_Init+0x230>
 8009276:	2306      	movs	r3, #6
 8009278:	e00a      	b.n	8009290 <HAL_GPIO_Init+0x230>
 800927a:	2305      	movs	r3, #5
 800927c:	e008      	b.n	8009290 <HAL_GPIO_Init+0x230>
 800927e:	2304      	movs	r3, #4
 8009280:	e006      	b.n	8009290 <HAL_GPIO_Init+0x230>
 8009282:	2303      	movs	r3, #3
 8009284:	e004      	b.n	8009290 <HAL_GPIO_Init+0x230>
 8009286:	2302      	movs	r3, #2
 8009288:	e002      	b.n	8009290 <HAL_GPIO_Init+0x230>
 800928a:	2301      	movs	r3, #1
 800928c:	e000      	b.n	8009290 <HAL_GPIO_Init+0x230>
 800928e:	2300      	movs	r3, #0
						<< (4 * (position & 0x03)));
 8009290:	69fa      	ldr	r2, [r7, #28]
 8009292:	f002 0203 	and.w	r2, r2, #3
 8009296:	0092      	lsls	r2, r2, #2
 8009298:	4093      	lsls	r3, r2
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 800929a:	69ba      	ldr	r2, [r7, #24]
 800929c:	4313      	orrs	r3, r2
 800929e:	61bb      	str	r3, [r7, #24]
				SYSCFG->EXTICR[position >> 2] = temp;
 80092a0:	4934      	ldr	r1, [pc, #208]	; (8009374 <HAL_GPIO_Init+0x314>)
 80092a2:	69fb      	ldr	r3, [r7, #28]
 80092a4:	089b      	lsrs	r3, r3, #2
 80092a6:	3302      	adds	r3, #2
 80092a8:	69ba      	ldr	r2, [r7, #24]
 80092aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				/* Clear EXTI line configuration */
				temp = EXTI->IMR;
 80092ae:	4b3b      	ldr	r3, [pc, #236]	; (800939c <HAL_GPIO_Init+0x33c>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	43db      	mvns	r3, r3
 80092b8:	69ba      	ldr	r2, [r7, #24]
 80092ba:	4013      	ands	r3, r2
 80092bc:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT) {
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d003      	beq.n	80092d2 <HAL_GPIO_Init+0x272>
					temp |= iocurrent;
 80092ca:	69ba      	ldr	r2, [r7, #24]
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	4313      	orrs	r3, r2
 80092d0:	61bb      	str	r3, [r7, #24]
				}
				EXTI->IMR = temp;
 80092d2:	4a32      	ldr	r2, [pc, #200]	; (800939c <HAL_GPIO_Init+0x33c>)
 80092d4:	69bb      	ldr	r3, [r7, #24]
 80092d6:	6013      	str	r3, [r2, #0]

				temp = EXTI->EMR;
 80092d8:	4b30      	ldr	r3, [pc, #192]	; (800939c <HAL_GPIO_Init+0x33c>)
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	43db      	mvns	r3, r3
 80092e2:	69ba      	ldr	r2, [r7, #24]
 80092e4:	4013      	ands	r3, r2
 80092e6:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT) {
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d003      	beq.n	80092fc <HAL_GPIO_Init+0x29c>
					temp |= iocurrent;
 80092f4:	69ba      	ldr	r2, [r7, #24]
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	4313      	orrs	r3, r2
 80092fa:	61bb      	str	r3, [r7, #24]
				}
				EXTI->EMR = temp;
 80092fc:	4a27      	ldr	r2, [pc, #156]	; (800939c <HAL_GPIO_Init+0x33c>)
 80092fe:	69bb      	ldr	r3, [r7, #24]
 8009300:	6053      	str	r3, [r2, #4]

				/* Clear Rising Falling edge configuration */
				temp = EXTI->RTSR;
 8009302:	4b26      	ldr	r3, [pc, #152]	; (800939c <HAL_GPIO_Init+0x33c>)
 8009304:	689b      	ldr	r3, [r3, #8]
 8009306:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	43db      	mvns	r3, r3
 800930c:	69ba      	ldr	r2, [r7, #24]
 800930e:	4013      	ands	r3, r2
 8009310:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE) {
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800931a:	2b00      	cmp	r3, #0
 800931c:	d003      	beq.n	8009326 <HAL_GPIO_Init+0x2c6>
					temp |= iocurrent;
 800931e:	69ba      	ldr	r2, [r7, #24]
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	4313      	orrs	r3, r2
 8009324:	61bb      	str	r3, [r7, #24]
				}
				EXTI->RTSR = temp;
 8009326:	4a1d      	ldr	r2, [pc, #116]	; (800939c <HAL_GPIO_Init+0x33c>)
 8009328:	69bb      	ldr	r3, [r7, #24]
 800932a:	6093      	str	r3, [r2, #8]

				temp = EXTI->FTSR;
 800932c:	4b1b      	ldr	r3, [pc, #108]	; (800939c <HAL_GPIO_Init+0x33c>)
 800932e:	68db      	ldr	r3, [r3, #12]
 8009330:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	43db      	mvns	r3, r3
 8009336:	69ba      	ldr	r2, [r7, #24]
 8009338:	4013      	ands	r3, r2
 800933a:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE) {
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009344:	2b00      	cmp	r3, #0
 8009346:	d003      	beq.n	8009350 <HAL_GPIO_Init+0x2f0>
					temp |= iocurrent;
 8009348:	69ba      	ldr	r2, [r7, #24]
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	4313      	orrs	r3, r2
 800934e:	61bb      	str	r3, [r7, #24]
				}
				EXTI->FTSR = temp;
 8009350:	4a12      	ldr	r2, [pc, #72]	; (800939c <HAL_GPIO_Init+0x33c>)
 8009352:	69bb      	ldr	r3, [r7, #24]
 8009354:	60d3      	str	r3, [r2, #12]
	for (position = 0; position < GPIO_NUMBER; position++) {
 8009356:	69fb      	ldr	r3, [r7, #28]
 8009358:	3301      	adds	r3, #1
 800935a:	61fb      	str	r3, [r7, #28]
 800935c:	69fb      	ldr	r3, [r7, #28]
 800935e:	2b0f      	cmp	r3, #15
 8009360:	f67f ae8c 	bls.w	800907c <HAL_GPIO_Init+0x1c>
			}
		}
	}
}
 8009364:	bf00      	nop
 8009366:	bf00      	nop
 8009368:	3724      	adds	r7, #36	; 0x24
 800936a:	46bd      	mov	sp, r7
 800936c:	bc80      	pop	{r7}
 800936e:	4770      	bx	lr
 8009370:	40023800 	.word	0x40023800
 8009374:	40013800 	.word	0x40013800
 8009378:	40020000 	.word	0x40020000
 800937c:	40020400 	.word	0x40020400
 8009380:	40020800 	.word	0x40020800
 8009384:	40020c00 	.word	0x40020c00
 8009388:	40021000 	.word	0x40021000
 800938c:	40021400 	.word	0x40021400
 8009390:	40021800 	.word	0x40021800
 8009394:	40021c00 	.word	0x40021c00
 8009398:	40022000 	.word	0x40022000
 800939c:	40013c00 	.word	0x40013c00

080093a0 <HAL_GPIO_WritePin>:
 *            @arg GPIO_PIN_RESET: to clear the port pin
 *            @arg GPIO_PIN_SET: to set the port pin
 * @retval None
 */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin,
		GPIO_PinState PinState) {
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	460b      	mov	r3, r1
 80093aa:	807b      	strh	r3, [r7, #2]
 80093ac:	4613      	mov	r3, r2
 80093ae:	707b      	strb	r3, [r7, #1]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
	assert_param(IS_GPIO_PIN_ACTION(PinState));

	if (PinState != GPIO_PIN_RESET) {
 80093b0:	787b      	ldrb	r3, [r7, #1]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d003      	beq.n	80093be <HAL_GPIO_WritePin+0x1e>
		GPIOx->BSRR = GPIO_Pin;
 80093b6:	887a      	ldrh	r2, [r7, #2]
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	619a      	str	r2, [r3, #24]
	} else {
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
	}
}
 80093bc:	e003      	b.n	80093c6 <HAL_GPIO_WritePin+0x26>
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
 80093be:	887b      	ldrh	r3, [r7, #2]
 80093c0:	041a      	lsls	r2, r3, #16
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	619a      	str	r2, [r3, #24]
}
 80093c6:	bf00      	nop
 80093c8:	370c      	adds	r7, #12
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bc80      	pop	{r7}
 80093ce:	4770      	bx	lr

080093d0 <HAL_GPIO_TogglePin>:
 * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral for STM32F429X device or
 *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
 * @param  GPIO_Pin: Specifies the pins to be toggled.
 * @retval None
 */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	460b      	mov	r3, r1
 80093da:	807b      	strh	r3, [r7, #2]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));

	GPIOx->ODR ^= GPIO_Pin;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	695a      	ldr	r2, [r3, #20]
 80093e0:	887b      	ldrh	r3, [r7, #2]
 80093e2:	405a      	eors	r2, r3
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	615a      	str	r2, [r3, #20]
}
 80093e8:	bf00      	nop
 80093ea:	370c      	adds	r7, #12
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bc80      	pop	{r7}
 80093f0:	4770      	bx	lr
	...

080093f4 <HAL_I2C_Init>:
 *         in the I2C_InitTypeDef and create the associated handle.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) {
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
	uint32_t freqrange = 0;
 80093fc:	2300      	movs	r3, #0
 80093fe:	60fb      	str	r3, [r7, #12]
	uint32_t pclk1 = 0;
 8009400:	2300      	movs	r3, #0
 8009402:	60bb      	str	r3, [r7, #8]

	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d101      	bne.n	800940e <HAL_I2C_Init+0x1a>
		return HAL_ERROR;
 800940a:	2301      	movs	r3, #1
 800940c:	e0c2      	b.n	8009594 <HAL_I2C_Init+0x1a0>
	assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
	assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
	assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
	assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

	if (hi2c->State == HAL_I2C_STATE_RESET) {
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009414:	b2db      	uxtb	r3, r3
 8009416:	2b00      	cmp	r3, #0
 8009418:	d106      	bne.n	8009428 <HAL_I2C_Init+0x34>
		/* Allocate lock resource and initialize it */
		hi2c->Lock = HAL_UNLOCKED;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2200      	movs	r2, #0
 800941e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_I2C_MspInit(hi2c);
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f000 f8e8 	bl	80095f8 <HAL_I2C_MspInit>
	}

	hi2c->State = HAL_I2C_STATE_BUSY;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2202      	movs	r2, #2
 800942c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Disable the selected I2C peripheral */
	__HAL_I2C_DISABLE(hi2c);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	681a      	ldr	r2, [r3, #0]
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f022 0201 	bic.w	r2, r2, #1
 800943e:	601a      	str	r2, [r3, #0]

	/* Get PCLK1 frequency */
	pclk1 = HAL_RCC_GetPCLK1Freq();
 8009440:	f000 fffe 	bl	800a440 <HAL_RCC_GetPCLK1Freq>
 8009444:	60b8      	str	r0, [r7, #8]

	/* Calculate frequency range */
	freqrange = I2C_FREQRANGE(pclk1);
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	4a54      	ldr	r2, [pc, #336]	; (800959c <HAL_I2C_Init+0x1a8>)
 800944a:	fba2 2303 	umull	r2, r3, r2, r3
 800944e:	0c9b      	lsrs	r3, r3, #18
 8009450:	60fb      	str	r3, [r7, #12]

	/*---------------------------- I2Cx CR2 Configuration ----------------------*/
	/* Configure I2Cx: Frequency range */
	hi2c->Instance->CR2 = freqrange;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	68fa      	ldr	r2, [r7, #12]
 8009458:	605a      	str	r2, [r3, #4]

	/*---------------------------- I2Cx TRISE Configuration --------------------*/
	/* Configure I2Cx: Rise Time */
	hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	4a50      	ldr	r2, [pc, #320]	; (80095a0 <HAL_I2C_Init+0x1ac>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d802      	bhi.n	800946a <HAL_I2C_Init+0x76>
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	3301      	adds	r3, #1
 8009468:	e009      	b.n	800947e <HAL_I2C_Init+0x8a>
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8009470:	fb02 f303 	mul.w	r3, r2, r3
 8009474:	4a4b      	ldr	r2, [pc, #300]	; (80095a4 <HAL_I2C_Init+0x1b0>)
 8009476:	fba2 2303 	umull	r2, r3, r2, r3
 800947a:	099b      	lsrs	r3, r3, #6
 800947c:	3301      	adds	r3, #1
 800947e:	687a      	ldr	r2, [r7, #4]
 8009480:	6812      	ldr	r2, [r2, #0]
 8009482:	6213      	str	r3, [r2, #32]

	/*---------------------------- I2Cx CCR Configuration ----------------------*/
	/* Configure I2Cx: Speed */
	hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed,
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	4a45      	ldr	r2, [pc, #276]	; (80095a0 <HAL_I2C_Init+0x1ac>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d813      	bhi.n	80094b6 <HAL_I2C_Init+0xc2>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	005b      	lsls	r3, r3, #1
 8009494:	68ba      	ldr	r2, [r7, #8]
 8009496:	fbb2 f2f3 	udiv	r2, r2, r3
 800949a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800949e:	4013      	ands	r3, r2
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d006      	beq.n	80094b2 <HAL_I2C_Init+0xbe>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	005b      	lsls	r3, r3, #1
 80094aa:	68ba      	ldr	r2, [r7, #8]
 80094ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80094b0:	e045      	b.n	800953e <HAL_I2C_Init+0x14a>
 80094b2:	2304      	movs	r3, #4
 80094b4:	e043      	b.n	800953e <HAL_I2C_Init+0x14a>
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d10f      	bne.n	80094de <HAL_I2C_Init+0xea>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	685a      	ldr	r2, [r3, #4]
 80094c2:	4613      	mov	r3, r2
 80094c4:	005b      	lsls	r3, r3, #1
 80094c6:	4413      	add	r3, r2
 80094c8:	68ba      	ldr	r2, [r7, #8]
 80094ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80094ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	bf0c      	ite	eq
 80094d6:	2301      	moveq	r3, #1
 80094d8:	2300      	movne	r3, #0
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	e010      	b.n	8009500 <HAL_I2C_Init+0x10c>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	685a      	ldr	r2, [r3, #4]
 80094e2:	4613      	mov	r3, r2
 80094e4:	009b      	lsls	r3, r3, #2
 80094e6:	4413      	add	r3, r2
 80094e8:	009a      	lsls	r2, r3, #2
 80094ea:	4413      	add	r3, r2
 80094ec:	68ba      	ldr	r2, [r7, #8]
 80094ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80094f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	bf0c      	ite	eq
 80094fa:	2301      	moveq	r3, #1
 80094fc:	2300      	movne	r3, #0
 80094fe:	b2db      	uxtb	r3, r3
 8009500:	2b00      	cmp	r3, #0
 8009502:	d001      	beq.n	8009508 <HAL_I2C_Init+0x114>
 8009504:	2301      	movs	r3, #1
 8009506:	e01a      	b.n	800953e <HAL_I2C_Init+0x14a>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	689b      	ldr	r3, [r3, #8]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d10a      	bne.n	8009526 <HAL_I2C_Init+0x132>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	685a      	ldr	r2, [r3, #4]
 8009514:	4613      	mov	r3, r2
 8009516:	005b      	lsls	r3, r3, #1
 8009518:	4413      	add	r3, r2
 800951a:	68ba      	ldr	r2, [r7, #8]
 800951c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009520:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009524:	e00b      	b.n	800953e <HAL_I2C_Init+0x14a>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	685a      	ldr	r2, [r3, #4]
 800952a:	4613      	mov	r3, r2
 800952c:	009b      	lsls	r3, r3, #2
 800952e:	4413      	add	r3, r2
 8009530:	009a      	lsls	r2, r3, #2
 8009532:	4413      	add	r3, r2
 8009534:	68ba      	ldr	r2, [r7, #8]
 8009536:	fbb2 f3f3 	udiv	r3, r2, r3
 800953a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800953e:	687a      	ldr	r2, [r7, #4]
 8009540:	6812      	ldr	r2, [r2, #0]
 8009542:	61d3      	str	r3, [r2, #28]
			hi2c->Init.DutyCycle);

	/*---------------------------- I2Cx CR1 Configuration ----------------------*/
	/* Configure I2Cx: Generalcall and NoStretch mode */
	hi2c->Instance->CR1 =
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	69d9      	ldr	r1, [r3, #28]
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a1a      	ldr	r2, [r3, #32]
	hi2c->Instance->CR1 =
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009550:	430a      	orrs	r2, r1
	hi2c->Instance->CR1 =
 8009552:	601a      	str	r2, [r3, #0]

	/*---------------------------- I2Cx OAR1 Configuration ---------------------*/
	/* Configure I2Cx: Own Address1 and addressing mode */
	hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6919      	ldr	r1, [r3, #16]
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	68da      	ldr	r2, [r3, #12]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	430a      	orrs	r2, r1
 8009562:	609a      	str	r2, [r3, #8]

	/*---------------------------- I2Cx OAR2 Configuration ---------------------*/
	/* Configure I2Cx: Dual mode and Own Address2 */
	hi2c->Instance->OAR2 =
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6959      	ldr	r1, [r3, #20]
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	699a      	ldr	r2, [r3, #24]
	hi2c->Instance->OAR2 =
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8009570:	430a      	orrs	r2, r1
	hi2c->Instance->OAR2 =
 8009572:	60da      	str	r2, [r3, #12]

	/* Enable the selected I2C peripheral */
	__HAL_I2C_ENABLE(hi2c);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f042 0201 	orr.w	r2, r2, #1
 8009582:	601a      	str	r2, [r3, #0]

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	639a      	str	r2, [r3, #56]	; 0x38
	hi2c->State = HAL_I2C_STATE_READY;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2201      	movs	r2, #1
 800958e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 8009592:	2300      	movs	r3, #0
}
 8009594:	4618      	mov	r0, r3
 8009596:	3710      	adds	r7, #16
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}
 800959c:	431bde83 	.word	0x431bde83
 80095a0:	000186a0 	.word	0x000186a0
 80095a4:	10624dd3 	.word	0x10624dd3

080095a8 <HAL_I2C_DeInit>:
 * @brief  DeInitializes the I2C peripheral.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c) {
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b082      	sub	sp, #8
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d101      	bne.n	80095ba <HAL_I2C_DeInit+0x12>
		return HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e01a      	b.n	80095f0 <HAL_I2C_DeInit+0x48>
	}

	/* Check the parameters */
	assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

	hi2c->State = HAL_I2C_STATE_BUSY;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2202      	movs	r2, #2
 80095be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Disable the I2C Peripheral Clock */
	__HAL_I2C_DISABLE(hi2c);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	681a      	ldr	r2, [r3, #0]
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f022 0201 	bic.w	r2, r2, #1
 80095d0:	601a      	str	r2, [r3, #0]

	/* DeInit the low level hardware: GPIO, CLOCK, NVIC */
	HAL_I2C_MspDeInit(hi2c);
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 f819 	bl	800960a <HAL_I2C_MspDeInit>

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2200      	movs	r2, #0
 80095dc:	639a      	str	r2, [r3, #56]	; 0x38

	hi2c->State = HAL_I2C_STATE_RESET;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2200      	movs	r2, #0
 80095e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Release Lock */
	__HAL_UNLOCK(hi2c);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	return HAL_OK;
 80095ee:	2300      	movs	r3, #0
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	3708      	adds	r7, #8
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}

080095f8 <HAL_I2C_MspInit>:
 * @brief I2C MSP Init.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval None
 */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 80095f8:	b480      	push	{r7}
 80095fa:	b083      	sub	sp, #12
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_I2C_MspInit could be implemented in the user file
	 */
}
 8009600:	bf00      	nop
 8009602:	370c      	adds	r7, #12
 8009604:	46bd      	mov	sp, r7
 8009606:	bc80      	pop	{r7}
 8009608:	4770      	bx	lr

0800960a <HAL_I2C_MspDeInit>:
 * @brief I2C MSP DeInit
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval None
 */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c) {
 800960a:	b480      	push	{r7}
 800960c:	b083      	sub	sp, #12
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_I2C_MspDeInit could be implemented in the user file
	 */
}
 8009612:	bf00      	nop
 8009614:	370c      	adds	r7, #12
 8009616:	46bd      	mov	sp, r7
 8009618:	bc80      	pop	{r7}
 800961a:	4770      	bx	lr

0800961c <HAL_I2C_Mem_Write>:
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint8_t *pData, uint16_t Size, uint32_t Timeout) {
 800961c:	b580      	push	{r7, lr}
 800961e:	b086      	sub	sp, #24
 8009620:	af02      	add	r7, sp, #8
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	4608      	mov	r0, r1
 8009626:	4611      	mov	r1, r2
 8009628:	461a      	mov	r2, r3
 800962a:	4603      	mov	r3, r0
 800962c:	817b      	strh	r3, [r7, #10]
 800962e:	460b      	mov	r3, r1
 8009630:	813b      	strh	r3, [r7, #8]
 8009632:	4613      	mov	r3, r2
 8009634:	80fb      	strh	r3, [r7, #6]
	/* Check the parameters */
	assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

	if (hi2c->State == HAL_I2C_STATE_READY) {
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800963c:	b2db      	uxtb	r3, r3
 800963e:	2b01      	cmp	r3, #1
 8009640:	f040 8092 	bne.w	8009768 <HAL_I2C_Mem_Write+0x14c>
		if ((pData == NULL) || (Size == 0)) {
 8009644:	69bb      	ldr	r3, [r7, #24]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d002      	beq.n	8009650 <HAL_I2C_Mem_Write+0x34>
 800964a:	8bbb      	ldrh	r3, [r7, #28]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d101      	bne.n	8009654 <HAL_I2C_Mem_Write+0x38>
			return HAL_ERROR;
 8009650:	2301      	movs	r3, #1
 8009652:	e08a      	b.n	800976a <HAL_I2C_Mem_Write+0x14e>
		}

		/* Wait until BUSY flag is reset */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET,
 8009654:	230a      	movs	r3, #10
 8009656:	2201      	movs	r2, #1
 8009658:	4946      	ldr	r1, [pc, #280]	; (8009774 <HAL_I2C_Mem_Write+0x158>)
 800965a:	68f8      	ldr	r0, [r7, #12]
 800965c:	f000 f904 	bl	8009868 <I2C_WaitOnFlagUntilTimeout>
 8009660:	4603      	mov	r3, r0
 8009662:	2b00      	cmp	r3, #0
 8009664:	d001      	beq.n	800966a <HAL_I2C_Mem_Write+0x4e>
				I2C_TIMEOUT_BUSY_FLAG) != HAL_OK) {
			return HAL_BUSY;
 8009666:	2302      	movs	r3, #2
 8009668:	e07f      	b.n	800976a <HAL_I2C_Mem_Write+0x14e>
		}

		/* Process Locked */
		__HAL_LOCK(hi2c);
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009670:	2b01      	cmp	r3, #1
 8009672:	d101      	bne.n	8009678 <HAL_I2C_Mem_Write+0x5c>
 8009674:	2302      	movs	r3, #2
 8009676:	e078      	b.n	800976a <HAL_I2C_Mem_Write+0x14e>
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Disable Pos */
		hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	681a      	ldr	r2, [r3, #0]
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800968e:	601a      	str	r2, [r3, #0]

		hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	2232      	movs	r2, #50	; 0x32
 8009694:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2200      	movs	r2, #0
 800969c:	639a      	str	r2, [r3, #56]	; 0x38

		/* Send Slave Address and Memory Address */
		if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize,
 800969e:	88f8      	ldrh	r0, [r7, #6]
 80096a0:	893a      	ldrh	r2, [r7, #8]
 80096a2:	8979      	ldrh	r1, [r7, #10]
 80096a4:	6a3b      	ldr	r3, [r7, #32]
 80096a6:	9300      	str	r3, [sp, #0]
 80096a8:	4603      	mov	r3, r0
 80096aa:	68f8      	ldr	r0, [r7, #12]
 80096ac:	f000 f866 	bl	800977c <I2C_RequestMemoryWrite>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d038      	beq.n	8009728 <HAL_I2C_Mem_Write+0x10c>
				Timeout) != HAL_OK) {
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ba:	2b04      	cmp	r3, #4
 80096bc:	d105      	bne.n	80096ca <HAL_I2C_Mem_Write+0xae>
				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2200      	movs	r2, #0
 80096c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				return HAL_ERROR;
 80096c6:	2301      	movs	r3, #1
 80096c8:	e04f      	b.n	800976a <HAL_I2C_Mem_Write+0x14e>
			} else {
				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	2200      	movs	r2, #0
 80096ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				return HAL_TIMEOUT;
 80096d2:	2303      	movs	r3, #3
 80096d4:	e049      	b.n	800976a <HAL_I2C_Mem_Write+0x14e>
			}
		}

		while (Size > 0) {
			/* Wait until TXE flag is set */
			if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 80096d6:	6a3b      	ldr	r3, [r7, #32]
 80096d8:	2200      	movs	r2, #0
 80096da:	4927      	ldr	r1, [pc, #156]	; (8009778 <HAL_I2C_Mem_Write+0x15c>)
 80096dc:	68f8      	ldr	r0, [r7, #12]
 80096de:	f000 f8c3 	bl	8009868 <I2C_WaitOnFlagUntilTimeout>
 80096e2:	4603      	mov	r3, r0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d001      	beq.n	80096ec <HAL_I2C_Mem_Write+0xd0>
					!= HAL_OK) {
				return HAL_TIMEOUT;
 80096e8:	2303      	movs	r3, #3
 80096ea:	e03e      	b.n	800976a <HAL_I2C_Mem_Write+0x14e>
			}

			/* Write data to DR */
			hi2c->Instance->DR = (*pData++);
 80096ec:	69bb      	ldr	r3, [r7, #24]
 80096ee:	1c5a      	adds	r2, r3, #1
 80096f0:	61ba      	str	r2, [r7, #24]
 80096f2:	781a      	ldrb	r2, [r3, #0]
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	611a      	str	r2, [r3, #16]
			Size--;
 80096fa:	8bbb      	ldrh	r3, [r7, #28]
 80096fc:	3b01      	subs	r3, #1
 80096fe:	83bb      	strh	r3, [r7, #28]

			if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	695b      	ldr	r3, [r3, #20]
 8009706:	f003 0304 	and.w	r3, r3, #4
 800970a:	2b04      	cmp	r3, #4
 800970c:	d10c      	bne.n	8009728 <HAL_I2C_Mem_Write+0x10c>
					&& (Size != 0)) {
 800970e:	8bbb      	ldrh	r3, [r7, #28]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d009      	beq.n	8009728 <HAL_I2C_Mem_Write+0x10c>
				/* Write data to DR */
				hi2c->Instance->DR = (*pData++);
 8009714:	69bb      	ldr	r3, [r7, #24]
 8009716:	1c5a      	adds	r2, r3, #1
 8009718:	61ba      	str	r2, [r7, #24]
 800971a:	781a      	ldrb	r2, [r3, #0]
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	611a      	str	r2, [r3, #16]
				Size--;
 8009722:	8bbb      	ldrh	r3, [r7, #28]
 8009724:	3b01      	subs	r3, #1
 8009726:	83bb      	strh	r3, [r7, #28]
		while (Size > 0) {
 8009728:	8bbb      	ldrh	r3, [r7, #28]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d1d3      	bne.n	80096d6 <HAL_I2C_Mem_Write+0xba>
			}
		}

		/* Wait until TXE flag is set */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 800972e:	6a3b      	ldr	r3, [r7, #32]
 8009730:	2200      	movs	r2, #0
 8009732:	4911      	ldr	r1, [pc, #68]	; (8009778 <HAL_I2C_Mem_Write+0x15c>)
 8009734:	68f8      	ldr	r0, [r7, #12]
 8009736:	f000 f897 	bl	8009868 <I2C_WaitOnFlagUntilTimeout>
 800973a:	4603      	mov	r3, r0
 800973c:	2b00      	cmp	r3, #0
 800973e:	d001      	beq.n	8009744 <HAL_I2C_Mem_Write+0x128>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 8009740:	2303      	movs	r3, #3
 8009742:	e012      	b.n	800976a <HAL_I2C_Mem_Write+0x14e>
		}

		/* Generate Stop */
		hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	681a      	ldr	r2, [r3, #0]
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009752:	601a      	str	r2, [r3, #0]

		hi2c->State = HAL_I2C_STATE_READY;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

		/* Process Unlocked */
		__HAL_UNLOCK(hi2c);
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2200      	movs	r2, #0
 8009760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		return HAL_OK;
 8009764:	2300      	movs	r3, #0
 8009766:	e000      	b.n	800976a <HAL_I2C_Mem_Write+0x14e>
	} else {
		return HAL_BUSY;
 8009768:	2302      	movs	r3, #2
	}
}
 800976a:	4618      	mov	r0, r3
 800976c:	3710      	adds	r7, #16
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
 8009772:	bf00      	nop
 8009774:	00100002 	.word	0x00100002
 8009778:	00010080 	.word	0x00010080

0800977c <I2C_RequestMemoryWrite>:
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint32_t Timeout) {
 800977c:	b580      	push	{r7, lr}
 800977e:	b086      	sub	sp, #24
 8009780:	af00      	add	r7, sp, #0
 8009782:	60f8      	str	r0, [r7, #12]
 8009784:	4608      	mov	r0, r1
 8009786:	4611      	mov	r1, r2
 8009788:	461a      	mov	r2, r3
 800978a:	4603      	mov	r3, r0
 800978c:	817b      	strh	r3, [r7, #10]
 800978e:	460b      	mov	r3, r1
 8009790:	813b      	strh	r3, [r7, #8]
 8009792:	4613      	mov	r3, r2
 8009794:	80fb      	strh	r3, [r7, #6]
	/* Generate Start */
	hi2c->Instance->CR1 |= I2C_CR1_START;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	681a      	ldr	r2, [r3, #0]
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097a4:	601a      	str	r2, [r3, #0]

	/* Wait until SB flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout)
 80097a6:	6a3b      	ldr	r3, [r7, #32]
 80097a8:	2200      	movs	r2, #0
 80097aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80097ae:	68f8      	ldr	r0, [r7, #12]
 80097b0:	f000 f85a 	bl	8009868 <I2C_WaitOnFlagUntilTimeout>
 80097b4:	4603      	mov	r3, r0
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d001      	beq.n	80097be <I2C_RequestMemoryWrite+0x42>
			!= HAL_OK) {
		return HAL_TIMEOUT;
 80097ba:	2303      	movs	r3, #3
 80097bc:	e04c      	b.n	8009858 <I2C_RequestMemoryWrite+0xdc>
	}

	/* Send slave address */
	hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80097be:	897b      	ldrh	r3, [r7, #10]
 80097c0:	b2db      	uxtb	r3, r3
 80097c2:	461a      	mov	r2, r3
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80097cc:	611a      	str	r2, [r3, #16]

	/* Wait until ADDR flag is set */
	if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout)
 80097ce:	6a3a      	ldr	r2, [r7, #32]
 80097d0:	4923      	ldr	r1, [pc, #140]	; (8009860 <I2C_RequestMemoryWrite+0xe4>)
 80097d2:	68f8      	ldr	r0, [r7, #12]
 80097d4:	f000 f8d1 	bl	800997a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80097d8:	4603      	mov	r3, r0
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d007      	beq.n	80097ee <I2C_RequestMemoryWrite+0x72>
			!= HAL_OK) {
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097e2:	2b04      	cmp	r3, #4
 80097e4:	d101      	bne.n	80097ea <I2C_RequestMemoryWrite+0x6e>
			return HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	e036      	b.n	8009858 <I2C_RequestMemoryWrite+0xdc>
		} else {
			return HAL_TIMEOUT;
 80097ea:	2303      	movs	r3, #3
 80097ec:	e034      	b.n	8009858 <I2C_RequestMemoryWrite+0xdc>
		}
	}

	/* Clear ADDR flag */
	__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	695b      	ldr	r3, [r3, #20]
 80097f4:	617b      	str	r3, [r7, #20]
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	699b      	ldr	r3, [r3, #24]
 80097fc:	617b      	str	r3, [r7, #20]
 80097fe:	697b      	ldr	r3, [r7, #20]

	/* Wait until TXE flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 8009800:	6a3b      	ldr	r3, [r7, #32]
 8009802:	2200      	movs	r2, #0
 8009804:	4917      	ldr	r1, [pc, #92]	; (8009864 <I2C_RequestMemoryWrite+0xe8>)
 8009806:	68f8      	ldr	r0, [r7, #12]
 8009808:	f000 f82e 	bl	8009868 <I2C_WaitOnFlagUntilTimeout>
 800980c:	4603      	mov	r3, r0
 800980e:	2b00      	cmp	r3, #0
 8009810:	d001      	beq.n	8009816 <I2C_RequestMemoryWrite+0x9a>
			!= HAL_OK) {
		return HAL_TIMEOUT;
 8009812:	2303      	movs	r3, #3
 8009814:	e020      	b.n	8009858 <I2C_RequestMemoryWrite+0xdc>
	}

	/* If Memory address size is 8Bit */
	if (MemAddSize == I2C_MEMADD_SIZE_8BIT) {
 8009816:	88fb      	ldrh	r3, [r7, #6]
 8009818:	2b01      	cmp	r3, #1
 800981a:	d105      	bne.n	8009828 <I2C_RequestMemoryWrite+0xac>
		/* Send Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800981c:	893b      	ldrh	r3, [r7, #8]
 800981e:	b2da      	uxtb	r2, r3
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	611a      	str	r2, [r3, #16]
 8009826:	e016      	b.n	8009856 <I2C_RequestMemoryWrite+0xda>
	}
	/* If Memory address size is 16Bit */
	else {
		/* Send MSB of Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009828:	893b      	ldrh	r3, [r7, #8]
 800982a:	0a1b      	lsrs	r3, r3, #8
 800982c:	b29b      	uxth	r3, r3
 800982e:	b2da      	uxtb	r2, r3
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	611a      	str	r2, [r3, #16]

		/* Wait until TXE flag is set */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 8009836:	6a3b      	ldr	r3, [r7, #32]
 8009838:	2200      	movs	r2, #0
 800983a:	490a      	ldr	r1, [pc, #40]	; (8009864 <I2C_RequestMemoryWrite+0xe8>)
 800983c:	68f8      	ldr	r0, [r7, #12]
 800983e:	f000 f813 	bl	8009868 <I2C_WaitOnFlagUntilTimeout>
 8009842:	4603      	mov	r3, r0
 8009844:	2b00      	cmp	r3, #0
 8009846:	d001      	beq.n	800984c <I2C_RequestMemoryWrite+0xd0>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 8009848:	2303      	movs	r3, #3
 800984a:	e005      	b.n	8009858 <I2C_RequestMemoryWrite+0xdc>
		}

		/* Send LSB of Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800984c:	893b      	ldrh	r3, [r7, #8]
 800984e:	b2da      	uxtb	r2, r3
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	611a      	str	r2, [r3, #16]
	}

	return HAL_OK;
 8009856:	2300      	movs	r3, #0
}
 8009858:	4618      	mov	r0, r3
 800985a:	3718      	adds	r7, #24
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}
 8009860:	00010002 	.word	0x00010002
 8009864:	00010080 	.word	0x00010080

08009868 <I2C_WaitOnFlagUntilTimeout>:
 * @param  Status: The new Flag status (SET or RESET).
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c,
		uint32_t Flag, FlagStatus Status, uint32_t Timeout) {
 8009868:	b580      	push	{r7, lr}
 800986a:	b086      	sub	sp, #24
 800986c:	af00      	add	r7, sp, #0
 800986e:	60f8      	str	r0, [r7, #12]
 8009870:	60b9      	str	r1, [r7, #8]
 8009872:	603b      	str	r3, [r7, #0]
 8009874:	4613      	mov	r3, r2
 8009876:	71fb      	strb	r3, [r7, #7]
	uint32_t tickstart = 0;
 8009878:	2300      	movs	r3, #0
 800987a:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 800987c:	f7fa fe48 	bl	8004510 <HAL_GetTick>
 8009880:	6178      	str	r0, [r7, #20]

	/* Wait until flag is set */
	if (Status == RESET) {
 8009882:	79fb      	ldrb	r3, [r7, #7]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d153      	bne.n	8009930 <I2C_WaitOnFlagUntilTimeout+0xc8>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8009888:	e018      	b.n	80098bc <I2C_WaitOnFlagUntilTimeout+0x54>
			/* Check for the Timeout */
			if (Timeout != HAL_MAX_DELAY) {
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009890:	d014      	beq.n	80098bc <I2C_WaitOnFlagUntilTimeout+0x54>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d007      	beq.n	80098a8 <I2C_WaitOnFlagUntilTimeout+0x40>
 8009898:	f7fa fe3a 	bl	8004510 <HAL_GetTick>
 800989c:	4602      	mov	r2, r0
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	1ad3      	subs	r3, r2, r3
 80098a2:	683a      	ldr	r2, [r7, #0]
 80098a4:	429a      	cmp	r2, r3
 80098a6:	d209      	bcs.n	80098bc <I2C_WaitOnFlagUntilTimeout+0x54>
					hi2c->State = HAL_I2C_STATE_READY;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2201      	movs	r2, #1
 80098ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2200      	movs	r2, #0
 80098b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

					return HAL_TIMEOUT;
 80098b8:	2303      	movs	r3, #3
 80098ba:	e05a      	b.n	8009972 <I2C_WaitOnFlagUntilTimeout+0x10a>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	0c1b      	lsrs	r3, r3, #16
 80098c0:	b2db      	uxtb	r3, r3
 80098c2:	2b01      	cmp	r3, #1
 80098c4:	d10c      	bne.n	80098e0 <I2C_WaitOnFlagUntilTimeout+0x78>
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	695b      	ldr	r3, [r3, #20]
 80098cc:	43da      	mvns	r2, r3
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	4013      	ands	r3, r2
 80098d2:	b29b      	uxth	r3, r3
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	bf14      	ite	ne
 80098d8:	2301      	movne	r3, #1
 80098da:	2300      	moveq	r3, #0
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	e00b      	b.n	80098f8 <I2C_WaitOnFlagUntilTimeout+0x90>
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	699b      	ldr	r3, [r3, #24]
 80098e6:	43da      	mvns	r2, r3
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	4013      	ands	r3, r2
 80098ec:	b29b      	uxth	r3, r3
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	bf14      	ite	ne
 80098f2:	2301      	movne	r3, #1
 80098f4:	2300      	moveq	r3, #0
 80098f6:	b2db      	uxtb	r3, r3
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d1c6      	bne.n	800988a <I2C_WaitOnFlagUntilTimeout+0x22>
 80098fc:	e038      	b.n	8009970 <I2C_WaitOnFlagUntilTimeout+0x108>
			}
		}
	} else {
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET) {
			/* Check for the Timeout */
			if (Timeout != HAL_MAX_DELAY) {
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009904:	d014      	beq.n	8009930 <I2C_WaitOnFlagUntilTimeout+0xc8>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d007      	beq.n	800991c <I2C_WaitOnFlagUntilTimeout+0xb4>
 800990c:	f7fa fe00 	bl	8004510 <HAL_GetTick>
 8009910:	4602      	mov	r2, r0
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	1ad3      	subs	r3, r2, r3
 8009916:	683a      	ldr	r2, [r7, #0]
 8009918:	429a      	cmp	r2, r3
 800991a:	d209      	bcs.n	8009930 <I2C_WaitOnFlagUntilTimeout+0xc8>
					hi2c->State = HAL_I2C_STATE_READY;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	2201      	movs	r2, #1
 8009920:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2200      	movs	r2, #0
 8009928:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

					return HAL_TIMEOUT;
 800992c:	2303      	movs	r3, #3
 800992e:	e020      	b.n	8009972 <I2C_WaitOnFlagUntilTimeout+0x10a>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET) {
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	0c1b      	lsrs	r3, r3, #16
 8009934:	b2db      	uxtb	r3, r3
 8009936:	2b01      	cmp	r3, #1
 8009938:	d10c      	bne.n	8009954 <I2C_WaitOnFlagUntilTimeout+0xec>
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	695b      	ldr	r3, [r3, #20]
 8009940:	43da      	mvns	r2, r3
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	4013      	ands	r3, r2
 8009946:	b29b      	uxth	r3, r3
 8009948:	2b00      	cmp	r3, #0
 800994a:	bf0c      	ite	eq
 800994c:	2301      	moveq	r3, #1
 800994e:	2300      	movne	r3, #0
 8009950:	b2db      	uxtb	r3, r3
 8009952:	e00b      	b.n	800996c <I2C_WaitOnFlagUntilTimeout+0x104>
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	699b      	ldr	r3, [r3, #24]
 800995a:	43da      	mvns	r2, r3
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	4013      	ands	r3, r2
 8009960:	b29b      	uxth	r3, r3
 8009962:	2b00      	cmp	r3, #0
 8009964:	bf0c      	ite	eq
 8009966:	2301      	moveq	r3, #1
 8009968:	2300      	movne	r3, #0
 800996a:	b2db      	uxtb	r3, r3
 800996c:	2b00      	cmp	r3, #0
 800996e:	d1c6      	bne.n	80098fe <I2C_WaitOnFlagUntilTimeout+0x96>
				}
			}
		}
	}
	return HAL_OK;
 8009970:	2300      	movs	r3, #0
}
 8009972:	4618      	mov	r0, r3
 8009974:	3718      	adds	r7, #24
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}

0800997a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
 * @param  Flag: specifies the I2C flag to check.
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(
		I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout) {
 800997a:	b580      	push	{r7, lr}
 800997c:	b086      	sub	sp, #24
 800997e:	af00      	add	r7, sp, #0
 8009980:	60f8      	str	r0, [r7, #12]
 8009982:	60b9      	str	r1, [r7, #8]
 8009984:	607a      	str	r2, [r7, #4]
	uint32_t tickstart = 0;
 8009986:	2300      	movs	r3, #0
 8009988:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 800998a:	f7fa fdc1 	bl	8004510 <HAL_GetTick>
 800998e:	6178      	str	r0, [r7, #20]

	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8009990:	e03a      	b.n	8009a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
		if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) {
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	695b      	ldr	r3, [r3, #20]
 8009998:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800999c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80099a0:	d119      	bne.n	80099d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
			/* Generate Stop */
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	681a      	ldr	r2, [r3, #0]
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80099b0:	601a      	str	r2, [r3, #0]

			/* Clear AF Flag */
			__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80099ba:	615a      	str	r2, [r3, #20]

			hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2204      	movs	r2, #4
 80099c0:	639a      	str	r2, [r3, #56]	; 0x38
			hi2c->State = HAL_I2C_STATE_READY;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	2201      	movs	r2, #1
 80099c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hi2c);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	2200      	movs	r2, #0
 80099ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			return HAL_ERROR;
 80099d2:	2301      	movs	r3, #1
 80099d4:	e039      	b.n	8009a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
		}

		/* Check for the Timeout */
		if (Timeout != HAL_MAX_DELAY) {
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099dc:	d014      	beq.n	8009a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
			if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d007      	beq.n	80099f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7a>
 80099e4:	f7fa fd94 	bl	8004510 <HAL_GetTick>
 80099e8:	4602      	mov	r2, r0
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	1ad3      	subs	r3, r2, r3
 80099ee:	687a      	ldr	r2, [r7, #4]
 80099f0:	429a      	cmp	r2, r3
 80099f2:	d209      	bcs.n	8009a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
				hi2c->State = HAL_I2C_STATE_READY;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	2201      	movs	r2, #1
 80099f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	2200      	movs	r2, #0
 8009a00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

				return HAL_TIMEOUT;
 8009a04:	2303      	movs	r3, #3
 8009a06:	e020      	b.n	8009a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	0c1b      	lsrs	r3, r3, #16
 8009a0c:	b2db      	uxtb	r3, r3
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	d10c      	bne.n	8009a2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb2>
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	695b      	ldr	r3, [r3, #20]
 8009a18:	43da      	mvns	r2, r3
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	4013      	ands	r3, r2
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	bf14      	ite	ne
 8009a24:	2301      	movne	r3, #1
 8009a26:	2300      	moveq	r3, #0
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	e00b      	b.n	8009a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xca>
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	699b      	ldr	r3, [r3, #24]
 8009a32:	43da      	mvns	r2, r3
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	4013      	ands	r3, r2
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	bf14      	ite	ne
 8009a3e:	2301      	movne	r3, #1
 8009a40:	2300      	moveq	r3, #0
 8009a42:	b2db      	uxtb	r3, r3
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d1a4      	bne.n	8009992 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x18>
			}
		}
	}
	return HAL_OK;
 8009a48:	2300      	movs	r3, #0
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3718      	adds	r7, #24
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}

08009a52 <HAL_MspInit>:
 * @brief  Initializes the Global MSP.
 * @note   This function is called from HAL_Init() function to perform system
 *         level initialization (GPIOs, clock, DMA, interrupt).
 * @retval None
 */
void HAL_MspInit(void) {
 8009a52:	b480      	push	{r7}
 8009a54:	af00      	add	r7, sp, #0

}
 8009a56:	bf00      	nop
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bc80      	pop	{r7}
 8009a5c:	4770      	bx	lr
	...

08009a60 <HAL_RCC_DeInit>:
 * @note   This function doesn't modify the configuration of the
 *            - Peripheral clocks  
 *            - LSI, LSE and RTC clocks 
 * @retval None
 */
void HAL_RCC_DeInit(void) {
 8009a60:	b480      	push	{r7}
 8009a62:	af00      	add	r7, sp, #0
	/* Set HSION bit */
	SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4);
 8009a64:	4b1a      	ldr	r3, [pc, #104]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4a19      	ldr	r2, [pc, #100]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009a6a:	f043 0381 	orr.w	r3, r3, #129	; 0x81
 8009a6e:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	CLEAR_REG(RCC->CFGR);
 8009a70:	4b17      	ldr	r3, [pc, #92]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009a72:	2200      	movs	r2, #0
 8009a74:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON, PLLON, PLLI2S */
	CLEAR_BIT(RCC->CR,
 8009a76:	4b16      	ldr	r3, [pc, #88]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4a15      	ldr	r2, [pc, #84]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009a7c:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 8009a80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a84:	6013      	str	r3, [r2, #0]
			RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON| RCC_CR_PLLI2SON);

	/* Reset PLLCFGR register */
	CLEAR_REG(RCC->PLLCFGR);
 8009a86:	4b12      	ldr	r3, [pc, #72]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009a88:	2200      	movs	r2, #0
 8009a8a:	605a      	str	r2, [r3, #4]
	SET_BIT(RCC->PLLCFGR,
 8009a8c:	4b10      	ldr	r3, [pc, #64]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009a8e:	685a      	ldr	r2, [r3, #4]
 8009a90:	490f      	ldr	r1, [pc, #60]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009a92:	4b10      	ldr	r3, [pc, #64]	; (8009ad4 <HAL_RCC_DeInit+0x74>)
 8009a94:	4313      	orrs	r3, r2
 8009a96:	604b      	str	r3, [r1, #4]
			RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2);

	/* Reset PLLI2SCFGR register */
	CLEAR_REG(RCC->PLLI2SCFGR);
 8009a98:	4b0d      	ldr	r3, [pc, #52]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	SET_BIT(RCC->PLLI2SCFGR,
 8009aa0:	4b0b      	ldr	r3, [pc, #44]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009aa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009aa6:	4a0a      	ldr	r2, [pc, #40]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009aa8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009aac:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8009ab0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
			RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1);

	/* Reset HSEBYP bit */
	CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8009ab4:	4b06      	ldr	r3, [pc, #24]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	4a05      	ldr	r2, [pc, #20]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009aba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009abe:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	CLEAR_REG(RCC->CIR);
 8009ac0:	4b03      	ldr	r3, [pc, #12]	; (8009ad0 <HAL_RCC_DeInit+0x70>)
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	60da      	str	r2, [r3, #12]
}
 8009ac6:	bf00      	nop
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bc80      	pop	{r7}
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	40023800 	.word	0x40023800
 8009ad4:	04003010 	.word	0x04003010

08009ad8 <RCC_SetHSEFreq>:

//AjoutÃ© par Alexis Murzeau: HSE_VALUE n'est pas mis en dur => pour compilation en librarie
void RCC_SetHSEFreq(uint32_t HSEFreq) {
 8009ad8:	b480      	push	{r7}
 8009ada:	b083      	sub	sp, #12
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
	HSEClockSpeed = HSEFreq;
 8009ae0:	4a03      	ldr	r2, [pc, #12]	; (8009af0 <RCC_SetHSEFreq+0x18>)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6013      	str	r3, [r2, #0]
}
 8009ae6:	bf00      	nop
 8009ae8:	370c      	adds	r7, #12
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bc80      	pop	{r7}
 8009aee:	4770      	bx	lr
 8009af0:	20000098 	.word	0x20000098

08009af4 <HAL_RCC_OscConfig>:
 *         contains the configuration information for the RCC Oscillators.
 * @note   The PLL is not disabled when used as system clock.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(
		RCC_OscInitTypeDef *RCC_OscInitStruct) {
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b098      	sub	sp, #96	; 0x60
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8009afc:	2300      	movs	r3, #0
 8009afe:	65fb      	str	r3, [r7, #92]	; 0x5c

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f003 0301 	and.w	r3, r3, #1
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d06c      	beq.n	8009be6 <HAL_RCC_OscConfig+0xf2>
			== RCC_OSCILLATORTYPE_HSE) {
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
		/* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009b0c:	4b91      	ldr	r3, [pc, #580]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	f003 030c 	and.w	r3, r3, #12
 8009b14:	2b04      	cmp	r3, #4
 8009b16:	d00c      	beq.n	8009b32 <HAL_RCC_OscConfig+0x3e>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009b18:	4b8e      	ldr	r3, [pc, #568]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009b1a:	689b      	ldr	r3, [r3, #8]
 8009b1c:	f003 030c 	and.w	r3, r3, #12
 8009b20:	2b08      	cmp	r3, #8
 8009b22:	d112      	bne.n	8009b4a <HAL_RCC_OscConfig+0x56>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8009b24:	4b8b      	ldr	r3, [pc, #556]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009b26:	685b      	ldr	r3, [r3, #4]
 8009b28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009b30:	d10b      	bne.n	8009b4a <HAL_RCC_OscConfig+0x56>
								== RCC_PLLCFGR_PLLSRC_HSE))) {
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009b32:	4b88      	ldr	r3, [pc, #544]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d052      	beq.n	8009be4 <HAL_RCC_OscConfig+0xf0>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	685b      	ldr	r3, [r3, #4]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d14e      	bne.n	8009be4 <HAL_RCC_OscConfig+0xf0>
				return HAL_ERROR;
 8009b46:	2301      	movs	r3, #1
 8009b48:	e222      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
			}
		} else {
			/* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
			__HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8009b4a:	4b83      	ldr	r3, [pc, #524]	; (8009d58 <HAL_RCC_OscConfig+0x264>)
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	701a      	strb	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009b50:	f7fa fcde 	bl	8004510 <HAL_GetTick>
 8009b54:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till HSE is disabled */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009b56:	e00a      	b.n	8009b6e <HAL_RCC_OscConfig+0x7a>
				if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009b58:	f7fa fcda 	bl	8004510 <HAL_GetTick>
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b60:	1ad3      	subs	r3, r2, r3
 8009b62:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d901      	bls.n	8009b6e <HAL_RCC_OscConfig+0x7a>
					return HAL_TIMEOUT;
 8009b6a:	2303      	movs	r3, #3
 8009b6c:	e210      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009b6e:	4b79      	ldr	r3, [pc, #484]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d1ee      	bne.n	8009b58 <HAL_RCC_OscConfig+0x64>
				}
			}

			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	685a      	ldr	r2, [r3, #4]
 8009b7e:	4b76      	ldr	r3, [pc, #472]	; (8009d58 <HAL_RCC_OscConfig+0x264>)
 8009b80:	b2d2      	uxtb	r2, r2
 8009b82:	701a      	strb	r2, [r3, #0]

			/* Check the HSE State */
			if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF) {
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	685b      	ldr	r3, [r3, #4]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d015      	beq.n	8009bb8 <HAL_RCC_OscConfig+0xc4>
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009b8c:	f7fa fcc0 	bl	8004510 <HAL_GetTick>
 8009b90:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSE is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009b92:	e00a      	b.n	8009baa <HAL_RCC_OscConfig+0xb6>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009b94:	f7fa fcbc 	bl	8004510 <HAL_GetTick>
 8009b98:	4602      	mov	r2, r0
 8009b9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b9c:	1ad3      	subs	r3, r2, r3
 8009b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d901      	bls.n	8009baa <HAL_RCC_OscConfig+0xb6>
						return HAL_TIMEOUT;
 8009ba6:	2303      	movs	r3, #3
 8009ba8:	e1f2      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009baa:	4b6a      	ldr	r3, [pc, #424]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d0ee      	beq.n	8009b94 <HAL_RCC_OscConfig+0xa0>
 8009bb6:	e016      	b.n	8009be6 <HAL_RCC_OscConfig+0xf2>
					}
				}
			} else {
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009bb8:	f7fa fcaa 	bl	8004510 <HAL_GetTick>
 8009bbc:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSE is bypassed or disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009bbe:	e00a      	b.n	8009bd6 <HAL_RCC_OscConfig+0xe2>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009bc0:	f7fa fca6 	bl	8004510 <HAL_GetTick>
 8009bc4:	4602      	mov	r2, r0
 8009bc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009bc8:	1ad3      	subs	r3, r2, r3
 8009bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d901      	bls.n	8009bd6 <HAL_RCC_OscConfig+0xe2>
						return HAL_TIMEOUT;
 8009bd2:	2303      	movs	r3, #3
 8009bd4:	e1dc      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009bd6:	4b5f      	ldr	r3, [pc, #380]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d1ee      	bne.n	8009bc0 <HAL_RCC_OscConfig+0xcc>
 8009be2:	e000      	b.n	8009be6 <HAL_RCC_OscConfig+0xf2>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009be4:	bf00      	nop
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f003 0302 	and.w	r3, r3, #2
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d07f      	beq.n	8009cf2 <HAL_RCC_OscConfig+0x1fe>
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
		assert_param(
				IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009bf2:	4b58      	ldr	r3, [pc, #352]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009bf4:	689b      	ldr	r3, [r3, #8]
 8009bf6:	f003 030c 	and.w	r3, r3, #12
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d00b      	beq.n	8009c16 <HAL_RCC_OscConfig+0x122>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009bfe:	4b55      	ldr	r3, [pc, #340]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009c00:	689b      	ldr	r3, [r3, #8]
 8009c02:	f003 030c 	and.w	r3, r3, #12
 8009c06:	2b08      	cmp	r3, #8
 8009c08:	d12a      	bne.n	8009c60 <HAL_RCC_OscConfig+0x16c>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8009c0a:	4b52      	ldr	r3, [pc, #328]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009c0c:	685b      	ldr	r3, [r3, #4]
 8009c0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d124      	bne.n	8009c60 <HAL_RCC_OscConfig+0x16c>
								== RCC_PLLCFGR_PLLSRC_HSI))) {
			/* When HSI is used as system clock it will not disabled */
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c16:	4b4f      	ldr	r3, [pc, #316]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f003 0302 	and.w	r3, r3, #2
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d005      	beq.n	8009c2e <HAL_RCC_OscConfig+0x13a>
					&& (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	68db      	ldr	r3, [r3, #12]
 8009c26:	2b01      	cmp	r3, #1
 8009c28:	d001      	beq.n	8009c2e <HAL_RCC_OscConfig+0x13a>
				return HAL_ERROR;
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	e1b0      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
			}
			/* Otherwise, just the calibration is allowed */
			else {
				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8009c2e:	4b49      	ldr	r3, [pc, #292]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	691b      	ldr	r3, [r3, #16]
 8009c3a:	21f8      	movs	r1, #248	; 0xf8
 8009c3c:	6539      	str	r1, [r7, #80]	; 0x50
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c3e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009c40:	fa91 f1a1 	rbit	r1, r1
 8009c44:	64f9      	str	r1, [r7, #76]	; 0x4c
   return(result);
 8009c46:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009c48:	65b9      	str	r1, [r7, #88]	; 0x58
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009c4a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009c4c:	fab1 f181 	clz	r1, r1
 8009c50:	6579      	str	r1, [r7, #84]	; 0x54
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009c52:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009c54:	b2c9      	uxtb	r1, r1
 8009c56:	408b      	lsls	r3, r1
 8009c58:	493e      	ldr	r1, [pc, #248]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	600b      	str	r3, [r1, #0]
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c5e:	e048      	b.n	8009cf2 <HAL_RCC_OscConfig+0x1fe>
						RCC_OscInitStruct->HSICalibrationValue);
			}
		} else {
			/* Check the HSI State */
			if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF) {
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	68db      	ldr	r3, [r3, #12]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d02e      	beq.n	8009cc6 <HAL_RCC_OscConfig+0x1d2>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 8009c68:	4b3c      	ldr	r3, [pc, #240]	; (8009d5c <HAL_RCC_OscConfig+0x268>)
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009c6e:	f7fa fc4f 	bl	8004510 <HAL_GetTick>
 8009c72:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009c74:	e008      	b.n	8009c88 <HAL_RCC_OscConfig+0x194>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8009c76:	f7fa fc4b 	bl	8004510 <HAL_GetTick>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c7e:	1ad3      	subs	r3, r2, r3
 8009c80:	2b64      	cmp	r3, #100	; 0x64
 8009c82:	d901      	bls.n	8009c88 <HAL_RCC_OscConfig+0x194>
						return HAL_TIMEOUT;
 8009c84:	2303      	movs	r3, #3
 8009c86:	e183      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009c88:	4b32      	ldr	r3, [pc, #200]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f003 0302 	and.w	r3, r3, #2
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d0f0      	beq.n	8009c76 <HAL_RCC_OscConfig+0x182>
					}
				}

				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8009c94:	4b2f      	ldr	r3, [pc, #188]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	691b      	ldr	r3, [r3, #16]
 8009ca0:	21f8      	movs	r1, #248	; 0xf8
 8009ca2:	6439      	str	r1, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ca4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009ca6:	fa91 f1a1 	rbit	r1, r1
 8009caa:	63f9      	str	r1, [r7, #60]	; 0x3c
   return(result);
 8009cac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009cae:	64b9      	str	r1, [r7, #72]	; 0x48
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009cb0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009cb2:	fab1 f181 	clz	r1, r1
 8009cb6:	6479      	str	r1, [r7, #68]	; 0x44
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009cb8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009cba:	b2c9      	uxtb	r1, r1
 8009cbc:	408b      	lsls	r3, r1
 8009cbe:	4925      	ldr	r1, [pc, #148]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009cc0:	4313      	orrs	r3, r2
 8009cc2:	600b      	str	r3, [r1, #0]
 8009cc4:	e015      	b.n	8009cf2 <HAL_RCC_OscConfig+0x1fe>
						RCC_OscInitStruct->HSICalibrationValue);
			} else {
				/* Disable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_DISABLE();
 8009cc6:	4b25      	ldr	r3, [pc, #148]	; (8009d5c <HAL_RCC_OscConfig+0x268>)
 8009cc8:	2200      	movs	r2, #0
 8009cca:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009ccc:	f7fa fc20 	bl	8004510 <HAL_GetTick>
 8009cd0:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8009cd2:	e008      	b.n	8009ce6 <HAL_RCC_OscConfig+0x1f2>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8009cd4:	f7fa fc1c 	bl	8004510 <HAL_GetTick>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009cdc:	1ad3      	subs	r3, r2, r3
 8009cde:	2b64      	cmp	r3, #100	; 0x64
 8009ce0:	d901      	bls.n	8009ce6 <HAL_RCC_OscConfig+0x1f2>
						return HAL_TIMEOUT;
 8009ce2:	2303      	movs	r3, #3
 8009ce4:	e154      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8009ce6:	4b1b      	ldr	r3, [pc, #108]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f003 0302 	and.w	r3, r3, #2
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d1f0      	bne.n	8009cd4 <HAL_RCC_OscConfig+0x1e0>
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f003 0308 	and.w	r3, r3, #8
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d038      	beq.n	8009d70 <HAL_RCC_OscConfig+0x27c>
			== RCC_OSCILLATORTYPE_LSI) {
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check the LSI State */
		if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF) {
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	695b      	ldr	r3, [r3, #20]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d016      	beq.n	8009d34 <HAL_RCC_OscConfig+0x240>
			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 8009d06:	4b16      	ldr	r3, [pc, #88]	; (8009d60 <HAL_RCC_OscConfig+0x26c>)
 8009d08:	2201      	movs	r2, #1
 8009d0a:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009d0c:	f7fa fc00 	bl	8004510 <HAL_GetTick>
 8009d10:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8009d12:	e008      	b.n	8009d26 <HAL_RCC_OscConfig+0x232>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8009d14:	f7fa fbfc 	bl	8004510 <HAL_GetTick>
 8009d18:	4602      	mov	r2, r0
 8009d1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d1c:	1ad3      	subs	r3, r2, r3
 8009d1e:	2b64      	cmp	r3, #100	; 0x64
 8009d20:	d901      	bls.n	8009d26 <HAL_RCC_OscConfig+0x232>
					return HAL_TIMEOUT;
 8009d22:	2303      	movs	r3, #3
 8009d24:	e134      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8009d26:	4b0b      	ldr	r3, [pc, #44]	; (8009d54 <HAL_RCC_OscConfig+0x260>)
 8009d28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d2a:	f003 0302 	and.w	r3, r3, #2
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d0f0      	beq.n	8009d14 <HAL_RCC_OscConfig+0x220>
 8009d32:	e01d      	b.n	8009d70 <HAL_RCC_OscConfig+0x27c>
				}
			}
		} else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 8009d34:	4b0a      	ldr	r3, [pc, #40]	; (8009d60 <HAL_RCC_OscConfig+0x26c>)
 8009d36:	2200      	movs	r2, #0
 8009d38:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009d3a:	f7fa fbe9 	bl	8004510 <HAL_GetTick>
 8009d3e:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 8009d40:	e010      	b.n	8009d64 <HAL_RCC_OscConfig+0x270>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8009d42:	f7fa fbe5 	bl	8004510 <HAL_GetTick>
 8009d46:	4602      	mov	r2, r0
 8009d48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d4a:	1ad3      	subs	r3, r2, r3
 8009d4c:	2b64      	cmp	r3, #100	; 0x64
 8009d4e:	d909      	bls.n	8009d64 <HAL_RCC_OscConfig+0x270>
					return HAL_TIMEOUT;
 8009d50:	2303      	movs	r3, #3
 8009d52:	e11d      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
 8009d54:	40023800 	.word	0x40023800
 8009d58:	40023802 	.word	0x40023802
 8009d5c:	42470000 	.word	0x42470000
 8009d60:	42470e80 	.word	0x42470e80
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 8009d64:	4b8c      	ldr	r3, [pc, #560]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009d66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d68:	f003 0302 	and.w	r3, r3, #2
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d1e8      	bne.n	8009d42 <HAL_RCC_OscConfig+0x24e>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f003 0304 	and.w	r3, r3, #4
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d070      	beq.n	8009e5e <HAL_RCC_OscConfig+0x36a>
			== RCC_OSCILLATORTYPE_LSE) {
		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* Enable Power Clock*/
		__HAL_RCC_PWR_CLK_ENABLE();
 8009d7c:	4b86      	ldr	r3, [pc, #536]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d80:	4a85      	ldr	r2, [pc, #532]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009d82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d86:	6413      	str	r3, [r2, #64]	; 0x40
 8009d88:	4b83      	ldr	r3, [pc, #524]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d90:	60bb      	str	r3, [r7, #8]
 8009d92:	68bb      	ldr	r3, [r7, #8]

		/* Enable write access to Backup domain */
		PWR->CR |= PWR_CR_DBP;
 8009d94:	4b81      	ldr	r3, [pc, #516]	; (8009f9c <HAL_RCC_OscConfig+0x4a8>)
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	4a80      	ldr	r2, [pc, #512]	; (8009f9c <HAL_RCC_OscConfig+0x4a8>)
 8009d9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d9e:	6013      	str	r3, [r2, #0]

		/* Wait for Backup domain Write protection disable */
		tickstart = HAL_GetTick();
 8009da0:	f7fa fbb6 	bl	8004510 <HAL_GetTick>
 8009da4:	65f8      	str	r0, [r7, #92]	; 0x5c

		while ((PWR->CR & PWR_CR_DBP) == RESET) {
 8009da6:	e008      	b.n	8009dba <HAL_RCC_OscConfig+0x2c6>
			if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 8009da8:	f7fa fbb2 	bl	8004510 <HAL_GetTick>
 8009dac:	4602      	mov	r2, r0
 8009dae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009db0:	1ad3      	subs	r3, r2, r3
 8009db2:	2b64      	cmp	r3, #100	; 0x64
 8009db4:	d901      	bls.n	8009dba <HAL_RCC_OscConfig+0x2c6>
				return HAL_TIMEOUT;
 8009db6:	2303      	movs	r3, #3
 8009db8:	e0ea      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
		while ((PWR->CR & PWR_CR_DBP) == RESET) {
 8009dba:	4b78      	ldr	r3, [pc, #480]	; (8009f9c <HAL_RCC_OscConfig+0x4a8>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d0f0      	beq.n	8009da8 <HAL_RCC_OscConfig+0x2b4>
			}
		}

		/* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
		__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8009dc6:	4b76      	ldr	r3, [pc, #472]	; (8009fa0 <HAL_RCC_OscConfig+0x4ac>)
 8009dc8:	2200      	movs	r2, #0
 8009dca:	701a      	strb	r2, [r3, #0]

		/* Get Start Tick*/
		tickstart = HAL_GetTick();
 8009dcc:	f7fa fba0 	bl	8004510 <HAL_GetTick>
 8009dd0:	65f8      	str	r0, [r7, #92]	; 0x5c

		/* Wait till LSE is ready */
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009dd2:	e00a      	b.n	8009dea <HAL_RCC_OscConfig+0x2f6>
			if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009dd4:	f7fa fb9c 	bl	8004510 <HAL_GetTick>
 8009dd8:	4602      	mov	r2, r0
 8009dda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ddc:	1ad3      	subs	r3, r2, r3
 8009dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d901      	bls.n	8009dea <HAL_RCC_OscConfig+0x2f6>
				return HAL_TIMEOUT;
 8009de6:	2303      	movs	r3, #3
 8009de8:	e0d2      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009dea:	4b6b      	ldr	r3, [pc, #428]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dee:	f003 0302 	and.w	r3, r3, #2
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d1ee      	bne.n	8009dd4 <HAL_RCC_OscConfig+0x2e0>
			}
		}

		/* Set the new LSE configuration -----------------------------------------*/
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	689a      	ldr	r2, [r3, #8]
 8009dfa:	4b69      	ldr	r3, [pc, #420]	; (8009fa0 <HAL_RCC_OscConfig+0x4ac>)
 8009dfc:	b2d2      	uxtb	r2, r2
 8009dfe:	701a      	strb	r2, [r3, #0]
		/* Check the LSE State */
		if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) {
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	689b      	ldr	r3, [r3, #8]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d015      	beq.n	8009e34 <HAL_RCC_OscConfig+0x340>
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009e08:	f7fa fb82 	bl	8004510 <HAL_GetTick>
 8009e0c:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8009e0e:	e00a      	b.n	8009e26 <HAL_RCC_OscConfig+0x332>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009e10:	f7fa fb7e 	bl	8004510 <HAL_GetTick>
 8009e14:	4602      	mov	r2, r0
 8009e16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e18:	1ad3      	subs	r3, r2, r3
 8009e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d901      	bls.n	8009e26 <HAL_RCC_OscConfig+0x332>
					return HAL_TIMEOUT;
 8009e22:	2303      	movs	r3, #3
 8009e24:	e0b4      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8009e26:	4b5c      	ldr	r3, [pc, #368]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009e28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e2a:	f003 0302 	and.w	r3, r3, #2
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d0ee      	beq.n	8009e10 <HAL_RCC_OscConfig+0x31c>
 8009e32:	e014      	b.n	8009e5e <HAL_RCC_OscConfig+0x36a>
				}
			}
		} else {
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009e34:	f7fa fb6c 	bl	8004510 <HAL_GetTick>
 8009e38:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009e3a:	e00a      	b.n	8009e52 <HAL_RCC_OscConfig+0x35e>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009e3c:	f7fa fb68 	bl	8004510 <HAL_GetTick>
 8009e40:	4602      	mov	r2, r0
 8009e42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e44:	1ad3      	subs	r3, r2, r3
 8009e46:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e4a:	4293      	cmp	r3, r2
 8009e4c:	d901      	bls.n	8009e52 <HAL_RCC_OscConfig+0x35e>
					return HAL_TIMEOUT;
 8009e4e:	2303      	movs	r3, #3
 8009e50:	e09e      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009e52:	4b51      	ldr	r3, [pc, #324]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e56:	f003 0302 	and.w	r3, r3, #2
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d1ee      	bne.n	8009e3c <HAL_RCC_OscConfig+0x348>
		}
	}
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
	if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	699b      	ldr	r3, [r3, #24]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	f000 8093 	beq.w	8009f8e <HAL_RCC_OscConfig+0x49a>
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL) {
 8009e68:	4b4b      	ldr	r3, [pc, #300]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009e6a:	689b      	ldr	r3, [r3, #8]
 8009e6c:	f003 030c 	and.w	r3, r3, #12
 8009e70:	2b08      	cmp	r3, #8
 8009e72:	f000 808a 	beq.w	8009f8a <HAL_RCC_OscConfig+0x496>
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	699b      	ldr	r3, [r3, #24]
 8009e7a:	2b02      	cmp	r3, #2
 8009e7c:	d16e      	bne.n	8009f5c <HAL_RCC_OscConfig+0x468>
				assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
				assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
				assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8009e7e:	4b49      	ldr	r3, [pc, #292]	; (8009fa4 <HAL_RCC_OscConfig+0x4b0>)
 8009e80:	2200      	movs	r2, #0
 8009e82:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009e84:	f7fa fb44 	bl	8004510 <HAL_GetTick>
 8009e88:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009e8a:	e008      	b.n	8009e9e <HAL_RCC_OscConfig+0x3aa>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009e8c:	f7fa fb40 	bl	8004510 <HAL_GetTick>
 8009e90:	4602      	mov	r2, r0
 8009e92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e94:	1ad3      	subs	r3, r2, r3
 8009e96:	2b64      	cmp	r3, #100	; 0x64
 8009e98:	d901      	bls.n	8009e9e <HAL_RCC_OscConfig+0x3aa>
						return HAL_TIMEOUT;
 8009e9a:	2303      	movs	r3, #3
 8009e9c:	e078      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009e9e:	4b3e      	ldr	r3, [pc, #248]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d1f0      	bne.n	8009e8c <HAL_RCC_OscConfig+0x398>
					}
				}

				/* Configure the main PLL clock source, multiplication and division factors. */
				WRITE_REG(RCC->PLLCFGR,
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	69da      	ldr	r2, [r3, #28]
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6a1b      	ldr	r3, [r3, #32]
 8009eb2:	431a      	orrs	r2, r3
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eb8:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8009ebc:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ebe:	6939      	ldr	r1, [r7, #16]
 8009ec0:	fa91 f1a1 	rbit	r1, r1
 8009ec4:	60f9      	str	r1, [r7, #12]
   return(result);
 8009ec6:	68f9      	ldr	r1, [r7, #12]
 8009ec8:	61b9      	str	r1, [r7, #24]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009eca:	69b9      	ldr	r1, [r7, #24]
 8009ecc:	fab1 f181 	clz	r1, r1
 8009ed0:	6179      	str	r1, [r7, #20]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009ed2:	6979      	ldr	r1, [r7, #20]
 8009ed4:	b2c9      	uxtb	r1, r1
 8009ed6:	408b      	lsls	r3, r1
 8009ed8:	431a      	orrs	r2, r3
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ede:	085b      	lsrs	r3, r3, #1
 8009ee0:	3b01      	subs	r3, #1
 8009ee2:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 8009ee6:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ee8:	6a39      	ldr	r1, [r7, #32]
 8009eea:	fa91 f1a1 	rbit	r1, r1
 8009eee:	61f9      	str	r1, [r7, #28]
   return(result);
 8009ef0:	69f9      	ldr	r1, [r7, #28]
 8009ef2:	62b9      	str	r1, [r7, #40]	; 0x28
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009ef4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009ef6:	fab1 f181 	clz	r1, r1
 8009efa:	6279      	str	r1, [r7, #36]	; 0x24
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009efc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009efe:	b2c9      	uxtb	r1, r1
 8009f00:	408b      	lsls	r3, r1
 8009f02:	431a      	orrs	r2, r3
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f08:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8009f0c:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f0e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009f10:	fa91 f1a1 	rbit	r1, r1
 8009f14:	62f9      	str	r1, [r7, #44]	; 0x2c
   return(result);
 8009f16:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f18:	63b9      	str	r1, [r7, #56]	; 0x38
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009f1a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009f1c:	fab1 f181 	clz	r1, r1
 8009f20:	6379      	str	r1, [r7, #52]	; 0x34
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009f22:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009f24:	b2c9      	uxtb	r1, r1
 8009f26:	408b      	lsls	r3, r1
 8009f28:	491b      	ldr	r1, [pc, #108]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	604b      	str	r3, [r1, #4]
						(RCC_OscInitStruct->PLL.PLLSource | RCC_OscInitStruct->PLL.PLLM | (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN)) | (((RCC_OscInitStruct->PLL.PLLP >> 1) -1) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
				/* Enable the main PLL. */
				__HAL_RCC_PLL_ENABLE();
 8009f2e:	4b1d      	ldr	r3, [pc, #116]	; (8009fa4 <HAL_RCC_OscConfig+0x4b0>)
 8009f30:	2201      	movs	r2, #1
 8009f32:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009f34:	f7fa faec 	bl	8004510 <HAL_GetTick>
 8009f38:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8009f3a:	e008      	b.n	8009f4e <HAL_RCC_OscConfig+0x45a>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009f3c:	f7fa fae8 	bl	8004510 <HAL_GetTick>
 8009f40:	4602      	mov	r2, r0
 8009f42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f44:	1ad3      	subs	r3, r2, r3
 8009f46:	2b64      	cmp	r3, #100	; 0x64
 8009f48:	d901      	bls.n	8009f4e <HAL_RCC_OscConfig+0x45a>
						return HAL_TIMEOUT;
 8009f4a:	2303      	movs	r3, #3
 8009f4c:	e020      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8009f4e:	4b12      	ldr	r3, [pc, #72]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d0f0      	beq.n	8009f3c <HAL_RCC_OscConfig+0x448>
 8009f5a:	e018      	b.n	8009f8e <HAL_RCC_OscConfig+0x49a>
					}
				}
			} else {
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8009f5c:	4b11      	ldr	r3, [pc, #68]	; (8009fa4 <HAL_RCC_OscConfig+0x4b0>)
 8009f5e:	2200      	movs	r2, #0
 8009f60:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009f62:	f7fa fad5 	bl	8004510 <HAL_GetTick>
 8009f66:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009f68:	e008      	b.n	8009f7c <HAL_RCC_OscConfig+0x488>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009f6a:	f7fa fad1 	bl	8004510 <HAL_GetTick>
 8009f6e:	4602      	mov	r2, r0
 8009f70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f72:	1ad3      	subs	r3, r2, r3
 8009f74:	2b64      	cmp	r3, #100	; 0x64
 8009f76:	d901      	bls.n	8009f7c <HAL_RCC_OscConfig+0x488>
						return HAL_TIMEOUT;
 8009f78:	2303      	movs	r3, #3
 8009f7a:	e009      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009f7c:	4b06      	ldr	r3, [pc, #24]	; (8009f98 <HAL_RCC_OscConfig+0x4a4>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d1f0      	bne.n	8009f6a <HAL_RCC_OscConfig+0x476>
 8009f88:	e001      	b.n	8009f8e <HAL_RCC_OscConfig+0x49a>
					}
				}
			}
		} else {
			return HAL_ERROR;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	e000      	b.n	8009f90 <HAL_RCC_OscConfig+0x49c>
		}
	}
	return HAL_OK;
 8009f8e:	2300      	movs	r3, #0
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3760      	adds	r7, #96	; 0x60
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}
 8009f98:	40023800 	.word	0x40023800
 8009f9c:	40007000 	.word	0x40007000
 8009fa0:	40023870 	.word	0x40023870
 8009fa4:	42470060 	.word	0x42470060

08009fa8 <HAL_RCC_ClockConfig>:
 *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 *         (for more details refer to section above "Initialization/de-initialization functions")
 * @retval None
 */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t FLatency) {
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b084      	sub	sp, #16
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
 8009fb0:	6039      	str	r1, [r7, #0]
	uint32_t tickstart = 0;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	60fb      	str	r3, [r7, #12]
	/* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
	 must be correctly programmed according to the frequency of the CPU clock 
	 (HCLK) and the supply voltage of the device. */

	/* Increasing the CPU frequency */
	if (FLatency > (FLASH->ACR & FLASH_ACR_LATENCY)) {
 8009fb6:	4b9b      	ldr	r3, [pc, #620]	; (800a224 <HAL_RCC_ClockConfig+0x27c>)
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f003 030f 	and.w	r3, r3, #15
 8009fbe:	683a      	ldr	r2, [r7, #0]
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	f240 80aa 	bls.w	800a11a <HAL_RCC_ClockConfig+0x172>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 8009fc6:	4b97      	ldr	r3, [pc, #604]	; (800a224 <HAL_RCC_ClockConfig+0x27c>)
 8009fc8:	683a      	ldr	r2, [r7, #0]
 8009fca:	b2d2      	uxtb	r2, r2
 8009fcc:	701a      	strb	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency) {
 8009fce:	4b95      	ldr	r3, [pc, #596]	; (800a224 <HAL_RCC_ClockConfig+0x27c>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	f003 030f 	and.w	r3, r3, #15
 8009fd6:	683a      	ldr	r2, [r7, #0]
 8009fd8:	429a      	cmp	r2, r3
 8009fda:	d001      	beq.n	8009fe0 <HAL_RCC_ClockConfig+0x38>
			return HAL_ERROR;
 8009fdc:	2301      	movs	r3, #1
 8009fde:	e16d      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
		}

		/*-------------------------- HCLK Configuration --------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f003 0302 	and.w	r3, r3, #2
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d008      	beq.n	8009ffe <HAL_RCC_ClockConfig+0x56>
				== RCC_CLOCKTYPE_HCLK) {
			assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 8009fec:	4b8e      	ldr	r3, [pc, #568]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 8009fee:	689b      	ldr	r3, [r3, #8]
 8009ff0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	689b      	ldr	r3, [r3, #8]
 8009ff8:	498b      	ldr	r1, [pc, #556]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}

		/*------------------------- SYSCLK Configuration ---------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f003 0301 	and.w	r3, r3, #1
 800a006:	2b00      	cmp	r3, #0
 800a008:	f000 8135 	beq.w	800a276 <HAL_RCC_ClockConfig+0x2ce>
				== RCC_CLOCKTYPE_SYSCLK) {
			assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

			/* HSE is selected as System Clock Source */
			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	2b01      	cmp	r3, #1
 800a012:	d107      	bne.n	800a024 <HAL_RCC_ClockConfig+0x7c>
				/* Check the HSE ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800a014:	4b84      	ldr	r3, [pc, #528]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d119      	bne.n	800a054 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 800a020:	2301      	movs	r3, #1
 800a022:	e14b      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* PLL is selected as System Clock Source */
			else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	2b02      	cmp	r3, #2
 800a02a:	d003      	beq.n	800a034 <HAL_RCC_ClockConfig+0x8c>
					|| (RCC_ClkInitStruct->SYSCLKSource
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	685b      	ldr	r3, [r3, #4]
 800a030:	2b03      	cmp	r3, #3
 800a032:	d107      	bne.n	800a044 <HAL_RCC_ClockConfig+0x9c>
							== RCC_SYSCLKSOURCE_PLLRCLK)) {
				/* Check the PLL ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800a034:	4b7c      	ldr	r3, [pc, #496]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d109      	bne.n	800a054 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 800a040:	2301      	movs	r3, #1
 800a042:	e13b      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* HSI is selected as System Clock Source */
			else {
				/* Check the HSI ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800a044:	4b78      	ldr	r3, [pc, #480]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	f003 0302 	and.w	r3, r3, #2
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d101      	bne.n	800a054 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 800a050:	2301      	movs	r3, #1
 800a052:	e133      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				}
			}

			__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a054:	4b74      	ldr	r3, [pc, #464]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a056:	689b      	ldr	r3, [r3, #8]
 800a058:	f023 0203 	bic.w	r2, r3, #3
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	4971      	ldr	r1, [pc, #452]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a062:	4313      	orrs	r3, r2
 800a064:	608b      	str	r3, [r1, #8]
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a066:	f7fa fa53 	bl	8004510 <HAL_GetTick>
 800a06a:	60f8      	str	r0, [r7, #12]

			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	685b      	ldr	r3, [r3, #4]
 800a070:	2b01      	cmp	r3, #1
 800a072:	d112      	bne.n	800a09a <HAL_RCC_ClockConfig+0xf2>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a074:	e00a      	b.n	800a08c <HAL_RCC_ClockConfig+0xe4>
						!= RCC_SYSCLKSOURCE_STATUS_HSE) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a076:	f7fa fa4b 	bl	8004510 <HAL_GetTick>
 800a07a:	4602      	mov	r2, r0
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	1ad3      	subs	r3, r2, r3
 800a080:	f241 3288 	movw	r2, #5000	; 0x1388
 800a084:	4293      	cmp	r3, r2
 800a086:	d901      	bls.n	800a08c <HAL_RCC_ClockConfig+0xe4>
						return HAL_TIMEOUT;
 800a088:	2303      	movs	r3, #3
 800a08a:	e117      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a08c:	4b66      	ldr	r3, [pc, #408]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a08e:	689b      	ldr	r3, [r3, #8]
 800a090:	f003 030c 	and.w	r3, r3, #12
 800a094:	2b04      	cmp	r3, #4
 800a096:	d1ee      	bne.n	800a076 <HAL_RCC_ClockConfig+0xce>
 800a098:	e0ed      	b.n	800a276 <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	2b02      	cmp	r3, #2
 800a0a0:	d112      	bne.n	800a0c8 <HAL_RCC_ClockConfig+0x120>
					== RCC_SYSCLKSOURCE_PLLCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a0a2:	e00a      	b.n	800a0ba <HAL_RCC_ClockConfig+0x112>
						!= RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a0a4:	f7fa fa34 	bl	8004510 <HAL_GetTick>
 800a0a8:	4602      	mov	r2, r0
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	1ad3      	subs	r3, r2, r3
 800a0ae:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0b2:	4293      	cmp	r3, r2
 800a0b4:	d901      	bls.n	800a0ba <HAL_RCC_ClockConfig+0x112>
						return HAL_TIMEOUT;
 800a0b6:	2303      	movs	r3, #3
 800a0b8:	e100      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a0ba:	4b5b      	ldr	r3, [pc, #364]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a0bc:	689b      	ldr	r3, [r3, #8]
 800a0be:	f003 030c 	and.w	r3, r3, #12
 800a0c2:	2b08      	cmp	r3, #8
 800a0c4:	d1ee      	bne.n	800a0a4 <HAL_RCC_ClockConfig+0xfc>
 800a0c6:	e0d6      	b.n	800a276 <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	2b03      	cmp	r3, #3
 800a0ce:	d11d      	bne.n	800a10c <HAL_RCC_ClockConfig+0x164>
					== RCC_SYSCLKSOURCE_PLLRCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a0d0:	e00a      	b.n	800a0e8 <HAL_RCC_ClockConfig+0x140>
						!= RCC_SYSCLKSOURCE_STATUS_PLLRCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a0d2:	f7fa fa1d 	bl	8004510 <HAL_GetTick>
 800a0d6:	4602      	mov	r2, r0
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	1ad3      	subs	r3, r2, r3
 800a0dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	d901      	bls.n	800a0e8 <HAL_RCC_ClockConfig+0x140>
						return HAL_TIMEOUT;
 800a0e4:	2303      	movs	r3, #3
 800a0e6:	e0e9      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a0e8:	4b4f      	ldr	r3, [pc, #316]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	f003 030c 	and.w	r3, r3, #12
 800a0f0:	2b03      	cmp	r3, #3
 800a0f2:	d1ee      	bne.n	800a0d2 <HAL_RCC_ClockConfig+0x12a>
 800a0f4:	e0bf      	b.n	800a276 <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
						!= RCC_SYSCLKSOURCE_STATUS_HSI) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a0f6:	f7fa fa0b 	bl	8004510 <HAL_GetTick>
 800a0fa:	4602      	mov	r2, r0
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	1ad3      	subs	r3, r2, r3
 800a100:	f241 3288 	movw	r2, #5000	; 0x1388
 800a104:	4293      	cmp	r3, r2
 800a106:	d901      	bls.n	800a10c <HAL_RCC_ClockConfig+0x164>
						return HAL_TIMEOUT;
 800a108:	2303      	movs	r3, #3
 800a10a:	e0d7      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a10c:	4b46      	ldr	r3, [pc, #280]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a10e:	689b      	ldr	r3, [r3, #8]
 800a110:	f003 030c 	and.w	r3, r3, #12
 800a114:	2b00      	cmp	r3, #0
 800a116:	d1ee      	bne.n	800a0f6 <HAL_RCC_ClockConfig+0x14e>
 800a118:	e0ad      	b.n	800a276 <HAL_RCC_ClockConfig+0x2ce>
		}
	}
	/* Decreasing the CPU frequency */
	else {
		/*-------------------------- HCLK Configuration --------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f003 0302 	and.w	r3, r3, #2
 800a122:	2b00      	cmp	r3, #0
 800a124:	d008      	beq.n	800a138 <HAL_RCC_ClockConfig+0x190>
				== RCC_CLOCKTYPE_HCLK) {
			assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 800a126:	4b40      	ldr	r3, [pc, #256]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a128:	689b      	ldr	r3, [r3, #8]
 800a12a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	689b      	ldr	r3, [r3, #8]
 800a132:	493d      	ldr	r1, [pc, #244]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a134:	4313      	orrs	r3, r2
 800a136:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}

		/*------------------------- SYSCLK Configuration -------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f003 0301 	and.w	r3, r3, #1
 800a140:	2b00      	cmp	r3, #0
 800a142:	f000 808b 	beq.w	800a25c <HAL_RCC_ClockConfig+0x2b4>
				== RCC_CLOCKTYPE_SYSCLK) {
			assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

			/* HSE is selected as System Clock Source */
			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	2b01      	cmp	r3, #1
 800a14c:	d107      	bne.n	800a15e <HAL_RCC_ClockConfig+0x1b6>
				/* Check the HSE ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800a14e:	4b36      	ldr	r3, [pc, #216]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a156:	2b00      	cmp	r3, #0
 800a158:	d119      	bne.n	800a18e <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a15a:	2301      	movs	r3, #1
 800a15c:	e0ae      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* PLL is selected as System Clock Source */
			else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	685b      	ldr	r3, [r3, #4]
 800a162:	2b02      	cmp	r3, #2
 800a164:	d003      	beq.n	800a16e <HAL_RCC_ClockConfig+0x1c6>
					|| (RCC_ClkInitStruct->SYSCLKSource
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	2b03      	cmp	r3, #3
 800a16c:	d107      	bne.n	800a17e <HAL_RCC_ClockConfig+0x1d6>
							== RCC_SYSCLKSOURCE_PLLRCLK)) {
				/* Check the PLL ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800a16e:	4b2e      	ldr	r3, [pc, #184]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a176:	2b00      	cmp	r3, #0
 800a178:	d109      	bne.n	800a18e <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a17a:	2301      	movs	r3, #1
 800a17c:	e09e      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* HSI is selected as System Clock Source */
			else {
				/* Check the HSI ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800a17e:	4b2a      	ldr	r3, [pc, #168]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f003 0302 	and.w	r3, r3, #2
 800a186:	2b00      	cmp	r3, #0
 800a188:	d101      	bne.n	800a18e <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a18a:	2301      	movs	r3, #1
 800a18c:	e096      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				}
			}
			__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a18e:	4b26      	ldr	r3, [pc, #152]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a190:	689b      	ldr	r3, [r3, #8]
 800a192:	f023 0203 	bic.w	r2, r3, #3
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	685b      	ldr	r3, [r3, #4]
 800a19a:	4923      	ldr	r1, [pc, #140]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a19c:	4313      	orrs	r3, r2
 800a19e:	608b      	str	r3, [r1, #8]
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a1a0:	f7fa f9b6 	bl	8004510 <HAL_GetTick>
 800a1a4:	60f8      	str	r0, [r7, #12]

			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	685b      	ldr	r3, [r3, #4]
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	d112      	bne.n	800a1d4 <HAL_RCC_ClockConfig+0x22c>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a1ae:	e00a      	b.n	800a1c6 <HAL_RCC_ClockConfig+0x21e>
						!= RCC_SYSCLKSOURCE_STATUS_HSE) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a1b0:	f7fa f9ae 	bl	8004510 <HAL_GetTick>
 800a1b4:	4602      	mov	r2, r0
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	1ad3      	subs	r3, r2, r3
 800a1ba:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d901      	bls.n	800a1c6 <HAL_RCC_ClockConfig+0x21e>
						return HAL_TIMEOUT;
 800a1c2:	2303      	movs	r3, #3
 800a1c4:	e07a      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a1c6:	4b18      	ldr	r3, [pc, #96]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a1c8:	689b      	ldr	r3, [r3, #8]
 800a1ca:	f003 030c 	and.w	r3, r3, #12
 800a1ce:	2b04      	cmp	r3, #4
 800a1d0:	d1ee      	bne.n	800a1b0 <HAL_RCC_ClockConfig+0x208>
 800a1d2:	e043      	b.n	800a25c <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	685b      	ldr	r3, [r3, #4]
 800a1d8:	2b02      	cmp	r3, #2
 800a1da:	d112      	bne.n	800a202 <HAL_RCC_ClockConfig+0x25a>
					== RCC_SYSCLKSOURCE_PLLCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a1dc:	e00a      	b.n	800a1f4 <HAL_RCC_ClockConfig+0x24c>
						!= RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a1de:	f7fa f997 	bl	8004510 <HAL_GetTick>
 800a1e2:	4602      	mov	r2, r0
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	1ad3      	subs	r3, r2, r3
 800a1e8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d901      	bls.n	800a1f4 <HAL_RCC_ClockConfig+0x24c>
						return HAL_TIMEOUT;
 800a1f0:	2303      	movs	r3, #3
 800a1f2:	e063      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a1f4:	4b0c      	ldr	r3, [pc, #48]	; (800a228 <HAL_RCC_ClockConfig+0x280>)
 800a1f6:	689b      	ldr	r3, [r3, #8]
 800a1f8:	f003 030c 	and.w	r3, r3, #12
 800a1fc:	2b08      	cmp	r3, #8
 800a1fe:	d1ee      	bne.n	800a1de <HAL_RCC_ClockConfig+0x236>
 800a200:	e02c      	b.n	800a25c <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	685b      	ldr	r3, [r3, #4]
 800a206:	2b03      	cmp	r3, #3
 800a208:	d122      	bne.n	800a250 <HAL_RCC_ClockConfig+0x2a8>
					== RCC_SYSCLKSOURCE_PLLRCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a20a:	e00f      	b.n	800a22c <HAL_RCC_ClockConfig+0x284>
						!= RCC_SYSCLKSOURCE_STATUS_PLLRCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a20c:	f7fa f980 	bl	8004510 <HAL_GetTick>
 800a210:	4602      	mov	r2, r0
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	1ad3      	subs	r3, r2, r3
 800a216:	f241 3288 	movw	r2, #5000	; 0x1388
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d906      	bls.n	800a22c <HAL_RCC_ClockConfig+0x284>
						return HAL_TIMEOUT;
 800a21e:	2303      	movs	r3, #3
 800a220:	e04c      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
 800a222:	bf00      	nop
 800a224:	40023c00 	.word	0x40023c00
 800a228:	40023800 	.word	0x40023800
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a22c:	4b25      	ldr	r3, [pc, #148]	; (800a2c4 <HAL_RCC_ClockConfig+0x31c>)
 800a22e:	689b      	ldr	r3, [r3, #8]
 800a230:	f003 030c 	and.w	r3, r3, #12
 800a234:	2b03      	cmp	r3, #3
 800a236:	d1e9      	bne.n	800a20c <HAL_RCC_ClockConfig+0x264>
 800a238:	e010      	b.n	800a25c <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
						!= RCC_SYSCLKSOURCE_STATUS_HSI) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a23a:	f7fa f969 	bl	8004510 <HAL_GetTick>
 800a23e:	4602      	mov	r2, r0
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	1ad3      	subs	r3, r2, r3
 800a244:	f241 3288 	movw	r2, #5000	; 0x1388
 800a248:	4293      	cmp	r3, r2
 800a24a:	d901      	bls.n	800a250 <HAL_RCC_ClockConfig+0x2a8>
						return HAL_TIMEOUT;
 800a24c:	2303      	movs	r3, #3
 800a24e:	e035      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a250:	4b1c      	ldr	r3, [pc, #112]	; (800a2c4 <HAL_RCC_ClockConfig+0x31c>)
 800a252:	689b      	ldr	r3, [r3, #8]
 800a254:	f003 030c 	and.w	r3, r3, #12
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d1ee      	bne.n	800a23a <HAL_RCC_ClockConfig+0x292>
				}
			}
		}

		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 800a25c:	4b1a      	ldr	r3, [pc, #104]	; (800a2c8 <HAL_RCC_ClockConfig+0x320>)
 800a25e:	683a      	ldr	r2, [r7, #0]
 800a260:	b2d2      	uxtb	r2, r2
 800a262:	701a      	strb	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency) {
 800a264:	4b18      	ldr	r3, [pc, #96]	; (800a2c8 <HAL_RCC_ClockConfig+0x320>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f003 030f 	and.w	r3, r3, #15
 800a26c:	683a      	ldr	r2, [r7, #0]
 800a26e:	429a      	cmp	r2, r3
 800a270:	d001      	beq.n	800a276 <HAL_RCC_ClockConfig+0x2ce>
			return HAL_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	e022      	b.n	800a2bc <HAL_RCC_ClockConfig+0x314>
		}
	}

	/*-------------------------- PCLK1 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f003 0304 	and.w	r3, r3, #4
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d008      	beq.n	800a294 <HAL_RCC_ClockConfig+0x2ec>
			== RCC_CLOCKTYPE_PCLK1) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1,
 800a282:	4b10      	ldr	r3, [pc, #64]	; (800a2c4 <HAL_RCC_ClockConfig+0x31c>)
 800a284:	689b      	ldr	r3, [r3, #8]
 800a286:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	68db      	ldr	r3, [r3, #12]
 800a28e:	490d      	ldr	r1, [pc, #52]	; (800a2c4 <HAL_RCC_ClockConfig+0x31c>)
 800a290:	4313      	orrs	r3, r2
 800a292:	608b      	str	r3, [r1, #8]
				RCC_ClkInitStruct->APB1CLKDivider);
	}

	/*-------------------------- PCLK2 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f003 0308 	and.w	r3, r3, #8
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d009      	beq.n	800a2b4 <HAL_RCC_ClockConfig+0x30c>
			== RCC_CLOCKTYPE_PCLK2) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 800a2a0:	4b08      	ldr	r3, [pc, #32]	; (800a2c4 <HAL_RCC_ClockConfig+0x31c>)
 800a2a2:	689b      	ldr	r3, [r3, #8]
 800a2a4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	691b      	ldr	r3, [r3, #16]
 800a2ac:	00db      	lsls	r3, r3, #3
 800a2ae:	4905      	ldr	r1, [pc, #20]	; (800a2c4 <HAL_RCC_ClockConfig+0x31c>)
 800a2b0:	4313      	orrs	r3, r2
 800a2b2:	608b      	str	r3, [r1, #8]
				((RCC_ClkInitStruct->APB2CLKDivider) << 3));
	}

	/* Configure the source of time base considering new system clocks settings*/
	HAL_InitTick(TICK_INT_PRIORITY);
 800a2b4:	200f      	movs	r0, #15
 800a2b6:	f7fa f901 	bl	80044bc <HAL_InitTick>

	return HAL_OK;
 800a2ba:	2300      	movs	r3, #0
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3710      	adds	r7, #16
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}
 800a2c4:	40023800 	.word	0x40023800
 800a2c8:	40023c00 	.word	0x40023c00

0800a2cc <HAL_RCC_GetSysClockFreq>:
 *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
 *         
 *               
 * @retval SYSCLK frequency
 */
__weak uint32_t HAL_RCC_GetSysClockFreq(void) {
 800a2cc:	b480      	push	{r7}
 800a2ce:	b091      	sub	sp, #68	; 0x44
 800a2d0:	af00      	add	r7, sp, #0
	uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	637b      	str	r3, [r7, #52]	; 0x34
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2da:	2300      	movs	r3, #0
 800a2dc:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t sysclockfreq = 0;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Get SYSCLK source -------------------------------------------------------*/
	switch (RCC->CFGR & RCC_CFGR_SWS) {
 800a2e2:	4b3e      	ldr	r3, [pc, #248]	; (800a3dc <HAL_RCC_GetSysClockFreq+0x110>)
 800a2e4:	689b      	ldr	r3, [r3, #8]
 800a2e6:	f003 030c 	and.w	r3, r3, #12
 800a2ea:	2b08      	cmp	r3, #8
 800a2ec:	d00c      	beq.n	800a308 <HAL_RCC_GetSysClockFreq+0x3c>
 800a2ee:	2b08      	cmp	r3, #8
 800a2f0:	d86b      	bhi.n	800a3ca <HAL_RCC_GetSysClockFreq+0xfe>
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d002      	beq.n	800a2fc <HAL_RCC_GetSysClockFreq+0x30>
 800a2f6:	2b04      	cmp	r3, #4
 800a2f8:	d003      	beq.n	800a302 <HAL_RCC_GetSysClockFreq+0x36>
 800a2fa:	e066      	b.n	800a3ca <HAL_RCC_GetSysClockFreq+0xfe>
	case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */
	{
		sysclockfreq = HSI_VALUE;
 800a2fc:	4b38      	ldr	r3, [pc, #224]	; (800a3e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800a2fe:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a300:	e066      	b.n	800a3d0 <HAL_RCC_GetSysClockFreq+0x104>
	}
	case RCC_CFGR_SWS_HSE: /* HSE used as system clock  source */
	{
		sysclockfreq = HSE_VALUE;
 800a302:	4b38      	ldr	r3, [pc, #224]	; (800a3e4 <HAL_RCC_GetSysClockFreq+0x118>)
 800a304:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a306:	e063      	b.n	800a3d0 <HAL_RCC_GetSysClockFreq+0x104>
	}
	case RCC_CFGR_SWS_PLL: /* PLL used as system clock  source */
	{
		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
		 SYSCLK = PLL_VCO / PLLP */
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a308:	4b34      	ldr	r3, [pc, #208]	; (800a3dc <HAL_RCC_GetSysClockFreq+0x110>)
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a310:	637b      	str	r3, [r7, #52]	; 0x34
		if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI) {
 800a312:	4b32      	ldr	r3, [pc, #200]	; (800a3dc <HAL_RCC_GetSysClockFreq+0x110>)
 800a314:	685b      	ldr	r3, [r3, #4]
 800a316:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d01c      	beq.n	800a358 <HAL_RCC_GetSysClockFreq+0x8c>
			/* HSE used as PLL clock source */
			pllvco = ((HSE_VALUE / pllm)
 800a31e:	4a31      	ldr	r2, [pc, #196]	; (800a3e4 <HAL_RCC_GetSysClockFreq+0x118>)
 800a320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a322:	fbb2 f2f3 	udiv	r2, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800a326:	4b2d      	ldr	r3, [pc, #180]	; (800a3dc <HAL_RCC_GetSysClockFreq+0x110>)
 800a328:	6859      	ldr	r1, [r3, #4]
 800a32a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a32e:	400b      	ands	r3, r1
 800a330:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800a334:	6279      	str	r1, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a336:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a338:	fa91 f1a1 	rbit	r1, r1
 800a33c:	6239      	str	r1, [r7, #32]
   return(result);
 800a33e:	6a39      	ldr	r1, [r7, #32]
 800a340:	62f9      	str	r1, [r7, #44]	; 0x2c
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a342:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a344:	fab1 f181 	clz	r1, r1
 800a348:	62b9      	str	r1, [r7, #40]	; 0x28
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a34a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a34c:	b2c9      	uxtb	r1, r1
							>> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800a34e:	40cb      	lsrs	r3, r1
			pllvco = ((HSE_VALUE / pllm)
 800a350:	fb02 f303 	mul.w	r3, r2, r3
 800a354:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a356:	e01b      	b.n	800a390 <HAL_RCC_GetSysClockFreq+0xc4>
		} else {
			/* HSI used as PLL clock source */
			pllvco = ((HSI_VALUE / pllm)
 800a358:	4a21      	ldr	r2, [pc, #132]	; (800a3e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800a35a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a35c:	fbb2 f2f3 	udiv	r2, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800a360:	4b1e      	ldr	r3, [pc, #120]	; (800a3dc <HAL_RCC_GetSysClockFreq+0x110>)
 800a362:	6859      	ldr	r1, [r3, #4]
 800a364:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a368:	400b      	ands	r3, r1
 800a36a:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800a36e:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a370:	6979      	ldr	r1, [r7, #20]
 800a372:	fa91 f1a1 	rbit	r1, r1
 800a376:	6139      	str	r1, [r7, #16]
   return(result);
 800a378:	6939      	ldr	r1, [r7, #16]
 800a37a:	61f9      	str	r1, [r7, #28]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a37c:	69f9      	ldr	r1, [r7, #28]
 800a37e:	fab1 f181 	clz	r1, r1
 800a382:	61b9      	str	r1, [r7, #24]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a384:	69b9      	ldr	r1, [r7, #24]
 800a386:	b2c9      	uxtb	r1, r1
							>> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800a388:	40cb      	lsrs	r3, r1
			pllvco = ((HSI_VALUE / pllm)
 800a38a:	fb02 f303 	mul.w	r3, r2, r3
 800a38e:	63fb      	str	r3, [r7, #60]	; 0x3c
		}
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP)
 800a390:	4b12      	ldr	r3, [pc, #72]	; (800a3dc <HAL_RCC_GetSysClockFreq+0x110>)
 800a392:	685b      	ldr	r3, [r3, #4]
 800a394:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a398:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a39c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a39e:	687a      	ldr	r2, [r7, #4]
 800a3a0:	fa92 f2a2 	rbit	r2, r2
 800a3a4:	603a      	str	r2, [r7, #0]
   return(result);
 800a3a6:	683a      	ldr	r2, [r7, #0]
 800a3a8:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a3aa:	68fa      	ldr	r2, [r7, #12]
 800a3ac:	fab2 f282 	clz	r2, r2
 800a3b0:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a3b2:	68ba      	ldr	r2, [r7, #8]
 800a3b4:	b2d2      	uxtb	r2, r2
				>> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1) * 2);
 800a3b6:	40d3      	lsrs	r3, r2
 800a3b8:	3301      	adds	r3, #1
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP)
 800a3ba:	005b      	lsls	r3, r3, #1
 800a3bc:	633b      	str	r3, [r7, #48]	; 0x30

		sysclockfreq = pllvco / pllp;
 800a3be:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a3c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3c6:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a3c8:	e002      	b.n	800a3d0 <HAL_RCC_GetSysClockFreq+0x104>
	}
	default: {
		sysclockfreq = HSI_VALUE;
 800a3ca:	4b05      	ldr	r3, [pc, #20]	; (800a3e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800a3cc:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a3ce:	bf00      	nop
	}
	}
	return sysclockfreq;
 800a3d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	3744      	adds	r7, #68	; 0x44
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bc80      	pop	{r7}
 800a3da:	4770      	bx	lr
 800a3dc:	40023800 	.word	0x40023800
 800a3e0:	00f42400 	.word	0x00f42400
 800a3e4:	007a1200 	.word	0x007a1200

0800a3e8 <HAL_RCC_GetHCLKFreq>:
 * 
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 *         and updated within this function
 * @retval HCLK frequency
 */
uint32_t HAL_RCC_GetHCLKFreq(void) {
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b084      	sub	sp, #16
 800a3ec:	af00      	add	r7, sp, #0
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 800a3ee:	f7ff ff6d 	bl	800a2cc <HAL_RCC_GetSysClockFreq>
 800a3f2:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 800a3f4:	4b0f      	ldr	r3, [pc, #60]	; (800a434 <HAL_RCC_GetHCLKFreq+0x4c>)
 800a3f6:	689b      	ldr	r3, [r3, #8]
 800a3f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a3fc:	22f0      	movs	r2, #240	; 0xf0
 800a3fe:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a400:	687a      	ldr	r2, [r7, #4]
 800a402:	fa92 f2a2 	rbit	r2, r2
 800a406:	603a      	str	r2, [r7, #0]
   return(result);
 800a408:	683a      	ldr	r2, [r7, #0]
 800a40a:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a40c:	68fa      	ldr	r2, [r7, #12]
 800a40e:	fab2 f282 	clz	r2, r2
 800a412:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a414:	68ba      	ldr	r2, [r7, #8]
 800a416:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_HPRE)];
 800a418:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 800a41a:	4a07      	ldr	r2, [pc, #28]	; (800a438 <HAL_RCC_GetHCLKFreq+0x50>)
 800a41c:	5cd3      	ldrb	r3, [r2, r3]
 800a41e:	fa21 f303 	lsr.w	r3, r1, r3
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 800a422:	4a06      	ldr	r2, [pc, #24]	; (800a43c <HAL_RCC_GetHCLKFreq+0x54>)
 800a424:	6013      	str	r3, [r2, #0]
	return SystemCoreClock;
 800a426:	4b05      	ldr	r3, [pc, #20]	; (800a43c <HAL_RCC_GetHCLKFreq+0x54>)
 800a428:	681b      	ldr	r3, [r3, #0]
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3710      	adds	r7, #16
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}
 800a432:	bf00      	nop
 800a434:	40023800 	.word	0x40023800
 800a438:	0800dc8c 	.word	0x0800dc8c
 800a43c:	2000009c 	.word	0x2000009c

0800a440 <HAL_RCC_GetPCLK1Freq>:
 * @brief  Returns the PCLK1 frequency     
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency
 */
uint32_t HAL_RCC_GetPCLK1Freq(void) {
 800a440:	b580      	push	{r7, lr}
 800a442:	b084      	sub	sp, #16
 800a444:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 800a446:	f7ff ffcf 	bl	800a3e8 <HAL_RCC_GetHCLKFreq>
 800a44a:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)
 800a44c:	4b0d      	ldr	r3, [pc, #52]	; (800a484 <HAL_RCC_GetPCLK1Freq+0x44>)
 800a44e:	689b      	ldr	r3, [r3, #8]
 800a450:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800a454:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800a458:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a45a:	687a      	ldr	r2, [r7, #4]
 800a45c:	fa92 f2a2 	rbit	r2, r2
 800a460:	603a      	str	r2, [r7, #0]
   return(result);
 800a462:	683a      	ldr	r2, [r7, #0]
 800a464:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a466:	68fa      	ldr	r2, [r7, #12]
 800a468:	fab2 f282 	clz	r2, r2
 800a46c:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a46e:	68ba      	ldr	r2, [r7, #8]
 800a470:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800a472:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)
 800a474:	4a04      	ldr	r2, [pc, #16]	; (800a488 <HAL_RCC_GetPCLK1Freq+0x48>)
 800a476:	5cd3      	ldrb	r3, [r2, r3]
 800a478:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	3710      	adds	r7, #16
 800a480:	46bd      	mov	sp, r7
 800a482:	bd80      	pop	{r7, pc}
 800a484:	40023800 	.word	0x40023800
 800a488:	0800dc8c 	.word	0x0800dc8c

0800a48c <HAL_RCC_GetPCLK2Freq>:
 * @brief  Returns the PCLK2 frequency     
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency
 */
uint32_t HAL_RCC_GetPCLK2Freq(void) {
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b084      	sub	sp, #16
 800a490:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 800a492:	f7ff ffa9 	bl	800a3e8 <HAL_RCC_GetHCLKFreq>
 800a496:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)
 800a498:	4b0d      	ldr	r3, [pc, #52]	; (800a4d0 <HAL_RCC_GetPCLK2Freq+0x44>)
 800a49a:	689b      	ldr	r3, [r3, #8]
 800a49c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a4a0:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800a4a4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a4a6:	687a      	ldr	r2, [r7, #4]
 800a4a8:	fa92 f2a2 	rbit	r2, r2
 800a4ac:	603a      	str	r2, [r7, #0]
   return(result);
 800a4ae:	683a      	ldr	r2, [r7, #0]
 800a4b0:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a4b2:	68fa      	ldr	r2, [r7, #12]
 800a4b4:	fab2 f282 	clz	r2, r2
 800a4b8:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a4ba:	68ba      	ldr	r2, [r7, #8]
 800a4bc:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800a4be:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)
 800a4c0:	4a04      	ldr	r2, [pc, #16]	; (800a4d4 <HAL_RCC_GetPCLK2Freq+0x48>)
 800a4c2:	5cd3      	ldrb	r3, [r2, r3]
 800a4c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3710      	adds	r7, #16
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bd80      	pop	{r7, pc}
 800a4d0:	40023800 	.word	0x40023800
 800a4d4:	0800dc8c 	.word	0x0800dc8c

0800a4d8 <HAL_SPI_Init>:
 *         in the SPI_InitTypeDef and create the associated handle.
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi) {
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b082      	sub	sp, #8
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d101      	bne.n	800a4ea <HAL_SPI_Init+0x12>
		return HAL_ERROR;
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	e058      	b.n	800a59c <HAL_SPI_Init+0xc4>
	assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
	assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
	assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
	assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

	if (hspi->State == HAL_SPI_STATE_RESET) {
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d106      	bne.n	800a504 <HAL_SPI_Init+0x2c>
		/* Allocate lock resource and initialize it */
		hspi->Lock = HAL_UNLOCKED;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		/* Init the low level hardware : GPIO, CLOCK, NVIC... */
		HAL_SPI_MspInit(hspi);
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f7f6 fd22 	bl	8000f48 <HAL_SPI_MspInit>
	}

	hspi->State = HAL_SPI_STATE_BUSY;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2202      	movs	r2, #2
 800a508:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Disable the selected SPI peripheral */
	__HAL_SPI_DISABLE(hspi);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	681a      	ldr	r2, [r3, #0]
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a51a:	601a      	str	r2, [r3, #0]

	/*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
	/* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
	 Communication speed, First bit and CRC calculation state */
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	685a      	ldr	r2, [r3, #4]
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	689b      	ldr	r3, [r3, #8]
 800a524:	431a      	orrs	r2, r3
			| hspi->Init.DataSize | hspi->Init.CLKPolarity | hspi->Init.CLKPhase
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	431a      	orrs	r2, r3
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	691b      	ldr	r3, [r3, #16]
 800a530:	431a      	orrs	r2, r3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	695b      	ldr	r3, [r3, #20]
 800a536:	431a      	orrs	r2, r3
			| (hspi->Init.NSS & SPI_CR1_SSM) | hspi->Init.BaudRatePrescaler
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	699b      	ldr	r3, [r3, #24]
 800a53c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a540:	431a      	orrs	r2, r3
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	69db      	ldr	r3, [r3, #28]
 800a546:	431a      	orrs	r2, r3
			| hspi->Init.FirstBit | hspi->Init.CRCCalculation);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6a1b      	ldr	r3, [r3, #32]
 800a54c:	ea42 0103 	orr.w	r1, r2, r3
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
			| hspi->Init.FirstBit | hspi->Init.CRCCalculation);
 800a558:	430a      	orrs	r2, r1
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a55a:	601a      	str	r2, [r3, #0]

	/* Configure : NSS management */
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	699b      	ldr	r3, [r3, #24]
 800a560:	0c1b      	lsrs	r3, r3, #16
 800a562:	f003 0104 	and.w	r1, r3, #4
			| hspi->Init.TIMode);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
			| hspi->Init.TIMode);
 800a56e:	430a      	orrs	r2, r1
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a570:	605a      	str	r2, [r3, #4]

	/*---------------------------- SPIx CRCPOLY Configuration ------------------*/
	/* Configure : CRC Polynomial */
	hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	687a      	ldr	r2, [r7, #4]
 800a578:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a57a:	611a      	str	r2, [r3, #16]

	/* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
	hspi->Instance->I2SCFGR &= (uint32_t) (~SPI_I2SCFGR_I2SMOD);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	69da      	ldr	r2, [r3, #28]
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a58a:	61da      	str	r2, [r3, #28]

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2200      	movs	r2, #0
 800a590:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->State = HAL_SPI_STATE_READY;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2201      	movs	r2, #1
 800a596:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	return HAL_OK;
 800a59a:	2300      	movs	r3, #0
}
 800a59c:	4618      	mov	r0, r3
 800a59e:	3708      	adds	r7, #8
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bd80      	pop	{r7, pc}

0800a5a4 <HAL_SPI_DeInit>:
 * @brief  DeInitializes the SPI peripheral 
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi) {
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b082      	sub	sp, #8
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d101      	bne.n	800a5b6 <HAL_SPI_DeInit+0x12>
		return HAL_ERROR;
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	e016      	b.n	800a5e4 <HAL_SPI_DeInit+0x40>
	}

	/* Disable the SPI Peripheral Clock */
	__HAL_SPI_DISABLE(hspi);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	681a      	ldr	r2, [r3, #0]
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a5c4:	601a      	str	r2, [r3, #0]

	/* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
	HAL_SPI_MspDeInit(hspi);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 f810 	bl	800a5ec <HAL_SPI_MspDeInit>

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->State = HAL_SPI_STATE_RESET;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Release Lock */
	__HAL_UNLOCK(hspi);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	return HAL_OK;
 800a5e2:	2300      	movs	r3, #0
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3708      	adds	r7, #8
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}

0800a5ec <HAL_SPI_MspDeInit>:
 * @brief SPI MSP DeInit
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi) {
 800a5ec:	b480      	push	{r7}
 800a5ee:	b083      	sub	sp, #12
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_SPI_MspDeInit could be implemented in the user file
	 */
}
 800a5f4:	bf00      	nop
 800a5f6:	370c      	adds	r7, #12
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bc80      	pop	{r7}
 800a5fc:	4770      	bx	lr

0800a5fe <HAL_SPI_Transmit>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData,
		uint16_t Size, uint32_t Timeout) {
 800a5fe:	b580      	push	{r7, lr}
 800a600:	b086      	sub	sp, #24
 800a602:	af00      	add	r7, sp, #0
 800a604:	60f8      	str	r0, [r7, #12]
 800a606:	60b9      	str	r1, [r7, #8]
 800a608:	603b      	str	r3, [r7, #0]
 800a60a:	4613      	mov	r3, r2
 800a60c:	80fb      	strh	r3, [r7, #6]

	if (hspi->State == HAL_SPI_STATE_READY) {
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a614:	b2db      	uxtb	r3, r3
 800a616:	2b01      	cmp	r3, #1
 800a618:	f040 8128 	bne.w	800a86c <HAL_SPI_Transmit+0x26e>
		if ((pData == NULL) || (Size == 0)) {
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d002      	beq.n	800a628 <HAL_SPI_Transmit+0x2a>
 800a622:	88fb      	ldrh	r3, [r7, #6]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d101      	bne.n	800a62c <HAL_SPI_Transmit+0x2e>
			return HAL_ERROR;
 800a628:	2301      	movs	r3, #1
 800a62a:	e120      	b.n	800a86e <HAL_SPI_Transmit+0x270>

		/* Check the parameters */
		assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

		/* Process Locked */
		__HAL_LOCK(hspi);
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a632:	2b01      	cmp	r3, #1
 800a634:	d101      	bne.n	800a63a <HAL_SPI_Transmit+0x3c>
 800a636:	2302      	movs	r3, #2
 800a638:	e119      	b.n	800a86e <HAL_SPI_Transmit+0x270>
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2201      	movs	r2, #1
 800a63e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Configure communication */
		hspi->State = HAL_SPI_STATE_BUSY_TX;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	2212      	movs	r2, #18
 800a646:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	2200      	movs	r2, #0
 800a64e:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pTxBuffPtr = pData;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	68ba      	ldr	r2, [r7, #8]
 800a654:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->TxXferSize = Size;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	88fa      	ldrh	r2, [r7, #6]
 800a65a:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = Size;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	88fa      	ldrh	r2, [r7, #6]
 800a660:	86da      	strh	r2, [r3, #54]	; 0x36

		/*Init field not used in handle to zero */
		hspi->TxISR = 0;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	2200      	movs	r2, #0
 800a666:	64da      	str	r2, [r3, #76]	; 0x4c
		hspi->RxISR = 0;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	2200      	movs	r2, #0
 800a66c:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->RxXferSize = 0;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2200      	movs	r2, #0
 800a672:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = 0;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	2200      	movs	r2, #0
 800a678:	87da      	strh	r2, [r3, #62]	; 0x3e

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a67e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a682:	d10f      	bne.n	800a6a4 <HAL_SPI_Transmit+0xa6>
			SPI_RESET_CRC(hspi);
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a692:	601a      	str	r2, [r3, #0]
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	681a      	ldr	r2, [r3, #0]
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a6a2:	601a      	str	r2, [r3, #0]
		}

		if (hspi->Init.Direction == SPI_DIRECTION_1LINE) {
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	689b      	ldr	r3, [r3, #8]
 800a6a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6ac:	d107      	bne.n	800a6be <HAL_SPI_Transmit+0xc0>
			/* Configure communication direction : 1Line */
			SPI_1LINE_TX(hspi);
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	681a      	ldr	r2, [r3, #0]
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a6bc:	601a      	str	r2, [r3, #0]
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6c8:	2b40      	cmp	r3, #64	; 0x40
 800a6ca:	d007      	beq.n	800a6dc <HAL_SPI_Transmit+0xde>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	681a      	ldr	r2, [r3, #0]
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a6da:	601a      	str	r2, [r3, #0]
		}

		/* Transmit data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	68db      	ldr	r3, [r3, #12]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d143      	bne.n	800a76c <HAL_SPI_Transmit+0x16e>
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	685b      	ldr	r3, [r3, #4]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d003      	beq.n	800a6f4 <HAL_SPI_Transmit+0xf6>
					|| (hspi->TxXferCount == 0x01)) {
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6f0:	2b01      	cmp	r3, #1
 800a6f2:	d129      	bne.n	800a748 <HAL_SPI_Transmit+0x14a>
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6f8:	1c59      	adds	r1, r3, #1
 800a6fa:	68fa      	ldr	r2, [r7, #12]
 800a6fc:	6311      	str	r1, [r2, #48]	; 0x30
 800a6fe:	781a      	ldrb	r2, [r3, #0]
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a70a:	3b01      	subs	r3, #1
 800a70c:	b29a      	uxth	r2, r3
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			while (hspi->TxXferCount > 0) {
 800a712:	e019      	b.n	800a748 <HAL_SPI_Transmit+0x14a>
				/* Wait until TXE flag is set to send data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	2200      	movs	r2, #0
 800a718:	2102      	movs	r1, #2
 800a71a:	68f8      	ldr	r0, [r7, #12]
 800a71c:	f000 fc97 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800a720:	4603      	mov	r3, r0
 800a722:	2b00      	cmp	r3, #0
 800a724:	d001      	beq.n	800a72a <HAL_SPI_Transmit+0x12c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a726:	2303      	movs	r3, #3
 800a728:	e0a1      	b.n	800a86e <HAL_SPI_Transmit+0x270>
				}
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a72e:	1c59      	adds	r1, r3, #1
 800a730:	68fa      	ldr	r2, [r7, #12]
 800a732:	6311      	str	r1, [r2, #48]	; 0x30
 800a734:	781a      	ldrb	r2, [r3, #0]
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a740:	3b01      	subs	r3, #1
 800a742:	b29a      	uxth	r2, r3
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	86da      	strh	r2, [r3, #54]	; 0x36
			while (hspi->TxXferCount > 0) {
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d1e1      	bne.n	800a714 <HAL_SPI_Transmit+0x116>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a754:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a758:	d14f      	bne.n	800a7fa <HAL_SPI_Transmit+0x1fc>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	681a      	ldr	r2, [r3, #0]
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a768:	601a      	str	r2, [r3, #0]
 800a76a:	e046      	b.n	800a7fa <HAL_SPI_Transmit+0x1fc>
			}
		}
		/* Transmit data in 16 Bit mode */
		else {
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	685b      	ldr	r3, [r3, #4]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d003      	beq.n	800a77c <HAL_SPI_Transmit+0x17e>
					|| (hspi->TxXferCount == 0x01)) {
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a778:	2b01      	cmp	r3, #1
 800a77a:	d12d      	bne.n	800a7d8 <HAL_SPI_Transmit+0x1da>
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a780:	881a      	ldrh	r2, [r3, #0]
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a78c:	1c9a      	adds	r2, r3, #2
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a796:	3b01      	subs	r3, #1
 800a798:	b29a      	uxth	r2, r3
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			while (hspi->TxXferCount > 0) {
 800a79e:	e01b      	b.n	800a7d8 <HAL_SPI_Transmit+0x1da>
				/* Wait until TXE flag is set to send data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	2102      	movs	r1, #2
 800a7a6:	68f8      	ldr	r0, [r7, #12]
 800a7a8:	f000 fc51 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d001      	beq.n	800a7b6 <HAL_SPI_Transmit+0x1b8>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a7b2:	2303      	movs	r3, #3
 800a7b4:	e05b      	b.n	800a86e <HAL_SPI_Transmit+0x270>
				}
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ba:	881a      	ldrh	r2, [r3, #0]
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7c6:	1c9a      	adds	r2, r3, #2
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a7d0:	3b01      	subs	r3, #1
 800a7d2:	b29a      	uxth	r2, r3
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	86da      	strh	r2, [r3, #54]	; 0x36
			while (hspi->TxXferCount > 0) {
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d1df      	bne.n	800a7a0 <HAL_SPI_Transmit+0x1a2>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a7e8:	d107      	bne.n	800a7fa <HAL_SPI_Transmit+0x1fc>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	681a      	ldr	r2, [r3, #0]
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a7f8:	601a      	str	r2, [r3, #0]
			}
		}

		/* Wait until TXE flag is set to send data */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout)
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	2102      	movs	r1, #2
 800a800:	68f8      	ldr	r0, [r7, #12]
 800a802:	f000 fc24 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800a806:	4603      	mov	r3, r0
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d007      	beq.n	800a81c <HAL_SPI_Transmit+0x21e>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a810:	f043 0210 	orr.w	r2, r3, #16
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800a818:	2303      	movs	r3, #3
 800a81a:	e028      	b.n	800a86e <HAL_SPI_Transmit+0x270>
		}

		/* Wait until Busy flag is reset before disabling SPI */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout)
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	2201      	movs	r2, #1
 800a820:	2180      	movs	r1, #128	; 0x80
 800a822:	68f8      	ldr	r0, [r7, #12]
 800a824:	f000 fc13 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800a828:	4603      	mov	r3, r0
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d007      	beq.n	800a83e <HAL_SPI_Transmit+0x240>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a832:	f043 0210 	orr.w	r2, r3, #16
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800a83a:	2303      	movs	r3, #3
 800a83c:	e017      	b.n	800a86e <HAL_SPI_Transmit+0x270>
		}

		/* Clear OVERRUN flag in 2 Lines communication mode because received is not read */
		if (hspi->Init.Direction == SPI_DIRECTION_2LINES) {
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d108      	bne.n	800a858 <HAL_SPI_Transmit+0x25a>
			__HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	68db      	ldr	r3, [r3, #12]
 800a84c:	617b      	str	r3, [r7, #20]
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	689b      	ldr	r3, [r3, #8]
 800a854:	617b      	str	r3, [r7, #20]
 800a856:	697b      	ldr	r3, [r7, #20]
		}

		hspi->State = HAL_SPI_STATE_READY;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2201      	movs	r2, #1
 800a85c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	2200      	movs	r2, #0
 800a864:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800a868:	2300      	movs	r3, #0
 800a86a:	e000      	b.n	800a86e <HAL_SPI_Transmit+0x270>
	} else {
		return HAL_BUSY;
 800a86c:	2302      	movs	r3, #2
	}
}
 800a86e:	4618      	mov	r0, r3
 800a870:	3718      	adds	r7, #24
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}

0800a876 <HAL_SPI_Receive>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData,
		uint16_t Size, uint32_t Timeout) {
 800a876:	b580      	push	{r7, lr}
 800a878:	b088      	sub	sp, #32
 800a87a:	af02      	add	r7, sp, #8
 800a87c:	60f8      	str	r0, [r7, #12]
 800a87e:	60b9      	str	r1, [r7, #8]
 800a880:	603b      	str	r3, [r7, #0]
 800a882:	4613      	mov	r3, r2
 800a884:	80fb      	strh	r3, [r7, #6]
	__IO uint16_t tmpreg;
	uint32_t tmp = 0;
 800a886:	2300      	movs	r3, #0
 800a888:	617b      	str	r3, [r7, #20]

	if (hspi->State == HAL_SPI_STATE_READY) {
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a890:	b2db      	uxtb	r3, r3
 800a892:	2b01      	cmp	r3, #1
 800a894:	f040 8170 	bne.w	800ab78 <HAL_SPI_Receive+0x302>
		if ((pData == NULL) || (Size == 0)) {
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d002      	beq.n	800a8a4 <HAL_SPI_Receive+0x2e>
 800a89e:	88fb      	ldrh	r3, [r7, #6]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d101      	bne.n	800a8a8 <HAL_SPI_Receive+0x32>
			return HAL_ERROR;
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	e168      	b.n	800ab7a <HAL_SPI_Receive+0x304>
		}

		/* Process Locked */
		__HAL_LOCK(hspi);
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	d101      	bne.n	800a8b6 <HAL_SPI_Receive+0x40>
 800a8b2:	2302      	movs	r3, #2
 800a8b4:	e161      	b.n	800ab7a <HAL_SPI_Receive+0x304>
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2201      	movs	r2, #1
 800a8ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Configure communication */
		hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	2222      	movs	r2, #34	; 0x22
 800a8c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pRxBuffPtr = pData;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	68ba      	ldr	r2, [r7, #8]
 800a8d0:	639a      	str	r2, [r3, #56]	; 0x38
		hspi->RxXferSize = Size;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	88fa      	ldrh	r2, [r7, #6]
 800a8d6:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = Size;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	88fa      	ldrh	r2, [r7, #6]
 800a8dc:	87da      	strh	r2, [r3, #62]	; 0x3e

		/*Init field not used in handle to zero */
		hspi->RxISR = 0;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->TxISR = 0;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	64da      	str	r2, [r3, #76]	; 0x4c
		hspi->TxXferSize = 0;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = 0;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	86da      	strh	r2, [r3, #54]	; 0x36

		/* Configure communication direction : 1Line */
		if (hspi->Init.Direction == SPI_DIRECTION_1LINE) {
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	689b      	ldr	r3, [r3, #8]
 800a8fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a8fe:	d107      	bne.n	800a910 <HAL_SPI_Receive+0x9a>
			SPI_1LINE_RX(hspi);
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	681a      	ldr	r2, [r3, #0]
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a90e:	601a      	str	r2, [r3, #0]
		}

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a914:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a918:	d10f      	bne.n	800a93a <HAL_SPI_Receive+0xc4>
			SPI_RESET_CRC(hspi);
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	681a      	ldr	r2, [r3, #0]
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a928:	601a      	str	r2, [r3, #0]
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	681a      	ldr	r2, [r3, #0]
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a938:	601a      	str	r2, [r3, #0]
		}

		if ((hspi->Init.Mode == SPI_MODE_MASTER)
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a942:	d112      	bne.n	800a96a <HAL_SPI_Receive+0xf4>
				&& (hspi->Init.Direction == SPI_DIRECTION_2LINES)) {
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	689b      	ldr	r3, [r3, #8]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d10e      	bne.n	800a96a <HAL_SPI_Receive+0xf4>
			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	2200      	movs	r2, #0
 800a950:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
			return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a954:	88fa      	ldrh	r2, [r7, #6]
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	9300      	str	r3, [sp, #0]
 800a95a:	4613      	mov	r3, r2
 800a95c:	68ba      	ldr	r2, [r7, #8]
 800a95e:	68b9      	ldr	r1, [r7, #8]
 800a960:	68f8      	ldr	r0, [r7, #12]
 800a962:	f000 f90e 	bl	800ab82 <HAL_SPI_TransmitReceive>
 800a966:	4603      	mov	r3, r0
 800a968:	e107      	b.n	800ab7a <HAL_SPI_Receive+0x304>
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a974:	2b40      	cmp	r3, #64	; 0x40
 800a976:	d007      	beq.n	800a988 <HAL_SPI_Receive+0x112>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	681a      	ldr	r2, [r3, #0]
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a986:	601a      	str	r2, [r3, #0]
		}

		/* Receive data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	68db      	ldr	r3, [r3, #12]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d14a      	bne.n	800aa26 <HAL_SPI_Receive+0x1b0>
			while (hspi->RxXferCount > 1) {
 800a990:	e01a      	b.n	800a9c8 <HAL_SPI_Receive+0x152>
				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	2200      	movs	r2, #0
 800a996:	2101      	movs	r1, #1
 800a998:	68f8      	ldr	r0, [r7, #12]
 800a99a:	f000 fb58 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d001      	beq.n	800a9a8 <HAL_SPI_Receive+0x132>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a9a4:	2303      	movs	r3, #3
 800a9a6:	e0e8      	b.n	800ab7a <HAL_SPI_Receive+0x304>
				}

				(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	68d8      	ldr	r0, [r3, #12]
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9b2:	1c59      	adds	r1, r3, #1
 800a9b4:	68fa      	ldr	r2, [r7, #12]
 800a9b6:	6391      	str	r1, [r2, #56]	; 0x38
 800a9b8:	b2c2      	uxtb	r2, r0
 800a9ba:	701a      	strb	r2, [r3, #0]
				hspi->RxXferCount--;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9c0:	3b01      	subs	r3, #1
 800a9c2:	b29a      	uxth	r2, r3
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	87da      	strh	r2, [r3, #62]	; 0x3e
			while (hspi->RxXferCount > 1) {
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9cc:	2b01      	cmp	r3, #1
 800a9ce:	d8e0      	bhi.n	800a992 <HAL_SPI_Receive+0x11c>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9d8:	d136      	bne.n	800aa48 <HAL_SPI_Receive+0x1d2>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	681a      	ldr	r2, [r3, #0]
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a9e8:	601a      	str	r2, [r3, #0]
 800a9ea:	e02d      	b.n	800aa48 <HAL_SPI_Receive+0x1d2>
		}
		/* Receive data in 16 Bit mode */
		else {
			while (hspi->RxXferCount > 1) {
				/* Wait until RXNE flag is set to read data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	2101      	movs	r1, #1
 800a9f2:	68f8      	ldr	r0, [r7, #12]
 800a9f4:	f000 fb2b 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d001      	beq.n	800aa02 <HAL_SPI_Receive+0x18c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a9fe:	2303      	movs	r3, #3
 800aa00:	e0bb      	b.n	800ab7a <HAL_SPI_Receive+0x304>
				}

				*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	68da      	ldr	r2, [r3, #12]
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa0c:	b292      	uxth	r2, r2
 800aa0e:	801a      	strh	r2, [r3, #0]
				hspi->pRxBuffPtr += 2;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa14:	1c9a      	adds	r2, r3, #2
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	639a      	str	r2, [r3, #56]	; 0x38
				hspi->RxXferCount--;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa1e:	3b01      	subs	r3, #1
 800aa20:	b29a      	uxth	r2, r3
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	87da      	strh	r2, [r3, #62]	; 0x3e
			while (hspi->RxXferCount > 1) {
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa2a:	2b01      	cmp	r3, #1
 800aa2c:	d8de      	bhi.n	800a9ec <HAL_SPI_Receive+0x176>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa36:	d107      	bne.n	800aa48 <HAL_SPI_Receive+0x1d2>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	681a      	ldr	r2, [r3, #0]
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800aa46:	601a      	str	r2, [r3, #0]
			}
		}

		/* Wait until RXNE flag is set */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	2101      	movs	r1, #1
 800aa4e:	68f8      	ldr	r0, [r7, #12]
 800aa50:	f000 fafd 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800aa54:	4603      	mov	r3, r0
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d001      	beq.n	800aa5e <HAL_SPI_Receive+0x1e8>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 800aa5a:	2303      	movs	r3, #3
 800aa5c:	e08d      	b.n	800ab7a <HAL_SPI_Receive+0x304>
		}

		/* Receive last data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	68db      	ldr	r3, [r3, #12]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d10a      	bne.n	800aa7c <HAL_SPI_Receive+0x206>
			(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	68d8      	ldr	r0, [r3, #12]
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa70:	1c59      	adds	r1, r3, #1
 800aa72:	68fa      	ldr	r2, [r7, #12]
 800aa74:	6391      	str	r1, [r2, #56]	; 0x38
 800aa76:	b2c2      	uxtb	r2, r0
 800aa78:	701a      	strb	r2, [r3, #0]
 800aa7a:	e00b      	b.n	800aa94 <HAL_SPI_Receive+0x21e>
		}
		/* Receive last data in 16 Bit mode */
		else {
			*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	68da      	ldr	r2, [r3, #12]
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa86:	b292      	uxth	r2, r2
 800aa88:	801a      	strh	r2, [r3, #0]
			hspi->pRxBuffPtr += 2;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa8e:	1c9a      	adds	r2, r3, #2
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	639a      	str	r2, [r3, #56]	; 0x38
		}
		hspi->RxXferCount--;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa98:	3b01      	subs	r3, #1
 800aa9a:	b29a      	uxth	r2, r3
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	87da      	strh	r2, [r3, #62]	; 0x3e

		/* Wait until RXNE flag is set: CRC Received */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaa4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aaa8:	d116      	bne.n	800aad8 <HAL_SPI_Receive+0x262>
			if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	2200      	movs	r2, #0
 800aaae:	2101      	movs	r1, #1
 800aab0:	68f8      	ldr	r0, [r7, #12]
 800aab2:	f000 facc 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800aab6:	4603      	mov	r3, r0
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d007      	beq.n	800aacc <HAL_SPI_Receive+0x256>
					!= HAL_OK) {
				hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aac0:	f043 0202 	orr.w	r2, r3, #2
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	655a      	str	r2, [r3, #84]	; 0x54
				return HAL_TIMEOUT;
 800aac8:	2303      	movs	r3, #3
 800aaca:	e056      	b.n	800ab7a <HAL_SPI_Receive+0x304>
			}

			/* Read CRC to Flush RXNE flag */
			tmpreg = hspi->Instance->DR;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	68db      	ldr	r3, [r3, #12]
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	827b      	strh	r3, [r7, #18]
			UNUSED(tmpreg);
 800aad6:	8a7b      	ldrh	r3, [r7, #18]
		}

		if ((hspi->Init.Mode == SPI_MODE_MASTER)
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	685b      	ldr	r3, [r3, #4]
 800aadc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aae0:	d111      	bne.n	800ab06 <HAL_SPI_Receive+0x290>
				&& ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	689b      	ldr	r3, [r3, #8]
 800aae6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aaea:	d004      	beq.n	800aaf6 <HAL_SPI_Receive+0x280>
						|| (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))) {
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	689b      	ldr	r3, [r3, #8]
 800aaf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aaf4:	d107      	bne.n	800ab06 <HAL_SPI_Receive+0x290>
			/* Disable SPI peripheral */
			__HAL_SPI_DISABLE(hspi);
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	681a      	ldr	r2, [r3, #0]
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab04:	601a      	str	r2, [r3, #0]
		}

		hspi->State = HAL_SPI_STATE_READY;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	2201      	movs	r2, #1
 800ab0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		tmp = __HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR);
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	689b      	ldr	r3, [r3, #8]
 800ab14:	f003 0310 	and.w	r3, r3, #16
 800ab18:	2b10      	cmp	r3, #16
 800ab1a:	bf0c      	ite	eq
 800ab1c:	2301      	moveq	r3, #1
 800ab1e:	2300      	movne	r3, #0
 800ab20:	b2db      	uxtb	r3, r3
 800ab22:	617b      	str	r3, [r7, #20]
		/* Check if CRC error occurred */
		if ((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab2c:	d11e      	bne.n	800ab6c <HAL_SPI_Receive+0x2f6>
				&& (tmp != RESET)) {
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d01b      	beq.n	800ab6c <HAL_SPI_Receive+0x2f6>
			hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab38:	f043 0202 	orr.w	r2, r3, #2
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	655a      	str	r2, [r3, #84]	; 0x54

			/* Reset CRC Calculation */
			SPI_RESET_CRC(hspi);
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ab4e:	601a      	str	r2, [r3, #0]
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	681a      	ldr	r2, [r3, #0]
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ab5e:	601a      	str	r2, [r3, #0]

			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	2200      	movs	r2, #0
 800ab64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			return HAL_ERROR;
 800ab68:	2301      	movs	r3, #1
 800ab6a:	e006      	b.n	800ab7a <HAL_SPI_Receive+0x304>
		}

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	2200      	movs	r2, #0
 800ab70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800ab74:	2300      	movs	r3, #0
 800ab76:	e000      	b.n	800ab7a <HAL_SPI_Receive+0x304>
	} else {
		return HAL_BUSY;
 800ab78:	2302      	movs	r3, #2
	}
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3718      	adds	r7, #24
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}

0800ab82 <HAL_SPI_TransmitReceive>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi,
		uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout) {
 800ab82:	b580      	push	{r7, lr}
 800ab84:	b088      	sub	sp, #32
 800ab86:	af00      	add	r7, sp, #0
 800ab88:	60f8      	str	r0, [r7, #12]
 800ab8a:	60b9      	str	r1, [r7, #8]
 800ab8c:	607a      	str	r2, [r7, #4]
 800ab8e:	807b      	strh	r3, [r7, #2]
	__IO uint16_t tmpreg;
	uint32_t tmpstate = 0, tmp = 0;
 800ab90:	2300      	movs	r3, #0
 800ab92:	61fb      	str	r3, [r7, #28]
 800ab94:	2300      	movs	r3, #0
 800ab96:	61bb      	str	r3, [r7, #24]

	tmpstate = hspi->State;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ab9e:	b2db      	uxtb	r3, r3
 800aba0:	61fb      	str	r3, [r7, #28]
	if ((tmpstate == HAL_SPI_STATE_READY)
 800aba2:	69fb      	ldr	r3, [r7, #28]
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	d003      	beq.n	800abb0 <HAL_SPI_TransmitReceive+0x2e>
			|| (tmpstate == HAL_SPI_STATE_BUSY_RX)) {
 800aba8:	69fb      	ldr	r3, [r7, #28]
 800abaa:	2b22      	cmp	r3, #34	; 0x22
 800abac:	f040 823d 	bne.w	800b02a <HAL_SPI_TransmitReceive+0x4a8>
		if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0)) {
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d005      	beq.n	800abc2 <HAL_SPI_TransmitReceive+0x40>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d002      	beq.n	800abc2 <HAL_SPI_TransmitReceive+0x40>
 800abbc:	887b      	ldrh	r3, [r7, #2]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d101      	bne.n	800abc6 <HAL_SPI_TransmitReceive+0x44>
			return HAL_ERROR;
 800abc2:	2301      	movs	r3, #1
 800abc4:	e232      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>

		/* Check the parameters */
		assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

		/* Process Locked */
		__HAL_LOCK(hspi);
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800abcc:	2b01      	cmp	r3, #1
 800abce:	d101      	bne.n	800abd4 <HAL_SPI_TransmitReceive+0x52>
 800abd0:	2302      	movs	r3, #2
 800abd2:	e22b      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	2201      	movs	r2, #1
 800abd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
		if (hspi->State == HAL_SPI_STATE_READY) {
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800abe2:	b2db      	uxtb	r3, r3
 800abe4:	2b01      	cmp	r3, #1
 800abe6:	d103      	bne.n	800abf0 <HAL_SPI_TransmitReceive+0x6e>
			hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	2232      	movs	r2, #50	; 0x32
 800abec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		}

		/* Configure communication */
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	2200      	movs	r2, #0
 800abf4:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pRxBuffPtr = pRxData;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	687a      	ldr	r2, [r7, #4]
 800abfa:	639a      	str	r2, [r3, #56]	; 0x38
		hspi->RxXferSize = Size;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	887a      	ldrh	r2, [r7, #2]
 800ac00:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = Size;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	887a      	ldrh	r2, [r7, #2]
 800ac06:	87da      	strh	r2, [r3, #62]	; 0x3e

		hspi->pTxBuffPtr = pTxData;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	68ba      	ldr	r2, [r7, #8]
 800ac0c:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->TxXferSize = Size;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	887a      	ldrh	r2, [r7, #2]
 800ac12:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = Size;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	887a      	ldrh	r2, [r7, #2]
 800ac18:	86da      	strh	r2, [r3, #54]	; 0x36

		/*Init field not used in handle to zero */
		hspi->RxISR = 0;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->TxISR = 0;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2200      	movs	r2, #0
 800ac24:	64da      	str	r2, [r3, #76]	; 0x4c

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac2e:	d10f      	bne.n	800ac50 <HAL_SPI_TransmitReceive+0xce>
			SPI_RESET_CRC(hspi);
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	681a      	ldr	r2, [r3, #0]
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ac3e:	601a      	str	r2, [r3, #0]
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	681a      	ldr	r2, [r3, #0]
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ac4e:	601a      	str	r2, [r3, #0]
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac5a:	2b40      	cmp	r3, #64	; 0x40
 800ac5c:	d007      	beq.n	800ac6e <HAL_SPI_TransmitReceive+0xec>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	681a      	ldr	r2, [r3, #0]
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac6c:	601a      	str	r2, [r3, #0]
		}

		/* Transmit and Receive data in 16 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_16BIT) {
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	68db      	ldr	r3, [r3, #12]
 800ac72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac76:	f040 80be 	bne.w	800adf6 <HAL_SPI_TransmitReceive+0x274>
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d008      	beq.n	800ac94 <HAL_SPI_TransmitReceive+0x112>
					|| ((hspi->Init.Mode == SPI_MODE_MASTER)
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac8a:	d114      	bne.n	800acb6 <HAL_SPI_TransmitReceive+0x134>
							&& (hspi->TxXferCount == 0x01))) {
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac90:	2b01      	cmp	r3, #1
 800ac92:	d110      	bne.n	800acb6 <HAL_SPI_TransmitReceive+0x134>
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac98:	881a      	ldrh	r2, [r3, #0]
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aca4:	1c9a      	adds	r2, r3, #2
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800acae:	3b01      	subs	r3, #1
 800acb0:	b29a      	uxth	r2, r3
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			if (hspi->TxXferCount == 0) {
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d174      	bne.n	800ada8 <HAL_SPI_TransmitReceive+0x226>
				/* Enable CRC Transmission */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800acc6:	d107      	bne.n	800acd8 <HAL_SPI_TransmitReceive+0x156>
					hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	681a      	ldr	r2, [r3, #0]
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800acd6:	601a      	str	r2, [r3, #0]
				}

				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800acd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acda:	2200      	movs	r2, #0
 800acdc:	2101      	movs	r1, #1
 800acde:	68f8      	ldr	r0, [r7, #12]
 800ace0:	f000 f9b5 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800ace4:	4603      	mov	r3, r0
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d001      	beq.n	800acee <HAL_SPI_TransmitReceive+0x16c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800acea:	2303      	movs	r3, #3
 800acec:	e19e      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
				}

				*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	68da      	ldr	r2, [r3, #12]
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acf8:	b292      	uxth	r2, r2
 800acfa:	801a      	strh	r2, [r3, #0]
				hspi->pRxBuffPtr += 2;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad00:	1c9a      	adds	r2, r3, #2
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	639a      	str	r2, [r3, #56]	; 0x38
				hspi->RxXferCount--;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad0a:	3b01      	subs	r3, #1
 800ad0c:	b29a      	uxth	r2, r3
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ad12:	e11f      	b.n	800af54 <HAL_SPI_TransmitReceive+0x3d2>
			} else {
				while (hspi->TxXferCount > 0) {
					/* Wait until TXE flag is set to send data */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800ad14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad16:	2200      	movs	r2, #0
 800ad18:	2102      	movs	r1, #2
 800ad1a:	68f8      	ldr	r0, [r7, #12]
 800ad1c:	f000 f997 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800ad20:	4603      	mov	r3, r0
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d001      	beq.n	800ad2a <HAL_SPI_TransmitReceive+0x1a8>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ad26:	2303      	movs	r3, #3
 800ad28:	e180      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
					}

					hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad2e:	881a      	ldrh	r2, [r3, #0]
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	60da      	str	r2, [r3, #12]
					hspi->pTxBuffPtr += 2;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad3a:	1c9a      	adds	r2, r3, #2
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	631a      	str	r2, [r3, #48]	; 0x30
					hspi->TxXferCount--;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad44:	3b01      	subs	r3, #1
 800ad46:	b29a      	uxth	r2, r3
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	86da      	strh	r2, [r3, #54]	; 0x36

					/* Enable CRC Transmission */
					if ((hspi->TxXferCount == 0)
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d10c      	bne.n	800ad6e <HAL_SPI_TransmitReceive+0x1ec>
							&& (hspi->Init.CRCCalculation
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad5c:	d107      	bne.n	800ad6e <HAL_SPI_TransmitReceive+0x1ec>
									== SPI_CRCCALCULATION_ENABLE)) {
						hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	681a      	ldr	r2, [r3, #0]
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ad6c:	601a      	str	r2, [r3, #0]
					}

					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ad6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad70:	2200      	movs	r2, #0
 800ad72:	2101      	movs	r1, #1
 800ad74:	68f8      	ldr	r0, [r7, #12]
 800ad76:	f000 f96a 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d001      	beq.n	800ad84 <HAL_SPI_TransmitReceive+0x202>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ad80:	2303      	movs	r3, #3
 800ad82:	e153      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
					}

					*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	68da      	ldr	r2, [r3, #12]
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad8e:	b292      	uxth	r2, r2
 800ad90:	801a      	strh	r2, [r3, #0]
					hspi->pRxBuffPtr += 2;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad96:	1c9a      	adds	r2, r3, #2
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	639a      	str	r2, [r3, #56]	; 0x38
					hspi->RxXferCount--;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ada0:	3b01      	subs	r3, #1
 800ada2:	b29a      	uxth	r2, r3
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	87da      	strh	r2, [r3, #62]	; 0x3e
				while (hspi->TxXferCount > 0) {
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800adac:	2b00      	cmp	r3, #0
 800adae:	d1b1      	bne.n	800ad14 <HAL_SPI_TransmitReceive+0x192>
				}
				/* Receive the last byte */
				if (hspi->Init.Mode == SPI_MODE_SLAVE) {
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	685b      	ldr	r3, [r3, #4]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	f040 80cd 	bne.w	800af54 <HAL_SPI_TransmitReceive+0x3d2>
					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800adba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adbc:	2200      	movs	r2, #0
 800adbe:	2101      	movs	r1, #1
 800adc0:	68f8      	ldr	r0, [r7, #12]
 800adc2:	f000 f944 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800adc6:	4603      	mov	r3, r0
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d001      	beq.n	800add0 <HAL_SPI_TransmitReceive+0x24e>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800adcc:	2303      	movs	r3, #3
 800adce:	e12d      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
					}

					*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	68da      	ldr	r2, [r3, #12]
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adda:	b292      	uxth	r2, r2
 800addc:	801a      	strh	r2, [r3, #0]
					hspi->pRxBuffPtr += 2;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ade2:	1c9a      	adds	r2, r3, #2
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	639a      	str	r2, [r3, #56]	; 0x38
					hspi->RxXferCount--;
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adec:	3b01      	subs	r3, #1
 800adee:	b29a      	uxth	r2, r3
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800adf4:	e0ae      	b.n	800af54 <HAL_SPI_TransmitReceive+0x3d2>
				}
			}
		}
		/* Transmit and Receive data in 8 Bit mode */
		else {
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	685b      	ldr	r3, [r3, #4]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d008      	beq.n	800ae10 <HAL_SPI_TransmitReceive+0x28e>
					|| ((hspi->Init.Mode == SPI_MODE_MASTER)
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ae06:	d112      	bne.n	800ae2e <HAL_SPI_TransmitReceive+0x2ac>
							&& (hspi->TxXferCount == 0x01))) {
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae0c:	2b01      	cmp	r3, #1
 800ae0e:	d10e      	bne.n	800ae2e <HAL_SPI_TransmitReceive+0x2ac>
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae14:	1c59      	adds	r1, r3, #1
 800ae16:	68fa      	ldr	r2, [r7, #12]
 800ae18:	6311      	str	r1, [r2, #48]	; 0x30
 800ae1a:	781a      	ldrb	r2, [r3, #0]
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae26:	3b01      	subs	r3, #1
 800ae28:	b29a      	uxth	r2, r3
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			if (hspi->TxXferCount == 0) {
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d16b      	bne.n	800af0e <HAL_SPI_TransmitReceive+0x38c>
				/* Enable CRC Transmission */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae3e:	d107      	bne.n	800ae50 <HAL_SPI_TransmitReceive+0x2ce>
					hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	681a      	ldr	r2, [r3, #0]
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ae4e:	601a      	str	r2, [r3, #0]
				}

				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ae50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae52:	2200      	movs	r2, #0
 800ae54:	2101      	movs	r1, #1
 800ae56:	68f8      	ldr	r0, [r7, #12]
 800ae58:	f000 f8f9 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d001      	beq.n	800ae66 <HAL_SPI_TransmitReceive+0x2e4>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800ae62:	2303      	movs	r3, #3
 800ae64:	e0e2      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
				}

				(*hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	68da      	ldr	r2, [r3, #12]
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae70:	b2d2      	uxtb	r2, r2
 800ae72:	701a      	strb	r2, [r3, #0]
				hspi->RxXferCount--;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae78:	3b01      	subs	r3, #1
 800ae7a:	b29a      	uxth	r2, r3
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ae80:	e068      	b.n	800af54 <HAL_SPI_TransmitReceive+0x3d2>
			} else {
				while (hspi->TxXferCount > 0) {
					/* Wait until TXE flag is set to send data */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800ae82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae84:	2200      	movs	r2, #0
 800ae86:	2102      	movs	r1, #2
 800ae88:	68f8      	ldr	r0, [r7, #12]
 800ae8a:	f000 f8e0 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d001      	beq.n	800ae98 <HAL_SPI_TransmitReceive+0x316>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ae94:	2303      	movs	r3, #3
 800ae96:	e0c9      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
					}

					hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae9c:	1c59      	adds	r1, r3, #1
 800ae9e:	68fa      	ldr	r2, [r7, #12]
 800aea0:	6311      	str	r1, [r2, #48]	; 0x30
 800aea2:	781a      	ldrb	r2, [r3, #0]
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	60da      	str	r2, [r3, #12]
					hspi->TxXferCount--;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aeae:	3b01      	subs	r3, #1
 800aeb0:	b29a      	uxth	r2, r3
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	86da      	strh	r2, [r3, #54]	; 0x36

					/* Enable CRC Transmission */
					if ((hspi->TxXferCount == 0)
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d10c      	bne.n	800aed8 <HAL_SPI_TransmitReceive+0x356>
							&& (hspi->Init.CRCCalculation
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aec2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aec6:	d107      	bne.n	800aed8 <HAL_SPI_TransmitReceive+0x356>
									== SPI_CRCCALCULATION_ENABLE)) {
						hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	681a      	ldr	r2, [r3, #0]
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800aed6:	601a      	str	r2, [r3, #0]
					}

					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800aed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeda:	2200      	movs	r2, #0
 800aedc:	2101      	movs	r1, #1
 800aede:	68f8      	ldr	r0, [r7, #12]
 800aee0:	f000 f8b5 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800aee4:	4603      	mov	r3, r0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d001      	beq.n	800aeee <HAL_SPI_TransmitReceive+0x36c>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800aeea:	2303      	movs	r3, #3
 800aeec:	e09e      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
					}

					(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	68d8      	ldr	r0, [r3, #12]
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aef8:	1c59      	adds	r1, r3, #1
 800aefa:	68fa      	ldr	r2, [r7, #12]
 800aefc:	6391      	str	r1, [r2, #56]	; 0x38
 800aefe:	b2c2      	uxtb	r2, r0
 800af00:	701a      	strb	r2, [r3, #0]
					hspi->RxXferCount--;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af06:	3b01      	subs	r3, #1
 800af08:	b29a      	uxth	r2, r3
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	87da      	strh	r2, [r3, #62]	; 0x3e
				while (hspi->TxXferCount > 0) {
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800af12:	2b00      	cmp	r3, #0
 800af14:	d1b5      	bne.n	800ae82 <HAL_SPI_TransmitReceive+0x300>
				}
				if (hspi->Init.Mode == SPI_MODE_SLAVE) {
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	685b      	ldr	r3, [r3, #4]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d11a      	bne.n	800af54 <HAL_SPI_TransmitReceive+0x3d2>
					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800af1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af20:	2200      	movs	r2, #0
 800af22:	2101      	movs	r1, #1
 800af24:	68f8      	ldr	r0, [r7, #12]
 800af26:	f000 f892 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800af2a:	4603      	mov	r3, r0
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d001      	beq.n	800af34 <HAL_SPI_TransmitReceive+0x3b2>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800af30:	2303      	movs	r3, #3
 800af32:	e07b      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
					}

					(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	68d8      	ldr	r0, [r3, #12]
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af3e:	1c59      	adds	r1, r3, #1
 800af40:	68fa      	ldr	r2, [r7, #12]
 800af42:	6391      	str	r1, [r2, #56]	; 0x38
 800af44:	b2c2      	uxtb	r2, r0
 800af46:	701a      	strb	r2, [r3, #0]
					hspi->RxXferCount--;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af4c:	3b01      	subs	r3, #1
 800af4e:	b29a      	uxth	r2, r3
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	87da      	strh	r2, [r3, #62]	; 0x3e
				}
			}
		}

		/* Read CRC from DR to close CRC calculation process */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af5c:	d116      	bne.n	800af8c <HAL_SPI_TransmitReceive+0x40a>
			/* Wait until RXNE flag is set */
			if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800af5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af60:	2200      	movs	r2, #0
 800af62:	2101      	movs	r1, #1
 800af64:	68f8      	ldr	r0, [r7, #12]
 800af66:	f000 f872 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800af6a:	4603      	mov	r3, r0
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d007      	beq.n	800af80 <HAL_SPI_TransmitReceive+0x3fe>
					!= HAL_OK) {
				hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af74:	f043 0202 	orr.w	r2, r3, #2
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	655a      	str	r2, [r3, #84]	; 0x54
				return HAL_TIMEOUT;
 800af7c:	2303      	movs	r3, #3
 800af7e:	e055      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
			}
			/* Read CRC */
			tmpreg = hspi->Instance->DR;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	68db      	ldr	r3, [r3, #12]
 800af86:	b29b      	uxth	r3, r3
 800af88:	82fb      	strh	r3, [r7, #22]
			UNUSED(tmpreg);
 800af8a:	8afb      	ldrh	r3, [r7, #22]
		}

		/* Wait until Busy flag is reset before disabling SPI */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout)
 800af8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af8e:	2201      	movs	r2, #1
 800af90:	2180      	movs	r1, #128	; 0x80
 800af92:	68f8      	ldr	r0, [r7, #12]
 800af94:	f000 f85b 	bl	800b04e <SPI_WaitOnFlagUntilTimeout>
 800af98:	4603      	mov	r3, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d007      	beq.n	800afae <HAL_SPI_TransmitReceive+0x42c>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afa2:	f043 0210 	orr.w	r2, r3, #16
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800afaa:	2303      	movs	r3, #3
 800afac:	e03e      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
		}

		hspi->State = HAL_SPI_STATE_READY;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	2201      	movs	r2, #1
 800afb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		tmp = __HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	689b      	ldr	r3, [r3, #8]
 800afbc:	f003 0310 	and.w	r3, r3, #16
 800afc0:	2b10      	cmp	r3, #16
 800afc2:	bf0c      	ite	eq
 800afc4:	2301      	moveq	r3, #1
 800afc6:	2300      	movne	r3, #0
 800afc8:	b2db      	uxtb	r3, r3
 800afca:	61bb      	str	r3, [r7, #24]
		/* Check if CRC error occurred */
		if ((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800afd4:	d123      	bne.n	800b01e <HAL_SPI_TransmitReceive+0x49c>
				&& (tmp != RESET)) {
 800afd6:	69bb      	ldr	r3, [r7, #24]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d020      	beq.n	800b01e <HAL_SPI_TransmitReceive+0x49c>
			hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afe0:	f043 0202 	orr.w	r2, r3, #2
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	655a      	str	r2, [r3, #84]	; 0x54

			/* Reset CRC Calculation */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aff0:	d10f      	bne.n	800b012 <HAL_SPI_TransmitReceive+0x490>
				SPI_RESET_CRC(hspi);
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	681a      	ldr	r2, [r3, #0]
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b000:	601a      	str	r2, [r3, #0]
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	681a      	ldr	r2, [r3, #0]
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b010:	601a      	str	r2, [r3, #0]
			}

			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	2200      	movs	r2, #0
 800b016:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			return HAL_ERROR;
 800b01a:	2301      	movs	r3, #1
 800b01c:	e006      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
		}

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	2200      	movs	r2, #0
 800b022:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800b026:	2300      	movs	r3, #0
 800b028:	e000      	b.n	800b02c <HAL_SPI_TransmitReceive+0x4aa>
	} else {
		return HAL_BUSY;
 800b02a:	2302      	movs	r3, #2
	}
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	3720      	adds	r7, #32
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}

0800b034 <HAL_SPI_GetState>:
 * @brief  Return the SPI state
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL state
 */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi) {
 800b034:	b480      	push	{r7}
 800b036:	b083      	sub	sp, #12
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
	return hspi->State;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b042:	b2db      	uxtb	r3, r3
}
 800b044:	4618      	mov	r0, r3
 800b046:	370c      	adds	r7, #12
 800b048:	46bd      	mov	sp, r7
 800b04a:	bc80      	pop	{r7}
 800b04c:	4770      	bx	lr

0800b04e <SPI_WaitOnFlagUntilTimeout>:
 * @param  Status: Flag status to check: RESET or set
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi,
		uint32_t Flag, FlagStatus Status, uint32_t Timeout) {
 800b04e:	b580      	push	{r7, lr}
 800b050:	b086      	sub	sp, #24
 800b052:	af00      	add	r7, sp, #0
 800b054:	60f8      	str	r0, [r7, #12]
 800b056:	60b9      	str	r1, [r7, #8]
 800b058:	603b      	str	r3, [r7, #0]
 800b05a:	4613      	mov	r3, r2
 800b05c:	71fb      	strb	r3, [r7, #7]
	uint32_t tickstart = 0;
 800b05e:	2300      	movs	r3, #0
 800b060:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 800b062:	f7f9 fa55 	bl	8004510 <HAL_GetTick>
 800b066:	6178      	str	r0, [r7, #20]

	/* Wait until flag is set */
	if (Status == RESET) {
 800b068:	79fb      	ldrb	r3, [r7, #7]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	f040 8086 	bne.w	800b17c <SPI_WaitOnFlagUntilTimeout+0x12e>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) == RESET) {
 800b070:	e03d      	b.n	800b0ee <SPI_WaitOnFlagUntilTimeout+0xa0>
			if (Timeout != HAL_MAX_DELAY) {
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b078:	d039      	beq.n	800b0ee <SPI_WaitOnFlagUntilTimeout+0xa0>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d007      	beq.n	800b090 <SPI_WaitOnFlagUntilTimeout+0x42>
 800b080:	f7f9 fa46 	bl	8004510 <HAL_GetTick>
 800b084:	4602      	mov	r2, r0
 800b086:	697b      	ldr	r3, [r7, #20]
 800b088:	1ad3      	subs	r3, r2, r3
 800b08a:	683a      	ldr	r2, [r7, #0]
 800b08c:	429a      	cmp	r2, r3
 800b08e:	d22e      	bcs.n	800b0ee <SPI_WaitOnFlagUntilTimeout+0xa0>
					/* Disable the SPI and reset the CRC: the CRC value should be cleared
					 on both master and slave sides in order to resynchronize the master
					 and slave for their respective CRC calculation */

					/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
					__HAL_SPI_DISABLE_IT(hspi,
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	685a      	ldr	r2, [r3, #4]
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b09e:	605a      	str	r2, [r3, #4]
							(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	681a      	ldr	r2, [r3, #0]
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b0ae:	601a      	str	r2, [r3, #0]

					/* Reset CRC Calculation */
					if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b0b8:	d10f      	bne.n	800b0da <SPI_WaitOnFlagUntilTimeout+0x8c>
						SPI_RESET_CRC(hspi);
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	681a      	ldr	r2, [r3, #0]
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b0c8:	601a      	str	r2, [r3, #0]
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	681a      	ldr	r2, [r3, #0]
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b0d8:	601a      	str	r2, [r3, #0]
					}

					hspi->State = HAL_SPI_STATE_READY;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	2201      	movs	r2, #1
 800b0de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

					/* Process Unlocked */
					__HAL_UNLOCK(hspi);
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

					return HAL_TIMEOUT;
 800b0ea:	2303      	movs	r3, #3
 800b0ec:	e04f      	b.n	800b18e <SPI_WaitOnFlagUntilTimeout+0x140>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) == RESET) {
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	689a      	ldr	r2, [r3, #8]
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	4013      	ands	r3, r2
 800b0f8:	68ba      	ldr	r2, [r7, #8]
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d1b9      	bne.n	800b072 <SPI_WaitOnFlagUntilTimeout+0x24>
 800b0fe:	e045      	b.n	800b18c <SPI_WaitOnFlagUntilTimeout+0x13e>
				}
			}
		}
	} else {
		while (__HAL_SPI_GET_FLAG(hspi, Flag) != RESET) {
			if (Timeout != HAL_MAX_DELAY) {
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b106:	d039      	beq.n	800b17c <SPI_WaitOnFlagUntilTimeout+0x12e>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d007      	beq.n	800b11e <SPI_WaitOnFlagUntilTimeout+0xd0>
 800b10e:	f7f9 f9ff 	bl	8004510 <HAL_GetTick>
 800b112:	4602      	mov	r2, r0
 800b114:	697b      	ldr	r3, [r7, #20]
 800b116:	1ad3      	subs	r3, r2, r3
 800b118:	683a      	ldr	r2, [r7, #0]
 800b11a:	429a      	cmp	r2, r3
 800b11c:	d22e      	bcs.n	800b17c <SPI_WaitOnFlagUntilTimeout+0x12e>
					/* Disable the SPI and reset the CRC: the CRC value should be cleared
					 on both master and slave sides in order to resynchronize the master
					 and slave for their respective CRC calculation */

					/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
					__HAL_SPI_DISABLE_IT(hspi,
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	685a      	ldr	r2, [r3, #4]
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b12c:	605a      	str	r2, [r3, #4]
							(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	681a      	ldr	r2, [r3, #0]
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b13c:	601a      	str	r2, [r3, #0]

					/* Reset CRC Calculation */
					if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b142:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b146:	d10f      	bne.n	800b168 <SPI_WaitOnFlagUntilTimeout+0x11a>
						SPI_RESET_CRC(hspi);
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	681a      	ldr	r2, [r3, #0]
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b156:	601a      	str	r2, [r3, #0]
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	681a      	ldr	r2, [r3, #0]
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b166:	601a      	str	r2, [r3, #0]
					}

					hspi->State = HAL_SPI_STATE_READY;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	2201      	movs	r2, #1
 800b16c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

					/* Process Unlocked */
					__HAL_UNLOCK(hspi);
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	2200      	movs	r2, #0
 800b174:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

					return HAL_TIMEOUT;
 800b178:	2303      	movs	r3, #3
 800b17a:	e008      	b.n	800b18e <SPI_WaitOnFlagUntilTimeout+0x140>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) != RESET) {
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	689a      	ldr	r2, [r3, #8]
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	4013      	ands	r3, r2
 800b186:	68ba      	ldr	r2, [r7, #8]
 800b188:	429a      	cmp	r2, r3
 800b18a:	d0b9      	beq.n	800b100 <SPI_WaitOnFlagUntilTimeout+0xb2>
				}
			}
		}
	}
	return HAL_OK;
 800b18c:	2300      	movs	r3, #0
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3718      	adds	r7, #24
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}

0800b196 <HAL_TIM_Base_Init>:
 *         parameters in the TIM_HandleTypeDef and create the associated handle.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) {
 800b196:	b580      	push	{r7, lr}
 800b198:	b082      	sub	sp, #8
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	6078      	str	r0, [r7, #4]
	/* Check the TIM handle allocation */
	if (htim == NULL) {
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d101      	bne.n	800b1a8 <HAL_TIM_Base_Init+0x12>
		return HAL_ERROR;
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	e01d      	b.n	800b1e4 <HAL_TIM_Base_Init+0x4e>
	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

	if (htim->State == HAL_TIM_STATE_RESET) {
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b1ae:	b2db      	uxtb	r3, r3
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d106      	bne.n	800b1c2 <HAL_TIM_Base_Init+0x2c>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_TIM_Base_MspInit(htim);
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f000 f815 	bl	800b1ec <HAL_TIM_Base_MspInit>
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2202      	movs	r2, #2
 800b1c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Set the Time Base configuration */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681a      	ldr	r2, [r3, #0]
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	3304      	adds	r3, #4
 800b1d2:	4619      	mov	r1, r3
 800b1d4:	4610      	mov	r0, r2
 800b1d6:	f000 f82d 	bl	800b234 <TIM_Base_SetConfig>

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2201      	movs	r2, #1
 800b1de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 800b1e2:	2300      	movs	r3, #0
}
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	3708      	adds	r7, #8
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}

0800b1ec <HAL_TIM_Base_MspInit>:
 * @brief  Initializes the TIM Base MSP.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval None
 */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim) {
 800b1ec:	b480      	push	{r7}
 800b1ee:	b083      	sub	sp, #12
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_TIM_Base_MspInit could be implemented in the user file
	 */
}
 800b1f4:	bf00      	nop
 800b1f6:	370c      	adds	r7, #12
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bc80      	pop	{r7}
 800b1fc:	4770      	bx	lr

0800b1fe <HAL_TIM_Base_Start_IT>:
 * @brief  Starts the TIM Base generation in interrupt mode.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim) {
 800b1fe:	b480      	push	{r7}
 800b200:	b083      	sub	sp, #12
 800b202:	af00      	add	r7, sp, #0
 800b204:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));

	/* Enable the TIM Update interrupt */
	__HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	68da      	ldr	r2, [r3, #12]
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	f042 0201 	orr.w	r2, r2, #1
 800b214:	60da      	str	r2, [r3, #12]

	/* Enable the Peripheral */
	__HAL_TIM_ENABLE(htim);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	681a      	ldr	r2, [r3, #0]
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f042 0201 	orr.w	r2, r2, #1
 800b224:	601a      	str	r2, [r3, #0]

	/* Return function status */
	return HAL_OK;
 800b226:	2300      	movs	r3, #0
}
 800b228:	4618      	mov	r0, r3
 800b22a:	370c      	adds	r7, #12
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bc80      	pop	{r7}
 800b230:	4770      	bx	lr
	...

0800b234 <TIM_Base_SetConfig>:
 * @brief  Time Base configuration
 * @param  TIMx: TIM peripheral
 * @param  Structure: pointer on TIM Time Base required parameters  
 * @retval None
 */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure) {
 800b234:	b480      	push	{r7}
 800b236:	b085      	sub	sp, #20
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	6039      	str	r1, [r7, #0]
	uint32_t tmpcr1 = 0;
 800b23e:	2300      	movs	r3, #0
 800b240:	60fb      	str	r3, [r7, #12]
	tmpcr1 = TIMx->CR1;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	60fb      	str	r3, [r7, #12]

	/* Set TIM Time Base Unit parameters ---------------------------------------*/
	if (IS_TIM_CC3_INSTANCE(TIMx) != RESET) {
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	4a43      	ldr	r2, [pc, #268]	; (800b358 <TIM_Base_SetConfig+0x124>)
 800b24c:	4293      	cmp	r3, r2
 800b24e:	d013      	beq.n	800b278 <TIM_Base_SetConfig+0x44>
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b256:	d00f      	beq.n	800b278 <TIM_Base_SetConfig+0x44>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	4a40      	ldr	r2, [pc, #256]	; (800b35c <TIM_Base_SetConfig+0x128>)
 800b25c:	4293      	cmp	r3, r2
 800b25e:	d00b      	beq.n	800b278 <TIM_Base_SetConfig+0x44>
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	4a3f      	ldr	r2, [pc, #252]	; (800b360 <TIM_Base_SetConfig+0x12c>)
 800b264:	4293      	cmp	r3, r2
 800b266:	d007      	beq.n	800b278 <TIM_Base_SetConfig+0x44>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	4a3e      	ldr	r2, [pc, #248]	; (800b364 <TIM_Base_SetConfig+0x130>)
 800b26c:	4293      	cmp	r3, r2
 800b26e:	d003      	beq.n	800b278 <TIM_Base_SetConfig+0x44>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	4a3d      	ldr	r2, [pc, #244]	; (800b368 <TIM_Base_SetConfig+0x134>)
 800b274:	4293      	cmp	r3, r2
 800b276:	d101      	bne.n	800b27c <TIM_Base_SetConfig+0x48>
 800b278:	2301      	movs	r3, #1
 800b27a:	e000      	b.n	800b27e <TIM_Base_SetConfig+0x4a>
 800b27c:	2300      	movs	r3, #0
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d008      	beq.n	800b294 <TIM_Base_SetConfig+0x60>
		/* Select the Counter Mode */
		tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b288:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= Structure->CounterMode;
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	685b      	ldr	r3, [r3, #4]
 800b28e:	68fa      	ldr	r2, [r7, #12]
 800b290:	4313      	orrs	r3, r2
 800b292:	60fb      	str	r3, [r7, #12]
	}

	if (IS_TIM_CC1_INSTANCE(TIMx) != RESET) {
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	4a30      	ldr	r2, [pc, #192]	; (800b358 <TIM_Base_SetConfig+0x124>)
 800b298:	4293      	cmp	r3, r2
 800b29a:	d02b      	beq.n	800b2f4 <TIM_Base_SetConfig+0xc0>
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2a2:	d027      	beq.n	800b2f4 <TIM_Base_SetConfig+0xc0>
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	4a2d      	ldr	r2, [pc, #180]	; (800b35c <TIM_Base_SetConfig+0x128>)
 800b2a8:	4293      	cmp	r3, r2
 800b2aa:	d023      	beq.n	800b2f4 <TIM_Base_SetConfig+0xc0>
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	4a2c      	ldr	r2, [pc, #176]	; (800b360 <TIM_Base_SetConfig+0x12c>)
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	d01f      	beq.n	800b2f4 <TIM_Base_SetConfig+0xc0>
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	4a2b      	ldr	r2, [pc, #172]	; (800b364 <TIM_Base_SetConfig+0x130>)
 800b2b8:	4293      	cmp	r3, r2
 800b2ba:	d01b      	beq.n	800b2f4 <TIM_Base_SetConfig+0xc0>
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	4a2a      	ldr	r2, [pc, #168]	; (800b368 <TIM_Base_SetConfig+0x134>)
 800b2c0:	4293      	cmp	r3, r2
 800b2c2:	d017      	beq.n	800b2f4 <TIM_Base_SetConfig+0xc0>
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	4a29      	ldr	r2, [pc, #164]	; (800b36c <TIM_Base_SetConfig+0x138>)
 800b2c8:	4293      	cmp	r3, r2
 800b2ca:	d013      	beq.n	800b2f4 <TIM_Base_SetConfig+0xc0>
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	4a28      	ldr	r2, [pc, #160]	; (800b370 <TIM_Base_SetConfig+0x13c>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d00f      	beq.n	800b2f4 <TIM_Base_SetConfig+0xc0>
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	4a27      	ldr	r2, [pc, #156]	; (800b374 <TIM_Base_SetConfig+0x140>)
 800b2d8:	4293      	cmp	r3, r2
 800b2da:	d00b      	beq.n	800b2f4 <TIM_Base_SetConfig+0xc0>
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	4a26      	ldr	r2, [pc, #152]	; (800b378 <TIM_Base_SetConfig+0x144>)
 800b2e0:	4293      	cmp	r3, r2
 800b2e2:	d007      	beq.n	800b2f4 <TIM_Base_SetConfig+0xc0>
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	4a25      	ldr	r2, [pc, #148]	; (800b37c <TIM_Base_SetConfig+0x148>)
 800b2e8:	4293      	cmp	r3, r2
 800b2ea:	d003      	beq.n	800b2f4 <TIM_Base_SetConfig+0xc0>
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	4a24      	ldr	r2, [pc, #144]	; (800b380 <TIM_Base_SetConfig+0x14c>)
 800b2f0:	4293      	cmp	r3, r2
 800b2f2:	d101      	bne.n	800b2f8 <TIM_Base_SetConfig+0xc4>
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	e000      	b.n	800b2fa <TIM_Base_SetConfig+0xc6>
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d008      	beq.n	800b310 <TIM_Base_SetConfig+0xdc>
		/* Set the clock division */
		tmpcr1 &= ~TIM_CR1_CKD;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b304:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= (uint32_t) Structure->ClockDivision;
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	68db      	ldr	r3, [r3, #12]
 800b30a:	68fa      	ldr	r2, [r7, #12]
 800b30c:	4313      	orrs	r3, r2
 800b30e:	60fb      	str	r3, [r7, #12]
	}

	TIMx->CR1 = tmpcr1;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	68fa      	ldr	r2, [r7, #12]
 800b314:	601a      	str	r2, [r3, #0]

	/* Set the Auto-reload value */
	TIMx->ARR = (uint32_t) Structure->Period;
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	689a      	ldr	r2, [r3, #8]
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Set the Prescaler value */
	TIMx->PSC = (uint32_t) Structure->Prescaler;
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	681a      	ldr	r2, [r3, #0]
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	629a      	str	r2, [r3, #40]	; 0x28

	if (IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET) {
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	4a0b      	ldr	r2, [pc, #44]	; (800b358 <TIM_Base_SetConfig+0x124>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	d003      	beq.n	800b336 <TIM_Base_SetConfig+0x102>
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	4a0d      	ldr	r2, [pc, #52]	; (800b368 <TIM_Base_SetConfig+0x134>)
 800b332:	4293      	cmp	r3, r2
 800b334:	d101      	bne.n	800b33a <TIM_Base_SetConfig+0x106>
 800b336:	2301      	movs	r3, #1
 800b338:	e000      	b.n	800b33c <TIM_Base_SetConfig+0x108>
 800b33a:	2300      	movs	r3, #0
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d003      	beq.n	800b348 <TIM_Base_SetConfig+0x114>
		/* Set the Repetition Counter value */
		TIMx->RCR = Structure->RepetitionCounter;
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	691a      	ldr	r2, [r3, #16]
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	631a      	str	r2, [r3, #48]	; 0x30
	}

	/* Generate an update event to reload the Prescaler 
	 and the repetition counter(only for TIM1 and TIM8) value immediately */
	TIMx->EGR = TIM_EGR_UG;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2201      	movs	r2, #1
 800b34c:	615a      	str	r2, [r3, #20]
}
 800b34e:	bf00      	nop
 800b350:	3714      	adds	r7, #20
 800b352:	46bd      	mov	sp, r7
 800b354:	bc80      	pop	{r7}
 800b356:	4770      	bx	lr
 800b358:	40010000 	.word	0x40010000
 800b35c:	40000400 	.word	0x40000400
 800b360:	40000800 	.word	0x40000800
 800b364:	40000c00 	.word	0x40000c00
 800b368:	40010400 	.word	0x40010400
 800b36c:	40014000 	.word	0x40014000
 800b370:	40014400 	.word	0x40014400
 800b374:	40014800 	.word	0x40014800
 800b378:	40001800 	.word	0x40001800
 800b37c:	40001c00 	.word	0x40001c00
 800b380:	40002000 	.word	0x40002000

0800b384 <HAL_UART_Init>:
 *         the UART_InitTypeDef and create the associated handle.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 800b384:	b580      	push	{r7, lr}
 800b386:	b082      	sub	sp, #8
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d101      	bne.n	800b396 <HAL_UART_Init+0x12>
		return HAL_ERROR;
 800b392:	2301      	movs	r3, #1
 800b394:	e03b      	b.n	800b40e <HAL_UART_Init+0x8a>
		assert_param(IS_UART_INSTANCE(huart->Instance));
	}
	assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
	assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

	if (huart->State == HAL_UART_STATE_RESET) {
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b39c:	b2db      	uxtb	r3, r3
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d106      	bne.n	800b3b0 <HAL_UART_Init+0x2c>
		/* Allocate lock resource and initialize it */
		huart->Lock = HAL_UNLOCKED;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		/* Init the low level hardware */
		HAL_UART_MspInit(huart);
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f7f7 f9ee 	bl	800278c <HAL_UART_MspInit>
	}

	huart->State = HAL_UART_STATE_BUSY;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2202      	movs	r2, #2
 800b3b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Disable the peripheral */
	__HAL_UART_DISABLE(huart);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	68da      	ldr	r2, [r3, #12]
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b3c6:	60da      	str	r2, [r3, #12]

	/* Set the UART Communication parameters */
	UART_SetConfig(huart);
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f000 fb4b 	bl	800ba64 <UART_SetConfig>

	/* In asynchronous mode, the following bits must be kept cleared: 
	 - LINEN and CLKEN bits in the USART_CR2 register,
	 - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	691a      	ldr	r2, [r3, #16]
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b3dc:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 &=
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	695a      	ldr	r2, [r3, #20]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b3ec:	615a      	str	r2, [r3, #20]
			~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);

	/* Enable the peripheral */
	__HAL_UART_ENABLE(huart);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	68da      	ldr	r2, [r3, #12]
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b3fc:	60da      	str	r2, [r3, #12]

	/* Initialize the UART state */
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2200      	movs	r2, #0
 800b402:	63da      	str	r2, [r3, #60]	; 0x3c
	huart->State = HAL_UART_STATE_READY;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	2201      	movs	r2, #1
 800b408:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 800b40c:	2300      	movs	r3, #0
}
 800b40e:	4618      	mov	r0, r3
 800b410:	3708      	adds	r7, #8
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}

0800b416 <HAL_UART_DeInit>:
 * @brief  DeInitializes the UART peripheral. 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart) {
 800b416:	b580      	push	{r7, lr}
 800b418:	b082      	sub	sp, #8
 800b41a:	af00      	add	r7, sp, #0
 800b41c:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d101      	bne.n	800b428 <HAL_UART_DeInit+0x12>
		return HAL_ERROR;
 800b424:	2301      	movs	r3, #1
 800b426:	e012      	b.n	800b44e <HAL_UART_DeInit+0x38>
	}

	/* Check the parameters */
	assert_param(IS_UART_INSTANCE(huart->Instance));

	huart->State = HAL_UART_STATE_BUSY;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2202      	movs	r2, #2
 800b42c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* DeInit the low level hardware */
	HAL_UART_MspDeInit(huart);
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f000 f810 	bl	800b456 <HAL_UART_MspDeInit>

	huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2200      	movs	r2, #0
 800b43a:	63da      	str	r2, [r3, #60]	; 0x3c
	huart->State = HAL_UART_STATE_RESET;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2200      	movs	r2, #0
 800b440:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Process Lock */
	__HAL_UNLOCK(huart);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	2200      	movs	r2, #0
 800b448:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

	return HAL_OK;
 800b44c:	2300      	movs	r3, #0
}
 800b44e:	4618      	mov	r0, r3
 800b450:	3708      	adds	r7, #8
 800b452:	46bd      	mov	sp, r7
 800b454:	bd80      	pop	{r7, pc}

0800b456 <HAL_UART_MspDeInit>:
 * @brief  UART MSP DeInit.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 800b456:	b480      	push	{r7}
 800b458:	b083      	sub	sp, #12
 800b45a:	af00      	add	r7, sp, #0
 800b45c:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_MspDeInit could be implemented in the user file
	 */
}
 800b45e:	bf00      	nop
 800b460:	370c      	adds	r7, #12
 800b462:	46bd      	mov	sp, r7
 800b464:	bc80      	pop	{r7}
 800b466:	4770      	bx	lr

0800b468 <HAL_UART_Transmit_IT>:
 * @param  pData: Pointer to data buffer
 * @param  Size: Amount of data to be sent
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart,
		uint8_t *pData, uint16_t Size) {
 800b468:	b480      	push	{r7}
 800b46a:	b087      	sub	sp, #28
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	60f8      	str	r0, [r7, #12]
 800b470:	60b9      	str	r1, [r7, #8]
 800b472:	4613      	mov	r3, r2
 800b474:	80fb      	strh	r3, [r7, #6]
	uint32_t tmp = 0;
 800b476:	2300      	movs	r3, #0
 800b478:	617b      	str	r3, [r7, #20]

	tmp = huart->State;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b480:	b2db      	uxtb	r3, r3
 800b482:	617b      	str	r3, [r7, #20]
	if ((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_RX)) {
 800b484:	697b      	ldr	r3, [r7, #20]
 800b486:	2b01      	cmp	r3, #1
 800b488:	d002      	beq.n	800b490 <HAL_UART_Transmit_IT+0x28>
 800b48a:	697b      	ldr	r3, [r7, #20]
 800b48c:	2b22      	cmp	r3, #34	; 0x22
 800b48e:	d14b      	bne.n	800b528 <HAL_UART_Transmit_IT+0xc0>
		if ((pData == NULL) || (Size == 0)) {
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d002      	beq.n	800b49c <HAL_UART_Transmit_IT+0x34>
 800b496:	88fb      	ldrh	r3, [r7, #6]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d101      	bne.n	800b4a0 <HAL_UART_Transmit_IT+0x38>
			return HAL_ERROR;
 800b49c:	2301      	movs	r3, #1
 800b49e:	e044      	b.n	800b52a <HAL_UART_Transmit_IT+0xc2>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b4a6:	2b01      	cmp	r3, #1
 800b4a8:	d101      	bne.n	800b4ae <HAL_UART_Transmit_IT+0x46>
 800b4aa:	2302      	movs	r3, #2
 800b4ac:	e03d      	b.n	800b52a <HAL_UART_Transmit_IT+0xc2>
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2201      	movs	r2, #1
 800b4b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pTxBuffPtr = pData;
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	68ba      	ldr	r2, [r7, #8]
 800b4ba:	621a      	str	r2, [r3, #32]
		huart->TxXferSize = Size;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	88fa      	ldrh	r2, [r7, #6]
 800b4c0:	849a      	strh	r2, [r3, #36]	; 0x24
		huart->TxXferCount = Size;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	88fa      	ldrh	r2, [r7, #6]
 800b4c6:	84da      	strh	r2, [r3, #38]	; 0x26

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	63da      	str	r2, [r3, #60]	; 0x3c
		/* Check if a receive process is ongoing or not */
		if (huart->State == HAL_UART_STATE_BUSY_RX) {
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b4d4:	b2db      	uxtb	r3, r3
 800b4d6:	2b22      	cmp	r3, #34	; 0x22
 800b4d8:	d104      	bne.n	800b4e4 <HAL_UART_Transmit_IT+0x7c>
			huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	2232      	movs	r2, #50	; 0x32
 800b4de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b4e2:	e003      	b.n	800b4ec <HAL_UART_Transmit_IT+0x84>
		} else {
			huart->State = HAL_UART_STATE_BUSY_TX;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	2212      	movs	r2, #18
 800b4e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		/* Enable the UART Parity Error Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	68da      	ldr	r2, [r3, #12]
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b4fa:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	695a      	ldr	r2, [r3, #20]
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	f042 0201 	orr.w	r2, r2, #1
 800b50a:	615a      	str	r2, [r3, #20]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	2200      	movs	r2, #0
 800b510:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Transmit data register empty Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	68da      	ldr	r2, [r3, #12]
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b522:	60da      	str	r2, [r3, #12]

		return HAL_OK;
 800b524:	2300      	movs	r3, #0
 800b526:	e000      	b.n	800b52a <HAL_UART_Transmit_IT+0xc2>
	} else {
		return HAL_BUSY;
 800b528:	2302      	movs	r3, #2
	}
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	371c      	adds	r7, #28
 800b52e:	46bd      	mov	sp, r7
 800b530:	bc80      	pop	{r7}
 800b532:	4770      	bx	lr

0800b534 <HAL_UART_Receive_IT>:
 * @param  pData: Pointer to data buffer
 * @param  Size: Amount of data to be received
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData,
		uint16_t Size) {
 800b534:	b480      	push	{r7}
 800b536:	b087      	sub	sp, #28
 800b538:	af00      	add	r7, sp, #0
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	60b9      	str	r1, [r7, #8]
 800b53e:	4613      	mov	r3, r2
 800b540:	80fb      	strh	r3, [r7, #6]
	uint32_t tmp = 0;
 800b542:	2300      	movs	r3, #0
 800b544:	617b      	str	r3, [r7, #20]

	tmp = huart->State;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b54c:	b2db      	uxtb	r3, r3
 800b54e:	617b      	str	r3, [r7, #20]
	if ((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_TX)) {
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	2b01      	cmp	r3, #1
 800b554:	d002      	beq.n	800b55c <HAL_UART_Receive_IT+0x28>
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	2b12      	cmp	r3, #18
 800b55a:	d14b      	bne.n	800b5f4 <HAL_UART_Receive_IT+0xc0>
		if ((pData == NULL) || (Size == 0)) {
 800b55c:	68bb      	ldr	r3, [r7, #8]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d002      	beq.n	800b568 <HAL_UART_Receive_IT+0x34>
 800b562:	88fb      	ldrh	r3, [r7, #6]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d101      	bne.n	800b56c <HAL_UART_Receive_IT+0x38>
			return HAL_ERROR;
 800b568:	2301      	movs	r3, #1
 800b56a:	e044      	b.n	800b5f6 <HAL_UART_Receive_IT+0xc2>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b572:	2b01      	cmp	r3, #1
 800b574:	d101      	bne.n	800b57a <HAL_UART_Receive_IT+0x46>
 800b576:	2302      	movs	r3, #2
 800b578:	e03d      	b.n	800b5f6 <HAL_UART_Receive_IT+0xc2>
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	2201      	movs	r2, #1
 800b57e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pRxBuffPtr = pData;
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	68ba      	ldr	r2, [r7, #8]
 800b586:	629a      	str	r2, [r3, #40]	; 0x28
		huart->RxXferSize = Size;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	88fa      	ldrh	r2, [r7, #6]
 800b58c:	859a      	strh	r2, [r3, #44]	; 0x2c
		huart->RxXferCount = Size;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	88fa      	ldrh	r2, [r7, #6]
 800b592:	85da      	strh	r2, [r3, #46]	; 0x2e

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	2200      	movs	r2, #0
 800b598:	63da      	str	r2, [r3, #60]	; 0x3c
		/* Check if a transmit process is ongoing or not */
		if (huart->State == HAL_UART_STATE_BUSY_TX) {
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b5a0:	b2db      	uxtb	r3, r3
 800b5a2:	2b12      	cmp	r3, #18
 800b5a4:	d104      	bne.n	800b5b0 <HAL_UART_Receive_IT+0x7c>
			huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	2232      	movs	r2, #50	; 0x32
 800b5aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b5ae:	e003      	b.n	800b5b8 <HAL_UART_Receive_IT+0x84>
		} else {
			huart->State = HAL_UART_STATE_BUSY_RX;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	2222      	movs	r2, #34	; 0x22
 800b5b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		/* Enable the UART Parity Error Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	68da      	ldr	r2, [r3, #12]
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b5c6:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	695a      	ldr	r2, [r3, #20]
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f042 0201 	orr.w	r2, r2, #1
 800b5d6:	615a      	str	r2, [r3, #20]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	2200      	movs	r2, #0
 800b5dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Data Register not empty Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	68da      	ldr	r2, [r3, #12]
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f042 0220 	orr.w	r2, r2, #32
 800b5ee:	60da      	str	r2, [r3, #12]

		return HAL_OK;
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	e000      	b.n	800b5f6 <HAL_UART_Receive_IT+0xc2>
	} else {
		return HAL_BUSY;
 800b5f4:	2302      	movs	r3, #2
	}
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	371c      	adds	r7, #28
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bc80      	pop	{r7}
 800b5fe:	4770      	bx	lr

0800b600 <HAL_UART_IRQHandler>:
 * @brief  This function handles UART interrupt request.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart) {
 800b600:	b580      	push	{r7, lr}
 800b602:	b088      	sub	sp, #32
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
	uint32_t tmp1 = 0, tmp2 = 0;
 800b608:	2300      	movs	r3, #0
 800b60a:	61fb      	str	r3, [r7, #28]
 800b60c:	2300      	movs	r3, #0
 800b60e:	61bb      	str	r3, [r7, #24]

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	f003 0301 	and.w	r3, r3, #1
 800b61a:	2b01      	cmp	r3, #1
 800b61c:	bf0c      	ite	eq
 800b61e:	2301      	moveq	r3, #1
 800b620:	2300      	movne	r3, #0
 800b622:	b2db      	uxtb	r3, r3
 800b624:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	68db      	ldr	r3, [r3, #12]
 800b62c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b630:	61bb      	str	r3, [r7, #24]
	/* UART parity error interrupt occurred ------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b632:	69fb      	ldr	r3, [r7, #28]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d011      	beq.n	800b65c <HAL_UART_IRQHandler+0x5c>
 800b638:	69bb      	ldr	r3, [r7, #24]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d00e      	beq.n	800b65c <HAL_UART_IRQHandler+0x5c>
		__HAL_UART_CLEAR_PEFLAG(huart);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	617b      	str	r3, [r7, #20]
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	685b      	ldr	r3, [r3, #4]
 800b64c:	617b      	str	r3, [r7, #20]
 800b64e:	697b      	ldr	r3, [r7, #20]

		huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b654:	f043 0201 	orr.w	r2, r3, #1
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	f003 0302 	and.w	r3, r3, #2
 800b666:	2b02      	cmp	r3, #2
 800b668:	bf0c      	ite	eq
 800b66a:	2301      	moveq	r3, #1
 800b66c:	2300      	movne	r3, #0
 800b66e:	b2db      	uxtb	r3, r3
 800b670:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	695b      	ldr	r3, [r3, #20]
 800b678:	f003 0301 	and.w	r3, r3, #1
 800b67c:	61bb      	str	r3, [r7, #24]
	/* UART frame error interrupt occurred -------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b67e:	69fb      	ldr	r3, [r7, #28]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d011      	beq.n	800b6a8 <HAL_UART_IRQHandler+0xa8>
 800b684:	69bb      	ldr	r3, [r7, #24]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d00e      	beq.n	800b6a8 <HAL_UART_IRQHandler+0xa8>
		__HAL_UART_CLEAR_FEFLAG(huart);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	613b      	str	r3, [r7, #16]
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	685b      	ldr	r3, [r3, #4]
 800b698:	613b      	str	r3, [r7, #16]
 800b69a:	693b      	ldr	r3, [r7, #16]

		huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6a0:	f043 0204 	orr.w	r2, r3, #4
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f003 0304 	and.w	r3, r3, #4
 800b6b2:	2b04      	cmp	r3, #4
 800b6b4:	bf0c      	ite	eq
 800b6b6:	2301      	moveq	r3, #1
 800b6b8:	2300      	movne	r3, #0
 800b6ba:	b2db      	uxtb	r3, r3
 800b6bc:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	695b      	ldr	r3, [r3, #20]
 800b6c4:	f003 0301 	and.w	r3, r3, #1
 800b6c8:	61bb      	str	r3, [r7, #24]
	/* UART noise error interrupt occurred -------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b6ca:	69fb      	ldr	r3, [r7, #28]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d011      	beq.n	800b6f4 <HAL_UART_IRQHandler+0xf4>
 800b6d0:	69bb      	ldr	r3, [r7, #24]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d00e      	beq.n	800b6f4 <HAL_UART_IRQHandler+0xf4>
		__HAL_UART_CLEAR_NEFLAG(huart);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	60fb      	str	r3, [r7, #12]
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	685b      	ldr	r3, [r3, #4]
 800b6e4:	60fb      	str	r3, [r7, #12]
 800b6e6:	68fb      	ldr	r3, [r7, #12]

		huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6ec:	f043 0202 	orr.w	r2, r3, #2
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	f003 0308 	and.w	r3, r3, #8
 800b6fe:	2b08      	cmp	r3, #8
 800b700:	bf0c      	ite	eq
 800b702:	2301      	moveq	r3, #1
 800b704:	2300      	movne	r3, #0
 800b706:	b2db      	uxtb	r3, r3
 800b708:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	695b      	ldr	r3, [r3, #20]
 800b710:	f003 0301 	and.w	r3, r3, #1
 800b714:	61bb      	str	r3, [r7, #24]
	/* UART Over-Run interrupt occurred ----------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b716:	69fb      	ldr	r3, [r7, #28]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d011      	beq.n	800b740 <HAL_UART_IRQHandler+0x140>
 800b71c:	69bb      	ldr	r3, [r7, #24]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d00e      	beq.n	800b740 <HAL_UART_IRQHandler+0x140>
		__HAL_UART_CLEAR_OREFLAG(huart);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	60bb      	str	r3, [r7, #8]
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	685b      	ldr	r3, [r3, #4]
 800b730:	60bb      	str	r3, [r7, #8]
 800b732:	68bb      	ldr	r3, [r7, #8]

		huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b738:	f043 0208 	orr.w	r2, r3, #8
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f003 0320 	and.w	r3, r3, #32
 800b74a:	2b20      	cmp	r3, #32
 800b74c:	bf0c      	ite	eq
 800b74e:	2301      	moveq	r3, #1
 800b750:	2300      	movne	r3, #0
 800b752:	b2db      	uxtb	r3, r3
 800b754:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	68db      	ldr	r3, [r3, #12]
 800b75c:	f003 0320 	and.w	r3, r3, #32
 800b760:	61bb      	str	r3, [r7, #24]
	/* UART in mode Receiver ---------------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b762:	69fb      	ldr	r3, [r7, #28]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d005      	beq.n	800b774 <HAL_UART_IRQHandler+0x174>
 800b768:	69bb      	ldr	r3, [r7, #24]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d002      	beq.n	800b774 <HAL_UART_IRQHandler+0x174>
		UART_Receive_IT(huart);
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 f8e4 	bl	800b93c <UART_Receive_IT>
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b77e:	2b80      	cmp	r3, #128	; 0x80
 800b780:	bf0c      	ite	eq
 800b782:	2301      	moveq	r3, #1
 800b784:	2300      	movne	r3, #0
 800b786:	b2db      	uxtb	r3, r3
 800b788:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	68db      	ldr	r3, [r3, #12]
 800b790:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b794:	61bb      	str	r3, [r7, #24]
	/* UART in mode Transmitter ------------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b796:	69fb      	ldr	r3, [r7, #28]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d005      	beq.n	800b7a8 <HAL_UART_IRQHandler+0x1a8>
 800b79c:	69bb      	ldr	r3, [r7, #24]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d002      	beq.n	800b7a8 <HAL_UART_IRQHandler+0x1a8>
		UART_Transmit_IT(huart);
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f000 f83b 	bl	800b81e <UART_Transmit_IT>
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7b2:	2b40      	cmp	r3, #64	; 0x40
 800b7b4:	bf0c      	ite	eq
 800b7b6:	2301      	moveq	r3, #1
 800b7b8:	2300      	movne	r3, #0
 800b7ba:	b2db      	uxtb	r3, r3
 800b7bc:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	68db      	ldr	r3, [r3, #12]
 800b7c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7c8:	61bb      	str	r3, [r7, #24]
	/* UART in mode Transmitter end --------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b7ca:	69fb      	ldr	r3, [r7, #28]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d005      	beq.n	800b7dc <HAL_UART_IRQHandler+0x1dc>
 800b7d0:	69bb      	ldr	r3, [r7, #24]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d002      	beq.n	800b7dc <HAL_UART_IRQHandler+0x1dc>
		UART_EndTransmit_IT(huart);
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f000 f87d 	bl	800b8d6 <UART_EndTransmit_IT>
	}

	if (huart->ErrorCode != HAL_UART_ERROR_NONE) {
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d006      	beq.n	800b7f2 <HAL_UART_IRQHandler+0x1f2>
		/* Set the UART state ready to be able to start again the process */
		huart->State = HAL_UART_STATE_READY;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

		HAL_UART_ErrorCallback(huart);
 800b7ec:	6878      	ldr	r0, [r7, #4]
 800b7ee:	f000 f80d 	bl	800b80c <HAL_UART_ErrorCallback>
	}
}
 800b7f2:	bf00      	nop
 800b7f4:	3720      	adds	r7, #32
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	bd80      	pop	{r7, pc}

0800b7fa <HAL_UART_TxCpltCallback>:
 * @brief  Tx Transfer completed callbacks.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800b7fa:	b480      	push	{r7}
 800b7fc:	b083      	sub	sp, #12
 800b7fe:	af00      	add	r7, sp, #0
 800b800:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_TxCpltCallback could be implemented in the user file
	 */
}
 800b802:	bf00      	nop
 800b804:	370c      	adds	r7, #12
 800b806:	46bd      	mov	sp, r7
 800b808:	bc80      	pop	{r7}
 800b80a:	4770      	bx	lr

0800b80c <HAL_UART_ErrorCallback>:
 * @brief  UART error callbacks.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800b80c:	b480      	push	{r7}
 800b80e:	b083      	sub	sp, #12
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_ErrorCallback could be implemented in the user file
	 */
}
 800b814:	bf00      	nop
 800b816:	370c      	adds	r7, #12
 800b818:	46bd      	mov	sp, r7
 800b81a:	bc80      	pop	{r7}
 800b81c:	4770      	bx	lr

0800b81e <UART_Transmit_IT>:
 * @brief  Sends an amount of data in non blocking mode.
 * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart) {
 800b81e:	b480      	push	{r7}
 800b820:	b085      	sub	sp, #20
 800b822:	af00      	add	r7, sp, #0
 800b824:	6078      	str	r0, [r7, #4]
	uint16_t *tmp;
	uint32_t tmp1 = 0;
 800b826:	2300      	movs	r3, #0
 800b828:	60fb      	str	r3, [r7, #12]

	tmp1 = huart->State;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b830:	b2db      	uxtb	r3, r3
 800b832:	60fb      	str	r3, [r7, #12]
	if ((tmp1 == HAL_UART_STATE_BUSY_TX)
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	2b12      	cmp	r3, #18
 800b838:	d002      	beq.n	800b840 <UART_Transmit_IT+0x22>
			|| (tmp1 == HAL_UART_STATE_BUSY_TX_RX)) {
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	2b32      	cmp	r3, #50	; 0x32
 800b83e:	d144      	bne.n	800b8ca <UART_Transmit_IT+0xac>
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	689b      	ldr	r3, [r3, #8]
 800b844:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b848:	d11a      	bne.n	800b880 <UART_Transmit_IT+0x62>
			tmp = (uint16_t*) huart->pTxBuffPtr;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6a1b      	ldr	r3, [r3, #32]
 800b84e:	60bb      	str	r3, [r7, #8]
			huart->Instance->DR = (uint16_t) (*tmp & (uint16_t) 0x01FF);
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	881b      	ldrh	r3, [r3, #0]
 800b854:	461a      	mov	r2, r3
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b85e:	605a      	str	r2, [r3, #4]
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	691b      	ldr	r3, [r3, #16]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d105      	bne.n	800b874 <UART_Transmit_IT+0x56>
				huart->pTxBuffPtr += 2;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6a1b      	ldr	r3, [r3, #32]
 800b86c:	1c9a      	adds	r2, r3, #2
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	621a      	str	r2, [r3, #32]
 800b872:	e00e      	b.n	800b892 <UART_Transmit_IT+0x74>
			} else {
				huart->pTxBuffPtr += 1;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	6a1b      	ldr	r3, [r3, #32]
 800b878:	1c5a      	adds	r2, r3, #1
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	621a      	str	r2, [r3, #32]
 800b87e:	e008      	b.n	800b892 <UART_Transmit_IT+0x74>
			}
		} else {
			huart->Instance->DR = (uint8_t) (*huart->pTxBuffPtr++
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	6a1b      	ldr	r3, [r3, #32]
 800b884:	1c59      	adds	r1, r3, #1
 800b886:	687a      	ldr	r2, [r7, #4]
 800b888:	6211      	str	r1, [r2, #32]
 800b88a:	781a      	ldrb	r2, [r3, #0]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	605a      	str	r2, [r3, #4]
					& (uint8_t) 0x00FF);
		}

		if (--huart->TxXferCount == 0) {
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b896:	3b01      	subs	r3, #1
 800b898:	b29a      	uxth	r2, r3
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	84da      	strh	r2, [r3, #38]	; 0x26
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d10f      	bne.n	800b8c6 <UART_Transmit_IT+0xa8>
			/* Disable the UART Transmit Complete Interrupt */
			__HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	68da      	ldr	r2, [r3, #12]
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b8b4:	60da      	str	r2, [r3, #12]

			/* Enable the UART Transmit Complete Interrupt */
			__HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	68da      	ldr	r2, [r3, #12]
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b8c4:	60da      	str	r2, [r3, #12]
		}
		return HAL_OK;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	e000      	b.n	800b8cc <UART_Transmit_IT+0xae>
	} else {
		return HAL_BUSY;
 800b8ca:	2302      	movs	r3, #2
	}
}
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	3714      	adds	r7, #20
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bc80      	pop	{r7}
 800b8d4:	4770      	bx	lr

0800b8d6 <UART_EndTransmit_IT>:
 * @brief  Wraps up transmission in non blocking mode.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart) {
 800b8d6:	b580      	push	{r7, lr}
 800b8d8:	b082      	sub	sp, #8
 800b8da:	af00      	add	r7, sp, #0
 800b8dc:	6078      	str	r0, [r7, #4]
	/* Disable the UART Transmit Complete Interrupt */
	__HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	68da      	ldr	r2, [r3, #12]
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8ec:	60da      	str	r2, [r3, #12]

	/* Check if a receive process is ongoing or not */
	if (huart->State == HAL_UART_STATE_BUSY_TX_RX) {
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b8f4:	b2db      	uxtb	r3, r3
 800b8f6:	2b32      	cmp	r3, #50	; 0x32
 800b8f8:	d104      	bne.n	800b904 <UART_EndTransmit_IT+0x2e>
		huart->State = HAL_UART_STATE_BUSY_RX;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2222      	movs	r2, #34	; 0x22
 800b8fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b902:	e013      	b.n	800b92c <UART_EndTransmit_IT+0x56>
	} else {
		/* Disable the UART Parity Error Interrupt */
		__HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	68da      	ldr	r2, [r3, #12]
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b912:	60da      	str	r2, [r3, #12]

		/* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	695a      	ldr	r2, [r3, #20]
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	f022 0201 	bic.w	r2, r2, #1
 800b922:	615a      	str	r2, [r3, #20]

		huart->State = HAL_UART_STATE_READY;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2201      	movs	r2, #1
 800b928:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	}

	HAL_UART_TxCpltCallback(huart);
 800b92c:	6878      	ldr	r0, [r7, #4]
 800b92e:	f7ff ff64 	bl	800b7fa <HAL_UART_TxCpltCallback>

	return HAL_OK;
 800b932:	2300      	movs	r3, #0
}
 800b934:	4618      	mov	r0, r3
 800b936:	3708      	adds	r7, #8
 800b938:	46bd      	mov	sp, r7
 800b93a:	bd80      	pop	{r7, pc}

0800b93c <UART_Receive_IT>:
 * @brief  Receives an amount of data in non blocking mode 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart) {
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b084      	sub	sp, #16
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
	uint16_t *tmp;
	uint32_t tmp1 = 0;
 800b944:	2300      	movs	r3, #0
 800b946:	60fb      	str	r3, [r7, #12]

	tmp1 = huart->State;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b94e:	b2db      	uxtb	r3, r3
 800b950:	60fb      	str	r3, [r7, #12]
	if ((tmp1 == HAL_UART_STATE_BUSY_RX)
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	2b22      	cmp	r3, #34	; 0x22
 800b956:	d002      	beq.n	800b95e <UART_Receive_IT+0x22>
			|| (tmp1 == HAL_UART_STATE_BUSY_TX_RX)) {
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	2b32      	cmp	r3, #50	; 0x32
 800b95c:	d17c      	bne.n	800ba58 <UART_Receive_IT+0x11c>
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	689b      	ldr	r3, [r3, #8]
 800b962:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b966:	d123      	bne.n	800b9b0 <UART_Receive_IT+0x74>
			tmp = (uint16_t*) huart->pRxBuffPtr;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b96c:	60bb      	str	r3, [r7, #8]
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	691b      	ldr	r3, [r3, #16]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d10e      	bne.n	800b994 <UART_Receive_IT+0x58>
				*tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x01FF);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	685b      	ldr	r3, [r3, #4]
 800b97c:	b29b      	uxth	r3, r3
 800b97e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b982:	b29a      	uxth	r2, r3
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	801a      	strh	r2, [r3, #0]
				huart->pRxBuffPtr += 2;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b98c:	1c9a      	adds	r2, r3, #2
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	629a      	str	r2, [r3, #40]	; 0x28
 800b992:	e029      	b.n	800b9e8 <UART_Receive_IT+0xac>
			} else {
				*tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x00FF);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	685b      	ldr	r3, [r3, #4]
 800b99a:	b29b      	uxth	r3, r3
 800b99c:	b2db      	uxtb	r3, r3
 800b99e:	b29a      	uxth	r2, r3
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	801a      	strh	r2, [r3, #0]
				huart->pRxBuffPtr += 1;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9a8:	1c5a      	adds	r2, r3, #1
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	629a      	str	r2, [r3, #40]	; 0x28
 800b9ae:	e01b      	b.n	800b9e8 <UART_Receive_IT+0xac>
			}
		} else {
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	691b      	ldr	r3, [r3, #16]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d10a      	bne.n	800b9ce <UART_Receive_IT+0x92>
				*huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	6858      	ldr	r0, [r3, #4]
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9c2:	1c59      	adds	r1, r3, #1
 800b9c4:	687a      	ldr	r2, [r7, #4]
 800b9c6:	6291      	str	r1, [r2, #40]	; 0x28
 800b9c8:	b2c2      	uxtb	r2, r0
 800b9ca:	701a      	strb	r2, [r3, #0]
 800b9cc:	e00c      	b.n	800b9e8 <UART_Receive_IT+0xac>
						& (uint8_t) 0x00FF);
			} else {
				*huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	685b      	ldr	r3, [r3, #4]
 800b9d4:	b2da      	uxtb	r2, r3
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9da:	1c58      	adds	r0, r3, #1
 800b9dc:	6879      	ldr	r1, [r7, #4]
 800b9de:	6288      	str	r0, [r1, #40]	; 0x28
 800b9e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b9e4:	b2d2      	uxtb	r2, r2
 800b9e6:	701a      	strb	r2, [r3, #0]
						& (uint8_t) 0x007F);
			}
		}

		if (--huart->RxXferCount == 0) {
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b9ec:	3b01      	subs	r3, #1
 800b9ee:	b29a      	uxth	r2, r3
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	85da      	strh	r2, [r3, #46]	; 0x2e
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d12b      	bne.n	800ba54 <UART_Receive_IT+0x118>
			__HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	68da      	ldr	r2, [r3, #12]
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	f022 0220 	bic.w	r2, r2, #32
 800ba0a:	60da      	str	r2, [r3, #12]

			/* Check if a transmit process is ongoing or not */
			if (huart->State == HAL_UART_STATE_BUSY_TX_RX) {
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ba12:	b2db      	uxtb	r3, r3
 800ba14:	2b32      	cmp	r3, #50	; 0x32
 800ba16:	d104      	bne.n	800ba22 <UART_Receive_IT+0xe6>
				huart->State = HAL_UART_STATE_BUSY_TX;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2212      	movs	r2, #18
 800ba1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800ba20:	e013      	b.n	800ba4a <UART_Receive_IT+0x10e>
			} else {
				/* Disable the UART Parity Error Interrupt */
				__HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	68da      	ldr	r2, [r3, #12]
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ba30:	60da      	str	r2, [r3, #12]

				/* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
				__HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	695a      	ldr	r2, [r3, #20]
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	f022 0201 	bic.w	r2, r2, #1
 800ba40:	615a      	str	r2, [r3, #20]

				huart->State = HAL_UART_STATE_READY;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2201      	movs	r2, #1
 800ba46:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			}
			HAL_UART_RxCpltCallback(huart);
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f7f6 fe2e 	bl	80026ac <HAL_UART_RxCpltCallback>

			return HAL_OK;
 800ba50:	2300      	movs	r3, #0
 800ba52:	e002      	b.n	800ba5a <UART_Receive_IT+0x11e>
		}
		return HAL_OK;
 800ba54:	2300      	movs	r3, #0
 800ba56:	e000      	b.n	800ba5a <UART_Receive_IT+0x11e>
	} else {
		return HAL_BUSY;
 800ba58:	2302      	movs	r3, #2
	}
}
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	3710      	adds	r7, #16
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}
	...

0800ba64 <UART_SetConfig>:
 * @brief  Configures the UART peripheral. 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_SetConfig(UART_HandleTypeDef *huart) {
 800ba64:	b5b0      	push	{r4, r5, r7, lr}
 800ba66:	b084      	sub	sp, #16
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
	uint32_t tmpreg = 0x00;
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	60fb      	str	r3, [r7, #12]
	assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
	assert_param(IS_UART_PARITY(huart->Init.Parity));
	assert_param(IS_UART_MODE(huart->Init.Mode));

	/*-------------------------- USART CR2 Configuration -----------------------*/
	tmpreg = huart->Instance->CR2;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	691b      	ldr	r3, [r3, #16]
 800ba76:	60fb      	str	r3, [r7, #12]

	/* Clear STOP[13:12] bits */
	tmpreg &= (uint32_t) ~((uint32_t) USART_CR2_STOP);
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800ba7e:	60fb      	str	r3, [r7, #12]

	/* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
	tmpreg |= (uint32_t) huart->Init.StopBits;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	68db      	ldr	r3, [r3, #12]
 800ba84:	68fa      	ldr	r2, [r7, #12]
 800ba86:	4313      	orrs	r3, r2
 800ba88:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR2 */
	huart->Instance->CR2 = (uint32_t) tmpreg;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	68fa      	ldr	r2, [r7, #12]
 800ba90:	611a      	str	r2, [r3, #16]

	/*-------------------------- USART CR1 Configuration -----------------------*/
	tmpreg = huart->Instance->CR1;
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	68db      	ldr	r3, [r3, #12]
 800ba98:	60fb      	str	r3, [r7, #12]

	/* Clear M, PCE, PS, TE and RE bits */
	tmpreg &= (uint32_t) ~((uint32_t) (USART_CR1_M | USART_CR1_PCE
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800baa0:	f023 030c 	bic.w	r3, r3, #12
 800baa4:	60fb      	str	r3, [r7, #12]
	/* Configure the UART Word Length, Parity and mode: 
	 Set the M bits according to huart->Init.WordLength value 
	 Set PCE and PS bits according to huart->Init.Parity value
	 Set TE and RE bits according to huart->Init.Mode value
	 Set OVER8 bit according to huart->Init.OverSampling value */
	tmpreg |= (uint32_t) huart->Init.WordLength | huart->Init.Parity
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	689a      	ldr	r2, [r3, #8]
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	691b      	ldr	r3, [r3, #16]
 800baae:	431a      	orrs	r2, r3
			| huart->Init.Mode | huart->Init.OverSampling;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	695b      	ldr	r3, [r3, #20]
 800bab4:	431a      	orrs	r2, r3
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	69db      	ldr	r3, [r3, #28]
 800baba:	4313      	orrs	r3, r2
	tmpreg |= (uint32_t) huart->Init.WordLength | huart->Init.Parity
 800babc:	68fa      	ldr	r2, [r7, #12]
 800babe:	4313      	orrs	r3, r2
 800bac0:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR1 */
	huart->Instance->CR1 = (uint32_t) tmpreg;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	68fa      	ldr	r2, [r7, #12]
 800bac8:	60da      	str	r2, [r3, #12]

	/*-------------------------- USART CR3 Configuration -----------------------*/
	tmpreg = huart->Instance->CR3;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	695b      	ldr	r3, [r3, #20]
 800bad0:	60fb      	str	r3, [r7, #12]

	/* Clear CTSE and RTSE bits */
	tmpreg &= (uint32_t) ~((uint32_t) (USART_CR3_RTSE | USART_CR3_CTSE));
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bad8:	60fb      	str	r3, [r7, #12]

	/* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
	tmpreg |= huart->Init.HwFlowCtl;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	699b      	ldr	r3, [r3, #24]
 800bade:	68fa      	ldr	r2, [r7, #12]
 800bae0:	4313      	orrs	r3, r2
 800bae2:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR3 */
	huart->Instance->CR3 = (uint32_t) tmpreg;
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	68fa      	ldr	r2, [r7, #12]
 800baea:	615a      	str	r2, [r3, #20]

	/* Check the Over Sampling */
	if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	69db      	ldr	r3, [r3, #28]
 800baf0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800baf4:	f040 808c 	bne.w	800bc10 <UART_SetConfig+0x1ac>
		/*-------------------------- USART BRR Configuration ---------------------*/
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	4a8c      	ldr	r2, [pc, #560]	; (800bd30 <UART_SetConfig+0x2cc>)
 800bafe:	4293      	cmp	r3, r2
 800bb00:	d004      	beq.n	800bb0c <UART_SetConfig+0xa8>
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	4a8b      	ldr	r2, [pc, #556]	; (800bd34 <UART_SetConfig+0x2d0>)
 800bb08:	4293      	cmp	r3, r2
 800bb0a:	d140      	bne.n	800bb8e <UART_SetConfig+0x12a>
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(),
 800bb0c:	f7fe fcbe 	bl	800a48c <HAL_RCC_GetPCLK2Freq>
 800bb10:	4602      	mov	r2, r0
 800bb12:	4613      	mov	r3, r2
 800bb14:	009b      	lsls	r3, r3, #2
 800bb16:	4413      	add	r3, r2
 800bb18:	009a      	lsls	r2, r3, #2
 800bb1a:	441a      	add	r2, r3
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	005b      	lsls	r3, r3, #1
 800bb22:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb26:	4a84      	ldr	r2, [pc, #528]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bb28:	fba2 2303 	umull	r2, r3, r2, r3
 800bb2c:	095b      	lsrs	r3, r3, #5
 800bb2e:	011c      	lsls	r4, r3, #4
 800bb30:	f7fe fcac 	bl	800a48c <HAL_RCC_GetPCLK2Freq>
 800bb34:	4602      	mov	r2, r0
 800bb36:	4613      	mov	r3, r2
 800bb38:	009b      	lsls	r3, r3, #2
 800bb3a:	4413      	add	r3, r2
 800bb3c:	009a      	lsls	r2, r3, #2
 800bb3e:	441a      	add	r2, r3
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	685b      	ldr	r3, [r3, #4]
 800bb44:	005b      	lsls	r3, r3, #1
 800bb46:	fbb2 f5f3 	udiv	r5, r2, r3
 800bb4a:	f7fe fc9f 	bl	800a48c <HAL_RCC_GetPCLK2Freq>
 800bb4e:	4602      	mov	r2, r0
 800bb50:	4613      	mov	r3, r2
 800bb52:	009b      	lsls	r3, r3, #2
 800bb54:	4413      	add	r3, r2
 800bb56:	009a      	lsls	r2, r3, #2
 800bb58:	441a      	add	r2, r3
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	685b      	ldr	r3, [r3, #4]
 800bb5e:	005b      	lsls	r3, r3, #1
 800bb60:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb64:	4a74      	ldr	r2, [pc, #464]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bb66:	fba2 2303 	umull	r2, r3, r2, r3
 800bb6a:	095b      	lsrs	r3, r3, #5
 800bb6c:	2264      	movs	r2, #100	; 0x64
 800bb6e:	fb02 f303 	mul.w	r3, r2, r3
 800bb72:	1aeb      	subs	r3, r5, r3
 800bb74:	011b      	lsls	r3, r3, #4
 800bb76:	3332      	adds	r3, #50	; 0x32
 800bb78:	4a6f      	ldr	r2, [pc, #444]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bb7a:	fba2 2303 	umull	r2, r3, r2, r3
 800bb7e:	095b      	lsrs	r3, r3, #5
 800bb80:	f003 020f 	and.w	r2, r3, #15
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	4322      	orrs	r2, r4
 800bb8a:	609a      	str	r2, [r3, #8]
 800bb8c:	e0cc      	b.n	800bd28 <UART_SetConfig+0x2c4>
					huart->Init.BaudRate);
		} else {
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(),
 800bb8e:	f7fe fc57 	bl	800a440 <HAL_RCC_GetPCLK1Freq>
 800bb92:	4602      	mov	r2, r0
 800bb94:	4613      	mov	r3, r2
 800bb96:	009b      	lsls	r3, r3, #2
 800bb98:	4413      	add	r3, r2
 800bb9a:	009a      	lsls	r2, r3, #2
 800bb9c:	441a      	add	r2, r3
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	685b      	ldr	r3, [r3, #4]
 800bba2:	005b      	lsls	r3, r3, #1
 800bba4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bba8:	4a63      	ldr	r2, [pc, #396]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bbaa:	fba2 2303 	umull	r2, r3, r2, r3
 800bbae:	095b      	lsrs	r3, r3, #5
 800bbb0:	011c      	lsls	r4, r3, #4
 800bbb2:	f7fe fc45 	bl	800a440 <HAL_RCC_GetPCLK1Freq>
 800bbb6:	4602      	mov	r2, r0
 800bbb8:	4613      	mov	r3, r2
 800bbba:	009b      	lsls	r3, r3, #2
 800bbbc:	4413      	add	r3, r2
 800bbbe:	009a      	lsls	r2, r3, #2
 800bbc0:	441a      	add	r2, r3
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	685b      	ldr	r3, [r3, #4]
 800bbc6:	005b      	lsls	r3, r3, #1
 800bbc8:	fbb2 f5f3 	udiv	r5, r2, r3
 800bbcc:	f7fe fc38 	bl	800a440 <HAL_RCC_GetPCLK1Freq>
 800bbd0:	4602      	mov	r2, r0
 800bbd2:	4613      	mov	r3, r2
 800bbd4:	009b      	lsls	r3, r3, #2
 800bbd6:	4413      	add	r3, r2
 800bbd8:	009a      	lsls	r2, r3, #2
 800bbda:	441a      	add	r2, r3
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	685b      	ldr	r3, [r3, #4]
 800bbe0:	005b      	lsls	r3, r3, #1
 800bbe2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbe6:	4a54      	ldr	r2, [pc, #336]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bbe8:	fba2 2303 	umull	r2, r3, r2, r3
 800bbec:	095b      	lsrs	r3, r3, #5
 800bbee:	2264      	movs	r2, #100	; 0x64
 800bbf0:	fb02 f303 	mul.w	r3, r2, r3
 800bbf4:	1aeb      	subs	r3, r5, r3
 800bbf6:	011b      	lsls	r3, r3, #4
 800bbf8:	3332      	adds	r3, #50	; 0x32
 800bbfa:	4a4f      	ldr	r2, [pc, #316]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bbfc:	fba2 2303 	umull	r2, r3, r2, r3
 800bc00:	095b      	lsrs	r3, r3, #5
 800bc02:	f003 020f 	and.w	r2, r3, #15
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4322      	orrs	r2, r4
 800bc0c:	609a      	str	r2, [r3, #8]
		} else {
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(),
					huart->Init.BaudRate);
		}
	}
}
 800bc0e:	e08b      	b.n	800bd28 <UART_SetConfig+0x2c4>
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	4a46      	ldr	r2, [pc, #280]	; (800bd30 <UART_SetConfig+0x2cc>)
 800bc16:	4293      	cmp	r3, r2
 800bc18:	d004      	beq.n	800bc24 <UART_SetConfig+0x1c0>
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	4a45      	ldr	r2, [pc, #276]	; (800bd34 <UART_SetConfig+0x2d0>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d140      	bne.n	800bca6 <UART_SetConfig+0x242>
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(),
 800bc24:	f7fe fc32 	bl	800a48c <HAL_RCC_GetPCLK2Freq>
 800bc28:	4602      	mov	r2, r0
 800bc2a:	4613      	mov	r3, r2
 800bc2c:	009b      	lsls	r3, r3, #2
 800bc2e:	4413      	add	r3, r2
 800bc30:	009a      	lsls	r2, r3, #2
 800bc32:	441a      	add	r2, r3
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	685b      	ldr	r3, [r3, #4]
 800bc38:	009b      	lsls	r3, r3, #2
 800bc3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc3e:	4a3e      	ldr	r2, [pc, #248]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bc40:	fba2 2303 	umull	r2, r3, r2, r3
 800bc44:	095b      	lsrs	r3, r3, #5
 800bc46:	011c      	lsls	r4, r3, #4
 800bc48:	f7fe fc20 	bl	800a48c <HAL_RCC_GetPCLK2Freq>
 800bc4c:	4602      	mov	r2, r0
 800bc4e:	4613      	mov	r3, r2
 800bc50:	009b      	lsls	r3, r3, #2
 800bc52:	4413      	add	r3, r2
 800bc54:	009a      	lsls	r2, r3, #2
 800bc56:	441a      	add	r2, r3
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	685b      	ldr	r3, [r3, #4]
 800bc5c:	009b      	lsls	r3, r3, #2
 800bc5e:	fbb2 f5f3 	udiv	r5, r2, r3
 800bc62:	f7fe fc13 	bl	800a48c <HAL_RCC_GetPCLK2Freq>
 800bc66:	4602      	mov	r2, r0
 800bc68:	4613      	mov	r3, r2
 800bc6a:	009b      	lsls	r3, r3, #2
 800bc6c:	4413      	add	r3, r2
 800bc6e:	009a      	lsls	r2, r3, #2
 800bc70:	441a      	add	r2, r3
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	685b      	ldr	r3, [r3, #4]
 800bc76:	009b      	lsls	r3, r3, #2
 800bc78:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc7c:	4a2e      	ldr	r2, [pc, #184]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bc7e:	fba2 2303 	umull	r2, r3, r2, r3
 800bc82:	095b      	lsrs	r3, r3, #5
 800bc84:	2264      	movs	r2, #100	; 0x64
 800bc86:	fb02 f303 	mul.w	r3, r2, r3
 800bc8a:	1aeb      	subs	r3, r5, r3
 800bc8c:	011b      	lsls	r3, r3, #4
 800bc8e:	3332      	adds	r3, #50	; 0x32
 800bc90:	4a29      	ldr	r2, [pc, #164]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bc92:	fba2 2303 	umull	r2, r3, r2, r3
 800bc96:	095b      	lsrs	r3, r3, #5
 800bc98:	f003 020f 	and.w	r2, r3, #15
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	4322      	orrs	r2, r4
 800bca2:	609a      	str	r2, [r3, #8]
 800bca4:	e040      	b.n	800bd28 <UART_SetConfig+0x2c4>
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(),
 800bca6:	f7fe fbcb 	bl	800a440 <HAL_RCC_GetPCLK1Freq>
 800bcaa:	4602      	mov	r2, r0
 800bcac:	4613      	mov	r3, r2
 800bcae:	009b      	lsls	r3, r3, #2
 800bcb0:	4413      	add	r3, r2
 800bcb2:	009a      	lsls	r2, r3, #2
 800bcb4:	441a      	add	r2, r3
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	685b      	ldr	r3, [r3, #4]
 800bcba:	009b      	lsls	r3, r3, #2
 800bcbc:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcc0:	4a1d      	ldr	r2, [pc, #116]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bcc2:	fba2 2303 	umull	r2, r3, r2, r3
 800bcc6:	095b      	lsrs	r3, r3, #5
 800bcc8:	011c      	lsls	r4, r3, #4
 800bcca:	f7fe fbb9 	bl	800a440 <HAL_RCC_GetPCLK1Freq>
 800bcce:	4602      	mov	r2, r0
 800bcd0:	4613      	mov	r3, r2
 800bcd2:	009b      	lsls	r3, r3, #2
 800bcd4:	4413      	add	r3, r2
 800bcd6:	009a      	lsls	r2, r3, #2
 800bcd8:	441a      	add	r2, r3
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	685b      	ldr	r3, [r3, #4]
 800bcde:	009b      	lsls	r3, r3, #2
 800bce0:	fbb2 f5f3 	udiv	r5, r2, r3
 800bce4:	f7fe fbac 	bl	800a440 <HAL_RCC_GetPCLK1Freq>
 800bce8:	4602      	mov	r2, r0
 800bcea:	4613      	mov	r3, r2
 800bcec:	009b      	lsls	r3, r3, #2
 800bcee:	4413      	add	r3, r2
 800bcf0:	009a      	lsls	r2, r3, #2
 800bcf2:	441a      	add	r2, r3
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	685b      	ldr	r3, [r3, #4]
 800bcf8:	009b      	lsls	r3, r3, #2
 800bcfa:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcfe:	4a0e      	ldr	r2, [pc, #56]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bd00:	fba2 2303 	umull	r2, r3, r2, r3
 800bd04:	095b      	lsrs	r3, r3, #5
 800bd06:	2264      	movs	r2, #100	; 0x64
 800bd08:	fb02 f303 	mul.w	r3, r2, r3
 800bd0c:	1aeb      	subs	r3, r5, r3
 800bd0e:	011b      	lsls	r3, r3, #4
 800bd10:	3332      	adds	r3, #50	; 0x32
 800bd12:	4a09      	ldr	r2, [pc, #36]	; (800bd38 <UART_SetConfig+0x2d4>)
 800bd14:	fba2 2303 	umull	r2, r3, r2, r3
 800bd18:	095b      	lsrs	r3, r3, #5
 800bd1a:	f003 020f 	and.w	r2, r3, #15
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	4322      	orrs	r2, r4
 800bd24:	609a      	str	r2, [r3, #8]
}
 800bd26:	e7ff      	b.n	800bd28 <UART_SetConfig+0x2c4>
 800bd28:	bf00      	nop
 800bd2a:	3710      	adds	r7, #16
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	bdb0      	pop	{r4, r5, r7, pc}
 800bd30:	40011000 	.word	0x40011000
 800bd34:	40011400 	.word	0x40011400
 800bd38:	51eb851f 	.word	0x51eb851f

0800bd3c <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory 
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 800bd3c:	b480      	push	{r7}
 800bd3e:	af00      	add	r7, sp, #0
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 800bd40:	4b12      	ldr	r3, [pc, #72]	; (800bd8c <SystemInit+0x50>)
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	4a11      	ldr	r2, [pc, #68]	; (800bd8c <SystemInit+0x50>)
 800bd46:	f043 0301 	orr.w	r3, r3, #1
 800bd4a:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 800bd4c:	4b0f      	ldr	r3, [pc, #60]	; (800bd8c <SystemInit+0x50>)
 800bd4e:	2200      	movs	r2, #0
 800bd50:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800bd52:	4b0e      	ldr	r3, [pc, #56]	; (800bd8c <SystemInit+0x50>)
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	4a0d      	ldr	r2, [pc, #52]	; (800bd8c <SystemInit+0x50>)
 800bd58:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800bd5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bd60:	6013      	str	r3, [r2, #0]

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 800bd62:	4b0a      	ldr	r3, [pc, #40]	; (800bd8c <SystemInit+0x50>)
 800bd64:	4a0a      	ldr	r2, [pc, #40]	; (800bd90 <SystemInit+0x54>)
 800bd66:	605a      	str	r2, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 800bd68:	4b08      	ldr	r3, [pc, #32]	; (800bd8c <SystemInit+0x50>)
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	4a07      	ldr	r2, [pc, #28]	; (800bd8c <SystemInit+0x50>)
 800bd6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bd72:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIR = 0x00000000;
 800bd74:	4b05      	ldr	r3, [pc, #20]	; (800bd8c <SystemInit+0x50>)
 800bd76:	2200      	movs	r2, #0
 800bd78:	60da      	str	r2, [r3, #12]

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800bd7a:	4b06      	ldr	r3, [pc, #24]	; (800bd94 <SystemInit+0x58>)
 800bd7c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800bd80:	609a      	str	r2, [r3, #8]
#endif
}
 800bd82:	bf00      	nop
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bc80      	pop	{r7}
 800bd88:	4770      	bx	lr
 800bd8a:	bf00      	nop
 800bd8c:	40023800 	.word	0x40023800
 800bd90:	24003010 	.word	0x24003010
 800bd94:	e000ed00 	.word	0xe000ed00

0800bd98 <SystemCoreClockUpdate>:
 *           value for HSE crystal.
 *     
 * @param  None
 * @retval None
 */
void SystemCoreClockUpdate(void) {
 800bd98:	b480      	push	{r7}
 800bd9a:	b087      	sub	sp, #28
 800bd9c:	af00      	add	r7, sp, #0
	uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	613b      	str	r3, [r7, #16]
 800bda2:	2300      	movs	r3, #0
 800bda4:	617b      	str	r3, [r7, #20]
 800bda6:	2302      	movs	r3, #2
 800bda8:	60fb      	str	r3, [r7, #12]
 800bdaa:	2300      	movs	r3, #0
 800bdac:	60bb      	str	r3, [r7, #8]
 800bdae:	2302      	movs	r3, #2
 800bdb0:	607b      	str	r3, [r7, #4]

	/* Get SYSCLK source -------------------------------------------------------*/
	tmp = RCC->CFGR & RCC_CFGR_SWS;
 800bdb2:	4b35      	ldr	r3, [pc, #212]	; (800be88 <SystemCoreClockUpdate+0xf0>)
 800bdb4:	689b      	ldr	r3, [r3, #8]
 800bdb6:	f003 030c 	and.w	r3, r3, #12
 800bdba:	613b      	str	r3, [r7, #16]

	switch (tmp) {
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	2b08      	cmp	r3, #8
 800bdc0:	d012      	beq.n	800bde8 <SystemCoreClockUpdate+0x50>
 800bdc2:	693b      	ldr	r3, [r7, #16]
 800bdc4:	2b08      	cmp	r3, #8
 800bdc6:	d846      	bhi.n	800be56 <SystemCoreClockUpdate+0xbe>
 800bdc8:	693b      	ldr	r3, [r7, #16]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d003      	beq.n	800bdd6 <SystemCoreClockUpdate+0x3e>
 800bdce:	693b      	ldr	r3, [r7, #16]
 800bdd0:	2b04      	cmp	r3, #4
 800bdd2:	d004      	beq.n	800bdde <SystemCoreClockUpdate+0x46>
 800bdd4:	e03f      	b.n	800be56 <SystemCoreClockUpdate+0xbe>
	case 0x00: /* HSI used as system clock source */
		SystemCoreClock = HSI_VALUE;
 800bdd6:	4b2d      	ldr	r3, [pc, #180]	; (800be8c <SystemCoreClockUpdate+0xf4>)
 800bdd8:	4a2d      	ldr	r2, [pc, #180]	; (800be90 <SystemCoreClockUpdate+0xf8>)
 800bdda:	601a      	str	r2, [r3, #0]
		break;
 800bddc:	e03f      	b.n	800be5e <SystemCoreClockUpdate+0xc6>
	case 0x04: /* HSE used as system clock source */
		SystemCoreClock = HSE_VALUE;
 800bdde:	4b2d      	ldr	r3, [pc, #180]	; (800be94 <SystemCoreClockUpdate+0xfc>)
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	4a2a      	ldr	r2, [pc, #168]	; (800be8c <SystemCoreClockUpdate+0xf4>)
 800bde4:	6013      	str	r3, [r2, #0]
		break;
 800bde6:	e03a      	b.n	800be5e <SystemCoreClockUpdate+0xc6>
	case 0x08: /* PLL used as system clock source */

		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
		 SYSCLK = PLL_VCO / PLL_P
		 */
		pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800bde8:	4b27      	ldr	r3, [pc, #156]	; (800be88 <SystemCoreClockUpdate+0xf0>)
 800bdea:	685b      	ldr	r3, [r3, #4]
 800bdec:	0d9b      	lsrs	r3, r3, #22
 800bdee:	f003 0301 	and.w	r3, r3, #1
 800bdf2:	60bb      	str	r3, [r7, #8]
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bdf4:	4b24      	ldr	r3, [pc, #144]	; (800be88 <SystemCoreClockUpdate+0xf0>)
 800bdf6:	685b      	ldr	r3, [r3, #4]
 800bdf8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bdfc:	607b      	str	r3, [r7, #4]

		if (pllsource != 0) {
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d00d      	beq.n	800be20 <SystemCoreClockUpdate+0x88>
			/* HSE used as PLL clock source */
			pllvco = (HSE_VALUE / pllm)
 800be04:	4b23      	ldr	r3, [pc, #140]	; (800be94 <SystemCoreClockUpdate+0xfc>)
 800be06:	681a      	ldr	r2, [r3, #0]
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	fbb2 f3f3 	udiv	r3, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800be0e:	4a1e      	ldr	r2, [pc, #120]	; (800be88 <SystemCoreClockUpdate+0xf0>)
 800be10:	6852      	ldr	r2, [r2, #4]
 800be12:	0992      	lsrs	r2, r2, #6
 800be14:	f3c2 0208 	ubfx	r2, r2, #0, #9
			pllvco = (HSE_VALUE / pllm)
 800be18:	fb02 f303 	mul.w	r3, r2, r3
 800be1c:	617b      	str	r3, [r7, #20]
 800be1e:	e00b      	b.n	800be38 <SystemCoreClockUpdate+0xa0>
		} else {
			/* HSI used as PLL clock source */
			pllvco = (HSI_VALUE / pllm)
 800be20:	4a1b      	ldr	r2, [pc, #108]	; (800be90 <SystemCoreClockUpdate+0xf8>)
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	fbb2 f3f3 	udiv	r3, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800be28:	4a17      	ldr	r2, [pc, #92]	; (800be88 <SystemCoreClockUpdate+0xf0>)
 800be2a:	6852      	ldr	r2, [r2, #4]
 800be2c:	0992      	lsrs	r2, r2, #6
 800be2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
			pllvco = (HSI_VALUE / pllm)
 800be32:	fb02 f303 	mul.w	r3, r2, r3
 800be36:	617b      	str	r3, [r7, #20]
		}

		pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> 16) + 1) * 2;
 800be38:	4b13      	ldr	r3, [pc, #76]	; (800be88 <SystemCoreClockUpdate+0xf0>)
 800be3a:	685b      	ldr	r3, [r3, #4]
 800be3c:	0c1b      	lsrs	r3, r3, #16
 800be3e:	f003 0303 	and.w	r3, r3, #3
 800be42:	3301      	adds	r3, #1
 800be44:	005b      	lsls	r3, r3, #1
 800be46:	60fb      	str	r3, [r7, #12]
		SystemCoreClock = pllvco / pllp;
 800be48:	697a      	ldr	r2, [r7, #20]
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	fbb2 f3f3 	udiv	r3, r2, r3
 800be50:	4a0e      	ldr	r2, [pc, #56]	; (800be8c <SystemCoreClockUpdate+0xf4>)
 800be52:	6013      	str	r3, [r2, #0]
		break;
 800be54:	e003      	b.n	800be5e <SystemCoreClockUpdate+0xc6>
	default:
		SystemCoreClock = HSI_VALUE;
 800be56:	4b0d      	ldr	r3, [pc, #52]	; (800be8c <SystemCoreClockUpdate+0xf4>)
 800be58:	4a0d      	ldr	r2, [pc, #52]	; (800be90 <SystemCoreClockUpdate+0xf8>)
 800be5a:	601a      	str	r2, [r3, #0]
		break;
 800be5c:	bf00      	nop
	}
	/* Compute HCLK frequency --------------------------------------------------*/
	/* Get HCLK prescaler */
	tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800be5e:	4b0a      	ldr	r3, [pc, #40]	; (800be88 <SystemCoreClockUpdate+0xf0>)
 800be60:	689b      	ldr	r3, [r3, #8]
 800be62:	091b      	lsrs	r3, r3, #4
 800be64:	f003 030f 	and.w	r3, r3, #15
 800be68:	4a0b      	ldr	r2, [pc, #44]	; (800be98 <SystemCoreClockUpdate+0x100>)
 800be6a:	5cd3      	ldrb	r3, [r2, r3]
 800be6c:	b2db      	uxtb	r3, r3
 800be6e:	613b      	str	r3, [r7, #16]
	/* HCLK frequency */
	SystemCoreClock >>= tmp;
 800be70:	4b06      	ldr	r3, [pc, #24]	; (800be8c <SystemCoreClockUpdate+0xf4>)
 800be72:	681a      	ldr	r2, [r3, #0]
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	fa22 f303 	lsr.w	r3, r2, r3
 800be7a:	4a04      	ldr	r2, [pc, #16]	; (800be8c <SystemCoreClockUpdate+0xf4>)
 800be7c:	6013      	str	r3, [r2, #0]
}
 800be7e:	bf00      	nop
 800be80:	371c      	adds	r7, #28
 800be82:	46bd      	mov	sp, r7
 800be84:	bc80      	pop	{r7}
 800be86:	4770      	bx	lr
 800be88:	40023800 	.word	0x40023800
 800be8c:	2000009c 	.word	0x2000009c
 800be90:	00f42400 	.word	0x00f42400
 800be94:	20000098 	.word	0x20000098
 800be98:	200000a0 	.word	0x200000a0

0800be9c <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800be9c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800be9e:	e003      	b.n	800bea8 <LoopCopyDataInit>

0800bea0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800bea0:	4b0a      	ldr	r3, [pc, #40]	; (800becc <LoopFillZerobss+0x10>)
  ldr  r3, [r3, r1]
 800bea2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800bea4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800bea6:	3104      	adds	r1, #4

0800bea8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800bea8:	4809      	ldr	r0, [pc, #36]	; (800bed0 <LoopFillZerobss+0x14>)
  ldr  r3, =_edata
 800beaa:	4b0a      	ldr	r3, [pc, #40]	; (800bed4 <LoopFillZerobss+0x18>)
  adds  r2, r0, r1
 800beac:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800beae:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800beb0:	d3f6      	bcc.n	800bea0 <CopyDataInit>
  ldr  r2, =_sbss
 800beb2:	4a09      	ldr	r2, [pc, #36]	; (800bed8 <LoopFillZerobss+0x1c>)
  b  LoopFillZerobss
 800beb4:	e002      	b.n	800bebc <LoopFillZerobss>

0800beb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800beb6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800beb8:	f842 3b04 	str.w	r3, [r2], #4

0800bebc <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 800bebc:	4b07      	ldr	r3, [pc, #28]	; (800bedc <LoopFillZerobss+0x20>)
  cmp  r2, r3
 800bebe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800bec0:	d3f9      	bcc.n	800beb6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800bec2:	f7ff ff3b 	bl	800bd3c <SystemInit>
/* Call the application's entry point.*/
 	bl main
 800bec6:	f7f5 f8d7 	bl	8001078 <main>
  bx  lr
 800beca:	4770      	bx	lr
  ldr  r3, =_sidata
 800becc:	0800dd78 	.word	0x0800dd78
  ldr  r0, =_sdata
 800bed0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800bed4:	20000114 	.word	0x20000114
  ldr  r2, =_sbss
 800bed8:	20000114 	.word	0x20000114
  ldr  r3, = _ebss
 800bedc:	20009e4c 	.word	0x20009e4c

0800bee0 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800bee0:	e7fe      	b.n	800bee0 <ADC_IRQHandler>
	...

0800bee4 <__assert_func>:
 800bee4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bee6:	4614      	mov	r4, r2
 800bee8:	461a      	mov	r2, r3
 800beea:	4b09      	ldr	r3, [pc, #36]	; (800bf10 <__assert_func+0x2c>)
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	4605      	mov	r5, r0
 800bef0:	68d8      	ldr	r0, [r3, #12]
 800bef2:	b14c      	cbz	r4, 800bf08 <__assert_func+0x24>
 800bef4:	4b07      	ldr	r3, [pc, #28]	; (800bf14 <__assert_func+0x30>)
 800bef6:	9100      	str	r1, [sp, #0]
 800bef8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800befc:	4906      	ldr	r1, [pc, #24]	; (800bf18 <__assert_func+0x34>)
 800befe:	462b      	mov	r3, r5
 800bf00:	f000 f814 	bl	800bf2c <fiprintf>
 800bf04:	f000 fe46 	bl	800cb94 <abort>
 800bf08:	4b04      	ldr	r3, [pc, #16]	; (800bf1c <__assert_func+0x38>)
 800bf0a:	461c      	mov	r4, r3
 800bf0c:	e7f3      	b.n	800bef6 <__assert_func+0x12>
 800bf0e:	bf00      	nop
 800bf10:	200000b0 	.word	0x200000b0
 800bf14:	0800dc9c 	.word	0x0800dc9c
 800bf18:	0800dca9 	.word	0x0800dca9
 800bf1c:	0800dcd7 	.word	0x0800dcd7

0800bf20 <__errno>:
 800bf20:	4b01      	ldr	r3, [pc, #4]	; (800bf28 <__errno+0x8>)
 800bf22:	6818      	ldr	r0, [r3, #0]
 800bf24:	4770      	bx	lr
 800bf26:	bf00      	nop
 800bf28:	200000b0 	.word	0x200000b0

0800bf2c <fiprintf>:
 800bf2c:	b40e      	push	{r1, r2, r3}
 800bf2e:	b503      	push	{r0, r1, lr}
 800bf30:	4601      	mov	r1, r0
 800bf32:	ab03      	add	r3, sp, #12
 800bf34:	4805      	ldr	r0, [pc, #20]	; (800bf4c <fiprintf+0x20>)
 800bf36:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf3a:	6800      	ldr	r0, [r0, #0]
 800bf3c:	9301      	str	r3, [sp, #4]
 800bf3e:	f000 f91d 	bl	800c17c <_vfiprintf_r>
 800bf42:	b002      	add	sp, #8
 800bf44:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf48:	b003      	add	sp, #12
 800bf4a:	4770      	bx	lr
 800bf4c:	200000b0 	.word	0x200000b0

0800bf50 <malloc>:
 800bf50:	4b02      	ldr	r3, [pc, #8]	; (800bf5c <malloc+0xc>)
 800bf52:	4601      	mov	r1, r0
 800bf54:	6818      	ldr	r0, [r3, #0]
 800bf56:	f000 b875 	b.w	800c044 <_malloc_r>
 800bf5a:	bf00      	nop
 800bf5c:	200000b0 	.word	0x200000b0

0800bf60 <memset>:
 800bf60:	4402      	add	r2, r0
 800bf62:	4603      	mov	r3, r0
 800bf64:	4293      	cmp	r3, r2
 800bf66:	d100      	bne.n	800bf6a <memset+0xa>
 800bf68:	4770      	bx	lr
 800bf6a:	f803 1b01 	strb.w	r1, [r3], #1
 800bf6e:	e7f9      	b.n	800bf64 <memset+0x4>

0800bf70 <_free_r>:
 800bf70:	b538      	push	{r3, r4, r5, lr}
 800bf72:	4605      	mov	r5, r0
 800bf74:	2900      	cmp	r1, #0
 800bf76:	d041      	beq.n	800bffc <_free_r+0x8c>
 800bf78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf7c:	1f0c      	subs	r4, r1, #4
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	bfb8      	it	lt
 800bf82:	18e4      	addlt	r4, r4, r3
 800bf84:	f001 f852 	bl	800d02c <__malloc_lock>
 800bf88:	4a1d      	ldr	r2, [pc, #116]	; (800c000 <_free_r+0x90>)
 800bf8a:	6813      	ldr	r3, [r2, #0]
 800bf8c:	b933      	cbnz	r3, 800bf9c <_free_r+0x2c>
 800bf8e:	6063      	str	r3, [r4, #4]
 800bf90:	6014      	str	r4, [r2, #0]
 800bf92:	4628      	mov	r0, r5
 800bf94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf98:	f001 b84e 	b.w	800d038 <__malloc_unlock>
 800bf9c:	42a3      	cmp	r3, r4
 800bf9e:	d908      	bls.n	800bfb2 <_free_r+0x42>
 800bfa0:	6820      	ldr	r0, [r4, #0]
 800bfa2:	1821      	adds	r1, r4, r0
 800bfa4:	428b      	cmp	r3, r1
 800bfa6:	bf01      	itttt	eq
 800bfa8:	6819      	ldreq	r1, [r3, #0]
 800bfaa:	685b      	ldreq	r3, [r3, #4]
 800bfac:	1809      	addeq	r1, r1, r0
 800bfae:	6021      	streq	r1, [r4, #0]
 800bfb0:	e7ed      	b.n	800bf8e <_free_r+0x1e>
 800bfb2:	461a      	mov	r2, r3
 800bfb4:	685b      	ldr	r3, [r3, #4]
 800bfb6:	b10b      	cbz	r3, 800bfbc <_free_r+0x4c>
 800bfb8:	42a3      	cmp	r3, r4
 800bfba:	d9fa      	bls.n	800bfb2 <_free_r+0x42>
 800bfbc:	6811      	ldr	r1, [r2, #0]
 800bfbe:	1850      	adds	r0, r2, r1
 800bfc0:	42a0      	cmp	r0, r4
 800bfc2:	d10b      	bne.n	800bfdc <_free_r+0x6c>
 800bfc4:	6820      	ldr	r0, [r4, #0]
 800bfc6:	4401      	add	r1, r0
 800bfc8:	1850      	adds	r0, r2, r1
 800bfca:	4283      	cmp	r3, r0
 800bfcc:	6011      	str	r1, [r2, #0]
 800bfce:	d1e0      	bne.n	800bf92 <_free_r+0x22>
 800bfd0:	6818      	ldr	r0, [r3, #0]
 800bfd2:	685b      	ldr	r3, [r3, #4]
 800bfd4:	6053      	str	r3, [r2, #4]
 800bfd6:	4401      	add	r1, r0
 800bfd8:	6011      	str	r1, [r2, #0]
 800bfda:	e7da      	b.n	800bf92 <_free_r+0x22>
 800bfdc:	d902      	bls.n	800bfe4 <_free_r+0x74>
 800bfde:	230c      	movs	r3, #12
 800bfe0:	602b      	str	r3, [r5, #0]
 800bfe2:	e7d6      	b.n	800bf92 <_free_r+0x22>
 800bfe4:	6820      	ldr	r0, [r4, #0]
 800bfe6:	1821      	adds	r1, r4, r0
 800bfe8:	428b      	cmp	r3, r1
 800bfea:	bf04      	itt	eq
 800bfec:	6819      	ldreq	r1, [r3, #0]
 800bfee:	685b      	ldreq	r3, [r3, #4]
 800bff0:	6063      	str	r3, [r4, #4]
 800bff2:	bf04      	itt	eq
 800bff4:	1809      	addeq	r1, r1, r0
 800bff6:	6021      	streq	r1, [r4, #0]
 800bff8:	6054      	str	r4, [r2, #4]
 800bffa:	e7ca      	b.n	800bf92 <_free_r+0x22>
 800bffc:	bd38      	pop	{r3, r4, r5, pc}
 800bffe:	bf00      	nop
 800c000:	20009e3c 	.word	0x20009e3c

0800c004 <sbrk_aligned>:
 800c004:	b570      	push	{r4, r5, r6, lr}
 800c006:	4e0e      	ldr	r6, [pc, #56]	; (800c040 <sbrk_aligned+0x3c>)
 800c008:	460c      	mov	r4, r1
 800c00a:	6831      	ldr	r1, [r6, #0]
 800c00c:	4605      	mov	r5, r0
 800c00e:	b911      	cbnz	r1, 800c016 <sbrk_aligned+0x12>
 800c010:	f7f5 fd6c 	bl	8001aec <_sbrk_r>
 800c014:	6030      	str	r0, [r6, #0]
 800c016:	4621      	mov	r1, r4
 800c018:	4628      	mov	r0, r5
 800c01a:	f7f5 fd67 	bl	8001aec <_sbrk_r>
 800c01e:	1c43      	adds	r3, r0, #1
 800c020:	d00a      	beq.n	800c038 <sbrk_aligned+0x34>
 800c022:	1cc4      	adds	r4, r0, #3
 800c024:	f024 0403 	bic.w	r4, r4, #3
 800c028:	42a0      	cmp	r0, r4
 800c02a:	d007      	beq.n	800c03c <sbrk_aligned+0x38>
 800c02c:	1a21      	subs	r1, r4, r0
 800c02e:	4628      	mov	r0, r5
 800c030:	f7f5 fd5c 	bl	8001aec <_sbrk_r>
 800c034:	3001      	adds	r0, #1
 800c036:	d101      	bne.n	800c03c <sbrk_aligned+0x38>
 800c038:	f04f 34ff 	mov.w	r4, #4294967295
 800c03c:	4620      	mov	r0, r4
 800c03e:	bd70      	pop	{r4, r5, r6, pc}
 800c040:	20009e40 	.word	0x20009e40

0800c044 <_malloc_r>:
 800c044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c048:	1ccd      	adds	r5, r1, #3
 800c04a:	f025 0503 	bic.w	r5, r5, #3
 800c04e:	3508      	adds	r5, #8
 800c050:	2d0c      	cmp	r5, #12
 800c052:	bf38      	it	cc
 800c054:	250c      	movcc	r5, #12
 800c056:	2d00      	cmp	r5, #0
 800c058:	4607      	mov	r7, r0
 800c05a:	db01      	blt.n	800c060 <_malloc_r+0x1c>
 800c05c:	42a9      	cmp	r1, r5
 800c05e:	d905      	bls.n	800c06c <_malloc_r+0x28>
 800c060:	230c      	movs	r3, #12
 800c062:	603b      	str	r3, [r7, #0]
 800c064:	2600      	movs	r6, #0
 800c066:	4630      	mov	r0, r6
 800c068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c06c:	4e2e      	ldr	r6, [pc, #184]	; (800c128 <_malloc_r+0xe4>)
 800c06e:	f000 ffdd 	bl	800d02c <__malloc_lock>
 800c072:	6833      	ldr	r3, [r6, #0]
 800c074:	461c      	mov	r4, r3
 800c076:	bb34      	cbnz	r4, 800c0c6 <_malloc_r+0x82>
 800c078:	4629      	mov	r1, r5
 800c07a:	4638      	mov	r0, r7
 800c07c:	f7ff ffc2 	bl	800c004 <sbrk_aligned>
 800c080:	1c43      	adds	r3, r0, #1
 800c082:	4604      	mov	r4, r0
 800c084:	d14d      	bne.n	800c122 <_malloc_r+0xde>
 800c086:	6834      	ldr	r4, [r6, #0]
 800c088:	4626      	mov	r6, r4
 800c08a:	2e00      	cmp	r6, #0
 800c08c:	d140      	bne.n	800c110 <_malloc_r+0xcc>
 800c08e:	6823      	ldr	r3, [r4, #0]
 800c090:	4631      	mov	r1, r6
 800c092:	4638      	mov	r0, r7
 800c094:	eb04 0803 	add.w	r8, r4, r3
 800c098:	f7f5 fd28 	bl	8001aec <_sbrk_r>
 800c09c:	4580      	cmp	r8, r0
 800c09e:	d13a      	bne.n	800c116 <_malloc_r+0xd2>
 800c0a0:	6821      	ldr	r1, [r4, #0]
 800c0a2:	3503      	adds	r5, #3
 800c0a4:	1a6d      	subs	r5, r5, r1
 800c0a6:	f025 0503 	bic.w	r5, r5, #3
 800c0aa:	3508      	adds	r5, #8
 800c0ac:	2d0c      	cmp	r5, #12
 800c0ae:	bf38      	it	cc
 800c0b0:	250c      	movcc	r5, #12
 800c0b2:	4629      	mov	r1, r5
 800c0b4:	4638      	mov	r0, r7
 800c0b6:	f7ff ffa5 	bl	800c004 <sbrk_aligned>
 800c0ba:	3001      	adds	r0, #1
 800c0bc:	d02b      	beq.n	800c116 <_malloc_r+0xd2>
 800c0be:	6823      	ldr	r3, [r4, #0]
 800c0c0:	442b      	add	r3, r5
 800c0c2:	6023      	str	r3, [r4, #0]
 800c0c4:	e00e      	b.n	800c0e4 <_malloc_r+0xa0>
 800c0c6:	6822      	ldr	r2, [r4, #0]
 800c0c8:	1b52      	subs	r2, r2, r5
 800c0ca:	d41e      	bmi.n	800c10a <_malloc_r+0xc6>
 800c0cc:	2a0b      	cmp	r2, #11
 800c0ce:	d916      	bls.n	800c0fe <_malloc_r+0xba>
 800c0d0:	1961      	adds	r1, r4, r5
 800c0d2:	42a3      	cmp	r3, r4
 800c0d4:	6025      	str	r5, [r4, #0]
 800c0d6:	bf18      	it	ne
 800c0d8:	6059      	strne	r1, [r3, #4]
 800c0da:	6863      	ldr	r3, [r4, #4]
 800c0dc:	bf08      	it	eq
 800c0de:	6031      	streq	r1, [r6, #0]
 800c0e0:	5162      	str	r2, [r4, r5]
 800c0e2:	604b      	str	r3, [r1, #4]
 800c0e4:	4638      	mov	r0, r7
 800c0e6:	f104 060b 	add.w	r6, r4, #11
 800c0ea:	f000 ffa5 	bl	800d038 <__malloc_unlock>
 800c0ee:	f026 0607 	bic.w	r6, r6, #7
 800c0f2:	1d23      	adds	r3, r4, #4
 800c0f4:	1af2      	subs	r2, r6, r3
 800c0f6:	d0b6      	beq.n	800c066 <_malloc_r+0x22>
 800c0f8:	1b9b      	subs	r3, r3, r6
 800c0fa:	50a3      	str	r3, [r4, r2]
 800c0fc:	e7b3      	b.n	800c066 <_malloc_r+0x22>
 800c0fe:	6862      	ldr	r2, [r4, #4]
 800c100:	42a3      	cmp	r3, r4
 800c102:	bf0c      	ite	eq
 800c104:	6032      	streq	r2, [r6, #0]
 800c106:	605a      	strne	r2, [r3, #4]
 800c108:	e7ec      	b.n	800c0e4 <_malloc_r+0xa0>
 800c10a:	4623      	mov	r3, r4
 800c10c:	6864      	ldr	r4, [r4, #4]
 800c10e:	e7b2      	b.n	800c076 <_malloc_r+0x32>
 800c110:	4634      	mov	r4, r6
 800c112:	6876      	ldr	r6, [r6, #4]
 800c114:	e7b9      	b.n	800c08a <_malloc_r+0x46>
 800c116:	230c      	movs	r3, #12
 800c118:	603b      	str	r3, [r7, #0]
 800c11a:	4638      	mov	r0, r7
 800c11c:	f000 ff8c 	bl	800d038 <__malloc_unlock>
 800c120:	e7a1      	b.n	800c066 <_malloc_r+0x22>
 800c122:	6025      	str	r5, [r4, #0]
 800c124:	e7de      	b.n	800c0e4 <_malloc_r+0xa0>
 800c126:	bf00      	nop
 800c128:	20009e3c 	.word	0x20009e3c

0800c12c <__sfputc_r>:
 800c12c:	6893      	ldr	r3, [r2, #8]
 800c12e:	3b01      	subs	r3, #1
 800c130:	2b00      	cmp	r3, #0
 800c132:	b410      	push	{r4}
 800c134:	6093      	str	r3, [r2, #8]
 800c136:	da07      	bge.n	800c148 <__sfputc_r+0x1c>
 800c138:	6994      	ldr	r4, [r2, #24]
 800c13a:	42a3      	cmp	r3, r4
 800c13c:	db01      	blt.n	800c142 <__sfputc_r+0x16>
 800c13e:	290a      	cmp	r1, #10
 800c140:	d102      	bne.n	800c148 <__sfputc_r+0x1c>
 800c142:	bc10      	pop	{r4}
 800c144:	f000 bc66 	b.w	800ca14 <__swbuf_r>
 800c148:	6813      	ldr	r3, [r2, #0]
 800c14a:	1c58      	adds	r0, r3, #1
 800c14c:	6010      	str	r0, [r2, #0]
 800c14e:	7019      	strb	r1, [r3, #0]
 800c150:	4608      	mov	r0, r1
 800c152:	bc10      	pop	{r4}
 800c154:	4770      	bx	lr

0800c156 <__sfputs_r>:
 800c156:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c158:	4606      	mov	r6, r0
 800c15a:	460f      	mov	r7, r1
 800c15c:	4614      	mov	r4, r2
 800c15e:	18d5      	adds	r5, r2, r3
 800c160:	42ac      	cmp	r4, r5
 800c162:	d101      	bne.n	800c168 <__sfputs_r+0x12>
 800c164:	2000      	movs	r0, #0
 800c166:	e007      	b.n	800c178 <__sfputs_r+0x22>
 800c168:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c16c:	463a      	mov	r2, r7
 800c16e:	4630      	mov	r0, r6
 800c170:	f7ff ffdc 	bl	800c12c <__sfputc_r>
 800c174:	1c43      	adds	r3, r0, #1
 800c176:	d1f3      	bne.n	800c160 <__sfputs_r+0xa>
 800c178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c17c <_vfiprintf_r>:
 800c17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c180:	460d      	mov	r5, r1
 800c182:	b09d      	sub	sp, #116	; 0x74
 800c184:	4614      	mov	r4, r2
 800c186:	4698      	mov	r8, r3
 800c188:	4606      	mov	r6, r0
 800c18a:	b118      	cbz	r0, 800c194 <_vfiprintf_r+0x18>
 800c18c:	6983      	ldr	r3, [r0, #24]
 800c18e:	b90b      	cbnz	r3, 800c194 <_vfiprintf_r+0x18>
 800c190:	f000 fe1e 	bl	800cdd0 <__sinit>
 800c194:	4b89      	ldr	r3, [pc, #548]	; (800c3bc <_vfiprintf_r+0x240>)
 800c196:	429d      	cmp	r5, r3
 800c198:	d11b      	bne.n	800c1d2 <_vfiprintf_r+0x56>
 800c19a:	6875      	ldr	r5, [r6, #4]
 800c19c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c19e:	07d9      	lsls	r1, r3, #31
 800c1a0:	d405      	bmi.n	800c1ae <_vfiprintf_r+0x32>
 800c1a2:	89ab      	ldrh	r3, [r5, #12]
 800c1a4:	059a      	lsls	r2, r3, #22
 800c1a6:	d402      	bmi.n	800c1ae <_vfiprintf_r+0x32>
 800c1a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c1aa:	f000 feaf 	bl	800cf0c <__retarget_lock_acquire_recursive>
 800c1ae:	89ab      	ldrh	r3, [r5, #12]
 800c1b0:	071b      	lsls	r3, r3, #28
 800c1b2:	d501      	bpl.n	800c1b8 <_vfiprintf_r+0x3c>
 800c1b4:	692b      	ldr	r3, [r5, #16]
 800c1b6:	b9eb      	cbnz	r3, 800c1f4 <_vfiprintf_r+0x78>
 800c1b8:	4629      	mov	r1, r5
 800c1ba:	4630      	mov	r0, r6
 800c1bc:	f000 fc7c 	bl	800cab8 <__swsetup_r>
 800c1c0:	b1c0      	cbz	r0, 800c1f4 <_vfiprintf_r+0x78>
 800c1c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c1c4:	07dc      	lsls	r4, r3, #31
 800c1c6:	d50e      	bpl.n	800c1e6 <_vfiprintf_r+0x6a>
 800c1c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c1cc:	b01d      	add	sp, #116	; 0x74
 800c1ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1d2:	4b7b      	ldr	r3, [pc, #492]	; (800c3c0 <_vfiprintf_r+0x244>)
 800c1d4:	429d      	cmp	r5, r3
 800c1d6:	d101      	bne.n	800c1dc <_vfiprintf_r+0x60>
 800c1d8:	68b5      	ldr	r5, [r6, #8]
 800c1da:	e7df      	b.n	800c19c <_vfiprintf_r+0x20>
 800c1dc:	4b79      	ldr	r3, [pc, #484]	; (800c3c4 <_vfiprintf_r+0x248>)
 800c1de:	429d      	cmp	r5, r3
 800c1e0:	bf08      	it	eq
 800c1e2:	68f5      	ldreq	r5, [r6, #12]
 800c1e4:	e7da      	b.n	800c19c <_vfiprintf_r+0x20>
 800c1e6:	89ab      	ldrh	r3, [r5, #12]
 800c1e8:	0598      	lsls	r0, r3, #22
 800c1ea:	d4ed      	bmi.n	800c1c8 <_vfiprintf_r+0x4c>
 800c1ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c1ee:	f000 fe8e 	bl	800cf0e <__retarget_lock_release_recursive>
 800c1f2:	e7e9      	b.n	800c1c8 <_vfiprintf_r+0x4c>
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	9309      	str	r3, [sp, #36]	; 0x24
 800c1f8:	2320      	movs	r3, #32
 800c1fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c1fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800c202:	2330      	movs	r3, #48	; 0x30
 800c204:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c3c8 <_vfiprintf_r+0x24c>
 800c208:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c20c:	f04f 0901 	mov.w	r9, #1
 800c210:	4623      	mov	r3, r4
 800c212:	469a      	mov	sl, r3
 800c214:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c218:	b10a      	cbz	r2, 800c21e <_vfiprintf_r+0xa2>
 800c21a:	2a25      	cmp	r2, #37	; 0x25
 800c21c:	d1f9      	bne.n	800c212 <_vfiprintf_r+0x96>
 800c21e:	ebba 0b04 	subs.w	fp, sl, r4
 800c222:	d00b      	beq.n	800c23c <_vfiprintf_r+0xc0>
 800c224:	465b      	mov	r3, fp
 800c226:	4622      	mov	r2, r4
 800c228:	4629      	mov	r1, r5
 800c22a:	4630      	mov	r0, r6
 800c22c:	f7ff ff93 	bl	800c156 <__sfputs_r>
 800c230:	3001      	adds	r0, #1
 800c232:	f000 80aa 	beq.w	800c38a <_vfiprintf_r+0x20e>
 800c236:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c238:	445a      	add	r2, fp
 800c23a:	9209      	str	r2, [sp, #36]	; 0x24
 800c23c:	f89a 3000 	ldrb.w	r3, [sl]
 800c240:	2b00      	cmp	r3, #0
 800c242:	f000 80a2 	beq.w	800c38a <_vfiprintf_r+0x20e>
 800c246:	2300      	movs	r3, #0
 800c248:	f04f 32ff 	mov.w	r2, #4294967295
 800c24c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c250:	f10a 0a01 	add.w	sl, sl, #1
 800c254:	9304      	str	r3, [sp, #16]
 800c256:	9307      	str	r3, [sp, #28]
 800c258:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c25c:	931a      	str	r3, [sp, #104]	; 0x68
 800c25e:	4654      	mov	r4, sl
 800c260:	2205      	movs	r2, #5
 800c262:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c266:	4858      	ldr	r0, [pc, #352]	; (800c3c8 <_vfiprintf_r+0x24c>)
 800c268:	f7f3 ffb2 	bl	80001d0 <memchr>
 800c26c:	9a04      	ldr	r2, [sp, #16]
 800c26e:	b9d8      	cbnz	r0, 800c2a8 <_vfiprintf_r+0x12c>
 800c270:	06d1      	lsls	r1, r2, #27
 800c272:	bf44      	itt	mi
 800c274:	2320      	movmi	r3, #32
 800c276:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c27a:	0713      	lsls	r3, r2, #28
 800c27c:	bf44      	itt	mi
 800c27e:	232b      	movmi	r3, #43	; 0x2b
 800c280:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c284:	f89a 3000 	ldrb.w	r3, [sl]
 800c288:	2b2a      	cmp	r3, #42	; 0x2a
 800c28a:	d015      	beq.n	800c2b8 <_vfiprintf_r+0x13c>
 800c28c:	9a07      	ldr	r2, [sp, #28]
 800c28e:	4654      	mov	r4, sl
 800c290:	2000      	movs	r0, #0
 800c292:	f04f 0c0a 	mov.w	ip, #10
 800c296:	4621      	mov	r1, r4
 800c298:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c29c:	3b30      	subs	r3, #48	; 0x30
 800c29e:	2b09      	cmp	r3, #9
 800c2a0:	d94e      	bls.n	800c340 <_vfiprintf_r+0x1c4>
 800c2a2:	b1b0      	cbz	r0, 800c2d2 <_vfiprintf_r+0x156>
 800c2a4:	9207      	str	r2, [sp, #28]
 800c2a6:	e014      	b.n	800c2d2 <_vfiprintf_r+0x156>
 800c2a8:	eba0 0308 	sub.w	r3, r0, r8
 800c2ac:	fa09 f303 	lsl.w	r3, r9, r3
 800c2b0:	4313      	orrs	r3, r2
 800c2b2:	9304      	str	r3, [sp, #16]
 800c2b4:	46a2      	mov	sl, r4
 800c2b6:	e7d2      	b.n	800c25e <_vfiprintf_r+0xe2>
 800c2b8:	9b03      	ldr	r3, [sp, #12]
 800c2ba:	1d19      	adds	r1, r3, #4
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	9103      	str	r1, [sp, #12]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	bfbb      	ittet	lt
 800c2c4:	425b      	neglt	r3, r3
 800c2c6:	f042 0202 	orrlt.w	r2, r2, #2
 800c2ca:	9307      	strge	r3, [sp, #28]
 800c2cc:	9307      	strlt	r3, [sp, #28]
 800c2ce:	bfb8      	it	lt
 800c2d0:	9204      	strlt	r2, [sp, #16]
 800c2d2:	7823      	ldrb	r3, [r4, #0]
 800c2d4:	2b2e      	cmp	r3, #46	; 0x2e
 800c2d6:	d10c      	bne.n	800c2f2 <_vfiprintf_r+0x176>
 800c2d8:	7863      	ldrb	r3, [r4, #1]
 800c2da:	2b2a      	cmp	r3, #42	; 0x2a
 800c2dc:	d135      	bne.n	800c34a <_vfiprintf_r+0x1ce>
 800c2de:	9b03      	ldr	r3, [sp, #12]
 800c2e0:	1d1a      	adds	r2, r3, #4
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	9203      	str	r2, [sp, #12]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	bfb8      	it	lt
 800c2ea:	f04f 33ff 	movlt.w	r3, #4294967295
 800c2ee:	3402      	adds	r4, #2
 800c2f0:	9305      	str	r3, [sp, #20]
 800c2f2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800c3cc <_vfiprintf_r+0x250>
 800c2f6:	7821      	ldrb	r1, [r4, #0]
 800c2f8:	2203      	movs	r2, #3
 800c2fa:	4650      	mov	r0, sl
 800c2fc:	f7f3 ff68 	bl	80001d0 <memchr>
 800c300:	b140      	cbz	r0, 800c314 <_vfiprintf_r+0x198>
 800c302:	2340      	movs	r3, #64	; 0x40
 800c304:	eba0 000a 	sub.w	r0, r0, sl
 800c308:	fa03 f000 	lsl.w	r0, r3, r0
 800c30c:	9b04      	ldr	r3, [sp, #16]
 800c30e:	4303      	orrs	r3, r0
 800c310:	3401      	adds	r4, #1
 800c312:	9304      	str	r3, [sp, #16]
 800c314:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c318:	482d      	ldr	r0, [pc, #180]	; (800c3d0 <_vfiprintf_r+0x254>)
 800c31a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c31e:	2206      	movs	r2, #6
 800c320:	f7f3 ff56 	bl	80001d0 <memchr>
 800c324:	2800      	cmp	r0, #0
 800c326:	d03f      	beq.n	800c3a8 <_vfiprintf_r+0x22c>
 800c328:	4b2a      	ldr	r3, [pc, #168]	; (800c3d4 <_vfiprintf_r+0x258>)
 800c32a:	bb1b      	cbnz	r3, 800c374 <_vfiprintf_r+0x1f8>
 800c32c:	9b03      	ldr	r3, [sp, #12]
 800c32e:	3307      	adds	r3, #7
 800c330:	f023 0307 	bic.w	r3, r3, #7
 800c334:	3308      	adds	r3, #8
 800c336:	9303      	str	r3, [sp, #12]
 800c338:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c33a:	443b      	add	r3, r7
 800c33c:	9309      	str	r3, [sp, #36]	; 0x24
 800c33e:	e767      	b.n	800c210 <_vfiprintf_r+0x94>
 800c340:	fb0c 3202 	mla	r2, ip, r2, r3
 800c344:	460c      	mov	r4, r1
 800c346:	2001      	movs	r0, #1
 800c348:	e7a5      	b.n	800c296 <_vfiprintf_r+0x11a>
 800c34a:	2300      	movs	r3, #0
 800c34c:	3401      	adds	r4, #1
 800c34e:	9305      	str	r3, [sp, #20]
 800c350:	4619      	mov	r1, r3
 800c352:	f04f 0c0a 	mov.w	ip, #10
 800c356:	4620      	mov	r0, r4
 800c358:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c35c:	3a30      	subs	r2, #48	; 0x30
 800c35e:	2a09      	cmp	r2, #9
 800c360:	d903      	bls.n	800c36a <_vfiprintf_r+0x1ee>
 800c362:	2b00      	cmp	r3, #0
 800c364:	d0c5      	beq.n	800c2f2 <_vfiprintf_r+0x176>
 800c366:	9105      	str	r1, [sp, #20]
 800c368:	e7c3      	b.n	800c2f2 <_vfiprintf_r+0x176>
 800c36a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c36e:	4604      	mov	r4, r0
 800c370:	2301      	movs	r3, #1
 800c372:	e7f0      	b.n	800c356 <_vfiprintf_r+0x1da>
 800c374:	ab03      	add	r3, sp, #12
 800c376:	9300      	str	r3, [sp, #0]
 800c378:	462a      	mov	r2, r5
 800c37a:	4b17      	ldr	r3, [pc, #92]	; (800c3d8 <_vfiprintf_r+0x25c>)
 800c37c:	a904      	add	r1, sp, #16
 800c37e:	4630      	mov	r0, r6
 800c380:	f3af 8000 	nop.w
 800c384:	4607      	mov	r7, r0
 800c386:	1c78      	adds	r0, r7, #1
 800c388:	d1d6      	bne.n	800c338 <_vfiprintf_r+0x1bc>
 800c38a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c38c:	07d9      	lsls	r1, r3, #31
 800c38e:	d405      	bmi.n	800c39c <_vfiprintf_r+0x220>
 800c390:	89ab      	ldrh	r3, [r5, #12]
 800c392:	059a      	lsls	r2, r3, #22
 800c394:	d402      	bmi.n	800c39c <_vfiprintf_r+0x220>
 800c396:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c398:	f000 fdb9 	bl	800cf0e <__retarget_lock_release_recursive>
 800c39c:	89ab      	ldrh	r3, [r5, #12]
 800c39e:	065b      	lsls	r3, r3, #25
 800c3a0:	f53f af12 	bmi.w	800c1c8 <_vfiprintf_r+0x4c>
 800c3a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c3a6:	e711      	b.n	800c1cc <_vfiprintf_r+0x50>
 800c3a8:	ab03      	add	r3, sp, #12
 800c3aa:	9300      	str	r3, [sp, #0]
 800c3ac:	462a      	mov	r2, r5
 800c3ae:	4b0a      	ldr	r3, [pc, #40]	; (800c3d8 <_vfiprintf_r+0x25c>)
 800c3b0:	a904      	add	r1, sp, #16
 800c3b2:	4630      	mov	r0, r6
 800c3b4:	f000 f880 	bl	800c4b8 <_printf_i>
 800c3b8:	e7e4      	b.n	800c384 <_vfiprintf_r+0x208>
 800c3ba:	bf00      	nop
 800c3bc:	0800dd30 	.word	0x0800dd30
 800c3c0:	0800dd50 	.word	0x0800dd50
 800c3c4:	0800dd10 	.word	0x0800dd10
 800c3c8:	0800dcdc 	.word	0x0800dcdc
 800c3cc:	0800dce2 	.word	0x0800dce2
 800c3d0:	0800dce6 	.word	0x0800dce6
 800c3d4:	00000000 	.word	0x00000000
 800c3d8:	0800c157 	.word	0x0800c157

0800c3dc <_printf_common>:
 800c3dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3e0:	4616      	mov	r6, r2
 800c3e2:	4699      	mov	r9, r3
 800c3e4:	688a      	ldr	r2, [r1, #8]
 800c3e6:	690b      	ldr	r3, [r1, #16]
 800c3e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	bfb8      	it	lt
 800c3f0:	4613      	movlt	r3, r2
 800c3f2:	6033      	str	r3, [r6, #0]
 800c3f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c3f8:	4607      	mov	r7, r0
 800c3fa:	460c      	mov	r4, r1
 800c3fc:	b10a      	cbz	r2, 800c402 <_printf_common+0x26>
 800c3fe:	3301      	adds	r3, #1
 800c400:	6033      	str	r3, [r6, #0]
 800c402:	6823      	ldr	r3, [r4, #0]
 800c404:	0699      	lsls	r1, r3, #26
 800c406:	bf42      	ittt	mi
 800c408:	6833      	ldrmi	r3, [r6, #0]
 800c40a:	3302      	addmi	r3, #2
 800c40c:	6033      	strmi	r3, [r6, #0]
 800c40e:	6825      	ldr	r5, [r4, #0]
 800c410:	f015 0506 	ands.w	r5, r5, #6
 800c414:	d106      	bne.n	800c424 <_printf_common+0x48>
 800c416:	f104 0a19 	add.w	sl, r4, #25
 800c41a:	68e3      	ldr	r3, [r4, #12]
 800c41c:	6832      	ldr	r2, [r6, #0]
 800c41e:	1a9b      	subs	r3, r3, r2
 800c420:	42ab      	cmp	r3, r5
 800c422:	dc26      	bgt.n	800c472 <_printf_common+0x96>
 800c424:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c428:	1e13      	subs	r3, r2, #0
 800c42a:	6822      	ldr	r2, [r4, #0]
 800c42c:	bf18      	it	ne
 800c42e:	2301      	movne	r3, #1
 800c430:	0692      	lsls	r2, r2, #26
 800c432:	d42b      	bmi.n	800c48c <_printf_common+0xb0>
 800c434:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c438:	4649      	mov	r1, r9
 800c43a:	4638      	mov	r0, r7
 800c43c:	47c0      	blx	r8
 800c43e:	3001      	adds	r0, #1
 800c440:	d01e      	beq.n	800c480 <_printf_common+0xa4>
 800c442:	6823      	ldr	r3, [r4, #0]
 800c444:	68e5      	ldr	r5, [r4, #12]
 800c446:	6832      	ldr	r2, [r6, #0]
 800c448:	f003 0306 	and.w	r3, r3, #6
 800c44c:	2b04      	cmp	r3, #4
 800c44e:	bf08      	it	eq
 800c450:	1aad      	subeq	r5, r5, r2
 800c452:	68a3      	ldr	r3, [r4, #8]
 800c454:	6922      	ldr	r2, [r4, #16]
 800c456:	bf0c      	ite	eq
 800c458:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c45c:	2500      	movne	r5, #0
 800c45e:	4293      	cmp	r3, r2
 800c460:	bfc4      	itt	gt
 800c462:	1a9b      	subgt	r3, r3, r2
 800c464:	18ed      	addgt	r5, r5, r3
 800c466:	2600      	movs	r6, #0
 800c468:	341a      	adds	r4, #26
 800c46a:	42b5      	cmp	r5, r6
 800c46c:	d11a      	bne.n	800c4a4 <_printf_common+0xc8>
 800c46e:	2000      	movs	r0, #0
 800c470:	e008      	b.n	800c484 <_printf_common+0xa8>
 800c472:	2301      	movs	r3, #1
 800c474:	4652      	mov	r2, sl
 800c476:	4649      	mov	r1, r9
 800c478:	4638      	mov	r0, r7
 800c47a:	47c0      	blx	r8
 800c47c:	3001      	adds	r0, #1
 800c47e:	d103      	bne.n	800c488 <_printf_common+0xac>
 800c480:	f04f 30ff 	mov.w	r0, #4294967295
 800c484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c488:	3501      	adds	r5, #1
 800c48a:	e7c6      	b.n	800c41a <_printf_common+0x3e>
 800c48c:	18e1      	adds	r1, r4, r3
 800c48e:	1c5a      	adds	r2, r3, #1
 800c490:	2030      	movs	r0, #48	; 0x30
 800c492:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c496:	4422      	add	r2, r4
 800c498:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c49c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c4a0:	3302      	adds	r3, #2
 800c4a2:	e7c7      	b.n	800c434 <_printf_common+0x58>
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	4622      	mov	r2, r4
 800c4a8:	4649      	mov	r1, r9
 800c4aa:	4638      	mov	r0, r7
 800c4ac:	47c0      	blx	r8
 800c4ae:	3001      	adds	r0, #1
 800c4b0:	d0e6      	beq.n	800c480 <_printf_common+0xa4>
 800c4b2:	3601      	adds	r6, #1
 800c4b4:	e7d9      	b.n	800c46a <_printf_common+0x8e>
	...

0800c4b8 <_printf_i>:
 800c4b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c4bc:	7e0f      	ldrb	r7, [r1, #24]
 800c4be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c4c0:	2f78      	cmp	r7, #120	; 0x78
 800c4c2:	4691      	mov	r9, r2
 800c4c4:	4680      	mov	r8, r0
 800c4c6:	460c      	mov	r4, r1
 800c4c8:	469a      	mov	sl, r3
 800c4ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c4ce:	d807      	bhi.n	800c4e0 <_printf_i+0x28>
 800c4d0:	2f62      	cmp	r7, #98	; 0x62
 800c4d2:	d80a      	bhi.n	800c4ea <_printf_i+0x32>
 800c4d4:	2f00      	cmp	r7, #0
 800c4d6:	f000 80d8 	beq.w	800c68a <_printf_i+0x1d2>
 800c4da:	2f58      	cmp	r7, #88	; 0x58
 800c4dc:	f000 80a3 	beq.w	800c626 <_printf_i+0x16e>
 800c4e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c4e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c4e8:	e03a      	b.n	800c560 <_printf_i+0xa8>
 800c4ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c4ee:	2b15      	cmp	r3, #21
 800c4f0:	d8f6      	bhi.n	800c4e0 <_printf_i+0x28>
 800c4f2:	a101      	add	r1, pc, #4	; (adr r1, 800c4f8 <_printf_i+0x40>)
 800c4f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c4f8:	0800c551 	.word	0x0800c551
 800c4fc:	0800c565 	.word	0x0800c565
 800c500:	0800c4e1 	.word	0x0800c4e1
 800c504:	0800c4e1 	.word	0x0800c4e1
 800c508:	0800c4e1 	.word	0x0800c4e1
 800c50c:	0800c4e1 	.word	0x0800c4e1
 800c510:	0800c565 	.word	0x0800c565
 800c514:	0800c4e1 	.word	0x0800c4e1
 800c518:	0800c4e1 	.word	0x0800c4e1
 800c51c:	0800c4e1 	.word	0x0800c4e1
 800c520:	0800c4e1 	.word	0x0800c4e1
 800c524:	0800c671 	.word	0x0800c671
 800c528:	0800c595 	.word	0x0800c595
 800c52c:	0800c653 	.word	0x0800c653
 800c530:	0800c4e1 	.word	0x0800c4e1
 800c534:	0800c4e1 	.word	0x0800c4e1
 800c538:	0800c693 	.word	0x0800c693
 800c53c:	0800c4e1 	.word	0x0800c4e1
 800c540:	0800c595 	.word	0x0800c595
 800c544:	0800c4e1 	.word	0x0800c4e1
 800c548:	0800c4e1 	.word	0x0800c4e1
 800c54c:	0800c65b 	.word	0x0800c65b
 800c550:	682b      	ldr	r3, [r5, #0]
 800c552:	1d1a      	adds	r2, r3, #4
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	602a      	str	r2, [r5, #0]
 800c558:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c55c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c560:	2301      	movs	r3, #1
 800c562:	e0a3      	b.n	800c6ac <_printf_i+0x1f4>
 800c564:	6820      	ldr	r0, [r4, #0]
 800c566:	6829      	ldr	r1, [r5, #0]
 800c568:	0606      	lsls	r6, r0, #24
 800c56a:	f101 0304 	add.w	r3, r1, #4
 800c56e:	d50a      	bpl.n	800c586 <_printf_i+0xce>
 800c570:	680e      	ldr	r6, [r1, #0]
 800c572:	602b      	str	r3, [r5, #0]
 800c574:	2e00      	cmp	r6, #0
 800c576:	da03      	bge.n	800c580 <_printf_i+0xc8>
 800c578:	232d      	movs	r3, #45	; 0x2d
 800c57a:	4276      	negs	r6, r6
 800c57c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c580:	485e      	ldr	r0, [pc, #376]	; (800c6fc <_printf_i+0x244>)
 800c582:	230a      	movs	r3, #10
 800c584:	e019      	b.n	800c5ba <_printf_i+0x102>
 800c586:	680e      	ldr	r6, [r1, #0]
 800c588:	602b      	str	r3, [r5, #0]
 800c58a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c58e:	bf18      	it	ne
 800c590:	b236      	sxthne	r6, r6
 800c592:	e7ef      	b.n	800c574 <_printf_i+0xbc>
 800c594:	682b      	ldr	r3, [r5, #0]
 800c596:	6820      	ldr	r0, [r4, #0]
 800c598:	1d19      	adds	r1, r3, #4
 800c59a:	6029      	str	r1, [r5, #0]
 800c59c:	0601      	lsls	r1, r0, #24
 800c59e:	d501      	bpl.n	800c5a4 <_printf_i+0xec>
 800c5a0:	681e      	ldr	r6, [r3, #0]
 800c5a2:	e002      	b.n	800c5aa <_printf_i+0xf2>
 800c5a4:	0646      	lsls	r6, r0, #25
 800c5a6:	d5fb      	bpl.n	800c5a0 <_printf_i+0xe8>
 800c5a8:	881e      	ldrh	r6, [r3, #0]
 800c5aa:	4854      	ldr	r0, [pc, #336]	; (800c6fc <_printf_i+0x244>)
 800c5ac:	2f6f      	cmp	r7, #111	; 0x6f
 800c5ae:	bf0c      	ite	eq
 800c5b0:	2308      	moveq	r3, #8
 800c5b2:	230a      	movne	r3, #10
 800c5b4:	2100      	movs	r1, #0
 800c5b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c5ba:	6865      	ldr	r5, [r4, #4]
 800c5bc:	60a5      	str	r5, [r4, #8]
 800c5be:	2d00      	cmp	r5, #0
 800c5c0:	bfa2      	ittt	ge
 800c5c2:	6821      	ldrge	r1, [r4, #0]
 800c5c4:	f021 0104 	bicge.w	r1, r1, #4
 800c5c8:	6021      	strge	r1, [r4, #0]
 800c5ca:	b90e      	cbnz	r6, 800c5d0 <_printf_i+0x118>
 800c5cc:	2d00      	cmp	r5, #0
 800c5ce:	d04d      	beq.n	800c66c <_printf_i+0x1b4>
 800c5d0:	4615      	mov	r5, r2
 800c5d2:	fbb6 f1f3 	udiv	r1, r6, r3
 800c5d6:	fb03 6711 	mls	r7, r3, r1, r6
 800c5da:	5dc7      	ldrb	r7, [r0, r7]
 800c5dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c5e0:	4637      	mov	r7, r6
 800c5e2:	42bb      	cmp	r3, r7
 800c5e4:	460e      	mov	r6, r1
 800c5e6:	d9f4      	bls.n	800c5d2 <_printf_i+0x11a>
 800c5e8:	2b08      	cmp	r3, #8
 800c5ea:	d10b      	bne.n	800c604 <_printf_i+0x14c>
 800c5ec:	6823      	ldr	r3, [r4, #0]
 800c5ee:	07de      	lsls	r6, r3, #31
 800c5f0:	d508      	bpl.n	800c604 <_printf_i+0x14c>
 800c5f2:	6923      	ldr	r3, [r4, #16]
 800c5f4:	6861      	ldr	r1, [r4, #4]
 800c5f6:	4299      	cmp	r1, r3
 800c5f8:	bfde      	ittt	le
 800c5fa:	2330      	movle	r3, #48	; 0x30
 800c5fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c600:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c604:	1b52      	subs	r2, r2, r5
 800c606:	6122      	str	r2, [r4, #16]
 800c608:	f8cd a000 	str.w	sl, [sp]
 800c60c:	464b      	mov	r3, r9
 800c60e:	aa03      	add	r2, sp, #12
 800c610:	4621      	mov	r1, r4
 800c612:	4640      	mov	r0, r8
 800c614:	f7ff fee2 	bl	800c3dc <_printf_common>
 800c618:	3001      	adds	r0, #1
 800c61a:	d14c      	bne.n	800c6b6 <_printf_i+0x1fe>
 800c61c:	f04f 30ff 	mov.w	r0, #4294967295
 800c620:	b004      	add	sp, #16
 800c622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c626:	4835      	ldr	r0, [pc, #212]	; (800c6fc <_printf_i+0x244>)
 800c628:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c62c:	6829      	ldr	r1, [r5, #0]
 800c62e:	6823      	ldr	r3, [r4, #0]
 800c630:	f851 6b04 	ldr.w	r6, [r1], #4
 800c634:	6029      	str	r1, [r5, #0]
 800c636:	061d      	lsls	r5, r3, #24
 800c638:	d514      	bpl.n	800c664 <_printf_i+0x1ac>
 800c63a:	07df      	lsls	r7, r3, #31
 800c63c:	bf44      	itt	mi
 800c63e:	f043 0320 	orrmi.w	r3, r3, #32
 800c642:	6023      	strmi	r3, [r4, #0]
 800c644:	b91e      	cbnz	r6, 800c64e <_printf_i+0x196>
 800c646:	6823      	ldr	r3, [r4, #0]
 800c648:	f023 0320 	bic.w	r3, r3, #32
 800c64c:	6023      	str	r3, [r4, #0]
 800c64e:	2310      	movs	r3, #16
 800c650:	e7b0      	b.n	800c5b4 <_printf_i+0xfc>
 800c652:	6823      	ldr	r3, [r4, #0]
 800c654:	f043 0320 	orr.w	r3, r3, #32
 800c658:	6023      	str	r3, [r4, #0]
 800c65a:	2378      	movs	r3, #120	; 0x78
 800c65c:	4828      	ldr	r0, [pc, #160]	; (800c700 <_printf_i+0x248>)
 800c65e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c662:	e7e3      	b.n	800c62c <_printf_i+0x174>
 800c664:	0659      	lsls	r1, r3, #25
 800c666:	bf48      	it	mi
 800c668:	b2b6      	uxthmi	r6, r6
 800c66a:	e7e6      	b.n	800c63a <_printf_i+0x182>
 800c66c:	4615      	mov	r5, r2
 800c66e:	e7bb      	b.n	800c5e8 <_printf_i+0x130>
 800c670:	682b      	ldr	r3, [r5, #0]
 800c672:	6826      	ldr	r6, [r4, #0]
 800c674:	6961      	ldr	r1, [r4, #20]
 800c676:	1d18      	adds	r0, r3, #4
 800c678:	6028      	str	r0, [r5, #0]
 800c67a:	0635      	lsls	r5, r6, #24
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	d501      	bpl.n	800c684 <_printf_i+0x1cc>
 800c680:	6019      	str	r1, [r3, #0]
 800c682:	e002      	b.n	800c68a <_printf_i+0x1d2>
 800c684:	0670      	lsls	r0, r6, #25
 800c686:	d5fb      	bpl.n	800c680 <_printf_i+0x1c8>
 800c688:	8019      	strh	r1, [r3, #0]
 800c68a:	2300      	movs	r3, #0
 800c68c:	6123      	str	r3, [r4, #16]
 800c68e:	4615      	mov	r5, r2
 800c690:	e7ba      	b.n	800c608 <_printf_i+0x150>
 800c692:	682b      	ldr	r3, [r5, #0]
 800c694:	1d1a      	adds	r2, r3, #4
 800c696:	602a      	str	r2, [r5, #0]
 800c698:	681d      	ldr	r5, [r3, #0]
 800c69a:	6862      	ldr	r2, [r4, #4]
 800c69c:	2100      	movs	r1, #0
 800c69e:	4628      	mov	r0, r5
 800c6a0:	f7f3 fd96 	bl	80001d0 <memchr>
 800c6a4:	b108      	cbz	r0, 800c6aa <_printf_i+0x1f2>
 800c6a6:	1b40      	subs	r0, r0, r5
 800c6a8:	6060      	str	r0, [r4, #4]
 800c6aa:	6863      	ldr	r3, [r4, #4]
 800c6ac:	6123      	str	r3, [r4, #16]
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c6b4:	e7a8      	b.n	800c608 <_printf_i+0x150>
 800c6b6:	6923      	ldr	r3, [r4, #16]
 800c6b8:	462a      	mov	r2, r5
 800c6ba:	4649      	mov	r1, r9
 800c6bc:	4640      	mov	r0, r8
 800c6be:	47d0      	blx	sl
 800c6c0:	3001      	adds	r0, #1
 800c6c2:	d0ab      	beq.n	800c61c <_printf_i+0x164>
 800c6c4:	6823      	ldr	r3, [r4, #0]
 800c6c6:	079b      	lsls	r3, r3, #30
 800c6c8:	d413      	bmi.n	800c6f2 <_printf_i+0x23a>
 800c6ca:	68e0      	ldr	r0, [r4, #12]
 800c6cc:	9b03      	ldr	r3, [sp, #12]
 800c6ce:	4298      	cmp	r0, r3
 800c6d0:	bfb8      	it	lt
 800c6d2:	4618      	movlt	r0, r3
 800c6d4:	e7a4      	b.n	800c620 <_printf_i+0x168>
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	4632      	mov	r2, r6
 800c6da:	4649      	mov	r1, r9
 800c6dc:	4640      	mov	r0, r8
 800c6de:	47d0      	blx	sl
 800c6e0:	3001      	adds	r0, #1
 800c6e2:	d09b      	beq.n	800c61c <_printf_i+0x164>
 800c6e4:	3501      	adds	r5, #1
 800c6e6:	68e3      	ldr	r3, [r4, #12]
 800c6e8:	9903      	ldr	r1, [sp, #12]
 800c6ea:	1a5b      	subs	r3, r3, r1
 800c6ec:	42ab      	cmp	r3, r5
 800c6ee:	dcf2      	bgt.n	800c6d6 <_printf_i+0x21e>
 800c6f0:	e7eb      	b.n	800c6ca <_printf_i+0x212>
 800c6f2:	2500      	movs	r5, #0
 800c6f4:	f104 0619 	add.w	r6, r4, #25
 800c6f8:	e7f5      	b.n	800c6e6 <_printf_i+0x22e>
 800c6fa:	bf00      	nop
 800c6fc:	0800dced 	.word	0x0800dced
 800c700:	0800dcfe 	.word	0x0800dcfe

0800c704 <iprintf>:
 800c704:	b40f      	push	{r0, r1, r2, r3}
 800c706:	4b0a      	ldr	r3, [pc, #40]	; (800c730 <iprintf+0x2c>)
 800c708:	b513      	push	{r0, r1, r4, lr}
 800c70a:	681c      	ldr	r4, [r3, #0]
 800c70c:	b124      	cbz	r4, 800c718 <iprintf+0x14>
 800c70e:	69a3      	ldr	r3, [r4, #24]
 800c710:	b913      	cbnz	r3, 800c718 <iprintf+0x14>
 800c712:	4620      	mov	r0, r4
 800c714:	f000 fb5c 	bl	800cdd0 <__sinit>
 800c718:	ab05      	add	r3, sp, #20
 800c71a:	9a04      	ldr	r2, [sp, #16]
 800c71c:	68a1      	ldr	r1, [r4, #8]
 800c71e:	9301      	str	r3, [sp, #4]
 800c720:	4620      	mov	r0, r4
 800c722:	f7ff fd2b 	bl	800c17c <_vfiprintf_r>
 800c726:	b002      	add	sp, #8
 800c728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c72c:	b004      	add	sp, #16
 800c72e:	4770      	bx	lr
 800c730:	200000b0 	.word	0x200000b0

0800c734 <putchar>:
 800c734:	b538      	push	{r3, r4, r5, lr}
 800c736:	4b08      	ldr	r3, [pc, #32]	; (800c758 <putchar+0x24>)
 800c738:	681c      	ldr	r4, [r3, #0]
 800c73a:	4605      	mov	r5, r0
 800c73c:	b124      	cbz	r4, 800c748 <putchar+0x14>
 800c73e:	69a3      	ldr	r3, [r4, #24]
 800c740:	b913      	cbnz	r3, 800c748 <putchar+0x14>
 800c742:	4620      	mov	r0, r4
 800c744:	f000 fb44 	bl	800cdd0 <__sinit>
 800c748:	68a2      	ldr	r2, [r4, #8]
 800c74a:	4629      	mov	r1, r5
 800c74c:	4620      	mov	r0, r4
 800c74e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c752:	f000 be01 	b.w	800d358 <_putc_r>
 800c756:	bf00      	nop
 800c758:	200000b0 	.word	0x200000b0

0800c75c <_puts_r>:
 800c75c:	b570      	push	{r4, r5, r6, lr}
 800c75e:	460e      	mov	r6, r1
 800c760:	4605      	mov	r5, r0
 800c762:	b118      	cbz	r0, 800c76c <_puts_r+0x10>
 800c764:	6983      	ldr	r3, [r0, #24]
 800c766:	b90b      	cbnz	r3, 800c76c <_puts_r+0x10>
 800c768:	f000 fb32 	bl	800cdd0 <__sinit>
 800c76c:	69ab      	ldr	r3, [r5, #24]
 800c76e:	68ac      	ldr	r4, [r5, #8]
 800c770:	b913      	cbnz	r3, 800c778 <_puts_r+0x1c>
 800c772:	4628      	mov	r0, r5
 800c774:	f000 fb2c 	bl	800cdd0 <__sinit>
 800c778:	4b2c      	ldr	r3, [pc, #176]	; (800c82c <_puts_r+0xd0>)
 800c77a:	429c      	cmp	r4, r3
 800c77c:	d120      	bne.n	800c7c0 <_puts_r+0x64>
 800c77e:	686c      	ldr	r4, [r5, #4]
 800c780:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c782:	07db      	lsls	r3, r3, #31
 800c784:	d405      	bmi.n	800c792 <_puts_r+0x36>
 800c786:	89a3      	ldrh	r3, [r4, #12]
 800c788:	0598      	lsls	r0, r3, #22
 800c78a:	d402      	bmi.n	800c792 <_puts_r+0x36>
 800c78c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c78e:	f000 fbbd 	bl	800cf0c <__retarget_lock_acquire_recursive>
 800c792:	89a3      	ldrh	r3, [r4, #12]
 800c794:	0719      	lsls	r1, r3, #28
 800c796:	d51d      	bpl.n	800c7d4 <_puts_r+0x78>
 800c798:	6923      	ldr	r3, [r4, #16]
 800c79a:	b1db      	cbz	r3, 800c7d4 <_puts_r+0x78>
 800c79c:	3e01      	subs	r6, #1
 800c79e:	68a3      	ldr	r3, [r4, #8]
 800c7a0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c7a4:	3b01      	subs	r3, #1
 800c7a6:	60a3      	str	r3, [r4, #8]
 800c7a8:	bb39      	cbnz	r1, 800c7fa <_puts_r+0x9e>
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	da38      	bge.n	800c820 <_puts_r+0xc4>
 800c7ae:	4622      	mov	r2, r4
 800c7b0:	210a      	movs	r1, #10
 800c7b2:	4628      	mov	r0, r5
 800c7b4:	f000 f92e 	bl	800ca14 <__swbuf_r>
 800c7b8:	3001      	adds	r0, #1
 800c7ba:	d011      	beq.n	800c7e0 <_puts_r+0x84>
 800c7bc:	250a      	movs	r5, #10
 800c7be:	e011      	b.n	800c7e4 <_puts_r+0x88>
 800c7c0:	4b1b      	ldr	r3, [pc, #108]	; (800c830 <_puts_r+0xd4>)
 800c7c2:	429c      	cmp	r4, r3
 800c7c4:	d101      	bne.n	800c7ca <_puts_r+0x6e>
 800c7c6:	68ac      	ldr	r4, [r5, #8]
 800c7c8:	e7da      	b.n	800c780 <_puts_r+0x24>
 800c7ca:	4b1a      	ldr	r3, [pc, #104]	; (800c834 <_puts_r+0xd8>)
 800c7cc:	429c      	cmp	r4, r3
 800c7ce:	bf08      	it	eq
 800c7d0:	68ec      	ldreq	r4, [r5, #12]
 800c7d2:	e7d5      	b.n	800c780 <_puts_r+0x24>
 800c7d4:	4621      	mov	r1, r4
 800c7d6:	4628      	mov	r0, r5
 800c7d8:	f000 f96e 	bl	800cab8 <__swsetup_r>
 800c7dc:	2800      	cmp	r0, #0
 800c7de:	d0dd      	beq.n	800c79c <_puts_r+0x40>
 800c7e0:	f04f 35ff 	mov.w	r5, #4294967295
 800c7e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c7e6:	07da      	lsls	r2, r3, #31
 800c7e8:	d405      	bmi.n	800c7f6 <_puts_r+0x9a>
 800c7ea:	89a3      	ldrh	r3, [r4, #12]
 800c7ec:	059b      	lsls	r3, r3, #22
 800c7ee:	d402      	bmi.n	800c7f6 <_puts_r+0x9a>
 800c7f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7f2:	f000 fb8c 	bl	800cf0e <__retarget_lock_release_recursive>
 800c7f6:	4628      	mov	r0, r5
 800c7f8:	bd70      	pop	{r4, r5, r6, pc}
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	da04      	bge.n	800c808 <_puts_r+0xac>
 800c7fe:	69a2      	ldr	r2, [r4, #24]
 800c800:	429a      	cmp	r2, r3
 800c802:	dc06      	bgt.n	800c812 <_puts_r+0xb6>
 800c804:	290a      	cmp	r1, #10
 800c806:	d004      	beq.n	800c812 <_puts_r+0xb6>
 800c808:	6823      	ldr	r3, [r4, #0]
 800c80a:	1c5a      	adds	r2, r3, #1
 800c80c:	6022      	str	r2, [r4, #0]
 800c80e:	7019      	strb	r1, [r3, #0]
 800c810:	e7c5      	b.n	800c79e <_puts_r+0x42>
 800c812:	4622      	mov	r2, r4
 800c814:	4628      	mov	r0, r5
 800c816:	f000 f8fd 	bl	800ca14 <__swbuf_r>
 800c81a:	3001      	adds	r0, #1
 800c81c:	d1bf      	bne.n	800c79e <_puts_r+0x42>
 800c81e:	e7df      	b.n	800c7e0 <_puts_r+0x84>
 800c820:	6823      	ldr	r3, [r4, #0]
 800c822:	250a      	movs	r5, #10
 800c824:	1c5a      	adds	r2, r3, #1
 800c826:	6022      	str	r2, [r4, #0]
 800c828:	701d      	strb	r5, [r3, #0]
 800c82a:	e7db      	b.n	800c7e4 <_puts_r+0x88>
 800c82c:	0800dd30 	.word	0x0800dd30
 800c830:	0800dd50 	.word	0x0800dd50
 800c834:	0800dd10 	.word	0x0800dd10

0800c838 <puts>:
 800c838:	4b02      	ldr	r3, [pc, #8]	; (800c844 <puts+0xc>)
 800c83a:	4601      	mov	r1, r0
 800c83c:	6818      	ldr	r0, [r3, #0]
 800c83e:	f7ff bf8d 	b.w	800c75c <_puts_r>
 800c842:	bf00      	nop
 800c844:	200000b0 	.word	0x200000b0

0800c848 <setvbuf>:
 800c848:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c84c:	461d      	mov	r5, r3
 800c84e:	4b5d      	ldr	r3, [pc, #372]	; (800c9c4 <setvbuf+0x17c>)
 800c850:	681f      	ldr	r7, [r3, #0]
 800c852:	4604      	mov	r4, r0
 800c854:	460e      	mov	r6, r1
 800c856:	4690      	mov	r8, r2
 800c858:	b127      	cbz	r7, 800c864 <setvbuf+0x1c>
 800c85a:	69bb      	ldr	r3, [r7, #24]
 800c85c:	b913      	cbnz	r3, 800c864 <setvbuf+0x1c>
 800c85e:	4638      	mov	r0, r7
 800c860:	f000 fab6 	bl	800cdd0 <__sinit>
 800c864:	4b58      	ldr	r3, [pc, #352]	; (800c9c8 <setvbuf+0x180>)
 800c866:	429c      	cmp	r4, r3
 800c868:	d167      	bne.n	800c93a <setvbuf+0xf2>
 800c86a:	687c      	ldr	r4, [r7, #4]
 800c86c:	f1b8 0f02 	cmp.w	r8, #2
 800c870:	d006      	beq.n	800c880 <setvbuf+0x38>
 800c872:	f1b8 0f01 	cmp.w	r8, #1
 800c876:	f200 809f 	bhi.w	800c9b8 <setvbuf+0x170>
 800c87a:	2d00      	cmp	r5, #0
 800c87c:	f2c0 809c 	blt.w	800c9b8 <setvbuf+0x170>
 800c880:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c882:	07db      	lsls	r3, r3, #31
 800c884:	d405      	bmi.n	800c892 <setvbuf+0x4a>
 800c886:	89a3      	ldrh	r3, [r4, #12]
 800c888:	0598      	lsls	r0, r3, #22
 800c88a:	d402      	bmi.n	800c892 <setvbuf+0x4a>
 800c88c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c88e:	f000 fb3d 	bl	800cf0c <__retarget_lock_acquire_recursive>
 800c892:	4621      	mov	r1, r4
 800c894:	4638      	mov	r0, r7
 800c896:	f000 fa07 	bl	800cca8 <_fflush_r>
 800c89a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c89c:	b141      	cbz	r1, 800c8b0 <setvbuf+0x68>
 800c89e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c8a2:	4299      	cmp	r1, r3
 800c8a4:	d002      	beq.n	800c8ac <setvbuf+0x64>
 800c8a6:	4638      	mov	r0, r7
 800c8a8:	f7ff fb62 	bl	800bf70 <_free_r>
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	6363      	str	r3, [r4, #52]	; 0x34
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	61a3      	str	r3, [r4, #24]
 800c8b4:	6063      	str	r3, [r4, #4]
 800c8b6:	89a3      	ldrh	r3, [r4, #12]
 800c8b8:	0619      	lsls	r1, r3, #24
 800c8ba:	d503      	bpl.n	800c8c4 <setvbuf+0x7c>
 800c8bc:	6921      	ldr	r1, [r4, #16]
 800c8be:	4638      	mov	r0, r7
 800c8c0:	f7ff fb56 	bl	800bf70 <_free_r>
 800c8c4:	89a3      	ldrh	r3, [r4, #12]
 800c8c6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800c8ca:	f023 0303 	bic.w	r3, r3, #3
 800c8ce:	f1b8 0f02 	cmp.w	r8, #2
 800c8d2:	81a3      	strh	r3, [r4, #12]
 800c8d4:	d06c      	beq.n	800c9b0 <setvbuf+0x168>
 800c8d6:	ab01      	add	r3, sp, #4
 800c8d8:	466a      	mov	r2, sp
 800c8da:	4621      	mov	r1, r4
 800c8dc:	4638      	mov	r0, r7
 800c8de:	f000 fb17 	bl	800cf10 <__swhatbuf_r>
 800c8e2:	89a3      	ldrh	r3, [r4, #12]
 800c8e4:	4318      	orrs	r0, r3
 800c8e6:	81a0      	strh	r0, [r4, #12]
 800c8e8:	2d00      	cmp	r5, #0
 800c8ea:	d130      	bne.n	800c94e <setvbuf+0x106>
 800c8ec:	9d00      	ldr	r5, [sp, #0]
 800c8ee:	4628      	mov	r0, r5
 800c8f0:	f7ff fb2e 	bl	800bf50 <malloc>
 800c8f4:	4606      	mov	r6, r0
 800c8f6:	2800      	cmp	r0, #0
 800c8f8:	d155      	bne.n	800c9a6 <setvbuf+0x15e>
 800c8fa:	f8dd 9000 	ldr.w	r9, [sp]
 800c8fe:	45a9      	cmp	r9, r5
 800c900:	d14a      	bne.n	800c998 <setvbuf+0x150>
 800c902:	f04f 35ff 	mov.w	r5, #4294967295
 800c906:	2200      	movs	r2, #0
 800c908:	60a2      	str	r2, [r4, #8]
 800c90a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800c90e:	6022      	str	r2, [r4, #0]
 800c910:	6122      	str	r2, [r4, #16]
 800c912:	2201      	movs	r2, #1
 800c914:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c918:	6162      	str	r2, [r4, #20]
 800c91a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c91c:	f043 0302 	orr.w	r3, r3, #2
 800c920:	07d2      	lsls	r2, r2, #31
 800c922:	81a3      	strh	r3, [r4, #12]
 800c924:	d405      	bmi.n	800c932 <setvbuf+0xea>
 800c926:	f413 7f00 	tst.w	r3, #512	; 0x200
 800c92a:	d102      	bne.n	800c932 <setvbuf+0xea>
 800c92c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c92e:	f000 faee 	bl	800cf0e <__retarget_lock_release_recursive>
 800c932:	4628      	mov	r0, r5
 800c934:	b003      	add	sp, #12
 800c936:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c93a:	4b24      	ldr	r3, [pc, #144]	; (800c9cc <setvbuf+0x184>)
 800c93c:	429c      	cmp	r4, r3
 800c93e:	d101      	bne.n	800c944 <setvbuf+0xfc>
 800c940:	68bc      	ldr	r4, [r7, #8]
 800c942:	e793      	b.n	800c86c <setvbuf+0x24>
 800c944:	4b22      	ldr	r3, [pc, #136]	; (800c9d0 <setvbuf+0x188>)
 800c946:	429c      	cmp	r4, r3
 800c948:	bf08      	it	eq
 800c94a:	68fc      	ldreq	r4, [r7, #12]
 800c94c:	e78e      	b.n	800c86c <setvbuf+0x24>
 800c94e:	2e00      	cmp	r6, #0
 800c950:	d0cd      	beq.n	800c8ee <setvbuf+0xa6>
 800c952:	69bb      	ldr	r3, [r7, #24]
 800c954:	b913      	cbnz	r3, 800c95c <setvbuf+0x114>
 800c956:	4638      	mov	r0, r7
 800c958:	f000 fa3a 	bl	800cdd0 <__sinit>
 800c95c:	f1b8 0f01 	cmp.w	r8, #1
 800c960:	bf08      	it	eq
 800c962:	89a3      	ldrheq	r3, [r4, #12]
 800c964:	6026      	str	r6, [r4, #0]
 800c966:	bf04      	itt	eq
 800c968:	f043 0301 	orreq.w	r3, r3, #1
 800c96c:	81a3      	strheq	r3, [r4, #12]
 800c96e:	89a2      	ldrh	r2, [r4, #12]
 800c970:	f012 0308 	ands.w	r3, r2, #8
 800c974:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800c978:	d01c      	beq.n	800c9b4 <setvbuf+0x16c>
 800c97a:	07d3      	lsls	r3, r2, #31
 800c97c:	bf41      	itttt	mi
 800c97e:	2300      	movmi	r3, #0
 800c980:	426d      	negmi	r5, r5
 800c982:	60a3      	strmi	r3, [r4, #8]
 800c984:	61a5      	strmi	r5, [r4, #24]
 800c986:	bf58      	it	pl
 800c988:	60a5      	strpl	r5, [r4, #8]
 800c98a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c98c:	f015 0501 	ands.w	r5, r5, #1
 800c990:	d115      	bne.n	800c9be <setvbuf+0x176>
 800c992:	f412 7f00 	tst.w	r2, #512	; 0x200
 800c996:	e7c8      	b.n	800c92a <setvbuf+0xe2>
 800c998:	4648      	mov	r0, r9
 800c99a:	f7ff fad9 	bl	800bf50 <malloc>
 800c99e:	4606      	mov	r6, r0
 800c9a0:	2800      	cmp	r0, #0
 800c9a2:	d0ae      	beq.n	800c902 <setvbuf+0xba>
 800c9a4:	464d      	mov	r5, r9
 800c9a6:	89a3      	ldrh	r3, [r4, #12]
 800c9a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9ac:	81a3      	strh	r3, [r4, #12]
 800c9ae:	e7d0      	b.n	800c952 <setvbuf+0x10a>
 800c9b0:	2500      	movs	r5, #0
 800c9b2:	e7a8      	b.n	800c906 <setvbuf+0xbe>
 800c9b4:	60a3      	str	r3, [r4, #8]
 800c9b6:	e7e8      	b.n	800c98a <setvbuf+0x142>
 800c9b8:	f04f 35ff 	mov.w	r5, #4294967295
 800c9bc:	e7b9      	b.n	800c932 <setvbuf+0xea>
 800c9be:	2500      	movs	r5, #0
 800c9c0:	e7b7      	b.n	800c932 <setvbuf+0xea>
 800c9c2:	bf00      	nop
 800c9c4:	200000b0 	.word	0x200000b0
 800c9c8:	0800dd30 	.word	0x0800dd30
 800c9cc:	0800dd50 	.word	0x0800dd50
 800c9d0:	0800dd10 	.word	0x0800dd10

0800c9d4 <siprintf>:
 800c9d4:	b40e      	push	{r1, r2, r3}
 800c9d6:	b500      	push	{lr}
 800c9d8:	b09c      	sub	sp, #112	; 0x70
 800c9da:	ab1d      	add	r3, sp, #116	; 0x74
 800c9dc:	9002      	str	r0, [sp, #8]
 800c9de:	9006      	str	r0, [sp, #24]
 800c9e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c9e4:	4809      	ldr	r0, [pc, #36]	; (800ca0c <siprintf+0x38>)
 800c9e6:	9107      	str	r1, [sp, #28]
 800c9e8:	9104      	str	r1, [sp, #16]
 800c9ea:	4909      	ldr	r1, [pc, #36]	; (800ca10 <siprintf+0x3c>)
 800c9ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9f0:	9105      	str	r1, [sp, #20]
 800c9f2:	6800      	ldr	r0, [r0, #0]
 800c9f4:	9301      	str	r3, [sp, #4]
 800c9f6:	a902      	add	r1, sp, #8
 800c9f8:	f000 fbae 	bl	800d158 <_svfiprintf_r>
 800c9fc:	9b02      	ldr	r3, [sp, #8]
 800c9fe:	2200      	movs	r2, #0
 800ca00:	701a      	strb	r2, [r3, #0]
 800ca02:	b01c      	add	sp, #112	; 0x70
 800ca04:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca08:	b003      	add	sp, #12
 800ca0a:	4770      	bx	lr
 800ca0c:	200000b0 	.word	0x200000b0
 800ca10:	ffff0208 	.word	0xffff0208

0800ca14 <__swbuf_r>:
 800ca14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca16:	460e      	mov	r6, r1
 800ca18:	4614      	mov	r4, r2
 800ca1a:	4605      	mov	r5, r0
 800ca1c:	b118      	cbz	r0, 800ca26 <__swbuf_r+0x12>
 800ca1e:	6983      	ldr	r3, [r0, #24]
 800ca20:	b90b      	cbnz	r3, 800ca26 <__swbuf_r+0x12>
 800ca22:	f000 f9d5 	bl	800cdd0 <__sinit>
 800ca26:	4b21      	ldr	r3, [pc, #132]	; (800caac <__swbuf_r+0x98>)
 800ca28:	429c      	cmp	r4, r3
 800ca2a:	d12b      	bne.n	800ca84 <__swbuf_r+0x70>
 800ca2c:	686c      	ldr	r4, [r5, #4]
 800ca2e:	69a3      	ldr	r3, [r4, #24]
 800ca30:	60a3      	str	r3, [r4, #8]
 800ca32:	89a3      	ldrh	r3, [r4, #12]
 800ca34:	071a      	lsls	r2, r3, #28
 800ca36:	d52f      	bpl.n	800ca98 <__swbuf_r+0x84>
 800ca38:	6923      	ldr	r3, [r4, #16]
 800ca3a:	b36b      	cbz	r3, 800ca98 <__swbuf_r+0x84>
 800ca3c:	6923      	ldr	r3, [r4, #16]
 800ca3e:	6820      	ldr	r0, [r4, #0]
 800ca40:	1ac0      	subs	r0, r0, r3
 800ca42:	6963      	ldr	r3, [r4, #20]
 800ca44:	b2f6      	uxtb	r6, r6
 800ca46:	4283      	cmp	r3, r0
 800ca48:	4637      	mov	r7, r6
 800ca4a:	dc04      	bgt.n	800ca56 <__swbuf_r+0x42>
 800ca4c:	4621      	mov	r1, r4
 800ca4e:	4628      	mov	r0, r5
 800ca50:	f000 f92a 	bl	800cca8 <_fflush_r>
 800ca54:	bb30      	cbnz	r0, 800caa4 <__swbuf_r+0x90>
 800ca56:	68a3      	ldr	r3, [r4, #8]
 800ca58:	3b01      	subs	r3, #1
 800ca5a:	60a3      	str	r3, [r4, #8]
 800ca5c:	6823      	ldr	r3, [r4, #0]
 800ca5e:	1c5a      	adds	r2, r3, #1
 800ca60:	6022      	str	r2, [r4, #0]
 800ca62:	701e      	strb	r6, [r3, #0]
 800ca64:	6963      	ldr	r3, [r4, #20]
 800ca66:	3001      	adds	r0, #1
 800ca68:	4283      	cmp	r3, r0
 800ca6a:	d004      	beq.n	800ca76 <__swbuf_r+0x62>
 800ca6c:	89a3      	ldrh	r3, [r4, #12]
 800ca6e:	07db      	lsls	r3, r3, #31
 800ca70:	d506      	bpl.n	800ca80 <__swbuf_r+0x6c>
 800ca72:	2e0a      	cmp	r6, #10
 800ca74:	d104      	bne.n	800ca80 <__swbuf_r+0x6c>
 800ca76:	4621      	mov	r1, r4
 800ca78:	4628      	mov	r0, r5
 800ca7a:	f000 f915 	bl	800cca8 <_fflush_r>
 800ca7e:	b988      	cbnz	r0, 800caa4 <__swbuf_r+0x90>
 800ca80:	4638      	mov	r0, r7
 800ca82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca84:	4b0a      	ldr	r3, [pc, #40]	; (800cab0 <__swbuf_r+0x9c>)
 800ca86:	429c      	cmp	r4, r3
 800ca88:	d101      	bne.n	800ca8e <__swbuf_r+0x7a>
 800ca8a:	68ac      	ldr	r4, [r5, #8]
 800ca8c:	e7cf      	b.n	800ca2e <__swbuf_r+0x1a>
 800ca8e:	4b09      	ldr	r3, [pc, #36]	; (800cab4 <__swbuf_r+0xa0>)
 800ca90:	429c      	cmp	r4, r3
 800ca92:	bf08      	it	eq
 800ca94:	68ec      	ldreq	r4, [r5, #12]
 800ca96:	e7ca      	b.n	800ca2e <__swbuf_r+0x1a>
 800ca98:	4621      	mov	r1, r4
 800ca9a:	4628      	mov	r0, r5
 800ca9c:	f000 f80c 	bl	800cab8 <__swsetup_r>
 800caa0:	2800      	cmp	r0, #0
 800caa2:	d0cb      	beq.n	800ca3c <__swbuf_r+0x28>
 800caa4:	f04f 37ff 	mov.w	r7, #4294967295
 800caa8:	e7ea      	b.n	800ca80 <__swbuf_r+0x6c>
 800caaa:	bf00      	nop
 800caac:	0800dd30 	.word	0x0800dd30
 800cab0:	0800dd50 	.word	0x0800dd50
 800cab4:	0800dd10 	.word	0x0800dd10

0800cab8 <__swsetup_r>:
 800cab8:	4b32      	ldr	r3, [pc, #200]	; (800cb84 <__swsetup_r+0xcc>)
 800caba:	b570      	push	{r4, r5, r6, lr}
 800cabc:	681d      	ldr	r5, [r3, #0]
 800cabe:	4606      	mov	r6, r0
 800cac0:	460c      	mov	r4, r1
 800cac2:	b125      	cbz	r5, 800cace <__swsetup_r+0x16>
 800cac4:	69ab      	ldr	r3, [r5, #24]
 800cac6:	b913      	cbnz	r3, 800cace <__swsetup_r+0x16>
 800cac8:	4628      	mov	r0, r5
 800caca:	f000 f981 	bl	800cdd0 <__sinit>
 800cace:	4b2e      	ldr	r3, [pc, #184]	; (800cb88 <__swsetup_r+0xd0>)
 800cad0:	429c      	cmp	r4, r3
 800cad2:	d10f      	bne.n	800caf4 <__swsetup_r+0x3c>
 800cad4:	686c      	ldr	r4, [r5, #4]
 800cad6:	89a3      	ldrh	r3, [r4, #12]
 800cad8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cadc:	0719      	lsls	r1, r3, #28
 800cade:	d42c      	bmi.n	800cb3a <__swsetup_r+0x82>
 800cae0:	06dd      	lsls	r5, r3, #27
 800cae2:	d411      	bmi.n	800cb08 <__swsetup_r+0x50>
 800cae4:	2309      	movs	r3, #9
 800cae6:	6033      	str	r3, [r6, #0]
 800cae8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800caec:	81a3      	strh	r3, [r4, #12]
 800caee:	f04f 30ff 	mov.w	r0, #4294967295
 800caf2:	e03e      	b.n	800cb72 <__swsetup_r+0xba>
 800caf4:	4b25      	ldr	r3, [pc, #148]	; (800cb8c <__swsetup_r+0xd4>)
 800caf6:	429c      	cmp	r4, r3
 800caf8:	d101      	bne.n	800cafe <__swsetup_r+0x46>
 800cafa:	68ac      	ldr	r4, [r5, #8]
 800cafc:	e7eb      	b.n	800cad6 <__swsetup_r+0x1e>
 800cafe:	4b24      	ldr	r3, [pc, #144]	; (800cb90 <__swsetup_r+0xd8>)
 800cb00:	429c      	cmp	r4, r3
 800cb02:	bf08      	it	eq
 800cb04:	68ec      	ldreq	r4, [r5, #12]
 800cb06:	e7e6      	b.n	800cad6 <__swsetup_r+0x1e>
 800cb08:	0758      	lsls	r0, r3, #29
 800cb0a:	d512      	bpl.n	800cb32 <__swsetup_r+0x7a>
 800cb0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb0e:	b141      	cbz	r1, 800cb22 <__swsetup_r+0x6a>
 800cb10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cb14:	4299      	cmp	r1, r3
 800cb16:	d002      	beq.n	800cb1e <__swsetup_r+0x66>
 800cb18:	4630      	mov	r0, r6
 800cb1a:	f7ff fa29 	bl	800bf70 <_free_r>
 800cb1e:	2300      	movs	r3, #0
 800cb20:	6363      	str	r3, [r4, #52]	; 0x34
 800cb22:	89a3      	ldrh	r3, [r4, #12]
 800cb24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cb28:	81a3      	strh	r3, [r4, #12]
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	6063      	str	r3, [r4, #4]
 800cb2e:	6923      	ldr	r3, [r4, #16]
 800cb30:	6023      	str	r3, [r4, #0]
 800cb32:	89a3      	ldrh	r3, [r4, #12]
 800cb34:	f043 0308 	orr.w	r3, r3, #8
 800cb38:	81a3      	strh	r3, [r4, #12]
 800cb3a:	6923      	ldr	r3, [r4, #16]
 800cb3c:	b94b      	cbnz	r3, 800cb52 <__swsetup_r+0x9a>
 800cb3e:	89a3      	ldrh	r3, [r4, #12]
 800cb40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cb44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb48:	d003      	beq.n	800cb52 <__swsetup_r+0x9a>
 800cb4a:	4621      	mov	r1, r4
 800cb4c:	4630      	mov	r0, r6
 800cb4e:	f000 fa05 	bl	800cf5c <__smakebuf_r>
 800cb52:	89a0      	ldrh	r0, [r4, #12]
 800cb54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cb58:	f010 0301 	ands.w	r3, r0, #1
 800cb5c:	d00a      	beq.n	800cb74 <__swsetup_r+0xbc>
 800cb5e:	2300      	movs	r3, #0
 800cb60:	60a3      	str	r3, [r4, #8]
 800cb62:	6963      	ldr	r3, [r4, #20]
 800cb64:	425b      	negs	r3, r3
 800cb66:	61a3      	str	r3, [r4, #24]
 800cb68:	6923      	ldr	r3, [r4, #16]
 800cb6a:	b943      	cbnz	r3, 800cb7e <__swsetup_r+0xc6>
 800cb6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cb70:	d1ba      	bne.n	800cae8 <__swsetup_r+0x30>
 800cb72:	bd70      	pop	{r4, r5, r6, pc}
 800cb74:	0781      	lsls	r1, r0, #30
 800cb76:	bf58      	it	pl
 800cb78:	6963      	ldrpl	r3, [r4, #20]
 800cb7a:	60a3      	str	r3, [r4, #8]
 800cb7c:	e7f4      	b.n	800cb68 <__swsetup_r+0xb0>
 800cb7e:	2000      	movs	r0, #0
 800cb80:	e7f7      	b.n	800cb72 <__swsetup_r+0xba>
 800cb82:	bf00      	nop
 800cb84:	200000b0 	.word	0x200000b0
 800cb88:	0800dd30 	.word	0x0800dd30
 800cb8c:	0800dd50 	.word	0x0800dd50
 800cb90:	0800dd10 	.word	0x0800dd10

0800cb94 <abort>:
 800cb94:	b508      	push	{r3, lr}
 800cb96:	2006      	movs	r0, #6
 800cb98:	f000 fc4e 	bl	800d438 <raise>
 800cb9c:	2001      	movs	r0, #1
 800cb9e:	f7f4 ff07 	bl	80019b0 <_exit>
	...

0800cba4 <__sflush_r>:
 800cba4:	898a      	ldrh	r2, [r1, #12]
 800cba6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cba8:	4605      	mov	r5, r0
 800cbaa:	0710      	lsls	r0, r2, #28
 800cbac:	460c      	mov	r4, r1
 800cbae:	d457      	bmi.n	800cc60 <__sflush_r+0xbc>
 800cbb0:	684b      	ldr	r3, [r1, #4]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	dc04      	bgt.n	800cbc0 <__sflush_r+0x1c>
 800cbb6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	dc01      	bgt.n	800cbc0 <__sflush_r+0x1c>
 800cbbc:	2000      	movs	r0, #0
 800cbbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cbc2:	2e00      	cmp	r6, #0
 800cbc4:	d0fa      	beq.n	800cbbc <__sflush_r+0x18>
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cbcc:	682f      	ldr	r7, [r5, #0]
 800cbce:	602b      	str	r3, [r5, #0]
 800cbd0:	d032      	beq.n	800cc38 <__sflush_r+0x94>
 800cbd2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cbd4:	89a3      	ldrh	r3, [r4, #12]
 800cbd6:	075a      	lsls	r2, r3, #29
 800cbd8:	d505      	bpl.n	800cbe6 <__sflush_r+0x42>
 800cbda:	6863      	ldr	r3, [r4, #4]
 800cbdc:	1ac0      	subs	r0, r0, r3
 800cbde:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cbe0:	b10b      	cbz	r3, 800cbe6 <__sflush_r+0x42>
 800cbe2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cbe4:	1ac0      	subs	r0, r0, r3
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	4602      	mov	r2, r0
 800cbea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cbec:	6a21      	ldr	r1, [r4, #32]
 800cbee:	4628      	mov	r0, r5
 800cbf0:	47b0      	blx	r6
 800cbf2:	1c43      	adds	r3, r0, #1
 800cbf4:	89a3      	ldrh	r3, [r4, #12]
 800cbf6:	d106      	bne.n	800cc06 <__sflush_r+0x62>
 800cbf8:	6829      	ldr	r1, [r5, #0]
 800cbfa:	291d      	cmp	r1, #29
 800cbfc:	d82c      	bhi.n	800cc58 <__sflush_r+0xb4>
 800cbfe:	4a29      	ldr	r2, [pc, #164]	; (800cca4 <__sflush_r+0x100>)
 800cc00:	40ca      	lsrs	r2, r1
 800cc02:	07d6      	lsls	r6, r2, #31
 800cc04:	d528      	bpl.n	800cc58 <__sflush_r+0xb4>
 800cc06:	2200      	movs	r2, #0
 800cc08:	6062      	str	r2, [r4, #4]
 800cc0a:	04d9      	lsls	r1, r3, #19
 800cc0c:	6922      	ldr	r2, [r4, #16]
 800cc0e:	6022      	str	r2, [r4, #0]
 800cc10:	d504      	bpl.n	800cc1c <__sflush_r+0x78>
 800cc12:	1c42      	adds	r2, r0, #1
 800cc14:	d101      	bne.n	800cc1a <__sflush_r+0x76>
 800cc16:	682b      	ldr	r3, [r5, #0]
 800cc18:	b903      	cbnz	r3, 800cc1c <__sflush_r+0x78>
 800cc1a:	6560      	str	r0, [r4, #84]	; 0x54
 800cc1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cc1e:	602f      	str	r7, [r5, #0]
 800cc20:	2900      	cmp	r1, #0
 800cc22:	d0cb      	beq.n	800cbbc <__sflush_r+0x18>
 800cc24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cc28:	4299      	cmp	r1, r3
 800cc2a:	d002      	beq.n	800cc32 <__sflush_r+0x8e>
 800cc2c:	4628      	mov	r0, r5
 800cc2e:	f7ff f99f 	bl	800bf70 <_free_r>
 800cc32:	2000      	movs	r0, #0
 800cc34:	6360      	str	r0, [r4, #52]	; 0x34
 800cc36:	e7c2      	b.n	800cbbe <__sflush_r+0x1a>
 800cc38:	6a21      	ldr	r1, [r4, #32]
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	4628      	mov	r0, r5
 800cc3e:	47b0      	blx	r6
 800cc40:	1c41      	adds	r1, r0, #1
 800cc42:	d1c7      	bne.n	800cbd4 <__sflush_r+0x30>
 800cc44:	682b      	ldr	r3, [r5, #0]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d0c4      	beq.n	800cbd4 <__sflush_r+0x30>
 800cc4a:	2b1d      	cmp	r3, #29
 800cc4c:	d001      	beq.n	800cc52 <__sflush_r+0xae>
 800cc4e:	2b16      	cmp	r3, #22
 800cc50:	d101      	bne.n	800cc56 <__sflush_r+0xb2>
 800cc52:	602f      	str	r7, [r5, #0]
 800cc54:	e7b2      	b.n	800cbbc <__sflush_r+0x18>
 800cc56:	89a3      	ldrh	r3, [r4, #12]
 800cc58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc5c:	81a3      	strh	r3, [r4, #12]
 800cc5e:	e7ae      	b.n	800cbbe <__sflush_r+0x1a>
 800cc60:	690f      	ldr	r7, [r1, #16]
 800cc62:	2f00      	cmp	r7, #0
 800cc64:	d0aa      	beq.n	800cbbc <__sflush_r+0x18>
 800cc66:	0793      	lsls	r3, r2, #30
 800cc68:	680e      	ldr	r6, [r1, #0]
 800cc6a:	bf08      	it	eq
 800cc6c:	694b      	ldreq	r3, [r1, #20]
 800cc6e:	600f      	str	r7, [r1, #0]
 800cc70:	bf18      	it	ne
 800cc72:	2300      	movne	r3, #0
 800cc74:	1bf6      	subs	r6, r6, r7
 800cc76:	608b      	str	r3, [r1, #8]
 800cc78:	2e00      	cmp	r6, #0
 800cc7a:	dd9f      	ble.n	800cbbc <__sflush_r+0x18>
 800cc7c:	6a21      	ldr	r1, [r4, #32]
 800cc7e:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800cc82:	4633      	mov	r3, r6
 800cc84:	463a      	mov	r2, r7
 800cc86:	4628      	mov	r0, r5
 800cc88:	47e0      	blx	ip
 800cc8a:	2800      	cmp	r0, #0
 800cc8c:	dc06      	bgt.n	800cc9c <__sflush_r+0xf8>
 800cc8e:	89a3      	ldrh	r3, [r4, #12]
 800cc90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc94:	81a3      	strh	r3, [r4, #12]
 800cc96:	f04f 30ff 	mov.w	r0, #4294967295
 800cc9a:	e790      	b.n	800cbbe <__sflush_r+0x1a>
 800cc9c:	4407      	add	r7, r0
 800cc9e:	1a36      	subs	r6, r6, r0
 800cca0:	e7ea      	b.n	800cc78 <__sflush_r+0xd4>
 800cca2:	bf00      	nop
 800cca4:	20400001 	.word	0x20400001

0800cca8 <_fflush_r>:
 800cca8:	b538      	push	{r3, r4, r5, lr}
 800ccaa:	690b      	ldr	r3, [r1, #16]
 800ccac:	4605      	mov	r5, r0
 800ccae:	460c      	mov	r4, r1
 800ccb0:	b913      	cbnz	r3, 800ccb8 <_fflush_r+0x10>
 800ccb2:	2500      	movs	r5, #0
 800ccb4:	4628      	mov	r0, r5
 800ccb6:	bd38      	pop	{r3, r4, r5, pc}
 800ccb8:	b118      	cbz	r0, 800ccc2 <_fflush_r+0x1a>
 800ccba:	6983      	ldr	r3, [r0, #24]
 800ccbc:	b90b      	cbnz	r3, 800ccc2 <_fflush_r+0x1a>
 800ccbe:	f000 f887 	bl	800cdd0 <__sinit>
 800ccc2:	4b14      	ldr	r3, [pc, #80]	; (800cd14 <_fflush_r+0x6c>)
 800ccc4:	429c      	cmp	r4, r3
 800ccc6:	d11b      	bne.n	800cd00 <_fflush_r+0x58>
 800ccc8:	686c      	ldr	r4, [r5, #4]
 800ccca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d0ef      	beq.n	800ccb2 <_fflush_r+0xa>
 800ccd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ccd4:	07d0      	lsls	r0, r2, #31
 800ccd6:	d404      	bmi.n	800cce2 <_fflush_r+0x3a>
 800ccd8:	0599      	lsls	r1, r3, #22
 800ccda:	d402      	bmi.n	800cce2 <_fflush_r+0x3a>
 800ccdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ccde:	f000 f915 	bl	800cf0c <__retarget_lock_acquire_recursive>
 800cce2:	4628      	mov	r0, r5
 800cce4:	4621      	mov	r1, r4
 800cce6:	f7ff ff5d 	bl	800cba4 <__sflush_r>
 800ccea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ccec:	07da      	lsls	r2, r3, #31
 800ccee:	4605      	mov	r5, r0
 800ccf0:	d4e0      	bmi.n	800ccb4 <_fflush_r+0xc>
 800ccf2:	89a3      	ldrh	r3, [r4, #12]
 800ccf4:	059b      	lsls	r3, r3, #22
 800ccf6:	d4dd      	bmi.n	800ccb4 <_fflush_r+0xc>
 800ccf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ccfa:	f000 f908 	bl	800cf0e <__retarget_lock_release_recursive>
 800ccfe:	e7d9      	b.n	800ccb4 <_fflush_r+0xc>
 800cd00:	4b05      	ldr	r3, [pc, #20]	; (800cd18 <_fflush_r+0x70>)
 800cd02:	429c      	cmp	r4, r3
 800cd04:	d101      	bne.n	800cd0a <_fflush_r+0x62>
 800cd06:	68ac      	ldr	r4, [r5, #8]
 800cd08:	e7df      	b.n	800ccca <_fflush_r+0x22>
 800cd0a:	4b04      	ldr	r3, [pc, #16]	; (800cd1c <_fflush_r+0x74>)
 800cd0c:	429c      	cmp	r4, r3
 800cd0e:	bf08      	it	eq
 800cd10:	68ec      	ldreq	r4, [r5, #12]
 800cd12:	e7da      	b.n	800ccca <_fflush_r+0x22>
 800cd14:	0800dd30 	.word	0x0800dd30
 800cd18:	0800dd50 	.word	0x0800dd50
 800cd1c:	0800dd10 	.word	0x0800dd10

0800cd20 <std>:
 800cd20:	2300      	movs	r3, #0
 800cd22:	b510      	push	{r4, lr}
 800cd24:	4604      	mov	r4, r0
 800cd26:	e9c0 3300 	strd	r3, r3, [r0]
 800cd2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cd2e:	6083      	str	r3, [r0, #8]
 800cd30:	8181      	strh	r1, [r0, #12]
 800cd32:	6643      	str	r3, [r0, #100]	; 0x64
 800cd34:	81c2      	strh	r2, [r0, #14]
 800cd36:	6183      	str	r3, [r0, #24]
 800cd38:	4619      	mov	r1, r3
 800cd3a:	2208      	movs	r2, #8
 800cd3c:	305c      	adds	r0, #92	; 0x5c
 800cd3e:	f7ff f90f 	bl	800bf60 <memset>
 800cd42:	4b05      	ldr	r3, [pc, #20]	; (800cd58 <std+0x38>)
 800cd44:	6263      	str	r3, [r4, #36]	; 0x24
 800cd46:	4b05      	ldr	r3, [pc, #20]	; (800cd5c <std+0x3c>)
 800cd48:	62a3      	str	r3, [r4, #40]	; 0x28
 800cd4a:	4b05      	ldr	r3, [pc, #20]	; (800cd60 <std+0x40>)
 800cd4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cd4e:	4b05      	ldr	r3, [pc, #20]	; (800cd64 <std+0x44>)
 800cd50:	6224      	str	r4, [r4, #32]
 800cd52:	6323      	str	r3, [r4, #48]	; 0x30
 800cd54:	bd10      	pop	{r4, pc}
 800cd56:	bf00      	nop
 800cd58:	0800d471 	.word	0x0800d471
 800cd5c:	0800d493 	.word	0x0800d493
 800cd60:	0800d4cb 	.word	0x0800d4cb
 800cd64:	0800d4ef 	.word	0x0800d4ef

0800cd68 <_cleanup_r>:
 800cd68:	4901      	ldr	r1, [pc, #4]	; (800cd70 <_cleanup_r+0x8>)
 800cd6a:	f000 b8af 	b.w	800cecc <_fwalk_reent>
 800cd6e:	bf00      	nop
 800cd70:	0800cca9 	.word	0x0800cca9

0800cd74 <__sfmoreglue>:
 800cd74:	b570      	push	{r4, r5, r6, lr}
 800cd76:	2268      	movs	r2, #104	; 0x68
 800cd78:	1e4d      	subs	r5, r1, #1
 800cd7a:	4355      	muls	r5, r2
 800cd7c:	460e      	mov	r6, r1
 800cd7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cd82:	f7ff f95f 	bl	800c044 <_malloc_r>
 800cd86:	4604      	mov	r4, r0
 800cd88:	b140      	cbz	r0, 800cd9c <__sfmoreglue+0x28>
 800cd8a:	2100      	movs	r1, #0
 800cd8c:	e9c0 1600 	strd	r1, r6, [r0]
 800cd90:	300c      	adds	r0, #12
 800cd92:	60a0      	str	r0, [r4, #8]
 800cd94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cd98:	f7ff f8e2 	bl	800bf60 <memset>
 800cd9c:	4620      	mov	r0, r4
 800cd9e:	bd70      	pop	{r4, r5, r6, pc}

0800cda0 <__sfp_lock_acquire>:
 800cda0:	4801      	ldr	r0, [pc, #4]	; (800cda8 <__sfp_lock_acquire+0x8>)
 800cda2:	f000 b8b3 	b.w	800cf0c <__retarget_lock_acquire_recursive>
 800cda6:	bf00      	nop
 800cda8:	20009e45 	.word	0x20009e45

0800cdac <__sfp_lock_release>:
 800cdac:	4801      	ldr	r0, [pc, #4]	; (800cdb4 <__sfp_lock_release+0x8>)
 800cdae:	f000 b8ae 	b.w	800cf0e <__retarget_lock_release_recursive>
 800cdb2:	bf00      	nop
 800cdb4:	20009e45 	.word	0x20009e45

0800cdb8 <__sinit_lock_acquire>:
 800cdb8:	4801      	ldr	r0, [pc, #4]	; (800cdc0 <__sinit_lock_acquire+0x8>)
 800cdba:	f000 b8a7 	b.w	800cf0c <__retarget_lock_acquire_recursive>
 800cdbe:	bf00      	nop
 800cdc0:	20009e46 	.word	0x20009e46

0800cdc4 <__sinit_lock_release>:
 800cdc4:	4801      	ldr	r0, [pc, #4]	; (800cdcc <__sinit_lock_release+0x8>)
 800cdc6:	f000 b8a2 	b.w	800cf0e <__retarget_lock_release_recursive>
 800cdca:	bf00      	nop
 800cdcc:	20009e46 	.word	0x20009e46

0800cdd0 <__sinit>:
 800cdd0:	b510      	push	{r4, lr}
 800cdd2:	4604      	mov	r4, r0
 800cdd4:	f7ff fff0 	bl	800cdb8 <__sinit_lock_acquire>
 800cdd8:	69a3      	ldr	r3, [r4, #24]
 800cdda:	b11b      	cbz	r3, 800cde4 <__sinit+0x14>
 800cddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cde0:	f7ff bff0 	b.w	800cdc4 <__sinit_lock_release>
 800cde4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cde8:	6523      	str	r3, [r4, #80]	; 0x50
 800cdea:	4b13      	ldr	r3, [pc, #76]	; (800ce38 <__sinit+0x68>)
 800cdec:	4a13      	ldr	r2, [pc, #76]	; (800ce3c <__sinit+0x6c>)
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	62a2      	str	r2, [r4, #40]	; 0x28
 800cdf2:	42a3      	cmp	r3, r4
 800cdf4:	bf04      	itt	eq
 800cdf6:	2301      	moveq	r3, #1
 800cdf8:	61a3      	streq	r3, [r4, #24]
 800cdfa:	4620      	mov	r0, r4
 800cdfc:	f000 f820 	bl	800ce40 <__sfp>
 800ce00:	6060      	str	r0, [r4, #4]
 800ce02:	4620      	mov	r0, r4
 800ce04:	f000 f81c 	bl	800ce40 <__sfp>
 800ce08:	60a0      	str	r0, [r4, #8]
 800ce0a:	4620      	mov	r0, r4
 800ce0c:	f000 f818 	bl	800ce40 <__sfp>
 800ce10:	2200      	movs	r2, #0
 800ce12:	60e0      	str	r0, [r4, #12]
 800ce14:	2104      	movs	r1, #4
 800ce16:	6860      	ldr	r0, [r4, #4]
 800ce18:	f7ff ff82 	bl	800cd20 <std>
 800ce1c:	68a0      	ldr	r0, [r4, #8]
 800ce1e:	2201      	movs	r2, #1
 800ce20:	2109      	movs	r1, #9
 800ce22:	f7ff ff7d 	bl	800cd20 <std>
 800ce26:	68e0      	ldr	r0, [r4, #12]
 800ce28:	2202      	movs	r2, #2
 800ce2a:	2112      	movs	r1, #18
 800ce2c:	f7ff ff78 	bl	800cd20 <std>
 800ce30:	2301      	movs	r3, #1
 800ce32:	61a3      	str	r3, [r4, #24]
 800ce34:	e7d2      	b.n	800cddc <__sinit+0xc>
 800ce36:	bf00      	nop
 800ce38:	0800dcd8 	.word	0x0800dcd8
 800ce3c:	0800cd69 	.word	0x0800cd69

0800ce40 <__sfp>:
 800ce40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce42:	4607      	mov	r7, r0
 800ce44:	f7ff ffac 	bl	800cda0 <__sfp_lock_acquire>
 800ce48:	4b1e      	ldr	r3, [pc, #120]	; (800cec4 <__sfp+0x84>)
 800ce4a:	681e      	ldr	r6, [r3, #0]
 800ce4c:	69b3      	ldr	r3, [r6, #24]
 800ce4e:	b913      	cbnz	r3, 800ce56 <__sfp+0x16>
 800ce50:	4630      	mov	r0, r6
 800ce52:	f7ff ffbd 	bl	800cdd0 <__sinit>
 800ce56:	3648      	adds	r6, #72	; 0x48
 800ce58:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ce5c:	3b01      	subs	r3, #1
 800ce5e:	d503      	bpl.n	800ce68 <__sfp+0x28>
 800ce60:	6833      	ldr	r3, [r6, #0]
 800ce62:	b30b      	cbz	r3, 800cea8 <__sfp+0x68>
 800ce64:	6836      	ldr	r6, [r6, #0]
 800ce66:	e7f7      	b.n	800ce58 <__sfp+0x18>
 800ce68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ce6c:	b9d5      	cbnz	r5, 800cea4 <__sfp+0x64>
 800ce6e:	4b16      	ldr	r3, [pc, #88]	; (800cec8 <__sfp+0x88>)
 800ce70:	60e3      	str	r3, [r4, #12]
 800ce72:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ce76:	6665      	str	r5, [r4, #100]	; 0x64
 800ce78:	f000 f847 	bl	800cf0a <__retarget_lock_init_recursive>
 800ce7c:	f7ff ff96 	bl	800cdac <__sfp_lock_release>
 800ce80:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ce84:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ce88:	6025      	str	r5, [r4, #0]
 800ce8a:	61a5      	str	r5, [r4, #24]
 800ce8c:	2208      	movs	r2, #8
 800ce8e:	4629      	mov	r1, r5
 800ce90:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ce94:	f7ff f864 	bl	800bf60 <memset>
 800ce98:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ce9c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cea0:	4620      	mov	r0, r4
 800cea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cea4:	3468      	adds	r4, #104	; 0x68
 800cea6:	e7d9      	b.n	800ce5c <__sfp+0x1c>
 800cea8:	2104      	movs	r1, #4
 800ceaa:	4638      	mov	r0, r7
 800ceac:	f7ff ff62 	bl	800cd74 <__sfmoreglue>
 800ceb0:	4604      	mov	r4, r0
 800ceb2:	6030      	str	r0, [r6, #0]
 800ceb4:	2800      	cmp	r0, #0
 800ceb6:	d1d5      	bne.n	800ce64 <__sfp+0x24>
 800ceb8:	f7ff ff78 	bl	800cdac <__sfp_lock_release>
 800cebc:	230c      	movs	r3, #12
 800cebe:	603b      	str	r3, [r7, #0]
 800cec0:	e7ee      	b.n	800cea0 <__sfp+0x60>
 800cec2:	bf00      	nop
 800cec4:	0800dcd8 	.word	0x0800dcd8
 800cec8:	ffff0001 	.word	0xffff0001

0800cecc <_fwalk_reent>:
 800cecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ced0:	4606      	mov	r6, r0
 800ced2:	4688      	mov	r8, r1
 800ced4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ced8:	2700      	movs	r7, #0
 800ceda:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cede:	f1b9 0901 	subs.w	r9, r9, #1
 800cee2:	d505      	bpl.n	800cef0 <_fwalk_reent+0x24>
 800cee4:	6824      	ldr	r4, [r4, #0]
 800cee6:	2c00      	cmp	r4, #0
 800cee8:	d1f7      	bne.n	800ceda <_fwalk_reent+0xe>
 800ceea:	4638      	mov	r0, r7
 800ceec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cef0:	89ab      	ldrh	r3, [r5, #12]
 800cef2:	2b01      	cmp	r3, #1
 800cef4:	d907      	bls.n	800cf06 <_fwalk_reent+0x3a>
 800cef6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cefa:	3301      	adds	r3, #1
 800cefc:	d003      	beq.n	800cf06 <_fwalk_reent+0x3a>
 800cefe:	4629      	mov	r1, r5
 800cf00:	4630      	mov	r0, r6
 800cf02:	47c0      	blx	r8
 800cf04:	4307      	orrs	r7, r0
 800cf06:	3568      	adds	r5, #104	; 0x68
 800cf08:	e7e9      	b.n	800cede <_fwalk_reent+0x12>

0800cf0a <__retarget_lock_init_recursive>:
 800cf0a:	4770      	bx	lr

0800cf0c <__retarget_lock_acquire_recursive>:
 800cf0c:	4770      	bx	lr

0800cf0e <__retarget_lock_release_recursive>:
 800cf0e:	4770      	bx	lr

0800cf10 <__swhatbuf_r>:
 800cf10:	b570      	push	{r4, r5, r6, lr}
 800cf12:	460e      	mov	r6, r1
 800cf14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf18:	2900      	cmp	r1, #0
 800cf1a:	b096      	sub	sp, #88	; 0x58
 800cf1c:	4614      	mov	r4, r2
 800cf1e:	461d      	mov	r5, r3
 800cf20:	da08      	bge.n	800cf34 <__swhatbuf_r+0x24>
 800cf22:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cf26:	2200      	movs	r2, #0
 800cf28:	602a      	str	r2, [r5, #0]
 800cf2a:	061a      	lsls	r2, r3, #24
 800cf2c:	d410      	bmi.n	800cf50 <__swhatbuf_r+0x40>
 800cf2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf32:	e00e      	b.n	800cf52 <__swhatbuf_r+0x42>
 800cf34:	466a      	mov	r2, sp
 800cf36:	f000 fb01 	bl	800d53c <_fstat_r>
 800cf3a:	2800      	cmp	r0, #0
 800cf3c:	dbf1      	blt.n	800cf22 <__swhatbuf_r+0x12>
 800cf3e:	9a01      	ldr	r2, [sp, #4]
 800cf40:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cf44:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cf48:	425a      	negs	r2, r3
 800cf4a:	415a      	adcs	r2, r3
 800cf4c:	602a      	str	r2, [r5, #0]
 800cf4e:	e7ee      	b.n	800cf2e <__swhatbuf_r+0x1e>
 800cf50:	2340      	movs	r3, #64	; 0x40
 800cf52:	2000      	movs	r0, #0
 800cf54:	6023      	str	r3, [r4, #0]
 800cf56:	b016      	add	sp, #88	; 0x58
 800cf58:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cf5c <__smakebuf_r>:
 800cf5c:	898b      	ldrh	r3, [r1, #12]
 800cf5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cf60:	079d      	lsls	r5, r3, #30
 800cf62:	4606      	mov	r6, r0
 800cf64:	460c      	mov	r4, r1
 800cf66:	d507      	bpl.n	800cf78 <__smakebuf_r+0x1c>
 800cf68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cf6c:	6023      	str	r3, [r4, #0]
 800cf6e:	6123      	str	r3, [r4, #16]
 800cf70:	2301      	movs	r3, #1
 800cf72:	6163      	str	r3, [r4, #20]
 800cf74:	b002      	add	sp, #8
 800cf76:	bd70      	pop	{r4, r5, r6, pc}
 800cf78:	ab01      	add	r3, sp, #4
 800cf7a:	466a      	mov	r2, sp
 800cf7c:	f7ff ffc8 	bl	800cf10 <__swhatbuf_r>
 800cf80:	9900      	ldr	r1, [sp, #0]
 800cf82:	4605      	mov	r5, r0
 800cf84:	4630      	mov	r0, r6
 800cf86:	f7ff f85d 	bl	800c044 <_malloc_r>
 800cf8a:	b948      	cbnz	r0, 800cfa0 <__smakebuf_r+0x44>
 800cf8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf90:	059a      	lsls	r2, r3, #22
 800cf92:	d4ef      	bmi.n	800cf74 <__smakebuf_r+0x18>
 800cf94:	f023 0303 	bic.w	r3, r3, #3
 800cf98:	f043 0302 	orr.w	r3, r3, #2
 800cf9c:	81a3      	strh	r3, [r4, #12]
 800cf9e:	e7e3      	b.n	800cf68 <__smakebuf_r+0xc>
 800cfa0:	4b0d      	ldr	r3, [pc, #52]	; (800cfd8 <__smakebuf_r+0x7c>)
 800cfa2:	62b3      	str	r3, [r6, #40]	; 0x28
 800cfa4:	89a3      	ldrh	r3, [r4, #12]
 800cfa6:	6020      	str	r0, [r4, #0]
 800cfa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cfac:	81a3      	strh	r3, [r4, #12]
 800cfae:	9b00      	ldr	r3, [sp, #0]
 800cfb0:	6163      	str	r3, [r4, #20]
 800cfb2:	9b01      	ldr	r3, [sp, #4]
 800cfb4:	6120      	str	r0, [r4, #16]
 800cfb6:	b15b      	cbz	r3, 800cfd0 <__smakebuf_r+0x74>
 800cfb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cfbc:	4630      	mov	r0, r6
 800cfbe:	f000 facf 	bl	800d560 <_isatty_r>
 800cfc2:	b128      	cbz	r0, 800cfd0 <__smakebuf_r+0x74>
 800cfc4:	89a3      	ldrh	r3, [r4, #12]
 800cfc6:	f023 0303 	bic.w	r3, r3, #3
 800cfca:	f043 0301 	orr.w	r3, r3, #1
 800cfce:	81a3      	strh	r3, [r4, #12]
 800cfd0:	89a0      	ldrh	r0, [r4, #12]
 800cfd2:	4305      	orrs	r5, r0
 800cfd4:	81a5      	strh	r5, [r4, #12]
 800cfd6:	e7cd      	b.n	800cf74 <__smakebuf_r+0x18>
 800cfd8:	0800cd69 	.word	0x0800cd69

0800cfdc <memcpy>:
 800cfdc:	440a      	add	r2, r1
 800cfde:	4291      	cmp	r1, r2
 800cfe0:	f100 33ff 	add.w	r3, r0, #4294967295
 800cfe4:	d100      	bne.n	800cfe8 <memcpy+0xc>
 800cfe6:	4770      	bx	lr
 800cfe8:	b510      	push	{r4, lr}
 800cfea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cfee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cff2:	4291      	cmp	r1, r2
 800cff4:	d1f9      	bne.n	800cfea <memcpy+0xe>
 800cff6:	bd10      	pop	{r4, pc}

0800cff8 <memmove>:
 800cff8:	4288      	cmp	r0, r1
 800cffa:	b510      	push	{r4, lr}
 800cffc:	eb01 0402 	add.w	r4, r1, r2
 800d000:	d902      	bls.n	800d008 <memmove+0x10>
 800d002:	4284      	cmp	r4, r0
 800d004:	4623      	mov	r3, r4
 800d006:	d807      	bhi.n	800d018 <memmove+0x20>
 800d008:	1e43      	subs	r3, r0, #1
 800d00a:	42a1      	cmp	r1, r4
 800d00c:	d008      	beq.n	800d020 <memmove+0x28>
 800d00e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d012:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d016:	e7f8      	b.n	800d00a <memmove+0x12>
 800d018:	4402      	add	r2, r0
 800d01a:	4601      	mov	r1, r0
 800d01c:	428a      	cmp	r2, r1
 800d01e:	d100      	bne.n	800d022 <memmove+0x2a>
 800d020:	bd10      	pop	{r4, pc}
 800d022:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d026:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d02a:	e7f7      	b.n	800d01c <memmove+0x24>

0800d02c <__malloc_lock>:
 800d02c:	4801      	ldr	r0, [pc, #4]	; (800d034 <__malloc_lock+0x8>)
 800d02e:	f7ff bf6d 	b.w	800cf0c <__retarget_lock_acquire_recursive>
 800d032:	bf00      	nop
 800d034:	20009e44 	.word	0x20009e44

0800d038 <__malloc_unlock>:
 800d038:	4801      	ldr	r0, [pc, #4]	; (800d040 <__malloc_unlock+0x8>)
 800d03a:	f7ff bf68 	b.w	800cf0e <__retarget_lock_release_recursive>
 800d03e:	bf00      	nop
 800d040:	20009e44 	.word	0x20009e44

0800d044 <_realloc_r>:
 800d044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d048:	4680      	mov	r8, r0
 800d04a:	4614      	mov	r4, r2
 800d04c:	460e      	mov	r6, r1
 800d04e:	b921      	cbnz	r1, 800d05a <_realloc_r+0x16>
 800d050:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d054:	4611      	mov	r1, r2
 800d056:	f7fe bff5 	b.w	800c044 <_malloc_r>
 800d05a:	b92a      	cbnz	r2, 800d068 <_realloc_r+0x24>
 800d05c:	f7fe ff88 	bl	800bf70 <_free_r>
 800d060:	4625      	mov	r5, r4
 800d062:	4628      	mov	r0, r5
 800d064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d068:	f000 fa9c 	bl	800d5a4 <_malloc_usable_size_r>
 800d06c:	4284      	cmp	r4, r0
 800d06e:	4607      	mov	r7, r0
 800d070:	d802      	bhi.n	800d078 <_realloc_r+0x34>
 800d072:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d076:	d812      	bhi.n	800d09e <_realloc_r+0x5a>
 800d078:	4621      	mov	r1, r4
 800d07a:	4640      	mov	r0, r8
 800d07c:	f7fe ffe2 	bl	800c044 <_malloc_r>
 800d080:	4605      	mov	r5, r0
 800d082:	2800      	cmp	r0, #0
 800d084:	d0ed      	beq.n	800d062 <_realloc_r+0x1e>
 800d086:	42bc      	cmp	r4, r7
 800d088:	4622      	mov	r2, r4
 800d08a:	4631      	mov	r1, r6
 800d08c:	bf28      	it	cs
 800d08e:	463a      	movcs	r2, r7
 800d090:	f7ff ffa4 	bl	800cfdc <memcpy>
 800d094:	4631      	mov	r1, r6
 800d096:	4640      	mov	r0, r8
 800d098:	f7fe ff6a 	bl	800bf70 <_free_r>
 800d09c:	e7e1      	b.n	800d062 <_realloc_r+0x1e>
 800d09e:	4635      	mov	r5, r6
 800d0a0:	e7df      	b.n	800d062 <_realloc_r+0x1e>

0800d0a2 <__ssputs_r>:
 800d0a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0a6:	688e      	ldr	r6, [r1, #8]
 800d0a8:	429e      	cmp	r6, r3
 800d0aa:	4682      	mov	sl, r0
 800d0ac:	460c      	mov	r4, r1
 800d0ae:	4690      	mov	r8, r2
 800d0b0:	461f      	mov	r7, r3
 800d0b2:	d838      	bhi.n	800d126 <__ssputs_r+0x84>
 800d0b4:	898a      	ldrh	r2, [r1, #12]
 800d0b6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d0ba:	d032      	beq.n	800d122 <__ssputs_r+0x80>
 800d0bc:	6825      	ldr	r5, [r4, #0]
 800d0be:	6909      	ldr	r1, [r1, #16]
 800d0c0:	eba5 0901 	sub.w	r9, r5, r1
 800d0c4:	6965      	ldr	r5, [r4, #20]
 800d0c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d0ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d0ce:	3301      	adds	r3, #1
 800d0d0:	444b      	add	r3, r9
 800d0d2:	106d      	asrs	r5, r5, #1
 800d0d4:	429d      	cmp	r5, r3
 800d0d6:	bf38      	it	cc
 800d0d8:	461d      	movcc	r5, r3
 800d0da:	0553      	lsls	r3, r2, #21
 800d0dc:	d531      	bpl.n	800d142 <__ssputs_r+0xa0>
 800d0de:	4629      	mov	r1, r5
 800d0e0:	f7fe ffb0 	bl	800c044 <_malloc_r>
 800d0e4:	4606      	mov	r6, r0
 800d0e6:	b950      	cbnz	r0, 800d0fe <__ssputs_r+0x5c>
 800d0e8:	230c      	movs	r3, #12
 800d0ea:	f8ca 3000 	str.w	r3, [sl]
 800d0ee:	89a3      	ldrh	r3, [r4, #12]
 800d0f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0f4:	81a3      	strh	r3, [r4, #12]
 800d0f6:	f04f 30ff 	mov.w	r0, #4294967295
 800d0fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0fe:	6921      	ldr	r1, [r4, #16]
 800d100:	464a      	mov	r2, r9
 800d102:	f7ff ff6b 	bl	800cfdc <memcpy>
 800d106:	89a3      	ldrh	r3, [r4, #12]
 800d108:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d10c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d110:	81a3      	strh	r3, [r4, #12]
 800d112:	6126      	str	r6, [r4, #16]
 800d114:	6165      	str	r5, [r4, #20]
 800d116:	444e      	add	r6, r9
 800d118:	eba5 0509 	sub.w	r5, r5, r9
 800d11c:	6026      	str	r6, [r4, #0]
 800d11e:	60a5      	str	r5, [r4, #8]
 800d120:	463e      	mov	r6, r7
 800d122:	42be      	cmp	r6, r7
 800d124:	d900      	bls.n	800d128 <__ssputs_r+0x86>
 800d126:	463e      	mov	r6, r7
 800d128:	6820      	ldr	r0, [r4, #0]
 800d12a:	4632      	mov	r2, r6
 800d12c:	4641      	mov	r1, r8
 800d12e:	f7ff ff63 	bl	800cff8 <memmove>
 800d132:	68a3      	ldr	r3, [r4, #8]
 800d134:	1b9b      	subs	r3, r3, r6
 800d136:	60a3      	str	r3, [r4, #8]
 800d138:	6823      	ldr	r3, [r4, #0]
 800d13a:	4433      	add	r3, r6
 800d13c:	6023      	str	r3, [r4, #0]
 800d13e:	2000      	movs	r0, #0
 800d140:	e7db      	b.n	800d0fa <__ssputs_r+0x58>
 800d142:	462a      	mov	r2, r5
 800d144:	f7ff ff7e 	bl	800d044 <_realloc_r>
 800d148:	4606      	mov	r6, r0
 800d14a:	2800      	cmp	r0, #0
 800d14c:	d1e1      	bne.n	800d112 <__ssputs_r+0x70>
 800d14e:	6921      	ldr	r1, [r4, #16]
 800d150:	4650      	mov	r0, sl
 800d152:	f7fe ff0d 	bl	800bf70 <_free_r>
 800d156:	e7c7      	b.n	800d0e8 <__ssputs_r+0x46>

0800d158 <_svfiprintf_r>:
 800d158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d15c:	4698      	mov	r8, r3
 800d15e:	898b      	ldrh	r3, [r1, #12]
 800d160:	061b      	lsls	r3, r3, #24
 800d162:	b09d      	sub	sp, #116	; 0x74
 800d164:	4607      	mov	r7, r0
 800d166:	460d      	mov	r5, r1
 800d168:	4614      	mov	r4, r2
 800d16a:	d50e      	bpl.n	800d18a <_svfiprintf_r+0x32>
 800d16c:	690b      	ldr	r3, [r1, #16]
 800d16e:	b963      	cbnz	r3, 800d18a <_svfiprintf_r+0x32>
 800d170:	2140      	movs	r1, #64	; 0x40
 800d172:	f7fe ff67 	bl	800c044 <_malloc_r>
 800d176:	6028      	str	r0, [r5, #0]
 800d178:	6128      	str	r0, [r5, #16]
 800d17a:	b920      	cbnz	r0, 800d186 <_svfiprintf_r+0x2e>
 800d17c:	230c      	movs	r3, #12
 800d17e:	603b      	str	r3, [r7, #0]
 800d180:	f04f 30ff 	mov.w	r0, #4294967295
 800d184:	e0d1      	b.n	800d32a <_svfiprintf_r+0x1d2>
 800d186:	2340      	movs	r3, #64	; 0x40
 800d188:	616b      	str	r3, [r5, #20]
 800d18a:	2300      	movs	r3, #0
 800d18c:	9309      	str	r3, [sp, #36]	; 0x24
 800d18e:	2320      	movs	r3, #32
 800d190:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d194:	f8cd 800c 	str.w	r8, [sp, #12]
 800d198:	2330      	movs	r3, #48	; 0x30
 800d19a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d344 <_svfiprintf_r+0x1ec>
 800d19e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d1a2:	f04f 0901 	mov.w	r9, #1
 800d1a6:	4623      	mov	r3, r4
 800d1a8:	469a      	mov	sl, r3
 800d1aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1ae:	b10a      	cbz	r2, 800d1b4 <_svfiprintf_r+0x5c>
 800d1b0:	2a25      	cmp	r2, #37	; 0x25
 800d1b2:	d1f9      	bne.n	800d1a8 <_svfiprintf_r+0x50>
 800d1b4:	ebba 0b04 	subs.w	fp, sl, r4
 800d1b8:	d00b      	beq.n	800d1d2 <_svfiprintf_r+0x7a>
 800d1ba:	465b      	mov	r3, fp
 800d1bc:	4622      	mov	r2, r4
 800d1be:	4629      	mov	r1, r5
 800d1c0:	4638      	mov	r0, r7
 800d1c2:	f7ff ff6e 	bl	800d0a2 <__ssputs_r>
 800d1c6:	3001      	adds	r0, #1
 800d1c8:	f000 80aa 	beq.w	800d320 <_svfiprintf_r+0x1c8>
 800d1cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d1ce:	445a      	add	r2, fp
 800d1d0:	9209      	str	r2, [sp, #36]	; 0x24
 800d1d2:	f89a 3000 	ldrb.w	r3, [sl]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	f000 80a2 	beq.w	800d320 <_svfiprintf_r+0x1c8>
 800d1dc:	2300      	movs	r3, #0
 800d1de:	f04f 32ff 	mov.w	r2, #4294967295
 800d1e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1e6:	f10a 0a01 	add.w	sl, sl, #1
 800d1ea:	9304      	str	r3, [sp, #16]
 800d1ec:	9307      	str	r3, [sp, #28]
 800d1ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d1f2:	931a      	str	r3, [sp, #104]	; 0x68
 800d1f4:	4654      	mov	r4, sl
 800d1f6:	2205      	movs	r2, #5
 800d1f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1fc:	4851      	ldr	r0, [pc, #324]	; (800d344 <_svfiprintf_r+0x1ec>)
 800d1fe:	f7f2 ffe7 	bl	80001d0 <memchr>
 800d202:	9a04      	ldr	r2, [sp, #16]
 800d204:	b9d8      	cbnz	r0, 800d23e <_svfiprintf_r+0xe6>
 800d206:	06d0      	lsls	r0, r2, #27
 800d208:	bf44      	itt	mi
 800d20a:	2320      	movmi	r3, #32
 800d20c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d210:	0711      	lsls	r1, r2, #28
 800d212:	bf44      	itt	mi
 800d214:	232b      	movmi	r3, #43	; 0x2b
 800d216:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d21a:	f89a 3000 	ldrb.w	r3, [sl]
 800d21e:	2b2a      	cmp	r3, #42	; 0x2a
 800d220:	d015      	beq.n	800d24e <_svfiprintf_r+0xf6>
 800d222:	9a07      	ldr	r2, [sp, #28]
 800d224:	4654      	mov	r4, sl
 800d226:	2000      	movs	r0, #0
 800d228:	f04f 0c0a 	mov.w	ip, #10
 800d22c:	4621      	mov	r1, r4
 800d22e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d232:	3b30      	subs	r3, #48	; 0x30
 800d234:	2b09      	cmp	r3, #9
 800d236:	d94e      	bls.n	800d2d6 <_svfiprintf_r+0x17e>
 800d238:	b1b0      	cbz	r0, 800d268 <_svfiprintf_r+0x110>
 800d23a:	9207      	str	r2, [sp, #28]
 800d23c:	e014      	b.n	800d268 <_svfiprintf_r+0x110>
 800d23e:	eba0 0308 	sub.w	r3, r0, r8
 800d242:	fa09 f303 	lsl.w	r3, r9, r3
 800d246:	4313      	orrs	r3, r2
 800d248:	9304      	str	r3, [sp, #16]
 800d24a:	46a2      	mov	sl, r4
 800d24c:	e7d2      	b.n	800d1f4 <_svfiprintf_r+0x9c>
 800d24e:	9b03      	ldr	r3, [sp, #12]
 800d250:	1d19      	adds	r1, r3, #4
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	9103      	str	r1, [sp, #12]
 800d256:	2b00      	cmp	r3, #0
 800d258:	bfbb      	ittet	lt
 800d25a:	425b      	neglt	r3, r3
 800d25c:	f042 0202 	orrlt.w	r2, r2, #2
 800d260:	9307      	strge	r3, [sp, #28]
 800d262:	9307      	strlt	r3, [sp, #28]
 800d264:	bfb8      	it	lt
 800d266:	9204      	strlt	r2, [sp, #16]
 800d268:	7823      	ldrb	r3, [r4, #0]
 800d26a:	2b2e      	cmp	r3, #46	; 0x2e
 800d26c:	d10c      	bne.n	800d288 <_svfiprintf_r+0x130>
 800d26e:	7863      	ldrb	r3, [r4, #1]
 800d270:	2b2a      	cmp	r3, #42	; 0x2a
 800d272:	d135      	bne.n	800d2e0 <_svfiprintf_r+0x188>
 800d274:	9b03      	ldr	r3, [sp, #12]
 800d276:	1d1a      	adds	r2, r3, #4
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	9203      	str	r2, [sp, #12]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	bfb8      	it	lt
 800d280:	f04f 33ff 	movlt.w	r3, #4294967295
 800d284:	3402      	adds	r4, #2
 800d286:	9305      	str	r3, [sp, #20]
 800d288:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800d348 <_svfiprintf_r+0x1f0>
 800d28c:	7821      	ldrb	r1, [r4, #0]
 800d28e:	2203      	movs	r2, #3
 800d290:	4650      	mov	r0, sl
 800d292:	f7f2 ff9d 	bl	80001d0 <memchr>
 800d296:	b140      	cbz	r0, 800d2aa <_svfiprintf_r+0x152>
 800d298:	2340      	movs	r3, #64	; 0x40
 800d29a:	eba0 000a 	sub.w	r0, r0, sl
 800d29e:	fa03 f000 	lsl.w	r0, r3, r0
 800d2a2:	9b04      	ldr	r3, [sp, #16]
 800d2a4:	4303      	orrs	r3, r0
 800d2a6:	3401      	adds	r4, #1
 800d2a8:	9304      	str	r3, [sp, #16]
 800d2aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2ae:	4827      	ldr	r0, [pc, #156]	; (800d34c <_svfiprintf_r+0x1f4>)
 800d2b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d2b4:	2206      	movs	r2, #6
 800d2b6:	f7f2 ff8b 	bl	80001d0 <memchr>
 800d2ba:	2800      	cmp	r0, #0
 800d2bc:	d038      	beq.n	800d330 <_svfiprintf_r+0x1d8>
 800d2be:	4b24      	ldr	r3, [pc, #144]	; (800d350 <_svfiprintf_r+0x1f8>)
 800d2c0:	bb1b      	cbnz	r3, 800d30a <_svfiprintf_r+0x1b2>
 800d2c2:	9b03      	ldr	r3, [sp, #12]
 800d2c4:	3307      	adds	r3, #7
 800d2c6:	f023 0307 	bic.w	r3, r3, #7
 800d2ca:	3308      	adds	r3, #8
 800d2cc:	9303      	str	r3, [sp, #12]
 800d2ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2d0:	4433      	add	r3, r6
 800d2d2:	9309      	str	r3, [sp, #36]	; 0x24
 800d2d4:	e767      	b.n	800d1a6 <_svfiprintf_r+0x4e>
 800d2d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d2da:	460c      	mov	r4, r1
 800d2dc:	2001      	movs	r0, #1
 800d2de:	e7a5      	b.n	800d22c <_svfiprintf_r+0xd4>
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	3401      	adds	r4, #1
 800d2e4:	9305      	str	r3, [sp, #20]
 800d2e6:	4619      	mov	r1, r3
 800d2e8:	f04f 0c0a 	mov.w	ip, #10
 800d2ec:	4620      	mov	r0, r4
 800d2ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2f2:	3a30      	subs	r2, #48	; 0x30
 800d2f4:	2a09      	cmp	r2, #9
 800d2f6:	d903      	bls.n	800d300 <_svfiprintf_r+0x1a8>
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d0c5      	beq.n	800d288 <_svfiprintf_r+0x130>
 800d2fc:	9105      	str	r1, [sp, #20]
 800d2fe:	e7c3      	b.n	800d288 <_svfiprintf_r+0x130>
 800d300:	fb0c 2101 	mla	r1, ip, r1, r2
 800d304:	4604      	mov	r4, r0
 800d306:	2301      	movs	r3, #1
 800d308:	e7f0      	b.n	800d2ec <_svfiprintf_r+0x194>
 800d30a:	ab03      	add	r3, sp, #12
 800d30c:	9300      	str	r3, [sp, #0]
 800d30e:	462a      	mov	r2, r5
 800d310:	4b10      	ldr	r3, [pc, #64]	; (800d354 <_svfiprintf_r+0x1fc>)
 800d312:	a904      	add	r1, sp, #16
 800d314:	4638      	mov	r0, r7
 800d316:	f3af 8000 	nop.w
 800d31a:	1c42      	adds	r2, r0, #1
 800d31c:	4606      	mov	r6, r0
 800d31e:	d1d6      	bne.n	800d2ce <_svfiprintf_r+0x176>
 800d320:	89ab      	ldrh	r3, [r5, #12]
 800d322:	065b      	lsls	r3, r3, #25
 800d324:	f53f af2c 	bmi.w	800d180 <_svfiprintf_r+0x28>
 800d328:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d32a:	b01d      	add	sp, #116	; 0x74
 800d32c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d330:	ab03      	add	r3, sp, #12
 800d332:	9300      	str	r3, [sp, #0]
 800d334:	462a      	mov	r2, r5
 800d336:	4b07      	ldr	r3, [pc, #28]	; (800d354 <_svfiprintf_r+0x1fc>)
 800d338:	a904      	add	r1, sp, #16
 800d33a:	4638      	mov	r0, r7
 800d33c:	f7ff f8bc 	bl	800c4b8 <_printf_i>
 800d340:	e7eb      	b.n	800d31a <_svfiprintf_r+0x1c2>
 800d342:	bf00      	nop
 800d344:	0800dcdc 	.word	0x0800dcdc
 800d348:	0800dce2 	.word	0x0800dce2
 800d34c:	0800dce6 	.word	0x0800dce6
 800d350:	00000000 	.word	0x00000000
 800d354:	0800d0a3 	.word	0x0800d0a3

0800d358 <_putc_r>:
 800d358:	b570      	push	{r4, r5, r6, lr}
 800d35a:	460d      	mov	r5, r1
 800d35c:	4614      	mov	r4, r2
 800d35e:	4606      	mov	r6, r0
 800d360:	b118      	cbz	r0, 800d36a <_putc_r+0x12>
 800d362:	6983      	ldr	r3, [r0, #24]
 800d364:	b90b      	cbnz	r3, 800d36a <_putc_r+0x12>
 800d366:	f7ff fd33 	bl	800cdd0 <__sinit>
 800d36a:	4b1c      	ldr	r3, [pc, #112]	; (800d3dc <_putc_r+0x84>)
 800d36c:	429c      	cmp	r4, r3
 800d36e:	d124      	bne.n	800d3ba <_putc_r+0x62>
 800d370:	6874      	ldr	r4, [r6, #4]
 800d372:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d374:	07d8      	lsls	r0, r3, #31
 800d376:	d405      	bmi.n	800d384 <_putc_r+0x2c>
 800d378:	89a3      	ldrh	r3, [r4, #12]
 800d37a:	0599      	lsls	r1, r3, #22
 800d37c:	d402      	bmi.n	800d384 <_putc_r+0x2c>
 800d37e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d380:	f7ff fdc4 	bl	800cf0c <__retarget_lock_acquire_recursive>
 800d384:	68a3      	ldr	r3, [r4, #8]
 800d386:	3b01      	subs	r3, #1
 800d388:	2b00      	cmp	r3, #0
 800d38a:	60a3      	str	r3, [r4, #8]
 800d38c:	da05      	bge.n	800d39a <_putc_r+0x42>
 800d38e:	69a2      	ldr	r2, [r4, #24]
 800d390:	4293      	cmp	r3, r2
 800d392:	db1c      	blt.n	800d3ce <_putc_r+0x76>
 800d394:	b2eb      	uxtb	r3, r5
 800d396:	2b0a      	cmp	r3, #10
 800d398:	d019      	beq.n	800d3ce <_putc_r+0x76>
 800d39a:	6823      	ldr	r3, [r4, #0]
 800d39c:	1c5a      	adds	r2, r3, #1
 800d39e:	6022      	str	r2, [r4, #0]
 800d3a0:	701d      	strb	r5, [r3, #0]
 800d3a2:	b2ed      	uxtb	r5, r5
 800d3a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d3a6:	07da      	lsls	r2, r3, #31
 800d3a8:	d405      	bmi.n	800d3b6 <_putc_r+0x5e>
 800d3aa:	89a3      	ldrh	r3, [r4, #12]
 800d3ac:	059b      	lsls	r3, r3, #22
 800d3ae:	d402      	bmi.n	800d3b6 <_putc_r+0x5e>
 800d3b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d3b2:	f7ff fdac 	bl	800cf0e <__retarget_lock_release_recursive>
 800d3b6:	4628      	mov	r0, r5
 800d3b8:	bd70      	pop	{r4, r5, r6, pc}
 800d3ba:	4b09      	ldr	r3, [pc, #36]	; (800d3e0 <_putc_r+0x88>)
 800d3bc:	429c      	cmp	r4, r3
 800d3be:	d101      	bne.n	800d3c4 <_putc_r+0x6c>
 800d3c0:	68b4      	ldr	r4, [r6, #8]
 800d3c2:	e7d6      	b.n	800d372 <_putc_r+0x1a>
 800d3c4:	4b07      	ldr	r3, [pc, #28]	; (800d3e4 <_putc_r+0x8c>)
 800d3c6:	429c      	cmp	r4, r3
 800d3c8:	bf08      	it	eq
 800d3ca:	68f4      	ldreq	r4, [r6, #12]
 800d3cc:	e7d1      	b.n	800d372 <_putc_r+0x1a>
 800d3ce:	4629      	mov	r1, r5
 800d3d0:	4622      	mov	r2, r4
 800d3d2:	4630      	mov	r0, r6
 800d3d4:	f7ff fb1e 	bl	800ca14 <__swbuf_r>
 800d3d8:	4605      	mov	r5, r0
 800d3da:	e7e3      	b.n	800d3a4 <_putc_r+0x4c>
 800d3dc:	0800dd30 	.word	0x0800dd30
 800d3e0:	0800dd50 	.word	0x0800dd50
 800d3e4:	0800dd10 	.word	0x0800dd10

0800d3e8 <_raise_r>:
 800d3e8:	291f      	cmp	r1, #31
 800d3ea:	b538      	push	{r3, r4, r5, lr}
 800d3ec:	4604      	mov	r4, r0
 800d3ee:	460d      	mov	r5, r1
 800d3f0:	d904      	bls.n	800d3fc <_raise_r+0x14>
 800d3f2:	2316      	movs	r3, #22
 800d3f4:	6003      	str	r3, [r0, #0]
 800d3f6:	f04f 30ff 	mov.w	r0, #4294967295
 800d3fa:	bd38      	pop	{r3, r4, r5, pc}
 800d3fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d3fe:	b112      	cbz	r2, 800d406 <_raise_r+0x1e>
 800d400:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d404:	b94b      	cbnz	r3, 800d41a <_raise_r+0x32>
 800d406:	4620      	mov	r0, r4
 800d408:	f000 f830 	bl	800d46c <_getpid_r>
 800d40c:	462a      	mov	r2, r5
 800d40e:	4601      	mov	r1, r0
 800d410:	4620      	mov	r0, r4
 800d412:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d416:	f000 b817 	b.w	800d448 <_kill_r>
 800d41a:	2b01      	cmp	r3, #1
 800d41c:	d00a      	beq.n	800d434 <_raise_r+0x4c>
 800d41e:	1c59      	adds	r1, r3, #1
 800d420:	d103      	bne.n	800d42a <_raise_r+0x42>
 800d422:	2316      	movs	r3, #22
 800d424:	6003      	str	r3, [r0, #0]
 800d426:	2001      	movs	r0, #1
 800d428:	e7e7      	b.n	800d3fa <_raise_r+0x12>
 800d42a:	2400      	movs	r4, #0
 800d42c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d430:	4628      	mov	r0, r5
 800d432:	4798      	blx	r3
 800d434:	2000      	movs	r0, #0
 800d436:	e7e0      	b.n	800d3fa <_raise_r+0x12>

0800d438 <raise>:
 800d438:	4b02      	ldr	r3, [pc, #8]	; (800d444 <raise+0xc>)
 800d43a:	4601      	mov	r1, r0
 800d43c:	6818      	ldr	r0, [r3, #0]
 800d43e:	f7ff bfd3 	b.w	800d3e8 <_raise_r>
 800d442:	bf00      	nop
 800d444:	200000b0 	.word	0x200000b0

0800d448 <_kill_r>:
 800d448:	b538      	push	{r3, r4, r5, lr}
 800d44a:	4d07      	ldr	r5, [pc, #28]	; (800d468 <_kill_r+0x20>)
 800d44c:	2300      	movs	r3, #0
 800d44e:	4604      	mov	r4, r0
 800d450:	4608      	mov	r0, r1
 800d452:	4611      	mov	r1, r2
 800d454:	602b      	str	r3, [r5, #0]
 800d456:	f7f4 faeb 	bl	8001a30 <_kill>
 800d45a:	1c43      	adds	r3, r0, #1
 800d45c:	d102      	bne.n	800d464 <_kill_r+0x1c>
 800d45e:	682b      	ldr	r3, [r5, #0]
 800d460:	b103      	cbz	r3, 800d464 <_kill_r+0x1c>
 800d462:	6023      	str	r3, [r4, #0]
 800d464:	bd38      	pop	{r3, r4, r5, pc}
 800d466:	bf00      	nop
 800d468:	20009e48 	.word	0x20009e48

0800d46c <_getpid_r>:
 800d46c:	f7f4 bac6 	b.w	80019fc <_getpid>

0800d470 <__sread>:
 800d470:	b510      	push	{r4, lr}
 800d472:	460c      	mov	r4, r1
 800d474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d478:	f000 f89c 	bl	800d5b4 <_read_r>
 800d47c:	2800      	cmp	r0, #0
 800d47e:	bfab      	itete	ge
 800d480:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d482:	89a3      	ldrhlt	r3, [r4, #12]
 800d484:	181b      	addge	r3, r3, r0
 800d486:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d48a:	bfac      	ite	ge
 800d48c:	6563      	strge	r3, [r4, #84]	; 0x54
 800d48e:	81a3      	strhlt	r3, [r4, #12]
 800d490:	bd10      	pop	{r4, pc}

0800d492 <__swrite>:
 800d492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d496:	461f      	mov	r7, r3
 800d498:	898b      	ldrh	r3, [r1, #12]
 800d49a:	05db      	lsls	r3, r3, #23
 800d49c:	4605      	mov	r5, r0
 800d49e:	460c      	mov	r4, r1
 800d4a0:	4616      	mov	r6, r2
 800d4a2:	d505      	bpl.n	800d4b0 <__swrite+0x1e>
 800d4a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4a8:	2302      	movs	r3, #2
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	f000 f868 	bl	800d580 <_lseek_r>
 800d4b0:	89a3      	ldrh	r3, [r4, #12]
 800d4b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d4b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d4ba:	81a3      	strh	r3, [r4, #12]
 800d4bc:	4632      	mov	r2, r6
 800d4be:	463b      	mov	r3, r7
 800d4c0:	4628      	mov	r0, r5
 800d4c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d4c6:	f000 b817 	b.w	800d4f8 <_write_r>

0800d4ca <__sseek>:
 800d4ca:	b510      	push	{r4, lr}
 800d4cc:	460c      	mov	r4, r1
 800d4ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4d2:	f000 f855 	bl	800d580 <_lseek_r>
 800d4d6:	1c43      	adds	r3, r0, #1
 800d4d8:	89a3      	ldrh	r3, [r4, #12]
 800d4da:	bf15      	itete	ne
 800d4dc:	6560      	strne	r0, [r4, #84]	; 0x54
 800d4de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d4e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d4e6:	81a3      	strheq	r3, [r4, #12]
 800d4e8:	bf18      	it	ne
 800d4ea:	81a3      	strhne	r3, [r4, #12]
 800d4ec:	bd10      	pop	{r4, pc}

0800d4ee <__sclose>:
 800d4ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4f2:	f000 b813 	b.w	800d51c <_close_r>
	...

0800d4f8 <_write_r>:
 800d4f8:	b538      	push	{r3, r4, r5, lr}
 800d4fa:	4d07      	ldr	r5, [pc, #28]	; (800d518 <_write_r+0x20>)
 800d4fc:	4604      	mov	r4, r0
 800d4fe:	4608      	mov	r0, r1
 800d500:	4611      	mov	r1, r2
 800d502:	2200      	movs	r2, #0
 800d504:	602a      	str	r2, [r5, #0]
 800d506:	461a      	mov	r2, r3
 800d508:	f7f4 fb70 	bl	8001bec <_write>
 800d50c:	1c43      	adds	r3, r0, #1
 800d50e:	d102      	bne.n	800d516 <_write_r+0x1e>
 800d510:	682b      	ldr	r3, [r5, #0]
 800d512:	b103      	cbz	r3, 800d516 <_write_r+0x1e>
 800d514:	6023      	str	r3, [r4, #0]
 800d516:	bd38      	pop	{r3, r4, r5, pc}
 800d518:	20009e48 	.word	0x20009e48

0800d51c <_close_r>:
 800d51c:	b538      	push	{r3, r4, r5, lr}
 800d51e:	4d06      	ldr	r5, [pc, #24]	; (800d538 <_close_r+0x1c>)
 800d520:	2300      	movs	r3, #0
 800d522:	4604      	mov	r4, r0
 800d524:	4608      	mov	r0, r1
 800d526:	602b      	str	r3, [r5, #0]
 800d528:	f7f4 fa4e 	bl	80019c8 <_close>
 800d52c:	1c43      	adds	r3, r0, #1
 800d52e:	d102      	bne.n	800d536 <_close_r+0x1a>
 800d530:	682b      	ldr	r3, [r5, #0]
 800d532:	b103      	cbz	r3, 800d536 <_close_r+0x1a>
 800d534:	6023      	str	r3, [r4, #0]
 800d536:	bd38      	pop	{r3, r4, r5, pc}
 800d538:	20009e48 	.word	0x20009e48

0800d53c <_fstat_r>:
 800d53c:	b538      	push	{r3, r4, r5, lr}
 800d53e:	4d07      	ldr	r5, [pc, #28]	; (800d55c <_fstat_r+0x20>)
 800d540:	2300      	movs	r3, #0
 800d542:	4604      	mov	r4, r0
 800d544:	4608      	mov	r0, r1
 800d546:	4611      	mov	r1, r2
 800d548:	602b      	str	r3, [r5, #0]
 800d54a:	f7f4 fa48 	bl	80019de <_fstat>
 800d54e:	1c43      	adds	r3, r0, #1
 800d550:	d102      	bne.n	800d558 <_fstat_r+0x1c>
 800d552:	682b      	ldr	r3, [r5, #0]
 800d554:	b103      	cbz	r3, 800d558 <_fstat_r+0x1c>
 800d556:	6023      	str	r3, [r4, #0]
 800d558:	bd38      	pop	{r3, r4, r5, pc}
 800d55a:	bf00      	nop
 800d55c:	20009e48 	.word	0x20009e48

0800d560 <_isatty_r>:
 800d560:	b538      	push	{r3, r4, r5, lr}
 800d562:	4d06      	ldr	r5, [pc, #24]	; (800d57c <_isatty_r+0x1c>)
 800d564:	2300      	movs	r3, #0
 800d566:	4604      	mov	r4, r0
 800d568:	4608      	mov	r0, r1
 800d56a:	602b      	str	r3, [r5, #0]
 800d56c:	f7f4 fa4d 	bl	8001a0a <_isatty>
 800d570:	1c43      	adds	r3, r0, #1
 800d572:	d102      	bne.n	800d57a <_isatty_r+0x1a>
 800d574:	682b      	ldr	r3, [r5, #0]
 800d576:	b103      	cbz	r3, 800d57a <_isatty_r+0x1a>
 800d578:	6023      	str	r3, [r4, #0]
 800d57a:	bd38      	pop	{r3, r4, r5, pc}
 800d57c:	20009e48 	.word	0x20009e48

0800d580 <_lseek_r>:
 800d580:	b538      	push	{r3, r4, r5, lr}
 800d582:	4d07      	ldr	r5, [pc, #28]	; (800d5a0 <_lseek_r+0x20>)
 800d584:	4604      	mov	r4, r0
 800d586:	4608      	mov	r0, r1
 800d588:	4611      	mov	r1, r2
 800d58a:	2200      	movs	r2, #0
 800d58c:	602a      	str	r2, [r5, #0]
 800d58e:	461a      	mov	r2, r3
 800d590:	f7f4 fa5e 	bl	8001a50 <_lseek>
 800d594:	1c43      	adds	r3, r0, #1
 800d596:	d102      	bne.n	800d59e <_lseek_r+0x1e>
 800d598:	682b      	ldr	r3, [r5, #0]
 800d59a:	b103      	cbz	r3, 800d59e <_lseek_r+0x1e>
 800d59c:	6023      	str	r3, [r4, #0]
 800d59e:	bd38      	pop	{r3, r4, r5, pc}
 800d5a0:	20009e48 	.word	0x20009e48

0800d5a4 <_malloc_usable_size_r>:
 800d5a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d5a8:	1f18      	subs	r0, r3, #4
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	bfbc      	itt	lt
 800d5ae:	580b      	ldrlt	r3, [r1, r0]
 800d5b0:	18c0      	addlt	r0, r0, r3
 800d5b2:	4770      	bx	lr

0800d5b4 <_read_r>:
 800d5b4:	b538      	push	{r3, r4, r5, lr}
 800d5b6:	4d07      	ldr	r5, [pc, #28]	; (800d5d4 <_read_r+0x20>)
 800d5b8:	4604      	mov	r4, r0
 800d5ba:	4608      	mov	r0, r1
 800d5bc:	4611      	mov	r1, r2
 800d5be:	2200      	movs	r2, #0
 800d5c0:	602a      	str	r2, [r5, #0]
 800d5c2:	461a      	mov	r2, r3
 800d5c4:	f7f4 fad4 	bl	8001b70 <_read>
 800d5c8:	1c43      	adds	r3, r0, #1
 800d5ca:	d102      	bne.n	800d5d2 <_read_r+0x1e>
 800d5cc:	682b      	ldr	r3, [r5, #0]
 800d5ce:	b103      	cbz	r3, 800d5d2 <_read_r+0x1e>
 800d5d0:	6023      	str	r3, [r4, #0]
 800d5d2:	bd38      	pop	{r3, r4, r5, pc}
 800d5d4:	20009e48 	.word	0x20009e48

0800d5d8 <_init>:
 800d5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5da:	bf00      	nop
 800d5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5de:	bc08      	pop	{r3}
 800d5e0:	469e      	mov	lr, r3
 800d5e2:	4770      	bx	lr

0800d5e4 <_fini>:
 800d5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5e6:	bf00      	nop
 800d5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5ea:	bc08      	pop	{r3}
 800d5ec:	469e      	mov	lr, r3
 800d5ee:	4770      	bx	lr
