module counter #(parameter N=6)(input rst,clk,a, output[N-1] count );
		
		logic [N-1] state,nextState;
		
		
		//reset asincronico
		always @(!rst)begin
			state=~0;
		end
		
		//logica secuencia
		
		always(posedge clk)begin
			state<=nextState;
		
		end
		
		//logica de siguiente estado
		
		always(*)begin
			if(a)begin
				case(state)
				
					0:nextState=~0;
					default:nextState=state-1;
				
				endcase
			end
			else nextState=state;
		
		end
		
	
		
		
		
		

endmodule
