
reynolds-switch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c08  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003cc8  08003cc8  00004cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d08  08003d08  00005068  2**0
                  CONTENTS
  4 .ARM          00000000  08003d08  08003d08  00005068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d08  08003d08  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d08  08003d08  00004d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d0c  08003d0c  00004d0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003d10  00005000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a0c  20000068  08003d78  00005068  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000a74  08003d78  00005a74  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015b27  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000358b  00000000  00000000  0001abb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000742a  00000000  00000000  0001e142  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e40  00000000  00000000  00025570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000df2  00000000  00000000  000263b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014080  00000000  00000000  000271a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016048  00000000  00000000  0003b222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007cc93  00000000  00000000  0005126a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000cdefd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000287c  00000000  00000000  000cdf40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  000d07bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003cb0 	.word	0x08003cb0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08003cb0 	.word	0x08003cb0

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			@ (mov r8, r8)

08000130 <__gnu_thumb1_case_shi>:
 8000130:	b403      	push	{r0, r1}
 8000132:	4671      	mov	r1, lr
 8000134:	0849      	lsrs	r1, r1, #1
 8000136:	0040      	lsls	r0, r0, #1
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	5e09      	ldrsh	r1, [r1, r0]
 800013c:	0049      	lsls	r1, r1, #1
 800013e:	448e      	add	lr, r1
 8000140:	bc03      	pop	{r0, r1}
 8000142:	4770      	bx	lr

08000144 <__gnu_thumb1_case_uhi>:
 8000144:	b403      	push	{r0, r1}
 8000146:	4671      	mov	r1, lr
 8000148:	0849      	lsrs	r1, r1, #1
 800014a:	0040      	lsls	r0, r0, #1
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	5a09      	ldrh	r1, [r1, r0]
 8000150:	0049      	lsls	r1, r1, #1
 8000152:	448e      	add	lr, r1
 8000154:	bc03      	pop	{r0, r1}
 8000156:	4770      	bx	lr

08000158 <__udivsi3>:
 8000158:	2200      	movs	r2, #0
 800015a:	0843      	lsrs	r3, r0, #1
 800015c:	428b      	cmp	r3, r1
 800015e:	d374      	bcc.n	800024a <__udivsi3+0xf2>
 8000160:	0903      	lsrs	r3, r0, #4
 8000162:	428b      	cmp	r3, r1
 8000164:	d35f      	bcc.n	8000226 <__udivsi3+0xce>
 8000166:	0a03      	lsrs	r3, r0, #8
 8000168:	428b      	cmp	r3, r1
 800016a:	d344      	bcc.n	80001f6 <__udivsi3+0x9e>
 800016c:	0b03      	lsrs	r3, r0, #12
 800016e:	428b      	cmp	r3, r1
 8000170:	d328      	bcc.n	80001c4 <__udivsi3+0x6c>
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d30d      	bcc.n	8000194 <__udivsi3+0x3c>
 8000178:	22ff      	movs	r2, #255	@ 0xff
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	ba12      	rev	r2, r2
 800017e:	0c03      	lsrs	r3, r0, #16
 8000180:	428b      	cmp	r3, r1
 8000182:	d302      	bcc.n	800018a <__udivsi3+0x32>
 8000184:	1212      	asrs	r2, r2, #8
 8000186:	0209      	lsls	r1, r1, #8
 8000188:	d065      	beq.n	8000256 <__udivsi3+0xfe>
 800018a:	0b03      	lsrs	r3, r0, #12
 800018c:	428b      	cmp	r3, r1
 800018e:	d319      	bcc.n	80001c4 <__udivsi3+0x6c>
 8000190:	e000      	b.n	8000194 <__udivsi3+0x3c>
 8000192:	0a09      	lsrs	r1, r1, #8
 8000194:	0bc3      	lsrs	r3, r0, #15
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x46>
 800019a:	03cb      	lsls	r3, r1, #15
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b83      	lsrs	r3, r0, #14
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x52>
 80001a6:	038b      	lsls	r3, r1, #14
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b43      	lsrs	r3, r0, #13
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x5e>
 80001b2:	034b      	lsls	r3, r1, #13
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0b03      	lsrs	r3, r0, #12
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x6a>
 80001be:	030b      	lsls	r3, r1, #12
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0ac3      	lsrs	r3, r0, #11
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x76>
 80001ca:	02cb      	lsls	r3, r1, #11
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a83      	lsrs	r3, r0, #10
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x82>
 80001d6:	028b      	lsls	r3, r1, #10
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a43      	lsrs	r3, r0, #9
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x8e>
 80001e2:	024b      	lsls	r3, r1, #9
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	0a03      	lsrs	r3, r0, #8
 80001ea:	428b      	cmp	r3, r1
 80001ec:	d301      	bcc.n	80001f2 <__udivsi3+0x9a>
 80001ee:	020b      	lsls	r3, r1, #8
 80001f0:	1ac0      	subs	r0, r0, r3
 80001f2:	4152      	adcs	r2, r2
 80001f4:	d2cd      	bcs.n	8000192 <__udivsi3+0x3a>
 80001f6:	09c3      	lsrs	r3, r0, #7
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xa8>
 80001fc:	01cb      	lsls	r3, r1, #7
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0983      	lsrs	r3, r0, #6
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xb4>
 8000208:	018b      	lsls	r3, r1, #6
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0943      	lsrs	r3, r0, #5
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xc0>
 8000214:	014b      	lsls	r3, r1, #5
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0903      	lsrs	r3, r0, #4
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xcc>
 8000220:	010b      	lsls	r3, r1, #4
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	08c3      	lsrs	r3, r0, #3
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xd8>
 800022c:	00cb      	lsls	r3, r1, #3
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0883      	lsrs	r3, r0, #2
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xe4>
 8000238:	008b      	lsls	r3, r1, #2
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	0843      	lsrs	r3, r0, #1
 8000240:	428b      	cmp	r3, r1
 8000242:	d301      	bcc.n	8000248 <__udivsi3+0xf0>
 8000244:	004b      	lsls	r3, r1, #1
 8000246:	1ac0      	subs	r0, r0, r3
 8000248:	4152      	adcs	r2, r2
 800024a:	1a41      	subs	r1, r0, r1
 800024c:	d200      	bcs.n	8000250 <__udivsi3+0xf8>
 800024e:	4601      	mov	r1, r0
 8000250:	4152      	adcs	r2, r2
 8000252:	4610      	mov	r0, r2
 8000254:	4770      	bx	lr
 8000256:	e7ff      	b.n	8000258 <__udivsi3+0x100>
 8000258:	b501      	push	{r0, lr}
 800025a:	2000      	movs	r0, #0
 800025c:	f000 f806 	bl	800026c <__aeabi_idiv0>
 8000260:	bd02      	pop	{r1, pc}
 8000262:	46c0      	nop			@ (mov r8, r8)

08000264 <__aeabi_uidivmod>:
 8000264:	2900      	cmp	r1, #0
 8000266:	d0f7      	beq.n	8000258 <__udivsi3+0x100>
 8000268:	e776      	b.n	8000158 <__udivsi3>
 800026a:	4770      	bx	lr

0800026c <__aeabi_idiv0>:
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			@ (mov r8, r8)

08000270 <nutone_app_config>:
							deadline_timer_t *timer_fsm_fan,
							deadline_timer_t *timer_fsm_white,
							deadline_timer_t *timer_fsm_vyv,
							deadline_timer_t *timer_fsm_vyv_timeout,
							deadline_timer_t *timer_fsm_vyv_safe)
{
 8000270:	b510      	push	{r4, lr}
 8000272:	0004      	movs	r4, r0
 8000274:	9804      	ldr	r0, [sp, #16]
	nutone_app_hand->motion_hand = motion_hand;
 8000276:	6062      	str	r2, [r4, #4]
	nutone_app_hand->nutone_dev = nutone_dev;
	nutone_app_hand->button_white = button_white;
	nutone_app_hand->button_fan = button_fan;
 8000278:	60a3      	str	r3, [r4, #8]
	nutone_app_hand->button_white = button_white;
 800027a:	9a02      	ldr	r2, [sp, #8]
	nutone_app_hand->button_vyv = button_vyv;
 800027c:	9b03      	ldr	r3, [sp, #12]
	nutone_app_hand->nutone_dev = nutone_dev;
 800027e:	6021      	str	r1, [r4, #0]
	nutone_app_hand->button_white = button_white;
 8000280:	60e2      	str	r2, [r4, #12]
	nutone_app_hand->button_vyv = button_vyv;
 8000282:	6123      	str	r3, [r4, #16]
	nutone_app_hand->led_signal_hand = led_signal_hand;
 8000284:	61e0      	str	r0, [r4, #28]
	led_signal_start(nutone_app_hand->led_signal_hand->led_signal);
 8000286:	6800      	ldr	r0, [r0, #0]
 8000288:	f000 fb56 	bl	8000938 <led_signal_start>
	nutone_app_hand->signals.vyv_fsm_status = MOTION_LIGHT_FSM_STATUS_READY;
	nutone_app_hand->signals.white_fsm_status = MOTION_LIGHT_FSM_STATUS_READY;

	nutone_app_hand->fsm_state_white = MOTION_LIGHT_IDLE;

	nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_IDLE;
 800028c:	2000      	movs	r0, #0
	nutone_app_hand->timer_fsm_white = timer_fsm_white;
 800028e:	9b06      	ldr	r3, [sp, #24]
 8000290:	6223      	str	r3, [r4, #32]
	nutone_app_hand->timer_fsm_vyv = timer_fsm_vyv;
 8000292:	9b07      	ldr	r3, [sp, #28]
 8000294:	6263      	str	r3, [r4, #36]	@ 0x24
	nutone_app_hand->timer_fsm_vyv_safe = timer_fsm_vyv_safe;
 8000296:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000298:	62e3      	str	r3, [r4, #44]	@ 0x2c
	nutone_app_hand->timer_fsm_vyv_timeout = timer_fsm_vyv_timeout;
 800029a:	9b08      	ldr	r3, [sp, #32]
 800029c:	62a3      	str	r3, [r4, #40]	@ 0x28
	nutone_app_hand->timer_fsm_fan = timer_fsm_fan;
 800029e:	9b05      	ldr	r3, [sp, #20]
 80002a0:	6323      	str	r3, [r4, #48]	@ 0x30
	nutone_app_hand->signals.motion_light = MOTION_ISR_ATTENDED;
 80002a2:	4b03      	ldr	r3, [pc, #12]	@ (80002b0 <nutone_app_config+0x40>)
 80002a4:	6363      	str	r3, [r4, #52]	@ 0x34
	nutone_app_hand->signals.wait = MOTION_UV_WAIT_FALSE;
 80002a6:	4b03      	ldr	r3, [pc, #12]	@ (80002b4 <nutone_app_config+0x44>)
 80002a8:	63a3      	str	r3, [r4, #56]	@ 0x38
	nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_IDLE;
 80002aa:	343c      	adds	r4, #60	@ 0x3c
 80002ac:	7020      	strb	r0, [r4, #0]

	return 0;
}
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	01010000 	.word	0x01010000
 80002b4:	00010101 	.word	0x00010101

080002b8 <nutone_fan_fsm>:

	return 0;
}

uint8_t nutone_fan_fsm(nutone_app_t *nutone_app_hand)
{
 80002b8:	b510      	push	{r4, lr}
	if(nutone_app_hand->button_fan->button->edge_attended ==
 80002ba:	6883      	ldr	r3, [r0, #8]
{
 80002bc:	0004      	movs	r4, r0
	if(nutone_app_hand->button_fan->button->edge_attended ==
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	7919      	ldrb	r1, [r3, #4]
 80002c2:	2902      	cmp	r1, #2
 80002c4:	d10a      	bne.n	80002dc <nutone_fan_fsm+0x24>
														BUTTON_ISR_UNATTENDED)
	{
		if(nutone_app_hand->button_fan->button->edge == BUTTON_EDGE_POSITIVE)
 80002c6:	785b      	ldrb	r3, [r3, #1]
		{
			nutone_set_command(nutone_app_hand->nutone_dev,
 80002c8:	6800      	ldr	r0, [r0, #0]
		if(nutone_app_hand->button_fan->button->edge == BUTTON_EDGE_POSITIVE)
 80002ca:	2b02      	cmp	r3, #2
 80002cc:	d100      	bne.n	80002d0 <nutone_fan_fsm+0x18>
			nutone_set_command(nutone_app_hand->nutone_dev,
 80002ce:	3901      	subs	r1, #1
														NUTONE_CMD_FAN_TURN_ON);
		}
		else
		{
			nutone_set_command(nutone_app_hand->nutone_dev,
 80002d0:	f000 ff4c 	bl	800116c <nutone_set_command>
													NUTONE_CMD_FAN_TURN_OFF);
		}
		nutone_app_hand->button_fan->button->edge_attended = BUTTON_ISR_ATTENDED;
 80002d4:	2200      	movs	r2, #0
 80002d6:	68a3      	ldr	r3, [r4, #8]
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	711a      	strb	r2, [r3, #4]
	}
	return 0;
}
 80002dc:	2000      	movs	r0, #0
 80002de:	bd10      	pop	{r4, pc}

080002e0 <nutone_white_fsm>:

uint8_t nutone_white_fsm(nutone_app_t *nutone_app_hand)
{
 80002e0:	b5f0      	push	{r4, r5, r6, r7, lr}

	button_isr_status_t button_isr_status;
	button_edge_t edge;
	deadline_timer_expired_t deadline_expired;

	button_t *button = nutone_app_hand->button_white->button;
 80002e2:	68c3      	ldr	r3, [r0, #12]
{
 80002e4:	b089      	sub	sp, #36	@ 0x24
	button_check_isr_request(*button, &button_isr_status, &edge);
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	aa07      	add	r2, sp, #28
 80002ea:	261d      	movs	r6, #29
 80002ec:	9203      	str	r2, [sp, #12]
 80002ee:	001a      	movs	r2, r3
 80002f0:	4669      	mov	r1, sp
{
 80002f2:	0004      	movs	r4, r0
	button_check_isr_request(*button, &button_isr_status, &edge);
 80002f4:	446e      	add	r6, sp
 80002f6:	9604      	str	r6, [sp, #16]
 80002f8:	3210      	adds	r2, #16
 80002fa:	caa1      	ldmia	r2!, {r0, r5, r7}
 80002fc:	c1a1      	stmia	r1!, {r0, r5, r7}
 80002fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000300:	f000 fa9f 	bl	8000842 <button_check_isr_request>

	volatile button_status_t button_status = BUTTON_OFF;
 8000304:	466b      	mov	r3, sp
 8000306:	2200      	movs	r2, #0
 8000308:	0025      	movs	r5, r4
 800030a:	779a      	strb	r2, [r3, #30]
	volatile nutone_cmd_state_t cmd_status;

	if(button_isr_status == BUTTON_ISR_UNATTENDED)
 800030c:	7f1b      	ldrb	r3, [r3, #28]
 800030e:	353b      	adds	r5, #59	@ 0x3b
 8000310:	2b02      	cmp	r3, #2
 8000312:	d114      	bne.n	800033e <nutone_white_fsm+0x5e>
	{
		if(edge == BUTTON_EDGE_NEGATIVE)
 8000314:	7831      	ldrb	r1, [r6, #0]
 8000316:	2901      	cmp	r1, #1
 8000318:	d111      	bne.n	800033e <nutone_white_fsm+0x5e>
		{
			nutone_app_hand->fsm_state_white = MOTION_LIGHT_TURN_OFF_LIGHT;
 800031a:	3305      	adds	r3, #5
 800031c:	702b      	strb	r3, [r5, #0]
			nutone_app_hand->button_white->button->edge_attended = PYD1598_WAKEUP_ISR_ATTENDED;
 800031e:	68e3      	ldr	r3, [r4, #12]
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	711a      	strb	r2, [r3, #4]
			}

			break;
		case MOTION_LIGHT_TURN_OFF_LIGHT:

			nutone_app_hand->signals.white_fsm_status = MOTION_LIGHT_FSM_STATUS_READY;
 8000324:	0023      	movs	r3, r4
 8000326:	2201      	movs	r2, #1
 8000328:	3339      	adds	r3, #57	@ 0x39
 800032a:	701a      	strb	r2, [r3, #0]

			deadline_timer_force_expiration(nutone_app_hand->timer_fsm_white);
 800032c:	6a20      	ldr	r0, [r4, #32]
 800032e:	f001 f897 	bl	8001460 <deadline_timer_force_expiration>
			//this is done in another fsm
			nutone_set_command(nutone_app_hand->nutone_dev,
 8000332:	2104      	movs	r1, #4
 8000334:	6820      	ldr	r0, [r4, #0]
 8000336:	f000 ff19 	bl	800116c <nutone_set_command>
													NUTONE_CMD_WHITE_TURN_OFF);
			nutone_app_hand->fsm_state_white = MOTION_LIGHT_IDLE;

			break;
		default:
			nutone_app_hand->fsm_state_white = MOTION_LIGHT_IDLE;
 800033a:	2300      	movs	r3, #0
 800033c:	e046      	b.n	80003cc <nutone_white_fsm+0xec>
	switch(nutone_app_hand->fsm_state_white)
 800033e:	7828      	ldrb	r0, [r5, #0]
 8000340:	2807      	cmp	r0, #7
 8000342:	d8fa      	bhi.n	800033a <nutone_white_fsm+0x5a>
 8000344:	f7ff fee0 	bl	8000108 <__gnu_thumb1_case_sqi>
 8000348:	32441c04 	.word	0x32441c04
 800034c:	ee0f4f4a 	.word	0xee0f4f4a
			if(button_isr_status == BUTTON_ISR_UNATTENDED)
 8000350:	2b02      	cmp	r3, #2
 8000352:	d108      	bne.n	8000366 <nutone_white_fsm+0x86>
				if(edge == BUTTON_EDGE_POSITIVE)
 8000354:	7833      	ldrb	r3, [r6, #0]
 8000356:	2b02      	cmp	r3, #2
 8000358:	d105      	bne.n	8000366 <nutone_white_fsm+0x86>
					nutone_app_hand->button_white->button->edge_attended = PYD1598_WAKEUP_ISR_ATTENDED;
 800035a:	2200      	movs	r2, #0
					nutone_app_hand->fsm_state_white = MOTION_LIGHT_CHECK_BUTTON;
 800035c:	3b01      	subs	r3, #1
 800035e:	702b      	strb	r3, [r5, #0]
					nutone_app_hand->button_white->button->edge_attended = PYD1598_WAKEUP_ISR_ATTENDED;
 8000360:	68e3      	ldr	r3, [r4, #12]
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	711a      	strb	r2, [r3, #4]
			if(nutone_app_hand->signals.motion_light == MOTION_ISR_UNATTENDED)
 8000366:	0023      	movs	r3, r4
 8000368:	3334      	adds	r3, #52	@ 0x34
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	2b02      	cmp	r3, #2
 800036e:	d104      	bne.n	800037a <nutone_white_fsm+0x9a>
				nutone_app_hand->fsm_state_white = MOTION_LIGHT_CHECK_BUTTON;
 8000370:	2301      	movs	r3, #1
 8000372:	702b      	strb	r3, [r5, #0]
				nutone_app_hand->signals.motion_light  = MOTION_ISR_ATTENDED;
 8000374:	2300      	movs	r3, #0
 8000376:	3434      	adds	r4, #52	@ 0x34
 8000378:	7023      	strb	r3, [r4, #0]

	return 0;



}
 800037a:	2000      	movs	r0, #0
 800037c:	b009      	add	sp, #36	@ 0x24
 800037e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			button_get_status(nutone_app_hand->button_white->button,
 8000380:	221e      	movs	r2, #30
 8000382:	68e3      	ldr	r3, [r4, #12]
 8000384:	446a      	add	r2, sp
 8000386:	0011      	movs	r1, r2
 8000388:	6818      	ldr	r0, [r3, #0]
 800038a:	f000 fa1d 	bl	80007c8 <button_get_status>
			if(button_status == BUTTON_ON)
 800038e:	466b      	mov	r3, sp
 8000390:	0022      	movs	r2, r4
 8000392:	7f99      	ldrb	r1, [r3, #30]
 8000394:	3234      	adds	r2, #52	@ 0x34
 8000396:	2300      	movs	r3, #0
 8000398:	2901      	cmp	r1, #1
 800039a:	d105      	bne.n	80003a8 <nutone_white_fsm+0xc8>
				nutone_app_hand->signals.white_fsm_status = MOTION_LIGHT_FSM_STATUS_BUSY;
 800039c:	3439      	adds	r4, #57	@ 0x39
				nutone_app_hand->fsm_state_white  = MOTION_LIGHT_WAIT_FOR_LIGHT;
 800039e:	3102      	adds	r1, #2
				nutone_app_hand->signals.white_fsm_status = MOTION_LIGHT_FSM_STATUS_BUSY;
 80003a0:	7023      	strb	r3, [r4, #0]
				nutone_app_hand->fsm_state_white  = MOTION_LIGHT_WAIT_FOR_LIGHT;
 80003a2:	7029      	strb	r1, [r5, #0]
				nutone_app_hand->signals.motion_light = MOTION_ISR_ATTENDED;
 80003a4:	7013      	strb	r3, [r2, #0]
 80003a6:	e7e8      	b.n	800037a <nutone_white_fsm+0x9a>
				nutone_app_hand->fsm_state_white = MOTION_LIGHT_IDLE;
 80003a8:	702b      	strb	r3, [r5, #0]
 80003aa:	e7fb      	b.n	80003a4 <nutone_white_fsm+0xc4>
			nutone_get_cmd_status(*nutone_app_hand->nutone_dev, &cmd_status);
 80003ac:	6823      	ldr	r3, [r4, #0]
 80003ae:	241f      	movs	r4, #31
 80003b0:	001a      	movs	r2, r3
 80003b2:	4669      	mov	r1, sp
 80003b4:	446c      	add	r4, sp
 80003b6:	9402      	str	r4, [sp, #8]
 80003b8:	3210      	adds	r2, #16
 80003ba:	ca41      	ldmia	r2!, {r0, r6}
 80003bc:	c141      	stmia	r1!, {r0, r6}
 80003be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80003c0:	f000 fed7 	bl	8001172 <nutone_get_cmd_status>
			if(cmd_status == NUTONE_CMD_STE_READY)
 80003c4:	7823      	ldrb	r3, [r4, #0]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d1d7      	bne.n	800037a <nutone_white_fsm+0x9a>
				nutone_app_hand->fsm_state_white  = MOTION_LIGHT_TURN_ON_LIGHT;
 80003ca:	3302      	adds	r3, #2
			nutone_app_hand->fsm_state_white = MOTION_LIGHT_IDLE;
 80003cc:	702b      	strb	r3, [r5, #0]
			break;
 80003ce:	e7d4      	b.n	800037a <nutone_white_fsm+0x9a>
			nutone_set_command(nutone_app_hand->nutone_dev,
 80003d0:	2103      	movs	r1, #3
 80003d2:	6820      	ldr	r0, [r4, #0]
 80003d4:	f000 feca 	bl	800116c <nutone_set_command>
			nutone_app_hand->fsm_state_white = MOTION_LIGHT_INIT_TIMER;
 80003d8:	2304      	movs	r3, #4
 80003da:	e7f7      	b.n	80003cc <nutone_white_fsm+0xec>
			deadline_timer_set_initial_time(nutone_app_hand->timer_fsm_white);
 80003dc:	6a20      	ldr	r0, [r4, #32]
 80003de:	f001 f844 	bl	800146a <deadline_timer_set_initial_time>
			nutone_app_hand->fsm_state_white  = MOTION_LIGHT_WAIT_EXPIRATION;
 80003e2:	2305      	movs	r3, #5
 80003e4:	e7f2      	b.n	80003cc <nutone_white_fsm+0xec>
			deadline_timer_check(nutone_app_hand->timer_fsm_white,
 80003e6:	261f      	movs	r6, #31
 80003e8:	446e      	add	r6, sp
 80003ea:	0031      	movs	r1, r6
 80003ec:	6a20      	ldr	r0, [r4, #32]
 80003ee:	f001 f871 	bl	80014d4 <deadline_timer_check>
			if(deadline_expired == TIMER_EXPIRED_TRUE)
 80003f2:	7833      	ldrb	r3, [r6, #0]
 80003f4:	2b01      	cmp	r3, #1
 80003f6:	d10b      	bne.n	8000410 <nutone_white_fsm+0x130>
				nutone_app_hand->signals.white_fsm_status = MOTION_LIGHT_FSM_STATUS_READY;
 80003f8:	0022      	movs	r2, r4
 80003fa:	3239      	adds	r2, #57	@ 0x39
 80003fc:	7013      	strb	r3, [r2, #0]
				deadline_timer_force_expiration(nutone_app_hand->timer_fsm_white);
 80003fe:	6a20      	ldr	r0, [r4, #32]
 8000400:	f001 f82e 	bl	8001460 <deadline_timer_force_expiration>
				nutone_set_command(nutone_app_hand->nutone_dev,
 8000404:	2104      	movs	r1, #4
 8000406:	6820      	ldr	r0, [r4, #0]
 8000408:	f000 feb0 	bl	800116c <nutone_set_command>
				nutone_app_hand->fsm_state_white = MOTION_LIGHT_WAIT_MOTION;
 800040c:	2306      	movs	r3, #6
 800040e:	702b      	strb	r3, [r5, #0]
			if(nutone_app_hand->signals.motion_light == MOTION_ISR_UNATTENDED)
 8000410:	3434      	adds	r4, #52	@ 0x34
 8000412:	7823      	ldrb	r3, [r4, #0]
 8000414:	2b02      	cmp	r3, #2
 8000416:	d1b0      	bne.n	800037a <nutone_white_fsm+0x9a>
				nutone_app_hand->signals.motion_light  = MOTION_ISR_ATTENDED;
 8000418:	2300      	movs	r3, #0
 800041a:	7023      	strb	r3, [r4, #0]
				nutone_app_hand->fsm_state_white = MOTION_LIGHT_INIT_TIMER;
 800041c:	e7dc      	b.n	80003d8 <nutone_white_fsm+0xf8>

0800041e <nutone_vyv_fsm>:
	button_edge_t edge;
	pyd1598_motion_isr_status_t motion_isr_status;
	deadline_timer_expired_t deadline_safe_expired;
	deadline_timer_expired_t deadline_timeout_expired;

	pyd1598_sensor_t *sensor = nutone_app_hand->motion_hand->motion_sensor;
 800041e:	6843      	ldr	r3, [r0, #4]
{
 8000420:	b5f0      	push	{r4, r5, r6, r7, lr}
	pyd1598_check_isr_request(*sensor, &motion_isr_status);
 8000422:	681d      	ldr	r5, [r3, #0]
 8000424:	235d      	movs	r3, #93	@ 0x5d
 8000426:	0029      	movs	r1, r5
{
 8000428:	0004      	movs	r4, r0
 800042a:	b099      	sub	sp, #100	@ 0x64
	pyd1598_check_isr_request(*sensor, &motion_isr_status);
 800042c:	446b      	add	r3, sp
 800042e:	2250      	movs	r2, #80	@ 0x50
 8000430:	3110      	adds	r1, #16
 8000432:	4668      	mov	r0, sp
 8000434:	9314      	str	r3, [sp, #80]	@ 0x50
 8000436:	f003 fc31 	bl	8003c9c <memcpy>
 800043a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800043c:	f000 fa9e 	bl	800097c <pyd1598_check_isr_request>

	button_t *button = nutone_app_hand->button_vyv->button;
 8000440:	6923      	ldr	r3, [r4, #16]
	button_check_isr_request(*button, &button_isr_status, &edge);
 8000442:	aa17      	add	r2, sp, #92	@ 0x5c
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	265b      	movs	r6, #91	@ 0x5b
 8000448:	9204      	str	r2, [sp, #16]
 800044a:	001a      	movs	r2, r3
 800044c:	4669      	mov	r1, sp
 800044e:	446e      	add	r6, sp
 8000450:	9603      	str	r6, [sp, #12]
 8000452:	3210      	adds	r2, #16
 8000454:	caa1      	ldmia	r2!, {r0, r5, r7}
 8000456:	c1a1      	stmia	r1!, {r0, r5, r7}
 8000458:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800045a:	f000 f9f2 	bl	8000842 <button_check_isr_request>



	if(	nutone_app_hand->nutone_dev->current_light_mode ==
 800045e:	6823      	ldr	r3, [r4, #0]
 8000460:	0025      	movs	r5, r4
 8000462:	7d99      	ldrb	r1, [r3, #22]
 8000464:	353c      	adds	r5, #60	@ 0x3c
 8000466:	1e4a      	subs	r2, r1, #1
 8000468:	1e50      	subs	r0, r2, #1
 800046a:	4182      	sbcs	r2, r0
 800046c:	0020      	movs	r0, r4
 800046e:	3038      	adds	r0, #56	@ 0x38
 8000470:	7002      	strb	r2, [r0, #0]
	else
	{
		nutone_app_hand->signals.wait = MOTION_UV_WAIT_FALSE;
	}

	if(nutone_app_hand->signals.uv_abort == MOTION_ABORT_TRUE)
 8000472:	0022      	movs	r2, r4
 8000474:	3236      	adds	r2, #54	@ 0x36
 8000476:	7810      	ldrb	r0, [r2, #0]
 8000478:	2800      	cmp	r0, #0
 800047a:	d103      	bne.n	8000484 <nutone_vyv_fsm+0x66>
	{
		nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_ABORT;
 800047c:	300b      	adds	r0, #11
 800047e:	7028      	strb	r0, [r5, #0]
		nutone_app_hand->signals.uv_abort = MOTION_ABORT_FALSE;
 8000480:	380a      	subs	r0, #10
 8000482:	7010      	strb	r0, [r2, #0]
	}

	if(nutone_app_hand->signals.uv_abort_white_button == MOTION_ABORT_TRUE)
 8000484:	0022      	movs	r2, r4
 8000486:	3237      	adds	r2, #55	@ 0x37
 8000488:	7810      	ldrb	r0, [r2, #0]
 800048a:	2800      	cmp	r0, #0
 800048c:	d103      	bne.n	8000496 <nutone_vyv_fsm+0x78>
	{
		nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_ABORT_WHITE_BUTTON;
 800048e:	300c      	adds	r0, #12
 8000490:	7028      	strb	r0, [r5, #0]
		nutone_app_hand->signals.uv_abort_white_button = MOTION_ABORT_FALSE;
 8000492:	380b      	subs	r0, #11
 8000494:	7010      	strb	r0, [r2, #0]
	}

	if(button_isr_status == BUTTON_ISR_UNATTENDED)
 8000496:	7832      	ldrb	r2, [r6, #0]
 8000498:	2a02      	cmp	r2, #2
 800049a:	d107      	bne.n	80004ac <nutone_vyv_fsm+0x8e>
	{
		if(nutone_app_hand->button_vyv->button->push_status == BUTTON_PUSH_OFF)
 800049c:	6920      	ldr	r0, [r4, #16]
 800049e:	6800      	ldr	r0, [r0, #0]
 80004a0:	78c6      	ldrb	r6, [r0, #3]
 80004a2:	2e00      	cmp	r6, #0
 80004a4:	d102      	bne.n	80004ac <nutone_vyv_fsm+0x8e>
		{
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_ABORT;
			nutone_app_hand->button_vyv->button->edge_attended = PYD1598_WAKEUP_ISR_ATTENDED;
 80004a6:	7106      	strb	r6, [r0, #4]
				nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_ABORT;
			}

			break;
		case MOTION_LIGHT_UV_ABORT:
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 80004a8:	230a      	movs	r3, #10
 80004aa:	e036      	b.n	800051a <nutone_vyv_fsm+0xfc>
	switch(nutone_app_hand->fsm_state_uyu)
 80004ac:	7828      	ldrb	r0, [r5, #0]
 80004ae:	280c      	cmp	r0, #12
 80004b0:	d900      	bls.n	80004b4 <nutone_vyv_fsm+0x96>
 80004b2:	e0be      	b.n	8000632 <nutone_vyv_fsm+0x214>
 80004b4:	f7ff fe3c 	bl	8000130 <__gnu_thumb1_case_shi>
 80004b8:	0021000d 	.word	0x0021000d
 80004bc:	003300bd 	.word	0x003300bd
 80004c0:	0053004b 	.word	0x0053004b
 80004c4:	00790069 	.word	0x00790069
 80004c8:	0088007f 	.word	0x0088007f
 80004cc:	fff80094 	.word	0xfff80094
 80004d0:	00af      	.short	0x00af
			if(button_isr_status == BUTTON_ISR_UNATTENDED)
 80004d2:	2a02      	cmp	r2, #2
 80004d4:	d107      	bne.n	80004e6 <nutone_vyv_fsm+0xc8>
				if(nutone_app_hand->button_vyv->button->push_status == BUTTON_PUSH_ON)
 80004d6:	6923      	ldr	r3, [r4, #16]
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	78da      	ldrb	r2, [r3, #3]
 80004dc:	2a01      	cmp	r2, #1
 80004de:	d102      	bne.n	80004e6 <nutone_vyv_fsm+0xc8>
					nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_INIT_TIMEOUT_TIMER;
 80004e0:	702a      	strb	r2, [r5, #0]
					nutone_app_hand->button_vyv->button->edge_attended = PYD1598_WAKEUP_ISR_ATTENDED;
 80004e2:	2200      	movs	r2, #0
 80004e4:	711a      	strb	r2, [r3, #4]
			if(nutone_app_hand->signals.motion_uv  == MOTION_ISR_UNATTENDED)
 80004e6:	3435      	adds	r4, #53	@ 0x35
 80004e8:	7823      	ldrb	r3, [r4, #0]
 80004ea:	2b02      	cmp	r3, #2
 80004ec:	d101      	bne.n	80004f2 <nutone_vyv_fsm+0xd4>
				nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 80004ee:	2300      	movs	r3, #0
 80004f0:	7023      	strb	r3, [r4, #0]
			__NOP();//Do nothing
 80004f2:	46c0      	nop			@ (mov r8, r8)




	return 0;
}
 80004f4:	2000      	movs	r0, #0
 80004f6:	b019      	add	sp, #100	@ 0x64
 80004f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
			nutone_app_hand->signals.vyv_fsm_status = MOTION_LIGHT_FSM_STATUS_BUSY;
 80004fa:	0023      	movs	r3, r4
 80004fc:	2200      	movs	r2, #0
 80004fe:	333a      	adds	r3, #58	@ 0x3a
 8000500:	701a      	strb	r2, [r3, #0]
			deadline_timer_set_initial_time(nutone_app_hand->timer_fsm_vyv_timeout);
 8000502:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8000504:	f000 ffb1 	bl	800146a <deadline_timer_set_initial_time>
			led_signal_start(nutone_app_hand->led_signal_hand->led_signal);
 8000508:	69e3      	ldr	r3, [r4, #28]
 800050a:	6818      	ldr	r0, [r3, #0]
 800050c:	f000 fa14 	bl	8000938 <led_signal_start>
			nutone_app_hand->led_signal_hand->led_signal->type = LED_SIGNAL_BLINK;
 8000510:	2202      	movs	r2, #2
 8000512:	69e3      	ldr	r3, [r4, #28]
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	725a      	strb	r2, [r3, #9]
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_WAIT_MOTION_TIMEOUT;
 8000518:	2303      	movs	r3, #3
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_IDLE;
 800051a:	702b      	strb	r3, [r5, #0]
			break;
 800051c:	e7ea      	b.n	80004f4 <nutone_vyv_fsm+0xd6>
			if(nutone_app_hand->signals.motion_uv  == MOTION_ISR_UNATTENDED)
 800051e:	0026      	movs	r6, r4
 8000520:	3635      	adds	r6, #53	@ 0x35
 8000522:	7833      	ldrb	r3, [r6, #0]
 8000524:	2b02      	cmp	r3, #2
 8000526:	d101      	bne.n	800052c <nutone_vyv_fsm+0x10e>
				nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 8000528:	2300      	movs	r3, #0
 800052a:	7033      	strb	r3, [r6, #0]
			deadline_timer_check(nutone_app_hand->timer_fsm_vyv_timeout,
 800052c:	275f      	movs	r7, #95	@ 0x5f
 800052e:	446f      	add	r7, sp
 8000530:	0039      	movs	r1, r7
 8000532:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8000534:	f000 ffce 	bl	80014d4 <deadline_timer_check>
			if(deadline_timeout_expired == TIMER_EXPIRED_TRUE)//This should be a long timer
 8000538:	783b      	ldrb	r3, [r7, #0]
 800053a:	2b01      	cmp	r3, #1
 800053c:	d1da      	bne.n	80004f4 <nutone_vyv_fsm+0xd6>
				nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 800053e:	2200      	movs	r2, #0
 8000540:	7032      	strb	r2, [r6, #0]
				nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 8000542:	3204      	adds	r2, #4
 8000544:	702a      	strb	r2, [r5, #0]
				nutone_app_hand->led_signal_hand->led_signal->type = LED_SIGNAL_SOLID;
 8000546:	69e2      	ldr	r2, [r4, #28]
 8000548:	6812      	ldr	r2, [r2, #0]
 800054a:	7253      	strb	r3, [r2, #9]
 800054c:	e7d2      	b.n	80004f4 <nutone_vyv_fsm+0xd6>
			deadline_timer_set_initial_time(nutone_app_hand->timer_fsm_vyv_safe);
 800054e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8000550:	f000 ff8b 	bl	800146a <deadline_timer_set_initial_time>
			nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 8000554:	2300      	movs	r3, #0
 8000556:	3435      	adds	r4, #53	@ 0x35
 8000558:	7023      	strb	r3, [r4, #0]
					nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_WAIT_LIGHT;
 800055a:	3305      	adds	r3, #5
 800055c:	e7dd      	b.n	800051a <nutone_vyv_fsm+0xfc>
				nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 800055e:	2304      	movs	r3, #4
			if(nutone_app_hand->signals.wait == MOTION_UV_WAIT_TRUE)
 8000560:	2901      	cmp	r1, #1
 8000562:	d0da      	beq.n	800051a <nutone_vyv_fsm+0xfc>
				deadline_timer_check(nutone_app_hand->timer_fsm_vyv_safe,
 8000564:	265e      	movs	r6, #94	@ 0x5e
 8000566:	446e      	add	r6, sp
 8000568:	0031      	movs	r1, r6
 800056a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800056c:	f000 ffb2 	bl	80014d4 <deadline_timer_check>
				if(deadline_safe_expired == TIMER_EXPIRED_TRUE)//This should be a long timer
 8000570:	7833      	ldrb	r3, [r6, #0]
 8000572:	2b01      	cmp	r3, #1
 8000574:	d0f1      	beq.n	800055a <nutone_vyv_fsm+0x13c>
					if(nutone_app_hand->signals.motion_uv == MOTION_ISR_UNATTENDED)
 8000576:	0023      	movs	r3, r4
 8000578:	3335      	adds	r3, #53	@ 0x35
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	2b02      	cmp	r3, #2
 800057e:	d1b9      	bne.n	80004f4 <nutone_vyv_fsm+0xd6>
						nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 8000580:	2300      	movs	r3, #0
 8000582:	3435      	adds	r4, #53	@ 0x35
 8000584:	7023      	strb	r3, [r4, #0]
						nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_ABORT;
 8000586:	330b      	adds	r3, #11
 8000588:	e7c7      	b.n	800051a <nutone_vyv_fsm+0xfc>
			nutone_get_cmd_status(*nutone_app_hand->nutone_dev, &cmd_status);
 800058a:	245f      	movs	r4, #95	@ 0x5f
 800058c:	001a      	movs	r2, r3
 800058e:	4669      	mov	r1, sp
 8000590:	446c      	add	r4, sp
 8000592:	9402      	str	r4, [sp, #8]
 8000594:	3210      	adds	r2, #16
 8000596:	ca41      	ldmia	r2!, {r0, r6}
 8000598:	c141      	stmia	r1!, {r0, r6}
 800059a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800059c:	f000 fde9 	bl	8001172 <nutone_get_cmd_status>
			if(cmd_status == NUTONE_CMD_STE_READY)
 80005a0:	7823      	ldrb	r3, [r4, #0]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d1a6      	bne.n	80004f4 <nutone_vyv_fsm+0xd6>
				nutone_app_hand->fsm_state_uyu  = MOTION_LIGHT_UV_TURN_ON_LIGHT;
 80005a6:	3307      	adds	r3, #7
 80005a8:	e7b7      	b.n	800051a <nutone_vyv_fsm+0xfc>
			nutone_set_command(nutone_app_hand->nutone_dev,
 80005aa:	0018      	movs	r0, r3
 80005ac:	2105      	movs	r1, #5
 80005ae:	f000 fddd 	bl	800116c <nutone_set_command>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_INIT_TIMER;
 80005b2:	2308      	movs	r3, #8
 80005b4:	e7b1      	b.n	800051a <nutone_vyv_fsm+0xfc>
			nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 80005b6:	0023      	movs	r3, r4
 80005b8:	2200      	movs	r2, #0
 80005ba:	3335      	adds	r3, #53	@ 0x35
 80005bc:	701a      	strb	r2, [r3, #0]
			deadline_timer_set_initial_time(nutone_app_hand->timer_fsm_vyv);
 80005be:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80005c0:	f000 ff53 	bl	800146a <deadline_timer_set_initial_time>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_WAIT_EXPIRATION;
 80005c4:	2309      	movs	r3, #9
 80005c6:	e7a8      	b.n	800051a <nutone_vyv_fsm+0xfc>
			deadline_timer_check(nutone_app_hand->timer_fsm_vyv,
 80005c8:	265f      	movs	r6, #95	@ 0x5f
 80005ca:	446e      	add	r6, sp
 80005cc:	0031      	movs	r1, r6
 80005ce:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80005d0:	f000 ff80 	bl	80014d4 <deadline_timer_check>
			if(deadline_expired == TIMER_EXPIRED_TRUE)
 80005d4:	7833      	ldrb	r3, [r6, #0]
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d1cd      	bne.n	8000576 <nutone_vyv_fsm+0x158>
				nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 80005da:	3309      	adds	r3, #9
 80005dc:	702b      	strb	r3, [r5, #0]
			if(nutone_app_hand->signals.motion_uv == MOTION_ISR_UNATTENDED)
 80005de:	e7ca      	b.n	8000576 <nutone_vyv_fsm+0x158>
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_OFF;
 80005e0:	2600      	movs	r6, #0
			deadline_timer_force_expiration(nutone_app_hand->timer_fsm_vyv);
 80005e2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80005e4:	f000 ff3c 	bl	8001460 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(nutone_app_hand->timer_fsm_vyv_timeout);
 80005e8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80005ea:	f000 ff39 	bl	8001460 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(nutone_app_hand->timer_fsm_vyv_safe);
 80005ee:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80005f0:	f000 ff36 	bl	8001460 <deadline_timer_force_expiration>
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_OFF;
 80005f4:	6923      	ldr	r3, [r4, #16]
			nutone_set_command(nutone_app_hand->nutone_dev,
 80005f6:	2106      	movs	r1, #6
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_OFF;
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	70de      	strb	r6, [r3, #3]
			nutone_set_command(nutone_app_hand->nutone_dev,
 80005fc:	6820      	ldr	r0, [r4, #0]
 80005fe:	f000 fdb5 	bl	800116c <nutone_set_command>
			nutone_app_hand->signals.vyv_fsm_status = MOTION_LIGHT_FSM_STATUS_READY;
 8000602:	0023      	movs	r3, r4
 8000604:	2201      	movs	r2, #1
 8000606:	333a      	adds	r3, #58	@ 0x3a
 8000608:	701a      	strb	r2, [r3, #0]
			led_signal_stop(nutone_app_hand->led_signal_hand->led_signal);
 800060a:	69e3      	ldr	r3, [r4, #28]
 800060c:	6818      	ldr	r0, [r3, #0]
 800060e:	f000 f997 	bl	8000940 <led_signal_stop>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_IDLE;
 8000612:	702e      	strb	r6, [r5, #0]
			break;
 8000614:	e76e      	b.n	80004f4 <nutone_vyv_fsm+0xd6>
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_OFF;
 8000616:	2600      	movs	r6, #0
			deadline_timer_force_expiration(nutone_app_hand->timer_fsm_vyv);
 8000618:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800061a:	f000 ff21 	bl	8001460 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(nutone_app_hand->timer_fsm_vyv_timeout);
 800061e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8000620:	f000 ff1e 	bl	8001460 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(nutone_app_hand->timer_fsm_vyv_safe);
 8000624:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8000626:	f000 ff1b 	bl	8001460 <deadline_timer_force_expiration>
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_OFF;
 800062a:	6923      	ldr	r3, [r4, #16]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	70de      	strb	r6, [r3, #3]
 8000630:	e7e7      	b.n	8000602 <nutone_vyv_fsm+0x1e4>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_IDLE;
 8000632:	2300      	movs	r3, #0
 8000634:	e771      	b.n	800051a <nutone_vyv_fsm+0xfc>

08000636 <nutone_app_fsm>:
{
 8000636:	b510      	push	{r4, lr}
 8000638:	0004      	movs	r4, r0
	nutone_fan_fsm(nutone_app_hand);
 800063a:	f7ff fe3d 	bl	80002b8 <nutone_fan_fsm>
	nutone_white_fsm(nutone_app_hand);
 800063e:	0020      	movs	r0, r4
 8000640:	f7ff fe4e 	bl	80002e0 <nutone_white_fsm>
	nutone_vyv_fsm(nutone_app_hand);
 8000644:	0020      	movs	r0, r4
 8000646:	f7ff feea 	bl	800041e <nutone_vyv_fsm>
	nutone_fsm(nutone_app_hand->nutone_dev);
 800064a:	6820      	ldr	r0, [r4, #0]
 800064c:	f000 fdbc 	bl	80011c8 <nutone_fsm>
}
 8000650:	2000      	movs	r0, #0
 8000652:	bd10      	pop	{r4, pc}

08000654 <nutone_app_check_button_event>:


}

void nutone_app_check_button_event(deadline_timer_t *deadline_events, button_t *button)
{
 8000654:	b573      	push	{r0, r1, r4, r5, r6, lr}
	deadline_timer_expired_t timer_expired;
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 8000656:	7c8b      	ldrb	r3, [r1, #18]
{
 8000658:	0004      	movs	r4, r0
 800065a:	000d      	movs	r5, r1
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 800065c:	2b00      	cmp	r3, #0
 800065e:	d10d      	bne.n	800067c <nutone_app_check_button_event+0x28>
	{
		//TODO: (medium) Check if a new timer should be configured
		deadline_timer_check(deadline_events, &timer_expired);
 8000660:	466b      	mov	r3, sp
 8000662:	1dde      	adds	r6, r3, #7
 8000664:	0031      	movs	r1, r6
 8000666:	f000 ff35 	bl	80014d4 <deadline_timer_check>

		if(timer_expired == TIMER_EXPIRED_TRUE)
 800066a:	7833      	ldrb	r3, [r6, #0]
 800066c:	2b01      	cmp	r3, #1
 800066e:	d105      	bne.n	800067c <nutone_app_check_button_event+0x28>
		{
			button_debounce_fsm(button);
 8000670:	0028      	movs	r0, r5
 8000672:	f000 f8be 	bl	80007f2 <button_debounce_fsm>
			deadline_timer_set_initial_time(deadline_events);
 8000676:	0020      	movs	r0, r4
 8000678:	f000 fef7 	bl	800146a <deadline_timer_set_initial_time>
		}
	}
}
 800067c:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
	...

08000680 <nutone_app_check_events>:
{
 8000680:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile pyd1598_motion_isr_status_t motion_isr_status = PYD1598_MOTION_ISR_ATTENDED;
 8000682:	251d      	movs	r5, #29
 8000684:	2600      	movs	r6, #0
{
 8000686:	b08b      	sub	sp, #44	@ 0x2c
	volatile pyd1598_motion_isr_status_t motion_isr_status = PYD1598_MOTION_ISR_ATTENDED;
 8000688:	ab02      	add	r3, sp, #8
 800068a:	18ed      	adds	r5, r5, r3
	pyd1598_read_wakeup_signal(nutone_app_hand->motion_hand->motion_sensor,
 800068c:	6843      	ldr	r3, [r0, #4]
{
 800068e:	0004      	movs	r4, r0
	pyd1598_read_wakeup_signal(nutone_app_hand->motion_hand->motion_sensor,
 8000690:	0029      	movs	r1, r5
 8000692:	6818      	ldr	r0, [r3, #0]
	volatile pyd1598_motion_isr_status_t motion_isr_status = PYD1598_MOTION_ISR_ATTENDED;
 8000694:	702e      	strb	r6, [r5, #0]
	pyd1598_read_wakeup_signal(nutone_app_hand->motion_hand->motion_sensor,
 8000696:	f000 f97d 	bl	8000994 <pyd1598_read_wakeup_signal>
	if(motion_isr_status == PYD1598_MOTION_ISR_UNATTENDED)
 800069a:	782b      	ldrb	r3, [r5, #0]
 800069c:	2b02      	cmp	r3, #2
 800069e:	d106      	bne.n	80006ae <nutone_app_check_events+0x2e>
		nutone_app_hand->signals.motion_light = MOTION_ISR_UNATTENDED;
 80006a0:	4b24      	ldr	r3, [pc, #144]	@ (8000734 <nutone_app_check_events+0xb4>)
		motion_isr_status = PYD1598_MOTION_ISR_ATTENDED;
 80006a2:	702e      	strb	r6, [r5, #0]
		nutone_app_hand->signals.motion_light = MOTION_ISR_UNATTENDED;
 80006a4:	86a3      	strh	r3, [r4, #52]	@ 0x34
		nutone_app_hand->motion_hand->motion_sensor->motion_sensed = PYD1598_MOTION_ISR_ATTENDED;
 80006a6:	6863      	ldr	r3, [r4, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	3358      	adds	r3, #88	@ 0x58
 80006ac:	701e      	strb	r6, [r3, #0]
	button_check_isr_request(*button_vyv, &button_isr_stat, &check_edge);
 80006ae:	261f      	movs	r6, #31
 80006b0:	251e      	movs	r5, #30
	nutone_app_check_button_event(nutone_app_hand->button_white->btn_timer,
 80006b2:	68e3      	ldr	r3, [r4, #12]
 80006b4:	6819      	ldr	r1, [r3, #0]
 80006b6:	6858      	ldr	r0, [r3, #4]
 80006b8:	f7ff ffcc 	bl	8000654 <nutone_app_check_button_event>
	nutone_app_check_button_event(nutone_app_hand->button_vyv->btn_timer,
 80006bc:	6923      	ldr	r3, [r4, #16]
 80006be:	6819      	ldr	r1, [r3, #0]
 80006c0:	6858      	ldr	r0, [r3, #4]
 80006c2:	f7ff ffc7 	bl	8000654 <nutone_app_check_button_event>
	nutone_app_check_button_event(nutone_app_hand->button_fan->btn_timer,
 80006c6:	68a3      	ldr	r3, [r4, #8]
 80006c8:	6858      	ldr	r0, [r3, #4]
 80006ca:	6819      	ldr	r1, [r3, #0]
 80006cc:	f7ff ffc2 	bl	8000654 <nutone_app_check_button_event>
	button_t *button_vyv = nutone_app_hand->button_vyv->button;
 80006d0:	6923      	ldr	r3, [r4, #16]
	button_check_isr_request(*button_vyv, &button_isr_stat, &check_edge);
 80006d2:	aa02      	add	r2, sp, #8
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	18b6      	adds	r6, r6, r2
 80006d8:	aa02      	add	r2, sp, #8
 80006da:	18ad      	adds	r5, r5, r2
 80006dc:	001a      	movs	r2, r3
 80006de:	4669      	mov	r1, sp
 80006e0:	9604      	str	r6, [sp, #16]
 80006e2:	9503      	str	r5, [sp, #12]
 80006e4:	9607      	str	r6, [sp, #28]
 80006e6:	3210      	adds	r2, #16
 80006e8:	cac1      	ldmia	r2!, {r0, r6, r7}
 80006ea:	c1c1      	stmia	r1!, {r0, r6, r7}
 80006ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006ee:	f000 f8a8 	bl	8000842 <button_check_isr_request>
	if(button_isr_stat == BUTTON_ISR_UNATTENDED)
 80006f2:	782b      	ldrb	r3, [r5, #0]
 80006f4:	2b02      	cmp	r3, #2
 80006f6:	d106      	bne.n	8000706 <nutone_app_check_events+0x86>
		if(nutone_app_hand->button_vyv->button->push_status != BUTTON_PUSH_ON)
 80006f8:	6923      	ldr	r3, [r4, #16]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	78da      	ldrb	r2, [r3, #3]
 80006fe:	2a01      	cmp	r2, #1
 8000700:	d016      	beq.n	8000730 <nutone_app_check_events+0xb0>
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_ON;
 8000702:	2201      	movs	r2, #1
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_OFF;
 8000704:	70da      	strb	r2, [r3, #3]
	button_t *button = nutone_app_hand->button_white->button;
 8000706:	68e3      	ldr	r3, [r4, #12]
	button_check_isr_request(*button, &button_isr_stat, &check_edge);
 8000708:	9a07      	ldr	r2, [sp, #28]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	9204      	str	r2, [sp, #16]
 800070e:	001a      	movs	r2, r3
 8000710:	4669      	mov	r1, sp
 8000712:	9503      	str	r5, [sp, #12]
 8000714:	3210      	adds	r2, #16
 8000716:	cac1      	ldmia	r2!, {r0, r6, r7}
 8000718:	c1c1      	stmia	r1!, {r0, r6, r7}
 800071a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800071c:	f000 f891 	bl	8000842 <button_check_isr_request>
	if(button_isr_stat == BUTTON_ISR_UNATTENDED)
 8000720:	782b      	ldrb	r3, [r5, #0]
 8000722:	2b02      	cmp	r3, #2
 8000724:	d102      	bne.n	800072c <nutone_app_check_events+0xac>
		nutone_app_hand->signals.uv_abort_white_button = MOTION_ABORT_TRUE;
 8000726:	2300      	movs	r3, #0
 8000728:	3437      	adds	r4, #55	@ 0x37
 800072a:	7023      	strb	r3, [r4, #0]
}
 800072c:	b00b      	add	sp, #44	@ 0x2c
 800072e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_OFF;
 8000730:	2200      	movs	r2, #0
 8000732:	e7e7      	b.n	8000704 <nutone_app_check_events+0x84>
 8000734:	00000202 	.word	0x00000202

08000738 <nutone_app_set_outputs>:


void nutone_app_set_outputs(nutone_app_t *nutone_app_hand)
{
 8000738:	b510      	push	{r4, lr}
 800073a:	0004      	movs	r4, r0
	output_fsm_ctrl(nutone_app_hand->nutone_dev->lights->relay,
 800073c:	6803      	ldr	r3, [r0, #0]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	cb03      	ldmia	r3!, {r0, r1}
 8000742:	f000 fee1 	bl	8001508 <output_fsm_ctrl>
					nutone_app_hand->nutone_dev->lights->deadline_timer);

	output_fsm_ctrl(nutone_app_hand->nutone_dev->fan->relay,
 8000746:	6823      	ldr	r3, [r4, #0]
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	cb03      	ldmia	r3!, {r0, r1}
 800074c:	f000 fedc 	bl	8001508 <output_fsm_ctrl>
					nutone_app_hand->nutone_dev->fan->deadline_timer);

	output_led_indicator(nutone_app_hand->led_signal_hand->led_signal,
 8000750:	69e3      	ldr	r3, [r4, #28]
 8000752:	cb03      	ldmia	r3!, {r0, r1}
 8000754:	f000 ff36 	bl	80015c4 <output_led_indicator>
							nutone_app_hand->led_signal_hand->led_signal_timer);

}
 8000758:	bd10      	pop	{r4, pc}

0800075a <nutone_app_process>:
{
 800075a:	b510      	push	{r4, lr}
 800075c:	0004      	movs	r4, r0
	nutone_app_check_events(nutone_app_hand);
 800075e:	f7ff ff8f 	bl	8000680 <nutone_app_check_events>
	nutone_app_fsm(nutone_app_hand);
 8000762:	0020      	movs	r0, r4
 8000764:	f7ff ff67 	bl	8000636 <nutone_app_fsm>
	nutone_app_set_outputs(nutone_app_hand);
 8000768:	0020      	movs	r0, r4
 800076a:	f7ff ffe5 	bl	8000738 <nutone_app_set_outputs>
}
 800076e:	2000      	movs	r0, #0
 8000770:	bd10      	pop	{r4, pc}

08000772 <button_setup>:
#include "BoardSupport/button.h"

const button_logic_t INITIAL_LOGIC = BUTTON_LOGIC_POSITIVE;

uint8_t button_setup(button_t *button, button_gpio_t hardware_input)
{
 8000772:	b513      	push	{r0, r1, r4, lr}
 8000774:	0003      	movs	r3, r0
 8000776:	4668      	mov	r0, sp
 8000778:	6042      	str	r2, [r0, #4]

	button->hardware_input = hardware_input;
 800077a:	001a      	movs	r2, r3
{
 800077c:	9100      	str	r1, [sp, #0]
	button->hardware_input = hardware_input;
 800077e:	3208      	adds	r2, #8
 8000780:	c812      	ldmia	r0!, {r1, r4}
 8000782:	c212      	stmia	r2!, {r1, r4}
	button->edge = BUTTON_EDGE_NOT_DETECTED;
	button->edge_attended = BUTTON_ISR_ATTENDED;
	button->debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
	button->debounce_lock = BUTTON_DEBOUNCE_LOCK_OFF;
	button->debounce_idx = 0;
 8000784:	2000      	movs	r0, #0
	button->debounce_count_limit = 1;
 8000786:	2201      	movs	r2, #1
	button->debounce_idx = 0;
 8000788:	6158      	str	r0, [r3, #20]
	button->debounce_count_limit = 1;
 800078a:	619a      	str	r2, [r3, #24]
	button->edge = BUTTON_EDGE_NOT_DETECTED;
 800078c:	7058      	strb	r0, [r3, #1]
/***************************CONFIG SECTION 3***********************************/
/******************************************************************************/
/******************************************************************************/

//	button->logic = BUTTON_LOGIC_POSITIVE;
	button->logic = BUTTON_LOGIC_NEGATIVE;
 800078e:	8058      	strh	r0, [r3, #2]
	button->edge_attended = BUTTON_ISR_ATTENDED;
 8000790:	7118      	strb	r0, [r3, #4]
/******************************************************************************/
/***************************CONFIG SECTION ENDS*******************************/
/******************************************************************************/
/******************************************************************************/

	button->type = BUTTON_TYPE_TOGGLE;
 8000792:	821a      	strh	r2, [r3, #16]
	button->debounce_lock = BUTTON_DEBOUNCE_LOCK_OFF;
 8000794:	749a      	strb	r2, [r3, #18]

	return 0;

}
 8000796:	bd16      	pop	{r1, r2, r4, pc}

08000798 <button_positive_edge_detected>:


uint8_t button_positive_edge_detected(button_t *button)
{

	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8000798:	7c83      	ldrb	r3, [r0, #18]
 800079a:	2b01      	cmp	r3, #1
 800079c:	d106      	bne.n	80007ac <button_positive_edge_detected+0x14>
	{
		if(button->logic == BUTTON_LOGIC_POSITIVE)
 800079e:	7882      	ldrb	r2, [r0, #2]
 80007a0:	2a01      	cmp	r2, #1
 80007a2:	d100      	bne.n	80007a6 <button_positive_edge_detected+0xe>
		{
			button->edge = BUTTON_EDGE_POSITIVE;
 80007a4:	3301      	adds	r3, #1
 80007a6:	7043      	strb	r3, [r0, #1]
		}
		else
		{
			button->edge = BUTTON_EDGE_NEGATIVE;
		}
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
 80007a8:	2300      	movs	r3, #0
 80007aa:	7483      	strb	r3, [r0, #18]
	}
	return 0;
}
 80007ac:	2000      	movs	r0, #0
 80007ae:	4770      	bx	lr

080007b0 <button_negative_edge_detected>:

uint8_t button_negative_edge_detected(button_t *button)
{
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 80007b0:	7c83      	ldrb	r3, [r0, #18]
 80007b2:	2b01      	cmp	r3, #1
 80007b4:	d106      	bne.n	80007c4 <button_negative_edge_detected+0x14>
	{
		if(button->logic == BUTTON_LOGIC_POSITIVE)
 80007b6:	7883      	ldrb	r3, [r0, #2]
 80007b8:	2b01      	cmp	r3, #1
 80007ba:	d000      	beq.n	80007be <button_negative_edge_detected+0xe>
		{
			button->edge = BUTTON_EDGE_NEGATIVE;
		}
		else
		{
			button->edge = BUTTON_EDGE_POSITIVE;
 80007bc:	2302      	movs	r3, #2
 80007be:	7043      	strb	r3, [r0, #1]
		}
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
 80007c0:	2300      	movs	r3, #0
 80007c2:	7483      	strb	r3, [r0, #18]
	}
	return 0;
}
 80007c4:	2000      	movs	r0, #0
 80007c6:	4770      	bx	lr

080007c8 <button_get_status>:
	button->edge = BUTTON_EDGE_NOT_DETECTED;
	return 0;
}

uint8_t button_get_status(button_t *button, button_status_t *status)
{
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	0004      	movs	r4, r0
 80007cc:	000d      	movs	r5, r1
	GPIO_PinState pin_value;
	pin_value = HAL_GPIO_ReadPin(button->hardware_input.port,
 80007ce:	8981      	ldrh	r1, [r0, #12]
 80007d0:	6880      	ldr	r0, [r0, #8]
 80007d2:	f002 fa91 	bl	8002cf8 <HAL_GPIO_ReadPin>
												button->hardware_input.pin);


	if(button->logic == BUTTON_LOGIC_POSITIVE)
 80007d6:	78a2      	ldrb	r2, [r4, #2]
 80007d8:	1e43      	subs	r3, r0, #1
 80007da:	2a01      	cmp	r2, #1
 80007dc:	d106      	bne.n	80007ec <button_get_status+0x24>
	{
		if(pin_value == GPIO_PIN_SET)
 80007de:	425a      	negs	r2, r3
 80007e0:	4153      	adcs	r3, r2
			button->status = BUTTON_OFF;
		}
	}
	else
	{
		if(pin_value == GPIO_PIN_SET)
 80007e2:	b2db      	uxtb	r3, r3
//	}

	*status = button->status;

	return 0;
}
 80007e4:	2000      	movs	r0, #0
			button->status = BUTTON_OFF;
 80007e6:	7023      	strb	r3, [r4, #0]
	*status = button->status;
 80007e8:	702b      	strb	r3, [r5, #0]
}
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
		if(pin_value == GPIO_PIN_SET)
 80007ec:	1e5a      	subs	r2, r3, #1
 80007ee:	4193      	sbcs	r3, r2
 80007f0:	e7f7      	b.n	80007e2 <button_get_status+0x1a>

080007f2 <button_debounce_fsm>:
{
 80007f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
	button_debounce_state_fsm_t debounce_fsm_state = button->debounce_fsm_state;
 80007f4:	7c43      	ldrb	r3, [r0, #17]
{
 80007f6:	0004      	movs	r4, r0
	button_edge_t edge = button->edge;
 80007f8:	7846      	ldrb	r6, [r0, #1]
	uint32_t debounce_idx = button->debounce_idx;
 80007fa:	6945      	ldr	r5, [r0, #20]
	uint32_t debounce_count_limit = button->debounce_count_limit;
 80007fc:	6982      	ldr	r2, [r0, #24]
	switch(debounce_fsm_state)
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d010      	beq.n	8000824 <button_debounce_fsm+0x32>
 8000802:	2b02      	cmp	r3, #2
 8000804:	d013      	beq.n	800082e <button_debounce_fsm+0x3c>
 8000806:	2b00      	cmp	r3, #0
 8000808:	d005      	beq.n	8000816 <button_debounce_fsm+0x24>
					debounce_fsm_state = BUTTON_DEBOUNCE_CLEAR_LOCK;
 800080a:	2300      	movs	r3, #0
}
 800080c:	2000      	movs	r0, #0
	button->edge = edge;
 800080e:	7066      	strb	r6, [r4, #1]
	button->debounce_idx = debounce_idx;
 8000810:	6165      	str	r5, [r4, #20]
	button->debounce_fsm_state = debounce_fsm_state;
 8000812:	7463      	strb	r3, [r4, #17]
}
 8000814:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
			if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 8000816:	7c83      	ldrb	r3, [r0, #18]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d1f6      	bne.n	800080a <button_debounce_fsm+0x18>
					debounce_fsm_state = BUTTON_DEBOUNCE_CLEAR_LOCK;
 800081c:	4253      	negs	r3, r2
 800081e:	415a      	adcs	r2, r3
 8000820:	1c53      	adds	r3, r2, #1
 8000822:	e7f3      	b.n	800080c <button_debounce_fsm+0x1a>
			if(debounce_idx >= debounce_count_limit)
 8000824:	4295      	cmp	r5, r2
 8000826:	d300      	bcc.n	800082a <button_debounce_fsm+0x38>
				debounce_fsm_state = BUTTON_DEBOUNCE_CLEAR_LOCK;
 8000828:	2302      	movs	r3, #2
			debounce_idx++;
 800082a:	3501      	adds	r5, #1
			break;
 800082c:	e7ee      	b.n	800080c <button_debounce_fsm+0x1a>
			button->edge_attended = BUTTON_ISR_UNATTENDED;
 800082e:	7103      	strb	r3, [r0, #4]
			button->debounce_idx = 0;
 8000830:	2300      	movs	r3, #0
 8000832:	6143      	str	r3, [r0, #20]
			button->debounce_lock = BUTTON_DEBOUNCE_LOCK_OFF;
 8000834:	3301      	adds	r3, #1
 8000836:	7483      	strb	r3, [r0, #18]
			button_get_status(button, &button_status);
 8000838:	466b      	mov	r3, sp
 800083a:	1dd9      	adds	r1, r3, #7
 800083c:	f7ff ffc4 	bl	80007c8 <button_get_status>
			break;
 8000840:	e7e3      	b.n	800080a <button_debounce_fsm+0x18>

08000842 <button_check_isr_request>:


uint8_t button_check_isr_request(button_t button,
									button_isr_status_t *button_isr_status,
									button_edge_t *edge)
{
 8000842:	b084      	sub	sp, #16
 8000844:	b510      	push	{r4, lr}
 8000846:	9305      	str	r3, [sp, #20]
	*button_isr_status = button.edge_attended;
 8000848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
{
 800084a:	0a04      	lsrs	r4, r0, #8
	*button_isr_status = button.edge_attended;
 800084c:	7019      	strb	r1, [r3, #0]
	*edge = button.edge;
 800084e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
{
 8000850:	9002      	str	r0, [sp, #8]
 8000852:	9103      	str	r1, [sp, #12]
	return 0;
}
 8000854:	2000      	movs	r0, #0
{
 8000856:	9204      	str	r2, [sp, #16]
	*edge = button.edge;
 8000858:	701c      	strb	r4, [r3, #0]
}
 800085a:	bc10      	pop	{r4}
 800085c:	bc08      	pop	{r3}
 800085e:	b004      	add	sp, #16
 8000860:	4718      	bx	r3

08000862 <led_signal_setup>:
 */

#include "BoardSupport/led_indicator.h"

uint8_t led_signal_setup(led_signal_t *led_signal, led_signal_gpio_t gpio)
{
 8000862:	b513      	push	{r0, r1, r4, lr}
 8000864:	0003      	movs	r3, r0
 8000866:	4668      	mov	r0, sp
 8000868:	6042      	str	r2, [r0, #4]
	led_signal->gpio = gpio;
 800086a:	001a      	movs	r2, r3
{
 800086c:	9100      	str	r1, [sp, #0]
	led_signal->gpio = gpio;
 800086e:	c812      	ldmia	r0!, {r1, r4}
 8000870:	c212      	stmia	r2!, {r1, r4}
	led_signal->type = LED_SIGNAL_OFF;
 8000872:	2000      	movs	r0, #0
 8000874:	7258      	strb	r0, [r3, #9]

	return 0;
}
 8000876:	bd16      	pop	{r1, r2, r4, pc}

08000878 <led_signal_type_selector>:


uint8_t led_signal_type_selector(led_signal_t *led_signal,
												led_signal_type_t type)
{
	led_signal->type = type;
 8000878:	7241      	strb	r1, [r0, #9]
	return 0;
}
 800087a:	2000      	movs	r0, #0
 800087c:	4770      	bx	lr

0800087e <led_signal_solid_fsm>:

uint8_t led_signal_solid_fsm(led_signal_t *led_signal)
{
 800087e:	b510      	push	{r4, lr}
	led_signal_fsm_state_t state = led_signal->state;
 8000880:	7a82      	ldrb	r2, [r0, #10]
{
 8000882:	0004      	movs	r4, r0
	led_signal_ctrl_t control = led_signal->control;
 8000884:	7a01      	ldrb	r1, [r0, #8]


	switch(state)
 8000886:	2a01      	cmp	r2, #1
 8000888:	d009      	beq.n	800089e <led_signal_solid_fsm+0x20>
 800088a:	2a02      	cmp	r2, #2
 800088c:	d00d      	beq.n	80008aa <led_signal_solid_fsm+0x2c>
 800088e:	2a00      	cmp	r2, #0
 8000890:	d10f      	bne.n	80008b2 <led_signal_solid_fsm+0x34>
	{
		case LED_SIGNAL_STATE_IDDLE:
			if(control == LED_SIGNAL_CTRL_START)
 8000892:	424b      	negs	r3, r1
 8000894:	4159      	adcs	r1, r3
 8000896:	b2cb      	uxtb	r3, r1
	}

	led_signal->state = state;

	return 0;
}
 8000898:	2000      	movs	r0, #0
	led_signal->state = state;
 800089a:	72a3      	strb	r3, [r4, #10]
}
 800089c:	bd10      	pop	{r4, pc}
	return 0;
}

uint8_t led_signal_turn_on(led_signal_t led_signal)
{
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin, GPIO_PIN_SET);
 800089e:	8881      	ldrh	r1, [r0, #4]
 80008a0:	6800      	ldr	r0, [r0, #0]
 80008a2:	f002 fa2f 	bl	8002d04 <HAL_GPIO_WritePin>
			state = LED_SIGNAL_STATE_SOLID_ON;
 80008a6:	2302      	movs	r3, #2
 80008a8:	e7f6      	b.n	8000898 <led_signal_solid_fsm+0x1a>
				state = LED_SIGNAL_STATE_END;
 80008aa:	2304      	movs	r3, #4
			if(control == LED_SIGNAL_CTRL_STOP)
 80008ac:	2901      	cmp	r1, #1
 80008ae:	d1fa      	bne.n	80008a6 <led_signal_solid_fsm+0x28>
 80008b0:	e7f2      	b.n	8000898 <led_signal_solid_fsm+0x1a>
	return 0;
}

uint8_t led_signal_turn_off(led_signal_t led_signal)
{
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin,
 80008b2:	8881      	ldrh	r1, [r0, #4]
 80008b4:	2200      	movs	r2, #0
 80008b6:	6800      	ldr	r0, [r0, #0]
 80008b8:	f002 fa24 	bl	8002d04 <HAL_GPIO_WritePin>
			state = LED_SIGNAL_STATE_IDDLE;
 80008bc:	2300      	movs	r3, #0
			break;
 80008be:	e7eb      	b.n	8000898 <led_signal_solid_fsm+0x1a>

080008c0 <led_signal_togle_fsm>:
{
 80008c0:	b570      	push	{r4, r5, r6, lr}
	led_signal_fsm_state_t state = led_signal->state;
 80008c2:	7a82      	ldrb	r2, [r0, #10]
{
 80008c4:	0004      	movs	r4, r0
	led_signal_ctrl_t control = led_signal->control;
 80008c6:	7a05      	ldrb	r5, [r0, #8]
	switch(state)
 80008c8:	2a01      	cmp	r2, #1
 80008ca:	d009      	beq.n	80008e0 <led_signal_togle_fsm+0x20>
 80008cc:	2a03      	cmp	r2, #3
 80008ce:	d00d      	beq.n	80008ec <led_signal_togle_fsm+0x2c>
 80008d0:	2a00      	cmp	r2, #0
 80008d2:	d113      	bne.n	80008fc <led_signal_togle_fsm+0x3c>
			if(control == LED_SIGNAL_CTRL_START)
 80008d4:	426a      	negs	r2, r5
 80008d6:	4155      	adcs	r5, r2
 80008d8:	b2eb      	uxtb	r3, r5
}
 80008da:	2000      	movs	r0, #0
	led_signal->state = state;
 80008dc:	72a3      	strb	r3, [r4, #10]
}
 80008de:	bd70      	pop	{r4, r5, r6, pc}
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin, GPIO_PIN_SET);
 80008e0:	8881      	ldrh	r1, [r0, #4]
 80008e2:	6800      	ldr	r0, [r0, #0]
 80008e4:	f002 fa0e 	bl	8002d04 <HAL_GPIO_WritePin>
			state = LED_SIGNAL_STATE_TOGLE;
 80008e8:	2303      	movs	r3, #3
 80008ea:	e7f6      	b.n	80008da <led_signal_togle_fsm+0x1a>
	return 0;
}

uint8_t led_signal_toggle(led_signal_t led_signal)
{
	HAL_GPIO_TogglePin(led_signal.gpio.port, led_signal.gpio.pin);
 80008ec:	8881      	ldrh	r1, [r0, #4]
 80008ee:	6800      	ldr	r0, [r0, #0]
 80008f0:	f002 fa0e 	bl	8002d10 <HAL_GPIO_TogglePin>
				state = LED_SIGNAL_STATE_END;
 80008f4:	2304      	movs	r3, #4
			if(control == LED_SIGNAL_CTRL_STOP)
 80008f6:	2d01      	cmp	r5, #1
 80008f8:	d1f6      	bne.n	80008e8 <led_signal_togle_fsm+0x28>
 80008fa:	e7ee      	b.n	80008da <led_signal_togle_fsm+0x1a>
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin,
 80008fc:	8881      	ldrh	r1, [r0, #4]
 80008fe:	2200      	movs	r2, #0
 8000900:	6800      	ldr	r0, [r0, #0]
 8000902:	f002 f9ff 	bl	8002d04 <HAL_GPIO_WritePin>
			state = LED_SIGNAL_STATE_IDDLE;
 8000906:	2300      	movs	r3, #0
			break;
 8000908:	e7e7      	b.n	80008da <led_signal_togle_fsm+0x1a>

0800090a <led_signal_fsm>:
{
 800090a:	b570      	push	{r4, r5, r6, lr}
	led_signal_type_t type = led_signal->type;
 800090c:	7a45      	ldrb	r5, [r0, #9]
{
 800090e:	0004      	movs	r4, r0
	switch(type)
 8000910:	2d01      	cmp	r5, #1
 8000912:	d00b      	beq.n	800092c <led_signal_fsm+0x22>
 8000914:	2d02      	cmp	r5, #2
 8000916:	d00c      	beq.n	8000932 <led_signal_fsm+0x28>
 8000918:	2d00      	cmp	r5, #0
 800091a:	d105      	bne.n	8000928 <led_signal_fsm+0x1e>
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin,
 800091c:	8881      	ldrh	r1, [r0, #4]
 800091e:	002a      	movs	r2, r5
 8000920:	6800      	ldr	r0, [r0, #0]
 8000922:	f002 f9ef 	bl	8002d04 <HAL_GPIO_WritePin>
			led_signal->state = LED_SIGNAL_STATE_IDDLE;
 8000926:	72a5      	strb	r5, [r4, #10]
}
 8000928:	2000      	movs	r0, #0
 800092a:	bd70      	pop	{r4, r5, r6, pc}
			led_signal_solid_fsm(led_signal);
 800092c:	f7ff ffa7 	bl	800087e <led_signal_solid_fsm>
			break;
 8000930:	e7fa      	b.n	8000928 <led_signal_fsm+0x1e>
			led_signal_togle_fsm(led_signal);
 8000932:	f7ff ffc5 	bl	80008c0 <led_signal_togle_fsm>
			break;
 8000936:	e7f7      	b.n	8000928 <led_signal_fsm+0x1e>

08000938 <led_signal_start>:
{
 8000938:	0003      	movs	r3, r0
	led_signal->control = LED_SIGNAL_CTRL_START;
 800093a:	2000      	movs	r0, #0
 800093c:	7218      	strb	r0, [r3, #8]
}
 800093e:	4770      	bx	lr

08000940 <led_signal_stop>:
	led_signal->control = LED_SIGNAL_CTRL_STOP;
 8000940:	2301      	movs	r3, #1
 8000942:	7203      	strb	r3, [r0, #8]
}
 8000944:	2000      	movs	r0, #0
 8000946:	4770      	bx	lr

08000948 <pyd1598_direct_link_setup>:

}

void pyd1598_direct_link_setup(pyd1598_direct_link_t *direct_link,
							pyd1598_hardware_interface_t hardware_inteface)
{
 8000948:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800094a:	466b      	mov	r3, sp
 800094c:	605a      	str	r2, [r3, #4]
	//Hardware initializations
	direct_link->hardware_inteface = hardware_inteface;
 800094e:	0002      	movs	r2, r0
{
 8000950:	9100      	str	r1, [sp, #0]
	direct_link->hardware_inteface = hardware_inteface;
 8000952:	3224      	adds	r2, #36	@ 0x24
 8000954:	cb12      	ldmia	r3!, {r1, r4}
 8000956:	c212      	stmia	r2!, {r1, r4}
	direct_link->source_value.pir_lpf = 0;
	direct_link->source_value.temperature = 0;

	//Finite State Machine initializations
	direct_link->forced_state = PYD_STATE_FORCED_DRIVE_ONE;
	direct_link->datagram_bufffer = 0;
 8000958:	2500      	movs	r5, #0
	direct_link->config.threshold = 0;
 800095a:	2300      	movs	r3, #0
	direct_link->datagram_bufffer = 0;
 800095c:	2400      	movs	r4, #0
	direct_link->status = PYD1598_OUT_OF_RANGE_NORMAL;
 800095e:	7383      	strb	r3, [r0, #14]
	direct_link->datagram_bufffer = 0;
 8000960:	6104      	str	r4, [r0, #16]
 8000962:	6145      	str	r5, [r0, #20]
	direct_link->forced_state = PYD_STATE_FORCED_DRIVE_ONE;
 8000964:	7703      	strb	r3, [r0, #28]
	direct_link->config.threshold = 0;
 8000966:	6003      	str	r3, [r0, #0]
	direct_link->config.op_mode = 0;
 8000968:	6043      	str	r3, [r0, #4]
	direct_link->source_value.pir_bpf = 0;
 800096a:	6083      	str	r3, [r0, #8]
	direct_link->source_value.temperature = 0;
 800096c:	8183      	strh	r3, [r0, #12]
	direct_link->start_fsm = 0;
	direct_link->time_update_idx = 0;
	direct_link->readout_state = PYD1598_READOUT_IDLE;
 800096e:	8403      	strh	r3, [r0, #32]
	direct_link->time_update_idx = 0;
 8000970:	3003      	adds	r0, #3
 8000972:	77c3      	strb	r3, [r0, #31]
//	else
//	{
//		pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
//	}

}
 8000974:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000976 <pyd1598_request_write>:

/*____________________________________SERIN FSM_______________________________*/

void pyd1598_request_write(pyd1598_sensor_t *sensor)
{
	sensor->serin.start_fsm = true;
 8000976:	2301      	movs	r3, #1
 8000978:	7543      	strb	r3, [r0, #21]
}
 800097a:	4770      	bx	lr

0800097c <pyd1598_check_isr_request>:
/*---------------------------Middleware Level functions-----------------------*/
/*____________________________Direct link functions___________________________*/

uint8_t pyd1598_check_isr_request(pyd1598_sensor_t sensor,
								pyd1598_motion_isr_status_t *motion_isr_status)
{
 800097c:	b084      	sub	sp, #16
 800097e:	9000      	str	r0, [sp, #0]
 8000980:	9202      	str	r2, [sp, #8]
 8000982:	9303      	str	r3, [sp, #12]
 8000984:	9101      	str	r1, [sp, #4]
	*motion_isr_status = sensor.motion_sensed;
 8000986:	ab16      	add	r3, sp, #88	@ 0x58
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
	return 0;
}
 800098c:	2000      	movs	r0, #0
	*motion_isr_status = sensor.motion_sensed;
 800098e:	7013      	strb	r3, [r2, #0]
}
 8000990:	b004      	add	sp, #16
 8000992:	4770      	bx	lr

08000994 <pyd1598_read_wakeup_signal>:

//Use this in the main loop
uint8_t pyd1598_read_wakeup_signal(pyd1598_sensor_t *sensor,
								volatile pyd1598_motion_isr_status_t *motion_isr_status)
{
 8000994:	b510      	push	{r4, lr}

	if( sensor->direct_link.wakeup_isr_status == PYD1598_WAKEUP_ISR_UNATTENDED)
 8000996:	0004      	movs	r4, r0
 8000998:	3443      	adds	r4, #67	@ 0x43
 800099a:	7823      	ldrb	r3, [r4, #0]
 800099c:	2200      	movs	r2, #0
 800099e:	2b02      	cmp	r3, #2
 80009a0:	d105      	bne.n	80009ae <pyd1598_read_wakeup_signal+0x1a>
	{
		sensor->direct_link.wakeup_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 80009a2:	7022      	strb	r2, [r4, #0]
		*motion_isr_status = PYD1598_MOTION_ISR_UNATTENDED;
 80009a4:	700b      	strb	r3, [r1, #0]
		sensor->motion_sensed = PYD1598_MOTION_ISR_UNATTENDED;
 80009a6:	3058      	adds	r0, #88	@ 0x58
 80009a8:	7003      	strb	r3, [r0, #0]
	{
		sensor->motion_sensed = PYD1598_MOTION_ISR_ATTENDED;
	}

	return 0;
}
 80009aa:	2000      	movs	r0, #0
 80009ac:	bd10      	pop	{r4, pc}
 80009ae:	0013      	movs	r3, r2
 80009b0:	e7f9      	b.n	80009a6 <pyd1598_read_wakeup_signal+0x12>

080009b2 <pyd1598_serin_add_threshold>:


//uint8_t pyd1598_serin_add_threshold(uint8_t new_threshold, uint32_t *datagram)
uint8_t pyd1598_serin_add_threshold(uint8_t new_threshold,
														pyd1598_serin_t *serin)
{
 80009b2:	0002      	movs	r2, r0
	uint32_t old_config = 0;
	uint32_t new_config = 0;

	//generating copy of the datagram to handle the changes
	//(protecting from possible changes due to interrupts)
	old_config = *datagram;
 80009b4:	688b      	ldr	r3, [r1, #8]
	serin->config.threshold = new_threshold;
 80009b6:	7008      	strb	r0, [r1, #0]

	//Clear section of the datagram copy to set the new data
	old_config &= mask;
 80009b8:	03db      	lsls	r3, r3, #15
 80009ba:	0bd8      	lsrs	r0, r3, #15

	//Shifting data to the position of the datagram copy
	new_config |= (((uint32_t) data) << shift);
 80009bc:	0452      	lsls	r2, r2, #17

	//Adding data to the datagram copy
	new_config |= old_config;
 80009be:	4310      	orrs	r0, r2

	//substitute the values of the datagram with the new configuration
	*datagram = new_config;
 80009c0:	6088      	str	r0, [r1, #8]
}
 80009c2:	2000      	movs	r0, #0
 80009c4:	4770      	bx	lr
	...

080009c8 <pyd1598_serin_add_blind_time>:
	new_blind_time &= 0x0F;
 80009c8:	230f      	movs	r3, #15
 80009ca:	4018      	ands	r0, r3
	old_config &= mask;
 80009cc:	4a04      	ldr	r2, [pc, #16]	@ (80009e0 <pyd1598_serin_add_blind_time+0x18>)
	old_config = *datagram;
 80009ce:	688b      	ldr	r3, [r1, #8]
	serin->config.blind_time = new_blind_time;
 80009d0:	7048      	strb	r0, [r1, #1]
	old_config &= mask;
 80009d2:	4013      	ands	r3, r2
	new_config |= (((uint32_t) data) << shift);
 80009d4:	0340      	lsls	r0, r0, #13
	new_config |= old_config;
 80009d6:	4303      	orrs	r3, r0
	*datagram = new_config;
 80009d8:	608b      	str	r3, [r1, #8]
}
 80009da:	2000      	movs	r0, #0
 80009dc:	4770      	bx	lr
 80009de:	46c0      	nop			@ (mov r8, r8)
 80009e0:	01fe1fff 	.word	0x01fe1fff

080009e4 <pyd1598_serin_add_pulse_counter>:
	pulse_counter &= 0x03;
 80009e4:	2303      	movs	r3, #3
 80009e6:	4018      	ands	r0, r3
	old_config &= mask;
 80009e8:	4a04      	ldr	r2, [pc, #16]	@ (80009fc <pyd1598_serin_add_pulse_counter+0x18>)
	old_config = *datagram;
 80009ea:	688b      	ldr	r3, [r1, #8]
	serin->config.pulse_counter = pulse_counter;
 80009ec:	7088      	strb	r0, [r1, #2]
	old_config &= mask;
 80009ee:	4013      	ands	r3, r2
	new_config |= (((uint32_t) data) << shift);
 80009f0:	02c0      	lsls	r0, r0, #11
	new_config |= old_config;
 80009f2:	4303      	orrs	r3, r0
	*datagram = new_config;
 80009f4:	608b      	str	r3, [r1, #8]
}
 80009f6:	2000      	movs	r0, #0
 80009f8:	4770      	bx	lr
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	01ffe7ff 	.word	0x01ffe7ff

08000a00 <pyd1598_serin_add_window_time>:
	window_time &= 0x03;
 8000a00:	2303      	movs	r3, #3
 8000a02:	4018      	ands	r0, r3
	old_config &= mask;
 8000a04:	4a04      	ldr	r2, [pc, #16]	@ (8000a18 <pyd1598_serin_add_window_time+0x18>)
	old_config = *datagram;
 8000a06:	688b      	ldr	r3, [r1, #8]
	serin->config.window_time = window_time;
 8000a08:	70c8      	strb	r0, [r1, #3]
	old_config &= mask;
 8000a0a:	4013      	ands	r3, r2
	new_config |= (((uint32_t) data) << shift);
 8000a0c:	0240      	lsls	r0, r0, #9
	new_config |= old_config;
 8000a0e:	4303      	orrs	r3, r0
	*datagram = new_config;
 8000a10:	608b      	str	r3, [r1, #8]
}
 8000a12:	2000      	movs	r0, #0
 8000a14:	4770      	bx	lr
 8000a16:	46c0      	nop			@ (mov r8, r8)
 8000a18:	01fff9ff 	.word	0x01fff9ff

08000a1c <pyd1598_serin_add_operation_mode>:
	old_config = *datagram;
 8000a1c:	688b      	ldr	r3, [r1, #8]
	old_config &= mask;
 8000a1e:	4a04      	ldr	r2, [pc, #16]	@ (8000a30 <pyd1598_serin_add_operation_mode+0x14>)
	serin->config.op_mode = new_op_mode;
 8000a20:	7108      	strb	r0, [r1, #4]
	old_config &= mask;
 8000a22:	4013      	ands	r3, r2
	new_config |= (((uint32_t) data) << shift);
 8000a24:	01c0      	lsls	r0, r0, #7
	new_config |= old_config;
 8000a26:	4303      	orrs	r3, r0
	*datagram = new_config;
 8000a28:	608b      	str	r3, [r1, #8]
}
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	4770      	bx	lr
 8000a2e:	46c0      	nop			@ (mov r8, r8)
 8000a30:	01fffe7f 	.word	0x01fffe7f

08000a34 <pyd1598_serin_add_signal_source>:
	signal_source &= 0x03;
 8000a34:	2303      	movs	r3, #3
 8000a36:	4018      	ands	r0, r3
	old_config &= mask;
 8000a38:	4a04      	ldr	r2, [pc, #16]	@ (8000a4c <pyd1598_serin_add_signal_source+0x18>)
	old_config = *datagram;
 8000a3a:	688b      	ldr	r3, [r1, #8]
	serin->config.signal_source = signal_source;
 8000a3c:	7148      	strb	r0, [r1, #5]
	old_config &= mask;
 8000a3e:	4013      	ands	r3, r2
	new_config |= (((uint32_t) data) << shift);
 8000a40:	0140      	lsls	r0, r0, #5
	new_config |= old_config;
 8000a42:	4303      	orrs	r3, r0
	*datagram = new_config;
 8000a44:	608b      	str	r3, [r1, #8]
}
 8000a46:	2000      	movs	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	46c0      	nop			@ (mov r8, r8)
 8000a4c:	01ffff9f 	.word	0x01ffff9f

08000a50 <pyd1598_serin_add_hpf_cutoff>:
	new_hpf_cutoff &= 0x03;
 8000a50:	2303      	movs	r3, #3
 8000a52:	4018      	ands	r0, r3
	old_config &= mask;
 8000a54:	4a04      	ldr	r2, [pc, #16]	@ (8000a68 <pyd1598_serin_add_hpf_cutoff+0x18>)
	old_config = *datagram;
 8000a56:	688b      	ldr	r3, [r1, #8]
	serin->config.hpf_cutoff = new_hpf_cutoff;
 8000a58:	7188      	strb	r0, [r1, #6]
	old_config &= mask;
 8000a5a:	4013      	ands	r3, r2
	new_config |= (((uint32_t) data) << shift);
 8000a5c:	0080      	lsls	r0, r0, #2
	new_config |= old_config;
 8000a5e:	4303      	orrs	r3, r0
	*datagram = new_config;
 8000a60:	608b      	str	r3, [r1, #8]
}
 8000a62:	2000      	movs	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	46c0      	nop			@ (mov r8, r8)
 8000a68:	01fffffb 	.word	0x01fffffb

08000a6c <pyd1598_serin_add_count_mode>:
	new_count_mode &= 0x03;
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	4003      	ands	r3, r0
	old_config &= mask;
 8000a70:	4a03      	ldr	r2, [pc, #12]	@ (8000a80 <pyd1598_serin_add_count_mode+0x14>)
	old_config = *datagram;
 8000a72:	6888      	ldr	r0, [r1, #8]
	serin->config.count_mode = new_count_mode;
 8000a74:	71cb      	strb	r3, [r1, #7]
	old_config &= mask;
 8000a76:	4010      	ands	r0, r2
	new_config |= old_config;
 8000a78:	4318      	orrs	r0, r3
	*datagram = new_config;
 8000a7a:	6088      	str	r0, [r1, #8]
}
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	4770      	bx	lr
 8000a80:	01fffffd 	.word	0x01fffffd

08000a84 <pyd1598_serin_add_all_conf>:
{
 8000a84:	b513      	push	{r0, r1, r4, lr}
 8000a86:	9000      	str	r0, [sp, #0]
 8000a88:	9101      	str	r1, [sp, #4]
	pyd1598_serin_add_threshold(config.threshold, serin);
 8000a8a:	b2c0      	uxtb	r0, r0
 8000a8c:	0011      	movs	r1, r2
{
 8000a8e:	0014      	movs	r4, r2
	pyd1598_serin_add_threshold(config.threshold, serin);
 8000a90:	f7ff ff8f 	bl	80009b2 <pyd1598_serin_add_threshold>
	pyd1598_serin_add_blind_time(config.blind_time, serin);
 8000a94:	466b      	mov	r3, sp
 8000a96:	0021      	movs	r1, r4
 8000a98:	7858      	ldrb	r0, [r3, #1]
 8000a9a:	f7ff ff95 	bl	80009c8 <pyd1598_serin_add_blind_time>
	pyd1598_serin_add_pulse_counter(config.pulse_counter, serin);
 8000a9e:	466b      	mov	r3, sp
 8000aa0:	0021      	movs	r1, r4
 8000aa2:	7898      	ldrb	r0, [r3, #2]
 8000aa4:	f7ff ff9e 	bl	80009e4 <pyd1598_serin_add_pulse_counter>
	pyd1598_serin_add_window_time(config.window_time, serin);
 8000aa8:	466b      	mov	r3, sp
 8000aaa:	0021      	movs	r1, r4
 8000aac:	78d8      	ldrb	r0, [r3, #3]
 8000aae:	f7ff ffa7 	bl	8000a00 <pyd1598_serin_add_window_time>
	pyd1598_serin_add_operation_mode(config.op_mode, serin);
 8000ab2:	466b      	mov	r3, sp
 8000ab4:	0021      	movs	r1, r4
 8000ab6:	7918      	ldrb	r0, [r3, #4]
 8000ab8:	f7ff ffb0 	bl	8000a1c <pyd1598_serin_add_operation_mode>
	pyd1598_serin_add_signal_source(config.signal_source, serin);
 8000abc:	466b      	mov	r3, sp
 8000abe:	0021      	movs	r1, r4
 8000ac0:	7958      	ldrb	r0, [r3, #5]
 8000ac2:	f7ff ffb7 	bl	8000a34 <pyd1598_serin_add_signal_source>
	pyd1598_serin_add_hpf_cutoff(config.hpf_cutoff, serin);
 8000ac6:	466b      	mov	r3, sp
 8000ac8:	0021      	movs	r1, r4
 8000aca:	7998      	ldrb	r0, [r3, #6]
 8000acc:	f7ff ffc0 	bl	8000a50 <pyd1598_serin_add_hpf_cutoff>
	pyd1598_serin_add_count_mode(config.count_mode, serin);
 8000ad0:	466b      	mov	r3, sp
 8000ad2:	0021      	movs	r1, r4
 8000ad4:	79d8      	ldrb	r0, [r3, #7]
 8000ad6:	f7ff ffc9 	bl	8000a6c <pyd1598_serin_add_count_mode>
}
 8000ada:	2000      	movs	r0, #0
 8000adc:	bd16      	pop	{r1, r2, r4, pc}

08000ade <pyd1598_serin_setup>:
{
 8000ade:	b082      	sub	sp, #8
 8000ae0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000ae2:	0004      	movs	r4, r0
 8000ae4:	4668      	mov	r0, sp
 8000ae6:	9307      	str	r3, [sp, #28]
	serin->config = initial_config;
 8000ae8:	0023      	movs	r3, r4
{
 8000aea:	9100      	str	r1, [sp, #0]
 8000aec:	6042      	str	r2, [r0, #4]
	serin->config = initial_config;
 8000aee:	c806      	ldmia	r0!, {r1, r2}
 8000af0:	c306      	stmia	r3!, {r1, r2}
	pyd1598_serin_add_all_conf(serin->config, serin);
 8000af2:	0022      	movs	r2, r4
 8000af4:	6861      	ldr	r1, [r4, #4]
 8000af6:	6820      	ldr	r0, [r4, #0]
 8000af8:	f7ff ffc4 	bl	8000a84 <pyd1598_serin_add_all_conf>
	serin->hardware_inteface = hardware_inteface;
 8000afc:	0023      	movs	r3, r4
{
 8000afe:	ad07      	add	r5, sp, #28
	serin->hardware_inteface = hardware_inteface;
 8000b00:	3318      	adds	r3, #24
 8000b02:	cd06      	ldmia	r5!, {r1, r2}
 8000b04:	c306      	stmia	r3!, {r1, r2}
	serin->mask = PYD1598_SERIN_BIT_24_MASK;
 8000b06:	2380      	movs	r3, #128	@ 0x80
 8000b08:	045b      	lsls	r3, r3, #17
 8000b0a:	60e3      	str	r3, [r4, #12]
	serin->data_idx = 0;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	6123      	str	r3, [r4, #16]
	serin->state = PYD1598_SERIN_IDLE;
 8000b10:	82a3      	strh	r3, [r4, #20]
}
 8000b12:	bc37      	pop	{r0, r1, r2, r4, r5}
 8000b14:	bc08      	pop	{r3}
 8000b16:	b002      	add	sp, #8
 8000b18:	4718      	bx	r3

08000b1a <pyd1598_setup>:
{
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000b1e:	0004      	movs	r4, r0
 8000b20:	0018      	movs	r0, r3
 8000b22:	9307      	str	r3, [sp, #28]
	pyd1598_serin_setup(&(sensor->serin), initial_config, serin_inteface);
 8000b24:	9b08      	ldr	r3, [sp, #32]
 8000b26:	9300      	str	r3, [sp, #0]
 8000b28:	0003      	movs	r3, r0
 8000b2a:	0020      	movs	r0, r4
 8000b2c:	f7ff ffd7 	bl	8000ade <pyd1598_serin_setup>
	pyd1598_direct_link_setup(&(sensor->direct_link), direct_link_inteface);
 8000b30:	0020      	movs	r0, r4
 8000b32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8000b34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8000b36:	3020      	adds	r0, #32
 8000b38:	f7ff ff06 	bl	8000948 <pyd1598_direct_link_setup>
	sensor->current_config.threshold = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	6523      	str	r3, [r4, #80]	@ 0x50
	sensor->current_config.op_mode = 0;
 8000b40:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8000b42:	bc1f      	pop	{r0, r1, r2, r3, r4}
 8000b44:	bc08      	pop	{r3}
 8000b46:	b002      	add	sp, #8
 8000b48:	4718      	bx	r3

08000b4a <pyd1598_serin_set_zero_pulse>:
//Information from:
//https://www.excelitas.com/product/pyd-1588-pyd-1598-low-power-digipyros

//TODO: (high) change this to decouple from the main.h header.
void pyd1598_serin_set_zero_pulse(pyd1598_hardware_interface_t gpio)
{
 8000b4a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000b4c:	0004      	movs	r4, r0
	//This should takes less than t_{DL}=200-2000ns
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
}
 8000b4e:	b28d      	uxth	r5, r1
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8000b50:	0029      	movs	r1, r5
 8000b52:	2200      	movs	r2, #0
 8000b54:	f002 f8d6 	bl	8002d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 8000b58:	0029      	movs	r1, r5
 8000b5a:	0020      	movs	r0, r4
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	f002 f8d1 	bl	8002d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8000b62:	0029      	movs	r1, r5
 8000b64:	2200      	movs	r2, #0
 8000b66:	0020      	movs	r0, r4
 8000b68:	f002 f8cc 	bl	8002d04 <HAL_GPIO_WritePin>
}
 8000b6c:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000b6e <pyd1598_serin_set_one_pulse>:

void pyd1598_serin_set_one_pulse(pyd1598_hardware_interface_t gpio)
{
 8000b6e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000b70:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
}
 8000b72:	b28d      	uxth	r5, r1
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8000b74:	0029      	movs	r1, r5
 8000b76:	2200      	movs	r2, #0
 8000b78:	f002 f8c4 	bl	8002d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 8000b7c:	0029      	movs	r1, r5
 8000b7e:	2201      	movs	r2, #1
 8000b80:	0020      	movs	r0, r4
 8000b82:	f002 f8bf 	bl	8002d04 <HAL_GPIO_WritePin>
}
 8000b86:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000b88 <pyd1598_serin_set_end_of_msg>:

void pyd1598_serin_set_end_of_msg(pyd1598_hardware_interface_t gpio)
{
 8000b88:	b507      	push	{r0, r1, r2, lr}
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	b289      	uxth	r1, r1
 8000b8e:	f002 f8b9 	bl	8002d04 <HAL_GPIO_WritePin>
}
 8000b92:	bd07      	pop	{r0, r1, r2, pc}

08000b94 <pyd1598_direct_link_set_as_output>:

void pyd1598_direct_link_set_as_output(pyd1598_hardware_interface_t gpio)
{
 8000b94:	b507      	push	{r0, r1, r2, lr}
 8000b96:	0c0a      	lsrs	r2, r1, #16
	HAL_DIRECT_LINK_conf_as_output(gpio.port, gpio.pin, gpio.irq_type);
 8000b98:	b252      	sxtb	r2, r2
 8000b9a:	b289      	uxth	r1, r1
 8000b9c:	f000 fd64 	bl	8001668 <HAL_DIRECT_LINK_conf_as_output>
}
 8000ba0:	bd07      	pop	{r0, r1, r2, pc}

08000ba2 <pyd1598_direct_link_set_as_input>:

void pyd1598_direct_link_set_as_input(pyd1598_hardware_interface_t gpio)
{
 8000ba2:	b507      	push	{r0, r1, r2, lr}
 8000ba4:	0c0a      	lsrs	r2, r1, #16
	HAL_DIRECT_LINK_conf_as_input(gpio.port, gpio.pin, gpio.irq_type);
 8000ba6:	b252      	sxtb	r2, r2
 8000ba8:	b289      	uxth	r1, r1
 8000baa:	f000 fd1e 	bl	80015ea <HAL_DIRECT_LINK_conf_as_input>
}
 8000bae:	bd07      	pop	{r0, r1, r2, pc}

08000bb0 <pyd1598_direct_link_set_as_interrupt_input>:

void pyd1598_direct_link_set_as_interrupt_input(pyd1598_hardware_interface_t gpio)
{
 8000bb0:	b507      	push	{r0, r1, r2, lr}
 8000bb2:	0c0a      	lsrs	r2, r1, #16
	HAL_DIRECT_LINK_conf_as_interrupt_input(gpio.port, gpio.pin, gpio.irq_type);
 8000bb4:	b252      	sxtb	r2, r2
 8000bb6:	b289      	uxth	r1, r1
 8000bb8:	f000 fd32 	bl	8001620 <HAL_DIRECT_LINK_conf_as_interrupt_input>
}
 8000bbc:	bd07      	pop	{r0, r1, r2, pc}

08000bbe <pyd1598_serin_send_datagram_fsm>:
{
 8000bbe:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile pyd1598_serin_state_t state = serin->state;//Define if it requires to be static
 8000bc0:	250a      	movs	r5, #10
	volatile bool start_fsm = serin->start_fsm;
 8000bc2:	260b      	movs	r6, #11
{
 8000bc4:	b08b      	sub	sp, #44	@ 0x2c
 8000bc6:	9100      	str	r1, [sp, #0]
 8000bc8:	9201      	str	r2, [sp, #4]
	volatile pyd1598_serin_state_t state = serin->state;//Define if it requires to be static
 8000bca:	7d03      	ldrb	r3, [r0, #20]
 8000bcc:	446d      	add	r5, sp
 8000bce:	702b      	strb	r3, [r5, #0]
	volatile uint32_t data_idx = serin->data_idx;
 8000bd0:	6903      	ldr	r3, [r0, #16]
	volatile bool start_fsm = serin->start_fsm;
 8000bd2:	446e      	add	r6, sp
	volatile uint32_t data_idx = serin->data_idx;
 8000bd4:	9303      	str	r3, [sp, #12]
	volatile bool start_fsm = serin->start_fsm;
 8000bd6:	7d43      	ldrb	r3, [r0, #21]
	volatile pyd1598_config_t config = serin->config;
 8000bd8:	0001      	movs	r1, r0
	volatile bool start_fsm = serin->start_fsm;
 8000bda:	7033      	strb	r3, [r6, #0]
	volatile pyd1598_config_t config = serin->config;
 8000bdc:	ab06      	add	r3, sp, #24
 8000bde:	001a      	movs	r2, r3
{
 8000be0:	0004      	movs	r4, r0
	volatile pyd1598_config_t config = serin->config;
 8000be2:	c981      	ldmia	r1!, {r0, r7}
 8000be4:	c281      	stmia	r2!, {r0, r7}
	volatile uint32_t mask = serin->mask;
 8000be6:	68e2      	ldr	r2, [r4, #12]
	pyd1598_hardware_interface_t output = serin->hardware_inteface;
 8000be8:	3110      	adds	r1, #16
	volatile uint32_t mask = serin->mask;
 8000bea:	9204      	str	r2, [sp, #16]
	volatile uint32_t conf_datagram = serin->conf_datagram;
 8000bec:	68a2      	ldr	r2, [r4, #8]
 8000bee:	9205      	str	r2, [sp, #20]
	pyd1598_hardware_interface_t output = serin->hardware_inteface;
 8000bf0:	aa08      	add	r2, sp, #32
 8000bf2:	0010      	movs	r0, r2
 8000bf4:	c984      	ldmia	r1!, {r2, r7}
 8000bf6:	c084      	stmia	r0!, {r2, r7}
	switch(state)
 8000bf8:	7829      	ldrb	r1, [r5, #0]
 8000bfa:	b2c8      	uxtb	r0, r1
 8000bfc:	2905      	cmp	r1, #5
 8000bfe:	d853      	bhi.n	8000ca8 <pyd1598_serin_send_datagram_fsm+0xea>
 8000c00:	f7ff fa8c 	bl	800011c <__gnu_thumb1_case_uqi>
 8000c04:	38241c03 	.word	0x38241c03
 8000c08:	4b42      	.short	0x4b42
			if(start_fsm == true)
 8000c0a:	7833      	ldrb	r3, [r6, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d00b      	beq.n	8000c28 <pyd1598_serin_send_datagram_fsm+0x6a>
				pyd1598_direct_link_set_as_output(data_link_pin);
 8000c10:	9800      	ldr	r0, [sp, #0]
 8000c12:	9901      	ldr	r1, [sp, #4]
 8000c14:	f7ff ffbe 	bl	8000b94 <pyd1598_direct_link_set_as_output>
				pyd1598_direct_link_set_negative_edge(data_link_pin);
 8000c18:	9800      	ldr	r0, [sp, #0]
 8000c1a:	9901      	ldr	r1, [sp, #4]
 8000c1c:	f7ff ffb4 	bl	8000b88 <pyd1598_serin_set_end_of_msg>
				state = PYD1598_SERIN_SETUP_FOR_MESSAGE;
 8000c20:	2301      	movs	r3, #1
 8000c22:	702b      	strb	r3, [r5, #0]
				start_fsm = false;
 8000c24:	2300      	movs	r3, #0
 8000c26:	7033      	strb	r3, [r6, #0]
	serin->state = state;
 8000c28:	782b      	ldrb	r3, [r5, #0]
 8000c2a:	7523      	strb	r3, [r4, #20]
	serin->data_idx = data_idx;
 8000c2c:	9b03      	ldr	r3, [sp, #12]
 8000c2e:	6123      	str	r3, [r4, #16]
	serin->mask = mask;
 8000c30:	9b04      	ldr	r3, [sp, #16]
 8000c32:	60e3      	str	r3, [r4, #12]
	serin->start_fsm = start_fsm;
 8000c34:	7833      	ldrb	r3, [r6, #0]
 8000c36:	7563      	strb	r3, [r4, #21]
}
 8000c38:	b00b      	add	sp, #44	@ 0x2c
 8000c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			data_idx = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	9303      	str	r3, [sp, #12]
			mask = PYD1598_SERIN_BIT_24_MASK;
 8000c40:	2380      	movs	r3, #128	@ 0x80
 8000c42:	045b      	lsls	r3, r3, #17
 8000c44:	9304      	str	r3, [sp, #16]
			state = PYD1598_SERIN_SEND_MSG;
 8000c46:	2302      	movs	r3, #2
			state = PYD1598_SERIN_IDLE;
 8000c48:	702b      	strb	r3, [r5, #0]
			break;
 8000c4a:	e7ed      	b.n	8000c28 <pyd1598_serin_send_datagram_fsm+0x6a>
			if((conf_datagram & mask) == 0)
 8000c4c:	9b05      	ldr	r3, [sp, #20]
 8000c4e:	9904      	ldr	r1, [sp, #16]
				pyd1598_serin_set_zero_pulse(output);
 8000c50:	9808      	ldr	r0, [sp, #32]
			if((conf_datagram & mask) == 0)
 8000c52:	4219      	tst	r1, r3
 8000c54:	d10a      	bne.n	8000c6c <pyd1598_serin_send_datagram_fsm+0xae>
				pyd1598_serin_set_zero_pulse(output);
 8000c56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8000c58:	f7ff ff77 	bl	8000b4a <pyd1598_serin_set_zero_pulse>
			mask >>= 1;
 8000c5c:	9b04      	ldr	r3, [sp, #16]
 8000c5e:	085b      	lsrs	r3, r3, #1
 8000c60:	9304      	str	r3, [sp, #16]
			if(mask == 0)
 8000c62:	9b04      	ldr	r3, [sp, #16]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d114      	bne.n	8000c92 <pyd1598_serin_send_datagram_fsm+0xd4>
				state = PYD1598_SERIN_SEND_DOWN;
 8000c68:	3303      	adds	r3, #3
 8000c6a:	e7ed      	b.n	8000c48 <pyd1598_serin_send_datagram_fsm+0x8a>
				pyd1598_serin_set_one_pulse(output);
 8000c6c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8000c6e:	f7ff ff7e 	bl	8000b6e <pyd1598_serin_set_one_pulse>
 8000c72:	e7f3      	b.n	8000c5c <pyd1598_serin_send_datagram_fsm+0x9e>
			pyd1598_direct_link_set_as_output(data_link_pin);
 8000c74:	9800      	ldr	r0, [sp, #0]
 8000c76:	9901      	ldr	r1, [sp, #4]
 8000c78:	f7ff ff8c 	bl	8000b94 <pyd1598_direct_link_set_as_output>
			pyd1598_direct_link_set_negative_edge(data_link_pin);
 8000c7c:	9800      	ldr	r0, [sp, #0]
 8000c7e:	9901      	ldr	r1, [sp, #4]
 8000c80:	f7ff ff82 	bl	8000b88 <pyd1598_serin_set_end_of_msg>
			state = PYD1598_SERIN_WAIT_LOAD_TIME;
 8000c84:	2304      	movs	r3, #4
 8000c86:	e7df      	b.n	8000c48 <pyd1598_serin_send_datagram_fsm+0x8a>
			if(data_idx >= PYD1598_SERIN_COUNT_TSLT)
 8000c88:	9b03      	ldr	r3, [sp, #12]
 8000c8a:	2b22      	cmp	r3, #34	@ 0x22
 8000c8c:	d901      	bls.n	8000c92 <pyd1598_serin_send_datagram_fsm+0xd4>
				state = PYD1598_SERIN_END_COM;
 8000c8e:	2305      	movs	r3, #5
 8000c90:	e7da      	b.n	8000c48 <pyd1598_serin_send_datagram_fsm+0x8a>
				data_idx++;
 8000c92:	9b03      	ldr	r3, [sp, #12]
 8000c94:	3301      	adds	r3, #1
 8000c96:	9303      	str	r3, [sp, #12]
 8000c98:	e7c6      	b.n	8000c28 <pyd1598_serin_send_datagram_fsm+0x6a>
			if(config.op_mode == PYD1598_FORCE_READOUT)
 8000c9a:	791a      	ldrb	r2, [r3, #4]
 8000c9c:	2a00      	cmp	r2, #0
 8000c9e:	d105      	bne.n	8000cac <pyd1598_serin_send_datagram_fsm+0xee>
				pyd1598_direct_link_set_as_input(data_link_pin);
 8000ca0:	9800      	ldr	r0, [sp, #0]
 8000ca2:	9901      	ldr	r1, [sp, #4]
 8000ca4:	f7ff ff7d 	bl	8000ba2 <pyd1598_direct_link_set_as_input>
			state = PYD1598_SERIN_IDLE;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	e7cd      	b.n	8000c48 <pyd1598_serin_send_datagram_fsm+0x8a>
			else if((config.op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000cac:	791a      	ldrb	r2, [r3, #4]
 8000cae:	2a01      	cmp	r2, #1
 8000cb0:	d002      	beq.n	8000cb8 <pyd1598_serin_send_datagram_fsm+0xfa>
					(config.op_mode == PYD1598_WAKE_UP) )
 8000cb2:	791b      	ldrb	r3, [r3, #4]
			else if((config.op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d1f7      	bne.n	8000ca8 <pyd1598_serin_send_datagram_fsm+0xea>
				pyd1598_direct_link_set_as_interrupt_input(data_link_pin);
 8000cb8:	9800      	ldr	r0, [sp, #0]
 8000cba:	9901      	ldr	r1, [sp, #4]
 8000cbc:	f7ff ff78 	bl	8000bb0 <pyd1598_direct_link_set_as_interrupt_input>
			state = PYD1598_SERIN_IDLE;
 8000cc0:	e7f2      	b.n	8000ca8 <pyd1598_serin_send_datagram_fsm+0xea>
	...

08000cc4 <pyd1598_direct_link_read_pin>:
}


uint8_t pyd1598_direct_link_read_pin(pyd1598_hardware_interface_t gpio,
											uint64_t *buffer, uint32_t shift)
{
 8000cc4:	b513      	push	{r0, r1, r4, lr}
 8000cc6:	9101      	str	r1, [sp, #4]
	static uint64_t readout_mask = (uint64_t) PYD1598_DIRECT_LINK_MASK;
	GPIO_PinState pin_value = GPIO_PIN_RESET;

	pin_value = HAL_GPIO_ReadPin(gpio.port, gpio.pin);
 8000cc8:	b289      	uxth	r1, r1
{
 8000cca:	0014      	movs	r4, r2
 8000ccc:	9000      	str	r0, [sp, #0]
	pin_value = HAL_GPIO_ReadPin(gpio.port, gpio.pin);
 8000cce:	f002 f813 	bl	8002cf8 <HAL_GPIO_ReadPin>

	if(pin_value == GPIO_PIN_SET)
 8000cd2:	4b12      	ldr	r3, [pc, #72]	@ (8000d1c <pyd1598_direct_link_read_pin+0x58>)
 8000cd4:	2801      	cmp	r0, #1
 8000cd6:	d115      	bne.n	8000d04 <pyd1598_direct_link_read_pin+0x40>
	{
		*buffer  |= readout_mask;
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	6821      	ldr	r1, [r4, #0]
 8000cdc:	6858      	ldr	r0, [r3, #4]
 8000cde:	4311      	orrs	r1, r2
 8000ce0:	6862      	ldr	r2, [r4, #4]
 8000ce2:	4302      	orrs	r2, r0
	}
	else if(pin_value == GPIO_PIN_RESET)
	{
		*buffer  &= ~readout_mask;
 8000ce4:	c406      	stmia	r4!, {r1, r2}
	else
	{
		__NOP();
	}

	readout_mask = (readout_mask >> 1);
 8000ce6:	6859      	ldr	r1, [r3, #4]
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	07c8      	lsls	r0, r1, #31
 8000cec:	0852      	lsrs	r2, r2, #1
 8000cee:	4302      	orrs	r2, r0

	if(readout_mask == ((uint64_t) 0))
 8000cf0:	0010      	movs	r0, r2
	readout_mask = (readout_mask >> 1);
 8000cf2:	0849      	lsrs	r1, r1, #1
	if(readout_mask == ((uint64_t) 0))
 8000cf4:	4308      	orrs	r0, r1
 8000cf6:	d101      	bne.n	8000cfc <pyd1598_direct_link_read_pin+0x38>
 8000cf8:	0002      	movs	r2, r0
 8000cfa:	2180      	movs	r1, #128	@ 0x80
	{
		readout_mask  = (uint64_t) PYD1598_DIRECT_LINK_MASK;
	}
	return 0;

}
 8000cfc:	2000      	movs	r0, #0
	readout_mask = (readout_mask >> 1);
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	6059      	str	r1, [r3, #4]
}
 8000d02:	bd16      	pop	{r1, r2, r4, pc}
	else if(pin_value == GPIO_PIN_RESET)
 8000d04:	2800      	cmp	r0, #0
 8000d06:	d106      	bne.n	8000d16 <pyd1598_direct_link_read_pin+0x52>
		*buffer  &= ~readout_mask;
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	6821      	ldr	r1, [r4, #0]
 8000d0c:	6858      	ldr	r0, [r3, #4]
 8000d0e:	4391      	bics	r1, r2
 8000d10:	6862      	ldr	r2, [r4, #4]
 8000d12:	4382      	bics	r2, r0
 8000d14:	e7e6      	b.n	8000ce4 <pyd1598_direct_link_read_pin+0x20>
		__NOP();
 8000d16:	46c0      	nop			@ (mov r8, r8)
 8000d18:	e7e5      	b.n	8000ce6 <pyd1598_direct_link_read_pin+0x22>
 8000d1a:	46c0      	nop			@ (mov r8, r8)
 8000d1c:	20000000 	.word	0x20000000

08000d20 <pyd1598_dl_readout_fsm>:
{
 8000d20:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile uint64_t datagram_bufffer = direct_link->datagram_bufffer;
 8000d22:	6902      	ldr	r2, [r0, #16]
 8000d24:	6943      	ldr	r3, [r0, #20]
{
 8000d26:	b087      	sub	sp, #28
	volatile uint64_t datagram_bufffer = direct_link->datagram_bufffer;
 8000d28:	9204      	str	r2, [sp, #16]
 8000d2a:	9305      	str	r3, [sp, #20]
	volatile pyd1598_wakeup_conf_t wakeup_mode = direct_link->wakeup_mode;
 8000d2c:	7f43      	ldrb	r3, [r0, #29]
 8000d2e:	aa02      	add	r2, sp, #8
 8000d30:	7093      	strb	r3, [r2, #2]
	volatile pyd1598_readout_status_t readout_status = direct_link->readout_status;
 8000d32:	7fc3      	ldrb	r3, [r0, #31]
	volatile pyd1598_readout_state_t readout_state = direct_link->readout_state;
 8000d34:	ad03      	add	r5, sp, #12
	volatile pyd1598_readout_status_t readout_status = direct_link->readout_status;
 8000d36:	70d3      	strb	r3, [r2, #3]
	volatile pyd1598_readout_state_t readout_state = direct_link->readout_state;
 8000d38:	1c43      	adds	r3, r0, #1
 8000d3a:	9301      	str	r3, [sp, #4]
 8000d3c:	7fdb      	ldrb	r3, [r3, #31]
{
 8000d3e:	0004      	movs	r4, r0
	volatile pyd1598_readout_state_t readout_state = direct_link->readout_state;
 8000d40:	702b      	strb	r3, [r5, #0]
	volatile uint8_t time_update_idx = direct_link->time_update_idx;
 8000d42:	1cc3      	adds	r3, r0, #3
 8000d44:	7fdb      	ldrb	r3, [r3, #31]
	volatile pyd1598_readout_status_t readout_status = direct_link->readout_status;
 8000d46:	1cd7      	adds	r7, r2, #3
	volatile uint8_t time_update_idx = direct_link->time_update_idx;
 8000d48:	7153      	strb	r3, [r2, #5]
	volatile bool start_fsm = direct_link->start_fsm;
 8000d4a:	1c83      	adds	r3, r0, #2
 8000d4c:	7fdb      	ldrb	r3, [r3, #31]
{
 8000d4e:	000e      	movs	r6, r1
	volatile bool start_fsm = direct_link->start_fsm;
 8000d50:	7193      	strb	r3, [r2, #6]
	volatile pyd1598_wakeup_isr_status_t wakeup_isr_status = direct_link->wakeup_isr_status;
 8000d52:	1d03      	adds	r3, r0, #4
 8000d54:	7fdb      	ldrb	r3, [r3, #31]
 8000d56:	71d3      	strb	r3, [r2, #7]
	switch(readout_state)
 8000d58:	782b      	ldrb	r3, [r5, #0]
 8000d5a:	b2d8      	uxtb	r0, r3
 8000d5c:	2b04      	cmp	r3, #4
 8000d5e:	d900      	bls.n	8000d62 <pyd1598_dl_readout_fsm+0x42>
 8000d60:	e09e      	b.n	8000ea0 <pyd1598_dl_readout_fsm+0x180>
 8000d62:	f7ff f9db 	bl	800011c <__gnu_thumb1_case_uqi>
 8000d66:	2c03      	.short	0x2c03
 8000d68:	6980      	.short	0x6980
 8000d6a:	94          	.byte	0x94
 8000d6b:	00          	.byte	0x00
			if(start_fsm == true)
 8000d6c:	ab02      	add	r3, sp, #8
 8000d6e:	799b      	ldrb	r3, [r3, #6]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d049      	beq.n	8000e08 <pyd1598_dl_readout_fsm+0xe8>
				if(op_mode == PYD1598_FORCE_READOUT)
 8000d74:	2900      	cmp	r1, #0
 8000d76:	d109      	bne.n	8000d8c <pyd1598_dl_readout_fsm+0x6c>
					pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000d78:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000d7a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000d7c:	f7ff ff0a 	bl	8000b94 <pyd1598_direct_link_set_as_output>
					pyd1598_direct_link_set_one_pulse(direct_link->hardware_inteface);
 8000d80:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000d82:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000d84:	f7ff fef3 	bl	8000b6e <pyd1598_serin_set_one_pulse>
						readout_state = PYD1598_READOUT_GET_MSG;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	e011      	b.n	8000db0 <pyd1598_dl_readout_fsm+0x90>
				else if((op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000d8c:	1e4b      	subs	r3, r1, #1
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	d80f      	bhi.n	8000db2 <pyd1598_dl_readout_fsm+0x92>
					pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000d92:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000d94:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000d96:	f7ff fefd 	bl	8000b94 <pyd1598_direct_link_set_as_output>
					pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 8000d9a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000d9c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000d9e:	f7ff fef3 	bl	8000b88 <pyd1598_serin_set_end_of_msg>
					if((op_mode != PYD1598_INTERRUPT_READOUT) &&
 8000da2:	2e01      	cmp	r6, #1
 8000da4:	d0f0      	beq.n	8000d88 <pyd1598_dl_readout_fsm+0x68>
						(wakeup_mode == READOUT_WAKEUP_NO_READ))
 8000da6:	ab02      	add	r3, sp, #8
 8000da8:	789b      	ldrb	r3, [r3, #2]
					if((op_mode != PYD1598_INTERRUPT_READOUT) &&
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d1ec      	bne.n	8000d88 <pyd1598_dl_readout_fsm+0x68>
						readout_state = PYD1598_READOUT_END_COM;
 8000dae:	3303      	adds	r3, #3
						readout_state = PYD1598_READOUT_GET_MSG;
 8000db0:	702b      	strb	r3, [r5, #0]
				start_fsm = false;
 8000db2:	2300      	movs	r3, #0
 8000db4:	aa02      	add	r2, sp, #8
 8000db6:	7193      	strb	r3, [r2, #6]
				readout_status = READOUT_BUSY;
 8000db8:	3301      	adds	r3, #1
			readout_status = READOUT_READY;
 8000dba:	703b      	strb	r3, [r7, #0]
			break;
 8000dbc:	e024      	b.n	8000e08 <pyd1598_dl_readout_fsm+0xe8>
			datagram_bufffer = 0;
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2300      	movs	r3, #0
			for(idx = 0; idx < 40; idx++)
 8000dc2:	2600      	movs	r6, #0
			datagram_bufffer = 0;
 8000dc4:	9204      	str	r2, [sp, #16]
 8000dc6:	9305      	str	r3, [sp, #20]
				pyd1598_direct_link_set_one_pulse(direct_link->hardware_inteface);
 8000dc8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000dca:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000dcc:	f7ff fecf 	bl	8000b6e <pyd1598_serin_set_one_pulse>
				pyd1598_direct_link_set_as_input(direct_link->hardware_inteface);
 8000dd0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000dd2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000dd4:	f7ff fee5 	bl	8000ba2 <pyd1598_direct_link_set_as_input>
				pyd1598_direct_link_read_pin(direct_link->hardware_inteface,
 8000dd8:	0033      	movs	r3, r6
 8000dda:	aa04      	add	r2, sp, #16
 8000ddc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000dde:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000de0:	f7ff ff70 	bl	8000cc4 <pyd1598_direct_link_read_pin>
				pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 8000de4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000de6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000de8:	f7ff fece 	bl	8000b88 <pyd1598_serin_set_end_of_msg>
			for(idx = 0; idx < 40; idx++)
 8000dec:	3601      	adds	r6, #1
				pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000dee:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000df0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000df2:	f7ff fecf 	bl	8000b94 <pyd1598_direct_link_set_as_output>
			for(idx = 0; idx < 40; idx++)
 8000df6:	2e28      	cmp	r6, #40	@ 0x28
 8000df8:	d1e6      	bne.n	8000dc8 <pyd1598_dl_readout_fsm+0xa8>
			time_update_idx = 0;
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	ab02      	add	r3, sp, #8
 8000dfe:	715a      	strb	r2, [r3, #5]
			readout_status = READOUT_BUSY;
 8000e00:	2301      	movs	r3, #1
 8000e02:	703b      	strb	r3, [r7, #0]
			readout_state = PYD1598_READOUT_SIGNAL_DOWN;
 8000e04:	3302      	adds	r3, #2
				readout_state = PYD1598_READOUT_END_COM;
 8000e06:	702b      	strb	r3, [r5, #0]
	direct_link->readout_state = readout_state;
 8000e08:	782b      	ldrb	r3, [r5, #0]
 8000e0a:	9a01      	ldr	r2, [sp, #4]
 8000e0c:	77d3      	strb	r3, [r2, #31]
	direct_link->readout_status = readout_status;
 8000e0e:	783b      	ldrb	r3, [r7, #0]
 8000e10:	77e3      	strb	r3, [r4, #31]
	direct_link->time_update_idx = time_update_idx;
 8000e12:	ab02      	add	r3, sp, #8
 8000e14:	795a      	ldrb	r2, [r3, #5]
 8000e16:	1ce3      	adds	r3, r4, #3
 8000e18:	77da      	strb	r2, [r3, #31]
	direct_link->start_fsm = start_fsm;
 8000e1a:	ab02      	add	r3, sp, #8
 8000e1c:	799a      	ldrb	r2, [r3, #6]
 8000e1e:	1ca3      	adds	r3, r4, #2
 8000e20:	77da      	strb	r2, [r3, #31]
	direct_link->datagram_bufffer = datagram_bufffer;
 8000e22:	9a04      	ldr	r2, [sp, #16]
 8000e24:	9b05      	ldr	r3, [sp, #20]
 8000e26:	6122      	str	r2, [r4, #16]
 8000e28:	6163      	str	r3, [r4, #20]
	direct_link->wakeup_isr_status = wakeup_isr_status;
 8000e2a:	ab02      	add	r3, sp, #8
 8000e2c:	3307      	adds	r3, #7
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	3404      	adds	r4, #4
 8000e32:	77e3      	strb	r3, [r4, #31]
}
 8000e34:	b007      	add	sp, #28
 8000e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
			pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000e38:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000e3a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000e3c:	f7ff feaa 	bl	8000b94 <pyd1598_direct_link_set_as_output>
			pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 8000e40:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000e42:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000e44:	f7ff fea0 	bl	8000b88 <pyd1598_serin_set_end_of_msg>
			if( (op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000e48:	1e73      	subs	r3, r6, #1
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d81a      	bhi.n	8000e84 <pyd1598_dl_readout_fsm+0x164>
				pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
 8000e4e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000e50:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000e52:	f7ff fead 	bl	8000bb0 <pyd1598_direct_link_set_as_interrupt_input>
				readout_status = READOUT_READY;
 8000e56:	2300      	movs	r3, #0
				time_update_idx = 0;
 8000e58:	aa02      	add	r2, sp, #8
				readout_status = READOUT_READY;
 8000e5a:	703b      	strb	r3, [r7, #0]
				readout_state = PYD1598_READOUT_IDLE;
 8000e5c:	702b      	strb	r3, [r5, #0]
				time_update_idx = 0;
 8000e5e:	7153      	strb	r3, [r2, #5]
				if(op_mode == PYD1598_WAKE_UP)
 8000e60:	2e02      	cmp	r6, #2
 8000e62:	d100      	bne.n	8000e66 <pyd1598_dl_readout_fsm+0x146>
					wakeup_isr_status = PYD1598_WAKEUP_ISR_UNATTENDED;
 8000e64:	71d6      	strb	r6, [r2, #7]
			time_update_idx++;
 8000e66:	ab02      	add	r3, sp, #8
 8000e68:	795b      	ldrb	r3, [r3, #5]
 8000e6a:	aa02      	add	r2, sp, #8
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	7153      	strb	r3, [r2, #5]
			if(time_update_idx >= 11)
 8000e72:	7953      	ldrb	r3, [r2, #5]
 8000e74:	2b0a      	cmp	r3, #10
 8000e76:	d9c7      	bls.n	8000e08 <pyd1598_dl_readout_fsm+0xe8>
				time_update_idx = 0;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	7153      	strb	r3, [r2, #5]
				readout_status = READOUT_BUSY;
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	703b      	strb	r3, [r7, #0]
				readout_state = PYD1598_READOUT_END_COM;
 8000e80:	3303      	adds	r3, #3
 8000e82:	e7c0      	b.n	8000e06 <pyd1598_dl_readout_fsm+0xe6>
				readout_status = READOUT_BUSY;
 8000e84:	2301      	movs	r3, #1
 8000e86:	703b      	strb	r3, [r7, #0]
				readout_state = PYD1598_READOUT_UPDATE;
 8000e88:	18db      	adds	r3, r3, r3
 8000e8a:	702b      	strb	r3, [r5, #0]
 8000e8c:	e7eb      	b.n	8000e66 <pyd1598_dl_readout_fsm+0x146>
			if(op_mode == PYD1598_FORCE_READOUT)
 8000e8e:	2900      	cmp	r1, #0
 8000e90:	d109      	bne.n	8000ea6 <pyd1598_dl_readout_fsm+0x186>
				pyd1598_direct_link_set_as_input(direct_link->hardware_inteface);
 8000e92:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000e94:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000e96:	f7ff fe84 	bl	8000ba2 <pyd1598_direct_link_set_as_input>
			readout_status = READOUT_READY;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	703b      	strb	r3, [r7, #0]
			readout_state = PYD1598_READOUT_IDLE;
 8000e9e:	702b      	strb	r3, [r5, #0]
			readout_state = PYD1598_READOUT_IDLE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	702b      	strb	r3, [r5, #0]
 8000ea4:	e789      	b.n	8000dba <pyd1598_dl_readout_fsm+0x9a>
			else if((op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000ea6:	1e4b      	subs	r3, r1, #1
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d8f6      	bhi.n	8000e9a <pyd1598_dl_readout_fsm+0x17a>
				pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
 8000eac:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000eae:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000eb0:	f7ff fe7e 	bl	8000bb0 <pyd1598_direct_link_set_as_interrupt_input>
				if(op_mode == PYD1598_WAKE_UP)
 8000eb4:	2e02      	cmp	r6, #2
 8000eb6:	d1f0      	bne.n	8000e9a <pyd1598_dl_readout_fsm+0x17a>
					wakeup_isr_status = PYD1598_WAKEUP_ISR_UNATTENDED;
 8000eb8:	ab02      	add	r3, sp, #8
 8000eba:	71de      	strb	r6, [r3, #7]
 8000ebc:	e7ed      	b.n	8000e9a <pyd1598_dl_readout_fsm+0x17a>

08000ebe <relay_ask_off_pulse_fsm>:

uint8_t relay_ask_off_pulse_fsm(relay_t *relay)
{
	uint8_t status = 0;

	if(relay->fsm_run_off == RELAY_RUN_FALSE)
 8000ebe:	1cc3      	adds	r3, r0, #3
 8000ec0:	7fdb      	ldrb	r3, [r3, #31]
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d101      	bne.n	8000eca <relay_ask_off_pulse_fsm+0xc>
	{
		relay->fsm_run_on = RELAY_RUN_FALSE;
		relay->fsm_run_off = RELAY_RUN_TRUE;
		relay->fsm_init = RELAY_INIT_TRUE;
		relay->fsm_state = RELAY_STATE_IDLE;
 8000ec6:	33ff      	adds	r3, #255	@ 0xff
 8000ec8:	6203      	str	r3, [r0, #32]
		status = 0;
	}

	return status;
}
 8000eca:	2000      	movs	r0, #0
 8000ecc:	4770      	bx	lr

08000ece <relay_ask_on_pulse_fsm>:
{
	uint8_t status = 0;


	//TODO: (high) Test this change (conditional) intensively
	if(relay->fsm_run_on == RELAY_RUN_FALSE)
 8000ece:	1c83      	adds	r3, r0, #2
 8000ed0:	7fdb      	ldrb	r3, [r3, #31]
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d102      	bne.n	8000edc <relay_ask_on_pulse_fsm+0xe>
	{
		relay->fsm_run_on = RELAY_RUN_TRUE;
		relay->fsm_run_off = RELAY_RUN_FALSE;
		relay->fsm_init = RELAY_INIT_TRUE;
		relay->fsm_state = RELAY_STATE_IDLE;
 8000ed6:	2380      	movs	r3, #128	@ 0x80
 8000ed8:	025b      	lsls	r3, r3, #9
 8000eda:	6203      	str	r3, [r0, #32]
	}
	return status;
}
 8000edc:	2000      	movs	r0, #0
 8000ede:	4770      	bx	lr

08000ee0 <relay_check_init_fsm>:
uint8_t relay_check_init_fsm(relay_t relay, relay_fsm_init_t *init)
{
 8000ee0:	b084      	sub	sp, #16
 8000ee2:	9000      	str	r0, [sp, #0]
 8000ee4:	9202      	str	r2, [sp, #8]
 8000ee6:	9303      	str	r3, [sp, #12]
 8000ee8:	9101      	str	r1, [sp, #4]
	*init = relay.fsm_init;
 8000eea:	ab01      	add	r3, sp, #4
 8000eec:	7fdb      	ldrb	r3, [r3, #31]
 8000eee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
	return 0;
}
 8000ef0:	2000      	movs	r0, #0
	*init = relay.fsm_init;
 8000ef2:	7013      	strb	r3, [r2, #0]
}
 8000ef4:	b004      	add	sp, #16
 8000ef6:	4770      	bx	lr

08000ef8 <relay_acknowledge_init_fsm>:

uint8_t relay_acknowledge_init_fsm(relay_t *relay)
{
	relay->fsm_init = RELAY_INIT_FALSE;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	3004      	adds	r0, #4
 8000efc:	77c3      	strb	r3, [r0, #31]
	return 0;
}
 8000efe:	2000      	movs	r0, #0
 8000f00:	4770      	bx	lr

08000f02 <relay_on>:

	return 0;
}

uint8_t relay_on(relay_t *relay)
{
 8000f02:	b510      	push	{r4, lr}
 8000f04:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(relay->hardware_output_1.port,
 8000f06:	8901      	ldrh	r1, [r0, #8]
 8000f08:	2200      	movs	r2, #0
 8000f0a:	6840      	ldr	r0, [r0, #4]
 8000f0c:	f001 fefa 	bl	8002d04 <HAL_GPIO_WritePin>
						relay->hardware_output_1.pin,
						GPIO_PIN_RESET);

	HAL_GPIO_WritePin(relay->hardware_output_2.port,
 8000f10:	68e0      	ldr	r0, [r4, #12]
 8000f12:	2201      	movs	r2, #1
 8000f14:	8a21      	ldrh	r1, [r4, #16]
 8000f16:	f001 fef5 	bl	8002d04 <HAL_GPIO_WritePin>
						relay->hardware_output_2.pin,
						GPIO_PIN_SET);

	relay->relay_status = RELAY_ON;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	33ff      	adds	r3, #255	@ 0xff
	relay->power_status = RELAY_POWER_STATUS_ENERGIZED_ON;
	return 0;
}
 8000f1e:	2000      	movs	r0, #0
	relay->relay_status = RELAY_ON;
 8000f20:	8023      	strh	r3, [r4, #0]
}
 8000f22:	bd10      	pop	{r4, pc}

08000f24 <relay_off>:

uint8_t relay_off(relay_t *relay)
{
 8000f24:	b510      	push	{r4, lr}
 8000f26:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(relay->hardware_output_1.port,
 8000f28:	8901      	ldrh	r1, [r0, #8]
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	6840      	ldr	r0, [r0, #4]
 8000f2e:	f001 fee9 	bl	8002d04 <HAL_GPIO_WritePin>
						relay->hardware_output_1.pin,
						GPIO_PIN_SET);

	HAL_GPIO_WritePin(relay->hardware_output_2.port,
 8000f32:	68e0      	ldr	r0, [r4, #12]
 8000f34:	2200      	movs	r2, #0
 8000f36:	8a21      	ldrh	r1, [r4, #16]
 8000f38:	f001 fee4 	bl	8002d04 <HAL_GPIO_WritePin>
						relay->hardware_output_2.pin,
						GPIO_PIN_RESET);

	relay->relay_status = RELAY_OFF;
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	8020      	strh	r0, [r4, #0]
	relay->power_status = RELAY_POWER_STATUS_ENERGIZED_OFF;
	return 0;
}
 8000f40:	bd10      	pop	{r4, pc}

08000f42 <relay_deenergize>:


uint8_t relay_deenergize(relay_t *relay)
{
 8000f42:	b510      	push	{r4, lr}
 8000f44:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(relay->hardware_output_1.port,
 8000f46:	8901      	ldrh	r1, [r0, #8]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	6840      	ldr	r0, [r0, #4]
 8000f4c:	f001 feda 	bl	8002d04 <HAL_GPIO_WritePin>
						relay->hardware_output_1.pin,
						GPIO_PIN_RESET);

	HAL_GPIO_WritePin(relay->hardware_output_2.port,
 8000f50:	68e0      	ldr	r0, [r4, #12]
 8000f52:	2200      	movs	r2, #0
 8000f54:	8a21      	ldrh	r1, [r4, #16]
 8000f56:	f001 fed5 	bl	8002d04 <HAL_GPIO_WritePin>
						relay->hardware_output_2.pin,
						GPIO_PIN_RESET);

	relay->power_status = RELAY_POWER_STATUS_DEENERGIZED;
 8000f5a:	2302      	movs	r3, #2
	return 0;
}
 8000f5c:	2000      	movs	r0, #0
	relay->power_status = RELAY_POWER_STATUS_DEENERGIZED;
 8000f5e:	7063      	strb	r3, [r4, #1]
}
 8000f60:	bd10      	pop	{r4, pc}

08000f62 <relay_setup>:
{
 8000f62:	b082      	sub	sp, #8
 8000f64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000f66:	0004      	movs	r4, r0
 8000f68:	4668      	mov	r0, sp
 8000f6a:	9307      	str	r3, [sp, #28]
 8000f6c:	9100      	str	r1, [sp, #0]
 8000f6e:	6042      	str	r2, [r0, #4]
	relay->hardware_output_1 = hardware_output_1;
 8000f70:	1d23      	adds	r3, r4, #4
 8000f72:	c822      	ldmia	r0!, {r1, r5}
 8000f74:	c322      	stmia	r3!, {r1, r5}
{
 8000f76:	aa07      	add	r2, sp, #28
	relay->hardware_output_2 = hardware_output_2;
 8000f78:	ca03      	ldmia	r2!, {r0, r1}
 8000f7a:	c303      	stmia	r3!, {r0, r1}
	relay_deenergize(relay);
 8000f7c:	0020      	movs	r0, r4
 8000f7e:	f7ff ffe0 	bl	8000f42 <relay_deenergize>
	relay->fsm_run_on = RELAY_RUN_FALSE;
 8000f82:	2301      	movs	r3, #1
	relay->relay_status = RELAY_OFF;
 8000f84:	2000      	movs	r0, #0
	relay->fsm_run_on = RELAY_RUN_FALSE;
 8000f86:	1ca2      	adds	r2, r4, #2
	relay->relay_status = RELAY_OFF;
 8000f88:	7020      	strb	r0, [r4, #0]
	relay->fsm_run_on = RELAY_RUN_FALSE;
 8000f8a:	77d3      	strb	r3, [r2, #31]
	relay->fsm_run_off = RELAY_RUN_FALSE;
 8000f8c:	1ce2      	adds	r2, r4, #3
 8000f8e:	77d3      	strb	r3, [r2, #31]
	relay->fsm_pulse_counts = 1;
 8000f90:	61a3      	str	r3, [r4, #24]
}
 8000f92:	bc3e      	pop	{r1, r2, r3, r4, r5}
 8000f94:	bc08      	pop	{r3}
 8000f96:	b002      	add	sp, #8
 8000f98:	4718      	bx	r3

08000f9a <relay_pulse_fsm>:
{
 8000f9a:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile relay_fsm_state_t state = relay->fsm_state;
 8000f9c:	1c43      	adds	r3, r0, #1
{
 8000f9e:	b087      	sub	sp, #28
	volatile relay_fsm_state_t state = relay->fsm_state;
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	7fdb      	ldrb	r3, [r3, #31]
 8000fa4:	aa02      	add	r2, sp, #8
 8000fa6:	7153      	strb	r3, [r2, #5]
	volatile uint32_t fsm_pulse_counts = relay->fsm_pulse_counts;
 8000fa8:	6983      	ldr	r3, [r0, #24]
	volatile relay_fsm_status_t fsm_status = relay->fsm_status;
 8000faa:	1d96      	adds	r6, r2, #6
	volatile uint32_t fsm_pulse_counts = relay->fsm_pulse_counts;
 8000fac:	9304      	str	r3, [sp, #16]
	volatile uint32_t fsm_pulse_idx = relay->fsm_pulse_idx;
 8000fae:	69c3      	ldr	r3, [r0, #28]
	volatile relay_fsm_init_t fsm_init = relay->fsm_init;
 8000fb0:	1dd7      	adds	r7, r2, #7
	volatile uint32_t fsm_pulse_idx = relay->fsm_pulse_idx;
 8000fb2:	9305      	str	r3, [sp, #20]
	volatile relay_fsm_status_t fsm_status = relay->fsm_status;
 8000fb4:	7d03      	ldrb	r3, [r0, #20]
	volatile relay_fsm_state_t state = relay->fsm_state;
 8000fb6:	1d55      	adds	r5, r2, #5
	volatile relay_fsm_status_t fsm_status = relay->fsm_status;
 8000fb8:	7033      	strb	r3, [r6, #0]
	volatile relay_fsm_init_t fsm_init = relay->fsm_init;
 8000fba:	1d03      	adds	r3, r0, #4
 8000fbc:	9301      	str	r3, [sp, #4]
 8000fbe:	7fdb      	ldrb	r3, [r3, #31]
{
 8000fc0:	0004      	movs	r4, r0
	volatile relay_fsm_init_t fsm_init = relay->fsm_init;
 8000fc2:	703b      	strb	r3, [r7, #0]
	switch(state)
 8000fc4:	782a      	ldrb	r2, [r5, #0]
 8000fc6:	b2d3      	uxtb	r3, r2
 8000fc8:	2a02      	cmp	r2, #2
 8000fca:	d014      	beq.n	8000ff6 <relay_pulse_fsm+0x5c>
 8000fcc:	2b03      	cmp	r3, #3
 8000fce:	d02c      	beq.n	800102a <relay_pulse_fsm+0x90>
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d11d      	bne.n	8001010 <relay_pulse_fsm+0x76>
			fsm_status = RELAY_STATE_STATUS_BUSY;
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	7033      	strb	r3, [r6, #0]
			if(new_status == RELAY_ON)
 8000fd8:	4299      	cmp	r1, r3
 8000fda:	d107      	bne.n	8000fec <relay_pulse_fsm+0x52>
				relay_on(relay);
 8000fdc:	f7ff ff91 	bl	8000f02 <relay_on>
			if(fsm_pulse_counts == 0)
 8000fe0:	9b04      	ldr	r3, [sp, #16]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d105      	bne.n	8000ff2 <relay_pulse_fsm+0x58>
				state = RELAY_STATE_DEENERGIZING;
 8000fe6:	3303      	adds	r3, #3
			state = RELAY_STATE_IDLE;
 8000fe8:	702b      	strb	r3, [r5, #0]
			break;
 8000fea:	e011      	b.n	8001010 <relay_pulse_fsm+0x76>
				relay_off(relay);
 8000fec:	f7ff ff9a 	bl	8000f24 <relay_off>
 8000ff0:	e7f6      	b.n	8000fe0 <relay_pulse_fsm+0x46>
				state = RELAY_STATE_WAIT;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	e7f8      	b.n	8000fe8 <relay_pulse_fsm+0x4e>
			fsm_status = RELAY_STATE_STATUS_BUSY;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	7033      	strb	r3, [r6, #0]
			fsm_pulse_idx++;
 8000ffa:	9b05      	ldr	r3, [sp, #20]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	9305      	str	r3, [sp, #20]
			if(fsm_pulse_idx > fsm_pulse_counts)
 8001000:	9a05      	ldr	r2, [sp, #20]
 8001002:	9b04      	ldr	r3, [sp, #16]
 8001004:	429a      	cmp	r2, r3
 8001006:	d903      	bls.n	8001010 <relay_pulse_fsm+0x76>
				state = RELAY_STATE_DEENERGIZING;
 8001008:	2303      	movs	r3, #3
 800100a:	702b      	strb	r3, [r5, #0]
				fsm_pulse_idx = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	9305      	str	r3, [sp, #20]
}
 8001010:	2000      	movs	r0, #0
	relay->fsm_state = state;
 8001012:	782b      	ldrb	r3, [r5, #0]
 8001014:	1c62      	adds	r2, r4, #1
 8001016:	77d3      	strb	r3, [r2, #31]
	relay->fsm_init = fsm_init;
 8001018:	783b      	ldrb	r3, [r7, #0]
 800101a:	1d22      	adds	r2, r4, #4
 800101c:	77d3      	strb	r3, [r2, #31]
	relay->fsm_pulse_idx = fsm_pulse_idx;
 800101e:	9b05      	ldr	r3, [sp, #20]
 8001020:	61e3      	str	r3, [r4, #28]
	relay->fsm_status = fsm_status;
 8001022:	7833      	ldrb	r3, [r6, #0]
 8001024:	7523      	strb	r3, [r4, #20]
}
 8001026:	b007      	add	sp, #28
 8001028:	bdf0      	pop	{r4, r5, r6, r7, pc}
			relay_deenergize(relay);
 800102a:	f7ff ff8a 	bl	8000f42 <relay_deenergize>
			fsm_status = RELAY_STATE_STATUS_READY;
 800102e:	2300      	movs	r3, #0
 8001030:	7033      	strb	r3, [r6, #0]
 8001032:	e7d9      	b.n	8000fe8 <relay_pulse_fsm+0x4e>

08001034 <relay_on_pulse_fsm>:
{
 8001034:	b570      	push	{r4, r5, r6, lr}
	if( (relay->fsm_run_on == RELAY_RUN_TRUE) &&
 8001036:	1c85      	adds	r5, r0, #2
 8001038:	7feb      	ldrb	r3, [r5, #31]
{
 800103a:	0004      	movs	r4, r0
	if( (relay->fsm_run_on == RELAY_RUN_TRUE) &&
 800103c:	2b00      	cmp	r3, #0
 800103e:	d10b      	bne.n	8001058 <relay_on_pulse_fsm+0x24>
		(relay->fsm_run_off != RELAY_RUN_TRUE) )
 8001040:	1cc3      	adds	r3, r0, #3
	if( (relay->fsm_run_on == RELAY_RUN_TRUE) &&
 8001042:	7fdb      	ldrb	r3, [r3, #31]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d007      	beq.n	8001058 <relay_on_pulse_fsm+0x24>
		relay_pulse_fsm(relay, RELAY_ON);
 8001048:	2101      	movs	r1, #1
 800104a:	f7ff ffa6 	bl	8000f9a <relay_pulse_fsm>
		if(relay->fsm_status == RELAY_STATE_STATUS_READY)
 800104e:	7d23      	ldrb	r3, [r4, #20]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d101      	bne.n	8001058 <relay_on_pulse_fsm+0x24>
			relay->fsm_run_on = RELAY_RUN_FALSE;
 8001054:	3301      	adds	r3, #1
 8001056:	77eb      	strb	r3, [r5, #31]
}
 8001058:	2000      	movs	r0, #0
 800105a:	bd70      	pop	{r4, r5, r6, pc}

0800105c <relay_off_pulse_fsm>:
{
 800105c:	b570      	push	{r4, r5, r6, lr}
	if( (relay->fsm_run_off == RELAY_RUN_TRUE) &&
 800105e:	1cc5      	adds	r5, r0, #3
 8001060:	7fe9      	ldrb	r1, [r5, #31]
{
 8001062:	0004      	movs	r4, r0
	if( (relay->fsm_run_off == RELAY_RUN_TRUE) &&
 8001064:	2900      	cmp	r1, #0
 8001066:	d10a      	bne.n	800107e <relay_off_pulse_fsm+0x22>
			(relay->fsm_run_on != RELAY_RUN_TRUE) )
 8001068:	1c83      	adds	r3, r0, #2
	if( (relay->fsm_run_off == RELAY_RUN_TRUE) &&
 800106a:	7fdb      	ldrb	r3, [r3, #31]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d006      	beq.n	800107e <relay_off_pulse_fsm+0x22>
		relay_pulse_fsm(relay, RELAY_OFF);
 8001070:	f7ff ff93 	bl	8000f9a <relay_pulse_fsm>
		if(relay->fsm_status == RELAY_STATE_STATUS_READY)
 8001074:	7d23      	ldrb	r3, [r4, #20]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d101      	bne.n	800107e <relay_off_pulse_fsm+0x22>
			relay->fsm_run_off = RELAY_RUN_FALSE;
 800107a:	3301      	adds	r3, #1
 800107c:	77eb      	strb	r3, [r5, #31]
}
 800107e:	2000      	movs	r0, #0
 8001080:	bd70      	pop	{r4, r5, r6, pc}

08001082 <switch_selector_read_bit>:

uint8_t switch_selector_read_bit(switch_selector_t *switch_selector,
										uint8_t pin,
										switch_selector_status_t *pin_status,
										uint32_t *value)
{
 8001082:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	GPIO_PinState pin_value;
	uint32_t switch_mask = 0x00000001;

	switch_mask <<= pin;
 8001084:	2601      	movs	r6, #1
{
 8001086:	001f      	movs	r7, r3

	pin_value = HAL_GPIO_ReadPin((switch_selector->switch_selector_gpio + pin)->port,
 8001088:	6803      	ldr	r3, [r0, #0]
 800108a:	00cd      	lsls	r5, r1, #3
 800108c:	195b      	adds	r3, r3, r5
{
 800108e:	0004      	movs	r4, r0
 8001090:	9201      	str	r2, [sp, #4]
	pin_value = HAL_GPIO_ReadPin((switch_selector->switch_selector_gpio + pin)->port,
 8001092:	6818      	ldr	r0, [r3, #0]
	switch_mask <<= pin;
 8001094:	408e      	lsls	r6, r1
	pin_value = HAL_GPIO_ReadPin((switch_selector->switch_selector_gpio + pin)->port,
 8001096:	8899      	ldrh	r1, [r3, #4]
 8001098:	f001 fe2e 	bl	8002cf8 <HAL_GPIO_ReadPin>
							(switch_selector->switch_selector_gpio + pin)->pin);

	if(pin_value == GPIO_PIN_SET)
 800109c:	6823      	ldr	r3, [r4, #0]
	{
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_ON;
 800109e:	195b      	adds	r3, r3, r5
	if(pin_value == GPIO_PIN_SET)
 80010a0:	2801      	cmp	r0, #1
 80010a2:	d10c      	bne.n	80010be <switch_selector_read_bit+0x3c>
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_ON;
 80010a4:	7198      	strb	r0, [r3, #6]

		switch_selector->value |= switch_mask;
 80010a6:	68a3      	ldr	r3, [r4, #8]
 80010a8:	4333      	orrs	r3, r6
 80010aa:	60a3      	str	r3, [r4, #8]
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_OFF;

		switch_selector->value &= ~switch_mask;
	}

	*pin_status = (switch_selector->switch_selector_gpio + pin)->status;
 80010ac:	6823      	ldr	r3, [r4, #0]
 80010ae:	9a01      	ldr	r2, [sp, #4]
 80010b0:	195b      	adds	r3, r3, r5
 80010b2:	799b      	ldrb	r3, [r3, #6]

	*value = switch_selector->value;

	return 0;
}
 80010b4:	2000      	movs	r0, #0
	*pin_status = (switch_selector->switch_selector_gpio + pin)->status;
 80010b6:	7013      	strb	r3, [r2, #0]
	*value = switch_selector->value;
 80010b8:	68a3      	ldr	r3, [r4, #8]
 80010ba:	603b      	str	r3, [r7, #0]
}
 80010bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_OFF;
 80010be:	2200      	movs	r2, #0
 80010c0:	719a      	strb	r2, [r3, #6]
		switch_selector->value &= ~switch_mask;
 80010c2:	68a3      	ldr	r3, [r4, #8]
 80010c4:	43b3      	bics	r3, r6
 80010c6:	e7f0      	b.n	80010aa <switch_selector_read_bit+0x28>

080010c8 <switch_selector_setup>:
{
 80010c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80010ca:	0005      	movs	r5, r0
 80010cc:	000f      	movs	r7, r1
 80010ce:	0016      	movs	r6, r2
		return 2;
 80010d0:	2002      	movs	r0, #2
	if(switch_size > 32)
 80010d2:	2a20      	cmp	r2, #32
 80010d4:	d80a      	bhi.n	80010ec <switch_selector_setup+0x24>
	switch_selector->value = 0;
 80010d6:	2400      	movs	r4, #0
	switch_selector->switch_size = switch_size;
 80010d8:	712a      	strb	r2, [r5, #4]
	switch_selector->value = 0;
 80010da:	60ac      	str	r4, [r5, #8]
	switch_selector->switch_selector_gpio = (switch_selector_gpio_t*)malloc(switch_size * sizeof(switch_selector_gpio_t) );
 80010dc:	00d0      	lsls	r0, r2, #3
 80010de:	f002 fcdb 	bl	8003a98 <malloc>
 80010e2:	6028      	str	r0, [r5, #0]
	for(idx = 0; idx < switch_size; idx++)
 80010e4:	b2e1      	uxtb	r1, r4
 80010e6:	42a6      	cmp	r6, r4
 80010e8:	d101      	bne.n	80010ee <switch_selector_setup+0x26>
 80010ea:	2000      	movs	r0, #0
}
 80010ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if((switch_selector_gpio + idx) != NULL)
 80010ee:	00e0      	lsls	r0, r4, #3
 80010f0:	3401      	adds	r4, #1
 80010f2:	2f00      	cmp	r7, #0
 80010f4:	d00a      	beq.n	800110c <switch_selector_setup+0x44>
			*(switch_selector->switch_selector_gpio + idx) = *(switch_selector_gpio + idx);
 80010f6:	682a      	ldr	r2, [r5, #0]
 80010f8:	1812      	adds	r2, r2, r0
 80010fa:	cf09      	ldmia	r7!, {r0, r3}
 80010fc:	c209      	stmia	r2!, {r0, r3}
		switch_selector_read_bit(switch_selector, idx, &pin_status, &value);
 80010fe:	466a      	mov	r2, sp
 8001100:	0028      	movs	r0, r5
 8001102:	ab01      	add	r3, sp, #4
 8001104:	3203      	adds	r2, #3
 8001106:	f7ff ffbc 	bl	8001082 <switch_selector_read_bit>
	for(idx = 0; idx < switch_size; idx++)
 800110a:	e7eb      	b.n	80010e4 <switch_selector_setup+0x1c>
			status = 1;
 800110c:	2001      	movs	r0, #1
 800110e:	e7ed      	b.n	80010ec <switch_selector_setup+0x24>

08001110 <nutone_setup>:

void nutone_setup(nutone_t *exhaust_fan, nutone_relay_handler_t *lights,
											nutone_relay_handler_t *fan,
											deadline_timer_t *ctrl_timer,
											deadline_timer_t *vyv_timeoff)
{
 8001110:	b570      	push	{r4, r5, r6, lr}
 8001112:	001d      	movs	r5, r3
	exhaust_fan->lights = lights;
	exhaust_fan->fan = fan;

	exhaust_fan->ctrl_timer = ctrl_timer;
	deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
	deadline_timer_setup(exhaust_fan->ctrl_timer, deadline);
 8001114:	2610      	movs	r6, #16
	exhaust_fan->ctrl_timer = ctrl_timer;
 8001116:	6083      	str	r3, [r0, #8]
	deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
 8001118:	23fa      	movs	r3, #250	@ 0xfa
{
 800111a:	0004      	movs	r4, r0
 800111c:	b08a      	sub	sp, #40	@ 0x28
	exhaust_fan->lights = lights;
 800111e:	6001      	str	r1, [r0, #0]
	exhaust_fan->fan = fan;
 8001120:	6042      	str	r2, [r0, #4]
	deadline_timer_setup(exhaust_fan->ctrl_timer, deadline);
 8001122:	a906      	add	r1, sp, #24
 8001124:	0032      	movs	r2, r6
	deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
 8001126:	005b      	lsls	r3, r3, #1
	deadline_timer_setup(exhaust_fan->ctrl_timer, deadline);
 8001128:	4668      	mov	r0, sp
	deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
 800112a:	9306      	str	r3, [sp, #24]
	deadline_timer_setup(exhaust_fan->ctrl_timer, deadline);
 800112c:	f002 fdb6 	bl	8003c9c <memcpy>
 8001130:	9a04      	ldr	r2, [sp, #16]
 8001132:	9b05      	ldr	r3, [sp, #20]
 8001134:	0028      	movs	r0, r5
 8001136:	f000 f977 	bl	8001428 <deadline_timer_setup>
//	exhaust_fan->ctrl_timer->deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;

	exhaust_fan->vyv_timeoff = vyv_timeoff;
 800113a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
	deadline.msec = NUTONE_VYV_TIMEOUT;
	deadline_timer_setup(exhaust_fan->vyv_timeoff, deadline);
 800113c:	0032      	movs	r2, r6
	exhaust_fan->vyv_timeoff = vyv_timeoff;
 800113e:	60e3      	str	r3, [r4, #12]
	deadline.msec = NUTONE_VYV_TIMEOUT;
 8001140:	4b08      	ldr	r3, [pc, #32]	@ (8001164 <nutone_setup+0x54>)
	deadline_timer_setup(exhaust_fan->vyv_timeoff, deadline);
 8001142:	a906      	add	r1, sp, #24
 8001144:	4668      	mov	r0, sp
	deadline.msec = NUTONE_VYV_TIMEOUT;
 8001146:	9306      	str	r3, [sp, #24]
	deadline_timer_setup(exhaust_fan->vyv_timeoff, deadline);
 8001148:	f002 fda8 	bl	8003c9c <memcpy>
 800114c:	9a04      	ldr	r2, [sp, #16]
 800114e:	9b05      	ldr	r3, [sp, #20]
 8001150:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001152:	f000 f969 	bl	8001428 <deadline_timer_setup>

	exhaust_fan->light_on_pulses = NUTONE_WHITE_LIGHT_ON_PULSES;
	exhaust_fan->light_on_pulses_idx = 0;

	exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
	exhaust_fan->command = NUTONE_CMD_NONE;
 8001156:	2300      	movs	r3, #0
	exhaust_fan->light_on_pulses_idx = 0;
 8001158:	4a03      	ldr	r2, [pc, #12]	@ (8001168 <nutone_setup+0x58>)
	exhaust_fan->command = NUTONE_CMD_NONE;
 800115a:	8263      	strh	r3, [r4, #18]
	exhaust_fan->light_on_pulses_idx = 0;
 800115c:	6162      	str	r2, [r4, #20]

	exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 800115e:	7423      	strb	r3, [r4, #16]


}
 8001160:	b00a      	add	sp, #40	@ 0x28
 8001162:	bd70      	pop	{r4, r5, r6, pc}
 8001164:	00002710 	.word	0x00002710
 8001168:	02000300 	.word	0x02000300

0800116c <nutone_set_command>:

}

uint8_t nutone_set_command(nutone_t *exhaust_fan, nutone_command_e command)
{
	exhaust_fan->command = command;
 800116c:	7481      	strb	r1, [r0, #18]
	return 0;
}
 800116e:	2000      	movs	r0, #0
 8001170:	4770      	bx	lr

08001172 <nutone_get_cmd_status>:

uint8_t nutone_get_cmd_status(nutone_t exhaust_fan,
												nutone_cmd_state_t *cmd_status)
{
 8001172:	b084      	sub	sp, #16
 8001174:	9303      	str	r3, [sp, #12]
	*cmd_status = exhaust_fan.cmd_state;
 8001176:	466b      	mov	r3, sp
{
 8001178:	9000      	str	r0, [sp, #0]
 800117a:	9202      	str	r2, [sp, #8]
 800117c:	9101      	str	r1, [sp, #4]
	*cmd_status = exhaust_fan.cmd_state;
 800117e:	7cdb      	ldrb	r3, [r3, #19]
 8001180:	9a06      	ldr	r2, [sp, #24]
	return 0;
}
 8001182:	2000      	movs	r0, #0
	*cmd_status = exhaust_fan.cmd_state;
 8001184:	7013      	strb	r3, [r2, #0]
}
 8001186:	b004      	add	sp, #16
 8001188:	4770      	bx	lr

0800118a <nutone_select_state>:


//#define NO_MEMORY

uint8_t nutone_select_state(nutone_t *exhaust_fan)
{
 800118a:	b500      	push	{lr}
	if(exhaust_fan->cmd_state != NUTONE_CMD_STE_READY)
 800118c:	7cc1      	ldrb	r1, [r0, #19]
{
 800118e:	0003      	movs	r3, r0
	if(exhaust_fan->cmd_state != NUTONE_CMD_STE_READY)
 8001190:	2900      	cmp	r1, #0
 8001192:	d117      	bne.n	80011c4 <nutone_select_state+0x3a>
	{
		return 1;
	}
	switch(exhaust_fan->command)
 8001194:	7c80      	ldrb	r0, [r0, #18]
 8001196:	3801      	subs	r0, #1
 8001198:	2805      	cmp	r0, #5
 800119a:	d809      	bhi.n	80011b0 <nutone_select_state+0x26>
 800119c:	2280      	movs	r2, #128	@ 0x80
 800119e:	0052      	lsls	r2, r2, #1
 80011a0:	f7fe ffbc 	bl	800011c <__gnu_thumb1_case_uqi>
 80011a4:	0c0a0803 	.word	0x0c0a0803
 80011a8:	0c0e      	.short	0x0c0e
	{
		case NUTONE_CMD_FAN_TURN_ON:
			exhaust_fan->fsm_state = NUTONE_STE_FAN_SET_ON;
 80011aa:	2001      	movs	r0, #1
			break;
		case NUTONE_CMD_VYV_TURN_ON:
#ifdef 	NO_MEMORY
			exhaust_fan->fsm_state = NUTONE_STE_VYV_SET_ON;
#else	//NO_MEMORY
			exhaust_fan->fsm_state = NUTONE_STE_VYV_L_SET_ON;
 80011ac:	7418      	strb	r0, [r3, #16]
#endif	//NO_MEMORY
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
			exhaust_fan->command = NUTONE_CMD_NONE;
 80011ae:	825a      	strh	r2, [r3, #18]
			break;
	}


	return 0;
}
 80011b0:	0008      	movs	r0, r1
 80011b2:	bd00      	pop	{pc}
			exhaust_fan->fsm_state = NUTONE_STE_FAN_SET_OFF;
 80011b4:	2003      	movs	r0, #3
 80011b6:	e7f9      	b.n	80011ac <nutone_select_state+0x22>
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_L_SET_ON;
 80011b8:	200d      	movs	r0, #13
 80011ba:	e7f7      	b.n	80011ac <nutone_select_state+0x22>
			exhaust_fan->fsm_state = NUTONE_STE_LIGHTS_OFF;
 80011bc:	200f      	movs	r0, #15
 80011be:	e7f5      	b.n	80011ac <nutone_select_state+0x22>
			exhaust_fan->fsm_state = NUTONE_STE_VYV_L_SET_ON;
 80011c0:	200e      	movs	r0, #14
 80011c2:	e7f3      	b.n	80011ac <nutone_select_state+0x22>
		return 1;
 80011c4:	2101      	movs	r1, #1
 80011c6:	e7f3      	b.n	80011b0 <nutone_select_state+0x26>

080011c8 <nutone_fsm>:
{
 80011c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
	deadline_timer_expired_t is_expired = TIMER_EXPIRED_FALSE;
 80011ca:	2300      	movs	r3, #0
 80011cc:	466a      	mov	r2, sp
 80011ce:	7153      	strb	r3, [r2, #5]
	deadline_timer_expired_t is_expired_vyv = TIMER_EXPIRED_FALSE;
 80011d0:	7193      	strb	r3, [r2, #6]
{
 80011d2:	0004      	movs	r4, r0
	switch(exhaust_fan->fsm_state)
 80011d4:	7c00      	ldrb	r0, [r0, #16]
 80011d6:	2811      	cmp	r0, #17
 80011d8:	d81d      	bhi.n	8001216 <nutone_fsm+0x4e>
 80011da:	f7fe ffb3 	bl	8000144 <__gnu_thumb1_case_uhi>
 80011de:	0012      	.short	0x0012
 80011e0:	001e0017 	.word	0x001e0017
 80011e4:	002d0027 	.word	0x002d0027
 80011e8:	003f0031 	.word	0x003f0031
 80011ec:	004d0048 	.word	0x004d0048
 80011f0:	007b006e 	.word	0x007b006e
 80011f4:	00890084 	.word	0x00890084
 80011f8:	00ce00b2 	.word	0x00ce00b2
 80011fc:	00f000ea 	.word	0x00f000ea
 8001200:	00fe      	.short	0x00fe
			nutone_select_state(exhaust_fan);
 8001202:	0020      	movs	r0, r4
 8001204:	f7ff ffc1 	bl	800118a <nutone_select_state>
}
 8001208:	2000      	movs	r0, #0
 800120a:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
			relay_ask_on_pulse_fsm(exhaust_fan->fan->relay);
 800120c:	6863      	ldr	r3, [r4, #4]
 800120e:	6818      	ldr	r0, [r3, #0]
 8001210:	f7ff fe5d 	bl	8000ece <relay_ask_on_pulse_fsm>
			exhaust_fan->fsm_state = NUTONE_STE_FAN_TURNING_ON;
 8001214:	2302      	movs	r3, #2
			exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001216:	7423      	strb	r3, [r4, #16]
			break;
 8001218:	e7f6      	b.n	8001208 <nutone_fsm+0x40>
			if(exhaust_fan->fan->relay->fsm_run_on == RELAY_RUN_FALSE)
 800121a:	6863      	ldr	r3, [r4, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	3302      	adds	r3, #2
 8001220:	7fdb      	ldrb	r3, [r3, #31]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d1f0      	bne.n	8001208 <nutone_fsm+0x40>
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001226:	2300      	movs	r3, #0
 8001228:	74e3      	strb	r3, [r4, #19]
				exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 800122a:	e7f4      	b.n	8001216 <nutone_fsm+0x4e>
			relay_ask_off_pulse_fsm(exhaust_fan->fan->relay);
 800122c:	6863      	ldr	r3, [r4, #4]
 800122e:	6818      	ldr	r0, [r3, #0]
 8001230:	f7ff fe45 	bl	8000ebe <relay_ask_off_pulse_fsm>
			exhaust_fan->fsm_state = NUTONE_STE_FAN_TURNING_OFF;
 8001234:	2304      	movs	r3, #4
 8001236:	e7ee      	b.n	8001216 <nutone_fsm+0x4e>
			if(exhaust_fan->fan->relay->fsm_run_off == RELAY_RUN_FALSE)
 8001238:	6863      	ldr	r3, [r4, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	3303      	adds	r3, #3
 800123e:	e7ef      	b.n	8001220 <nutone_fsm+0x58>
			exhaust_fan->light_on_pulses_idx = 0;
 8001240:	23c0      	movs	r3, #192	@ 0xc0
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	82a3      	strh	r3, [r4, #20]
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 8001246:	68a0      	ldr	r0, [r4, #8]
 8001248:	f000 f90f 	bl	800146a <deadline_timer_set_initial_time>
			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
 800124c:	22fa      	movs	r2, #250	@ 0xfa
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_WHITE;
 800124e:	4b75      	ldr	r3, [pc, #468]	@ (8001424 <nutone_fsm+0x25c>)
			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
 8001250:	0052      	lsls	r2, r2, #1
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_WHITE;
 8001252:	82e3      	strh	r3, [r4, #22]
			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
 8001254:	68a3      	ldr	r3, [r4, #8]
 8001256:	621a      	str	r2, [r3, #32]
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_ON;
 8001258:	2306      	movs	r3, #6
 800125a:	e7dc      	b.n	8001216 <nutone_fsm+0x4e>
			relay_ask_on_pulse_fsm(exhaust_fan->lights->relay);
 800125c:	6823      	ldr	r3, [r4, #0]
 800125e:	6818      	ldr	r0, [r3, #0]
 8001260:	f7ff fe35 	bl	8000ece <relay_ask_on_pulse_fsm>
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 8001264:	68a0      	ldr	r0, [r4, #8]
 8001266:	f000 f900 	bl	800146a <deadline_timer_set_initial_time>
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_TURNING_ON;
 800126a:	2308      	movs	r3, #8
 800126c:	e7d3      	b.n	8001216 <nutone_fsm+0x4e>
			relay_ask_off_pulse_fsm(exhaust_fan->lights->relay);
 800126e:	6823      	ldr	r3, [r4, #0]
 8001270:	6818      	ldr	r0, [r3, #0]
 8001272:	f7ff fe24 	bl	8000ebe <relay_ask_off_pulse_fsm>
 8001276:	e7f5      	b.n	8001264 <nutone_fsm+0x9c>
			deadline_timer_check(exhaust_fan->ctrl_timer, &is_expired);
 8001278:	68a0      	ldr	r0, [r4, #8]
 800127a:	1d51      	adds	r1, r2, #5
 800127c:	f000 f92a 	bl	80014d4 <deadline_timer_check>
			if(is_expired != TIMER_EXPIRED_TRUE)
 8001280:	466b      	mov	r3, sp
 8001282:	795b      	ldrb	r3, [r3, #5]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d1bf      	bne.n	8001208 <nutone_fsm+0x40>
			if(exhaust_fan->lights->relay->relay_status == RELAY_ON)
 8001288:	6823      	ldr	r3, [r4, #0]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	781a      	ldrb	r2, [r3, #0]
 800128e:	2a01      	cmp	r2, #1
 8001290:	d10e      	bne.n	80012b0 <nutone_fsm+0xe8>
				if(exhaust_fan->lights->relay->fsm_run_on == RELAY_RUN_FALSE)
 8001292:	3302      	adds	r3, #2
 8001294:	7fdb      	ldrb	r3, [r3, #31]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d1b6      	bne.n	8001208 <nutone_fsm+0x40>
					if((exhaust_fan->light_on_pulses_idx) >=
 800129a:	7d22      	ldrb	r2, [r4, #20]
 800129c:	7d61      	ldrb	r1, [r4, #21]
 800129e:	3306      	adds	r3, #6
 80012a0:	4291      	cmp	r1, r2
 80012a2:	d801      	bhi.n	80012a8 <nutone_fsm+0xe0>
						exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 80012a4:	2300      	movs	r3, #0
 80012a6:	74e3      	strb	r3, [r4, #19]
					exhaust_fan->light_on_pulses_idx++;
 80012a8:	3201      	adds	r2, #1
						exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 80012aa:	7423      	strb	r3, [r4, #16]
					exhaust_fan->light_on_pulses_idx++;
 80012ac:	7522      	strb	r2, [r4, #20]
 80012ae:	e7ab      	b.n	8001208 <nutone_fsm+0x40>
				if(exhaust_fan->lights->relay->fsm_run_off == RELAY_RUN_FALSE)
 80012b0:	3303      	adds	r3, #3
 80012b2:	7fdb      	ldrb	r3, [r3, #31]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d1a7      	bne.n	8001208 <nutone_fsm+0x40>
 80012b8:	e7ce      	b.n	8001258 <nutone_fsm+0x90>
			exhaust_fan->light_on_pulses_idx = 0;
 80012ba:	2580      	movs	r5, #128	@ 0x80
 80012bc:	00ad      	lsls	r5, r5, #2
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 80012be:	68a0      	ldr	r0, [r4, #8]
			exhaust_fan->light_on_pulses_idx = 0;
 80012c0:	82a5      	strh	r5, [r4, #20]
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 80012c2:	f000 f8d2 	bl	800146a <deadline_timer_set_initial_time>
			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_VYV_ON_PULSE_TIME;
 80012c6:	22fa      	movs	r2, #250	@ 0xfa
 80012c8:	68a3      	ldr	r3, [r4, #8]
 80012ca:	0052      	lsls	r2, r2, #1
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_VYV;
 80012cc:	82e5      	strh	r5, [r4, #22]
			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_VYV_ON_PULSE_TIME;
 80012ce:	621a      	str	r2, [r3, #32]
			exhaust_fan->fsm_state = NUTONE_STE_VYV_OFF;
 80012d0:	230b      	movs	r3, #11
 80012d2:	e7a0      	b.n	8001216 <nutone_fsm+0x4e>
			relay_ask_on_pulse_fsm(exhaust_fan->lights->relay);
 80012d4:	6823      	ldr	r3, [r4, #0]
 80012d6:	6818      	ldr	r0, [r3, #0]
 80012d8:	f7ff fdf9 	bl	8000ece <relay_ask_on_pulse_fsm>
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 80012dc:	68a0      	ldr	r0, [r4, #8]
 80012de:	f000 f8c4 	bl	800146a <deadline_timer_set_initial_time>
			exhaust_fan->fsm_state = NUTONE_STE_VYV_TURNING_ON;
 80012e2:	230c      	movs	r3, #12
 80012e4:	e797      	b.n	8001216 <nutone_fsm+0x4e>
			relay_ask_off_pulse_fsm(exhaust_fan->lights->relay);
 80012e6:	6823      	ldr	r3, [r4, #0]
 80012e8:	6818      	ldr	r0, [r3, #0]
 80012ea:	f7ff fde8 	bl	8000ebe <relay_ask_off_pulse_fsm>
 80012ee:	e7f5      	b.n	80012dc <nutone_fsm+0x114>
			deadline_timer_check(exhaust_fan->ctrl_timer, &is_expired_vyv);
 80012f0:	68a0      	ldr	r0, [r4, #8]
 80012f2:	1d91      	adds	r1, r2, #6
 80012f4:	f000 f8ee 	bl	80014d4 <deadline_timer_check>
			if(is_expired_vyv != TIMER_EXPIRED_TRUE)
 80012f8:	466b      	mov	r3, sp
 80012fa:	799b      	ldrb	r3, [r3, #6]
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d000      	beq.n	8001302 <nutone_fsm+0x13a>
 8001300:	e782      	b.n	8001208 <nutone_fsm+0x40>
			if(exhaust_fan->lights->relay->relay_status == RELAY_ON)
 8001302:	6823      	ldr	r3, [r4, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	781a      	ldrb	r2, [r3, #0]
 8001308:	2a01      	cmp	r2, #1
 800130a:	d113      	bne.n	8001334 <nutone_fsm+0x16c>
				if(exhaust_fan->lights->relay->fsm_run_on == RELAY_RUN_FALSE)
 800130c:	3302      	adds	r3, #2
 800130e:	7fdb      	ldrb	r3, [r3, #31]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d000      	beq.n	8001316 <nutone_fsm+0x14e>
 8001314:	e778      	b.n	8001208 <nutone_fsm+0x40>
					if((exhaust_fan->light_on_pulses_idx) >=
 8001316:	7d22      	ldrb	r2, [r4, #20]
 8001318:	7d63      	ldrb	r3, [r4, #21]
 800131a:	429a      	cmp	r2, r3
 800131c:	d307      	bcc.n	800132e <nutone_fsm+0x166>
						exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 800131e:	2300      	movs	r3, #0
 8001320:	74e3      	strb	r3, [r4, #19]
						exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001322:	7423      	strb	r3, [r4, #16]
						exhaust_fan->light_on_pulses_idx = 0;
 8001324:	7523      	strb	r3, [r4, #20]
					exhaust_fan->light_on_pulses_idx++;
 8001326:	7d23      	ldrb	r3, [r4, #20]
 8001328:	3301      	adds	r3, #1
 800132a:	7523      	strb	r3, [r4, #20]
 800132c:	e76c      	b.n	8001208 <nutone_fsm+0x40>
						exhaust_fan->fsm_state = NUTONE_STE_VYV_OFF;
 800132e:	230b      	movs	r3, #11
 8001330:	7423      	strb	r3, [r4, #16]
 8001332:	e7f8      	b.n	8001326 <nutone_fsm+0x15e>
				if(exhaust_fan->lights->relay->fsm_run_off == RELAY_RUN_FALSE)
 8001334:	3303      	adds	r3, #3
 8001336:	7fdb      	ldrb	r3, [r3, #31]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d000      	beq.n	800133e <nutone_fsm+0x176>
 800133c:	e764      	b.n	8001208 <nutone_fsm+0x40>
					exhaust_fan->fsm_state = NUTONE_STE_VYV_ON;
 800133e:	3309      	adds	r3, #9
 8001340:	e769      	b.n	8001216 <nutone_fsm+0x4e>
			exhaust_fan->ctrl_timer->deadline.msec =
 8001342:	22fa      	movs	r2, #250	@ 0xfa
 8001344:	68a3      	ldr	r3, [r4, #8]
 8001346:	0052      	lsls	r2, r2, #1
 8001348:	621a      	str	r2, [r3, #32]
			exhaust_fan->light_on_pulses_idx = 0;
 800134a:	2200      	movs	r2, #0
			if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_WHITE)
 800134c:	7da3      	ldrb	r3, [r4, #22]
			exhaust_fan->light_on_pulses_idx = 0;
 800134e:	7522      	strb	r2, [r4, #20]
			if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_WHITE)
 8001350:	2b01      	cmp	r3, #1
 8001352:	d105      	bne.n	8001360 <nutone_fsm+0x198>
				exhaust_fan->light_on_pulses = 1;
 8001354:	7563      	strb	r3, [r4, #21]
 8001356:	2307      	movs	r3, #7
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 8001358:	7423      	strb	r3, [r4, #16]
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_WHITE;
 800135a:	4b32      	ldr	r3, [pc, #200]	@ (8001424 <nutone_fsm+0x25c>)
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_VYV;
 800135c:	82e3      	strh	r3, [r4, #22]
			break;
 800135e:	e753      	b.n	8001208 <nutone_fsm+0x40>
			else if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001360:	2b00      	cmp	r3, #0
 8001362:	d0f7      	beq.n	8001354 <nutone_fsm+0x18c>
				if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001364:	7de3      	ldrb	r3, [r4, #23]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d103      	bne.n	8001372 <nutone_fsm+0x1aa>
					exhaust_fan->light_on_pulses = 1;
 800136a:	3301      	adds	r3, #1
 800136c:	7563      	strb	r3, [r4, #21]
				exhaust_fan->light_on_pulses = 1;
 800136e:	2306      	movs	r3, #6
 8001370:	e7f2      	b.n	8001358 <nutone_fsm+0x190>
				else if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_WHITE)
 8001372:	2b01      	cmp	r3, #1
 8001374:	d1fb      	bne.n	800136e <nutone_fsm+0x1a6>
					exhaust_fan->light_on_pulses = 0;
 8001376:	7562      	strb	r2, [r4, #21]
 8001378:	e7f9      	b.n	800136e <nutone_fsm+0x1a6>
			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_VYV_ON_PULSE_TIME;
 800137a:	22fa      	movs	r2, #250	@ 0xfa
 800137c:	68a3      	ldr	r3, [r4, #8]
 800137e:	0052      	lsls	r2, r2, #1
 8001380:	621a      	str	r2, [r3, #32]
			exhaust_fan->light_on_pulses_idx = 0;
 8001382:	2300      	movs	r3, #0
			if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_WHITE)
 8001384:	7da2      	ldrb	r2, [r4, #22]
			exhaust_fan->light_on_pulses_idx = 0;
 8001386:	7523      	strb	r3, [r4, #20]
			if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_WHITE)
 8001388:	2a01      	cmp	r2, #1
 800138a:	d107      	bne.n	800139c <nutone_fsm+0x1d4>
				exhaust_fan->light_on_pulses = 0;
 800138c:	7563      	strb	r3, [r4, #21]
 800138e:	2307      	movs	r3, #7
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 8001390:	7423      	strb	r3, [r4, #16]
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_VYV;
 8001392:	2380      	movs	r3, #128	@ 0x80
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	e7e1      	b.n	800135c <nutone_fsm+0x194>
 8001398:	2301      	movs	r3, #1
 800139a:	e7f7      	b.n	800138c <nutone_fsm+0x1c4>
			else if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_VYV)
 800139c:	2a00      	cmp	r2, #0
 800139e:	d0fb      	beq.n	8001398 <nutone_fsm+0x1d0>
				if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_VYV)
 80013a0:	7de3      	ldrb	r3, [r4, #23]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <nutone_fsm+0x1e2>
					exhaust_fan->light_on_pulses = 1;
 80013a6:	7563      	strb	r3, [r4, #21]
 80013a8:	e001      	b.n	80013ae <nutone_fsm+0x1e6>
				else if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_WHITE)
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d0fb      	beq.n	80013a6 <nutone_fsm+0x1de>
				exhaust_fan->light_on_pulses = 0;
 80013ae:	2306      	movs	r3, #6
 80013b0:	e7ee      	b.n	8001390 <nutone_fsm+0x1c8>
			relay_ask_off_pulse_fsm(exhaust_fan->lights->relay);
 80013b2:	6823      	ldr	r3, [r4, #0]
 80013b4:	6818      	ldr	r0, [r3, #0]
 80013b6:	f7ff fd82 	bl	8000ebe <relay_ask_off_pulse_fsm>
			exhaust_fan->fsm_state = NUTONE_STE_LIGHTS_TURNING_OFF;
 80013ba:	2310      	movs	r3, #16
 80013bc:	e72b      	b.n	8001216 <nutone_fsm+0x4e>
			if(exhaust_fan->lights->relay->fsm_run_off == RELAY_RUN_FALSE)
 80013be:	6823      	ldr	r3, [r4, #0]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	3303      	adds	r3, #3
 80013c4:	7fdb      	ldrb	r3, [r3, #31]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d000      	beq.n	80013cc <nutone_fsm+0x204>
 80013ca:	e71d      	b.n	8001208 <nutone_fsm+0x40>
				deadline_timer_set_initial_time(exhaust_fan->vyv_timeoff);
 80013cc:	68e0      	ldr	r0, [r4, #12]
 80013ce:	f000 f84c 	bl	800146a <deadline_timer_set_initial_time>
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 80013d2:	2300      	movs	r3, #0
 80013d4:	74e3      	strb	r3, [r4, #19]
				exhaust_fan->fsm_state = NUTONE_STE_LIGHTS_TURNED_OFF;
 80013d6:	3311      	adds	r3, #17
 80013d8:	e71d      	b.n	8001216 <nutone_fsm+0x4e>
			if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_VYV)
 80013da:	7da3      	ldrb	r3, [r4, #22]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d106      	bne.n	80013ee <nutone_fsm+0x226>
				exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_OFF;
 80013e0:	2381      	movs	r3, #129	@ 0x81
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	82e3      	strh	r3, [r4, #22]
				exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	7423      	strb	r3, [r4, #16]
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 80013ea:	74e3      	strb	r3, [r4, #19]
 80013ec:	e70c      	b.n	8001208 <nutone_fsm+0x40>
			else if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_WHITE)
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d103      	bne.n	80013fa <nutone_fsm+0x232>
				exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_OFF;
 80013f2:	3301      	adds	r3, #1
 80013f4:	82e3      	strh	r3, [r4, #22]
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 80013f6:	2300      	movs	r3, #0
 80013f8:	e7f7      	b.n	80013ea <nutone_fsm+0x222>
				nutone_select_state(exhaust_fan);
 80013fa:	0020      	movs	r0, r4
 80013fc:	f7ff fec5 	bl	800118a <nutone_select_state>
				if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001400:	7de3      	ldrb	r3, [r4, #23]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d000      	beq.n	8001408 <nutone_fsm+0x240>
 8001406:	e70e      	b.n	8001226 <nutone_fsm+0x5e>
					deadline_timer_check(exhaust_fan->vyv_timeoff,
 8001408:	466b      	mov	r3, sp
 800140a:	1ddd      	adds	r5, r3, #7
 800140c:	0029      	movs	r1, r5
 800140e:	68e0      	ldr	r0, [r4, #12]
 8001410:	f000 f860 	bl	80014d4 <deadline_timer_check>
					if( (vyv_timeout_is_expired == TIMER_EXPIRED_TRUE) &&
 8001414:	782b      	ldrb	r3, [r5, #0]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d000      	beq.n	800141c <nutone_fsm+0x254>
 800141a:	e6f5      	b.n	8001208 <nutone_fsm+0x40>
 800141c:	7ce3      	ldrb	r3, [r4, #19]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d0de      	beq.n	80013e0 <nutone_fsm+0x218>
 8001422:	e6f1      	b.n	8001208 <nutone_fsm+0x40>
 8001424:	00000201 	.word	0x00000201

08001428 <deadline_timer_setup>:
#include "Middleware/deadline_timer.h"

//TODO: (High) fix this to include seconds
uint8_t deadline_timer_setup(deadline_timer_t *deadline_timer,
												timer_clock_t deadline)
{
 8001428:	b082      	sub	sp, #8
 800142a:	9301      	str	r3, [sp, #4]
	deadline_timer->deadline_expired = TIMER_EXPIRED_FALSE;
 800142c:	0003      	movs	r3, r0
{
 800142e:	0001      	movs	r1, r0
	deadline_timer->deadline_expired = TIMER_EXPIRED_FALSE;
 8001430:	2000      	movs	r0, #0
 8001432:	3360      	adds	r3, #96	@ 0x60
 8001434:	7018      	strb	r0, [r3, #0]
{
 8001436:	9200      	str	r2, [sp, #0]
}


uint8_t timer_clock_clear(timer_clock_t *timer)
{
	timer->counts = 0;
 8001438:	2300      	movs	r3, #0
 800143a:	2200      	movs	r2, #0
 800143c:	600a      	str	r2, [r1, #0]
 800143e:	604b      	str	r3, [r1, #4]
 8001440:	630a      	str	r2, [r1, #48]	@ 0x30
 8001442:	634b      	str	r3, [r1, #52]	@ 0x34
 8001444:	648a      	str	r2, [r1, #72]	@ 0x48
 8001446:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8001448:	9b03      	ldr	r3, [sp, #12]
	return 0;
}

uint8_t timer_clock_set_time(timer_clock_t *timer, timer_clock_t new_time)
{
	timer->msec = new_time.msec;
 800144a:	9a02      	ldr	r2, [sp, #8]
	timer->msec = 0;
 800144c:	6088      	str	r0, [r1, #8]
	timer->sec = 0;
 800144e:	60c8      	str	r0, [r1, #12]
	timer->msec = 0;
 8001450:	6388      	str	r0, [r1, #56]	@ 0x38
	timer->sec = 0;
 8001452:	63c8      	str	r0, [r1, #60]	@ 0x3c
	timer->msec = 0;
 8001454:	6508      	str	r0, [r1, #80]	@ 0x50
	timer->sec = 0;
 8001456:	6548      	str	r0, [r1, #84]	@ 0x54
	timer->msec = new_time.msec;
 8001458:	620a      	str	r2, [r1, #32]
	timer->sec = new_time.sec;
 800145a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800145c:	b002      	add	sp, #8
 800145e:	4770      	bx	lr

08001460 <deadline_timer_force_expiration>:
	deadline_timer->deadline_expired = TIMER_EXPIRED_TRUE;
 8001460:	2301      	movs	r3, #1
 8001462:	3060      	adds	r0, #96	@ 0x60
 8001464:	7003      	strb	r3, [r0, #0]
}
 8001466:	2000      	movs	r0, #0
 8001468:	4770      	bx	lr

0800146a <deadline_timer_set_initial_time>:
	deadline_timer->time_initial.counts = deadline_timer->time_current.counts;
 800146a:	6802      	ldr	r2, [r0, #0]
 800146c:	6843      	ldr	r3, [r0, #4]
 800146e:	6302      	str	r2, [r0, #48]	@ 0x30
 8001470:	6343      	str	r3, [r0, #52]	@ 0x34
	deadline_timer->time_initial.msec = deadline_timer->time_current.msec;
 8001472:	6883      	ldr	r3, [r0, #8]
 8001474:	6383      	str	r3, [r0, #56]	@ 0x38
}
 8001476:	2000      	movs	r0, #0
 8001478:	4770      	bx	lr
	...

0800147c <deadline_timer_increment>:
	sec = timer.sec;
	return 0;
}

uint8_t deadline_timer_increment(timer_clock_t *timer)
{
 800147c:	b530      	push	{r4, r5, lr}

	timer->msec++;
	timer->counts++;
 800147e:	6802      	ldr	r2, [r0, #0]
 8001480:	6843      	ldr	r3, [r0, #4]
 8001482:	2401      	movs	r4, #1
 8001484:	2500      	movs	r5, #0
 8001486:	1912      	adds	r2, r2, r4
 8001488:	416b      	adcs	r3, r5
	timer->msec++;
 800148a:	6881      	ldr	r1, [r0, #8]
	timer->counts++;
 800148c:	6002      	str	r2, [r0, #0]
 800148e:	6043      	str	r3, [r0, #4]

	if(timer->msec >= DEADLINE_MAX_MSEC )
 8001490:	4b03      	ldr	r3, [pc, #12]	@ (80014a0 <deadline_timer_increment+0x24>)
	timer->msec++;
 8001492:	3101      	adds	r1, #1
	if(timer->msec >= DEADLINE_MAX_MSEC )
 8001494:	4299      	cmp	r1, r3
 8001496:	d900      	bls.n	800149a <deadline_timer_increment+0x1e>
	{
//		timer->sec++;
		timer->msec = 0;
 8001498:	2100      	movs	r1, #0
//	{
//		timer->counts = 0;
//	}

	return 0;
}
 800149a:	6081      	str	r1, [r0, #8]
 800149c:	2000      	movs	r0, #0
 800149e:	bd30      	pop	{r4, r5, pc}
 80014a0:	3b9ac9ff 	.word	0x3b9ac9ff

080014a4 <deadline_timer_count>:
{
 80014a4:	b510      	push	{r4, lr}
	deadline_timer_increment(&deadline_timer->time_current);
 80014a6:	f7ff ffe9 	bl	800147c <deadline_timer_increment>
}
 80014aa:	2000      	movs	r0, #0
 80014ac:	bd10      	pop	{r4, pc}

080014ae <deadline_timer_compare_check>:
uint8_t deadline_timer_compare_check(uint32_t time_current,
								uint32_t deadline,
								uint32_t time_initial,
								uint32_t max_time,
								deadline_timer_expired_t *deadline_expired)
{
 80014ae:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t status = 0;
	int64_t remaining = 0;
	int32_t deadline_difference = 0;

	remaining = ((int64_t) time_current) - ((int64_t) time_initial);
 80014b0:	2500      	movs	r5, #0
 80014b2:	0004      	movs	r4, r0
 80014b4:	0016      	movs	r6, r2
 80014b6:	002f      	movs	r7, r5
 80014b8:	1ba4      	subs	r4, r4, r6
 80014ba:	41bd      	sbcs	r5, r7

	if(remaining < 0)
 80014bc:	42bd      	cmp	r5, r7
 80014be:	da01      	bge.n	80014c4 <deadline_timer_compare_check+0x16>
	{
		remaining = (max_time - time_initial) + time_current;
 80014c0:	1a80      	subs	r0, r0, r2
 80014c2:	18c4      	adds	r4, r0, r3

	}
	deadline_difference = (uint32_t) remaining;

	if(deadline_difference >= deadline)
 80014c4:	2000      	movs	r0, #0
 80014c6:	0003      	movs	r3, r0
 80014c8:	428c      	cmp	r4, r1
 80014ca:	4143      	adcs	r3, r0
 80014cc:	9a05      	ldr	r2, [sp, #20]
 80014ce:	7013      	strb	r3, [r2, #0]
	{
		*deadline_expired = TIMER_EXPIRED_FALSE;
	}

	return status;
}
 80014d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080014d4 <deadline_timer_check>:
{
 80014d4:	b5f0      	push	{r4, r5, r6, r7, lr}
	deadline_timer_expired_t deadline_expired_msec = TIMER_EXPIRED_FALSE;
 80014d6:	270f      	movs	r7, #15
	*deadline_expired = TIMER_EXPIRED_FALSE;
 80014d8:	2600      	movs	r6, #0
{
 80014da:	b085      	sub	sp, #20
	deadline_timer_expired_t deadline_expired_msec = TIMER_EXPIRED_FALSE;
 80014dc:	446f      	add	r7, sp
	*deadline_expired = TIMER_EXPIRED_FALSE;
 80014de:	700e      	strb	r6, [r1, #0]
	deadline_timer_expired_t deadline_expired_msec = TIMER_EXPIRED_FALSE;
 80014e0:	703e      	strb	r6, [r7, #0]
	deadline_timer_compare_check(deadline_timer->time_current.msec,
 80014e2:	9700      	str	r7, [sp, #0]
{
 80014e4:	000d      	movs	r5, r1
	deadline_timer_compare_check(deadline_timer->time_current.msec,
 80014e6:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 80014e8:	6a01      	ldr	r1, [r0, #32]
{
 80014ea:	0004      	movs	r4, r0
	deadline_timer_compare_check(deadline_timer->time_current.msec,
 80014ec:	4b05      	ldr	r3, [pc, #20]	@ (8001504 <deadline_timer_check+0x30>)
 80014ee:	6880      	ldr	r0, [r0, #8]
 80014f0:	f7ff ffdd 	bl	80014ae <deadline_timer_compare_check>
}
 80014f4:	0030      	movs	r0, r6
	*deadline_expired = deadline_expired_msec;
 80014f6:	783b      	ldrb	r3, [r7, #0]
	deadline_timer->deadline_expired = deadline_expired_msec;
 80014f8:	3460      	adds	r4, #96	@ 0x60
	*deadline_expired = deadline_expired_msec;
 80014fa:	702b      	strb	r3, [r5, #0]
	deadline_timer->deadline_expired = deadline_expired_msec;
 80014fc:	7023      	strb	r3, [r4, #0]
}
 80014fe:	b005      	add	sp, #20
 8001500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001502:	46c0      	nop			@ (mov r8, r8)
 8001504:	3b9aca00 	.word	0x3b9aca00

08001508 <output_fsm_ctrl>:




void output_fsm_ctrl(relay_t *actuator, deadline_timer_t *deadline_timer)
{
 8001508:	b5f0      	push	{r4, r5, r6, r7, lr}
	relay_fsm_init_t init = RELAY_INIT_FALSE;
 800150a:	261e      	movs	r6, #30
 800150c:	2301      	movs	r3, #1
{
 800150e:	b089      	sub	sp, #36	@ 0x24
	relay_fsm_init_t init = RELAY_INIT_FALSE;
 8001510:	446e      	add	r6, sp
 8001512:	7033      	strb	r3, [r6, #0]
	volatile deadline_timer_expired_t expired;

	if(actuator->fsm_run_on == RELAY_RUN_TRUE)
 8001514:	1c83      	adds	r3, r0, #2
 8001516:	7fdb      	ldrb	r3, [r3, #31]
{
 8001518:	0004      	movs	r4, r0
 800151a:	000d      	movs	r5, r1
	if(actuator->fsm_run_on == RELAY_RUN_TRUE)
 800151c:	2b00      	cmp	r3, #0
 800151e:	d125      	bne.n	800156c <output_fsm_ctrl+0x64>
	{
		relay_check_init_fsm(*actuator, &init);
 8001520:	0003      	movs	r3, r0
 8001522:	466a      	mov	r2, sp
 8001524:	9605      	str	r6, [sp, #20]
 8001526:	3310      	adds	r3, #16
 8001528:	cb83      	ldmia	r3!, {r0, r1, r7}
 800152a:	c283      	stmia	r2!, {r0, r1, r7}
 800152c:	cb03      	ldmia	r3!, {r0, r1}
 800152e:	c203      	stmia	r2!, {r0, r1}
 8001530:	68e3      	ldr	r3, [r4, #12]
 8001532:	6820      	ldr	r0, [r4, #0]
 8001534:	6861      	ldr	r1, [r4, #4]
 8001536:	68a2      	ldr	r2, [r4, #8]
 8001538:	f7ff fcd2 	bl	8000ee0 <relay_check_init_fsm>

		if(init == RELAY_INIT_TRUE)
 800153c:	7833      	ldrb	r3, [r6, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d105      	bne.n	800154e <output_fsm_ctrl+0x46>
		{
			deadline_timer_set_initial_time(deadline_timer);
 8001542:	0028      	movs	r0, r5
 8001544:	f7ff ff91 	bl	800146a <deadline_timer_set_initial_time>
			relay_acknowledge_init_fsm(actuator);
 8001548:	0020      	movs	r0, r4
 800154a:	f7ff fcd5 	bl	8000ef8 <relay_acknowledge_init_fsm>
		}

		deadline_timer_check(deadline_timer, &expired);
 800154e:	271f      	movs	r7, #31
 8001550:	446f      	add	r7, sp
 8001552:	0039      	movs	r1, r7
 8001554:	0028      	movs	r0, r5
 8001556:	f7ff ffbd 	bl	80014d4 <deadline_timer_check>

		if(expired == TIMER_EXPIRED_TRUE)
 800155a:	783b      	ldrb	r3, [r7, #0]
 800155c:	2b01      	cmp	r3, #1
 800155e:	d105      	bne.n	800156c <output_fsm_ctrl+0x64>
		{
			relay_on_pulse_fsm(actuator);
 8001560:	0020      	movs	r0, r4
 8001562:	f7ff fd67 	bl	8001034 <relay_on_pulse_fsm>
			deadline_timer_set_initial_time(deadline_timer);
 8001566:	0028      	movs	r0, r5
 8001568:	f7ff ff7f 	bl	800146a <deadline_timer_set_initial_time>
		}
	}

	if(actuator->fsm_run_off == RELAY_RUN_TRUE)
 800156c:	1ce3      	adds	r3, r4, #3
 800156e:	7fdb      	ldrb	r3, [r3, #31]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d125      	bne.n	80015c0 <output_fsm_ctrl+0xb8>
	{
	  relay_check_init_fsm(*actuator, &init);
 8001574:	0023      	movs	r3, r4
 8001576:	466a      	mov	r2, sp
 8001578:	9605      	str	r6, [sp, #20]
 800157a:	3310      	adds	r3, #16
 800157c:	cb83      	ldmia	r3!, {r0, r1, r7}
 800157e:	c283      	stmia	r2!, {r0, r1, r7}
 8001580:	cb03      	ldmia	r3!, {r0, r1}
 8001582:	c203      	stmia	r2!, {r0, r1}
 8001584:	68e3      	ldr	r3, [r4, #12]
 8001586:	6820      	ldr	r0, [r4, #0]
 8001588:	6861      	ldr	r1, [r4, #4]
 800158a:	68a2      	ldr	r2, [r4, #8]
 800158c:	f7ff fca8 	bl	8000ee0 <relay_check_init_fsm>

	  if(init == RELAY_INIT_TRUE)
 8001590:	7833      	ldrb	r3, [r6, #0]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d105      	bne.n	80015a2 <output_fsm_ctrl+0x9a>
	  {
		  deadline_timer_set_initial_time(deadline_timer);
 8001596:	0028      	movs	r0, r5
 8001598:	f7ff ff67 	bl	800146a <deadline_timer_set_initial_time>
		  relay_acknowledge_init_fsm(actuator);
 800159c:	0020      	movs	r0, r4
 800159e:	f7ff fcab 	bl	8000ef8 <relay_acknowledge_init_fsm>
	  }

	  deadline_timer_check(deadline_timer, &expired);
 80015a2:	261f      	movs	r6, #31
 80015a4:	446e      	add	r6, sp
 80015a6:	0031      	movs	r1, r6
 80015a8:	0028      	movs	r0, r5
 80015aa:	f7ff ff93 	bl	80014d4 <deadline_timer_check>

	  if(expired == TIMER_EXPIRED_TRUE)
 80015ae:	7833      	ldrb	r3, [r6, #0]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d105      	bne.n	80015c0 <output_fsm_ctrl+0xb8>
	  {
		  relay_off_pulse_fsm(actuator);
 80015b4:	0020      	movs	r0, r4
 80015b6:	f7ff fd51 	bl	800105c <relay_off_pulse_fsm>
		  deadline_timer_set_initial_time(deadline_timer);
 80015ba:	0028      	movs	r0, r5
 80015bc:	f7ff ff55 	bl	800146a <deadline_timer_set_initial_time>
	  }
	}
}
 80015c0:	b009      	add	sp, #36	@ 0x24
 80015c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080015c4 <output_led_indicator>:


void output_led_indicator(led_signal_t *led_signal,
								deadline_timer_t *deadline_timer)
{
 80015c4:	b573      	push	{r0, r1, r4, r5, r6, lr}
	deadline_timer_expired_t indicator_timer_expired;
	deadline_timer_check(deadline_timer, &indicator_timer_expired);
 80015c6:	466b      	mov	r3, sp
{
 80015c8:	000c      	movs	r4, r1
	deadline_timer_check(deadline_timer, &indicator_timer_expired);
 80015ca:	1dde      	adds	r6, r3, #7
{
 80015cc:	0005      	movs	r5, r0
	deadline_timer_check(deadline_timer, &indicator_timer_expired);
 80015ce:	0031      	movs	r1, r6
 80015d0:	0020      	movs	r0, r4
 80015d2:	f7ff ff7f 	bl	80014d4 <deadline_timer_check>

	if(indicator_timer_expired == TIMER_EXPIRED_TRUE)
 80015d6:	7833      	ldrb	r3, [r6, #0]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d105      	bne.n	80015e8 <output_led_indicator+0x24>
	{
		led_signal_fsm(led_signal);
 80015dc:	0028      	movs	r0, r5
 80015de:	f7ff f994 	bl	800090a <led_signal_fsm>
		deadline_timer_set_initial_time(deadline_timer);
 80015e2:	0020      	movs	r0, r4
 80015e4:	f7ff ff41 	bl	800146a <deadline_timer_set_initial_time>
	}
}
 80015e8:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

080015ea <HAL_DIRECT_LINK_conf_as_input>:

/* USER CODE BEGIN 0 */

void HAL_DIRECT_LINK_conf_as_input(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 80015ea:	b530      	push	{r4, r5, lr}
 80015ec:	000d      	movs	r5, r1
 80015ee:	0004      	movs	r4, r0
 80015f0:	b087      	sub	sp, #28
 80015f2:	0010      	movs	r0, r2
	HAL_NVIC_DisableIRQ(irq_type);
 80015f4:	f001 fa2e 	bl	8002a54 <HAL_NVIC_DisableIRQ>

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	2214      	movs	r2, #20
 80015fa:	2100      	movs	r1, #0
 80015fc:	a801      	add	r0, sp, #4
 80015fe:	f002 fb07 	bl	8003c10 <memset>

	HAL_GPIO_DeInit(port, pin);
 8001602:	0029      	movs	r1, r5
 8001604:	0020      	movs	r0, r4
 8001606:	f001 fb03 	bl	8002c10 <HAL_GPIO_DeInit>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800160a:	2300      	movs	r3, #0
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 800160c:	0020      	movs	r0, r4
 800160e:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pin = pin;
 8001610:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001612:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 8001616:	f001 fa47 	bl	8002aa8 <HAL_GPIO_Init>

//	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);

}
 800161a:	b007      	add	sp, #28
 800161c:	bd30      	pop	{r4, r5, pc}
	...

08001620 <HAL_DIRECT_LINK_conf_as_interrupt_input>:

void HAL_DIRECT_LINK_conf_as_interrupt_input(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 8001620:	b570      	push	{r4, r5, r6, lr}
 8001622:	0005      	movs	r5, r0
 8001624:	000e      	movs	r6, r1
 8001626:	b086      	sub	sp, #24
 8001628:	0014      	movs	r4, r2
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162a:	2100      	movs	r1, #0
 800162c:	2214      	movs	r2, #20
 800162e:	a801      	add	r0, sp, #4
 8001630:	f002 faee 	bl	8003c10 <memset>
	HAL_GPIO_DeInit(port, pin);
 8001634:	0031      	movs	r1, r6
 8001636:	0028      	movs	r0, r5
 8001638:	f001 faea 	bl	8002c10 <HAL_GPIO_DeInit>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 800163c:	9601      	str	r6, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163e:	2600      	movs	r6, #0
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001640:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <HAL_DIRECT_LINK_conf_as_interrupt_input+0x44>)
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 8001642:	0028      	movs	r0, r5
 8001644:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001646:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	9603      	str	r6, [sp, #12]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 800164a:	f001 fa2d 	bl	8002aa8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(irq_type, 0, 3);
 800164e:	2203      	movs	r2, #3
 8001650:	0031      	movs	r1, r6
 8001652:	0020      	movs	r0, r4
 8001654:	f001 f9c8 	bl	80029e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(irq_type);
 8001658:	0020      	movs	r0, r4
 800165a:	f001 f9ef 	bl	8002a3c <HAL_NVIC_EnableIRQ>


}
 800165e:	b006      	add	sp, #24
 8001660:	bd70      	pop	{r4, r5, r6, pc}
 8001662:	46c0      	nop			@ (mov r8, r8)
 8001664:	10110000 	.word	0x10110000

08001668 <HAL_DIRECT_LINK_conf_as_output>:



void HAL_DIRECT_LINK_conf_as_output(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 8001668:	b570      	push	{r4, r5, r6, lr}
 800166a:	0016      	movs	r6, r2
 800166c:	0004      	movs	r4, r0
 800166e:	000d      	movs	r5, r1
 8001670:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001672:	2214      	movs	r2, #20
 8001674:	2100      	movs	r1, #0
 8001676:	a801      	add	r0, sp, #4
 8001678:	f002 faca 	bl	8003c10 <memset>

	HAL_NVIC_DisableIRQ(irq_type);
 800167c:	0030      	movs	r0, r6
 800167e:	f001 f9e9 	bl	8002a54 <HAL_NVIC_DisableIRQ>
	HAL_GPIO_DeInit(port, pin);
 8001682:	0029      	movs	r1, r5
 8001684:	0020      	movs	r0, r4
 8001686:	f001 fac3 	bl	8002c10 <HAL_GPIO_DeInit>


	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168a:	2301      	movs	r3, #1
 800168c:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168e:	2300      	movs	r3, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 8001690:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 8001694:	0020      	movs	r0, r4
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001696:	3303      	adds	r3, #3
 8001698:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pin = pin;
 800169a:	9501      	str	r5, [sp, #4]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 800169c:	f001 fa04 	bl	8002aa8 <HAL_GPIO_Init>


	__HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB7);
 80016a0:	2380      	movs	r3, #128	@ 0x80
 80016a2:	4a03      	ldr	r2, [pc, #12]	@ (80016b0 <HAL_DIRECT_LINK_conf_as_output+0x48>)
 80016a4:	029b      	lsls	r3, r3, #10
 80016a6:	6811      	ldr	r1, [r2, #0]
 80016a8:	430b      	orrs	r3, r1
 80016aa:	6013      	str	r3, [r2, #0]

}
 80016ac:	b006      	add	sp, #24
 80016ae:	bd70      	pop	{r4, r5, r6, pc}
 80016b0:	40010000 	.word	0x40010000

080016b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80016b4:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b6:	2704      	movs	r7, #4
{
 80016b8:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ba:	2214      	movs	r2, #20
 80016bc:	2100      	movs	r1, #0
 80016be:	a805      	add	r0, sp, #20
 80016c0:	f002 faa6 	bl	8003c10 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016c4:	2120      	movs	r1, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c6:	2501      	movs	r5, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016c8:	4b46      	ldr	r3, [pc, #280]	@ (80017e4 <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LAMP2_OUTB_Pin|SERIN_Pin, GPIO_PIN_RESET);
 80016ca:	24c0      	movs	r4, #192	@ 0xc0

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LAMP2_OUTA_Pin|LED_Pin|UV_OUTB_Pin|UV_OUTA_Pin
 80016cc:	26a0      	movs	r6, #160	@ 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOC, LAMP2_OUTB_Pin|SERIN_Pin, GPIO_PIN_RESET);
 80016d0:	0224      	lsls	r4, r4, #8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d2:	433a      	orrs	r2, r7
 80016d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80016d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, LAMP2_OUTA_Pin|LED_Pin|UV_OUTB_Pin|UV_OUTA_Pin
 80016d8:	05f6      	lsls	r6, r6, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016da:	403a      	ands	r2, r7
 80016dc:	9201      	str	r2, [sp, #4]
 80016de:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOC, LAMP2_OUTB_Pin|SERIN_Pin, GPIO_PIN_RESET);
 80016e2:	4841      	ldr	r0, [pc, #260]	@ (80017e8 <MX_GPIO_Init+0x134>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016e4:	430a      	orrs	r2, r1
 80016e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80016e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016ea:	400a      	ands	r2, r1
 80016ec:	9202      	str	r2, [sp, #8]
 80016ee:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016f2:	391e      	subs	r1, #30
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f4:	432a      	orrs	r2, r5
 80016f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80016f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016fa:	402a      	ands	r2, r5
 80016fc:	9203      	str	r2, [sp, #12]
 80016fe:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001700:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001702:	430a      	orrs	r2, r1
 8001704:	635a      	str	r2, [r3, #52]	@ 0x34
 8001706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOC, LAMP2_OUTB_Pin|SERIN_Pin, GPIO_PIN_RESET);
 8001708:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800170a:	400b      	ands	r3, r1
 800170c:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, LAMP2_OUTB_Pin|SERIN_Pin, GPIO_PIN_RESET);
 800170e:	0021      	movs	r1, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001710:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, LAMP2_OUTB_Pin|SERIN_Pin, GPIO_PIN_RESET);
 8001712:	f001 faf7 	bl	8002d04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LAMP2_OUTA_Pin|LED_Pin|UV_OUTB_Pin|UV_OUTA_Pin
 8001716:	0030      	movs	r0, r6
 8001718:	2200      	movs	r2, #0
 800171a:	4934      	ldr	r1, [pc, #208]	@ (80017ec <MX_GPIO_Init+0x138>)
 800171c:	f001 faf2 	bl	8002d04 <HAL_GPIO_WritePin>
                          |LAMP1_OUTB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LAMP1_OUTA_GPIO_Port, LAMP1_OUTA_Pin, GPIO_PIN_RESET);
 8001720:	2200      	movs	r2, #0
 8001722:	2140      	movs	r1, #64	@ 0x40
 8001724:	4832      	ldr	r0, [pc, #200]	@ (80017f0 <MX_GPIO_Init+0x13c>)
 8001726:	f001 faed 	bl	8002d04 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LAMP2_OUTB_Pin|SERIN_Pin;
 800172a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800172e:	a905      	add	r1, sp, #20
 8001730:	482d      	ldr	r0, [pc, #180]	@ (80017e8 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001732:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001734:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001736:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001738:	f001 f9b6 	bl	8002aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800173c:	a905      	add	r1, sp, #20
 800173e:	482d      	ldr	r0, [pc, #180]	@ (80017f4 <MX_GPIO_Init+0x140>)
  GPIO_InitStruct.Pin = Button_Pin;
 8001740:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001742:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8001746:	f001 f9af 	bl	8002aa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = LAMP2_OUTA_Pin|LED_Pin|UV_OUTB_Pin|UV_OUTA_Pin
 800174a:	4b28      	ldr	r3, [pc, #160]	@ (80017ec <MX_GPIO_Init+0x138>)
                          |LAMP1_OUTB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174c:	0030      	movs	r0, r6
 800174e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = LAMP2_OUTA_Pin|LED_Pin|UV_OUTB_Pin|UV_OUTA_Pin
 8001750:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001752:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001754:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001756:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001758:	f001 f9a6 	bl	8002aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UV_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800175c:	4b26      	ldr	r3, [pc, #152]	@ (80017f8 <MX_GPIO_Init+0x144>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(UV_IN_GPIO_Port, &GPIO_InitStruct);
 800175e:	0030      	movs	r0, r6
 8001760:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001762:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pin = UV_IN_Pin;
 8001764:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(UV_IN_GPIO_Port, &GPIO_InitStruct);
 8001768:	f001 f99e 	bl	8002aa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LAMP2_IN_Pin|LAMP1_IN_Pin;
 800176c:	2382      	movs	r3, #130	@ 0x82
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001772:	4b22      	ldr	r3, [pc, #136]	@ (80017fc <MX_GPIO_Init+0x148>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001774:	0030      	movs	r0, r6
 8001776:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001778:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177c:	f001 f994 	bl	8002aa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DIP_IN1_Pin|DIP_IN2_Pin;
 8001780:	2360      	movs	r3, #96	@ 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001782:	0030      	movs	r0, r6
 8001784:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = DIP_IN1_Pin|DIP_IN2_Pin;
 8001786:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001788:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178c:	f001 f98c 	bl	8002aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LAMP1_OUTA_Pin;
 8001790:	2340      	movs	r3, #64	@ 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LAMP1_OUTA_GPIO_Port, &GPIO_InitStruct);
 8001792:	a905      	add	r1, sp, #20
 8001794:	4816      	ldr	r0, [pc, #88]	@ (80017f0 <MX_GPIO_Init+0x13c>)
  GPIO_InitStruct.Pin = LAMP1_OUTA_Pin;
 8001796:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001798:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LAMP1_OUTA_GPIO_Port, &GPIO_InitStruct);
 800179e:	f001 f983 	bl	8002aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIRLINK_Pin;
 80017a2:	2380      	movs	r3, #128	@ 0x80
 80017a4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017a6:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <MX_GPIO_Init+0x14c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(DIRLINK_GPIO_Port, &GPIO_InitStruct);
 80017a8:	a905      	add	r1, sp, #20
 80017aa:	4811      	ldr	r0, [pc, #68]	@ (80017f0 <MX_GPIO_Init+0x13c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017ac:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(DIRLINK_GPIO_Port, &GPIO_InitStruct);
 80017b0:	f001 f97a 	bl	8002aa8 <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PC14);
 80017b4:	2380      	movs	r3, #128	@ 0x80
 80017b6:	4a13      	ldr	r2, [pc, #76]	@ (8001804 <MX_GPIO_Init+0x150>)
 80017b8:	045b      	lsls	r3, r3, #17
 80017ba:	6811      	ldr	r1, [r2, #0]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80017bc:	2006      	movs	r0, #6
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PC14);
 80017be:	430b      	orrs	r3, r1
 80017c0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80017c2:	0021      	movs	r1, r4
 80017c4:	0022      	movs	r2, r4
 80017c6:	f001 f90f 	bl	80029e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80017ca:	2006      	movs	r0, #6
 80017cc:	f001 f936 	bl	8002a3c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80017d0:	0022      	movs	r2, r4
 80017d2:	0021      	movs	r1, r4
 80017d4:	2007      	movs	r0, #7
 80017d6:	f001 f907 	bl	80029e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80017da:	2007      	movs	r0, #7
 80017dc:	f001 f92e 	bl	8002a3c <HAL_NVIC_EnableIRQ>

}
 80017e0:	b00b      	add	sp, #44	@ 0x2c
 80017e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017e4:	40021000 	.word	0x40021000
 80017e8:	50000800 	.word	0x50000800
 80017ec:	00000583 	.word	0x00000583
 80017f0:	50000400 	.word	0x50000400
 80017f4:	50001400 	.word	0x50001400
 80017f8:	10210000 	.word	0x10210000
 80017fc:	10310000 	.word	0x10310000
 8001800:	10110000 	.word	0x10110000
 8001804:	40010000 	.word	0x40010000

08001808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001808:	b500      	push	{lr}
 800180a:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800180c:	2218      	movs	r2, #24
 800180e:	2100      	movs	r1, #0
 8001810:	a806      	add	r0, sp, #24
 8001812:	f002 f9fd 	bl	8003c10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001816:	2214      	movs	r2, #20
 8001818:	2100      	movs	r1, #0
 800181a:	4668      	mov	r0, sp
 800181c:	f002 f9f8 	bl	8003c10 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001820:	2302      	movs	r3, #2
 8001822:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001824:	33fe      	adds	r3, #254	@ 0xfe
 8001826:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001828:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800182a:	3bc0      	subs	r3, #192	@ 0xc0
 800182c:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800182e:	f001 fa8b 	bl	8002d48 <HAL_RCC_OscConfig>
 8001832:	2800      	cmp	r0, #0
 8001834:	d001      	beq.n	800183a <SystemClock_Config+0x32>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001836:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001838:	e7fe      	b.n	8001838 <SystemClock_Config+0x30>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800183a:	2307      	movs	r3, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800183c:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800183e:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001840:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8001842:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001844:	2101      	movs	r1, #1
 8001846:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001848:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800184a:	f001 fbe1 	bl	8003010 <HAL_RCC_ClockConfig>
 800184e:	2800      	cmp	r0, #0
 8001850:	d001      	beq.n	8001856 <SystemClock_Config+0x4e>
 8001852:	b672      	cpsid	i
  while (1)
 8001854:	e7fe      	b.n	8001854 <SystemClock_Config+0x4c>
}
 8001856:	b00d      	add	sp, #52	@ 0x34
 8001858:	bd00      	pop	{pc}

0800185a <sense_button_event>:
{
 800185a:	b573      	push	{r0, r1, r4, r5, r6, lr}
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 800185c:	7c8b      	ldrb	r3, [r1, #18]
{
 800185e:	0004      	movs	r4, r0
 8001860:	000d      	movs	r5, r1
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 8001862:	2b00      	cmp	r3, #0
 8001864:	d10d      	bne.n	8001882 <sense_button_event+0x28>
		deadline_timer_check(deadline_events, &timer_expired);
 8001866:	466b      	mov	r3, sp
 8001868:	1dde      	adds	r6, r3, #7
 800186a:	0031      	movs	r1, r6
 800186c:	f7ff fe32 	bl	80014d4 <deadline_timer_check>
		if(timer_expired == TIMER_EXPIRED_TRUE)
 8001870:	7833      	ldrb	r3, [r6, #0]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d105      	bne.n	8001882 <sense_button_event+0x28>
			button_debounce_fsm(button);
 8001876:	0028      	movs	r0, r5
 8001878:	f7fe ffbb 	bl	80007f2 <button_debounce_fsm>
			deadline_timer_set_initial_time(deadline_events);
 800187c:	0020      	movs	r0, r4
 800187e:	f7ff fdf4 	bl	800146a <deadline_timer_set_initial_time>
}
 8001882:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08001884 <events_detection_uv_waits>:
{
 8001884:	b5f0      	push	{r4, r5, r6, r7, lr}
	pyd1598_motion_isr_status_t motion_isr_status = PYD1598_MOTION_ISR_ATTENDED;
 8001886:	2700      	movs	r7, #0
{
 8001888:	b08b      	sub	sp, #44	@ 0x2c
 800188a:	9307      	str	r3, [sp, #28]
	pyd1598_motion_isr_status_t motion_isr_status = PYD1598_MOTION_ISR_ATTENDED;
 800188c:	ab02      	add	r3, sp, #8
 800188e:	775f      	strb	r7, [r3, #29]
	pyd1598_read_wakeup_signal(motion, &motion_isr_status);
 8001890:	231d      	movs	r3, #29
{
 8001892:	9206      	str	r2, [sp, #24]
	pyd1598_read_wakeup_signal(motion, &motion_isr_status);
 8001894:	aa02      	add	r2, sp, #8
 8001896:	189b      	adds	r3, r3, r2
{
 8001898:	000e      	movs	r6, r1
	pyd1598_read_wakeup_signal(motion, &motion_isr_status);
 800189a:	0019      	movs	r1, r3
{
 800189c:	0005      	movs	r5, r0
 800189e:	9c10      	ldr	r4, [sp, #64]	@ 0x40
	pyd1598_read_wakeup_signal(motion, &motion_isr_status);
 80018a0:	f7ff f878 	bl	8000994 <pyd1598_read_wakeup_signal>
	if(motion_isr_status == PYD1598_MOTION_ISR_UNATTENDED)
 80018a4:	ab02      	add	r3, sp, #8
 80018a6:	7f5b      	ldrb	r3, [r3, #29]
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d107      	bne.n	80018bc <events_detection_uv_waits+0x38>
		*motion_light_1 = MOTION_ISR_UNATTENDED;
 80018ac:	9a11      	ldr	r2, [sp, #68]	@ 0x44
		motion->motion_sensed = PYD1598_MOTION_ISR_ATTENDED;
 80018ae:	3558      	adds	r5, #88	@ 0x58
		*motion_light_1 = MOTION_ISR_UNATTENDED;
 80018b0:	7013      	strb	r3, [r2, #0]
		*motion_light_2 = MOTION_ISR_UNATTENDED;
 80018b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80018b4:	7013      	strb	r3, [r2, #0]
		*motion_uv = MOTION_ISR_UNATTENDED;
 80018b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80018b8:	7013      	strb	r3, [r2, #0]
		motion->motion_sensed = PYD1598_MOTION_ISR_ATTENDED;
 80018ba:	702f      	strb	r7, [r5, #0]
	sense_button_event(deadline_events, button_lamp_1);
 80018bc:	0030      	movs	r0, r6
 80018be:	9906      	ldr	r1, [sp, #24]
 80018c0:	f7ff ffcb 	bl	800185a <sense_button_event>
	sense_button_event(deadline_events, button_lamp_2);
 80018c4:	0030      	movs	r0, r6
 80018c6:	9907      	ldr	r1, [sp, #28]
 80018c8:	f7ff ffc7 	bl	800185a <sense_button_event>
	sense_button_event(deadline_events, button_lamp_uv);
 80018cc:	0021      	movs	r1, r4
 80018ce:	0030      	movs	r0, r6
 80018d0:	f7ff ffc3 	bl	800185a <sense_button_event>
	button_check_isr_request(*button_lamp_uv, &button_isr_stat, &check_edge);
 80018d4:	231f      	movs	r3, #31
 80018d6:	251e      	movs	r5, #30
 80018d8:	aa02      	add	r2, sp, #8
 80018da:	189b      	adds	r3, r3, r2
 80018dc:	9304      	str	r3, [sp, #16]
 80018de:	0023      	movs	r3, r4
 80018e0:	18ad      	adds	r5, r5, r2
 80018e2:	466a      	mov	r2, sp
 80018e4:	9503      	str	r5, [sp, #12]
 80018e6:	3310      	adds	r3, #16
 80018e8:	cb43      	ldmia	r3!, {r0, r1, r6}
 80018ea:	c243      	stmia	r2!, {r0, r1, r6}
 80018ec:	68e3      	ldr	r3, [r4, #12]
 80018ee:	6820      	ldr	r0, [r4, #0]
 80018f0:	6861      	ldr	r1, [r4, #4]
 80018f2:	68a2      	ldr	r2, [r4, #8]
 80018f4:	f7fe ffa5 	bl	8000842 <button_check_isr_request>
	if(button_isr_stat == BUTTON_ISR_UNATTENDED)
 80018f8:	782b      	ldrb	r3, [r5, #0]
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d104      	bne.n	8001908 <events_detection_uv_waits+0x84>
		if(button_lamp_uv->push_status != BUTTON_PUSH_ON)
 80018fe:	78e3      	ldrb	r3, [r4, #3]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d003      	beq.n	800190c <events_detection_uv_waits+0x88>
			button_lamp_uv->push_status = BUTTON_PUSH_ON;
 8001904:	2301      	movs	r3, #1
			button_lamp_uv->push_status = BUTTON_PUSH_OFF;
 8001906:	70e3      	strb	r3, [r4, #3]
}
 8001908:	b00b      	add	sp, #44	@ 0x2c
 800190a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			button_lamp_uv->push_status = BUTTON_PUSH_OFF;
 800190c:	2300      	movs	r3, #0
 800190e:	e7fa      	b.n	8001906 <events_detection_uv_waits+0x82>

08001910 <motion_light_control_fsm>:
{
 8001910:	b5f0      	push	{r4, r5, r6, r7, lr}
	button_edge_t edge = button->edge;
 8001912:	271e      	movs	r7, #30
{
 8001914:	b08b      	sub	sp, #44	@ 0x2c
 8001916:	9007      	str	r0, [sp, #28]
 8001918:	9306      	str	r3, [sp, #24]
	button_edge_t edge = button->edge;
 800191a:	ab02      	add	r3, sp, #8
 800191c:	18ff      	adds	r7, r7, r3
 800191e:	784b      	ldrb	r3, [r1, #1]
	button_check_isr_request(*button, &button_isr_status, &edge);
 8001920:	aa02      	add	r2, sp, #8
	button_edge_t edge = button->edge;
 8001922:	703b      	strb	r3, [r7, #0]
	button_check_isr_request(*button, &button_isr_status, &edge);
 8001924:	231d      	movs	r3, #29
 8001926:	189b      	adds	r3, r3, r2
 8001928:	9303      	str	r3, [sp, #12]
 800192a:	000b      	movs	r3, r1
 800192c:	466a      	mov	r2, sp
{
 800192e:	000d      	movs	r5, r1
	button_check_isr_request(*button, &button_isr_status, &edge);
 8001930:	9704      	str	r7, [sp, #16]
 8001932:	3310      	adds	r3, #16
{
 8001934:	9c10      	ldr	r4, [sp, #64]	@ 0x40
	button_check_isr_request(*button, &button_isr_status, &edge);
 8001936:	cb43      	ldmia	r3!, {r0, r1, r6}
 8001938:	c243      	stmia	r2!, {r0, r1, r6}
 800193a:	68eb      	ldr	r3, [r5, #12]
 800193c:	6828      	ldr	r0, [r5, #0]
 800193e:	6869      	ldr	r1, [r5, #4]
 8001940:	68aa      	ldr	r2, [r5, #8]
 8001942:	f7fe ff7e 	bl	8000842 <button_check_isr_request>
	if( (button_isr_status == BUTTON_ISR_UNATTENDED) ||
 8001946:	ab02      	add	r3, sp, #8
 8001948:	7f5b      	ldrb	r3, [r3, #29]
 800194a:	2b02      	cmp	r3, #2
 800194c:	d00f      	beq.n	800196e <motion_light_control_fsm+0x5e>
 800194e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d102      	bne.n	800195c <motion_light_control_fsm+0x4c>
		if( (*motion_sensed == MOTION_ISR_UNATTENDED) &&
 8001956:	7823      	ldrb	r3, [r4, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d012      	beq.n	8001982 <motion_light_control_fsm+0x72>
	switch(*fsm_state)
 800195c:	7820      	ldrb	r0, [r4, #0]
 800195e:	2807      	cmp	r0, #7
 8001960:	d855      	bhi.n	8001a0e <motion_light_control_fsm+0xfe>
 8001962:	f7fe fbdb 	bl	800011c <__gnu_thumb1_case_uqi>
 8001966:	1913      	.short	0x1913
 8001968:	3934542e 	.word	0x3934542e
 800196c:	4e54      	.short	0x4e54
			button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 800196e:	2300      	movs	r3, #0
 8001970:	aa02      	add	r2, sp, #8
 8001972:	7753      	strb	r3, [r2, #29]
			if(edge == BUTTON_EDGE_NEGATIVE)
 8001974:	783a      	ldrb	r2, [r7, #0]
 8001976:	3307      	adds	r3, #7
 8001978:	2a01      	cmp	r2, #1
 800197a:	d000      	beq.n	800197e <motion_light_control_fsm+0x6e>
 800197c:	3b06      	subs	r3, #6
				*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 800197e:	7023      	strb	r3, [r4, #0]
		if( (*motion_sensed == MOTION_ISR_UNATTENDED) &&
 8001980:	e7ec      	b.n	800195c <motion_light_control_fsm+0x4c>
			*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 8001982:	2201      	movs	r2, #1
 8001984:	7022      	strb	r2, [r4, #0]
			*motion_sensed = MOTION_ISR_ATTENDED;
 8001986:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8001988:	7013      	strb	r3, [r2, #0]
 800198a:	e7e7      	b.n	800195c <motion_light_control_fsm+0x4c>
			__NOP();//Do nothing
 800198c:	46c0      	nop			@ (mov r8, r8)
	button->edge_attended = button_isr_status;
 800198e:	ab02      	add	r3, sp, #8
 8001990:	7f5b      	ldrb	r3, [r3, #29]
 8001992:	712b      	strb	r3, [r5, #4]
}
 8001994:	b00b      	add	sp, #44	@ 0x2c
 8001996:	bdf0      	pop	{r4, r5, r6, r7, pc}
			button_status_t button_status = BUTTON_OFF;
 8001998:	2600      	movs	r6, #0
 800199a:	ab02      	add	r3, sp, #8
 800199c:	77de      	strb	r6, [r3, #31]
			button_get_status(button, &button_status);
 800199e:	231f      	movs	r3, #31
 80019a0:	aa02      	add	r2, sp, #8
 80019a2:	189b      	adds	r3, r3, r2
 80019a4:	0019      	movs	r1, r3
 80019a6:	0028      	movs	r0, r5
 80019a8:	f7fe ff0e 	bl	80007c8 <button_get_status>
			if(button_status == BUTTON_ON)
 80019ac:	ab02      	add	r3, sp, #8
 80019ae:	7fdb      	ldrb	r3, [r3, #31]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d104      	bne.n	80019be <motion_light_control_fsm+0xae>
				*fsm_state = MOTION_LIGHT_TURN_ON_LIGHT;
 80019b4:	3301      	adds	r3, #1
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 80019b6:	7023      	strb	r3, [r4, #0]
				*motion_sensed = MOTION_ISR_ATTENDED;
 80019b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80019ba:	701e      	strb	r6, [r3, #0]
 80019bc:	e7e7      	b.n	800198e <motion_light_control_fsm+0x7e>
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 80019be:	2307      	movs	r3, #7
 80019c0:	e7f9      	b.n	80019b6 <motion_light_control_fsm+0xa6>
			relay_ask_on_pulse_fsm(light);
 80019c2:	9807      	ldr	r0, [sp, #28]
 80019c4:	f7ff fa83 	bl	8000ece <relay_ask_on_pulse_fsm>
			*fsm_state = MOTION_LIGHT_INIT_TIMER;
 80019c8:	2304      	movs	r3, #4
			*fsm_state = MOTION_LIGHT_IDLE;
 80019ca:	7023      	strb	r3, [r4, #0]
			break;
 80019cc:	e7df      	b.n	800198e <motion_light_control_fsm+0x7e>
			deadline_timer_set_initial_time(deadline_timer);
 80019ce:	9806      	ldr	r0, [sp, #24]
 80019d0:	f7ff fd4b 	bl	800146a <deadline_timer_set_initial_time>
			*fsm_state = MOTION_LIGHT_WAIT_EXPIRATION;
 80019d4:	2305      	movs	r3, #5
 80019d6:	e7f8      	b.n	80019ca <motion_light_control_fsm+0xba>
			deadline_timer_check(deadline_timer, &deadline_expired);
 80019d8:	271f      	movs	r7, #31
 80019da:	ab02      	add	r3, sp, #8
 80019dc:	18ff      	adds	r7, r7, r3
 80019de:	0039      	movs	r1, r7
 80019e0:	9806      	ldr	r0, [sp, #24]
 80019e2:	f7ff fd77 	bl	80014d4 <deadline_timer_check>
			if(deadline_expired == TIMER_EXPIRED_TRUE)
 80019e6:	783b      	ldrb	r3, [r7, #0]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d101      	bne.n	80019f0 <motion_light_control_fsm+0xe0>
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 80019ec:	3306      	adds	r3, #6
 80019ee:	7023      	strb	r3, [r4, #0]
			if(*motion_sensed == MOTION_ISR_UNATTENDED)
 80019f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d1ca      	bne.n	800198e <motion_light_control_fsm+0x7e>
				*motion_sensed = MOTION_ISR_ATTENDED;
 80019f8:	2300      	movs	r3, #0
 80019fa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80019fc:	7013      	strb	r3, [r2, #0]
				*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 80019fe:	3301      	adds	r3, #1
 8001a00:	e7e3      	b.n	80019ca <motion_light_control_fsm+0xba>
			deadline_timer_force_expiration(deadline_timer);
 8001a02:	9806      	ldr	r0, [sp, #24]
 8001a04:	f7ff fd2c 	bl	8001460 <deadline_timer_force_expiration>
			relay_ask_off_pulse_fsm(light);
 8001a08:	9807      	ldr	r0, [sp, #28]
 8001a0a:	f7ff fa58 	bl	8000ebe <relay_ask_off_pulse_fsm>
			*fsm_state = MOTION_LIGHT_IDLE;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	e7db      	b.n	80019ca <motion_light_control_fsm+0xba>

08001a12 <motion_uv_ctrl_wait_fsm>:
{
 8001a12:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a14:	b09d      	sub	sp, #116	@ 0x74
 8001a16:	9317      	str	r3, [sp, #92]	@ 0x5c
 8001a18:	ab28      	add	r3, sp, #160	@ 0xa0
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	9018      	str	r0, [sp, #96]	@ 0x60
 8001a1e:	9319      	str	r3, [sp, #100]	@ 0x64
 8001a20:	9216      	str	r2, [sp, #88]	@ 0x58
	button_edge_t edge = button_uv->edge;
 8001a22:	784a      	ldrb	r2, [r1, #1]
 8001a24:	ab1b      	add	r3, sp, #108	@ 0x6c
 8001a26:	701a      	strb	r2, [r3, #0]
	button_check_isr_request(*button_uv, &button_isr_status, &edge);
 8001a28:	9304      	str	r3, [sp, #16]
 8001a2a:	235b      	movs	r3, #91	@ 0x5b
 8001a2c:	aa04      	add	r2, sp, #16
 8001a2e:	189b      	adds	r3, r3, r2
 8001a30:	9303      	str	r3, [sp, #12]
 8001a32:	000b      	movs	r3, r1
 8001a34:	466a      	mov	r2, sp
{
 8001a36:	000d      	movs	r5, r1
	button_check_isr_request(*button_uv, &button_isr_status, &edge);
 8001a38:	3310      	adds	r3, #16
{
 8001a3a:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 8001a3c:	9f26      	ldr	r7, [sp, #152]	@ 0x98
	button_check_isr_request(*button_uv, &button_isr_status, &edge);
 8001a3e:	cb43      	ldmia	r3!, {r0, r1, r6}
 8001a40:	c243      	stmia	r2!, {r0, r1, r6}
 8001a42:	6869      	ldr	r1, [r5, #4]
 8001a44:	68aa      	ldr	r2, [r5, #8]
 8001a46:	68eb      	ldr	r3, [r5, #12]
 8001a48:	6828      	ldr	r0, [r5, #0]
 8001a4a:	f7fe fefa 	bl	8000842 <button_check_isr_request>
	pyd1598_check_isr_request(*motion_sensor, &motion_isr_status);
 8001a4e:	235d      	movs	r3, #93	@ 0x5d
 8001a50:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8001a52:	aa04      	add	r2, sp, #16
 8001a54:	189b      	adds	r3, r3, r2
 8001a56:	3110      	adds	r1, #16
 8001a58:	2250      	movs	r2, #80	@ 0x50
 8001a5a:	4668      	mov	r0, sp
 8001a5c:	9314      	str	r3, [sp, #80]	@ 0x50
 8001a5e:	f002 f91d 	bl	8003c9c <memcpy>
 8001a62:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8001a64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a66:	f7fe ff89 	bl	800097c <pyd1598_check_isr_request>
	if(button_isr_status == BUTTON_ISR_UNATTENDED)
 8001a6a:	225b      	movs	r2, #91	@ 0x5b
 8001a6c:	ab04      	add	r3, sp, #16
 8001a6e:	189b      	adds	r3, r3, r2
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d109      	bne.n	8001a8a <motion_uv_ctrl_wait_fsm+0x78>
		if(button_uv->push_status == BUTTON_PUSH_ON)
 8001a76:	78eb      	ldrb	r3, [r5, #3]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d000      	beq.n	8001a7e <motion_uv_ctrl_wait_fsm+0x6c>
			*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001a7c:	230b      	movs	r3, #11
 8001a7e:	7023      	strb	r3, [r4, #0]
		button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 8001a80:	235b      	movs	r3, #91	@ 0x5b
 8001a82:	aa04      	add	r2, sp, #16
 8001a84:	189b      	adds	r3, r3, r2
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]
	if(*uv_abort == MOTION_ABORT_TRUE)
 8001a8a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d104      	bne.n	8001a9c <motion_uv_ctrl_wait_fsm+0x8a>
		*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001a92:	330b      	adds	r3, #11
		*uv_abort = MOTION_ABORT_FALSE;
 8001a94:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
		*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001a96:	7023      	strb	r3, [r4, #0]
		*uv_abort = MOTION_ABORT_FALSE;
 8001a98:	3b0a      	subs	r3, #10
 8001a9a:	7013      	strb	r3, [r2, #0]
	switch(*fsm_state)
 8001a9c:	7820      	ldrb	r0, [r4, #0]
 8001a9e:	280b      	cmp	r0, #11
 8001aa0:	d900      	bls.n	8001aa4 <motion_uv_ctrl_wait_fsm+0x92>
 8001aa2:	e080      	b.n	8001ba6 <motion_uv_ctrl_wait_fsm+0x194>
 8001aa4:	f7fe fb3a 	bl	800011c <__gnu_thumb1_case_uqi>
 8001aa8:	1d7f0e06 	.word	0x1d7f0e06
 8001aac:	507f3833 	.word	0x507f3833
 8001ab0:	6a6c5a55 	.word	0x6a6c5a55
			__NOP();//Do nothing
 8001ab4:	46c0      	nop			@ (mov r8, r8)
	button_uv->edge_attended = button_isr_status;
 8001ab6:	235b      	movs	r3, #91	@ 0x5b
 8001ab8:	aa04      	add	r2, sp, #16
 8001aba:	189b      	adds	r3, r3, r2
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	712b      	strb	r3, [r5, #4]
}
 8001ac0:	b01d      	add	sp, #116	@ 0x74
 8001ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			deadline_timer_set_initial_time(deadline_timeout);
 8001ac4:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8001ac6:	f7ff fcd0 	bl	800146a <deadline_timer_set_initial_time>
			deadline_timer_set_initial_time(deadline_wait_timeout);
 8001aca:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8001acc:	f7ff fccd 	bl	800146a <deadline_timer_set_initial_time>
			led_signal_start(signal);
 8001ad0:	9829      	ldr	r0, [sp, #164]	@ 0xa4
 8001ad2:	f7fe ff31 	bl	8000938 <led_signal_start>
			signal->type = LED_SIGNAL_BLINK;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 8001ada:	7253      	strb	r3, [r2, #9]
			*fsm_state = MOTION_LIGHT_UV_WAIT_MOTION_TIMEOUT;
 8001adc:	3301      	adds	r3, #1
			*fsm_state = MOTION_LIGHT_UV_IDLE;
 8001ade:	7023      	strb	r3, [r4, #0]
			break;
 8001ae0:	e7e9      	b.n	8001ab6 <motion_uv_ctrl_wait_fsm+0xa4>
			if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8001ae2:	783b      	ldrb	r3, [r7, #0]
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d101      	bne.n	8001aec <motion_uv_ctrl_wait_fsm+0xda>
				*motion_sensed = MOTION_ISR_ATTENDED;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	703b      	strb	r3, [r7, #0]
			deadline_timer_check(deadline_timeout, &deadline_timeout_expired);
 8001aec:	265f      	movs	r6, #95	@ 0x5f
 8001aee:	ab04      	add	r3, sp, #16
 8001af0:	18f6      	adds	r6, r6, r3
 8001af2:	0031      	movs	r1, r6
 8001af4:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8001af6:	f7ff fced 	bl	80014d4 <deadline_timer_check>
			if(deadline_timeout_expired == TIMER_EXPIRED_TRUE)//This should be a long timer
 8001afa:	7833      	ldrb	r3, [r6, #0]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d1da      	bne.n	8001ab6 <motion_uv_ctrl_wait_fsm+0xa4>
				*motion_sensed = MOTION_ISR_ATTENDED;
 8001b00:	2200      	movs	r2, #0
 8001b02:	703a      	strb	r2, [r7, #0]
				*fsm_state = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 8001b04:	3204      	adds	r2, #4
 8001b06:	7022      	strb	r2, [r4, #0]
				signal->type = LED_SIGNAL_SOLID;
 8001b08:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 8001b0a:	7253      	strb	r3, [r2, #9]
 8001b0c:	e7d3      	b.n	8001ab6 <motion_uv_ctrl_wait_fsm+0xa4>
			deadline_timer_set_initial_time(deadline_safe_timer);
 8001b0e:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8001b10:	f7ff fcab 	bl	800146a <deadline_timer_set_initial_time>
			*fsm_state = MOTION_LIGHT_UV_WAIT_SAFE_TIMER;
 8001b14:	2305      	movs	r3, #5
 8001b16:	e7e2      	b.n	8001ade <motion_uv_ctrl_wait_fsm+0xcc>
			deadline_timer_check(deadline_safe_timer, &deadline_safe_expired);
 8001b18:	265e      	movs	r6, #94	@ 0x5e
 8001b1a:	ab04      	add	r3, sp, #16
 8001b1c:	18f6      	adds	r6, r6, r3
 8001b1e:	0031      	movs	r1, r6
 8001b20:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8001b22:	f7ff fcd7 	bl	80014d4 <deadline_timer_check>
			if(deadline_safe_expired == TIMER_EXPIRED_TRUE)//This should be a long timer
 8001b26:	7833      	ldrb	r3, [r6, #0]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d101      	bne.n	8001b30 <motion_uv_ctrl_wait_fsm+0x11e>
				*fsm_state = MOTION_LIGHT_UV_TURN_ON_LIGHT;
 8001b2c:	3306      	adds	r3, #6
 8001b2e:	e7d6      	b.n	8001ade <motion_uv_ctrl_wait_fsm+0xcc>
				if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8001b30:	783b      	ldrb	r3, [r7, #0]
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d103      	bne.n	8001b3e <motion_uv_ctrl_wait_fsm+0x12c>
					*motion_sensed = MOTION_ISR_ATTENDED;
 8001b36:	2300      	movs	r3, #0
 8001b38:	703b      	strb	r3, [r7, #0]
					*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001b3a:	330b      	adds	r3, #11
 8001b3c:	e7cf      	b.n	8001ade <motion_uv_ctrl_wait_fsm+0xcc>
					if(wait == MOTION_UV_WAIT_TRUE)
 8001b3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d1b8      	bne.n	8001ab6 <motion_uv_ctrl_wait_fsm+0xa4>
						*fsm_state = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 8001b44:	3304      	adds	r3, #4
 8001b46:	e7ca      	b.n	8001ade <motion_uv_ctrl_wait_fsm+0xcc>
			relay_ask_on_pulse_fsm(light_uv);
 8001b48:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8001b4a:	f7ff f9c0 	bl	8000ece <relay_ask_on_pulse_fsm>
			*fsm_state = MOTION_LIGHT_UV_INIT_TIMER;
 8001b4e:	2308      	movs	r3, #8
 8001b50:	e7c5      	b.n	8001ade <motion_uv_ctrl_wait_fsm+0xcc>
			deadline_timer_set_initial_time(deadline_timer);
 8001b52:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8001b54:	f7ff fc89 	bl	800146a <deadline_timer_set_initial_time>
			*fsm_state = MOTION_LIGHT_UV_WAIT_EXPIRATION;
 8001b58:	2309      	movs	r3, #9
 8001b5a:	e7c0      	b.n	8001ade <motion_uv_ctrl_wait_fsm+0xcc>
			deadline_timer_check(deadline_timer, &deadline_expired);
 8001b5c:	265f      	movs	r6, #95	@ 0x5f
 8001b5e:	ab04      	add	r3, sp, #16
 8001b60:	18f6      	adds	r6, r6, r3
 8001b62:	0031      	movs	r1, r6
 8001b64:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8001b66:	f7ff fcb5 	bl	80014d4 <deadline_timer_check>
			if(deadline_expired == TIMER_EXPIRED_TRUE)
 8001b6a:	7833      	ldrb	r3, [r6, #0]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d101      	bne.n	8001b74 <motion_uv_ctrl_wait_fsm+0x162>
				*fsm_state = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 8001b70:	3309      	adds	r3, #9
 8001b72:	7023      	strb	r3, [r4, #0]
			if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8001b74:	783b      	ldrb	r3, [r7, #0]
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d19d      	bne.n	8001ab6 <motion_uv_ctrl_wait_fsm+0xa4>
 8001b7a:	e7dc      	b.n	8001b36 <motion_uv_ctrl_wait_fsm+0x124>
			*fsm_state = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 8001b7c:	230a      	movs	r3, #10
 8001b7e:	e7ae      	b.n	8001ade <motion_uv_ctrl_wait_fsm+0xcc>
			button_uv->push_status = BUTTON_PUSH_OFF;
 8001b80:	2600      	movs	r6, #0
			deadline_timer_force_expiration(deadline_timer);
 8001b82:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8001b84:	f7ff fc6c 	bl	8001460 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(deadline_timeout);
 8001b88:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8001b8a:	f7ff fc69 	bl	8001460 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(deadline_wait_timeout);
 8001b8e:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8001b90:	f7ff fc66 	bl	8001460 <deadline_timer_force_expiration>
			relay_ask_off_pulse_fsm(light_uv);
 8001b94:	9818      	ldr	r0, [sp, #96]	@ 0x60
			button_uv->push_status = BUTTON_PUSH_OFF;
 8001b96:	70ee      	strb	r6, [r5, #3]
			relay_ask_off_pulse_fsm(light_uv);
 8001b98:	f7ff f991 	bl	8000ebe <relay_ask_off_pulse_fsm>
			led_signal_stop(signal);
 8001b9c:	9829      	ldr	r0, [sp, #164]	@ 0xa4
 8001b9e:	f7fe fecf 	bl	8000940 <led_signal_stop>
			*fsm_state = MOTION_LIGHT_UV_IDLE;
 8001ba2:	7026      	strb	r6, [r4, #0]
			break;
 8001ba4:	e787      	b.n	8001ab6 <motion_uv_ctrl_wait_fsm+0xa4>
			*fsm_state = MOTION_LIGHT_UV_IDLE;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	e799      	b.n	8001ade <motion_uv_ctrl_wait_fsm+0xcc>

08001baa <direct_light_control_fsm>:
{
 8001baa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bac:	b08b      	sub	sp, #44	@ 0x2c
 8001bae:	9007      	str	r0, [sp, #28]
 8001bb0:	001d      	movs	r5, r3
	button_edge_t edge = button->edge;
 8001bb2:	784b      	ldrb	r3, [r1, #1]
 8001bb4:	aa02      	add	r2, sp, #8
 8001bb6:	7793      	strb	r3, [r2, #30]
	button_status_t button_status = BUTTON_OFF;
 8001bb8:	0013      	movs	r3, r2
 8001bba:	2200      	movs	r2, #0
 8001bbc:	77da      	strb	r2, [r3, #31]
	button_check_isr_request(*button, &button_isr_status, &edge);
 8001bbe:	231e      	movs	r3, #30
 8001bc0:	261d      	movs	r6, #29
 8001bc2:	aa02      	add	r2, sp, #8
 8001bc4:	189b      	adds	r3, r3, r2
 8001bc6:	9304      	str	r3, [sp, #16]
 8001bc8:	000b      	movs	r3, r1
 8001bca:	18b6      	adds	r6, r6, r2
 8001bcc:	466a      	mov	r2, sp
{
 8001bce:	000c      	movs	r4, r1
	button_check_isr_request(*button, &button_isr_status, &edge);
 8001bd0:	9603      	str	r6, [sp, #12]
 8001bd2:	3310      	adds	r3, #16
 8001bd4:	cb83      	ldmia	r3!, {r0, r1, r7}
 8001bd6:	c283      	stmia	r2!, {r0, r1, r7}
 8001bd8:	68e3      	ldr	r3, [r4, #12]
 8001bda:	6820      	ldr	r0, [r4, #0]
 8001bdc:	6861      	ldr	r1, [r4, #4]
 8001bde:	68a2      	ldr	r2, [r4, #8]
 8001be0:	f7fe fe2f 	bl	8000842 <button_check_isr_request>
	if( button_isr_status == BUTTON_ISR_UNATTENDED)
 8001be4:	7833      	ldrb	r3, [r6, #0]
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d113      	bne.n	8001c12 <direct_light_control_fsm+0x68>
		button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 8001bea:	2200      	movs	r2, #0
 8001bec:	7032      	strb	r2, [r6, #0]
		if(edge == BUTTON_EDGE_NEGATIVE)
 8001bee:	aa02      	add	r2, sp, #8
 8001bf0:	7f92      	ldrb	r2, [r2, #30]
 8001bf2:	2a01      	cmp	r2, #1
 8001bf4:	d106      	bne.n	8001c04 <direct_light_control_fsm+0x5a>
			*fsm_state = NO_MOTION_LIGHT_TURN_OFF_LIGHT;
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	702b      	strb	r3, [r5, #0]
			relay_ask_off_pulse_fsm(light);
 8001bfa:	9807      	ldr	r0, [sp, #28]
 8001bfc:	f7ff f95f 	bl	8000ebe <relay_ask_off_pulse_fsm>
			*fsm_state = NO_MOTION_LIGHT_IDLE;
 8001c00:	2300      	movs	r3, #0
 8001c02:	e004      	b.n	8001c0e <direct_light_control_fsm+0x64>
			*fsm_state =  NO_MOTION_LIGHT_TURN_ON_LIGHT;
 8001c04:	702b      	strb	r3, [r5, #0]
			relay_ask_on_pulse_fsm(light);
 8001c06:	9807      	ldr	r0, [sp, #28]
 8001c08:	f7ff f961 	bl	8000ece <relay_ask_on_pulse_fsm>
			*fsm_state = NO_MOTION_LIGHT_CHECK_BUTTON;
 8001c0c:	2301      	movs	r3, #1
			*fsm_state = NO_MOTION_LIGHT_IDLE;
 8001c0e:	702b      	strb	r3, [r5, #0]
			break;
 8001c10:	e007      	b.n	8001c22 <direct_light_control_fsm+0x78>
	switch(*fsm_state)
 8001c12:	7828      	ldrb	r0, [r5, #0]
 8001c14:	2803      	cmp	r0, #3
 8001c16:	d8f3      	bhi.n	8001c00 <direct_light_control_fsm+0x56>
 8001c18:	f7fe fa76 	bl	8000108 <__gnu_thumb1_case_sqi>
 8001c1c:	eff50702 	.word	0xeff50702
			__NOP();//Do nothing
 8001c20:	46c0      	nop			@ (mov r8, r8)
	button->edge_attended = button_isr_status;
 8001c22:	7833      	ldrb	r3, [r6, #0]
 8001c24:	7123      	strb	r3, [r4, #4]
}
 8001c26:	b00b      	add	sp, #44	@ 0x2c
 8001c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
			button_get_status(button, &button_status);
 8001c2a:	231f      	movs	r3, #31
 8001c2c:	aa02      	add	r2, sp, #8
 8001c2e:	189b      	adds	r3, r3, r2
 8001c30:	0019      	movs	r1, r3
 8001c32:	0020      	movs	r0, r4
 8001c34:	f7fe fdc8 	bl	80007c8 <button_get_status>
			if(button_status == BUTTON_OFF)
 8001c38:	ab02      	add	r3, sp, #8
 8001c3a:	7fdb      	ldrb	r3, [r3, #31]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d1f0      	bne.n	8001c22 <direct_light_control_fsm+0x78>
				*fsm_state = NO_MOTION_LIGHT_TURN_OFF_LIGHT;
 8001c40:	3303      	adds	r3, #3
 8001c42:	e7e4      	b.n	8001c0e <direct_light_control_fsm+0x64>

08001c44 <main>:
{
 8001c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c46:	b0db      	sub	sp, #364	@ 0x16c
  HAL_Init();
 8001c48:	f000 fe96 	bl	8002978 <HAL_Init>
  SystemClock_Config();
 8001c4c:	f7ff fddc 	bl	8001808 <SystemClock_Config>
  MX_GPIO_Init();
 8001c50:	f7ff fd30 	bl	80016b4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001c54:	f000 fce2 	bl	800261c <MX_TIM1_Init>
  MX_TIM14_Init();
 8001c58:	f000 fd7c 	bl	8002754 <MX_TIM14_Init>
  MX_TIM3_Init();
 8001c5c:	f000 fd1c 	bl	8002698 <MX_TIM3_Init>
  MX_TIM17_Init();
 8001c60:	f000 fdaa 	bl	80027b8 <MX_TIM17_Init>
  MX_TIM16_Init();
 8001c64:	f000 fd8e 	bl	8002784 <MX_TIM16_Init>
  general_clock.counts = 0;
 8001c68:	2000      	movs	r0, #0
 8001c6a:	2100      	movs	r1, #0
  general_clock.msec = 0;
 8001c6c:	2200      	movs	r2, #0
  general_clock.counts = 0;
 8001c6e:	4b87      	ldr	r3, [pc, #540]	@ (8001e8c <main+0x248>)
 8001c70:	6018      	str	r0, [r3, #0]
 8001c72:	6059      	str	r1, [r3, #4]
  general_clock.msec = 0;
 8001c74:	609a      	str	r2, [r3, #8]
  switch_selector_gpio[0].port = DIP_IN1_GPIO_Port;
 8001c76:	23a0      	movs	r3, #160	@ 0xa0
  switch_selector_gpio[0].pin = DIP_IN1_Pin;
 8001c78:	30c8      	adds	r0, #200	@ 0xc8
 8001c7a:	a904      	add	r1, sp, #16
 8001c7c:	1809      	adds	r1, r1, r0
 8001c7e:	3220      	adds	r2, #32
  switch_selector_gpio[0].port = DIP_IN1_GPIO_Port;
 8001c80:	05db      	lsls	r3, r3, #23
  switch_selector_gpio[0].pin = DIP_IN1_Pin;
 8001c82:	800a      	strh	r2, [r1, #0]
  switch_selector_gpio[1].pin = DIP_IN2_Pin;
 8001c84:	21d0      	movs	r1, #208	@ 0xd0
  switch_selector_gpio[0].port = DIP_IN1_GPIO_Port;
 8001c86:	9335      	str	r3, [sp, #212]	@ 0xd4
  switch_selector_gpio[1].port = DIP_IN2_GPIO_Port;
 8001c88:	9337      	str	r3, [sp, #220]	@ 0xdc
  switch_selector_gpio[1].pin = DIP_IN2_Pin;
 8001c8a:	2340      	movs	r3, #64	@ 0x40
 8001c8c:	aa04      	add	r2, sp, #16
 8001c8e:	1852      	adds	r2, r2, r1
 8001c90:	8013      	strh	r3, [r2, #0]
  switch_selector_setup(&switch_selector, switch_selector_gpio, 2);
 8001c92:	a935      	add	r1, sp, #212	@ 0xd4
 8001c94:	2202      	movs	r2, #2
 8001c96:	a82f      	add	r0, sp, #188	@ 0xbc
 8001c98:	f7ff fa16 	bl	80010c8 <switch_selector_setup>
  switch(switch_selector.value)
 8001c9c:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 8001c9e:	4b7c      	ldr	r3, [pc, #496]	@ (8001e90 <main+0x24c>)
 8001ca0:	2a03      	cmp	r2, #3
 8001ca2:	d900      	bls.n	8001ca6 <main+0x62>
 8001ca4:	e0eb      	b.n	8001e7e <main+0x23a>
		motion_initial_conf.threshold = OFFICE_MOTION_SENSOR_DETECTION_THRESHOLD;
 8001ca6:	2207      	movs	r2, #7
 8001ca8:	701a      	strb	r2, [r3, #0]
		motion_initial_conf.window_time = OFFICE_MOTION_SENSOR_WINDOW;
 8001caa:	3a05      	subs	r2, #5
 8001cac:	70da      	strb	r2, [r3, #3]
		motion_initial_conf.pulse_counter = OFFICE_MOTION_PULSE_COUNTER;
 8001cae:	3a01      	subs	r2, #1
 8001cb0:	709a      	strb	r2, [r3, #2]
  motion_initial_conf.blind_time = PYD1598_BT_0_5_SEC;
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	705a      	strb	r2, [r3, #1]
  motion_initial_conf.count_mode = PYD1598_COUNT_MODE_NO_BPF_SIGN_CHANGE;
 8001cb6:	71da      	strb	r2, [r3, #7]
  motion_initial_conf.signal_source = PYD1598_SOURCE_PIR_BFP;
 8001cb8:	715a      	strb	r2, [r3, #5]
  setin_pin.pin = SERIN_Pin;
 8001cba:	2280      	movs	r2, #128	@ 0x80
  motion_initial_conf.hpf_cutoff = PYD1598_HPF_0_2HZ;
 8001cbc:	2101      	movs	r1, #1
  motion_initial_conf.op_mode = PYD1598_WAKE_UP;
 8001cbe:	2502      	movs	r5, #2
  direct_link_pin.pin = DIRLINK_Pin;
 8001cc0:	2680      	movs	r6, #128	@ 0x80
  direct_link_pin.port = DIRLINK_GPIO_Port;
 8001cc2:	4f74      	ldr	r7, [pc, #464]	@ (8001e94 <main+0x250>)
  setin_pin.pin = SERIN_Pin;
 8001cc4:	ac0d      	add	r4, sp, #52	@ 0x34
  setin_pin.port = SERIN_GPIO_Port;
 8001cc6:	4874      	ldr	r0, [pc, #464]	@ (8001e98 <main+0x254>)
  setin_pin.pin = SERIN_Pin;
 8001cc8:	01d2      	lsls	r2, r2, #7
 8001cca:	80a2      	strh	r2, [r4, #4]
  motion_initial_conf.hpf_cutoff = PYD1598_HPF_0_2HZ;
 8001ccc:	7199      	strb	r1, [r3, #6]
  direct_link_pin.pin = DIRLINK_Pin;
 8001cce:	aa0f      	add	r2, sp, #60	@ 0x3c
  setin_pin.irq_type = EXTI4_15_IRQn;
 8001cd0:	3106      	adds	r1, #6
 8001cd2:	71a1      	strb	r1, [r4, #6]
  motion_initial_conf.op_mode = PYD1598_WAKE_UP;
 8001cd4:	711d      	strb	r5, [r3, #4]
  direct_link_pin.pin = DIRLINK_Pin;
 8001cd6:	8096      	strh	r6, [r2, #4]
  direct_link_pin.irq_type = EXTI4_15_IRQn;
 8001cd8:	7191      	strb	r1, [r2, #6]
  setin_pin.port = SERIN_GPIO_Port;
 8001cda:	900d      	str	r0, [sp, #52]	@ 0x34
  direct_link_pin.port = DIRLINK_GPIO_Port;
 8001cdc:	970f      	str	r7, [sp, #60]	@ 0x3c
  pyd1598_setup(&motion_sensor, motion_initial_conf, setin_pin, direct_link_pin);
 8001cde:	a901      	add	r1, sp, #4
 8001ce0:	cac0      	ldmia	r2!, {r6, r7}
 8001ce2:	c1c0      	stmia	r1!, {r6, r7}
 8001ce4:	789a      	ldrb	r2, [r3, #2]
 8001ce6:	7819      	ldrb	r1, [r3, #0]
 8001ce8:	0412      	lsls	r2, r2, #16
 8001cea:	430a      	orrs	r2, r1
 8001cec:	78d9      	ldrb	r1, [r3, #3]
 8001cee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001cf0:	0609      	lsls	r1, r1, #24
 8001cf2:	4311      	orrs	r1, r2
 8001cf4:	2280      	movs	r2, #128	@ 0x80
 8001cf6:	4869      	ldr	r0, [pc, #420]	@ (8001e9c <main+0x258>)
 8001cf8:	0252      	lsls	r2, r2, #9
 8001cfa:	432a      	orrs	r2, r5
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	4b66      	ldr	r3, [pc, #408]	@ (8001e98 <main+0x254>)
 8001d00:	0004      	movs	r4, r0
 8001d02:	f7fe ff0a 	bl	8000b1a <pyd1598_setup>
  HAL_Delay(1000);
 8001d06:	20fa      	movs	r0, #250	@ 0xfa
 8001d08:	0080      	lsls	r0, r0, #2
 8001d0a:	f000 fe53 	bl	80029b4 <HAL_Delay>
  pyd1598_request_write(&motion_sensor);
 8001d0e:	0020      	movs	r0, r4
 8001d10:	f7fe fe31 	bl	8000976 <pyd1598_request_write>
  deadline.msec = 80;
 8001d14:	2350      	movs	r3, #80	@ 0x50
 8001d16:	4c62      	ldr	r4, [pc, #392]	@ (8001ea0 <main+0x25c>)
  deadline_timer_setup(&deadline_timer_light_1, deadline);
 8001d18:	4d62      	ldr	r5, [pc, #392]	@ (8001ea4 <main+0x260>)
 8001d1a:	4963      	ldr	r1, [pc, #396]	@ (8001ea8 <main+0x264>)
 8001d1c:	2210      	movs	r2, #16
 8001d1e:	4668      	mov	r0, sp
  deadline.msec = 80;
 8001d20:	60a3      	str	r3, [r4, #8]
  deadline_timer_setup(&deadline_timer_light_1, deadline);
 8001d22:	f001 ffbb 	bl	8003c9c <memcpy>
 8001d26:	6863      	ldr	r3, [r4, #4]
 8001d28:	6822      	ldr	r2, [r4, #0]
 8001d2a:	0028      	movs	r0, r5
 8001d2c:	f7ff fb7c 	bl	8001428 <deadline_timer_setup>
  deadline_timer_setup(&deadline_timer_light_2, deadline);
 8001d30:	4d5e      	ldr	r5, [pc, #376]	@ (8001eac <main+0x268>)
 8001d32:	495d      	ldr	r1, [pc, #372]	@ (8001ea8 <main+0x264>)
 8001d34:	2210      	movs	r2, #16
 8001d36:	4668      	mov	r0, sp
 8001d38:	f001 ffb0 	bl	8003c9c <memcpy>
 8001d3c:	6863      	ldr	r3, [r4, #4]
 8001d3e:	6822      	ldr	r2, [r4, #0]
 8001d40:	0028      	movs	r0, r5
 8001d42:	f7ff fb71 	bl	8001428 <deadline_timer_setup>
  deadline_timer_setup(&deadline_timer_uv, deadline);
 8001d46:	4d5a      	ldr	r5, [pc, #360]	@ (8001eb0 <main+0x26c>)
 8001d48:	4957      	ldr	r1, [pc, #348]	@ (8001ea8 <main+0x264>)
 8001d4a:	2210      	movs	r2, #16
 8001d4c:	4668      	mov	r0, sp
 8001d4e:	f001 ffa5 	bl	8003c9c <memcpy>
 8001d52:	6822      	ldr	r2, [r4, #0]
 8001d54:	6863      	ldr	r3, [r4, #4]
 8001d56:	0028      	movs	r0, r5
 8001d58:	f7ff fb66 	bl	8001428 <deadline_timer_setup>
  light_1_output_a.pin = LAMP1_OUTA_Pin;
 8001d5c:	2340      	movs	r3, #64	@ 0x40
  light_2_output_a.pin = LAMP2_OUTA_Pin;
 8001d5e:	2648      	movs	r6, #72	@ 0x48
  light_1_output_a.pin = LAMP1_OUTA_Pin;
 8001d60:	aa11      	add	r2, sp, #68	@ 0x44
 8001d62:	8093      	strh	r3, [r2, #4]
  light_2_output_a.pin = LAMP2_OUTA_Pin;
 8001d64:	ab04      	add	r3, sp, #16
 8001d66:	199e      	adds	r6, r3, r6
 8001d68:	2301      	movs	r3, #1
  light_uv_output_a.pin = UV_OUTA_Pin;
 8001d6a:	2758      	movs	r7, #88	@ 0x58
  light_1_output_b.pin = LAMP1_OUTB_Pin;
 8001d6c:	2180      	movs	r1, #128	@ 0x80
  light_2_output_a.pin = LAMP2_OUTA_Pin;
 8001d6e:	8033      	strh	r3, [r6, #0]
  light_uv_output_a.pin = UV_OUTA_Pin;
 8001d70:	ae04      	add	r6, sp, #16
 8001d72:	19f6      	adds	r6, r6, r7
 8001d74:	33ff      	adds	r3, #255	@ 0xff
 8001d76:	8033      	strh	r3, [r6, #0]
  light_1_output_b.pin = LAMP1_OUTB_Pin;
 8001d78:	00c9      	lsls	r1, r1, #3
 8001d7a:	ab13      	add	r3, sp, #76	@ 0x4c
 8001d7c:	8099      	strh	r1, [r3, #4]
  light_2_output_b.pin = LAMP2_OUTB_Pin;
 8001d7e:	494d      	ldr	r1, [pc, #308]	@ (8001eb4 <main+0x270>)
 8001d80:	af17      	add	r7, sp, #92	@ 0x5c
 8001d82:	80b9      	strh	r1, [r7, #4]
  light_2_output_a.port = LAMP2_OUTA_GPIO_Port;
 8001d84:	25a0      	movs	r5, #160	@ 0xa0
  light_uv_output_b.pin = UV_OUTB_Pin;
 8001d86:	2180      	movs	r1, #128	@ 0x80
  relay_setup(&light_1, light_1_output_a, light_1_output_b);
 8001d88:	9b14      	ldr	r3, [sp, #80]	@ 0x50
  light_2_output_b.port = LAMP2_OUTB_GPIO_Port;
 8001d8a:	4843      	ldr	r0, [pc, #268]	@ (8001e98 <main+0x254>)
  light_uv_output_b.pin = UV_OUTB_Pin;
 8001d8c:	ae1b      	add	r6, sp, #108	@ 0x6c
  light_2_output_a.port = LAMP2_OUTA_GPIO_Port;
 8001d8e:	05ed      	lsls	r5, r5, #23
  light_uv_output_b.pin = UV_OUTB_Pin;
 8001d90:	80b1      	strh	r1, [r6, #4]
  light_1_output_a.port = LAMP1_OUTA_GPIO_Port;
 8001d92:	4940      	ldr	r1, [pc, #256]	@ (8001e94 <main+0x250>)
  relay_setup(&light_1, light_1_output_a, light_1_output_b);
 8001d94:	9a12      	ldr	r2, [sp, #72]	@ 0x48
  light_2_output_b.port = LAMP2_OUTB_GPIO_Port;
 8001d96:	9017      	str	r0, [sp, #92]	@ 0x5c
  relay_setup(&light_1, light_1_output_a, light_1_output_b);
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	a83f      	add	r0, sp, #252	@ 0xfc
 8001d9c:	002b      	movs	r3, r5
  light_1_output_a.port = LAMP1_OUTA_GPIO_Port;
 8001d9e:	9111      	str	r1, [sp, #68]	@ 0x44
  light_2_output_a.port = LAMP2_OUTA_GPIO_Port;
 8001da0:	9515      	str	r5, [sp, #84]	@ 0x54
  light_uv_output_a.port = UV_OUTA_GPIO_Port;
 8001da2:	9519      	str	r5, [sp, #100]	@ 0x64
  light_1_output_b.port = LAMP1_OUTB_GPIO_Port;
 8001da4:	9513      	str	r5, [sp, #76]	@ 0x4c
  light_uv_output_b.port = UV_OUTB_GPIO_Port;
 8001da6:	951b      	str	r5, [sp, #108]	@ 0x6c
  relay_setup(&light_1, light_1_output_a, light_1_output_b);
 8001da8:	f7ff f8db 	bl	8000f62 <relay_setup>
  relay_setup(&light_2, light_2_output_a, light_2_output_b);
 8001dac:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8001dae:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8001db0:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	a848      	add	r0, sp, #288	@ 0x120
 8001db6:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8001db8:	f7ff f8d3 	bl	8000f62 <relay_setup>
  relay_setup(&light_uv, light_uv_output_a, light_uv_output_b);
 8001dbc:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8001dbe:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8001dc0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	a851      	add	r0, sp, #324	@ 0x144
 8001dc6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8001dc8:	f7ff f8cb 	bl	8000f62 <relay_setup>
  timer_buttons.msec = 100;
 8001dcc:	2364      	movs	r3, #100	@ 0x64
 8001dce:	4e3a      	ldr	r6, [pc, #232]	@ (8001eb8 <main+0x274>)
  deadline_timer_setup(&deadline_buttons, timer_buttons);
 8001dd0:	4f3a      	ldr	r7, [pc, #232]	@ (8001ebc <main+0x278>)
  timer_buttons.msec = 100;
 8001dd2:	60b3      	str	r3, [r6, #8]
  deadline_timer_setup(&deadline_buttons, timer_buttons);
 8001dd4:	0033      	movs	r3, r6
 8001dd6:	3308      	adds	r3, #8
 8001dd8:	0019      	movs	r1, r3
 8001dda:	2210      	movs	r2, #16
 8001ddc:	4668      	mov	r0, sp
 8001dde:	f001 ff5d 	bl	8003c9c <memcpy>
 8001de2:	ce0c      	ldmia	r6!, {r2, r3}
 8001de4:	0038      	movs	r0, r7
 8001de6:	f7ff fb1f 	bl	8001428 <deadline_timer_setup>
  button_input.pin = LAMP1_IN_Pin;
 8001dea:	2380      	movs	r3, #128	@ 0x80
 8001dec:	ae1d      	add	r6, sp, #116	@ 0x74
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	80b3      	strh	r3, [r6, #4]
  button_setup(&button_light_1, button_input);
 8001df2:	0029      	movs	r1, r5
 8001df4:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8001df6:	4832      	ldr	r0, [pc, #200]	@ (8001ec0 <main+0x27c>)
  button_input.port = LAMP1_IN_GPIO_Port;
 8001df8:	951d      	str	r5, [sp, #116]	@ 0x74
  button_setup(&button_light_1, button_input);
 8001dfa:	f7fe fcba 	bl	8000772 <button_setup>
  button_input.pin = LAMP2_IN_Pin;
 8001dfe:	2308      	movs	r3, #8
 8001e00:	80b3      	strh	r3, [r6, #4]
  button_setup(&button_light_2, button_input);
 8001e02:	991d      	ldr	r1, [sp, #116]	@ 0x74
 8001e04:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8001e06:	482f      	ldr	r0, [pc, #188]	@ (8001ec4 <main+0x280>)
 8001e08:	f7fe fcb3 	bl	8000772 <button_setup>
  button_input.pin = UV_IN_Pin;
 8001e0c:	2304      	movs	r3, #4
 8001e0e:	80b3      	strh	r3, [r6, #4]
  button_setup(&button_uv, button_input);
 8001e10:	991d      	ldr	r1, [sp, #116]	@ 0x74
 8001e12:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8001e14:	482c      	ldr	r0, [pc, #176]	@ (8001ec8 <main+0x284>)
 8001e16:	f7fe fcac 	bl	8000772 <button_setup>
  signal_led_gpio.pin = LED_Pin;
 8001e1a:	2102      	movs	r1, #2
 8001e1c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8001e1e:	8099      	strh	r1, [r3, #4]
  led_signal_setup(&signal_led, signal_led_gpio);
 8001e20:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8001e22:	0029      	movs	r1, r5
 8001e24:	a832      	add	r0, sp, #200	@ 0xc8
  signal_led_gpio.port = LED_GPIO_Port;
 8001e26:	951f      	str	r5, [sp, #124]	@ 0x7c
  led_signal_setup(&signal_led, signal_led_gpio);
 8001e28:	f7fe fd1b 	bl	8000862 <led_signal_setup>
  deadline.sec = 0;
 8001e2c:	2200      	movs	r2, #0
  deadline.msec = 500;
 8001e2e:	23fa      	movs	r3, #250	@ 0xfa
  deadline_timer_setup(&deadline_led_indicator, deadline);
 8001e30:	4d26      	ldr	r5, [pc, #152]	@ (8001ecc <main+0x288>)
 8001e32:	491d      	ldr	r1, [pc, #116]	@ (8001ea8 <main+0x264>)
  deadline.msec = 500;
 8001e34:	005b      	lsls	r3, r3, #1
  deadline.sec = 0;
 8001e36:	60e2      	str	r2, [r4, #12]
  deadline_timer_setup(&deadline_led_indicator, deadline);
 8001e38:	4668      	mov	r0, sp
 8001e3a:	3210      	adds	r2, #16
  deadline.msec = 500;
 8001e3c:	60a3      	str	r3, [r4, #8]
  deadline_timer_setup(&deadline_led_indicator, deadline);
 8001e3e:	f001 ff2d 	bl	8003c9c <memcpy>
 8001e42:	cc0c      	ldmia	r4!, {r2, r3}
 8001e44:	0028      	movs	r0, r5
 8001e46:	f7ff faef 	bl	8001428 <deadline_timer_setup>
  led_signal_type_selector(&signal_led, LED_SIGNAL_SOLID);
 8001e4a:	2101      	movs	r1, #1
 8001e4c:	a832      	add	r0, sp, #200	@ 0xc8
 8001e4e:	f7fe fd13 	bl	8000878 <led_signal_type_selector>
    switch(switch_selector.value)
 8001e52:	9d31      	ldr	r5, [sp, #196]	@ 0xc4
 8001e54:	4c1e      	ldr	r4, [pc, #120]	@ (8001ed0 <main+0x28c>)
 8001e56:	491f      	ldr	r1, [pc, #124]	@ (8001ed4 <main+0x290>)
 8001e58:	4a1f      	ldr	r2, [pc, #124]	@ (8001ed8 <main+0x294>)
 8001e5a:	4b20      	ldr	r3, [pc, #128]	@ (8001edc <main+0x298>)
 8001e5c:	2d02      	cmp	r5, #2
 8001e5e:	d810      	bhi.n	8001e82 <main+0x23e>
 8001e60:	27e1      	movs	r7, #225	@ 0xe1
 8001e62:	4e1f      	ldr	r6, [pc, #124]	@ (8001ee0 <main+0x29c>)
 8001e64:	481f      	ldr	r0, [pc, #124]	@ (8001ee4 <main+0x2a0>)
 8001e66:	46b4      	mov	ip, r6
 8001e68:	00bf      	lsls	r7, r7, #2
 8001e6a:	4e1f      	ldr	r6, [pc, #124]	@ (8001ee8 <main+0x2a4>)
 8001e6c:	2d00      	cmp	r5, #0
 8001e6e:	d03f      	beq.n	8001ef0 <main+0x2ac>
		  timer_motion_light_2.msec = RESIDENTIAL_LAMP2_ON_TIME_MS;
 8001e70:	2500      	movs	r5, #0
    	  timer_motion_light_1.msec = RESIDENTIAL_LAMP1_ON_TIME_MS;
 8001e72:	60a0      	str	r0, [r4, #8]
		  timer_motion_light_2.msec = RESIDENTIAL_LAMP2_ON_TIME_MS;
 8001e74:	4660      	mov	r0, ip
		  timer_motion_uv_safe.msec = RESIDENTIAL_LAMP_UV_SAFETY_TIME_MS;
 8001e76:	608f      	str	r7, [r1, #8]
		  timer_motion_light_2.msec = RESIDENTIAL_LAMP2_ON_TIME_MS;
 8001e78:	6085      	str	r5, [r0, #8]
		  timer_motion_uv.msec = RESIDENTIAL_LAMP_UV_ON_TIME_MS;
 8001e7a:	491c      	ldr	r1, [pc, #112]	@ (8001eec <main+0x2a8>)
 8001e7c:	e03d      	b.n	8001efa <main+0x2b6>
		__NOP();
 8001e7e:	46c0      	nop			@ (mov r8, r8)
	  break;
 8001e80:	e717      	b.n	8001cb2 <main+0x6e>
    switch(switch_selector.value)
 8001e82:	2d03      	cmp	r5, #3
 8001e84:	d100      	bne.n	8001e88 <main+0x244>
 8001e86:	e12b      	b.n	80020e0 <main+0x49c>
    	  __NOP();
 8001e88:	46c0      	nop			@ (mov r8, r8)
    	  break;
 8001e8a:	e038      	b.n	8001efe <main+0x2ba>
 8001e8c:	200005d8 	.word	0x200005d8
 8001e90:	20000740 	.word	0x20000740
 8001e94:	50000400 	.word	0x50000400
 8001e98:	50000800 	.word	0x50000800
 8001e9c:	20000748 	.word	0x20000748
 8001ea0:	20000728 	.word	0x20000728
 8001ea4:	200006c0 	.word	0x200006c0
 8001ea8:	20000730 	.word	0x20000730
 8001eac:	20000658 	.word	0x20000658
 8001eb0:	200005f0 	.word	0x200005f0
 8001eb4:	ffff8000 	.word	0xffff8000
 8001eb8:	20000558 	.word	0x20000558
 8001ebc:	20000570 	.word	0x20000570
 8001ec0:	2000053c 	.word	0x2000053c
 8001ec4:	20000520 	.word	0x20000520
 8001ec8:	20000504 	.word	0x20000504
 8001ecc:	20000498 	.word	0x20000498
 8001ed0:	20000418 	.word	0x20000418
 8001ed4:	20000288 	.word	0x20000288
 8001ed8:	20000308 	.word	0x20000308
 8001edc:	20000208 	.word	0x20000208
 8001ee0:	20000390 	.word	0x20000390
 8001ee4:	000927c0 	.word	0x000927c0
 8001ee8:	00002710 	.word	0x00002710
 8001eec:	00a4cb80 	.word	0x00a4cb80
    	  timer_motion_light_2.msec = OFFICE_LAMP2_ON_TIME_MS;
 8001ef0:	4665      	mov	r5, ip
    	  timer_motion_uv_safe.msec = OFFICE_LAMP_UV_SAFETY_TIME_MS;
 8001ef2:	608f      	str	r7, [r1, #8]
    	  timer_motion_uv.msec = OFFICE_LAMP_UV_ON_TIME_MS;
 8001ef4:	49e1      	ldr	r1, [pc, #900]	@ (800227c <main+0x638>)
    	  timer_motion_light_1.msec = OFFICE_LAMP1_ON_TIME_MS;
 8001ef6:	60a0      	str	r0, [r4, #8]
    	  timer_motion_light_2.msec = OFFICE_LAMP2_ON_TIME_MS;
 8001ef8:	60a8      	str	r0, [r5, #8]
		  timer_motion_uv.msec = RESIDENTIAL_LAMP_UV_ON_TIME_MS;
 8001efa:	6091      	str	r1, [r2, #8]
		  timer_motion_uv_timeout.msec = RESIDENTIAL_LAMP_UV_TIMEOUT_MS;
 8001efc:	609e      	str	r6, [r3, #8]
  deadline_timer_setup(&deadline_motion_light_1, timer_motion_light_1);
 8001efe:	0026      	movs	r6, r4
  light_1_state = MOTION_LIGHT_IDLE;
 8001f00:	2500      	movs	r5, #0
  deadline_timer_setup(&deadline_motion_light_1, timer_motion_light_1);
 8001f02:	4bdf      	ldr	r3, [pc, #892]	@ (8002280 <main+0x63c>)
 8001f04:	3608      	adds	r6, #8
 8001f06:	0031      	movs	r1, r6
 8001f08:	2210      	movs	r2, #16
 8001f0a:	4668      	mov	r0, sp
 8001f0c:	9308      	str	r3, [sp, #32]
 8001f0e:	f001 fec5 	bl	8003c9c <memcpy>
 8001f12:	6822      	ldr	r2, [r4, #0]
 8001f14:	6863      	ldr	r3, [r4, #4]
 8001f16:	9808      	ldr	r0, [sp, #32]
 8001f18:	f7ff fa86 	bl	8001428 <deadline_timer_setup>
  light_1_state = MOTION_LIGHT_IDLE;
 8001f1c:	4bd9      	ldr	r3, [pc, #868]	@ (8002284 <main+0x640>)
  deadline_timer_setup(&deadline_motion_light_2, timer_motion_light_1);
 8001f1e:	0031      	movs	r1, r6
  light_1_state = MOTION_LIGHT_IDLE;
 8001f20:	701d      	strb	r5, [r3, #0]
  deadline_timer_setup(&deadline_motion_light_2, timer_motion_light_1);
 8001f22:	4bd9      	ldr	r3, [pc, #868]	@ (8002288 <main+0x644>)
 8001f24:	2210      	movs	r2, #16
 8001f26:	4668      	mov	r0, sp
 8001f28:	9309      	str	r3, [sp, #36]	@ 0x24
 8001f2a:	f001 feb7 	bl	8003c9c <memcpy>
 8001f2e:	cc0c      	ldmia	r4!, {r2, r3}
 8001f30:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001f32:	f7ff fa79 	bl	8001428 <deadline_timer_setup>
  light_2_state = MOTION_LIGHT_IDLE;
 8001f36:	4bd5      	ldr	r3, [pc, #852]	@ (800228c <main+0x648>)
  deadline_timer_setup(&deadline_motion_uv, timer_motion_uv);
 8001f38:	4cd5      	ldr	r4, [pc, #852]	@ (8002290 <main+0x64c>)
  light_2_state = MOTION_LIGHT_IDLE;
 8001f3a:	701d      	strb	r5, [r3, #0]
  deadline_timer_setup(&deadline_motion_uv, timer_motion_uv);
 8001f3c:	4dd5      	ldr	r5, [pc, #852]	@ (8002294 <main+0x650>)
 8001f3e:	49d6      	ldr	r1, [pc, #856]	@ (8002298 <main+0x654>)
 8001f40:	2210      	movs	r2, #16
 8001f42:	4668      	mov	r0, sp
 8001f44:	f001 feaa 	bl	8003c9c <memcpy>
 8001f48:	cc0c      	ldmia	r4!, {r2, r3}
 8001f4a:	0028      	movs	r0, r5
 8001f4c:	f7ff fa6c 	bl	8001428 <deadline_timer_setup>
  deadline_timer_setup(&deadline_motion_uv_safe, timer_motion_uv_safe);
 8001f50:	4cd2      	ldr	r4, [pc, #840]	@ (800229c <main+0x658>)
 8001f52:	4fd3      	ldr	r7, [pc, #844]	@ (80022a0 <main+0x65c>)
 8001f54:	49d3      	ldr	r1, [pc, #844]	@ (80022a4 <main+0x660>)
 8001f56:	2210      	movs	r2, #16
 8001f58:	4668      	mov	r0, sp
 8001f5a:	f001 fe9f 	bl	8003c9c <memcpy>
 8001f5e:	cc0c      	ldmia	r4!, {r2, r3}
 8001f60:	0038      	movs	r0, r7
 8001f62:	f7ff fa61 	bl	8001428 <deadline_timer_setup>
  deadline_timer_setup(&deadline_motion_uv_timeout, timer_motion_uv_timeout);
 8001f66:	4cd0      	ldr	r4, [pc, #832]	@ (80022a8 <main+0x664>)
 8001f68:	4ed0      	ldr	r6, [pc, #832]	@ (80022ac <main+0x668>)
 8001f6a:	49d1      	ldr	r1, [pc, #836]	@ (80022b0 <main+0x66c>)
 8001f6c:	2210      	movs	r2, #16
 8001f6e:	4668      	mov	r0, sp
 8001f70:	f001 fe94 	bl	8003c9c <memcpy>
 8001f74:	cc0c      	ldmia	r4!, {r2, r3}
 8001f76:	0030      	movs	r0, r6
 8001f78:	f7ff fa56 	bl	8001428 <deadline_timer_setup>
  deadline.msec = 5000;
 8001f7c:	4ccd      	ldr	r4, [pc, #820]	@ (80022b4 <main+0x670>)
 8001f7e:	4bce      	ldr	r3, [pc, #824]	@ (80022b8 <main+0x674>)
  deadline_timer_setup(&deadline_uv_wait_timeout, deadline);
 8001f80:	0021      	movs	r1, r4
 8001f82:	2210      	movs	r2, #16
 8001f84:	3108      	adds	r1, #8
 8001f86:	4668      	mov	r0, sp
  deadline.msec = 5000;
 8001f88:	60a3      	str	r3, [r4, #8]
  deadline_timer_setup(&deadline_uv_wait_timeout, deadline);
 8001f8a:	f001 fe87 	bl	8003c9c <memcpy>
 8001f8e:	cc0c      	ldmia	r4!, {r2, r3}
 8001f90:	48ca      	ldr	r0, [pc, #808]	@ (80022bc <main+0x678>)
 8001f92:	f7ff fa49 	bl	8001428 <deadline_timer_setup>
  if(switch_selector.value == MOTION_SWITCH_MODE_3)
 8001f96:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8001f98:	2b03      	cmp	r3, #3
 8001f9a:	d15d      	bne.n	8002058 <main+0x414>
	  lights.relay = &light_uv;
 8001f9c:	ab51      	add	r3, sp, #324	@ 0x144
 8001f9e:	932b      	str	r3, [sp, #172]	@ 0xac
	  lights.deadline_timer = &deadline_timer_light_1;
 8001fa0:	4bc7      	ldr	r3, [pc, #796]	@ (80022c0 <main+0x67c>)
	  nutone_setup(&exhaust_fan, &lights, &fan, &ctrl_timer, &vyv_timeoff);
 8001fa2:	4ac8      	ldr	r2, [pc, #800]	@ (80022c4 <main+0x680>)
	  lights.deadline_timer = &deadline_timer_light_1;
 8001fa4:	932c      	str	r3, [sp, #176]	@ 0xb0
	  fan.relay = &light_2;//This is not a UV relay but a simple relay
 8001fa6:	ab48      	add	r3, sp, #288	@ 0x120
 8001fa8:	932d      	str	r3, [sp, #180]	@ 0xb4
	  fan.deadline_timer = &deadline_timer_light_2;
 8001faa:	4bc7      	ldr	r3, [pc, #796]	@ (80022c8 <main+0x684>)
	  nutone_setup(&exhaust_fan, &lights, &fan, &ctrl_timer, &vyv_timeoff);
 8001fac:	9200      	str	r2, [sp, #0]
	  fan.deadline_timer = &deadline_timer_light_2;
 8001fae:	932e      	str	r3, [sp, #184]	@ 0xb8
	  nutone_setup(&exhaust_fan, &lights, &fan, &ctrl_timer, &vyv_timeoff);
 8001fb0:	aa2d      	add	r2, sp, #180	@ 0xb4
 8001fb2:	4bc6      	ldr	r3, [pc, #792]	@ (80022cc <main+0x688>)
 8001fb4:	a92b      	add	r1, sp, #172	@ 0xac
 8001fb6:	a839      	add	r0, sp, #228	@ 0xe4
 8001fb8:	f7ff f8aa 	bl	8001110 <nutone_setup>
	  button_white.button = &button_light_1;
 8001fbc:	4bc4      	ldr	r3, [pc, #784]	@ (80022d0 <main+0x68c>)
	  led_signal_hand.led_signal = &signal_led;
 8001fbe:	ac29      	add	r4, sp, #164	@ 0xa4
	  button_white.button = &button_light_1;
 8001fc0:	9323      	str	r3, [sp, #140]	@ 0x8c
	  button_white.btn_timer = &deadline_buttons;
 8001fc2:	4bc4      	ldr	r3, [pc, #784]	@ (80022d4 <main+0x690>)
	  button_fan.button = &button_light_2;
 8001fc4:	49c4      	ldr	r1, [pc, #784]	@ (80022d8 <main+0x694>)
	  button_white.btn_timer = &deadline_buttons;
 8001fc6:	9324      	str	r3, [sp, #144]	@ 0x90
	  button_fan.btn_timer = &deadline_buttons;
 8001fc8:	9322      	str	r3, [sp, #136]	@ 0x88
	  button_vyv.btn_timer = &deadline_buttons;
 8001fca:	9326      	str	r3, [sp, #152]	@ 0x98
	  motion_sensor_hand.motion_sensor = &motion_sensor;
 8001fcc:	4bc3      	ldr	r3, [pc, #780]	@ (80022dc <main+0x698>)
	  button_vyv.button = &button_uv;
 8001fce:	48c4      	ldr	r0, [pc, #784]	@ (80022e0 <main+0x69c>)
	  motion_sensor_hand.motion_sensor = &motion_sensor;
 8001fd0:	9327      	str	r3, [sp, #156]	@ 0x9c
	  led_signal_hand.led_signal = &signal_led;
 8001fd2:	ab32      	add	r3, sp, #200	@ 0xc8
 8001fd4:	9329      	str	r3, [sp, #164]	@ 0xa4
	  led_signal_hand.led_signal_timer = &deadline_led_indicator;
 8001fd6:	4bc3      	ldr	r3, [pc, #780]	@ (80022e4 <main+0x6a0>)
	  button_white.button = &button_light_1;
 8001fd8:	aa23      	add	r2, sp, #140	@ 0x8c
	  led_signal_hand.led_signal_timer = &deadline_led_indicator;
 8001fda:	6063      	str	r3, [r4, #4]
	  nutone_app_config(&nutone_app_hand, &exhaust_fan, &motion_sensor_hand,
 8001fdc:	9b08      	ldr	r3, [sp, #32]
	  button_fan.button = &button_light_2;
 8001fde:	9121      	str	r1, [sp, #132]	@ 0x84
	  nutone_app_config(&nutone_app_hand, &exhaust_fan, &motion_sensor_hand,
 8001fe0:	9304      	str	r3, [sp, #16]
 8001fe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
	  button_vyv.button = &button_uv;
 8001fe4:	a925      	add	r1, sp, #148	@ 0x94
 8001fe6:	9025      	str	r0, [sp, #148]	@ 0x94
	  nutone_app_config(&nutone_app_hand, &exhaust_fan, &motion_sensor_hand,
 8001fe8:	9505      	str	r5, [sp, #20]
 8001fea:	9303      	str	r3, [sp, #12]
 8001fec:	9101      	str	r1, [sp, #4]
 8001fee:	ab21      	add	r3, sp, #132	@ 0x84
 8001ff0:	a939      	add	r1, sp, #228	@ 0xe4
 8001ff2:	9200      	str	r2, [sp, #0]
 8001ff4:	48bc      	ldr	r0, [pc, #752]	@ (80022e8 <main+0x6a4>)
 8001ff6:	aa27      	add	r2, sp, #156	@ 0x9c
 8001ff8:	9402      	str	r4, [sp, #8]
 8001ffa:	9707      	str	r7, [sp, #28]
 8001ffc:	9606      	str	r6, [sp, #24]
 8001ffe:	f7fe f937 	bl	8000270 <nutone_app_config>
	  relay_off(&light_1);
 8002002:	a83f      	add	r0, sp, #252	@ 0xfc
 8002004:	f7fe ff8e 	bl	8000f24 <relay_off>
	  HAL_Delay(100);
 8002008:	2064      	movs	r0, #100	@ 0x64
 800200a:	f000 fcd3 	bl	80029b4 <HAL_Delay>
	  relay_deenergize(&light_1);
 800200e:	a83f      	add	r0, sp, #252	@ 0xfc
 8002010:	f7fe ff97 	bl	8000f42 <relay_deenergize>
	  led_signal_start(&signal_led);
 8002014:	a832      	add	r0, sp, #200	@ 0xc8
 8002016:	f7fe fc8f 	bl	8000938 <led_signal_start>
	  signal_led.type = LED_SIGNAL_BLINK;
 800201a:	21c1      	movs	r1, #193	@ 0xc1
 800201c:	2302      	movs	r3, #2
 800201e:	aa04      	add	r2, sp, #16
 8002020:	1852      	adds	r2, r2, r1
	  relay_off(lights.relay);
 8002022:	982b      	ldr	r0, [sp, #172]	@ 0xac
	  signal_led.type = LED_SIGNAL_BLINK;
 8002024:	7013      	strb	r3, [r2, #0]
	  relay_off(lights.relay);
 8002026:	f7fe ff7d 	bl	8000f24 <relay_off>
	  HAL_Delay(100);
 800202a:	2064      	movs	r0, #100	@ 0x64
 800202c:	f000 fcc2 	bl	80029b4 <HAL_Delay>
	  relay_deenergize(lights.relay);
 8002030:	982b      	ldr	r0, [sp, #172]	@ 0xac
 8002032:	f7fe ff86 	bl	8000f42 <relay_deenergize>
 8002036:	250a      	movs	r5, #10
		  HAL_Delay(1300);
 8002038:	48ac      	ldr	r0, [pc, #688]	@ (80022ec <main+0x6a8>)
	  for(idx = 0; idx < 10; idx++)
 800203a:	3d01      	subs	r5, #1
		  HAL_Delay(1300);
 800203c:	f000 fcba 	bl	80029b4 <HAL_Delay>
	  for(idx = 0; idx < 10; idx++)
 8002040:	b2ed      	uxtb	r5, r5
		  led_signal_fsm(led_signal_hand.led_signal);
 8002042:	6820      	ldr	r0, [r4, #0]
 8002044:	f7fe fc61 	bl	800090a <led_signal_fsm>
	  for(idx = 0; idx < 10; idx++)
 8002048:	2d00      	cmp	r5, #0
 800204a:	d1f5      	bne.n	8002038 <main+0x3f4>
	  led_signal_stop(led_signal_hand.led_signal);
 800204c:	9829      	ldr	r0, [sp, #164]	@ 0xa4
 800204e:	f7fe fc77 	bl	8000940 <led_signal_stop>
	  relay_ask_off_pulse_fsm(&light_1);
 8002052:	a83f      	add	r0, sp, #252	@ 0xfc
 8002054:	f7fe ff33 	bl	8000ebe <relay_ask_off_pulse_fsm>
	HAL_TIM_Base_Start_IT(&htim1);
 8002058:	48a5      	ldr	r0, [pc, #660]	@ (80022f0 <main+0x6ac>)
 800205a:	f001 f9a3 	bl	80033a4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim14);//SERIN communication timer
 800205e:	48a5      	ldr	r0, [pc, #660]	@ (80022f4 <main+0x6b0>)
 8002060:	f001 f9a0 	bl	80033a4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim16);//Used to generate a clock
 8002064:	48a4      	ldr	r0, [pc, #656]	@ (80022f8 <main+0x6b4>)
 8002066:	f001 f99d 	bl	80033a4 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2016      	movs	r0, #22
 800206e:	0011      	movs	r1, r2
 8002070:	f000 fcba 	bl	80029e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002074:	2016      	movs	r0, #22
 8002076:	f000 fce1 	bl	8002a3c <HAL_NVIC_EnableIRQ>
	HAL_TIM_Base_Start_IT(&htim17);
 800207a:	48a0      	ldr	r0, [pc, #640]	@ (80022fc <main+0x6b8>)
 800207c:	f001 f992 	bl	80033a4 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 1);
 8002080:	2201      	movs	r2, #1
 8002082:	2100      	movs	r1, #0
 8002084:	2007      	movs	r0, #7
 8002086:	f000 fcaf 	bl	80029e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800208a:	2007      	movs	r0, #7
 800208c:	f000 fcd6 	bl	8002a3c <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 8002090:	2200      	movs	r2, #0
 8002092:	2103      	movs	r1, #3
 8002094:	2006      	movs	r0, #6
 8002096:	f000 fca7 	bl	80029e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800209a:	2006      	movs	r0, #6
 800209c:	f000 fcce 	bl	8002a3c <HAL_NVIC_EnableIRQ>
  relay_ask_off_pulse_fsm(&light_1);
 80020a0:	a83f      	add	r0, sp, #252	@ 0xfc
 80020a2:	f7fe ff0c 	bl	8000ebe <relay_ask_off_pulse_fsm>
  relay_ask_off_pulse_fsm(&light_2);
 80020a6:	a848      	add	r0, sp, #288	@ 0x120
 80020a8:	f7fe ff09 	bl	8000ebe <relay_ask_off_pulse_fsm>
  relay_ask_off_pulse_fsm(&light_uv);
 80020ac:	a851      	add	r0, sp, #324	@ 0x144
 80020ae:	f7fe ff06 	bl	8000ebe <relay_ask_off_pulse_fsm>
  uv_state = MOTION_LIGHT_UV_IDLE;
 80020b2:	2300      	movs	r3, #0
  abort_uv = MOTION_ABORT_FALSE;
 80020b4:	2101      	movs	r1, #1
  uv_state = MOTION_LIGHT_UV_IDLE;
 80020b6:	4a92      	ldr	r2, [pc, #584]	@ (8002300 <main+0x6bc>)
  led_signal_stop(&signal_led);
 80020b8:	a832      	add	r0, sp, #200	@ 0xc8
  uv_state = MOTION_LIGHT_UV_IDLE;
 80020ba:	7013      	strb	r3, [r2, #0]
  abort_uv = MOTION_ABORT_FALSE;
 80020bc:	4a91      	ldr	r2, [pc, #580]	@ (8002304 <main+0x6c0>)
 80020be:	7011      	strb	r1, [r2, #0]
  motion_sensed_light_1 = MOTION_ISR_ATTENDED;
 80020c0:	4a91      	ldr	r2, [pc, #580]	@ (8002308 <main+0x6c4>)
 80020c2:	7013      	strb	r3, [r2, #0]
  motion_sensed_light_2 = MOTION_ISR_ATTENDED;
 80020c4:	4a91      	ldr	r2, [pc, #580]	@ (800230c <main+0x6c8>)
 80020c6:	7013      	strb	r3, [r2, #0]
  motion_sensed_uv = MOTION_ISR_ATTENDED;
 80020c8:	4a91      	ldr	r2, [pc, #580]	@ (8002310 <main+0x6cc>)
 80020ca:	7013      	strb	r3, [r2, #0]
  led_signal_stop(&signal_led);
 80020cc:	f7fe fc38 	bl	8000940 <led_signal_stop>
	  switch(switch_selector.value)
 80020d0:	9831      	ldr	r0, [sp, #196]	@ 0xc4
 80020d2:	2803      	cmp	r0, #3
 80020d4:	d900      	bls.n	80020d8 <main+0x494>
 80020d6:	e0ce      	b.n	8002276 <main+0x632>
 80020d8:	f7fe f820 	bl	800011c <__gnu_thumb1_case_uqi>
 80020dc:	c9be750f 	.word	0xc9be750f
		  timer_motion_light_2.msec = SURFACESHIELD_LAMP2_ON_TIME_MS;
 80020e0:	2500      	movs	r5, #0
    	  timer_motion_light_1.msec = SURFACESHIELD_LAMP1_ON_TIME_MS;
 80020e2:	488c      	ldr	r0, [pc, #560]	@ (8002314 <main+0x6d0>)
 80020e4:	60a0      	str	r0, [r4, #8]
		  timer_motion_light_2.msec = SURFACESHIELD_LAMP2_ON_TIME_MS;
 80020e6:	488c      	ldr	r0, [pc, #560]	@ (8002318 <main+0x6d4>)
 80020e8:	6085      	str	r5, [r0, #8]
		  timer_motion_uv_safe.msec = SURFACESHIELD_LAMP_UV_SAFETY_TIME_MS;
 80020ea:	20e1      	movs	r0, #225	@ 0xe1
 80020ec:	0080      	lsls	r0, r0, #2
 80020ee:	6088      	str	r0, [r1, #8]
		  timer_motion_uv.msec = SURFACESHIELD_LAMP_UV_ON_TIME_MS;
 80020f0:	498a      	ldr	r1, [pc, #552]	@ (800231c <main+0x6d8>)
 80020f2:	6091      	str	r1, [r2, #8]
		  timer_motion_uv_timeout.msec = SURFACESHIELD_LAMP_UV_TIMEOUT_MS;
 80020f4:	4a8a      	ldr	r2, [pc, #552]	@ (8002320 <main+0x6dc>)
 80020f6:	609a      	str	r2, [r3, #8]
    	  __NOP();
 80020f8:	e6c6      	b.n	8001e88 <main+0x244>
			  events_detection_uv_waits(&motion_sensor, &deadline_buttons,
 80020fa:	4a82      	ldr	r2, [pc, #520]	@ (8002304 <main+0x6c0>)
 80020fc:	4d74      	ldr	r5, [pc, #464]	@ (80022d0 <main+0x68c>)
 80020fe:	9204      	str	r2, [sp, #16]
 8002100:	4a83      	ldr	r2, [pc, #524]	@ (8002310 <main+0x6cc>)
 8002102:	4c76      	ldr	r4, [pc, #472]	@ (80022dc <main+0x698>)
 8002104:	9203      	str	r2, [sp, #12]
 8002106:	4a81      	ldr	r2, [pc, #516]	@ (800230c <main+0x6c8>)
 8002108:	4f7f      	ldr	r7, [pc, #508]	@ (8002308 <main+0x6c4>)
 800210a:	9209      	str	r2, [sp, #36]	@ 0x24
 800210c:	9202      	str	r2, [sp, #8]
 800210e:	4a74      	ldr	r2, [pc, #464]	@ (80022e0 <main+0x69c>)
 8002110:	4b71      	ldr	r3, [pc, #452]	@ (80022d8 <main+0x694>)
 8002112:	0020      	movs	r0, r4
 8002114:	496f      	ldr	r1, [pc, #444]	@ (80022d4 <main+0x690>)
 8002116:	9200      	str	r2, [sp, #0]
 8002118:	9701      	str	r7, [sp, #4]
 800211a:	002a      	movs	r2, r5
 800211c:	9308      	str	r3, [sp, #32]
 800211e:	f7ff fbb1 	bl	8001884 <events_detection_uv_waits>
			  motion_light_control_fsm(&light_1, &button_light_1, &motion_sensor,
 8002122:	4a58      	ldr	r2, [pc, #352]	@ (8002284 <main+0x640>)
 8002124:	ae3f      	add	r6, sp, #252	@ 0xfc
 8002126:	0029      	movs	r1, r5
 8002128:	0030      	movs	r0, r6
 800212a:	4b55      	ldr	r3, [pc, #340]	@ (8002280 <main+0x63c>)
 800212c:	9200      	str	r2, [sp, #0]
 800212e:	9701      	str	r7, [sp, #4]
 8002130:	0022      	movs	r2, r4
 8002132:	f7ff fbed 	bl	8001910 <motion_light_control_fsm>
			  motion_light_control_fsm(&light_2, &button_light_2, &motion_sensor,
 8002136:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002138:	ad48      	add	r5, sp, #288	@ 0x120
 800213a:	9201      	str	r2, [sp, #4]
 800213c:	4a53      	ldr	r2, [pc, #332]	@ (800228c <main+0x648>)
 800213e:	4b52      	ldr	r3, [pc, #328]	@ (8002288 <main+0x644>)
 8002140:	9200      	str	r2, [sp, #0]
 8002142:	0028      	movs	r0, r5
 8002144:	0022      	movs	r2, r4
 8002146:	9908      	ldr	r1, [sp, #32]
 8002148:	f7ff fbe2 	bl	8001910 <motion_light_control_fsm>
			  if((light_1.relay_status == RELAY_ON) ||
 800214c:	7833      	ldrb	r3, [r6, #0]
				  wait = MOTION_UV_WAIT_TRUE;
 800214e:	2200      	movs	r2, #0
			  if((light_1.relay_status == RELAY_ON) ||
 8002150:	2b01      	cmp	r3, #1
 8002152:	d004      	beq.n	800215e <main+0x51a>
 8002154:	782a      	ldrb	r2, [r5, #0]
 8002156:	3a01      	subs	r2, #1
 8002158:	1e53      	subs	r3, r2, #1
 800215a:	419a      	sbcs	r2, r3
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	4b71      	ldr	r3, [pc, #452]	@ (8002324 <main+0x6e0>)
			  motion_uv_ctrl_wait_fsm(&light_uv, &button_uv, &motion_sensor,
 8002160:	a832      	add	r0, sp, #200	@ 0xc8
 8002162:	701a      	strb	r2, [r3, #0]
 8002164:	9206      	str	r2, [sp, #24]
 8002166:	4a67      	ldr	r2, [pc, #412]	@ (8002304 <main+0x6c0>)
 8002168:	4b4a      	ldr	r3, [pc, #296]	@ (8002294 <main+0x650>)
 800216a:	9205      	str	r2, [sp, #20]
 800216c:	4a68      	ldr	r2, [pc, #416]	@ (8002310 <main+0x6cc>)
 800216e:	495c      	ldr	r1, [pc, #368]	@ (80022e0 <main+0x69c>)
 8002170:	9204      	str	r2, [sp, #16]
 8002172:	4a63      	ldr	r2, [pc, #396]	@ (8002300 <main+0x6bc>)
 8002174:	9007      	str	r0, [sp, #28]
 8002176:	9203      	str	r2, [sp, #12]
 8002178:	4a50      	ldr	r2, [pc, #320]	@ (80022bc <main+0x678>)
 800217a:	a851      	add	r0, sp, #324	@ 0x144
 800217c:	9202      	str	r2, [sp, #8]
 800217e:	4a4b      	ldr	r2, [pc, #300]	@ (80022ac <main+0x668>)
 8002180:	9201      	str	r2, [sp, #4]
 8002182:	4a47      	ldr	r2, [pc, #284]	@ (80022a0 <main+0x65c>)
 8002184:	9200      	str	r2, [sp, #0]
 8002186:	0022      	movs	r2, r4
 8002188:	f7ff fc43 	bl	8001a12 <motion_uv_ctrl_wait_fsm>
			  output_fsm_ctrl(&light_1, &deadline_timer_light_1);
 800218c:	0030      	movs	r0, r6
 800218e:	494c      	ldr	r1, [pc, #304]	@ (80022c0 <main+0x67c>)
 8002190:	f7ff f9ba 	bl	8001508 <output_fsm_ctrl>
			  output_fsm_ctrl(&light_2, &deadline_timer_light_2);
 8002194:	0028      	movs	r0, r5
 8002196:	494c      	ldr	r1, [pc, #304]	@ (80022c8 <main+0x684>)
			  deadline_timer_check(&deadline_led_indicator, &indicator_timer_expired);
 8002198:	2423      	movs	r4, #35	@ 0x23
			  output_fsm_ctrl(&light_2, &deadline_timer_light_2);
 800219a:	f7ff f9b5 	bl	8001508 <output_fsm_ctrl>
			  output_fsm_ctrl(&light_uv, &deadline_timer_uv);
 800219e:	a851      	add	r0, sp, #324	@ 0x144
 80021a0:	4961      	ldr	r1, [pc, #388]	@ (8002328 <main+0x6e4>)
 80021a2:	f7ff f9b1 	bl	8001508 <output_fsm_ctrl>
			  deadline_timer_check(&deadline_led_indicator, &indicator_timer_expired);
 80021a6:	ab04      	add	r3, sp, #16
 80021a8:	484e      	ldr	r0, [pc, #312]	@ (80022e4 <main+0x6a0>)
 80021aa:	18e4      	adds	r4, r4, r3
 80021ac:	0021      	movs	r1, r4
 80021ae:	f7ff f991 	bl	80014d4 <deadline_timer_check>
			  if(indicator_timer_expired == TIMER_EXPIRED_TRUE)
 80021b2:	7823      	ldrb	r3, [r4, #0]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d18b      	bne.n	80020d0 <main+0x48c>
				  led_signal_fsm(&signal_led);
 80021b8:	a832      	add	r0, sp, #200	@ 0xc8
 80021ba:	f7fe fba6 	bl	800090a <led_signal_fsm>
				  deadline_timer_set_initial_time(&deadline_led_indicator);
 80021be:	4849      	ldr	r0, [pc, #292]	@ (80022e4 <main+0x6a0>)
 80021c0:	f7ff f953 	bl	800146a <deadline_timer_set_initial_time>
 80021c4:	e784      	b.n	80020d0 <main+0x48c>
			  events_detection_uv_waits(&motion_sensor, &deadline_buttons,
 80021c6:	4a4f      	ldr	r2, [pc, #316]	@ (8002304 <main+0x6c0>)
 80021c8:	4c44      	ldr	r4, [pc, #272]	@ (80022dc <main+0x698>)
 80021ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80021cc:	9204      	str	r2, [sp, #16]
 80021ce:	4a50      	ldr	r2, [pc, #320]	@ (8002310 <main+0x6cc>)
 80021d0:	4d3f      	ldr	r5, [pc, #252]	@ (80022d0 <main+0x68c>)
 80021d2:	920a      	str	r2, [sp, #40]	@ 0x28
 80021d4:	9203      	str	r2, [sp, #12]
 80021d6:	4a4d      	ldr	r2, [pc, #308]	@ (800230c <main+0x6c8>)
 80021d8:	4f4b      	ldr	r7, [pc, #300]	@ (8002308 <main+0x6c4>)
 80021da:	9202      	str	r2, [sp, #8]
 80021dc:	4a40      	ldr	r2, [pc, #256]	@ (80022e0 <main+0x69c>)
 80021de:	4b3e      	ldr	r3, [pc, #248]	@ (80022d8 <main+0x694>)
 80021e0:	0020      	movs	r0, r4
 80021e2:	493c      	ldr	r1, [pc, #240]	@ (80022d4 <main+0x690>)
 80021e4:	920b      	str	r2, [sp, #44]	@ 0x2c
 80021e6:	9200      	str	r2, [sp, #0]
 80021e8:	9701      	str	r7, [sp, #4]
 80021ea:	002a      	movs	r2, r5
 80021ec:	9308      	str	r3, [sp, #32]
 80021ee:	f7ff fb49 	bl	8001884 <events_detection_uv_waits>
			  motion_light_control_fsm(&light_1, &button_light_1, &motion_sensor,
 80021f2:	4a24      	ldr	r2, [pc, #144]	@ (8002284 <main+0x640>)
 80021f4:	ae3f      	add	r6, sp, #252	@ 0xfc
 80021f6:	0029      	movs	r1, r5
 80021f8:	0030      	movs	r0, r6
 80021fa:	4b21      	ldr	r3, [pc, #132]	@ (8002280 <main+0x63c>)
 80021fc:	9200      	str	r2, [sp, #0]
 80021fe:	9701      	str	r7, [sp, #4]
 8002200:	0022      	movs	r2, r4
 8002202:	f7ff fb85 	bl	8001910 <motion_light_control_fsm>
			  direct_light_control_fsm(&light_2, &button_light_2,
 8002206:	4b49      	ldr	r3, [pc, #292]	@ (800232c <main+0x6e8>)
 8002208:	4a1f      	ldr	r2, [pc, #124]	@ (8002288 <main+0x644>)
 800220a:	9908      	ldr	r1, [sp, #32]
 800220c:	a848      	add	r0, sp, #288	@ 0x120
 800220e:	f7ff fccc 	bl	8001baa <direct_light_control_fsm>
			  if(light_1.relay_status == RELAY_ON)
 8002212:	7832      	ldrb	r2, [r6, #0]
			  motion_uv_ctrl_wait_fsm(&light_uv, &button_uv, &motion_sensor,
 8002214:	a932      	add	r1, sp, #200	@ 0xc8
			  if(light_1.relay_status == RELAY_ON)
 8002216:	3a01      	subs	r2, #1
 8002218:	1e53      	subs	r3, r2, #1
 800221a:	419a      	sbcs	r2, r3
 800221c:	4b41      	ldr	r3, [pc, #260]	@ (8002324 <main+0x6e0>)
 800221e:	b2d2      	uxtb	r2, r2
 8002220:	701a      	strb	r2, [r3, #0]
			  motion_uv_ctrl_wait_fsm(&light_uv, &button_uv, &motion_sensor,
 8002222:	9206      	str	r2, [sp, #24]
 8002224:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002226:	4b1b      	ldr	r3, [pc, #108]	@ (8002294 <main+0x650>)
 8002228:	9205      	str	r2, [sp, #20]
 800222a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800222c:	9107      	str	r1, [sp, #28]
 800222e:	9204      	str	r2, [sp, #16]
 8002230:	4a33      	ldr	r2, [pc, #204]	@ (8002300 <main+0x6bc>)
 8002232:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8002234:	9203      	str	r2, [sp, #12]
 8002236:	4a21      	ldr	r2, [pc, #132]	@ (80022bc <main+0x678>)
 8002238:	a851      	add	r0, sp, #324	@ 0x144
 800223a:	9202      	str	r2, [sp, #8]
 800223c:	4a1b      	ldr	r2, [pc, #108]	@ (80022ac <main+0x668>)
 800223e:	9201      	str	r2, [sp, #4]
 8002240:	4a17      	ldr	r2, [pc, #92]	@ (80022a0 <main+0x65c>)
 8002242:	9200      	str	r2, [sp, #0]
 8002244:	0022      	movs	r2, r4
 8002246:	f7ff fbe4 	bl	8001a12 <motion_uv_ctrl_wait_fsm>
			  output_fsm_ctrl(&light_1, &deadline_timer_light_1);
 800224a:	0030      	movs	r0, r6
 800224c:	491c      	ldr	r1, [pc, #112]	@ (80022c0 <main+0x67c>)
 800224e:	f7ff f95b 	bl	8001508 <output_fsm_ctrl>
			  output_fsm_ctrl(&light_2, &deadline_timer_light_2);
 8002252:	491d      	ldr	r1, [pc, #116]	@ (80022c8 <main+0x684>)
 8002254:	a848      	add	r0, sp, #288	@ 0x120
 8002256:	e79f      	b.n	8002198 <main+0x554>
			  signal_led.control = LED_SIGNAL_CTRL_START;
 8002258:	2280      	movs	r2, #128	@ 0x80
 800225a:	ab32      	add	r3, sp, #200	@ 0xc8
 800225c:	0092      	lsls	r2, r2, #2
 800225e:	811a      	strh	r2, [r3, #8]
			  deadline_led_indicator.deadline.msec = 100;
 8002260:	2364      	movs	r3, #100	@ 0x64
			  deadline_timer_check(&deadline_led_indicator, &indicator_timer_expired);
 8002262:	2423      	movs	r4, #35	@ 0x23
			  deadline_led_indicator.deadline.msec = 100;
 8002264:	481f      	ldr	r0, [pc, #124]	@ (80022e4 <main+0x6a0>)
 8002266:	6203      	str	r3, [r0, #32]
			  deadline_timer_check(&deadline_led_indicator, &indicator_timer_expired);
 8002268:	ab04      	add	r3, sp, #16
 800226a:	18e4      	adds	r4, r4, r3
 800226c:	e79e      	b.n	80021ac <main+0x568>
			  nutone_app_process(&nutone_app_hand);
 800226e:	481e      	ldr	r0, [pc, #120]	@ (80022e8 <main+0x6a4>)
 8002270:	f7fe fa73 	bl	800075a <nutone_app_process>
			  break;
 8002274:	e72c      	b.n	80020d0 <main+0x48c>
			  __NOP();
 8002276:	46c0      	nop			@ (mov r8, r8)
			  break;
 8002278:	e72a      	b.n	80020d0 <main+0x48c>
 800227a:	46c0      	nop			@ (mov r8, r8)
 800227c:	00124f80 	.word	0x00124f80
 8002280:	20000430 	.word	0x20000430
 8002284:	20000410 	.word	0x20000410
 8002288:	200003a8 	.word	0x200003a8
 800228c:	20000389 	.word	0x20000389
 8002290:	20000308 	.word	0x20000308
 8002294:	20000320 	.word	0x20000320
 8002298:	20000310 	.word	0x20000310
 800229c:	20000288 	.word	0x20000288
 80022a0:	200002a0 	.word	0x200002a0
 80022a4:	20000290 	.word	0x20000290
 80022a8:	20000208 	.word	0x20000208
 80022ac:	20000220 	.word	0x20000220
 80022b0:	20000210 	.word	0x20000210
 80022b4:	20000728 	.word	0x20000728
 80022b8:	00001388 	.word	0x00001388
 80022bc:	200001a0 	.word	0x200001a0
 80022c0:	200006c0 	.word	0x200006c0
 80022c4:	200000c8 	.word	0x200000c8
 80022c8:	20000658 	.word	0x20000658
 80022cc:	20000130 	.word	0x20000130
 80022d0:	2000053c 	.word	0x2000053c
 80022d4:	20000570 	.word	0x20000570
 80022d8:	20000520 	.word	0x20000520
 80022dc:	20000748 	.word	0x20000748
 80022e0:	20000504 	.word	0x20000504
 80022e4:	20000498 	.word	0x20000498
 80022e8:	20000084 	.word	0x20000084
 80022ec:	00000514 	.word	0x00000514
 80022f0:	200008dc 	.word	0x200008dc
 80022f4:	20000844 	.word	0x20000844
 80022f8:	200007f8 	.word	0x200007f8
 80022fc:	200007ac 	.word	0x200007ac
 8002300:	20000198 	.word	0x20000198
 8002304:	20000009 	.word	0x20000009
 8002308:	20000502 	.word	0x20000502
 800230c:	20000501 	.word	0x20000501
 8002310:	20000500 	.word	0x20000500
 8002314:	000927c0 	.word	0x000927c0
 8002318:	20000390 	.word	0x20000390
 800231c:	00a4cb80 	.word	0x00a4cb80
 8002320:	00002710 	.word	0x00002710
 8002324:	20000008 	.word	0x20000008
 8002328:	200005f0 	.word	0x200005f0
 800232c:	20000388 	.word	0x20000388

08002330 <HAL_TIM_PeriodElapsedCallback>:
	if (htim == &htim17)
 8002330:	4b1f      	ldr	r3, [pc, #124]	@ (80023b0 <HAL_TIM_PeriodElapsedCallback+0x80>)
{
 8002332:	b510      	push	{r4, lr}
 8002334:	0004      	movs	r4, r0
	if (htim == &htim17)
 8002336:	4298      	cmp	r0, r3
 8002338:	d104      	bne.n	8002344 <HAL_TIM_PeriodElapsedCallback+0x14>
		pyd1598_dl_readout_fsm(&motion_sensor.direct_link,
 800233a:	4b1e      	ldr	r3, [pc, #120]	@ (80023b4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800233c:	481e      	ldr	r0, [pc, #120]	@ (80023b8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800233e:	7919      	ldrb	r1, [r3, #4]
 8002340:	f7fe fcee 	bl	8000d20 <pyd1598_dl_readout_fsm>
	if (htim == &htim14)
 8002344:	4b1d      	ldr	r3, [pc, #116]	@ (80023bc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002346:	429c      	cmp	r4, r3
 8002348:	d104      	bne.n	8002354 <HAL_TIM_PeriodElapsedCallback+0x24>
		pyd1598_serin_send_datagram_fsm(&motion_sensor.serin,
 800234a:	481a      	ldr	r0, [pc, #104]	@ (80023b4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800234c:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800234e:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8002350:	f7fe fc35 	bl	8000bbe <pyd1598_serin_send_datagram_fsm>
	if (htim == &htim16)
 8002354:	4b1a      	ldr	r3, [pc, #104]	@ (80023c0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002356:	429c      	cmp	r4, r3
 8002358:	d129      	bne.n	80023ae <HAL_TIM_PeriodElapsedCallback+0x7e>
		deadline_timer_count(&deadline_timer_light_1);
 800235a:	481a      	ldr	r0, [pc, #104]	@ (80023c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800235c:	f7ff f8a2 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&deadline_timer_light_2);
 8002360:	4819      	ldr	r0, [pc, #100]	@ (80023c8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002362:	f7ff f89f 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&deadline_timer_uv);
 8002366:	4819      	ldr	r0, [pc, #100]	@ (80023cc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002368:	f7ff f89c 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&deadline_buttons);
 800236c:	4818      	ldr	r0, [pc, #96]	@ (80023d0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800236e:	f7ff f899 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_light_1);
 8002372:	4818      	ldr	r0, [pc, #96]	@ (80023d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002374:	f7ff f896 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_light_2);
 8002378:	4817      	ldr	r0, [pc, #92]	@ (80023d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800237a:	f7ff f893 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv);
 800237e:	4817      	ldr	r0, [pc, #92]	@ (80023dc <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002380:	f7ff f890 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv_safe);
 8002384:	4816      	ldr	r0, [pc, #88]	@ (80023e0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002386:	f7ff f88d 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&deadline_led_indicator);
 800238a:	4816      	ldr	r0, [pc, #88]	@ (80023e4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800238c:	f7ff f88a 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv_timeout);
 8002390:	4815      	ldr	r0, [pc, #84]	@ (80023e8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002392:	f7ff f887 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&deadline_uv_wait_timeout);
 8002396:	4815      	ldr	r0, [pc, #84]	@ (80023ec <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002398:	f7ff f884 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&ctrl_timer);
 800239c:	4814      	ldr	r0, [pc, #80]	@ (80023f0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800239e:	f7ff f881 	bl	80014a4 <deadline_timer_count>
		deadline_timer_count(&vyv_timeoff);
 80023a2:	4814      	ldr	r0, [pc, #80]	@ (80023f4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80023a4:	f7ff f87e 	bl	80014a4 <deadline_timer_count>
		deadline_timer_increment(&general_clock);
 80023a8:	4813      	ldr	r0, [pc, #76]	@ (80023f8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80023aa:	f7ff f867 	bl	800147c <deadline_timer_increment>
}
 80023ae:	bd10      	pop	{r4, pc}
 80023b0:	200007ac 	.word	0x200007ac
 80023b4:	20000748 	.word	0x20000748
 80023b8:	20000768 	.word	0x20000768
 80023bc:	20000844 	.word	0x20000844
 80023c0:	200007f8 	.word	0x200007f8
 80023c4:	200006c0 	.word	0x200006c0
 80023c8:	20000658 	.word	0x20000658
 80023cc:	200005f0 	.word	0x200005f0
 80023d0:	20000570 	.word	0x20000570
 80023d4:	20000430 	.word	0x20000430
 80023d8:	200003a8 	.word	0x200003a8
 80023dc:	20000320 	.word	0x20000320
 80023e0:	200002a0 	.word	0x200002a0
 80023e4:	20000498 	.word	0x20000498
 80023e8:	20000220 	.word	0x20000220
 80023ec:	200001a0 	.word	0x200001a0
 80023f0:	20000130 	.word	0x20000130
 80023f4:	200000c8 	.word	0x200000c8
 80023f8:	200005d8 	.word	0x200005d8

080023fc <HAL_GPIO_EXTI_Rising_Callback>:
{
 80023fc:	b510      	push	{r4, lr}
	if(GPIO_Pin == motion_sensor.direct_link.hardware_inteface.pin)
 80023fe:	4a19      	ldr	r2, [pc, #100]	@ (8002464 <HAL_GPIO_EXTI_Rising_Callback+0x68>)
{
 8002400:	0004      	movs	r4, r0
	if(GPIO_Pin == motion_sensor.direct_link.hardware_inteface.pin)
 8002402:	8812      	ldrh	r2, [r2, #0]
 8002404:	4b18      	ldr	r3, [pc, #96]	@ (8002468 <HAL_GPIO_EXTI_Rising_Callback+0x6c>)
 8002406:	4282      	cmp	r2, r0
 8002408:	d12a      	bne.n	8002460 <HAL_GPIO_EXTI_Rising_Callback+0x64>
		motion_sensor.direct_link.start_fsm = true;
 800240a:	2201      	movs	r2, #1
 800240c:	3341      	adds	r3, #65	@ 0x41
 800240e:	701a      	strb	r2, [r3, #0]
		TIM17->CNT = 0;
 8002410:	2200      	movs	r2, #0
 8002412:	4b16      	ldr	r3, [pc, #88]	@ (800246c <HAL_GPIO_EXTI_Rising_Callback+0x70>)
 8002414:	625a      	str	r2, [r3, #36]	@ 0x24
	if(GPIO_Pin == button_light_1.hardware_input.pin)
 8002416:	4816      	ldr	r0, [pc, #88]	@ (8002470 <HAL_GPIO_EXTI_Rising_Callback+0x74>)
 8002418:	8983      	ldrh	r3, [r0, #12]
 800241a:	42a3      	cmp	r3, r4
 800241c:	d107      	bne.n	800242e <HAL_GPIO_EXTI_Rising_Callback+0x32>
		if(button_light_1.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 800241e:	7c83      	ldrb	r3, [r0, #18]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d104      	bne.n	800242e <HAL_GPIO_EXTI_Rising_Callback+0x32>
			button_positive_edge_detected(&button_light_1);
 8002424:	f7fe f9b8 	bl	8000798 <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8002428:	4812      	ldr	r0, [pc, #72]	@ (8002474 <HAL_GPIO_EXTI_Rising_Callback+0x78>)
 800242a:	f7ff f81e 	bl	800146a <deadline_timer_set_initial_time>
	if(GPIO_Pin == button_light_2.hardware_input.pin)
 800242e:	4812      	ldr	r0, [pc, #72]	@ (8002478 <HAL_GPIO_EXTI_Rising_Callback+0x7c>)
 8002430:	8983      	ldrh	r3, [r0, #12]
 8002432:	42a3      	cmp	r3, r4
 8002434:	d107      	bne.n	8002446 <HAL_GPIO_EXTI_Rising_Callback+0x4a>
		if(button_light_2.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8002436:	7c83      	ldrb	r3, [r0, #18]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d104      	bne.n	8002446 <HAL_GPIO_EXTI_Rising_Callback+0x4a>
			button_positive_edge_detected(&button_light_2);
 800243c:	f7fe f9ac 	bl	8000798 <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8002440:	480c      	ldr	r0, [pc, #48]	@ (8002474 <HAL_GPIO_EXTI_Rising_Callback+0x78>)
 8002442:	f7ff f812 	bl	800146a <deadline_timer_set_initial_time>
	if(GPIO_Pin == button_uv.hardware_input.pin)
 8002446:	480d      	ldr	r0, [pc, #52]	@ (800247c <HAL_GPIO_EXTI_Rising_Callback+0x80>)
 8002448:	8983      	ldrh	r3, [r0, #12]
 800244a:	42a3      	cmp	r3, r4
 800244c:	d107      	bne.n	800245e <HAL_GPIO_EXTI_Rising_Callback+0x62>
		if(button_uv.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 800244e:	7c83      	ldrb	r3, [r0, #18]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d104      	bne.n	800245e <HAL_GPIO_EXTI_Rising_Callback+0x62>
			button_positive_edge_detected(&button_uv);
 8002454:	f7fe f9a0 	bl	8000798 <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8002458:	4806      	ldr	r0, [pc, #24]	@ (8002474 <HAL_GPIO_EXTI_Rising_Callback+0x78>)
 800245a:	f7ff f806 	bl	800146a <deadline_timer_set_initial_time>
}
 800245e:	bd10      	pop	{r4, pc}
		__NOP();
 8002460:	46c0      	nop			@ (mov r8, r8)
 8002462:	e7d8      	b.n	8002416 <HAL_GPIO_EXTI_Rising_Callback+0x1a>
 8002464:	20000790 	.word	0x20000790
 8002468:	20000748 	.word	0x20000748
 800246c:	40014800 	.word	0x40014800
 8002470:	2000053c 	.word	0x2000053c
 8002474:	20000570 	.word	0x20000570
 8002478:	20000520 	.word	0x20000520
 800247c:	20000504 	.word	0x20000504

08002480 <HAL_GPIO_EXTI_Falling_Callback>:
{
 8002480:	b510      	push	{r4, lr}
 8002482:	0004      	movs	r4, r0
	if(GPIO_Pin == button_light_1.hardware_input.pin)
 8002484:	4812      	ldr	r0, [pc, #72]	@ (80024d0 <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 8002486:	8983      	ldrh	r3, [r0, #12]
 8002488:	42a3      	cmp	r3, r4
 800248a:	d107      	bne.n	800249c <HAL_GPIO_EXTI_Falling_Callback+0x1c>
		if(button_light_1.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 800248c:	7c83      	ldrb	r3, [r0, #18]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d104      	bne.n	800249c <HAL_GPIO_EXTI_Falling_Callback+0x1c>
			button_negative_edge_detected(&button_light_1);
 8002492:	f7fe f98d 	bl	80007b0 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);
 8002496:	480f      	ldr	r0, [pc, #60]	@ (80024d4 <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 8002498:	f7fe ffe7 	bl	800146a <deadline_timer_set_initial_time>
	if(GPIO_Pin == button_light_2.hardware_input.pin)
 800249c:	480e      	ldr	r0, [pc, #56]	@ (80024d8 <HAL_GPIO_EXTI_Falling_Callback+0x58>)
 800249e:	8983      	ldrh	r3, [r0, #12]
 80024a0:	42a3      	cmp	r3, r4
 80024a2:	d107      	bne.n	80024b4 <HAL_GPIO_EXTI_Falling_Callback+0x34>
		if(button_light_2.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 80024a4:	7c83      	ldrb	r3, [r0, #18]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d104      	bne.n	80024b4 <HAL_GPIO_EXTI_Falling_Callback+0x34>
			button_negative_edge_detected(&button_light_2);
 80024aa:	f7fe f981 	bl	80007b0 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 80024ae:	4809      	ldr	r0, [pc, #36]	@ (80024d4 <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 80024b0:	f7fe ffdb 	bl	800146a <deadline_timer_set_initial_time>
	if(GPIO_Pin == button_uv.hardware_input.pin)
 80024b4:	4809      	ldr	r0, [pc, #36]	@ (80024dc <HAL_GPIO_EXTI_Falling_Callback+0x5c>)
 80024b6:	8983      	ldrh	r3, [r0, #12]
 80024b8:	42a3      	cmp	r3, r4
 80024ba:	d107      	bne.n	80024cc <HAL_GPIO_EXTI_Falling_Callback+0x4c>
		if(button_uv.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 80024bc:	7c83      	ldrb	r3, [r0, #18]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d104      	bne.n	80024cc <HAL_GPIO_EXTI_Falling_Callback+0x4c>
			button_negative_edge_detected(&button_uv);
 80024c2:	f7fe f975 	bl	80007b0 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 80024c6:	4803      	ldr	r0, [pc, #12]	@ (80024d4 <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 80024c8:	f7fe ffcf 	bl	800146a <deadline_timer_set_initial_time>
}
 80024cc:	bd10      	pop	{r4, pc}
 80024ce:	46c0      	nop			@ (mov r8, r8)
 80024d0:	2000053c 	.word	0x2000053c
 80024d4:	20000570 	.word	0x20000570
 80024d8:	20000520 	.word	0x20000520
 80024dc:	20000504 	.word	0x20000504

080024e0 <Error_Handler>:
 80024e0:	b672      	cpsid	i
  while (1)
 80024e2:	e7fe      	b.n	80024e2 <Error_Handler+0x2>

080024e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024e4:	b507      	push	{r0, r1, r2, lr}

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024e6:	2101      	movs	r1, #1
 80024e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002518 <HAL_MspInit+0x34>)
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 80024ea:	2008      	movs	r0, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024ee:	430a      	orrs	r2, r1
 80024f0:	641a      	str	r2, [r3, #64]	@ 0x40
 80024f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024f4:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80024f6:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024f8:	9200      	str	r2, [sp, #0]
 80024fa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024fe:	0549      	lsls	r1, r1, #21
 8002500:	430a      	orrs	r2, r1
 8002502:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002506:	400b      	ands	r3, r1
 8002508:	9301      	str	r3, [sp, #4]
 800250a:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 800250c:	f000 fa64 	bl	80029d8 <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 8002510:	2010      	movs	r0, #16
 8002512:	f000 fa61 	bl	80029d8 <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002516:	bd07      	pop	{r0, r1, r2, pc}
 8002518:	40021000 	.word	0x40021000

0800251c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800251c:	e7fe      	b.n	800251c <NMI_Handler>
	...

08002520 <HardFault_Handler>:
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002520:	23c0      	movs	r3, #192	@ 0xc0
 8002522:	2180      	movs	r1, #128	@ 0x80
 8002524:	4a08      	ldr	r2, [pc, #32]	@ (8002548 <HardFault_Handler+0x28>)
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	03c9      	lsls	r1, r1, #15
 800252a:	50d1      	str	r1, [r2, r3]
 800252c:	2180      	movs	r1, #128	@ 0x80
 800252e:	50d1      	str	r1, [r2, r3]
 8002530:	3940      	subs	r1, #64	@ 0x40
 8002532:	50d1      	str	r1, [r2, r3]
  __ASM volatile ("dsb 0xF":::"memory");
 8002534:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002538:	4b04      	ldr	r3, [pc, #16]	@ (800254c <HardFault_Handler+0x2c>)
 800253a:	4a05      	ldr	r2, [pc, #20]	@ (8002550 <HardFault_Handler+0x30>)
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002542:	46c0      	nop			@ (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 8002544:	e7fd      	b.n	8002542 <HardFault_Handler+0x22>
 8002546:	46c0      	nop			@ (mov r8, r8)
 8002548:	e000e100 	.word	0xe000e100
 800254c:	e000ed00 	.word	0xe000ed00
 8002550:	05fa0004 	.word	0x05fa0004

08002554 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002554:	4770      	bx	lr

08002556 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8002556:	4770      	bx	lr

08002558 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002558:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800255a:	f000 fa19 	bl	8002990 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800255e:	bd10      	pop	{r4, pc}

08002560 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002560:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UV_IN_Pin);
 8002562:	2004      	movs	r0, #4
 8002564:	f000 fbdc 	bl	8002d20 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LAMP2_IN_Pin);
 8002568:	2008      	movs	r0, #8
 800256a:	f000 fbd9 	bl	8002d20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 800256e:	bd10      	pop	{r4, pc}

08002570 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002570:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIRLINK_Pin);
 8002572:	2080      	movs	r0, #128	@ 0x80
 8002574:	f000 fbd4 	bl	8002d20 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LAMP1_IN_Pin);
 8002578:	2080      	movs	r0, #128	@ 0x80
 800257a:	0080      	lsls	r0, r0, #2
 800257c:	f000 fbd0 	bl	8002d20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002580:	bd10      	pop	{r4, pc}
	...

08002584 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8002584:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002586:	4802      	ldr	r0, [pc, #8]	@ (8002590 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xc>)
 8002588:	f000 ff3e 	bl	8003408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 800258c:	bd10      	pop	{r4, pc}
 800258e:	46c0      	nop			@ (mov r8, r8)
 8002590:	200008dc 	.word	0x200008dc

08002594 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
 8002594:	b510      	push	{r4, lr}
 8002596:	f7ff fff5 	bl	8002584 <TIM1_BRK_UP_TRG_COM_IRQHandler>
 800259a:	bd10      	pop	{r4, pc}

0800259c <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 800259c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800259e:	4802      	ldr	r0, [pc, #8]	@ (80025a8 <TIM14_IRQHandler+0xc>)
 80025a0:	f000 ff32 	bl	8003408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			@ (mov r8, r8)
 80025a8:	20000844 	.word	0x20000844

080025ac <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80025ac:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80025ae:	4802      	ldr	r0, [pc, #8]	@ (80025b8 <TIM16_IRQHandler+0xc>)
 80025b0:	f000 ff2a 	bl	8003408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80025b4:	bd10      	pop	{r4, pc}
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	200007f8 	.word	0x200007f8

080025bc <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80025bc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80025be:	4802      	ldr	r0, [pc, #8]	@ (80025c8 <TIM17_IRQHandler+0xc>)
 80025c0:	f000 ff22 	bl	8003408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80025c4:	bd10      	pop	{r4, pc}
 80025c6:	46c0      	nop			@ (mov r8, r8)
 80025c8:	200007ac 	.word	0x200007ac

080025cc <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025cc:	490b      	ldr	r1, [pc, #44]	@ (80025fc <_sbrk+0x30>)
 80025ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002600 <_sbrk+0x34>)
{
 80025d0:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025d2:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025d4:	490b      	ldr	r1, [pc, #44]	@ (8002604 <_sbrk+0x38>)
{
 80025d6:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80025d8:	6808      	ldr	r0, [r1, #0]
 80025da:	2800      	cmp	r0, #0
 80025dc:	d101      	bne.n	80025e2 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 80025de:	480a      	ldr	r0, [pc, #40]	@ (8002608 <_sbrk+0x3c>)
 80025e0:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025e2:	6808      	ldr	r0, [r1, #0]
 80025e4:	18c3      	adds	r3, r0, r3
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d906      	bls.n	80025f8 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 80025ea:	f001 fb2b 	bl	8003c44 <__errno>
 80025ee:	230c      	movs	r3, #12
 80025f0:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80025f2:	2001      	movs	r0, #1
 80025f4:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80025f6:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80025f8:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 80025fa:	e7fc      	b.n	80025f6 <_sbrk+0x2a>
 80025fc:	00000400 	.word	0x00000400
 8002600:	20001800 	.word	0x20001800
 8002604:	200007a8 	.word	0x200007a8
 8002608:	20000a78 	.word	0x20000a78

0800260c <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800260c:	2280      	movs	r2, #128	@ 0x80
 800260e:	4b02      	ldr	r3, [pc, #8]	@ (8002618 <SystemInit+0xc>)
 8002610:	0512      	lsls	r2, r2, #20
 8002612:	609a      	str	r2, [r3, #8]
#endif
}
 8002614:	4770      	bx	lr
 8002616:	46c0      	nop			@ (mov r8, r8)
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800261c:	b510      	push	{r4, lr}
 800261e:	b088      	sub	sp, #32

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002620:	2210      	movs	r2, #16
 8002622:	2100      	movs	r1, #0
 8002624:	a804      	add	r0, sp, #16
 8002626:	f001 faf3 	bl	8003c10 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800262a:	220c      	movs	r2, #12
 800262c:	2100      	movs	r1, #0
 800262e:	a801      	add	r0, sp, #4
 8002630:	f001 faee 	bl	8003c10 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002634:	4c16      	ldr	r4, [pc, #88]	@ (8002690 <MX_TIM1_Init+0x74>)
 8002636:	4b17      	ldr	r3, [pc, #92]	@ (8002694 <MX_TIM1_Init+0x78>)
  htim1.Init.Prescaler = 48-1;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 1000;
 8002638:	22fa      	movs	r2, #250	@ 0xfa
  htim1.Instance = TIM1;
 800263a:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 48-1;
 800263c:	232f      	movs	r3, #47	@ 0x2f
 800263e:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002640:	2300      	movs	r3, #0
  htim1.Init.Period = 1000;
 8002642:	0092      	lsls	r2, r2, #2
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002644:	0020      	movs	r0, r4
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002646:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 1000;
 8002648:	60e2      	str	r2, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800264a:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 800264c:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800264e:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002650:	f000 ffcc 	bl	80035ec <HAL_TIM_Base_Init>
 8002654:	2800      	cmp	r0, #0
 8002656:	d001      	beq.n	800265c <MX_TIM1_Init+0x40>
  {
    Error_Handler();
 8002658:	f7ff ff42 	bl	80024e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800265c:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800265e:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002660:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002662:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002664:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002666:	f001 f8bd 	bl	80037e4 <HAL_TIM_ConfigClockSource>
 800266a:	2800      	cmp	r0, #0
 800266c:	d001      	beq.n	8002672 <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 800266e:	f7ff ff37 	bl	80024e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002672:	2340      	movs	r3, #64	@ 0x40
 8002674:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002676:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002678:	0020      	movs	r0, r4
 800267a:	a901      	add	r1, sp, #4
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800267c:	9302      	str	r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800267e:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002680:	f001 f9d6 	bl	8003a30 <HAL_TIMEx_MasterConfigSynchronization>
 8002684:	2800      	cmp	r0, #0
 8002686:	d001      	beq.n	800268c <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 8002688:	f7ff ff2a 	bl	80024e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800268c:	b008      	add	sp, #32
 800268e:	bd10      	pop	{r4, pc}
 8002690:	200008dc 	.word	0x200008dc
 8002694:	40012c00 	.word	0x40012c00

08002698 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002698:	b530      	push	{r4, r5, lr}
 800269a:	b091      	sub	sp, #68	@ 0x44

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800269c:	2214      	movs	r2, #20
 800269e:	2100      	movs	r1, #0
 80026a0:	a804      	add	r0, sp, #16
 80026a2:	f001 fab5 	bl	8003c10 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026a6:	220c      	movs	r2, #12
 80026a8:	2100      	movs	r1, #0
 80026aa:	a801      	add	r0, sp, #4
 80026ac:	f001 fab0 	bl	8003c10 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026b0:	221c      	movs	r2, #28
 80026b2:	2100      	movs	r1, #0
 80026b4:	a809      	add	r0, sp, #36	@ 0x24
 80026b6:	f001 faab 	bl	8003c10 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80026ba:	4c23      	ldr	r4, [pc, #140]	@ (8002748 <MX_TIM3_Init+0xb0>)
 80026bc:	4b23      	ldr	r3, [pc, #140]	@ (800274c <MX_TIM3_Init+0xb4>)
  htim3.Init.Prescaler = 47;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 65535;
 80026be:	4a24      	ldr	r2, [pc, #144]	@ (8002750 <MX_TIM3_Init+0xb8>)
  htim3.Instance = TIM3;
 80026c0:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 47;
 80026c2:	232f      	movs	r3, #47	@ 0x2f
 80026c4:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026c6:	2300      	movs	r3, #0
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80026c8:	0020      	movs	r0, r4
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ca:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 65535;
 80026cc:	60e2      	str	r2, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ce:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026d0:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80026d2:	f000 ff8b 	bl	80035ec <HAL_TIM_Base_Init>
 80026d6:	2800      	cmp	r0, #0
 80026d8:	d001      	beq.n	80026de <MX_TIM3_Init+0x46>
  {
    Error_Handler();
 80026da:	f7ff ff01 	bl	80024e0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80026de:	0020      	movs	r0, r4
 80026e0:	f000 ffae 	bl	8003640 <HAL_TIM_OC_Init>
 80026e4:	2800      	cmp	r0, #0
 80026e6:	d001      	beq.n	80026ec <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80026e8:	f7ff fefa 	bl	80024e0 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 80026ec:	2108      	movs	r1, #8
 80026ee:	0020      	movs	r0, r4
 80026f0:	f000 ffd0 	bl	8003694 <HAL_TIM_OnePulse_Init>
 80026f4:	2800      	cmp	r0, #0
 80026f6:	d001      	beq.n	80026fc <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80026f8:	f7ff fef2 	bl	80024e0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80026fc:	2500      	movs	r5, #0
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80026fe:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002700:	0020      	movs	r0, r4
 8002702:	a904      	add	r1, sp, #16
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8002704:	9504      	str	r5, [sp, #16]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002706:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002708:	f001 f96c 	bl	80039e4 <HAL_TIM_SlaveConfigSynchro>
 800270c:	42a8      	cmp	r0, r5
 800270e:	d001      	beq.n	8002714 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002710:	f7ff fee6 	bl	80024e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002714:	0020      	movs	r0, r4
 8002716:	a901      	add	r1, sp, #4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002718:	9501      	str	r5, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800271a:	9503      	str	r5, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800271c:	f001 f988 	bl	8003a30 <HAL_TIMEx_MasterConfigSynchronization>
 8002720:	2800      	cmp	r0, #0
 8002722:	d001      	beq.n	8002728 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002724:	f7ff fedc 	bl	80024e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002728:	2200      	movs	r2, #0
  sConfigOC.Pulse = 130;
 800272a:	2382      	movs	r3, #130	@ 0x82
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800272c:	0020      	movs	r0, r4
 800272e:	a909      	add	r1, sp, #36	@ 0x24
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002730:	9209      	str	r2, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 130;
 8002732:	930a      	str	r3, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002734:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002736:	920d      	str	r2, [sp, #52]	@ 0x34
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002738:	f001 f816 	bl	8003768 <HAL_TIM_OC_ConfigChannel>
 800273c:	2800      	cmp	r0, #0
 800273e:	d001      	beq.n	8002744 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8002740:	f7ff fece 	bl	80024e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002744:	b011      	add	sp, #68	@ 0x44
 8002746:	bd30      	pop	{r4, r5, pc}
 8002748:	20000890 	.word	0x20000890
 800274c:	40000400 	.word	0x40000400
 8002750:	0000ffff 	.word	0x0000ffff

08002754 <MX_TIM14_Init>:
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002754:	4809      	ldr	r0, [pc, #36]	@ (800277c <MX_TIM14_Init+0x28>)
 8002756:	4b0a      	ldr	r3, [pc, #40]	@ (8002780 <MX_TIM14_Init+0x2c>)
{
 8002758:	b510      	push	{r4, lr}
  htim14.Instance = TIM14;
 800275a:	6003      	str	r3, [r0, #0]
  htim14.Init.Prescaler = 48-1;
 800275c:	232f      	movs	r3, #47	@ 0x2f
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim14.Init.Period = 145;
 800275e:	2291      	movs	r2, #145	@ 0x91
  htim14.Init.Prescaler = 48-1;
 8002760:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002762:	2300      	movs	r3, #0
  htim14.Init.Period = 145;
 8002764:	60c2      	str	r2, [r0, #12]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002766:	6083      	str	r3, [r0, #8]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002768:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800276a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800276c:	f000 ff3e 	bl	80035ec <HAL_TIM_Base_Init>
 8002770:	2800      	cmp	r0, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM14_Init+0x24>
  {
    Error_Handler();
 8002774:	f7ff feb4 	bl	80024e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002778:	bd10      	pop	{r4, pc}
 800277a:	46c0      	nop			@ (mov r8, r8)
 800277c:	20000844 	.word	0x20000844
 8002780:	40002000 	.word	0x40002000

08002784 <MX_TIM16_Init>:
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002784:	480a      	ldr	r0, [pc, #40]	@ (80027b0 <MX_TIM16_Init+0x2c>)
 8002786:	4b0b      	ldr	r3, [pc, #44]	@ (80027b4 <MX_TIM16_Init+0x30>)
{
 8002788:	b510      	push	{r4, lr}
  htim16.Instance = TIM16;
 800278a:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 48-1;
 800278c:	232f      	movs	r3, #47	@ 0x2f
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim16.Init.Period = 1000;
 800278e:	22fa      	movs	r2, #250	@ 0xfa
  htim16.Init.Prescaler = 48-1;
 8002790:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002792:	2300      	movs	r3, #0
  htim16.Init.Period = 1000;
 8002794:	0092      	lsls	r2, r2, #2
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002796:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 1000;
 8002798:	60c2      	str	r2, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800279a:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 800279c:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800279e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80027a0:	f000 ff24 	bl	80035ec <HAL_TIM_Base_Init>
 80027a4:	2800      	cmp	r0, #0
 80027a6:	d001      	beq.n	80027ac <MX_TIM16_Init+0x28>
  {
    Error_Handler();
 80027a8:	f7ff fe9a 	bl	80024e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80027ac:	bd10      	pop	{r4, pc}
 80027ae:	46c0      	nop			@ (mov r8, r8)
 80027b0:	200007f8 	.word	0x200007f8
 80027b4:	40014400 	.word	0x40014400

080027b8 <MX_TIM17_Init>:
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80027b8:	4809      	ldr	r0, [pc, #36]	@ (80027e0 <MX_TIM17_Init+0x28>)
 80027ba:	4b0a      	ldr	r3, [pc, #40]	@ (80027e4 <MX_TIM17_Init+0x2c>)
{
 80027bc:	b510      	push	{r4, lr}
  htim17.Instance = TIM17;
 80027be:	6003      	str	r3, [r0, #0]
  htim17.Init.Prescaler = 48-1;
 80027c0:	232f      	movs	r3, #47	@ 0x2f
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim17.Init.Period = 130;
 80027c2:	2282      	movs	r2, #130	@ 0x82
  htim17.Init.Prescaler = 48-1;
 80027c4:	6043      	str	r3, [r0, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027c6:	2300      	movs	r3, #0
  htim17.Init.Period = 130;
 80027c8:	60c2      	str	r2, [r0, #12]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027ca:	6083      	str	r3, [r0, #8]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027cc:	6103      	str	r3, [r0, #16]
  htim17.Init.RepetitionCounter = 0;
 80027ce:	6143      	str	r3, [r0, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027d0:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80027d2:	f000 ff0b 	bl	80035ec <HAL_TIM_Base_Init>
 80027d6:	2800      	cmp	r0, #0
 80027d8:	d001      	beq.n	80027de <MX_TIM17_Init+0x26>
  {
    Error_Handler();
 80027da:	f7ff fe81 	bl	80024e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80027de:	bd10      	pop	{r4, pc}
 80027e0:	200007ac 	.word	0x200007ac
 80027e4:	40014800 	.word	0x40014800

080027e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80027e8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  if(tim_baseHandle->Instance==TIM1)
 80027ea:	6803      	ldr	r3, [r0, #0]
 80027ec:	4a33      	ldr	r2, [pc, #204]	@ (80028bc <HAL_TIM_Base_MspInit+0xd4>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d11a      	bne.n	8002828 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027f2:	2180      	movs	r1, #128	@ 0x80
 80027f4:	4b32      	ldr	r3, [pc, #200]	@ (80028c0 <HAL_TIM_Base_MspInit+0xd8>)
 80027f6:	0109      	lsls	r1, r1, #4
 80027f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80027fa:	200d      	movs	r0, #13
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027fc:	430a      	orrs	r2, r1
 80027fe:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8002800:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002804:	400b      	ands	r3, r1
 8002806:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8002808:	0011      	movs	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 800280a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 800280c:	f000 f8ec 	bl	80029e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8002810:	200d      	movs	r0, #13
 8002812:	f000 f913 	bl	8002a3c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002816:	2200      	movs	r2, #0
 8002818:	200e      	movs	r0, #14
 800281a:	0011      	movs	r1, r2
 800281c:	f000 f8e4 	bl	80029e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002820:	200e      	movs	r0, #14
    /* TIM17 clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();

    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002822:	f000 f90b 	bl	8002a3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8002826:	e00b      	b.n	8002840 <HAL_TIM_Base_MspInit+0x58>
  else if(tim_baseHandle->Instance==TIM3)
 8002828:	4a26      	ldr	r2, [pc, #152]	@ (80028c4 <HAL_TIM_Base_MspInit+0xdc>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d10a      	bne.n	8002844 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800282e:	2102      	movs	r1, #2
 8002830:	4b23      	ldr	r3, [pc, #140]	@ (80028c0 <HAL_TIM_Base_MspInit+0xd8>)
 8002832:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002834:	430a      	orrs	r2, r1
 8002836:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800283a:	400b      	ands	r3, r1
 800283c:	9302      	str	r3, [sp, #8]
 800283e:	9b02      	ldr	r3, [sp, #8]
}
 8002840:	b007      	add	sp, #28
 8002842:	bd00      	pop	{pc}
  else if(tim_baseHandle->Instance==TIM14)
 8002844:	4a20      	ldr	r2, [pc, #128]	@ (80028c8 <HAL_TIM_Base_MspInit+0xe0>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d110      	bne.n	800286c <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800284a:	2180      	movs	r1, #128	@ 0x80
 800284c:	4b1c      	ldr	r3, [pc, #112]	@ (80028c0 <HAL_TIM_Base_MspInit+0xd8>)
 800284e:	0209      	lsls	r1, r1, #8
 8002850:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8002852:	2013      	movs	r0, #19
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002854:	430a      	orrs	r2, r1
 8002856:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8002858:	2200      	movs	r2, #0
    __HAL_RCC_TIM14_CLK_ENABLE();
 800285a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285c:	400b      	ands	r3, r1
 800285e:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8002860:	0011      	movs	r1, r2
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002862:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8002864:	f000 f8c0 	bl	80029e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8002868:	2013      	movs	r0, #19
 800286a:	e7da      	b.n	8002822 <HAL_TIM_Base_MspInit+0x3a>
  else if(tim_baseHandle->Instance==TIM16)
 800286c:	4a17      	ldr	r2, [pc, #92]	@ (80028cc <HAL_TIM_Base_MspInit+0xe4>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d110      	bne.n	8002894 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002872:	2180      	movs	r1, #128	@ 0x80
 8002874:	4b12      	ldr	r3, [pc, #72]	@ (80028c0 <HAL_TIM_Base_MspInit+0xd8>)
 8002876:	0289      	lsls	r1, r1, #10
 8002878:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800287a:	2015      	movs	r0, #21
    __HAL_RCC_TIM16_CLK_ENABLE();
 800287c:	430a      	orrs	r2, r1
 800287e:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8002880:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002884:	400b      	ands	r3, r1
 8002886:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8002888:	0011      	movs	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 800288a:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800288c:	f000 f8ac 	bl	80029e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002890:	2015      	movs	r0, #21
 8002892:	e7c6      	b.n	8002822 <HAL_TIM_Base_MspInit+0x3a>
  else if(tim_baseHandle->Instance==TIM17)
 8002894:	4a0e      	ldr	r2, [pc, #56]	@ (80028d0 <HAL_TIM_Base_MspInit+0xe8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d1d2      	bne.n	8002840 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800289a:	2180      	movs	r1, #128	@ 0x80
 800289c:	4b08      	ldr	r3, [pc, #32]	@ (80028c0 <HAL_TIM_Base_MspInit+0xd8>)
 800289e:	02c9      	lsls	r1, r1, #11
 80028a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80028a2:	2016      	movs	r0, #22
    __HAL_RCC_TIM17_CLK_ENABLE();
 80028a4:	430a      	orrs	r2, r1
 80028a6:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80028a8:	2200      	movs	r2, #0
    __HAL_RCC_TIM17_CLK_ENABLE();
 80028aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ac:	400b      	ands	r3, r1
 80028ae:	9305      	str	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80028b0:	0011      	movs	r1, r2
    __HAL_RCC_TIM17_CLK_ENABLE();
 80028b2:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80028b4:	f000 f898 	bl	80029e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80028b8:	2016      	movs	r0, #22
 80028ba:	e7b2      	b.n	8002822 <HAL_TIM_Base_MspInit+0x3a>
 80028bc:	40012c00 	.word	0x40012c00
 80028c0:	40021000 	.word	0x40021000
 80028c4:	40000400 	.word	0x40000400
 80028c8:	40002000 	.word	0x40002000
 80028cc:	40014400 	.word	0x40014400
 80028d0:	40014800 	.word	0x40014800

080028d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80028d4:	480d      	ldr	r0, [pc, #52]	@ (800290c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80028d6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80028d8:	f7ff fe98 	bl	800260c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80028dc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80028de:	e003      	b.n	80028e8 <LoopCopyDataInit>

080028e0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80028e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002910 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80028e2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80028e4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80028e6:	3104      	adds	r1, #4

080028e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80028e8:	480a      	ldr	r0, [pc, #40]	@ (8002914 <LoopForever+0xa>)
  ldr r3, =_edata
 80028ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002918 <LoopForever+0xe>)
  adds r2, r0, r1
 80028ec:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80028ee:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80028f0:	d3f6      	bcc.n	80028e0 <CopyDataInit>
  ldr r2, =_sbss
 80028f2:	4a0a      	ldr	r2, [pc, #40]	@ (800291c <LoopForever+0x12>)
  b LoopFillZerobss
 80028f4:	e002      	b.n	80028fc <LoopFillZerobss>

080028f6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80028f6:	2300      	movs	r3, #0
  str  r3, [r2]
 80028f8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028fa:	3204      	adds	r2, #4

080028fc <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80028fc:	4b08      	ldr	r3, [pc, #32]	@ (8002920 <LoopForever+0x16>)
  cmp r2, r3
 80028fe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002900:	d3f9      	bcc.n	80028f6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8002902:	f001 f9a5 	bl	8003c50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002906:	f7ff f99d 	bl	8001c44 <main>

0800290a <LoopForever>:

LoopForever:
    b LoopForever
 800290a:	e7fe      	b.n	800290a <LoopForever>
  ldr   r0, =_estack
 800290c:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8002910:	08003d10 	.word	0x08003d10
  ldr r0, =_sdata
 8002914:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002918:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 800291c:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8002920:	20000a74 	.word	0x20000a74

08002924 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002924:	e7fe      	b.n	8002924 <ADC1_IRQHandler>
	...

08002928 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002928:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 800292a:	4b10      	ldr	r3, [pc, #64]	@ (800296c <HAL_InitTick+0x44>)
{
 800292c:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 800292e:	7819      	ldrb	r1, [r3, #0]
 8002930:	2900      	cmp	r1, #0
 8002932:	d101      	bne.n	8002938 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8002934:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8002936:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8002938:	20fa      	movs	r0, #250	@ 0xfa
 800293a:	0080      	lsls	r0, r0, #2
 800293c:	f7fd fc0c 	bl	8000158 <__udivsi3>
 8002940:	4c0b      	ldr	r4, [pc, #44]	@ (8002970 <HAL_InitTick+0x48>)
 8002942:	0001      	movs	r1, r0
 8002944:	6820      	ldr	r0, [r4, #0]
 8002946:	f7fd fc07 	bl	8000158 <__udivsi3>
 800294a:	f000 f893 	bl	8002a74 <HAL_SYSTICK_Config>
 800294e:	1e04      	subs	r4, r0, #0
 8002950:	d1f0      	bne.n	8002934 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002952:	2d03      	cmp	r5, #3
 8002954:	d8ee      	bhi.n	8002934 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002956:	0002      	movs	r2, r0
 8002958:	2001      	movs	r0, #1
 800295a:	0029      	movs	r1, r5
 800295c:	4240      	negs	r0, r0
 800295e:	f000 f843 	bl	80029e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002962:	4b04      	ldr	r3, [pc, #16]	@ (8002974 <HAL_InitTick+0x4c>)
 8002964:	0020      	movs	r0, r4
 8002966:	601d      	str	r5, [r3, #0]
  return status;
 8002968:	e7e5      	b.n	8002936 <HAL_InitTick+0xe>
 800296a:	46c0      	nop			@ (mov r8, r8)
 800296c:	20000010 	.word	0x20000010
 8002970:	2000000c 	.word	0x2000000c
 8002974:	20000014 	.word	0x20000014

08002978 <HAL_Init>:
{
 8002978:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800297a:	2003      	movs	r0, #3
 800297c:	f7ff ffd4 	bl	8002928 <HAL_InitTick>
 8002980:	1e04      	subs	r4, r0, #0
 8002982:	d103      	bne.n	800298c <HAL_Init+0x14>
    HAL_MspInit();
 8002984:	f7ff fdae 	bl	80024e4 <HAL_MspInit>
}
 8002988:	0020      	movs	r0, r4
 800298a:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800298c:	2401      	movs	r4, #1
 800298e:	e7fb      	b.n	8002988 <HAL_Init+0x10>

08002990 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8002990:	4a03      	ldr	r2, [pc, #12]	@ (80029a0 <HAL_IncTick+0x10>)
 8002992:	4b04      	ldr	r3, [pc, #16]	@ (80029a4 <HAL_IncTick+0x14>)
 8002994:	6811      	ldr	r1, [r2, #0]
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	185b      	adds	r3, r3, r1
 800299a:	6013      	str	r3, [r2, #0]
}
 800299c:	4770      	bx	lr
 800299e:	46c0      	nop			@ (mov r8, r8)
 80029a0:	20000928 	.word	0x20000928
 80029a4:	20000010 	.word	0x20000010

080029a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80029a8:	4b01      	ldr	r3, [pc, #4]	@ (80029b0 <HAL_GetTick+0x8>)
 80029aa:	6818      	ldr	r0, [r3, #0]
}
 80029ac:	4770      	bx	lr
 80029ae:	46c0      	nop			@ (mov r8, r8)
 80029b0:	20000928 	.word	0x20000928

080029b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029b4:	b570      	push	{r4, r5, r6, lr}
 80029b6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80029b8:	f7ff fff6 	bl	80029a8 <HAL_GetTick>
 80029bc:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029be:	1c63      	adds	r3, r4, #1
 80029c0:	d002      	beq.n	80029c8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80029c2:	4b04      	ldr	r3, [pc, #16]	@ (80029d4 <HAL_Delay+0x20>)
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029c8:	f7ff ffee 	bl	80029a8 <HAL_GetTick>
 80029cc:	1b40      	subs	r0, r0, r5
 80029ce:	42a0      	cmp	r0, r4
 80029d0:	d3fa      	bcc.n	80029c8 <HAL_Delay+0x14>
  {
  }
}
 80029d2:	bd70      	pop	{r4, r5, r6, pc}
 80029d4:	20000010 	.word	0x20000010

080029d8 <HAL_SYSCFG_EnableRemap>:
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 80029d8:	4a02      	ldr	r2, [pc, #8]	@ (80029e4 <HAL_SYSCFG_EnableRemap+0xc>)
 80029da:	6813      	ldr	r3, [r2, #0]
 80029dc:	4303      	orrs	r3, r0
 80029de:	6013      	str	r3, [r2, #0]
}
 80029e0:	4770      	bx	lr
 80029e2:	46c0      	nop			@ (mov r8, r8)
 80029e4:	40010000 	.word	0x40010000

080029e8 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e8:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029ea:	24ff      	movs	r4, #255	@ 0xff
 80029ec:	2203      	movs	r2, #3
 80029ee:	000b      	movs	r3, r1
 80029f0:	0021      	movs	r1, r4
 80029f2:	4002      	ands	r2, r0
 80029f4:	00d2      	lsls	r2, r2, #3
 80029f6:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80029f8:	019b      	lsls	r3, r3, #6
 80029fa:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029fc:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80029fe:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8002a00:	2800      	cmp	r0, #0
 8002a02:	db0a      	blt.n	8002a1a <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a04:	24c0      	movs	r4, #192	@ 0xc0
 8002a06:	4a0b      	ldr	r2, [pc, #44]	@ (8002a34 <HAL_NVIC_SetPriority+0x4c>)
 8002a08:	0880      	lsrs	r0, r0, #2
 8002a0a:	0080      	lsls	r0, r0, #2
 8002a0c:	1880      	adds	r0, r0, r2
 8002a0e:	00a4      	lsls	r4, r4, #2
 8002a10:	5902      	ldr	r2, [r0, r4]
 8002a12:	400a      	ands	r2, r1
 8002a14:	4313      	orrs	r3, r2
 8002a16:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8002a18:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a1a:	220f      	movs	r2, #15
 8002a1c:	4010      	ands	r0, r2
 8002a1e:	3808      	subs	r0, #8
 8002a20:	4a05      	ldr	r2, [pc, #20]	@ (8002a38 <HAL_NVIC_SetPriority+0x50>)
 8002a22:	0880      	lsrs	r0, r0, #2
 8002a24:	0080      	lsls	r0, r0, #2
 8002a26:	1880      	adds	r0, r0, r2
 8002a28:	69c2      	ldr	r2, [r0, #28]
 8002a2a:	4011      	ands	r1, r2
 8002a2c:	4319      	orrs	r1, r3
 8002a2e:	61c1      	str	r1, [r0, #28]
 8002a30:	e7f2      	b.n	8002a18 <HAL_NVIC_SetPriority+0x30>
 8002a32:	46c0      	nop			@ (mov r8, r8)
 8002a34:	e000e100 	.word	0xe000e100
 8002a38:	e000ed00 	.word	0xe000ed00

08002a3c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002a3c:	2800      	cmp	r0, #0
 8002a3e:	db05      	blt.n	8002a4c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a40:	231f      	movs	r3, #31
 8002a42:	4018      	ands	r0, r3
 8002a44:	3b1e      	subs	r3, #30
 8002a46:	4083      	lsls	r3, r0
 8002a48:	4a01      	ldr	r2, [pc, #4]	@ (8002a50 <HAL_NVIC_EnableIRQ+0x14>)
 8002a4a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002a4c:	4770      	bx	lr
 8002a4e:	46c0      	nop			@ (mov r8, r8)
 8002a50:	e000e100 	.word	0xe000e100

08002a54 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002a54:	2800      	cmp	r0, #0
 8002a56:	db09      	blt.n	8002a6c <HAL_NVIC_DisableIRQ+0x18>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a58:	231f      	movs	r3, #31
 8002a5a:	4018      	ands	r0, r3
 8002a5c:	3b1e      	subs	r3, #30
 8002a5e:	4083      	lsls	r3, r0
 8002a60:	4a03      	ldr	r2, [pc, #12]	@ (8002a70 <HAL_NVIC_DisableIRQ+0x1c>)
 8002a62:	67d3      	str	r3, [r2, #124]	@ 0x7c
 8002a64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002a68:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8002a6c:	4770      	bx	lr
 8002a6e:	46c0      	nop			@ (mov r8, r8)
 8002a70:	e000e104 	.word	0xe000e104

08002a74 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a74:	2280      	movs	r2, #128	@ 0x80
 8002a76:	1e43      	subs	r3, r0, #1
 8002a78:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a7a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d20d      	bcs.n	8002a9c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a80:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a82:	4a07      	ldr	r2, [pc, #28]	@ (8002aa0 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a84:	4807      	ldr	r0, [pc, #28]	@ (8002aa4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a86:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a88:	6a03      	ldr	r3, [r0, #32]
 8002a8a:	0609      	lsls	r1, r1, #24
 8002a8c:	021b      	lsls	r3, r3, #8
 8002a8e:	0a1b      	lsrs	r3, r3, #8
 8002a90:	430b      	orrs	r3, r1
 8002a92:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a94:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a96:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a98:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a9a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8002a9c:	4770      	bx	lr
 8002a9e:	46c0      	nop			@ (mov r8, r8)
 8002aa0:	e000e010 	.word	0xe000e010
 8002aa4:	e000ed00 	.word	0xe000ed00

08002aa8 <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	469c      	mov	ip, r3
{
 8002aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002aae:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002ab0:	680b      	ldr	r3, [r1, #0]
 8002ab2:	4664      	mov	r4, ip
 8002ab4:	001a      	movs	r2, r3
 8002ab6:	40e2      	lsrs	r2, r4
 8002ab8:	d101      	bne.n	8002abe <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 8002aba:	b005      	add	sp, #20
 8002abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002abe:	4662      	mov	r2, ip
 8002ac0:	2601      	movs	r6, #1
 8002ac2:	4096      	lsls	r6, r2
 8002ac4:	001a      	movs	r2, r3
 8002ac6:	4032      	ands	r2, r6
 8002ac8:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 8002aca:	4233      	tst	r3, r6
 8002acc:	d100      	bne.n	8002ad0 <HAL_GPIO_Init+0x28>
 8002ace:	e090      	b.n	8002bf2 <HAL_GPIO_Init+0x14a>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ad0:	684f      	ldr	r7, [r1, #4]
 8002ad2:	2310      	movs	r3, #16
 8002ad4:	003d      	movs	r5, r7
 8002ad6:	439d      	bics	r5, r3
 8002ad8:	9503      	str	r5, [sp, #12]
 8002ada:	2d02      	cmp	r5, #2
 8002adc:	d114      	bne.n	8002b08 <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 8002ade:	4663      	mov	r3, ip
 8002ae0:	08da      	lsrs	r2, r3, #3
 8002ae2:	0092      	lsls	r2, r2, #2
 8002ae4:	1882      	adds	r2, r0, r2
 8002ae6:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8002ae8:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 8002aea:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8002aec:	4663      	mov	r3, ip
 8002aee:	401c      	ands	r4, r3
 8002af0:	230f      	movs	r3, #15
 8002af2:	00a4      	lsls	r4, r4, #2
 8002af4:	40a3      	lsls	r3, r4
 8002af6:	439d      	bics	r5, r3
 8002af8:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002afa:	250f      	movs	r5, #15
 8002afc:	690b      	ldr	r3, [r1, #16]
 8002afe:	402b      	ands	r3, r5
 8002b00:	40a3      	lsls	r3, r4
 8002b02:	9c02      	ldr	r4, [sp, #8]
 8002b04:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 8002b06:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 8002b08:	4663      	mov	r3, ip
 8002b0a:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 8002b10:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002b12:	43dd      	mvns	r5, r3
 8002b14:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002b16:	2303      	movs	r3, #3
 8002b18:	403b      	ands	r3, r7
 8002b1a:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002b1c:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b1e:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002b20:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b22:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 8002b24:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b26:	2d01      	cmp	r5, #1
 8002b28:	d80f      	bhi.n	8002b4a <HAL_GPIO_Init+0xa2>
        tmp = GPIOx->OSPEEDR;
 8002b2a:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002b2c:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b2e:	2501      	movs	r5, #1
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002b30:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002b32:	68cb      	ldr	r3, [r1, #12]
 8002b34:	4093      	lsls	r3, r2
 8002b36:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 8002b38:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b3a:	093b      	lsrs	r3, r7, #4
 8002b3c:	402b      	ands	r3, r5
 8002b3e:	4665      	mov	r5, ip
 8002b40:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 8002b42:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b44:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b46:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 8002b48:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002b4a:	2f03      	cmp	r7, #3
 8002b4c:	d051      	beq.n	8002bf2 <HAL_GPIO_Init+0x14a>
        tmp = GPIOx->PUPDR;
 8002b4e:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002b50:	9b02      	ldr	r3, [sp, #8]
 8002b52:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002b54:	688b      	ldr	r3, [r1, #8]
 8002b56:	4093      	lsls	r3, r2
 8002b58:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 8002b5a:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b5c:	2380      	movs	r3, #128	@ 0x80
 8002b5e:	055b      	lsls	r3, r3, #21
 8002b60:	421f      	tst	r7, r3
 8002b62:	d046      	beq.n	8002bf2 <HAL_GPIO_Init+0x14a>
        tmp = EXTI->EXTICR[position >> 2U];
 8002b64:	4663      	mov	r3, ip
 8002b66:	089a      	lsrs	r2, r3, #2
 8002b68:	4b23      	ldr	r3, [pc, #140]	@ (8002bf8 <HAL_GPIO_Init+0x150>)
 8002b6a:	0092      	lsls	r2, r2, #2
 8002b6c:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b6e:	2403      	movs	r4, #3
 8002b70:	4663      	mov	r3, ip
 8002b72:	401c      	ands	r4, r3
 8002b74:	230f      	movs	r3, #15
 8002b76:	00e4      	lsls	r4, r4, #3
 8002b78:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b7a:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 8002b7c:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b7e:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b80:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002b82:	2300      	movs	r3, #0
 8002b84:	42b0      	cmp	r0, r6
 8002b86:	d00c      	beq.n	8002ba2 <HAL_GPIO_Init+0xfa>
 8002b88:	4e1c      	ldr	r6, [pc, #112]	@ (8002bfc <HAL_GPIO_Init+0x154>)
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	42b0      	cmp	r0, r6
 8002b8e:	d008      	beq.n	8002ba2 <HAL_GPIO_Init+0xfa>
 8002b90:	4e1b      	ldr	r6, [pc, #108]	@ (8002c00 <HAL_GPIO_Init+0x158>)
 8002b92:	3301      	adds	r3, #1
 8002b94:	42b0      	cmp	r0, r6
 8002b96:	d004      	beq.n	8002ba2 <HAL_GPIO_Init+0xfa>
 8002b98:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <HAL_GPIO_Init+0x15c>)
 8002b9a:	18c3      	adds	r3, r0, r3
 8002b9c:	1e5e      	subs	r6, r3, #1
 8002b9e:	41b3      	sbcs	r3, r6
 8002ba0:	3305      	adds	r3, #5
 8002ba2:	40a3      	lsls	r3, r4
 8002ba4:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 8002ba6:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8002ba8:	4b17      	ldr	r3, [pc, #92]	@ (8002c08 <HAL_GPIO_Init+0x160>)
        tmp &= ~((uint32_t)iocurrent);
 8002baa:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 8002bac:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 8002bae:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 8002bb0:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 8002bb2:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bb4:	03fe      	lsls	r6, r7, #15
 8002bb6:	d401      	bmi.n	8002bbc <HAL_GPIO_Init+0x114>
        tmp &= ~((uint32_t)iocurrent);
 8002bb8:	002c      	movs	r4, r5
 8002bba:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 8002bbc:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 8002bbe:	4c13      	ldr	r4, [pc, #76]	@ (8002c0c <HAL_GPIO_Init+0x164>)
          tmp |= iocurrent;
 8002bc0:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 8002bc2:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 8002bc4:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bc6:	03be      	lsls	r6, r7, #14
 8002bc8:	d401      	bmi.n	8002bce <HAL_GPIO_Init+0x126>
        tmp &= ~((uint32_t)iocurrent);
 8002bca:	4013      	ands	r3, r2
 8002bcc:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 8002bce:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf8 <HAL_GPIO_Init+0x150>)
 8002bd0:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 8002bd2:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 8002bd4:	9c01      	ldr	r4, [sp, #4]
 8002bd6:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bd8:	02fe      	lsls	r6, r7, #11
 8002bda:	d401      	bmi.n	8002be0 <HAL_GPIO_Init+0x138>
        tmp &= ~((uint32_t)iocurrent);
 8002bdc:	002c      	movs	r4, r5
 8002bde:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 8002be0:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 8002be2:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 8002be4:	9d01      	ldr	r5, [sp, #4]
 8002be6:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002be8:	02bf      	lsls	r7, r7, #10
 8002bea:	d401      	bmi.n	8002bf0 <HAL_GPIO_Init+0x148>
        tmp &= ~((uint32_t)iocurrent);
 8002bec:	4014      	ands	r4, r2
 8002bee:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 8002bf0:	605d      	str	r5, [r3, #4]
    position++;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	449c      	add	ip, r3
 8002bf6:	e75b      	b.n	8002ab0 <HAL_GPIO_Init+0x8>
 8002bf8:	40021800 	.word	0x40021800
 8002bfc:	50000400 	.word	0x50000400
 8002c00:	50000800 	.word	0x50000800
 8002c04:	afffec00 	.word	0xafffec00
 8002c08:	40021804 	.word	0x40021804
 8002c0c:	40021808 	.word	0x40021808

08002c10 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c10:	b5f0      	push	{r4, r5, r6, r7, lr}
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8002c12:	4a33      	ldr	r2, [pc, #204]	@ (8002ce0 <HAL_GPIO_DeInit+0xd0>)
{
 8002c14:	b085      	sub	sp, #20
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8002c16:	1882      	adds	r2, r0, r2
{
 8002c18:	9101      	str	r1, [sp, #4]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8002c1a:	1e51      	subs	r1, r2, #1
 8002c1c:	418a      	sbcs	r2, r1
  uint32_t position = 0U;
 8002c1e:	2300      	movs	r3, #0
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8002c20:	3205      	adds	r2, #5
 8002c22:	9203      	str	r2, [sp, #12]
  while ((GPIO_Pin >> position) != 0U)
 8002c24:	9a01      	ldr	r2, [sp, #4]
 8002c26:	40da      	lsrs	r2, r3
 8002c28:	d101      	bne.n	8002c2e <HAL_GPIO_DeInit+0x1e>
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
    }

    position++;
  }
}
 8002c2a:	b005      	add	sp, #20
 8002c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Pin) & (1UL << position);
 8002c2e:	2701      	movs	r7, #1
 8002c30:	003a      	movs	r2, r7
 8002c32:	409a      	lsls	r2, r3
 8002c34:	9d01      	ldr	r5, [sp, #4]
 8002c36:	9200      	str	r2, [sp, #0]
 8002c38:	4015      	ands	r5, r2
    if (iocurrent != 0U)
 8002c3a:	9900      	ldr	r1, [sp, #0]
 8002c3c:	9a01      	ldr	r2, [sp, #4]
 8002c3e:	420a      	tst	r2, r1
 8002c40:	d04c      	beq.n	8002cdc <HAL_GPIO_DeInit+0xcc>
      tmp = EXTI->EXTICR[position >> 2U];
 8002c42:	4928      	ldr	r1, [pc, #160]	@ (8002ce4 <HAL_GPIO_DeInit+0xd4>)
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002c44:	2403      	movs	r4, #3
      tmp = EXTI->EXTICR[position >> 2U];
 8002c46:	089a      	lsrs	r2, r3, #2
 8002c48:	0092      	lsls	r2, r2, #2
 8002c4a:	1852      	adds	r2, r2, r1
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002c4c:	210f      	movs	r1, #15
 8002c4e:	401c      	ands	r4, r3
 8002c50:	00e4      	lsls	r4, r4, #3
 8002c52:	40a1      	lsls	r1, r4
      tmp = EXTI->EXTICR[position >> 2U];
 8002c54:	6e16      	ldr	r6, [r2, #96]	@ 0x60
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002c56:	9102      	str	r1, [sp, #8]
 8002c58:	400e      	ands	r6, r1
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8002c5a:	21a0      	movs	r1, #160	@ 0xa0
 8002c5c:	05c9      	lsls	r1, r1, #23
 8002c5e:	468c      	mov	ip, r1
 8002c60:	2100      	movs	r1, #0
 8002c62:	4560      	cmp	r0, ip
 8002c64:	d009      	beq.n	8002c7a <HAL_GPIO_DeInit+0x6a>
 8002c66:	4920      	ldr	r1, [pc, #128]	@ (8002ce8 <HAL_GPIO_DeInit+0xd8>)
 8002c68:	468c      	mov	ip, r1
 8002c6a:	0039      	movs	r1, r7
 8002c6c:	4560      	cmp	r0, ip
 8002c6e:	d004      	beq.n	8002c7a <HAL_GPIO_DeInit+0x6a>
 8002c70:	4f1e      	ldr	r7, [pc, #120]	@ (8002cec <HAL_GPIO_DeInit+0xdc>)
 8002c72:	1849      	adds	r1, r1, r1
 8002c74:	42b8      	cmp	r0, r7
 8002c76:	d000      	beq.n	8002c7a <HAL_GPIO_DeInit+0x6a>
 8002c78:	9903      	ldr	r1, [sp, #12]
 8002c7a:	40a1      	lsls	r1, r4
 8002c7c:	42b1      	cmp	r1, r6
 8002c7e:	d112      	bne.n	8002ca6 <HAL_GPIO_DeInit+0x96>
        EXTI->IMR1 &= ~(iocurrent);
 8002c80:	4e1b      	ldr	r6, [pc, #108]	@ (8002cf0 <HAL_GPIO_DeInit+0xe0>)
 8002c82:	4918      	ldr	r1, [pc, #96]	@ (8002ce4 <HAL_GPIO_DeInit+0xd4>)
 8002c84:	6ff4      	ldr	r4, [r6, #124]	@ 0x7c
 8002c86:	43ac      	bics	r4, r5
 8002c88:	67f4      	str	r4, [r6, #124]	@ 0x7c
        EXTI->EMR1 &= ~(iocurrent);
 8002c8a:	4e1a      	ldr	r6, [pc, #104]	@ (8002cf4 <HAL_GPIO_DeInit+0xe4>)
 8002c8c:	6ff4      	ldr	r4, [r6, #124]	@ 0x7c
 8002c8e:	43ac      	bics	r4, r5
 8002c90:	67f4      	str	r4, [r6, #124]	@ 0x7c
        EXTI->RTSR1 &= ~(iocurrent);
 8002c92:	680c      	ldr	r4, [r1, #0]
 8002c94:	43ac      	bics	r4, r5
 8002c96:	600c      	str	r4, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002c98:	684c      	ldr	r4, [r1, #4]
 8002c9a:	43ac      	bics	r4, r5
 8002c9c:	604c      	str	r4, [r1, #4]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8002c9e:	6e11      	ldr	r1, [r2, #96]	@ 0x60
 8002ca0:	9c02      	ldr	r4, [sp, #8]
 8002ca2:	43a1      	bics	r1, r4
 8002ca4:	6611      	str	r1, [r2, #96]	@ 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002ca6:	2103      	movs	r1, #3
 8002ca8:	005c      	lsls	r4, r3, #1
 8002caa:	40a1      	lsls	r1, r4
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8002cac:	2407      	movs	r4, #7
 8002cae:	260f      	movs	r6, #15
 8002cb0:	401c      	ands	r4, r3
 8002cb2:	00a4      	lsls	r4, r4, #2
 8002cb4:	40a6      	lsls	r6, r4
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002cb6:	6802      	ldr	r2, [r0, #0]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8002cb8:	9c00      	ldr	r4, [sp, #0]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	6002      	str	r2, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8002cbe:	08da      	lsrs	r2, r3, #3
 8002cc0:	0092      	lsls	r2, r2, #2
 8002cc2:	1882      	adds	r2, r0, r2
 8002cc4:	6a15      	ldr	r5, [r2, #32]
 8002cc6:	43b5      	bics	r5, r6
 8002cc8:	6215      	str	r5, [r2, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002cca:	6882      	ldr	r2, [r0, #8]
 8002ccc:	438a      	bics	r2, r1
 8002cce:	6082      	str	r2, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8002cd0:	6842      	ldr	r2, [r0, #4]
 8002cd2:	43a2      	bics	r2, r4
 8002cd4:	6042      	str	r2, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002cd6:	68c2      	ldr	r2, [r0, #12]
 8002cd8:	438a      	bics	r2, r1
 8002cda:	60c2      	str	r2, [r0, #12]
    position++;
 8002cdc:	3301      	adds	r3, #1
 8002cde:	e7a1      	b.n	8002c24 <HAL_GPIO_DeInit+0x14>
 8002ce0:	afffec00 	.word	0xafffec00
 8002ce4:	40021800 	.word	0x40021800
 8002ce8:	50000400 	.word	0x50000400
 8002cec:	50000800 	.word	0x50000800
 8002cf0:	40021804 	.word	0x40021804
 8002cf4:	40021808 	.word	0x40021808

08002cf8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8002cf8:	6900      	ldr	r0, [r0, #16]
 8002cfa:	4008      	ands	r0, r1
 8002cfc:	1e43      	subs	r3, r0, #1
 8002cfe:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8002d00:	b2c0      	uxtb	r0, r0
}
 8002d02:	4770      	bx	lr

08002d04 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d04:	2a00      	cmp	r2, #0
 8002d06:	d001      	beq.n	8002d0c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d08:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d0a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d0c:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8002d0e:	e7fc      	b.n	8002d0a <HAL_GPIO_WritePin+0x6>

08002d10 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d10:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d12:	0013      	movs	r3, r2
 8002d14:	400b      	ands	r3, r1
 8002d16:	041b      	lsls	r3, r3, #16
 8002d18:	4391      	bics	r1, r2
 8002d1a:	430b      	orrs	r3, r1
 8002d1c:	6183      	str	r3, [r0, #24]
}
 8002d1e:	4770      	bx	lr

08002d20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d20:	b570      	push	{r4, r5, r6, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002d22:	4d08      	ldr	r5, [pc, #32]	@ (8002d44 <HAL_GPIO_EXTI_IRQHandler+0x24>)
{
 8002d24:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002d26:	68eb      	ldr	r3, [r5, #12]
 8002d28:	4218      	tst	r0, r3
 8002d2a:	d002      	beq.n	8002d32 <HAL_GPIO_EXTI_IRQHandler+0x12>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002d2c:	60e8      	str	r0, [r5, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002d2e:	f7ff fb65 	bl	80023fc <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8002d32:	692b      	ldr	r3, [r5, #16]
 8002d34:	4223      	tst	r3, r4
 8002d36:	d003      	beq.n	8002d40 <HAL_GPIO_EXTI_IRQHandler+0x20>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002d38:	0020      	movs	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002d3a:	612c      	str	r4, [r5, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002d3c:	f7ff fba0 	bl	8002480 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002d40:	bd70      	pop	{r4, r5, r6, pc}
 8002d42:	46c0      	nop			@ (mov r8, r8)
 8002d44:	40021800 	.word	0x40021800

08002d48 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d4a:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d4c:	d101      	bne.n	8002d52 <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 8002d4e:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 8002d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d52:	6803      	ldr	r3, [r0, #0]
 8002d54:	07db      	lsls	r3, r3, #31
 8002d56:	d40d      	bmi.n	8002d74 <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d58:	682b      	ldr	r3, [r5, #0]
 8002d5a:	079b      	lsls	r3, r3, #30
 8002d5c:	d44f      	bmi.n	8002dfe <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d5e:	682b      	ldr	r3, [r5, #0]
 8002d60:	071b      	lsls	r3, r3, #28
 8002d62:	d500      	bpl.n	8002d66 <HAL_RCC_OscConfig+0x1e>
 8002d64:	e0a4      	b.n	8002eb0 <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d66:	2204      	movs	r2, #4
 8002d68:	682b      	ldr	r3, [r5, #0]
 8002d6a:	4213      	tst	r3, r2
 8002d6c:	d000      	beq.n	8002d70 <HAL_RCC_OscConfig+0x28>
 8002d6e:	e0cf      	b.n	8002f10 <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 8002d70:	2000      	movs	r0, #0
 8002d72:	e7ed      	b.n	8002d50 <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d74:	2138      	movs	r1, #56	@ 0x38
 8002d76:	4c85      	ldr	r4, [pc, #532]	@ (8002f8c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002d78:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d7a:	68a2      	ldr	r2, [r4, #8]
 8002d7c:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002d7e:	2a08      	cmp	r2, #8
 8002d80:	d102      	bne.n	8002d88 <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1e8      	bne.n	8002d58 <HAL_RCC_OscConfig+0x10>
 8002d86:	e7e2      	b.n	8002d4e <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d88:	2280      	movs	r2, #128	@ 0x80
 8002d8a:	0252      	lsls	r2, r2, #9
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d111      	bne.n	8002db4 <HAL_RCC_OscConfig+0x6c>
 8002d90:	6822      	ldr	r2, [r4, #0]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002d96:	f7ff fe07 	bl	80029a8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d9a:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8002d9c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d9e:	02bf      	lsls	r7, r7, #10
 8002da0:	6823      	ldr	r3, [r4, #0]
 8002da2:	423b      	tst	r3, r7
 8002da4:	d1d8      	bne.n	8002d58 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002da6:	f7ff fdff 	bl	80029a8 <HAL_GetTick>
 8002daa:	1b80      	subs	r0, r0, r6
 8002dac:	2864      	cmp	r0, #100	@ 0x64
 8002dae:	d9f7      	bls.n	8002da0 <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 8002db0:	2003      	movs	r0, #3
 8002db2:	e7cd      	b.n	8002d50 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002db4:	21a0      	movs	r1, #160	@ 0xa0
 8002db6:	02c9      	lsls	r1, r1, #11
 8002db8:	428b      	cmp	r3, r1
 8002dba:	d108      	bne.n	8002dce <HAL_RCC_OscConfig+0x86>
 8002dbc:	2380      	movs	r3, #128	@ 0x80
 8002dbe:	6821      	ldr	r1, [r4, #0]
 8002dc0:	02db      	lsls	r3, r3, #11
 8002dc2:	430b      	orrs	r3, r1
 8002dc4:	6023      	str	r3, [r4, #0]
 8002dc6:	6823      	ldr	r3, [r4, #0]
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dcc:	e7e3      	b.n	8002d96 <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dce:	6822      	ldr	r2, [r4, #0]
 8002dd0:	496f      	ldr	r1, [pc, #444]	@ (8002f90 <HAL_RCC_OscConfig+0x248>)
 8002dd2:	400a      	ands	r2, r1
 8002dd4:	6022      	str	r2, [r4, #0]
 8002dd6:	6822      	ldr	r2, [r4, #0]
 8002dd8:	496e      	ldr	r1, [pc, #440]	@ (8002f94 <HAL_RCC_OscConfig+0x24c>)
 8002dda:	400a      	ands	r2, r1
 8002ddc:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1d9      	bne.n	8002d96 <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 8002de2:	f7ff fde1 	bl	80029a8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002de6:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8002de8:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002dea:	02bf      	lsls	r7, r7, #10
 8002dec:	6823      	ldr	r3, [r4, #0]
 8002dee:	423b      	tst	r3, r7
 8002df0:	d0b2      	beq.n	8002d58 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002df2:	f7ff fdd9 	bl	80029a8 <HAL_GetTick>
 8002df6:	1b80      	subs	r0, r0, r6
 8002df8:	2864      	cmp	r0, #100	@ 0x64
 8002dfa:	d9f7      	bls.n	8002dec <HAL_RCC_OscConfig+0xa4>
 8002dfc:	e7d8      	b.n	8002db0 <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dfe:	2238      	movs	r2, #56	@ 0x38
 8002e00:	4c62      	ldr	r4, [pc, #392]	@ (8002f8c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002e02:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e04:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002e06:	4211      	tst	r1, r2
 8002e08:	d11c      	bne.n	8002e44 <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d09f      	beq.n	8002d4e <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e0e:	6862      	ldr	r2, [r4, #4]
 8002e10:	696b      	ldr	r3, [r5, #20]
 8002e12:	4961      	ldr	r1, [pc, #388]	@ (8002f98 <HAL_RCC_OscConfig+0x250>)
 8002e14:	021b      	lsls	r3, r3, #8
 8002e16:	400a      	ands	r2, r1
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e1c:	6823      	ldr	r3, [r4, #0]
 8002e1e:	4a5f      	ldr	r2, [pc, #380]	@ (8002f9c <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002e20:	495f      	ldr	r1, [pc, #380]	@ (8002fa0 <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e22:	4013      	ands	r3, r2
 8002e24:	692a      	ldr	r2, [r5, #16]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002e2a:	6823      	ldr	r3, [r4, #0]
 8002e2c:	4a5d      	ldr	r2, [pc, #372]	@ (8002fa4 <HAL_RCC_OscConfig+0x25c>)
 8002e2e:	049b      	lsls	r3, r3, #18
 8002e30:	0f5b      	lsrs	r3, r3, #29
 8002e32:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002e34:	4b5c      	ldr	r3, [pc, #368]	@ (8002fa8 <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002e36:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	f7ff fd75 	bl	8002928 <HAL_InitTick>
 8002e3e:	2800      	cmp	r0, #0
 8002e40:	d08d      	beq.n	8002d5e <HAL_RCC_OscConfig+0x16>
 8002e42:	e784      	b.n	8002d4e <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d020      	beq.n	8002e8a <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e48:	6823      	ldr	r3, [r4, #0]
 8002e4a:	4a54      	ldr	r2, [pc, #336]	@ (8002f9c <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e4c:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e4e:	4013      	ands	r3, r2
 8002e50:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e52:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e54:	4313      	orrs	r3, r2
 8002e56:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 8002e58:	2380      	movs	r3, #128	@ 0x80
 8002e5a:	6822      	ldr	r2, [r4, #0]
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002e62:	f7ff fda1 	bl	80029a8 <HAL_GetTick>
 8002e66:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e68:	6823      	ldr	r3, [r4, #0]
 8002e6a:	423b      	tst	r3, r7
 8002e6c:	d007      	beq.n	8002e7e <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e6e:	6862      	ldr	r2, [r4, #4]
 8002e70:	696b      	ldr	r3, [r5, #20]
 8002e72:	4949      	ldr	r1, [pc, #292]	@ (8002f98 <HAL_RCC_OscConfig+0x250>)
 8002e74:	021b      	lsls	r3, r3, #8
 8002e76:	400a      	ands	r2, r1
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	6063      	str	r3, [r4, #4]
 8002e7c:	e76f      	b.n	8002d5e <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002e7e:	f7ff fd93 	bl	80029a8 <HAL_GetTick>
 8002e82:	1b80      	subs	r0, r0, r6
 8002e84:	2802      	cmp	r0, #2
 8002e86:	d9ef      	bls.n	8002e68 <HAL_RCC_OscConfig+0x120>
 8002e88:	e792      	b.n	8002db0 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 8002e8a:	6823      	ldr	r3, [r4, #0]
 8002e8c:	4a47      	ldr	r2, [pc, #284]	@ (8002fac <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e8e:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8002e90:	4013      	ands	r3, r2
 8002e92:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002e94:	f7ff fd88 	bl	80029a8 <HAL_GetTick>
 8002e98:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e9a:	00ff      	lsls	r7, r7, #3
 8002e9c:	6823      	ldr	r3, [r4, #0]
 8002e9e:	423b      	tst	r3, r7
 8002ea0:	d100      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x15c>
 8002ea2:	e75c      	b.n	8002d5e <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002ea4:	f7ff fd80 	bl	80029a8 <HAL_GetTick>
 8002ea8:	1b80      	subs	r0, r0, r6
 8002eaa:	2802      	cmp	r0, #2
 8002eac:	d9f6      	bls.n	8002e9c <HAL_RCC_OscConfig+0x154>
 8002eae:	e77f      	b.n	8002db0 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002eb0:	2138      	movs	r1, #56	@ 0x38
 8002eb2:	4c36      	ldr	r4, [pc, #216]	@ (8002f8c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002eb4:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002eb6:	68a3      	ldr	r3, [r4, #8]
 8002eb8:	400b      	ands	r3, r1
 8002eba:	2b18      	cmp	r3, #24
 8002ebc:	d103      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002ebe:	2a00      	cmp	r2, #0
 8002ec0:	d000      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x17c>
 8002ec2:	e750      	b.n	8002d66 <HAL_RCC_OscConfig+0x1e>
 8002ec4:	e743      	b.n	8002d4e <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	2a00      	cmp	r2, #0
 8002eca:	d010      	beq.n	8002eee <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 8002ecc:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002ece:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002ed4:	f7ff fd68 	bl	80029a8 <HAL_GetTick>
 8002ed8:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002eda:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002edc:	423b      	tst	r3, r7
 8002ede:	d000      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x19a>
 8002ee0:	e741      	b.n	8002d66 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002ee2:	f7ff fd61 	bl	80029a8 <HAL_GetTick>
 8002ee6:	1b80      	subs	r0, r0, r6
 8002ee8:	2802      	cmp	r0, #2
 8002eea:	d9f6      	bls.n	8002eda <HAL_RCC_OscConfig+0x192>
 8002eec:	e760      	b.n	8002db0 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 8002eee:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002ef0:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8002ef2:	439a      	bics	r2, r3
 8002ef4:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002ef6:	f7ff fd57 	bl	80029a8 <HAL_GetTick>
 8002efa:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002efc:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002efe:	423b      	tst	r3, r7
 8002f00:	d100      	bne.n	8002f04 <HAL_RCC_OscConfig+0x1bc>
 8002f02:	e730      	b.n	8002d66 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002f04:	f7ff fd50 	bl	80029a8 <HAL_GetTick>
 8002f08:	1b80      	subs	r0, r0, r6
 8002f0a:	2802      	cmp	r0, #2
 8002f0c:	d9f6      	bls.n	8002efc <HAL_RCC_OscConfig+0x1b4>
 8002f0e:	e74f      	b.n	8002db0 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002f10:	2138      	movs	r1, #56	@ 0x38
 8002f12:	4c1e      	ldr	r4, [pc, #120]	@ (8002f8c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002f14:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002f16:	68a3      	ldr	r3, [r4, #8]
 8002f18:	400b      	ands	r3, r1
 8002f1a:	2b20      	cmp	r3, #32
 8002f1c:	d103      	bne.n	8002f26 <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002f1e:	4243      	negs	r3, r0
 8002f20:	4158      	adcs	r0, r3
 8002f22:	b2c0      	uxtb	r0, r0
 8002f24:	e714      	b.n	8002d50 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f26:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002f28:	2801      	cmp	r0, #1
 8002f2a:	d110      	bne.n	8002f4e <HAL_RCC_OscConfig+0x206>
 8002f2c:	4303      	orrs	r3, r0
 8002f2e:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8002f30:	f7ff fd3a 	bl	80029a8 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002f34:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8002f36:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002f38:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002f3a:	4233      	tst	r3, r6
 8002f3c:	d000      	beq.n	8002f40 <HAL_RCC_OscConfig+0x1f8>
 8002f3e:	e717      	b.n	8002d70 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f40:	f7ff fd32 	bl	80029a8 <HAL_GetTick>
 8002f44:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb0 <HAL_RCC_OscConfig+0x268>)
 8002f46:	1b40      	subs	r0, r0, r5
 8002f48:	4298      	cmp	r0, r3
 8002f4a:	d9f5      	bls.n	8002f38 <HAL_RCC_OscConfig+0x1f0>
 8002f4c:	e730      	b.n	8002db0 <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f4e:	2805      	cmp	r0, #5
 8002f50:	d105      	bne.n	8002f5e <HAL_RCC_OscConfig+0x216>
 8002f52:	4313      	orrs	r3, r2
 8002f54:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8002f56:	2301      	movs	r3, #1
 8002f58:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	e7e7      	b.n	8002f2e <HAL_RCC_OscConfig+0x1e6>
 8002f5e:	2101      	movs	r1, #1
 8002f60:	438b      	bics	r3, r1
 8002f62:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8002f64:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002f66:	4393      	bics	r3, r2
 8002f68:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f6a:	2800      	cmp	r0, #0
 8002f6c:	d1e0      	bne.n	8002f30 <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 8002f6e:	f7ff fd1b 	bl	80029a8 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002f72:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8002f74:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002f76:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002f78:	4233      	tst	r3, r6
 8002f7a:	d100      	bne.n	8002f7e <HAL_RCC_OscConfig+0x236>
 8002f7c:	e6f8      	b.n	8002d70 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f7e:	f7ff fd13 	bl	80029a8 <HAL_GetTick>
 8002f82:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb0 <HAL_RCC_OscConfig+0x268>)
 8002f84:	1b40      	subs	r0, r0, r5
 8002f86:	4298      	cmp	r0, r3
 8002f88:	d9f5      	bls.n	8002f76 <HAL_RCC_OscConfig+0x22e>
 8002f8a:	e711      	b.n	8002db0 <HAL_RCC_OscConfig+0x68>
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	fffeffff 	.word	0xfffeffff
 8002f94:	fffbffff 	.word	0xfffbffff
 8002f98:	ffff80ff 	.word	0xffff80ff
 8002f9c:	ffffc7ff 	.word	0xffffc7ff
 8002fa0:	2000000c 	.word	0x2000000c
 8002fa4:	02dc6c00 	.word	0x02dc6c00
 8002fa8:	20000014 	.word	0x20000014
 8002fac:	fffffeff 	.word	0xfffffeff
 8002fb0:	00001388 	.word	0x00001388

08002fb4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8002fb4:	2007      	movs	r0, #7
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002fb6:	2238      	movs	r2, #56	@ 0x38
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8002fb8:	4b12      	ldr	r3, [pc, #72]	@ (8003004 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8002fba:	b510      	push	{r4, lr}
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8002fbc:	6819      	ldr	r1, [r3, #0]
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002fbe:	689c      	ldr	r4, [r3, #8]
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8002fc0:	0889      	lsrs	r1, r1, #2
 8002fc2:	4001      	ands	r1, r0
 8002fc4:	3101      	adds	r1, #1
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002fc6:	4214      	tst	r4, r2
 8002fc8:	d107      	bne.n	8002fda <HAL_RCC_GetSysClockFreq+0x26>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	0adb      	lsrs	r3, r3, #11
 8002fce:	4003      	ands	r3, r0

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002fd0:	480d      	ldr	r0, [pc, #52]	@ (8003008 <HAL_RCC_GetSysClockFreq+0x54>)
 8002fd2:	40d8      	lsrs	r0, r3
  else
  {
    sysclockfreq = 0U;
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 8002fd4:	f7fd f8c0 	bl	8000158 <__udivsi3>
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8002fd8:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002fda:	6898      	ldr	r0, [r3, #8]
 8002fdc:	4010      	ands	r0, r2
 8002fde:	2808      	cmp	r0, #8
 8002fe0:	d00b      	beq.n	8002ffa <HAL_RCC_GetSysClockFreq+0x46>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002fe2:	6898      	ldr	r0, [r3, #8]
 8002fe4:	4010      	ands	r0, r2
 8002fe6:	2820      	cmp	r0, #32
 8002fe8:	d009      	beq.n	8002ffe <HAL_RCC_GetSysClockFreq+0x4a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002fea:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 8002fec:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002fee:	4013      	ands	r3, r2
 8002ff0:	2b18      	cmp	r3, #24
 8002ff2:	d1ef      	bne.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x20>
    sysclockfreq = LSI_VALUE;
 8002ff4:	20fa      	movs	r0, #250	@ 0xfa
 8002ff6:	01c0      	lsls	r0, r0, #7
 8002ff8:	e7ec      	b.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x20>
    sysclockfreq = HSE_VALUE;
 8002ffa:	4804      	ldr	r0, [pc, #16]	@ (800300c <HAL_RCC_GetSysClockFreq+0x58>)
 8002ffc:	e7ea      	b.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x20>
    sysclockfreq = LSE_VALUE;
 8002ffe:	2080      	movs	r0, #128	@ 0x80
 8003000:	0200      	lsls	r0, r0, #8
 8003002:	e7e7      	b.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x20>
 8003004:	40021000 	.word	0x40021000
 8003008:	02dc6c00 	.word	0x02dc6c00
 800300c:	007a1200 	.word	0x007a1200

08003010 <HAL_RCC_ClockConfig>:
{
 8003010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003012:	0004      	movs	r4, r0
 8003014:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8003016:	2800      	cmp	r0, #0
 8003018:	d101      	bne.n	800301e <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800301a:	2001      	movs	r0, #1
}
 800301c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800301e:	2707      	movs	r7, #7
 8003020:	4e4b      	ldr	r6, [pc, #300]	@ (8003150 <HAL_RCC_ClockConfig+0x140>)
 8003022:	6833      	ldr	r3, [r6, #0]
 8003024:	403b      	ands	r3, r7
 8003026:	428b      	cmp	r3, r1
 8003028:	d32a      	bcc.n	8003080 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800302a:	6822      	ldr	r2, [r4, #0]
 800302c:	0793      	lsls	r3, r2, #30
 800302e:	d43b      	bmi.n	80030a8 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003030:	07d2      	lsls	r2, r2, #31
 8003032:	d44a      	bmi.n	80030ca <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003034:	2707      	movs	r7, #7
 8003036:	6833      	ldr	r3, [r6, #0]
 8003038:	403b      	ands	r3, r7
 800303a:	42ab      	cmp	r3, r5
 800303c:	d90a      	bls.n	8003054 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303e:	6833      	ldr	r3, [r6, #0]
 8003040:	43bb      	bics	r3, r7
 8003042:	432b      	orrs	r3, r5
 8003044:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003046:	f7ff fcaf 	bl	80029a8 <HAL_GetTick>
 800304a:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800304c:	6833      	ldr	r3, [r6, #0]
 800304e:	403b      	ands	r3, r7
 8003050:	42ab      	cmp	r3, r5
 8003052:	d16d      	bne.n	8003130 <HAL_RCC_ClockConfig+0x120>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003054:	6823      	ldr	r3, [r4, #0]
 8003056:	4d3f      	ldr	r5, [pc, #252]	@ (8003154 <HAL_RCC_ClockConfig+0x144>)
 8003058:	075b      	lsls	r3, r3, #29
 800305a:	d471      	bmi.n	8003140 <HAL_RCC_ClockConfig+0x130>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800305c:	f7ff ffaa 	bl	8002fb4 <HAL_RCC_GetSysClockFreq>
 8003060:	68ab      	ldr	r3, [r5, #8]
 8003062:	493d      	ldr	r1, [pc, #244]	@ (8003158 <HAL_RCC_ClockConfig+0x148>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003064:	051b      	lsls	r3, r3, #20
 8003066:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003068:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800306a:	585b      	ldr	r3, [r3, r1]
 800306c:	211f      	movs	r1, #31
 800306e:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003070:	40d8      	lsrs	r0, r3
 8003072:	4a3a      	ldr	r2, [pc, #232]	@ (800315c <HAL_RCC_ClockConfig+0x14c>)
  return HAL_InitTick(uwTickPrio);
 8003074:	4b3a      	ldr	r3, [pc, #232]	@ (8003160 <HAL_RCC_ClockConfig+0x150>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003076:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 8003078:	6818      	ldr	r0, [r3, #0]
 800307a:	f7ff fc55 	bl	8002928 <HAL_InitTick>
 800307e:	e7cd      	b.n	800301c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003080:	6833      	ldr	r3, [r6, #0]
 8003082:	43bb      	bics	r3, r7
 8003084:	430b      	orrs	r3, r1
 8003086:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003088:	f7ff fc8e 	bl	80029a8 <HAL_GetTick>
 800308c:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800308e:	6833      	ldr	r3, [r6, #0]
 8003090:	403b      	ands	r3, r7
 8003092:	42ab      	cmp	r3, r5
 8003094:	d0c9      	beq.n	800302a <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003096:	f7ff fc87 	bl	80029a8 <HAL_GetTick>
 800309a:	9b01      	ldr	r3, [sp, #4]
 800309c:	1ac0      	subs	r0, r0, r3
 800309e:	4b31      	ldr	r3, [pc, #196]	@ (8003164 <HAL_RCC_ClockConfig+0x154>)
 80030a0:	4298      	cmp	r0, r3
 80030a2:	d9f4      	bls.n	800308e <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 80030a4:	2003      	movs	r0, #3
 80030a6:	e7b9      	b.n	800301c <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a8:	492a      	ldr	r1, [pc, #168]	@ (8003154 <HAL_RCC_ClockConfig+0x144>)
 80030aa:	0753      	lsls	r3, r2, #29
 80030ac:	d506      	bpl.n	80030bc <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80030ae:	6888      	ldr	r0, [r1, #8]
 80030b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003168 <HAL_RCC_ClockConfig+0x158>)
 80030b2:	4018      	ands	r0, r3
 80030b4:	23b0      	movs	r3, #176	@ 0xb0
 80030b6:	011b      	lsls	r3, r3, #4
 80030b8:	4303      	orrs	r3, r0
 80030ba:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030bc:	688b      	ldr	r3, [r1, #8]
 80030be:	482b      	ldr	r0, [pc, #172]	@ (800316c <HAL_RCC_ClockConfig+0x15c>)
 80030c0:	4003      	ands	r3, r0
 80030c2:	68e0      	ldr	r0, [r4, #12]
 80030c4:	4303      	orrs	r3, r0
 80030c6:	608b      	str	r3, [r1, #8]
 80030c8:	e7b2      	b.n	8003030 <HAL_RCC_ClockConfig+0x20>
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 80030ca:	221c      	movs	r2, #28
 80030cc:	4f21      	ldr	r7, [pc, #132]	@ (8003154 <HAL_RCC_ClockConfig+0x144>)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	4393      	bics	r3, r2
 80030d2:	68a2      	ldr	r2, [r4, #8]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	603b      	str	r3, [r7, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030d8:	6862      	ldr	r2, [r4, #4]
 80030da:	2a01      	cmp	r2, #1
 80030dc:	d119      	bne.n	8003112 <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	039b      	lsls	r3, r3, #14
 80030e2:	d59a      	bpl.n	800301a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030e4:	2107      	movs	r1, #7
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	438b      	bics	r3, r1
 80030ea:	4313      	orrs	r3, r2
 80030ec:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 80030ee:	f7ff fc5b 	bl	80029a8 <HAL_GetTick>
 80030f2:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030f4:	2338      	movs	r3, #56	@ 0x38
 80030f6:	68ba      	ldr	r2, [r7, #8]
 80030f8:	401a      	ands	r2, r3
 80030fa:	6863      	ldr	r3, [r4, #4]
 80030fc:	00db      	lsls	r3, r3, #3
 80030fe:	429a      	cmp	r2, r3
 8003100:	d098      	beq.n	8003034 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003102:	f7ff fc51 	bl	80029a8 <HAL_GetTick>
 8003106:	9b01      	ldr	r3, [sp, #4]
 8003108:	1ac0      	subs	r0, r0, r3
 800310a:	4b16      	ldr	r3, [pc, #88]	@ (8003164 <HAL_RCC_ClockConfig+0x154>)
 800310c:	4298      	cmp	r0, r3
 800310e:	d9f1      	bls.n	80030f4 <HAL_RCC_ClockConfig+0xe4>
 8003110:	e7c8      	b.n	80030a4 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003112:	2a00      	cmp	r2, #0
 8003114:	d103      	bne.n	800311e <HAL_RCC_ClockConfig+0x10e>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	055b      	lsls	r3, r3, #21
 800311a:	d4e3      	bmi.n	80030e4 <HAL_RCC_ClockConfig+0xd4>
 800311c:	e77d      	b.n	800301a <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800311e:	2302      	movs	r3, #2
 8003120:	2a03      	cmp	r2, #3
 8003122:	d103      	bne.n	800312c <HAL_RCC_ClockConfig+0x11c>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003124:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003126:	4219      	tst	r1, r3
 8003128:	d1dc      	bne.n	80030e4 <HAL_RCC_ClockConfig+0xd4>
 800312a:	e776      	b.n	800301a <HAL_RCC_ClockConfig+0xa>
 800312c:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800312e:	e7fa      	b.n	8003126 <HAL_RCC_ClockConfig+0x116>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003130:	f7ff fc3a 	bl	80029a8 <HAL_GetTick>
 8003134:	9b01      	ldr	r3, [sp, #4]
 8003136:	1ac0      	subs	r0, r0, r3
 8003138:	4b0a      	ldr	r3, [pc, #40]	@ (8003164 <HAL_RCC_ClockConfig+0x154>)
 800313a:	4298      	cmp	r0, r3
 800313c:	d986      	bls.n	800304c <HAL_RCC_ClockConfig+0x3c>
 800313e:	e7b1      	b.n	80030a4 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003140:	68ab      	ldr	r3, [r5, #8]
 8003142:	4a0b      	ldr	r2, [pc, #44]	@ (8003170 <HAL_RCC_ClockConfig+0x160>)
 8003144:	4013      	ands	r3, r2
 8003146:	6922      	ldr	r2, [r4, #16]
 8003148:	4313      	orrs	r3, r2
 800314a:	60ab      	str	r3, [r5, #8]
 800314c:	e786      	b.n	800305c <HAL_RCC_ClockConfig+0x4c>
 800314e:	46c0      	nop			@ (mov r8, r8)
 8003150:	40022000 	.word	0x40022000
 8003154:	40021000 	.word	0x40021000
 8003158:	08003cc8 	.word	0x08003cc8
 800315c:	2000000c 	.word	0x2000000c
 8003160:	20000014 	.word	0x20000014
 8003164:	00001388 	.word	0x00001388
 8003168:	ffff84ff 	.word	0xffff84ff
 800316c:	fffff0ff 	.word	0xfffff0ff
 8003170:	ffff8fff 	.word	0xffff8fff

08003174 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003174:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003176:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8003178:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800317a:	6a02      	ldr	r2, [r0, #32]
 800317c:	43a2      	bics	r2, r4
 800317e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003180:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003182:	4a16      	ldr	r2, [pc, #88]	@ (80031dc <TIM_OC1_SetConfig+0x68>)
  tmpccmrx = TIMx->CCMR1;
 8003184:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003186:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003188:	680a      	ldr	r2, [r1, #0]
 800318a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800318c:	2202      	movs	r2, #2
 800318e:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003190:	688a      	ldr	r2, [r1, #8]
 8003192:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003194:	4a12      	ldr	r2, [pc, #72]	@ (80031e0 <TIM_OC1_SetConfig+0x6c>)
 8003196:	4290      	cmp	r0, r2
 8003198:	d005      	beq.n	80031a6 <TIM_OC1_SetConfig+0x32>
 800319a:	4e12      	ldr	r6, [pc, #72]	@ (80031e4 <TIM_OC1_SetConfig+0x70>)
 800319c:	42b0      	cmp	r0, r6
 800319e:	d002      	beq.n	80031a6 <TIM_OC1_SetConfig+0x32>
 80031a0:	4e11      	ldr	r6, [pc, #68]	@ (80031e8 <TIM_OC1_SetConfig+0x74>)
 80031a2:	42b0      	cmp	r0, r6
 80031a4:	d113      	bne.n	80031ce <TIM_OC1_SetConfig+0x5a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80031a6:	2608      	movs	r6, #8
 80031a8:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80031aa:	68ce      	ldr	r6, [r1, #12]
 80031ac:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031ae:	2604      	movs	r6, #4
 80031b0:	43b3      	bics	r3, r6
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031b2:	4290      	cmp	r0, r2
 80031b4:	d005      	beq.n	80031c2 <TIM_OC1_SetConfig+0x4e>
 80031b6:	4a0b      	ldr	r2, [pc, #44]	@ (80031e4 <TIM_OC1_SetConfig+0x70>)
 80031b8:	4290      	cmp	r0, r2
 80031ba:	d002      	beq.n	80031c2 <TIM_OC1_SetConfig+0x4e>
 80031bc:	4a0a      	ldr	r2, [pc, #40]	@ (80031e8 <TIM_OC1_SetConfig+0x74>)
 80031be:	4290      	cmp	r0, r2
 80031c0:	d105      	bne.n	80031ce <TIM_OC1_SetConfig+0x5a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031c2:	4a0a      	ldr	r2, [pc, #40]	@ (80031ec <TIM_OC1_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031c4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031c6:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 80031c8:	694c      	ldr	r4, [r1, #20]
 80031ca:	4334      	orrs	r4, r6
 80031cc:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80031ce:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80031d0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80031d2:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80031d4:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031d6:	6203      	str	r3, [r0, #32]
}
 80031d8:	bd70      	pop	{r4, r5, r6, pc}
 80031da:	46c0      	nop			@ (mov r8, r8)
 80031dc:	fffeff8c 	.word	0xfffeff8c
 80031e0:	40012c00 	.word	0x40012c00
 80031e4:	40014400 	.word	0x40014400
 80031e8:	40014800 	.word	0x40014800
 80031ec:	fffffcff 	.word	0xfffffcff

080031f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031f0:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031f2:	4a17      	ldr	r2, [pc, #92]	@ (8003250 <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 80031f4:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031f6:	6a03      	ldr	r3, [r0, #32]
 80031f8:	4013      	ands	r3, r2
 80031fa:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031fc:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031fe:	4b15      	ldr	r3, [pc, #84]	@ (8003254 <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 8003200:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003202:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003204:	680b      	ldr	r3, [r1, #0]
 8003206:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003208:	4b13      	ldr	r3, [pc, #76]	@ (8003258 <TIM_OC3_SetConfig+0x68>)
 800320a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800320c:	688b      	ldr	r3, [r1, #8]
 800320e:	021b      	lsls	r3, r3, #8
 8003210:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003212:	4d12      	ldr	r5, [pc, #72]	@ (800325c <TIM_OC3_SetConfig+0x6c>)
 8003214:	42a8      	cmp	r0, r5
 8003216:	d10e      	bne.n	8003236 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003218:	4d11      	ldr	r5, [pc, #68]	@ (8003260 <TIM_OC3_SetConfig+0x70>)
 800321a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800321c:	68cb      	ldr	r3, [r1, #12]
 800321e:	021b      	lsls	r3, r3, #8
 8003220:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003222:	4d10      	ldr	r5, [pc, #64]	@ (8003264 <TIM_OC3_SetConfig+0x74>)
 8003224:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003226:	4d10      	ldr	r5, [pc, #64]	@ (8003268 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003228:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800322a:	4015      	ands	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800322c:	698a      	ldr	r2, [r1, #24]
 800322e:	4332      	orrs	r2, r6
 8003230:	0112      	lsls	r2, r2, #4
 8003232:	432a      	orrs	r2, r5
 8003234:	e005      	b.n	8003242 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003236:	4d0d      	ldr	r5, [pc, #52]	@ (800326c <TIM_OC3_SetConfig+0x7c>)
 8003238:	42a8      	cmp	r0, r5
 800323a:	d0f4      	beq.n	8003226 <TIM_OC3_SetConfig+0x36>
 800323c:	4d0c      	ldr	r5, [pc, #48]	@ (8003270 <TIM_OC3_SetConfig+0x80>)
 800323e:	42a8      	cmp	r0, r5
 8003240:	d0f1      	beq.n	8003226 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003242:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003244:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003246:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003248:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800324a:	6203      	str	r3, [r0, #32]
}
 800324c:	bd70      	pop	{r4, r5, r6, pc}
 800324e:	46c0      	nop			@ (mov r8, r8)
 8003250:	fffffeff 	.word	0xfffffeff
 8003254:	fffeff8c 	.word	0xfffeff8c
 8003258:	fffffdff 	.word	0xfffffdff
 800325c:	40012c00 	.word	0x40012c00
 8003260:	fffff7ff 	.word	0xfffff7ff
 8003264:	fffffbff 	.word	0xfffffbff
 8003268:	ffffcfff 	.word	0xffffcfff
 800326c:	40014400 	.word	0x40014400
 8003270:	40014800 	.word	0x40014800

08003274 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003274:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003276:	4a12      	ldr	r2, [pc, #72]	@ (80032c0 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8003278:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800327a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800327c:	4d11      	ldr	r5, [pc, #68]	@ (80032c4 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800327e:	4013      	ands	r3, r2
 8003280:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003282:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8003284:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003286:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003288:	680d      	ldr	r5, [r1, #0]
 800328a:	022d      	lsls	r5, r5, #8
 800328c:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800328e:	4a0e      	ldr	r2, [pc, #56]	@ (80032c8 <TIM_OC4_SetConfig+0x54>)
 8003290:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003292:	688a      	ldr	r2, [r1, #8]
 8003294:	0312      	lsls	r2, r2, #12
 8003296:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003298:	4c0c      	ldr	r4, [pc, #48]	@ (80032cc <TIM_OC4_SetConfig+0x58>)
 800329a:	42a0      	cmp	r0, r4
 800329c:	d005      	beq.n	80032aa <TIM_OC4_SetConfig+0x36>
 800329e:	4c0c      	ldr	r4, [pc, #48]	@ (80032d0 <TIM_OC4_SetConfig+0x5c>)
 80032a0:	42a0      	cmp	r0, r4
 80032a2:	d002      	beq.n	80032aa <TIM_OC4_SetConfig+0x36>
 80032a4:	4c0b      	ldr	r4, [pc, #44]	@ (80032d4 <TIM_OC4_SetConfig+0x60>)
 80032a6:	42a0      	cmp	r0, r4
 80032a8:	d104      	bne.n	80032b4 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032aa:	4c0b      	ldr	r4, [pc, #44]	@ (80032d8 <TIM_OC4_SetConfig+0x64>)
 80032ac:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032ae:	694b      	ldr	r3, [r1, #20]
 80032b0:	019b      	lsls	r3, r3, #6
 80032b2:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032b4:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80032b6:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80032b8:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80032ba:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032bc:	6202      	str	r2, [r0, #32]
}
 80032be:	bd30      	pop	{r4, r5, pc}
 80032c0:	ffffefff 	.word	0xffffefff
 80032c4:	feff8cff 	.word	0xfeff8cff
 80032c8:	ffffdfff 	.word	0xffffdfff
 80032cc:	40012c00 	.word	0x40012c00
 80032d0:	40014400 	.word	0x40014400
 80032d4:	40014800 	.word	0x40014800
 80032d8:	ffffbfff 	.word	0xffffbfff

080032dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80032dc:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032de:	6a06      	ldr	r6, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80032e0:	4c10      	ldr	r4, [pc, #64]	@ (8003324 <TIM_OC5_SetConfig+0x48>)
 80032e2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80032e4:	4a10      	ldr	r2, [pc, #64]	@ (8003328 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80032e6:	4023      	ands	r3, r4
 80032e8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80032ea:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 80032ec:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80032ee:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032f0:	680a      	ldr	r2, [r1, #0]
 80032f2:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80032f4:	4a0d      	ldr	r2, [pc, #52]	@ (800332c <TIM_OC5_SetConfig+0x50>)
 80032f6:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80032f8:	688a      	ldr	r2, [r1, #8]
 80032fa:	0412      	lsls	r2, r2, #16
 80032fc:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032fe:	4e0c      	ldr	r6, [pc, #48]	@ (8003330 <TIM_OC5_SetConfig+0x54>)
 8003300:	42b0      	cmp	r0, r6
 8003302:	d005      	beq.n	8003310 <TIM_OC5_SetConfig+0x34>
 8003304:	4e0b      	ldr	r6, [pc, #44]	@ (8003334 <TIM_OC5_SetConfig+0x58>)
 8003306:	42b0      	cmp	r0, r6
 8003308:	d002      	beq.n	8003310 <TIM_OC5_SetConfig+0x34>
 800330a:	4e0b      	ldr	r6, [pc, #44]	@ (8003338 <TIM_OC5_SetConfig+0x5c>)
 800330c:	42b0      	cmp	r0, r6
 800330e:	d103      	bne.n	8003318 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003310:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003312:	694b      	ldr	r3, [r1, #20]
 8003314:	021b      	lsls	r3, r3, #8
 8003316:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003318:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800331a:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 800331c:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800331e:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003320:	6202      	str	r2, [r0, #32]
}
 8003322:	bd70      	pop	{r4, r5, r6, pc}
 8003324:	fffeffff 	.word	0xfffeffff
 8003328:	fffeff8f 	.word	0xfffeff8f
 800332c:	fffdffff 	.word	0xfffdffff
 8003330:	40012c00 	.word	0x40012c00
 8003334:	40014400 	.word	0x40014400
 8003338:	40014800 	.word	0x40014800

0800333c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800333c:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800333e:	4a12      	ldr	r2, [pc, #72]	@ (8003388 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8003340:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003342:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003344:	4d11      	ldr	r5, [pc, #68]	@ (800338c <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003346:	4013      	ands	r3, r2
 8003348:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800334a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800334c:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800334e:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003350:	680d      	ldr	r5, [r1, #0]
 8003352:	022d      	lsls	r5, r5, #8
 8003354:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003356:	4a0e      	ldr	r2, [pc, #56]	@ (8003390 <TIM_OC6_SetConfig+0x54>)
 8003358:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800335a:	688a      	ldr	r2, [r1, #8]
 800335c:	0512      	lsls	r2, r2, #20
 800335e:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003360:	4c0c      	ldr	r4, [pc, #48]	@ (8003394 <TIM_OC6_SetConfig+0x58>)
 8003362:	42a0      	cmp	r0, r4
 8003364:	d005      	beq.n	8003372 <TIM_OC6_SetConfig+0x36>
 8003366:	4c0c      	ldr	r4, [pc, #48]	@ (8003398 <TIM_OC6_SetConfig+0x5c>)
 8003368:	42a0      	cmp	r0, r4
 800336a:	d002      	beq.n	8003372 <TIM_OC6_SetConfig+0x36>
 800336c:	4c0b      	ldr	r4, [pc, #44]	@ (800339c <TIM_OC6_SetConfig+0x60>)
 800336e:	42a0      	cmp	r0, r4
 8003370:	d104      	bne.n	800337c <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003372:	4c0b      	ldr	r4, [pc, #44]	@ (80033a0 <TIM_OC6_SetConfig+0x64>)
 8003374:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003376:	694b      	ldr	r3, [r1, #20]
 8003378:	029b      	lsls	r3, r3, #10
 800337a:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800337c:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800337e:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 8003380:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8003382:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003384:	6202      	str	r2, [r0, #32]
}
 8003386:	bd30      	pop	{r4, r5, pc}
 8003388:	ffefffff 	.word	0xffefffff
 800338c:	feff8fff 	.word	0xfeff8fff
 8003390:	ffdfffff 	.word	0xffdfffff
 8003394:	40012c00 	.word	0x40012c00
 8003398:	40014400 	.word	0x40014400
 800339c:	40014800 	.word	0x40014800
 80033a0:	fffbffff 	.word	0xfffbffff

080033a4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80033a4:	0001      	movs	r1, r0
{
 80033a6:	0003      	movs	r3, r0
    return HAL_ERROR;
 80033a8:	2001      	movs	r0, #1
{
 80033aa:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 80033ac:	313d      	adds	r1, #61	@ 0x3d
 80033ae:	780c      	ldrb	r4, [r1, #0]
 80033b0:	b2e2      	uxtb	r2, r4
 80033b2:	4284      	cmp	r4, r0
 80033b4:	d118      	bne.n	80033e8 <HAL_TIM_Base_Start_IT+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 80033b6:	1800      	adds	r0, r0, r0
 80033b8:	7008      	strb	r0, [r1, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68d9      	ldr	r1, [r3, #12]
 80033be:	4311      	orrs	r1, r2
 80033c0:	60d9      	str	r1, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033c2:	490b      	ldr	r1, [pc, #44]	@ (80033f0 <HAL_TIM_Base_Start_IT+0x4c>)
 80033c4:	428b      	cmp	r3, r1
 80033c6:	d002      	beq.n	80033ce <HAL_TIM_Base_Start_IT+0x2a>
 80033c8:	490a      	ldr	r1, [pc, #40]	@ (80033f4 <HAL_TIM_Base_Start_IT+0x50>)
 80033ca:	428b      	cmp	r3, r1
 80033cc:	d10d      	bne.n	80033ea <HAL_TIM_Base_Start_IT+0x46>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	4909      	ldr	r1, [pc, #36]	@ (80033f8 <HAL_TIM_Base_Start_IT+0x54>)
 80033d2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033d4:	2a06      	cmp	r2, #6
 80033d6:	d006      	beq.n	80033e6 <HAL_TIM_Base_Start_IT+0x42>
 80033d8:	3907      	subs	r1, #7
 80033da:	428a      	cmp	r2, r1
 80033dc:	d003      	beq.n	80033e6 <HAL_TIM_Base_Start_IT+0x42>
      __HAL_TIM_ENABLE(htim);
 80033de:	2201      	movs	r2, #1
 80033e0:	6819      	ldr	r1, [r3, #0]
 80033e2:	430a      	orrs	r2, r1
 80033e4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80033e6:	2000      	movs	r0, #0
}
 80033e8:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 80033ea:	6819      	ldr	r1, [r3, #0]
 80033ec:	e7f9      	b.n	80033e2 <HAL_TIM_Base_Start_IT+0x3e>
 80033ee:	46c0      	nop			@ (mov r8, r8)
 80033f0:	40012c00 	.word	0x40012c00
 80033f4:	40000400 	.word	0x40000400
 80033f8:	00010007 	.word	0x00010007

080033fc <HAL_TIM_OC_MspInit>:
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 80033fc:	4770      	bx	lr

080033fe <HAL_TIM_OnePulse_MspInit>:
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
 80033fe:	4770      	bx	lr

08003400 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8003400:	4770      	bx	lr

08003402 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8003402:	4770      	bx	lr

08003404 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8003404:	4770      	bx	lr

08003406 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8003406:	4770      	bx	lr

08003408 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003408:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 800340a:	6803      	ldr	r3, [r0, #0]
{
 800340c:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 800340e:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003410:	691e      	ldr	r6, [r3, #16]
{
 8003412:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003414:	4216      	tst	r6, r2
 8003416:	d00d      	beq.n	8003434 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003418:	4215      	tst	r5, r2
 800341a:	d00b      	beq.n	8003434 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800341c:	3a05      	subs	r2, #5
 800341e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003420:	3204      	adds	r2, #4
 8003422:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	079b      	lsls	r3, r3, #30
 8003428:	d100      	bne.n	800342c <HAL_TIM_IRQHandler+0x24>
 800342a:	e07c      	b.n	8003526 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 800342c:	f7ff ffe9 	bl	8003402 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003430:	2300      	movs	r3, #0
 8003432:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003434:	2304      	movs	r3, #4
 8003436:	421e      	tst	r6, r3
 8003438:	d012      	beq.n	8003460 <HAL_TIM_IRQHandler+0x58>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800343a:	421d      	tst	r5, r3
 800343c:	d010      	beq.n	8003460 <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800343e:	2205      	movs	r2, #5
 8003440:	6823      	ldr	r3, [r4, #0]
 8003442:	4252      	negs	r2, r2
 8003444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003446:	3207      	adds	r2, #7
 8003448:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800344a:	699a      	ldr	r2, [r3, #24]
 800344c:	23c0      	movs	r3, #192	@ 0xc0
 800344e:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8003450:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003452:	421a      	tst	r2, r3
 8003454:	d100      	bne.n	8003458 <HAL_TIM_IRQHandler+0x50>
 8003456:	e06c      	b.n	8003532 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003458:	f7ff ffd3 	bl	8003402 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800345c:	2300      	movs	r3, #0
 800345e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003460:	2308      	movs	r3, #8
 8003462:	421e      	tst	r6, r3
 8003464:	d00f      	beq.n	8003486 <HAL_TIM_IRQHandler+0x7e>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003466:	421d      	tst	r5, r3
 8003468:	d00d      	beq.n	8003486 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800346a:	2209      	movs	r2, #9
 800346c:	6823      	ldr	r3, [r4, #0]
 800346e:	4252      	negs	r2, r2
 8003470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003472:	320d      	adds	r2, #13
 8003474:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003476:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003478:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800347a:	079b      	lsls	r3, r3, #30
 800347c:	d05f      	beq.n	800353e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800347e:	f7ff ffc0 	bl	8003402 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003482:	2300      	movs	r3, #0
 8003484:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003486:	2310      	movs	r3, #16
 8003488:	421e      	tst	r6, r3
 800348a:	d011      	beq.n	80034b0 <HAL_TIM_IRQHandler+0xa8>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800348c:	421d      	tst	r5, r3
 800348e:	d00f      	beq.n	80034b0 <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003490:	2211      	movs	r2, #17
 8003492:	6823      	ldr	r3, [r4, #0]
 8003494:	4252      	negs	r2, r2
 8003496:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003498:	3219      	adds	r2, #25
 800349a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800349c:	69da      	ldr	r2, [r3, #28]
 800349e:	23c0      	movs	r3, #192	@ 0xc0
 80034a0:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80034a2:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034a4:	421a      	tst	r2, r3
 80034a6:	d050      	beq.n	800354a <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 80034a8:	f7ff ffab 	bl	8003402 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ac:	2300      	movs	r3, #0
 80034ae:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80034b0:	2301      	movs	r3, #1
 80034b2:	421e      	tst	r6, r3
 80034b4:	d008      	beq.n	80034c8 <HAL_TIM_IRQHandler+0xc0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80034b6:	421d      	tst	r5, r3
 80034b8:	d006      	beq.n	80034c8 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80034ba:	2202      	movs	r2, #2
 80034bc:	6823      	ldr	r3, [r4, #0]
 80034be:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 80034c0:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80034c2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80034c4:	f7fe ff34 	bl	8002330 <HAL_TIM_PeriodElapsedCallback>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80034c8:	2382      	movs	r3, #130	@ 0x82
 80034ca:	019b      	lsls	r3, r3, #6
 80034cc:	421e      	tst	r6, r3
 80034ce:	d007      	beq.n	80034e0 <HAL_TIM_IRQHandler+0xd8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80034d0:	062b      	lsls	r3, r5, #24
 80034d2:	d505      	bpl.n	80034e0 <HAL_TIM_IRQHandler+0xd8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80034d4:	6823      	ldr	r3, [r4, #0]
 80034d6:	4a20      	ldr	r2, [pc, #128]	@ (8003558 <HAL_TIM_IRQHandler+0x150>)
      HAL_TIMEx_BreakCallback(htim);
 80034d8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80034da:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80034dc:	f000 fad9 	bl	8003a92 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80034e0:	05f3      	lsls	r3, r6, #23
 80034e2:	d507      	bpl.n	80034f4 <HAL_TIM_IRQHandler+0xec>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80034e4:	062b      	lsls	r3, r5, #24
 80034e6:	d505      	bpl.n	80034f4 <HAL_TIM_IRQHandler+0xec>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80034e8:	6823      	ldr	r3, [r4, #0]
 80034ea:	4a1c      	ldr	r2, [pc, #112]	@ (800355c <HAL_TIM_IRQHandler+0x154>)
      HAL_TIMEx_Break2Callback(htim);
 80034ec:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80034ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80034f0:	f000 fad0 	bl	8003a94 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80034f4:	2340      	movs	r3, #64	@ 0x40
 80034f6:	421e      	tst	r6, r3
 80034f8:	d008      	beq.n	800350c <HAL_TIM_IRQHandler+0x104>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80034fa:	421d      	tst	r5, r3
 80034fc:	d006      	beq.n	800350c <HAL_TIM_IRQHandler+0x104>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80034fe:	2241      	movs	r2, #65	@ 0x41
 8003500:	6823      	ldr	r3, [r4, #0]
 8003502:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8003504:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003506:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003508:	f7ff ff7d 	bl	8003406 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800350c:	2320      	movs	r3, #32
 800350e:	421e      	tst	r6, r3
 8003510:	d008      	beq.n	8003524 <HAL_TIM_IRQHandler+0x11c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003512:	421d      	tst	r5, r3
 8003514:	d006      	beq.n	8003524 <HAL_TIM_IRQHandler+0x11c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003516:	2221      	movs	r2, #33	@ 0x21
 8003518:	6823      	ldr	r3, [r4, #0]
 800351a:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 800351c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800351e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003520:	f000 fab6 	bl	8003a90 <HAL_TIMEx_CommutCallback>
}
 8003524:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003526:	f7ff ff6b 	bl	8003400 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800352a:	0020      	movs	r0, r4
 800352c:	f7ff ff6a 	bl	8003404 <HAL_TIM_PWM_PulseFinishedCallback>
 8003530:	e77e      	b.n	8003430 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003532:	f7ff ff65 	bl	8003400 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003536:	0020      	movs	r0, r4
 8003538:	f7ff ff64 	bl	8003404 <HAL_TIM_PWM_PulseFinishedCallback>
 800353c:	e78e      	b.n	800345c <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800353e:	f7ff ff5f 	bl	8003400 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003542:	0020      	movs	r0, r4
 8003544:	f7ff ff5e 	bl	8003404 <HAL_TIM_PWM_PulseFinishedCallback>
 8003548:	e79b      	b.n	8003482 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800354a:	f7ff ff59 	bl	8003400 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800354e:	0020      	movs	r0, r4
 8003550:	f7ff ff58 	bl	8003404 <HAL_TIM_PWM_PulseFinishedCallback>
 8003554:	e7aa      	b.n	80034ac <HAL_TIM_IRQHandler+0xa4>
 8003556:	46c0      	nop			@ (mov r8, r8)
 8003558:	ffffdf7f 	.word	0xffffdf7f
 800355c:	fffffeff 	.word	0xfffffeff

08003560 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003560:	4a1c      	ldr	r2, [pc, #112]	@ (80035d4 <TIM_Base_SetConfig+0x74>)
{
 8003562:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8003564:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003566:	4290      	cmp	r0, r2
 8003568:	d002      	beq.n	8003570 <TIM_Base_SetConfig+0x10>
 800356a:	4c1b      	ldr	r4, [pc, #108]	@ (80035d8 <TIM_Base_SetConfig+0x78>)
 800356c:	42a0      	cmp	r0, r4
 800356e:	d108      	bne.n	8003582 <TIM_Base_SetConfig+0x22>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003570:	2470      	movs	r4, #112	@ 0x70
 8003572:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8003574:	684c      	ldr	r4, [r1, #4]
 8003576:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003578:	4290      	cmp	r0, r2
 800357a:	d00b      	beq.n	8003594 <TIM_Base_SetConfig+0x34>
 800357c:	4c16      	ldr	r4, [pc, #88]	@ (80035d8 <TIM_Base_SetConfig+0x78>)
 800357e:	42a0      	cmp	r0, r4
 8003580:	d008      	beq.n	8003594 <TIM_Base_SetConfig+0x34>
 8003582:	4c16      	ldr	r4, [pc, #88]	@ (80035dc <TIM_Base_SetConfig+0x7c>)
 8003584:	42a0      	cmp	r0, r4
 8003586:	d005      	beq.n	8003594 <TIM_Base_SetConfig+0x34>
 8003588:	4c15      	ldr	r4, [pc, #84]	@ (80035e0 <TIM_Base_SetConfig+0x80>)
 800358a:	42a0      	cmp	r0, r4
 800358c:	d002      	beq.n	8003594 <TIM_Base_SetConfig+0x34>
 800358e:	4c15      	ldr	r4, [pc, #84]	@ (80035e4 <TIM_Base_SetConfig+0x84>)
 8003590:	42a0      	cmp	r0, r4
 8003592:	d103      	bne.n	800359c <TIM_Base_SetConfig+0x3c>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003594:	4c14      	ldr	r4, [pc, #80]	@ (80035e8 <TIM_Base_SetConfig+0x88>)
 8003596:	401c      	ands	r4, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003598:	68cb      	ldr	r3, [r1, #12]
 800359a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800359c:	2480      	movs	r4, #128	@ 0x80
 800359e:	43a3      	bics	r3, r4
 80035a0:	694c      	ldr	r4, [r1, #20]
 80035a2:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 80035a4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035a6:	688b      	ldr	r3, [r1, #8]
 80035a8:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80035aa:	680b      	ldr	r3, [r1, #0]
 80035ac:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035ae:	4290      	cmp	r0, r2
 80035b0:	d005      	beq.n	80035be <TIM_Base_SetConfig+0x5e>
 80035b2:	4b0b      	ldr	r3, [pc, #44]	@ (80035e0 <TIM_Base_SetConfig+0x80>)
 80035b4:	4298      	cmp	r0, r3
 80035b6:	d002      	beq.n	80035be <TIM_Base_SetConfig+0x5e>
 80035b8:	4b0a      	ldr	r3, [pc, #40]	@ (80035e4 <TIM_Base_SetConfig+0x84>)
 80035ba:	4298      	cmp	r0, r3
 80035bc:	d101      	bne.n	80035c2 <TIM_Base_SetConfig+0x62>
    TIMx->RCR = Structure->RepetitionCounter;
 80035be:	690b      	ldr	r3, [r1, #16]
 80035c0:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 80035c2:	2201      	movs	r2, #1
 80035c4:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80035c6:	6903      	ldr	r3, [r0, #16]
 80035c8:	4213      	tst	r3, r2
 80035ca:	d002      	beq.n	80035d2 <TIM_Base_SetConfig+0x72>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80035cc:	6903      	ldr	r3, [r0, #16]
 80035ce:	4393      	bics	r3, r2
 80035d0:	6103      	str	r3, [r0, #16]
}
 80035d2:	bd10      	pop	{r4, pc}
 80035d4:	40012c00 	.word	0x40012c00
 80035d8:	40000400 	.word	0x40000400
 80035dc:	40002000 	.word	0x40002000
 80035e0:	40014400 	.word	0x40014400
 80035e4:	40014800 	.word	0x40014800
 80035e8:	fffffcff 	.word	0xfffffcff

080035ec <HAL_TIM_Base_Init>:
{
 80035ec:	b570      	push	{r4, r5, r6, lr}
 80035ee:	0004      	movs	r4, r0
    return HAL_ERROR;
 80035f0:	2001      	movs	r0, #1
  if (htim == NULL)
 80035f2:	2c00      	cmp	r4, #0
 80035f4:	d023      	beq.n	800363e <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 80035f6:	0025      	movs	r5, r4
 80035f8:	353d      	adds	r5, #61	@ 0x3d
 80035fa:	782b      	ldrb	r3, [r5, #0]
 80035fc:	b2da      	uxtb	r2, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d105      	bne.n	800360e <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003602:	0023      	movs	r3, r4
 8003604:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003606:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003608:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 800360a:	f7ff f8ed 	bl	80027e8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800360e:	2302      	movs	r3, #2
 8003610:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003612:	6820      	ldr	r0, [r4, #0]
 8003614:	1d21      	adds	r1, r4, #4
 8003616:	f7ff ffa3 	bl	8003560 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800361a:	0022      	movs	r2, r4
 800361c:	2301      	movs	r3, #1
  return HAL_OK;
 800361e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003620:	3248      	adds	r2, #72	@ 0x48
 8003622:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003624:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003626:	3a0a      	subs	r2, #10
 8003628:	7013      	strb	r3, [r2, #0]
 800362a:	7053      	strb	r3, [r2, #1]
 800362c:	7093      	strb	r3, [r2, #2]
 800362e:	70d3      	strb	r3, [r2, #3]
 8003630:	7113      	strb	r3, [r2, #4]
 8003632:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003634:	7193      	strb	r3, [r2, #6]
 8003636:	71d3      	strb	r3, [r2, #7]
 8003638:	7213      	strb	r3, [r2, #8]
 800363a:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 800363c:	702b      	strb	r3, [r5, #0]
}
 800363e:	bd70      	pop	{r4, r5, r6, pc}

08003640 <HAL_TIM_OC_Init>:
{
 8003640:	b570      	push	{r4, r5, r6, lr}
 8003642:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003644:	2001      	movs	r0, #1
  if (htim == NULL)
 8003646:	2c00      	cmp	r4, #0
 8003648:	d023      	beq.n	8003692 <HAL_TIM_OC_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 800364a:	0025      	movs	r5, r4
 800364c:	353d      	adds	r5, #61	@ 0x3d
 800364e:	782b      	ldrb	r3, [r5, #0]
 8003650:	b2da      	uxtb	r2, r3
 8003652:	2b00      	cmp	r3, #0
 8003654:	d105      	bne.n	8003662 <HAL_TIM_OC_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003656:	0023      	movs	r3, r4
 8003658:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 800365a:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800365c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_OC_MspInit(htim);
 800365e:	f7ff fecd 	bl	80033fc <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003662:	2302      	movs	r3, #2
 8003664:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003666:	6820      	ldr	r0, [r4, #0]
 8003668:	1d21      	adds	r1, r4, #4
 800366a:	f7ff ff79 	bl	8003560 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800366e:	0022      	movs	r2, r4
 8003670:	2301      	movs	r3, #1
  return HAL_OK;
 8003672:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003674:	3248      	adds	r2, #72	@ 0x48
 8003676:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003678:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800367a:	3a0a      	subs	r2, #10
 800367c:	7013      	strb	r3, [r2, #0]
 800367e:	7053      	strb	r3, [r2, #1]
 8003680:	7093      	strb	r3, [r2, #2]
 8003682:	70d3      	strb	r3, [r2, #3]
 8003684:	7113      	strb	r3, [r2, #4]
 8003686:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003688:	7193      	strb	r3, [r2, #6]
 800368a:	71d3      	strb	r3, [r2, #7]
 800368c:	7213      	strb	r3, [r2, #8]
 800368e:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003690:	702b      	strb	r3, [r5, #0]
}
 8003692:	bd70      	pop	{r4, r5, r6, pc}

08003694 <HAL_TIM_OnePulse_Init>:
{
 8003694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003696:	0004      	movs	r4, r0
 8003698:	000f      	movs	r7, r1
    return HAL_ERROR;
 800369a:	2001      	movs	r0, #1
  if (htim == NULL)
 800369c:	2c00      	cmp	r4, #0
 800369e:	d025      	beq.n	80036ec <HAL_TIM_OnePulse_Init+0x58>
  if (htim->State == HAL_TIM_STATE_RESET)
 80036a0:	0025      	movs	r5, r4
 80036a2:	353d      	adds	r5, #61	@ 0x3d
 80036a4:	782b      	ldrb	r3, [r5, #0]
 80036a6:	b2da      	uxtb	r2, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d105      	bne.n	80036b8 <HAL_TIM_OnePulse_Init+0x24>
    htim->Lock = HAL_UNLOCKED;
 80036ac:	0023      	movs	r3, r4
 80036ae:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 80036b0:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80036b2:	701a      	strb	r2, [r3, #0]
    HAL_TIM_OnePulse_MspInit(htim);
 80036b4:	f7ff fea3 	bl	80033fe <HAL_TIM_OnePulse_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80036b8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036ba:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 80036bc:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036be:	c940      	ldmia	r1!, {r6}
 80036c0:	0030      	movs	r0, r6
 80036c2:	f7ff ff4d 	bl	8003560 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80036c6:	2208      	movs	r2, #8
 80036c8:	6833      	ldr	r3, [r6, #0]
  return HAL_OK;
 80036ca:	2000      	movs	r0, #0
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80036cc:	4393      	bics	r3, r2
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036ce:	0022      	movs	r2, r4
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80036d0:	6033      	str	r3, [r6, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036d2:	2301      	movs	r3, #1
  htim->Instance->CR1 |= OnePulseMode;
 80036d4:	6831      	ldr	r1, [r6, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036d6:	3248      	adds	r2, #72	@ 0x48
  htim->Instance->CR1 |= OnePulseMode;
 80036d8:	4339      	orrs	r1, r7
 80036da:	6031      	str	r1, [r6, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80036dc:	3a0a      	subs	r2, #10
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80036de:	3445      	adds	r4, #69	@ 0x45
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036e0:	7293      	strb	r3, [r2, #10]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80036e2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80036e4:	7053      	strb	r3, [r2, #1]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80036e6:	7193      	strb	r3, [r2, #6]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80036e8:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80036ea:	702b      	strb	r3, [r5, #0]
}
 80036ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080036f0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036f0:	2210      	movs	r2, #16
{
 80036f2:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 80036f4:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036f6:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80036f8:	4c16      	ldr	r4, [pc, #88]	@ (8003754 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036fa:	4393      	bics	r3, r2
 80036fc:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80036fe:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003700:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003702:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003704:	680c      	ldr	r4, [r1, #0]
 8003706:	0224      	lsls	r4, r4, #8
 8003708:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 800370a:	2320      	movs	r3, #32
 800370c:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800370e:	688b      	ldr	r3, [r1, #8]
 8003710:	011b      	lsls	r3, r3, #4
 8003712:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003714:	4d10      	ldr	r5, [pc, #64]	@ (8003758 <TIM_OC2_SetConfig+0x68>)
 8003716:	42a8      	cmp	r0, r5
 8003718:	d10f      	bne.n	800373a <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 800371a:	2580      	movs	r5, #128	@ 0x80
 800371c:	43ab      	bics	r3, r5
 800371e:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003720:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8003722:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003724:	011b      	lsls	r3, r3, #4
 8003726:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8003728:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800372a:	4d0c      	ldr	r5, [pc, #48]	@ (800375c <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800372c:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800372e:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003730:	698a      	ldr	r2, [r1, #24]
 8003732:	4332      	orrs	r2, r6
 8003734:	0092      	lsls	r2, r2, #2
 8003736:	432a      	orrs	r2, r5
 8003738:	e005      	b.n	8003746 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800373a:	4d09      	ldr	r5, [pc, #36]	@ (8003760 <TIM_OC2_SetConfig+0x70>)
 800373c:	42a8      	cmp	r0, r5
 800373e:	d0f4      	beq.n	800372a <TIM_OC2_SetConfig+0x3a>
 8003740:	4d08      	ldr	r5, [pc, #32]	@ (8003764 <TIM_OC2_SetConfig+0x74>)
 8003742:	42a8      	cmp	r0, r5
 8003744:	d0f1      	beq.n	800372a <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8003746:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8003748:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800374a:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800374c:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800374e:	6203      	str	r3, [r0, #32]
}
 8003750:	bd70      	pop	{r4, r5, r6, pc}
 8003752:	46c0      	nop			@ (mov r8, r8)
 8003754:	feff8cff 	.word	0xfeff8cff
 8003758:	40012c00 	.word	0x40012c00
 800375c:	fffff3ff 	.word	0xfffff3ff
 8003760:	40014400 	.word	0x40014400
 8003764:	40014800 	.word	0x40014800

08003768 <HAL_TIM_OC_ConfigChannel>:
{
 8003768:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800376a:	0004      	movs	r4, r0
 800376c:	343c      	adds	r4, #60	@ 0x3c
 800376e:	7825      	ldrb	r5, [r4, #0]
{
 8003770:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003772:	2002      	movs	r0, #2
 8003774:	2d01      	cmp	r5, #1
 8003776:	d00b      	beq.n	8003790 <HAL_TIM_OC_ConfigChannel+0x28>
  switch (Channel)
 8003778:	2a0c      	cmp	r2, #12
 800377a:	d01f      	beq.n	80037bc <HAL_TIM_OC_ConfigChannel+0x54>
 800377c:	d809      	bhi.n	8003792 <HAL_TIM_OC_ConfigChannel+0x2a>
 800377e:	2a04      	cmp	r2, #4
 8003780:	d014      	beq.n	80037ac <HAL_TIM_OC_ConfigChannel+0x44>
 8003782:	2a08      	cmp	r2, #8
 8003784:	d016      	beq.n	80037b4 <HAL_TIM_OC_ConfigChannel+0x4c>
 8003786:	2a00      	cmp	r2, #0
 8003788:	d00b      	beq.n	80037a2 <HAL_TIM_OC_ConfigChannel+0x3a>
 800378a:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800378c:	2300      	movs	r3, #0
 800378e:	7023      	strb	r3, [r4, #0]
}
 8003790:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8003792:	2a10      	cmp	r2, #16
 8003794:	d016      	beq.n	80037c4 <HAL_TIM_OC_ConfigChannel+0x5c>
 8003796:	2a14      	cmp	r2, #20
 8003798:	d1f7      	bne.n	800378a <HAL_TIM_OC_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800379a:	6818      	ldr	r0, [r3, #0]
 800379c:	f7ff fdce 	bl	800333c <TIM_OC6_SetConfig>
      break;
 80037a0:	e002      	b.n	80037a8 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037a2:	6818      	ldr	r0, [r3, #0]
 80037a4:	f7ff fce6 	bl	8003174 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80037a8:	2000      	movs	r0, #0
 80037aa:	e7ef      	b.n	800378c <HAL_TIM_OC_ConfigChannel+0x24>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037ac:	6818      	ldr	r0, [r3, #0]
 80037ae:	f7ff ff9f 	bl	80036f0 <TIM_OC2_SetConfig>
      break;
 80037b2:	e7f9      	b.n	80037a8 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037b4:	6818      	ldr	r0, [r3, #0]
 80037b6:	f7ff fd1b 	bl	80031f0 <TIM_OC3_SetConfig>
      break;
 80037ba:	e7f5      	b.n	80037a8 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037bc:	6818      	ldr	r0, [r3, #0]
 80037be:	f7ff fd59 	bl	8003274 <TIM_OC4_SetConfig>
      break;
 80037c2:	e7f1      	b.n	80037a8 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80037c4:	6818      	ldr	r0, [r3, #0]
 80037c6:	f7ff fd89 	bl	80032dc <TIM_OC5_SetConfig>
      break;
 80037ca:	e7ed      	b.n	80037a8 <HAL_TIM_OC_ConfigChannel+0x40>

080037cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037cc:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037ce:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037d0:	4d03      	ldr	r5, [pc, #12]	@ (80037e0 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037d2:	430a      	orrs	r2, r1
 80037d4:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037d6:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037d8:	4313      	orrs	r3, r2
 80037da:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037dc:	6083      	str	r3, [r0, #8]
}
 80037de:	bd30      	pop	{r4, r5, pc}
 80037e0:	ffff00ff 	.word	0xffff00ff

080037e4 <HAL_TIM_ConfigClockSource>:
{
 80037e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80037e6:	0005      	movs	r5, r0
 80037e8:	2202      	movs	r2, #2
 80037ea:	353c      	adds	r5, #60	@ 0x3c
 80037ec:	782c      	ldrb	r4, [r5, #0]
{
 80037ee:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80037f0:	0010      	movs	r0, r2
 80037f2:	2c01      	cmp	r4, #1
 80037f4:	d01b      	beq.n	800382e <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80037f6:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 80037f8:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80037fa:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 80037fc:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80037fe:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003800:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003802:	4a41      	ldr	r2, [pc, #260]	@ (8003908 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8003804:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003806:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8003808:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800380a:	680b      	ldr	r3, [r1, #0]
 800380c:	2b60      	cmp	r3, #96	@ 0x60
 800380e:	d04e      	beq.n	80038ae <HAL_TIM_ConfigClockSource+0xca>
 8003810:	d82d      	bhi.n	800386e <HAL_TIM_ConfigClockSource+0x8a>
 8003812:	2b40      	cmp	r3, #64	@ 0x40
 8003814:	d062      	beq.n	80038dc <HAL_TIM_ConfigClockSource+0xf8>
 8003816:	d813      	bhi.n	8003840 <HAL_TIM_ConfigClockSource+0x5c>
 8003818:	2b20      	cmp	r3, #32
 800381a:	d00b      	beq.n	8003834 <HAL_TIM_ConfigClockSource+0x50>
 800381c:	d808      	bhi.n	8003830 <HAL_TIM_ConfigClockSource+0x4c>
 800381e:	2210      	movs	r2, #16
 8003820:	0019      	movs	r1, r3
 8003822:	4391      	bics	r1, r2
 8003824:	d006      	beq.n	8003834 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 8003826:	2301      	movs	r3, #1
 8003828:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 800382a:	2300      	movs	r3, #0
 800382c:	702b      	strb	r3, [r5, #0]
}
 800382e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8003830:	2b30      	cmp	r3, #48	@ 0x30
 8003832:	d1f8      	bne.n	8003826 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr = TIMx->SMCR;
 8003834:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003836:	4935      	ldr	r1, [pc, #212]	@ (800390c <HAL_TIM_ConfigClockSource+0x128>)
 8003838:	400a      	ands	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800383a:	4313      	orrs	r3, r2
 800383c:	2207      	movs	r2, #7
 800383e:	e028      	b.n	8003892 <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8003840:	2b50      	cmp	r3, #80	@ 0x50
 8003842:	d1f0      	bne.n	8003826 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8003844:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003846:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8003848:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800384a:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800384c:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800384e:	4387      	bics	r7, r0
 8003850:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003852:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003854:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003856:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003858:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800385a:	200a      	movs	r0, #10
 800385c:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 800385e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8003860:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003862:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003864:	4b29      	ldr	r3, [pc, #164]	@ (800390c <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 8003866:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003868:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800386a:	2357      	movs	r3, #87	@ 0x57
 800386c:	e011      	b.n	8003892 <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 800386e:	2280      	movs	r2, #128	@ 0x80
 8003870:	0152      	lsls	r2, r2, #5
 8003872:	4293      	cmp	r3, r2
 8003874:	d00f      	beq.n	8003896 <HAL_TIM_ConfigClockSource+0xb2>
 8003876:	2280      	movs	r2, #128	@ 0x80
 8003878:	0192      	lsls	r2, r2, #6
 800387a:	4293      	cmp	r3, r2
 800387c:	d00d      	beq.n	800389a <HAL_TIM_ConfigClockSource+0xb6>
 800387e:	2b70      	cmp	r3, #112	@ 0x70
 8003880:	d1d1      	bne.n	8003826 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8003882:	68cb      	ldr	r3, [r1, #12]
 8003884:	684a      	ldr	r2, [r1, #4]
 8003886:	0020      	movs	r0, r4
 8003888:	6889      	ldr	r1, [r1, #8]
 800388a:	f7ff ff9f 	bl	80037cc <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800388e:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 8003890:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003892:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 8003894:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003896:	2000      	movs	r0, #0
 8003898:	e7c5      	b.n	8003826 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 800389a:	68cb      	ldr	r3, [r1, #12]
 800389c:	684a      	ldr	r2, [r1, #4]
 800389e:	0020      	movs	r0, r4
 80038a0:	6889      	ldr	r1, [r1, #8]
 80038a2:	f7ff ff93 	bl	80037cc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038a6:	2380      	movs	r3, #128	@ 0x80
 80038a8:	68a2      	ldr	r2, [r4, #8]
 80038aa:	01db      	lsls	r3, r3, #7
 80038ac:	e7f1      	b.n	8003892 <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038ae:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 80038b0:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80038b2:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80038b4:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038b6:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038b8:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038ba:	43b8      	bics	r0, r7
 80038bc:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038be:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038c0:	4f13      	ldr	r7, [pc, #76]	@ (8003910 <HAL_TIM_ConfigClockSource+0x12c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 80038c2:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038c4:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038c6:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038c8:	20a0      	movs	r0, #160	@ 0xa0
 80038ca:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 80038cc:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 80038ce:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 80038d0:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80038d2:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80038d4:	4b0d      	ldr	r3, [pc, #52]	@ (800390c <HAL_TIM_ConfigClockSource+0x128>)
 80038d6:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038d8:	2367      	movs	r3, #103	@ 0x67
 80038da:	e7da      	b.n	8003892 <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 80038dc:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80038de:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 80038e0:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038e2:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80038e4:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038e6:	4387      	bics	r7, r0
 80038e8:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038ea:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80038ec:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038ee:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80038f0:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038f2:	200a      	movs	r0, #10
 80038f4:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80038f6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80038f8:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80038fa:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80038fc:	4b03      	ldr	r3, [pc, #12]	@ (800390c <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 80038fe:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003900:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003902:	2347      	movs	r3, #71	@ 0x47
 8003904:	e7c5      	b.n	8003892 <HAL_TIM_ConfigClockSource+0xae>
 8003906:	46c0      	nop			@ (mov r8, r8)
 8003908:	ffce0088 	.word	0xffce0088
 800390c:	ffcfff8f 	.word	0xffcfff8f
 8003910:	ffff0fff 	.word	0xffff0fff

08003914 <TIM_SlaveTimer_SetConfig.constprop.0>:
  tmpsmcr = htim->Instance->SMCR;
 8003914:	6800      	ldr	r0, [r0, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003916:	4b30      	ldr	r3, [pc, #192]	@ (80039d8 <TIM_SlaveTimer_SetConfig.constprop.0+0xc4>)
  tmpsmcr = htim->Instance->SMCR;
 8003918:	6882      	ldr	r2, [r0, #8]
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
 800391a:	b570      	push	{r4, r5, r6, lr}
  tmpsmcr &= ~TIM_SMCR_TS;
 800391c:	401a      	ands	r2, r3
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800391e:	684b      	ldr	r3, [r1, #4]
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003920:	4c2e      	ldr	r4, [pc, #184]	@ (80039dc <TIM_SlaveTimer_SetConfig.constprop.0+0xc8>)
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003922:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003924:	4022      	ands	r2, r4
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003926:	680c      	ldr	r4, [r1, #0]
 8003928:	4322      	orrs	r2, r4
  htim->Instance->SMCR = tmpsmcr;
 800392a:	6082      	str	r2, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 800392c:	2b50      	cmp	r3, #80	@ 0x50
 800392e:	d02d      	beq.n	800398c <TIM_SlaveTimer_SetConfig.constprop.0+0x78>
 8003930:	d810      	bhi.n	8003954 <TIM_SlaveTimer_SetConfig.constprop.0+0x40>
 8003932:	2b40      	cmp	r3, #64	@ 0x40
 8003934:	d019      	beq.n	800396a <TIM_SlaveTimer_SetConfig.constprop.0+0x56>
        return HAL_ERROR;
 8003936:	2201      	movs	r2, #1
  switch (sSlaveConfig->InputTrigger)
 8003938:	2b40      	cmp	r3, #64	@ 0x40
 800393a:	d809      	bhi.n	8003950 <TIM_SlaveTimer_SetConfig.constprop.0+0x3c>
 800393c:	2b20      	cmp	r3, #32
 800393e:	d003      	beq.n	8003948 <TIM_SlaveTimer_SetConfig.constprop.0+0x34>
 8003940:	d804      	bhi.n	800394c <TIM_SlaveTimer_SetConfig.constprop.0+0x38>
 8003942:	2110      	movs	r1, #16
 8003944:	438b      	bics	r3, r1
 8003946:	d103      	bne.n	8003950 <TIM_SlaveTimer_SetConfig.constprop.0+0x3c>
  HAL_StatusTypeDef status = HAL_OK;
 8003948:	2200      	movs	r2, #0
 800394a:	e001      	b.n	8003950 <TIM_SlaveTimer_SetConfig.constprop.0+0x3c>
  switch (sSlaveConfig->InputTrigger)
 800394c:	2b30      	cmp	r3, #48	@ 0x30
 800394e:	d0fb      	beq.n	8003948 <TIM_SlaveTimer_SetConfig.constprop.0+0x34>
}
 8003950:	0010      	movs	r0, r2
 8003952:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 8003954:	2b60      	cmp	r3, #96	@ 0x60
 8003956:	d02b      	beq.n	80039b0 <TIM_SlaveTimer_SetConfig.constprop.0+0x9c>
        return HAL_ERROR;
 8003958:	2201      	movs	r2, #1
  switch (sSlaveConfig->InputTrigger)
 800395a:	2b70      	cmp	r3, #112	@ 0x70
 800395c:	d1f8      	bne.n	8003950 <TIM_SlaveTimer_SetConfig.constprop.0+0x3c>
      TIM_ETR_SetConfig(htim->Instance,
 800395e:	690b      	ldr	r3, [r1, #16]
 8003960:	688a      	ldr	r2, [r1, #8]
 8003962:	68c9      	ldr	r1, [r1, #12]
 8003964:	f7ff ff32 	bl	80037cc <TIM_ETR_SetConfig>
      break;
 8003968:	e7ee      	b.n	8003948 <TIM_SlaveTimer_SetConfig.constprop.0+0x34>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800396a:	2501      	movs	r5, #1
        return HAL_ERROR;
 800396c:	002a      	movs	r2, r5
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800396e:	2c05      	cmp	r4, #5
 8003970:	d0ee      	beq.n	8003950 <TIM_SlaveTimer_SetConfig.constprop.0+0x3c>
      tmpccer = htim->Instance->CCER;
 8003972:	6a04      	ldr	r4, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003974:	6a03      	ldr	r3, [r0, #32]
 8003976:	43ab      	bics	r3, r5
 8003978:	6203      	str	r3, [r0, #32]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800397a:	23f0      	movs	r3, #240	@ 0xf0
      tmpccmr1 = htim->Instance->CCMR1;
 800397c:	6982      	ldr	r2, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800397e:	439a      	bics	r2, r3
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003980:	690b      	ldr	r3, [r1, #16]
 8003982:	011b      	lsls	r3, r3, #4
 8003984:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 = tmpccmr1;
 8003986:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 8003988:	6204      	str	r4, [r0, #32]
      break;
 800398a:	e7dd      	b.n	8003948 <TIM_SlaveTimer_SetConfig.constprop.0+0x34>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800398c:	2501      	movs	r5, #1
                               sSlaveConfig->TriggerPolarity,
 800398e:	688a      	ldr	r2, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 8003990:	690b      	ldr	r3, [r1, #16]
  tmpccer = TIMx->CCER;
 8003992:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003994:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003996:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003998:	43ac      	bics	r4, r5
 800399a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800399c:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800399e:	35ef      	adds	r5, #239	@ 0xef
 80039a0:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039a2:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039a4:	240a      	movs	r4, #10
 80039a6:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 80039a8:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80039aa:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80039ac:	6202      	str	r2, [r0, #32]
}
 80039ae:	e7cb      	b.n	8003948 <TIM_SlaveTimer_SetConfig.constprop.0+0x34>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039b0:	2510      	movs	r5, #16
                               sSlaveConfig->TriggerPolarity,
 80039b2:	688b      	ldr	r3, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 80039b4:	690a      	ldr	r2, [r1, #16]
  tmpccer = TIMx->CCER;
 80039b6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039b8:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039ba:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039bc:	43ac      	bics	r4, r5
 80039be:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039c0:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039c2:	4d07      	ldr	r5, [pc, #28]	@ (80039e0 <TIM_SlaveTimer_SetConfig.constprop.0+0xcc>)
  tmpccer |= (TIM_ICPolarity << 4U);
 80039c4:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039c6:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039c8:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039ca:	24a0      	movs	r4, #160	@ 0xa0
 80039cc:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 80039ce:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 80039d0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80039d2:	6203      	str	r3, [r0, #32]
}
 80039d4:	e7b8      	b.n	8003948 <TIM_SlaveTimer_SetConfig.constprop.0+0x34>
 80039d6:	46c0      	nop			@ (mov r8, r8)
 80039d8:	ffcfff8f 	.word	0xffcfff8f
 80039dc:	fffefff8 	.word	0xfffefff8
 80039e0:	ffff0fff 	.word	0xffff0fff

080039e4 <HAL_TIM_SlaveConfigSynchro>:
{
 80039e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80039e6:	0005      	movs	r5, r0
 80039e8:	2302      	movs	r3, #2
 80039ea:	353c      	adds	r5, #60	@ 0x3c
 80039ec:	782a      	ldrb	r2, [r5, #0]
{
 80039ee:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 80039f0:	0018      	movs	r0, r3
 80039f2:	2a01      	cmp	r2, #1
 80039f4:	d00d      	beq.n	8003a12 <HAL_TIM_SlaveConfigSynchro+0x2e>
  htim->State = HAL_TIM_STATE_BUSY;
 80039f6:	0027      	movs	r7, r4
  __HAL_LOCK(htim);
 80039f8:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80039fa:	373d      	adds	r7, #61	@ 0x3d
  __HAL_LOCK(htim);
 80039fc:	702e      	strb	r6, [r5, #0]
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80039fe:	0020      	movs	r0, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8003a00:	703b      	strb	r3, [r7, #0]
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003a02:	f7ff ff87 	bl	8003914 <TIM_SlaveTimer_SetConfig.constprop.0>
 8003a06:	2800      	cmp	r0, #0
 8003a08:	d004      	beq.n	8003a14 <HAL_TIM_SlaveConfigSynchro+0x30>
    __HAL_UNLOCK(htim);
 8003a0a:	2300      	movs	r3, #0
    return HAL_ERROR;
 8003a0c:	0030      	movs	r0, r6
    htim->State = HAL_TIM_STATE_READY;
 8003a0e:	703e      	strb	r6, [r7, #0]
    __HAL_UNLOCK(htim);
 8003a10:	702b      	strb	r3, [r5, #0]
}
 8003a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003a14:	2140      	movs	r1, #64	@ 0x40
 8003a16:	6823      	ldr	r3, [r4, #0]
 8003a18:	68da      	ldr	r2, [r3, #12]
 8003a1a:	438a      	bics	r2, r1
 8003a1c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003a1e:	68da      	ldr	r2, [r3, #12]
 8003a20:	4902      	ldr	r1, [pc, #8]	@ (8003a2c <HAL_TIM_SlaveConfigSynchro+0x48>)
 8003a22:	400a      	ands	r2, r1
 8003a24:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8003a26:	703e      	strb	r6, [r7, #0]
  __HAL_UNLOCK(htim);
 8003a28:	7028      	strb	r0, [r5, #0]
  return HAL_OK;
 8003a2a:	e7f2      	b.n	8003a12 <HAL_TIM_SlaveConfigSynchro+0x2e>
 8003a2c:	ffffbfff 	.word	0xffffbfff

08003a30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a30:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a32:	0004      	movs	r4, r0
 8003a34:	2202      	movs	r2, #2
 8003a36:	343c      	adds	r4, #60	@ 0x3c
 8003a38:	7825      	ldrb	r5, [r4, #0]
{
 8003a3a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003a3c:	0010      	movs	r0, r2
 8003a3e:	2d01      	cmp	r5, #1
 8003a40:	d01f      	beq.n	8003a82 <HAL_TIMEx_MasterConfigSynchronization+0x52>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a42:	001d      	movs	r5, r3
 8003a44:	353d      	adds	r5, #61	@ 0x3d
 8003a46:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a48:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a4a:	4e0e      	ldr	r6, [pc, #56]	@ (8003a84 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8003a4c:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003a4e:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a50:	42b2      	cmp	r2, r6
 8003a52:	d103      	bne.n	8003a5c <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003a54:	4f0c      	ldr	r7, [pc, #48]	@ (8003a88 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8003a56:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a58:	684f      	ldr	r7, [r1, #4]
 8003a5a:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a5c:	2770      	movs	r7, #112	@ 0x70
 8003a5e:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a60:	680f      	ldr	r7, [r1, #0]
 8003a62:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a64:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a66:	42b2      	cmp	r2, r6
 8003a68:	d002      	beq.n	8003a70 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8003a6a:	4b08      	ldr	r3, [pc, #32]	@ (8003a8c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d104      	bne.n	8003a7a <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a70:	2380      	movs	r3, #128	@ 0x80
 8003a72:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a74:	688b      	ldr	r3, [r1, #8]
 8003a76:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a78:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a7a:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8003a7c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003a7e:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8003a80:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8003a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a84:	40012c00 	.word	0x40012c00
 8003a88:	ff0fffff 	.word	0xff0fffff
 8003a8c:	40000400 	.word	0x40000400

08003a90 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8003a90:	4770      	bx	lr

08003a92 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8003a92:	4770      	bx	lr

08003a94 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8003a94:	4770      	bx	lr
	...

08003a98 <malloc>:
 8003a98:	b510      	push	{r4, lr}
 8003a9a:	4b03      	ldr	r3, [pc, #12]	@ (8003aa8 <malloc+0x10>)
 8003a9c:	0001      	movs	r1, r0
 8003a9e:	6818      	ldr	r0, [r3, #0]
 8003aa0:	f000 f826 	bl	8003af0 <_malloc_r>
 8003aa4:	bd10      	pop	{r4, pc}
 8003aa6:	46c0      	nop			@ (mov r8, r8)
 8003aa8:	20000018 	.word	0x20000018

08003aac <sbrk_aligned>:
 8003aac:	b570      	push	{r4, r5, r6, lr}
 8003aae:	4e0f      	ldr	r6, [pc, #60]	@ (8003aec <sbrk_aligned+0x40>)
 8003ab0:	000d      	movs	r5, r1
 8003ab2:	6831      	ldr	r1, [r6, #0]
 8003ab4:	0004      	movs	r4, r0
 8003ab6:	2900      	cmp	r1, #0
 8003ab8:	d102      	bne.n	8003ac0 <sbrk_aligned+0x14>
 8003aba:	f000 f8b1 	bl	8003c20 <_sbrk_r>
 8003abe:	6030      	str	r0, [r6, #0]
 8003ac0:	0029      	movs	r1, r5
 8003ac2:	0020      	movs	r0, r4
 8003ac4:	f000 f8ac 	bl	8003c20 <_sbrk_r>
 8003ac8:	1c43      	adds	r3, r0, #1
 8003aca:	d103      	bne.n	8003ad4 <sbrk_aligned+0x28>
 8003acc:	2501      	movs	r5, #1
 8003ace:	426d      	negs	r5, r5
 8003ad0:	0028      	movs	r0, r5
 8003ad2:	bd70      	pop	{r4, r5, r6, pc}
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	1cc5      	adds	r5, r0, #3
 8003ad8:	439d      	bics	r5, r3
 8003ada:	42a8      	cmp	r0, r5
 8003adc:	d0f8      	beq.n	8003ad0 <sbrk_aligned+0x24>
 8003ade:	1a29      	subs	r1, r5, r0
 8003ae0:	0020      	movs	r0, r4
 8003ae2:	f000 f89d 	bl	8003c20 <_sbrk_r>
 8003ae6:	3001      	adds	r0, #1
 8003ae8:	d1f2      	bne.n	8003ad0 <sbrk_aligned+0x24>
 8003aea:	e7ef      	b.n	8003acc <sbrk_aligned+0x20>
 8003aec:	2000092c 	.word	0x2000092c

08003af0 <_malloc_r>:
 8003af0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003af2:	2203      	movs	r2, #3
 8003af4:	1ccb      	adds	r3, r1, #3
 8003af6:	4393      	bics	r3, r2
 8003af8:	3308      	adds	r3, #8
 8003afa:	0005      	movs	r5, r0
 8003afc:	001f      	movs	r7, r3
 8003afe:	2b0c      	cmp	r3, #12
 8003b00:	d234      	bcs.n	8003b6c <_malloc_r+0x7c>
 8003b02:	270c      	movs	r7, #12
 8003b04:	42b9      	cmp	r1, r7
 8003b06:	d833      	bhi.n	8003b70 <_malloc_r+0x80>
 8003b08:	0028      	movs	r0, r5
 8003b0a:	f000 f871 	bl	8003bf0 <__malloc_lock>
 8003b0e:	4e37      	ldr	r6, [pc, #220]	@ (8003bec <_malloc_r+0xfc>)
 8003b10:	6833      	ldr	r3, [r6, #0]
 8003b12:	001c      	movs	r4, r3
 8003b14:	2c00      	cmp	r4, #0
 8003b16:	d12f      	bne.n	8003b78 <_malloc_r+0x88>
 8003b18:	0039      	movs	r1, r7
 8003b1a:	0028      	movs	r0, r5
 8003b1c:	f7ff ffc6 	bl	8003aac <sbrk_aligned>
 8003b20:	0004      	movs	r4, r0
 8003b22:	1c43      	adds	r3, r0, #1
 8003b24:	d15f      	bne.n	8003be6 <_malloc_r+0xf6>
 8003b26:	6834      	ldr	r4, [r6, #0]
 8003b28:	9400      	str	r4, [sp, #0]
 8003b2a:	9b00      	ldr	r3, [sp, #0]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d14a      	bne.n	8003bc6 <_malloc_r+0xd6>
 8003b30:	2c00      	cmp	r4, #0
 8003b32:	d052      	beq.n	8003bda <_malloc_r+0xea>
 8003b34:	6823      	ldr	r3, [r4, #0]
 8003b36:	0028      	movs	r0, r5
 8003b38:	18e3      	adds	r3, r4, r3
 8003b3a:	9900      	ldr	r1, [sp, #0]
 8003b3c:	9301      	str	r3, [sp, #4]
 8003b3e:	f000 f86f 	bl	8003c20 <_sbrk_r>
 8003b42:	9b01      	ldr	r3, [sp, #4]
 8003b44:	4283      	cmp	r3, r0
 8003b46:	d148      	bne.n	8003bda <_malloc_r+0xea>
 8003b48:	6823      	ldr	r3, [r4, #0]
 8003b4a:	0028      	movs	r0, r5
 8003b4c:	1aff      	subs	r7, r7, r3
 8003b4e:	0039      	movs	r1, r7
 8003b50:	f7ff ffac 	bl	8003aac <sbrk_aligned>
 8003b54:	3001      	adds	r0, #1
 8003b56:	d040      	beq.n	8003bda <_malloc_r+0xea>
 8003b58:	6823      	ldr	r3, [r4, #0]
 8003b5a:	19db      	adds	r3, r3, r7
 8003b5c:	6023      	str	r3, [r4, #0]
 8003b5e:	6833      	ldr	r3, [r6, #0]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	2a00      	cmp	r2, #0
 8003b64:	d133      	bne.n	8003bce <_malloc_r+0xde>
 8003b66:	9b00      	ldr	r3, [sp, #0]
 8003b68:	6033      	str	r3, [r6, #0]
 8003b6a:	e019      	b.n	8003ba0 <_malloc_r+0xb0>
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	dac9      	bge.n	8003b04 <_malloc_r+0x14>
 8003b70:	230c      	movs	r3, #12
 8003b72:	602b      	str	r3, [r5, #0]
 8003b74:	2000      	movs	r0, #0
 8003b76:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b78:	6821      	ldr	r1, [r4, #0]
 8003b7a:	1bc9      	subs	r1, r1, r7
 8003b7c:	d420      	bmi.n	8003bc0 <_malloc_r+0xd0>
 8003b7e:	290b      	cmp	r1, #11
 8003b80:	d90a      	bls.n	8003b98 <_malloc_r+0xa8>
 8003b82:	19e2      	adds	r2, r4, r7
 8003b84:	6027      	str	r7, [r4, #0]
 8003b86:	42a3      	cmp	r3, r4
 8003b88:	d104      	bne.n	8003b94 <_malloc_r+0xa4>
 8003b8a:	6032      	str	r2, [r6, #0]
 8003b8c:	6863      	ldr	r3, [r4, #4]
 8003b8e:	6011      	str	r1, [r2, #0]
 8003b90:	6053      	str	r3, [r2, #4]
 8003b92:	e005      	b.n	8003ba0 <_malloc_r+0xb0>
 8003b94:	605a      	str	r2, [r3, #4]
 8003b96:	e7f9      	b.n	8003b8c <_malloc_r+0x9c>
 8003b98:	6862      	ldr	r2, [r4, #4]
 8003b9a:	42a3      	cmp	r3, r4
 8003b9c:	d10e      	bne.n	8003bbc <_malloc_r+0xcc>
 8003b9e:	6032      	str	r2, [r6, #0]
 8003ba0:	0028      	movs	r0, r5
 8003ba2:	f000 f82d 	bl	8003c00 <__malloc_unlock>
 8003ba6:	0020      	movs	r0, r4
 8003ba8:	2207      	movs	r2, #7
 8003baa:	300b      	adds	r0, #11
 8003bac:	1d23      	adds	r3, r4, #4
 8003bae:	4390      	bics	r0, r2
 8003bb0:	1ac2      	subs	r2, r0, r3
 8003bb2:	4298      	cmp	r0, r3
 8003bb4:	d0df      	beq.n	8003b76 <_malloc_r+0x86>
 8003bb6:	1a1b      	subs	r3, r3, r0
 8003bb8:	50a3      	str	r3, [r4, r2]
 8003bba:	e7dc      	b.n	8003b76 <_malloc_r+0x86>
 8003bbc:	605a      	str	r2, [r3, #4]
 8003bbe:	e7ef      	b.n	8003ba0 <_malloc_r+0xb0>
 8003bc0:	0023      	movs	r3, r4
 8003bc2:	6864      	ldr	r4, [r4, #4]
 8003bc4:	e7a6      	b.n	8003b14 <_malloc_r+0x24>
 8003bc6:	9c00      	ldr	r4, [sp, #0]
 8003bc8:	6863      	ldr	r3, [r4, #4]
 8003bca:	9300      	str	r3, [sp, #0]
 8003bcc:	e7ad      	b.n	8003b2a <_malloc_r+0x3a>
 8003bce:	001a      	movs	r2, r3
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	42a3      	cmp	r3, r4
 8003bd4:	d1fb      	bne.n	8003bce <_malloc_r+0xde>
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	e7da      	b.n	8003b90 <_malloc_r+0xa0>
 8003bda:	230c      	movs	r3, #12
 8003bdc:	0028      	movs	r0, r5
 8003bde:	602b      	str	r3, [r5, #0]
 8003be0:	f000 f80e 	bl	8003c00 <__malloc_unlock>
 8003be4:	e7c6      	b.n	8003b74 <_malloc_r+0x84>
 8003be6:	6007      	str	r7, [r0, #0]
 8003be8:	e7da      	b.n	8003ba0 <_malloc_r+0xb0>
 8003bea:	46c0      	nop			@ (mov r8, r8)
 8003bec:	20000930 	.word	0x20000930

08003bf0 <__malloc_lock>:
 8003bf0:	b510      	push	{r4, lr}
 8003bf2:	4802      	ldr	r0, [pc, #8]	@ (8003bfc <__malloc_lock+0xc>)
 8003bf4:	f000 f850 	bl	8003c98 <__retarget_lock_acquire_recursive>
 8003bf8:	bd10      	pop	{r4, pc}
 8003bfa:	46c0      	nop			@ (mov r8, r8)
 8003bfc:	20000a70 	.word	0x20000a70

08003c00 <__malloc_unlock>:
 8003c00:	b510      	push	{r4, lr}
 8003c02:	4802      	ldr	r0, [pc, #8]	@ (8003c0c <__malloc_unlock+0xc>)
 8003c04:	f000 f849 	bl	8003c9a <__retarget_lock_release_recursive>
 8003c08:	bd10      	pop	{r4, pc}
 8003c0a:	46c0      	nop			@ (mov r8, r8)
 8003c0c:	20000a70 	.word	0x20000a70

08003c10 <memset>:
 8003c10:	0003      	movs	r3, r0
 8003c12:	1882      	adds	r2, r0, r2
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d100      	bne.n	8003c1a <memset+0xa>
 8003c18:	4770      	bx	lr
 8003c1a:	7019      	strb	r1, [r3, #0]
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	e7f9      	b.n	8003c14 <memset+0x4>

08003c20 <_sbrk_r>:
 8003c20:	2300      	movs	r3, #0
 8003c22:	b570      	push	{r4, r5, r6, lr}
 8003c24:	4d06      	ldr	r5, [pc, #24]	@ (8003c40 <_sbrk_r+0x20>)
 8003c26:	0004      	movs	r4, r0
 8003c28:	0008      	movs	r0, r1
 8003c2a:	602b      	str	r3, [r5, #0]
 8003c2c:	f7fe fcce 	bl	80025cc <_sbrk>
 8003c30:	1c43      	adds	r3, r0, #1
 8003c32:	d103      	bne.n	8003c3c <_sbrk_r+0x1c>
 8003c34:	682b      	ldr	r3, [r5, #0]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d000      	beq.n	8003c3c <_sbrk_r+0x1c>
 8003c3a:	6023      	str	r3, [r4, #0]
 8003c3c:	bd70      	pop	{r4, r5, r6, pc}
 8003c3e:	46c0      	nop			@ (mov r8, r8)
 8003c40:	20000a6c 	.word	0x20000a6c

08003c44 <__errno>:
 8003c44:	4b01      	ldr	r3, [pc, #4]	@ (8003c4c <__errno+0x8>)
 8003c46:	6818      	ldr	r0, [r3, #0]
 8003c48:	4770      	bx	lr
 8003c4a:	46c0      	nop			@ (mov r8, r8)
 8003c4c:	20000018 	.word	0x20000018

08003c50 <__libc_init_array>:
 8003c50:	b570      	push	{r4, r5, r6, lr}
 8003c52:	2600      	movs	r6, #0
 8003c54:	4c0c      	ldr	r4, [pc, #48]	@ (8003c88 <__libc_init_array+0x38>)
 8003c56:	4d0d      	ldr	r5, [pc, #52]	@ (8003c8c <__libc_init_array+0x3c>)
 8003c58:	1b64      	subs	r4, r4, r5
 8003c5a:	10a4      	asrs	r4, r4, #2
 8003c5c:	42a6      	cmp	r6, r4
 8003c5e:	d109      	bne.n	8003c74 <__libc_init_array+0x24>
 8003c60:	2600      	movs	r6, #0
 8003c62:	f000 f825 	bl	8003cb0 <_init>
 8003c66:	4c0a      	ldr	r4, [pc, #40]	@ (8003c90 <__libc_init_array+0x40>)
 8003c68:	4d0a      	ldr	r5, [pc, #40]	@ (8003c94 <__libc_init_array+0x44>)
 8003c6a:	1b64      	subs	r4, r4, r5
 8003c6c:	10a4      	asrs	r4, r4, #2
 8003c6e:	42a6      	cmp	r6, r4
 8003c70:	d105      	bne.n	8003c7e <__libc_init_array+0x2e>
 8003c72:	bd70      	pop	{r4, r5, r6, pc}
 8003c74:	00b3      	lsls	r3, r6, #2
 8003c76:	58eb      	ldr	r3, [r5, r3]
 8003c78:	4798      	blx	r3
 8003c7a:	3601      	adds	r6, #1
 8003c7c:	e7ee      	b.n	8003c5c <__libc_init_array+0xc>
 8003c7e:	00b3      	lsls	r3, r6, #2
 8003c80:	58eb      	ldr	r3, [r5, r3]
 8003c82:	4798      	blx	r3
 8003c84:	3601      	adds	r6, #1
 8003c86:	e7f2      	b.n	8003c6e <__libc_init_array+0x1e>
 8003c88:	08003d08 	.word	0x08003d08
 8003c8c:	08003d08 	.word	0x08003d08
 8003c90:	08003d0c 	.word	0x08003d0c
 8003c94:	08003d08 	.word	0x08003d08

08003c98 <__retarget_lock_acquire_recursive>:
 8003c98:	4770      	bx	lr

08003c9a <__retarget_lock_release_recursive>:
 8003c9a:	4770      	bx	lr

08003c9c <memcpy>:
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	b510      	push	{r4, lr}
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d100      	bne.n	8003ca6 <memcpy+0xa>
 8003ca4:	bd10      	pop	{r4, pc}
 8003ca6:	5ccc      	ldrb	r4, [r1, r3]
 8003ca8:	54c4      	strb	r4, [r0, r3]
 8003caa:	3301      	adds	r3, #1
 8003cac:	e7f8      	b.n	8003ca0 <memcpy+0x4>
	...

08003cb0 <_init>:
 8003cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cb2:	46c0      	nop			@ (mov r8, r8)
 8003cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cb6:	bc08      	pop	{r3}
 8003cb8:	469e      	mov	lr, r3
 8003cba:	4770      	bx	lr

08003cbc <_fini>:
 8003cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cbe:	46c0      	nop			@ (mov r8, r8)
 8003cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cc2:	bc08      	pop	{r3}
 8003cc4:	469e      	mov	lr, r3
 8003cc6:	4770      	bx	lr
