QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 18:55:35 on Nov 10,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/org2_N.vhd proj/src/TopLevel/N_bit_Register.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/DF_5to32_Decoder.vhd proj/src/TopLevel/mux2t1_DATA.vhd proj/src/TopLevel/onescomp_N.vhd proj/src/TopLevel/extender_32to1.vhd proj/src/TopLevel/xorg2.vhd proj/src/TopLevel/Adder_STRUC.vhd proj/src/TopLevel/MySecondRISCVDatapath.vhd proj/src/TopLevel/bit32_32_1Mux.vhd proj/src/TopLevel/Control_Logic.vhd proj/src/TopLevel/N_bit_Ripple_Adder_STRUC.vhd proj/src/TopLevel/MyFirstRISCVDatapath.vhd proj/src/TopLevel/ALU.vhd proj/src/TopLevel/and_xor.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/mux2t1.vhd proj/src/TopLevel/add_sub_slt.vhd proj/src/TopLevel/or_nor.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/Register_File.vhd proj/src/TopLevel/extender_1to32.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/andg2_N.vhd proj/src/TopLevel/extender_12t32.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/Adder_Subtractor.vhd proj/src/TopLevel/Fetch_Logic.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/mux2t1_STR.vhd proj/src/TopLevel/barrelShifter.vhd proj/src/TopLevel/xorg2_N.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(29): (vcom-1615) Existing package body 'RISCV_types(body)' at line 29 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Compiling entity org2_N
-- Compiling architecture structural of org2_N
-- Compiling entity N_bit_Register
-- Compiling architecture Structural of N_bit_Register
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity DF_5to32_Decoder
-- Compiling architecture Dataflow of DF_5to32_Decoder
-- Compiling entity mux2t1_DATA
-- Compiling architecture Dataflow of mux2t1_DATA
-- Compiling entity onescomp_N
-- Compiling architecture structural of onescomp_N
-- Compiling entity extender_32to1
-- Compiling architecture dataflow of extender_32to1
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Compiling entity Adder_STRUC
-- Compiling architecture Structural of Adder_STRUC
-- Compiling entity MySecondRISCVDatapath
-- Compiling architecture Structural of MySecondRISCVDatapath
-- Compiling entity bit32_32_1Mux
-- Compiling architecture Dataflow of bit32_32_1Mux
-- Compiling entity Control_Logic
-- Compiling architecture Behavioral of Control_Logic
-- Compiling entity N_bit_Ripple_Adder_STRUC
-- Compiling architecture Structural of N_bit_Ripple_Adder_STRUC
-- Compiling entity MyFirstRISCVDatapath
-- Compiling architecture Structural of MyFirstRISCVDatapath
-- Compiling entity ALU
-- Compiling architecture Structural of ALU
-- Compiling entity and_xor
-- Compiling architecture Structural of and_xor
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity mux2t1
-- Compiling architecture Dataflow of mux2t1
-- Compiling entity add_sub_slt
-- Compiling architecture Structural of add_sub_slt
-- Compiling entity or_nor
-- Compiling architecture Structural of or_nor
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity Register_File
-- Compiling architecture Structural of Register_File
-- Compiling entity extender_1to32
-- Compiling architecture behavioral of extender_1to32
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity andg2_N
-- Compiling architecture structural of andg2_N
-- Compiling entity extender_12t32
-- Compiling architecture dataflow of extender_12t32
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity Adder_Subtractor
-- Compiling architecture Structural of Adder_Subtractor
-- Compiling entity Fetch_Logic
-- Compiling architecture Structural of Fetch_Logic
-- Loading package RISCV_types
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
-- Compiling entity mux2t1_STR
-- Compiling architecture Structural of mux2t1_STR
-- Compiling entity barrelShifter
-- Compiling architecture behavioral of barrelShifter
-- Compiling entity xorg2_N
-- Compiling architecture structural of xorg2_N
End time: 18:55:35 on Nov 10,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
