/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [18:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  reg [8:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [33:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [27:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[100] & in_data[103]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_1z);
  assign celloutsig_1_19z = ~(in_data[155] & celloutsig_1_10z);
  assign celloutsig_0_0z = ~(in_data[58] | in_data[15]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_57z = ~(celloutsig_0_1z | in_data[64]);
  assign celloutsig_1_8z = ~(celloutsig_1_5z | celloutsig_1_5z);
  assign celloutsig_1_13z = ~(celloutsig_1_1z | celloutsig_1_6z[8]);
  assign celloutsig_0_7z = ~(celloutsig_0_1z | celloutsig_0_0z);
  assign celloutsig_0_15z = ~(celloutsig_0_1z | celloutsig_0_4z);
  assign celloutsig_0_32z = ~(celloutsig_0_2z | celloutsig_0_15z);
  assign celloutsig_0_58z = celloutsig_0_38z[4] | ~(celloutsig_0_43z);
  assign celloutsig_1_1z = in_data[156] | ~(celloutsig_1_0z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= { in_data[23:20], celloutsig_0_2z };
  assign celloutsig_0_9z = { _00_, celloutsig_0_1z } / { 1'h1, _00_ };
  assign celloutsig_0_10z = { in_data[62:45], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_21z[6:2], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_6z } / { 1'h1, celloutsig_0_20z[6:0] };
  assign celloutsig_0_26z = { in_data[56:28], celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_2z } / { 1'h1, celloutsig_0_23z[3:0], celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_43z = celloutsig_0_4z & ~(in_data[14]);
  assign celloutsig_0_17z = celloutsig_0_1z & ~(celloutsig_0_12z[1]);
  assign celloutsig_0_16z = | { _00_[3:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_24z = | { _00_[3:1], _00_ };
  assign celloutsig_0_4z = ^ { _00_[2:0], _00_ };
  assign celloutsig_1_2z = ^ { in_data[128:126], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = ^ { in_data[184:149], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_6z = ^ { celloutsig_0_1z, _00_, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_10z = ^ { celloutsig_1_4z[11:10], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_11z = ^ { celloutsig_1_6z[5:3], celloutsig_1_4z };
  assign celloutsig_1_18z = ^ { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_8z = ^ { in_data[77:76], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_14z = ^ { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_18z = ^ { celloutsig_0_12z[1:0], celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_2z = ^ { in_data[69:68], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_26z[8:4], celloutsig_0_32z } >>> { celloutsig_0_23z[3:1], celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_18z };
  assign celloutsig_1_12z = { celloutsig_1_6z[7:2], celloutsig_1_10z } >>> { celloutsig_1_4z[9:7], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_13z = in_data[44:38] >>> { celloutsig_0_9z[1:0], celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_4z = in_data[123:112] - { in_data[129:122], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z } - in_data[167:140];
  assign celloutsig_0_12z = { in_data[78:76], celloutsig_0_2z } - in_data[9:6];
  assign celloutsig_0_19z = { celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_9z } - { celloutsig_0_10z[14:2], celloutsig_0_2z, _00_ };
  assign celloutsig_0_20z = { celloutsig_0_13z[6], celloutsig_0_13z } - { celloutsig_0_9z[5:1], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_15z };
  always_latch
    if (clkin_data[32]) celloutsig_0_21z = 9'h000;
    else if (clkin_data[96]) celloutsig_0_21z = { celloutsig_0_19z[16:9], celloutsig_0_16z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
