question,A,B,C,D,E,answer,explanation
<p>A voltage tripler circuit and voltage quadrupler circuit use identical components. Then</p>,voltage regulation in both circuits will be same,voltage regulation in both may or may not be same,voltage regulation in quadrupler circuit will be better than in tripler circuit,voltage regulation in quadrupler circuit will be poorer than in tripler circuit,,D," <p>Since voltage quadrupler circuit uses more components, voltage drop will be more and voltage regulation poorer.</p> "
"<p>A Ge diode operated at a junction temperature of 27°C. For a forward current of 10 mA, V<sub>D</sub> is found to be 0.3 V. If V<sub>D</sub> = 0.4 V then forward current will be</p>",400 mA,475 mA,477 mA,480 mA,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/366-554-1.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> <i>i</i><sub>D2</sub> = (47.73) x 10 mA = 466 mA.</p> "
<p>In a power amplifier the collector current flows for 270° of the input cycle. The operations is</p>,class A,class B,class AB,class C,,C, <p>In class A operation I<sub>C</sub> exists for 360°. In class B operation I<sub>C</sub> exists for 180°. In between there is the class AB.</p> 
"<p>An amplifier has input impedance of 4 kΩ and output impedance of 80 kΩ. It is used in negative feedback circuit with 10% feedback. If open loop gain is 90, the closed loop input and output impedances are</p>",40 kΩ and 8 kΩ respectively,4 kΩ and 80 kΩ respectively,0.4 kΩ and 800 kΩ respectively,8 kΩ and 160 kΩ respectively,,A," <p>Closed loop input impedance = 4 (1 + 0.1 x 90) = 40 kΩ, </p>
<p>Closed loop Output impedance = <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/361-220-1.png""/> = 8 kΩ.</p> "
"<p>In figure the current through resistor R<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/318-254-1.png""/></p>",is always equal to 130 mA,may vary between 130 mA and 10 mA,may vary between 65 mA and 10 mA,is always equal to 65 mA,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/362-255-1.png""/>.</p> "
"<p>In a negative feedback amplifier A = 100, β = 0.04 and V<sub><i>s</i></sub> = 50 mV, then feedback will be</p>",4,8,10,2,,A, <p>Feed back factor (βA) = 4.</p> 
"<p>For an <i>npn</i> transistor connected as shown in the figure V<sub>BE</sub> = 0.7 volts. Given that reverse saturation current of the junction at room temperature 300K is 10<sup>-13</sup>A, the emitter current.<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/333-522-1.png""/></p>",30 mA,39 mA,49 mA,20 mA,,C," <p>I<sub>E</sub> = <span class=""symbol"">a</span>I<sub>E</sub> + I<sub>CBO</sub> and <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/365-522-1.png""/> approximated.</p>
<p>But <span class=""symbol"">a</span> is not given in the question. It is not possible to find.</p> "
"<p>The dc output voltage of the circuit is<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/330-479-1.png""/></p>",4.3 V,1.369 V,3.87 V,1.94 V,,B," <p>This is half wave Rectifier, because in +ve cycle both the diode will be in forward biased.</p>
<p>For +ve cycle, <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-479-1.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-479-2.png""/></p>
<p>V<sub>o max</sub> = I<sub>max</sub>. R<sub>eq</sub></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 2.59 x 10<sup>-3</sup> x 1.66 x 10<sup>3</sup></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 4.299 volt.</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-479-3.png""/></p> "
<p>A voltage doubler circuit is fed by a voltage V<sub><i>m</i></sub> sin ω<i>t</i>. The output voltage will be nearly 2 V<sub><i>m</i></sub> only if</p>,load resistance is small,load resistance is large,load resistance is neither small nor large,either (a) or (c),,B," <p>If load resistance is large, current would be low and voltage drop would be low.</p> "
<p>The purpose of connecting a coupling capacitor in the output circuit of an amplifier is</p>,to increase voltage gain,to increase collector current,to block dc collector voltage,all of the above,,C, <p>Capacitor acts for ac or dc.</p> 
<p>Which component is allowed to pass through it by a choke filter?</p>,Dc,Ac,Both dc and ac,Only high frequency ac,,A, <p>X<sub>L</sub> is zero for dc.</p> 
<p>In an amplifier the stray capacitances assume impedance at low frequencies</p>,True,False,,,,B," <p>Stray capacitances assume importance at high frequencies because <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/367-1022-1.png""/>.</p> "
<p>In CE amplifier the base current is very high.</p>,True,False,,,,B, <p>Base current is small.</p> 
"<p>In the graphical analysis of CE amplifier circuit, the upper end of load line is called</p>",saturation point,cut off point,Q point,none of the above,,A, <p>Current is maximum at saturation point.</p> 
"<p>A full wave rectifier supplies a load of 1 kΩ. The a.c. Voltage applied to the diodes is 220 - 0 - 220 Volts rms. If diode resistance is neglected, then Average d.c. Voltage</p>",220 V,200 V,198 V,0 volts,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/365-497-1.png""/>.</p> "
"<p>In the graphical analysis of an amplifier circuit, the slope of dc load line depends on</p>",load resistance only,collector supply voltage only,both load resistance and collector supply voltage,none of the above,,A," <p>Slope is <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/359-4-1.png""/>.</p> "
"<p>In figure we need an ac ground. The proper value of C is<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/321-302-1.png""/></p>",1000 μF,100 μF,10 μF,1 μF,,A, <p>X<sub>C</sub> should be less than 10% of 10 kΩ. There X<sub>C</sub> &lt; 1000 Ω.</p> 
"<p>For the circuit in figure the output wave shape is<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/315-206-1.png""/></p>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/315-206-2.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/315-206-3.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/315-206-4.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/315-206-5.png""/>",,D, <p>It is a biased limiter circuit. During positive half clipping is at 5 V due to battery.</p> 
"<p>In figure V<sub>0</sub> =<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/327-431-1.png""/></p>",11 V<sub><i>i</i></sub>,10 V<sub><i>i</i></sub>,V<sub><i>i</i></sub>,0,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/363-431-1.png""/> .</p> "
"<p>In figure, I<sub>D</sub> = 4 mA. Then V<sub>S</sub> =<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/310-143-1.png""/></p>",20 V,16 V,6 V,0.6 V,,C, <p>V<sub>S</sub> = 4 x 10<sup>-3</sup> x 1.5 x 10<sup>-3</sup> = 6 V.</p> 
"<p>The circuit shown is<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/330-475-1.png""/></p>",voltage series feedback amplifier,transconductance amplifier,transresistance amplifier with open circuit mutual resistance R<sub>F</sub>,transresistance amplifier with short circuit mutual resistance R<sub>F</sub>,,C," <p>Circuit can be redrawn as.</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-475-1.png""/></p>
<p>This is an inverting amplifier with inverting terminal virtual ground.</p>
<p>Hence, V<sub>o</sub> = - <i>i</i><sub>in</sub> R<sub>F</sub></p>
<p>This R<sub>F</sub> is termed as mutual resistance here, R<sub><i>m</i></sub>. </p>
<p>output voltage with load</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-475-2.png""/></p>
<p>Where R<sub>0</sub> is output Resistance of Op-Amp. </p>
<p>if R<sub>L</sub> &gt;&gt; R<sub>0</sub> output terminals become open circuited.</p>
<p>and V<sub>oL</sub> = R<sub><i>m</i></sub>.I<sub>in</sub> </p>
<p>where R<sub><i>m</i></sub> work as mutual resistance.</p> "
<p>Consider 49 cascaded amplifiers having individual rise time as 2 n sec. 3 n sec. ... 50 n sec. The input waveform rise time is 1 n sec. Then the output signal rise time is given time by (Assume output signal rise time is measured within 10 percent range of the final output signal.)</p>,39 - 28 μsec,2.28 μsec,0.228 μsec,39.28 μsec,,C," <p>Output rise time (<i>t</i><sub><i>r</i></sub>) <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-aa=.gif""/> 1.1<span class=""root""><i>t</i><sub><i>i</i>0</sub><sup>2</sup> + <i>t</i><sub>1</sub><sup>2</sup> + ... + <i>t</i><sub>49</sub><sup>2</sup></span>, </p>
<p>where <i>t</i>, <i>t</i><sub>2</sub> ... <i>t</i><sub>49</sub> are the individual rise time.</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> <i>t</i><sub><i>r</i></sub> <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-aa=.gif""/> 1.1 <span class=""root"">(1 ns)<sup>2</sup> + (2 ns)<sup>2</sup> + (50 ns)<sup>2</sup></span></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-aa=.gif""/> 1.1<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/364-482-1.png""/> <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-aa=.gif""/> 0.228 msec.</p> "
"<p>The zener diode in the rectangular circuit shown in the figure has a zener voltage of 5.8 volts and a zener knee current of 0.5 mA. The maximum load current drawn from this circuit ensuring proper functioning over the input voltage range between 20 and 30 volts, is<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/333-525-1.png""/></p>",23.7 mA,14.2 mA,13.7 mA,24.2 mA,,D," <p>It is zener diode, hence 5.8 volt remain constant.</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> By applying KVL</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 30 = 1000 I<sub>max</sub> + 5.8</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> I<sub>max</sub> = 24.2 mA.</p> "
"<p>In figure, I<sub>D</sub> = 4 mA. Then V<sub>DS</sub> =<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/310-143-1.png""/></p>",20 V,16 V,4 V,0.4 V,,C, <p>V<sub>DS</sub> = V<sub>D</sub> - V<sub>S</sub> = 10<sup>-6</sup> = 4 V.</p> 
"<p>In figure, V<sub>0</sub> =<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/325-402-1.png""/></p>",20 V,10 V,5 V,0,,D, <p>Both collector terminals are at the same potential.</p> 
"<p>In the circuit of figure diode will conduct<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/314-198-1.png""/></p>",from 90 to 180° in the positive half cycle,from 30° to 180° in the positive half cycle,from 50° to 160° in the positive half cycle,from 30° to 150° in the positive half cycle,,D, <p>Diode will conduct when instantaneous value of ac voltage is more than 50 V.</p> 
<p>The input to integrating op-amp is a rectangular wave. The output will be</p>,a sine wave,a rectangular wave,a triangular wave,none of the above,,C, <p>Integral of constant is <i>t</i>.</p> 
<p>The most widely used diode rectifier circuit is</p>,half wave,full wave with centre tapped transformer,bridge,either (a) or (b),,C, <p>Bridge rectifier has the advantage of lower PIV. Moreover it does not require centre tapped transformer.</p> 
"<p>In figure, V<sub>0</sub> =<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/328-440-1.png""/></p>",-1 V,2 V,+1 V,+15 V,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/363-440-1.png""/>.</p> "
<p>The main advantage of a crystal oscillator</p>,can oscillate any frequency,gives a high output voltage,frequency of oscillation is almost constant,can operates at a low dc voltage,,C, <p>Crystal oscillator has the advantage of frequency stability.</p> 
"<p>A full wave rectifier circuit using centre tapped transformer, the input frequency 50 Hz. The frequency of output is</p>",100 Hz,50 Hz,25 Hz,none of the above,,A, <p>There are two output waves in one cycle of input wave.</p> 
"<p>If the midband gain of an amplifier is 40 dB, the gain at half power frequency is</p>",37 dB,30 dB,20 dB,13 dB,,A, <p>Half power frequency is -3 dB frequency.</p> 
<p>It is desired to reduce distortion in an amplifier from 8% to 2% by using 5% negative feedback. The open and closed loop gains respectively are</p>,60 and 15,15 and 60,6 and 1.5,1.5 and 6,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/361-208-1.png""/>.</p> "
<p>An ideal op-amp requires</p>,zero input offset voltage,low input offset voltage,high input offset voltage,infinite input offset voltage,,A, <p>An ideal Op-amp has identical transistors and hence does not require input offset voltage.</p> 
"<p>The JFET in the circuit shown in figure has an I<sub>DSS</sub> = 10 mA and V<sub><i>p</i></sub> = -5V. The value of the resistance R<sub><i>s</i></sub> for a drain current I<sub>DS</sub> = 6.4 mA is<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/331-485-1.png""/></p>",156 Ω,470 Ω,560 Ω,1 kΩ,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/365-485-1.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/365-485-2.png""/></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> V<sub>GS</sub> = - 1 V</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> I<sub>DS</sub>.R<sub>S</sub> = - V<sub>GS</sub></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/365-485-3.png""/>.</p> "
"<p>In figure, V<sub>0</sub> =<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/315-207-1.png""/></p>",zero,5.7 V,6.9 V,12.6 V,,C, <p>Output voltage is j 6.3 + 0.7 V.</p> 
"<p>In the op-amp circuit of figure, V<sub>0</sub> =<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/317-226-1.png""/></p>",10 V,-10 V,5 V,-5 V,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/361-226-1.png""/></p> "
"<p>In figure the zener has a resistance of 5 ohms. As the load resistance is varied, the output voltage<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/318-257-1.png""/></p>",will remain constant at 12 V,will vary between 12.05 and 12.65 V,will vary from 10 to 20 V,will remain constant at 12.05 V,,B," <p>V<sub>0</sub> = 12 + I<sub><i>z</i></sub> x 5, Max I<sub><i>z</i></sub> = 130 mA, minimum I<sub><i>z</i></sub> = 10 mA.</p> "
<p>Percentage increase in the reverse saturation current of a diode if the temperature is increased from 25°C to 50°C</p>,50%,500%,565.7%,575.6%,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/366-552-1.png""/> = 2<sup>(T2 - T1)/10</sup></p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/366-552-1.png""/> = 2<sup>(50-25)/10</sup> x 100% <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 565.7% .</p> "
"<p>The transistor of following figure in Si diode with a base current of 40 μA and I<sub>CBO</sub> = 0, if V<sub>BB</sub> = 6V, R<sub>E</sub> = 2 kΩ and β = 90, I<sub>BQ</sub> = 20 μA then I<sub>EQ</sub> =<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/335-562-1.png""/></p>",1800 μA,180 μA,2000 μA,3000 μA,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/366-562-1.png""/>, I<sub>CQ</sub> = β I<sub>BQ</sub> = 90 x 20 μA = 1800 μA.</p> "
"<p>In a self bias circuit for CE amplifier, an increase in emitter resistance R<sub>E</sub> results in</p>",increase in emitter voltage,decrease in emitter voltage,increase in emitter current,decrease in emitter current,,D, <p>Emitter voltage is the same. Increase of emitter resistance decreases with emitter current.</p> 
"<p>For a BJT if β = 50, I<sub>CEO</sub> = 3 μA and I<sub>C</sub> = 1.2 mA then I<sub>E</sub></p>",1 mA,1.2 mA,1.3 mA,1.4 mA,,B, <p>I<sub>E</sub> = I<sub>C</sub> + I<sub>B</sub> .</p> 
"<p>In the CE circuit shown in figure the slope of ac load line will be<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/309-129-1.png""/></p>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/309-129-2.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/309-129-3.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/309-129-4.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/309-129-5.png""/>",,B," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/360-129-1.png""/>.</p> "
"<p>When the circuit is switched on, the loop gain of a Wien bridge oscillator is</p>",1,more than 1,less than 1,about 0.5,,B, <p>The initial loop gain must be more than 1.</p> 
"<p>The op-amp circuit shown in the figure is a filter. The type of filter and its cut off type of filter and its cut off frequency are respectively.<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/333-524-1.png""/></p>","high Pass, 1000 rad/sec","low Pass, 100 rad/sec","high Pass, 10000 rad/sec","low pass, 10000 rad/sec",,A," <p>At 1000 Hz frequency, </p>
<p>Hence, high pass filter, <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/365-524-1.png""/>.</p> "
"<p>In a capacitor filter, the time constant R<sub>L</sub>C should be small.</p>",True,False,,,,B, <p>Time constant should be large.</p> 
<p>A 741 type op-amp has a gain bandwidth product of 1 MHz. A non-inverting amplifier using this op-amp and having a voltage gain of 20 dB will exhibit a -3dB bandwidth of</p>,50 kHz,100 kHz,"<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/332-514-1.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/332-514-2.png""/>",,B," <p>As we know, Gain Bandwidth, Product = β x A</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 10<sup>6</sup> = β x A</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 20 log A = 20</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> A = 10' <img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/1-sym-imp.gif""/> 10</p>
<p>β = 100 kHz.</p> "
"<p>In a full wave rectifier circuit using centre tapped transformer, the peak voltage across half the secondary winding is 40 V. If diodes are ideal, the average output voltage is</p>",40 V,25.5 V,20 V,2.55 V,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/361-232-1.png""/>.</p> "
"<p>In the circuit of figure, PIV can be up to<br/><img src=""/_files/images/electronics-and-communication-engineering/analog-electronics/314-194-1.png""/></p>",E<sub><i>m</i></sub>,2 E<sub><i>m</i></sub>,0.5 E<sub><i>m</i></sub>,"<span class=""root"">2</span> E<sub><i>m</i></sub>",,B, <p>Peak inverse voltage can be upto 2E<sub>m</sub> since capacitor can store charge equal to E<sub>m</sub>.</p> 
