#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12fbf20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12f9b30 .scope module, "tb" "tb" 3 57;
 .timescale -12 -12;
L_0x12fd540 .functor NOT 1, L_0x13288c0, C4<0>, C4<0>, C4<0>;
L_0x13280d0 .functor XOR 10, L_0x1328580, L_0x1328620, C4<0000000000>, C4<0000000000>;
L_0x1328820 .functor XOR 10, L_0x13280d0, L_0x1328750, C4<0000000000>, C4<0000000000>;
v0x13253d0_0 .net *"_ivl_10", 9 0, L_0x1328750;  1 drivers
v0x13254d0_0 .net *"_ivl_12", 9 0, L_0x1328820;  1 drivers
v0x13255b0_0 .net *"_ivl_2", 9 0, L_0x13284e0;  1 drivers
v0x1325670_0 .net *"_ivl_4", 9 0, L_0x1328580;  1 drivers
v0x1325750_0 .net *"_ivl_6", 9 0, L_0x1328620;  1 drivers
v0x1325880_0 .net *"_ivl_8", 9 0, L_0x13280d0;  1 drivers
v0x1325960_0 .net "a", 2 0, v0x1321c50_0;  1 drivers
v0x1325ab0_0 .net "b", 2 0, v0x1321d10_0;  1 drivers
v0x1325c00_0 .var "clk", 0 0;
v0x1325d30_0 .net "out_not_dut", 5 0, L_0x13282d0;  1 drivers
v0x1325e00_0 .net "out_not_ref", 5 0, L_0x1326b80;  1 drivers
v0x1325ed0_0 .net "out_or_bitwise_dut", 2 0, L_0x1327ba0;  1 drivers
v0x1325f70_0 .net "out_or_bitwise_ref", 2 0, L_0x1326690;  1 drivers
v0x1326030_0 .net "out_or_logical_dut", 0 0, L_0x1328190;  1 drivers
v0x1326100_0 .net "out_or_logical_ref", 0 0, L_0x1326910;  1 drivers
v0x13261d0_0 .var/2u "stats1", 287 0;
v0x1326270_0 .var/2u "strobe", 0 0;
v0x1326310_0 .net "tb_match", 0 0, L_0x13288c0;  1 drivers
v0x13263d0_0 .net "tb_mismatch", 0 0, L_0x12fd540;  1 drivers
v0x1326490_0 .net "wavedrom_enable", 0 0, v0x1321e80_0;  1 drivers
v0x1326560_0 .net "wavedrom_title", 511 0, v0x1321f20_0;  1 drivers
L_0x13284e0 .concat [ 6 1 3 0], L_0x1326b80, L_0x1326910, L_0x1326690;
L_0x1328580 .concat [ 6 1 3 0], L_0x1326b80, L_0x1326910, L_0x1326690;
L_0x1328620 .concat [ 6 1 3 0], L_0x13282d0, L_0x1328190, L_0x1327ba0;
L_0x1328750 .concat [ 6 1 3 0], L_0x1326b80, L_0x1326910, L_0x1326690;
L_0x13288c0 .cmp/eeq 10, L_0x13284e0, L_0x1328820;
S_0x12f91b0 .scope module, "good1" "reference_module" 3 106, 3 4 0, S_0x12f9b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_0x1326690 .functor OR 3, v0x1321c50_0, v0x1321d10_0, C4<000>, C4<000>;
L_0x1326910 .functor OR 1, L_0x1326720, L_0x13267f0, C4<0>, C4<0>;
L_0x1326a70 .functor NOT 3, v0x1321d10_0, C4<000>, C4<000>, C4<000>;
L_0x1326ae0 .functor NOT 3, v0x1321c50_0, C4<000>, C4<000>, C4<000>;
v0x12fd6c0_0 .net *"_ivl_12", 2 0, L_0x1326a70;  1 drivers
v0x12fd760_0 .net *"_ivl_14", 2 0, L_0x1326ae0;  1 drivers
L_0x7fefff5cf018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1320980_0 .net/2u *"_ivl_2", 2 0, L_0x7fefff5cf018;  1 drivers
v0x1320a40_0 .net *"_ivl_4", 0 0, L_0x1326720;  1 drivers
L_0x7fefff5cf060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1320b00_0 .net/2u *"_ivl_6", 2 0, L_0x7fefff5cf060;  1 drivers
v0x1320c30_0 .net *"_ivl_8", 0 0, L_0x13267f0;  1 drivers
v0x1320cf0_0 .net "a", 2 0, v0x1321c50_0;  alias, 1 drivers
v0x1320dd0_0 .net "b", 2 0, v0x1321d10_0;  alias, 1 drivers
v0x1320eb0_0 .net "out_not", 5 0, L_0x1326b80;  alias, 1 drivers
v0x1320f90_0 .net "out_or_bitwise", 2 0, L_0x1326690;  alias, 1 drivers
v0x1321070_0 .net "out_or_logical", 0 0, L_0x1326910;  alias, 1 drivers
L_0x1326720 .cmp/ne 3, v0x1321c50_0, L_0x7fefff5cf018;
L_0x13267f0 .cmp/ne 3, v0x1321d10_0, L_0x7fefff5cf060;
L_0x1326b80 .concat [ 3 3 0 0], L_0x1326ae0, L_0x1326a70;
S_0x13211d0 .scope module, "stim1" "stimulus_gen" 3 101, 3 19 0, S_0x12f9b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "a";
    .port_info 2 /OUTPUT 3 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1321c50_0 .var "a", 2 0;
v0x1321d10_0 .var "b", 2 0;
v0x1321db0_0 .net "clk", 0 0, v0x1325c00_0;  1 drivers
v0x1321e80_0 .var "wavedrom_enable", 0 0;
v0x1321f20_0 .var "wavedrom_title", 511 0;
S_0x1321430 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 40, 3 40 0, S_0x13211d0;
 .timescale -12 -12;
v0x1321690_0 .var/2s "count", 31 0;
E_0x12e2150/0 .event negedge, v0x1321db0_0;
E_0x12e2150/1 .event posedge, v0x1321db0_0;
E_0x12e2150 .event/or E_0x12e2150/0, E_0x12e2150/1;
E_0x12e1f20 .event posedge, v0x1321db0_0;
E_0x12e2190 .event negedge, v0x1321db0_0;
S_0x1321790 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x13211d0;
 .timescale -12 -12;
v0x1321990_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1321a70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x13211d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13220f0 .scope module, "top_module1" "top_module" 3 113, 4 1 0, S_0x12f9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
v0x13247b0_0 .net *"_ivl_27", 0 0, L_0x1327c80;  1 drivers
L_0x7fefff5cf0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1324870_0 .net *"_ivl_31", 1 0, L_0x7fefff5cf0a8;  1 drivers
v0x1324950_0 .net *"_ivl_34", 0 0, L_0x1327ef0;  1 drivers
L_0x7fefff5cf0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13249f0_0 .net *"_ivl_38", 1 0, L_0x7fefff5cf0f0;  1 drivers
v0x1324ad0_0 .net "a", 2 0, v0x1321c50_0;  alias, 1 drivers
v0x1324be0_0 .net "a_inv", 2 0, L_0x1327260;  1 drivers
v0x1324cc0_0 .net "b", 2 0, v0x1321d10_0;  alias, 1 drivers
v0x1324d80_0 .net "b_inv", 2 0, L_0x1327990;  1 drivers
v0x1324e60_0 .net "out_not", 5 0, L_0x13282d0;  alias, 1 drivers
v0x1324fd0_0 .net "out_or_bitwise", 2 0, L_0x1327ba0;  alias, 1 drivers
v0x1325090_0 .net "out_or_logical", 0 0, L_0x1328190;  alias, 1 drivers
L_0x1326d80 .part v0x1321c50_0, 0, 1;
L_0x1327010 .part v0x1321c50_0, 1, 1;
L_0x1327170 .part v0x1321c50_0, 2, 1;
L_0x1327260 .concat8 [ 1 1 1 0], L_0x1326d10, L_0x1326f80, L_0x1327100;
L_0x1327490 .part v0x1321d10_0, 0, 1;
L_0x1327700 .part v0x1321d10_0, 1, 1;
L_0x13278a0 .part v0x1321d10_0, 2, 1;
L_0x1327990 .concat8 [ 1 1 1 0], L_0x1327420, L_0x1327690, L_0x1327830;
L_0x1327c80 .reduce/or v0x1321c50_0;
L_0x1327d50 .concat [ 1 2 0 0], L_0x1327c80, L_0x7fefff5cf0a8;
L_0x1327ef0 .reduce/or v0x1321d10_0;
L_0x1327f90 .concat [ 1 2 0 0], L_0x1327ef0, L_0x7fefff5cf0f0;
L_0x1328190 .part L_0x1327c10, 0, 1;
L_0x13282d0 .concat [ 3 3 0 0], L_0x1327260, L_0x1327990;
S_0x13223b0 .scope module, "not_a0" "not_gate" 4 12, 4 60 0, S_0x13220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x1326d10 .functor NOT 1, L_0x1326d80, C4<0>, C4<0>, C4<0>;
v0x1322600_0 .net "in", 0 0, L_0x1326d80;  1 drivers
v0x13226e0_0 .net "out", 0 0, L_0x1326d10;  1 drivers
S_0x1322800 .scope module, "not_a1" "not_gate" 4 17, 4 60 0, S_0x13220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x1326f80 .functor NOT 1, L_0x1327010, C4<0>, C4<0>, C4<0>;
v0x1322a30_0 .net "in", 0 0, L_0x1327010;  1 drivers
v0x1322b10_0 .net "out", 0 0, L_0x1326f80;  1 drivers
S_0x1322c30 .scope module, "not_a2" "not_gate" 4 22, 4 60 0, S_0x13220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x1327100 .functor NOT 1, L_0x1327170, C4<0>, C4<0>, C4<0>;
v0x1322e90_0 .net "in", 0 0, L_0x1327170;  1 drivers
v0x1322f50_0 .net "out", 0 0, L_0x1327100;  1 drivers
S_0x1323070 .scope module, "not_b0" "not_gate" 4 27, 4 60 0, S_0x13220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x1327420 .functor NOT 1, L_0x1327490, C4<0>, C4<0>, C4<0>;
v0x13232a0_0 .net "in", 0 0, L_0x1327490;  1 drivers
v0x1323380_0 .net "out", 0 0, L_0x1327420;  1 drivers
S_0x13234a0 .scope module, "not_b1" "not_gate" 4 32, 4 60 0, S_0x13220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x1327690 .functor NOT 1, L_0x1327700, C4<0>, C4<0>, C4<0>;
v0x1323720_0 .net "in", 0 0, L_0x1327700;  1 drivers
v0x1323800_0 .net "out", 0 0, L_0x1327690;  1 drivers
S_0x1323920 .scope module, "not_b2" "not_gate" 4 37, 4 60 0, S_0x13220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x1327830 .functor NOT 1, L_0x13278a0, C4<0>, C4<0>, C4<0>;
v0x1323b50_0 .net "in", 0 0, L_0x13278a0;  1 drivers
v0x1323c30_0 .net "out", 0 0, L_0x1327830;  1 drivers
S_0x1323d50 .scope module, "or0" "or_gate" 4 43, 4 66 0, S_0x13220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in1";
    .port_info 1 /INPUT 3 "in2";
    .port_info 2 /OUTPUT 3 "out";
L_0x1327ba0 .functor OR 3, v0x1321c50_0, v0x1321d10_0, C4<000>, C4<000>;
v0x1323f30_0 .net "in1", 2 0, v0x1321c50_0;  alias, 1 drivers
v0x1324060_0 .net "in2", 2 0, v0x1321d10_0;  alias, 1 drivers
v0x1324170_0 .net "out", 2 0, L_0x1327ba0;  alias, 1 drivers
S_0x13242b0 .scope module, "or1" "or_gate" 4 50, 4 66 0, S_0x13220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in1";
    .port_info 1 /INPUT 3 "in2";
    .port_info 2 /OUTPUT 3 "out";
L_0x1327c10 .functor OR 3, L_0x1327d50, L_0x1327f90, C4<000>, C4<000>;
v0x1324490_0 .net "in1", 2 0, L_0x1327d50;  1 drivers
v0x1324590_0 .net "in2", 2 0, L_0x1327f90;  1 drivers
v0x1324670_0 .net "out", 2 0, L_0x1327c10;  1 drivers
S_0x1325200 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x12f9b30;
 .timescale -12 -12;
E_0x12ca9f0 .event anyedge, v0x1326270_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1326270_0;
    %nor/r;
    %assign/vec4 v0x1326270_0, 0;
    %wait E_0x12ca9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13211d0;
T_3 ;
    %fork t_1, S_0x1321430;
    %jmp t_0;
    .scope S_0x1321430;
t_1 ;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v0x1321690_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %split/vec4 3;
    %assign/vec4 v0x1321c50_0, 0;
    %assign/vec4 v0x1321d10_0, 0;
    %wait E_0x12e2190;
    %pushi/vec4 30, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12e1f20;
    %load/vec4 v0x1321690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1321690_0, 0, 32;
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v0x1321c50_0, 0;
    %assign/vec4 v0x1321d10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1321a70;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12e2150;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v0x1321c50_0, 0;
    %assign/vec4 v0x1321d10_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .scope S_0x13211d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x12f9b30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1325c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326270_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12f9b30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1325c00_0;
    %inv;
    %store/vec4 v0x1325c00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12f9b30;
T_6 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1321db0_0, v0x13263d0_0, v0x1325960_0, v0x1325ab0_0, v0x1325f70_0, v0x1325ed0_0, v0x1326100_0, v0x1326030_0, v0x1325e00_0, v0x1325d30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12f9b30;
T_7 ;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_bitwise", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_or_bitwise" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_logical", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_or_logical" {0 0 0};
T_7.3 ;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_not", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_not" {0 0 0};
T_7.5 ;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12f9b30;
T_8 ;
    %wait E_0x12e2150;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13261d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13261d0_0, 4, 32;
    %load/vec4 v0x1326310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13261d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13261d0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13261d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1325f70_0;
    %load/vec4 v0x1325f70_0;
    %load/vec4 v0x1325ed0_0;
    %xor;
    %load/vec4 v0x1325f70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13261d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13261d0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1326100_0;
    %load/vec4 v0x1326100_0;
    %load/vec4 v0x1326030_0;
    %xor;
    %load/vec4 v0x1326100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13261d0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13261d0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1325e00_0;
    %load/vec4 v0x1325e00_0;
    %load/vec4 v0x1325d30_0;
    %xor;
    %load/vec4 v0x1325e00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13261d0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x13261d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13261d0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vectorgates/vectorgates_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/vectorgates/iter0/response47/top_module.sv";
