Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct  1 23:50:06 2023
| Host         : Dawg running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mult_toplevel_control_sets_placed.rpt
| Design       : mult_toplevel
| Device       : xc7s50
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------------+---------------------------+------------------+----------------+--------------+
|        Clock Signal        |              Enable Signal             |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+----------------------------------------+---------------------------+------------------+----------------+--------------+
|  ctrl/ADD_reg_i_2_n_0      |                                        |                           |                1 |              1 |         1.00 |
|  ctrl/SHIFTXAB_reg_i_2_n_0 |                                        |                           |                1 |              1 |         1.00 |
|  ctrl/SUB_reg_i_2_n_0      |                                        |                           |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG             | ctrl/E[0]                              | button_sync[1]/RstLdClr_S |                6 |              8 |         1.33 |
|  Clk_IBUF_BUFG             | ctrl/q_reg                             |                           |                7 |             16 |         2.29 |
|  Clk_IBUF_BUFG             |                                        |                           |                7 |             20 |         2.86 |
|  Clk_IBUF_BUFG             | ctrl/FSM_onehot_curr_state[19]_i_1_n_0 | button_sync[1]/RstLdClr_S |                4 |             20 |         5.00 |
+----------------------------+----------------------------------------+---------------------------+------------------+----------------+--------------+


