0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/Jesse/Desktop/cse320 team project git/CSE320-Project-Files/source files/Deserializer.sv,1512057583,systemVerilog,,,,Deserializer,,xil_defaultlib,,,,,,
C:/Users/Jesse/Desktop/cse320 team project git/CSE320-Project-Files/source files/timer_tb.sv,1512071857,systemVerilog,,,,timer_tb,,xil_defaultlib,,,,,,
C:/Users/Jesse/Desktop/cse320 team project git/CSE320-Project-Files/teamproject/teamproject.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
