Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: BOOTER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BOOTER.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BOOTER"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : BOOTER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/COA/cpu301/booter.vhd" in Library work.
Architecture rtl of Entity booter is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <BOOTER> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <BOOTER> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <Flash_we> in unit <BOOTER> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <BOOTER> analyzed. Unit <BOOTER> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BOOTER>.
    Related source file is "C:/COA/cpu301/booter.vhd".
WARNING:Xst:1306 - Output <Flash_ce> is never assigned.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reload                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_init1                                        |
    | Power Up State     | s_init1                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Flash_oe>.
    Found 16-bit register for signal <Flash_addr<15:0>>.
    Found 16-bit tristate buffer for signal <Flash_data>.
    Found 16-bit up counter for signal <Addr>.
    Found 16-bit register for signal <Data>.
    Found 16-bit register for signal <Mtridata_Flash_data> created at line 71.
    Found 1-bit register for signal <Mtrien_Flash_data> created at line 71.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <BOOTER> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 20
 1-bit register                                        : 18
 16-bit register                                       : 2
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <State/FSM> on signal <State[1:6]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 s_init1 | 000001
 s_init2 | 000010
 s_load  | 000100
 s_write | 001000
 s_wait  | 010000
 s_over  | 100000
---------------------
WARNING:Xst:1710 - FF/Latch <Mtridata_Flash_data_0> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_1> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_2> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_3> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_4> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_5> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_6> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_7> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_8> (without init value) has a constant value of 0 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_9> (without init value) has a constant value of 0 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_10> (without init value) has a constant value of 0 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_11> (without init value) has a constant value of 0 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_12> (without init value) has a constant value of 0 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_13> (without init value) has a constant value of 0 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_14> (without init value) has a constant value of 0 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_15> (without init value) has a constant value of 0 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<1> Mtridata_Flash_data<1> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<2> Mtridata_Flash_data<2> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<3> Mtridata_Flash_data<3> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<4> Mtridata_Flash_data<4> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<5> Mtridata_Flash_data<5> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<6> Mtridata_Flash_data<6> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<7> Mtridata_Flash_data<7> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<8> and Mtridata_Flash_data<9> Mtridata_Flash_data<9> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<8> and Mtridata_Flash_data<10> Mtridata_Flash_data<10> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<10> and Mtridata_Flash_data<11> Mtridata_Flash_data<11> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<10> and Mtridata_Flash_data<12> Mtridata_Flash_data<12> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<10> and Mtridata_Flash_data<13> Mtridata_Flash_data<13> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<10> and Mtridata_Flash_data<14> Mtridata_Flash_data<14> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<10> and Mtridata_Flash_data<15> Mtridata_Flash_data<15> signal will be lost.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_Flash_data<15:8>> (without init value) have a constant value of 0 in block <BOOTER>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Mtridata_Flash_data_0> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_1> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_2> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_3> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_4> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_5> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_6> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_Flash_data_7> (without init value) has a constant value of 1 in block <BOOTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<1> Mtridata_Flash_data<1> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<2> Mtridata_Flash_data<2> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<3> Mtridata_Flash_data<3> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<4> Mtridata_Flash_data<4> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<5> Mtridata_Flash_data<5> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<6> Mtridata_Flash_data<6> signal will be lost.
WARNING:Xst:638 - in unit BOOTER Conflict on KEEP property on signal Mtridata_Flash_data<0> and Mtridata_Flash_data<7> Mtridata_Flash_data<7> signal will be lost.

Optimizing unit <BOOTER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BOOTER, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : BOOTER.ngr
Top Level Output File Name         : BOOTER
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 80

Cell Usage :
# BELS                             : 61
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 15
#      LUT2                        : 1
#      LUT3                        : 4
#      LUT4                        : 4
#      LUT4_D                      : 1
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 56
#      FDC                         : 5
#      FDCE                        : 32
#      FDE                         : 18
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 78
#      IBUF                        : 1
#      IOBUF                       : 16
#      OBUF                        : 61
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       22  out of   8672     0%  
 Number of Slice Flip Flops:             40  out of  17344     0%  
 Number of 4 input LUTs:                 28  out of  17344     0%  
 Number of IOs:                          80
 Number of bonded IOBs:                  79  out of    250    31%  
    IOB Flip Flops:                      16
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 56    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reload_inv(Reload_inv1_INV_0:O)    | NONE(Addr_0)           | 38    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.823ns (Maximum Frequency: 207.340MHz)
   Minimum input arrival time before clock: 4.273ns
   Maximum output required time after clock: 4.897ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.823ns (frequency: 207.340MHz)
  Total number of paths / destination ports: 245 / 88
-------------------------------------------------------------------------
Delay:               4.823ns (Levels of Logic = 3)
  Source:            Addr_0 (FF)
  Destination:       State_FSM_FFd4 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Addr_0 to State_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  Addr_0 (Addr_0)
     LUT4:I0->O            1   0.704   0.595  State_cmp_eq00004 (State_cmp_eq00004)
     LUT4_D:I0->O          1   0.704   0.455  State_cmp_eq000041 (State_cmp_eq0000)
     LUT3:I2->O            1   0.704   0.000  State_FSM_FFd4-In1 (State_FSM_FFd4-In)
     FDC:D                     0.308          State_FSM_FFd4
    ----------------------------------------
    Total                      4.823ns (3.011ns logic, 1.812ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              4.273ns (Levels of Logic = 2)
  Source:            Reload (PAD)
  Destination:       Flash_addr_11 (FF)
  Destination Clock: Clk rising

  Data Path: Reload to Flash_addr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Reload_IBUF (Reload_IBUF)
     LUT2:I0->O           16   0.704   1.034  Flash_addr_10_and00001 (Flash_addr_10_and0000)
     FDE:CE                    0.555          Flash_addr_11
    ----------------------------------------
    Total                      4.273ns (2.477ns logic, 1.796ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              4.897ns (Levels of Logic = 1)
  Source:            Mtrien_Flash_data (FF)
  Destination:       Flash_data<15> (PAD)
  Source Clock:      Clk rising

  Data Path: Mtrien_Flash_data to Flash_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.591   1.034  Mtrien_Flash_data (Mtrien_Flash_data)
     IOBUF:T->IO               3.272          Flash_data_15_IOBUF (Flash_data<15>)
    ----------------------------------------
    Total                      4.897ns (3.863ns logic, 1.034ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.58 secs
 
--> 

Total memory usage is 275160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   47 (   0 filtered)
Number of infos    :    1 (   0 filtered)

