#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jan  6 09:28:28 2025
# Process ID: 6952
# Current directory: D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/uart_fifo_axi_util_vector_logic_0_0_synth_1
# Command line: vivado.exe -log uart_fifo_axi_util_vector_logic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_fifo_axi_util_vector_logic_0_0.tcl
# Log file: D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/uart_fifo_axi_util_vector_logic_0_0_synth_1/uart_fifo_axi_util_vector_logic_0_0.vds
# Journal file: D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/uart_fifo_axi_util_vector_logic_0_0_synth_1\vivado.jou
# Running On: DESKTOP-5CM83PC, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 4, Host memory: 12842 MB
#-----------------------------------------------------------
source uart_fifo_axi_util_vector_logic_0_0.tcl -notrace
