#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Feb 20 14:23:12 2017
# Process ID: 13828
# Current directory: C:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.runs/system_affine_rotation_generator_0_0_synth_1
# Command line: vivado.exe -log system_affine_rotation_generator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_affine_rotation_generator_0_0.tcl
# Log file: C:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.runs/system_affine_rotation_generator_0_0_synth_1/system_affine_rotation_generator_0_0.vds
# Journal file: C:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.runs/system_affine_rotation_generator_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_affine_rotation_generator_0_0.tcl -notrace
Command: synth_design -top system_affine_rotation_generator_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 349.063 ; gain = 139.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_affine_rotation_generator_0_0' [c:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_rotation_generator_0_0/synth/system_affine_rotation_generator_0_0.vhd:67]
INFO: [Synth 8-3491] module 'affine_rotation_generator' declared at 'c:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/8064/affine_rotation_generator.vhd:14' bound to instance 'U0' of component 'affine_rotation_generator' [c:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_rotation_generator_0_0/synth/system_affine_rotation_generator_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'affine_rotation_generator' [c:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/8064/affine_rotation_generator.vhd:27]
INFO: [Synth 8-4471] merging register 'a00_reg[31:0]' into 'cosine_reg[31:0]' [c:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/8064/affine_rotation_generator.vhd:121]
INFO: [Synth 8-4471] merging register 'a10_reg[31:0]' into 'sine_reg[31:0]' [c:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/8064/affine_rotation_generator.vhd:124]
INFO: [Synth 8-4471] merging register 'a11_reg[31:0]' into 'cosine_reg[31:0]' [c:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/8064/affine_rotation_generator.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'affine_rotation_generator' (1#1) [c:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/8064/affine_rotation_generator.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'system_affine_rotation_generator_0_0' (2#1) [c:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_rotation_generator_0_0/synth/system_affine_rotation_generator_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 385.484 ; gain = 176.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 385.484 ; gain = 176.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 676.465 ; gain = 0.266
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 676.465 ; gain = 467.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 676.465 ; gain = 467.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 676.465 ; gain = 467.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 676.465 ; gain = 467.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  24 Input     32 Bit        Muxes := 1     
	  23 Input     30 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module affine_rotation_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  24 Input     32 Bit        Muxes := 1     
	  23 Input     30 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[0]' (FD) to 'U0/a01_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[1]' (FD) to 'U0/a01_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[2]' (FD) to 'U0/a01_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[3]' (FD) to 'U0/a01_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[4]' (FD) to 'U0/a01_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[5]' (FD) to 'U0/a01_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[6]' (FD) to 'U0/a01_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[7]' (FD) to 'U0/a01_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[8]' (FD) to 'U0/a01_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[9]' (FD) to 'U0/a01_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[10]' (FD) to 'U0/a01_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[11]' (FD) to 'U0/a01_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[12]' (FD) to 'U0/a01_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[13]' (FD) to 'U0/a01_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[14]' (FD) to 'U0/a01_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[15]' (FD) to 'U0/a01_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[16]' (FD) to 'U0/a01_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[17]' (FD) to 'U0/a01_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[18]' (FD) to 'U0/a01_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[19]' (FD) to 'U0/a01_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[20]' (FD) to 'U0/a01_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[21]' (FD) to 'U0/a01_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[22]' (FD) to 'U0/a01_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[23]' (FD) to 'U0/a01_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[24]' (FD) to 'U0/a01_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[25]' (FD) to 'U0/a01_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[26]' (FD) to 'U0/a01_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[27]' (FD) to 'U0/a01_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[28]' (FD) to 'U0/a01_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[29]' (FD) to 'U0/a01_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/sine_reg[30]' (FD) to 'U0/a01_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/cosine_reg[26]' (FDE) to 'U0/cosine_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/cosine_reg[27]' (FDE) to 'U0/cosine_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/cosine_reg[28]' (FDE) to 'U0/cosine_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/cosine_reg[30]' (FDE) to 'U0/cosine_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/cosine_reg[31] )
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[31]) is unused and will be removed from module system_affine_rotation_generator_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 676.465 ; gain = 467.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 676.465 ; gain = 467.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 676.465 ; gain = 467.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/angle_reg[0]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[31]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/a01_reg[30]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/a01_reg[31] )
INFO: [Synth 8-3332] Sequential element (U0/a01_reg[31]) is unused and will be removed from module system_affine_rotation_generator_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 684.336 ; gain = 474.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 684.336 ; gain = 474.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 684.336 ; gain = 474.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 684.336 ; gain = 474.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 684.336 ; gain = 474.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 684.336 ; gain = 474.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 684.336 ; gain = 474.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |    95|
|3     |LUT2   |    87|
|4     |LUT3   |     4|
|5     |LUT4   |    17|
|6     |LUT5   |    56|
|7     |LUT6   |    89|
|8     |FDRE   |   116|
|9     |FDSE   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------------+------+
|      |Instance |Module                    |Cells |
+------+---------+--------------------------+------+
|1     |top      |                          |   500|
|2     |  U0     |affine_rotation_generator |   500|
+------+---------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 684.336 ; gain = 474.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 684.336 ; gain = 120.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 684.336 ; gain = 474.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 684.336 ; gain = 411.012
INFO: [Common 17-1381] The checkpoint 'C:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.runs/system_affine_rotation_generator_0_0_synth_1/system_affine_rotation_generator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_rotation_generator_0_0/system_affine_rotation_generator_0_0.xci
INFO: [Common 17-1381] The checkpoint 'C:/ZyboIP/examples/affine_transform_demo/affine_transform_demo.runs/system_affine_rotation_generator_0_0_synth_1/system_affine_rotation_generator_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 684.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 14:24:11 2017...
