#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a6cdd0 .scope module, "main" "main" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reset";
v0000000000c2e970_0 .net "A_O", 31 0, L_0000000000c89e60;  1 drivers
v0000000000c2f190_0 .var "Address", 31 0;
v0000000000c2d390_0 .net "C", 0 0, v0000000000c2df70_0;  1 drivers
v0000000000c2ef10_0 .net "C_U_out", 6 0, L_0000000000c8a220;  1 drivers
v0000000000c2e010_0 .net "DO", 31 0, v0000000000c213d0_0;  1 drivers
v0000000000c2d4d0_0 .net "DO_CU", 31 0, v0000000000c1ba80_0;  1 drivers
v0000000000c2dd90_0 .net "Data_RAM_Out", 31 0, v0000000000c1f3c0_0;  1 drivers
v0000000000c2e0b0_0 .net "EX_ALU_OP", 3 0, v0000000000b8c0b0_0;  1 drivers
v0000000000c2e330_0 .net "EX_Bit11_0", 31 0, v0000000000b84750_0;  1 drivers
v0000000000c2ebf0_0 .net "EX_Bit15_12", 3 0, v0000000000b83990_0;  1 drivers
v0000000000c2d110_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000bc1ea0;  1 drivers
v0000000000c2ea10_0 .net "EX_RF_Enable", 0 0, v0000000000b83350_0;  1 drivers
v0000000000c2d6b0_0 .net "EX_Shift_imm", 0 0, v0000000000b82f90_0;  1 drivers
v0000000000c2f4b0_0 .net "EX_addresing_modes", 7 0, v0000000000b83b70_0;  1 drivers
v0000000000c2e3d0_0 .net "EX_load_instr", 0 0, v0000000000b829f0_0;  1 drivers
v0000000000c2e5b0_0 .net "EX_mem_read_write", 0 0, v0000000000b82b30_0;  1 drivers
v0000000000c2eab0_0 .net "EX_mem_size", 0 0, v0000000000b83030_0;  1 drivers
v0000000000c2efb0_0 .net "ID_B_instr", 0 0, L_0000000000bc1420;  1 drivers
v0000000000c2de30_0 .net "ID_Bit11_0", 11 0, v0000000000c1c520_0;  1 drivers
v0000000000c2d250_0 .net "ID_Bit15_12", 3 0, v0000000000c1cb60_0;  1 drivers
v0000000000c2f370_0 .net "ID_Bit19_16", 3 0, v0000000000c1c8e0_0;  1 drivers
v0000000000c2f230_0 .net "ID_Bit23_0", 23 0, v0000000000c1b620_0;  1 drivers
v0000000000c2f690_0 .net "ID_Bit31_28", 3 0, v0000000000c1b8a0_0;  1 drivers
v0000000000c2ec90_0 .net "ID_Bit3_0", 3 0, v0000000000c1b260_0;  1 drivers
v0000000000c2e650_0 .net "ID_CU", 6 0, L_0000000000bc1810;  1 drivers
o0000000000bd3a58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c2f870_0 .net "ID_addresing_modes", 7 0, o0000000000bd3a58;  0 drivers
v0000000000c2d1b0_0 .net "ID_mem_read_write", 0 0, L_0000000000bc10a0;  1 drivers
o0000000000bd3ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c2d2f0_0 .net "ID_mem_size", 0 0, o0000000000bd3ab8;  0 drivers
o0000000000bd4028 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c2d570_0 .net "IF_ID_Load", 0 0, o0000000000bd4028;  0 drivers
v0000000000c2d750_0 .net "IF_ID_load", 0 0, v0000000000c1f780_0;  1 drivers
v0000000000c2f730_0 .net "MEM_A_O", 31 0, v0000000000b8a2b0_0;  1 drivers
v0000000000c2e6f0_0 .net "MEM_Bit15_12", 3 0, v0000000000b8a710_0;  1 drivers
v0000000000c2d7f0_0 .net "MEM_MUX3", 31 0, v0000000000b8a7b0_0;  1 drivers
v0000000000c2d890_0 .net "MEM_RF_Enable", 0 0, v0000000000b8bb10_0;  1 drivers
o0000000000bd6188 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c2f7d0_0 .net "MEM_load", 0 0, o0000000000bd6188;  0 drivers
v0000000000c2d930_0 .net "MEM_load_instr", 0 0, v0000000000b8b570_0;  1 drivers
v0000000000c2eb50_0 .net "MEM_mem_read_write", 0 0, v0000000000b8ac10_0;  1 drivers
v0000000000c2d9d0_0 .net "MEM_mem_size", 0 0, v0000000000b8bcf0_0;  1 drivers
v0000000000c2f2d0_0 .net "MUX1_signal", 1 0, v0000000000c1f140_0;  1 drivers
v0000000000c2e790_0 .net "MUX2_signal", 1 0, v0000000000c20860_0;  1 drivers
v0000000000c2da70_0 .net "MUX3_signal", 1 0, v0000000000c20f40_0;  1 drivers
v0000000000c2db10_0 .net "MUXControlUnit_signal", 0 0, v0000000000c204a0_0;  1 drivers
v0000000000c2dc50_0 .net "M_O", 31 0, L_0000000000bc1c00;  1 drivers
v0000000000c2e470_0 .net "Next_PC", 31 0, v0000000000c1cd40_0;  1 drivers
v0000000000c2e150_0 .net "PA", 31 0, v0000000000c28db0_0;  1 drivers
v0000000000c2dcf0_0 .net "PB", 31 0, v0000000000c27c30_0;  1 drivers
v0000000000c2f410_0 .net "PC4", 31 0, L_0000000000c89a00;  1 drivers
v0000000000c2ded0_0 .net "PCI", 31 0, L_0000000000bc2ae0;  1 drivers
v0000000000c30d10_0 .net "PCIN", 31 0, L_0000000000bc1e30;  1 drivers
v0000000000c308b0_0 .net "PCO", 31 0, L_0000000000bc2060;  1 drivers
v0000000000c30130_0 .net "PC_RF_ld", 0 0, v0000000000c20b80_0;  1 drivers
v0000000000c30a90_0 .net "PCin", 31 0, L_0000000000bc2920;  1 drivers
v0000000000c2fff0_0 .net "PD", 31 0, v0000000000c28450_0;  1 drivers
v0000000000c30950_0 .net "PW", 31 0, L_0000000000bc25a0;  1 drivers
o0000000000bd7c58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c2feb0_0 .net "RFLd", 0 0, o0000000000bd7c58;  0 drivers
o0000000000bd4178 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c2f9b0_0 .net "Reset", 0 0, o0000000000bd4178;  0 drivers
L_0000000000c310c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000c2ff50_0 .net "S", 0 0, L_0000000000c310c8;  1 drivers
o0000000000bd83d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c306d0_0 .net "SD", 3 0, o0000000000bd83d8;  0 drivers
v0000000000c30ef0_0 .net "SEx4_out", 31 0, L_0000000000bc1ab0;  1 drivers
v0000000000c30770_0 .net "SSE_out", 31 0, v0000000000c2d430_0;  1 drivers
o0000000000bd5768 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c30090_0 .net "Size", 0 0, o0000000000bd5768;  0 drivers
v0000000000c30630_0 .net "TA", 31 0, L_0000000000c8a0e0;  1 drivers
v0000000000c30e50_0 .net "WB_A_O", 31 0, v0000000000c1b1c0_0;  1 drivers
v0000000000c30450_0 .net "WB_Bit15_12", 3 0, v0000000000c1c7a0_0;  1 drivers
o0000000000bd7bf8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c30db0_0 .net "WB_Bit15_12_out", 3 0, o0000000000bd7bf8;  0 drivers
v0000000000c301d0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c1bf80_0;  1 drivers
v0000000000c30f90_0 .net "WB_RF_Enable", 0 0, v0000000000c1b080_0;  1 drivers
v0000000000c2faf0_0 .net "WB_load_instr", 0 0, v0000000000c1b9e0_0;  1 drivers
v0000000000c30270_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000c30310_0 .net "asserted", 0 0, L_0000000000bc21b0;  1 drivers
v0000000000c309f0_0 .net "cc_alu_1", 3 0, L_0000000000c89460;  1 drivers
v0000000000c2fb90_0 .net "cc_alu_2", 3 0, L_0000000000c89aa0;  1 drivers
v0000000000c30810_0 .net "cc_main_alu_out", 3 0, L_0000000000c8a900;  1 drivers
v0000000000c2fc30_0 .net "cc_out", 3 0, v0000000000c1bee0_0;  1 drivers
v0000000000c2fcd0_0 .net "choose_ta_r_nop", 0 0, v0000000000b8ab70_0;  1 drivers
o0000000000bd3098 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c2f910_0 .net "clk", 0 0, o0000000000bd3098;  0 drivers
v0000000000c2fa50_0 .var/i "code", 31 0;
v0000000000c30b30_0 .var "data", 31 0;
v0000000000c30bd0_0 .var/i "file", 31 0;
v0000000000c303b0_0 .net "mux_out_1", 31 0, L_0000000000bc2300;  1 drivers
v0000000000c2fd70_0 .net "mux_out_1_A", 31 0, v0000000000ad1630_0;  1 drivers
v0000000000c304f0_0 .net "mux_out_2", 31 0, L_0000000000bc20d0;  1 drivers
v0000000000c30590_0 .net "mux_out_2_B", 31 0, v0000000000c1cc00_0;  1 drivers
v0000000000c2fe10_0 .net "mux_out_3", 31 0, L_0000000000bc0fc0;  1 drivers
v0000000000c30c70_0 .net "mux_out_3_C", 31 0, v0000000000c1cde0_0;  1 drivers
S_0000000000a6cf60 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 440, 2 813 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000bc21b0 .functor BUFZ 1, v0000000000b8adf0_0, C4<0>, C4<0>, C4<0>;
v0000000000b8b610_0 .net "asserted", 0 0, L_0000000000bc21b0;  alias, 1 drivers
v0000000000b8adf0_0 .var "assrt", 0 0;
v0000000000b8a990_0 .var/i "c", 31 0;
v0000000000b8aa30_0 .net "cc_in", 3 0, v0000000000c1bee0_0;  alias, 1 drivers
v0000000000b8b250_0 .net "clk", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000b8af30_0 .net "instr_condition", 3 0, v0000000000c1b8a0_0;  alias, 1 drivers
v0000000000b8a350_0 .var/i "n", 31 0;
v0000000000b8b070_0 .var/i "v", 31 0;
v0000000000b8b2f0_0 .var/i "z", 31 0;
E_0000000000b9f290 .event posedge, v0000000000b8b250_0;
S_0000000000a6d0f0 .scope module, "Condition_Handler" "Condition_Handler" 2 452, 2 970 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b8aad0_0 .net "asserted", 0 0, L_0000000000bc21b0;  alias, 1 drivers
v0000000000b8a8f0_0 .net "b_instr", 0 0, L_0000000000bc1420;  alias, 1 drivers
v0000000000b8ab70_0 .var "choose_ta_r_nop", 0 0;
E_0000000000ba0750 .event edge, v0000000000b8b610_0, v0000000000b8a8f0_0;
S_0000000000a6f6c0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 466, 2 1087 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000b8b6b0_0 .net "A_O", 31 0, L_0000000000c89e60;  alias, 1 drivers
v0000000000b8bed0_0 .net "EX_Bit15_12", 3 0, v0000000000b83990_0;  alias, 1 drivers
v0000000000b8b4d0_0 .net "EX_RF_instr", 0 0, v0000000000b83350_0;  alias, 1 drivers
v0000000000b8ba70_0 .net "EX_load_instr", 0 0, v0000000000b829f0_0;  alias, 1 drivers
v0000000000b8a5d0_0 .net "EX_mem_read_write", 0 0, v0000000000b82b30_0;  alias, 1 drivers
v0000000000b8a3f0_0 .net "EX_mem_size", 0 0, v0000000000b83030_0;  alias, 1 drivers
v0000000000b8a2b0_0 .var "MEM_A_O", 31 0;
v0000000000b8a710_0 .var "MEM_Bit15_12", 3 0;
v0000000000b8a7b0_0 .var "MEM_MUX3", 31 0;
v0000000000b8bb10_0 .var "MEM_RF_Enable", 0 0;
v0000000000b8b570_0 .var "MEM_load_instr", 0 0;
v0000000000b8ac10_0 .var "MEM_mem_read_write", 0 0;
v0000000000b8bcf0_0 .var "MEM_mem_size", 0 0;
v0000000000b8bf70_0 .net "cc_main_alu_out", 3 0, L_0000000000c8a900;  alias, 1 drivers
v0000000000b8bd90_0 .net "clk", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000b8be30_0 .net "mux_out_3_C", 31 0, v0000000000c1cde0_0;  alias, 1 drivers
S_0000000000a6f850 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 348, 2 1045 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000b8c0b0_0 .var "EX_ALU_OP", 3 0;
v0000000000b84750_0 .var "EX_Bit11_0", 31 0;
v0000000000b83990_0 .var "EX_Bit15_12", 3 0;
v0000000000b83350_0 .var "EX_RF_instr", 0 0;
v0000000000b82f90_0 .var "EX_Shift_imm", 0 0;
v0000000000b83b70_0 .var "EX_addresing_modes", 7 0;
v0000000000b829f0_0 .var "EX_load_instr", 0 0;
v0000000000b82b30_0 .var "EX_mem_read_write", 0 0;
v0000000000b83030_0 .var "EX_mem_size", 0 0;
v0000000000b830d0_0 .net "ID_Bit11_0", 11 0, v0000000000c1c520_0;  alias, 1 drivers
v0000000000b82bd0_0 .net "ID_Bit15_12", 3 0, v0000000000c1cb60_0;  alias, 1 drivers
v0000000000b83a30_0 .net "ID_CU", 6 0, L_0000000000c8a220;  alias, 1 drivers
v0000000000b83210_0 .net "ID_addresing_modes", 7 0, o0000000000bd3a58;  alias, 0 drivers
v0000000000b83cb0_0 .net "ID_mem_read_write", 0 0, L_0000000000bc10a0;  alias, 1 drivers
v0000000000b83d50_0 .net "ID_mem_size", 0 0, o0000000000bd3ab8;  alias, 0 drivers
v0000000000b84110_0 .net "clk", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000ad1c70_0 .net "mux_out_1", 31 0, L_0000000000bc2300;  alias, 1 drivers
v0000000000ad1630_0 .var "mux_out_1_A", 31 0;
v0000000000b69a10_0 .net "mux_out_2", 31 0, L_0000000000bc20d0;  alias, 1 drivers
v0000000000c1cc00_0 .var "mux_out_2_B", 31 0;
v0000000000c1bb20_0 .net "mux_out_3", 31 0, L_0000000000bc0fc0;  alias, 1 drivers
v0000000000c1cde0_0 .var "mux_out_3_C", 31 0;
S_0000000000a67280 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 155, 2 983 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000c1c3e0_0 .net "DataOut", 31 0, v0000000000c213d0_0;  alias, 1 drivers
v0000000000c1b580_0 .net "Hazard_Unit_Ld", 0 0, o0000000000bd4028;  alias, 0 drivers
v0000000000c1c520_0 .var "ID_Bit11_0", 11 0;
v0000000000c1cb60_0 .var "ID_Bit15_12", 3 0;
v0000000000c1c8e0_0 .var "ID_Bit19_16", 3 0;
v0000000000c1b620_0 .var "ID_Bit23_0", 23 0;
v0000000000c1ba80_0 .var "ID_Bit31_0", 31 0;
v0000000000c1b8a0_0 .var "ID_Bit31_28", 3 0;
v0000000000c1b260_0 .var "ID_Bit3_0", 3 0;
v0000000000c1cd40_0 .var "ID_Next_PC", 31 0;
v0000000000c1c020_0 .net "PC4", 31 0, L_0000000000c89a00;  alias, 1 drivers
v0000000000c1c0c0_0 .net "Reset", 0 0, o0000000000bd4178;  alias, 0 drivers
v0000000000c1c840_0 .net "clk", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c1b6c0_0 .net "nop", 0 0, v0000000000b8ab70_0;  alias, 1 drivers
S_0000000000a67500 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 521, 2 1111 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000c1c160_0 .net "MEM_RF_Enable", 0 0, v0000000000b8bb10_0;  alias, 1 drivers
v0000000000c1cf20_0 .net "MEM_load_instr", 0 0, v0000000000b8b570_0;  alias, 1 drivers
v0000000000c1b080_0 .var "WB_RF_Enable", 0 0;
v0000000000c1b9e0_0 .var "WB_load_instr", 0 0;
v0000000000c1cac0_0 .net "alu_out", 31 0, v0000000000b8a2b0_0;  alias, 1 drivers
v0000000000c1b300_0 .net "bit15_12", 3 0, v0000000000b8a710_0;  alias, 1 drivers
v0000000000c1ce80_0 .net "clk", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c1b120_0 .net "data_r_out", 31 0, v0000000000c1f3c0_0;  alias, 1 drivers
v0000000000c1b1c0_0 .var "wb_alu_out", 31 0;
v0000000000c1c7a0_0 .var "wb_bit15_12", 3 0;
v0000000000c1bf80_0 .var "wb_data_r_out", 31 0;
S_0000000000aa6280 .scope module, "Status_register" "Status_register" 2 180, 2 771 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000c1c200_0 .net "S", 0 0, L_0000000000c310c8;  alias, 1 drivers
v0000000000c1cca0_0 .net "cc_in", 3 0, L_0000000000c8a900;  alias, 1 drivers
v0000000000c1bee0_0 .var "cc_out", 3 0;
v0000000000c1b3a0_0 .net "clk", 0 0, o0000000000bd3098;  alias, 0 drivers
S_0000000000aa6410 .scope module, "alu_1" "alu" 2 136, 3 4 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c1b4e0_0 .net "A", 31 0, L_0000000000bc2060;  alias, 1 drivers
v0000000000c1b440_0 .net "Alu_Out", 3 0, L_0000000000c89460;  alias, 1 drivers
L_0000000000c31158 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c1c2a0_0 .net "B", 31 0, L_0000000000c31158;  1 drivers
L_0000000000c311e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c1b760_0 .net "Cin", 0 0, L_0000000000c311e8;  1 drivers
L_0000000000c311a0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c1b800_0 .net "OPS", 3 0, L_0000000000c311a0;  1 drivers
v0000000000c1c340_0 .var "OPS_result", 32 0;
v0000000000c1b940_0 .net "S", 31 0, L_0000000000c89a00;  alias, 1 drivers
v0000000000c1c660_0 .net *"_ivl_11", 0 0, L_0000000000c89500;  1 drivers
v0000000000c1bbc0_0 .net *"_ivl_16", 0 0, L_0000000000c8a4a0;  1 drivers
v0000000000c1bc60_0 .net *"_ivl_3", 0 0, L_0000000000c896e0;  1 drivers
v0000000000c1bd00_0 .net *"_ivl_7", 0 0, L_0000000000c8b800;  1 drivers
v0000000000c1ca20_0 .var/i "ol", 31 0;
v0000000000c1c700_0 .var/i "tc", 31 0;
v0000000000c1bda0_0 .var/i "tn", 31 0;
v0000000000c1c480_0 .var/i "tv", 31 0;
v0000000000c1be40_0 .var/i "tz", 31 0;
E_0000000000ba0590/0 .event edge, v0000000000c1b800_0, v0000000000c1b4e0_0, v0000000000c1c2a0_0, v0000000000c1b760_0;
E_0000000000ba0590/1 .event edge, v0000000000c1c340_0, v0000000000c1ca20_0;
E_0000000000ba0590 .event/or E_0000000000ba0590/0, E_0000000000ba0590/1;
L_0000000000c896e0 .part v0000000000c1bda0_0, 0, 1;
L_0000000000c8b800 .part v0000000000c1be40_0, 0, 1;
L_0000000000c89500 .part v0000000000c1c700_0, 0, 1;
L_0000000000c89460 .concat8 [ 1 1 1 1], L_0000000000c8a4a0, L_0000000000c89500, L_0000000000c8b800, L_0000000000c896e0;
L_0000000000c8a4a0 .part v0000000000c1c480_0, 0, 1;
L_0000000000c89a00 .part v0000000000c1c340_0, 0, 32;
S_0000000000aa65a0 .scope module, "alu_2" "alu" 2 205, 3 4 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c1c5c0_0 .net "A", 31 0, L_0000000000bc1ab0;  alias, 1 drivers
v0000000000c1c980_0 .net "Alu_Out", 3 0, L_0000000000c89aa0;  alias, 1 drivers
v0000000000c1def0_0 .net "B", 31 0, v0000000000c1cd40_0;  alias, 1 drivers
L_0000000000c31278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c1d270_0 .net "Cin", 0 0, L_0000000000c31278;  1 drivers
L_0000000000c31230 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c1d310_0 .net "OPS", 3 0, L_0000000000c31230;  1 drivers
v0000000000c1ed50_0 .var "OPS_result", 32 0;
v0000000000c1d4f0_0 .net "S", 31 0, L_0000000000c8a0e0;  alias, 1 drivers
v0000000000c1e030_0 .net *"_ivl_11", 0 0, L_0000000000c8acc0;  1 drivers
v0000000000c1e850_0 .net *"_ivl_16", 0 0, L_0000000000c89280;  1 drivers
v0000000000c1d3b0_0 .net *"_ivl_3", 0 0, L_0000000000c8a7c0;  1 drivers
v0000000000c1e670_0 .net *"_ivl_7", 0 0, L_0000000000c8a540;  1 drivers
v0000000000c1ddb0_0 .var/i "ol", 31 0;
v0000000000c1d630_0 .var/i "tc", 31 0;
v0000000000c1e210_0 .var/i "tn", 31 0;
v0000000000c1d810_0 .var/i "tv", 31 0;
v0000000000c1d130_0 .var/i "tz", 31 0;
E_0000000000ba0110/0 .event edge, v0000000000c1d310_0, v0000000000c1c5c0_0, v0000000000c1cd40_0, v0000000000c1d270_0;
E_0000000000ba0110/1 .event edge, v0000000000c1ed50_0, v0000000000c1ddb0_0;
E_0000000000ba0110 .event/or E_0000000000ba0110/0, E_0000000000ba0110/1;
L_0000000000c8a7c0 .part v0000000000c1e210_0, 0, 1;
L_0000000000c8a540 .part v0000000000c1d130_0, 0, 1;
L_0000000000c8acc0 .part v0000000000c1d630_0, 0, 1;
L_0000000000c89aa0 .concat8 [ 1 1 1 1], L_0000000000c89280, L_0000000000c8acc0, L_0000000000c8a540, L_0000000000c8a7c0;
L_0000000000c89280 .part v0000000000c1d810_0, 0, 1;
L_0000000000c8a0e0 .part v0000000000c1ed50_0, 0, 32;
S_0000000000ac1490 .scope module, "alu_main" "alu" 2 395, 3 4 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c1dc70_0 .net "A", 31 0, v0000000000ad1630_0;  alias, 1 drivers
v0000000000c1d450_0 .net "Alu_Out", 3 0, L_0000000000c8a900;  alias, 1 drivers
v0000000000c1edf0_0 .net "B", 31 0, L_0000000000bc1ea0;  alias, 1 drivers
v0000000000c1df90_0 .net "Cin", 0 0, v0000000000c2df70_0;  alias, 1 drivers
v0000000000c1d590_0 .net "OPS", 3 0, v0000000000b8c0b0_0;  alias, 1 drivers
v0000000000c1ee90_0 .var "OPS_result", 32 0;
v0000000000c1d6d0_0 .net "S", 31 0, L_0000000000c89e60;  alias, 1 drivers
v0000000000c1dbd0_0 .net *"_ivl_11", 0 0, L_0000000000c89780;  1 drivers
v0000000000c1d770_0 .net *"_ivl_16", 0 0, L_0000000000c8a2c0;  1 drivers
v0000000000c1d8b0_0 .net *"_ivl_3", 0 0, L_0000000000c8ae00;  1 drivers
v0000000000c1ead0_0 .net *"_ivl_7", 0 0, L_0000000000c89640;  1 drivers
v0000000000c1d950_0 .var/i "ol", 31 0;
v0000000000c1e2b0_0 .var/i "tc", 31 0;
v0000000000c1e8f0_0 .var/i "tn", 31 0;
v0000000000c1e990_0 .var/i "tv", 31 0;
v0000000000c1da90_0 .var/i "tz", 31 0;
E_0000000000ba0290/0 .event edge, v0000000000b8c0b0_0, v0000000000ad1630_0, v0000000000c1edf0_0, v0000000000c1df90_0;
E_0000000000ba0290/1 .event edge, v0000000000c1ee90_0, v0000000000c1d950_0;
E_0000000000ba0290 .event/or E_0000000000ba0290/0, E_0000000000ba0290/1;
L_0000000000c8ae00 .part v0000000000c1e8f0_0, 0, 1;
L_0000000000c89640 .part v0000000000c1da90_0, 0, 1;
L_0000000000c89780 .part v0000000000c1e2b0_0, 0, 1;
L_0000000000c8a900 .concat8 [ 1 1 1 1], L_0000000000c8a2c0, L_0000000000c89780, L_0000000000c89640, L_0000000000c8ae00;
L_0000000000c8a2c0 .part v0000000000c1e990_0, 0, 1;
L_0000000000c89e60 .part v0000000000c1ee90_0, 0, 32;
S_0000000000ac1620 .scope module, "control_unit1" "control_unit" 2 307, 2 619 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 32 "A";
L_0000000000bc1420 .functor BUFZ 1, v0000000000c1e490_0, C4<0>, C4<0>, C4<0>;
L_0000000000bc10a0 .functor BUFZ 1, v0000000000c1eb70_0, C4<0>, C4<0>, C4<0>;
v0000000000c1ef30_0 .net "A", 31 0, v0000000000c1ba80_0;  alias, 1 drivers
v0000000000c1d9f0_0 .net "C_U_out", 6 0, L_0000000000c8a220;  alias, 1 drivers
v0000000000c1e710_0 .net "ID_B_instr", 0 0, L_0000000000bc1420;  alias, 1 drivers
v0000000000c1db30_0 .net "MemReadWrite", 0 0, L_0000000000bc10a0;  alias, 1 drivers
v0000000000c1dd10_0 .net "Reset", 0 0, o0000000000bd4178;  alias, 0 drivers
v0000000000c1de50_0 .net *"_ivl_11", 0 0, v0000000000c1ea30_0;  1 drivers
v0000000000c1e0d0_0 .net *"_ivl_18", 3 0, v0000000000c1e350_0;  1 drivers
v0000000000c1ec10_0 .net *"_ivl_3", 0 0, v0000000000c1ecb0_0;  1 drivers
v0000000000c1e170_0 .net *"_ivl_7", 0 0, v0000000000c1e7b0_0;  1 drivers
v0000000000c1e350_0 .var "alu_op", 3 0;
v0000000000c1e3f0_0 .var "b_bl", 0 0;
v0000000000c1e490_0 .var "b_instr", 0 0;
v0000000000c1d1d0_0 .net "clk", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c1e530_0 .var "instr", 2 0;
v0000000000c1ea30_0 .var "l_instr", 0 0;
v0000000000c1eb70_0 .var "m_rw", 0 0;
v0000000000c1e5d0_0 .var "r_sr_off", 0 0;
v0000000000c1e7b0_0 .var "rf_instr", 0 0;
v0000000000c1ecb0_0 .var "s_imm", 0 0;
v0000000000c1d090_0 .var "u", 0 0;
E_0000000000ba0390/0 .event edge, v0000000000c1c0c0_0, v0000000000c1ba80_0, v0000000000c1e530_0, v0000000000c1ea30_0;
E_0000000000ba0390/1 .event edge, v0000000000c1d090_0, v0000000000c1e3f0_0;
E_0000000000ba0390 .event/or E_0000000000ba0390/0, E_0000000000ba0390/1;
L_0000000000c8a220 .concat8 [ 1 1 4 1], v0000000000c1e7b0_0, v0000000000c1ea30_0, v0000000000c1e350_0, v0000000000c1ecb0_0;
S_0000000000ac17b0 .scope module, "data_ram" "data_ram256x8" 2 493, 2 1163 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c20720_0 .net "Address", 31 0, v0000000000b8a2b0_0;  alias, 1 drivers
v0000000000c20ea0_0 .net "DataIn", 31 0, v0000000000b8a7b0_0;  alias, 1 drivers
v0000000000c1f3c0_0 .var "DataOut", 31 0;
v0000000000c1f320 .array "Mem", 255 0, 7 0;
v0000000000c1fc80_0 .net "ReadWrite", 0 0, v0000000000b8ac10_0;  alias, 1 drivers
v0000000000c1f820_0 .net "Size", 0 0, o0000000000bd5768;  alias, 0 drivers
E_0000000000ba0250/0 .event edge, v0000000000c1f820_0, v0000000000b8a7b0_0, v0000000000b8a2b0_0, v0000000000b8ac10_0;
E_0000000000ba0250/1 .event edge, v0000000000c1b120_0;
E_0000000000ba0250 .event/or E_0000000000ba0250/0, E_0000000000ba0250/1;
S_0000000000a5fd10 .scope module, "h_u" "hazard_unit" 2 564, 2 1304 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000c1fe60_0 .net "EX_Bit15_12", 3 0, v0000000000b83990_0;  alias, 1 drivers
v0000000000c207c0_0 .net "EX_RF_Enable", 0 0, v0000000000b83350_0;  alias, 1 drivers
v0000000000c20ae0_0 .net "EX_load_instr", 0 0, v0000000000b829f0_0;  alias, 1 drivers
v0000000000c1f8c0_0 .net "ID_Bit19_16", 3 0, v0000000000c1c8e0_0;  alias, 1 drivers
v0000000000c205e0_0 .net "ID_Bit3_0", 3 0, v0000000000c1b260_0;  alias, 1 drivers
v0000000000c1f780_0 .var "IF_ID_load", 0 0;
v0000000000c1fa00_0 .net "MEM_Bit15_12", 3 0, v0000000000b8a710_0;  alias, 1 drivers
v0000000000c1fdc0_0 .net "MEM_RF_Enable", 0 0, v0000000000b8bb10_0;  alias, 1 drivers
v0000000000c1f140_0 .var "MUX1_signal", 1 0;
v0000000000c20860_0 .var "MUX2_signal", 1 0;
v0000000000c20f40_0 .var "MUX3_signal", 1 0;
v0000000000c204a0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c20b80_0 .var "PC_RF_load", 0 0;
v0000000000c20cc0_0 .net "WB_Bit15_12", 3 0, v0000000000c1c7a0_0;  alias, 1 drivers
v0000000000c20360_0 .net "WB_RF_Enable", 0 0, v0000000000c1b080_0;  alias, 1 drivers
v0000000000c1f0a0_0 .net "clk", 0 0, o0000000000bd3098;  alias, 0 drivers
E_0000000000ba0450/0 .event edge, v0000000000b8ba70_0, v0000000000c1c8e0_0, v0000000000b8bed0_0, v0000000000c1b260_0;
E_0000000000ba0450/1 .event edge, v0000000000b8b4d0_0, v0000000000b8bb10_0, v0000000000b8a710_0, v0000000000c1b080_0;
E_0000000000ba0450/2 .event edge, v0000000000c1c7a0_0;
E_0000000000ba0450 .event/or E_0000000000ba0450/0, E_0000000000ba0450/1, E_0000000000ba0450/2;
S_0000000000a5fea0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 321, 2 1228 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000bc1810 .functor BUFZ 7, v0000000000c1f460_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000c20400_0 .net "C_U", 6 0, L_0000000000c8a220;  alias, 1 drivers
v0000000000c209a0_0 .net "HF_U", 0 0, v0000000000c204a0_0;  alias, 1 drivers
v0000000000c1f1e0_0 .net "MUX_Out", 6 0, L_0000000000bc1810;  alias, 1 drivers
v0000000000c1f460_0 .var "salida", 6 0;
E_0000000000ba0510 .event edge, v0000000000c204a0_0, v0000000000b83a30_0;
S_0000000000a60030 .scope module, "mux_2x1_PCin" "mux_2x1_Stages" 2 113, 2 1251 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bc1e30 .functor BUFZ 32, v0000000000c1f500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c1fbe0_0 .net "A", 31 0, L_0000000000bc2ae0;  alias, 1 drivers
L_0000000000c31110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000c20900_0 .net "B", 31 0, L_0000000000c31110;  1 drivers
v0000000000c200e0_0 .net "MUX_Out", 31 0, L_0000000000bc1e30;  alias, 1 drivers
v0000000000c1f500_0 .var "salida", 31 0;
v0000000000c1f280_0 .net "sig", 0 0, o0000000000bd4178;  alias, 0 drivers
E_0000000000ba0650 .event edge, v0000000000c1c0c0_0, v0000000000c1fbe0_0, v0000000000c20900_0;
S_0000000000a95610 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 111, 2 1251 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bc2ae0 .functor BUFZ 32, v0000000000c1ff00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c20540_0 .net "A", 31 0, L_0000000000c89a00;  alias, 1 drivers
v0000000000c1fd20_0 .net "B", 31 0, L_0000000000c8a0e0;  alias, 1 drivers
v0000000000c20d60_0 .net "MUX_Out", 31 0, L_0000000000bc2ae0;  alias, 1 drivers
v0000000000c1ff00_0 .var "salida", 31 0;
v0000000000c20a40_0 .net "sig", 0 0, v0000000000b8ab70_0;  alias, 1 drivers
E_0000000000ba0690 .event edge, v0000000000b8ab70_0, v0000000000c1c020_0, v0000000000c1d4f0_0;
S_0000000000bcc8a0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 425, 2 1251 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bc1ea0 .functor BUFZ 32, v0000000000c1f6e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c1f5a0_0 .net "A", 31 0, v0000000000c1cc00_0;  alias, 1 drivers
v0000000000c20040_0 .net "B", 31 0, v0000000000c2d430_0;  alias, 1 drivers
v0000000000c20180_0 .net "MUX_Out", 31 0, L_0000000000bc1ea0;  alias, 1 drivers
v0000000000c1f6e0_0 .var "salida", 31 0;
v0000000000c20680_0 .net "sig", 0 0, v0000000000b82f90_0;  alias, 1 drivers
E_0000000000ba1990 .event edge, v0000000000b82f90_0, v0000000000c1cc00_0, v0000000000c20040_0;
S_0000000000bcd070 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 507, 2 1251 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bc1c00 .functor BUFZ 32, v0000000000c20e00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c1f640_0 .net "A", 31 0, v0000000000c1f3c0_0;  alias, 1 drivers
v0000000000c1f960_0 .net "B", 31 0, v0000000000b8a2b0_0;  alias, 1 drivers
v0000000000c20c20_0 .net "MUX_Out", 31 0, L_0000000000bc1c00;  alias, 1 drivers
v0000000000c20e00_0 .var "salida", 31 0;
v0000000000c1faa0_0 .net "sig", 0 0, o0000000000bd6188;  alias, 0 drivers
E_0000000000ba1510 .event edge, v0000000000c1faa0_0, v0000000000c1b120_0, v0000000000b8a2b0_0;
S_0000000000bcd390 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 544, 2 1251 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bc25a0 .functor BUFZ 32, v0000000000c202c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c1fb40_0 .net "A", 31 0, v0000000000c1bf80_0;  alias, 1 drivers
v0000000000c1ffa0_0 .net "B", 31 0, v0000000000c1b1c0_0;  alias, 1 drivers
v0000000000c20220_0 .net "MUX_Out", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c202c0_0 .var "salida", 31 0;
v0000000000c22690_0 .net "sig", 0 0, v0000000000c1b9e0_0;  alias, 1 drivers
E_0000000000ba1790 .event edge, v0000000000c1b9e0_0, v0000000000c1bf80_0, v0000000000c1b1c0_0;
S_0000000000bcd6b0 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 218, 2 1251 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bc2920 .functor BUFZ 32, v0000000000c22910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c22730_0 .net "A", 31 0, L_0000000000c89a00;  alias, 1 drivers
v0000000000c21dd0_0 .net "B", 31 0, L_0000000000c8a0e0;  alias, 1 drivers
v0000000000c225f0_0 .net "MUX_Out", 31 0, L_0000000000bc2920;  alias, 1 drivers
v0000000000c22910_0 .var "salida", 31 0;
v0000000000c22870_0 .net "sig", 0 0, v0000000000b8ab70_0;  alias, 1 drivers
S_0000000000bcca30 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 261, 2 1203 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bc2300 .functor BUFZ 32, v0000000000c21330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c21650_0 .net "A_O", 31 0, L_0000000000c89e60;  alias, 1 drivers
v0000000000c22c30_0 .net "HF_U", 1 0, v0000000000c1f140_0;  alias, 1 drivers
v0000000000c21830_0 .net "MUX_Out", 31 0, L_0000000000bc2300;  alias, 1 drivers
v0000000000c21c90_0 .net "M_O", 31 0, L_0000000000bc1c00;  alias, 1 drivers
v0000000000c21f10_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c22d70_0 .net "X", 31 0, v0000000000c28db0_0;  alias, 1 drivers
v0000000000c21330_0 .var "salida", 31 0;
E_0000000000ba17d0/0 .event edge, v0000000000c1f140_0, v0000000000c22d70_0, v0000000000b8b6b0_0, v0000000000c20c20_0;
E_0000000000ba17d0/1 .event edge, v0000000000c20220_0;
E_0000000000ba17d0 .event/or E_0000000000ba17d0/0, E_0000000000ba17d0/1;
S_0000000000bccbc0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 276, 2 1203 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bc20d0 .functor BUFZ 32, v0000000000c229b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c21b50_0 .net "A_O", 31 0, L_0000000000c89e60;  alias, 1 drivers
v0000000000c21d30_0 .net "HF_U", 1 0, v0000000000c20860_0;  alias, 1 drivers
v0000000000c215b0_0 .net "MUX_Out", 31 0, L_0000000000bc20d0;  alias, 1 drivers
v0000000000c22cd0_0 .net "M_O", 31 0, L_0000000000bc1c00;  alias, 1 drivers
v0000000000c227d0_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c22e10_0 .net "X", 31 0, v0000000000c27c30_0;  alias, 1 drivers
v0000000000c229b0_0 .var "salida", 31 0;
E_0000000000ba1710/0 .event edge, v0000000000c20860_0, v0000000000c22e10_0, v0000000000b8b6b0_0, v0000000000c20c20_0;
E_0000000000ba1710/1 .event edge, v0000000000c20220_0;
E_0000000000ba1710 .event/or E_0000000000ba1710/0, E_0000000000ba1710/1;
S_0000000000bccd50 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 290, 2 1203 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bc0fc0 .functor BUFZ 32, v0000000000c22eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c21470_0 .net "A_O", 31 0, L_0000000000c89e60;  alias, 1 drivers
v0000000000c21510_0 .net "HF_U", 1 0, v0000000000c20f40_0;  alias, 1 drivers
v0000000000c21790_0 .net "MUX_Out", 31 0, L_0000000000bc0fc0;  alias, 1 drivers
v0000000000c218d0_0 .net "M_O", 31 0, L_0000000000bc1c00;  alias, 1 drivers
v0000000000c216f0_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c21970_0 .net "X", 31 0, v0000000000c28450_0;  alias, 1 drivers
v0000000000c22eb0_0 .var "salida", 31 0;
E_0000000000ba19d0/0 .event edge, v0000000000c20f40_0, v0000000000c21970_0, v0000000000b8b6b0_0, v0000000000c20c20_0;
E_0000000000ba19d0/1 .event edge, v0000000000c20220_0;
E_0000000000ba19d0 .event/or E_0000000000ba19d0/0, E_0000000000ba19d0/1;
S_0000000000bcd520 .scope module, "ram1" "inst_ram256x8" 2 81, 2 1131 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000c22b90_0 .net "Address", 31 0, L_0000000000bc2060;  alias, 1 drivers
v0000000000c213d0_0 .var "DataOut", 31 0;
v0000000000c21290 .array "Mem", 255 0, 7 0;
v0000000000c22a50_0 .net "Reset", 0 0, o0000000000bd4178;  alias, 0 drivers
E_0000000000ba1a90 .event edge, v0000000000c1c0c0_0, v0000000000c1b4e0_0, v0000000000c1c3e0_0;
S_0000000000bccee0 .scope module, "register_file_1" "register_file" 2 238, 4 6 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000bc2060 .functor BUFZ 32, v0000000000c25cb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c29490_0 .net "C", 3 0, o0000000000bd7bf8;  alias, 0 drivers
v0000000000c29710_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c27cd0_0 .net "E", 15 0, v0000000000c26cf0_0;  1 drivers
v0000000000c2abb0_0 .net "HZPCld", 0 0, v0000000000c20b80_0;  alias, 1 drivers
v0000000000c29cb0_0 .net "MO", 31 0, v0000000000c29530_0;  1 drivers
v0000000000c2ac50_0 .net "PA", 31 0, v0000000000c28db0_0;  alias, 1 drivers
v0000000000c29b70_0 .net "PB", 31 0, v0000000000c27c30_0;  alias, 1 drivers
v0000000000c2a610_0 .net "PCin", 31 0, L_0000000000bc1e30;  alias, 1 drivers
v0000000000c2ab10_0 .net "PCout", 31 0, L_0000000000bc2060;  alias, 1 drivers
v0000000000c29990_0 .net "PD", 31 0, v0000000000c28450_0;  alias, 1 drivers
v0000000000c2acf0_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c2ad90_0 .net "Q0", 31 0, v0000000000c21e70_0;  1 drivers
v0000000000c29c10_0 .net "Q1", 31 0, v0000000000c22230_0;  1 drivers
v0000000000c29a30_0 .net "Q10", 31 0, v0000000000c22190_0;  1 drivers
v0000000000c2a930_0 .net "Q11", 31 0, v0000000000c22410_0;  1 drivers
v0000000000c2ae30_0 .net "Q12", 31 0, v0000000000c211f0_0;  1 drivers
v0000000000c29ad0_0 .net "Q13", 31 0, v0000000000c25b70_0;  1 drivers
v0000000000c2aed0_0 .net "Q14", 31 0, v0000000000c26f70_0;  1 drivers
v0000000000c2a9d0_0 .net "Q15", 31 0, v0000000000c25cb0_0;  1 drivers
v0000000000c29d50_0 .net "Q2", 31 0, v0000000000c26250_0;  1 drivers
v0000000000c2a6b0_0 .net "Q3", 31 0, v0000000000c25170_0;  1 drivers
v0000000000c2aa70_0 .net "Q4", 31 0, v0000000000c262f0_0;  1 drivers
v0000000000c2a750_0 .net "Q5", 31 0, v0000000000c264d0_0;  1 drivers
v0000000000c298f0_0 .net "Q6", 31 0, v0000000000c25f30_0;  1 drivers
v0000000000c29df0_0 .net "Q7", 31 0, v0000000000c25990_0;  1 drivers
v0000000000c2af70_0 .net "Q8", 31 0, v0000000000c26430_0;  1 drivers
v0000000000c2a570_0 .net "Q9", 31 0, v0000000000c25a30_0;  1 drivers
o0000000000bd8858 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000c29f30_0 .net "R15MO", 1 0, o0000000000bd8858;  0 drivers
v0000000000c29e90_0 .net "RFLd", 0 0, o0000000000bd7c58;  alias, 0 drivers
v0000000000c2a390_0 .net "RST", 0 0, o0000000000bd4178;  alias, 0 drivers
v0000000000c29fd0_0 .net "SA", 3 0, v0000000000c1c8e0_0;  alias, 1 drivers
v0000000000c2a070_0 .net "SB", 3 0, v0000000000c1b260_0;  alias, 1 drivers
v0000000000c2a4d0_0 .net "SD", 3 0, o0000000000bd83d8;  alias, 0 drivers
L_0000000000c8a040 .part v0000000000c26cf0_0, 15, 1;
L_0000000000c895a0 .part v0000000000c26cf0_0, 0, 1;
L_0000000000c898c0 .part v0000000000c26cf0_0, 1, 1;
L_0000000000c8b620 .part v0000000000c26cf0_0, 2, 1;
L_0000000000c8ab80 .part v0000000000c26cf0_0, 3, 1;
L_0000000000c8b440 .part v0000000000c26cf0_0, 4, 1;
L_0000000000c8a180 .part v0000000000c26cf0_0, 5, 1;
L_0000000000c8aae0 .part v0000000000c26cf0_0, 6, 1;
L_0000000000c8b8a0 .part v0000000000c26cf0_0, 7, 1;
L_0000000000c8afe0 .part v0000000000c26cf0_0, 8, 1;
L_0000000000c89140 .part v0000000000c26cf0_0, 9, 1;
L_0000000000c8aea0 .part v0000000000c26cf0_0, 10, 1;
L_0000000000c89be0 .part v0000000000c26cf0_0, 11, 1;
L_0000000000c8a860 .part v0000000000c26cf0_0, 12, 1;
L_0000000000c8ac20 .part v0000000000c26cf0_0, 13, 1;
L_0000000000c8ad60 .part v0000000000c26cf0_0, 14, 1;
S_0000000000bcd200 .scope module, "R0" "register" 4 37, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c21ab0_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c21bf0_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c21e70_0 .var "Q", 31 0;
v0000000000c22af0_0 .net "RFLd", 0 0, L_0000000000c895a0;  1 drivers
S_0000000000c233e0 .scope module, "R1" "register" 4 38, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c21fb0_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c22050_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c22230_0 .var "Q", 31 0;
v0000000000c220f0_0 .net "RFLd", 0 0, L_0000000000c898c0;  1 drivers
S_0000000000c246a0 .scope module, "R10" "register" 4 47, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c21a10_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c22f50_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c22190_0 .var "Q", 31 0;
v0000000000c222d0_0 .net "RFLd", 0 0, L_0000000000c8aea0;  1 drivers
S_0000000000c230c0 .scope module, "R11" "register" 4 48, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c22370_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c210b0_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c22410_0 .var "Q", 31 0;
v0000000000c224b0_0 .net "RFLd", 0 0, L_0000000000c89be0;  1 drivers
S_0000000000c23570 .scope module, "R12" "register" 4 49, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c22550_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c21150_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c211f0_0 .var "Q", 31 0;
v0000000000c267f0_0 .net "RFLd", 0 0, L_0000000000c8a860;  1 drivers
S_0000000000c23ed0 .scope module, "R13" "register" 4 50, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c26070_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c26890_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c25b70_0 .var "Q", 31 0;
v0000000000c25850_0 .net "RFLd", 0 0, L_0000000000c8ac20;  1 drivers
S_0000000000c24e70 .scope module, "R14" "register" 4 51, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c269d0_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c26110_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c26f70_0 .var "Q", 31 0;
v0000000000c261b0_0 .net "RFLd", 0 0, L_0000000000c8ad60;  1 drivers
S_0000000000c23250 .scope module, "R15" "PCregister" 4 52, 4 176 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c25490_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c26d90_0 .net "HZPCld", 0 0, v0000000000c20b80_0;  alias, 1 drivers
v0000000000c25c10_0 .net "MOin", 31 0, v0000000000c29530_0;  alias, 1 drivers
v0000000000c25cb0_0 .var "Q", 31 0;
v0000000000c258f0_0 .net "RST", 0 0, o0000000000bd4178;  alias, 0 drivers
E_0000000000ba1a10/0 .event edge, v0000000000c20b80_0;
E_0000000000ba1a10/1 .event posedge, v0000000000c1c0c0_0, v0000000000b8b250_0;
E_0000000000ba1a10 .event/or E_0000000000ba1a10/0, E_0000000000ba1a10/1;
S_0000000000c23700 .scope module, "R2" "register" 4 39, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c25e90_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c26a70_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c26250_0 .var "Q", 31 0;
v0000000000c25fd0_0 .net "RFLd", 0 0, L_0000000000c8b620;  1 drivers
S_0000000000c23890 .scope module, "R3" "register" 4 40, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c25710_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c25df0_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c25170_0 .var "Q", 31 0;
v0000000000c25d50_0 .net "RFLd", 0 0, L_0000000000c8ab80;  1 drivers
S_0000000000c23a20 .scope module, "R4" "register" 4 41, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c26570_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c26930_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c262f0_0 .var "Q", 31 0;
v0000000000c25530_0 .net "RFLd", 0 0, L_0000000000c8b440;  1 drivers
S_0000000000c23bb0 .scope module, "R5" "register" 4 42, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c253f0_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c255d0_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c264d0_0 .var "Q", 31 0;
v0000000000c266b0_0 .net "RFLd", 0 0, L_0000000000c8a180;  1 drivers
S_0000000000c24510 .scope module, "R6" "register" 4 43, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c25210_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c26b10_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c25f30_0 .var "Q", 31 0;
v0000000000c26bb0_0 .net "RFLd", 0 0, L_0000000000c8aae0;  1 drivers
S_0000000000c23d40 .scope module, "R7" "register" 4 44, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c26390_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c257b0_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c25990_0 .var "Q", 31 0;
v0000000000c252b0_0 .net "RFLd", 0 0, L_0000000000c8b8a0;  1 drivers
S_0000000000c24060 .scope module, "R8" "register" 4 45, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c26e30_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c250d0_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c26430_0 .var "Q", 31 0;
v0000000000c26610_0 .net "RFLd", 0 0, L_0000000000c8afe0;  1 drivers
S_0000000000c241f0 .scope module, "R9" "register" 4 46, 4 161 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c26ed0_0 .net "CLK", 0 0, o0000000000bd3098;  alias, 0 drivers
v0000000000c25350_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c25a30_0 .var "Q", 31 0;
v0000000000c26750_0 .net "RFLd", 0 0, L_0000000000c89140;  1 drivers
S_0000000000c24380 .scope module, "bc" "binary_decoder" 4 20, 4 57 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c26c50_0 .net "C", 3 0, o0000000000bd7bf8;  alias, 0 drivers
v0000000000c26cf0_0 .var "E", 15 0;
v0000000000c25670_0 .net "Ld", 0 0, o0000000000bd7c58;  alias, 0 drivers
E_0000000000ba1a50 .event edge, v0000000000c25670_0, v0000000000c26c50_0;
S_0000000000c24830 .scope module, "muxA" "multiplexer" 4 23, 4 89 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c289f0_0 .net "I0", 31 0, v0000000000c21e70_0;  alias, 1 drivers
v0000000000c27190_0 .net "I1", 31 0, v0000000000c22230_0;  alias, 1 drivers
v0000000000c27370_0 .net "I10", 31 0, v0000000000c22190_0;  alias, 1 drivers
v0000000000c28d10_0 .net "I11", 31 0, v0000000000c22410_0;  alias, 1 drivers
v0000000000c297b0_0 .net "I12", 31 0, v0000000000c211f0_0;  alias, 1 drivers
v0000000000c27410_0 .net "I13", 31 0, v0000000000c25b70_0;  alias, 1 drivers
v0000000000c27730_0 .net "I14", 31 0, v0000000000c26f70_0;  alias, 1 drivers
v0000000000c29850_0 .net "I15", 31 0, v0000000000c25cb0_0;  alias, 1 drivers
v0000000000c275f0_0 .net "I2", 31 0, v0000000000c26250_0;  alias, 1 drivers
v0000000000c28810_0 .net "I3", 31 0, v0000000000c25170_0;  alias, 1 drivers
v0000000000c29030_0 .net "I4", 31 0, v0000000000c262f0_0;  alias, 1 drivers
v0000000000c28f90_0 .net "I5", 31 0, v0000000000c264d0_0;  alias, 1 drivers
v0000000000c27e10_0 .net "I6", 31 0, v0000000000c25f30_0;  alias, 1 drivers
v0000000000c290d0_0 .net "I7", 31 0, v0000000000c25990_0;  alias, 1 drivers
v0000000000c27690_0 .net "I8", 31 0, v0000000000c26430_0;  alias, 1 drivers
v0000000000c274b0_0 .net "I9", 31 0, v0000000000c25a30_0;  alias, 1 drivers
v0000000000c28db0_0 .var "P", 31 0;
v0000000000c29670_0 .net "S", 3 0, v0000000000c1c8e0_0;  alias, 1 drivers
E_0000000000ba1090/0 .event edge, v0000000000c25cb0_0, v0000000000c26f70_0, v0000000000c25b70_0, v0000000000c211f0_0;
E_0000000000ba1090/1 .event edge, v0000000000c22410_0, v0000000000c22190_0, v0000000000c25a30_0, v0000000000c26430_0;
E_0000000000ba1090/2 .event edge, v0000000000c25990_0, v0000000000c25f30_0, v0000000000c264d0_0, v0000000000c262f0_0;
E_0000000000ba1090/3 .event edge, v0000000000c25170_0, v0000000000c26250_0, v0000000000c22230_0, v0000000000c21e70_0;
E_0000000000ba1090/4 .event edge, v0000000000c1c8e0_0;
E_0000000000ba1090 .event/or E_0000000000ba1090/0, E_0000000000ba1090/1, E_0000000000ba1090/2, E_0000000000ba1090/3, E_0000000000ba1090/4;
S_0000000000c249c0 .scope module, "muxB" "multiplexer" 4 24, 4 89 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c28a90_0 .net "I0", 31 0, v0000000000c21e70_0;  alias, 1 drivers
v0000000000c277d0_0 .net "I1", 31 0, v0000000000c22230_0;  alias, 1 drivers
v0000000000c27230_0 .net "I10", 31 0, v0000000000c22190_0;  alias, 1 drivers
v0000000000c29170_0 .net "I11", 31 0, v0000000000c22410_0;  alias, 1 drivers
v0000000000c28b30_0 .net "I12", 31 0, v0000000000c211f0_0;  alias, 1 drivers
v0000000000c28770_0 .net "I13", 31 0, v0000000000c25b70_0;  alias, 1 drivers
v0000000000c28e50_0 .net "I14", 31 0, v0000000000c26f70_0;  alias, 1 drivers
v0000000000c272d0_0 .net "I15", 31 0, v0000000000c25cb0_0;  alias, 1 drivers
v0000000000c27550_0 .net "I2", 31 0, v0000000000c26250_0;  alias, 1 drivers
v0000000000c284f0_0 .net "I3", 31 0, v0000000000c25170_0;  alias, 1 drivers
v0000000000c27870_0 .net "I4", 31 0, v0000000000c262f0_0;  alias, 1 drivers
v0000000000c295d0_0 .net "I5", 31 0, v0000000000c264d0_0;  alias, 1 drivers
v0000000000c27eb0_0 .net "I6", 31 0, v0000000000c25f30_0;  alias, 1 drivers
v0000000000c279b0_0 .net "I7", 31 0, v0000000000c25990_0;  alias, 1 drivers
v0000000000c28ef0_0 .net "I8", 31 0, v0000000000c26430_0;  alias, 1 drivers
v0000000000c27a50_0 .net "I9", 31 0, v0000000000c25a30_0;  alias, 1 drivers
v0000000000c27c30_0 .var "P", 31 0;
v0000000000c27910_0 .net "S", 3 0, v0000000000c1b260_0;  alias, 1 drivers
E_0000000000ba11d0/0 .event edge, v0000000000c25cb0_0, v0000000000c26f70_0, v0000000000c25b70_0, v0000000000c211f0_0;
E_0000000000ba11d0/1 .event edge, v0000000000c22410_0, v0000000000c22190_0, v0000000000c25a30_0, v0000000000c26430_0;
E_0000000000ba11d0/2 .event edge, v0000000000c25990_0, v0000000000c25f30_0, v0000000000c264d0_0, v0000000000c262f0_0;
E_0000000000ba11d0/3 .event edge, v0000000000c25170_0, v0000000000c26250_0, v0000000000c22230_0, v0000000000c21e70_0;
E_0000000000ba11d0/4 .event edge, v0000000000c1b260_0;
E_0000000000ba11d0 .event/or E_0000000000ba11d0/0, E_0000000000ba11d0/1, E_0000000000ba11d0/2, E_0000000000ba11d0/3, E_0000000000ba11d0/4;
S_0000000000c24b50 .scope module, "muxD" "multiplexer" 4 25, 4 89 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c27b90_0 .net "I0", 31 0, v0000000000c21e70_0;  alias, 1 drivers
v0000000000c27d70_0 .net "I1", 31 0, v0000000000c22230_0;  alias, 1 drivers
v0000000000c28090_0 .net "I10", 31 0, v0000000000c22190_0;  alias, 1 drivers
v0000000000c28590_0 .net "I11", 31 0, v0000000000c22410_0;  alias, 1 drivers
v0000000000c28bd0_0 .net "I12", 31 0, v0000000000c211f0_0;  alias, 1 drivers
v0000000000c270f0_0 .net "I13", 31 0, v0000000000c25b70_0;  alias, 1 drivers
v0000000000c29210_0 .net "I14", 31 0, v0000000000c26f70_0;  alias, 1 drivers
v0000000000c288b0_0 .net "I15", 31 0, v0000000000c25cb0_0;  alias, 1 drivers
v0000000000c27f50_0 .net "I2", 31 0, v0000000000c26250_0;  alias, 1 drivers
v0000000000c27ff0_0 .net "I3", 31 0, v0000000000c25170_0;  alias, 1 drivers
v0000000000c28130_0 .net "I4", 31 0, v0000000000c262f0_0;  alias, 1 drivers
v0000000000c281d0_0 .net "I5", 31 0, v0000000000c264d0_0;  alias, 1 drivers
v0000000000c28270_0 .net "I6", 31 0, v0000000000c25f30_0;  alias, 1 drivers
v0000000000c283b0_0 .net "I7", 31 0, v0000000000c25990_0;  alias, 1 drivers
v0000000000c292b0_0 .net "I8", 31 0, v0000000000c26430_0;  alias, 1 drivers
v0000000000c293f0_0 .net "I9", 31 0, v0000000000c25a30_0;  alias, 1 drivers
v0000000000c28450_0 .var "P", 31 0;
v0000000000c28630_0 .net "S", 3 0, o0000000000bd83d8;  alias, 0 drivers
E_0000000000ba0e10/0 .event edge, v0000000000c25cb0_0, v0000000000c26f70_0, v0000000000c25b70_0, v0000000000c211f0_0;
E_0000000000ba0e10/1 .event edge, v0000000000c22410_0, v0000000000c22190_0, v0000000000c25a30_0, v0000000000c26430_0;
E_0000000000ba0e10/2 .event edge, v0000000000c25990_0, v0000000000c25f30_0, v0000000000c264d0_0, v0000000000c262f0_0;
E_0000000000ba0e10/3 .event edge, v0000000000c25170_0, v0000000000c26250_0, v0000000000c22230_0, v0000000000c21e70_0;
E_0000000000ba0e10/4 .event edge, v0000000000c28630_0;
E_0000000000ba0e10 .event/or E_0000000000ba0e10/0, E_0000000000ba0e10/1, E_0000000000ba0e10/2, E_0000000000ba0e10/3, E_0000000000ba0e10/4;
S_0000000000c24ce0 .scope module, "r15mux" "twoToOneMultiplexer" 4 33, 4 120 0, S_0000000000bccee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c29530_0 .var "MO", 31 0;
v0000000000c286d0_0 .net "PC", 31 0, L_0000000000bc1e30;  alias, 1 drivers
v0000000000c28c70_0 .net "PW", 31 0, L_0000000000bc25a0;  alias, 1 drivers
v0000000000c29350_0 .net "PWLd", 0 0, L_0000000000c8a040;  1 drivers
E_0000000000ba15d0 .event edge, v0000000000c29350_0, v0000000000c200e0_0, v0000000000c20220_0;
S_0000000000c2c220 .scope module, "se" "SExtender" 2 194, 2 1271 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000bc1ab0 .functor BUFZ 32, v0000000000c2a2f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c2a110_0 .var/i "i", 31 0;
v0000000000c2a7f0_0 .net "in", 23 0, v0000000000c1b620_0;  alias, 1 drivers
v0000000000c2a1b0_0 .var "in1", 31 0;
v0000000000c2a250_0 .net/s "out1", 31 0, L_0000000000bc1ab0;  alias, 1 drivers
v0000000000c2a2f0_0 .var/s "result", 31 0;
v0000000000c2a430_0 .var/s "shift_result", 31 0;
v0000000000c2a890_0 .var/s "temp_reg", 31 0;
v0000000000c25ad0_0 .var/s "twoscomp", 31 0;
E_0000000000ba0dd0/0 .event edge, v0000000000c1b620_0, v0000000000c2a1b0_0, v0000000000c25ad0_0, v0000000000c2a890_0;
E_0000000000ba0dd0/1 .event edge, v0000000000c2a430_0;
E_0000000000ba0dd0 .event/or E_0000000000ba0dd0/0, E_0000000000ba0dd0/1;
S_0000000000c2b8c0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 409, 5 1 0, S_0000000000a6cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000c2ed30_0 .net "A", 31 0, v0000000000c1cc00_0;  alias, 1 drivers
v0000000000c2f550_0 .net "B", 31 0, v0000000000b84750_0;  alias, 1 drivers
v0000000000c2df70_0 .var "C", 0 0;
v0000000000c2f5f0_0 .var "by_imm_shift", 1 0;
v0000000000c2e830_0 .var/i "i", 31 0;
v0000000000c2dbb0_0 .var/i "num_of_rot", 31 0;
v0000000000c2f050_0 .var "relleno", 0 0;
v0000000000c2e1f0_0 .var "rm", 31 0;
v0000000000c2e510_0 .var "rm1", 31 0;
v0000000000c2edd0_0 .var "shift", 1 0;
v0000000000c2d430_0 .var "shift_result", 31 0;
v0000000000c2ee70_0 .var "shifter_op", 2 0;
v0000000000c2e290_0 .var "tc", 0 0;
v0000000000c2d610_0 .var "temp_reg", 31 0;
v0000000000c2e8d0_0 .var "temp_reg1", 31 0;
v0000000000c2f0f0_0 .var "temp_reg2", 31 0;
E_0000000000ba1610/0 .event edge, v0000000000b84750_0, v0000000000c2ee70_0, v0000000000c1cc00_0, v0000000000c1df90_0;
E_0000000000ba1610/1 .event edge, v0000000000c2f5f0_0, v0000000000c2dbb0_0, v0000000000c2d610_0, v0000000000c2e290_0;
E_0000000000ba1610/2 .event edge, v0000000000c2f050_0, v0000000000c2edd0_0, v0000000000c2e8d0_0, v0000000000c2e1f0_0;
E_0000000000ba1610/3 .event edge, v0000000000c2f0f0_0, v0000000000c2e510_0;
E_0000000000ba1610 .event/or E_0000000000ba1610/0, E_0000000000ba1610/1, E_0000000000ba1610/2, E_0000000000ba1610/3;
    .scope S_0000000000bcd520;
T_0 ;
    %wait E_0000000000ba1a90;
    %load/vec4 v0000000000c22a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c213d0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000c22b90_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000c22b90_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c21290, 4;
    %load/vec4 v0000000000c22b90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c21290, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c22b90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c21290, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c22b90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c21290, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c213d0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000c22b90_0;
    %load/vec4a v0000000000c21290, 4;
    %pad/u 32;
    %store/vec4 v0000000000c213d0_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a95610;
T_1 ;
    %wait E_0000000000ba0690;
    %load/vec4 v0000000000c20a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0000000000c20540_0;
    %store/vec4 v0000000000c1ff00_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000000000c1fd20_0;
    %store/vec4 v0000000000c1ff00_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000a60030;
T_2 ;
    %wait E_0000000000ba0650;
    %load/vec4 v0000000000c1f280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0000000000c1fbe0_0;
    %store/vec4 v0000000000c1f500_0, 0, 32;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0000000000c20900_0;
    %store/vec4 v0000000000c1f500_0, 0, 32;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000aa6410;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1bda0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1be40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1c700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1c480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1ca20_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0000000000aa6410;
T_4 ;
    %wait E_0000000000ba0590;
    %load/vec4 v0000000000c1b800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1ca20_0, 0, 32;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c1ca20_0, 0, 32;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c1ca20_0, 0, 32;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c1b760_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c1b760_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1ca20_0, 0, 32;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c1b760_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c1ca20_0, 0, 32;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %jmp T_4.16;
T_4.14 ;
    %load/vec4 v0000000000c1b4e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0000000000c1c2a0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c1c340_0, 0, 33;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c1c340_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0000000000c1be40_0, 0, 32;
    %load/vec4 v0000000000c1c340_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0000000000c1bda0_0, 0, 32;
    %load/vec4 v0000000000c1c340_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c1c700_0, 0, 32;
    %load/vec4 v0000000000c1ca20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.21, 4;
    %load/vec4 v0000000000c1b4e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1c2a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.23, 4;
    %load/vec4 v0000000000c1c340_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1c2a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1c480_0, 0, 32;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1c480_0, 0, 32;
T_4.26 ;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1c480_0, 0, 32;
T_4.24 ;
T_4.21 ;
    %load/vec4 v0000000000c1ca20_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0000000000c1c2a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1b4e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.29, 4;
    %load/vec4 v0000000000c1c340_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1b4e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1c480_0, 0, 32;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1c480_0, 0, 32;
T_4.32 ;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1c480_0, 0, 32;
T_4.30 ;
T_4.27 ;
    %load/vec4 v0000000000c1ca20_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.33, 4;
    %load/vec4 v0000000000c1b4e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1c2a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.35, 4;
    %load/vec4 v0000000000c1b4e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1c340_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1c480_0, 0, 32;
    %jmp T_4.38;
T_4.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1c480_0, 0, 32;
T_4.38 ;
    %jmp T_4.36;
T_4.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1c480_0, 0, 32;
T_4.36 ;
T_4.33 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000a67280;
T_5 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c1c0c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c1ba80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c1cd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c1b260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c1b8a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c1c8e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c1cb60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c1b620_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000c1c520_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000c1c3e0_0;
    %assign/vec4 v0000000000c1ba80_0, 0;
    %load/vec4 v0000000000c1c020_0;
    %assign/vec4 v0000000000c1cd40_0, 0;
    %load/vec4 v0000000000c1c3e0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000c1b260_0, 0;
    %load/vec4 v0000000000c1c3e0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c1b8a0_0, 0;
    %load/vec4 v0000000000c1c3e0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000c1c8e0_0, 0;
    %load/vec4 v0000000000c1c3e0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000c1cb60_0, 0;
    %load/vec4 v0000000000c1c3e0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000c1b620_0, 0;
    %load/vec4 v0000000000c1c3e0_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000000000c1c520_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000aa6280;
T_6 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c1c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c1bee0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000c1cca0_0;
    %assign/vec4 v0000000000c1bee0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000c2c220;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2a110_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000c2c220;
T_8 ;
    %wait E_0000000000ba0dd0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c2a7f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2a1b0_0, 0, 32;
    %load/vec4 v0000000000c2a1b0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2a110_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000c2a110_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000c25ad0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000c2a890_0, 0, 32;
    %load/vec4 v0000000000c2a110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2a110_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000c2a890_0;
    %store/vec4 v0000000000c2a430_0, 0, 32;
    %load/vec4 v0000000000c2a430_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000c2a2f0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000aa65a0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1e210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1d130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1d630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1d810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1ddb0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000aa65a0;
T_10 ;
    %wait E_0000000000ba0110;
    %load/vec4 v0000000000c1d310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1ddb0_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c1ddb0_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c1ddb0_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c1d270_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c1d270_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1ddb0_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c1d270_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c1ddb0_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000c1c5c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000c1def0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c1ed50_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c1ed50_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000c1d130_0, 0, 32;
    %load/vec4 v0000000000c1ed50_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000c1e210_0, 0, 32;
    %load/vec4 v0000000000c1ed50_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c1d630_0, 0, 32;
    %load/vec4 v0000000000c1ddb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000c1c5c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1def0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000c1ed50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1def0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1d810_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1d810_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1d810_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000c1ddb0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000c1def0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1c5c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000c1ed50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1c5c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1d810_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1d810_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1d810_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000c1ddb0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000c1c5c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1def0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000c1c5c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1ed50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1d810_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1d810_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1d810_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000bcd6b0;
T_11 ;
    %wait E_0000000000ba0690;
    %load/vec4 v0000000000c22870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000000c22730_0;
    %store/vec4 v0000000000c22910_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000000c21dd0_0;
    %store/vec4 v0000000000c22910_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000c24380;
T_12 ;
    %wait E_0000000000ba1a50;
    %load/vec4 v0000000000c25670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000c26c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c26cf0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c24830;
T_13 ;
    %wait E_0000000000ba1090;
    %load/vec4 v0000000000c29670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000c289f0_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000c27190_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000c275f0_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000c28810_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000c29030_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000c28f90_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000c27e10_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000c290d0_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000c27690_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000c274b0_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000c27370_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000c28d10_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000c297b0_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000c27410_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000c27730_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000c29850_0;
    %assign/vec4 v0000000000c28db0_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c249c0;
T_14 ;
    %wait E_0000000000ba11d0;
    %load/vec4 v0000000000c27910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c28a90_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c277d0_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c27550_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c284f0_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c27870_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c295d0_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c27eb0_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c279b0_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c28ef0_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c27a50_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c27230_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c29170_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c28b30_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c28770_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c28e50_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c272d0_0;
    %assign/vec4 v0000000000c27c30_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c24b50;
T_15 ;
    %wait E_0000000000ba0e10;
    %load/vec4 v0000000000c28630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000c27b90_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000c27d70_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000c27f50_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000c27ff0_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000c28130_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000c281d0_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000c28270_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000c283b0_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000c292b0_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000c293f0_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000c28090_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000c28590_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000c28bd0_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000c270f0_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000c29210_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000c288b0_0;
    %assign/vec4 v0000000000c28450_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c24ce0;
T_16 ;
    %wait E_0000000000ba15d0;
    %load/vec4 v0000000000c29350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000c28c70_0;
    %assign/vec4 v0000000000c29530_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000c286d0_0;
    %assign/vec4 v0000000000c29530_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000bcd200;
T_17 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c22af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000c21bf0_0;
    %assign/vec4 v0000000000c21e70_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000c233e0;
T_18 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c220f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000c22050_0;
    %assign/vec4 v0000000000c22230_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000c23700;
T_19 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c25fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000c26a70_0;
    %assign/vec4 v0000000000c26250_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c23890;
T_20 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c25d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000c25df0_0;
    %assign/vec4 v0000000000c25170_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c23a20;
T_21 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c25530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000c26930_0;
    %assign/vec4 v0000000000c262f0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c23bb0;
T_22 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c266b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000c255d0_0;
    %assign/vec4 v0000000000c264d0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c24510;
T_23 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c26bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000c26b10_0;
    %assign/vec4 v0000000000c25f30_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c23d40;
T_24 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c252b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000c257b0_0;
    %assign/vec4 v0000000000c25990_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c24060;
T_25 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c26610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000c250d0_0;
    %assign/vec4 v0000000000c26430_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c241f0;
T_26 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c26750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000c25350_0;
    %assign/vec4 v0000000000c25a30_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c246a0;
T_27 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c222d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000c22f50_0;
    %assign/vec4 v0000000000c22190_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000c230c0;
T_28 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c224b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000c210b0_0;
    %assign/vec4 v0000000000c22410_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c23570;
T_29 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c267f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000c21150_0;
    %assign/vec4 v0000000000c211f0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c23ed0;
T_30 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c25850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000c26890_0;
    %assign/vec4 v0000000000c25b70_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c24e70;
T_31 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c261b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000c26110_0;
    %assign/vec4 v0000000000c26f70_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c23250;
T_32 ;
    %wait E_0000000000ba1a10;
    %load/vec4 v0000000000c26d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000c258f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c25cb0_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0000000000c25c10_0;
    %assign/vec4 v0000000000c25cb0_0, 0;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000bcca30;
T_33 ;
    %wait E_0000000000ba17d0;
    %load/vec4 v0000000000c22c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000c22d70_0;
    %store/vec4 v0000000000c21330_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000c21650_0;
    %store/vec4 v0000000000c21330_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000c21c90_0;
    %store/vec4 v0000000000c21330_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000c21f10_0;
    %store/vec4 v0000000000c21330_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000bccbc0;
T_34 ;
    %wait E_0000000000ba1710;
    %load/vec4 v0000000000c21d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c22e10_0;
    %store/vec4 v0000000000c229b0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c21b50_0;
    %store/vec4 v0000000000c229b0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c22cd0_0;
    %store/vec4 v0000000000c229b0_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c227d0_0;
    %store/vec4 v0000000000c229b0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000bccd50;
T_35 ;
    %wait E_0000000000ba19d0;
    %load/vec4 v0000000000c21510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000c21970_0;
    %store/vec4 v0000000000c22eb0_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000c21470_0;
    %store/vec4 v0000000000c22eb0_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000c218d0_0;
    %store/vec4 v0000000000c22eb0_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000c216f0_0;
    %store/vec4 v0000000000c22eb0_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000ac1620;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ecb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ea30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1eb70_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000000000ac1620;
T_37 ;
    %wait E_0000000000ba0390;
    %load/vec4 v0000000000c1dd10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c1ef30_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ecb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ea30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1eb70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c1e350_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000c1ef30_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c1e530_0, 0, 3;
    %load/vec4 v0000000000c1e530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ecb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ea30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e490_0, 0, 1;
    %load/vec4 v0000000000c1ef30_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c1e350_0, 0, 4;
    %jmp T_37.7;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1ecb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ea30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e490_0, 0, 1;
    %load/vec4 v0000000000c1ef30_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c1e350_0, 0, 4;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0000000000c1ef30_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c1d090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ecb0_0, 0, 1;
    %load/vec4 v0000000000c1ef30_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c1ea30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e490_0, 0, 1;
    %load/vec4 v0000000000c1ea30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1eb70_0, 0, 1;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1eb70_0, 0, 1;
T_37.9 ;
    %load/vec4 v0000000000c1d090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c1e350_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c1e350_0, 0, 4;
T_37.11 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0000000000c1ef30_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c1d090_0, 0, 1;
    %load/vec4 v0000000000c1ef30_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c1ea30_0, 0, 1;
    %load/vec4 v0000000000c1d090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c1e350_0, 0, 4;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c1e350_0, 0, 4;
T_37.13 ;
    %load/vec4 v0000000000c1ea30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1eb70_0, 0, 1;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1eb70_0, 0, 1;
T_37.15 ;
    %load/vec4 v0000000000c1ef30_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e5d0_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e5d0_0, 0, 1;
T_37.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ecb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e490_0, 0, 1;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0000000000c1ef30_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000c1e3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e490_0, 0, 1;
    %load/vec4 v0000000000c1e3f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ecb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ea30_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c1e350_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1eb70_0, 0, 1;
    %jmp T_37.19;
T_37.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ecb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ea30_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c1e350_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1eb70_0, 0, 1;
T_37.19 ;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000a5fea0;
T_38 ;
    %wait E_0000000000ba0510;
    %load/vec4 v0000000000c209a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000c1f460_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000c20400_0;
    %store/vec4 v0000000000c1f460_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000a6f850;
T_39 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000b83a30_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b82f90_0, 0;
    %load/vec4 v0000000000b83a30_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b8c0b0_0, 0;
    %load/vec4 v0000000000b83a30_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b829f0_0, 0;
    %load/vec4 v0000000000b83a30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b83350_0, 0;
    %load/vec4 v0000000000b83d50_0;
    %assign/vec4 v0000000000b83030_0, 0;
    %load/vec4 v0000000000b83cb0_0;
    %assign/vec4 v0000000000b82b30_0, 0;
    %load/vec4 v0000000000ad1c70_0;
    %assign/vec4 v0000000000ad1630_0, 0;
    %load/vec4 v0000000000b69a10_0;
    %assign/vec4 v0000000000c1cc00_0, 0;
    %load/vec4 v0000000000c1bb20_0;
    %assign/vec4 v0000000000c1cde0_0, 0;
    %load/vec4 v0000000000b82bd0_0;
    %assign/vec4 v0000000000b83990_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000b830d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000b84750_0, 0;
    %load/vec4 v0000000000b83210_0;
    %assign/vec4 v0000000000b83b70_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000ac1490;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1e8f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1da90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1e2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1e990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1d950_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0000000000ac1490;
T_41 ;
    %wait E_0000000000ba0290;
    %load/vec4 v0000000000c1d590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1d950_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c1d950_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c1d950_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c1df90_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c1df90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1d950_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c1df90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c1d950_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000c1dc70_0;
    %pad/u 33;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000c1edf0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c1ee90_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c1ee90_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000c1da90_0, 0, 32;
    %load/vec4 v0000000000c1ee90_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000c1e8f0_0, 0, 32;
    %load/vec4 v0000000000c1ee90_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c1e2b0_0, 0, 32;
    %load/vec4 v0000000000c1d950_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000c1dc70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1edf0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000c1ee90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1edf0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1e990_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1e990_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1e990_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000c1d950_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000c1edf0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1dc70_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000c1ee90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1dc70_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1e990_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1e990_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1e990_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000c1d950_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000c1dc70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1edf0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000c1dc70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c1ee90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c1e990_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1e990_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c1e990_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000c2b8c0;
T_42 ;
    %wait E_0000000000ba1610;
    %load/vec4 v0000000000c2f550_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c2ee70_0, 0, 3;
    %load/vec4 v0000000000c2f550_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c2f5f0_0, 0, 2;
    %load/vec4 v0000000000c2ee70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000c2ed30_0;
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %load/vec4 v0000000000c2f550_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c2dbb0_0, 0, 32;
    %load/vec4 v0000000000c2df70_0;
    %store/vec4 v0000000000c2e290_0, 0, 1;
    %load/vec4 v0000000000c2f5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000c2e830_0;
    %load/vec4 v0000000000c2dbb0_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c2e290_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %load/vec4 v0000000000c2e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000c2e290_0;
    %store/vec4 v0000000000c2df70_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %store/vec4 v0000000000c2d430_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000c2e830_0;
    %load/vec4 v0000000000c2dbb0_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c2e290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %load/vec4 v0000000000c2e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000c2e290_0;
    %store/vec4 v0000000000c2df70_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %store/vec4 v0000000000c2d430_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000c2ed30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c2f050_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000c2e830_0;
    %load/vec4 v0000000000c2dbb0_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c2e290_0, 0, 1;
    %load/vec4 v0000000000c2f050_0;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %load/vec4 v0000000000c2e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000c2e290_0;
    %store/vec4 v0000000000c2df70_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %store/vec4 v0000000000c2d430_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000c2e830_0;
    %load/vec4 v0000000000c2dbb0_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c2e290_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %load/vec4 v0000000000c2e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000c2e290_0;
    %store/vec4 v0000000000c2df70_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %store/vec4 v0000000000c2d430_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c2f550_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %load/vec4 v0000000000c2f550_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c2dbb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000c2e830_0;
    %load/vec4 v0000000000c2dbb0_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %load/vec4 v0000000000c2e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000c2d610_0;
    %store/vec4 v0000000000c2d430_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c2f550_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2d430_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000c2f550_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c2f550_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2d430_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000c2f550_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c2edd0_0, 0, 2;
    %load/vec4 v0000000000c2edd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000c2e830_0;
    %load/vec4 v0000000000c2dbb0_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c2e290_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %load/vec4 v0000000000c2e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000c2e290_0;
    %store/vec4 v0000000000c2df70_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %store/vec4 v0000000000c2d430_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000c2dbb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000c2e830_0;
    %load/vec4 v0000000000c2dbb0_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c2e290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %load/vec4 v0000000000c2e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000c2e290_0;
    %store/vec4 v0000000000c2df70_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %store/vec4 v0000000000c2d430_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000c2dbb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2d610_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000c2ed30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c2f050_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000c2e830_0;
    %load/vec4 v0000000000c2dbb0_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c2e290_0, 0, 1;
    %load/vec4 v0000000000c2f050_0;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %load/vec4 v0000000000c2e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000c2e290_0;
    %store/vec4 v0000000000c2df70_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %store/vec4 v0000000000c2d430_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000c2dbb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000c2e830_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c2e290_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c2e8d0_0, 0, 32;
    %load/vec4 v0000000000c2e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000c2e8d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c2e290_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c2f550_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2e1f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000c2e830_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c2e1f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2f0f0_0, 0, 32;
    %load/vec4 v0000000000c2e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000c2f0f0_0;
    %store/vec4 v0000000000c2e510_0, 0, 32;
    %load/vec4 v0000000000c2e290_0;
    %load/vec4 v0000000000c2e510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000c2e830_0;
    %load/vec4 v0000000000c2dbb0_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c2e290_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c2d610_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c2d610_0, 0, 32;
    %load/vec4 v0000000000c2e830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2e830_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000c2e290_0;
    %store/vec4 v0000000000c2df70_0, 0, 1;
    %load/vec4 v0000000000c2d610_0;
    %store/vec4 v0000000000c2d430_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000bcc8a0;
T_43 ;
    %wait E_0000000000ba1990;
    %load/vec4 v0000000000c20680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000c1f5a0_0;
    %store/vec4 v0000000000c1f6e0_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000c20040_0;
    %store/vec4 v0000000000c1f6e0_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000a6cf60;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b8a350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b8b2f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b8a990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b8b070_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b8adf0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0000000000a6cf60;
T_45 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000b8aa30_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b8a350_0, 0;
    %load/vec4 v0000000000b8aa30_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b8b2f0_0, 0;
    %load/vec4 v0000000000b8aa30_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b8a990_0, 0;
    %load/vec4 v0000000000b8aa30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b8b070_0, 0;
    %load/vec4 v0000000000b8af30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000b8b2f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000b8b2f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000b8a990_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000b8a990_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000b8a350_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000b8a350_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000b8b070_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000b8b070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000b8a990_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b8b2f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000b8a990_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b8b2f0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000b8b070_0;
    %load/vec4 v0000000000b8a350_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000b8b070_0;
    %load/vec4 v0000000000b8a350_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000b8b2f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b8a350_0;
    %load/vec4 v0000000000b8b070_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000b8b2f0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b8a350_0;
    %load/vec4 v0000000000b8b070_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b8adf0_0, 0;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000a6d0f0;
T_46 ;
    %wait E_0000000000ba0750;
    %load/vec4 v0000000000b8aad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b8a8f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b8ab70_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b8ab70_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000a6f6c0;
T_47 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000b8b6b0_0;
    %assign/vec4 v0000000000b8a2b0_0, 0;
    %load/vec4 v0000000000b8be30_0;
    %assign/vec4 v0000000000b8a7b0_0, 0;
    %load/vec4 v0000000000b8bed0_0;
    %assign/vec4 v0000000000b8a710_0, 0;
    %load/vec4 v0000000000b8ba70_0;
    %assign/vec4 v0000000000b8b570_0, 0;
    %load/vec4 v0000000000b8b4d0_0;
    %assign/vec4 v0000000000b8bb10_0, 0;
    %load/vec4 v0000000000b8a5d0_0;
    %assign/vec4 v0000000000b8ac10_0, 0;
    %load/vec4 v0000000000b8a3f0_0;
    %assign/vec4 v0000000000b8bcf0_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0000000000ac17b0;
T_48 ;
    %wait E_0000000000ba0250;
    %load/vec4 v0000000000c1f820_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000c1fc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000c20ea0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c20720_0;
    %store/vec4a v0000000000c1f320, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000c20720_0;
    %load/vec4a v0000000000c1f320, 4;
    %pad/u 32;
    %store/vec4 v0000000000c1f3c0_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000c1fc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000c20ea0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c20720_0;
    %store/vec4a v0000000000c1f320, 4, 0;
    %load/vec4 v0000000000c20ea0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c20720_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c1f320, 4, 0;
    %load/vec4 v0000000000c20ea0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c20720_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c1f320, 4, 0;
    %load/vec4 v0000000000c20ea0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c20720_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c1f320, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000c20720_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c1f320, 4;
    %load/vec4 v0000000000c20720_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c1f320, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c20720_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c1f320, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c20720_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c1f320, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c1f3c0_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000bcd070;
T_49 ;
    %wait E_0000000000ba1510;
    %load/vec4 v0000000000c1faa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000c1f640_0;
    %store/vec4 v0000000000c20e00_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000c1f960_0;
    %store/vec4 v0000000000c20e00_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000a67500;
T_50 ;
    %wait E_0000000000b9f290;
    %load/vec4 v0000000000c1cac0_0;
    %assign/vec4 v0000000000c1b1c0_0, 0;
    %load/vec4 v0000000000c1b120_0;
    %assign/vec4 v0000000000c1bf80_0, 0;
    %load/vec4 v0000000000c1b300_0;
    %assign/vec4 v0000000000c1c7a0_0, 0;
    %load/vec4 v0000000000c1cf20_0;
    %assign/vec4 v0000000000c1b9e0_0, 0;
    %load/vec4 v0000000000c1c160_0;
    %assign/vec4 v0000000000c1b080_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000000bcd390;
T_51 ;
    %wait E_0000000000ba1790;
    %load/vec4 v0000000000c22690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000c1fb40_0;
    %store/vec4 v0000000000c202c0_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000c1ffa0_0;
    %store/vec4 v0000000000c202c0_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000a5fd10;
T_52 ;
    %wait E_0000000000ba0450;
    %load/vec4 v0000000000c20ae0_0;
    %load/vec4 v0000000000c1f8c0_0;
    %load/vec4 v0000000000c1fe60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c205e0_0;
    %load/vec4 v0000000000c1fe60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1f780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c20b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c204a0_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1f780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c20b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c204a0_0, 0, 1;
T_52.1 ;
    %load/vec4 v0000000000c207c0_0;
    %load/vec4 v0000000000c1f8c0_0;
    %load/vec4 v0000000000c1fe60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c205e0_0;
    %load/vec4 v0000000000c1fe60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c1f140_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c20860_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c20f40_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0000000000c1fdc0_0;
    %load/vec4 v0000000000c1f8c0_0;
    %load/vec4 v0000000000c1fa00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c205e0_0;
    %load/vec4 v0000000000c1fa00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c1f140_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c20860_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c20f40_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000000000c20360_0;
    %load/vec4 v0000000000c1f8c0_0;
    %load/vec4 v0000000000c20cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c205e0_0;
    %load/vec4 v0000000000c20cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c1f140_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c20860_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c20f40_0, 0, 2;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c1f140_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c20860_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c20f40_0, 0, 2;
T_52.7 ;
T_52.5 ;
T_52.3 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000000000a6cdd0;
T_53 ;
    %vpi_func 2 85 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c30bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c2f190_0, 0, 32;
T_53.0 ;
    %vpi_func 2 87 "$feof" 32, v0000000000c30bd0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 88 "$fscanf" 32, v0000000000c30bd0_0, "%b", v0000000000c30b30_0 {0 0 0};
    %store/vec4 v0000000000c2fa50_0, 0, 32;
    %load/vec4 v0000000000c30b30_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c2f190_0;
    %store/vec4a v0000000000c21290, 4, 0;
    %load/vec4 v0000000000c2f190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c2f190_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 93 "$fclose", v0000000000c30bd0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c30270_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c30270_0;
    %store/vec4 v0000000000c2f190_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000a6cdd0;
T_54 ;
    %vpi_call 2 101 "$display", "\012\012                  ------------------ID State-------------------          ------------------EX State------------------       --------MEM State------     ------WB State------       -------Instruction-------      --Time--" {0 0 0};
    %vpi_call 2 102 "$display", "         PC    B_instr | shift_imm |   alu  | load | R F | mem_r_w         shift_imm | alu  | load | R F | mem_r_w            load | R F | mem_r_w           load | R F          " {0 0 0};
    %vpi_call 2 103 "$monitor", "%d         %b   |     %b     |  %b  |  %b   |  %b  |  %b                    %b  | %b |   %b  |  %b  | %b                     %b |  %b  | %b                    %b |  %b           %b%d", v0000000000c308b0_0, v0000000000c2efb0_0, &PV<v0000000000c2ef10_0, 6, 1>, &PV<v0000000000c2ef10_0, 2, 4>, &PV<v0000000000c2ef10_0, 1, 1>, &PV<v0000000000c2ef10_0, 0, 1>, v0000000000c2d1b0_0, v0000000000c2d6b0_0, v0000000000c2e0b0_0, v0000000000c2e3d0_0, v0000000000c2ea10_0, v0000000000c2e5b0_0, v0000000000c2d930_0, v0000000000c2d890_0, v0000000000c2eb50_0, v0000000000c2faf0_0, v0000000000c30f90_0, v0000000000c2d4d0_0, $time {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000a6cdd0;
T_55 ;
    %end;
    .thread T_55;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ppu.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
