`timescale 1ps / 1ps
module module_0 (
    input id_1,
    id_2,
    input logic [1  |  id_1 : 1] id_3,
    input id_4,
    output logic id_5,
    output [id_4 : id_3[id_5[id_2[1]]] -  1] id_6,
    id_7,
    id_8,
    id_9,
    input [1 : id_2] id_10
);
  assign id_4 = id_8;
endmodule
