Drill report for udb-s-panel.kicad_pcb
Created on Saturday, November 11, 2023 at 11:45:37â€¯AM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'udb-s-panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (160 holes)
    T2  0.400mm  0.0157"  (80 holes)
    T3  0.500mm  0.0197"  (80 holes)
    T4  0.600mm  0.0236"  (40 holes)  (with 40 slots)
    T5  3.200mm  0.1260"  (20 holes)

    Total plated holes count 380


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T6  0.650mm  0.0256"  (20 holes)
    T7  2.000mm  0.0787"  (3 holes)

    Total unplated holes count 23
