

================================================================
== Synthesis Summary Report of 'kernel_gemm'
================================================================
+ General Information: 
    * Date:           Fri Oct 11 15:16:47 2024
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        version3
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ kernel_gemm                       |     -|  0.03|   489202|  1.629e+06|         -|   489203|     -|        no|     -|  110 (1%)|  15402 (~0%)|  9758 (~0%)|    -|
    | + mm1                              |     -|  0.03|   489201|  1.629e+06|         -|   489201|     -|        no|     -|  110 (1%)|  15399 (~0%)|  9744 (~0%)|    -|
    |  o l_mm1_i0                        |     -|  2.43|   489200|  1.629e+06|      2446|        -|   200|        no|     -|         -|            -|           -|    -|
    |   + mm1_Pipeline_l_j0_init         |     -|  1.08|       12|     39.960|         -|       12|     -|        no|     -|         -|      6 (~0%)|    48 (~0%)|    -|
    |    o l_j0_init                     |     -|  2.43|       10|     33.300|         1|        1|    10|       yes|     -|         -|            -|           -|    -|
    |   + mm1_Pipeline_l_S_k0_0_k0_l_j0  |     -|  0.03|     2416|  8.045e+03|         -|     2416|     -|        no|     -|  110 (1%)|  14630 (~0%)|  7080 (~0%)|    -|
    |    o l_S_k0_0_k0_l_j0              |     -|  2.43|     2414|  8.039e+03|        16|        1|  2400|       yes|     -|         -|            -|           -|    -|
    |   + mm1_Pipeline_l_j0_back         |     -|  0.49|       12|     39.960|         -|       12|     -|        no|     -|         -|     11 (~0%)|    77 (~0%)|    -|
    |    o l_j0_back                     |     -|  2.43|       10|     33.300|         2|        1|    10|       yes|     -|         -|            -|           -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------------+----------+
| Interface          | Bitwidth |
+--------------------+----------+
| out_AB_0_address0  | 11       |
| out_AB_0_d0        | 32       |
| out_AB_10_address0 | 11       |
| out_AB_10_d0       | 32       |
| out_AB_11_address0 | 11       |
| out_AB_11_d0       | 32       |
| out_AB_12_address0 | 11       |
| out_AB_12_d0       | 32       |
| out_AB_13_address0 | 11       |
| out_AB_13_d0       | 32       |
| out_AB_14_address0 | 11       |
| out_AB_14_d0       | 32       |
| out_AB_15_address0 | 11       |
| out_AB_15_d0       | 32       |
| out_AB_16_address0 | 11       |
| out_AB_16_d0       | 32       |
| out_AB_17_address0 | 11       |
| out_AB_17_d0       | 32       |
| out_AB_18_address0 | 11       |
| out_AB_18_d0       | 32       |
| out_AB_19_address0 | 11       |
| out_AB_19_d0       | 32       |
| out_AB_1_address0  | 11       |
| out_AB_1_d0        | 32       |
| out_AB_20_address0 | 11       |
| out_AB_20_d0       | 32       |
| out_AB_21_address0 | 11       |
| out_AB_21_d0       | 32       |
| out_AB_2_address0  | 11       |
| out_AB_2_d0        | 32       |
| out_AB_3_address0  | 11       |
| out_AB_3_d0        | 32       |
| out_AB_4_address0  | 11       |
| out_AB_4_d0        | 32       |
| out_AB_5_address0  | 11       |
| out_AB_5_d0        | 32       |
| out_AB_6_address0  | 11       |
| out_AB_6_d0        | 32       |
| out_AB_7_address0  | 11       |
| out_AB_7_d0        | 32       |
| out_AB_8_address0  | 11       |
| out_AB_8_d0        | 32       |
| out_AB_9_address0  | 11       |
| out_AB_9_d0        | 32       |
| v24_address0       | 16       |
| v24_q0             | 32       |
| v25_0_address0     | 12       |
| v25_0_q0           | 32       |
| v25_10_address0    | 12       |
| v25_10_q0          | 32       |
| v25_11_address0    | 12       |
| v25_11_q0          | 32       |
| v25_12_address0    | 12       |
| v25_12_q0          | 32       |
| v25_13_address0    | 12       |
| v25_13_q0          | 32       |
| v25_14_address0    | 12       |
| v25_14_q0          | 32       |
| v25_15_address0    | 12       |
| v25_15_q0          | 32       |
| v25_16_address0    | 12       |
| v25_16_q0          | 32       |
| v25_17_address0    | 12       |
| v25_17_q0          | 32       |
| v25_18_address0    | 12       |
| v25_18_q0          | 32       |
| v25_19_address0    | 12       |
| v25_19_q0          | 32       |
| v25_1_address0     | 12       |
| v25_1_q0           | 32       |
| v25_20_address0    | 12       |
| v25_20_q0          | 32       |
| v25_21_address0    | 12       |
| v25_21_q0          | 32       |
| v25_2_address0     | 12       |
| v25_2_q0           | 32       |
| v25_3_address0     | 12       |
| v25_3_q0           | 32       |
| v25_4_address0     | 12       |
| v25_4_q0           | 32       |
| v25_5_address0     | 12       |
| v25_5_q0           | 32       |
| v25_6_address0     | 12       |
| v25_6_q0           | 32       |
| v25_7_address0     | 12       |
| v25_7_q0           | 32       |
| v25_8_address0     | 12       |
| v25_8_q0           | 32       |
| v25_9_address0     | 12       |
| v25_9_q0           | 32       |
+--------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| v24      | in        | float*   |
| v25      | in        | float*   |
| out_AB   | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------------+---------+----------+
| Argument | HW Interface       | HW Type | HW Usage |
+----------+--------------------+---------+----------+
| v24      | v24_address0       | port    | offset   |
| v24      | v24_ce0            | port    |          |
| v24      | v24_q0             | port    |          |
| v25      | v25_0_address0     | port    | offset   |
| v25      | v25_0_ce0          | port    |          |
| v25      | v25_0_q0           | port    |          |
| v25      | v25_1_address0     | port    | offset   |
| v25      | v25_1_ce0          | port    |          |
| v25      | v25_1_q0           | port    |          |
| v25      | v25_2_address0     | port    | offset   |
| v25      | v25_2_ce0          | port    |          |
| v25      | v25_2_q0           | port    |          |
| v25      | v25_3_address0     | port    | offset   |
| v25      | v25_3_ce0          | port    |          |
| v25      | v25_3_q0           | port    |          |
| v25      | v25_4_address0     | port    | offset   |
| v25      | v25_4_ce0          | port    |          |
| v25      | v25_4_q0           | port    |          |
| v25      | v25_5_address0     | port    | offset   |
| v25      | v25_5_ce0          | port    |          |
| v25      | v25_5_q0           | port    |          |
| v25      | v25_6_address0     | port    | offset   |
| v25      | v25_6_ce0          | port    |          |
| v25      | v25_6_q0           | port    |          |
| v25      | v25_7_address0     | port    | offset   |
| v25      | v25_7_ce0          | port    |          |
| v25      | v25_7_q0           | port    |          |
| v25      | v25_8_address0     | port    | offset   |
| v25      | v25_8_ce0          | port    |          |
| v25      | v25_8_q0           | port    |          |
| v25      | v25_9_address0     | port    | offset   |
| v25      | v25_9_ce0          | port    |          |
| v25      | v25_9_q0           | port    |          |
| v25      | v25_10_address0    | port    | offset   |
| v25      | v25_10_ce0         | port    |          |
| v25      | v25_10_q0          | port    |          |
| v25      | v25_11_address0    | port    | offset   |
| v25      | v25_11_ce0         | port    |          |
| v25      | v25_11_q0          | port    |          |
| v25      | v25_12_address0    | port    | offset   |
| v25      | v25_12_ce0         | port    |          |
| v25      | v25_12_q0          | port    |          |
| v25      | v25_13_address0    | port    | offset   |
| v25      | v25_13_ce0         | port    |          |
| v25      | v25_13_q0          | port    |          |
| v25      | v25_14_address0    | port    | offset   |
| v25      | v25_14_ce0         | port    |          |
| v25      | v25_14_q0          | port    |          |
| v25      | v25_15_address0    | port    | offset   |
| v25      | v25_15_ce0         | port    |          |
| v25      | v25_15_q0          | port    |          |
| v25      | v25_16_address0    | port    | offset   |
| v25      | v25_16_ce0         | port    |          |
| v25      | v25_16_q0          | port    |          |
| v25      | v25_17_address0    | port    | offset   |
| v25      | v25_17_ce0         | port    |          |
| v25      | v25_17_q0          | port    |          |
| v25      | v25_18_address0    | port    | offset   |
| v25      | v25_18_ce0         | port    |          |
| v25      | v25_18_q0          | port    |          |
| v25      | v25_19_address0    | port    | offset   |
| v25      | v25_19_ce0         | port    |          |
| v25      | v25_19_q0          | port    |          |
| v25      | v25_20_address0    | port    | offset   |
| v25      | v25_20_ce0         | port    |          |
| v25      | v25_20_q0          | port    |          |
| v25      | v25_21_address0    | port    | offset   |
| v25      | v25_21_ce0         | port    |          |
| v25      | v25_21_q0          | port    |          |
| out_AB   | out_AB_0_address0  | port    | offset   |
| out_AB   | out_AB_0_ce0       | port    |          |
| out_AB   | out_AB_0_we0       | port    |          |
| out_AB   | out_AB_0_d0        | port    |          |
| out_AB   | out_AB_1_address0  | port    | offset   |
| out_AB   | out_AB_1_ce0       | port    |          |
| out_AB   | out_AB_1_we0       | port    |          |
| out_AB   | out_AB_1_d0        | port    |          |
| out_AB   | out_AB_2_address0  | port    | offset   |
| out_AB   | out_AB_2_ce0       | port    |          |
| out_AB   | out_AB_2_we0       | port    |          |
| out_AB   | out_AB_2_d0        | port    |          |
| out_AB   | out_AB_3_address0  | port    | offset   |
| out_AB   | out_AB_3_ce0       | port    |          |
| out_AB   | out_AB_3_we0       | port    |          |
| out_AB   | out_AB_3_d0        | port    |          |
| out_AB   | out_AB_4_address0  | port    | offset   |
| out_AB   | out_AB_4_ce0       | port    |          |
| out_AB   | out_AB_4_we0       | port    |          |
| out_AB   | out_AB_4_d0        | port    |          |
| out_AB   | out_AB_5_address0  | port    | offset   |
| out_AB   | out_AB_5_ce0       | port    |          |
| out_AB   | out_AB_5_we0       | port    |          |
| out_AB   | out_AB_5_d0        | port    |          |
| out_AB   | out_AB_6_address0  | port    | offset   |
| out_AB   | out_AB_6_ce0       | port    |          |
| out_AB   | out_AB_6_we0       | port    |          |
| out_AB   | out_AB_6_d0        | port    |          |
| out_AB   | out_AB_7_address0  | port    | offset   |
| out_AB   | out_AB_7_ce0       | port    |          |
| out_AB   | out_AB_7_we0       | port    |          |
| out_AB   | out_AB_7_d0        | port    |          |
| out_AB   | out_AB_8_address0  | port    | offset   |
| out_AB   | out_AB_8_ce0       | port    |          |
| out_AB   | out_AB_8_we0       | port    |          |
| out_AB   | out_AB_8_d0        | port    |          |
| out_AB   | out_AB_9_address0  | port    | offset   |
| out_AB   | out_AB_9_ce0       | port    |          |
| out_AB   | out_AB_9_we0       | port    |          |
| out_AB   | out_AB_9_d0        | port    |          |
| out_AB   | out_AB_10_address0 | port    | offset   |
| out_AB   | out_AB_10_ce0      | port    |          |
| out_AB   | out_AB_10_we0      | port    |          |
| out_AB   | out_AB_10_d0       | port    |          |
| out_AB   | out_AB_11_address0 | port    | offset   |
| out_AB   | out_AB_11_ce0      | port    |          |
| out_AB   | out_AB_11_we0      | port    |          |
| out_AB   | out_AB_11_d0       | port    |          |
| out_AB   | out_AB_12_address0 | port    | offset   |
| out_AB   | out_AB_12_ce0      | port    |          |
| out_AB   | out_AB_12_we0      | port    |          |
| out_AB   | out_AB_12_d0       | port    |          |
| out_AB   | out_AB_13_address0 | port    | offset   |
| out_AB   | out_AB_13_ce0      | port    |          |
| out_AB   | out_AB_13_we0      | port    |          |
| out_AB   | out_AB_13_d0       | port    |          |
| out_AB   | out_AB_14_address0 | port    | offset   |
| out_AB   | out_AB_14_ce0      | port    |          |
| out_AB   | out_AB_14_we0      | port    |          |
| out_AB   | out_AB_14_d0       | port    |          |
| out_AB   | out_AB_15_address0 | port    | offset   |
| out_AB   | out_AB_15_ce0      | port    |          |
| out_AB   | out_AB_15_we0      | port    |          |
| out_AB   | out_AB_15_d0       | port    |          |
| out_AB   | out_AB_16_address0 | port    | offset   |
| out_AB   | out_AB_16_ce0      | port    |          |
| out_AB   | out_AB_16_we0      | port    |          |
| out_AB   | out_AB_16_d0       | port    |          |
| out_AB   | out_AB_17_address0 | port    | offset   |
| out_AB   | out_AB_17_ce0      | port    |          |
| out_AB   | out_AB_17_we0      | port    |          |
| out_AB   | out_AB_17_d0       | port    |          |
| out_AB   | out_AB_18_address0 | port    | offset   |
| out_AB   | out_AB_18_ce0      | port    |          |
| out_AB   | out_AB_18_we0      | port    |          |
| out_AB   | out_AB_18_d0       | port    |          |
| out_AB   | out_AB_19_address0 | port    | offset   |
| out_AB   | out_AB_19_ce0      | port    |          |
| out_AB   | out_AB_19_we0      | port    |          |
| out_AB   | out_AB_19_d0       | port    |          |
| out_AB   | out_AB_20_address0 | port    | offset   |
| out_AB   | out_AB_20_ce0      | port    |          |
| out_AB   | out_AB_20_we0      | port    |          |
| out_AB   | out_AB_20_d0       | port    |          |
| out_AB   | out_AB_21_address0 | port    | offset   |
| out_AB   | out_AB_21_ce0      | port    |          |
| out_AB   | out_AB_21_we0      | port    |          |
| out_AB   | out_AB_21_d0       | port    |          |
+----------+--------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                   | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+----------------------------------------+-----+--------+------------+------+---------+---------+
| + kernel_gemm                          | 110 |        |            |      |         |         |
|  + mm1                                 | 110 |        |            |      |         |         |
|    add_ln23_fu_414_p2                  | -   |        | add_ln23   | add  | fabric  | 0       |
|    empty_12_fu_443_p2                  | -   |        | empty_12   | sub  | fabric  | 0       |
|    add_ln47_fu_468_p2                  | -   |        | add_ln47   | add  | fabric  | 0       |
|   + mm1_Pipeline_l_j0_init             | 0   |        |            |      |         |         |
|     add_ln26_fu_396_p2                 | -   |        | add_ln26   | add  | fabric  | 0       |
|   + mm1_Pipeline_l_S_k0_0_k0_l_j0      | 110 |        |            |      |         |         |
|     add_ln31_2_fu_1041_p2              | -   |        | add_ln31_2 | add  | fabric  | 0       |
|     add_ln31_fu_1083_p2                | -   |        | add_ln31   | add  | fabric  | 0       |
|     add_ln31_1_fu_1151_p2              | -   |        | add_ln31_1 | add  | fabric  | 0       |
|     mul_8ns_10ns_17_1_1_U67            | -   |        | mul_ln36   | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45  | 3   |        | v10        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U23 | 2   |        | v12        | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U46  | 3   |        | v10_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U24 | 2   |        | v12_1      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U47  | 3   |        | v10_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U25 | 2   |        | v12_2      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U48  | 3   |        | v10_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U26 | 2   |        | v12_3      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U49  | 3   |        | v10_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U27 | 2   |        | v12_4      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U50  | 3   |        | v10_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U28 | 2   |        | v12_5      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U51  | 3   |        | v10_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U29 | 2   |        | v12_6      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U52  | 3   |        | v10_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U30 | 2   |        | v12_7      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U53  | 3   |        | v10_8      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U31 | 2   |        | v12_8      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U54  | 3   |        | v10_9      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U32 | 2   |        | v12_9      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U55  | 3   |        | v10_10     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U33 | 2   |        | v12_10     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U56  | 3   |        | v10_11     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U34 | 2   |        | v12_11     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U57  | 3   |        | v10_12     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U35 | 2   |        | v12_12     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U58  | 3   |        | v10_13     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U36 | 2   |        | v12_13     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U59  | 3   |        | v10_14     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U37 | 2   |        | v12_14     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U60  | 3   |        | v10_15     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U38 | 2   |        | v12_15     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U61  | 3   |        | v10_16     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U39 | 2   |        | v12_16     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U62  | 3   |        | v10_17     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U40 | 2   |        | v12_17     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U63  | 3   |        | v10_18     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U41 | 2   |        | v12_18     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U64  | 3   |        | v10_19     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U42 | 2   |        | v12_19     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U65  | 3   |        | v10_20     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U43 | 2   |        | v12_20     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U66  | 3   |        | v10_21     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U44 | 2   |        | v12_21     | fadd | fulldsp | 6       |
|     add_ln32_fu_1064_p2                | -   |        | add_ln32   | add  | fabric  | 0       |
|   + mm1_Pipeline_l_j0_back             | 0   |        |            |      |         |         |
|     add_ln43_fu_718_p2                 | -   |        | add_ln43   | add  | fabric  | 0       |
|     add_ln47_1_fu_758_p2               | -   |        | add_ln47_1 | add  | fabric  | 0       |
+----------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------------+------+------+--------+----------+---------+------+---------+
| + kernel_gemm | 0    | 0    |        |          |         |      |         |
|  + mm1        | 0    | 0    |        |          |         |      |         |
|    v4_U       | -    | -    |        | v4       | ram_s2p | auto | 1       |
|    v4_1_U     | -    | -    |        | v4_1     | ram_s2p | auto | 1       |
|    v4_2_U     | -    | -    |        | v4_2     | ram_s2p | auto | 1       |
|    v4_3_U     | -    | -    |        | v4_3     | ram_s2p | auto | 1       |
|    v4_4_U     | -    | -    |        | v4_4     | ram_s2p | auto | 1       |
|    v4_5_U     | -    | -    |        | v4_5     | ram_s2p | auto | 1       |
|    v4_6_U     | -    | -    |        | v4_6     | ram_s2p | auto | 1       |
|    v4_7_U     | -    | -    |        | v4_7     | ram_s2p | auto | 1       |
|    v4_8_U     | -    | -    |        | v4_8     | ram_s2p | auto | 1       |
|    v4_9_U     | -    | -    |        | v4_9     | ram_s2p | auto | 1       |
|    v4_10_U    | -    | -    |        | v4_10    | ram_s2p | auto | 1       |
|    v4_11_U    | -    | -    |        | v4_11    | ram_s2p | auto | 1       |
|    v4_12_U    | -    | -    |        | v4_12    | ram_s2p | auto | 1       |
|    v4_13_U    | -    | -    |        | v4_13    | ram_s2p | auto | 1       |
|    v4_14_U    | -    | -    |        | v4_14    | ram_s2p | auto | 1       |
|    v4_15_U    | -    | -    |        | v4_15    | ram_s2p | auto | 1       |
|    v4_16_U    | -    | -    |        | v4_16    | ram_s2p | auto | 1       |
|    v4_17_U    | -    | -    |        | v4_17    | ram_s2p | auto | 1       |
|    v4_18_U    | -    | -    |        | v4_18    | ram_s2p | auto | 1       |
|    v4_19_U    | -    | -    |        | v4_19    | ram_s2p | auto | 1       |
|    v4_20_U    | -    | -    |        | v4_20    | ram_s2p | auto | 1       |
|    v4_21_U    | -    | -    |        | v4_21    | ram_s2p | auto | 1       |
+---------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------+----------------------------+
| Type            | Options                                 | Location                   |
+-----------------+-----------------------------------------+----------------------------+
| array_partition | variable=v1 type=cyclic factor=22 dim=2 | version3.cpp:21 in mm1, v1 |
| array_partition | variable=v2 type=cyclic factor=22 dim=2 | version3.cpp:22 in mm1, v2 |
| array_partition | variable=v4 type=cyclic factor=22 dim=1 | version3.cpp:25 in mm1, v4 |
| unroll          | factor=22                               | version3.cpp:27 in mm1     |
| pipeline        | II=1                                    | version3.cpp:28 in mm1     |
| pipeline        | II=1                                    | version3.cpp:33 in mm1     |
| unroll          | factor=22                               | version3.cpp:34 in mm1     |
| unroll          | factor=22                               | version3.cpp:44 in mm1     |
| pipeline        | II=1                                    | version3.cpp:45 in mm1     |
+-----------------+-----------------------------------------+----------------------------+


