<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p333" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_333{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_333{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_333{left:551px;bottom:1141px;letter-spacing:-0.14px;}
#t4_333{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_333{left:152px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_333{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t7_333{left:390px;bottom:1059px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t8_333{left:470px;bottom:1059px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t9_333{left:70px;bottom:1034px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#ta_333{left:70px;bottom:1017px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_333{left:70px;bottom:1001px;letter-spacing:-0.16px;word-spacing:-1.21px;}
#tc_333{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_333{left:70px;bottom:959px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#te_333{left:70px;bottom:943px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tf_333{left:70px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tg_333{left:70px;bottom:909px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_333{left:70px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_333{left:70px;bottom:834px;letter-spacing:0.14px;}
#tj_333{left:152px;bottom:834px;letter-spacing:0.17px;word-spacing:0.01px;}
#tk_333{left:70px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_333{left:312px;bottom:816px;}
#tm_333{left:328px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_333{left:70px;bottom:793px;letter-spacing:-0.24px;word-spacing:-0.39px;}
#to_333{left:571px;bottom:793px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tp_333{left:648px;bottom:793px;}
#tq_333{left:70px;bottom:768px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#tr_333{left:70px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_333{left:70px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_333{left:70px;bottom:708px;}
#tu_333{left:96px;bottom:712px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tv_333{left:96px;bottom:695px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_333{left:96px;bottom:678px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_333{left:96px;bottom:661px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_333{left:70px;bottom:635px;}
#tz_333{left:96px;bottom:639px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t10_333{left:96px;bottom:622px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t11_333{left:96px;bottom:605px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t12_333{left:96px;bottom:588px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t13_333{left:70px;bottom:564px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t14_333{left:70px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t15_333{left:70px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_333{left:70px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t17_333{left:70px;bottom:489px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t18_333{left:70px;bottom:462px;}
#t19_333{left:96px;bottom:466px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#t1a_333{left:96px;bottom:441px;}
#t1b_333{left:122px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1c_333{left:122px;bottom:425px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_333{left:122px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_333{left:122px;bottom:383px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1f_333{left:122px;bottom:367px;letter-spacing:-0.23px;word-spacing:-0.41px;}
#t1g_333{left:122px;bottom:342px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1h_333{left:122px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_333{left:122px;bottom:309px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1j_333{left:122px;bottom:292px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1k_333{left:70px;bottom:265px;}
#t1l_333{left:96px;bottom:269px;letter-spacing:-0.27px;word-spacing:-0.35px;}
#t1m_333{left:96px;bottom:244px;}
#t1n_333{left:122px;bottom:244px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1o_333{left:122px;bottom:228px;letter-spacing:-0.2px;word-spacing:-0.44px;}
#t1p_333{left:122px;bottom:211px;letter-spacing:-0.19px;word-spacing:-0.44px;}

.s1_333{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_333{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_333{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_333{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_333{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s6_333{font-size:11px;font-family:Verdana_13-;color:#000;}
.s7_333{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts333" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg333Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg333" style="-webkit-user-select: none;"><object width="935" height="1210" data="333/333.svg" type="image/svg+xml" id="pdf333" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_333" class="t s1_333">Vol. 1 </span><span id="t2_333" class="t s1_333">13-17 </span>
<span id="t3_333" class="t s2_333">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_333" class="t s3_333">13.5.13 </span><span id="t5_333" class="t s3_333">HWP State </span>
<span id="t6_333" class="t s4_333">The register state used by hardware P-states (</span><span id="t7_333" class="t s5_333">HWP state</span><span id="t8_333" class="t s4_333">) comprises the IA32_HWP_REQUEST MSR. </span>
<span id="t9_333" class="t s4_333">As noted in Section 13.1, the XSAVE feature set manages HWP state as supervisor state component 16. Thus, HWP </span>
<span id="ta_333" class="t s4_333">state is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section 13.2, </span>
<span id="tb_333" class="t s4_333">CPUID.(EAX=0DH,ECX=16):EAX enumerates the size (in bytes) required for HWP state. The IA32_HWP_REQUEST </span>
<span id="tc_333" class="t s4_333">MSR is allocated 8 bytes at byte offset 0 in the state component. </span>
<span id="td_333" class="t s4_333">HWP state is XSAVE-managed but the hardware P-states feature is not XSAVE-enabled. The XSAVE feature set can </span>
<span id="te_333" class="t s4_333">operate on HWP state only if the feature set is enabled (CR4.OSXSAVE = 1) and has been configured to manage </span>
<span id="tf_333" class="t s4_333">HWP state (IA32_XSS[16] = 1). Software can otherwise use hardware P-states and access the </span>
<span id="tg_333" class="t s4_333">IA32_HWP_REQUEST MSR (using RDMSR and WRMSR) even if the XSAVE feature set is not enabled or has not </span>
<span id="th_333" class="t s4_333">been configured to manage HWP state. </span>
<span id="ti_333" class="t s3_333">13.5.14 </span><span id="tj_333" class="t s3_333">AMX State </span>
<span id="tk_333" class="t s4_333">The register state used by the Intel </span>
<span id="tl_333" class="t s6_333">® </span>
<span id="tm_333" class="t s4_333">Advanced Matrix Extensions (Intel AMX) comprises two state components, </span>
<span id="tn_333" class="t s4_333">TILECFG and TILEDATA. Together, these two state components compose </span><span id="to_333" class="t s5_333">AMX state</span><span id="tp_333" class="t s4_333">. </span>
<span id="tq_333" class="t s4_333">As noted in Section 13.1, the XSAVE feature set manages AMX state as state components 17–18. Thus, AMX state </span>
<span id="tr_333" class="t s4_333">is located in the extended region of the XSAVE area (see Section 13.4.3). The following items detail how these </span>
<span id="ts_333" class="t s4_333">state components are organized in this region: </span>
<span id="tt_333" class="t s7_333">• </span><span id="tu_333" class="t s5_333">TILECFG state. </span>
<span id="tv_333" class="t s4_333">As noted in Section 13.1, the XSAVE feature set manages TILECFG state as user state component 17. Thus, </span>
<span id="tw_333" class="t s4_333">TILECFG state is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section </span>
<span id="tx_333" class="t s4_333">13.2, CPUID.(EAX=0DH,ECX=17):EAX enumerates the size (in bytes) required for TILECFG state. </span>
<span id="ty_333" class="t s7_333">• </span><span id="tz_333" class="t s5_333">TILEDATA state. </span>
<span id="t10_333" class="t s4_333">As noted in Section 13.1, the XSAVE feature set manages TILEDATA state as user state component 18. Thus, </span>
<span id="t11_333" class="t s4_333">TILEDATA state is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section </span>
<span id="t12_333" class="t s4_333">13.2, CPUID.(EAX=0DH,ECX=18):EAX enumerates the size (in bytes) required for TILEDATA state. </span>
<span id="t13_333" class="t s4_333">Both components of AMX state are XSAVE-managed, and the AMX feature is XSAVE-enabled. The XSAVE feature </span>
<span id="t14_333" class="t s4_333">set can operate on AMX state only if the feature set is enabled (CR4.OSXSAVE = 1) and has been configured to </span>
<span id="t15_333" class="t s4_333">manage AMX state (XCR0[18:17] = 11b). Intel AMX instructions cannot be used unless the XSAVE feature set is </span>
<span id="t16_333" class="t s4_333">enabled and has been configured to manage AMX state. </span>
<span id="t17_333" class="t s4_333">The following items describe special treatment of TILECFG and TILEDATA by the XSAVE feature set: </span>
<span id="t18_333" class="t s7_333">• </span><span id="t19_333" class="t s4_333">Loading of TILECFG and TILEDATA by XRSTOR and XRSTORS: </span>
<span id="t1a_333" class="t s4_333">— </span><span id="t1b_333" class="t s4_333">While the LDTILECFG instruction generates a general-protection fault (#GP) if it would load the TILECFG </span>
<span id="t1c_333" class="t s4_333">register with an unsupported value executions of XRSTOR and XRSTORS do not do so. Instead, they </span>
<span id="t1d_333" class="t s4_333">initialize the register (resulting in TILES_CONFIGURED = 0). </span>
<span id="t1e_333" class="t s4_333">While executions of LDTILECFG initialize TILEDATA, executions of XRSTOR and XRSTORS do not modify </span>
<span id="t1f_333" class="t s4_333">TILEDATA unless loading it from memory. </span>
<span id="t1g_333" class="t s4_333">While the value of the TILECFG register can limit how Intel AMX instructions access TILEDATA, such </span>
<span id="t1h_333" class="t s4_333">limitations do not apply to XRSTOR and XRSTORS. An execution of either of those instructions loads all 8 </span>
<span id="t1i_333" class="t s4_333">KBytes of TILEDATA regardless of the value in the TILECFG register (or the value that the instruction may </span>
<span id="t1j_333" class="t s4_333">be loading into that register). </span>
<span id="t1k_333" class="t s7_333">• </span><span id="t1l_333" class="t s4_333">Saving of TILEDATA by XSAVE, XSAVEC, XSAVEOPT, and XSAVES: </span>
<span id="t1m_333" class="t s4_333">— </span><span id="t1n_333" class="t s4_333">While the value of the TILECFG register can limit how Intel AMX instructions access TILEDATA, such </span>
<span id="t1o_333" class="t s4_333">limitations do not apply to XSAVE, XSAVEC, XSAVEOPT, and XSAVES. An execution of any of those instruc- </span>
<span id="t1p_333" class="t s4_333">tions saves all 8 KBytes of TILEDATA regardless of the value in the TILECFG register. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
