\hypertarget{struct_a_d_c___type_def}{}\section{A\+D\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___type_def}\index{ADC\_TypeDef@{ADC\_TypeDef}}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a9745df96e98f3cdc2d05ccefce681f64}{SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a89b1ff4376683dd2896ea8b32ded05b2}{C\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a1053a65a21af0d27afe1bf9cf7b7aca7}{C\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{S\+M\+P\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}{S\+M\+P\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_aa005e656f528aaad28d70d61c9db9b81}{J\+O\+F\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_aa20f76044c11042dde41c1060853fb82}{J\+O\+F\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ae9c78142f6edf8122384263878d09015}{J\+O\+F\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a92f5c1a5aaa8b286317f923482e09d35}{J\+O\+F\+R4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a297ac2d83a1837bfdc0333474b977de0}{H\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_afdaf8050fb01739206a92c9ad610f396}{L\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{S\+Q\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}{S\+Q\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}{S\+Q\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{J\+S\+QR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{J\+D\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}{J\+D\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}{J\+D\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}{J\+D\+R4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Analog to Digital Converter. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_a_d_c___type_def_a89b1ff4376683dd2896ea8b32ded05b2}\label{struct_a_d_c___type_def_a89b1ff4376683dd2896ea8b32ded05b2}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+C\+R1}

A\+DC control register 1, Address offset\+: 0x04 \mbox{\Hypertarget{struct_a_d_c___type_def_a1053a65a21af0d27afe1bf9cf7b7aca7}\label{struct_a_d_c___type_def_a1053a65a21af0d27afe1bf9cf7b7aca7}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+C\+R2}

A\+DC control register 2, Address offset\+: 0x08 \mbox{\Hypertarget{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}\label{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+DR}

A\+DC regular data register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_a_d_c___type_def_a297ac2d83a1837bfdc0333474b977de0}\label{struct_a_d_c___type_def_a297ac2d83a1837bfdc0333474b977de0}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!HTR@{HTR}}
\index{HTR@{HTR}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{HTR}{HTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+H\+TR}

A\+DC watchdog higher threshold register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}\label{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR1@{JDR1}}
\index{JDR1@{JDR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{JDR1}{JDR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+D\+R1}

A\+DC injected data register 1, Address offset\+: 0x3C \mbox{\Hypertarget{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}\label{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR2@{JDR2}}
\index{JDR2@{JDR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{JDR2}{JDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+D\+R2}

A\+DC injected data register 2, Address offset\+: 0x40 \mbox{\Hypertarget{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}\label{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR3@{JDR3}}
\index{JDR3@{JDR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{JDR3}{JDR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+D\+R3}

A\+DC injected data register 3, Address offset\+: 0x44 \mbox{\Hypertarget{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}\label{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR4@{JDR4}}
\index{JDR4@{JDR4}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{JDR4}{JDR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+D\+R4}

A\+DC injected data register 4, Address offset\+: 0x48 \mbox{\Hypertarget{struct_a_d_c___type_def_aa005e656f528aaad28d70d61c9db9b81}\label{struct_a_d_c___type_def_aa005e656f528aaad28d70d61c9db9b81}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR1@{JOFR1}}
\index{JOFR1@{JOFR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{JOFR1}{JOFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+O\+F\+R1}

A\+DC injected channel data offset register 1, Address offset\+: 0x14 \mbox{\Hypertarget{struct_a_d_c___type_def_aa20f76044c11042dde41c1060853fb82}\label{struct_a_d_c___type_def_aa20f76044c11042dde41c1060853fb82}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR2@{JOFR2}}
\index{JOFR2@{JOFR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{JOFR2}{JOFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+O\+F\+R2}

A\+DC injected channel data offset register 2, Address offset\+: 0x18 \mbox{\Hypertarget{struct_a_d_c___type_def_ae9c78142f6edf8122384263878d09015}\label{struct_a_d_c___type_def_ae9c78142f6edf8122384263878d09015}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR3@{JOFR3}}
\index{JOFR3@{JOFR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{JOFR3}{JOFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+O\+F\+R3}

A\+DC injected channel data offset register 3, Address offset\+: 0x1C \mbox{\Hypertarget{struct_a_d_c___type_def_a92f5c1a5aaa8b286317f923482e09d35}\label{struct_a_d_c___type_def_a92f5c1a5aaa8b286317f923482e09d35}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR4@{JOFR4}}
\index{JOFR4@{JOFR4}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{JOFR4}{JOFR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+O\+F\+R4}

A\+DC injected channel data offset register 4, Address offset\+: 0x20 \mbox{\Hypertarget{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}\label{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JSQR@{JSQR}}
\index{JSQR@{JSQR}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{JSQR}{JSQR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+S\+QR}

A\+DC injected sequence register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_a_d_c___type_def_afdaf8050fb01739206a92c9ad610f396}\label{struct_a_d_c___type_def_afdaf8050fb01739206a92c9ad610f396}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!LTR@{LTR}}
\index{LTR@{LTR}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{LTR}{LTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+L\+TR}

A\+DC watchdog lower threshold register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}\label{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR1@{SMPR1}}
\index{SMPR1@{SMPR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{SMPR1}{SMPR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+S\+M\+P\+R1}

A\+DC sample time register 1, Address offset\+: 0x0C \mbox{\Hypertarget{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}\label{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR2@{SMPR2}}
\index{SMPR2@{SMPR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{SMPR2}{SMPR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+S\+M\+P\+R2}

A\+DC sample time register 2, Address offset\+: 0x10 \mbox{\Hypertarget{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}\label{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR1@{SQR1}}
\index{SQR1@{SQR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{SQR1}{SQR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+S\+Q\+R1}

A\+DC regular sequence register 1, Address offset\+: 0x2C \mbox{\Hypertarget{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}\label{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR2@{SQR2}}
\index{SQR2@{SQR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{SQR2}{SQR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+S\+Q\+R2}

A\+DC regular sequence register 2, Address offset\+: 0x30 \mbox{\Hypertarget{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}\label{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR3@{SQR3}}
\index{SQR3@{SQR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{SQR3}{SQR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+S\+Q\+R3}

A\+DC regular sequence register 3, Address offset\+: 0x34 \mbox{\Hypertarget{struct_a_d_c___type_def_a9745df96e98f3cdc2d05ccefce681f64}\label{struct_a_d_c___type_def_a9745df96e98f3cdc2d05ccefce681f64}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SR@{SR}}
\index{SR@{SR}!ADC\_TypeDef@{ADC\_TypeDef}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+SR}

A\+DC status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
