Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Sun Dec  6 20:10:58 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_3 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/rc5/timing/32_16_12.txt
| Design       : dut_impl
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 48 input ports with no input delay specified. (HIGH)

iKey_address[0]
iKey_address[1]
iKey_address[2]
iKey_address[3]
iKey_sub_i[0]
iKey_sub_i[1]
iKey_sub_i[2]
iKey_sub_i[3]
iKey_sub_i[4]
iKey_sub_i[5]
iKey_sub_i[6]
iKey_sub_i[7]
iStartCipher
iStartDecipher
iWen
rst
serial_port_in[0]
serial_port_in[10]
serial_port_in[11]
serial_port_in[12]
serial_port_in[13]
serial_port_in[14]
serial_port_in[15]
serial_port_in[16]
serial_port_in[17]
serial_port_in[18]
serial_port_in[19]
serial_port_in[1]
serial_port_in[20]
serial_port_in[21]
serial_port_in[22]
serial_port_in[23]
serial_port_in[24]
serial_port_in[25]
serial_port_in[26]
serial_port_in[27]
serial_port_in[28]
serial_port_in[29]
serial_port_in[2]
serial_port_in[30]
serial_port_in[31]
serial_port_in[3]
serial_port_in[4]
serial_port_in[5]
serial_port_in[6]
serial_port_in[7]
serial_port_in[8]
serial_port_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

oDoneCipher
oDoneDecipher
serial_port_out[0]
serial_port_out[10]
serial_port_out[11]
serial_port_out[12]
serial_port_out[13]
serial_port_out[14]
serial_port_out[15]
serial_port_out[16]
serial_port_out[17]
serial_port_out[18]
serial_port_out[19]
serial_port_out[1]
serial_port_out[20]
serial_port_out[21]
serial_port_out[22]
serial_port_out[23]
serial_port_out[24]
serial_port_out[25]
serial_port_out[26]
serial_port_out[27]
serial_port_out[28]
serial_port_out[29]
serial_port_out[2]
serial_port_out[30]
serial_port_out[31]
serial_port_out[3]
serial_port_out[4]
serial_port_out[5]
serial_port_out[6]
serial_port_out[7]
serial_port_out[8]
serial_port_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.080        0.000                      0                 1678        0.058        0.000                      0                 1678        1.390        0.000                       0                   709  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.300}        4.600           217.391         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.080        0.000                      0                 1678        0.058        0.000                      0                 1678        1.390        0.000                       0                   709  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/expander/mixer/oL_sub_i_prima_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 3.170ns (75.022%)  route 1.055ns (24.978%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 8.497 - 4.600 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.632     4.407    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     6.487 r  dut_implementacion/L_RAM/ram_reg/DOADO[1]
                         net (fo=3, routed)           0.613     7.100    dut_implementacion/L_RAM/L_sub_i[1]
    SLICE_X8Y45                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.053     7.153 r  dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5/O
                         net (fo=1, routed)           0.000     7.153    dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5_n_0
    SLICE_X8Y45                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2/S[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.463 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2_n_0
    SLICE_X8Y46                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CI
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.523 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2_n_0
    SLICE_X8Y47                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CI
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.583 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.583    dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2_n_0
    SLICE_X8Y48                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CI
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.643 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.643    dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2_n_0
    SLICE_X8Y49                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CI
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.703 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.704    dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2_n_0
    SLICE_X8Y50                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CI
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.764 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.764    dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2_n_0
    SLICE_X8Y51                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CI
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.824 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.824    dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2_n_0
    SLICE_X8Y52                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/CI
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.036 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.442     8.478    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt0[29]
    SLICE_X10Y50                                                      r  dut_implementacion/expander/mixer/oL_sub_i_prima[29]_i_1/I0
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.155     8.633 r  dut_implementacion/expander/mixer/oL_sub_i_prima[29]_i_1/O
                         net (fo=1, routed)           0.000     8.633    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt[29]
    SLICE_X10Y50         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    D23                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.207 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.290     8.497    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[29]/C
                         clock pessimism              0.179     8.676    
                         clock uncertainty           -0.035     8.641    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.072     8.713    dut_implementacion/expander/mixer/oL_sub_i_prima_reg[29]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/expander/mixer/oL_sub_i_prima_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 3.091ns (74.226%)  route 1.073ns (25.774%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 8.496 - 4.600 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.632     4.407    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     6.487 r  dut_implementacion/L_RAM/ram_reg/DOADO[1]
                         net (fo=3, routed)           0.613     7.100    dut_implementacion/L_RAM/L_sub_i[1]
    SLICE_X8Y45                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.053     7.153 r  dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5/O
                         net (fo=1, routed)           0.000     7.153    dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5_n_0
    SLICE_X8Y45                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2/S[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.463 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2_n_0
    SLICE_X8Y46                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CI
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.523 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2_n_0
    SLICE_X8Y47                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CI
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.583 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.583    dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2_n_0
    SLICE_X8Y48                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CI
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.643 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.643    dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2_n_0
    SLICE_X8Y49                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CI
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.703 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.704    dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2_n_0
    SLICE_X8Y50                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CI
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.764 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.764    dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2_n_0
    SLICE_X8Y51                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CI
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.824 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.824    dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2_n_0
    SLICE_X8Y52                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/CI
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     7.959 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.460     8.419    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt0[28]
    SLICE_X13Y50                                                      r  dut_implementacion/expander/mixer/oL_sub_i_prima[28]_i_1/I0
    SLICE_X13Y50         LUT5 (Prop_lut5_I0_O)        0.153     8.572 r  dut_implementacion/expander/mixer/oL_sub_i_prima[28]_i_1/O
                         net (fo=1, routed)           0.000     8.572    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt[28]
    SLICE_X13Y50         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    D23                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.207 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.289     8.496    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[28]/C
                         clock pessimism              0.179     8.675    
                         clock uncertainty           -0.035     8.640    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.035     8.675    dut_implementacion/expander/mixer/oL_sub_i_prima_reg[28]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 3.121ns (70.462%)  route 1.308ns (29.538%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 8.495 - 4.600 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.436     4.211    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     6.291 r  dut_implementacion/S_RAM/ram_reg/DOBDO[1]
                         net (fo=3, routed)           0.624     6.916    dut_implementacion/descifrador/DOBDO[1]
    SLICE_X7Y51                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_6/I1
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.053     6.969 r  dut_implementacion/descifrador/oB_decipher[3]_i_6/O
                         net (fo=1, routed)           0.000     6.969    dut_implementacion/descifrador/oB_decipher[3]_i_6_n_0
    SLICE_X7Y51                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[1]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.293 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.293    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X7Y52                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.351 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.351    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X7Y53                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.409 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X7Y54                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.467 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.467    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X7Y55                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.525 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X7Y56                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.583 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.583    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X7Y57                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     7.762 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/O[3]
                         net (fo=3, routed)           0.549     8.311    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_4
    SLICE_X8Y53                                                       r  dut_implementacion/descifrador/oB_decipher[27]_i_3/I5
    SLICE_X8Y53          LUT6 (Prop_lut6_I5_O)        0.142     8.453 r  dut_implementacion/descifrador/oB_decipher[27]_i_3/O
                         net (fo=1, routed)           0.135     8.588    dut_implementacion/descifrador/oB_decipher[27]_i_3_n_0
    SLICE_X8Y53                                                       r  dut_implementacion/descifrador/oB_decipher[27]_i_1/I2
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.053     8.641 r  dut_implementacion/descifrador/oB_decipher[27]_i_1/O
                         net (fo=1, routed)           0.000     8.641    dut_implementacion/descifrador/oB_decipher_nxt[27]
    SLICE_X8Y53          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    D23                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.207 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.288     8.495    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[27]/C
                         clock pessimism              0.260     8.755    
                         clock uncertainty           -0.035     8.720    
    SLICE_X8Y53          FDRE (Setup_fdre_C_D)        0.073     8.793    dut_implementacion/descifrador/oB_decipher_reg[27]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 3.152ns (71.026%)  route 1.286ns (28.974%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.952ns = ( 8.552 - 4.600 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.436     4.211    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     6.291 r  dut_implementacion/S_RAM/ram_reg/DOBDO[1]
                         net (fo=3, routed)           0.624     6.916    dut_implementacion/descifrador/DOBDO[1]
    SLICE_X7Y51                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_6/I1
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.053     6.969 r  dut_implementacion/descifrador/oB_decipher[3]_i_6/O
                         net (fo=1, routed)           0.000     6.969    dut_implementacion/descifrador/oB_decipher[3]_i_6_n_0
    SLICE_X7Y51                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[1]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.293 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.293    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X7Y52                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.351 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.351    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X7Y53                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.409 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X7Y54                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.467 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.467    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X7Y55                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.525 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X7Y56                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.583 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.583    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X7Y57                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.641 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.641    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_0
    SLICE_X7Y58                                                       r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/CI
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.780 r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/O[0]
                         net (fo=3, routed)           0.431     8.211    dut_implementacion/descifrador/oB_decipher_reg[31]_i_3_n_7
    SLICE_X2Y64                                                       r  dut_implementacion/descifrador/oB_decipher[28]_i_2/I5
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.155     8.366 r  dut_implementacion/descifrador/oB_decipher[28]_i_2/O
                         net (fo=1, routed)           0.231     8.596    dut_implementacion/descifrador/oB_decipher[28]_i_2_n_0
    SLICE_X0Y64                                                       r  dut_implementacion/descifrador/oB_decipher[28]_i_1/I2
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.053     8.649 r  dut_implementacion/descifrador/oB_decipher[28]_i_1/O
                         net (fo=1, routed)           0.000     8.649    dut_implementacion/descifrador/oB_decipher_nxt[28]
    SLICE_X0Y64          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    D23                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.207 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.345     8.552    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[28]/C
                         clock pessimism              0.251     8.803    
                         clock uncertainty           -0.035     8.768    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.035     8.803    dut_implementacion/descifrador/oB_decipher_reg[28]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/expander/mixer/oL_sub_i_prima_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 3.110ns (75.613%)  route 1.003ns (24.387%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 8.497 - 4.600 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.632     4.407    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     6.487 r  dut_implementacion/L_RAM/ram_reg/DOADO[1]
                         net (fo=3, routed)           0.613     7.100    dut_implementacion/L_RAM/L_sub_i[1]
    SLICE_X8Y45                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.053     7.153 r  dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5/O
                         net (fo=1, routed)           0.000     7.153    dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5_n_0
    SLICE_X8Y45                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2/S[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.463 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2_n_0
    SLICE_X8Y46                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CI
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.523 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2_n_0
    SLICE_X8Y47                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CI
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.583 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.583    dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2_n_0
    SLICE_X8Y48                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CI
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.643 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.643    dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2_n_0
    SLICE_X8Y49                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CI
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.703 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.704    dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2_n_0
    SLICE_X8Y50                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CI
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.764 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.764    dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2_n_0
    SLICE_X8Y51                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CI
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.976 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.390     8.365    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt0[25]
    SLICE_X11Y50                                                      r  dut_implementacion/expander/mixer/oL_sub_i_prima[25]_i_1/I0
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.155     8.520 r  dut_implementacion/expander/mixer/oL_sub_i_prima[25]_i_1/O
                         net (fo=1, routed)           0.000     8.520    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt[25]
    SLICE_X11Y50         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    D23                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.207 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.290     8.497    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[25]/C
                         clock pessimism              0.179     8.676    
                         clock uncertainty           -0.035     8.641    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)        0.034     8.675    dut_implementacion/expander/mixer/oL_sub_i_prima_reg[25]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 3.038ns (68.926%)  route 1.370ns (31.074%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 8.491 - 4.600 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.435     4.210    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.080     6.290 r  dut_implementacion/S_RAM/ram_reg/DOADO[12]
                         net (fo=7, routed)           0.692     6.982    dut_implementacion/descifrador/DOADO[12]
    SLICE_X9Y54                                                       r  dut_implementacion/descifrador/oA_decipher[15]_i_8/I1
    SLICE_X9Y54          LUT2 (Prop_lut2_I1_O)        0.053     7.035 r  dut_implementacion/descifrador/oA_decipher[15]_i_8/O
                         net (fo=1, routed)           0.000     7.035    dut_implementacion/descifrador/oA_decipher[15]_i_8_n_0
    SLICE_X9Y54                                                       r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/S[0]
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.348 r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.348    dut_implementacion/descifrador/oA_decipher_reg[15]_i_3_n_0
    SLICE_X9Y55                                                       r  dut_implementacion/descifrador/oA_decipher_reg[19]_i_3/CI
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.406 r  dut_implementacion/descifrador/oA_decipher_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.406    dut_implementacion/descifrador/oA_decipher_reg[19]_i_3_n_0
    SLICE_X9Y56                                                       r  dut_implementacion/descifrador/oA_decipher_reg[23]_i_3/CI
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.464 r  dut_implementacion/descifrador/oA_decipher_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.464    dut_implementacion/descifrador/oA_decipher_reg[23]_i_3_n_0
    SLICE_X9Y57                                                       r  dut_implementacion/descifrador/oA_decipher_reg[27]_i_3/CI
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.522 r  dut_implementacion/descifrador/oA_decipher_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.522    dut_implementacion/descifrador/oA_decipher_reg[27]_i_3_n_0
    SLICE_X9Y58                                                       r  dut_implementacion/descifrador/oA_decipher_reg[31]_i_4/CI
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.735 r  dut_implementacion/descifrador/oA_decipher_reg[31]_i_4/O[1]
                         net (fo=3, routed)           0.442     8.177    dut_implementacion/descifrador/oA_decipher_reg[31]_i_4_n_6
    SLICE_X9Y62                                                       r  dut_implementacion/descifrador/oA_decipher[29]_i_2/I0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.152     8.329 r  dut_implementacion/descifrador/oA_decipher[29]_i_2/O
                         net (fo=1, routed)           0.236     8.565    dut_implementacion/descifrador/oA_decipher[29]_i_2_n_0
    SLICE_X8Y63                                                       r  dut_implementacion/descifrador/oA_decipher[29]_i_1/I0
    SLICE_X8Y63          LUT5 (Prop_lut5_I0_O)        0.053     8.618 r  dut_implementacion/descifrador/oA_decipher[29]_i_1/O
                         net (fo=1, routed)           0.000     8.618    dut_implementacion/descifrador/oA_decipher_nxt[29]
    SLICE_X8Y63          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    D23                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.207 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.284     8.491    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[29]/C
                         clock pessimism              0.260     8.751    
                         clock uncertainty           -0.035     8.716    
    SLICE_X8Y63          FDRE (Setup_fdre_C_D)        0.073     8.789    dut_implementacion/descifrador/oA_decipher_reg[29]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/descifrador/rAorB_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 3.126ns (72.083%)  route 1.211ns (27.917%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 8.494 - 4.600 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.436     4.211    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     6.291 r  dut_implementacion/S_RAM/ram_reg/DOBDO[1]
                         net (fo=3, routed)           0.624     6.916    dut_implementacion/descifrador/DOBDO[1]
    SLICE_X7Y51                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_6/I1
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.053     6.969 r  dut_implementacion/descifrador/oB_decipher[3]_i_6/O
                         net (fo=1, routed)           0.000     6.969    dut_implementacion/descifrador/oB_decipher[3]_i_6_n_0
    SLICE_X7Y51                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[1]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.293 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.293    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X7Y52                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.351 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.351    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X7Y53                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.409 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X7Y54                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.467 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.467    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X7Y55                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.525 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X7Y56                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.583 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.583    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X7Y57                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.641 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.641    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_0
    SLICE_X7Y58                                                       r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/CI
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     7.820 r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.586     8.406    dut_implementacion/descifrador/oB_decipher_reg[31]_i_3_n_4
    SLICE_X9Y59                                                       r  dut_implementacion/descifrador/rAorB[31]_i_2/I0
    SLICE_X9Y59          LUT4 (Prop_lut4_I0_O)        0.142     8.548 r  dut_implementacion/descifrador/rAorB[31]_i_2/O
                         net (fo=1, routed)           0.000     8.548    dut_implementacion/descifrador/rAorB_nxt[31]
    SLICE_X9Y59          FDRE                                         r  dut_implementacion/descifrador/rAorB_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    D23                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.207 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.287     8.494    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  dut_implementacion/descifrador/rAorB_reg[31]/C
                         clock pessimism              0.260     8.754    
                         clock uncertainty           -0.035     8.719    
    SLICE_X9Y59          FDRE (Setup_fdre_C_D)        0.035     8.754    dut_implementacion/descifrador/rAorB_reg[31]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/expander/mixer/oL_sub_i_prima_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 3.126ns (76.286%)  route 0.972ns (23.714%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 8.497 - 4.600 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.632     4.407    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     6.487 r  dut_implementacion/L_RAM/ram_reg/DOADO[1]
                         net (fo=3, routed)           0.613     7.100    dut_implementacion/L_RAM/L_sub_i[1]
    SLICE_X8Y45                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.053     7.153 r  dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5/O
                         net (fo=1, routed)           0.000     7.153    dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5_n_0
    SLICE_X8Y45                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2/S[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.463 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2_n_0
    SLICE_X8Y46                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CI
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.523 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2_n_0
    SLICE_X8Y47                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CI
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.583 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.583    dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2_n_0
    SLICE_X8Y48                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CI
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.643 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.643    dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2_n_0
    SLICE_X8Y49                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CI
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.703 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.704    dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2_n_0
    SLICE_X8Y50                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CI
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.764 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.764    dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2_n_0
    SLICE_X8Y51                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CI
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.824 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.824    dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2_n_0
    SLICE_X8Y52                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/CI
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     8.005 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.358     8.363    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt0[31]
    SLICE_X10Y50                                                      r  dut_implementacion/expander/mixer/oL_sub_i_prima[31]_i_2/I0
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.142     8.505 r  dut_implementacion/expander/mixer/oL_sub_i_prima[31]_i_2/O
                         net (fo=1, routed)           0.000     8.505    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt[31]
    SLICE_X10Y50         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    D23                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.207 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.290     8.497    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[31]/C
                         clock pessimism              0.179     8.676    
                         clock uncertainty           -0.035     8.641    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.071     8.712    dut_implementacion/expander/mixer/oL_sub_i_prima_reg[31]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 3.088ns (71.007%)  route 1.261ns (28.993%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.551 - 4.600 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.436     4.211    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     6.291 r  dut_implementacion/S_RAM/ram_reg/DOBDO[1]
                         net (fo=3, routed)           0.624     6.916    dut_implementacion/descifrador/DOBDO[1]
    SLICE_X7Y51                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_6/I1
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.053     6.969 r  dut_implementacion/descifrador/oB_decipher[3]_i_6/O
                         net (fo=1, routed)           0.000     6.969    dut_implementacion/descifrador/oB_decipher[3]_i_6_n_0
    SLICE_X7Y51                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[1]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.293 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.293    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X7Y52                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.351 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.351    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X7Y53                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.409 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X7Y54                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.467 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.467    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X7Y55                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.525 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.525    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X7Y56                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.583 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.583    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X7Y57                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     7.719 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/O[2]
                         net (fo=3, routed)           0.409     8.127    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_5
    SLICE_X5Y63                                                       r  dut_implementacion/descifrador/oB_decipher[26]_i_2/I5
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.152     8.279 r  dut_implementacion/descifrador/oB_decipher[26]_i_2/O
                         net (fo=1, routed)           0.228     8.507    dut_implementacion/descifrador/oB_decipher[26]_i_2_n_0
    SLICE_X5Y64                                                       r  dut_implementacion/descifrador/oB_decipher[26]_i_1/I2
    SLICE_X5Y64          LUT5 (Prop_lut5_I2_O)        0.053     8.560 r  dut_implementacion/descifrador/oB_decipher[26]_i_1/O
                         net (fo=1, routed)           0.000     8.560    dut_implementacion/descifrador/oB_decipher_nxt[26]
    SLICE_X5Y64          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    D23                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.207 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.344     8.551    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[26]/C
                         clock pessimism              0.251     8.802    
                         clock uncertainty           -0.035     8.767    
    SLICE_X5Y64          FDRE (Setup_fdre_C_D)        0.035     8.802    dut_implementacion/descifrador/oB_decipher_reg[26]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/expander/mixer/oL_sub_i_prima_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 3.092ns (76.119%)  route 0.970ns (23.881%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 8.497 - 4.600 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.632     4.407    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     6.487 r  dut_implementacion/L_RAM/ram_reg/DOADO[1]
                         net (fo=3, routed)           0.613     7.100    dut_implementacion/L_RAM/L_sub_i[1]
    SLICE_X8Y45                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5/I0
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.053     7.153 r  dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5/O
                         net (fo=1, routed)           0.000     7.153    dut_implementacion/L_RAM/oL_sub_i_prima[3]_i_5_n_0
    SLICE_X8Y45                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2/S[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.463 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    dut_implementacion/L_RAM/oL_sub_i_prima_reg[3]_i_2_n_0
    SLICE_X8Y46                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CI
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.523 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2_n_0
    SLICE_X8Y47                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CI
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.583 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.583    dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2_n_0
    SLICE_X8Y48                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CI
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.643 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.643    dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2_n_0
    SLICE_X8Y49                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CI
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.703 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.704    dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2_n_0
    SLICE_X8Y50                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CI
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.764 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.764    dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2_n_0
    SLICE_X8Y51                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CI
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.824 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.824    dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2_n_0
    SLICE_X8Y52                                                       r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/CI
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     7.961 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.357     8.318    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt0[30]
    SLICE_X10Y50                                                      r  dut_implementacion/expander/mixer/oL_sub_i_prima[30]_i_1/I0
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.152     8.470 r  dut_implementacion/expander/mixer/oL_sub_i_prima[30]_i_1/O
                         net (fo=1, routed)           0.000     8.470    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt[30]
    SLICE_X10Y50         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    D23                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.207 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.290     8.497    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[30]/C
                         clock pessimism              0.179     8.676    
                         clock uncertainty           -0.035     8.641    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.073     8.714    dut_implementacion/expander/mixer/oL_sub_i_prima_reg[30]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  0.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrador/oB_decipher_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.454%)  route 0.160ns (55.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.633     1.490    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     1.590 r  dut_implementacion/descifrador/oB_decipher_reg[1]/Q
                         net (fo=6, routed)           0.160     1.750    dut_implementacion/descifrador/oB_decipher[1]
    SLICE_X2Y50                                                       r  dut_implementacion/descifrador/serial_port_out[1]_i_1/I0
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.028     1.778 r  dut_implementacion/descifrador/serial_port_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.778    dut_implementacion_n_31
    SLICE_X2Y50          FDRE                                         r  serial_port_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.784     1.957    clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  serial_port_out_reg[1]/C
                         clock pessimism             -0.324     1.633    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.087     1.720    serial_port_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/S/oS_sub_i_prima_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/S_RAM/ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.146ns (34.218%)  route 0.281ns (65.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.551     1.408    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.118     1.526 r  dut_implementacion/expander/S/oS_sub_i_prima_reg[13]/Q
                         net (fo=1, routed)           0.135     1.662    dut_implementacion/expander/S/oS_sub_i_prima_reg_n_0_[13]
    SLICE_X8Y54                                                       r  dut_implementacion/expander/S/ram_reg_i_31/I3
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.028     1.690 r  dut_implementacion/expander/S/ram_reg_i_31/O
                         net (fo=1, routed)           0.145     1.835    dut_implementacion/S_RAM/DIADI[13]
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.785     1.957    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.484     1.474    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.770    dut_implementacion/S_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/S/oS_sub_i_prima_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/S_RAM/ram_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.146ns (34.131%)  route 0.282ns (65.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.551     1.408    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y55         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.118     1.526 r  dut_implementacion/expander/S/oS_sub_i_prima_reg[17]/Q
                         net (fo=1, routed)           0.133     1.660    dut_implementacion/expander/S/oS_sub_i_prima_reg_n_0_[17]
    SLICE_X8Y54                                                       r  dut_implementacion/expander/S/ram_reg_i_27/I3
    SLICE_X8Y54          LUT4 (Prop_lut4_I3_O)        0.028     1.688 r  dut_implementacion/expander/S/ram_reg_i_27/O
                         net (fo=1, routed)           0.148     1.836    dut_implementacion/S_RAM/DIADI[17]
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.785     1.957    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.484     1.474    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.770    dut_implementacion/S_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/L/L_sub_i_prima_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/L_RAM/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.816%)  route 0.287ns (69.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.603     1.460    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.100     1.560 r  dut_implementacion/expander/L/L_sub_i_prima_reg[8]/Q
                         net (fo=1, routed)           0.136     1.696    dut_implementacion/expander/L/L_sub_i_prima[8]
    SLICE_X10Y46                                                      r  dut_implementacion/expander/L/ram_reg_i_26__0/I3
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.028     1.724 r  dut_implementacion/expander/L/ram_reg_i_26__0/O
                         net (fo=1, routed)           0.152     1.876    dut_implementacion/L_RAM/DIADI[8]
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.858     2.030    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.522     1.509    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.805    dut_implementacion/L_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/mixer/oS_sub_i_prima_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/S_RAM/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.146ns (32.052%)  route 0.310ns (67.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.551     1.408    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X12Y51         FDRE                                         r  dut_implementacion/expander/mixer/oS_sub_i_prima_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.118     1.526 r  dut_implementacion/expander/mixer/oS_sub_i_prima_reg[1]/Q
                         net (fo=3, routed)           0.119     1.645    dut_implementacion/expander/S/oS_sub_i_prima_reg[31]_0[1]
    SLICE_X12Y51                                                      r  dut_implementacion/expander/S/ram_reg_i_43/I0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.028     1.673 r  dut_implementacion/expander/S/ram_reg_i_43/O
                         net (fo=1, routed)           0.191     1.864    dut_implementacion/S_RAM/DIADI[1]
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.785     1.957    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.484     1.474    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.770    dut_implementacion/S_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 muxCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.454%)  route 0.196ns (60.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.633     1.490    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  muxCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.100     1.590 r  muxCount_reg[0]/Q
                         net (fo=38, routed)          0.196     1.787    dut_implementacion/descifrador/muxCount_reg[1][0]
    SLICE_X2Y50                                                       r  dut_implementacion/descifrador/serial_port_out[5]_i_1/I5
    SLICE_X2Y50          LUT6 (Prop_lut6_I5_O)        0.028     1.815 r  dut_implementacion/descifrador/serial_port_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    dut_implementacion_n_27
    SLICE_X2Y50          FDRE                                         r  serial_port_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.784     1.957    clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  serial_port_out_reg[5]/C
                         clock pessimism             -0.324     1.633    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.087     1.720    serial_port_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 muxCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.213%)  route 0.198ns (60.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.633     1.490    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  muxCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.100     1.590 r  muxCount_reg[0]/Q
                         net (fo=38, routed)          0.198     1.789    dut_implementacion/descifrador/muxCount_reg[1][0]
    SLICE_X2Y50                                                       r  dut_implementacion/descifrador/serial_port_out[0]_i_1/I5
    SLICE_X2Y50          LUT6 (Prop_lut6_I5_O)        0.028     1.817 r  dut_implementacion/descifrador/serial_port_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    dut_implementacion_n_32
    SLICE_X2Y50          FDRE                                         r  serial_port_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.784     1.957    clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  serial_port_out_reg[0]/C
                         clock pessimism             -0.324     1.633    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.087     1.720    serial_port_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oB_cipher_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.716%)  route 0.067ns (34.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.579     1.436    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  dut_implementacion/cifrador/oB_cipher_reg[30]/Q
                         net (fo=2, routed)           0.067     1.603    dut_implementacion/cifrador/rA_XOR_B_reg[31]_1[30]
    SLICE_X2Y61                                                       r  dut_implementacion/cifrador/rA_XOR_B[30]_i_1/I1
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.028     1.631 r  dut_implementacion/cifrador/rA_XOR_B[30]_i_1/O
                         net (fo=1, routed)           0.000     1.631    dut_implementacion/cifrador/rA_XOR_B[30]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.781     1.954    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[30]/C
                         clock pessimism             -0.507     1.447    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.087     1.534    dut_implementacion/cifrador/rA_XOR_B_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/S/oS_sub_i_prima_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/S_RAM/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.146ns (30.957%)  route 0.326ns (69.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.551     1.408    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y53         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.118     1.526 r  dut_implementacion/expander/S/oS_sub_i_prima_reg[12]/Q
                         net (fo=1, routed)           0.174     1.701    dut_implementacion/expander/S/oS_sub_i_prima_reg_n_0_[12]
    SLICE_X8Y53                                                       r  dut_implementacion/expander/S/ram_reg_i_32/I3
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.028     1.729 r  dut_implementacion/expander/S/ram_reg_i_32/O
                         net (fo=1, routed)           0.151     1.880    dut_implementacion/S_RAM/DIADI[12]
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.785     1.957    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.484     1.474    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.770    dut_implementacion/S_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/mixer/oS_sub_i_prima_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            dut_implementacion/S_RAM/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.146ns (30.915%)  route 0.326ns (69.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.551     1.408    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  dut_implementacion/expander/mixer/oS_sub_i_prima_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.118     1.526 r  dut_implementacion/expander/mixer/oS_sub_i_prima_reg[4]/Q
                         net (fo=3, routed)           0.118     1.645    dut_implementacion/expander/S/oS_sub_i_prima_reg[31]_0[4]
    SLICE_X12Y51                                                      r  dut_implementacion/expander/S/ram_reg_i_40/I0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.028     1.673 r  dut_implementacion/expander/S/ram_reg_i_40/O
                         net (fo=1, routed)           0.208     1.881    dut_implementacion/S_RAM/DIADI[4]
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.785     1.957    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.484     1.474    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.770    dut_implementacion/S_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.300 }
Period(ns):         4.600
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         4.600       2.417      RAMB36_X0Y9    dut_implementacion/L_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         4.600       2.417      RAMB36_X0Y9    dut_implementacion/L_RAM/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         4.600       2.417      RAMB36_X0Y10   dut_implementacion/S_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         4.600       2.417      RAMB36_X0Y10   dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         4.600       3.000      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         4.600       3.850      SLICE_X1Y51    iB_cipher_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.600       3.850      SLICE_X1Y51    iB_cipher_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.600       3.850      SLICE_X1Y51    iB_cipher_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.600       3.850      SLICE_X1Y55    iB_cipher_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.600       3.850      SLICE_X1Y59    iB_reg[20]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y15    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y15    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y15    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y15    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y15    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y15    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y15    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y15    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y15    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.300       1.390      SLICE_X2Y15    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMD_D1/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.017ns  (logic 2.773ns (55.268%)  route 2.244ns (44.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.461     4.237    clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  serial_port_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.308     4.545 r  serial_port_out_reg[0]/Q
                         net (fo=1, routed)           2.244     6.789    serial_port_out_OBUF[0]
    T22                                                               r  serial_port_out_OBUF[0]_inst/I
    T22                  OBUF (Prop_obuf_I_O)         2.465     9.254 r  serial_port_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.254    serial_port_out[0]
    T22                                                               r  serial_port_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.949ns  (logic 2.738ns (55.331%)  route 2.211ns (44.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.460     4.236    clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  serial_port_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.269     4.505 r  serial_port_out_reg[4]/Q
                         net (fo=1, routed)           2.211     6.715    serial_port_out_OBUF[4]
    T24                                                               r  serial_port_out_OBUF[4]_inst/I
    T24                  OBUF (Prop_obuf_I_O)         2.469     9.185 r  serial_port_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.185    serial_port_out[4]
    T24                                                               r  serial_port_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.909ns  (logic 2.726ns (55.537%)  route 2.183ns (44.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.460     4.236    clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  serial_port_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.269     4.505 r  serial_port_out_reg[7]/Q
                         net (fo=1, routed)           2.183     6.687    serial_port_out_OBUF[7]
    P21                                                               r  serial_port_out_OBUF[7]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         2.457     9.145 r  serial_port_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.145    serial_port_out[7]
    P21                                                               r  serial_port_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.861ns  (logic 2.762ns (56.824%)  route 2.099ns (43.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.461     4.237    clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  serial_port_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.308     4.545 r  serial_port_out_reg[2]/Q
                         net (fo=1, routed)           2.099     6.644    serial_port_out_OBUF[2]
    T20                                                               r  serial_port_out_OBUF[2]_inst/I
    T20                  OBUF (Prop_obuf_I_O)         2.454     9.098 r  serial_port_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.098    serial_port_out[2]
    T20                                                               r  serial_port_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.851ns  (logic 2.766ns (57.027%)  route 2.085ns (42.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.461     4.237    clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  serial_port_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.308     4.545 r  serial_port_out_reg[1]/Q
                         net (fo=1, routed)           2.085     6.629    serial_port_out_OBUF[1]
    R20                                                               r  serial_port_out_OBUF[1]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         2.458     9.088 r  serial_port_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.088    serial_port_out[1]
    R20                                                               r  serial_port_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.849ns  (logic 2.777ns (57.281%)  route 2.071ns (42.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.461     4.237    clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  serial_port_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.308     4.545 r  serial_port_out_reg[5]/Q
                         net (fo=1, routed)           2.071     6.616    serial_port_out_OBUF[5]
    R23                                                               r  serial_port_out_OBUF[5]_inst/I
    R23                  OBUF (Prop_obuf_I_O)         2.469     9.085 r  serial_port_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.085    serial_port_out[5]
    R23                                                               r  serial_port_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.827ns  (logic 2.740ns (56.760%)  route 2.087ns (43.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.460     4.236    clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  serial_port_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.269     4.505 r  serial_port_out_reg[6]/Q
                         net (fo=1, routed)           2.087     6.592    serial_port_out_OBUF[6]
    R22                                                               r  serial_port_out_OBUF[6]_inst/I
    R22                  OBUF (Prop_obuf_I_O)         2.471     9.063 r  serial_port_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.063    serial_port_out[6]
    R22                                                               r  serial_port_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.826ns  (logic 2.789ns (57.784%)  route 2.038ns (42.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.459     4.235    clk_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  serial_port_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.308     4.543 r  serial_port_out_reg[16]/Q
                         net (fo=1, routed)           2.038     6.580    serial_port_out_OBUF[16]
    P19                                                               r  serial_port_out_OBUF[16]_inst/I
    P19                  OBUF (Prop_obuf_I_O)         2.481     9.061 r  serial_port_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.061    serial_port_out[16]
    P19                                                               r  serial_port_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.813ns  (logic 2.741ns (56.954%)  route 2.072ns (43.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.461     4.237    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  serial_port_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.269     4.506 r  serial_port_out_reg[3]/Q
                         net (fo=1, routed)           2.072     6.578    serial_port_out_OBUF[3]
    T25                                                               r  serial_port_out_OBUF[3]_inst/I
    T25                  OBUF (Prop_obuf_I_O)         2.472     9.050 r  serial_port_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.050    serial_port_out[3]
    T25                                                               r  serial_port_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.810ns  (logic 2.750ns (57.180%)  route 2.059ns (42.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.460     4.236    clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  serial_port_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.269     4.505 r  serial_port_out_reg[9]/Q
                         net (fo=1, routed)           2.059     6.564    serial_port_out_OBUF[9]
    N22                                                               r  serial_port_out_OBUF[9]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         2.481     9.045 r  serial_port_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.045    serial_port_out[9]
    N22                                                               r  serial_port_out[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut_implementacion/descifrador/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            oDoneDecipher
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.351ns (78.780%)  route 0.364ns (21.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.635     1.492    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  dut_implementacion/descifrador/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     1.592 r  dut_implementacion/descifrador/oDone_reg/Q
                         net (fo=4, routed)           0.364     1.956    oDoneDecipher_OBUF
    N16                                                               r  oDoneDecipher_OBUF_inst/I
    N16                  OBUF (Prop_obuf_I_O)         1.251     3.207 r  oDoneDecipher_OBUF_inst/O
                         net (fo=0)                   0.000     3.207    oDoneDecipher
    N16                                                               r  oDoneDecipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.405ns (74.740%)  route 0.475ns (25.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.579     1.436    clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  serial_port_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  serial_port_out_reg[30]/Q
                         net (fo=1, routed)           0.475     2.011    serial_port_out_OBUF[30]
    R26                                                               r  serial_port_out_OBUF[30]_inst/I
    R26                  OBUF (Prop_obuf_I_O)         1.305     3.317 r  serial_port_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.317    serial_port_out[30]
    R26                                                               r  serial_port_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.412ns (74.568%)  route 0.481ns (25.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.579     1.436    clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  serial_port_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  serial_port_out_reg[29]/Q
                         net (fo=1, routed)           0.481     2.018    serial_port_out_OBUF[29]
    P26                                                               r  serial_port_out_OBUF[29]_inst/I
    P26                  OBUF (Prop_obuf_I_O)         1.312     3.329 r  serial_port_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.329    serial_port_out[29]
    P26                                                               r  serial_port_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_implementacion/cifrador/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            oDoneCipher
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.428ns (77.590%)  route 0.413ns (22.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.635     1.492    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  dut_implementacion/cifrador/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.100     1.592 r  dut_implementacion/cifrador/oDone_reg/Q
                         net (fo=4, routed)           0.413     2.005    oDoneCipher_OBUF
    K25                                                               r  oDoneCipher_OBUF_inst/I
    K25                  OBUF (Prop_obuf_I_O)         1.328     3.333 r  oDoneCipher_OBUF_inst/O
                         net (fo=0)                   0.000     3.333    oDoneCipher
    K25                                                               r  oDoneCipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.431ns (75.034%)  route 0.476ns (24.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.579     1.436    clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  serial_port_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  serial_port_out_reg[31]/Q
                         net (fo=1, routed)           0.476     2.012    serial_port_out_OBUF[31]
    K26                                                               r  serial_port_out_OBUF[31]_inst/I
    K26                  OBUF (Prop_obuf_I_O)         1.331     3.343 r  serial_port_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.343    serial_port_out[31]
    K26                                                               r  serial_port_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.397ns (72.287%)  route 0.536ns (27.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.579     1.436    clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  serial_port_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  serial_port_out_reg[26]/Q
                         net (fo=1, routed)           0.536     2.072    serial_port_out_OBUF[26]
    P24                                                               r  serial_port_out_OBUF[26]_inst/I
    P24                  OBUF (Prop_obuf_I_O)         1.297     3.369 r  serial_port_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.369    serial_port_out[26]
    P24                                                               r  serial_port_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.445ns (74.435%)  route 0.496ns (25.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.580     1.437    clk_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  serial_port_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.118     1.555 r  serial_port_out_reg[27]/Q
                         net (fo=1, routed)           0.496     2.051    serial_port_out_OBUF[27]
    L25                                                               r  serial_port_out_OBUF[27]_inst/I
    L25                  OBUF (Prop_obuf_I_O)         1.327     3.378 r  serial_port_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.378    serial_port_out[27]
    L25                                                               r  serial_port_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.408ns (72.051%)  route 0.546ns (27.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.579     1.436    clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  serial_port_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  serial_port_out_reg[25]/Q
                         net (fo=1, routed)           0.546     2.083    serial_port_out_OBUF[25]
    N24                                                               r  serial_port_out_OBUF[25]_inst/I
    N24                  OBUF (Prop_obuf_I_O)         1.308     3.391 r  serial_port_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.391    serial_port_out[25]
    N24                                                               r  serial_port_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.413ns (72.072%)  route 0.547ns (27.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.582     1.439    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  serial_port_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.100     1.539 r  serial_port_out_reg[15]/Q
                         net (fo=1, routed)           0.547     2.087    serial_port_out_OBUF[15]
    P20                                                               r  serial_port_out_OBUF[15]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         1.313     3.399 r  serial_port_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.399    serial_port_out[15]
    P20                                                               r  serial_port_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            serial_port_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.419ns (72.157%)  route 0.547ns (27.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.580     1.437    clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  serial_port_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  serial_port_out_reg[24]/Q
                         net (fo=1, routed)           0.547     2.085    serial_port_out_OBUF[24]
    N26                                                               r  serial_port_out_OBUF[24]_inst/I
    N26                  OBUF (Prop_obuf_I_O)         1.319     3.403 r  serial_port_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.403    serial_port_out[24]
    N26                                                               r  serial_port_out[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           757 Endpoints
Min Delay           757 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/S/oS_sub_i_prima_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.599ns  (logic 0.882ns (15.752%)  route 4.717ns (84.248%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T23                                                               r  rst_IBUF_inst/I
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.892     2.721    dut_implementacion/expander/S/rst_IBUF
    SLICE_X4Y39                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I2
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.053     2.774 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=98, routed)          2.826     5.599    dut_implementacion/expander/S/SR[0]
    SLICE_X10Y58         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.289     3.896    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/S/oS_sub_i_prima_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.599ns  (logic 0.882ns (15.752%)  route 4.717ns (84.248%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T23                                                               r  rst_IBUF_inst/I
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.892     2.721    dut_implementacion/expander/S/rst_IBUF
    SLICE_X4Y39                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I2
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.053     2.774 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=98, routed)          2.826     5.599    dut_implementacion/expander/S/SR[0]
    SLICE_X10Y58         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.289     3.896    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/S/oS_sub_i_prima_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.599ns  (logic 0.882ns (15.752%)  route 4.717ns (84.248%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T23                                                               r  rst_IBUF_inst/I
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.892     2.721    dut_implementacion/expander/S/rst_IBUF
    SLICE_X4Y39                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I2
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.053     2.774 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=98, routed)          2.826     5.599    dut_implementacion/expander/S/SR[0]
    SLICE_X10Y58         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.289     3.896    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/S/oS_sub_i_prima_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 0.882ns (16.050%)  route 4.613ns (83.950%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T23                                                               r  rst_IBUF_inst/I
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.892     2.721    dut_implementacion/expander/S/rst_IBUF
    SLICE_X4Y39                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I2
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.053     2.774 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=98, routed)          2.721     5.495    dut_implementacion/expander/S/SR[0]
    SLICE_X10Y57         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.289     3.896    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/S/oS_sub_i_prima_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 0.882ns (16.050%)  route 4.613ns (83.950%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T23                                                               r  rst_IBUF_inst/I
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.892     2.721    dut_implementacion/expander/S/rst_IBUF
    SLICE_X4Y39                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I2
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.053     2.774 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=98, routed)          2.721     5.495    dut_implementacion/expander/S/SR[0]
    SLICE_X10Y57         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.289     3.896    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/S/oS_sub_i_prima_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 0.882ns (16.050%)  route 4.613ns (83.950%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T23                                                               r  rst_IBUF_inst/I
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.892     2.721    dut_implementacion/expander/S/rst_IBUF
    SLICE_X4Y39                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I2
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.053     2.774 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=98, routed)          2.721     5.495    dut_implementacion/expander/S/SR[0]
    SLICE_X10Y57         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.289     3.896    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/S/oS_sub_i_prima_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 0.882ns (16.050%)  route 4.613ns (83.950%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T23                                                               r  rst_IBUF_inst/I
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.892     2.721    dut_implementacion/expander/S/rst_IBUF
    SLICE_X4Y39                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I2
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.053     2.774 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=98, routed)          2.721     5.495    dut_implementacion/expander/S/SR[0]
    SLICE_X10Y57         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.289     3.896    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/S/oS_sub_i_prima_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 0.882ns (16.745%)  route 4.385ns (83.255%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T23                                                               r  rst_IBUF_inst/I
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.892     2.721    dut_implementacion/expander/S/rst_IBUF
    SLICE_X4Y39                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I2
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.053     2.774 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=98, routed)          2.494     5.267    dut_implementacion/expander/S/SR[0]
    SLICE_X10Y56         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.289     3.896    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/S/oS_sub_i_prima_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 0.882ns (16.745%)  route 4.385ns (83.255%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T23                                                               r  rst_IBUF_inst/I
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.892     2.721    dut_implementacion/expander/S/rst_IBUF
    SLICE_X4Y39                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I2
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.053     2.774 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=98, routed)          2.494     5.267    dut_implementacion/expander/S/SR[0]
    SLICE_X10Y56         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.289     3.896    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/S/oS_sub_i_prima_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 0.882ns (16.745%)  route 4.385ns (83.255%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T23                                                               r  rst_IBUF_inst/I
    T23                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  rst_IBUF_inst/O
                         net (fo=10, routed)          1.892     2.721    dut_implementacion/expander/S/rst_IBUF
    SLICE_X4Y39                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/I2
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.053     2.774 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1/O
                         net (fo=98, routed)          2.494     5.267    dut_implementacion/expander/S/SR[0]
    SLICE_X10Y56         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         1.289     3.896    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.073ns (18.536%)  route 0.321ns (81.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.321     0.394    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.073ns (18.536%)  route 0.321ns (81.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.321     0.394    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.073ns (18.536%)  route 0.321ns (81.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.321     0.394    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.073ns (18.536%)  route 0.321ns (81.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.321     0.394    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.073ns (18.536%)  route 0.321ns (81.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.321     0.394    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.073ns (18.536%)  route 0.321ns (81.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.321     0.394    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.073ns (18.536%)  route 0.321ns (81.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.321     0.394    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.073ns (18.536%)  route 0.321ns (81.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.321     0.394    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/CLK

Slack:                    inf
  Source:                 serial_port_in[6]
                            (input port)
  Destination:            iB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.132ns (32.054%)  route 0.280ns (67.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J24                                               0.000     0.000 r  serial_port_in[6] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[6]
    J24                                                               r  serial_port_in_IBUF[6]_inst/I
    J24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  serial_port_in_IBUF[6]_inst/O
                         net (fo=4, routed)           0.280     0.412    serial_port_in_IBUF[6]
    SLICE_X1Y56          FDRE                                         r  iB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.783     1.956    clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  iB_reg[6]/C

Slack:                    inf
  Source:                 serial_port_in[2]
                            (input port)
  Destination:            iB_cipher_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.130ns (28.801%)  route 0.322ns (71.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K23                                               0.000     0.000 r  serial_port_in[2] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[2]
    K23                                                               r  serial_port_in_IBUF[2]_inst/I
    K23                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  serial_port_in_IBUF[2]_inst/O
                         net (fo=4, routed)           0.322     0.453    serial_port_in_IBUF[2]
    SLICE_X1Y51          FDRE                                         r  iB_cipher_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=708, routed)         0.784     1.957    clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  iB_cipher_reg[2]/C





