

================================================================
== Vitis HLS Report for 'ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s'
================================================================
* Date:           Mon Mar 10 15:36:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2315|     2315|  23.150 us|  23.150 us|  2315|  2315|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4  |     2313|     2313|        11|          1|          1|  2304|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1027|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|      40|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     144|    -|
|Register             |        -|     -|     1035|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|     1035|    1243|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_28ns_32_1_1_U724  |mul_32s_28ns_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_2ns_32_1_1_U725   |mul_32s_2ns_32_1_1   |        0|   0|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   3|  0|  40|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln229_fu_304_p2                 |         +|   0|  0|  99|          92|           1|
    |add_ln232_1_fu_495_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln232_2_fu_385_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln232_3_fu_556_p2               |         +|   0|  0|  72|          65|           1|
    |add_ln232_fu_477_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln234_fu_536_p2                 |         +|   0|  0|  69|          62|           1|
    |add_ln237_fu_510_p2                 |         +|   0|  0|  37|          30|           1|
    |m_2_fu_316_p2                       |         +|   0|  0|  35|          28|           1|
    |ap_block_state3_io                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln229_fu_299_p2                |      icmp|   0|  0|  99|          92|          92|
    |icmp_ln232_fu_322_p2                |      icmp|   0|  0|  72|          65|          65|
    |icmp_ln234_1_fu_364_p2              |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln234_fu_359_p2                |      icmp|   0|  0|  69|          62|           1|
    |icmp_ln237_1_fu_346_p2              |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln237_fu_341_p2                |      icmp|   0|  0|  37|          30|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |        or|   0|  0|   2|           1|           1|
    |or_ln229_fu_335_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln232_fu_391_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln234_1_fu_542_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln234_fu_413_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln237_1_fu_522_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln237_fu_516_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln229_1_fu_351_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln229_2_fu_369_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln229_3_fu_377_p3            |    select|   0|  0|  28|           1|          28|
    |select_ln229_fu_327_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln232_1_fu_405_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln232_2_fu_562_p3            |    select|   0|  0|  61|           1|           1|
    |select_ln232_fu_397_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln234_fu_548_p3              |    select|   0|  0|  59|           1|           1|
    |select_ln237_fu_528_p3              |    select|   0|  0|  30|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1027|         737|         403|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |CONV_BUS_blk_n_AR                      |   9|          2|    1|          2|
    |CONV_BUS_blk_n_R                       |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_237_p4  |   9|          2|    1|          2|
    |fifo_conv_w_0_blk_n                    |   9|          2|    1|          2|
    |fifo_conv_w_1_blk_n                    |   9|          2|    1|          2|
    |fifo_conv_w_2_blk_n                    |   9|          2|    1|          2|
    |fifo_conv_w_3_blk_n                    |   9|          2|    1|          2|
    |i_fu_136                               |   9|          2|    3|          6|
    |indvar_flatten12_fu_140                |   9|          2|   65|        130|
    |indvar_flatten34_fu_148                |   9|          2|   92|        184|
    |indvar_flatten_fu_132                  |   9|          2|   62|        124|
    |j_fu_128                               |   9|          2|   30|         60|
    |m_fu_144                               |   9|          2|   28|         56|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 144|         32|  290|        580|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |CONV_BUS_addr_read_reg_713         |  512|   0|  512|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |bound4_cast_reg_680                |   64|   0|   65|          1|
    |first_iter_0_reg_233               |    1|   0|    1|          0|
    |i_fu_136                           |    3|   0|    3|          0|
    |icmp_ln229_reg_690                 |    1|   0|    1|          0|
    |indvar_flatten12_fu_140            |   65|   0|   65|          0|
    |indvar_flatten34_fu_148            |   92|   0|   92|          0|
    |indvar_flatten_fu_132              |   62|   0|   62|          0|
    |j_fu_128                           |   30|   0|   30|          0|
    |m_fu_144                           |   28|   0|   28|          0|
    |or_ln234_reg_694                   |    1|   0|    1|          0|
    |trunc_ln232_reg_698                |    2|   0|    2|          0|
    |trunc_ln8_reg_702                  |   58|   0|   58|          0|
    |zext_ln229_cast_reg_685            |   30|   0|   32|          2|
    |trunc_ln232_reg_698                |   64|  32|    2|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1035|  32|  976|          3|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_|  return value|
|m_axi_CONV_BUS_AWVALID        |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWREADY        |   in|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWADDR         |  out|   64|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWID           |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWLEN          |  out|   32|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWSIZE         |  out|    3|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWBURST        |  out|    2|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWLOCK         |  out|    2|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWCACHE        |  out|    4|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWPROT         |  out|    3|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWQOS          |  out|    4|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWREGION       |  out|    4|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWUSER         |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_WVALID         |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_WREADY         |   in|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_WDATA          |  out|  512|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_WSTRB          |  out|   64|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_WLAST          |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_WID            |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_WUSER          |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARVALID        |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARREADY        |   in|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARADDR         |  out|   64|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARID           |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARLEN          |  out|   32|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARSIZE         |  out|    3|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARBURST        |  out|    2|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARLOCK         |  out|    2|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARCACHE        |  out|    4|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARPROT         |  out|    3|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARQOS          |  out|    4|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARREGION       |  out|    4|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARUSER         |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_RVALID         |   in|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_RREADY         |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_RDATA          |   in|  512|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_RLAST          |   in|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_RID            |   in|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_RFIFONUM       |   in|    9|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_RUSER          |   in|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_RRESP          |   in|    2|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_BVALID         |   in|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_BREADY         |  out|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_BRESP          |   in|    2|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_BID            |   in|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|m_axi_CONV_BUS_BUSER          |   in|    1|       m_axi|                                                                          CONV_BUS|       pointer|
|fifo_conv_w_2_din             |  out|  512|     ap_fifo|                                                                     fifo_conv_w_2|       pointer|
|fifo_conv_w_2_num_data_valid  |   in|    4|     ap_fifo|                                                                     fifo_conv_w_2|       pointer|
|fifo_conv_w_2_fifo_cap        |   in|    4|     ap_fifo|                                                                     fifo_conv_w_2|       pointer|
|fifo_conv_w_2_full_n          |   in|    1|     ap_fifo|                                                                     fifo_conv_w_2|       pointer|
|fifo_conv_w_2_write           |  out|    1|     ap_fifo|                                                                     fifo_conv_w_2|       pointer|
|fifo_conv_w_1_din             |  out|  512|     ap_fifo|                                                                     fifo_conv_w_1|       pointer|
|fifo_conv_w_1_num_data_valid  |   in|    4|     ap_fifo|                                                                     fifo_conv_w_1|       pointer|
|fifo_conv_w_1_fifo_cap        |   in|    4|     ap_fifo|                                                                     fifo_conv_w_1|       pointer|
|fifo_conv_w_1_full_n          |   in|    1|     ap_fifo|                                                                     fifo_conv_w_1|       pointer|
|fifo_conv_w_1_write           |  out|    1|     ap_fifo|                                                                     fifo_conv_w_1|       pointer|
|fifo_conv_w_0_din             |  out|  512|     ap_fifo|                                                                     fifo_conv_w_0|       pointer|
|fifo_conv_w_0_num_data_valid  |   in|    4|     ap_fifo|                                                                     fifo_conv_w_0|       pointer|
|fifo_conv_w_0_fifo_cap        |   in|    4|     ap_fifo|                                                                     fifo_conv_w_0|       pointer|
|fifo_conv_w_0_full_n          |   in|    1|     ap_fifo|                                                                     fifo_conv_w_0|       pointer|
|fifo_conv_w_0_write           |  out|    1|     ap_fifo|                                                                     fifo_conv_w_0|       pointer|
|fifo_conv_w_3_din             |  out|  512|     ap_fifo|                                                                     fifo_conv_w_3|       pointer|
|fifo_conv_w_3_num_data_valid  |   in|    4|     ap_fifo|                                                                     fifo_conv_w_3|       pointer|
|fifo_conv_w_3_fifo_cap        |   in|    4|     ap_fifo|                                                                     fifo_conv_w_3|       pointer|
|fifo_conv_w_3_full_n          |   in|    1|     ap_fifo|                                                                     fifo_conv_w_3|       pointer|
|fifo_conv_w_3_write           |  out|    1|     ap_fifo|                                                                     fifo_conv_w_3|       pointer|
|bound17                       |   in|   92|     ap_none|                                                                           bound17|        scalar|
|zext_ln229                    |   in|   30|     ap_none|                                                                        zext_ln229|        scalar|
|bound4                        |   in|   64|     ap_none|                                                                            bound4|        scalar|
|and_ln                        |   in|   30|     ap_none|                                                                            and_ln|        scalar|
|bound                         |   in|   62|     ap_none|                                                                             bound|        scalar|
|mul14                         |   in|   32|     ap_none|                                                                             mul14|        scalar|
|Conv_Weight                   |   in|   64|     ap_none|                                                                       Conv_Weight|        scalar|
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [tools.cpp:237]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [tools.cpp:232]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [tools.cpp:229]   --->   Operation 18 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Conv_Weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Conv_Weight"   --->   Operation 20 'read' 'Conv_Weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul14"   --->   Operation 21 'read' 'mul14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bound_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %bound"   --->   Operation 22 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%and_ln_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %and_ln"   --->   Operation 23 'read' 'and_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bound4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound4"   --->   Operation 24 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln229_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln229"   --->   Operation 25 'read' 'zext_ln229_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bound17_read = read i92 @_ssdm_op_Read.ap_auto.i92, i92 %bound17"   --->   Operation 26 'read' 'bound17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bound4_cast = zext i64 %bound4_read"   --->   Operation 27 'zext' 'bound4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln229_cast = zext i30 %zext_ln229_read"   --->   Operation 28 'zext' 'zext_ln229_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %CONV_BUS, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 5000, void @empty_11, void @empty_12, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_0, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.36ns)   --->   "%store_ln0 = store i92 0, i92 %indvar_flatten34"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 35 [1/1] (0.36ns)   --->   "%store_ln229 = store i28 0, i28 %m" [tools.cpp:229]   --->   Operation 35 'store' 'store_ln229' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 36 [1/1] (0.36ns)   --->   "%store_ln0 = store i65 0, i65 %indvar_flatten12"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 37 [1/1] (0.36ns)   --->   "%store_ln232 = store i3 0, i3 %i" [tools.cpp:232]   --->   Operation 37 'store' 'store_ln232' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 38 [1/1] (0.36ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 39 [1/1] (0.36ns)   --->   "%store_ln237 = store i30 0, i30 %j" [tools.cpp:237]   --->   Operation 39 'store' 'store_ln237' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 40 [1/1] (0.36ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.36>

State 2 <SV = 1> <Delay = 6.48>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %V.i42.exit"   --->   Operation 41 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%j_1 = load i30 %j" [tools.cpp:237]   --->   Operation 42 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [tools.cpp:234]   --->   Operation 43 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i65 %indvar_flatten12" [tools.cpp:232]   --->   Operation 44 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i92 %indvar_flatten34" [tools.cpp:229]   --->   Operation 45 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.11ns)   --->   "%icmp_ln229 = icmp_eq  i92 %indvar_flatten34_load, i92 %bound17_read" [tools.cpp:229]   --->   Operation 46 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.11ns)   --->   "%add_ln229 = add i92 %indvar_flatten34_load, i92 1" [tools.cpp:229]   --->   Operation 47 'add' 'add_ln229' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %for.inc42, void %if.end.loopexit60.exitStub" [tools.cpp:229]   --->   Operation 48 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [tools.cpp:229]   --->   Operation 49 'load' 'i_load' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%m_load = load i28 %m" [tools.cpp:229]   --->   Operation 50 'load' 'm_load' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%m_2 = add i28 %m_load, i28 1" [tools.cpp:229]   --->   Operation 51 'add' 'm_2' <Predicate = (!icmp_ln229)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.96ns)   --->   "%icmp_ln232 = icmp_eq  i65 %indvar_flatten12_load, i65 %bound4_cast" [tools.cpp:232]   --->   Operation 52 'icmp' 'icmp_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.25ns)   --->   "%select_ln229 = select i1 %icmp_ln232, i3 0, i3 %i_load" [tools.cpp:229]   --->   Operation 53 'select' 'select_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln234)   --->   "%or_ln229 = or i1 %icmp_ln232, i1 %first_iter_0" [tools.cpp:229]   --->   Operation 54 'or' 'or_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%icmp_ln237 = icmp_eq  i30 %and_ln_read, i30 0" [tools.cpp:237]   --->   Operation 55 'icmp' 'icmp_ln237' <Predicate = (!icmp_ln229)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%icmp_ln237_1 = icmp_eq  i30 %j_1, i30 %and_ln_read" [tools.cpp:237]   --->   Operation 56 'icmp' 'icmp_ln237_1' <Predicate = (!icmp_ln229)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln232)   --->   "%select_ln229_1 = select i1 %icmp_ln232, i1 %icmp_ln237, i1 %icmp_ln237_1" [tools.cpp:229]   --->   Operation 57 'select' 'select_ln229_1' <Predicate = (!icmp_ln229)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln234 = icmp_eq  i62 %bound_read, i62 0" [tools.cpp:234]   --->   Operation 58 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln229)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.95ns)   --->   "%icmp_ln234_1 = icmp_eq  i62 %indvar_flatten_load, i62 %bound_read" [tools.cpp:234]   --->   Operation 59 'icmp' 'icmp_ln234_1' <Predicate = (!icmp_ln229)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.25ns)   --->   "%select_ln229_2 = select i1 %icmp_ln232, i1 %icmp_ln234, i1 %icmp_ln234_1" [tools.cpp:229]   --->   Operation 60 'select' 'select_ln229_2' <Predicate = (!icmp_ln229)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.30ns)   --->   "%select_ln229_3 = select i1 %icmp_ln232, i28 %m_2, i28 %m_load" [tools.cpp:229]   --->   Operation 61 'select' 'select_ln229_3' <Predicate = (!icmp_ln229)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.52ns)   --->   "%add_ln232_2 = add i3 %select_ln229, i3 1" [tools.cpp:232]   --->   Operation 62 'add' 'add_ln232_2' <Predicate = (!icmp_ln229)> <Delay = 0.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln234)   --->   "%or_ln232 = or i1 %select_ln229_2, i1 %or_ln229" [tools.cpp:232]   --->   Operation 63 'or' 'or_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln232 = select i1 %select_ln229_2, i1 %icmp_ln237, i1 %select_ln229_1" [tools.cpp:232]   --->   Operation 64 'select' 'select_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.25ns)   --->   "%select_ln232_1 = select i1 %select_ln229_2, i3 %add_ln232_2, i3 %select_ln229" [tools.cpp:232]   --->   Operation 65 'select' 'select_ln232_1' <Predicate = (!icmp_ln229)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln234 = or i1 %select_ln232, i1 %or_ln232" [tools.cpp:234]   --->   Operation 66 'or' 'or_ln234' <Predicate = (!icmp_ln229)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i28 %select_ln229_3" [tools.cpp:229]   --->   Operation 67 'zext' 'zext_ln229_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.73ns)   --->   "%empty_1052 = mul i32 %mul14_read, i32 %zext_ln229_1" [tools.cpp:229]   --->   Operation 68 'mul' 'empty_1052' <Predicate = (!icmp_ln229)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %empty_1052, i32 4, i32 31" [tools.cpp:229]   --->   Operation 69 'partselect' 'tmp_s' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_s, i4 0" [tools.cpp:229]   --->   Operation 70 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i3 %select_ln232_1" [tools.cpp:232]   --->   Operation 71 'trunc' 'trunc_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i2 %trunc_ln232" [tools.cpp:232]   --->   Operation 72 'zext' 'zext_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.73ns)   --->   "%mul_ln232 = mul i32 %mul14_read, i32 %zext_ln232" [tools.cpp:232]   --->   Operation 73 'mul' 'mul_ln232' <Predicate = (!icmp_ln229)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln232, i32 4, i32 31" [tools.cpp:232]   --->   Operation 74 'partselect' 'tmp_2' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %tmp_2, i2 0" [tools.cpp:232]   --->   Operation 75 'bitconcatenate' 'and_ln1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i30 %and_ln1" [tools.cpp:232]   --->   Operation 76 'zext' 'zext_ln232_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln232 = add i32 %tmp_1, i32 %zext_ln232_1" [tools.cpp:232]   --->   Operation 77 'add' 'add_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %add_ln232, i6 0" [tools.cpp:232]   --->   Operation 78 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i38 %shl_ln" [tools.cpp:232]   --->   Operation 79 'zext' 'zext_ln232_2' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.96ns)   --->   "%add_ln232_1 = add i64 %zext_ln232_2, i64 %Conv_Weight_read" [tools.cpp:232]   --->   Operation 80 'add' 'add_ln232_1' <Predicate = (!icmp_ln229)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln232_1, i32 6, i32 63" [tools.cpp:237]   --->   Operation 81 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %or_ln234, void %for.inc.split, void %new.body.VITIS_LOOP_237_4" [tools.cpp:237]   --->   Operation 82 'br' 'br_ln237' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.66ns)   --->   "%switch_ln242 = switch i2 %trunc_ln232, void %V.i42.case.3, i2 0, void %V.i42.case.0, i2 1, void %V.i42.case.1, i2 2, void %V.i42.case.2" [tools.cpp:242]   --->   Operation 83 'switch' 'switch_ln242' <Predicate = (!icmp_ln229)> <Delay = 0.66>
ST_2 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln237 = add i30 %j_1, i30 1" [tools.cpp:237]   --->   Operation 84 'add' 'add_ln237' <Predicate = (!icmp_ln229)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln237)   --->   "%or_ln237 = or i1 %select_ln232, i1 %select_ln229_2" [tools.cpp:237]   --->   Operation 85 'or' 'or_ln237' <Predicate = (!icmp_ln229)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln237)   --->   "%or_ln237_1 = or i1 %or_ln237, i1 %icmp_ln232" [tools.cpp:237]   --->   Operation 86 'or' 'or_ln237_1' <Predicate = (!icmp_ln229)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln237 = select i1 %or_ln237_1, i30 1, i30 %add_ln237" [tools.cpp:237]   --->   Operation 87 'select' 'select_ln237' <Predicate = (!icmp_ln229)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.95ns)   --->   "%add_ln234 = add i62 %indvar_flatten_load, i62 1" [tools.cpp:234]   --->   Operation 88 'add' 'add_ln234' <Predicate = (!icmp_ln229)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln234)   --->   "%or_ln234_1 = or i1 %select_ln229_2, i1 %icmp_ln232" [tools.cpp:234]   --->   Operation 89 'or' 'or_ln234_1' <Predicate = (!icmp_ln229)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln234 = select i1 %or_ln234_1, i62 1, i62 %add_ln234" [tools.cpp:234]   --->   Operation 90 'select' 'select_ln234' <Predicate = (!icmp_ln229)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.96ns)   --->   "%add_ln232_3 = add i65 %indvar_flatten12_load, i65 1" [tools.cpp:232]   --->   Operation 91 'add' 'add_ln232_3' <Predicate = (!icmp_ln229)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.32ns)   --->   "%select_ln232_2 = select i1 %icmp_ln232, i65 1, i65 %add_ln232_3" [tools.cpp:232]   --->   Operation 92 'select' 'select_ln232_2' <Predicate = (!icmp_ln229)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.36ns)   --->   "%store_ln229 = store i92 %add_ln229, i92 %indvar_flatten34" [tools.cpp:229]   --->   Operation 93 'store' 'store_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.36>
ST_2 : Operation 94 [1/1] (0.36ns)   --->   "%store_ln229 = store i28 %select_ln229_3, i28 %m" [tools.cpp:229]   --->   Operation 94 'store' 'store_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.36>
ST_2 : Operation 95 [1/1] (0.36ns)   --->   "%store_ln232 = store i65 %select_ln232_2, i65 %indvar_flatten12" [tools.cpp:232]   --->   Operation 95 'store' 'store_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.36>
ST_2 : Operation 96 [1/1] (0.36ns)   --->   "%store_ln232 = store i3 %select_ln232_1, i3 %i" [tools.cpp:232]   --->   Operation 96 'store' 'store_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.36>
ST_2 : Operation 97 [1/1] (0.36ns)   --->   "%store_ln234 = store i62 %select_ln234, i62 %indvar_flatten" [tools.cpp:234]   --->   Operation 97 'store' 'store_ln234' <Predicate = (!icmp_ln229)> <Delay = 0.36>
ST_2 : Operation 98 [1/1] (0.36ns)   --->   "%store_ln237 = store i30 %select_ln237, i30 %j" [tools.cpp:237]   --->   Operation 98 'store' 'store_ln237' <Predicate = (!icmp_ln229)> <Delay = 0.36>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln237 = br void %for.inc" [tools.cpp:237]   --->   Operation 99 'br' 'br_ln237' <Predicate = (!icmp_ln229)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2304, i64 2304, i64 2304"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln237 = sext i58 %trunc_ln8" [tools.cpp:237]   --->   Operation 102 'sext' 'sext_ln237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%CONV_BUS_addr = getelementptr i512 %CONV_BUS, i64 %sext_ln237" [tools.cpp:237]   --->   Operation 103 'getelementptr' 'CONV_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %CONV_BUS_addr, i32 %zext_ln229_cast" [tools.cpp:237]   --->   Operation 104 'readreq' 'empty' <Predicate = (or_ln234)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 105 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %CONV_BUS_addr, i32 %zext_ln229_cast" [tools.cpp:237]   --->   Operation 105 'readreq' 'empty' <Predicate = (or_ln234)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 106 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %CONV_BUS_addr, i32 %zext_ln229_cast" [tools.cpp:237]   --->   Operation 106 'readreq' 'empty' <Predicate = (or_ln234)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 107 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %CONV_BUS_addr, i32 %zext_ln229_cast" [tools.cpp:237]   --->   Operation 107 'readreq' 'empty' <Predicate = (or_ln234)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 108 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %CONV_BUS_addr, i32 %zext_ln229_cast" [tools.cpp:237]   --->   Operation 108 'readreq' 'empty' <Predicate = (or_ln234)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 109 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %CONV_BUS_addr, i32 %zext_ln229_cast" [tools.cpp:237]   --->   Operation 109 'readreq' 'empty' <Predicate = (or_ln234)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 110 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %CONV_BUS_addr, i32 %zext_ln229_cast" [tools.cpp:237]   --->   Operation 110 'readreq' 'empty' <Predicate = (or_ln234)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 111 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %CONV_BUS_addr, i32 %zext_ln229_cast" [tools.cpp:237]   --->   Operation 111 'readreq' 'empty' <Predicate = (or_ln234)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln237 = br void %for.inc.split" [tools.cpp:237]   --->   Operation 112 'br' 'br_ln237' <Predicate = (or_ln234)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln240 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:240]   --->   Operation 113 'specpipeline' 'specpipeline_ln240' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (7.30ns)   --->   "%CONV_BUS_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %CONV_BUS_addr" [tools.cpp:241]   --->   Operation 114 'read' 'CONV_BUS_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (icmp_ln229)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.36>
ST_12 : Operation 115 [1/1] (1.36ns)   --->   "%write_ln242 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_conv_w_2, i512 %CONV_BUS_addr_read" [tools.cpp:242]   --->   Operation 115 'write' 'write_ln242' <Predicate = (trunc_ln232 == 2)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln242 = br void %V.i42.exit" [tools.cpp:242]   --->   Operation 116 'br' 'br_ln242' <Predicate = (trunc_ln232 == 2)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (1.36ns)   --->   "%write_ln242 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_conv_w_1, i512 %CONV_BUS_addr_read" [tools.cpp:242]   --->   Operation 117 'write' 'write_ln242' <Predicate = (trunc_ln232 == 1)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln242 = br void %V.i42.exit" [tools.cpp:242]   --->   Operation 118 'br' 'br_ln242' <Predicate = (trunc_ln232 == 1)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (1.36ns)   --->   "%write_ln242 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_conv_w_0, i512 %CONV_BUS_addr_read" [tools.cpp:242]   --->   Operation 119 'write' 'write_ln242' <Predicate = (trunc_ln232 == 0)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln242 = br void %V.i42.exit" [tools.cpp:242]   --->   Operation 120 'br' 'br_ln242' <Predicate = (trunc_ln232 == 0)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (1.36ns)   --->   "%write_ln242 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_conv_w_3, i512 %CONV_BUS_addr_read" [tools.cpp:242]   --->   Operation 121 'write' 'write_ln242' <Predicate = (trunc_ln232 == 3)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln242 = br void %V.i42.exit" [tools.cpp:242]   --->   Operation 122 'br' 'br_ln242' <Predicate = (trunc_ln232 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_conv_w_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ zext_ln229]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ and_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Conv_Weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CONV_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fifo_conv_w_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110000000000]
indvar_flatten        (alloca           ) [ 0110000000000]
i                     (alloca           ) [ 0110000000000]
indvar_flatten12      (alloca           ) [ 0110000000000]
m                     (alloca           ) [ 0110000000000]
indvar_flatten34      (alloca           ) [ 0110000000000]
Conv_Weight_read      (read             ) [ 0110000000000]
mul14_read            (read             ) [ 0110000000000]
bound_read            (read             ) [ 0110000000000]
and_ln_read           (read             ) [ 0110000000000]
bound4_read           (read             ) [ 0000000000000]
zext_ln229_read       (read             ) [ 0000000000000]
bound17_read          (read             ) [ 0110000000000]
bound4_cast           (zext             ) [ 0110000000000]
zext_ln229_cast       (zext             ) [ 0111111111100]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln229           (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln232           (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln237           (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0110000000000]
first_iter_0          (phi              ) [ 0110000000000]
j_1                   (load             ) [ 0000000000000]
indvar_flatten_load   (load             ) [ 0000000000000]
indvar_flatten12_load (load             ) [ 0000000000000]
indvar_flatten34_load (load             ) [ 0000000000000]
icmp_ln229            (icmp             ) [ 0111111111111]
add_ln229             (add              ) [ 0000000000000]
br_ln229              (br               ) [ 0000000000000]
i_load                (load             ) [ 0000000000000]
m_load                (load             ) [ 0000000000000]
m_2                   (add              ) [ 0000000000000]
icmp_ln232            (icmp             ) [ 0000000000000]
select_ln229          (select           ) [ 0000000000000]
or_ln229              (or               ) [ 0000000000000]
icmp_ln237            (icmp             ) [ 0000000000000]
icmp_ln237_1          (icmp             ) [ 0000000000000]
select_ln229_1        (select           ) [ 0000000000000]
icmp_ln234            (icmp             ) [ 0000000000000]
icmp_ln234_1          (icmp             ) [ 0000000000000]
select_ln229_2        (select           ) [ 0000000000000]
select_ln229_3        (select           ) [ 0000000000000]
add_ln232_2           (add              ) [ 0000000000000]
or_ln232              (or               ) [ 0000000000000]
select_ln232          (select           ) [ 0000000000000]
select_ln232_1        (select           ) [ 0000000000000]
or_ln234              (or               ) [ 0101111111100]
zext_ln229_1          (zext             ) [ 0000000000000]
empty_1052            (mul              ) [ 0000000000000]
tmp_s                 (partselect       ) [ 0000000000000]
tmp_1                 (bitconcatenate   ) [ 0000000000000]
trunc_ln232           (trunc            ) [ 0101111111111]
zext_ln232            (zext             ) [ 0000000000000]
mul_ln232             (mul              ) [ 0000000000000]
tmp_2                 (partselect       ) [ 0000000000000]
and_ln1               (bitconcatenate   ) [ 0000000000000]
zext_ln232_1          (zext             ) [ 0000000000000]
add_ln232             (add              ) [ 0000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000]
zext_ln232_2          (zext             ) [ 0000000000000]
add_ln232_1           (add              ) [ 0000000000000]
trunc_ln8             (partselect       ) [ 0101000000000]
br_ln237              (br               ) [ 0000000000000]
switch_ln242          (switch           ) [ 0000000000000]
add_ln237             (add              ) [ 0000000000000]
or_ln237              (or               ) [ 0000000000000]
or_ln237_1            (or               ) [ 0000000000000]
select_ln237          (select           ) [ 0000000000000]
add_ln234             (add              ) [ 0000000000000]
or_ln234_1            (or               ) [ 0000000000000]
select_ln234          (select           ) [ 0000000000000]
add_ln232_3           (add              ) [ 0000000000000]
select_ln232_2        (select           ) [ 0000000000000]
store_ln229           (store            ) [ 0000000000000]
store_ln229           (store            ) [ 0000000000000]
store_ln232           (store            ) [ 0000000000000]
store_ln232           (store            ) [ 0000000000000]
store_ln234           (store            ) [ 0000000000000]
store_ln237           (store            ) [ 0000000000000]
br_ln237              (br               ) [ 0110000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
sext_ln237            (sext             ) [ 0000000000000]
CONV_BUS_addr         (getelementptr    ) [ 0100111111110]
empty                 (readreq          ) [ 0000000000000]
br_ln237              (br               ) [ 0000000000000]
specpipeline_ln240    (specpipeline     ) [ 0000000000000]
CONV_BUS_addr_read    (read             ) [ 0100000000001]
write_ln242           (write            ) [ 0000000000000]
br_ln242              (br               ) [ 0000000000000]
write_ln242           (write            ) [ 0000000000000]
br_ln242              (br               ) [ 0000000000000]
write_ln242           (write            ) [ 0000000000000]
br_ln242              (br               ) [ 0000000000000]
write_ln242           (write            ) [ 0000000000000]
br_ln242              (br               ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound17">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound17"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_conv_w_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln229">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="and_ln">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and_ln"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bound">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mul14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Conv_Weight">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_Weight"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="CONV_BUS">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV_BUS"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fifo_conv_w_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fifo_conv_w_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fifo_conv_w_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i92"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i28.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="j_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten12_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="m_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten34_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten34/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="Conv_Weight_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_Weight_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mul14_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul14_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="bound_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="62" slack="0"/>
<pin id="166" dir="0" index="1" bw="62" slack="0"/>
<pin id="167" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="and_ln_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="30" slack="0"/>
<pin id="172" dir="0" index="1" bw="30" slack="0"/>
<pin id="173" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and_ln_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="bound4_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound4_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln229_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="30" slack="0"/>
<pin id="184" dir="0" index="1" bw="30" slack="0"/>
<pin id="185" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln229_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="bound17_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="92" slack="0"/>
<pin id="190" dir="0" index="1" bw="92" slack="0"/>
<pin id="191" dir="1" index="2" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound17_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_readreq_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="512" slack="0"/>
<pin id="197" dir="0" index="2" bw="30" slack="2"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="CONV_BUS_addr_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="512" slack="0"/>
<pin id="202" dir="0" index="1" bw="512" slack="8"/>
<pin id="203" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CONV_BUS_addr_read/11 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln242_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="512" slack="0"/>
<pin id="208" dir="0" index="2" bw="512" slack="1"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln242/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln242_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="512" slack="0"/>
<pin id="215" dir="0" index="2" bw="512" slack="1"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln242/12 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln242_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="512" slack="0"/>
<pin id="222" dir="0" index="2" bw="512" slack="1"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln242/12 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln242_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="512" slack="0"/>
<pin id="229" dir="0" index="2" bw="512" slack="1"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln242/12 "/>
</bind>
</comp>

<comp id="233" class="1005" name="first_iter_0_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="first_iter_0_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="empty_1052_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="28" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_1052/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="bound4_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound4_cast/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln229_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="30" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229_cast/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln0_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="92" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln229_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="28" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="65" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln232_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln0_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="62" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln237_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="30" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln237/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="j_1_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="30" slack="1"/>
<pin id="289" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="indvar_flatten_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="62" slack="1"/>
<pin id="292" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="indvar_flatten12_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="65" slack="1"/>
<pin id="295" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="indvar_flatten34_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="92" slack="1"/>
<pin id="298" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten34_load/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln229_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="92" slack="0"/>
<pin id="301" dir="0" index="1" bw="92" slack="1"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln229/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln229_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="92" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="i_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="1"/>
<pin id="312" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="m_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="28" slack="1"/>
<pin id="315" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="m_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="28" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln232_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="65" slack="0"/>
<pin id="324" dir="0" index="1" bw="65" slack="1"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln229_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln229/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="or_ln229_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln229/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln237_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="30" slack="1"/>
<pin id="343" dir="0" index="1" bw="30" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln237_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="30" slack="0"/>
<pin id="348" dir="0" index="1" bw="30" slack="1"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln229_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln229_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln234_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="62" slack="1"/>
<pin id="361" dir="0" index="1" bw="62" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln234_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="62" slack="0"/>
<pin id="366" dir="0" index="1" bw="62" slack="1"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln229_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln229_2/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln229_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="28" slack="0"/>
<pin id="380" dir="0" index="2" bw="28" slack="0"/>
<pin id="381" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln229_3/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln232_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="or_ln232_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln232_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln232_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="3" slack="0"/>
<pin id="408" dir="0" index="2" bw="3" slack="0"/>
<pin id="409" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232_1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln234_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln234/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln229_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="28" slack="0"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_s_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="28" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="0" index="3" bw="6" slack="0"/>
<pin id="429" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="28" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln232_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="0"/>
<pin id="444" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln232/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln232_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="mul_ln232_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln232/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="28" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="4" slack="0"/>
<pin id="459" dir="0" index="3" bw="6" slack="0"/>
<pin id="460" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="and_ln1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="30" slack="0"/>
<pin id="467" dir="0" index="1" bw="28" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln232_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="30" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln232_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="30" slack="0"/>
<pin id="480" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="shl_ln_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="38" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln232_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="38" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_2/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln232_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="38" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="1"/>
<pin id="498" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln8_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="58" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="0" index="2" bw="4" slack="0"/>
<pin id="504" dir="0" index="3" bw="7" slack="0"/>
<pin id="505" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln237_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="30" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln237/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln237_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln237/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="or_ln237_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln237_1/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln237_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="30" slack="0"/>
<pin id="531" dir="0" index="2" bw="30" slack="0"/>
<pin id="532" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln234_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="62" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln234/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="or_ln234_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln234_1/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln234_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="62" slack="0"/>
<pin id="551" dir="0" index="2" bw="62" slack="0"/>
<pin id="552" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln234/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln232_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="65" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_3/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln232_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="65" slack="0"/>
<pin id="565" dir="0" index="2" bw="65" slack="0"/>
<pin id="566" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232_2/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln229_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="92" slack="0"/>
<pin id="572" dir="0" index="1" bw="92" slack="1"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln229_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="28" slack="0"/>
<pin id="577" dir="0" index="1" bw="28" slack="1"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln232_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="65" slack="0"/>
<pin id="582" dir="0" index="1" bw="65" slack="1"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln232_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="0"/>
<pin id="587" dir="0" index="1" bw="3" slack="1"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln234_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="62" slack="0"/>
<pin id="592" dir="0" index="1" bw="62" slack="1"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln234/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln237_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="30" slack="0"/>
<pin id="597" dir="0" index="1" bw="30" slack="1"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln237/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sext_ln237_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="58" slack="1"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln237/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="CONV_BUS_addr_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="0"/>
<pin id="605" dir="0" index="1" bw="64" slack="0"/>
<pin id="606" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="CONV_BUS_addr/3 "/>
</bind>
</comp>

<comp id="610" class="1005" name="j_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="30" slack="0"/>
<pin id="612" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="617" class="1005" name="indvar_flatten_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="62" slack="0"/>
<pin id="619" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="624" class="1005" name="i_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="631" class="1005" name="indvar_flatten12_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="65" slack="0"/>
<pin id="633" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="638" class="1005" name="m_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="28" slack="0"/>
<pin id="640" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="645" class="1005" name="indvar_flatten34_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="92" slack="0"/>
<pin id="647" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten34 "/>
</bind>
</comp>

<comp id="652" class="1005" name="Conv_Weight_read_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="1"/>
<pin id="654" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Conv_Weight_read "/>
</bind>
</comp>

<comp id="657" class="1005" name="mul14_read_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul14_read "/>
</bind>
</comp>

<comp id="663" class="1005" name="bound_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="62" slack="1"/>
<pin id="665" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="669" class="1005" name="and_ln_read_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="30" slack="1"/>
<pin id="671" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="and_ln_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="bound17_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="92" slack="1"/>
<pin id="677" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="bound17_read "/>
</bind>
</comp>

<comp id="680" class="1005" name="bound4_cast_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="65" slack="1"/>
<pin id="682" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="bound4_cast "/>
</bind>
</comp>

<comp id="685" class="1005" name="zext_ln229_cast_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="2"/>
<pin id="687" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln229_cast "/>
</bind>
</comp>

<comp id="690" class="1005" name="icmp_ln229_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln229 "/>
</bind>
</comp>

<comp id="694" class="1005" name="or_ln234_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln234 "/>
</bind>
</comp>

<comp id="698" class="1005" name="trunc_ln232_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="10"/>
<pin id="700" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln232 "/>
</bind>
</comp>

<comp id="702" class="1005" name="trunc_ln8_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="58" slack="1"/>
<pin id="704" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="707" class="1005" name="CONV_BUS_addr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="512" slack="1"/>
<pin id="709" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="CONV_BUS_addr "/>
</bind>
</comp>

<comp id="713" class="1005" name="CONV_BUS_addr_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="512" slack="1"/>
<pin id="715" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="CONV_BUS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="120" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="124" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="126" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="126" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="126" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="126" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="68" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="70" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="252"><net_src comp="176" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="182" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="64" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="296" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="72" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="293" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="310" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="322" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="237" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="287" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="322" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="341" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="346" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="290" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="322" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="359" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="369" pin=2"/></net>

<net id="382"><net_src comp="322" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="316" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="313" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="327" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="76" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="369" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="335" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="369" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="341" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="351" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="369" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="385" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="327" pin="3"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="397" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="391" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="377" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="430"><net_src comp="78" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="245" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="80" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="82" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="439"><net_src comp="84" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="424" pin="4"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="86" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="405" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="78" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="450" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="80" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="82" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="470"><net_src comp="88" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="455" pin="4"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="90" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="434" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="92" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="94" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="506"><net_src comp="96" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="495" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="98" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="100" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="514"><net_src comp="287" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="106" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="397" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="369" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="322" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="106" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="510" pin="2"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="290" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="108" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="369" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="322" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="108" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="536" pin="2"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="293" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="110" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="322" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="110" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="556" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="304" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="377" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="562" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="405" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="548" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="528" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="607"><net_src comp="16" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="609"><net_src comp="603" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="613"><net_src comp="128" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="620"><net_src comp="132" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="627"><net_src comp="136" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="634"><net_src comp="140" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="641"><net_src comp="144" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="648"><net_src comp="148" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="655"><net_src comp="152" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="660"><net_src comp="158" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="666"><net_src comp="164" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="672"><net_src comp="170" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="678"><net_src comp="188" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="683"><net_src comp="249" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="688"><net_src comp="253" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="693"><net_src comp="299" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="413" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="442" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="500" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="710"><net_src comp="603" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="716"><net_src comp="200" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="226" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_conv_w_0 | {12 }
	Port: CONV_BUS | {}
	Port: fifo_conv_w_1 | {12 }
	Port: fifo_conv_w_2 | {12 }
	Port: fifo_conv_w_3 | {12 }
 - Input state : 
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : bound17 | {1 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : fifo_conv_w_0 | {}
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : zext_ln229 | {1 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : bound4 | {1 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : and_ln | {1 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : bound | {1 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : mul14 | {1 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : Conv_Weight | {1 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : CONV_BUS | {3 4 5 6 7 8 9 10 11 }
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : fifo_conv_w_1 | {}
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : fifo_conv_w_2 | {}
	Port: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ : fifo_conv_w_3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln229 : 1
		store_ln0 : 1
		store_ln232 : 1
		store_ln0 : 1
		store_ln237 : 1
	State 2
		icmp_ln229 : 1
		add_ln229 : 1
		br_ln229 : 2
		m_2 : 1
		icmp_ln232 : 1
		select_ln229 : 2
		or_ln229 : 2
		icmp_ln237_1 : 1
		select_ln229_1 : 2
		icmp_ln234_1 : 1
		select_ln229_2 : 2
		select_ln229_3 : 2
		add_ln232_2 : 3
		or_ln232 : 3
		select_ln232 : 3
		select_ln232_1 : 4
		or_ln234 : 4
		zext_ln229_1 : 3
		empty_1052 : 4
		tmp_s : 5
		tmp_1 : 6
		trunc_ln232 : 5
		zext_ln232 : 6
		mul_ln232 : 7
		tmp_2 : 8
		and_ln1 : 9
		zext_ln232_1 : 10
		add_ln232 : 11
		shl_ln : 12
		zext_ln232_2 : 13
		add_ln232_1 : 14
		trunc_ln8 : 15
		br_ln237 : 4
		switch_ln242 : 6
		add_ln237 : 1
		or_ln237 : 4
		or_ln237_1 : 4
		select_ln237 : 4
		add_ln234 : 1
		or_ln234_1 : 3
		select_ln234 : 3
		add_ln232_3 : 1
		select_ln232_2 : 2
		store_ln229 : 2
		store_ln229 : 3
		store_ln232 : 3
		store_ln232 : 5
		store_ln234 : 4
		store_ln237 : 5
	State 3
		CONV_BUS_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln229_fu_304        |    0    |    0    |    99   |
|          |           m_2_fu_316           |    0    |    0    |    35   |
|          |       add_ln232_2_fu_385       |    0    |    0    |    10   |
|    add   |        add_ln232_fu_477        |    0    |    0    |    39   |
|          |       add_ln232_1_fu_495       |    0    |    0    |    71   |
|          |        add_ln237_fu_510        |    0    |    0    |    37   |
|          |        add_ln234_fu_536        |    0    |    0    |    69   |
|          |       add_ln232_3_fu_556       |    0    |    0    |    72   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln229_fu_299       |    0    |    0    |    99   |
|          |        icmp_ln232_fu_322       |    0    |    0    |    72   |
|   icmp   |        icmp_ln237_fu_341       |    0    |    0    |    37   |
|          |       icmp_ln237_1_fu_346      |    0    |    0    |    37   |
|          |        icmp_ln234_fu_359       |    0    |    0    |    69   |
|          |       icmp_ln234_1_fu_364      |    0    |    0    |    69   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln229_fu_327      |    0    |    0    |    3    |
|          |      select_ln229_1_fu_351     |    0    |    0    |    2    |
|          |      select_ln229_2_fu_369     |    0    |    0    |    2    |
|          |      select_ln229_3_fu_377     |    0    |    0    |    28   |
|  select  |       select_ln232_fu_397      |    0    |    0    |    2    |
|          |      select_ln232_1_fu_405     |    0    |    0    |    3    |
|          |       select_ln237_fu_528      |    0    |    0    |    30   |
|          |       select_ln234_fu_548      |    0    |    0    |    59   |
|          |      select_ln232_2_fu_562     |    0    |    0    |    61   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        empty_1052_fu_245       |    3    |    0    |    20   |
|          |        mul_ln232_fu_450        |    0    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln229_fu_335        |    0    |    0    |    2    |
|          |         or_ln232_fu_391        |    0    |    0    |    2    |
|    or    |         or_ln234_fu_413        |    0    |    0    |    2    |
|          |         or_ln237_fu_516        |    0    |    0    |    2    |
|          |        or_ln237_1_fu_522       |    0    |    0    |    2    |
|          |        or_ln234_1_fu_542       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |  Conv_Weight_read_read_fu_152  |    0    |    0    |    0    |
|          |     mul14_read_read_fu_158     |    0    |    0    |    0    |
|          |     bound_read_read_fu_164     |    0    |    0    |    0    |
|   read   |     and_ln_read_read_fu_170    |    0    |    0    |    0    |
|          |     bound4_read_read_fu_176    |    0    |    0    |    0    |
|          |   zext_ln229_read_read_fu_182  |    0    |    0    |    0    |
|          |    bound17_read_read_fu_188    |    0    |    0    |    0    |
|          | CONV_BUS_addr_read_read_fu_200 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_194       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    write_ln242_write_fu_205    |    0    |    0    |    0    |
|   write  |    write_ln242_write_fu_212    |    0    |    0    |    0    |
|          |    write_ln242_write_fu_219    |    0    |    0    |    0    |
|          |    write_ln242_write_fu_226    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       bound4_cast_fu_249       |    0    |    0    |    0    |
|          |     zext_ln229_cast_fu_253     |    0    |    0    |    0    |
|   zext   |       zext_ln229_1_fu_419      |    0    |    0    |    0    |
|          |        zext_ln232_fu_446       |    0    |    0    |    0    |
|          |       zext_ln232_1_fu_473      |    0    |    0    |    0    |
|          |       zext_ln232_2_fu_491      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_s_fu_424          |    0    |    0    |    0    |
|partselect|          tmp_2_fu_455          |    0    |    0    |    0    |
|          |        trunc_ln8_fu_500        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_1_fu_434          |    0    |    0    |    0    |
|bitconcatenate|         and_ln1_fu_465         |    0    |    0    |    0    |
|          |          shl_ln_fu_483         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln232_fu_442       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |        sext_ln237_fu_600       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    3    |    0    |   1057  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|CONV_BUS_addr_read_reg_713|   512  |
|   CONV_BUS_addr_reg_707  |   512  |
| Conv_Weight_read_reg_652 |   64   |
|    and_ln_read_reg_669   |   30   |
|   bound17_read_reg_675   |   92   |
|    bound4_cast_reg_680   |   65   |
|    bound_read_reg_663    |   62   |
|   first_iter_0_reg_233   |    1   |
|         i_reg_624        |    3   |
|    icmp_ln229_reg_690    |    1   |
| indvar_flatten12_reg_631 |   65   |
| indvar_flatten34_reg_645 |   92   |
|  indvar_flatten_reg_617  |   62   |
|         j_reg_610        |   30   |
|         m_reg_638        |   28   |
|    mul14_read_reg_657    |   32   |
|     or_ln234_reg_694     |    1   |
|    trunc_ln232_reg_698   |    2   |
|     trunc_ln8_reg_702    |   58   |
|  zext_ln229_cast_reg_685 |   32   |
+--------------------------+--------+
|           Total          |  1744  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_194 |  p1  |   2  |  512 |  1024  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1024  ||  0.362  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |  1057  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |  1744  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |  1744  |  1066  |
+-----------+--------+--------+--------+--------+
