/*
 * Copyright (C) 2026 Hustler Lo.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <types.h>
#include <rtl.h>
#include <vcpu.h>
#include <vm.h>
#include <cpu.h>
#include <schedule.h>
#include <errno.h>
#include <logmsg.h>
#include <io_req.h>
#include <guest_memory.h>
#include <acrn_common.h>
#include <softirq.h>
#include <ticks.h>
#include <vm_wdt.h>
#include <asm/platform.h>
#include <asm/cpu.h>
#include <asm/irq.h>
#include <asm/sysreg.h>
#include <asm/trap.h>
#include <asm/guest/vcpu_priv.h>
#include <asm/guest/vgicv3.h>

/*
 * Guest exits are entered from the EL2 vector table. Assembly saves the live
 * CPU state into a temporary struct cpu_regs frame on the vCPU thread stack;
 * this file converts that architectural exit state into common ACRN concepts
 * such as MMIO requests, PSCI CPU control, and virtual interrupt delivery.
 *
 * Interrupt and timer return paths:
 *
 *   EL1 ICC_* sysreg trap -> handle_sysreg() -> arm64_vgicv3_*()
 *   EL1 CNT* sysreg trap -> arm64_vtimer_handle_sysreg() -> update_current_vtimer()
 *   EL1 WFI/WFE trap     -> poll/update vtimer -> pending check -> maybe yield
 *   physical IRQ at EL2  -> dispatch IRQ/softirq -> maybe schedule
 *                         -> poll/update vtimer -> process vCPU requests
 */
#define HPFAR_EL2_FIPA_MASK	0xfffffffff0UL
#define FAR_EL2_PAGE_MASK	0xfffUL
#define VM_STACK_TRACE_DEPTH	16U

#define PSCI_0_2_FN_PSCI_VERSION	0x84000000U
#define PSCI_0_2_FN_CPU_SUSPEND	0x84000001U
#define PSCI_0_2_FN_CPU_OFF		0x84000002U
#define PSCI_0_2_FN_CPU_ON		0x84000003U
#define PSCI_0_2_FN_AFFINITY_INFO	0x84000004U
#define PSCI_0_2_FN_MIGRATE_INFO_TYPE	0x84000006U
#define PSCI_0_2_FN_SYSTEM_OFF		0x84000008U
#define PSCI_0_2_FN_SYSTEM_RESET	0x84000009U
#define PSCI_1_0_FN_PSCI_FEATURES	0x8400000aU
#define PSCI_1_1_FN_SYSTEM_RESET2	0x84000012U
#define ARM_SMCCC_VERSION_FUNC_ID	0x80000000U
#define PSCI_0_2_FN64_CPU_ON		0xc4000003U
#define PSCI_0_2_FN64_AFFINITY_INFO	0xc4000004U
#define PSCI_0_2_TOS_MP		2L

#define PSCI_RET_SUCCESS		0L
#define PSCI_RET_NOT_SUPPORTED		(-1L)
#define PSCI_RET_INVALID_PARAMS		(-2L)
#define PSCI_RET_DENIED			(-3L)
#define PSCI_AFFINITY_LEVEL_ON		0UL
#define PSCI_AFFINITY_LEVEL_OFF		1UL

#define ESR_SYSREG_DIR_READ		1UL
#define ESR_SYSREG_OP0_SHIFT		20U
#define ESR_SYSREG_OP0_MASK		0x3UL
#define ESR_SYSREG_OP2_SHIFT		17U
#define ESR_SYSREG_OP2_MASK		0x7UL
#define ESR_SYSREG_OP1_SHIFT		14U
#define ESR_SYSREG_OP1_MASK		0x7UL
#define ESR_SYSREG_CRN_SHIFT		10U
#define ESR_SYSREG_CRN_MASK		0xfUL
#define ESR_SYSREG_RT_SHIFT		5U
#define ESR_SYSREG_RT_MASK		0x1fUL
#define ESR_SYSREG_CRM_SHIFT		1U
#define ESR_SYSREG_CRM_MASK		0xfUL

#define SYSREG_ENC(op0, op1, crn, crm, op2) \
	(((op0) << 20U) | ((op2) << 17U) | ((op1) << 14U) | ((crn) << 10U) | ((crm) << 1U))
#define SYSREG_ICC_PMR_EL1		SYSREG_ENC(3UL, 0UL, 4UL, 6UL, 0UL)
#define SYSREG_ICC_DIR_EL1		SYSREG_ENC(3UL, 0UL, 12UL, 11UL, 1UL)
#define SYSREG_ICC_RPR_EL1		SYSREG_ENC(3UL, 0UL, 12UL, 11UL, 3UL)
#define SYSREG_ICC_CTLR_EL1		SYSREG_ENC(3UL, 0UL, 12UL, 12UL, 4UL)
#define SYSREG_ICC_SRE_EL1		SYSREG_ENC(3UL, 0UL, 12UL, 12UL, 5UL)
#define SYSREG_ICC_IGRPEN1_EL1		SYSREG_ENC(3UL, 0UL, 12UL, 12UL, 7UL)
#define SYSREG_ICC_SGI1R_EL1		SYSREG_ENC(3UL, 0UL, 12UL, 11UL, 5UL)
#define SYSREG_ICC_ASGI1R_EL1		SYSREG_ENC(3UL, 0UL, 12UL, 11UL, 6UL)
#define SYSREG_ICC_SGI0R_EL1		SYSREG_ENC(3UL, 0UL, 12UL, 11UL, 7UL)
#define SYSREG_CNTP_CTL_EL0		SYSREG_ENC(3UL, 3UL, 14UL, 2UL, 1UL)
#define SYSREG_CNTP_CVAL_EL0		SYSREG_ENC(3UL, 3UL, 14UL, 2UL, 2UL)
#define SYSREG_CNTP_TVAL_EL0		SYSREG_ENC(3UL, 3UL, 14UL, 2UL, 0UL)
#define SYSREG_CNTPCT_EL0		SYSREG_ENC(3UL, 3UL, 14UL, 0UL, 1UL)
#define SYSREG_CNTV_CTL_EL0		SYSREG_ENC(3UL, 3UL, 14UL, 3UL, 1UL)
#define SYSREG_CNTV_CVAL_EL0		SYSREG_ENC(3UL, 3UL, 14UL, 3UL, 2UL)
#define SYSREG_CNTV_TVAL_EL0		SYSREG_ENC(3UL, 3UL, 14UL, 3UL, 0UL)
#define SYSREG_CNTVCT_EL0		SYSREG_ENC(3UL, 3UL, 14UL, 0UL, 2UL)

struct arm64_guest_stack_frame {
	uint64_t fp;
	uint64_t lr;
};

static uint64_t arm64_fault_ipa(const struct cpu_regs *regs)
{
	/*
	 * For guest stage-2 memory aborts, HPFAR_EL2 contains the faulting IPA
	 * page number and FAR_EL2 provides the byte offset inside that page. This
	 * helper is shared by instruction abort diagnostics and data-abort MMIO
	 * emulation; only data aborts can be turned into load/store MMIO requests.
	 */
	return ((regs->hpfar & HPFAR_EL2_FIPA_MASK) << 8U) |
		(regs->far & FAR_EL2_PAGE_MASK);
}

static uint32_t arm64_abort_fsc(uint64_t esr)
{
	return (uint32_t)(esr & ESR_ABORT_FSC_MASK);
}

static void dump_vm_stack_trace(struct acrn_vcpu *vcpu, const struct cpu_regs *regs,
	const char *reason)
{
	struct arm64_guest_stack_frame frame;
	uint64_t fp = regs->x29;
	uint64_t lr = regs->lr;
	uint32_t idx;

	/*
	 * This is a raw AArch64 frame-pointer unwind. AAPCS64 frames save the
	 * previous x29 and return address at [x29, x29 + 8]. BEAU reads those
	 * words through stage-2 guest memory, so the trace is available only when
	 * the saved guest FP values are directly readable as GPAs, which matches
	 * the current static 1:1 RTOS layout. Guests using high virtual kernel
	 * stacks need guest VA translation before deeper frames can be decoded.
	 */
	pr_err("arm64 %s vm%u:vcpu%u stack pc=0x%lx sp=0x%lx fp=0x%lx lr=0x%lx",
		reason, vcpu->vm->vm_id, vcpu->vcpu_id, regs->elr, regs->sp, fp, lr);

	if ((fp == 0UL) && (lr == 0UL)) {
		pr_err("arm64 %s vm%u:vcpu%u stack trace unavailable: empty frame registers",
			reason, vcpu->vm->vm_id, vcpu->vcpu_id);
		return;
	}

	for (idx = 0U; idx < VM_STACK_TRACE_DEPTH; idx++) {
		pr_err("arm64 %s vm%u:vcpu%u frame[%02u] fp=0x%lx lr=0x%lx",
			reason, vcpu->vm->vm_id, vcpu->vcpu_id, idx, fp, lr);

		if (fp == 0UL) {
			break;
		}

		if (copy_from_gpa(vcpu->vm, &frame, fp, sizeof(frame)) != 0) {
			pr_err("arm64 %s vm%u:vcpu%u stack trace stopped: guest fp is not directly readable as GPA",
				reason, vcpu->vm->vm_id, vcpu->vcpu_id);
			break;
		}

		if ((frame.fp == 0UL) || (frame.fp <= fp)) {
			break;
		}

		fp = frame.fp;
		lr = frame.lr;
	}
}

static struct acrn_vcpu *get_exit_vcpu(uint16_t pcpu_id)
{
	struct acrn_vcpu *vcpu = get_running_vcpu(pcpu_id);

	if (vcpu == NULL) {
		pr_fatal("arm64 vcpu exit without current vcpu on pcpu%hu", pcpu_id);
		cpu_dead();
	}

	return vcpu;
}

static void save_exit_regs(struct acrn_vcpu *vcpu, const struct cpu_regs *regs)
{
	/*
	 * Keep the persistent guest image in vcpu->arch.regs. The vector stack
	 * frame is temporary and may be rebuilt after scheduling or softirq work.
	 */
	(void)memcpy_s(&vcpu->arch.regs, sizeof(vcpu->arch.regs),
		regs, sizeof(*regs));
}

static void restore_exit_regs(struct cpu_regs *regs, const struct acrn_vcpu *vcpu)
{
	(void)memcpy_s(regs, sizeof(*regs),
		&vcpu->arch.regs, sizeof(vcpu->arch.regs));
}

static void refresh_current_vtimer(struct acrn_vcpu *vcpu)
{
	arm64_vgicv3_poll_current_vtimer(vcpu);
	arm64_vgicv3_update_current_vtimer(vcpu);
}

static bool vcpu_has_pending_guest_irq(struct acrn_vcpu *vcpu)
{
	return arm64_vgicv3_pending_irq_blocks_reschedule(vcpu);
}

static void prepare_current_guest_resume(struct acrn_vcpu *vcpu)
{
	bool lr_rescue = vcpu->arch.vtimer_lr_rescue;
	bool expired;

	/*
	 * Sample the live CNTV line before every ERET, update PPI27's level state,
	 * and flush it into an LR if it is deliverable. This keeps CNTV/PPI27
	 * deterministic and avoids relying on stale-LR rescue as the normal timer
	 * delivery path.
	 */
	arm64_vgicv3_update_current_vtimer(vcpu);
	expired = arm64_vtimer_guest_expired(vcpu);
	arm64_vtimer_diag_mark_pre_eret(vcpu, true, lr_rescue, expired);
}

static struct acrn_vcpu *schedule_without_guest_resume(uint16_t pcpu_id,
	struct acrn_vcpu *vcpu)
{
	refresh_current_vtimer(vcpu);
	if (need_reschedule(pcpu_id) && !vcpu_has_pending_request(vcpu)) {
		(void)sched_clear_reschedule_if_current_only(pcpu_id);
	}

	if (need_reschedule(pcpu_id) && !vcpu_has_pending_request(vcpu)) {
		/*
		 * On a shared pCPU, a deliverable virtual IRQ gets a bounded
		 * guest-forward-progress window before scheduler fairness resumes.
		 */
		if (!vcpu_has_pending_guest_irq(vcpu)) {
			schedule();
			vcpu = get_exit_vcpu(pcpu_id);
			refresh_current_vtimer(vcpu);
		}
	}

	return vcpu;
}

static void record_vcpu_exit(struct acrn_vcpu *vcpu, uint32_t source, int32_t status)
{
	struct arm64_vcpu_last_exit *last = &vcpu->arch.debug.last_exit;
	const struct cpu_regs *regs = &vcpu->arch.regs;

	last->esr = regs->esr;
	last->elr = regs->elr;
	last->far = regs->far;
	last->hpfar = regs->hpfar;
	last->ec = (source == ARM64_VCPU_DEBUG_EXIT_SYNC) ?
		(uint32_t)ESR_EL2_EC(regs->esr) : ARM64_VCPU_DEBUG_EXIT_EC_INVALID;
	last->abort_type = ARM64_VCPU_DEBUG_ABORT_NONE;
	last->abort_fsc = 0U;
	if (source == ARM64_VCPU_DEBUG_EXIT_SYNC) {
		last->abort_fsc = arm64_abort_fsc(regs->esr);
		switch (ESR_EL2_EC(regs->esr)) {
		case ESR_EL2_EC_IABT_LOW:
		case ESR_EL2_EC_IABT_CUR:
			last->abort_type = ARM64_VCPU_DEBUG_ABORT_INSTRUCTION;
			break;
		case ESR_EL2_EC_DABT_LOW:
		case ESR_EL2_EC_DABT_CUR:
			last->abort_type = ARM64_VCPU_DEBUG_ABORT_DATA;
			break;
		default:
			break;
		}
	}
	last->source = source;
	last->status = status;
	last->tsc = arm64_vcpu_trace_guest_boundary(vcpu, ARM64_VCPU_GUEST_TRACE_EXIT,
		source, status);
}

static void record_vcpu_resume(struct acrn_vcpu *vcpu, uint32_t source)
{
	struct arm64_vcpu_guest_resume *last = &vcpu->arch.debug.last_resume;
	const struct arm64_vcpu_guest_ctx *gctx = &vcpu->arch.gctx;
	struct arm64_gicv3_local_irq_state host_irq;
	uint32_t virq = ARM64_GIC_PPI_VIRTUAL_TIMER;
	uint64_t host_now = read_cntpct_el0();
	uint64_t host_cval = read_cntp_cval_el0();
	uint64_t now = read_cntvct_el0();
	uint64_t cval = read_cntv_cval_el0();
	uint32_t host_ctl = read_cntp_ctl_el0() &
		(CNTV_CTL_ENABLE | CNTV_CTL_IMASK | CNTV_CTL_ISTATUS);
	uint32_t ctl = read_cntv_ctl_el0() &
		(CNTV_CTL_ENABLE | CNTV_CTL_IMASK | CNTV_CTL_ISTATUS);

	(void)memset(&host_irq, 0U, sizeof(host_irq));
	arm64_gicv3_get_local_irq_state(get_pcpu_id(), ARM64_GIC_PPI_VIRTUAL_TIMER, &host_irq);

	last->tsc = arm64_vcpu_trace_guest_boundary(vcpu, ARM64_VCPU_GUEST_TRACE_RESUME,
		source, 0);
	last->elr = vcpu->arch.regs.elr;
	last->spsr = vcpu->arch.regs.spsr;
	last->cntpct = host_now;
	last->cntp_cval = host_cval;
	last->cntvct = now;
	last->cntv_cval = cval;
	last->hcr = read_ich_hcr_el2();
	last->vmcr = read_ich_vmcr_el2();
	last->misr = read_ich_misr_el2();
	last->eisr = read_ich_eisr_el2();
	last->elrsr = read_ich_elrsr_el2();
	last->ap0r0 = read_ich_ap0r0_el2();
	last->ap1r0 = read_ich_ap1r0_el2();
	last->sw_lr0 = (vcpu->arch.vgic.used_lrs > 0U) ? vcpu->arch.vgic.lr[0U] : 0UL;
	last->sw_lr1 = (vcpu->arch.vgic.used_lrs > 1U) ? vcpu->arch.vgic.lr[1U] : 0UL;
	last->live_lr0 = read_ich_lr_el2(0U);
	last->live_lr1 = read_ich_lr_el2(1U);
	last->cntp_ctl = host_ctl;
	last->cntv_ctl = ctl;
	last->source = source;
	last->timer_virq = virq;
	last->used_lrs = vcpu->arch.vgic.used_lrs;
	last->cntv_expired = ((ctl & CNTV_CTL_ENABLE) != 0U) &&
		((ctl & CNTV_CTL_IMASK) == 0U) && ((int64_t)(cval - now) <= 0L);
	last->cntv_el2_masked = gctx->cntv_el2_masked;
	last->timer_enabled = false;
	last->timer_pending = false;
	last->timer_active = false;
	last->timer_level = false;
	if ((vcpu->vm != NULL) && (vcpu->vcpu_id < ARM64_VGIC_MAX_VCPUS) &&
		(virq < ARM64_VGIC_IRQ_NUM)) {
		const struct arm64_vgic_irq *desc =
			&vcpu->vm->arch_vm.vgic.irq[vcpu->vcpu_id][virq];

		last->timer_enabled = desc->enabled;
		last->timer_pending = desc->pending;
		last->timer_active = desc->active;
		last->timer_level = desc->level;
	}
	last->host_valid = host_irq.valid;
	last->host_enabled = host_irq.enabled != 0U;
	last->host_pending = host_irq.pending != 0U;
	last->host_active = host_irq.active != 0U;
}

static uint64_t *arm64_gpr(struct cpu_regs *regs, uint32_t idx)
{
	return (idx < 31U) ? (&regs->x0 + idx) : NULL;
}

static bool arm64_sysreg_zero_rt(uint32_t rt, bool read)
{
	/*
	 * AArch64 system-register traps encode Rt=31 when the guest uses XZR/WZR.
	 * Writes with Rt=31 supply a zero value; reads discard the result, so the
	 * emulator can complete them without trying to write back a GPR.
	 */
	return (rt == 31U) && !read;
}

static uint64_t mmio_size_mask(uint64_t size)
{
	return (size >= sizeof(uint64_t)) ? ~0UL : ((1UL << (size * 8U)) - 1UL);
}

static uint64_t extend_mmio_read(uint64_t value, uint64_t size, uint64_t esr)
{
	uint64_t mask = mmio_size_mask(size);

	value &= mask;
	if (((esr & ESR_DABT_SSE) != 0UL) && (size < sizeof(uint64_t))) {
		uint64_t sign = 1UL << ((size * 8U) - 1U);

		if ((value & sign) != 0UL) {
			value |= ~mask;
		}
	}
	if ((esr & ESR_DABT_SF) == 0UL) {
		value &= 0xffffffffUL;
	}

	return value;
}

static void advance_vcpu_elr(struct acrn_vcpu *vcpu)
{
	struct cpu_regs *regs = &vcpu->arch.regs;

	regs->elr += ((regs->esr & ESR_EL2_IL) != 0UL) ? 4UL : 2UL;
}

static int32_t handle_mmio_abort(struct acrn_vcpu *vcpu)
{
	struct cpu_regs *regs = &vcpu->arch.regs;
	struct io_request *io_req = &vcpu->req;
	struct acrn_mmio_request *mmio = &io_req->reqs.mmio_request;
	uint64_t esr = regs->esr;
	uint64_t ipa;
	uint64_t size;
	uint32_t reg_idx;
	uint64_t *reg;
	int32_t ret;

	/*
	 * Data aborts are load/store memory aborts. BEAU intentionally leaves
	 * guest device IPA windows unmapped at stage-2 so reads and writes trap
	 * here and become MMIO requests. Instruction aborts are fetch failures and
	 * must not use this path because ESR.DABT fields describe data access size,
	 * direction, and source/target GPR.
	 */
	if ((esr & ESR_DABT_ISV) == 0UL) {
		return -EINVAL;
	}

	ipa = arm64_fault_ipa(regs);
	size = 1UL << ((esr >> ESR_DABT_SAS_SHIFT) & ESR_DABT_SAS_MASK);
	reg_idx = (uint32_t)((esr >> ESR_DABT_SRT_SHIFT) & ESR_DABT_SRT_MASK);
	reg = arm64_gpr(regs, reg_idx);

	(void)memset(io_req, 0U, sizeof(*io_req));
	io_req->io_type = ACRN_IOREQ_TYPE_MMIO;
	mmio->address = ipa;
	mmio->size = size;
	if ((esr & ESR_DABT_WNR) != 0UL) {
		mmio->direction = ACRN_IOREQ_DIR_WRITE;
		mmio->value = (reg != NULL) ? (*reg & mmio_size_mask(size)) : 0UL;
	} else {
		mmio->direction = ACRN_IOREQ_DIR_READ;
	}

	ret = emulate_io(vcpu, io_req);
	if (ret == 0) {
		if (((esr & ESR_DABT_WNR) == 0UL) && (reg != NULL)) {
			*reg = extend_mmio_read(mmio->value, size, esr);
		}
		advance_vcpu_elr(vcpu);
	} else {
		pr_err("arm64 mmio abort failed: ipa=0x%lx size=%lu dir=%s srt=%u esr=0x%lx ret=%d",
			ipa, size, ((esr & ESR_DABT_WNR) != 0UL) ? "write" : "read",
			reg_idx, esr, ret);
	}

	return ret;
}

static int32_t handle_instruction_abort(struct acrn_vcpu *vcpu)
{
	const struct cpu_regs *regs = &vcpu->arch.regs;
	uint64_t ipa = arm64_fault_ipa(regs);
	uint32_t fsc = arm64_abort_fsc(regs->esr);

	/*
	 * Instruction aborts are guest instruction-fetch failures, such as
	 * executing from an unmapped stage-2 IPA, an execute-never mapping, or a
	 * permission fault. They are captured for diagnostics but are not emulated
	 * as MMIO because no load/store value or target register exists.
	 */
	pr_err("arm64 instruction abort vm%u:vcpu%u ipa=0x%lx far=0x%lx hpfar=0x%lx fsc=0x%x esr=0x%lx elr=0x%lx",
		vcpu->vm->vm_id, vcpu->vcpu_id, ipa, regs->far, regs->hpfar,
		fsc, regs->esr, regs->elr);
	dump_vm_stack_trace(vcpu, regs, "instruction abort");

	return -EFAULT;
}

static int32_t handle_serror(struct acrn_vcpu *vcpu)
{
	const struct cpu_regs *regs = &vcpu->arch.regs;

	/*
	 * Guest SError is asynchronous and may be reported after the instruction
	 * that caused it. The ELR/SP/FP snapshot still identifies where the VM was
	 * interrupted, which is usually the best handoff point for manual triage.
	 */
	pr_err("arm64 serror vm%u:vcpu%u esr=0x%lx elr=0x%lx far=0x%lx hpfar=0x%lx",
		vcpu->vm->vm_id, vcpu->vcpu_id, regs->esr, regs->elr, regs->far,
		regs->hpfar);
	dump_vm_stack_trace(vcpu, regs, "serror");

	return -EFAULT;
}

static struct acrn_vcpu *psci_target_vcpu(struct acrn_vm *vm, uint64_t mpidr)
{
	uint16_t idx;
	struct acrn_vcpu *vcpu;

	foreach_vcpu(idx, vm, vcpu) {
		if (vcpu_get_vmpidr(vcpu) == (mpidr & MPIDR_AFFINITY_MASK)) {
			return vcpu;
		}
	}

	return NULL;
}

static void record_psci_call(struct acrn_vcpu *vcpu, uint32_t fn,
	const struct acrn_vcpu *target, int64_t ret)
{
	struct arm64_vcpu_last_psci *last = &vcpu->arch.debug.last_psci;

	last->fn = fn;
	last->target_mpidr = vcpu->arch.regs.x1;
	last->entry = vcpu->arch.regs.x2;
	last->context = vcpu->arch.regs.x3;
	last->ret = ret;
	last->source_vcpu_id = vcpu->vcpu_id;
	last->target_vcpu_id = (target != NULL) ?
		target->vcpu_id : ARM64_VCPU_DEBUG_INVALID_VCPU_ID;
	last->tsc = cpu_ticks();
}

static int64_t handle_psci_cpu_on(struct acrn_vcpu *vcpu)
{
	struct acrn_vcpu *target = psci_target_vcpu(vcpu->vm, vcpu->arch.regs.x1);
	int64_t ret = PSCI_RET_INVALID_PARAMS;

	if (target != NULL) {
		if (target->state == VCPU_RUNNING) {
			ret = PSCI_RET_DENIED;
		} else {
			arm64_prepare_linux_vcpu_context(target,
				vcpu->arch.regs.x2, vcpu->arch.regs.x3);
			launch_vcpu(target);
			ret = PSCI_RET_SUCCESS;
		}
	}
	record_psci_call(vcpu, (uint32_t)vcpu->arch.regs.x0, target, ret);

	return ret;
}

static int64_t handle_psci_features(uint32_t fn)
{
	switch (fn) {
	case PSCI_0_2_FN_PSCI_VERSION:
	case PSCI_0_2_FN_CPU_OFF:
	case PSCI_0_2_FN_CPU_ON:
	case PSCI_0_2_FN_AFFINITY_INFO:
	case PSCI_0_2_FN_MIGRATE_INFO_TYPE:
	case PSCI_0_2_FN_SYSTEM_OFF:
	case PSCI_0_2_FN_SYSTEM_RESET:
	case PSCI_1_0_FN_PSCI_FEATURES:
	case PSCI_0_2_FN64_CPU_ON:
	case PSCI_0_2_FN64_AFFINITY_INFO:
		return PSCI_RET_SUCCESS;
	default:
		return PSCI_RET_NOT_SUPPORTED;
	}
}

static int32_t handle_psci64(struct acrn_vcpu *vcpu, bool advance_elr)
{
	uint32_t fn = (uint32_t)vcpu->arch.regs.x0;
	struct acrn_vcpu *target;
	int64_t ret;

	/*
	 * PSCI is the guest-visible CPU power-management ABI. The current QEMU
	 * model handles the calls needed to boot and stop vCPUs locally instead of
	 * forwarding SMC/HVC requests to firmware.
	 */
	switch (fn) {
	case PSCI_0_2_FN_PSCI_VERSION:
		ret = 0x00010000L;
		break;
	case PSCI_1_0_FN_PSCI_FEATURES:
		ret = handle_psci_features((uint32_t)vcpu->arch.regs.x1);
		break;
	case PSCI_0_2_FN_MIGRATE_INFO_TYPE:
		ret = PSCI_0_2_TOS_MP;
		break;
	case PSCI_0_2_FN_CPU_ON:
	case PSCI_0_2_FN64_CPU_ON:
		ret = handle_psci_cpu_on(vcpu);
		break;
	case PSCI_0_2_FN_CPU_OFF:
		zombie_vcpu(vcpu);
		ret = PSCI_RET_SUCCESS;
		break;
	case PSCI_0_2_FN_AFFINITY_INFO:
	case PSCI_0_2_FN64_AFFINITY_INFO:
		target = psci_target_vcpu(vcpu->vm, vcpu->arch.regs.x1);
		ret = ((target != NULL) && (target->state == VCPU_RUNNING)) ?
			PSCI_AFFINITY_LEVEL_ON : PSCI_AFFINITY_LEVEL_OFF;
		record_psci_call(vcpu, fn, target, ret);
		break;
	case PSCI_0_2_FN_SYSTEM_OFF:
	case PSCI_0_2_FN_SYSTEM_RESET:
		pr_info("vm%u psci system request 0x%x", vcpu->vm->vm_id, fn);
		zombie_vcpu(vcpu);
		ret = PSCI_RET_SUCCESS;
		record_psci_call(vcpu, fn, vcpu, ret);
		break;
	default:
		pr_warn("vm%u:vcpu%u unsupported psci call 0x%x",
			vcpu->vm->vm_id, vcpu->vcpu_id, fn);
		ret = PSCI_RET_NOT_SUPPORTED;
		record_psci_call(vcpu, fn, NULL, ret);
		break;
	}

	vcpu->arch.regs.x0 = (uint64_t)ret;
	if (advance_elr) {
		advance_vcpu_elr(vcpu);
	}
	return 0;
}

static int32_t handle_hvc64(struct acrn_vcpu *vcpu)
{
	int32_t ret;

	if (arm64_is_acrn_hypercall(vcpu->arch.regs.x0)) {
		ret = arm64_dispatch_hypercall(vcpu);
	} else {
		ret = handle_psci64(vcpu, false);
	}

	return ret;
}

static int32_t handle_sysreg(struct acrn_vcpu *vcpu)
{
	struct cpu_regs *regs = &vcpu->arch.regs;
	uint64_t esr = regs->esr;
	uint64_t iss = esr & ((1UL << 25U) - 1UL);
	uint64_t sysreg = iss & ~(ESR_SYSREG_RT_MASK << ESR_SYSREG_RT_SHIFT) &
		~ESR_SYSREG_DIR_READ;
	uint32_t rt = (uint32_t)((iss >> ESR_SYSREG_RT_SHIFT) & ESR_SYSREG_RT_MASK);
	bool read = ((iss & ESR_SYSREG_DIR_READ) != 0UL);
	uint64_t *reg = arm64_gpr(regs, rt);
	uint64_t zero_reg = 0UL;
	int32_t ret = -EINVAL;

	if ((reg == NULL) && arm64_sysreg_zero_rt(rt, read)) {
		reg = &zero_reg;
	}

	/*
	 * ICC_SGI1R_EL1 is trapped so guest SGI sends become vGIC software state
	 * updates. Other system registers are left unsupported until a guest needs
	 * them; failing closed makes missing virtualization explicit.
	 *
	 *   ICC_SGI* -> SGI injection
	 *   ICC control -> vCPU interface shadow/control
	 *   CNT* -> timer shadow + vtimer update
	 */
	if (((iss & ESR_SYSREG_DIR_READ) == 0UL) &&
		((sysreg == SYSREG_ICC_SGI1R_EL1) || (sysreg == SYSREG_ICC_SGI0R_EL1) ||
		(sysreg == SYSREG_ICC_ASGI1R_EL1)) &&
		(reg != NULL)) {
		ret = arm64_vgicv3_handle_sgi1r(vcpu, *reg);
		if (ret == 0) {
			advance_vcpu_elr(vcpu);
		}
	} else if ((sysreg == SYSREG_ICC_PMR_EL1) || (sysreg == SYSREG_ICC_CTLR_EL1) ||
		(sysreg == SYSREG_ICC_SRE_EL1) || (sysreg == SYSREG_ICC_IGRPEN1_EL1) ||
		(sysreg == SYSREG_ICC_DIR_EL1) || (sysreg == SYSREG_ICC_RPR_EL1)) {
		uint32_t vgic_sysreg;

		switch (sysreg) {
		case SYSREG_ICC_PMR_EL1:
			vgic_sysreg = ARM64_VGIC_SYSREG_ICC_PMR_EL1;
			break;
		case SYSREG_ICC_DIR_EL1:
			vgic_sysreg = ARM64_VGIC_SYSREG_ICC_DIR_EL1;
			break;
		case SYSREG_ICC_RPR_EL1:
			vgic_sysreg = ARM64_VGIC_SYSREG_ICC_RPR_EL1;
			break;
		case SYSREG_ICC_CTLR_EL1:
			vgic_sysreg = ARM64_VGIC_SYSREG_ICC_CTLR_EL1;
			break;
		case SYSREG_ICC_SRE_EL1:
			vgic_sysreg = ARM64_VGIC_SYSREG_ICC_SRE_EL1;
			break;
		default:
			vgic_sysreg = ARM64_VGIC_SYSREG_ICC_IGRPEN1_EL1;
			break;
		}
		ret = arm64_vgicv3_handle_cpuif_sysreg(vcpu, vgic_sysreg,
			read, reg);
		if (ret == 0) {
			advance_vcpu_elr(vcpu);
		}
	} else if (arm64_vtimer_sysreg(sysreg)) {
		ret = arm64_vtimer_handle_sysreg(vcpu, sysreg, read, reg);
		if (ret == 0) {
			advance_vcpu_elr(vcpu);
			if (!read) {
				arm64_vgicv3_update_current_vtimer(vcpu);
			}
		}
	}

	return ret;
}

static int32_t handle_wfx(struct acrn_vcpu *vcpu)
{
	bool is_wfe = ESR_WFX_IS_WFE(vcpu->arch.regs.esr);
	bool pending_irq;
	bool irq_masked;
	bool request_pending;
	bool should_yield;
	struct arm64_vcpu_last_wfx *last = &vcpu->arch.debug.last_wfx;

	advance_vcpu_elr(vcpu);

	/*
	 * WFI observes pending interrupts at the instruction boundary. Sample the
	 * loaded CNTV state before deciding whether this trapped WFI can yield;
	 * otherwise an expired guest timer could be missed until another exit.
	 *
	 *   sample vtimer -> update vGIC timer line -> complete stale active LRs
	 *        -> check LR/software pending state -> yield only if no event
	 */
	arm64_vgicv3_poll_current_vtimer(vcpu);
	arm64_vgicv3_update_current_vtimer(vcpu);
	arm64_vgicv3_complete_wfi_irqs(vcpu);
	pending_irq = arm64_vgicv3_has_pending_irq(vcpu);
	irq_masked = ((vcpu->arch.regs.spsr & DAIF_IRQ) != 0UL);
	request_pending = vcpu_has_pending_request(vcpu);
	/*
	 * WFI is allowed to complete on a pending interrupt even when EL1 still has
	 * PSTATE.I set. Linux relies on that: idle returns from WFI with IRQs masked,
	 * exits the idle accounting path, and only then executes local_irq_enable().
	 * Yield only when no virtual event is visible; otherwise return to EL1 so it
	 * can make forward progress to the unmask point.
	 */
	should_yield = is_wfe || (!request_pending && !pending_irq);
	if (!is_wfe && vcpu->arch.vtimer_wfi_rescue) {
		if (pending_irq && irq_masked) {
			arm64_vgicv3_keep_vtimer_rescue(vcpu);
			arm64_vgicv3_update_current_vtimer(vcpu);
			if (vcpu->arch.vtimer_lr_rescue) {
				arm64_vgicv3_keep_vtimer_rescue(vcpu);
			}
			/*
			 * TWI is a one-shot wake assist for the WFI that raced an already
			 * pending virtual timer. Once the timer LR has been preserved, let
			 * EL1 run with architectural WFI semantics again; keeping TWI armed
			 * turns a masked idle loop into repeated EL2 traps and can starve
			 * Linux timer softirq progress.
			 */
			should_yield = false;
		} else {
			arm64_vgicv3_clear_vtimer_rescue(vcpu);
		}
	}

	last->esr = vcpu->arch.regs.esr;
	last->elr = vcpu->arch.regs.elr;
	last->cntvct = read_cntvct_el0();
	last->cntv_cval = read_cntv_cval_el0();
	last->cntv_ctl = read_cntv_ctl_el0() & (CNTV_CTL_ENABLE | CNTV_CTL_IMASK | CNTV_CTL_ISTATUS);
	last->hcr = read_ich_hcr_el2();
	last->misr = read_ich_misr_el2();
	last->ap0r0 = read_ich_ap0r0_el2();
	last->ap1r0 = read_ich_ap1r0_el2();
	last->lr0 = (vcpu->arch.vgic.used_lrs > 0U) ? vcpu->arch.vgic.lr[0U] : 0UL;
	last->lr1 = (vcpu->arch.vgic.used_lrs > 1U) ? vcpu->arch.vgic.lr[1U] : 0UL;
	last->live_lr0 = read_ich_lr_el2(0U);
	last->live_lr1 = read_ich_lr_el2(1U);
	last->used_lrs = vcpu->arch.vgic.used_lrs;
	last->is_wfe = is_wfe;
	last->pending_irq = pending_irq;
	last->irq_masked = irq_masked;
	last->request_pending = request_pending;
	last->yielded = should_yield;
	last->cntv_expired = ((last->cntv_ctl & CNTV_CTL_ENABLE) != 0U) &&
		((last->cntv_ctl & CNTV_CTL_IMASK) == 0U) &&
		((int64_t)(last->cntv_cval - last->cntvct) <= 0L);
	last->cntv_el2_masked = vcpu->arch.gctx.cntv_el2_masked;
	last->tsc = cpu_ticks();
	/*
	 * WFI itself is common and already has a last_wfx snapshot. Count the
	 * interesting predicates here, but leave the trace ring for rarer edges such
	 * as rescue arming or pending-only LR preservation.
	 */
	if (!is_wfe) {
		vcpu->arch.debug.vtimer_diag.wfi_trap++;
		if (irq_masked) {
			vcpu->arch.debug.vtimer_diag.wfi_irq_masked++;
		}
		if (pending_irq) {
			vcpu->arch.debug.vtimer_diag.wfi_pending_irq++;
		}
	}

	/*
	 * This handler is normally reached only when a diagnostic or rescue path
	 * enables WFI/WFE trapping. Keep the behavior lightweight: WFE yields, and
	 * WFI yields only when no virtual event is visible. A masked pending IRQ
	 * still has to return to EL1 so Linux can run out of the idle path and
	 * unmask interrupts. Timer rescue uses TWI as a one-shot wake assist, then
	 * preserves a pending LR while letting EL1 reach the unmask/IAR path.
	 */
	if (should_yield) {
		yield_current();
	}

	return 0;
}

int32_t vcpu_exit_handler(struct acrn_vcpu *vcpu)
{
	uint64_t ec = ESR_EL2_EC(vcpu->arch.regs.esr);
	int32_t ret = -EINVAL;

	/*
	 * ESR.EC identifies the architectural reason for the EL1-to-EL2 exit.
	 * Each handled class must either update the saved guest frame and advance
	 * ELR, or deliberately leave the vCPU stopped on failure.
	 */
	switch (ec) {
	case ESR_EL2_EC_IABT_LOW:
		ret = handle_instruction_abort(vcpu);
		break;
	case ESR_EL2_EC_SERROR:
		ret = handle_serror(vcpu);
		break;
	case ESR_EL2_EC_DABT_LOW:
		ret = handle_mmio_abort(vcpu);
		break;
	case ESR_EL2_EC_HVC64:
		ret = handle_hvc64(vcpu);
		break;
	case ESR_EL2_EC_SMC64:
		ret = handle_psci64(vcpu, true);
		break;
	case ESR_EL2_EC_SYSREG:
		ret = handle_sysreg(vcpu);
		break;
	case ESR_EL2_EC_WFI_WFE:
		ret = handle_wfx(vcpu);
		break;
	default:
		break;
	}

	record_vcpu_exit(vcpu, ARM64_VCPU_DEBUG_EXIT_SYNC, ret);

	if (ret == 0) {
		return 0;
	}

	pr_err("unhandled arm64 vcpu exit vm%u:vcpu%u ec=0x%lx esr=0x%lx elr=0x%lx far=0x%lx hpfar=0x%lx",
		vcpu->vm->vm_id, vcpu->vcpu_id, ec, vcpu->arch.regs.esr,
		vcpu->arch.regs.elr, vcpu->arch.regs.far, vcpu->arch.regs.hpfar);
	return -EINVAL;
}

void dispatch_vcpu_trap(struct cpu_regs *regs)
{
	uint16_t pcpu_id = get_pcpu_id();
	struct acrn_vcpu *vcpu = get_exit_vcpu(pcpu_id);
	int32_t ret;

	/*
	 * Synchronous guest exits are handled on the current vCPU thread. The saved
	 * frame may be modified by emulation, scheduling, or request processing
	 * before being restored to the assembly return path.
	 *
	 *   emulate exit -> optional schedule -> poll/update vtimer
	 *        -> process vCPU requests -> restore frame
	 */
	save_exit_regs(vcpu, regs);

	ret = vcpu_exit_handler(vcpu);
	if (ret < 0) {
		pr_err("failed to handle arm64 vcpu exit. ret=%d", ret);
		get_vm_lock(vcpu->vm);
		zombie_vcpu(vcpu);
		put_vm_lock(vcpu->vm);
	}

	local_irq_disable();

	/*
	 * Do not preempt a vCPU that already has visible guest work. Linux can be
	 * sitting just after WFI with PSTATE.I still set; it needs a short return to
	 * EL1 to leave the idle path and unmask the pending virtual IRQ.
	 */
	vcpu = schedule_without_guest_resume(pcpu_id, vcpu);
	ret = arm64_process_vcpu_requests(vcpu);
	if (ret < 0) {
		pr_fatal("failed to process arm64 vcpu requests");
		get_vm_lock(vcpu->vm);
		zombie_vcpu(vcpu);
		put_vm_lock(vcpu->vm);
		schedule();
	}

	prepare_current_guest_resume(vcpu);
	vm_wdt_activity(vcpu->vm);
	record_vcpu_resume(vcpu, ARM64_VCPU_DEBUG_EXIT_SYNC);
	restore_exit_regs(regs, vcpu);
}

void dispatch_vcpu_irq(struct cpu_regs *regs)
{
	uint16_t pcpu_id = get_pcpu_id();
	struct acrn_vcpu *vcpu = get_exit_vcpu(pcpu_id);
	int32_t ret;

	/*
	 * Physical IRQs taken while a guest is running are handled without enabling
	 * nested softirq processing in the low-level IRQ path. Softirqs run once
	 * the interrupt is acknowledged. If the timer tick made another vCPU
	 * runnable, schedule before restoring the trap frame; otherwise a vCPU on a
	 * shared pCPU can immediately re-enter EL1 and starve the peer vCPU that is
	 * waiting for its time slice. Virtual interrupt state is resynced after the
	 * possible context switch and before returning to EL1.
	 *
	 *   physical IRQ -> IRQ handler/softirq -> optional schedule
	 *        -> poll/update vtimer -> process vCPU requests -> ERET
	 */
	save_exit_regs(vcpu, regs);
	record_vcpu_exit(vcpu, ARM64_VCPU_DEBUG_EXIT_IRQ, 0);

	dispatch_interrupt_no_softirq((const struct intr_excp_ctx *)regs);
	local_irq_disable();
	do_softirq_no_irqenable();

	/*
	 * A host tick often arrives while the guest is in the WFI return window.
	 * If a virtual IRQ is already materialized, let the guest retire enough
	 * instructions to unmask and handle it before honoring host reschedule.
	 */
	vcpu = schedule_without_guest_resume(pcpu_id, vcpu);
	ret = arm64_process_vcpu_requests(vcpu);
	if (ret < 0) {
		pr_fatal("failed to process arm64 vcpu requests");
		get_vm_lock(vcpu->vm);
		zombie_vcpu(vcpu);
		put_vm_lock(vcpu->vm);
		schedule();
	}

	prepare_current_guest_resume(vcpu);
	vm_wdt_activity(vcpu->vm);
	record_vcpu_resume(vcpu, ARM64_VCPU_DEBUG_EXIT_IRQ);
	restore_exit_regs(regs, vcpu);
}
