{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678210035928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678210035928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  7 14:27:15 2023 " "Processing started: Tue Mar  7 14:27:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678210035928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210035928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetos -c projetos " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetos -c projetos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210035928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678210036049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678210036049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste0-behaviorOfTest " "Found design unit 1: teste0-behaviorOfTest" {  } { { "teste0.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/teste0.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041183 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste0 " "Found entity 1: teste0" {  } { { "teste0.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/teste0.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210041183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programa_secundario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programa_secundario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programa_secundario-comportamento " "Found design unit 1: programa_secundario-comportamento" {  } { { "programa_secundario.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/programa_secundario.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041183 ""} { "Info" "ISGN_ENTITY_NAME" "1 programa_secundario " "Found entity 1: programa_secundario" {  } { { "programa_secundario.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/programa_secundario.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210041183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste1-behaviorOfTest " "Found design unit 1: teste1-behaviorOfTest" {  } { { "teste1.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/teste1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041184 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste1 " "Found entity 1: teste1" {  } { { "teste1.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/teste1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210041184 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"nand\";  expecting \";\" programa_secundario2.vhd(14) " "VHDL syntax error at programa_secundario2.vhd(14) near text \"nand\";  expecting \";\"" {  } { { "programa_secundario2.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/programa_secundario2.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210041184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programa_secundario2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file programa_secundario2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210041184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste2-behaviorOfTest " "Found design unit 1: teste2-behaviorOfTest" {  } { { "teste2.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/teste2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041184 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste2 " "Found entity 1: teste2" {  } { { "teste2.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/teste2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210041184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programa_secundario3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programa_secundario3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programa_secundario3-comportamento " "Found design unit 1: programa_secundario3-comportamento" {  } { { "programa_secundario3.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/programa_secundario3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041184 ""} { "Info" "ISGN_ENTITY_NAME" "1 programa_secundario3 " "Found entity 1: programa_secundario3" {  } { { "programa_secundario3.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/programa_secundario3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210041184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste3-behaviorOfTest " "Found design unit 1: teste3-behaviorOfTest" {  } { { "teste3.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/teste3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041185 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste3 " "Found entity 1: teste3" {  } { { "teste3.vhd" "" { Text "/home/hpsilva/Documents/ufpe_ee/5th semester/Digital Circuits/CircuitoSubtrador/teste3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678210041185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210041185 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678210041233 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar  7 14:27:21 2023 " "Processing ended: Tue Mar  7 14:27:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678210041233 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678210041233 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678210041233 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210041233 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678210041846 ""}
