#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 09:50:12 2024
# Process ID: 19700
# Current directory: C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15972 C:\Users\carlo\Desktop\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.xpr
# Log file: C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/vivado.log
# Journal file: C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA\vivado.jou
# Running On        :DESKTOP-TUDSMRQ
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 7 5700U with Radeon Graphics         
# CPU Frequency     :1797 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :7883 MB
# Swap memory       :7247 MB
# Total Virtual     :15130 MB
# Available Virtual :7393 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_AngleCalculator.tcl
close_sim
launch_simulation
source tb_AngleCalculator.tcl
close_sim
launch_simulation
source tb_AngleCalculator.tcl
close_sim
launch_simulation
source tb_AngleCalculator.tcl
close_sim
launch_simulation
source tb_AngleCalculator.tcl
close_sim
launch_simulation
source tb_AngleCalculator.tcl
set_property CONFIG.Round_Mode {Nearest_Even} [get_ips cordic_0]
generate_target all [get_files  C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/ip/cordic_0/cordic_0.xci]
catch { config_ip_cache -export [get_ips -all cordic_0] }
export_ip_user_files -of_objects [get_files C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
reset_run cordic_0_synth_1
launch_runs cordic_0_synth_1 -jobs 8
wait_on_run cordic_0_synth_1
wait_on_run cordic_0_synth_1
export_simulation -of_objects [get_files C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.ip_user_files -ipstatic_source_dir C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.cache/compile_simlib/modelsim} {questa=C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.cache/compile_simlib/questa} {riviera=C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.cache/compile_simlib/riviera} {activehdl=C:/Users/carlo/Desktop/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tb_AngleCalculator.tcl
close_sim
