<?xml version="1.0"?>

<sdl version="2.0"/>

<variables>
    <lat> 1ns </lat>
	<buslat> 50ps </buslat>
</variables>

<param_include>
    <M5Params>
        <debug>                     0    </debug>
        <memory_trace>              0    </memory_trace>
        <info>                     no    </info>
        <registerExit>            yes    </registerExit>
        <frequency>             2 Ghz    </frequency>
        <statFile>            out.txt    </statFile>
        <configFile>    exampleM5.xml    </configFile> 
    </M5Params>

    <l1CacheParams>
        <debug> 0 </debug>
        <cache_frequency> 2 Ghz  </cache_frequency>
        <coherence_protocol> MSI </coherence_protocol>
        <replacement_policy> lru </replacement_policy> 
        <associativity> 1 </associativity>
        <cache_size> 8 KB </cache_size>
        <cache_line_size> 64 </cache_line_size>
        <low_network_links> 1 </low_network_links>
        <access_latency_cycles> 2  </access_latency_cycles>
        <mshr_num_entries> 4096 </mshr_num_entries>
        <L1> 1 </L1>
    </l1CacheParams>

    <l2CacheParams>
        <debug> 0 </debug>
        <cache_frequency> 2.0 Ghz  </cache_frequency>
        <coherence_protocol> MSI </coherence_protocol>
        <replacement_policy> lru </replacement_policy> 
        <associativity> 4 </associativity>
        <cache_size> 64 KB </cache_size>
        <cache_line_size> 64 </cache_line_size>
        <low_network_links> 1 </low_network_links>
        <high_network_links> 1 </high_network_links>
        <access_latency_cycles> 6  </access_latency_cycles>
        <mshr_num_entries> 4096 </mshr_num_entries>
        <L1> 0 </L1>
    </l2CacheParams>

    <busParams>
        <bus_frequency> 2 Ghz </bus_frequency>
    </busParams>

    <memControllerParams>
        <debug> 0  </debug>
        <rangeStart>  0 </rangeStart>
        <coherence_protocol> MSI </coherence_protocol>
        <request_width> 64 </request_width>
        <access_time> 25 ns </access_time>
        <mem_size>    1024  </mem_size>
        <clock>       2GHz </clock>
    </memControllerParams>

</param_include>

<config>
    stopAtCycle=100ms
    debug-file=outT
</config>

<sst>
    <component name=system type=m5C.M5 rank=0 >
        <params include=M5Params>
            <mem_initializer_port> core0-dcache </mem_initializer_port>
        </params>
        <link name=core0-dcache port=core0-dcache latency=$lat />    
        <link name=core0-icache port=core0-icache latency=$lat />    
        <link name=core1-dcache port=core1-dcache latency=$lat />    
        <link name=core1-icache port=core1-icache latency=$lat />    
        <link name=core2-dcache port=core2-dcache latency=$lat />    
        <link name=core2-icache port=core2-icache latency=$lat />    
        <link name=core3-dcache port=core3-dcache latency=$lat />    
        <link name=core3-icache port=core3-icache latency=$lat />    
        <link name=core4-dcache port=core4-dcache latency=$lat />    
        <link name=core4-icache port=core4-icache latency=$lat />    
        <link name=core5-dcache port=core5-dcache latency=$lat />    
        <link name=core5-icache port=core5-icache latency=$lat />    
        <link name=core6-dcache port=core6-dcache latency=$lat />    
        <link name=core6-icache port=core6-icache latency=$lat />    
        <link name=core7-dcache port=core7-dcache latency=$lat />    
        <link name=core7-icache port=core7-icache latency=$lat />    
    </component>


	<component name="c0.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core0-dcache port=high_network_0 latency=$lat />
		<link name=c0dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c0.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core0-icache port=high_network_0 latency=$lat />
		<link name=c0icache_bus_link port=low_network_0 latency=$buslat />
	</component>


	<component name="c1.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core1-dcache port=high_network_0 latency=$lat />
		<link name=c1dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c1.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core1-icache port=high_network_0 latency=$lat />
		<link name=c1icache_bus_link port=low_network_0 latency=$buslat />
	</component>


	<component name="c2.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core2-dcache port=high_network_0 latency=$lat />
		<link name=c2dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c2.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core2-icache port=high_network_0 latency=$lat />
		<link name=c2icache_bus_link port=low_network_0 latency=$buslat />
	</component>


	<component name="c3.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core3-dcache port=high_network_0 latency=$lat />
		<link name=c3dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c3.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core3-icache port=high_network_0 latency=$lat />
		<link name=c3icache_bus_link port=low_network_0 latency=$buslat />
	</component>


	<component name="c4.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core4-dcache port=high_network_0 latency=$lat />
		<link name=c4dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c4.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core4-icache port=high_network_0 latency=$lat />
		<link name=c4icache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c5.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core5-dcache port=high_network_0 latency=$lat />
		<link name=c5dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c5.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core5-icache port=high_network_0 latency=$lat />
		<link name=c5icache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c6.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core6-dcache port=high_network_0 latency=$lat />
		<link name=c6dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c6.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core6-icache port=high_network_0 latency=$lat />
		<link name=c6icache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c7.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core7-dcache port=high_network_0 latency=$lat />
		<link name=c7dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c7.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core7-icache port=high_network_0 latency=$lat />
		<link name=c7icache_bus_link port=low_network_0 latency=$buslat />
	</component>

    <component name="bus" type="memHierarchy.Bus">
        <params include=busParams />
		<link name=c0dcache_bus_link port=high_network_0 latency=$buslat />
		<link name=c0icache_bus_link port=high_network_1 latency=$buslat />
		<link name=c1dcache_bus_link port=high_network_2 latency=$buslat />
		<link name=c1icache_bus_link port=high_network_3 latency=$buslat />
		<link name=c2dcache_bus_link port=high_network_4 latency=$buslat />
		<link name=c2icache_bus_link port=high_network_5 latency=$buslat />
		<link name=c3dcache_bus_link port=high_network_6 latency=$buslat />
		<link name=c3icache_bus_link port=high_network_7 latency=$buslat />
		<link name=c4dcache_bus_link port=high_network_8 latency=$buslat />
		<link name=c4icache_bus_link port=high_network_9 latency=$buslat />
		<link name=c5dcache_bus_link port=high_network_10 latency=$buslat />
		<link name=c5icache_bus_link port=high_network_11 latency=$buslat />
		<link name=c6dcache_bus_link port=high_network_12 latency=$buslat />
		<link name=c6icache_bus_link port=high_network_13 latency=$buslat />
		<link name=c7dcache_bus_link port=high_network_14 latency=$buslat />
		<link name=c7icache_bus_link port=high_network_15 latency=$buslat />
		<link name=bus_l2cache  port=low_network_0 latency=$buslat />
    </component>

	<component name="l2cache" type="memHierarchy.Cache">
		<params include=l2CacheParams />
		<link name=bus_l2cache  port=high_network_0 latency=$buslat />
		<link name=mem_bus_link port=low_network_0 latency=$buslat />
	</component>

    <component name="memory" type="memHierarchy.MemController">
        <params include=memControllerParams />
        <link name=mem_bus_link port=direct_link latency=$buslat />
    </component>
   
</sst>
