// Seed: 2617103135
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  logic id_9;
  logic id_10;
  assign module_0 = -1;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    output logic id_5,
    input wand id_6,
    input tri1 id_7,
    input wor id_8,
    input wor id_9,
    input tri0 id_10,
    input supply0 id_11
);
  wire id_13;
  ;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  always @((1 + -1 * -1'd0 + 1 - 1) == 1) forever id_5 = -1;
endmodule
