INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8x1M/8x1M.srcs/sources_1/new/8x1mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2458] undeclared symbol y1, assumed default net type wire [D:/8x1M/8x1M.srcs/sources_1/new/8x1mux.sv:17]
INFO: [VRFC 10-2458] undeclared symbol y2, assumed default net type wire [D:/8x1M/8x1M.srcs/sources_1/new/8x1mux.sv:18]
INFO: [VRFC 10-311] analyzing module mux8x1
INFO: [VRFC 10-2458] undeclared symbol y1, assumed default net type wire [D:/8x1M/8x1M.srcs/sources_1/new/8x1mux.sv:30]
INFO: [VRFC 10-2458] undeclared symbol y2, assumed default net type wire [D:/8x1M/8x1M.srcs/sources_1/new/8x1mux.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/8x1M/8x1M.srcs/sim_1/new/8x1mux_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mux
