/* Generated by Yosys 0.7 (git sha1 61f6811, gcc 4.8.4-2ubuntu1~14.04.3 -O2 -fstack-protector -fPIC -Os) */

module adder12(a, b, sum);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  input [11:0] a;
  input [11:0] b;
  output [11:0] sum;
  XOR2_X1 _055_ (
    .A(a[0]),
    .B(b[0]),
    .Z(sum[0])
  );
  NAND2_X1 _056_ (
    .A1(a[0]),
    .A2(b[0]),
    .ZN(_003_)
  );
  NAND2_X1 _057_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_004_)
  );
  INV_X1 _058_ (
    .A(_004_),
    .ZN(_005_)
  );
  NOR2_X1 _059_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_006_)
  );
  NOR2_X1 _060_ (
    .A1(_005_),
    .A2(_006_),
    .ZN(_007_)
  );
  XOR2_X1 _061_ (
    .A(_007_),
    .B(_003_),
    .Z(_008_)
  );
  INV_X1 _062_ (
    .A(_008_),
    .ZN(sum[1])
  );
  OAI21_X1 _063_ (
    .A(_004_),
    .B1(_006_),
    .B2(_003_),
    .ZN(_009_)
  );
  NAND2_X1 _064_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_010_)
  );
  OR2_X1 _065_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_011_)
  );
  NAND2_X1 _066_ (
    .A1(_011_),
    .A2(_010_),
    .ZN(_012_)
  );
  XNOR2_X1 _067_ (
    .A(_012_),
    .B(_009_),
    .ZN(sum[2])
  );
  INV_X1 _068_ (
    .A(_010_),
    .ZN(_013_)
  );
  AOI21_X1 _069_ (
    .A(_013_),
    .B1(_009_),
    .B2(_011_),
    .ZN(_014_)
  );
  NAND2_X1 _070_ (
    .A1(a[3]),
    .A2(b[3]),
    .ZN(_015_)
  );
  NOR2_X1 _071_ (
    .A1(a[3]),
    .A2(b[3]),
    .ZN(_016_)
  );
  INV_X1 _072_ (
    .A(_016_),
    .ZN(_017_)
  );
  NAND2_X1 _073_ (
    .A1(_017_),
    .A2(_015_),
    .ZN(_018_)
  );
  XOR2_X1 _074_ (
    .A(_014_),
    .B(_018_),
    .Z(sum[3])
  );
  OAI21_X1 _075_ (
    .A(_015_),
    .B1(_014_),
    .B2(_016_),
    .ZN(_019_)
  );
  NAND2_X1 _076_ (
    .A1(a[4]),
    .A2(b[4]),
    .ZN(_020_)
  );
  OR2_X1 _077_ (
    .A1(a[4]),
    .A2(b[4]),
    .ZN(_021_)
  );
  NAND2_X1 _078_ (
    .A1(_021_),
    .A2(_020_),
    .ZN(_022_)
  );
  XNOR2_X1 _079_ (
    .A(_019_),
    .B(_022_),
    .ZN(sum[4])
  );
  INV_X1 _080_ (
    .A(_020_),
    .ZN(_023_)
  );
  AOI21_X1 _081_ (
    .A(_023_),
    .B1(_019_),
    .B2(_021_),
    .ZN(_024_)
  );
  NAND2_X1 _082_ (
    .A1(a[5]),
    .A2(b[5]),
    .ZN(_025_)
  );
  INV_X1 _083_ (
    .A(_025_),
    .ZN(_026_)
  );
  NOR2_X1 _084_ (
    .A1(a[5]),
    .A2(b[5]),
    .ZN(_027_)
  );
  NOR2_X1 _085_ (
    .A1(_026_),
    .A2(_027_),
    .ZN(_028_)
  );
  XNOR2_X1 _086_ (
    .A(_024_),
    .B(_028_),
    .ZN(sum[5])
  );
  OAI21_X1 _087_ (
    .A(_025_),
    .B1(_024_),
    .B2(_027_),
    .ZN(_029_)
  );
  XOR2_X1 _088_ (
    .A(a[6]),
    .B(b[6]),
    .Z(_030_)
  );
  XOR2_X1 _089_ (
    .A(_029_),
    .B(_030_),
    .Z(sum[6])
  );
  NAND2_X1 _090_ (
    .A1(a[6]),
    .A2(b[6]),
    .ZN(_031_)
  );
  NAND2_X1 _091_ (
    .A1(_029_),
    .A2(_030_),
    .ZN(_032_)
  );
  NAND2_X1 _092_ (
    .A1(_032_),
    .A2(_031_),
    .ZN(_033_)
  );
  NAND2_X1 _093_ (
    .A1(a[7]),
    .A2(b[7]),
    .ZN(_034_)
  );
  OR2_X1 _094_ (
    .A1(a[7]),
    .A2(b[7]),
    .ZN(_035_)
  );
  NAND2_X1 _095_ (
    .A1(_035_),
    .A2(_034_),
    .ZN(_036_)
  );
  XNOR2_X1 _096_ (
    .A(_033_),
    .B(_036_),
    .ZN(sum[7])
  );
  XOR2_X1 _097_ (
    .A(a[8]),
    .B(b[8]),
    .Z(_037_)
  );
  NAND3_X1 _098_ (
    .A1(_032_),
    .A2(_031_),
    .A3(_034_),
    .ZN(_038_)
  );
  NAND2_X1 _099_ (
    .A1(_038_),
    .A2(_035_),
    .ZN(_039_)
  );
  XNOR2_X1 _100_ (
    .A(_039_),
    .B(_037_),
    .ZN(sum[8])
  );
  NAND2_X1 _101_ (
    .A1(a[8]),
    .A2(b[8]),
    .ZN(_040_)
  );
  NAND3_X1 _102_ (
    .A1(_038_),
    .A2(_035_),
    .A3(_037_),
    .ZN(_041_)
  );
  NAND2_X1 _103_ (
    .A1(_041_),
    .A2(_040_),
    .ZN(_042_)
  );
  NAND2_X1 _104_ (
    .A1(a[9]),
    .A2(b[9]),
    .ZN(_043_)
  );
  INV_X1 _105_ (
    .A(_043_),
    .ZN(_044_)
  );
  NOR2_X1 _106_ (
    .A1(a[9]),
    .A2(b[9]),
    .ZN(_045_)
  );
  NOR2_X1 _107_ (
    .A1(_044_),
    .A2(_045_),
    .ZN(_046_)
  );
  INV_X1 _108_ (
    .A(_046_),
    .ZN(_047_)
  );
  XNOR2_X1 _109_ (
    .A(_042_),
    .B(_047_),
    .ZN(sum[9])
  );
  AOI21_X1 _110_ (
    .A(_047_),
    .B1(_041_),
    .B2(_040_),
    .ZN(_048_)
  );
  XOR2_X1 _111_ (
    .A(a[10]),
    .B(b[10]),
    .Z(_049_)
  );
  OAI21_X1 _112_ (
    .A(_049_),
    .B1(_048_),
    .B2(_044_),
    .ZN(_050_)
  );
  OR3_X1 _113_ (
    .A1(_048_),
    .A2(_044_),
    .A3(_049_),
    .ZN(_051_)
  );
  AND2_X4 _114_ (
    .A1(_051_),
    .A2(_050_),
    .ZN(sum[10])
  );
  NAND2_X1 _115_ (
    .A1(a[10]),
    .A2(b[10]),
    .ZN(_052_)
  );
  XNOR2_X1 _116_ (
    .A(a[11]),
    .B(b[11]),
    .ZN(_053_)
  );
  INV_X1 _117_ (
    .A(_053_),
    .ZN(_054_)
  );
  NAND3_X1 _118_ (
    .A1(_050_),
    .A2(_052_),
    .A3(_054_),
    .ZN(_000_)
  );
  NAND2_X1 _119_ (
    .A1(_050_),
    .A2(_052_),
    .ZN(_001_)
  );
  NAND2_X1 _120_ (
    .A1(_001_),
    .A2(_053_),
    .ZN(_002_)
  );
  NAND2_X1 _121_ (
    .A1(_002_),
    .A2(_000_),
    .ZN(sum[11])
  );
endmodule

module adder16(a, b, sum);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  input [15:0] a;
  input [15:0] b;
  output [15:0] sum;
  NAND2_X1 _075_ (
    .A1(a[0]),
    .A2(b[0]),
    .ZN(_032_)
  );
  NAND2_X1 _076_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_033_)
  );
  INV_X1 _077_ (
    .A(_033_),
    .ZN(_034_)
  );
  NOR2_X1 _078_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_035_)
  );
  NOR2_X1 _079_ (
    .A1(_034_),
    .A2(_035_),
    .ZN(_036_)
  );
  XOR2_X1 _080_ (
    .A(_036_),
    .B(_032_),
    .Z(_037_)
  );
  INV_X1 _081_ (
    .A(_037_),
    .ZN(sum[1])
  );
  OAI21_X1 _082_ (
    .A(_033_),
    .B1(_035_),
    .B2(_032_),
    .ZN(_038_)
  );
  NAND2_X1 _083_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_039_)
  );
  OR2_X1 _084_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_040_)
  );
  NAND2_X1 _085_ (
    .A1(_040_),
    .A2(_039_),
    .ZN(_041_)
  );
  XNOR2_X1 _086_ (
    .A(_041_),
    .B(_038_),
    .ZN(sum[2])
  );
  INV_X1 _087_ (
    .A(_039_),
    .ZN(_042_)
  );
  AOI21_X1 _088_ (
    .A(_042_),
    .B1(_038_),
    .B2(_040_),
    .ZN(_043_)
  );
  NAND2_X1 _089_ (
    .A1(a[3]),
    .A2(b[3]),
    .ZN(_044_)
  );
  NOR2_X1 _090_ (
    .A1(a[3]),
    .A2(b[3]),
    .ZN(_045_)
  );
  INV_X1 _091_ (
    .A(_045_),
    .ZN(_046_)
  );
  NAND2_X1 _092_ (
    .A1(_046_),
    .A2(_044_),
    .ZN(_047_)
  );
  XOR2_X1 _093_ (
    .A(_043_),
    .B(_047_),
    .Z(sum[3])
  );
  OAI21_X1 _094_ (
    .A(_044_),
    .B1(_043_),
    .B2(_045_),
    .ZN(_048_)
  );
  NAND2_X1 _095_ (
    .A1(a[4]),
    .A2(b[4]),
    .ZN(_049_)
  );
  OR2_X1 _096_ (
    .A1(a[4]),
    .A2(b[4]),
    .ZN(_050_)
  );
  NAND2_X1 _097_ (
    .A1(_050_),
    .A2(_049_),
    .ZN(_051_)
  );
  XNOR2_X1 _098_ (
    .A(_048_),
    .B(_051_),
    .ZN(sum[4])
  );
  INV_X1 _099_ (
    .A(_049_),
    .ZN(_052_)
  );
  AOI21_X1 _100_ (
    .A(_052_),
    .B1(_048_),
    .B2(_050_),
    .ZN(_053_)
  );
  NAND2_X1 _101_ (
    .A1(a[5]),
    .A2(b[5]),
    .ZN(_054_)
  );
  INV_X1 _102_ (
    .A(_054_),
    .ZN(_055_)
  );
  NOR2_X1 _103_ (
    .A1(a[5]),
    .A2(b[5]),
    .ZN(_056_)
  );
  NOR2_X1 _104_ (
    .A1(_055_),
    .A2(_056_),
    .ZN(_057_)
  );
  XNOR2_X1 _105_ (
    .A(_053_),
    .B(_057_),
    .ZN(sum[5])
  );
  OAI21_X1 _106_ (
    .A(_054_),
    .B1(_053_),
    .B2(_056_),
    .ZN(_058_)
  );
  XOR2_X1 _107_ (
    .A(a[6]),
    .B(b[6]),
    .Z(_059_)
  );
  XOR2_X1 _108_ (
    .A(_058_),
    .B(_059_),
    .Z(sum[6])
  );
  NAND2_X1 _109_ (
    .A1(a[6]),
    .A2(b[6]),
    .ZN(_060_)
  );
  NAND2_X1 _110_ (
    .A1(_058_),
    .A2(_059_),
    .ZN(_061_)
  );
  NAND2_X1 _111_ (
    .A1(_061_),
    .A2(_060_),
    .ZN(_062_)
  );
  NAND2_X1 _112_ (
    .A1(a[7]),
    .A2(b[7]),
    .ZN(_063_)
  );
  OR2_X1 _113_ (
    .A1(a[7]),
    .A2(b[7]),
    .ZN(_064_)
  );
  NAND2_X1 _114_ (
    .A1(_064_),
    .A2(_063_),
    .ZN(_065_)
  );
  XNOR2_X1 _115_ (
    .A(_062_),
    .B(_065_),
    .ZN(sum[7])
  );
  XOR2_X1 _116_ (
    .A(a[8]),
    .B(b[8]),
    .Z(_066_)
  );
  NAND3_X1 _117_ (
    .A1(_061_),
    .A2(_060_),
    .A3(_063_),
    .ZN(_067_)
  );
  NAND2_X1 _118_ (
    .A1(_067_),
    .A2(_064_),
    .ZN(_068_)
  );
  XNOR2_X1 _119_ (
    .A(_068_),
    .B(_066_),
    .ZN(sum[8])
  );
  NAND2_X1 _120_ (
    .A1(a[8]),
    .A2(b[8]),
    .ZN(_069_)
  );
  NAND3_X1 _121_ (
    .A1(_067_),
    .A2(_064_),
    .A3(_066_),
    .ZN(_070_)
  );
  NAND2_X1 _122_ (
    .A1(_070_),
    .A2(_069_),
    .ZN(_071_)
  );
  NAND2_X1 _123_ (
    .A1(a[9]),
    .A2(b[9]),
    .ZN(_072_)
  );
  OR2_X1 _124_ (
    .A1(a[9]),
    .A2(b[9]),
    .ZN(_073_)
  );
  NAND2_X1 _125_ (
    .A1(_073_),
    .A2(_072_),
    .ZN(_074_)
  );
  XNOR2_X1 _126_ (
    .A(_071_),
    .B(_074_),
    .ZN(sum[9])
  );
  XOR2_X1 _127_ (
    .A(a[10]),
    .B(b[10]),
    .Z(_000_)
  );
  NAND3_X1 _128_ (
    .A1(_070_),
    .A2(_069_),
    .A3(_072_),
    .ZN(_001_)
  );
  NAND3_X1 _129_ (
    .A1(_001_),
    .A2(_073_),
    .A3(_000_),
    .ZN(_002_)
  );
  INV_X1 _130_ (
    .A(_002_),
    .ZN(_003_)
  );
  AOI21_X1 _131_ (
    .A(_000_),
    .B1(_001_),
    .B2(_073_),
    .ZN(_004_)
  );
  NOR2_X1 _132_ (
    .A1(_003_),
    .A2(_004_),
    .ZN(sum[10])
  );
  NAND2_X1 _133_ (
    .A1(a[10]),
    .A2(b[10]),
    .ZN(_005_)
  );
  NAND2_X1 _134_ (
    .A1(_002_),
    .A2(_005_),
    .ZN(_006_)
  );
  NAND2_X1 _135_ (
    .A1(a[11]),
    .A2(b[11]),
    .ZN(_007_)
  );
  OR2_X1 _136_ (
    .A1(a[11]),
    .A2(b[11]),
    .ZN(_008_)
  );
  NAND2_X1 _137_ (
    .A1(_008_),
    .A2(_007_),
    .ZN(_009_)
  );
  XNOR2_X1 _138_ (
    .A(_006_),
    .B(_009_),
    .ZN(sum[11])
  );
  XOR2_X1 _139_ (
    .A(a[12]),
    .B(b[12]),
    .Z(_010_)
  );
  NAND3_X1 _140_ (
    .A1(_002_),
    .A2(_005_),
    .A3(_007_),
    .ZN(_011_)
  );
  NAND3_X1 _141_ (
    .A1(_011_),
    .A2(_008_),
    .A3(_010_),
    .ZN(_012_)
  );
  INV_X1 _142_ (
    .A(_012_),
    .ZN(_013_)
  );
  AOI21_X1 _143_ (
    .A(_010_),
    .B1(_011_),
    .B2(_008_),
    .ZN(_014_)
  );
  NOR2_X1 _144_ (
    .A1(_013_),
    .A2(_014_),
    .ZN(sum[12])
  );
  NAND2_X1 _145_ (
    .A1(a[12]),
    .A2(b[12]),
    .ZN(_015_)
  );
  NAND2_X1 _146_ (
    .A1(_012_),
    .A2(_015_),
    .ZN(_016_)
  );
  NAND2_X1 _147_ (
    .A1(a[13]),
    .A2(b[13]),
    .ZN(_017_)
  );
  INV_X1 _148_ (
    .A(_017_),
    .ZN(_018_)
  );
  NOR2_X1 _149_ (
    .A1(a[13]),
    .A2(b[13]),
    .ZN(_019_)
  );
  NOR2_X1 _150_ (
    .A1(_018_),
    .A2(_019_),
    .ZN(_020_)
  );
  INV_X1 _151_ (
    .A(_020_),
    .ZN(_021_)
  );
  XNOR2_X1 _152_ (
    .A(_016_),
    .B(_021_),
    .ZN(sum[13])
  );
  AOI21_X1 _153_ (
    .A(_021_),
    .B1(_012_),
    .B2(_015_),
    .ZN(_022_)
  );
  XOR2_X1 _154_ (
    .A(a[14]),
    .B(b[14]),
    .Z(_023_)
  );
  OAI21_X1 _155_ (
    .A(_023_),
    .B1(_022_),
    .B2(_018_),
    .ZN(_024_)
  );
  OR3_X1 _156_ (
    .A1(_022_),
    .A2(_018_),
    .A3(_023_),
    .ZN(_025_)
  );
  AND2_X4 _157_ (
    .A1(_025_),
    .A2(_024_),
    .ZN(sum[14])
  );
  NAND2_X1 _158_ (
    .A1(a[14]),
    .A2(b[14]),
    .ZN(_026_)
  );
  XNOR2_X1 _159_ (
    .A(a[15]),
    .B(b[15]),
    .ZN(_027_)
  );
  INV_X1 _160_ (
    .A(_027_),
    .ZN(_028_)
  );
  NAND3_X1 _161_ (
    .A1(_024_),
    .A2(_026_),
    .A3(_028_),
    .ZN(_029_)
  );
  NAND2_X1 _162_ (
    .A1(_024_),
    .A2(_026_),
    .ZN(_030_)
  );
  NAND2_X1 _163_ (
    .A1(_030_),
    .A2(_027_),
    .ZN(_031_)
  );
  NAND2_X1 _164_ (
    .A1(_031_),
    .A2(_029_),
    .ZN(sum[15])
  );
  XOR2_X1 _165_ (
    .A(a[0]),
    .B(b[0]),
    .Z(sum[0])
  );
endmodule

module adder24(a, b, sum);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  input [23:0] a;
  input [23:0] b;
  output [23:0] sum;
  NAND2_X1 _117_ (
    .A1(a[0]),
    .A2(b[0]),
    .ZN(_094_)
  );
  NAND2_X1 _118_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_095_)
  );
  INV_X1 _119_ (
    .A(_095_),
    .ZN(_096_)
  );
  NOR2_X1 _120_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_097_)
  );
  NOR2_X1 _121_ (
    .A1(_096_),
    .A2(_097_),
    .ZN(_098_)
  );
  XOR2_X1 _122_ (
    .A(_098_),
    .B(_094_),
    .Z(_099_)
  );
  INV_X1 _123_ (
    .A(_099_),
    .ZN(sum[1])
  );
  OAI21_X1 _124_ (
    .A(_095_),
    .B1(_097_),
    .B2(_094_),
    .ZN(_100_)
  );
  NAND2_X1 _125_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_101_)
  );
  OR2_X1 _126_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_102_)
  );
  NAND2_X1 _127_ (
    .A1(_102_),
    .A2(_101_),
    .ZN(_103_)
  );
  XNOR2_X1 _128_ (
    .A(_103_),
    .B(_100_),
    .ZN(sum[2])
  );
  INV_X1 _129_ (
    .A(_101_),
    .ZN(_104_)
  );
  AOI21_X1 _130_ (
    .A(_104_),
    .B1(_100_),
    .B2(_102_),
    .ZN(_105_)
  );
  NAND2_X1 _131_ (
    .A1(a[3]),
    .A2(b[3]),
    .ZN(_106_)
  );
  NOR2_X1 _132_ (
    .A1(a[3]),
    .A2(b[3]),
    .ZN(_107_)
  );
  INV_X1 _133_ (
    .A(_107_),
    .ZN(_108_)
  );
  NAND2_X1 _134_ (
    .A1(_108_),
    .A2(_106_),
    .ZN(_109_)
  );
  XOR2_X1 _135_ (
    .A(_105_),
    .B(_109_),
    .Z(sum[3])
  );
  OAI21_X1 _136_ (
    .A(_106_),
    .B1(_105_),
    .B2(_107_),
    .ZN(_110_)
  );
  NAND2_X1 _137_ (
    .A1(a[4]),
    .A2(b[4]),
    .ZN(_111_)
  );
  OR2_X1 _138_ (
    .A1(a[4]),
    .A2(b[4]),
    .ZN(_112_)
  );
  NAND2_X1 _139_ (
    .A1(_112_),
    .A2(_111_),
    .ZN(_113_)
  );
  XNOR2_X1 _140_ (
    .A(_110_),
    .B(_113_),
    .ZN(sum[4])
  );
  INV_X1 _141_ (
    .A(_111_),
    .ZN(_114_)
  );
  AOI21_X1 _142_ (
    .A(_114_),
    .B1(_110_),
    .B2(_112_),
    .ZN(_115_)
  );
  NAND2_X1 _143_ (
    .A1(a[5]),
    .A2(b[5]),
    .ZN(_116_)
  );
  INV_X1 _144_ (
    .A(_116_),
    .ZN(_000_)
  );
  NOR2_X1 _145_ (
    .A1(a[5]),
    .A2(b[5]),
    .ZN(_001_)
  );
  NOR2_X1 _146_ (
    .A1(_000_),
    .A2(_001_),
    .ZN(_002_)
  );
  XNOR2_X1 _147_ (
    .A(_115_),
    .B(_002_),
    .ZN(sum[5])
  );
  OAI21_X1 _148_ (
    .A(_116_),
    .B1(_115_),
    .B2(_001_),
    .ZN(_003_)
  );
  XOR2_X1 _149_ (
    .A(a[6]),
    .B(b[6]),
    .Z(_004_)
  );
  XOR2_X1 _150_ (
    .A(_003_),
    .B(_004_),
    .Z(sum[6])
  );
  NAND2_X1 _151_ (
    .A1(a[6]),
    .A2(b[6]),
    .ZN(_005_)
  );
  NAND2_X1 _152_ (
    .A1(_003_),
    .A2(_004_),
    .ZN(_006_)
  );
  NAND2_X1 _153_ (
    .A1(_006_),
    .A2(_005_),
    .ZN(_007_)
  );
  NAND2_X1 _154_ (
    .A1(a[7]),
    .A2(b[7]),
    .ZN(_008_)
  );
  OR2_X1 _155_ (
    .A1(a[7]),
    .A2(b[7]),
    .ZN(_009_)
  );
  NAND2_X1 _156_ (
    .A1(_009_),
    .A2(_008_),
    .ZN(_010_)
  );
  XNOR2_X1 _157_ (
    .A(_007_),
    .B(_010_),
    .ZN(sum[7])
  );
  XOR2_X1 _158_ (
    .A(a[8]),
    .B(b[8]),
    .Z(_011_)
  );
  NAND3_X1 _159_ (
    .A1(_006_),
    .A2(_005_),
    .A3(_008_),
    .ZN(_012_)
  );
  NAND2_X1 _160_ (
    .A1(_012_),
    .A2(_009_),
    .ZN(_013_)
  );
  XNOR2_X1 _161_ (
    .A(_013_),
    .B(_011_),
    .ZN(sum[8])
  );
  NAND2_X1 _162_ (
    .A1(a[8]),
    .A2(b[8]),
    .ZN(_014_)
  );
  NAND3_X1 _163_ (
    .A1(_012_),
    .A2(_009_),
    .A3(_011_),
    .ZN(_015_)
  );
  NAND2_X1 _164_ (
    .A1(_015_),
    .A2(_014_),
    .ZN(_016_)
  );
  NAND2_X1 _165_ (
    .A1(a[9]),
    .A2(b[9]),
    .ZN(_017_)
  );
  OR2_X1 _166_ (
    .A1(a[9]),
    .A2(b[9]),
    .ZN(_018_)
  );
  NAND2_X1 _167_ (
    .A1(_018_),
    .A2(_017_),
    .ZN(_019_)
  );
  XNOR2_X1 _168_ (
    .A(_016_),
    .B(_019_),
    .ZN(sum[9])
  );
  XOR2_X1 _169_ (
    .A(a[10]),
    .B(b[10]),
    .Z(_020_)
  );
  NAND3_X1 _170_ (
    .A1(_015_),
    .A2(_014_),
    .A3(_017_),
    .ZN(_021_)
  );
  NAND3_X1 _171_ (
    .A1(_021_),
    .A2(_018_),
    .A3(_020_),
    .ZN(_022_)
  );
  INV_X1 _172_ (
    .A(_022_),
    .ZN(_023_)
  );
  AOI21_X1 _173_ (
    .A(_020_),
    .B1(_021_),
    .B2(_018_),
    .ZN(_024_)
  );
  NOR2_X1 _174_ (
    .A1(_023_),
    .A2(_024_),
    .ZN(sum[10])
  );
  NAND2_X1 _175_ (
    .A1(a[10]),
    .A2(b[10]),
    .ZN(_025_)
  );
  NAND2_X1 _176_ (
    .A1(_022_),
    .A2(_025_),
    .ZN(_026_)
  );
  NAND2_X1 _177_ (
    .A1(a[11]),
    .A2(b[11]),
    .ZN(_027_)
  );
  OR2_X1 _178_ (
    .A1(a[11]),
    .A2(b[11]),
    .ZN(_028_)
  );
  NAND2_X1 _179_ (
    .A1(_028_),
    .A2(_027_),
    .ZN(_029_)
  );
  XNOR2_X1 _180_ (
    .A(_026_),
    .B(_029_),
    .ZN(sum[11])
  );
  XOR2_X1 _181_ (
    .A(a[12]),
    .B(b[12]),
    .Z(_030_)
  );
  NAND3_X1 _182_ (
    .A1(_022_),
    .A2(_025_),
    .A3(_027_),
    .ZN(_031_)
  );
  NAND3_X1 _183_ (
    .A1(_031_),
    .A2(_028_),
    .A3(_030_),
    .ZN(_032_)
  );
  INV_X1 _184_ (
    .A(_032_),
    .ZN(_033_)
  );
  AOI21_X1 _185_ (
    .A(_030_),
    .B1(_031_),
    .B2(_028_),
    .ZN(_034_)
  );
  NOR2_X1 _186_ (
    .A1(_033_),
    .A2(_034_),
    .ZN(sum[12])
  );
  NAND2_X1 _187_ (
    .A1(a[12]),
    .A2(b[12]),
    .ZN(_035_)
  );
  NAND2_X1 _188_ (
    .A1(_032_),
    .A2(_035_),
    .ZN(_036_)
  );
  NAND2_X1 _189_ (
    .A1(a[13]),
    .A2(b[13]),
    .ZN(_037_)
  );
  OR2_X1 _190_ (
    .A1(a[13]),
    .A2(b[13]),
    .ZN(_038_)
  );
  NAND2_X1 _191_ (
    .A1(_038_),
    .A2(_037_),
    .ZN(_039_)
  );
  XNOR2_X1 _192_ (
    .A(_036_),
    .B(_039_),
    .ZN(sum[13])
  );
  XOR2_X1 _193_ (
    .A(a[14]),
    .B(b[14]),
    .Z(_040_)
  );
  NAND3_X1 _194_ (
    .A1(_032_),
    .A2(_035_),
    .A3(_037_),
    .ZN(_041_)
  );
  NAND3_X1 _195_ (
    .A1(_041_),
    .A2(_038_),
    .A3(_040_),
    .ZN(_042_)
  );
  INV_X1 _196_ (
    .A(_042_),
    .ZN(_043_)
  );
  AOI21_X1 _197_ (
    .A(_040_),
    .B1(_041_),
    .B2(_038_),
    .ZN(_044_)
  );
  NOR2_X1 _198_ (
    .A1(_043_),
    .A2(_044_),
    .ZN(sum[14])
  );
  NAND2_X1 _199_ (
    .A1(a[14]),
    .A2(b[14]),
    .ZN(_045_)
  );
  NAND2_X1 _200_ (
    .A1(_042_),
    .A2(_045_),
    .ZN(_046_)
  );
  NAND2_X1 _201_ (
    .A1(a[15]),
    .A2(b[15]),
    .ZN(_047_)
  );
  OR2_X1 _202_ (
    .A1(a[15]),
    .A2(b[15]),
    .ZN(_048_)
  );
  NAND2_X1 _203_ (
    .A1(_048_),
    .A2(_047_),
    .ZN(_049_)
  );
  XNOR2_X1 _204_ (
    .A(_046_),
    .B(_049_),
    .ZN(sum[15])
  );
  XOR2_X1 _205_ (
    .A(a[16]),
    .B(b[16]),
    .Z(_050_)
  );
  NAND3_X1 _206_ (
    .A1(_042_),
    .A2(_045_),
    .A3(_047_),
    .ZN(_051_)
  );
  NAND3_X1 _207_ (
    .A1(_051_),
    .A2(_048_),
    .A3(_050_),
    .ZN(_052_)
  );
  INV_X1 _208_ (
    .A(_052_),
    .ZN(_053_)
  );
  AOI21_X1 _209_ (
    .A(_050_),
    .B1(_051_),
    .B2(_048_),
    .ZN(_054_)
  );
  NOR2_X1 _210_ (
    .A1(_053_),
    .A2(_054_),
    .ZN(sum[16])
  );
  NAND2_X1 _211_ (
    .A1(a[16]),
    .A2(b[16]),
    .ZN(_055_)
  );
  NAND2_X1 _212_ (
    .A1(a[17]),
    .A2(b[17]),
    .ZN(_056_)
  );
  INV_X1 _213_ (
    .A(_056_),
    .ZN(_057_)
  );
  NOR2_X1 _214_ (
    .A1(a[17]),
    .A2(b[17]),
    .ZN(_058_)
  );
  NOR2_X1 _215_ (
    .A1(_057_),
    .A2(_058_),
    .ZN(_059_)
  );
  INV_X1 _216_ (
    .A(_059_),
    .ZN(_060_)
  );
  AOI21_X1 _217_ (
    .A(_060_),
    .B1(_052_),
    .B2(_055_),
    .ZN(_061_)
  );
  NAND3_X1 _218_ (
    .A1(_052_),
    .A2(_055_),
    .A3(_060_),
    .ZN(_062_)
  );
  INV_X1 _219_ (
    .A(_062_),
    .ZN(_063_)
  );
  NOR2_X1 _220_ (
    .A1(_063_),
    .A2(_061_),
    .ZN(sum[17])
  );
  XOR2_X1 _221_ (
    .A(a[18]),
    .B(b[18]),
    .Z(_064_)
  );
  OAI21_X1 _222_ (
    .A(_064_),
    .B1(_061_),
    .B2(_057_),
    .ZN(_065_)
  );
  OR3_X1 _223_ (
    .A1(_061_),
    .A2(_057_),
    .A3(_064_),
    .ZN(_066_)
  );
  AND2_X4 _224_ (
    .A1(_066_),
    .A2(_065_),
    .ZN(sum[18])
  );
  NAND2_X1 _225_ (
    .A1(a[18]),
    .A2(b[18]),
    .ZN(_067_)
  );
  NAND2_X1 _226_ (
    .A1(_065_),
    .A2(_067_),
    .ZN(_068_)
  );
  NAND2_X1 _227_ (
    .A1(a[19]),
    .A2(b[19]),
    .ZN(_069_)
  );
  OR2_X1 _228_ (
    .A1(a[19]),
    .A2(b[19]),
    .ZN(_070_)
  );
  NAND2_X1 _229_ (
    .A1(_070_),
    .A2(_069_),
    .ZN(_071_)
  );
  XNOR2_X1 _230_ (
    .A(_068_),
    .B(_071_),
    .ZN(sum[19])
  );
  XOR2_X1 _231_ (
    .A(a[20]),
    .B(b[20]),
    .Z(_072_)
  );
  NAND3_X1 _232_ (
    .A1(_065_),
    .A2(_067_),
    .A3(_069_),
    .ZN(_073_)
  );
  NAND3_X1 _233_ (
    .A1(_073_),
    .A2(_070_),
    .A3(_072_),
    .ZN(_074_)
  );
  INV_X1 _234_ (
    .A(_074_),
    .ZN(_075_)
  );
  AOI21_X1 _235_ (
    .A(_072_),
    .B1(_073_),
    .B2(_070_),
    .ZN(_076_)
  );
  NOR2_X1 _236_ (
    .A1(_075_),
    .A2(_076_),
    .ZN(sum[20])
  );
  NAND2_X1 _237_ (
    .A1(a[20]),
    .A2(b[20]),
    .ZN(_077_)
  );
  NAND2_X1 _238_ (
    .A1(_074_),
    .A2(_077_),
    .ZN(_078_)
  );
  NAND2_X1 _239_ (
    .A1(a[21]),
    .A2(b[21]),
    .ZN(_079_)
  );
  INV_X1 _240_ (
    .A(_079_),
    .ZN(_080_)
  );
  NOR2_X1 _241_ (
    .A1(a[21]),
    .A2(b[21]),
    .ZN(_081_)
  );
  NOR2_X1 _242_ (
    .A1(_080_),
    .A2(_081_),
    .ZN(_082_)
  );
  INV_X1 _243_ (
    .A(_082_),
    .ZN(_083_)
  );
  XNOR2_X1 _244_ (
    .A(_078_),
    .B(_083_),
    .ZN(sum[21])
  );
  AOI21_X1 _245_ (
    .A(_083_),
    .B1(_074_),
    .B2(_077_),
    .ZN(_084_)
  );
  XOR2_X1 _246_ (
    .A(a[22]),
    .B(b[22]),
    .Z(_085_)
  );
  OAI21_X1 _247_ (
    .A(_085_),
    .B1(_084_),
    .B2(_080_),
    .ZN(_086_)
  );
  OR3_X1 _248_ (
    .A1(_084_),
    .A2(_080_),
    .A3(_085_),
    .ZN(_087_)
  );
  AND2_X4 _249_ (
    .A1(_087_),
    .A2(_086_),
    .ZN(sum[22])
  );
  NAND2_X1 _250_ (
    .A1(a[22]),
    .A2(b[22]),
    .ZN(_088_)
  );
  XNOR2_X1 _251_ (
    .A(a[23]),
    .B(b[23]),
    .ZN(_089_)
  );
  INV_X1 _252_ (
    .A(_089_),
    .ZN(_090_)
  );
  NAND3_X1 _253_ (
    .A1(_086_),
    .A2(_088_),
    .A3(_090_),
    .ZN(_091_)
  );
  NAND2_X1 _254_ (
    .A1(_086_),
    .A2(_088_),
    .ZN(_092_)
  );
  NAND2_X1 _255_ (
    .A1(_092_),
    .A2(_089_),
    .ZN(_093_)
  );
  NAND2_X1 _256_ (
    .A1(_093_),
    .A2(_091_),
    .ZN(sum[23])
  );
  XOR2_X1 _257_ (
    .A(a[0]),
    .B(b[0]),
    .Z(sum[0])
  );
endmodule

module adder4(a, b, sum);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  input [3:0] a;
  input [3:0] b;
  output [3:0] sum;
  NAND2_X1 _23_ (
    .A1(a[0]),
    .A2(b[0]),
    .ZN(_00_)
  );
  NAND2_X1 _24_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_01_)
  );
  INV_X1 _25_ (
    .A(_01_),
    .ZN(_02_)
  );
  NOR2_X1 _26_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_03_)
  );
  OR3_X1 _27_ (
    .A1(_02_),
    .A2(_03_),
    .A3(_00_),
    .ZN(_04_)
  );
  OAI21_X1 _28_ (
    .A(_00_),
    .B1(_02_),
    .B2(_03_),
    .ZN(_05_)
  );
  NAND2_X1 _29_ (
    .A1(_04_),
    .A2(_05_),
    .ZN(_06_)
  );
  INV_X1 _30_ (
    .A(_06_),
    .ZN(sum[1])
  );
  OAI21_X1 _31_ (
    .A(_01_),
    .B1(_03_),
    .B2(_00_),
    .ZN(_07_)
  );
  NAND2_X1 _32_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_08_)
  );
  INV_X1 _33_ (
    .A(_08_),
    .ZN(_09_)
  );
  NOR2_X1 _34_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_10_)
  );
  NOR2_X1 _35_ (
    .A1(_09_),
    .A2(_10_),
    .ZN(_11_)
  );
  NAND2_X1 _36_ (
    .A1(_07_),
    .A2(_11_),
    .ZN(_12_)
  );
  INV_X1 _37_ (
    .A(_12_),
    .ZN(_13_)
  );
  NOR2_X1 _38_ (
    .A1(_07_),
    .A2(_11_),
    .ZN(_14_)
  );
  NOR2_X1 _39_ (
    .A1(_13_),
    .A2(_14_),
    .ZN(sum[2])
  );
  INV_X1 _40_ (
    .A(a[3]),
    .ZN(_15_)
  );
  OR2_X1 _41_ (
    .A1(_15_),
    .A2(b[3]),
    .ZN(_16_)
  );
  NAND2_X1 _42_ (
    .A1(_15_),
    .A2(b[3]),
    .ZN(_17_)
  );
  NAND2_X1 _43_ (
    .A1(_16_),
    .A2(_17_),
    .ZN(_18_)
  );
  NAND3_X1 _44_ (
    .A1(_12_),
    .A2(_08_),
    .A3(_18_),
    .ZN(_19_)
  );
  NAND2_X1 _45_ (
    .A1(_12_),
    .A2(_08_),
    .ZN(_20_)
  );
  INV_X1 _46_ (
    .A(_18_),
    .ZN(_21_)
  );
  NAND2_X1 _47_ (
    .A1(_20_),
    .A2(_21_),
    .ZN(_22_)
  );
  NAND2_X1 _48_ (
    .A1(_22_),
    .A2(_19_),
    .ZN(sum[3])
  );
  XOR2_X1 _49_ (
    .A(a[0]),
    .B(b[0]),
    .Z(sum[0])
  );
endmodule

module adder6(a, b, sum);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  input [5:0] a;
  input [5:0] b;
  output [5:0] sum;
  XOR2_X1 _27_ (
    .A(a[0]),
    .B(b[0]),
    .Z(sum[0])
  );
  NAND2_X1 _28_ (
    .A1(a[0]),
    .A2(b[0]),
    .ZN(_00_)
  );
  NAND2_X1 _29_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_01_)
  );
  INV_X1 _30_ (
    .A(_01_),
    .ZN(_02_)
  );
  NOR2_X1 _31_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_03_)
  );
  NOR2_X1 _32_ (
    .A1(_02_),
    .A2(_03_),
    .ZN(_04_)
  );
  XOR2_X1 _33_ (
    .A(_04_),
    .B(_00_),
    .Z(_05_)
  );
  INV_X1 _34_ (
    .A(_05_),
    .ZN(sum[1])
  );
  OAI21_X1 _35_ (
    .A(_01_),
    .B1(_03_),
    .B2(_00_),
    .ZN(_06_)
  );
  NAND2_X1 _36_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_07_)
  );
  OR2_X1 _37_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_08_)
  );
  NAND2_X1 _38_ (
    .A1(_08_),
    .A2(_07_),
    .ZN(_09_)
  );
  XNOR2_X1 _39_ (
    .A(_09_),
    .B(_06_),
    .ZN(sum[2])
  );
  INV_X1 _40_ (
    .A(_07_),
    .ZN(_10_)
  );
  AOI21_X1 _41_ (
    .A(_10_),
    .B1(_06_),
    .B2(_08_),
    .ZN(_11_)
  );
  NAND2_X1 _42_ (
    .A1(a[3]),
    .A2(b[3]),
    .ZN(_12_)
  );
  NOR2_X1 _43_ (
    .A1(a[3]),
    .A2(b[3]),
    .ZN(_13_)
  );
  INV_X1 _44_ (
    .A(_13_),
    .ZN(_14_)
  );
  NAND2_X1 _45_ (
    .A1(_14_),
    .A2(_12_),
    .ZN(_15_)
  );
  XOR2_X1 _46_ (
    .A(_11_),
    .B(_15_),
    .Z(sum[3])
  );
  OAI21_X1 _47_ (
    .A(_12_),
    .B1(_11_),
    .B2(_13_),
    .ZN(_16_)
  );
  NAND2_X1 _48_ (
    .A1(a[4]),
    .A2(b[4]),
    .ZN(_17_)
  );
  OR2_X1 _49_ (
    .A1(a[4]),
    .A2(b[4]),
    .ZN(_18_)
  );
  NAND2_X1 _50_ (
    .A1(_18_),
    .A2(_17_),
    .ZN(_19_)
  );
  XNOR2_X1 _51_ (
    .A(_16_),
    .B(_19_),
    .ZN(sum[4])
  );
  INV_X1 _52_ (
    .A(_17_),
    .ZN(_20_)
  );
  XNOR2_X1 _53_ (
    .A(a[5]),
    .B(b[5]),
    .ZN(_21_)
  );
  INV_X1 _54_ (
    .A(_21_),
    .ZN(_22_)
  );
  AOI211_X1 _55_ (
    .A(_20_),
    .B(_22_),
    .C1(_16_),
    .C2(_18_),
    .ZN(_23_)
  );
  INV_X1 _56_ (
    .A(_19_),
    .ZN(_24_)
  );
  NAND2_X1 _57_ (
    .A1(_16_),
    .A2(_24_),
    .ZN(_25_)
  );
  AOI21_X1 _58_ (
    .A(_21_),
    .B1(_25_),
    .B2(_17_),
    .ZN(_26_)
  );
  NOR2_X1 _59_ (
    .A1(_26_),
    .A2(_23_),
    .ZN(sum[5])
  );
endmodule

module adder8(a, b, sum);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  input [7:0] a;
  input [7:0] b;
  output [7:0] sum;
  NAND2_X1 _37_ (
    .A1(a[0]),
    .A2(b[0]),
    .ZN(_00_)
  );
  NAND2_X1 _38_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_01_)
  );
  INV_X1 _39_ (
    .A(_01_),
    .ZN(_02_)
  );
  NOR2_X1 _40_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_03_)
  );
  NOR2_X1 _41_ (
    .A1(_02_),
    .A2(_03_),
    .ZN(_04_)
  );
  XOR2_X1 _42_ (
    .A(_04_),
    .B(_00_),
    .Z(_05_)
  );
  INV_X1 _43_ (
    .A(_05_),
    .ZN(sum[1])
  );
  OAI21_X1 _44_ (
    .A(_01_),
    .B1(_03_),
    .B2(_00_),
    .ZN(_06_)
  );
  NAND2_X1 _45_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_07_)
  );
  OR2_X1 _46_ (
    .A1(a[2]),
    .A2(b[2]),
    .ZN(_08_)
  );
  NAND2_X1 _47_ (
    .A1(_08_),
    .A2(_07_),
    .ZN(_09_)
  );
  XNOR2_X1 _48_ (
    .A(_09_),
    .B(_06_),
    .ZN(sum[2])
  );
  INV_X1 _49_ (
    .A(_07_),
    .ZN(_10_)
  );
  AOI21_X1 _50_ (
    .A(_10_),
    .B1(_06_),
    .B2(_08_),
    .ZN(_11_)
  );
  NAND2_X1 _51_ (
    .A1(a[3]),
    .A2(b[3]),
    .ZN(_12_)
  );
  NOR2_X1 _52_ (
    .A1(a[3]),
    .A2(b[3]),
    .ZN(_13_)
  );
  INV_X1 _53_ (
    .A(_13_),
    .ZN(_14_)
  );
  NAND2_X1 _54_ (
    .A1(_14_),
    .A2(_12_),
    .ZN(_15_)
  );
  XOR2_X1 _55_ (
    .A(_11_),
    .B(_15_),
    .Z(sum[3])
  );
  OAI21_X1 _56_ (
    .A(_12_),
    .B1(_11_),
    .B2(_13_),
    .ZN(_16_)
  );
  NAND2_X1 _57_ (
    .A1(a[4]),
    .A2(b[4]),
    .ZN(_17_)
  );
  OR2_X1 _58_ (
    .A1(a[4]),
    .A2(b[4]),
    .ZN(_18_)
  );
  NAND2_X1 _59_ (
    .A1(_18_),
    .A2(_17_),
    .ZN(_19_)
  );
  XNOR2_X1 _60_ (
    .A(_16_),
    .B(_19_),
    .ZN(sum[4])
  );
  INV_X1 _61_ (
    .A(_17_),
    .ZN(_20_)
  );
  AOI21_X1 _62_ (
    .A(_20_),
    .B1(_16_),
    .B2(_18_),
    .ZN(_21_)
  );
  NAND2_X1 _63_ (
    .A1(a[5]),
    .A2(b[5]),
    .ZN(_22_)
  );
  INV_X1 _64_ (
    .A(_22_),
    .ZN(_23_)
  );
  NOR2_X1 _65_ (
    .A1(a[5]),
    .A2(b[5]),
    .ZN(_24_)
  );
  NOR2_X1 _66_ (
    .A1(_23_),
    .A2(_24_),
    .ZN(_25_)
  );
  XNOR2_X1 _67_ (
    .A(_21_),
    .B(_25_),
    .ZN(sum[5])
  );
  OAI21_X1 _68_ (
    .A(_22_),
    .B1(_21_),
    .B2(_24_),
    .ZN(_26_)
  );
  NAND2_X1 _69_ (
    .A1(a[6]),
    .A2(b[6]),
    .ZN(_27_)
  );
  OR2_X1 _70_ (
    .A1(a[6]),
    .A2(b[6]),
    .ZN(_28_)
  );
  NAND2_X1 _71_ (
    .A1(_28_),
    .A2(_27_),
    .ZN(_29_)
  );
  XNOR2_X1 _72_ (
    .A(_26_),
    .B(_29_),
    .ZN(sum[6])
  );
  INV_X1 _73_ (
    .A(_27_),
    .ZN(_30_)
  );
  XNOR2_X1 _74_ (
    .A(a[7]),
    .B(b[7]),
    .ZN(_31_)
  );
  INV_X1 _75_ (
    .A(_31_),
    .ZN(_32_)
  );
  AOI211_X1 _76_ (
    .A(_30_),
    .B(_32_),
    .C1(_26_),
    .C2(_28_),
    .ZN(_33_)
  );
  INV_X1 _77_ (
    .A(_29_),
    .ZN(_34_)
  );
  NAND2_X1 _78_ (
    .A1(_26_),
    .A2(_34_),
    .ZN(_35_)
  );
  AOI21_X1 _79_ (
    .A(_31_),
    .B1(_35_),
    .B2(_27_),
    .ZN(_36_)
  );
  NOR2_X1 _80_ (
    .A1(_36_),
    .A2(_33_),
    .ZN(sum[7])
  );
  XOR2_X1 _81_ (
    .A(a[0]),
    .B(b[0]),
    .Z(sum[0])
  );
endmodule

module halfAdder(a, b, sum, carry);
  wire _0_;
  wire _1_;
  input a;
  input b;
  output carry;
  output sum;
  NAND2_X1 _2_ (
    .A1(a),
    .A2(b),
    .ZN(_0_)
  );
  INV_X1 _3_ (
    .A(_0_),
    .ZN(carry)
  );
  NOR2_X1 _4_ (
    .A1(a),
    .A2(b),
    .ZN(_1_)
  );
  NOR2_X1 _5_ (
    .A1(carry),
    .A2(_1_),
    .ZN(sum)
  );
endmodule

module vedic_16x16(a, b, clk, result);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  input [15:0] a;
  wire [15:0] a_in;
  input [15:0] b;
  wire [15:0] b_in;
  input clk;
  wire [15:0] q0;
  wire [15:0] q1;
  wire [15:0] q2;
  wire [15:0] q3;
  wire [15:0] q4;
  wire [23:0] q5;
  wire [23:0] q6;
  output [31:0] result;
  wire [15:0] temp1;
  wire [15:0] temp2;
  wire [23:0] temp3;
  wire [23:0] temp4;
  DFF_X2 _064_ (
    .CK(clk),
    .D(a[0]),
    .Q(a_in[0]),
    .QN(_000_)
  );
  DFF_X2 _065_ (
    .CK(clk),
    .D(a[1]),
    .Q(a_in[1]),
    .QN(_001_)
  );
  DFF_X2 _066_ (
    .CK(clk),
    .D(a[2]),
    .Q(a_in[2]),
    .QN(_002_)
  );
  DFF_X2 _067_ (
    .CK(clk),
    .D(a[3]),
    .Q(a_in[3]),
    .QN(_003_)
  );
  DFF_X2 _068_ (
    .CK(clk),
    .D(a[4]),
    .Q(a_in[4]),
    .QN(_004_)
  );
  DFF_X2 _069_ (
    .CK(clk),
    .D(a[5]),
    .Q(a_in[5]),
    .QN(_005_)
  );
  DFF_X2 _070_ (
    .CK(clk),
    .D(a[6]),
    .Q(a_in[6]),
    .QN(_006_)
  );
  DFF_X2 _071_ (
    .CK(clk),
    .D(a[7]),
    .Q(a_in[7]),
    .QN(_007_)
  );
  DFF_X2 _072_ (
    .CK(clk),
    .D(a[8]),
    .Q(a_in[8]),
    .QN(_008_)
  );
  DFF_X2 _073_ (
    .CK(clk),
    .D(a[9]),
    .Q(a_in[9]),
    .QN(_009_)
  );
  DFF_X2 _074_ (
    .CK(clk),
    .D(a[10]),
    .Q(a_in[10]),
    .QN(_010_)
  );
  DFF_X2 _075_ (
    .CK(clk),
    .D(a[11]),
    .Q(a_in[11]),
    .QN(_011_)
  );
  DFF_X2 _076_ (
    .CK(clk),
    .D(a[12]),
    .Q(a_in[12]),
    .QN(_012_)
  );
  DFF_X2 _077_ (
    .CK(clk),
    .D(a[13]),
    .Q(a_in[13]),
    .QN(_013_)
  );
  DFF_X2 _078_ (
    .CK(clk),
    .D(a[14]),
    .Q(a_in[14]),
    .QN(_014_)
  );
  DFF_X2 _079_ (
    .CK(clk),
    .D(a[15]),
    .Q(a_in[15]),
    .QN(_015_)
  );
  DFF_X2 _080_ (
    .CK(clk),
    .D(q0[0]),
    .Q(result[0]),
    .QN(_016_)
  );
  DFF_X2 _081_ (
    .CK(clk),
    .D(q0[1]),
    .Q(result[1]),
    .QN(_017_)
  );
  DFF_X2 _082_ (
    .CK(clk),
    .D(q0[2]),
    .Q(result[2]),
    .QN(_018_)
  );
  DFF_X2 _083_ (
    .CK(clk),
    .D(q0[3]),
    .Q(result[3]),
    .QN(_019_)
  );
  DFF_X2 _084_ (
    .CK(clk),
    .D(q0[4]),
    .Q(result[4]),
    .QN(_020_)
  );
  DFF_X2 _085_ (
    .CK(clk),
    .D(q0[5]),
    .Q(result[5]),
    .QN(_021_)
  );
  DFF_X2 _086_ (
    .CK(clk),
    .D(q0[6]),
    .Q(result[6]),
    .QN(_022_)
  );
  DFF_X2 _087_ (
    .CK(clk),
    .D(q0[7]),
    .Q(result[7]),
    .QN(_023_)
  );
  DFF_X2 _088_ (
    .CK(clk),
    .D(q6[0]),
    .Q(result[8]),
    .QN(_024_)
  );
  DFF_X2 _089_ (
    .CK(clk),
    .D(q6[1]),
    .Q(result[9]),
    .QN(_025_)
  );
  DFF_X2 _090_ (
    .CK(clk),
    .D(q6[2]),
    .Q(result[10]),
    .QN(_026_)
  );
  DFF_X2 _091_ (
    .CK(clk),
    .D(q6[3]),
    .Q(result[11]),
    .QN(_027_)
  );
  DFF_X2 _092_ (
    .CK(clk),
    .D(q6[4]),
    .Q(result[12]),
    .QN(_028_)
  );
  DFF_X2 _093_ (
    .CK(clk),
    .D(q6[5]),
    .Q(result[13]),
    .QN(_029_)
  );
  DFF_X2 _094_ (
    .CK(clk),
    .D(q6[6]),
    .Q(result[14]),
    .QN(_030_)
  );
  DFF_X2 _095_ (
    .CK(clk),
    .D(q6[7]),
    .Q(result[15]),
    .QN(_031_)
  );
  DFF_X2 _096_ (
    .CK(clk),
    .D(q6[8]),
    .Q(result[16]),
    .QN(_032_)
  );
  DFF_X2 _097_ (
    .CK(clk),
    .D(q6[9]),
    .Q(result[17]),
    .QN(_033_)
  );
  DFF_X2 _098_ (
    .CK(clk),
    .D(q6[10]),
    .Q(result[18]),
    .QN(_034_)
  );
  DFF_X2 _099_ (
    .CK(clk),
    .D(q6[11]),
    .Q(result[19]),
    .QN(_035_)
  );
  DFF_X2 _100_ (
    .CK(clk),
    .D(q6[12]),
    .Q(result[20]),
    .QN(_036_)
  );
  DFF_X2 _101_ (
    .CK(clk),
    .D(q6[13]),
    .Q(result[21]),
    .QN(_037_)
  );
  DFF_X2 _102_ (
    .CK(clk),
    .D(q6[14]),
    .Q(result[22]),
    .QN(_038_)
  );
  DFF_X2 _103_ (
    .CK(clk),
    .D(q6[15]),
    .Q(result[23]),
    .QN(_039_)
  );
  DFF_X2 _104_ (
    .CK(clk),
    .D(q6[16]),
    .Q(result[24]),
    .QN(_040_)
  );
  DFF_X2 _105_ (
    .CK(clk),
    .D(q6[17]),
    .Q(result[25]),
    .QN(_041_)
  );
  DFF_X2 _106_ (
    .CK(clk),
    .D(q6[18]),
    .Q(result[26]),
    .QN(_042_)
  );
  DFF_X2 _107_ (
    .CK(clk),
    .D(q6[19]),
    .Q(result[27]),
    .QN(_043_)
  );
  DFF_X2 _108_ (
    .CK(clk),
    .D(q6[20]),
    .Q(result[28]),
    .QN(_044_)
  );
  DFF_X2 _109_ (
    .CK(clk),
    .D(q6[21]),
    .Q(result[29]),
    .QN(_045_)
  );
  DFF_X2 _110_ (
    .CK(clk),
    .D(q6[22]),
    .Q(result[30]),
    .QN(_046_)
  );
  DFF_X2 _111_ (
    .CK(clk),
    .D(q6[23]),
    .Q(result[31]),
    .QN(_047_)
  );
  DFF_X2 _112_ (
    .CK(clk),
    .D(b[0]),
    .Q(b_in[0]),
    .QN(_048_)
  );
  DFF_X2 _113_ (
    .CK(clk),
    .D(b[1]),
    .Q(b_in[1]),
    .QN(_049_)
  );
  DFF_X2 _114_ (
    .CK(clk),
    .D(b[2]),
    .Q(b_in[2]),
    .QN(_050_)
  );
  DFF_X2 _115_ (
    .CK(clk),
    .D(b[3]),
    .Q(b_in[3]),
    .QN(_051_)
  );
  DFF_X2 _116_ (
    .CK(clk),
    .D(b[4]),
    .Q(b_in[4]),
    .QN(_052_)
  );
  DFF_X2 _117_ (
    .CK(clk),
    .D(b[5]),
    .Q(b_in[5]),
    .QN(_053_)
  );
  DFF_X2 _118_ (
    .CK(clk),
    .D(b[6]),
    .Q(b_in[6]),
    .QN(_054_)
  );
  DFF_X2 _119_ (
    .CK(clk),
    .D(b[7]),
    .Q(b_in[7]),
    .QN(_055_)
  );
  DFF_X2 _120_ (
    .CK(clk),
    .D(b[8]),
    .Q(b_in[8]),
    .QN(_056_)
  );
  DFF_X2 _121_ (
    .CK(clk),
    .D(b[9]),
    .Q(b_in[9]),
    .QN(_057_)
  );
  DFF_X2 _122_ (
    .CK(clk),
    .D(b[10]),
    .Q(b_in[10]),
    .QN(_058_)
  );
  DFF_X2 _123_ (
    .CK(clk),
    .D(b[11]),
    .Q(b_in[11]),
    .QN(_059_)
  );
  DFF_X2 _124_ (
    .CK(clk),
    .D(b[12]),
    .Q(b_in[12]),
    .QN(_060_)
  );
  DFF_X2 _125_ (
    .CK(clk),
    .D(b[13]),
    .Q(b_in[13]),
    .QN(_061_)
  );
  DFF_X2 _126_ (
    .CK(clk),
    .D(b[14]),
    .Q(b_in[14]),
    .QN(_062_)
  );
  DFF_X2 _127_ (
    .CK(clk),
    .D(b[15]),
    .Q(b_in[15]),
    .QN(_063_)
  );
  adder16 A3 (
    .a({ 8'b00000000, q0[15:8] }),
    .b(q1),
    .sum(q4)
  );
  adder24 A4 (
    .a({ 8'b00000000, q2 }),
    .b({ q3, 8'b00000000 }),
    .sum(q5)
  );
  adder24 A5 (
    .a({ 8'b00000000, q4 }),
    .b(q5),
    .sum(q6)
  );
  vedic_8x8 V10 (
    .a(a_in[15:8]),
    .b(b_in[7:0]),
    .result(q1)
  );
  vedic_8x8 V11 (
    .a(a_in[7:0]),
    .b(b_in[15:8]),
    .result(q2)
  );
  vedic_8x8 V12 (
    .a(a_in[15:8]),
    .b(b_in[15:8]),
    .result(q3)
  );
  vedic_8x8 V9 (
    .a(a_in[7:0]),
    .b(b_in[7:0]),
    .result(q0)
  );
  assign temp1 = { 8'b00000000, q0[15:8] };
  assign temp2 = q1;
  assign temp3 = { 8'b00000000, q2 };
  assign temp4 = { q3, 8'b00000000 };
endmodule

module vedic_2x2(a, b, result);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  input [1:0] a;
  input [1:0] b;
  output [3:0] result;
  wire [3:0] w;
  NAND2_X1 _04_ (
    .A1(a[0]),
    .A2(b[0]),
    .ZN(_03_)
  );
  INV_X1 _05_ (
    .A(_03_),
    .ZN(result[0])
  );
  NAND2_X1 _06_ (
    .A1(b[0]),
    .A2(a[1]),
    .ZN(_00_)
  );
  INV_X1 _07_ (
    .A(_00_),
    .ZN(w[0])
  );
  NAND2_X1 _08_ (
    .A1(a[0]),
    .A2(b[1]),
    .ZN(_01_)
  );
  INV_X1 _09_ (
    .A(_01_),
    .ZN(w[1])
  );
  NAND2_X1 _10_ (
    .A1(a[1]),
    .A2(b[1]),
    .ZN(_02_)
  );
  INV_X1 _11_ (
    .A(_02_),
    .ZN(w[2])
  );
  halfAdder H0 (
    .a(w[0]),
    .b(w[1]),
    .carry(w[3]),
    .sum(result[1])
  );
  halfAdder H1 (
    .a(w[2]),
    .b(w[3]),
    .carry(result[3]),
    .sum(result[2])
  );
endmodule

module vedic_4x4(a, b, result);
  input [3:0] a;
  input [3:0] b;
  wire [3:0] q0;
  wire [3:0] q1;
  wire [3:0] q2;
  wire [3:0] q3;
  wire [3:0] q4;
  wire [5:0] q5;
  wire [5:0] q6;
  output [7:0] result;
  wire [3:0] temp1;
  wire [5:0] temp2;
  wire [5:0] temp3;
  wire [5:0] temp4;
  adder4 A0 (
    .a(q1),
    .b({ 2'b00, q0[3:2] }),
    .sum(q4)
  );
  adder6 A1 (
    .a({ 2'b00, q2 }),
    .b({ q3, 2'b00 }),
    .sum(q5)
  );
  adder6 A2 (
    .a({ 2'b00, q4 }),
    .b(q5),
    .sum(q6)
  );
  vedic_2x2 V1 (
    .a(a[1:0]),
    .b(b[1:0]),
    .result(q0)
  );
  vedic_2x2 V2 (
    .a(a[3:2]),
    .b(b[1:0]),
    .result(q1)
  );
  vedic_2x2 V3 (
    .a(a[1:0]),
    .b(b[3:2]),
    .result(q2)
  );
  vedic_2x2 V4 (
    .a(a[3:2]),
    .b(b[3:2]),
    .result(q3)
  );
  assign result = { q6, q0[1:0] };
  assign temp1 = { 2'b00, q0[3:2] };
  assign temp2 = { 2'b00, q2 };
  assign temp3 = { q3, 2'b00 };
  assign temp4 = { 2'b00, q4 };
endmodule

module vedic_8x8(a, b, result);
  input [7:0] a;
  input [7:0] b;
  wire [7:0] q0;
  wire [7:0] q1;
  wire [7:0] q2;
  wire [7:0] q3;
  wire [7:0] q4;
  wire [11:0] q5;
  wire [11:0] q6;
  output [15:0] result;
  wire [7:0] temp1;
  wire [7:0] temp2;
  wire [11:0] temp3;
  wire [11:0] temp4;
  adder8 A3 (
    .a({ 4'b0000, q0[7:4] }),
    .b(q1),
    .sum(q4)
  );
  adder12 A4 (
    .a({ 4'b0000, q2 }),
    .b({ q3, 4'b0000 }),
    .sum(q5)
  );
  adder12 A5 (
    .a({ 4'b0000, q4 }),
    .b(q5),
    .sum(q6)
  );
  vedic_4x4 V5 (
    .a(a[3:0]),
    .b(b[3:0]),
    .result(q0)
  );
  vedic_4x4 V6 (
    .a(a[7:4]),
    .b(b[3:0]),
    .result(q1)
  );
  vedic_4x4 V7 (
    .a(a[3:0]),
    .b(b[7:4]),
    .result(q2)
  );
  vedic_4x4 V8 (
    .a(a[7:4]),
    .b(b[7:4]),
    .result(q3)
  );
  assign result = { q6, q0[3:0] };
  assign temp1 = { 4'b0000, q0[7:4] };
  assign temp2 = q1;
  assign temp3 = { 4'b0000, q2 };
  assign temp4 = { q3, 4'b0000 };
endmodule
