// Seed: 184782500
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_10 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output tri1 id_3,
    output tri id_4,
    input uwire id_5
    , id_23,
    input supply0 id_6,
    output wor void id_7,
    input wire id_8,
    output logic id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input wire id_13,
    input wire id_14
    , id_24,
    input tri id_15,
    input wire id_16,
    output tri id_17,
    output tri id_18,
    output tri0 id_19,
    input supply1 id_20,
    input wor id_21
);
  tri id_25;
  always_comb id_9 <= 1;
  assign id_25 = id_11;
  wire id_26, id_27;
  assign id_24 = 1;
  wire id_28;
  xor (
      id_18,
      id_25,
      id_27,
      id_14,
      id_20,
      id_1,
      id_21,
      id_24,
      id_26,
      id_6,
      id_11,
      id_8,
      id_13,
      id_16,
      id_15,
      id_23,
      id_0,
      id_10,
      id_12
  );
  module_0(
      id_23, id_26, id_26, id_23, id_24, id_24, id_28, id_23, id_28
  );
endmodule
