Analysis & Synthesis report for fluid_simulation
Tue Dec 31 21:36:11 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_e9i1:auto_generated
 17. Source assignments for draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|altsyncram:memory_rtl_0|altsyncram_0kf1:auto_generated
 18. Parameter Settings for User Entity Instance: draw_lines:draw_lines_inst
 19. Parameter Settings for User Entity Instance: draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst
 20. Parameter Settings for User Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst
 21. Parameter Settings for User Entity Instance: draw:draw_inst
 22. Parameter Settings for User Entity Instance: draw:draw_inst|bram_sdp:bram_draw_inst
 23. Parameter Settings for User Entity Instance: draw:draw_inst|pll:vgapll_inst|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: draw:draw_inst|vga_controller:vga_controller_inst
 25. Parameter Settings for Inferred Entity Instance: draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0
 26. Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|altsyncram:memory_rtl_0
 27. Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0
 28. Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult1
 29. Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult2
 30. Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4
 31. Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3
 32. Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult5
 33. altpll Parameter Settings by Entity Instance
 34. altsyncram Parameter Settings by Entity Instance
 35. lpm_mult Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "draw:draw_inst|vga_controller:vga_controller_inst"
 37. Port Connectivity Checks: "draw:draw_inst|bram_sdp:bram_draw_inst"
 38. Port Connectivity Checks: "draw:draw_inst"
 39. Port Connectivity Checks: "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst"
 40. Port Connectivity Checks: "draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst"
 41. Port Connectivity Checks: "draw_lines:draw_lines_inst"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 31 21:36:11 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; fluid_simulation                               ;
; Top-level Entity Name              ; fluid_simulation                               ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 811                                            ;
;     Total combinational functions  ; 781                                            ;
;     Dedicated logic registers      ; 125                                            ;
; Total registers                    ; 125                                            ;
; Total pins                         ; 87                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 77,616                                         ;
; Embedded Multiplier 9-bit elements ; 32                                             ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; fluid_simulation   ; fluid_simulation   ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-10        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                             ; Library ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; ../hdl/pixel_on_line.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv                                        ;         ;
; ../hdl/ip/pll.v                                   ; yes             ; User Wizard-Generated File                            ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v                                                ;         ;
; ../hdl/vga_controller.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv                                       ;         ;
; ../hdl/fluid_simulation.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv                                     ;         ;
; ../hdl/draw_lines.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv                                           ;         ;
; ../hdl/draw.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv                                                 ;         ;
; ../hdl/bram_sdp.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/bram_sdp.sv                                             ;         ;
; altpll.tdf                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf                                                     ;         ;
; aglobal231.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                 ;         ;
; stratix_pll.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                ;         ;
; stratixii_pll.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                              ;         ;
; cycloneii_pll.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                              ;         ;
; db/pll_altpll.v                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/pll_altpll.v                                   ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;         ;
; altrom.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                     ;         ;
; altram.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                     ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                   ;         ;
; db/altsyncram_e9i1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/altsyncram_e9i1.tdf                            ;         ;
; db/fluid_simulation.ram0_bram_sdp_fb9be18.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/fluid_simulation.ram0_bram_sdp_fb9be18.hdl.mif ;         ;
; db/decode_r8a.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/decode_r8a.tdf                                 ;         ;
; db/decode_kk9.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/decode_kk9.tdf                                 ;         ;
; db/mux_43b.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mux_43b.tdf                                    ;         ;
; db/altsyncram_0kf1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/altsyncram_0kf1.tdf                            ;         ;
; lpm_mult.tdf                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                   ;         ;
; lpm_add_sub.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                ;         ;
; multcore.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc                                                   ;         ;
; bypassff.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                   ;         ;
; altshift.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                                   ;         ;
; db/mult_0hs.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_0hs.tdf                                   ;         ;
; db/mult_1os.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_1os.tdf                                   ;         ;
; db/mult_ugs.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_ugs.tdf                                   ;         ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 811                 ;
;                                             ;                     ;
; Total combinational functions               ; 781                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 141                 ;
;     -- 3 input functions                    ; 383                 ;
;     -- <=2 input functions                  ; 257                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 183                 ;
;     -- arithmetic mode                      ; 598                 ;
;                                             ;                     ;
; Total registers                             ; 125                 ;
;     -- Dedicated logic registers            ; 125                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 87                  ;
; Total memory bits                           ; 77616               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 32                  ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 95                  ;
; Total fan-out                               ; 3295                ;
; Average fan-out                             ; 2.89                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                      ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |fluid_simulation                            ; 781 (1)             ; 125 (0)                   ; 77616       ; 0          ; 32           ; 0       ; 16        ; 87   ; 0            ; 0          ; |fluid_simulation                                                                                                                        ; fluid_simulation ; work         ;
;    |draw:draw_inst|                          ; 73 (22)             ; 58 (14)                   ; 76800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst                                                                                                         ; draw             ; work         ;
;       |bram_sdp:bram_draw_inst|              ; 16 (0)              ; 4 (0)                     ; 76800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|bram_sdp:bram_draw_inst                                                                                 ; bram_sdp         ; work         ;
;          |altsyncram:memory_rtl_0|           ; 16 (0)              ; 4 (0)                     ; 76800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0                                                         ; altsyncram       ; work         ;
;             |altsyncram_e9i1:auto_generated| ; 16 (0)              ; 4 (4)                     ; 76800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_e9i1:auto_generated                          ; altsyncram_e9i1  ; work         ;
;                |decode_kk9:rden_decode_b|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_e9i1:auto_generated|decode_kk9:rden_decode_b ; decode_kk9       ; work         ;
;                |mux_43b:mux3|                ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_e9i1:auto_generated|mux_43b:mux3             ; mux_43b          ; work         ;
;       |pll:vgapll_inst|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|pll:vgapll_inst                                                                                         ; pll              ; work         ;
;          |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|pll:vgapll_inst|altpll:altpll_component                                                                 ; altpll           ; work         ;
;             |pll_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|pll:vgapll_inst|altpll:altpll_component|pll_altpll:auto_generated                                       ; pll_altpll       ; work         ;
;       |vga_controller:vga_controller_inst|   ; 35 (35)             ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw:draw_inst|vga_controller:vga_controller_inst                                                                      ; vga_controller   ; work         ;
;    |draw_lines:draw_lines_inst|              ; 707 (204)           ; 67 (67)                   ; 816         ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst                                                                                             ; draw_lines       ; work         ;
;       |bram_sdp:bram_vel_inst|               ; 0 (0)               ; 0 (0)                     ; 816         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst                                                                      ; bram_sdp         ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 816         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|altsyncram:memory_rtl_0                                              ; altsyncram       ; work         ;
;             |altsyncram_0kf1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 816         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|altsyncram:memory_rtl_0|altsyncram_0kf1:auto_generated               ; altsyncram_0kf1  ; work         ;
;       |pixel_on_line:pixel_on_line_inst|     ; 503 (235)           ; 0 (0)                     ; 0           ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst                                                            ; pixel_on_line    ; work         ;
;          |lpm_mult:Mult0|                    ; 44 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0                                             ; lpm_mult         ; work         ;
;             |mult_0hs:auto_generated|        ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0|mult_0hs:auto_generated                     ; mult_0hs         ; work         ;
;          |lpm_mult:Mult1|                    ; 44 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult1                                             ; lpm_mult         ; work         ;
;             |mult_0hs:auto_generated|        ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult1|mult_0hs:auto_generated                     ; mult_0hs         ; work         ;
;          |lpm_mult:Mult2|                    ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult2                                             ; lpm_mult         ; work         ;
;             |mult_1os:auto_generated|        ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult2|mult_1os:auto_generated                     ; mult_1os         ; work         ;
;          |lpm_mult:Mult3|                    ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3                                             ; lpm_mult         ; work         ;
;             |mult_1os:auto_generated|        ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3|mult_1os:auto_generated                     ; mult_1os         ; work         ;
;          |lpm_mult:Mult4|                    ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4                                             ; lpm_mult         ; work         ;
;             |mult_ugs:auto_generated|        ; 60 (60)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4|mult_ugs:auto_generated                     ; mult_ugs         ; work         ;
;          |lpm_mult:Mult5|                    ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult5                                             ; lpm_mult         ; work         ;
;             |mult_ugs:auto_generated|        ; 60 (60)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |fluid_simulation|draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult5|mult_ugs:auto_generated                     ; mult_ugs         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; Name                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                               ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_e9i1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 76800        ; 1            ; 76800        ; 1            ; 76800 ; db/fluid_simulation.ram0_bram_sdp_fb9be18.hdl.mif ;
; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|altsyncram:memory_rtl_0|altsyncram_0kf1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 48           ; 17           ; 48           ; 17           ; 816   ; None                                              ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 16          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 32          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 6           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 23.1    ; N/A          ; N/A          ; |fluid_simulation|draw:draw_inst|pll:vgapll_inst ; ../hdl/ip/pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                               ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; field_data_in[0..16]                                                                                                               ; Stuck at GND due to stuck port data_in           ;
; field_data_in[17]                                                                                                                  ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[18,19]                                                                                                               ; Stuck at GND due to stuck port data_in           ;
; field_data_in[20,21]                                                                                                               ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[22..31]                                                                                                              ; Stuck at GND due to stuck port data_in           ;
; field_data_in[32]                                                                                                                  ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[33]                                                                                                                  ; Stuck at GND due to stuck port data_in           ;
; field_data_in[34]                                                                                                                  ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[35..39]                                                                                                              ; Stuck at GND due to stuck port data_in           ;
; field_data_in[40]                                                                                                                  ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[41]                                                                                                                  ; Stuck at GND due to stuck port data_in           ;
; field_data_in[42]                                                                                                                  ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[43]                                                                                                                  ; Stuck at GND due to stuck port data_in           ;
; field_data_in[44,45]                                                                                                               ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[46]                                                                                                                  ; Stuck at GND due to stuck port data_in           ;
; field_data_in[47]                                                                                                                  ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[48..63]                                                                                                              ; Stuck at GND due to stuck port data_in           ;
; field_data_in[64]                                                                                                                  ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[65]                                                                                                                  ; Stuck at GND due to stuck port data_in           ;
; field_data_in[66]                                                                                                                  ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[67..71]                                                                                                              ; Stuck at GND due to stuck port data_in           ;
; field_data_in[72]                                                                                                                  ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[73]                                                                                                                  ; Stuck at GND due to stuck port data_in           ;
; field_data_in[74]                                                                                                                  ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[75]                                                                                                                  ; Stuck at GND due to stuck port data_in           ;
; field_data_in[76,77]                                                                                                               ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[78]                                                                                                                  ; Stuck at GND due to stuck port data_in           ;
; field_data_in[79]                                                                                                                  ; Stuck at VCC due to stuck port data_in           ;
; field_data_in[80..95]                                                                                                              ; Stuck at GND due to stuck port data_in           ;
; field_addr_write[0..5]                                                                                                             ; Stuck at GND due to stuck port data_in           ;
; start_draw_lines                                                                                                                   ; Stuck at VCC due to stuck port data_in           ;
; state[0]                                                                                                                           ; Stuck at VCC due to stuck port data_in           ;
; state[1..31]                                                                                                                       ; Stuck at GND due to stuck port data_in           ;
; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|data_out[0..16,18,19,22..31,33,35..39,41,43,46,48..63,65,67..71,73,75,78,80..95] ; Stuck at GND due to stuck port data_in           ;
; draw_lines:draw_lines_inst|state[2..9,11..31]                                                                                      ; Merged with draw_lines:draw_lines_inst|state[10] ;
; draw_lines:draw_lines_inst|state[10]                                                                                               ; Stuck at GND due to stuck port data_in           ;
; draw:draw_inst|vga_controller:vga_controller_inst|row[9]                                                                           ; Stuck at GND due to stuck port data_in           ;
; Total Number of Removed Registers = 245                                                                                            ;                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                   ;
+------------------+---------------------------+----------------------------------------------------------------+
; Register name    ; Reason for Removal        ; Registers Removed due to This Register                         ;
+------------------+---------------------------+----------------------------------------------------------------+
; field_data_in[0] ; Stuck at GND              ; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|data_out[0], ;
;                  ; due to stuck port data_in ; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|data_out[1], ;
;                  ;                           ; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|data_out[2], ;
;                  ;                           ; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|data_out[3], ;
;                  ;                           ; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|data_out[4], ;
;                  ;                           ; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|data_out[5], ;
;                  ;                           ; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|data_out[6], ;
;                  ;                           ; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|data_out[7], ;
;                  ;                           ; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|data_out[8]  ;
; start_draw_lines ; Stuck at VCC              ; draw_lines:draw_lines_inst|state[10]                           ;
;                  ; due to stuck port data_in ;                                                                ;
+------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 125   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 27    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------+
; Register Name                                                                                                  ; Megafunction                                                   ; Type ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------+
; draw:draw_inst|bram_sdp:bram_draw_inst|data_out[0]                                                             ; draw:draw_inst|bram_sdp:bram_draw_inst|memory_rtl_0            ; RAM  ;
; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|data_out[17,20,21,32,34,40,42,44,45,47,64,66,72,74,76,77,79] ; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|memory_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fluid_simulation|draw_lines:draw_lines_inst|field_y ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fluid_simulation|draw_lines:draw_lines_inst|y       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0|altsyncram_e9i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|altsyncram:memory_rtl_0|altsyncram_0kf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_lines:draw_lines_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DRAW_WIDTH     ; 320   ; Signed Integer                                 ;
; DRAW_HEIGHT    ; 240   ; Signed Integer                                 ;
; DRAW_SIZE      ; 76800 ; Signed Integer                                 ;
; DRAW_ADDRW     ; 17    ; Signed Integer                                 ;
; DRAW_DATAW     ; 1     ; Signed Integer                                 ;
; FIELD_WIDTH    ; 8     ; Signed Integer                                 ;
; FIELD_HEIGHT   ; 6     ; Signed Integer                                 ;
; FIELD_SIZE     ; 48    ; Signed Integer                                 ;
; FIELD_DATAW    ; 96    ; Signed Integer                                 ;
; FIELD_ADDRW    ; 6     ; Signed Integer                                 ;
; FIELD_SCALE    ; 40    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 96    ; Signed Integer                                                        ;
; DEPTH          ; 48    ; Signed Integer                                                        ;
; INIT_F         ;       ; String                                                                ;
; ADDRW          ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; LINE_WIDTH_SQR ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:draw_inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DRAW_WIDTH     ; 320   ; Signed Integer                     ;
; DRAW_HEIGHT    ; 240   ; Signed Integer                     ;
; DRAW_SIZE      ; 76800 ; Signed Integer                     ;
; DRAW_ADDRW     ; 17    ; Signed Integer                     ;
; DRAW_DATAW     ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:draw_inst|bram_sdp:bram_draw_inst ;
+----------------+-------------+------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                 ;
+----------------+-------------+------------------------------------------------------+
; WIDTH          ; 1           ; Signed Integer                                       ;
; DEPTH          ; 76800       ; Signed Integer                                       ;
; INIT_F         ; cheetah.mem ; String                                               ;
; ADDRW          ; 17          ; Signed Integer                                       ;
+----------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:draw_inst|pll:vgapll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------------------------+
; Parameter Name                ; Value                 ; Type                                        ;
+-------------------------------+-----------------------+---------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                     ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                     ;
; LOCK_HIGH                     ; 1                     ; Untyped                                     ;
; LOCK_LOW                      ; 1                     ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                     ;
; SKIP_VCO                      ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                     ;
; BANDWIDTH                     ; 0                     ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                              ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer                              ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; VCO_MIN                       ; 0                     ; Untyped                                     ;
; VCO_MAX                       ; 0                     ; Untyped                                     ;
; VCO_CENTER                    ; 0                     ; Untyped                                     ;
; PFD_MIN                       ; 0                     ; Untyped                                     ;
; PFD_MAX                       ; 0                     ; Untyped                                     ;
; M_INITIAL                     ; 0                     ; Untyped                                     ;
; M                             ; 0                     ; Untyped                                     ;
; N                             ; 1                     ; Untyped                                     ;
; M2                            ; 1                     ; Untyped                                     ;
; N2                            ; 1                     ; Untyped                                     ;
; SS                            ; 1                     ; Untyped                                     ;
; C0_HIGH                       ; 0                     ; Untyped                                     ;
; C1_HIGH                       ; 0                     ; Untyped                                     ;
; C2_HIGH                       ; 0                     ; Untyped                                     ;
; C3_HIGH                       ; 0                     ; Untyped                                     ;
; C4_HIGH                       ; 0                     ; Untyped                                     ;
; C5_HIGH                       ; 0                     ; Untyped                                     ;
; C6_HIGH                       ; 0                     ; Untyped                                     ;
; C7_HIGH                       ; 0                     ; Untyped                                     ;
; C8_HIGH                       ; 0                     ; Untyped                                     ;
; C9_HIGH                       ; 0                     ; Untyped                                     ;
; C0_LOW                        ; 0                     ; Untyped                                     ;
; C1_LOW                        ; 0                     ; Untyped                                     ;
; C2_LOW                        ; 0                     ; Untyped                                     ;
; C3_LOW                        ; 0                     ; Untyped                                     ;
; C4_LOW                        ; 0                     ; Untyped                                     ;
; C5_LOW                        ; 0                     ; Untyped                                     ;
; C6_LOW                        ; 0                     ; Untyped                                     ;
; C7_LOW                        ; 0                     ; Untyped                                     ;
; C8_LOW                        ; 0                     ; Untyped                                     ;
; C9_LOW                        ; 0                     ; Untyped                                     ;
; C0_INITIAL                    ; 0                     ; Untyped                                     ;
; C1_INITIAL                    ; 0                     ; Untyped                                     ;
; C2_INITIAL                    ; 0                     ; Untyped                                     ;
; C3_INITIAL                    ; 0                     ; Untyped                                     ;
; C4_INITIAL                    ; 0                     ; Untyped                                     ;
; C5_INITIAL                    ; 0                     ; Untyped                                     ;
; C6_INITIAL                    ; 0                     ; Untyped                                     ;
; C7_INITIAL                    ; 0                     ; Untyped                                     ;
; C8_INITIAL                    ; 0                     ; Untyped                                     ;
; C9_INITIAL                    ; 0                     ; Untyped                                     ;
; C0_MODE                       ; BYPASS                ; Untyped                                     ;
; C1_MODE                       ; BYPASS                ; Untyped                                     ;
; C2_MODE                       ; BYPASS                ; Untyped                                     ;
; C3_MODE                       ; BYPASS                ; Untyped                                     ;
; C4_MODE                       ; BYPASS                ; Untyped                                     ;
; C5_MODE                       ; BYPASS                ; Untyped                                     ;
; C6_MODE                       ; BYPASS                ; Untyped                                     ;
; C7_MODE                       ; BYPASS                ; Untyped                                     ;
; C8_MODE                       ; BYPASS                ; Untyped                                     ;
; C9_MODE                       ; BYPASS                ; Untyped                                     ;
; C0_PH                         ; 0                     ; Untyped                                     ;
; C1_PH                         ; 0                     ; Untyped                                     ;
; C2_PH                         ; 0                     ; Untyped                                     ;
; C3_PH                         ; 0                     ; Untyped                                     ;
; C4_PH                         ; 0                     ; Untyped                                     ;
; C5_PH                         ; 0                     ; Untyped                                     ;
; C6_PH                         ; 0                     ; Untyped                                     ;
; C7_PH                         ; 0                     ; Untyped                                     ;
; C8_PH                         ; 0                     ; Untyped                                     ;
; C9_PH                         ; 0                     ; Untyped                                     ;
; L0_HIGH                       ; 1                     ; Untyped                                     ;
; L1_HIGH                       ; 1                     ; Untyped                                     ;
; G0_HIGH                       ; 1                     ; Untyped                                     ;
; G1_HIGH                       ; 1                     ; Untyped                                     ;
; G2_HIGH                       ; 1                     ; Untyped                                     ;
; G3_HIGH                       ; 1                     ; Untyped                                     ;
; E0_HIGH                       ; 1                     ; Untyped                                     ;
; E1_HIGH                       ; 1                     ; Untyped                                     ;
; E2_HIGH                       ; 1                     ; Untyped                                     ;
; E3_HIGH                       ; 1                     ; Untyped                                     ;
; L0_LOW                        ; 1                     ; Untyped                                     ;
; L1_LOW                        ; 1                     ; Untyped                                     ;
; G0_LOW                        ; 1                     ; Untyped                                     ;
; G1_LOW                        ; 1                     ; Untyped                                     ;
; G2_LOW                        ; 1                     ; Untyped                                     ;
; G3_LOW                        ; 1                     ; Untyped                                     ;
; E0_LOW                        ; 1                     ; Untyped                                     ;
; E1_LOW                        ; 1                     ; Untyped                                     ;
; E2_LOW                        ; 1                     ; Untyped                                     ;
; E3_LOW                        ; 1                     ; Untyped                                     ;
; L0_INITIAL                    ; 1                     ; Untyped                                     ;
; L1_INITIAL                    ; 1                     ; Untyped                                     ;
; G0_INITIAL                    ; 1                     ; Untyped                                     ;
; G1_INITIAL                    ; 1                     ; Untyped                                     ;
; G2_INITIAL                    ; 1                     ; Untyped                                     ;
; G3_INITIAL                    ; 1                     ; Untyped                                     ;
; E0_INITIAL                    ; 1                     ; Untyped                                     ;
; E1_INITIAL                    ; 1                     ; Untyped                                     ;
; E2_INITIAL                    ; 1                     ; Untyped                                     ;
; E3_INITIAL                    ; 1                     ; Untyped                                     ;
; L0_MODE                       ; BYPASS                ; Untyped                                     ;
; L1_MODE                       ; BYPASS                ; Untyped                                     ;
; G0_MODE                       ; BYPASS                ; Untyped                                     ;
; G1_MODE                       ; BYPASS                ; Untyped                                     ;
; G2_MODE                       ; BYPASS                ; Untyped                                     ;
; G3_MODE                       ; BYPASS                ; Untyped                                     ;
; E0_MODE                       ; BYPASS                ; Untyped                                     ;
; E1_MODE                       ; BYPASS                ; Untyped                                     ;
; E2_MODE                       ; BYPASS                ; Untyped                                     ;
; E3_MODE                       ; BYPASS                ; Untyped                                     ;
; L0_PH                         ; 0                     ; Untyped                                     ;
; L1_PH                         ; 0                     ; Untyped                                     ;
; G0_PH                         ; 0                     ; Untyped                                     ;
; G1_PH                         ; 0                     ; Untyped                                     ;
; G2_PH                         ; 0                     ; Untyped                                     ;
; G3_PH                         ; 0                     ; Untyped                                     ;
; E0_PH                         ; 0                     ; Untyped                                     ;
; E1_PH                         ; 0                     ; Untyped                                     ;
; E2_PH                         ; 0                     ; Untyped                                     ;
; E3_PH                         ; 0                     ; Untyped                                     ;
; M_PH                          ; 0                     ; Untyped                                     ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                     ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                     ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                     ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                              ;
+-------------------------------+-----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:draw_inst|vga_controller:vga_controller_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; H_PIXELS       ; 640   ; Signed Integer                                                        ;
; H_FP           ; 16    ; Signed Integer                                                        ;
; H_PULSE        ; 96    ; Signed Integer                                                        ;
; H_BP           ; 48    ; Signed Integer                                                        ;
; H_POL          ; 0     ; Unsigned Binary                                                       ;
; V_PIXELS       ; 480   ; Signed Integer                                                        ;
; V_FP           ; 10    ; Signed Integer                                                        ;
; V_PULSE        ; 2     ; Signed Integer                                                        ;
; V_BP           ; 33    ; Signed Integer                                                        ;
; V_POL          ; 0     ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0 ;
+------------------------------------+---------------------------------------------------+------------------------+
; Parameter Name                     ; Value                                             ; Type                   ;
+------------------------------------+---------------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT                                         ; Untyped                ;
; WIDTH_A                            ; 1                                                 ; Untyped                ;
; WIDTHAD_A                          ; 17                                                ; Untyped                ;
; NUMWORDS_A                         ; 76800                                             ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                ;
; WIDTH_B                            ; 1                                                 ; Untyped                ;
; WIDTHAD_B                          ; 17                                                ; Untyped                ;
; NUMWORDS_B                         ; 76800                                             ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                ;
; INIT_FILE                          ; db/fluid_simulation.ram0_bram_sdp_fb9be18.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                ;
; DEVICE_FAMILY                      ; MAX 10                                            ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_e9i1                                   ; Untyped                ;
+------------------------------------+---------------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 17                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 48                   ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 17                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 48                   ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0kf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 17       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 49       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 49       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_0hs ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 17       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 49       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 49       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_0hs ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult2 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 48       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 48       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_1os ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 33       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 33       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 66       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 66       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_ugs ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 48       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 48       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_1os ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult5 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 33       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 33       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 66       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 66       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_ugs ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 1                                                      ;
; Entity Instance               ; draw:draw_inst|pll:vgapll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                         ;
; Entity Instance                           ; draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 1                                                                         ;
;     -- NUMWORDS_A                         ; 76800                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 76800                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 17                                                                        ;
;     -- NUMWORDS_A                         ; 48                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 17                                                                        ;
;     -- NUMWORDS_B                         ; 48                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------+
; Name                                  ; Value                                                                      ;
+---------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                          ;
; Entity Instance                       ; draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                         ;
;     -- LPM_WIDTHP                     ; 49                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                         ;
;     -- LPM_WIDTHP                     ; 49                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 33                                                                         ;
;     -- LPM_WIDTHB                     ; 33                                                                         ;
;     -- LPM_WIDTHP                     ; 66                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 33                                                                         ;
;     -- LPM_WIDTHB                     ; 33                                                                         ;
;     -- LPM_WIDTHP                     ; 66                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
+---------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:draw_inst|vga_controller:vga_controller_inst"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; col[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; row[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "draw:draw_inst|bram_sdp:bram_draw_inst" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; we   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:draw_inst"                                                                                                                                                     ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; draw_addr_write ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "draw_addr_write[16..1]" will be connected to GND. ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst"                                                                                                                            ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x[15..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y[15..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; x0        ; Input ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x0[18..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; y0        ; Input ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y0[18..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; we   ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw_lines:draw_lines_inst"                                                                                                                     ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; done            ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; draw_addr_write ; Output ; Warning  ; Output or bidir port (17 bits) is wider than the port expression (1 bits) it drives; bit(s) "draw_addr_write[16..1]" have no fanouts ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 125                         ;
;     ENA               ; 17                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 88                          ;
; cycloneiii_lcell_comb ; 781                         ;
;     arith             ; 598                         ;
;         2 data inputs ; 225                         ;
;         3 data inputs ; 373                         ;
;     normal            ; 183                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 141                         ;
; cycloneiii_mac_mult   ; 16                          ;
; cycloneiii_mac_out    ; 16                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 27                          ;
;                       ;                             ;
; Max LUT depth         ; 12.10                       ;
; Average LUT depth     ; 5.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue Dec 31 21:36:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fluid_simulation -c fluid_simulation
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/pixel_on_line.sv
    Info (12023): Found entity 1: pixel_on_line File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/ip/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/sqrt.sv
    Info (12023): Found entity 1: sqrt File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/sqrt.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/norm.sv
    Info (12023): Found entity 1: norm File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/fluid_simulation.sv
    Info (12023): Found entity 1: fluid_simulation File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw_lines.sv
    Info (12023): Found entity 1: draw_lines File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw.sv
    Info (12023): Found entity 1: draw File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/div.sv
    Info (12023): Found entity 1: div File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv Line: 3
    Info (12023): Found entity 2: divu File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/comb_ckt_generator.sv
    Info (12023): Found entity 1: comb_ckt_generator File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/comb_ckt_generator.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/bram_sdp.sv
    Info (12023): Found entity 1: bram_sdp File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/bram_sdp.sv Line: 6
Warning (10236): Verilog HDL Implicit Net warning at fluid_simulation.sv(59): created implicit net for "draw_addr_write" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 59
Warning (10236): Verilog HDL Implicit Net warning at fluid_simulation.sv(60): created implicit net for "draw_data_in" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 60
Info (12127): Elaborating entity "fluid_simulation" for the top level hierarchy
Warning (10034): Output port "LEDR" at fluid_simulation.sv(13) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
Warning (10034): Output port "HEX0" at fluid_simulation.sv(14) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
Warning (10034): Output port "HEX1" at fluid_simulation.sv(15) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 15
Warning (10034): Output port "HEX2" at fluid_simulation.sv(16) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 16
Warning (10034): Output port "HEX3" at fluid_simulation.sv(17) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 17
Warning (10034): Output port "HEX4" at fluid_simulation.sv(18) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 18
Warning (10034): Output port "HEX5" at fluid_simulation.sv(20) has no driver File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 20
Info (12128): Elaborating entity "draw_lines" for hierarchy "draw_lines:draw_lines_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 61
Warning (10230): Verilog HDL assignment warning at draw_lines.sv(72): truncated value with size 32 to match size of target (17) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv Line: 72
Warning (10230): Verilog HDL assignment warning at draw_lines.sv(73): truncated value with size 32 to match size of target (6) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv Line: 73
Warning (10230): Verilog HDL assignment warning at draw_lines.sv(92): truncated value with size 32 to match size of target (16) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv Line: 92
Warning (10230): Verilog HDL assignment warning at draw_lines.sv(95): truncated value with size 32 to match size of target (16) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv Line: 95
Warning (10230): Verilog HDL assignment warning at draw_lines.sv(107): truncated value with size 32 to match size of target (16) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv Line: 107
Warning (10230): Verilog HDL assignment warning at draw_lines.sv(111): truncated value with size 32 to match size of target (16) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv Line: 111
Info (10264): Verilog HDL Case Statement information at draw_lines.sv(81): all case item expressions in this case statement are onehot File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv Line: 81
Info (12128): Elaborating entity "bram_sdp" for hierarchy "draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv Line: 49
Info (12128): Elaborating entity "pixel_on_line" for hierarchy "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv Line: 70
Info (12128): Elaborating entity "draw" for hierarchy "draw:draw_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 79
Warning (10230): Verilog HDL assignment warning at draw.sv(40): truncated value with size 32 to match size of target (17) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv Line: 40
Warning (10230): Verilog HDL assignment warning at draw.sv(43): truncated value with size 32 to match size of target (12) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv Line: 43
Info (12128): Elaborating entity "bram_sdp" for hierarchy "draw:draw_inst|bram_sdp:bram_draw_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv Line: 38
Info (10648): Verilog HDL Display System Task info at bram_sdp.sv(26): Load init file 'cheetah.mem' into bram_sdp. File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/bram_sdp.sv Line: 26
Info (12128): Elaborating entity "pll" for hierarchy "draw:draw_inst|pll:vgapll_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv Line: 52
Info (12128): Elaborating entity "altpll" for hierarchy "draw:draw_inst|pll:vgapll_inst|altpll:altpll_component" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "draw:draw_inst|pll:vgapll_inst|altpll:altpll_component" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v Line: 91
Info (12133): Instantiated megafunction "draw:draw_inst|pll:vgapll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "draw:draw_inst|pll:vgapll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "draw:draw_inst|vga_controller:vga_controller_inst" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv Line: 63
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(48): truncated value with size 32 to match size of target (10) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv Line: 48
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(52): truncated value with size 32 to match size of target (10) File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv Line: 52
Warning (276027): Inferred dual-clock RAM node "draw:draw_inst|bram_sdp:bram_draw_inst|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "draw:draw_inst|bram_sdp:bram_draw_inst|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_B set to 76800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/fluid_simulation.ram0_bram_sdp_fb9be18.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 48
        Info (286033): Parameter WIDTH_B set to 17
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 48
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|Mult0" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 21
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|Mult1" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 21
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|Mult2" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 22
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|Mult4" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 24
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|Mult3" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 23
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|Mult5" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 24
Info (12130): Elaborated megafunction instantiation "draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "draw:draw_inst|bram_sdp:bram_draw_inst|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/fluid_simulation.ram0_bram_sdp_fb9be18.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e9i1.tdf
    Info (12023): Found entity 1: altsyncram_e9i1 File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/altsyncram_e9i1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_r8a.tdf
    Info (12023): Found entity 1: decode_r8a File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/decode_r8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf
    Info (12023): Found entity 1: decode_kk9 File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/decode_kk9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_43b.tdf
    Info (12023): Found entity 1: mux_43b File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mux_43b.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "draw_lines:draw_lines_inst|bram_sdp:bram_vel_inst|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "17"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "48"
    Info (12134): Parameter "WIDTH_B" = "17"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "48"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0kf1.tdf
    Info (12023): Found entity 1: altsyncram_0kf1 File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/altsyncram_0kf1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 21
Info (12133): Instantiated megafunction "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 21
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "49"
    Info (12134): Parameter "LPM_WIDTHR" = "49"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0hs.tdf
    Info (12023): Found entity 1: mult_0hs File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_0hs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult2" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 22
Info (12133): Instantiated megafunction "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult2" with the following parameter: File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 22
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1os.tdf
    Info (12023): Found entity 1: mult_1os File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_1os.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 24
Info (12133): Instantiated megafunction "draw_lines:draw_lines_inst|pixel_on_line:pixel_on_line_inst|lpm_mult:Mult4" with the following parameter: File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf
    Info (12023): Found entity 1: mult_ugs File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/db/mult_ugs.tdf Line: 31
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 722 buffer(s)
    Info (13019): Ignored 722 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 13
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 14
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 15
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 15
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 15
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 15
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 15
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 15
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 15
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 15
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 16
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 16
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 16
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 16
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 16
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 16
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 16
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 16
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 17
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 17
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 17
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 17
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 17
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 17
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 17
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 17
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 18
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 18
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 18
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 18
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 18
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 18
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 18
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 18
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 20
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 20
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 20
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 20
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 20
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 20
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 20
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/output_files/fluid_simulation.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 3
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv Line: 12
Info (21057): Implemented 963 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 816 logic cells
    Info (21064): Implemented 27 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 32 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Tue Dec 31 21:36:11 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/synthesis/output_files/fluid_simulation.map.smsg.


