

================================================================
== Vitis HLS Report for 'read_req_table'
================================================================
* Date:           Tue Aug 15 18:30:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  2.336 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      14|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       4|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       4|      41|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op19_read_state2     |       and|   0|  0|   2|           1|           1|
    |tmp_i_248_nbreadreq_fu_40_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_26_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  14|           7|           6|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |rx_readReqTable_upd_req_blk_n  |   9|          2|    1|          2|
    |tx_readReqTable_upd_blk_n      |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  27|          6|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |tmp_i_reg_54             |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|           read_req_table|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|           read_req_table|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|           read_req_table|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|           read_req_table|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|           read_req_table|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|           read_req_table|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|           read_req_table|  return value|
|tx_readReqTable_upd_dout                |   in|   40|     ap_fifo|      tx_readReqTable_upd|       pointer|
|tx_readReqTable_upd_num_data_valid      |   in|    2|     ap_fifo|      tx_readReqTable_upd|       pointer|
|tx_readReqTable_upd_fifo_cap            |   in|    2|     ap_fifo|      tx_readReqTable_upd|       pointer|
|tx_readReqTable_upd_empty_n             |   in|    1|     ap_fifo|      tx_readReqTable_upd|       pointer|
|tx_readReqTable_upd_read                |  out|    1|     ap_fifo|      tx_readReqTable_upd|       pointer|
|rx_readReqTable_upd_req_dout            |   in|   41|     ap_fifo|  rx_readReqTable_upd_req|       pointer|
|rx_readReqTable_upd_req_num_data_valid  |   in|    2|     ap_fifo|  rx_readReqTable_upd_req|       pointer|
|rx_readReqTable_upd_req_fifo_cap        |   in|    2|     ap_fifo|  rx_readReqTable_upd_req|       pointer|
|rx_readReqTable_upd_req_empty_n         |   in|    1|     ap_fifo|  rx_readReqTable_upd_req|       pointer|
|rx_readReqTable_upd_req_read            |  out|    1|     ap_fifo|  rx_readReqTable_upd_req|       pointer|
+----------------------------------------+-----+-----+------------+-------------------------+--------------+

