
Utilization Design Information:
-------------------
Target Device    : xc7k325t
Target Package   : ffg900
Target Speed     : -1
Command Options  : -file fpgaTop_utilization_placed.rpt

Slice Logic
+----------------------------+---------+----------+--------------+----------+
|Site Type                   |     Used|     Loced|     Available|     Util%|
+----------------------------+---------+----------+--------------+----------+
|Slice LUTs                  |     4066|         0|        203800|      1.99|
|  LUT as Logic              |     3890|         0|        203800|      1.90|
|  LUT as Memory             |      176|         0|         64000|      0.27|
|    LUT as Distributed RAM  |      176|         0|              |          |
|    LUT as Shift Register   |        0|         0|              |          |
|Slice Registers             |     4053|         0|        407600|      0.99|
|  Register as Flip Flop     |     4053|         0|        407600|      0.99|
|  Register as Latch         |        0|         0|        407600|      0.00|
|F7 Muxes                    |        3|         0|        101900|      0.01|
|F8 Muxes                    |        0|         0|         50950|      0.00|
+----------------------------+---------+----------+--------------+----------+
                                                                             

Slice Logic Distribution
+-------------------------------------------------------------+-----------+----------+--------------+----------+
|Site Type                                                    |       Used|     Loced|     Available|     Util%|
+-------------------------------------------------------------+-----------+----------+--------------+----------+
|Slice                                                        |       1633|         0|         50950|      3.20|
|LUT as Logic                                                 |       3890|         0|        203800|      1.90|
|  using O5 output only                                       |          0|          |              |          |
|  using O6 output only                                       |       3855|          |              |          |
|  using O5 and O6                                            |         35|          |              |          |
|LUT as Memory                                                |        176|         0|         64000|      0.27|
|  LUT as Distributed RAM                                     |        176|         0|              |          |
|    using O5 output only                                     |          0|          |              |          |
|    using O6 output only                                     |          0|          |              |          |
|    using O5 and O6                                          |        176|          |              |          |
|  LUT as Shift Register                                      |          0|         0|              |          |
|LUT Flip Flop Pairs                                          |       5081|         0|        203800|      2.49|
|  fully used LUT-FF pairs                                    |       2724|          |              |          |
|  LUT-FF pairs with unused LUT                               |       1015|          |              |          |
|  LUT-FF pairs with unused Flip Flop                         |       1342|          |              |          |
|Unique Control sets                                          |        148|          |              |          |
|Minimum number of registers lost to control set restriction  |  459(Lost)|          |              |          |
+-------------------------------------------------------------+-----------+----------+--------------+----------+
                                                                                                                

Memory
+-----------------+---------+----------+--------------+----------+
|Site Type        |     Used|     Loced|     Available|     Util%|
+-----------------+---------+----------+--------------+----------+
|RAMB36/FIFO36    |        1|         0|           445|      0.22|
|  RAMB36E1 only  |        1|          |              |          |
|RAMB18/FIFO18    |        0|         0|           890|      0.00|
+-----------------+---------+----------+--------------+----------+
                                                                  

DSP
+--------------+---------+----------+--------------+----------+
|Site Type     |     Used|     Loced|     Available|     Util%|
+--------------+---------+----------+--------------+----------+
|DSPs          |        0|         0|           840|      0.00|
+--------------+---------+----------+--------------+----------+
                                                               

IO and GTX Specific
+------------------------------------------+---------+----------+--------------+----------+
|Site Type                                 |     Used|     Loced|     Available|     Util%|
+------------------------------------------+---------+----------+--------------+----------+
|Bonded IOB                                |       38|        38|           500|      7.60|
|  IOB Master Pads                         |       19|          |              |          |
|  IOB Slave Pads                          |       16|          |              |          |
|Bonded IPADs                              |        2|         2|            50|      4.00|
|Bonded OPADs                              |        0|         0|            32|      0.00|
|GTXE2_CHANNEL                             |        0|         0|            16|      0.00|
|GTXE2_COMMON                              |        0|         0|             4|      0.00|
|IBUFGDS                                   |        0|         0|           480|      0.00|
|IDELAYCTRL                                |        1|         0|            10|     10.00|
|IN_FIFO                                   |        0|         0|            40|      0.00|
|OUT_FIFO                                  |        0|         0|            40|      0.00|
|PHASER_REF                                |        0|         0|            10|      0.00|
|PHY_CONTROL                               |        0|         0|            10|      0.00|
|PHASER_OUT/PHASER_OUT_ADV/PHASER_OUT_PHY  |        0|         0|            40|      0.00|
|PHASER_IN/PHASER_IN_ADV/PHASER_IN_PHY     |        0|         0|            40|      0.00|
|IDELAYE2/IDELAYE2_FINEDELAY               |        1|         1|           500|      0.20|
|  IDELAYE2 only                           |        1|         1|              |          |
|ODELAYE2/ODELAYE2_FINEDELAY               |        0|         0|           150|      0.00|
|IBUFDS_GTE2                               |        1|         1|             8|     12.50|
|ILOGICE2/ILOGICE3/ISERDESE2s              |        0|         0|           500|      0.00|
|OLOGICE2/OLOGICE3/OSERDESE2s              |        0|         0|           500|      0.00|
+------------------------------------------+---------+----------+--------------+----------+
                                                                                           

Clocking
+--------------+---------+----------+--------------+----------+
|Site Type     |     Used|     Loced|     Available|     Util%|
+--------------+---------+----------+--------------+----------+
|BUFGCTRL      |        2|         0|            32|      6.25|
|MMCME2_ADV    |        0|         0|            10|      0.00|
|PLLE2_ADV     |        0|         0|            10|      0.00|
|BUFMRCE       |        0|         0|            20|      0.00|
|BUFHCE        |        0|         0|           168|      0.00|
|BUFR          |        1|         0|            40|      2.50|
+--------------+---------+----------+--------------+----------+
                                                               

Specific Feature
+--------------+---------+----------+--------------+----------+
|Site Type     |     Used|     Loced|     Available|     Util%|
+--------------+---------+----------+--------------+----------+
|BSCANE2       |        0|         0|             4|      0.00|
|CAPTUREE2     |        0|         0|             1|      0.00|
|DNA_PORT      |        0|         0|             1|      0.00|
|EFUSE_USR     |        0|         0|             1|      0.00|
|FRAME_ECCE2   |        0|         0|             1|      0.00|
|ICAPE2        |        0|         0|             2|      0.00|
|PCIE_2_1      |        0|         0|             1|      0.00|
|STARTUPE2     |        0|         0|             1|      0.00|
|XADC          |        0|         0|             1|      0.00|
+--------------+---------+----------+--------------+----------+
                                                               

Primitives
+-------------+---------+
|Ref Name     |     Used|
+-------------+---------+
|FDCE         |     2911|
|LUT6         |     1581|
|FDRE         |      941|
|LUT5         |      788|
|LUT2         |      540|
|LUT3         |      486|
|LUT4         |      437|
|RAMD32       |      264|
|FDSE         |      178|
|LUT1         |       93|
|RAMS32       |       88|
|CARRY4       |       79|
|FDPE         |       23|
|OBUF         |       20|
|IBUF         |       17|
|ODDR         |       11|
|MUXF7        |        3|
|BUFG         |        2|
|IDELAYE2     |        1|
|IDELAYCTRL   |        1|
|IBUFDS_GTE2  |        1|
|IBUFDS       |        1|
|OBUFT        |        1|
|RAMB36E1     |        1|
|BUFR         |        1|
+-------------+---------+
                         

Black Boxes
+-------------+---------+
|Ref Name     |     Used|
+-------------+---------+
                         

Instantiated Netlists
+-------------+---------+
|Ref Name     |     Used|
+-------------+---------+
                         

