digraph "CFG for '_Z21tanhActivationForwardPfS_ii' function" {
	label="CFG for '_Z21tanhActivationForwardPfS_ii' function";

	Node0x5747c40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = mul nsw i32 %3, %2\l  %15 = icmp slt i32 %13, %14\l  br i1 %15, label %16, label %51\l|{<s0>T|<s1>F}}"];
	Node0x5747c40:s0 -> Node0x5749be0;
	Node0x5747c40:s1 -> Node0x5749c70;
	Node0x5749be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%16:\l16:                                               \l  %17 = sext i32 %13 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %0, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %20 = tail call float @llvm.fabs.f32(float %19)\l  %21 = fcmp olt float %20, 6.250000e-01\l  br i1 %21, label %22, label %30\l|{<s0>T|<s1>F}}"];
	Node0x5749be0:s0 -> Node0x574b400;
	Node0x5749be0:s1 -> Node0x574b490;
	Node0x574b400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%22:\l22:                                               \l  %23 = fmul float %19, %19\l  %24 = tail call float @llvm.fmuladd.f32(float %23, float 0xBF7758E7A0000000,\l... float 0x3F95211920000000)\l  %25 = tail call float @llvm.fmuladd.f32(float %23, float %24, float\l... 0xBFAB8389C0000000)\l  %26 = tail call float @llvm.fmuladd.f32(float %23, float %25, float\l... 0x3FC1107040000000)\l  %27 = tail call float @llvm.fmuladd.f32(float %23, float %26, float\l... 0xBFD5555320000000)\l  %28 = fmul float %20, %27\l  %29 = tail call float @llvm.fmuladd.f32(float %23, float %28, float %20)\l  br label %47\l}"];
	Node0x574b400 -> Node0x574bfd0;
	Node0x574b490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%30:\l30:                                               \l  %31 = fmul float %20, 2.000000e+00\l  %32 = fmul float %31, 0x3FF7154760000000\l  %33 = tail call float @llvm.rint.f32(float %32)\l  %34 = fcmp ogt float %31, 0x40562E4300000000\l  %35 = fneg float %32\l  %36 = tail call float @llvm.fma.f32(float %31, float 0x3FF7154760000000,\l... float %35)\l  %37 = tail call float @llvm.fma.f32(float %31, float 0x3E54AE0BE0000000,\l... float %36)\l  %38 = fsub float %32, %33\l  %39 = fadd float %37, %38\l  %40 = tail call float @llvm.exp2.f32(float %39)\l  %41 = fptosi float %33 to i32\l  %42 = tail call float @llvm.amdgcn.ldexp.f32(float %40, i32 %41)\l  %43 = fadd float %42, 1.000000e+00\l  %44 = select i1 %34, float 0x7FF0000000000000, float %43\l  %45 = tail call float @llvm.amdgcn.rcp.f32(float %44)\l  %46 = tail call float @llvm.fmuladd.f32(float %45, float -2.000000e+00,\l... float 1.000000e+00)\l  br label %47\l}"];
	Node0x574b490 -> Node0x574bfd0;
	Node0x574bfd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%47:\l47:                                               \l  %48 = phi float [ %29, %22 ], [ %46, %30 ]\l  %49 = tail call float @llvm.copysign.f32(float %48, float %19)\l  %50 = getelementptr inbounds float, float addrspace(1)* %1, i64 %17\l  store float %49, float addrspace(1)* %50, align 4, !tbaa !7\l  br label %51\l}"];
	Node0x574bfd0 -> Node0x5749c70;
	Node0x5749c70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  ret void\l}"];
}
