// Seed: 1712960540
module module_0 (
    output supply0 id_0,
    input tri id_1,
    output wire id_2
);
  assign id_2 = id_1;
  reg id_4;
  id_5 :
  assert property (@(*) 1'b0) @(id_4 or negedge 1 > id_1) id_5 = 1;
  initial id_5 <= 1 - id_1;
  initial begin
    id_0 = 1;
  end
  always return 1;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output supply0 id_2,
    output uwire id_3,
    input tri id_4,
    input wor id_5,
    output supply1 id_6,
    input supply1 id_7
);
  wire id_9, id_10;
  assign id_6 = id_4;
  module_0(
      id_6, id_5, id_3
  );
endmodule
