$date
	Sun Oct 23 02:39:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#342755
b110 !
1"
#342758
b110 &
b110 %
1$
#342759
0"
#342762
b11 &
b11 %
#342766
b1010 &
b1010 %
#342770
b101 &
b101 %
#342774
b10000 &
b10000 %
#342778
b1000 &
b1000 %
#342782
b100 &
b100 %
#342786
b10 &
b10 %
#342790
b1 &
1#
b1 %
#342794
b0 &
b0 %
0#
0$
#1322007
b10111 !
1"
#1322010
b10111 &
b10111 %
1$
#1322011
0"
#1322014
b1000110 &
b1000110 %
#1322018
b100011 &
b100011 %
#1322022
b1101010 &
b1101010 %
#1322026
b110101 &
b110101 %
#1322030
b10100000 &
b10100000 %
#1322034
b1010000 &
b1010000 %
#1322038
b101000 &
b101000 %
#1322042
b10100 &
b10100 %
#1322046
b1010 &
b1010 %
#1322050
b101 &
b101 %
#1322054
b10000 &
b10000 %
#1322058
b1000 &
b1000 %
#1322062
b100 &
b100 %
#1322066
b10 &
b10 %
#1322070
b1 &
1#
b1 %
#1322074
b0 &
b0 %
0#
0$
#2312708
b110 !
1"
#2312710
b110 &
b110 %
1$
#2312711
0"
#2312714
b11 &
b11 %
#2312718
b1010 &
b1010 %
#2312722
b101 &
b101 %
#2312726
b10000 &
b10000 %
#2312730
b1000 &
b1000 %
#2312734
b100 &
b100 %
#2312738
b10 &
b10 %
#2312742
b1 &
1#
b1 %
#2312746
b0 &
b0 %
0#
0$
#4500012
