Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 01:21:53 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                       Path #1                                                                                       |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                               3.125 |                                                                                                                                                                                                   3.125 |
| Path Delay                |                   1.162 |                                                                                                                                                                              17.952 |                                                                                                                                                                                                  16.831 |
| Logic Delay               | 0.097(9%)               | 4.558(26%)                                                                                                                                                                          | 4.618(28%)                                                                                                                                                                                              |
| Net Delay                 | 1.065(91%)              | 13.394(74%)                                                                                                                                                                         | 12.213(72%)                                                                                                                                                                                             |
| Clock Skew                |                  -0.044 |                                                                                                                                                                               0.292 |                                                                                                                                                                                                  -0.294 |
| Slack                     |                   1.911 |                                                                                                                                                                             -14.543 |                                                                                                                                                                                                 -14.008 |
| Timing Exception          |                         |                                                                                                                                                                                     |                                                                                                                                                                                                         |
| Bounding Box Size         | 0% x 0%                 | 24% x 3%                                                                                                                                                                            | 14% x 5%                                                                                                                                                                                                |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                                                                              | (0, 1)                                                                                                                                                                                                  |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                 359 |                                                                                                                                                                                                     271 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                       0 |                                                                                                                                                                                  34 |                                                                                                                                                                                                      38 |
| Routes                    |                       1 |                                                                                                                                                                                  35 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                 | clk                                                                                                                                                                                                     |
| End Point Clock           | clk                     | clk                                                                                                                                                                                 | clk                                                                                                                                                                                                     |
| DSP Block                 | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                                    |
| BRAM                      | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                                    |
| IO Crossings              |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                       0 |
| High Fanout               |                       4 |                                                                                                                                                                                  52 |                                                                                                                                                                                                      45 |
| Dont Touch                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[116]/C       | muon_cand_7.pt_0_rep1/C                                                                                                                                                             | sr_p.sr_1_15.roi_ret_30911_rep_101/C                                                                                                                                                                    |
| End Point Pin             | muon_cand_7.pt_0_rep1/D | sr_p.sr_1_15.roi_ret_30911_rep_101/D                                                                                                                                                | sr_p.sr_2_15.pt_ret_332/D                                                                                                                                                                               |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                          Path #2                                                                                         |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                    3.125 |                                                                                                                                                                               3.125 |
| Path Delay                |                   1.162 |                                                                                                                                                                                   17.939 |                                                                                                                                                                              16.596 |
| Logic Delay               | 0.097(9%)               | 4.440(25%)                                                                                                                                                                               | 4.270(26%)                                                                                                                                                                          |
| Net Delay                 | 1.065(91%)              | 13.499(75%)                                                                                                                                                                              | 12.326(74%)                                                                                                                                                                         |
| Clock Skew                |                  -0.044 |                                                                                                                                                                                    0.285 |                                                                                                                                                                              -0.286 |
| Slack                     |                   1.911 |                                                                                                                                                                                  -14.537 |                                                                                                                                                                             -13.765 |
| Timing Exception          |                         |                                                                                                                                                                                          |                                                                                                                                                                                     |
| Bounding Box Size         | 0% x 0%                 | 27% x 3%                                                                                                                                                                                 | 13% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                      337 |                                                                                                                                                                                 303 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Fixed Route               |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                       0 |                                                                                                                                                                                       35 |                                                                                                                                                                                  34 |
| Routes                    |                       1 |                                                                                                                                                                                       35 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                      | clk                                                                                                                                                                                 |
| End Point Clock           | clk                     | clk                                                                                                                                                                                      | clk                                                                                                                                                                                 |
| DSP Block                 | None                    | None                                                                                                                                                                                     | None                                                                                                                                                                                |
| BRAM                      | None                    | None                                                                                                                                                                                     | None                                                                                                                                                                                |
| IO Crossings              |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| PBlocks                   |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| High Fanout               |                       4 |                                                                                                                                                                                       50 |                                                                                                                                                                                  45 |
| Dont Touch                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Mark Debug                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[116]/C       | muon_cand_7.pt_0_rep1/C                                                                                                                                                                  | sr_p.sr_1_15.roi_ret_14815/C                                                                                                                                                        |
| End Point Pin             | muon_cand_7.pt_0_rep1/D | sr_p.sr_1_15.roi_ret_14815/D                                                                                                                                                             | sr_p.sr_2_15.pt_ret_332/D                                                                                                                                                           |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                       Path #3                                                                                       |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                               3.125 |                                                                                                                                                                                    3.125 |
| Path Delay                |                   1.162 |                                                                                                                                                                              17.863 |                                                                                                                                                                                   16.773 |
| Logic Delay               | 0.097(9%)               | 4.558(26%)                                                                                                                                                                          | 4.209(26%)                                                                                                                                                                               |
| Net Delay                 | 1.065(91%)              | 13.305(74%)                                                                                                                                                                         | 12.564(74%)                                                                                                                                                                              |
| Clock Skew                |                  -0.044 |                                                                                                                                                                               0.213 |                                                                                                                                                                                   -0.205 |
| Slack                     |                   1.911 |                                                                                                                                                                             -14.533 |                                                                                                                                                                                  -13.861 |
| Timing Exception          |                         |                                                                                                                                                                                     |                                                                                                                                                                                          |
| Bounding Box Size         | 0% x 0%                 | 24% x 3%                                                                                                                                                                            | 14% x 4%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)                  | (1, 1)                                                                                                                                                                              | (0, 0)                                                                                                                                                                                   |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                 359 |                                                                                                                                                                                      276 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Fixed Route               |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                       0 |                                                                                                                                                                                  34 |                                                                                                                                                                                       35 |
| Routes                    |                       1 |                                                                                                                                                                                  35 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      |
| End Point Clock           | clk                     | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      |
| DSP Block                 | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                     |
| BRAM                      | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                     |
| IO Crossings              |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| PBlocks                   |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| High Fanout               |                       4 |                                                                                                                                                                                  52 |                                                                                                                                                                                       45 |
| Dont Touch                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Mark Debug                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[116]/C       | muon_cand_7.pt_0_rep1/C                                                                                                                                                             | sr_p.sr_1_15.roi_ret_30911/C                                                                                                                                                             |
| End Point Pin             | muon_cand_7.pt_0_rep1/D | sr_p.sr_1_15.roi_ret_30911/D                                                                                                                                                        | sr_p.sr_2_15.pt_ret_332/D                                                                                                                                                                |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                          Path #4                                                                                         |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                    3.125 |                                                                                                                                                                                                   3.125 |
| Path Delay                |                   1.162 |                                                                                                                                                                                   17.928 |                                                                                                                                                                                                  17.296 |
| Logic Delay               | 0.097(9%)               | 4.394(25%)                                                                                                                                                                               | 4.462(26%)                                                                                                                                                                                              |
| Net Delay                 | 1.065(91%)              | 13.534(75%)                                                                                                                                                                              | 12.834(74%)                                                                                                                                                                                             |
| Clock Skew                |                  -0.044 |                                                                                                                                                                                    0.292 |                                                                                                                                                                                                  -0.295 |
| Slack                     |                   1.911 |                                                                                                                                                                                  -14.519 |                                                                                                                                                                                                 -14.474 |
| Timing Exception          |                         |                                                                                                                                                                                          |                                                                                                                                                                                                         |
| Bounding Box Size         | 0% x 0%                 | 24% x 3%                                                                                                                                                                                 | 14% x 5%                                                                                                                                                                                                |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                                                  |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                      338 |                                                                                                                                                                                                     282 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                       0 |                                                                                                                                                                                       35 |                                                                                                                                                                                                      38 |
| Routes                    |                       1 |                                                                                                                                                                                       36 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                     |
| End Point Clock           | clk                     | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                     |
| DSP Block                 | None                    | None                                                                                                                                                                                     | None                                                                                                                                                                                                    |
| BRAM                      | None                    | None                                                                                                                                                                                     | None                                                                                                                                                                                                    |
| IO Crossings              |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| High Fanout               |                       4 |                                                                                                                                                                                       49 |                                                                                                                                                                                                      45 |
| Dont Touch                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                       0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[116]/C       | muon_cand_7.pt_0_rep1/C                                                                                                                                                                  | sr_p.sr_1_9.sector_ret_669_rep_94/C                                                                                                                                                                     |
| End Point Pin             | muon_cand_7.pt_0_rep1/D | sr_p.sr_1_9.sector_ret_669_rep_94/D                                                                                                                                                      | sr_p.sr_2_15.pt_ret_332/D                                                                                                                                                                               |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                 Path #5                                                                                                 |       WorstPath from Dst      |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                                    3.125 |                                                                                                                                                                                                   3.125 |                         3.125 |
| Path Delay                |                                                                                                                                                                                   17.928 |                                                                                                                                                                                                  17.296 |                         3.790 |
| Logic Delay               | 4.394(25%)                                                                                                                                                                               | 4.462(26%)                                                                                                                                                                                              | 0.558(15%)                    |
| Net Delay                 | 13.534(75%)                                                                                                                                                                              | 12.834(74%)                                                                                                                                                                                             | 3.232(85%)                    |
| Clock Skew                |                                                                                                                                                                                    0.292 |                                                                                                                                                                                                  -0.295 |                        -0.351 |
| Slack                     |                                                                                                                                                                                  -14.519 |                                                                                                                                                                                                 -14.474 |                        -1.025 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                         |                               |
| Bounding Box Size         | 24% x 3%                                                                                                                                                                                 | 14% x 5%                                                                                                                                                                                                | 13% x 2%                      |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                                                  | (1, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                      338 |                                                                                                                                                                                                     282 |                            20 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                             0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                            | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                      38 |                             4 |
| Routes                    |                                                                                                                                                                                       36 |                                                                                                                                                                                                      38 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT4 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                     | clk                           |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                     | clk                           |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                    | None                          |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                    | None                          |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                             0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                             0 |
| High Fanout               |                                                                                                                                                                                       49 |                                                                                                                                                                                                      45 |                            12 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                             0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                                  | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                  | FDRE/D                        |
| Start Point Pin           | muon_cand_7.pt_0_rep1/C                                                                                                                                                                  | sr_p.sr_1_9.sector_ret_669_rep_94/C                                                                                                                                                                     | sr_p.sr_2_15.pt_ret_332/C     |
| End Point Pin             | sr_p.sr_1_9.sector_ret_669_rep_94/D                                                                                                                                                      | sr_p.sr_2_15.pt_ret_332/D                                                                                                                                                                               | sr_p.sr_1[254]/D              |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #6                                                                                         |  WorstPath from Dst  |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                    3.125 |                3.125 |
| Path Delay                |                    0.879 |                                                                                                                                                                                   17.481 |                1.016 |
| Logic Delay               | 0.097(12%)               | 4.412(26%)                                                                                                                                                                               | 0.096(10%)           |
| Net Delay                 | 0.782(88%)               | 13.069(74%)                                                                                                                                                                              | 0.920(90%)           |
| Clock Skew                |                   -0.114 |                                                                                                                                                                                   -0.105 |                0.000 |
| Slack                     |                    2.123 |                                                                                                                                                                                  -14.470 |                2.101 |
| Timing Exception          |                          |                                                                                                                                                                                          |                      |
| Bounding Box Size         | 7% x 1%                  | 23% x 3%                                                                                                                                                                                 | 6% x 0%              |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                   | (1, 0)               |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      305 |                    1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                    0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                    0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                    0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                    0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed         |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                    0 |
| Routes                    |                        1 |                                                                                                                                                                                       35 |                    1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                      | clk                  |
| End Point Clock           | clk                      | clk                                                                                                                                                                                      | clk                  |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                 |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                 |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                    0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                    0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                    0 |
| High Fanout               |                        4 |                                                                                                                                                                                       59 |                    1 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                    0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                    0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C               |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D               |
| Start Point Pin           | sr_p.sr_15[213]/C        | muon_cand_13.pt_1_rep2/C                                                                                                                                                                 | sr_p.sr_1_6.roi[0]/C |
| End Point Pin             | muon_cand_13.pt_1_rep2/D | sr_p.sr_1_6.roi[0]/D                                                                                                                                                                     | sr_p.sr_2_6.roi[0]/D |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                       Path #7                                                                                       |              WorstPath from Dst              |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                               3.125 |                                        3.125 |
| Path Delay                |                   1.162 |                                                                                                                                                                              17.874 |                                        4.232 |
| Logic Delay               | 0.097(9%)               | 4.558(26%)                                                                                                                                                                          | 0.868(21%)                                   |
| Net Delay                 | 1.065(91%)              | 13.316(74%)                                                                                                                                                                         | 3.364(79%)                                   |
| Clock Skew                |                  -0.044 |                                                                                                                                                                               0.292 |                                       -0.434 |
| Slack                     |                   1.911 |                                                                                                                                                                             -14.465 |                                       -1.549 |
| Timing Exception          |                         |                                                                                                                                                                                     |                                              |
| Bounding Box Size         | 0% x 0%                 | 24% x 3%                                                                                                                                                                            | 7% x 5%                                      |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                                                                              | (0, 1)                                       |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                 359 |                                           77 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                   0 |                                            0 |
| Fixed Route               |                       0 |                                                                                                                                                                                   0 |                                            0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                   0 |                                            0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                   0 |                                            0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                        | Safely Timed                                 |
| Logic Levels              |                       0 |                                                                                                                                                                                  34 |                                            7 |
| Routes                    |                       1 |                                                                                                                                                                                  35 |                                            7 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                 | clk                                          |
| End Point Clock           | clk                     | clk                                                                                                                                                                                 | clk                                          |
| DSP Block                 | None                    | None                                                                                                                                                                                | None                                         |
| BRAM                      | None                    | None                                                                                                                                                                                | None                                         |
| IO Crossings              |                       0 |                                                                                                                                                                                   0 |                                            0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                   0 |                                            0 |
| PBlocks                   |                       0 |                                                                                                                                                                                   0 |                                            0 |
| High Fanout               |                       4 |                                                                                                                                                                                  52 |                                           49 |
| Dont Touch                |                       0 |                                                                                                                                                                                   0 |                                            0 |
| Mark Debug                |                       0 |                                                                                                                                                                                   0 |                                            0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                              | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                              | FDRE/D                                       |
| Start Point Pin           | sr_p.sr_15[116]/C       | muon_cand_7.pt_0_rep1/C                                                                                                                                                             | sr_p.sr_1_15.roi_ret_30911_rep_100/C         |
| End Point Pin             | muon_cand_7.pt_0_rep1/D | sr_p.sr_1_15.roi_ret_30911_rep_100/D                                                                                                                                                | sr_p.sr_2_15.sector_ret_240/D                |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                       Path #8                                                                                       |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                               3.125 |                                                                                                                                                                                    3.125 |
| Path Delay                |                   1.162 |                                                                                                                                                                              17.868 |                                                                                                                                                                                   16.678 |
| Logic Delay               | 0.097(9%)               | 4.558(26%)                                                                                                                                                                          | 4.258(26%)                                                                                                                                                                               |
| Net Delay                 | 1.065(91%)              | 13.310(74%)                                                                                                                                                                         | 12.420(74%)                                                                                                                                                                              |
| Clock Skew                |                  -0.044 |                                                                                                                                                                               0.292 |                                                                                                                                                                                   -0.430 |
| Slack                     |                   1.911 |                                                                                                                                                                             -14.459 |                                                                                                                                                                                  -13.991 |
| Timing Exception          |                         |                                                                                                                                                                                     |                                                                                                                                                                                          |
| Bounding Box Size         | 0% x 0%                 | 24% x 3%                                                                                                                                                                            | 11% x 5%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                                                                              | (0, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                 359 |                                                                                                                                                                                      355 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Fixed Route               |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                       0 |                                                                                                                                                                                  34 |                                                                                                                                                                                       35 |
| Routes                    |                       1 |                                                                                                                                                                                  35 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT2 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      |
| End Point Clock           | clk                     | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      |
| DSP Block                 | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                     |
| BRAM                      | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                     |
| IO Crossings              |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| PBlocks                   |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| High Fanout               |                       4 |                                                                                                                                                                                  52 |                                                                                                                                                                                       63 |
| Dont Touch                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Mark Debug                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[116]/C       | muon_cand_7.pt_0_rep1/C                                                                                                                                                             | sr_p.sr_1_15.roi_ret_30911_rep_102/C                                                                                                                                                     |
| End Point Pin             | muon_cand_7.pt_0_rep1/D | sr_p.sr_1_15.roi_ret_30911_rep_102/D                                                                                                                                                | sr_p.sr_2_15.pt_ret_297/D                                                                                                                                                                |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                            Path #9                                                                                            |       WorstPath from Dst      |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                                    3.125 |                                                                                                                                                                                         3.125 |                         3.125 |
| Path Delay                |                                                                                                                                                                                   17.928 |                                                                                                                                                                                        17.141 |                         3.414 |
| Logic Delay               | 4.394(25%)                                                                                                                                                                               | 4.183(25%)                                                                                                                                                                                    | 0.504(15%)                    |
| Net Delay                 | 13.534(75%)                                                                                                                                                                              | 12.958(75%)                                                                                                                                                                                   | 2.910(85%)                    |
| Clock Skew                |                                                                                                                                                                                    0.292 |                                                                                                                                                                                        -0.432 |                        -0.180 |
| Slack                     |                                                                                                                                                                                  -14.519 |                                                                                                                                                                                       -14.456 |                        -0.477 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                               |                               |
| Bounding Box Size         | 24% x 3%                                                                                                                                                                                 | 14% x 5%                                                                                                                                                                                      | 14% x 3%                      |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                                        | (1, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                      338 |                                                                                                                                                                                           279 |                            20 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                             0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                  | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |                             4 |
| Routes                    |                                                                                                                                                                                       36 |                                                                                                                                                                                            36 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           | clk                           |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           | clk                           |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                          | None                          |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                          | None                          |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                             0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                             0 |
| High Fanout               |                                                                                                                                                                                       49 |                                                                                                                                                                                            45 |                            16 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                             0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                        | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                        | FDRE/D                        |
| Start Point Pin           | muon_cand_7.pt_0_rep1/C                                                                                                                                                                  | sr_p.sr_1_9.sector_ret_669_rep_94/C                                                                                                                                                           | sr_p.sr_2_15.pt_ret_239/C     |
| End Point Pin             | sr_p.sr_1_9.sector_ret_669_rep_94/D                                                                                                                                                      | sr_p.sr_2_15.pt_ret_239/D                                                                                                                                                                     | sr_p.sr_1[245]/D              |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                    Path #10                                                                                    |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                                                          3.125 |                                                                                                                                                                                              3.125 |
| Path Delay                |                   1.162 |                                                                                                                                                                         17.613 |                                                                                                                                                                                             16.367 |
| Logic Delay               | 0.097(9%)               | 4.282(25%)                                                                                                                                                                     | 4.178(26%)                                                                                                                                                                                         |
| Net Delay                 | 1.065(91%)              | 13.331(75%)                                                                                                                                                                    | 12.189(74%)                                                                                                                                                                                        |
| Clock Skew                |                  -0.044 |                                                                                                                                                                          0.056 |                                                                                                                                                                                             -0.017 |
| Slack                     |                   1.911 |                                                                                                                                                                        -14.440 |                                                                                                                                                                                            -13.267 |
| Timing Exception          |                         |                                                                                                                                                                                |                                                                                                                                                                                                    |
| Bounding Box Size         | 0% x 0%                 | 23% x 3%                                                                                                                                                                       | 14% x 5%                                                                                                                                                                                           |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                                                                         | (0, 1)                                                                                                                                                                                             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                            356 |                                                                                                                                                                                                284 |
| Fixed Loc                 |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                       0 |                                                                                                                                                                             33 |                                                                                                                                                                                                 37 |
| Routes                    |                       1 |                                                                                                                                                                             34 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                            | clk                                                                                                                                                                                                |
| End Point Clock           | clk                     | clk                                                                                                                                                                            | clk                                                                                                                                                                                                |
| DSP Block                 | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                               |
| BRAM                      | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                               |
| IO Crossings              |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| High Fanout               |                       4 |                                                                                                                                                                             52 |                                                                                                                                                                                                 45 |
| Dont Touch                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[116]/C       | muon_cand_7.pt_0_rep1/C                                                                                                                                                        | sr_p.sr_1_9.sector_ret_659_rep_10/C                                                                                                                                                                |
| End Point Pin             | muon_cand_7.pt_0_rep1/D | sr_p.sr_1_9.sector_ret_659_rep_10/D                                                                                                                                            | sr_p.sr_2_15.pt_ret_332/D                                                                                                                                                                          |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement | 28 | 29 | 30 |  31 |  32 |  33 |  34 |  35 | 36 | 37 | 38 |
+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+----+----+----+
| clk             | 3.125ns     |  4 | 11 | 91 | 168 | 154 | 155 | 193 | 136 | 80 |  7 |  1 |
+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.67 |           3.36 |           36215 | 0(0.0%) | 321(1.6%) | 1091(5.5%) | 2187(11.0%) | 5573(27.9%) | 10789(54.1%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D002-freq320retfan10000_rev_1 | 0.89 |           4.32 |           22862 | 0(0.0%) | 318(1.6%) | 1087(5.5%) | 2087(10.5%) | 5544(28.0%) | 10776(54.4%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_512_4 | 0.00 |           1.04 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       100% | (CLEM_X51Y349,CLEL_R_X66Y380)   | muon_sorter_1(93%),wrapper(6%)  |            0% |       4.73778 | 90%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |       131% | (CLEL_R_X47Y341,CLEL_R_X54Y356) | muon_sorter_1(88%),wrapper(11%) |            0% |       4.92839 | 95%          | 0%         |   6% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                1 |       127% | (CLEL_R_X50Y347,CLEM_X51Y348)   | muon_sorter_1(74%),wrapper(25%) |            0% |             5 | 100%         | 0%         |  17% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       124% | (CLEM_X60Y361,CLEM_X64Y368)     | muon_sorter_1(97%)              |            0% |       5.04688 | 93%          | 0%         |  11% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.121% | (CLEM_X45Y342,CLEM_X60Y357)    | muon_sorter_1(87%),wrapper(12%) |            0% |       4.73633 | 91%          | 0%         |   7% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.979% | (CLEM_X35Y320,CLEM_X66Y399)    | muon_sorter_1(65%),wrapper(34%) |            0% |        3.0461 | 57%          | 0%         |  20% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           0.962% | (CLEM_X33Y318,CLEM_X64Y381)    | muon_sorter_1(61%),wrapper(38%) |            0% |        2.9804 | 56%          | 0%         |  22% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.623% | (CLEM_X49Y356,CLEL_R_X72Y395)  | muon_sorter_1(92%),wrapper(7%)  |            0% |       3.19082 | 60%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                2 |           0.031% | (NULL_X319Y362,CLEL_R_X55Y355) | muon_sorter_1(89%),wrapper(10%) |            0% |       5.02455 | 97%          | 0%         |   6% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                4 |           0.292% | (CLEL_R_X55Y339,CLEM_X66Y362)  | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.66731 | 88%          | 0%         |  15% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.638% | (CLEM_X33Y333,CLEM_X64Y364)    | muon_sorter_1(68%),wrapper(31%) |            0% |       3.53596 | 66%          | 0%         |  19% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.300% | (CLEM_X51Y352,CLEM_X66Y383)    | muon_sorter_1(93%),wrapper(6%)  |            0% |       4.63427 | 87%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.437% | (CLEM_X37Y340,CLEL_R_X68Y355)  | muon_sorter_1(89%),wrapper(10%) |            0% |       4.77959 | 91%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.291% | (CLEL_R_X32Y324,CLEM_X63Y387)  | muon_sorter_1(59%),wrapper(40%) |            0% |       3.09292 | 58%          | 0%         |  25% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.285% | (CLEL_R_X32Y322,CLEM_X63Y385)  | muon_sorter_1(59%),wrapper(40%) |            0% |       3.04471 | 57%          | 0%         |  24% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.060% | (CLEM_X35Y333,CLEM_X66Y396)    | muon_sorter_1(69%),wrapper(30%) |            0% |       3.46113 | 64%          | 0%         |  20% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                2 |        86% | (CLEM_X44Y348,CLEM_X47Y351)   | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.98214 | 95%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        85% | (CLEM_X48Y344,CLEM_X51Y347)   | muon_sorter_1(83%),wrapper(16%) |            0% |       4.83854 | 95%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        86% | (CLEM_X56Y344,CLEM_X59Y347)   | muon_sorter_1(98%)              |            0% |        5.2625 | 98%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                2 |        87% | (CLEM_X56Y340,CLEM_X59Y343)   | muon_sorter_1(90%),wrapper(9%)  |            0% |       5.16875 | 98%          | 0%         |   5% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X64Y360,CLEM_X65Y361)   | muon_sorter_1(100%)             |            0% |         4.625 | 90%          | 0%         |  54% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                1 |        89% | (CLEM_X66Y360,CLEM_X67Y361)   | muon_sorter_1(100%)             |            0% |        5.0625 | 95%          | 0%         |  33% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        87% | (CLEM_X44Y336,CLEM_X45Y337)   | muon_sorter_1(94%)              |            0% |       5.33333 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        89% | (CLEM_X44Y334,CLEM_X45Y335)   | muon_sorter_1(85%),wrapper(14%) |            0% |       5.20833 | 100%         | 0%         |   8% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        87% | (CLEM_X46Y332,CLEM_X47Y333)   | muon_sorter_1(94%)              |            0% |       5.08333 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        85% | (CLEL_R_X62Y368,CLEM_X63Y369) | muon_sorter_1(100%)             |            0% |       5.34375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        85% | (CLEM_X64Y368,CLEM_X65Y369)   | muon_sorter_1(100%)             |            0% |       5.15625 | 100%         | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        88% | (CLEM_X60Y366,CLEM_X61Y367)   | muon_sorter_1(100%)             |            0% |       5.16667 | 97%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        85% | (CLEM_X64Y366,CLEM_X65Y367)   | muon_sorter_1(100%)             |            0% |        5.3125 | 100%         | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        87% | (CLEM_X60Y364,CLEM_X61Y365)   | muon_sorter_1(81%),wrapper(18%) |            0% |          4.75 | 89%          | 0%         |  17% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X65Y354   | 384             | 565          | 64%                  | muon_sorter_1(80%),wrapper(19%) | Y                   |
| CLEM_X65Y353   | 384             | 566          | 63%                  | muon_sorter_1(95%)              | Y                   |
| CLEM_X65Y352   | 384             | 567          | 61%                  | muon_sorter_1(80%),wrapper(19%) | Y                   |
| CLEM_X65Y355   | 384             | 564          | 61%                  | muon_sorter_1(95%)              | Y                   |
| CLEM_X65Y356   | 384             | 563          | 60%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X65Y357   | 384             | 562          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y339   | 302             | 580          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y338   | 302             | 581          | 58%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y340   | 302             | 579          | 58%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y340 | 301             | 579          | 57%                  | muon_sorter_1(81%),wrapper(18%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X49Y349 | 317             | 570          | 68%                  | wrapper(50%),muon_sorter_1(50%) | Y                   |
| CLEL_R_X49Y348 | 317             | 571          | 67%                  | muon_sorter_1(66%),wrapper(33%) | Y                   |
| CLEM_X52Y349   | 328             | 570          | 67%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X51Y348   | 324             | 571          | 67%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEL_R_X52Y349 | 330             | 570          | 66%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X50Y348 | 321             | 571          | 66%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X53Y349 | 334             | 570          | 66%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X52Y348   | 328             | 571          | 66%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X51Y349   | 324             | 570          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X51Y347   | 324             | 572          | 65%                  | muon_sorter_1(72%),wrapper(27%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


