#include <stdio.h>
#include <stdlib.h>
#include <assert.h>
#include <limits>

#include "utils.h"

#include "params.h"
#include "memory_controller.h"
#include "scheduler.h"
#include "processor.h"

#include <set>


extern int arches_verbosity;

static UsimmListener* usimm_listener = nullptr;

// ROB Structure, used to release stall on instructions
// when the read request completes
struct robstructure * ROB;

UsimmUsageStats_t usimmUsageStats;

int           max_write_queue_length        [MAX_NUM_CHANNELS];
int           max_read_queue_length         [MAX_NUM_CHANNELS];
long long int accumulated_read_queue_length [MAX_NUM_CHANNELS];

long long int update_mem_count;

long long int total_col_reads       [MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];
long long int total_pre_cmds        [MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];
long long int total_single_col_reads[MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];
long long int current_col_reads     [MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];

// Current Processor Cycle
// long long int CYCLE_VAL;

// DK: Tons of   globals from memory_controller.h
// contains the states of all banks in the system 
bank_t dram_state[MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];

// command issued this cycle to this channel
bool command_issued_current_cycle[MAX_NUM_CHANNELS];

// cas command issued this cycle to this channel
casIssCyc_t cas_issued_current_cycle[MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];

// Per channel read queue
std::list<request_t> read_queue_head [MAX_NUM_CHANNELS];

// Per channel write queue
std::list<request_t> write_queue_head[MAX_NUM_CHANNELS];

// issuables_for_different commands
bool cmd_precharge_issuable         [MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];
bool cmd_all_bank_precharge_issuable[MAX_NUM_CHANNELS][MAX_NUM_RANKS];
bool cmd_powerdown_fast_issuable    [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
bool cmd_powerdown_slow_issuable    [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
bool cmd_powerup_issuable           [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
bool cmd_refresh_issuable           [MAX_NUM_CHANNELS][MAX_NUM_RANKS];


// refresh variables
long long int next_refresh_completion_deadline  [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int last_refresh_completion_deadline  [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
bool          forced_refresh_mode_on            [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
int           refresh_issue_deadline            [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
//int issued_forced_refresh_commands[MAX_NUM_CHANNELS][MAX_NUM_RANKS];
int           num_issued_refreshes              [MAX_NUM_CHANNELS][MAX_NUM_RANKS];

long long int read_queue_length [MAX_NUM_CHANNELS];
long long int write_queue_length[MAX_NUM_CHANNELS];

// Stats
long long int num_read_merge;
long long int num_write_merge;
long long int stats_reads_merged_per_channel [MAX_NUM_CHANNELS];
long long int stats_writes_merged_per_channel[MAX_NUM_CHANNELS];
long long int stats_reads_seen               [MAX_NUM_CHANNELS];
long long int stats_writes_seen              [MAX_NUM_CHANNELS];
long long int stats_reads_completed          [MAX_NUM_CHANNELS];
long long int stats_writes_completed         [MAX_NUM_CHANNELS];

double stats_average_read_latency            [MAX_NUM_CHANNELS];
double stats_average_read_queue_latency      [MAX_NUM_CHANNELS];
double stats_average_write_latency           [MAX_NUM_CHANNELS];
double stats_average_write_queue_latency     [MAX_NUM_CHANNELS];

long long int stats_page_hits           [MAX_NUM_CHANNELS];
double        stats_read_row_hit_rate   [MAX_NUM_CHANNELS];

long long int stats_float_compare   [MAX_NUM_CHANNELS];
long long int stats_float_add       [MAX_NUM_CHANNELS];
long long int stats_int_add         [MAX_NUM_CHANNELS];

// Time spent in various states
long long int stats_time_spent_in_active_standby                    [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int stats_time_spent_in_active_power_down                 [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int stats_time_spent_in_precharge_power_down_fast         [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int stats_time_spent_in_precharge_power_down_slow         [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int stats_time_spent_in_power_up                          [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int last_activate                                         [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int last_refresh                                          [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
double        average_gap_between_activates                         [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
double        average_gap_between_refreshes                         [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int stats_time_spent_terminating_reads_from_other_ranks   [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int stats_time_spent_terminating_writes_to_other_ranks    [MAX_NUM_CHANNELS][MAX_NUM_RANKS];

// Command Counters
long long int stats_num_activate_read   [MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];
long long int stats_num_activate_write  [MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];
long long int stats_num_activate_spec   [MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];
long long int stats_num_activate        [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int stats_num_precharge       [MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];
long long int stats_num_read            [MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];
long long int stats_num_write           [MAX_NUM_CHANNELS][MAX_NUM_RANKS][MAX_NUM_BANKS];
long long int stats_num_powerdown_slow  [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int stats_num_powerdown_fast  [MAX_NUM_CHANNELS][MAX_NUM_RANKS];
long long int stats_num_powerup         [MAX_NUM_CHANNELS][MAX_NUM_RANKS];


#define max(a,b) (((a)>(b))?(a):(b))


// moving window that captures each activate issued in the past
bool activation_record[MAX_NUM_CHANNELS][MAX_NUM_RANKS][BIG_ACTIVATION_WINDOW];

void registerUsimmListener(UsimmListener* listener)
{
    usimm_listener = listener;
}

// record an activate in the activation record
void record_activate(const int channel,
                     const int rank,
                     const long long int cycle)
{
    // can't have two commands issued the same cycle - hence no two activations in the same cycle
    assert(!activation_record[channel][rank][(cycle % BIG_ACTIVATION_WINDOW)]);
    activation_record[channel][rank][(cycle % BIG_ACTIVATION_WINDOW)] = true;
}


// Have there been 3 or less activates in the last T_FAW period 
bool is_T_FAW_met(const int channel,
                  const int rank,
                  const int cycle)
{
    int start               = cycle;
    int number_of_activates = 0;

    if (start >= (int)T_FAW)
    {
        for (int i = 1; i <= (int)T_FAW; i++)
        {
            //printf("accessing activation record [%d][%d][%d]\n", channel, rank, (start-i)%BIG_ACTIVATION_WINDOW);
            if (activation_record[channel][rank][(start - i) % BIG_ACTIVATION_WINDOW])
                number_of_activates++;
        }
    }
    else
    {
        for (int i = 1; i <= start; i++)
        {
            //printf("accessing activation record [%d][%d][%d]\n", channel, rank, (start-i)%BIG_ACTIVATION_WINDOW);
            if (activation_record[channel][rank][(start - i) % BIG_ACTIVATION_WINDOW])
                number_of_activates++;
        }
    }

    return (number_of_activates < 4);
}


// shift the moving window, clear out the past
void flush_activate_record(const int channel,
                           const int rank,
                            Arches::cycles_t cycle)
{
    if (cycle >= T_FAW + PROCESSOR_CLK_MULTIPLIER)
    {
        for (int i = 1; i <= (int)PROCESSOR_CLK_MULTIPLIER; i++)
        {
            activation_record[channel][rank][(cycle - T_FAW - i) % BIG_ACTIVATION_WINDOW] = false; // make sure cycle >tFAW
        }
    }
}


// initialize dram variables and statistics
void init_memory_controller_vars()
{
    num_read_merge  = 0;
    num_write_merge = 0;
    for (int i = 0; i < NUM_CHANNELS; ++i)
    {
        for (int j = 0; j < NUM_RANKS; ++j)
        {
            for (int w = 0; w < BIG_ACTIVATION_WINDOW; ++w)
            {
                activation_record[i][j][w] = false;
            }

            for (int k = 0; k < NUM_BANKS; ++k)
            {
                dram_state[i][j][k].state      = IDLE;
                dram_state[i][j][k].active_row = -1;
                dram_state[i][j][k].next_pre   = -1;
                dram_state[i][j][k].next_pre   = -1;
                dram_state[i][j][k].next_pre   = -1;
                dram_state[i][j][k].next_pre   = -1;

                cmd_precharge_issuable[i][j][k]   = false;

                stats_num_activate_read[i][j][k]  = 0;
                stats_num_activate_write[i][j][k] = 0;
                stats_num_activate_spec[i][j][k]  = 0;
                stats_num_precharge[i][j][k]      = 0;
                stats_num_read[i][j][k]           = 0;
                stats_num_write[i][j][k]          = 0;
                cas_issued_current_cycle[i][j][k] = CIC_NONE;

            }

            cmd_all_bank_precharge_issuable[i][j] = false;
            cmd_powerdown_fast_issuable[i][j]     = false;
            cmd_powerdown_slow_issuable[i][j]     = false;
            cmd_powerup_issuable[i][j]            = false;
            cmd_refresh_issuable[i][j]            = false;

            next_refresh_completion_deadline[i][j] = 8 * T_REFI;
            last_refresh_completion_deadline[i][j] = 0;
            forced_refresh_mode_on[i][j]           = false;
            refresh_issue_deadline[i][j]           = (int)(next_refresh_completion_deadline[i][j] - T_RP - 8 * T_RFC);
            num_issued_refreshes[i][j]             = 0;

            stats_time_spent_in_active_power_down[i][j]         = 0;
            stats_time_spent_in_precharge_power_down_slow[i][j] = 0;
            stats_time_spent_in_precharge_power_down_fast[i][j] = 0;
            last_activate[i][j]                 = 0;
            //If average_gap_between_activates is 0 then we know that there have been no activates to [i][j]
            average_gap_between_activates[i][j] = 0;

            stats_num_powerdown_slow[i][j]  = 0;
            stats_num_powerdown_fast[i][j]  = 0;
            stats_num_powerup[i][j]         = 0;

            stats_num_activate[i][j]        = 0;
        }

        read_queue_head[i].clear();
        write_queue_head[i].clear();

        read_queue_length[i]  = 0;
        write_queue_length[i] = 0;

        command_issued_current_cycle[i] = false;

        // Stats
        stats_reads_merged_per_channel[i]    = 0;
        stats_writes_merged_per_channel[i]   = 0;

        stats_reads_seen[i]                  = 0;
        stats_writes_seen[i]                 = 0;
        stats_reads_completed[i]             = 0;
        stats_writes_completed[i]            = 0;
        stats_average_read_latency[i]        = 0;
        stats_average_read_queue_latency[i]  = 0;
        stats_average_write_latency[i]       = 0;
        stats_average_write_queue_latency[i] = 0;
        stats_page_hits[i]                   = 0;
        stats_read_row_hit_rate[i]           = 0;

        stats_float_compare[i]  = 0;
        stats_float_add[i]      = 0;
        stats_int_add[i]        = 0;
    }
}


/********************************************************/
/*      Utility Functions                               */
/********************************************************/


unsigned int log_base2(unsigned int new_value)
{
    int i;
    for (i = 0; i < 32; i++)
    {
        new_value >>= 1;
        if (new_value == 0)
            break;
    }
    return i;
}

//DK: Most uses of calc_dram_addr are only for the channel.
//    No point in malloc/freeing this structure just to get the channel
int calc_dram_channel(const long long int physical_address)
{
    long long int input_a;
    long long int temp_b;
    long long int temp_a;

    int channelBitWidth = log_base2(NUM_CHANNELS);
    //int rankBitWidth  = log_base2(NUM_RANKS);
    //int bankBitWidth  = log_base2(NUM_BANKS);
    //int rowBitWidth   = log_base2(NUM_ROWS);
    int colBitWidth     = log_base2(NUM_COLUMNS);
    int byteOffsetWidth = log_base2(CACHE_LINE_SIZE);

    //dram_address_t * this_a = (dram_address_t*)malloc(sizeof(dram_address_t));
    //this_a->actual_address = physical_address;

    input_a = physical_address;
    input_a = input_a >> byteOffsetWidth;             // strip out the cache_offset

    if (ADDRESS_MAPPING == 1)
    {
        temp_b  = input_a;
        input_a = input_a >> colBitWidth;
        temp_a  = input_a << colBitWidth;

        temp_b  = input_a;
        input_a = input_a >> channelBitWidth;
        temp_a  = input_a << channelBitWidth;
        return temp_a ^ temp_b;
    }
    else
    {
        temp_b  = input_a;
        input_a = input_a >> channelBitWidth;
        temp_a  = input_a << channelBitWidth;
        return temp_a ^ temp_b;
    }
}


// Function to decompose the incoming DRAM address into the
// constituent channel, rank, bank, row and column ids. 
// Note : To prevent memory leaks, call free() on the pointer returned
// by this function after you have used the return value.
dram_address_t * calc_dram_addr(const long long int physical_address)
{
    long long int input_a;
    long long int temp_b;
    long long int temp_a;

    int channelBitWidth = log_base2(NUM_CHANNELS);
    int rankBitWidth    = log_base2(NUM_RANKS);
    int bankBitWidth    = log_base2(NUM_BANKS);
    int rowBitWidth     = log_base2(NUM_ROWS);
    int colBitWidth     = log_base2(NUM_COLUMNS);
    int byteOffsetWidth = log_base2(CACHE_LINE_SIZE);

    dram_address_t * this_a = (dram_address_t*)malloc(sizeof(dram_address_t));
    this_a->actual_address  = physical_address;
    input_a = physical_address;
    input_a = input_a >> byteOffsetWidth;       // strip out the cache_offset

    if (ADDRESS_MAPPING == 1)
    {
        temp_b  = input_a;
        input_a = input_a >> colBitWidth;
        temp_a  = input_a << colBitWidth;
        this_a->column = temp_a ^ temp_b;       // strip out the column address

        temp_b  = input_a;
        input_a = input_a >> channelBitWidth;
        temp_a  = input_a << channelBitWidth;
        this_a->channel = temp_a ^ temp_b;      // strip out the channel address

        temp_b  = input_a;
        input_a = input_a >> bankBitWidth;
        temp_a  = input_a << bankBitWidth;
        this_a->bank = temp_a ^ temp_b;         // strip out the bank address 

        temp_b  = input_a;
        input_a = input_a >> rankBitWidth;
        temp_a  = input_a << rankBitWidth;
        this_a->rank = temp_a ^ temp_b;         // strip out the rank address

        temp_b  = input_a;
        input_a = input_a >> rowBitWidth;
        temp_a  = input_a << rowBitWidth;
        this_a->row = temp_a ^ temp_b;          // strip out the row number
    }
    else
    {
        temp_b  = input_a;
        input_a = input_a >> channelBitWidth;
        temp_a  = input_a << channelBitWidth;
        this_a->channel = temp_a ^ temp_b;      // strip out the channel address

        temp_b  = input_a;
        input_a = input_a >> bankBitWidth;
        temp_a  = input_a << bankBitWidth;
        this_a->bank = temp_a ^ temp_b;         // strip out the bank address 

        temp_b  = input_a;
        input_a = input_a >> rankBitWidth;
        temp_a  = input_a << rankBitWidth;
        this_a->rank = temp_a ^ temp_b;         // strip out the rank address

        temp_b  = input_a;
        input_a = input_a >> colBitWidth;
        temp_a  = input_a << colBitWidth;
        this_a->column = temp_a ^ temp_b;       // strip out the column address

        temp_b  = input_a;
        input_a = input_a >> rowBitWidth;
        temp_a  = input_a << rowBitWidth;
        this_a->row = temp_a ^ temp_b;          // strip out the row number
    }

    return(this_a);
}

int numDramChannels()
{
    return NUM_CHANNELS;
}

int rowSize()
{
    return NUM_COLUMNS * CACHE_LINE_SIZE;
}

int blockSize()
{
    return CACHE_LINE_SIZE;
}

// Function to decompose the incoming DRAM address into the
// constituent channel, rank, bank, row and column ids. 
// Note : This version does not return a pointer (save calls to malloc/free)
dram_address_t calcDramAddr( Arches::paddr_t physical_address)
{
    long long int input_a;
    long long int temp_b, temp_a;

    const int channelBitWidth = log_base2(NUM_CHANNELS);
    const int rankBitWidth    = log_base2(NUM_RANKS);
    const int bankBitWidth    = log_base2(NUM_BANKS);
    const int rowBitWidth     = log_base2(NUM_ROWS);
    const int colBitWidth     = log_base2(NUM_COLUMNS);
    const int byteOffsetWidth = log_base2(CACHE_LINE_SIZE);

    dram_address_t retVal;
    retVal.actual_address = physical_address;

    input_a = physical_address;
    input_a = input_a >> byteOffsetWidth;       // strip out the cache_offset

    if (ADDRESS_MAPPING == 1)
    {
        temp_b  =  input_a;
        input_a = (input_a >> colBitWidth);
        temp_a  = (input_a << colBitWidth);
        retVal.column = (temp_a ^ temp_b);      // strip out the column address

        temp_b  = input_a;
        input_a = (input_a >> channelBitWidth);
        temp_a  = (input_a << channelBitWidth);
        retVal.channel = (temp_a ^ temp_b);     // strip out the channel address

        temp_b  =  input_a;
        input_a = (input_a >> bankBitWidth);
        temp_a  = (input_a << bankBitWidth);
        retVal.bank = (temp_a ^ temp_b);        // strip out the bank address

        temp_b  =  input_a;
        input_a = (input_a >> rankBitWidth);
        temp_a  = (input_a << rankBitWidth);
        retVal.rank = (temp_a ^ temp_b);        // strip out the rank address

        temp_b  =  input_a;
        input_a = (input_a >> rowBitWidth);
        temp_a  = (input_a << rowBitWidth);
        retVal.row = (temp_a ^ temp_b);         // strip out the row number
    }
    else
    {
        temp_b  =  input_a;
        input_a = (input_a >> channelBitWidth);
        temp_a  = (input_a << channelBitWidth);
        retVal.channel = (temp_a ^ temp_b);     // strip out the channel address

        temp_b  =  input_a;
        input_a = (input_a >> bankBitWidth);
        temp_a  = (input_a << bankBitWidth);
        retVal.bank = (temp_a ^ temp_b);        // strip out the bank address

        temp_b  =  input_a;
        input_a = (input_a >> rankBitWidth);
        temp_a  = (input_a << rankBitWidth);
        retVal.rank = (temp_a ^ temp_b);        // strip out the rank address

        temp_b  =  input_a;
        input_a = (input_a >> colBitWidth);
        temp_a  = (input_a << colBitWidth);
        retVal.column = (temp_a ^ temp_b);      //strip out the column address

        temp_b  =  input_a;
        input_a = (input_a >> rowBitWidth);
        temp_a  = (input_a << rowBitWidth);
        retVal.row = (temp_a ^ temp_b);         // strip out the row number
    }

    return retVal;
}


// Function to create a new request node to be inserted into the read
// or write queue.
request_t init_new_node(const dram_address_t &dram_address,
                        const arches_request_t &archesRequest,
                        Arches::cycles_t arrival_time,
                        const optype_t type)
//                        const int instruction_id,
//                        const long long int instruction_pc)
{
    request_t new_node;

    new_node.physical_address  = dram_address.actual_address;
    new_node.arrival_time      = arrival_time;
    new_node.dispatch_time     = -100;
    new_node.completion_time   = -100;
    new_node.latency           = -100;
    new_node.next_command      = NOP;
    new_node.operation_type    = type;
    new_node.command_issuable  = false;
    new_node.request_served    = false;

    //dram_address_t * this_node_addr = calc_dram_addr(physical_address);

    new_node.dram_addr.actual_address  = dram_address.actual_address;
    new_node.dram_addr.channel         = dram_address.channel;
    new_node.dram_addr.rank            = dram_address.rank;
    new_node.dram_addr.bank            = dram_address.bank;
    new_node.dram_addr.row             = dram_address.row;
    new_node.dram_addr.column          = dram_address.column;

    //TRaX stuff
    //new_node.arches_reqs = std::vector<trax_request>();

    //printf("pushing back, vector addr = %p\n", &(new_node.arches_reqs));
    //printf("newnode addr = %p\n", new_node);
    //printf("size of new req = %d\n", sizeof(trax_request));

    new_node.arches_reqs.push_back(archesRequest);
    //printf("finished push back\n");

    return (new_node);
}


// Function that checks to see if an incoming read can be served by a
// write request pending in the write queue and return
// WQ_LOOKUP_LATENCY if there is a match. Also the function goes over
// the read_queue to see if there is a pending read for the same
// address and avoids duplication. The 2nd read is assumed to be
// serviced when the original request completes.

#define RQ_LOOKUP_LATENCY 1


// Once the completion time of a read is known, this function informs
// the TRaX thread and caches and corrects the "infinite" latency that was assumed
void updateTraxRequest(arches_request_t& request,
                        Arches::cycles_t completion_time)
{
    // printf("\t%u: thread id: %d, which_reg: %d, result: %u, addr: %d\n", i, thread->thread_id, 
    //	 request->arches_reqs[i].which_reg, request->arches_reqs[i].result.udata, request->arches_reqs[i].arches_addr);

    // Move all of this functionality to the UpdateBus? (keep track of of all threads writing to the bus inside the L1, not here)
    //thread->register_ready[which_reg] = completion_time;

    //printf("usimm setting reg %d ready_cycle to %lld, value: %u\n", request->which_reg, request->completion_time, request->result.udata);
    //printf("usimm updating completion time\n");

    // Will need a vector of thread, which_reg, and udata in order to update multiple threads requesting an address on the same line
    //thread->UpdateWriteCycle(which_reg, UNKNOWN_LATENCY, result, completion_time);

    // TODO: This is potentially wasteful since many of the requests may be coming from the same caches
    // Use some kind of structure that only keeps track of the unique caches
//    request.L1->UpdateCache(request.arches_addr, completion_time);
//    request.L1->UpdateBus  (request.arches_addr, completion_time);
//    request.L2->UpdateCache(request.arches_addr, completion_time);

    if (usimm_listener)
    {
        assert(usimm_listener != NULL);
        usimm_listener->UsimmNotifyEvent(completion_time, request);
    }
}


//DK: Use this function to figure out if two reads are on the same line,
///   they should only be 1 dram request
//    usimm assumes 64 byte lines 
//    right now any requests to the same address, only 1 is woken up when usimm returns it
//    set clock multiplier to 1 instead of 4

// assumes cache line aligned by byte address (64 bytes)
//DK: Modified to take a reference to the existing request (if there was one), so it can be "returned" by reference
reqInsertRet_tt::REQ_RET_TYPE read_exists_in_write_or_read_queue(const dram_address_t &physical_address,
                                                                 request_t*& foundRequest)
{
    //printf("checking for duplicate load on line: %lld", physical_address);

    //get channel info
    const int channel = physical_address.channel;

    //printf("checking for duplicate load on line: %lld", physical_address);

/*
    std::list<request_t> &wQueueRef      = write_queue_head[channel];
    std::list<request_t>::iterator wIter = wQueueRef.begin();
    for (; wIter != wQueueRef.end(); ++wIter)
    {
        if (wIter->dram_addr.actual_address == physical_address.actual_address)
        {
            num_read_merge++;
            stats_reads_merged_per_channel[channel]++;
            foundRequest = &(*wIter);
            return reqInsertRet_tt::RRT_WRITE_QUEUE;
        }
    }
*/

    std::list<request_t> &rQueueRef      = read_queue_head[channel];
    std::list<request_t>::iterator rIter = rQueueRef.begin();
    for (; rIter != rQueueRef.end(); ++rIter)
    {
        if (rIter->dram_addr.actual_address == physical_address.actual_address)
        {
            num_read_merge++;
            stats_reads_merged_per_channel[channel]++;
            foundRequest = &(*rIter);
            return reqInsertRet_tt::RRT_READ_QUEUE;
        }
    }

    return reqInsertRet_tt::RRT_UNKNOWN;
}


// Function to merge writes to the same address
bool write_exists_in_write_queue(const dram_address_t &physical_address,
                                 request_t*& foundRequest)
{
    //get channel info
    //dram_address_t * this_addr = calc_dram_addr(physical_address);
    const int channel = physical_address.channel;
    //free(this_addr);

    std::list<request_t> &queueRef      = write_queue_head[channel];
    std::list<request_t>::iterator iter = queueRef.begin();
    for (; iter != queueRef.end(); ++iter)
    {
        if (iter->dram_addr.actual_address == physical_address.actual_address)
        {
            foundRequest = &(*iter);
            num_write_merge++;
            stats_writes_merged_per_channel[channel]++;
            return true;
        }
    }
    return false;
}


// Insert a new read to the read queue
reqInsertRet_t insert_read(const dram_address_t &dram_address,
                           const arches_request_t &arches_request,
                            Arches::cycles_t arrival_time)
//                           const int instruction_id,
//                           const long long int instruction_pc)
{
    //printf("inserting read on cycle %lld\n", arrival_time);
    //printf("DRAM cycle: %lld\n", CYCLE_VAL);

    // save the original word-address, TRaX needs it to update its caches
    //int arches_addr = physical_address;

    // convert the address to byte-addressed, cache-line-aligned
    // multiply by 4 (word -> byte), then mask off bits to get cache line number
    //physical_address *= 4;
    //physical_address &= (0xFFFFFFFF << (L2->line_size + 2)); // +2 here to convert from word line-size to byte line-size 

    request_t      *foundReq = NULL;
    reqInsertRet_t  toReturn;
    toReturn.retType         = read_exists_in_write_or_read_queue(dram_address, foundReq);

    // Found cache line in a read queue
    if (toReturn.retType == reqInsertRet_tt::RRT_READ_QUEUE)
    {
        // If return time is known, the caller has to handle this case
        // For L2: it will see it has already been served, and update the caches
        toReturn.retLatencyKnown = foundReq->request_served;
        if (toReturn.retLatencyKnown)
        {
            // Hopefully this will never happen
            if (arrival_time > foundReq->completion_time)
            {
                printf("ERROR: existing served request not cleaned out yet\n");
                assert(false);
                exit(1);
            }
            toReturn.completionTime = foundReq->completion_time + RQ_LOOKUP_LATENCY;
        }

        // Otherwise, the request's completion time (for the same cache line) is still unknown
        // Add a new trax request to the list for this dram cache line request
        // Once the completion time is known, issue_request_command will update all trax requests for this dram request
        else
        {
            foundReq->arches_reqs.push_back(arches_request);
        }

        return toReturn;
    }

    // Found cache line in a write queue
    else if (toReturn.retType == reqInsertRet_tt::RRT_WRITE_QUEUE)
    {
        // Return time is known, so the caller has to handle this case
        // For L2: it will see it has already been served, and update the caches
        toReturn.retLatencyKnown = true;
        toReturn.completionTime  = arrival_time + WQ_LOOKUP_LATENCY;
        return toReturn;
    }

    // Request (actually cache line) needs to be added into read queue
    assert(toReturn.retType == reqInsertRet_tt::RRT_UNKNOWN);

    const int channel = dram_address.channel;

    // Read queue full?
    if (read_queue_length[channel] >= MAX_QUEUE_LENGTH)
    {
        toReturn.retType = reqInsertRet_tt::RRT_READ_QUEUE_FULL;
        return toReturn;
    }

    stats_reads_seen[channel]++;

    request_t new_node = init_new_node(dram_address,
                                       arches_request,
                                       arrival_time,
                                       READ);
//                                       instruction_id,
//                                       instruction_pc);

    // TODO: Try decreasing the critical section to just these next 3 statements. 
    //       Technically if a race condition occurs, behavior could change. 
    //       We could get an extra read appended to the queue that would normally be tacked on
    //       to an existing read. Usimm would report slightly more reads and corresponding performance hit
    //       If the difference is neglegible, might be worth doing
    // TODO: Can also use separate semaphores for the read and write queues
    read_queue_head[channel].push_back(new_node);

    read_queue_length[channel]++;
    max_read_queue_length[channel] = (read_queue_length[channel] > max_read_queue_length[channel]) ? read_queue_length[channel]
                                                                                                   : max_read_queue_length[channel];
    //printf("read queue length = %d\n", read_queue_length[channel]);

    //UT_MEM_DEBUG("\nCyc: %lld New READ:%lld Core:%d Chan:%d Rank:%d Bank:%d Row:%lld RD_Q_Length:%lld\n", CYCLE_VAL, new_node->id, new_node->thread_id, new_node->dram_addr.channel,  new_node->dram_addr.rank,  new_node->dram_addr.bank,  new_node->dram_addr.row, read_queue_length[channel]);

    //printf("returning new node at %p\n", new_node);
    toReturn.retType         = reqInsertRet_tt::RRT_READ_QUEUE;
    toReturn.retLatencyKnown = false;
    return toReturn;
}


// Insert a new write to the write queue
reqInsertRet_t insert_write(const dram_address_t &dram_address,
                            const arches_request_t &arches_request,
                             Arches::cycles_t arrival_time)
//                            const int instruction_id,
//                            const long long int instruction_pc)
{
    // save the original word-address, TRaX needs it to update its caches
    //int arches_addr = physical_address;

    // convert the address to byte-addressed, line-aligned
    // multiply by 4 (word -> byte), then mask off bits to get cache line number

    //physical_address *= 4;
    //physical_address &= (0xFFFFFFFF << (L2->line_size + 2)); // +2 here to convert from word line-size to byte line-size 

    const int channel = dram_address.channel;

    request_t      *foundReq;
    reqInsertRet_t  toReturn;
    if (write_exists_in_write_queue(dram_address, foundReq))
    {
        // Count accumulation cycles
        /*
        if (traxRequest.op == Instruction::ACCUM)
        {
            stats_int_add[channel]++;
        }
        else if (traxRequest.op == Instruction::FPACCUM)
        {
            stats_float_add[channel]++;
        }
        */

        // For proper statistics tracking, we have to keep track of all write requests
        // We will not call updateUsimm anyway...
        foundReq->arches_reqs.push_back(arches_request);

        // toReturn.request already set above if found
        toReturn.retType         = reqInsertRet_tt::RRT_WRITE_QUEUE;
// FYI: if we needed to keep track of return times for when writes will be serviced
//        toReturn.retLatencyKnown = foundReq->request_served;
//        if (toReturn.retLatencyKnown)
//        {
//            toReturn.completionTime = foundReq->completion_time + WQ_LOOKUP_LATENCY;
//        }
        return toReturn;
    }

    // Not found in write queue, and queue is full
    if (write_queue_length[channel] >= MAX_QUEUE_LENGTH)
    {
        toReturn.retType = reqInsertRet_tt::RRT_WRITE_QUEUE_FULL;
        return toReturn;
    }

    stats_writes_seen[channel]++;

    request_t new_node = init_new_node(dram_address,
                                       arches_request,
                                       arrival_time,
                                       WRITE);
//                                       instruction_id,
//                                       instruction_pc);

    write_queue_head[channel].push_back(new_node);

    write_queue_length[channel]++;
    max_write_queue_length[channel] = (write_queue_length[channel] > max_write_queue_length[channel]) ? write_queue_length[channel]
                                                                                                      : max_write_queue_length[channel];

    //UT_MEM_DEBUG("\nCyc: %lld New WRITE:%lld Core:%d Chan:%d Rank:%d Bank:%d Row:%lld WR_Q_Length:%lld\n", CYCLE_VAL, new_node->id, new_node->thread_id, new_node->dram_addr.channel,  new_node->dram_addr.rank,  new_node->dram_addr.bank,  new_node->dram_addr.row, write_queue_length[channel]);

    // Count accumulation cycles
    /*
    if (traxRequest.op == Instruction::ACCUM)
    {
        stats_int_add[channel]++;
    }
    else if (traxRequest.op == Instruction::FPACCUM)
    {
        stats_float_add[channel]++;
    }
    */

    toReturn.retType         = reqInsertRet_tt::RRT_WRITE_QUEUE;
    //toReturn.retLatencyKnown = toReturn.request->request_served;
    return toReturn;
}


// Function to update the states of the read queue requests.
// Each DRAM cycle, this function iterates over the read queue and
// updates the next_command and command_issuable fields to mark which
// commands can be issued this cycle
void update_read_queue_commands(int channel)
{
    std::list<request_t> &queueRef      = read_queue_head[channel];
    std::list<request_t>::iterator iter = queueRef.begin();
    for (; iter != queueRef.end(); ++iter)
    {
        request_t *curr = &(*iter);

        // ignore the requests whose completion time has been determined
        // these requests will be removed this very cycle 
        if (curr->request_served)
        {
            continue;
        }

        const int bank = curr->dram_addr.bank;
        const int rank = curr->dram_addr.rank;
        const int row  = curr->dram_addr.row;

        switch (dram_state[channel][rank][bank].state)
        {
            // if the DRAM bank has no rows open and the chip is
            // powered up, the next command for the request
            // should be ACT.
            case IDLE:
            case PRECHARGING:
            case REFRESHING:
                curr->next_command     = ACT_CMD;
                curr->command_issuable = (CYCLE_VAL >= dram_state[channel][rank][bank].next_act &&
                                          is_T_FAW_met(channel, rank, CYCLE_VAL));

                // check if we are in OR too close to the forced refresh period
                if (forced_refresh_mode_on[channel][rank] ||
                    ((CYCLE_VAL + T_RAS) > refresh_issue_deadline[channel][rank]))
                {
                    curr->command_issuable = false;
                }
                break;

            // if the bank is active then check if this is a row-hit or not
            // If the request is to the currently
            // opened row, the next command should
            // be a COL_RD, else it should be a
            // PRECHARGE
            case ROW_ACTIVE:
                if (row == dram_state[channel][rank][bank].active_row)
                {
                    curr->next_command     = COL_READ_CMD;
                    curr->command_issuable = (CYCLE_VAL >= dram_state[channel][rank][bank].next_read);

                    if (forced_refresh_mode_on[channel][rank] ||
                        ((CYCLE_VAL + T_RTP) > refresh_issue_deadline[channel][rank]))
                    {
                        curr->command_issuable = false;
                    }
                }
                else
                {
                    curr->next_command     = PRE_CMD;
                    curr->command_issuable = (CYCLE_VAL >= dram_state[channel][rank][bank].next_pre);

                    if (forced_refresh_mode_on[channel][rank] ||
                        ((CYCLE_VAL + T_RP) > refresh_issue_deadline[channel][rank]))
                    {
                        curr->command_issuable = false;
                    }
                }
                break;

            // if the chip was powered, down the
            // next command required is power_up
            case PRECHARGE_POWER_DOWN_SLOW:
            case PRECHARGE_POWER_DOWN_FAST:
            case ACTIVE_POWER_DOWN:
                curr->next_command     = PWR_UP_CMD;
                curr->command_issuable = (CYCLE_VAL >= dram_state[channel][rank][bank].next_powerup);

                if ((dram_state[channel][rank][bank].state == PRECHARGE_POWER_DOWN_SLOW) &&
                    ((CYCLE_VAL + T_XP_DLL) > refresh_issue_deadline[channel][rank]))
                {
                    curr->command_issuable = false;
                }
                else if (((dram_state[channel][rank][bank].state == PRECHARGE_POWER_DOWN_FAST) || (dram_state[channel][rank][bank].state == ACTIVE_POWER_DOWN)) &&
                         ((CYCLE_VAL + T_XP) > refresh_issue_deadline[channel][rank]))
                {
                    curr->command_issuable = false;
                }
                break;

            default:
                break;
        }
    }
}


// Similar to update_read_queue above, but for write queue
void update_write_queue_commands(int channel)
{
    std::list<request_t> &queueRef      = write_queue_head[channel];
    std::list<request_t>::iterator iter = queueRef.begin();
    for (; iter != queueRef.end(); ++iter)
    {
        request_t *curr = &(*iter);

        if (curr->request_served)
            continue;

        const int bank = curr->dram_addr.bank;
        const int rank = curr->dram_addr.rank;
        const int row  = curr->dram_addr.row;

        switch (dram_state[channel][rank][bank].state)
        {
            case IDLE:
            case PRECHARGING:
            case REFRESHING:
                curr->next_command     = ACT_CMD;
                curr->command_issuable = (CYCLE_VAL >= dram_state[channel][rank][bank].next_act &&
                                          is_T_FAW_met(channel, rank, CYCLE_VAL));

                // check if we are in or too close to the forced refresh period
                if (forced_refresh_mode_on[channel][rank] ||
                    ((CYCLE_VAL + T_RAS) > refresh_issue_deadline[channel][rank]))
                {
                    curr->command_issuable = false;
                }
                break;

            case ROW_ACTIVE:
                if (row == dram_state[channel][rank][bank].active_row)
                {
                    curr->next_command     = COL_WRITE_CMD;
                    curr->command_issuable = (CYCLE_VAL >= dram_state[channel][rank][bank].next_write);

                    if (forced_refresh_mode_on[channel][rank] ||
                        ((CYCLE_VAL + T_CWD + T_DATA_TRANS + T_WR) > refresh_issue_deadline[channel][rank]))
                    {
                        curr->command_issuable = false;
                    }
                }
                else
                {
                    curr->next_command     = PRE_CMD;
                    curr->command_issuable = (CYCLE_VAL >= dram_state[channel][rank][bank].next_pre);

                    if (forced_refresh_mode_on[channel][rank] ||
                        ((CYCLE_VAL + T_RP) > refresh_issue_deadline[channel][rank]))
                    {
                        curr->command_issuable = false;
                    }
                }
                break;

            case PRECHARGE_POWER_DOWN_SLOW:
            case PRECHARGE_POWER_DOWN_FAST:
            case ACTIVE_POWER_DOWN:
                curr->next_command     = PWR_UP_CMD;
                curr->command_issuable = (CYCLE_VAL >= dram_state[channel][rank][bank].next_powerup);

                if (forced_refresh_mode_on[channel][rank])
                {
                    curr->command_issuable = false;
                }

                if ((dram_state[channel][rank][bank].state == PRECHARGE_POWER_DOWN_SLOW) &&
                    ((CYCLE_VAL + T_XP_DLL) > refresh_issue_deadline[channel][rank]))
                {
                    curr->command_issuable = false;
                }
                else if (((dram_state[channel][rank][bank].state == PRECHARGE_POWER_DOWN_FAST) || (dram_state[channel][rank][bank].state == ACTIVE_POWER_DOWN)) &&
                         ((CYCLE_VAL + T_XP) > refresh_issue_deadline[channel][rank]))
                {
                    curr->command_issuable = false;
                }
                break;

            default:
                break;
        }
    }
}


// Remove finished requests from the queues.
void clean_queues(int channel)
{
    std::list<request_t> &rQueueRef      = read_queue_head[channel];
    std::list<request_t>::iterator rIter = rQueueRef.begin();
    while (rIter != rQueueRef.end())
    {
        //DK: Changing this to clean them out once their completion time has arrived,
        //    not once their completion time is known
        //if(rIter->completion_time != -100 && CYCLE_VAL >= rIter->completion_time)
        if (rIter->request_served)
        {
            //printf("cleaning read request with completion time %lld on cycle %lld\n", rd_ptr->completion_time, CYCLE_VAL);
            assert(rIter->next_command == COL_READ_CMD);
            assert(rIter->completion_time != -100);

            rIter = rQueueRef.erase(rIter);
            read_queue_length[channel]--;

            assert(read_queue_length[channel] >= 0);
        }
        else
        {
            // erase operation increments iterator for us
            ++rIter;
        }
    }

    // Delete all WRITE requests whose completion time has been determined i.e COL_WRITE has been issued
    std::list<request_t> &wQueueRef      = write_queue_head[channel];
    std::list<request_t>::iterator wIter = wQueueRef.begin();
    while (wIter != wQueueRef.end())
    {
        if (wIter->request_served)
        {
            assert(wIter->next_command == COL_WRITE_CMD);

            wIter = wQueueRef.erase(wIter);
            write_queue_length[channel]--;

            assert(write_queue_length[channel] >= 0);
        }
        else
        {
            // erase operation increments iterator for us
            ++wIter;
        }
    }
}


// This affects state change
// Issue a valid command for a request in either the read or write
// queue.
// Upon issuing the request, the dram_state is changed and the
// next_"cmd" variables are updated to indicate when the next "cmd"
// can be issued to each bank
bool issue_request_command(request_t *request)
{
    //printf("issue_request_command\n");

     Arches::cycles_t cycle = CYCLE_VAL;
    if (!request->command_issuable ||
        command_issued_current_cycle[request->dram_addr.channel])
    {
        printf("PANIC: SCHED_ERROR : Command for request selected can not be issued in  cycle:%lld.\n", CYCLE_VAL);
        return false;
    }

    int channel       = request->dram_addr.channel;
    int rank          = request->dram_addr.rank;
    int bank          = request->dram_addr.bank;
    long long int row = request->dram_addr.row;
    command_t cmd     = request->next_command;

    switch(cmd)
    {
        // opened row
        case ACT_CMD:
            assert(dram_state[channel][rank][bank].state == PRECHARGING ||
                   dram_state[channel][rank][bank].state == IDLE ||
                   dram_state[channel][rank][bank].state == REFRESHING);

            //UT_MEM_DEBUG("\nCycle: %lld Cmd:ACT Req:%lld Chan:%d Rank:%d Bank:%d Row:%lld\n", CYCLE_VAL, request->id, channel, rank, bank, row);

            // open row
            dram_state[channel][rank][bank].state           = ROW_ACTIVE;
            dram_state[channel][rank][bank].active_row      = row;
            dram_state[channel][rank][bank].next_pre        = max((cycle + T_RAS), dram_state[channel][rank][bank].next_pre);
            dram_state[channel][rank][bank].next_refresh    = max((cycle + T_RAS), dram_state[channel][rank][bank].next_refresh);
            dram_state[channel][rank][bank].next_read       = max((cycle + T_RCD), dram_state[channel][rank][bank].next_read); 
            dram_state[channel][rank][bank].next_write      = max((cycle + T_RCD), dram_state[channel][rank][bank].next_write);
            dram_state[channel][rank][bank].next_act        = max((cycle + T_RC),  dram_state[channel][rank][bank].next_act);
            dram_state[channel][rank][bank].next_powerdown  = max((cycle + T_RCD), dram_state[channel][rank][bank].next_powerdown);

            for (int i = 0; i < NUM_BANKS; ++i)
            {
                if (i != bank)
                    dram_state[channel][rank][i].next_act   = max((cycle + T_RRD), dram_state[channel][rank][i].next_act);
            }

            record_activate(channel, rank, cycle);

            if (request->operation_type == READ)
                stats_num_activate_read[channel][rank][bank]++;
            else
                stats_num_activate_write[channel][rank][bank]++;

            stats_num_activate[channel][rank]++;
            average_gap_between_activates[channel][rank] = ((average_gap_between_activates[channel][rank] * (stats_num_activate[channel][rank] - 1)) + (CYCLE_VAL - last_activate[channel][rank])) / stats_num_activate[channel][rank];
            last_activate[channel][rank]                 = CYCLE_VAL;
            command_issued_current_cycle[channel]        = true;
            break;

        // read a cache line from open row 
        // track stats with [channel][rank][bank]
        case COL_READ_CMD:
        {
            current_col_reads[channel][rank][bank]++;

            assert(dram_state[channel][rank][bank].state == ROW_ACTIVE);

            dram_state[channel][rank][bank].next_pre       = max((cycle + T_RTP), dram_state[channel][rank][bank].next_pre);
            dram_state[channel][rank][bank].next_refresh   = max((cycle + T_RTP), dram_state[channel][rank][bank].next_refresh);
            dram_state[channel][rank][bank].next_powerdown = max((cycle + T_RTP), dram_state[channel][rank][bank].next_powerdown);

            for (int i = 0; i < NUM_RANKS; ++i)
            {
                for (int j = 0; j < NUM_BANKS; ++j)
                {
                    if (i != rank)
                        dram_state[channel][i][j].next_read = max((cycle + T_DATA_TRANS + T_RTRS),    dram_state[channel][i][j].next_read);
                    else
                        dram_state[channel][i][j].next_read = max((cycle + max(T_CCD, T_DATA_TRANS)), dram_state[channel][i][j].next_read);

                    dram_state[channel][i][j].next_write    = max((cycle + T_CAS + T_DATA_TRANS + T_RTRS - T_CWD), dram_state[channel][i][j].next_write);
                }
            }

            // set the completion time of this read request
            // in the ROB and the controller queue.
            request->completion_time = CYCLE_VAL + T_CAS + T_DATA_TRANS;
            request->latency         = request->completion_time - request->arrival_time;
            request->dispatch_time   = CYCLE_VAL;
            request->request_served  = true;

            // Here output the request latency to a file
            //fprintf(stderr, "%lld\n", (request->latency / DRAM_CLOCK_MULTIPLIER));

            //printf("completing %u reads\n", request->arches_reqs.size());
            //printf("dram clock: %lld\n", CYCLE_VAL);

            // Set of opcodes that live within this cache line
            //std::set<Instruction::Opcode> uniqueOps;

            std::vector<arches_request_t>::iterator trIter = request->arches_reqs.begin();
            for (; trIter != request->arches_reqs.end(); ++trIter)
            {
                updateTraxRequest(*trIter,
                                  (request->completion_time / DRAM_CLOCK_MULTIPLIER));
                //uniqueOps.insert(trIter->op);

                //ThreadState* thread = trIter->thread;
                //updateTraxRequest(thread, *trIter, (request->completion_time / DRAM_CLOCK_MULTIPLIER));

                //printf("\t%u: thread id: %d, which_reg: %d, result: %u, addr: %d, completion time: %lld\n", i, thread->thread_id, 
                //	   request->arches_reqs[i].which_reg, request->arches_reqs[i].result.udata, request->arches_reqs[i].arches_addr, request->completion_time);
                /*
                thread->register_ready[request->arches_reqs[i].which_reg] = request->completion_time;

                //printf("usimm setting reg %d ready_cycle to %lld, value: %u\n", request->which_reg, request->completion_time, request->result.udata);
                //printf("usimm updating completion time\n");

                // Will need a vector of thread, which_reg, and udata in order to update multiple threads requesting an address on the same line
                thread->UpdateWriteCycle(request->arches_reqs[i].which_reg, UNKNOWN_LATENCY, request->arches_reqs[i].result.udata, request->completion_time);

                // TODO: This is potentially wasteful since many of the requests may be coming from the same caches
                // Use some kind of structure that only keeps track of the unique caches
                request->arches_reqs[i].L1->UpdateCache(request->arches_reqs[i].arches_addr, request->completion_time);
                request->arches_reqs[i].L2->UpdateCache(request->arches_reqs[i].arches_addr, request->completion_time);
                */
                //printf("finished load at %lld on cycle %lld\n", request->physical_address, request->completion_time);
            }

            // Update stats for unique ops
            /*
            std::set<Instruction::Opcode>::const_iterator uoIter = uniqueOps.begin();
            for (; uoIter != uniqueOps.end(); ++uoIter)
            {
                usimmUsageStats.statsCacheLineLoads.AddData(*uoIter);
            }
            */
            // Count this as a duplicate?
            // having single op is not double counting
            //usimmUsageStats.numCacheLineLoadsDups += uniqueOps.size() - 1;

            // DK: Taking this out (we don't need an ROB since TRaX handles instruction retiring)
            // update the ROB with the completion time
            //ROB[request->thread_id].comptime[request->instruction_id] = request->completion_time+PIPELINEDEPTH;

            stats_reads_completed[channel]++;
            stats_average_read_latency[channel]       = ((stats_reads_completed[channel] - 1)*stats_average_read_latency[channel]       +  request->latency                               ) / stats_reads_completed[channel];
            stats_average_read_queue_latency[channel] = ((stats_reads_completed[channel] - 1)*stats_average_read_queue_latency[channel] + (request->dispatch_time - request->arrival_time)) / stats_reads_completed[channel];
            //UT_MEM_DEBUG("Req:%lld finishes at Cycle: %lld\n", request->id, request->completion_time);

            //printf("Cycle: %10lld, Reads  Completed = %5lld, this_latency= %5lld, latency = %f\n", CYCLE_VAL, stats_reads_completed[channel], request->latency, stats_average_read_latency[channel]);	

            stats_num_read[channel][rank][bank]++;

            for (int i = 0; i < NUM_RANKS; ++i)
            {
                if (i != rank)
                    stats_time_spent_terminating_reads_from_other_ranks[channel][i] += T_DATA_TRANS;
            }

            command_issued_current_cycle[channel]         = true;
            cas_issued_current_cycle[channel][rank][bank] = CIC_COL_READ;
            break;
        }

        // write a cache line from open row
        case COL_WRITE_CMD:
        {
            assert(dram_state[channel][rank][bank].state == ROW_ACTIVE);

            //UT_MEM_DEBUG("\nCycle: %lld Cmd: COL_WRITE Req:%lld Chan:%d Rank:%d Bank:%d \n", CYCLE_VAL, request->id, channel, rank, bank);

            dram_state[channel][rank][bank].next_pre       = max((cycle + T_CWD + T_DATA_TRANS + T_WR), dram_state[channel][rank][bank].next_pre);
            dram_state[channel][rank][bank].next_refresh   = max((cycle + T_CWD + T_DATA_TRANS + T_WR), dram_state[channel][rank][bank].next_refresh);
            dram_state[channel][rank][bank].next_powerdown = max((cycle + T_CWD + T_DATA_TRANS + T_WR), dram_state[channel][rank][bank].next_powerdown);

            for (int i = 0; i < NUM_RANKS; ++i)
            {
                for (int j = 0; j < NUM_BANKS; ++j)
                {
                    if (i != rank)
                    {
                        dram_state[channel][i][j].next_write = max((cycle + T_DATA_TRANS + T_RTRS),                 dram_state[channel][i][j].next_write);
                        dram_state[channel][i][j].next_read  = max((cycle + T_CWD + T_DATA_TRANS + T_RTRS - T_CAS), dram_state[channel][i][j].next_read);
                    }
                    else
                    {
                        dram_state[channel][i][j].next_write = max((cycle + max(T_CCD, T_DATA_TRANS)),     dram_state[channel][i][j].next_write);
                        dram_state[channel][i][j].next_read  = max((cycle + T_CWD + T_DATA_TRANS + T_WTR), dram_state[channel][i][j].next_read);
                    }
                }
            }

            // set the completion time of this write request
            request->completion_time = CYCLE_VAL+ T_DATA_TRANS + T_WR;
            request->latency         = request->completion_time - request->arrival_time;
            request->dispatch_time   = CYCLE_VAL;
            request->request_served  = true;


            // Stats tracking for writes serviced...
            // Set of opcodes that live within this cache line
            /*
            std::set<Instruction::Opcode> uniqueOps;

            std::vector<arches_request_t>::iterator trIter = request->arches_reqs.begin();
            for (; trIter != request->arches_reqs.end(); ++trIter)
            {
                uniqueOps.insert(trIter->op);
            }

            // Update stats for unique ops
            std::set<Instruction::Opcode>::const_iterator uoIter = uniqueOps.begin();
            for (; uoIter != uniqueOps.end(); ++uoIter)
            {
                usimmUsageStats.statsCacheLineStores.AddData(*uoIter);
            }
            */
            // Count this as a duplicate?
            // having single op is not double counting
            //usimmUsageStats.numCacheLineStoresDups += uniqueOps.size() - 1;


            stats_writes_completed[channel]++;
            stats_num_write[channel][rank][bank]++;

            stats_average_write_latency[channel]       = ((stats_writes_completed[channel] - 1)*stats_average_write_latency[channel]       +  request->latency                               ) / stats_writes_completed[channel];
            stats_average_write_queue_latency[channel] = ((stats_writes_completed[channel] - 1)*stats_average_write_queue_latency[channel] + (request->dispatch_time - request->arrival_time)) / stats_writes_completed[channel];
            //UT_MEM_DEBUG("Req:%lld finishes at Cycle: %lld\n", request->id, request->completion_time);
            //printf("Cycle: %10lld, Writes Completed = %5lld, this_latency= %5lld, latency = %f\n", CYCLE_VAL, stats_writes_completed[channel], request->latency, stats_average_write_latency[channel]);	

            for (int i = 0; i < NUM_RANKS; ++i)
            {
                if (i != rank)
                    stats_time_spent_terminating_writes_to_other_ranks[channel][i] += T_DATA_TRANS;
            }

            command_issued_current_cycle[channel]         = true;
            cas_issued_current_cycle[channel][rank][bank] = CIC_COL_WRITE;
            break;
        }

        // closing the row
        case PRE_CMD:
            total_col_reads[channel][rank][bank] += current_col_reads[channel][rank][bank];
            if(current_col_reads[channel][rank][bank] == 1)
                total_single_col_reads[channel][rank][bank]++;

            current_col_reads[channel][rank][bank] = 0;
            total_pre_cmds[channel][rank][bank]++;

            assert(dram_state[channel][rank][bank].state == ROW_ACTIVE ||
                   dram_state[channel][rank][bank].state == PRECHARGING ||
                   dram_state[channel][rank][bank].state == IDLE ||
                   dram_state[channel][rank][bank].state ==  REFRESHING);

            //UT_MEM_DEBUG("\nCycle: %lld Cmd:PRE Req:%lld Chan:%d Rank:%d Bank:%d \n", CYCLE_VAL, request->id, channel, rank, bank);

            dram_state[channel][rank][bank].state           = PRECHARGING;
            dram_state[channel][rank][bank].active_row      = -1;
            dram_state[channel][rank][bank].next_act        = max((cycle + T_RP), dram_state[channel][rank][bank].next_act);
            dram_state[channel][rank][bank].next_powerdown  = max((cycle + T_RP), dram_state[channel][rank][bank].next_powerdown);
            dram_state[channel][rank][bank].next_pre        = max((cycle + T_RP), dram_state[channel][rank][bank].next_pre);
            dram_state[channel][rank][bank].next_refresh    = max((cycle + T_RP), dram_state[channel][rank][bank].next_refresh);
            stats_num_precharge[channel][rank][bank]++;
            command_issued_current_cycle[channel]           = true;
            break;

        case PWR_UP_CMD:
            assert(dram_state[channel][rank][bank].state == PRECHARGE_POWER_DOWN_SLOW ||
                   dram_state[channel][rank][bank].state == PRECHARGE_POWER_DOWN_FAST ||
                   dram_state[channel][rank][bank].state == ACTIVE_POWER_DOWN);

            //UT_MEM_DEBUG("\nCycle: %lld Cmd: PWR_UP_CMD Chan:%d Rank:%d \n", CYCLE_VAL, channel, rank);

            for (int i = 0; i < NUM_BANKS; ++i)
            {
                if (dram_state[channel][rank][i].state == PRECHARGE_POWER_DOWN_SLOW ||
                    dram_state[channel][rank][i].state == PRECHARGE_POWER_DOWN_FAST)
                {
                    dram_state[channel][rank][i].state      = IDLE;
                    dram_state[channel][rank][i].active_row = -1;
                }
                else
                {
                    dram_state[channel][rank][i].state = ROW_ACTIVE;
                }

                if (dram_state[channel][rank][i].state == PRECHARGE_POWER_DOWN_SLOW)
                {
                    dram_state[channel][rank][i].next_powerdown = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_powerdown);
                    dram_state[channel][rank][i].next_pre       = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_pre);
                    dram_state[channel][rank][i].next_read      = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_read);
                    dram_state[channel][rank][i].next_write     = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_write);
                    dram_state[channel][rank][i].next_act       = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_act);
                    dram_state[channel][rank][i].next_refresh   = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_refresh);
                }
                else
                {
                    dram_state[channel][rank][i].next_powerdown = max((cycle + T_XP), dram_state[channel][rank][i].next_powerdown);
                    dram_state[channel][rank][i].next_pre       = max((cycle + T_XP), dram_state[channel][rank][i].next_pre);
                    dram_state[channel][rank][i].next_read      = max((cycle + T_XP), dram_state[channel][rank][i].next_read);
                    dram_state[channel][rank][i].next_write     = max((cycle + T_XP), dram_state[channel][rank][i].next_write);
                    dram_state[channel][rank][i].next_act       = max((cycle + T_XP), dram_state[channel][rank][i].next_act);
                    dram_state[channel][rank][i].next_refresh   = max((cycle + T_XP), dram_state[channel][rank][i].next_refresh);
                }
            }
            stats_num_powerup[channel][rank]++;
            command_issued_current_cycle[channel] = true;
            break;

        case NOP:
            //UT_MEM_DEBUG("\nCycle: %lld Cmd: NOP Chan:%d\n", CYCLE_VAL, channel);
            break;

        default:
            break;
    }
    return true;
}


// Function called to see if the rank can be transitioned into a fast low
// power state - ACT_PDN or PRE_PDN_FAST.
bool is_powerdown_fast_allowed(const int channel,
                               const int rank)
{
    // if already a command has been issued this cycle, or if
    // forced refreshes are underway, or if issuing this command
    // will cause us to miss the refresh deadline, do not allow it
    if (command_issued_current_cycle[channel] ||
        forced_refresh_mode_on[channel][rank] ||
        (CYCLE_VAL + T_PD_MIN + T_XP > refresh_issue_deadline[channel][rank]))
    {
        return false;
    }

    // command can be allowed if the next_powerdown is met for all banks in the rank
    bool flag = false;
    for (int i = 0; i < NUM_BANKS; i++)
    {
        if ((dram_state[channel][rank][i].state == PRECHARGING ||
             dram_state[channel][rank][i].state == ROW_ACTIVE  ||
             dram_state[channel][rank][i].state == IDLE        ||
             dram_state[channel][rank][i].state == REFRESHING    ) && CYCLE_VAL >= dram_state[channel][rank][i].next_powerdown)
        {
            flag = true;
        }
        else
        {
            return false;
        }
    }

    return flag;
}


// Function to see if the rank can be transitioned into a slow low
// power state - i.e. PRE_PDN_SLOW
bool is_powerdown_slow_allowed(const int channel,
                               const int rank)
{
    if (command_issued_current_cycle[channel] ||
        forced_refresh_mode_on[channel][rank] ||
        (CYCLE_VAL + T_PD_MIN + T_XP_DLL > refresh_issue_deadline[channel][rank]))
    {
        return false;
    }

    // Sleep command can be allowed if the next_powerdown is met for all banks in the rank
    // and if all the banks are precharged
    bool flag = false;
    for (int i = 0; i < NUM_BANKS; i++)
    {
        if (dram_state[channel][rank][i].state == ROW_ACTIVE)
        {
            return false;
        }
        else
        {
            if ((dram_state[channel][rank][i].state == PRECHARGING ||
                 dram_state[channel][rank][i].state == IDLE        ||
                 dram_state[channel][rank][i].state == REFRESHING    ) && CYCLE_VAL >= dram_state[channel][rank][i].next_powerdown)
            {
                flag = true;
            }
            else
            {
                return false;
            }
        }
    }
    return flag;
}


// Function to see if the rank can be powered up
bool is_powerup_allowed(const int channel,
                        const int rank)
{
    if (command_issued_current_cycle[channel] ||
        forced_refresh_mode_on[channel][rank])
    {
        return false;
    }

    if ((dram_state[channel][rank][0].state == PRECHARGE_POWER_DOWN_SLOW ||
         dram_state[channel][rank][0].state == PRECHARGE_POWER_DOWN_FAST ||
         dram_state[channel][rank][0].state == ACTIVE_POWER_DOWN           ) && CYCLE_VAL >= dram_state[channel][rank][0].next_powerup)
    {
        // check if issuing it will cause us to miss the refresh
        // deadline. If it does, don't allow it. The forced
        // refreshes will issue an implicit power up anyway
        if ((dram_state[channel][rank][0].state == PRECHARGE_POWER_DOWN_SLOW) &&
            ((CYCLE_VAL + T_XP_DLL) > refresh_issue_deadline[channel][0]))
        {
            return false;
        }
        if ((dram_state[channel][rank][0].state == PRECHARGE_POWER_DOWN_FAST ||
             dram_state[channel][rank][0].state == ACTIVE_POWER_DOWN           ) && ((CYCLE_VAL + T_XP) > refresh_issue_deadline[channel][0]))
        {
            return false;
        }
        return true;
    }
    return false;
}


// Function to see if the bank can be activated or not
bool is_activate_allowed(const int channel,
                         const int rank,
                         const int bank)
{
    if (command_issued_current_cycle[channel] ||
        forced_refresh_mode_on[channel][rank] ||
        (CYCLE_VAL + T_RAS > refresh_issue_deadline[channel][rank]))
    {
        return false;
    }

    const bool correctState = dram_state[channel][rank][bank].state == IDLE ||
                              dram_state[channel][rank][bank].state == PRECHARGING ||
                              dram_state[channel][rank][bank].state == REFRESHING;

    return (correctState &&
            CYCLE_VAL >= dram_state[channel][rank][bank].next_act &&
            is_T_FAW_met(channel, rank, CYCLE_VAL));
}


// Function to see if the rank can be precharged or not
bool is_autoprecharge_allowed(const int channel,
                              const int rank,
                              const int bank)
{
    long long int start_precharge = 0;
    if (cas_issued_current_cycle[channel][rank][bank] == CIC_COL_READ)
    {
        start_precharge = max(CYCLE_VAL + T_RTP, dram_state[channel][rank][bank].next_pre);
    }
    else
    {
        start_precharge = max(CYCLE_VAL + T_CWD + T_DATA_TRANS + T_WR, dram_state[channel][rank][bank].next_pre);
    }

    return ((cas_issued_current_cycle[channel][rank][bank] == CIC_COL_READ  && (start_precharge + T_RP) <= refresh_issue_deadline[channel][rank]) ||
            (cas_issued_current_cycle[channel][rank][bank] == CIC_COL_WRITE && (start_precharge + T_RP) <= refresh_issue_deadline[channel][rank]));
}


// Function to see if the rank can be precharged or not
bool is_precharge_allowed(const int channel,
                          const int rank,
                          const int bank)
{
    if (command_issued_current_cycle[channel] ||
        forced_refresh_mode_on[channel][rank] ||
        (CYCLE_VAL + T_RP > refresh_issue_deadline[channel][rank]))
    {
        return false;
    }

    const bool correctState = dram_state[channel][rank][bank].state == ROW_ACTIVE ||
                              dram_state[channel][rank][bank].state == IDLE ||
                              dram_state[channel][rank][bank].state == PRECHARGING ||
                              dram_state[channel][rank][bank].state == REFRESHING;

    return (correctState && CYCLE_VAL >= dram_state[channel][rank][bank].next_pre);
}


// function to see if all banks can be precharged this cycle
bool is_all_bank_precharge_allowed(const int channel,
                                   const int rank)
{
    if (command_issued_current_cycle[channel] ||
        forced_refresh_mode_on[channel][rank] ||
        (CYCLE_VAL + T_RP > refresh_issue_deadline[channel][rank]))
    {
        return false;
    }

    bool flag = false;
    for (int i = 0; i < NUM_BANKS; i++)
    {
        const bool correctState = dram_state[channel][rank][i].state == ROW_ACTIVE ||
                                  dram_state[channel][rank][i].state == IDLE ||
                                  dram_state[channel][rank][i].state == PRECHARGING ||
                                  dram_state[channel][rank][i].state == REFRESHING;
        if (correctState && CYCLE_VAL >= dram_state[channel][rank][i].next_pre)
        {
            flag = true;
        }
        else
        {
            return false;
        }
    }
    return flag;
}


// function to see if refresh can be allowed this cycle
bool is_refresh_allowed(const int channel, const int rank)
{
    if (command_issued_current_cycle[channel] ||
        forced_refresh_mode_on[channel][rank])
    {
        return false;
    }

    for (int b = 0; b < NUM_BANKS; b++)
    {
        if (CYCLE_VAL < dram_state[channel][rank][b].next_refresh)
        {
            return false;
        }
    }
    return true;
}


// Function to put a rank into the low power mode
bool issue_powerdown_command(const int channel,
                             const int rank,
                             const command_t cmd)
{
    if (command_issued_current_cycle[channel])
    {
        printf("PANIC : SCHED_ERROR: Got beat. POWER_DOWN command not issuable in cycle:%lld\n", CYCLE_VAL);
        return false;
    }

    // if right CMD has been used
    if (cmd != PWR_DN_FAST_CMD &&
        cmd != PWR_DN_SLOW_CMD)
    {
        printf("PANIC: SCHED_ERROR : Only PWR_DN_SLOW_CMD or PWR_DN_FAST_CMD can be used to put DRAM rank to sleep\n");
        return false;
    }

    // if the powerdown command can indeed be issued
    if ((cmd == PWR_DN_FAST_CMD && !is_powerdown_fast_allowed(channel, rank)) ||
        (cmd == PWR_DN_SLOW_CMD && !is_powerdown_slow_allowed(channel, rank)))
    {
        printf("PANIC : SCHED_ERROR: POWER_DOWN command not issuable in cycle:%lld\n", CYCLE_VAL);
        return false;
    }

    for (int i = 0; i < NUM_BANKS; i++)
    {
        // next_powerup and refresh times
        dram_state[channel][rank][i].next_powerup = max(CYCLE_VAL + T_PD_MIN, dram_state[channel][rank][i].next_powerdown);
        dram_state[channel][rank][i].next_refresh = max(CYCLE_VAL + T_PD_MIN, dram_state[channel][rank][i].next_refresh);

        // state change
        if (dram_state[channel][rank][i].state == IDLE ||
            dram_state[channel][rank][i].state == PRECHARGING ||
            dram_state[channel][rank][i].state == REFRESHING)
        {
            if (cmd == PWR_DN_SLOW_CMD)
            {
                dram_state[channel][rank][i].state = PRECHARGE_POWER_DOWN_SLOW;
                stats_num_powerdown_slow[channel][rank]++;
            }
            else if (cmd == PWR_DN_FAST_CMD)
            {
                dram_state[channel][rank][i].state = PRECHARGE_POWER_DOWN_FAST;
                stats_num_powerdown_fast[channel][rank]++;
            }
            dram_state[channel][rank][i].active_row = -1;
        }
        else if (dram_state[channel][rank][i].state == ROW_ACTIVE)
        {
            dram_state[channel][rank][i].state = ACTIVE_POWER_DOWN;
        }
    }

    command_issued_current_cycle[channel] = true;
    return true;
}


// Function to power a rank up
bool issue_powerup_command(const int channel, const int rank)
{
    if (!is_powerup_allowed(channel, rank))
    {
        printf("PANIC : SCHED_ERROR: POWER_UP command not issuable in cycle:%lld\n", CYCLE_VAL);
        return false;
    }

     Arches::cycles_t cycle = CYCLE_VAL;
    for (int i = 0; i < NUM_BANKS; i++)
    {
        if (dram_state[channel][rank][i].state == PRECHARGE_POWER_DOWN_SLOW ||
            dram_state[channel][rank][i].state == PRECHARGE_POWER_DOWN_FAST)
        {
            dram_state[channel][rank][i].state      = IDLE;
            dram_state[channel][rank][i].active_row = -1;
        }
        else
        {
            dram_state[channel][rank][i].state = ROW_ACTIVE;
        }

        if (dram_state[channel][rank][i].state == PRECHARGE_POWER_DOWN_SLOW)
        {
            dram_state[channel][rank][i].next_powerdown = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_powerdown);
            dram_state[channel][rank][i].next_pre       = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_pre);
            dram_state[channel][rank][i].next_read      = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_read);
            dram_state[channel][rank][i].next_write     = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_write);
            dram_state[channel][rank][i].next_act       = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_act);
            dram_state[channel][rank][i].next_refresh   = max((cycle + T_XP_DLL), dram_state[channel][rank][i].next_refresh);
        }
        else
        {
            dram_state[channel][rank][i].next_powerdown = max((cycle + T_XP), dram_state[channel][rank][i].next_powerdown);
            dram_state[channel][rank][i].next_pre       = max((cycle + T_XP), dram_state[channel][rank][i].next_pre);
            dram_state[channel][rank][i].next_read      = max((cycle + T_XP), dram_state[channel][rank][i].next_read);
            dram_state[channel][rank][i].next_write     = max((cycle + T_XP), dram_state[channel][rank][i].next_write);
            dram_state[channel][rank][i].next_act       = max((cycle + T_XP), dram_state[channel][rank][i].next_act);
            dram_state[channel][rank][i].next_refresh   = max((cycle + T_XP), dram_state[channel][rank][i].next_refresh);
        }
    }

    command_issued_current_cycle[channel] = true;
    return true;
}


// Function to issue a precharge command to a specific bank
bool issue_autoprecharge(const int channel,
                         const int rank,
                         const int bank)
{
    if (!is_autoprecharge_allowed(channel, rank, bank))
    {
        return false;
    }

     Arches::cycles_t start_precharge = 0;

    dram_state[channel][rank][bank].active_row = -1;
    dram_state[channel][rank][bank].state      = PRECHARGING;

    if (cas_issued_current_cycle[channel][rank][bank] == CIC_COL_READ)
    {
        start_precharge = max(CYCLE_VAL + T_RTP,                       dram_state[channel][rank][bank].next_pre);
    }
    else
    {
        start_precharge = max(CYCLE_VAL + T_CWD + T_DATA_TRANS + T_WR, dram_state[channel][rank][bank].next_pre);
    }

    dram_state[channel][rank][bank].next_act        = max((start_precharge + T_RP), dram_state[channel][rank][bank].next_act);
    dram_state[channel][rank][bank].next_powerdown  = max((start_precharge + T_RP), dram_state[channel][rank][bank].next_powerdown);
    dram_state[channel][rank][bank].next_pre        = max((start_precharge + T_RP), dram_state[channel][rank][bank].next_pre);
    dram_state[channel][rank][bank].next_refresh    = max((start_precharge + T_RP), dram_state[channel][rank][bank].next_refresh);
    stats_num_precharge[channel][rank][bank]++;

    // reset the cas_issued_current_cycle
    for (int r = 0; r < NUM_RANKS; r++)
    {
        for (int b = 0; b < NUM_BANKS; b++)
        {
            cas_issued_current_cycle[channel][r][b] = CIC_NONE;
        }
    }

    return true;
}


// Function to issue an activate command to a specific row
bool issue_activate_command(const int channel,
                            const int rank,
                            const int bank,
                            const long long int row)
{
    if (!is_activate_allowed(channel, rank, bank))
    {
        printf("PANIC : SCHED_ERROR: ACTIVATE command not issuable in cycle:%lld\n", CYCLE_VAL);
        return false;
    }

    long long int cycle = CYCLE_VAL;

    dram_state[channel][rank][bank].state           = ROW_ACTIVE;
    dram_state[channel][rank][bank].active_row      = row;
    dram_state[channel][rank][bank].next_pre        = max((cycle + T_RAS), dram_state[channel][rank][bank].next_pre);
    dram_state[channel][rank][bank].next_refresh    = max((cycle + T_RAS), dram_state[channel][rank][bank].next_refresh);
    dram_state[channel][rank][bank].next_read       = max((cycle + T_RCD), dram_state[channel][rank][bank].next_read);
    dram_state[channel][rank][bank].next_write      = max((cycle + T_RCD), dram_state[channel][rank][bank].next_write);
    dram_state[channel][rank][bank].next_act        = max( cycle + T_RC,   dram_state[channel][rank][bank].next_act);
    dram_state[channel][rank][bank].next_powerdown  = max((cycle + T_RCD), dram_state[channel][rank][bank].next_powerdown);

    for (int i = 0; i < NUM_BANKS; i++)
    {
        if (i != bank)
        {
            dram_state[channel][rank][i].next_act   = max(cycle + T_RRD, dram_state[channel][rank][i].next_act);
        }
    }

    record_activate(channel, rank, cycle);

    stats_num_activate[channel][rank]++;
    stats_num_activate_spec[channel][rank][bank]++;

    average_gap_between_activates[channel][rank] = ((average_gap_between_activates[channel][rank] * (stats_num_activate[channel][rank] - 1)) + (CYCLE_VAL - last_activate[channel][rank])) / stats_num_activate[channel][rank];
    last_activate[channel][rank]                 = CYCLE_VAL;
    command_issued_current_cycle[channel]        = true;

    return true;
}


// Function to issue a precharge command to a specific bank
bool issue_precharge_command(const int channel,
                             const int rank,
                             const int bank)
{
    if (!is_precharge_allowed(channel, rank, bank))
    {
        printf("PANIC : SCHED_ERROR: PRECHARGE command not issuable in cycle:%lld\n", CYCLE_VAL);
        return false;
    }

    dram_state[channel][rank][bank].state           = PRECHARGING;
    dram_state[channel][rank][bank].active_row      = -1;
    dram_state[channel][rank][bank].next_act        = max((CYCLE_VAL + T_RP), dram_state[channel][rank][bank].next_act);
    dram_state[channel][rank][bank].next_powerdown  = max((CYCLE_VAL + T_RP), dram_state[channel][rank][bank].next_powerdown);
    dram_state[channel][rank][bank].next_pre        = max((CYCLE_VAL + T_RP), dram_state[channel][rank][bank].next_pre);
    dram_state[channel][rank][bank].next_refresh    = max((CYCLE_VAL + T_RP), dram_state[channel][rank][bank].next_refresh);

    stats_num_precharge[channel][rank][bank]++;
    command_issued_current_cycle[channel]           = true;

    return true;
}


// Function to precharge a rank
bool issue_all_bank_precharge_command(const int channel,
                                      const int rank)
{
    if (!is_all_bank_precharge_allowed(channel, rank))
    {
        printf("PANIC : SCHED_ERROR: ALL_BANK_PRECHARGE command not issuable in cycle:%lld\n", CYCLE_VAL);
        return false;
    }

    for (int i = 0; i < NUM_BANKS; i++)
    {
        issue_precharge_command(channel, rank, i);
        command_issued_current_cycle[channel] = false;  // Since issue_precharge_command would have set this, we need to reset it.
    }
    command_issued_current_cycle[channel] = true;
    return true;
}


// Function to issue a refresh
bool issue_refresh_command(const int channel,
                           const int rank)
{
    if (!is_refresh_allowed(channel, rank))
    {
        printf("PANIC : SCHED_ERROR: REFRESH command not issuable in cycle:%lld\n", CYCLE_VAL);
        return false;
    }

    num_issued_refreshes[channel][rank]++;
    long long int cycle = CYCLE_VAL;

    if (dram_state[channel][rank][0].state == PRECHARGE_POWER_DOWN_SLOW)
    {
        for (int b = 0; b < NUM_BANKS; b++)
        {
            dram_state[channel][rank][b].next_act       = max((cycle + T_XP_DLL + T_RFC), dram_state[channel][rank][b].next_act);
            dram_state[channel][rank][b].next_pre       = max((cycle + T_XP_DLL + T_RFC), dram_state[channel][rank][b].next_pre);
            dram_state[channel][rank][b].next_refresh   = max((cycle + T_XP_DLL + T_RFC), dram_state[channel][rank][b].next_refresh);
            dram_state[channel][rank][b].next_powerdown = max((cycle + T_XP_DLL + T_RFC), dram_state[channel][rank][b].next_powerdown);
        }
    }
    else if (dram_state[channel][rank][0].state == PRECHARGE_POWER_DOWN_FAST)
    {
        for (int b = 0; b < NUM_BANKS; b++)
        {
            dram_state[channel][rank][b].next_act       = max((cycle + T_XP + T_RFC), dram_state[channel][rank][b].next_act);
            dram_state[channel][rank][b].next_pre       = max((cycle + T_XP + T_RFC), dram_state[channel][rank][b].next_pre);
            dram_state[channel][rank][b].next_refresh   = max((cycle + T_XP + T_RFC), dram_state[channel][rank][b].next_refresh);
            dram_state[channel][rank][b].next_powerdown = max((cycle + T_XP + T_RFC), dram_state[channel][rank][b].next_powerdown);
        }
    }
    else if (dram_state[channel][rank][0].state == ACTIVE_POWER_DOWN)
    {
        for (int b = 0; b < NUM_BANKS; b++)
        {
            dram_state[channel][rank][b].next_act       = max((cycle + T_XP + T_RP + T_RFC), dram_state[channel][rank][b].next_act);
            dram_state[channel][rank][b].next_pre       = max((cycle + T_XP + T_RP + T_RFC), dram_state[channel][rank][b].next_pre);
            dram_state[channel][rank][b].next_refresh   = max((cycle + T_XP + T_RP + T_RFC), dram_state[channel][rank][b].next_refresh);
            dram_state[channel][rank][b].next_powerdown = max((cycle + T_XP + T_RP + T_RFC), dram_state[channel][rank][b].next_powerdown);
        }
    }
    // rank powered up
    else
    {
        bool flag = false;
        for (int b = 0; b < NUM_BANKS && !flag; b++)
        {
            flag = (dram_state[channel][rank][b].state == ROW_ACTIVE);
        }

        // at least a single bank is open
        if (flag)
        {
            for (int b = 0; b < NUM_BANKS; b++)
            {
                dram_state[channel][rank][b].next_act       = max((cycle + T_RP + T_RFC), dram_state[channel][rank][b].next_act);
                dram_state[channel][rank][b].next_pre       = max((cycle + T_RP + T_RFC), dram_state[channel][rank][b].next_pre);
                dram_state[channel][rank][b].next_refresh   = max((cycle + T_RP + T_RFC), dram_state[channel][rank][b].next_refresh);
                dram_state[channel][rank][b].next_powerdown = max((cycle + T_RP + T_RFC), dram_state[channel][rank][b].next_powerdown);
            }
        }
        // everything precharged
        else
        {
            for (int b = 0; b < NUM_BANKS; b++)
            {
                dram_state[channel][rank][b].next_act       = max((cycle + T_RFC), dram_state[channel][rank][b].next_act);
                dram_state[channel][rank][b].next_pre       = max((cycle + T_RFC), dram_state[channel][rank][b].next_pre);
                dram_state[channel][rank][b].next_refresh   = max((cycle + T_RFC), dram_state[channel][rank][b].next_refresh);
                dram_state[channel][rank][b].next_powerdown = max((cycle + T_RFC), dram_state[channel][rank][b].next_powerdown);
            }
        }

    }

    for (int b = 0; b < NUM_BANKS; b++)
    {
        dram_state[channel][rank][b].active_row = -1;
        dram_state[channel][rank][b].state      = REFRESHING;
    }
    command_issued_current_cycle[channel] = true;
    return true;
}


void issue_forced_refresh_commands(const int channel, const int rank)
{
    for (int b = 0; b < NUM_BANKS; b++)
    {
        dram_state[channel][rank][b].state          = REFRESHING;
        dram_state[channel][rank][b].active_row     = -1;

        dram_state[channel][rank][b].next_act       = next_refresh_completion_deadline[channel][rank];
        dram_state[channel][rank][b].next_pre       = next_refresh_completion_deadline[channel][rank];
        dram_state[channel][rank][b].next_refresh   = next_refresh_completion_deadline[channel][rank];
        dram_state[channel][rank][b].next_powerdown = next_refresh_completion_deadline[channel][rank];
    }
}


void gather_stats(const int channel)
{
    accumulated_read_queue_length[channel] += read_queue_length[channel];

    for (int i = 0; i < NUM_RANKS; i++)
    {
        switch (dram_state[channel][i][0].state)
        {
            case PRECHARGE_POWER_DOWN_SLOW:
                stats_time_spent_in_precharge_power_down_slow[channel][i] += PROCESSOR_CLK_MULTIPLIER;
                break;

            case PRECHARGE_POWER_DOWN_FAST:
                stats_time_spent_in_precharge_power_down_fast[channel][i] += PROCESSOR_CLK_MULTIPLIER;
                break;

            case ACTIVE_POWER_DOWN:
                stats_time_spent_in_active_power_down[channel][i]         += PROCESSOR_CLK_MULTIPLIER;
                break;

            default:
                for (int b = 0; b < NUM_BANKS; b++)
                {
                    if (dram_state[channel][i][b].state == ROW_ACTIVE)
                    {
                        stats_time_spent_in_active_standby[channel][i] += PROCESSOR_CLK_MULTIPLIER;
                        break;
                    }
                }
                stats_time_spent_in_power_up[channel][i] += PROCESSOR_CLK_MULTIPLIER;
                break;
        }
    }
}

//int get_read_queue_length(int channel){
//    return read_queue_length[channel];
//}

//int get_write_queue_length(int channel){
//    return write_queue_length[channel];
//}


void print_stats()
{
    //printf("update_mem_count = %lld\n", update_mem_count);
    //printf("schedule_count = %lld\n", schedule_count);

    long long int activates_for_reads   = 0;
    long long int activates_for_spec    = 0;
    long long int activates_for_writes  = 0;
    long long int read_cmds             = 0;
    long long int write_cmds            = 0;
    long long int col_reads             = 0;
    long long int pre_cmds              = 0;
    long long int single_reads          = 0;

    for (int c = 0; c < NUM_CHANNELS; ++c)
    {
        activates_for_writes = 0;
        activates_for_reads  = 0;
        activates_for_spec   = 0;
        read_cmds            = 0;
        write_cmds           = 0;
        col_reads            = 0;
        pre_cmds             = 0;
        single_reads         = 0;

        for(int r = 0; r < NUM_RANKS; ++r)
        {
            for(int b = 0; b < NUM_BANKS; ++b)
            {
                activates_for_writes += stats_num_activate_write[c][r][b];
                activates_for_reads  += stats_num_activate_read[c][r][b];
                activates_for_spec   += stats_num_activate_spec[c][r][b];
                read_cmds            += stats_num_read[c][r][b];
                write_cmds           += stats_num_write[c][r][b];
                col_reads            += total_col_reads[c][r][b];
                pre_cmds             += total_pre_cmds[c][r][b];
                single_reads         += total_single_col_reads[c][r][b];
                if (stats_num_read[c][r][b] > 0)
                    pre_cmds = (pre_cmds == 0) ? 1 : pre_cmds;   // if the 1 open row was never closed, need to count it
                if (current_col_reads[c][r][b] == 1)             // Row may have been left in unclosed state
                    single_reads++;

                // add averages of act/read cmds
            }
        }

        printf("-------- Channel %d Stats-----------\n", c);
        printf("Total Reads Serviced :          %-7lld\n", stats_reads_completed[c]);
        printf("Total Writes Serviced :         %-7lld\n", stats_writes_completed[c]);
        printf("Average Read Latency :          %7.5f\n",  (double)stats_average_read_latency[c]);
        printf("Average Read Queue Latency :    %7.5f\n",  (double)stats_average_read_queue_latency[c]);
        printf("Average Write Latency :         %7.5f\n",  (double)stats_average_write_latency[c]);
        printf("Average Write Queue Latency :   %7.5f\n",  (double)stats_average_write_queue_latency[c]);
        printf("Read Page Hit Rate :            %7.5f\n", ((double)(read_cmds  - activates_for_reads - activates_for_spec) / read_cmds));
        printf("Write Page Hit Rate :           %7.5f\n", ((double)(write_cmds - activates_for_writes) / write_cmds));
        printf("Max write queue length:         %d\n",     max_write_queue_length[c]);
        printf("Max read queue length:          %d\n",     max_read_queue_length[c]);
        printf("Average read queue length:      %f\n",     (float)accumulated_read_queue_length[c] / CYCLE_VAL);
        printf("Average column reads per ACT:   %f\n",     (float)stats_reads_completed[c] / (float)activates_for_reads);
        printf("Single column reads:            %lld\n",   single_reads);
        printf("Single column reads(%%):         %f\n",   ((float)single_reads / (float)stats_reads_completed[c]) * 100.f);
        printf("Floating point compares:        %lld\n",   stats_float_compare[c]);
        printf("Floating point adds:            %lld\n",   stats_float_add[c]);
        printf("Integer adds:                   %lld\n",   stats_int_add[c]);
        printf("------------------------------------\n");
    }
}


void update_issuable_commands(const int channel)
{
    for (int rank = 0; rank < NUM_RANKS; rank++)
    {
        for (int bank = 0; bank < NUM_BANKS; bank++)
        {
            cmd_precharge_issuable[channel][rank][bank] = is_precharge_allowed(channel, rank, bank);
        }

        cmd_all_bank_precharge_issuable[channel][rank]  = is_all_bank_precharge_allowed(channel, rank);
        cmd_powerdown_fast_issuable[channel][rank]      = is_powerdown_fast_allowed(channel, rank);
        cmd_powerdown_slow_issuable[channel][rank]      = is_powerdown_slow_allowed(channel, rank);
        cmd_refresh_issuable[channel][rank]             = is_refresh_allowed(channel, rank);
        cmd_powerup_issuable[channel][rank]             = is_powerup_allowed(channel, rank);
    }
}


// function that updates the dram state and schedules auto-refresh if
// necessary. This is called every DRAM cycle
void update_memory()
{
    update_mem_count++;
    //printf("in update memory, CYCLE_VAL = %lld\n", CYCLE_VAL);

    //memset(cas_issued_current_cycle, 0, sizeof(int) * NUM_CHANNELS * NUM_RANKS * NUM_BANKS);

    for (int channel = 0; channel < NUM_CHANNELS; channel++)
    {
        // make every channel ready to receive a new command
        command_issued_current_cycle[channel] = false;
        for (int rank = 0; rank < NUM_RANKS; rank++)
        {
            //reset variable
            for (int bank = 0; bank < NUM_BANKS; bank++)
            {
                cas_issued_current_cycle[channel][rank][bank] = CIC_NONE;
            }

            // clean out the activate record for
            // CYCLE_VAL - T_FAW
            flush_activate_record(channel, rank, CYCLE_VAL);

            // if we are at the refresh completion
            // deadline
            if (CYCLE_VAL == next_refresh_completion_deadline[channel][rank])
            {
                // calculate the next
                // refresh_issue_deadline
                num_issued_refreshes[channel][rank]             = 0;
                last_refresh_completion_deadline[channel][rank] = CYCLE_VAL;
                next_refresh_completion_deadline[channel][rank] = CYCLE_VAL + 8 * T_REFI;
                refresh_issue_deadline[channel][rank]           = next_refresh_completion_deadline[channel][rank] - T_RP - 8 * T_RFC;
                forced_refresh_mode_on[channel][rank]           = false;
//                issued_forced_refresh_commands[channel][rank]   = 0;
            }
            else if (CYCLE_VAL == refresh_issue_deadline[channel][rank] &&
                     num_issued_refreshes[channel][rank] < 8)
            {
                // refresh_issue_deadline has been
                // reached. Do the auto-refreshes
                forced_refresh_mode_on[channel][rank] = true;
                issue_forced_refresh_commands(channel, rank);
            }
            else if (CYCLE_VAL < refresh_issue_deadline[channel][rank])
            {
                //update the refresh_issue deadline
                refresh_issue_deadline[channel][rank] = next_refresh_completion_deadline[channel][rank] - T_RP - (8 - num_issued_refreshes[channel][rank]) * T_RFC;
            }
        }

        // update the variables corresponding to the non-queue
        // variables
        update_issuable_commands(channel);

        // update the request cmds in the queues
        update_read_queue_commands(channel);

        update_write_queue_commands(channel);

        // remove finished requests
        clean_queues(channel);
    }
}


//------------------------------------------------------------
// Calculate Power: It calculates and returns average power used by every Rank on Every 
// Channel during the course of the simulation 
// Units : Time- ns; Current mA; Voltage V; Power mW; 
//------------------------------------------------------------
float calculate_power(const int channel,
                      const int rank,
                      const int print_stats_type,
                      const int chips_per_rank,
                      const bool print)
{
    /*
    Power is calculated using the equations from Technical Note "TN-41-01: Calculating Memory System Power for DDR"
    The current values IDD* are taken from the data sheets.
    These are average current values that the chip will draw when certain actions occur as frequently as possible.
    i.e., the worst case power consumption
    Eg: when ACTs happen every tRC
    pds_<component> is the power calculated by directly using the current values from the data sheet. 'pds' stands for
    PowerDataSheet. This will the power drawn by the chip when operating under the activity that is assumed in the data
    sheet. This mostly represents the worst case power
    These pds_<*> components need to be derated in accordance with the activity that is observed. Eg: If ACTs occur slower
    than every tRC, then pds_act will be derated to give "psch_act" (SCHeduled Power consumed by Activate)
    */

    /*------------------------------------------------------------
    // total_power is the sum of of 13 components listed below
    // Note: CKE is the ClocK Enable to every chip.
    // Note: Even though the reads and write are to a different rank on the same channel, the Pull-Up and the Pull-Down resistors continue
    // 		to burn some power. psch_termWoth and psch_termWoth stand for the power dissipated in the rank in question when the reads and
    // 		writes are to other ranks on the channel

    psch_act 						-> Power dissipated by activating a row
    psch_act_pdn 				-> Power dissipated when CKE is low (disabled) and all banks are precharged
    psch_act_stby 			-> Power dissipated when CKE is high (enabled) and at least one back is active (row is open)
    psch_pre_pdn_fast  	-> Power dissipated when CKE is low (disabled) and all banks are precharged and chip is in fast power down
    psch_pre_pdn_slow  	-> Power dissipated when CKE is low (disabled) and all banks are precharged and chip is in fast slow  down
    psch_pre_stby 			-> Power dissipated when CKE is high (enabled) and at least one back is active (row is open)
    psch_termWoth 			-> Power dissipated when a Write termiantes at the other set of chips.
    psch_termRoth 			-> Power dissipated when a Read  termiantes at the other set of chips
    psch_termW 					-> Power dissipated when a Write termiantes at the set of chips in question
    psch_dq 						-> Power dissipated when a Read  termiantes at the set of chips in question (Data Pins on the chip are called DQ)
    psch_ref 						-> Power dissipated during Refresh
    psch_rd 						-> Power dissipated during a Read  (does ot include power to open a row)
    psch_wr 						-> Power dissipated during a Write (does ot include power to open a row)

    ------------------------------------------------------------*/

    float pds_act;
    float pds_act_pdn;
    float pds_act_stby;
    float pds_pre_pdn_fast;
    float pds_pre_pdn_slow;
    float pds_pre_stby;
    float pds_wr;
    float pds_rd;
    float pds_ref;
    float pds_dq;
    float pds_termW;
    float pds_termRoth;
    float pds_termWoth;

    float psch_act;
    float psch_pre_pdn_slow;
    float psch_pre_pdn_fast;
    float psch_act_pdn;
    float psch_act_stby;
    float psch_pre_stby;
    float psch_rd;
    float psch_wr;
    float psch_ref;
    float psch_dq;
    float psch_termW;
    float psch_termRoth;
    float psch_termWoth;

    float total_chip_power;
    float total_rank_power;

    long long int writes = 0;
    long long int reads  = 0;
    static int print_total_cycles = 0;


    //----------------------------------------------------
    // Calculating DataSheet Power
    //----------------------------------------------------

    pds_act          = (IDD0 - (IDD3N * T_RAS + IDD2N *(T_RC - T_RAS)) / T_RC) * VDD;
    pds_pre_pdn_slow = IDD2P0 * VDD;
    pds_pre_pdn_fast = IDD2P1 * VDD;
    pds_act_pdn      = IDD3P * VDD;
    pds_pre_stby     = IDD2N * VDD;
    pds_act_stby     = IDD3N * VDD;
    pds_wr           = (IDD4W - IDD3N) * VDD;
    pds_rd           = (IDD4R - IDD3N) * VDD;
    pds_ref          = (IDD5 - IDD3N) * VDD;


    //----------------------------------------------------
    // On Die Termination (ODT) Power:
    // Values obtained from Micron Technical Note
    // This is dependent on the termination configuration of the simulated configuration
    // our simulator uses the same config as that used in the Tech Note
    //----------------------------------------------------
    pds_dq       = 3.2f * 10;
    pds_termW    = 0;
    pds_termRoth = 24.9f * 10;
    pds_termWoth = 20.8f * 11;

    //----------------------------------------------------
    // Derating worst case power to represent system activity
    //----------------------------------------------------

    //average_gap_between_activates was initialised to 0. So if it is still
    //0, then no ACTs have happened to this rank.
    //Hence activate-power is also 0
    if (average_gap_between_activates[channel][rank] == 0)
    {
        psch_act = 0;
    }
    else
    {
        psch_act = pds_act * T_RC / (average_gap_between_activates[channel][rank]);
    }

    psch_act_pdn      = pds_act_pdn      * ((double)stats_time_spent_in_active_power_down[channel][rank]         / CYCLE_VAL);
    psch_pre_pdn_slow = pds_pre_pdn_slow * ((double)stats_time_spent_in_precharge_power_down_slow[channel][rank] / CYCLE_VAL);
    psch_pre_pdn_fast = pds_pre_pdn_fast * ((double)stats_time_spent_in_precharge_power_down_fast[channel][rank] / CYCLE_VAL);
    psch_act_stby     = pds_act_stby     * ((double)stats_time_spent_in_active_standby[channel][rank]            / CYCLE_VAL);

    //----------------------------------------------------
    // pds_pre_stby assumes that the system is powered up and every
    // row has been precharged during every cycle
    // In reality, the chip could have been in a power-down mode
    // or a row could have been active. The time spent in these modes
    // should be deducted from total time
    //----------------------------------------------------
    psch_pre_stby = pds_pre_stby * ((double)(CYCLE_VAL -
                                             stats_time_spent_in_active_standby[channel][rank] -
                                             stats_time_spent_in_precharge_power_down_slow[channel][rank] -
                                             stats_time_spent_in_precharge_power_down_fast[channel][rank] -
                                             stats_time_spent_in_active_power_down[channel][rank])) / CYCLE_VAL;

    //----------------------------------------------------
    // Calculate Total Reads ans Writes performed in the system
    //----------------------------------------------------
    for (int i = 0; i < NUM_BANKS; i++)
    {
        writes += stats_num_write[channel][rank][i];
        reads  += stats_num_read[channel][rank][i];
    }

    //----------------------------------------------------
    // pds<rd/wr> assumes that there is rd/wr happening every cycle
    // T_DATA_TRANS is the number of cycles it takes for one rd/wr
    //----------------------------------------------------
    psch_wr = pds_wr * (writes*T_DATA_TRANS) / CYCLE_VAL;
    psch_rd = pds_rd * (reads*T_DATA_TRANS)  / CYCLE_VAL;

    //----------------------------------------------------
    // pds_ref assumes that there is always a refresh happening.
    // in reality, refresh consumes only T_RFC out of every t_REFI
    //----------------------------------------------------
    psch_ref   = pds_ref   * T_RFC / T_REFI;
    psch_dq    = pds_dq    * (reads*T_DATA_TRANS)  / CYCLE_VAL;
    psch_termW = pds_termW * (writes*T_DATA_TRANS) / CYCLE_VAL;

    psch_termRoth = pds_termRoth * ((double)stats_time_spent_terminating_reads_from_other_ranks[channel][rank] / CYCLE_VAL);
    psch_termWoth = pds_termWoth * ((double)stats_time_spent_terminating_writes_to_other_ranks[channel][rank]  / CYCLE_VAL);

    total_chip_power = psch_act +
                       psch_termWoth +
                       psch_termRoth +
                       psch_termW +
                       psch_dq +
                       psch_ref +
                       psch_rd +
                       psch_wr +
                       psch_pre_stby +
                       psch_act_stby +
                       psch_pre_pdn_fast +
                       psch_pre_pdn_slow +
                       psch_act_pdn;

    total_rank_power = total_chip_power * chips_per_rank;

    double time_in_pre_stby = (((double)(CYCLE_VAL -
                                         stats_time_spent_in_active_standby[channel][rank] -
                                         stats_time_spent_in_precharge_power_down_slow[channel][rank] -
                                         stats_time_spent_in_precharge_power_down_fast[channel][rank] -
                                         stats_time_spent_in_active_power_down[channel][rank])) / CYCLE_VAL);

    if (arches_verbosity)
    {
        if (print_total_cycles == 0)
        {
            printf("\n#-----------------------------Simulated Cycles Break-Up-------------------------------------------\n");
            printf("Note:  1.(Read Cycles + Write Cycles + Read Other + Write Other) should add up to %% cycles during which\n");
            printf("          the channel is busy. This should be the same for all Ranks on a Channel\n");
            printf("       2.(PRE_PDN_FAST + PRE_PDN_SLOW + ACT_PDN + ACT_STBY + PRE_STBY) should add up to 100%%\n");
            printf("       3.Power Down means Clock Enable, CKE = 0. In Standby mode, CKE = 1\n");
            printf("#---------------------------------------------------------------------------------------------------\n");
            printf("Total Simulation Cycles                      %11lld\n", CYCLE_VAL);
            printf("----------------------------------------------------------------------------------------------------\n\n");

            print_total_cycles = 1;
        }
    }

    if (print)
    {
        if (arches_verbosity)
        {
            if (print_stats_type == 0)
            {
                printf("Channel %d Rank %d Read Cycles(%%)           %9.9f # %% cycles the Rank performed a Read\n",
                       channel,
                       rank,
                       (double)reads*T_DATA_TRANS / CYCLE_VAL);

                printf("Channel %d Rank %d Write Cycles(%%)          %9.9f # %% cycles the Rank performed a Write\n",
                       channel,
                       rank,
                       (double)writes*T_DATA_TRANS / CYCLE_VAL);

                printf("Channel %d Rank %d Read Other(%%)            %9.9f # %% cycles other Ranks on the channel performed a Read\n",
                       channel,
                       rank,
                       ((double)stats_time_spent_terminating_reads_from_other_ranks[channel][rank] / CYCLE_VAL));

                printf("Channel %d Rank %d Write Other(%%)           %9.9f # %% cycles other Ranks on the channel performed a Write\n",
                       channel,
                       rank,
                       ((double)stats_time_spent_terminating_writes_to_other_ranks[channel][rank] / CYCLE_VAL));

                printf("Channel %d Rank %d PRE_PDN_FAST(%%)          %9.9f # %% cycles the Rank was in Fast Power Down and all Banks were Precharged\n",
                       channel,
                       rank,
                       ((double)stats_time_spent_in_precharge_power_down_fast[channel][rank] / CYCLE_VAL));

                printf("Channel %d Rank %d PRE_PDN_SLOW(%%)          %9.9f # %% cycles the Rank was in Slow Power Down and all Banks were Precharged\n",
                       channel,
                       rank,
                       ((double)stats_time_spent_in_precharge_power_down_slow[channel][rank] / CYCLE_VAL));

                printf("Channel %d Rank %d ACT_PDN(%%)               %9.9f # %% cycles the Rank was in Active Power Down and atleast one Bank was Active\n",
                       channel,
                       rank,
                       ((double)stats_time_spent_in_active_power_down[channel][rank] / CYCLE_VAL));

                printf("Channel %d Rank %d ACT_STBY(%%)              %9.9f # %% cycles the Rank was in Standby and atleast one bank was Active\n",
                       channel,
                       rank,
                       ((double)stats_time_spent_in_active_standby[channel][rank] / CYCLE_VAL));

                printf("Channel %d Rank %d PRE_STBY(%%)              %9.9f # %% cycles the Rank was in Standby and all Banks were Precharged\n",
                       channel,
                       rank,
                       time_in_pre_stby);

                printf("---------------------------------------------------------------\n\n");
            }
            else if (print_stats_type == 1)
            {
                //----------------------------------------------------
                // Total Power is the sum total of all the components calculated above
                //----------------------------------------------------
                printf("Channel %d Rank %d Background(mw)          %9.9f # depends only on Power Down time and time all banks were precharged\n",
                       channel,
                       rank,
                       psch_act_pdn + psch_act_stby + psch_pre_pdn_slow + psch_pre_pdn_fast + psch_pre_stby);

                printf("Channel %d Rank %d Act(mW)                 %9.9f # power spend bringing data to the row buffer\n",                    channel, rank, psch_act);
                printf("Channel %d Rank %d Read(mW)                %9.9f # power spent doing a Read  after the Row Buffer is open\n",         channel, rank, psch_rd);
                printf("Channel %d Rank %d Write(mW)               %9.9f # power spent doing a Write after the Row Buffer is open\n",         channel, rank, psch_wr);
                printf("Channel %d Rank %d Read Terminate(mW)      %9.9f # power dissipated in ODT resistors during Read\n",                  channel, rank, psch_dq);
                printf("Channel %d Rank %d Write Terminate(mW)     %9.9f # power dissipated in ODT resistors during Write\n",                 channel, rank, psch_termW);
                printf("Channel %d Rank %d termRoth(mW)            %9.9f # power dissipated in ODT resistors during Reads  in other ranks\n", channel, rank, psch_termRoth);
                printf("Channel %d Rank %d termWoth(mW)            %9.9f # power dissipated in ODT resistors during Writes in other ranks\n", channel, rank, psch_termWoth);
                printf("Channel %d Rank %d Refresh(mW)             %9.9f # depends on frequency of Refresh (tREFI)\n",                        channel, rank, psch_ref);
                printf("---------------------------------------------------------------\n");
                printf("Channel %d Rank %d Total Rank Power(mW)    %9.9f # (Sum of above components)*(num chips in each Rank)\n",             channel, rank, total_rank_power);
                printf("---------------------------------------------------------------\n\n");
            }
            else
            {
                printf("PANIC: FN_CALL_ERROR: In calculate_power(), print_stats_type can only be 1 or 0\n");
                assert(-1);
            }
        }
    }
    return total_rank_power;
}

