INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/Lab_2/module_A/module_A.srcs/sources_1/new/ripple_adder_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_adder_64
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module XOR_gate
INFO: [VRFC 10-311] analyzing module AND_gate
INFO: [VRFC 10-311] analyzing module OR_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/Lab_2/module_A/module_A.srcs/sim_1/new/ripple_adder_64_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_adder_64_tb
