# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_34b_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl {C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:18 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_pkg.sv 
# -- Compiling package q_8_34b_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:13:18 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl {C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:18 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv 
# -- Compiling package q_8_34b_sv_unit
# -- Importing package q_8_34b_pkg
# -- Compiling module q_8_34b
# 
# Top level modules:
# 	q_8_34b
# End time: 17:13:19 on Dec 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:30 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv 
# -- Compiling package q_8_34b_tb_sv_unit
# -- Importing package q_8_34b_pkg
# -- Compiling module q_8_34b_tb
# 
# Top level modules:
# 	q_8_34b_tb
# End time: 17:13:30 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34b_tb
# vsim work.q_8_34b_tb 
# Start time: 17:13:35 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34b_pkg
# Loading work.q_8_34b_tb_sv_unit
# Loading work.q_8_34b_tb
# Loading work.q_8_34b_sv_unit
# Loading work.q_8_34b
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in q_8_34b_tb for port 'rdy'.
#    Time: 0 ps  Iteration: 0  Instance: /q_8_34b_tb/dut File: C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv
# ** Warning: (vsim-3017) C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv(8): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /q_8_34b_tb/dut File: C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv
# ** Warning: (vsim-3722) C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv(8): [TFMPC] - Missing connection for port 'rdy'.
# Error loading design
# End time: 17:13:35 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vsim work.q_8_34b_tb
# vsim work.q_8_34b_tb 
# Start time: 17:13:56 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34b_pkg
# Loading work.q_8_34b_tb_sv_unit
# Loading work.q_8_34b_tb
# Loading work.q_8_34b_sv_unit
# Loading work.q_8_34b
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in q_8_34b_tb for port 'rdy'.
#    Time: 0 ps  Iteration: 0  Instance: /q_8_34b_tb/dut File: C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv
# ** Warning: (vsim-3017) C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv(8): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /q_8_34b_tb/dut File: C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv
# ** Warning: (vsim-3722) C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv(8): [TFMPC] - Missing connection for port 'rdy'.
# Error loading design
# End time: 17:13:56 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:03 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv 
# -- Compiling package q_8_34b_tb_sv_unit
# -- Importing package q_8_34b_pkg
# -- Compiling module q_8_34b_tb
# 
# Top level modules:
# 	q_8_34b_tb
# End time: 17:14:03 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34b_tb
# vsim work.q_8_34b_tb 
# Start time: 17:14:06 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34b_pkg
# Loading work.q_8_34b_tb_sv_unit
# Loading work.q_8_34b_tb
# Loading work.q_8_34b_sv_unit
# Loading work.q_8_34b
add wave -position insertpoint  \
sim:/q_8_34b_tb/rst_b \
sim:/q_8_34b_tb/clk \
sim:/q_8_34b_tb/start \
sim:/q_8_34b_tb/zero \
sim:/q_8_34b_tb/E \
sim:/q_8_34b_tb/load_regs \
sim:/q_8_34b_tb/incr_r2 \
sim:/q_8_34b_tb/shift \
sim:/q_8_34b_tb/rdy \
sim:/q_8_34b_tb/state
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv(12)
#    Time: 400 ps  Iteration: 0  Instance: /q_8_34b_tb
# 1
# Break in Module q_8_34b_tb at C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv line 12
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:08 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv 
# -- Compiling package q_8_34b_tb_sv_unit
# -- Importing package q_8_34b_pkg
# -- Compiling module q_8_34b_tb
# 
# Top level modules:
# 	q_8_34b_tb
# End time: 17:15:08 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34b_tb_sv_unit
# Loading work.q_8_34b_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv(12)
#    Time: 400 ps  Iteration: 0  Instance: /q_8_34b_tb
# 1
# Break in Module q_8_34b_tb at C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_tb.sv line 12
# End time: 17:15:22 on Dec 27,2019, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
