

================================================================
== Vitis HLS Report for 'Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18'
================================================================
* Date:           Thu Sep  7 08:58:23 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18454|    18454|  0.185 ms|  0.185 ms|  18454|  18454|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_scale_outp_i19_l_j18  |    18452|    18452|        22|          1|          1|  18432|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    887|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     591|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     591|   1079|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_124_48_1_1_U7906  |mux_124_48_1_1  |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln346_3_fu_904_p2   |         +|   0|  0|   14|           9|           8|
    |add_ln346_fu_843_p2     |         +|   0|  0|   14|           9|           8|
    |add_ln400_1_fu_677_p2   |         +|   0|  0|   20|          15|           1|
    |add_ln400_fu_735_p2     |         +|   0|  0|   13|           4|           1|
    |add_ln401_fu_716_p2     |         +|   0|  0|   12|          11|           1|
    |result_V_26_fu_1058_p2  |         -|   0|  0|   15|           1|           8|
    |result_V_29_fu_1069_p2  |         -|   0|  0|   15|           1|           8|
    |sub_ln1512_3_fu_918_p2  |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_fu_857_p2    |         -|   0|  0|   15|           7|           8|
    |icmp_ln400_fu_671_p2    |      icmp|   0|  0|   12|          15|          15|
    |icmp_ln401_fu_686_p2    |      icmp|   0|  0|   11|          11|          11|
    |r_V_60_fu_1017_p2       |      lshr|   0|  0|  163|          55|          55|
    |r_V_fu_956_p2           |      lshr|   0|  0|  163|          55|          55|
    |or_ln411_fu_1111_p2     |        or|   0|  0|   12|          12|           1|
    |p_Val2_s_fu_748_p13     |    select|   0|  0|    4|           1|           4|
    |result_V_30_fu_1074_p3  |    select|   0|  0|    8|           1|           8|
    |result_V_fu_1063_p3     |    select|   0|  0|    8|           1|           8|
    |select_ln400_fu_692_p3  |    select|   0|  0|   11|           1|           1|
    |ush_3_fu_928_p3         |    select|   0|  0|    9|           1|           9|
    |ush_fu_867_p3           |    select|   0|  0|    9|           1|           9|
    |val_3_fu_1051_p3        |    select|   0|  0|    8|           1|           8|
    |val_fu_990_p3           |    select|   0|  0|    8|           1|           8|
    |r_V_59_fu_962_p2        |       shl|   0|  0|  163|          55|          55|
    |r_V_61_fu_1023_p2       |       shl|   0|  0|  163|          55|          55|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  887|         331|         355|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j18_load              |   9|          2|   11|         22|
    |i19_fu_156                             |   9|          2|    4|          8|
    |indvar_flatten7_fu_160                 |   9|          2|   15|         30|
    |j18_fu_152                             |   9|          2|   11|         22|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   58|        116|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |conv2_reg_1377                       |  32|   0|   32|          0|
    |conv_i3_reg_1268                     |  32|   0|   32|          0|
    |conv_i_reg_1263                      |  32|   0|   32|          0|
    |conv_reg_1361                        |  32|   0|   32|          0|
    |i19_fu_156                           |   4|   0|    4|          0|
    |icmp_ln401_reg_1158                  |   1|   0|    1|          0|
    |indvar_flatten7_fu_160               |  15|   0|   15|          0|
    |isNeg_3_reg_1319                     |   1|   0|    1|          0|
    |isNeg_reg_1299                       |   1|   0|    1|          0|
    |j18_fu_152                           |  11|   0|   11|          0|
    |outp0_dp_reg_1233                    |  24|   0|   24|          0|
    |outp0_f_reg_1279                     |  32|   0|   32|          0|
    |outp1_dp_reg_1238                    |  24|   0|   24|          0|
    |outp1_f_reg_1284                     |  32|   0|   32|          0|
    |p_Result_42_reg_1294                 |  23|   0|   23|          0|
    |p_Result_43_reg_1309                 |   1|   0|    1|          0|
    |p_Result_43_reg_1309_pp0_iter13_reg  |   1|   0|    1|          0|
    |p_Result_44_reg_1314                 |  23|   0|   23|          0|
    |p_Result_s_reg_1289                  |   1|   0|    1|          0|
    |p_Result_s_reg_1289_pp0_iter13_reg   |   1|   0|    1|          0|
    |result_V_30_reg_1346                 |   8|   0|    8|          0|
    |result_V_reg_1341                    |   8|   0|    8|          0|
    |select_ln400_1_reg_1228              |   4|   0|    4|          0|
    |select_ln400_reg_1163                |  11|   0|   11|          0|
    |ush_3_reg_1324                       |   9|   0|    9|          0|
    |ush_reg_1304                         |   9|   0|    9|          0|
    |v349_load_reg_1258                   |  32|   0|   32|          0|
    |val_3_reg_1335                       |   8|   0|    8|          0|
    |val_reg_1329                         |   8|   0|    8|          0|
    |select_ln400_1_reg_1228              |  64|  32|    4|          0|
    |select_ln400_reg_1163                |  64|  32|   11|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 591|  64|  478|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_278_p_din0        |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_278_p_din1        |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_278_p_dout0       |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_278_p_ce          |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_282_p_din0        |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_282_p_din1        |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_282_p_dout0       |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_282_p_ce          |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_286_p_din0        |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_286_p_dout0       |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_286_p_ce          |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_289_p_din0        |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_289_p_dout0       |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_289_p_ce          |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_292_p_din0        |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_292_p_dout0       |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_292_p_ce          |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_295_p_din0        |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_295_p_dout0       |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_295_p_ce          |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18|  return value|
|v349_address0            |  out|    4|   ap_memory|                                              v349|         array|
|v349_ce0                 |  out|    1|   ap_memory|                                              v349|         array|
|v349_q0                  |   in|   32|   ap_memory|                                              v349|         array|
|v208_11_address0         |  out|   12|   ap_memory|                                           v208_11|         array|
|v208_11_ce0              |  out|    1|   ap_memory|                                           v208_11|         array|
|v208_11_we0              |  out|    1|   ap_memory|                                           v208_11|         array|
|v208_11_d0               |  out|   32|   ap_memory|                                           v208_11|         array|
|v208_11_address1         |  out|   12|   ap_memory|                                           v208_11|         array|
|v208_11_ce1              |  out|    1|   ap_memory|                                           v208_11|         array|
|v208_11_we1              |  out|    1|   ap_memory|                                           v208_11|         array|
|v208_11_d1               |  out|   32|   ap_memory|                                           v208_11|         array|
|v208_10_address0         |  out|   12|   ap_memory|                                           v208_10|         array|
|v208_10_ce0              |  out|    1|   ap_memory|                                           v208_10|         array|
|v208_10_we0              |  out|    1|   ap_memory|                                           v208_10|         array|
|v208_10_d0               |  out|   32|   ap_memory|                                           v208_10|         array|
|v208_10_address1         |  out|   12|   ap_memory|                                           v208_10|         array|
|v208_10_ce1              |  out|    1|   ap_memory|                                           v208_10|         array|
|v208_10_we1              |  out|    1|   ap_memory|                                           v208_10|         array|
|v208_10_d1               |  out|   32|   ap_memory|                                           v208_10|         array|
|v208_9_address0          |  out|   12|   ap_memory|                                            v208_9|         array|
|v208_9_ce0               |  out|    1|   ap_memory|                                            v208_9|         array|
|v208_9_we0               |  out|    1|   ap_memory|                                            v208_9|         array|
|v208_9_d0                |  out|   32|   ap_memory|                                            v208_9|         array|
|v208_9_address1          |  out|   12|   ap_memory|                                            v208_9|         array|
|v208_9_ce1               |  out|    1|   ap_memory|                                            v208_9|         array|
|v208_9_we1               |  out|    1|   ap_memory|                                            v208_9|         array|
|v208_9_d1                |  out|   32|   ap_memory|                                            v208_9|         array|
|v208_8_address0          |  out|   12|   ap_memory|                                            v208_8|         array|
|v208_8_ce0               |  out|    1|   ap_memory|                                            v208_8|         array|
|v208_8_we0               |  out|    1|   ap_memory|                                            v208_8|         array|
|v208_8_d0                |  out|   32|   ap_memory|                                            v208_8|         array|
|v208_8_address1          |  out|   12|   ap_memory|                                            v208_8|         array|
|v208_8_ce1               |  out|    1|   ap_memory|                                            v208_8|         array|
|v208_8_we1               |  out|    1|   ap_memory|                                            v208_8|         array|
|v208_8_d1                |  out|   32|   ap_memory|                                            v208_8|         array|
|v208_7_address0          |  out|   12|   ap_memory|                                            v208_7|         array|
|v208_7_ce0               |  out|    1|   ap_memory|                                            v208_7|         array|
|v208_7_we0               |  out|    1|   ap_memory|                                            v208_7|         array|
|v208_7_d0                |  out|   32|   ap_memory|                                            v208_7|         array|
|v208_7_address1          |  out|   12|   ap_memory|                                            v208_7|         array|
|v208_7_ce1               |  out|    1|   ap_memory|                                            v208_7|         array|
|v208_7_we1               |  out|    1|   ap_memory|                                            v208_7|         array|
|v208_7_d1                |  out|   32|   ap_memory|                                            v208_7|         array|
|v208_6_address0          |  out|   12|   ap_memory|                                            v208_6|         array|
|v208_6_ce0               |  out|    1|   ap_memory|                                            v208_6|         array|
|v208_6_we0               |  out|    1|   ap_memory|                                            v208_6|         array|
|v208_6_d0                |  out|   32|   ap_memory|                                            v208_6|         array|
|v208_6_address1          |  out|   12|   ap_memory|                                            v208_6|         array|
|v208_6_ce1               |  out|    1|   ap_memory|                                            v208_6|         array|
|v208_6_we1               |  out|    1|   ap_memory|                                            v208_6|         array|
|v208_6_d1                |  out|   32|   ap_memory|                                            v208_6|         array|
|v208_5_address0          |  out|   12|   ap_memory|                                            v208_5|         array|
|v208_5_ce0               |  out|    1|   ap_memory|                                            v208_5|         array|
|v208_5_we0               |  out|    1|   ap_memory|                                            v208_5|         array|
|v208_5_d0                |  out|   32|   ap_memory|                                            v208_5|         array|
|v208_5_address1          |  out|   12|   ap_memory|                                            v208_5|         array|
|v208_5_ce1               |  out|    1|   ap_memory|                                            v208_5|         array|
|v208_5_we1               |  out|    1|   ap_memory|                                            v208_5|         array|
|v208_5_d1                |  out|   32|   ap_memory|                                            v208_5|         array|
|v208_4_address0          |  out|   12|   ap_memory|                                            v208_4|         array|
|v208_4_ce0               |  out|    1|   ap_memory|                                            v208_4|         array|
|v208_4_we0               |  out|    1|   ap_memory|                                            v208_4|         array|
|v208_4_d0                |  out|   32|   ap_memory|                                            v208_4|         array|
|v208_4_address1          |  out|   12|   ap_memory|                                            v208_4|         array|
|v208_4_ce1               |  out|    1|   ap_memory|                                            v208_4|         array|
|v208_4_we1               |  out|    1|   ap_memory|                                            v208_4|         array|
|v208_4_d1                |  out|   32|   ap_memory|                                            v208_4|         array|
|v208_3_address0          |  out|   12|   ap_memory|                                            v208_3|         array|
|v208_3_ce0               |  out|    1|   ap_memory|                                            v208_3|         array|
|v208_3_we0               |  out|    1|   ap_memory|                                            v208_3|         array|
|v208_3_d0                |  out|   32|   ap_memory|                                            v208_3|         array|
|v208_3_address1          |  out|   12|   ap_memory|                                            v208_3|         array|
|v208_3_ce1               |  out|    1|   ap_memory|                                            v208_3|         array|
|v208_3_we1               |  out|    1|   ap_memory|                                            v208_3|         array|
|v208_3_d1                |  out|   32|   ap_memory|                                            v208_3|         array|
|v208_2_address0          |  out|   12|   ap_memory|                                            v208_2|         array|
|v208_2_ce0               |  out|    1|   ap_memory|                                            v208_2|         array|
|v208_2_we0               |  out|    1|   ap_memory|                                            v208_2|         array|
|v208_2_d0                |  out|   32|   ap_memory|                                            v208_2|         array|
|v208_2_address1          |  out|   12|   ap_memory|                                            v208_2|         array|
|v208_2_ce1               |  out|    1|   ap_memory|                                            v208_2|         array|
|v208_2_we1               |  out|    1|   ap_memory|                                            v208_2|         array|
|v208_2_d1                |  out|   32|   ap_memory|                                            v208_2|         array|
|v208_1_address0          |  out|   12|   ap_memory|                                            v208_1|         array|
|v208_1_ce0               |  out|    1|   ap_memory|                                            v208_1|         array|
|v208_1_we0               |  out|    1|   ap_memory|                                            v208_1|         array|
|v208_1_d0                |  out|   32|   ap_memory|                                            v208_1|         array|
|v208_1_address1          |  out|   12|   ap_memory|                                            v208_1|         array|
|v208_1_ce1               |  out|    1|   ap_memory|                                            v208_1|         array|
|v208_1_we1               |  out|    1|   ap_memory|                                            v208_1|         array|
|v208_1_d1                |  out|   32|   ap_memory|                                            v208_1|         array|
|v208_0_address0          |  out|   12|   ap_memory|                                            v208_0|         array|
|v208_0_ce0               |  out|    1|   ap_memory|                                            v208_0|         array|
|v208_0_we0               |  out|    1|   ap_memory|                                            v208_0|         array|
|v208_0_d0                |  out|   32|   ap_memory|                                            v208_0|         array|
|v208_0_address1          |  out|   12|   ap_memory|                                            v208_0|         array|
|v208_0_ce1               |  out|    1|   ap_memory|                                            v208_0|         array|
|v208_0_we1               |  out|    1|   ap_memory|                                            v208_0|         array|
|v208_0_d1                |  out|   32|   ap_memory|                                            v208_0|         array|
|acc_outp4_V_address0     |  out|   11|   ap_memory|                                       acc_outp4_V|         array|
|acc_outp4_V_ce0          |  out|    1|   ap_memory|                                       acc_outp4_V|         array|
|acc_outp4_V_q0           |   in|   48|   ap_memory|                                       acc_outp4_V|         array|
|acc_outp4_V_1_address0   |  out|   11|   ap_memory|                                     acc_outp4_V_1|         array|
|acc_outp4_V_1_ce0        |  out|    1|   ap_memory|                                     acc_outp4_V_1|         array|
|acc_outp4_V_1_q0         |   in|   48|   ap_memory|                                     acc_outp4_V_1|         array|
|acc_outp4_V_2_address0   |  out|   11|   ap_memory|                                     acc_outp4_V_2|         array|
|acc_outp4_V_2_ce0        |  out|    1|   ap_memory|                                     acc_outp4_V_2|         array|
|acc_outp4_V_2_q0         |   in|   48|   ap_memory|                                     acc_outp4_V_2|         array|
|acc_outp4_V_3_address0   |  out|   11|   ap_memory|                                     acc_outp4_V_3|         array|
|acc_outp4_V_3_ce0        |  out|    1|   ap_memory|                                     acc_outp4_V_3|         array|
|acc_outp4_V_3_q0         |   in|   48|   ap_memory|                                     acc_outp4_V_3|         array|
|acc_outp4_V_4_address0   |  out|   11|   ap_memory|                                     acc_outp4_V_4|         array|
|acc_outp4_V_4_ce0        |  out|    1|   ap_memory|                                     acc_outp4_V_4|         array|
|acc_outp4_V_4_q0         |   in|   48|   ap_memory|                                     acc_outp4_V_4|         array|
|acc_outp4_V_5_address0   |  out|   11|   ap_memory|                                     acc_outp4_V_5|         array|
|acc_outp4_V_5_ce0        |  out|    1|   ap_memory|                                     acc_outp4_V_5|         array|
|acc_outp4_V_5_q0         |   in|   48|   ap_memory|                                     acc_outp4_V_5|         array|
|acc_outp4_V_6_address0   |  out|   11|   ap_memory|                                     acc_outp4_V_6|         array|
|acc_outp4_V_6_ce0        |  out|    1|   ap_memory|                                     acc_outp4_V_6|         array|
|acc_outp4_V_6_q0         |   in|   48|   ap_memory|                                     acc_outp4_V_6|         array|
|acc_outp4_V_7_address0   |  out|   11|   ap_memory|                                     acc_outp4_V_7|         array|
|acc_outp4_V_7_ce0        |  out|    1|   ap_memory|                                     acc_outp4_V_7|         array|
|acc_outp4_V_7_q0         |   in|   48|   ap_memory|                                     acc_outp4_V_7|         array|
|acc_outp4_V_8_address0   |  out|   11|   ap_memory|                                     acc_outp4_V_8|         array|
|acc_outp4_V_8_ce0        |  out|    1|   ap_memory|                                     acc_outp4_V_8|         array|
|acc_outp4_V_8_q0         |   in|   48|   ap_memory|                                     acc_outp4_V_8|         array|
|acc_outp4_V_9_address0   |  out|   11|   ap_memory|                                     acc_outp4_V_9|         array|
|acc_outp4_V_9_ce0        |  out|    1|   ap_memory|                                     acc_outp4_V_9|         array|
|acc_outp4_V_9_q0         |   in|   48|   ap_memory|                                     acc_outp4_V_9|         array|
|acc_outp4_V_10_address0  |  out|   11|   ap_memory|                                    acc_outp4_V_10|         array|
|acc_outp4_V_10_ce0       |  out|    1|   ap_memory|                                    acc_outp4_V_10|         array|
|acc_outp4_V_10_q0        |   in|   48|   ap_memory|                                    acc_outp4_V_10|         array|
|acc_outp4_V_11_address0  |  out|   11|   ap_memory|                                    acc_outp4_V_11|         array|
|acc_outp4_V_11_ce0       |  out|    1|   ap_memory|                                    acc_outp4_V_11|         array|
|acc_outp4_V_11_q0        |   in|   48|   ap_memory|                                    acc_outp4_V_11|         array|
+-------------------------+-----+-----+------------+--------------------------------------------------+--------------+

