# vsim -vopt work.top -voptargs="+acc=npr" -l wait_test.log -coverage -c -do "log -r /*; coverage save -onexit -directive -cvg -codeAll coverage.ucdb; run -all;quit;" "+UVM_TESTNAME=wait_test" 
# Start time: 15:17:23 on Oct 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.intf(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.globals(fast)
# Loading work.tb_pkg(fast)
# Loading work.top(fast)
# Loading work.alu_interface_sv_unit(fast)
# Loading work.intf(fast)
# Loading work.alu_assertion_sv_unit(fast)
# Loading work.assertions(fast)
# Loading work.ALU_DESIGN(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) top.sv(21): [PCDPC] - Port size (8) does not match connection size (9) for port 'OPA'. The port definition is at: design.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /top/dut File: design.sv
# ** Warning: (vsim-3015) top.sv(21): [PCDPC] - Port size (8) does not match connection size (9) for port 'OPB'. The port definition is at: design.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /top/dut File: design.sv
# ** Warning: (vsim-3015) top.sv(21): [PCDPC] - Port size (4) does not match connection size (5) for port 'CMD'. The port definition is at: design.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /top/dut File: design.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  coverage save -onexit -directive -cvg -codeAll coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Top
# UVM_INFO alu_assertion.sv(25) @ 0: reporter [ALU_Assertions] time=0 ALU Assertions run started
# UVM_INFO @ 0: reporter [RNTST] Running test wait_test...
# UVM_INFO wait_test.sv(16) @ 0: uvm_test_top [uvm_test_top] start of run phase
# UVM_INFO driver.sv(25) @ 0: uvm_test_top.env_h.agent_a_h.drv_h [uvm_test_top.env_h.agent_a_h.drv_h] start of drv run phase
# UVM_INFO sequence.sv(200) @ 0: uvm_test_top.env_h.agent_a_h.seqr_h@@w [w] inside body method of wait_for_operands seq
# UVM_INFO driver.sv(70) @ 5: uvm_test_top.env_h.agent_a_h.drv_h [alu_driver] opa=193,opb=0,cmd=0,mode=1,cin=0,inp_valid=3
# UVM_INFO alu_passive_mon.sv(169) @ 5: uvm_test_top.env_h.agent_p_h.mon_pass_h [alu_monitor] 5opa=x,opb=x,res=z, cout=z, cmd=x,mode=x,cin=x, inp_valid=xce=x
# UVM_INFO alu_passive_mon.sv(90) @ 15: uvm_test_top.env_h.agent_p_h.mon_pass_h [alu_monitor] 3opa=193,opb=0,res=z,cout=z,oflow=z,g=z,e=z,l=z,err=z, cmd=0,mode=1, cin=0, inp_valid=3
# UVM_INFO scoreboard.sv(101) @ 15: uvm_test_top.env_h.scoreboard_h [scoreboard] 4opa=193,opb=0,res=193, cout=0,cmd=0,mode=1, cin=0, inp_valid=3
# UVM_INFO scoreboard.sv(101) @ 25: uvm_test_top.env_h.scoreboard_h [scoreboard] 4opa=193,opb=0,res=193, cout=0,cmd=0,mode=1, cin=0, inp_valid=3
# UVM_INFO alu_passive_mon.sv(90) @ 25: uvm_test_top.env_h.agent_p_h.mon_pass_h [alu_monitor] 3opa=193,opb=0,res=0,cout=0,oflow=z,g=z,e=z,l=z,err=z, cmd=0,mode=1, cin=0, inp_valid=3
# ** Info: output result checking assertion success
#    Time: 25 ns Started: 15 ns  Scope: top.vif.ASSERTINS_PROP.res_checking File: alu_assertion.sv Line: 33
# UVM_INFO alu_passive_mon.sv(90) @ 35: uvm_test_top.env_h.agent_p_h.mon_pass_h [alu_monitor] 3opa=193,opb=0,res=193,cout=0,oflow=z,g=z,e=z,l=z,err=z, cmd=0,mode=1, cin=0, inp_valid=3
# UVM_INFO scoreboard.sv(101) @ 35: uvm_test_top.env_h.scoreboard_h [scoreboard] 4opa=193,opb=0,res=193, cout=0,cmd=0,mode=1, cin=0, inp_valid=3
# ** Info: output result checking assertion success
#    Time: 35 ns Started: 25 ns  Scope: top.vif.ASSERTINS_PROP.res_checking File: alu_assertion.sv Line: 33
# UVM_INFO scoreboard.sv(101) @ 45: uvm_test_top.env_h.scoreboard_h [scoreboard] 4opa=193,opb=0,res=193, cout=0,cmd=0,mode=1, cin=0, inp_valid=3
# UVM_INFO alu_passive_mon.sv(90) @ 45: uvm_test_top.env_h.agent_p_h.mon_pass_h [alu_monitor] 3opa=193,opb=0,res=193,cout=0,oflow=z,g=z,e=z,l=z,err=z, cmd=0,mode=1, cin=0, inp_valid=3
# ** Info: output result checking assertion success
#    Time: 45 ns Started: 35 ns  Scope: top.vif.ASSERTINS_PROP.res_checking File: alu_assertion.sv Line: 33
# UVM_INFO wait_test.sv(23) @ 55: uvm_test_top [uvm_test_top] end of run phase
# UVM_INFO alu_passive_mon.sv(90) @ 55: uvm_test_top.env_h.agent_p_h.mon_pass_h [alu_monitor] 3opa=193,opb=0,res=193,cout=0,oflow=z,g=z,e=z,l=z,err=z, cmd=0,mode=1, cin=0, inp_valid=3
# UVM_INFO scoreboard.sv(101) @ 55: uvm_test_top.env_h.scoreboard_h [scoreboard] 4opa=193,opb=0,res=193, cout=0,cmd=0,mode=1, cin=0, inp_valid=3
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 55: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO scoreboard.sv(306) @ 55: uvm_test_top.env_h.scoreboard_h [scoreboard] result matched expected_res=193,actual_res=193
# UVM_INFO coverage.sv(44) @ 55: uvm_test_top.env_h.cov_h [cov_h] Coverage=84.38 %
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   23
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [ALU_Assertions]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [alu_driver]     1
# [alu_monitor]     6
# [cov_h]     1
# [scoreboard]     6
# [uvm_test_top]     2
# [uvm_test_top.env_h.agent_a_h.drv_h]     1
# [w]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 55 ns  Iteration: 54  Instance: /top
# Saving coverage database on exit...
# End time: 15:17:27 on Oct 03,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
