/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 720 232)
	(text "unsaved" (rect 337 -1 371 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 216 20 228)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 61 46 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 320 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 101 82 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 320 112)(line_width 1))
	)
	(port
		(pt 0 184)
		(input)
		(text "avalon_master_memory_0_conduit_end_id10xswitch[9..0]" (rect 0 0 233 12)(font "Arial" (font_size 8)))
		(text "avalon_master_memory_0_conduit_end_id10xswitch[9..0]" (rect 4 173 316 184)(font "Arial" (font_size 8)))
		(line (pt 0 184)(pt 320 184)(line_width 3))
	)
	(port
		(pt 0 200)
		(input)
		(text "avalon_master_memory_0_conduit_end_id4xkey[3..0]" (rect 0 0 223 12)(font "Arial" (font_size 8)))
		(text "avalon_master_memory_0_conduit_end_id4xkey[3..0]" (rect 4 189 292 200)(font "Arial" (font_size 8)))
		(line (pt 0 200)(pt 320 200)(line_width 3))
	)
	(port
		(pt 0 152)
		(output)
		(text "avalon_master_memory_0_conduit_end_id10xled[9..0]" (rect 0 0 220 12)(font "Arial" (font_size 8)))
		(text "avalon_master_memory_0_conduit_end_id10xled[9..0]" (rect 4 141 298 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 320 152)(line_width 3))
	)
	(port
		(pt 0 168)
		(output)
		(text "avalon_master_memory_0_conduit_end_id6xhexscreen[41..0]" (rect 0 0 252 12)(font "Arial" (font_size 8)))
		(text "avalon_master_memory_0_conduit_end_id6xhexscreen[41..0]" (rect 4 157 334 168)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 320 168)(line_width 3))
	)
	(drawing
		(text "clk" (rect 305 43 628 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 325 67 668 144)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 291 83 612 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 325 107 692 224)(font "Arial" (color 0 0 0)))
		(text "avalon_master_memory_0_conduit_end" (rect 87 123 378 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "id10xled" (rect 325 147 698 304)(font "Arial" (color 0 0 0)))
		(text "id6xhexscreen" (rect 325 163 728 336)(font "Arial" (color 0 0 0)))
		(text "id10xswitch" (rect 325 179 716 368)(font "Arial" (color 0 0 0)))
		(text "id4xkey" (rect 325 195 692 400)(font "Arial" (color 0 0 0)))
		(text " system " (rect 685 216 1418 442)(font "Arial" ))
		(line (pt 320 32)(pt 400 32)(line_width 1))
		(line (pt 400 32)(pt 400 216)(line_width 1))
		(line (pt 320 216)(pt 400 216)(line_width 1))
		(line (pt 320 32)(pt 320 216)(line_width 1))
		(line (pt 321 52)(pt 321 76)(line_width 1))
		(line (pt 322 52)(pt 322 76)(line_width 1))
		(line (pt 321 92)(pt 321 116)(line_width 1))
		(line (pt 322 92)(pt 322 116)(line_width 1))
		(line (pt 321 132)(pt 321 204)(line_width 1))
		(line (pt 322 132)(pt 322 204)(line_width 1))
		(line (pt 0 0)(pt 720 0)(line_width 1))
		(line (pt 720 0)(pt 720 232)(line_width 1))
		(line (pt 0 232)(pt 720 232)(line_width 1))
		(line (pt 0 0)(pt 0 232)(line_width 1))
	)
)
