0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.sim/sim_1/synth/func/xsim/lab7_board__tb_func_synth.v,1701694259,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/lab7_board__tb.v,,ALU32Bit;Adder;ClkDiv;DataMemory;EX_MEM_Register;ID_EX_Register;IF_ID_Register;InstructionMemory;MEM_WB_Register;Mux32Bit2To1;Mux32Bit2To1_0;Mux32Bit2To1_1;Mux32Bit2To1_2;Mux32Bit3To1;Mux5Bit2To1;Mux5Bit2To1_3;PCAdder;ProgramCounter;RegisterFile;Two4DigitDisplay;glbl;head;lab7top,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/lab7_board__tb.v,1700489310,verilog,,,,lab7_board__tb,,,,,,,,
