Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 30 17:54:46 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_Controler_timing_summary_routed.rpt -pb VGA_Controler_timing_summary_routed.pb -rpx VGA_Controler_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_Controler
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (93)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (792)
5. checking no_input_delay (11)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (93)
-------------------------
 There are 73 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_VGA_clk_generator/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (792)
--------------------------------------------------
 There are 792 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.739        0.000                      0                   18        0.293        0.000                      0                   18        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.739        0.000                      0                   18        0.293        0.000                      0                   18        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.668ns (19.025%)  route 2.843ns (80.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.547     5.068    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.877     7.463    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.150     7.613 r  u_frame_buffer/VRAM_reg_0_2_ENBWREN_cooolgate_en_gate_62_LOPT_REMAP/O
                         net (fo=1, routed)           0.966     8.579    u_frame_buffer/VRAM_reg_0_2_ENBWREN_cooolgate_en_sig_32
    RAMB36_X0Y16         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.472    14.813    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X0Y16         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_2/CLKBWRCLK
                         clock pessimism              0.187    15.000    
                         clock uncertainty           -0.035    14.965    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    14.318    u_frame_buffer/VRAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.642ns (17.734%)  route 2.978ns (82.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.547     5.068    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.877     7.463    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124     7.587 r  u_frame_buffer/VRAM_reg_0_1_ENBWREN_cooolgate_en_gate_50_LOPT_REMAP/O
                         net (fo=1, routed)           1.101     8.688    u_frame_buffer/VRAM_reg_0_1_ENBWREN_cooolgate_en_sig_26
    RAMB36_X0Y18         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.481    14.822    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X0Y18         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_1/CLKBWRCLK
                         clock pessimism              0.187    15.009    
                         clock uncertainty           -0.035    14.974    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.531    u_frame_buffer/VRAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.668ns (20.692%)  route 2.560ns (79.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.547     5.068    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.728     7.314    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y62          LUT4 (Prop_lut4_I3_O)        0.150     7.464 r  u_frame_buffer/VRAM_reg_0_7_ENBWREN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.832     8.296    u_frame_buffer/VRAM_reg_0_7_ENBWREN_cooolgate_en_sig_35
    RAMB36_X0Y10         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.483    14.824    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X0Y10         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_7/CLKBWRCLK
                         clock pessimism              0.187    15.011    
                         clock uncertainty           -0.035    14.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    14.329    u_frame_buffer/VRAM_reg_0_7
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.642ns (19.999%)  route 2.568ns (80.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.547     5.068    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          2.078     7.664    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124     7.788 r  u_frame_buffer/VRAM_reg_0_3_ENBWREN_cooolgate_en_gate_64_LOPT_REMAP/O
                         net (fo=1, routed)           0.490     8.278    u_frame_buffer/VRAM_reg_0_3_ENBWREN_cooolgate_en_sig_33
    RAMB36_X0Y14         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.470    14.811    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X0Y14         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_3/CLKBWRCLK
                         clock pessimism              0.187    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.520    u_frame_buffer/VRAM_reg_0_3
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.636ns (20.692%)  route 2.438ns (79.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.547     5.068    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.359     6.945    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y72         LUT4 (Prop_lut4_I3_O)        0.118     7.063 r  u_frame_buffer/VRAM_reg_0_10_ENBWREN_cooolgate_en_gate_52_LOPT_REMAP/O
                         net (fo=1, routed)           1.078     8.141    u_frame_buffer/VRAM_reg_0_10_ENBWREN_cooolgate_en_sig_27
    RAMB36_X2Y16         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.475    14.816    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X2Y16         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_10/CLKBWRCLK
                         clock pessimism              0.258    15.074    
                         clock uncertainty           -0.035    15.039    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.394    u_frame_buffer/VRAM_reg_0_10
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.642ns (20.768%)  route 2.449ns (79.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.547     5.068    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.359     6.945    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y72         LUT4 (Prop_lut4_I3_O)        0.124     7.069 r  u_frame_buffer/VRAM_reg_0_8_ENBWREN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           1.090     8.159    u_frame_buffer/VRAM_reg_0_8_ENBWREN_cooolgate_en_sig_36
    RAMB36_X1Y16         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.473    14.814    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X1Y16         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_8/CLKBWRCLK
                         clock pessimism              0.258    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.594    u_frame_buffer/VRAM_reg_0_8
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  6.435    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.636ns (24.374%)  route 1.973ns (75.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.547     5.068    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.872     6.457    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y62         LUT4 (Prop_lut4_I3_O)        0.118     6.575 r  u_frame_buffer/VRAM_reg_0_9_ENBWREN_cooolgate_en_gate_72_LOPT_REMAP/O
                         net (fo=1, routed)           1.102     7.677    u_frame_buffer/VRAM_reg_0_9_ENBWREN_cooolgate_en_sig_37
    RAMB36_X1Y8          RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.493    14.834    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X1Y8          RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_9/CLKBWRCLK
                         clock pessimism              0.180    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.333    u_frame_buffer/VRAM_reg_0_9
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.642ns (23.667%)  route 2.071ns (76.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.547     5.068    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.728     7.314    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y62          LUT4 (Prop_lut4_I3_O)        0.124     7.438 r  u_frame_buffer/VRAM_reg_0_4_ENBWREN_cooolgate_en_gate_66_LOPT_REMAP/O
                         net (fo=1, routed)           0.343     7.780    u_frame_buffer/VRAM_reg_0_4_ENBWREN_cooolgate_en_sig_34
    RAMB36_X0Y12         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.479    14.820    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X0Y12         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_4/CLKBWRCLK
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.529    u_frame_buffer/VRAM_reg_0_4
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_14/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.637ns (24.778%)  route 1.934ns (75.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.547     5.068    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.876     6.461    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y62         LUT4 (Prop_lut4_I3_O)        0.119     6.580 r  u_frame_buffer/VRAM_reg_0_14_ENBWREN_cooolgate_en_gate_58_LOPT_REMAP/O
                         net (fo=1, routed)           1.058     7.639    u_frame_buffer/VRAM_reg_0_14_ENBWREN_cooolgate_en_sig_30
    RAMB36_X2Y10         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_14/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.486    14.827    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X2Y10         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_14/CLKBWRCLK
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    14.399    u_frame_buffer/VRAM_reg_0_14
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.642ns (24.679%)  route 1.959ns (75.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.547     5.068    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.586 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.876     6.461    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y62         LUT4 (Prop_lut4_I3_O)        0.124     6.585 r  u_frame_buffer/VRAM_reg_0_13_ENBWREN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           1.084     7.669    u_frame_buffer/VRAM_reg_0_13_ENBWREN_cooolgate_en_sig_29
    RAMB36_X1Y10         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.484    14.825    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X1Y10         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_13/CLKBWRCLK
                         clock pessimism              0.258    15.083    
                         clock uncertainty           -0.035    15.048    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.605    u_frame_buffer/VRAM_reg_0_13
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  6.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u_frame_buffer/VRAM_reg_mux_sel__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_mux_sel__14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.395%)  route 0.198ns (51.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.437    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X36Y68         FDRE                                         r  u_frame_buffer/VRAM_reg_mux_sel__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u_frame_buffer/VRAM_reg_mux_sel__14/Q
                         net (fo=13, routed)          0.198     1.777    u_QVGA_memoryControler/VRAM_reg_mux_sel__14
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.822 r  u_QVGA_memoryControler/VRAM_mux_sel__14_i_1/O
                         net (fo=1, routed)           0.000     1.822    u_frame_buffer/VRAM_reg_mux_sel__14_2
    SLICE_X36Y68         FDRE                                         r  u_frame_buffer/VRAM_reg_mux_sel__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.820     1.948    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X36Y68         FDRE                                         r  u_frame_buffer/VRAM_reg_mux_sel__14/C
                         clock pessimism             -0.511     1.437    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.091     1.528    u_frame_buffer/VRAM_reg_mux_sel__14
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u_frame_buffer/VRAM_reg_mux_sel__46/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_mux_sel__46/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.230ns (54.273%)  route 0.194ns (45.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.554     1.437    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X36Y68         FDRE                                         r  u_frame_buffer/VRAM_reg_mux_sel__46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  u_frame_buffer/VRAM_reg_mux_sel__46/Q
                         net (fo=13, routed)          0.194     1.759    u_QVGA_memoryControler/VRAM_reg_mux_sel__46
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.102     1.861 r  u_QVGA_memoryControler/VRAM_mux_sel__46_i_1/O
                         net (fo=1, routed)           0.000     1.861    u_frame_buffer/VRAM_reg_mux_sel__46_1
    SLICE_X36Y68         FDRE                                         r  u_frame_buffer/VRAM_reg_mux_sel__46/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.820     1.948    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X36Y68         FDRE                                         r  u_frame_buffer/VRAM_reg_mux_sel__46/C
                         clock pessimism             -0.511     1.437    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.107     1.544    u_frame_buffer/VRAM_reg_mux_sel__46
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 u_VGA_clk_generator/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGA_clk_generator/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.557     1.440    u_VGA_clk_generator/p_counter_reg[1]_0
    SLICE_X10Y68         FDCE                                         r  u_VGA_clk_generator/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  u_VGA_clk_generator/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.836    u_VGA_clk_generator/p_counter[0]
    SLICE_X10Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.881 r  u_VGA_clk_generator/p_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    u_VGA_clk_generator/p_counter[0]_i_1_n_0
    SLICE_X10Y68         FDCE                                         r  u_VGA_clk_generator/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.824     1.952    u_VGA_clk_generator/p_counter_reg[1]_0
    SLICE_X10Y68         FDCE                                         r  u_VGA_clk_generator/p_counter_reg[0]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X10Y68         FDCE (Hold_fdce_C_D)         0.121     1.561    u_VGA_clk_generator/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 u_VGA_clk_generator/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGA_clk_generator/p_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.156%)  route 0.234ns (52.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.557     1.440    u_VGA_clk_generator/p_counter_reg[1]_0
    SLICE_X10Y68         FDCE                                         r  u_VGA_clk_generator/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  u_VGA_clk_generator/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.234     1.838    u_VGA_clk_generator/p_counter[0]
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  u_VGA_clk_generator/p_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    u_VGA_clk_generator/p_counter[1]_i_1_n_0
    SLICE_X10Y68         FDCE                                         r  u_VGA_clk_generator/p_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.824     1.952    u_VGA_clk_generator/p_counter_reg[1]_0
    SLICE_X10Y68         FDCE                                         r  u_VGA_clk_generator/p_counter_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X10Y68         FDCE (Hold_fdce_C_D)         0.120     1.560    u_VGA_clk_generator/p_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_12/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.325%)  route 0.556ns (72.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.557     1.440    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.404     2.008    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y62         LUT4 (Prop_lut4_I3_O)        0.045     2.053 r  u_frame_buffer/VRAM_reg_0_12_ENBWREN_cooolgate_en_gate_54_LOPT_REMAP/O
                         net (fo=1, routed)           0.152     2.205    u_frame_buffer/VRAM_reg_0_12_ENBWREN_cooolgate_en_sig_28
    RAMB36_X1Y12         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_12/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.874     2.002    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X1Y12         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_12/CLKBWRCLK
                         clock pessimism             -0.478     1.524    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.620    u_frame_buffer/VRAM_reg_0_12
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 u_VGA_clk_generator/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGA_clk_generator/pclk_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.208ns (32.975%)  route 0.423ns (67.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.557     1.440    u_VGA_clk_generator/p_counter_reg[1]_0
    SLICE_X10Y68         FDCE                                         r  u_VGA_clk_generator/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  u_VGA_clk_generator/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.234     1.838    u_VGA_clk_generator/p_counter[0]
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.044     1.882 r  u_VGA_clk_generator/pclk_i_1/O
                         net (fo=2, routed)           0.189     2.071    u_VGA_clk_generator/pclk_i_1_n_0
    SLICE_X8Y69          FDCE                                         r  u_VGA_clk_generator/pclk_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.823     1.951    u_VGA_clk_generator/p_counter_reg[1]_0
    SLICE_X8Y69          FDCE                                         r  u_VGA_clk_generator/pclk_reg_lopt_replica/C
                         clock pessimism             -0.478     1.473    
    SLICE_X8Y69          FDCE (Hold_fdce_C_D)        -0.007     1.466    u_VGA_clk_generator/pclk_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.438%)  route 0.814ns (79.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.557     1.440    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.660     2.264    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y62          LUT4 (Prop_lut4_I3_O)        0.045     2.309 r  u_frame_buffer/VRAM_reg_0_4_ENBWREN_cooolgate_en_gate_66_LOPT_REMAP/O
                         net (fo=1, routed)           0.154     2.463    u_frame_buffer/VRAM_reg_0_4_ENBWREN_cooolgate_en_sig_34
    RAMB36_X0Y12         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.874     2.002    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X0Y12         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.249     1.753    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.849    u_frame_buffer/VRAM_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 u_VGA_clk_generator/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_VGA_clk_generator/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.208ns (32.665%)  route 0.429ns (67.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.557     1.440    u_VGA_clk_generator/p_counter_reg[1]_0
    SLICE_X10Y68         FDCE                                         r  u_VGA_clk_generator/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  u_VGA_clk_generator/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.234     1.838    u_VGA_clk_generator/p_counter[0]
    SLICE_X10Y68         LUT2 (Prop_lut2_I0_O)        0.044     1.882 r  u_VGA_clk_generator/pclk_i_1/O
                         net (fo=2, routed)           0.195     2.077    u_VGA_clk_generator/pclk_i_1_n_0
    SLICE_X10Y66         FDCE                                         r  u_VGA_clk_generator/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.826     1.954    u_VGA_clk_generator/p_counter_reg[1]_0
    SLICE_X10Y66         FDCE                                         r  u_VGA_clk_generator/pclk_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X10Y66         FDCE (Hold_fdce_C_D)        -0.007     1.449    u_VGA_clk_generator/pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.212ns (19.408%)  route 0.880ns (80.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.557     1.440    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.404     2.008    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y62         LUT4 (Prop_lut4_I3_O)        0.048     2.056 r  u_frame_buffer/VRAM_reg_0_9_ENBWREN_cooolgate_en_gate_72_LOPT_REMAP/O
                         net (fo=1, routed)           0.477     2.533    u_frame_buffer/VRAM_reg_0_9_ENBWREN_cooolgate_en_sig_37
    RAMB36_X1Y8          RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.877     2.005    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X1Y8          RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_9/CLKBWRCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.034     1.795    u_frame_buffer/VRAM_reg_0_9
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_frame_buffer/VRAM_reg_0_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.209ns (16.976%)  route 1.022ns (83.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.557     1.440    u_frame_buffer/VRAM_reg_mux_sel__14_1
    SLICE_X42Y65         FDCE                                         r  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.817     2.421    u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.045     2.466 r  u_frame_buffer/VRAM_reg_0_3_ENBWREN_cooolgate_en_gate_64_LOPT_REMAP/O
                         net (fo=1, routed)           0.205     2.671    u_frame_buffer/VRAM_reg_0_3_ENBWREN_cooolgate_en_sig_33
    RAMB36_X0Y14         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     1.992    u_frame_buffer/VRAM_reg_mux_sel__14_1
    RAMB36_X0Y14         RAMB36E1                                     r  u_frame_buffer/VRAM_reg_0_3/CLKBWRCLK
                         clock pessimism             -0.249     1.743    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.839    u_frame_buffer/VRAM_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.833    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  u_frame_buffer/VRAM_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16  u_frame_buffer/VRAM_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  u_frame_buffer/VRAM_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  u_frame_buffer/VRAM_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16  u_frame_buffer/VRAM_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   u_frame_buffer/VRAM_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  u_frame_buffer/VRAM_reg_1_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  u_frame_buffer/VRAM_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14  u_frame_buffer/VRAM_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19  u_frame_buffer/VRAM_reg_1_1/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68  u_frame_buffer/VRAM_reg_mux_sel__14/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68  u_frame_buffer/VRAM_reg_mux_sel__46/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y65  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y68  u_VGA_clk_generator/p_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y68  u_VGA_clk_generator/p_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y66  u_VGA_clk_generator/pclk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y69   u_VGA_clk_generator/pclk_reg_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y69   u_VGA_clk_generator/pclk_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68  u_frame_buffer/VRAM_reg_mux_sel__14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68  u_frame_buffer/VRAM_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y65  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y68  u_VGA_clk_generator/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y68  u_VGA_clk_generator/p_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68  u_frame_buffer/VRAM_reg_mux_sel__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68  u_frame_buffer/VRAM_reg_mux_sel__46/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y65  u_frame_buffer/u_frame_buffer/VRAM_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y68  u_VGA_clk_generator/p_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y68  u_VGA_clk_generator/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y66  u_VGA_clk_generator/pclk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y69   u_VGA_clk_generator/pclk_reg_lopt_replica/C



