

================================================================
== Vivado HLS Report for 'LDPC_CTRL'
================================================================
* Date:           Mon Sep 10 17:31:14 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        LDPC_CTRL
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tffv676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       7|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      32|
|Register         |        -|      -|      17|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      17|      39|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ap_condition_65        |    and   |      0|  0|   1|           1|           1|
    |or_cond_not_fu_251_p2  |    and   |      0|  0|   1|           1|           1|
    |notlhs_fu_239_p2       |   icmp   |      0|  0|   1|           2|           1|
    |notrhs_fu_245_p2       |   icmp   |      0|  0|   2|           2|           3|
    |tmp_3_fu_257_p2        |   icmp   |      0|  0|   1|           2|           1|
    |or_cond1_fu_263_p2     |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|   7|           9|           8|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |buff_reset                   |   1|          3|    1|          3|
    |buff_start                   |   1|          3|    1|          3|
    |err_code                     |  16|          3|   16|         48|
    |init_start                   |   1|          3|    1|          3|
    |rate_V                       |   2|          3|    2|          6|
    |size_V                       |   2|          3|    2|          6|
    |state_flag_6_phi_fu_168_p20  |   1|          4|    1|          4|
    |state_new_6_phi_fu_203_p20   |   6|          6|    6|         36|
    |status_V                     |   2|          3|    2|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  32|         31|   32|        115|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   1|   0|    1|          0|
    |state      |  16|   0|   16|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  17|   0|   17|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   LDPC_CTRL  | return value |
|block_V            |  in |    2|   ap_none  |    block_V   |    scalar    |
|code_V             |  in |    2|   ap_none  |    code_V    |    scalar    |
|run                |  in |    1|   ap_none  |      run     |    scalar    |
|init_start         | out |    1|   ap_vld   |  init_start  |    pointer   |
|init_start_ap_vld  | out |    1|   ap_vld   |  init_start  |    pointer   |
|init_done          |  in |    1|   ap_none  |   init_done  |    scalar    |
|init_ready         |  in |    1|   ap_none  |  init_ready  |    scalar    |
|buff_start         | out |    1|   ap_vld   |  buff_start  |    pointer   |
|buff_start_ap_vld  | out |    1|   ap_vld   |  buff_start  |    pointer   |
|status_V           | out |    2|   ap_vld   |   status_V   |    pointer   |
|status_V_ap_vld    | out |    1|   ap_vld   |   status_V   |    pointer   |
|err_code           | out |   16|   ap_vld   |   err_code   |    pointer   |
|err_code_ap_vld    | out |    1|   ap_vld   |   err_code   |    pointer   |
|size_V             | out |    2|   ap_vld   |    size_V    |    pointer   |
|size_V_ap_vld      | out |    1|   ap_vld   |    size_V    |    pointer   |
|rate_V             | out |    2|   ap_vld   |    rate_V    |    pointer   |
|rate_V_ap_vld      | out |    1|   ap_vld   |    rate_V    |    pointer   |
|buff_reset         | out |    1|   ap_vld   |  buff_reset  |    pointer   |
|buff_reset_ap_vld  | out |    1|   ap_vld   |  buff_reset  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 1.47ns
ST_1: StgValue_2 (14)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i2 %block_V), !map !39

ST_1: StgValue_3 (15)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i2 %code_V), !map !45

ST_1: StgValue_4 (16)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %run), !map !49

ST_1: StgValue_5 (17)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %init_start), !map !53

ST_1: StgValue_6 (18)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init_done), !map !57

ST_1: StgValue_7 (19)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init_ready), !map !61

ST_1: StgValue_8 (20)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %buff_start), !map !65

ST_1: StgValue_9 (21)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i2* %status_V), !map !69

ST_1: StgValue_10 (22)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %err_code), !map !73

ST_1: StgValue_11 (23)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i2* %size_V), !map !77

ST_1: StgValue_12 (24)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %rate_V), !map !81

ST_1: StgValue_13 (25)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %buff_reset), !map !85

ST_1: StgValue_14 (26)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @LDPC_CTRL_str) nounwind

ST_1: init_ready_read (27)  [1/1] 0.00ns
:13  %init_ready_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init_ready)

ST_1: init_done_read (28)  [1/1] 0.00ns
:14  %init_done_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init_done)

ST_1: run_read (29)  [1/1] 0.00ns
:15  %run_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %run)

ST_1: code_V_read (30)  [1/1] 0.00ns
:16  %code_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %code_V)

ST_1: block_V_read (31)  [1/1] 0.00ns
:17  %block_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %block_V)

ST_1: state_load (32)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:34
:18  %state_load = load i16* @state, align 2

ST_1: StgValue_21 (33)  [1/1] 1.11ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:34
:19  switch i16 %state_load, label %._crit_edge66 [
    i16 0, label %1
    i16 1, label %3
    i16 2, label %6
    i16 3, label %8
  ]

ST_1: StgValue_22 (35)  [1/1] 1.07ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:87
:0  br i1 %run_read, label %._crit_edge62, label %9

ST_1: StgValue_23 (37)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:89
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %buff_start, i1 false)

ST_1: StgValue_24 (38)  [1/1] 1.07ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:92
:1  br label %._crit_edge62

ST_1: StgValue_25 (40)  [1/1] 1.07ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:73
:0  br i1 %init_done_read, label %7, label %._crit_edge62

ST_1: StgValue_26 (42)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:79
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %buff_start, i1 true)

ST_1: StgValue_27 (43)  [1/1] 1.07ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:83
:1  br label %._crit_edge62

ST_1: StgValue_28 (45)  [1/1] 1.07ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:60
:0  br i1 %init_ready_read, label %4, label %._crit_edge62

ST_1: StgValue_29 (47)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:62
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %init_start, i1 false)

ST_1: StgValue_30 (48)  [1/1] 1.07ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:64
:1  br i1 %init_done_read, label %5, label %._crit_edge62

ST_1: StgValue_31 (50)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:66
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %buff_start, i1 true)

ST_1: StgValue_32 (51)  [1/1] 1.07ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:68
:1  br label %._crit_edge62

ST_1: notlhs (53)  [1/1] 0.76ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:38
:0  %notlhs = icmp ne i2 %block_V_read, 1

ST_1: notrhs (54)  [1/1] 0.76ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:38
:1  %notrhs = icmp ne i2 %block_V_read, -2

ST_1: or_cond_not (55)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:38 (grouped into LUT with out node or_cond1)
:2  %or_cond_not = and i1 %notrhs, %notlhs

ST_1: tmp_3 (56)  [1/1] 0.76ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:38
:3  %tmp_3 = icmp eq i2 %code_V_read, 0

ST_1: or_cond1 (57)  [1/1] 0.71ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:38 (out node of the LUT)
:4  %or_cond1 = or i1 %or_cond_not, %tmp_3

ST_1: StgValue_38 (58)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:38
:5  br i1 %or_cond1, label %._crit_edge60, label %2

ST_1: StgValue_39 (60)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:44
:0  call void @_ssdm_op_Write.ap_auto.i2P(i2* %size_V, i2 %block_V_read)

ST_1: StgValue_40 (61)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:45
:1  call void @_ssdm_op_Write.ap_auto.i2P(i2* %rate_V, i2 %code_V_read)

ST_1: StgValue_41 (62)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:46
:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %buff_reset, i1 false)

ST_1: StgValue_42 (63)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:47
:3  call void @_ssdm_op_Write.ap_auto.i1P(i1* %init_start, i1 true)

ST_1: StgValue_43 (64)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:49
:4  call void @_ssdm_op_Write.ap_auto.i2P(i2* %status_V, i2 1)

ST_1: StgValue_44 (65)  [1/1] 1.07ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:50
:5  br label %._crit_edge62

ST_1: StgValue_45 (67)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:53
._crit_edge60:0  call void @_ssdm_op_Write.ap_auto.i16P(i16* %err_code, i16 3)

ST_1: StgValue_46 (68)  [1/1] 1.07ns
._crit_edge60:1  br label %._crit_edge62

ST_1: StgValue_47 (70)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:168
._crit_edge66:0  call void @_ssdm_op_Write.ap_auto.i2P(i2* %size_V, i2 0)

ST_1: StgValue_48 (71)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:169
._crit_edge66:1  call void @_ssdm_op_Write.ap_auto.i2P(i2* %rate_V, i2 0)

ST_1: StgValue_49 (72)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:170
._crit_edge66:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %init_start, i1 false)

ST_1: StgValue_50 (73)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:175
._crit_edge66:3  call void @_ssdm_op_Write.ap_auto.i1P(i1* %buff_reset, i1 true)

ST_1: StgValue_51 (74)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:177
._crit_edge66:4  call void @_ssdm_op_Write.ap_auto.i1P(i1* %buff_start, i1 false)

ST_1: StgValue_52 (75)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:178
._crit_edge66:5  call void @_ssdm_op_Write.ap_auto.i16P(i16* %err_code, i16 0)

ST_1: StgValue_53 (76)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:179
._crit_edge66:6  call void @_ssdm_op_Write.ap_auto.i2P(i2* %status_V, i2 0)

ST_1: StgValue_54 (77)  [1/1] 1.07ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:189
._crit_edge66:7  br label %._crit_edge62

ST_1: state_flag_6 (79)  [1/1] 0.00ns
._crit_edge62:0  %state_flag_6 = phi i1 [ %run_read, %._crit_edge66 ], [ true, %._crit_edge60 ], [ true, %2 ], [ false, %3 ], [ true, %5 ], [ true, %4 ], [ true, %7 ], [ false, %6 ], [ false, %8 ], [ true, %9 ]

ST_1: state_new_6 (80)  [1/1] 0.00ns
._crit_edge62:1  %state_new_6 = phi i6 [ 0, %._crit_edge66 ], [ 10, %._crit_edge60 ], [ 1, %2 ], [ undef, %3 ], [ 3, %5 ], [ 2, %4 ], [ 3, %7 ], [ 3, %6 ], [ 10, %8 ], [ 10, %9 ]

ST_1: state_new_6_cast (81)  [1/1] 0.00ns
._crit_edge62:2  %state_new_6_cast = sext i6 %state_new_6 to i16

ST_1: StgValue_58 (82)  [1/1] 0.00ns
._crit_edge62:3  br i1 %state_flag_6, label %mergeST, label %.new

ST_1: StgValue_59 (84)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:48
mergeST:0  store i16 %state_new_6_cast, i16* @state, align 2

ST_1: StgValue_60 (85)  [1/1] 0.00ns
mergeST:1  br label %.new

ST_1: StgValue_61 (87)  [1/1] 0.00ns  loc: LDPC_CTRL/LDPC_CTRL.cpp:194
.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ block_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ code_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ run]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ init_done]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ status_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ err_code]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ size_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rate_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ buff_reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2       (specbitsmap  ) [ 00]
StgValue_3       (specbitsmap  ) [ 00]
StgValue_4       (specbitsmap  ) [ 00]
StgValue_5       (specbitsmap  ) [ 00]
StgValue_6       (specbitsmap  ) [ 00]
StgValue_7       (specbitsmap  ) [ 00]
StgValue_8       (specbitsmap  ) [ 00]
StgValue_9       (specbitsmap  ) [ 00]
StgValue_10      (specbitsmap  ) [ 00]
StgValue_11      (specbitsmap  ) [ 00]
StgValue_12      (specbitsmap  ) [ 00]
StgValue_13      (specbitsmap  ) [ 00]
StgValue_14      (spectopmodule) [ 00]
init_ready_read  (read         ) [ 01]
init_done_read   (read         ) [ 01]
run_read         (read         ) [ 01]
code_V_read      (read         ) [ 00]
block_V_read     (read         ) [ 00]
state_load       (load         ) [ 01]
StgValue_21      (switch       ) [ 00]
StgValue_22      (br           ) [ 00]
StgValue_23      (write        ) [ 00]
StgValue_24      (br           ) [ 00]
StgValue_25      (br           ) [ 00]
StgValue_26      (write        ) [ 00]
StgValue_27      (br           ) [ 00]
StgValue_28      (br           ) [ 00]
StgValue_29      (write        ) [ 00]
StgValue_30      (br           ) [ 00]
StgValue_31      (write        ) [ 00]
StgValue_32      (br           ) [ 00]
notlhs           (icmp         ) [ 00]
notrhs           (icmp         ) [ 00]
or_cond_not      (and          ) [ 00]
tmp_3            (icmp         ) [ 00]
or_cond1         (or           ) [ 01]
StgValue_38      (br           ) [ 00]
StgValue_39      (write        ) [ 00]
StgValue_40      (write        ) [ 00]
StgValue_41      (write        ) [ 00]
StgValue_42      (write        ) [ 00]
StgValue_43      (write        ) [ 00]
StgValue_44      (br           ) [ 00]
StgValue_45      (write        ) [ 00]
StgValue_46      (br           ) [ 00]
StgValue_47      (write        ) [ 00]
StgValue_48      (write        ) [ 00]
StgValue_49      (write        ) [ 00]
StgValue_50      (write        ) [ 00]
StgValue_51      (write        ) [ 00]
StgValue_52      (write        ) [ 00]
StgValue_53      (write        ) [ 00]
StgValue_54      (br           ) [ 00]
state_flag_6     (phi          ) [ 01]
state_new_6      (phi          ) [ 00]
state_new_6_cast (sext         ) [ 00]
StgValue_58      (br           ) [ 00]
StgValue_59      (store        ) [ 00]
StgValue_60      (br           ) [ 00]
StgValue_61      (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="block_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="code_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="run">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="init_start">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_start"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="init_done">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_done"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="init_ready">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_ready"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buff_start">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_start"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="status_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="status_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="err_code">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="err_code"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="size_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rate_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rate_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buff_reset">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_reset"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LDPC_CTRL_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="init_ready_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_ready_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="init_done_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_done_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="run_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="run_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="code_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="0"/>
<pin id="93" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="code_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="block_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 StgValue_26/1 StgValue_31/1 StgValue_51/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/1 StgValue_42/1 StgValue_49/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="2" slack="0"/>
<pin id="122" dir="0" index="2" bw="2" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/1 StgValue_47/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="0" index="2" bw="2" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/1 StgValue_48/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/1 StgValue_50/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/1 StgValue_53/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/1 StgValue_52/1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="state_flag_6_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_flag_6 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="state_flag_6_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="4" bw="1" slack="0"/>
<pin id="174" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="6" bw="1" slack="0"/>
<pin id="176" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="8" bw="1" slack="0"/>
<pin id="178" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="10" bw="1" slack="0"/>
<pin id="180" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="12" bw="1" slack="0"/>
<pin id="182" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="14" bw="1" slack="0"/>
<pin id="184" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="16" bw="1" slack="0"/>
<pin id="186" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="18" bw="1" slack="0"/>
<pin id="188" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="20" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_flag_6/1 "/>
</bind>
</comp>

<comp id="200" class="1005" name="state_new_6_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="202" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_new_6 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="state_new_6_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="4" bw="1" slack="0"/>
<pin id="209" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="1" slack="0"/>
<pin id="211" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="8" bw="3" slack="0"/>
<pin id="213" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="10" bw="3" slack="0"/>
<pin id="215" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="12" bw="3" slack="0"/>
<pin id="217" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="14" bw="3" slack="0"/>
<pin id="219" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="16" bw="5" slack="0"/>
<pin id="221" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="18" bw="5" slack="0"/>
<pin id="223" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="20" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_new_6/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="state_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="notlhs_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="notrhs_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_cond_not_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_not/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="2" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_cond1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="state_new_6_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="state_new_6_cast/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="StgValue_59_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="96" pin="2"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="90" pin="2"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="149"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="190"><net_src comp="84" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="168" pin=8"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="168" pin=10"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="168" pin=12"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="168" pin=14"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="168" pin=16"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="168" pin=18"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="226"><net_src comp="62" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="203" pin=4"/></net>

<net id="228"><net_src comp="66" pin="0"/><net_sink comp="203" pin=6"/></net>

<net id="229"><net_src comp="68" pin="0"/><net_sink comp="203" pin=8"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="203" pin=10"/></net>

<net id="231"><net_src comp="68" pin="0"/><net_sink comp="203" pin=12"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="203" pin=14"/></net>

<net id="233"><net_src comp="62" pin="0"/><net_sink comp="203" pin=16"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="203" pin=18"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="96" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="96" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="239" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="90" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="251" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="203" pin="20"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="273" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: init_start | {1 }
	Port: buff_start | {1 }
	Port: status_V | {1 }
	Port: err_code | {1 }
	Port: size_V | {1 }
	Port: rate_V | {1 }
	Port: buff_reset | {1 }
	Port: state | {1 }
 - Input state : 
	Port: LDPC_CTRL : block_V | {1 }
	Port: LDPC_CTRL : code_V | {1 }
	Port: LDPC_CTRL : run | {1 }
	Port: LDPC_CTRL : init_done | {1 }
	Port: LDPC_CTRL : init_ready | {1 }
	Port: LDPC_CTRL : state | {1 }
  - Chain level:
	State 1
		StgValue_21 : 1
		or_cond_not : 1
		or_cond1 : 1
		StgValue_38 : 1
		state_flag_6 : 1
		state_new_6 : 1
		state_new_6_cast : 2
		StgValue_58 : 2
		StgValue_59 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |        notlhs_fu_239       |    0    |    1    |
|   icmp   |        notrhs_fu_245       |    0    |    1    |
|          |        tmp_3_fu_257        |    0    |    1    |
|----------|----------------------------|---------|---------|
|    and   |     or_cond_not_fu_251     |    0    |    1    |
|----------|----------------------------|---------|---------|
|    or    |       or_cond1_fu_263      |    0    |    1    |
|----------|----------------------------|---------|---------|
|          | init_ready_read_read_fu_72 |    0    |    0    |
|          |  init_done_read_read_fu_78 |    0    |    0    |
|   read   |     run_read_read_fu_84    |    0    |    0    |
|          |   code_V_read_read_fu_90   |    0    |    0    |
|          |   block_V_read_read_fu_96  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      grp_write_fu_102      |    0    |    0    |
|          |      grp_write_fu_111      |    0    |    0    |
|          |      grp_write_fu_119      |    0    |    0    |
|   write  |      grp_write_fu_127      |    0    |    0    |
|          |      grp_write_fu_135      |    0    |    0    |
|          |      grp_write_fu_144      |    0    |    0    |
|          |      grp_write_fu_152      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   state_new_6_cast_fu_269  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    5    |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|state_flag_6_reg_165|    1   |
| state_new_6_reg_200|    6   |
+--------------------+--------+
|        Total       |    7   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_102 |  p2  |   2  |   1  |    2   |
| grp_write_fu_111 |  p2  |   2  |   1  |    2   |
| grp_write_fu_119 |  p2  |   2  |   2  |    4   ||    2    |
| grp_write_fu_127 |  p2  |   2  |   2  |    4   ||    2    |
| grp_write_fu_135 |  p2  |   2  |   1  |    2   |
| grp_write_fu_144 |  p2  |   2  |   1  |    2   |
| grp_write_fu_152 |  p2  |   2  |   3  |    6   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  6.244  ||    4    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    5   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |    4   |
|  Register |    -   |    7   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |    7   |    9   |
+-----------+--------+--------+--------+
