
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000036                       # Number of seconds simulated
sim_ticks                                    35721500                       # Number of ticks simulated
final_tick                                   35721500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144137                       # Simulator instruction rate (inst/s)
host_op_rate                                   157790                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               91904176                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650768                       # Number of bytes of host memory used
host_seconds                                     0.39                       # Real time elapsed on the host
sim_insts                                       56018                       # Number of instructions simulated
sim_ops                                         61327                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          20224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              62912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  4                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1069607939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         566157636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          94956819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          30457848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1761180242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1069607939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     94956819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1164564758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7166552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7166552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7166552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1069607939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        566157636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         94956819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         30457848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1768346794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         984                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted
system.mem_ctrls.readBursts                       984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  62784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   62976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      35714000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   984                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    327.652174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   205.269763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.654937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           57     30.98%     30.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           48     26.09%     57.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17      9.24%     66.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      8.70%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      5.98%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.26%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      5.43%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.09%     90.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      9.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          184                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10461250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                28855000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4905000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10663.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29413.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1757.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1762.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      786                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36147.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1081080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   589875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5694000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21414330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                58500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               30872025                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            983.028976                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE         1000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30377750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   196560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   107250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1107600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20767950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               625500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24839100                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            790.928196                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      2374750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29432750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  10141                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             8006                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              951                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6900                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3866                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            56.028986                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    839                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.cpu0.numCycles                           71444                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18441                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         51873                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      10141                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4705                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        19334                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2037                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5663                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  612                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             38795                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.533058                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.909348                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   28939     74.59%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     708      1.82%     76.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     865      2.23%     78.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     624      1.61%     80.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     586      1.51%     81.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     479      1.23%     83.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     641      1.65%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1044      2.69%     87.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4909     12.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               38795                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.141943                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.726065                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14682                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                14829                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     7825                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  740                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   719                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 901                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  311                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 52843                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1122                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   719                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15398                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2441                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6445                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     7800                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 5992                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 50944                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   215                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   226                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  5272                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              63265                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               240954                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           64560                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                44668                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   18597                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               129                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           128                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3485                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                8190                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               6001                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              710                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             594                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     47712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                275                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    42141                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               89                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        34710                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            72                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        38795                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.086248                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.982494                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              26237     67.63%     67.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3367      8.68%     76.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2115      5.45%     81.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               1818      4.69%     86.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1639      4.22%     90.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1101      2.84%     93.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                941      2.43%     95.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               1233      3.18%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                344      0.89%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          38795                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    756     57.80%     57.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   131     10.02%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   208     15.90%     83.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  213     16.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                28372     67.33%     67.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 931      2.21%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                7647     18.15%     87.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               5188     12.31%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 42141                       # Type of FU issued
system.cpu0.iq.rate                          0.589847                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1308                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.031039                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            124414                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            61185                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        40125                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 60                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 43417                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     32                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             111                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2859                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1422                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          125                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   719                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1822                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  543                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              47995                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              196                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 8190                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                6001                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               123                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            65                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           136                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          575                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 711                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                41257                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 7319                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              884                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       12317                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6724                       # Number of branches executed
system.cpu0.iew.exec_stores                      4998                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.577473                       # Inst execution rate
system.cpu0.iew.wb_sent                         40449                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        40153                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    23768                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    48781                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.562021                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.487239                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13174                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              652                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        36719                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.948392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.104785                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        27114     73.84%     73.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         3357      9.14%     82.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1401      3.82%     86.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          574      1.56%     88.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          930      2.53%     90.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          795      2.17%     93.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          389      1.06%     94.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          358      0.97%     95.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1801      4.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        36719                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               30373                       # Number of instructions committed
system.cpu0.commit.committedOps                 34824                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          9910                       # Number of memory references committed
system.cpu0.commit.loads                         5331                       # Number of loads committed
system.cpu0.commit.membars                        122                       # Number of memory barriers committed
system.cpu0.commit.branches                      5726                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    29632                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 310                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           23993     68.90%     68.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            918      2.64%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     71.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           5331     15.31%     86.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4579     13.15%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            34824                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1801                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       82590                       # The number of ROB reads
system.cpu0.rob.rob_writes                      98087                       # The number of ROB writes
system.cpu0.timesIdled                            399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          32649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      30373                       # Number of Instructions Simulated
system.cpu0.committedOps                        34824                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.352221                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.352221                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.425130                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.425130                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   50309                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  23198                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   143298                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   27903                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  13203                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               16                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          169.547664                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               9387                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              307                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            30.576547                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   169.547664                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.165574                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.165574                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          291                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.284180                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            23209                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           23209                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         6639                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6639                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2653                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2653                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         9292                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            9292                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         9297                       # number of overall hits
system.cpu0.dcache.overall_hits::total           9297                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          264                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          264                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1775                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1775                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2039                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2039                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2040                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2040                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     15757021                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     15757021                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     99758477                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     99758477                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    115515498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    115515498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    115515498                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    115515498                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         6903                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6903                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        11331                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        11331                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        11337                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        11337                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.038244                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038244                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.400858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.400858                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.179949                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.179949                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.179942                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.179942                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59685.685606                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59685.685606                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 56201.958873                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56201.958873                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 56653.015204                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56653.015204                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 56625.244118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56625.244118                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.133333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.dcache.writebacks::total                4                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          106                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1611                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1611                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1717                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1717                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          158                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          158                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          164                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          322                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          323                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          323                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10020998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10020998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      8975500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8975500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     18996498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     18996498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     19048748                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     19048748                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.022889                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.022889                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.028418                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.028418                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.028491                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.028491                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63424.037975                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63424.037975                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54728.658537                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54728.658537                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 58995.335404                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58995.335404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 58974.452012                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58974.452012                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              219                       # number of replacements
system.cpu0.icache.tags.tagsinuse          243.237046                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4872                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              597                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.160804                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   243.237046                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.475072                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.475072                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            11923                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           11923                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4872                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4872                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4872                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4872                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4872                       # number of overall hits
system.cpu0.icache.overall_hits::total           4872                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          791                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          791                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          791                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           791                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          791                       # number of overall misses
system.cpu0.icache.overall_misses::total          791                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     42983250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42983250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     42983250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42983250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     42983250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42983250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5663                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5663                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5663                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5663                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.139679                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139679                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.139679                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139679                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.139679                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139679                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54340.391909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54340.391909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54340.391909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54340.391909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54340.391909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54340.391909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          297                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.400000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          193                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          193                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          193                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          598                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          598                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          598                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          598                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33170000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33170000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33170000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33170000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33170000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33170000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.105598                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105598                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.105598                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.105598                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.105598                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.105598                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55468.227425                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55468.227425                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55468.227425                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55468.227425                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55468.227425                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55468.227425                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   6962                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             6444                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              157                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                6552                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3432                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            52.380952                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    203                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           12386                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              3026                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         32106                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       6962                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              3635                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         6067                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    385                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     1381                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   72                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples              9293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.661573                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.820367                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    4542     48.88%     48.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     179      1.93%     50.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      92      0.99%     51.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     137      1.47%     53.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     141      1.52%     54.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     141      1.52%     56.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     153      1.65%     57.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     198      2.13%     60.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3710     39.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                9293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.562086                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.592120                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2403                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2400                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     3901                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  426                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   162                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 234                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 31750                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   162                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2698                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    374                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1647                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     4006                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  405                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 31059                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   210                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              51296                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               150909                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           42878                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                44860                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    6421                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            37                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     1892                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                4984                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                985                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              360                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             286                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     30059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 77                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    28526                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued                7                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         9813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples         9293                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.069622                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       3.061044                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3655     39.33%     39.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                710      7.64%     46.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                520      5.60%     52.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                577      6.21%     58.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                192      2.07%     60.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                216      2.32%     63.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                954     10.27%     73.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2279     24.52%     97.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                190      2.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           9293                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1687     86.16%     86.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   140      7.15%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    96      4.90%     98.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   35      1.79%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                22061     77.34%     77.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 772      2.71%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                4923     17.26%     97.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                770      2.70%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 28526                       # Type of FU issued
system.cpu1.iq.rate                          2.303084                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       1958                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.068639                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             68310                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            33782                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        28007                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 30484                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              14                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          727                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          335                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   162                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    374                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              30139                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 4984                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 985                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                35                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            29                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          107                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 136                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                28311                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 4843                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              215                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        5584                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    5780                       # Number of branches executed
system.cpu1.iew.exec_stores                       741                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.285726                       # Inst execution rate
system.cpu1.iew.wb_sent                         28126                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        28007                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    20145                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    38544                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.261182                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.522649                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3562                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              127                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples         8756                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.026839                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.542944                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3834     43.79%     43.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         1342     15.33%     59.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          209      2.39%     61.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          169      1.93%     63.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           82      0.94%     64.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          172      1.96%     66.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           87      0.99%     67.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          362      4.13%     71.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2499     28.54%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         8756                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               25645                       # Number of instructions committed
system.cpu1.commit.committedOps                 26503                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          4907                       # Number of memory references committed
system.cpu1.commit.loads                         4257                       # Number of loads committed
system.cpu1.commit.membars                         35                       # Number of memory barriers committed
system.cpu1.commit.branches                      5531                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    21115                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  89                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           20825     78.58%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            771      2.91%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           4257     16.06%     97.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           650      2.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            26503                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2499                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       35971                       # The number of ROB reads
system.cpu1.rob.rob_writes                      60748                       # The number of ROB writes
system.cpu1.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       59057                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      25645                       # Number of Instructions Simulated
system.cpu1.committedOps                        26503                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.482979                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.482979                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.070483                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.070483                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   38867                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  14218                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    98904                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   33035                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   5904                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            6.127089                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               5345                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               47                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           113.723404                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     6.127089                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005983                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.005983                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.045898                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            10955                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           10955                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         4721                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4721                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           614                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data         5335                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            5335                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         5337                       # number of overall hits
system.cpu1.dcache.overall_hits::total           5337                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           73                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          103                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           103                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          107                       # number of overall misses
system.cpu1.dcache.overall_misses::total          107                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1759000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1759000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1207000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1207000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2966000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2966000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2966000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2966000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         4794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         4794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          644                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          644                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         5438                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         5438                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         5444                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         5444                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.015227                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015227                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.046584                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.046584                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.018941                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018941                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.019655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019655                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 24095.890411                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24095.890411                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 40233.333333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40233.333333                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 28796.116505                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28796.116505                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 27719.626168                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27719.626168                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           34                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           16                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           50                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           50                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           39                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           14                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           53                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           56                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       895500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       895500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       392000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       392000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        93750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        93750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1287500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1287500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1381250                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1381250                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008135                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008135                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.021739                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021739                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.009746                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009746                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.010287                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010287                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 22961.538462                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22961.538462                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        28000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        28000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        31250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        31250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 24292.452830                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24292.452830                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 24665.178571                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24665.178571                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.821047                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1306                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            24.641509                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.821047                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013322                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013322                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             2815                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            2815                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         1306                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1306                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         1306                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1306                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         1306                       # number of overall hits
system.cpu1.icache.overall_hits::total           1306                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           75                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           75                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           75                       # number of overall misses
system.cpu1.icache.overall_misses::total           75                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4350750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4350750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4350750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4350750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4350750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4350750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         1381                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1381                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         1381                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1381                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         1381                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1381                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.054308                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.054308                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.054308                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.054308                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.054308                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.054308                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst        58010                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        58010                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst        58010                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        58010                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst        58010                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        58010                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3411500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3411500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3411500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3411500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3411500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3411500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.038378                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.038378                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.038378                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.038378                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.038378                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.038378                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 64367.924528                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64367.924528                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 64367.924528                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64367.924528                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 64367.924528                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64367.924528                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 856                       # Transaction distribution
system.membus.trans_dist::ReadResp                855                       # Transaction distribution
system.membus.trans_dist::Writeback                 4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               169                       # Transaction distribution
system.membus.trans_dist::ReadExResp              169                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        20480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   63168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               46                       # Total snoops (count)
system.membus.snoop_fanout::samples              1041                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                    1041    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total                1041                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1289997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3170500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1727496                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy             281500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             287250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
