set clock_constraint { \
    name clk \
    module MET_O \
    port ap_clk \
    period 4.16 \
    uncertainty 0.52 \
}

set all_path {}

set false_path {}

