module tb_pipeline_register;

    parameter int DATA_WIDTH = 32;
    parameter int CLK_PERIOD = 10;
    
    logic                    clk;
    logic                    rst_n;
    logic                    in_valid;
    logic                    in_ready;
    logic [DATA_WIDTH-1:0]   in_data;
    logic                    out_valid;
    logic                    out_ready;
    logic [DATA_WIDTH-1:0]   out_data;
    
    // DUT instantiation
    pipeline_register #(
        .DATA_WIDTH(DATA_WIDTH)
    ) dut (
        .clk(clk),
        .rst_n(rst_n),
        .in_valid(in_valid),
        .in_ready(in_ready),
        .in_data(in_data),
        .out_valid(out_valid),
        .out_ready(out_ready),
        .out_data(out_data)
    );
    
    // Clock generation
    initial begin
        clk = 0;
        forever #(CLK_PERIOD/2) clk = ~clk;
    end
    
    // Test scenario
    initial begin
        // Initialize
        rst_n = 0;
        in_valid = 0;
        in_data = 0;
        out_ready = 0;
        
        // Reset
        repeat(2) @(posedge clk);
        rst_n = 1;
        @(posedge clk);
        
        $display("=== Test 1: Basic Transfer ===");
        // Send data
        in_valid = 1;
        in_data = 32'hDEADBEEF;
        out_ready = 1;
        @(posedge clk);
        
        if (out_valid && out_data == 32'hDEADBEEF) begin
            $display("PASS: Data transferred correctly");
        end else begin
            $display("FAIL: Expected 0xDEADBEEF, got 0x%h, valid=%b", out_data, out_valid);
        end
        
        in_valid = 0;
        @(posedge clk);
        
        $display("=== Test 2: Backpressure ===");
        // Send data but receiver not ready
        in_valid = 1;
        in_data = 32'h12345678;
        out_ready = 0;
        @(posedge clk);
        
        if (!in_ready) begin
            $display("PASS: in_ready deasserted during backpressure");
        end else begin
            $display("FAIL: in_ready should be low during backpressure");
        end
        
        in_valid = 0;
        @(posedge clk);
        
        // Now accept
        out_ready = 1;
        @(posedge clk);
        
        if (out_data == 32'h12345678) begin
            $display("PASS: Data preserved during backpressure");
        end else begin
            $display("FAIL: Data corrupted");
        end
        
        $display("=== Test 3: Burst Transfer ===");
        out_ready = 1;
        for (int i = 0; i < 10; i++) begin
            in_valid = 1;
            in_data = i;
            @(posedge clk);
            
            if (out_data != i) begin
                $display("FAIL: Burst item %0d incorrect", i);
            end
        end
        $display("PASS: Burst transfer completed");
        
        in_valid = 0;
        @(posedge clk);
        
        $display("=== Test 4: Random Stalls ===");
        repeat(20) begin
            in_valid = $random;
            in_data = $random;
            out_ready = $random;
            @(posedge clk);
        end
        $display("PASS: Random test completed (manual verification required)");
        
        $display("=== Test 5: Reset Behavior ===");
        rst_n = 0;
        @(posedge clk);
        
        if (!out_valid && in_ready) begin
            $display("PASS: Reset clears state correctly");
        end else begin
            $display("FAIL: Reset behavior incorrect");
        end
        
        $finish;
    end
    
    // Timeout watchdog
    initial begin
        #10000;
        $display("ERROR: Testbench timeout");
        $finish;
    end

endmodule

