git clone --depth 1 --no-tags https://github.com/jasperzhong/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131637824
git clone --depth 1 --no-tags https://github.com/BU-EC551/Microfluidic-Flow-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131232202
git clone --depth 1 --no-tags https://github.com/openflow2018/netfpga_10g_GET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132224623
git clone --depth 1 --no-tags https://github.com/neelabhro/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130802508
git clone --depth 1 --no-tags https://github.com/SongyuanZhao/v6_pcie_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130808168
git clone --depth 1 --no-tags https://github.com/tiff-cat/Dino-Runner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132535602
git clone --depth 1 --no-tags https://github.com/sarthi92/cpu_risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131565209
git clone --depth 1 --no-tags https://github.com/zzzDavid/5-Level-Piplined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134532460
git clone --depth 1 --no-tags https://github.com/yutongshen/ICContest-2012-Final-MultiBankFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132323429
git clone --depth 1 --no-tags https://github.com/analogist/WTFPGA-Teardown.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133432137
git clone --depth 1 --no-tags https://github.com/eldenchang/AES_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130648892
git clone --depth 1 --no-tags https://github.com/roo16kie/Sort_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134871193
git clone --depth 1 --no-tags https://github.com/zhuangzi926/MIPS-pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132613794
git clone --depth 1 --no-tags https://github.com/qosch/FpgaServoDrive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133935997
git clone --depth 1 --no-tags https://github.com/gabrielsm0405/SD-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134840807
git clone --depth 1 --no-tags https://github.com/develone/07118catzip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133827500
git clone --depth 1 --no-tags https://github.com/Pol3V4ulter/Autolife.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131542400
git clone --depth 1 --no-tags https://github.com/Nathees/Neural_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134144658
git clone --depth 1 --no-tags https://github.com/ausbin/lc3datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133101559
git clone --depth 1 --no-tags https://github.com/Ming90tj/gw300.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132463012
git clone --depth 1 --no-tags https://github.com/lucasbrasilino/lbverilog-sm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133976382
git clone --depth 1 --no-tags https://github.com/adamsmasher/v68k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134125580
git clone --depth 1 --no-tags https://github.com/antonpaquin/ec513-p2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131675135
git clone --depth 1 --no-tags https://github.com/gusc/fpga_synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133043770
git clone --depth 1 --no-tags https://github.com/rikitoro/CDECsv_with_monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134039772
git clone --depth 1 --no-tags https://github.com/roo16kie/ALU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134867890
git clone --depth 1 --no-tags https://github.com/dfzunigah/Digital_Electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130640737
git clone --depth 1 --no-tags https://github.com/IgnacioGoldman/NVDLA_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133846468
git clone --depth 1 --no-tags https://github.com/AnasSaqib/MIPS-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132045371
git clone --depth 1 --no-tags https://github.com/ryanmjacobs/stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131883530
git clone --depth 1 --no-tags https://github.com/BU-EC551/BRISC_Bros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131744744
git clone --depth 1 --no-tags https://github.com/b01inch/CVSD18-LMFE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132375929
git clone --depth 1 --no-tags https://github.com/lmpizarroTestB/verilogTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132510556
git clone --depth 1 --no-tags https://github.com/hannahvsawiuk/CPEN311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130619005
git clone --depth 1 --no-tags https://github.com/xenomachina/tf530.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132486588
git clone --depth 1 --no-tags https://github.com/shehan1995/Downsampling-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133259152
git clone --depth 1 --no-tags https://github.com/MDSummer2018/SHA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134587348
git clone --depth 1 --no-tags https://github.com/Qinka/mojov3-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131473143
git clone --depth 1 --no-tags https://github.com/jh01010011/MULTIPLY_ACCUMULATORS-MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133676491
git clone --depth 1 --no-tags https://github.com/river-li/pipelinedcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132293742
git clone --depth 1 --no-tags https://github.com/helloAg/fir64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132575094
git clone --depth 1 --no-tags https://github.com/chinkwo/uart_frame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132909424
git clone --depth 1 --no-tags https://github.com/MMSaiKiran/AES_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131537809
git clone --depth 1 --no-tags https://github.com/CarolSum/SingleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134264785
git clone --depth 1 --no-tags https://github.com/stdio2016/SwHw_HARD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131584919
git clone --depth 1 --no-tags https://github.com/emrebulbul23/SingleCycle-ARM-CPU-Simple-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131831990
git clone --depth 1 --no-tags https://github.com/antonpaquin/ec513-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131745797
git clone --depth 1 --no-tags https://github.com/beenfhb/Neural-Networks-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131358616
git clone --depth 1 --no-tags https://github.com/Alamin02/verilog-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131831582
git clone --depth 1 --no-tags https://github.com/FooJiaYin/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134760055
git clone --depth 1 --no-tags https://github.com/thiagohenrique1/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133757971
git clone --depth 1 --no-tags https://github.com/wcycw/ALD-RFFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132649308
git clone --depth 1 --no-tags https://github.com/RagingFlames/ARMv8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132768554
git clone --depth 1 --no-tags https://github.com/ibreakoutx/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131427141
git clone --depth 1 --no-tags https://github.com/algorhyme/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131455459
git clone --depth 1 --no-tags https://github.com/brandon-t-nguyen/dkstr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131481921
git clone --depth 1 --no-tags https://github.com/solanoam/biu-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133816630
git clone --depth 1 --no-tags https://github.com/Earldu/Mult_product.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133769131
git clone --depth 1 --no-tags https://github.com/kusholbhattacharjee/PurdueECE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133769657
git clone --depth 1 --no-tags https://github.com/arsarm1/Verilog-Blocking-NonBlocking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134520807
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_power_adjustment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132859308
git clone --depth 1 --no-tags https://github.com/AashitaP/M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132939249
git clone --depth 1 --no-tags https://github.com/bertabus-zz/HelloWorlds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131242578
git clone --depth 1 --no-tags https://github.com/Arna-Maity/Verilog_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132220215
git clone --depth 1 --no-tags https://github.com/tarunky1/crypto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130664162
git clone --depth 1 --no-tags https://github.com/SagarParekh/Hardware-Acceleration-and-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132189656
git clone --depth 1 --no-tags https://github.com/OscarEMoreno/EC3731_Proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132679462
git clone --depth 1 --no-tags https://github.com/chouyucheng/ICContest-2018-Preliminary-HuffmanCoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134124312
git clone --depth 1 --no-tags https://github.com/suryachandra949/computerArchitecture-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133207813
git clone --depth 1 --no-tags https://github.com/openflow2018/netfpga_10g_flow_1pkt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133196824
git clone --depth 1 --no-tags https://github.com/JeonJiyoun/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133244765
git clone --depth 1 --no-tags https://github.com/smn98/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133428159
git clone --depth 1 --no-tags https://github.com/farbius/color_correction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134278749
git clone --depth 1 --no-tags https://github.com/sebhein/Side-Scroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131084538
git clone --depth 1 --no-tags https://github.com/linhewhu/MIPS-single-cycle-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131367563
git clone --depth 1 --no-tags https://github.com/systemban/computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131155928
git clone --depth 1 --no-tags https://github.com/tiankaisu/helloworld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131880267
git clone --depth 1 --no-tags https://github.com/Minkow/USTC-COD-Labwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134612234
git clone --depth 1 --no-tags https://github.com/MatCauthon/multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130499025
git clone --depth 1 --no-tags https://github.com/luiserox/Noname.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133553031
git clone --depth 1 --no-tags https://github.com/kvnyijia/CO_single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133390165
git clone --depth 1 --no-tags https://github.com/junyoungkim22/architecture_lab6_no_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132594091
git clone --depth 1 --no-tags https://github.com/ghjeong12/architecture_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132594162
git clone --depth 1 --no-tags https://github.com/Hiten98/ECE270.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130759071
git clone --depth 1 --no-tags https://github.com/harrynguyen905/python_prgm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131210585
git clone --depth 1 --no-tags https://github.com/Gewery/snakeFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131049479
git clone --depth 1 --no-tags https://github.com/WHYaong/Yaong_Xilinx_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132025217
git clone --depth 1 --no-tags https://github.com/sqrta/cod-lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134544179
git clone --depth 1 --no-tags https://github.com/fomsixner/computer-structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134384685
git clone --depth 1 --no-tags https://github.com/farbius/cc_kelvin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134728710
git clone --depth 1 --no-tags https://github.com/kp2401075/hdmi_overlay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133304804
git clone --depth 1 --no-tags https://github.com/wanchope/verilog_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133291395
git clone --depth 1 --no-tags https://github.com/RockyRockyYang/cs233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134022541
git clone --depth 1 --no-tags https://github.com/QZDMMX/Trochilus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134100164
git clone --depth 1 --no-tags https://github.com/ashmanskas/microzed_adrian.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133863202
git clone --depth 1 --no-tags https://github.com/Ciskokid7/ECE552-Proccessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130780252
git clone --depth 1 --no-tags https://github.com/codepks/verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131683789
git clone --depth 1 --no-tags https://github.com/VishalShrivastava/RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130957361
git clone --depth 1 --no-tags https://github.com/OctupusTea/DSDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131382241
git clone --depth 1 --no-tags https://github.com/nailtosun/314-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131338184
git clone --depth 1 --no-tags https://github.com/gtcasl/harmonica_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131732690
git clone --depth 1 --no-tags https://github.com/HelloWorldSungin/RISC_mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131631122
git clone --depth 1 --no-tags https://github.com/abdullahkady/mips-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131578866
git clone --depth 1 --no-tags https://github.com/Taku78U/MyModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132242295
git clone --depth 1 --no-tags https://github.com/VijaySanthoshAkula/ProcessorArchitectureProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130669319
git clone --depth 1 --no-tags https://github.com/HelloWorldSungin/Cache_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131940486
git clone --depth 1 --no-tags https://github.com/nxqce/verilogExample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132417626
git clone --depth 1 --no-tags https://github.com/CowDavid/DICD_HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132231687
git clone --depth 1 --no-tags https://github.com/ChunPanYung/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133301871
git clone --depth 1 --no-tags https://github.com/ocykat/VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133671420
git clone --depth 1 --no-tags https://github.com/mpawarm/helicopter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133520157
git clone --depth 1 --no-tags https://github.com/huangyt39/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133654355
git clone --depth 1 --no-tags https://github.com/kvantumnuly/Digitizer_DP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133814253
git clone --depth 1 --no-tags https://github.com/ferditezcan/Soc_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133057220
git clone --depth 1 --no-tags https://github.com/hazooma/mips-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132727463
git clone --depth 1 --no-tags https://github.com/Ishimwem/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133550152
git clone --depth 1 --no-tags https://github.com/lucasmahle/sistemasdigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134102692
git clone --depth 1 --no-tags https://github.com/joshstern1/MPI-Collective-Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134748731
git clone --depth 1 --no-tags https://github.com/mhamzasakhi/Traffic_Light_Controlar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134583539
git clone --depth 1 --no-tags https://github.com/Josh-Andrews/FPGA-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134460856
git clone --depth 1 --no-tags https://github.com/JK1Zhang/verilog-multicycle-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134549425
git clone --depth 1 --no-tags https://github.com/duchoang06/MIPS_Computer_simplified.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130441906
git clone --depth 1 --no-tags https://github.com/hello-zhanghao/git_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130442692
git clone --depth 1 --no-tags https://github.com/cbale018/10-Bit-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131743714
git clone --depth 1 --no-tags https://github.com/annnyc/sistemasdigitais20181.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131223576
git clone --depth 1 --no-tags https://github.com/austinmw/Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131449767
git clone --depth 1 --no-tags https://github.com/patmarc/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132026122
git clone --depth 1 --no-tags https://github.com/pikabing/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132155824
git clone --depth 1 --no-tags https://github.com/openflow2018/netFPGA-10g-new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132896231
git clone --depth 1 --no-tags https://github.com/jsheo96/lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132596819
git clone --depth 1 --no-tags https://github.com/kangjian888/FIR_FILTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132309306
git clone --depth 1 --no-tags https://github.com/miet-riscv-workgroup/de10-nano-bus-spider-bld-quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132312922
git clone --depth 1 --no-tags https://github.com/mifeirab/FPGA_Module_Common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132342017
git clone --depth 1 --no-tags https://github.com/deepaksrini01/i2c-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133653839
git clone --depth 1 --no-tags https://github.com/ilyaseeyousoon/treshh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133703693
git clone --depth 1 --no-tags https://github.com/mateustoin/Piano_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134303469
git clone --depth 1 --no-tags https://github.com/snehashis1997/4-bit-full-adder-using-half-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134041384
git clone --depth 1 --no-tags https://github.com/heitorado/ihsmorsecode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134567264
git clone --depth 1 --no-tags https://github.com/Gianluque/Morty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134185276
git clone --depth 1 --no-tags https://github.com/old-nios2-linux/openip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134866665
git clone --depth 1 --no-tags https://github.com/suryachandra949/computerArch-bits-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133208879
git clone --depth 1 --no-tags https://github.com/theMavl/VGAStackCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132454215
git clone --depth 1 --no-tags https://github.com/ylkhayat/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130425113
git clone --depth 1 --no-tags https://github.com/conner-short/CMPE_140_Lab_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131222090
git clone --depth 1 --no-tags https://github.com/NinaMaller/M16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131902444
git clone --depth 1 --no-tags https://github.com/adamckohler/SHA256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134079425
git clone --depth 1 --no-tags https://github.com/Jhertz2/Pipeline_ByPassing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134117318
git clone --depth 1 --no-tags https://github.com/zxhero/COD-bhv-sim-trace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132153949
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6__7_pow_ad_focus_3_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132861025
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/sample_40kHz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132860588
git clone --depth 1 --no-tags https://github.com/raveesh-me/college-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133040180
git clone --depth 1 --no-tags https://github.com/ParkerMactavish/Logic_Design_HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132990547
git clone --depth 1 --no-tags https://github.com/farbius/gamma_correction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133371258
git clone --depth 1 --no-tags https://github.com/DGunasekara/Project_arm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134165575
git clone --depth 1 --no-tags https://github.com/szmiklos95/AMBA-APB-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134291232
git clone --depth 1 --no-tags https://github.com/gharam37/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130907023
git clone --depth 1 --no-tags https://github.com/DES7RIKER/practica-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131054405
git clone --depth 1 --no-tags https://github.com/wenalan123/debounce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130631903
git clone --depth 1 --no-tags https://github.com/Vladimir2506/ProjectEDA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130557341
git clone --depth 1 --no-tags https://github.com/BillGatesNephew/mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133424135
git clone --depth 1 --no-tags https://github.com/mohalisad/ca3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134050109
git clone --depth 1 --no-tags https://github.com/deepaksrini01/UART-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133651929
git clone --depth 1 --no-tags https://github.com/skytll/freqcnt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133650019
git clone --depth 1 --no-tags https://github.com/kumarkar8/MazeRouter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130525240
git clone --depth 1 --no-tags https://github.com/orfar1994/Logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130704088
git clone --depth 1 --no-tags https://github.com/fjveas/elo212_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130513936
git clone --depth 1 --no-tags https://github.com/ghaemisr/VLSI2_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130495989
git clone --depth 1 --no-tags https://github.com/AdityaAtulTewari/cs429h_s18_pd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131196995
git clone --depth 1 --no-tags https://github.com/ElPala/MIPS_Processor_vers2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131265997
git clone --depth 1 --no-tags https://github.com/jbrzusto/usrp_marine_radar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131791374
git clone --depth 1 --no-tags https://github.com/FlorianMuttenthaler/LDIS_DRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131806576
git clone --depth 1 --no-tags https://github.com/vhall415/quartus_speaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131928535
git clone --depth 1 --no-tags https://github.com/zandent/IEEE_754_CONVERTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133199097
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6_7_pow_ad_focus_2.5_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132861277
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/focus_power_ad_7_7_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132860143
git clone --depth 1 --no-tags https://github.com/tyz7000/FPGA-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132882168
git clone --depth 1 --no-tags https://github.com/jbesemer/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134751286
git clone --depth 1 --no-tags https://github.com/jasonRsheetz/ECE3740-FInalDesignProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134632553
git clone --depth 1 --no-tags https://github.com/ebubekirdgn/Verilog-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134303812
git clone --depth 1 --no-tags https://github.com/RonnyZF/ScaryMazeGame_Nexys4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130655127
git clone --depth 1 --no-tags https://github.com/esperanzazwj/KingOfFighters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130811037
git clone --depth 1 --no-tags https://github.com/1eonel/PCIE18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132672374
git clone --depth 1 --no-tags https://github.com/andyalva/ProyectoDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133450412
git clone --depth 1 --no-tags https://github.com/adamsatar/scooby_stacks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134006708
git clone --depth 1 --no-tags https://github.com/asd901066/SingleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134532932
git clone --depth 1 --no-tags https://github.com/arnaudeveloper/Display_7seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131332056
git clone --depth 1 --no-tags https://github.com/avax94/GuitarEffectsProcessorFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131408178
git clone --depth 1 --no-tags https://github.com/jonathanlew/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131681551
git clone --depth 1 --no-tags https://github.com/openflow2018/get_simulation_10g.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131495894
