-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=8;
DEPTH=32;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
	0 : 0F;
	1 : 15;
	2 : 2C;
	3 : 12;
	4 : 0F;
	5 : 27;
	6 : 02;
	7 : 17;
	8 : 0F;
	9 : 30;
	10 : 36;
	11 : 06;
	12 : 0F;
	13 : 30;
	14 : 2C;
	15 : 24;
	16 : 0F;
	17 : 02;
	18 : 36;
	19 : 16;
	20 : 0F;
	21 : 30;
	22 : 27;
	23 : 24;
	24 : 0F;
	25 : 16;
	26 : 30;
	27 : 37;
	28 : 0F;
	29 : 06;
	30 : 27;
	31 : 02;
END;
