
MidiLedController_sw_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045b0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08004670  08004670  00014670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800470c  0800470c  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  0800470c  0800470c  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800470c  0800470c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800470c  0800470c  0001470c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004710  08004710  00014710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08004714  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  20000014  08004728  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  08004728  000202cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d499  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000275f  00000000  00000000  0002d4d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d70  00000000  00000000  0002fc38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c08  00000000  00000000  000309a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000115d7  00000000  00000000  000315b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ce9a  00000000  00000000  00042b87  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0005d414  00000000  00000000  0004fa21  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ace35  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002dd8  00000000  00000000  000aceb0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004658 	.word	0x08004658

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	08004658 	.word	0x08004658

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	0018      	movs	r0, r3
 800022a:	230c      	movs	r3, #12
 800022c:	001a      	movs	r2, r3
 800022e:	2100      	movs	r1, #0
 8000230:	f004 fa0a 	bl	8004648 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8000234:	4b26      	ldr	r3, [pc, #152]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000236:	4a27      	ldr	r2, [pc, #156]	; (80002d4 <MX_ADC_Init+0xb4>)
 8000238:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800023a:	4b25      	ldr	r3, [pc, #148]	; (80002d0 <MX_ADC_Init+0xb0>)
 800023c:	2200      	movs	r2, #0
 800023e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000240:	4b23      	ldr	r3, [pc, #140]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000242:	2200      	movs	r2, #0
 8000244:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000246:	4b22      	ldr	r3, [pc, #136]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000248:	2200      	movs	r2, #0
 800024a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800024c:	4b20      	ldr	r3, [pc, #128]	; (80002d0 <MX_ADC_Init+0xb0>)
 800024e:	2201      	movs	r2, #1
 8000250:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000252:	4b1f      	ldr	r3, [pc, #124]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000254:	2204      	movs	r2, #4
 8000256:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000258:	4b1d      	ldr	r3, [pc, #116]	; (80002d0 <MX_ADC_Init+0xb0>)
 800025a:	2200      	movs	r2, #0
 800025c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800025e:	4b1c      	ldr	r3, [pc, #112]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000260:	2200      	movs	r2, #0
 8000262:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000264:	4b1a      	ldr	r3, [pc, #104]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000266:	2201      	movs	r2, #1
 8000268:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800026a:	4b19      	ldr	r3, [pc, #100]	; (80002d0 <MX_ADC_Init+0xb0>)
 800026c:	2200      	movs	r2, #0
 800026e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000270:	4b17      	ldr	r3, [pc, #92]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000272:	22c2      	movs	r2, #194	; 0xc2
 8000274:	32ff      	adds	r2, #255	; 0xff
 8000276:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000278:	4b15      	ldr	r3, [pc, #84]	; (80002d0 <MX_ADC_Init+0xb0>)
 800027a:	2200      	movs	r2, #0
 800027c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 800027e:	4b14      	ldr	r3, [pc, #80]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000280:	2224      	movs	r2, #36	; 0x24
 8000282:	2101      	movs	r1, #1
 8000284:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000286:	4b12      	ldr	r3, [pc, #72]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000288:	2200      	movs	r2, #0
 800028a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800028c:	4b10      	ldr	r3, [pc, #64]	; (80002d0 <MX_ADC_Init+0xb0>)
 800028e:	0018      	movs	r0, r3
 8000290:	f001 f8dc 	bl	800144c <HAL_ADC_Init>
 8000294:	1e03      	subs	r3, r0, #0
 8000296:	d001      	beq.n	800029c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000298:	f000 fa99 	bl	80007ce <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800029c:	1d3b      	adds	r3, r7, #4
 800029e:	2200      	movs	r2, #0
 80002a0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	2280      	movs	r2, #128	; 0x80
 80002a6:	0152      	lsls	r2, r2, #5
 80002a8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80002aa:	1d3b      	adds	r3, r7, #4
 80002ac:	2280      	movs	r2, #128	; 0x80
 80002ae:	0552      	lsls	r2, r2, #21
 80002b0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002b2:	1d3a      	adds	r2, r7, #4
 80002b4:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <MX_ADC_Init+0xb0>)
 80002b6:	0011      	movs	r1, r2
 80002b8:	0018      	movs	r0, r3
 80002ba:	f001 faa1 	bl	8001800 <HAL_ADC_ConfigChannel>
 80002be:	1e03      	subs	r3, r0, #0
 80002c0:	d001      	beq.n	80002c6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80002c2:	f000 fa84 	bl	80007ce <Error_Handler>
  }

}
 80002c6:	46c0      	nop			; (mov r8, r8)
 80002c8:	46bd      	mov	sp, r7
 80002ca:	b004      	add	sp, #16
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)
 80002d0:	20000084 	.word	0x20000084
 80002d4:	40012400 	.word	0x40012400

080002d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b08a      	sub	sp, #40	; 0x28
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002e0:	2314      	movs	r3, #20
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	0018      	movs	r0, r3
 80002e6:	2314      	movs	r3, #20
 80002e8:	001a      	movs	r2, r3
 80002ea:	2100      	movs	r1, #0
 80002ec:	f004 f9ac 	bl	8004648 <memset>
  if(adcHandle->Instance==ADC1)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a2d      	ldr	r2, [pc, #180]	; (80003ac <HAL_ADC_MspInit+0xd4>)
 80002f6:	4293      	cmp	r3, r2
 80002f8:	d154      	bne.n	80003a4 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002fa:	4b2d      	ldr	r3, [pc, #180]	; (80003b0 <HAL_ADC_MspInit+0xd8>)
 80002fc:	699a      	ldr	r2, [r3, #24]
 80002fe:	4b2c      	ldr	r3, [pc, #176]	; (80003b0 <HAL_ADC_MspInit+0xd8>)
 8000300:	2180      	movs	r1, #128	; 0x80
 8000302:	0089      	lsls	r1, r1, #2
 8000304:	430a      	orrs	r2, r1
 8000306:	619a      	str	r2, [r3, #24]
 8000308:	4b29      	ldr	r3, [pc, #164]	; (80003b0 <HAL_ADC_MspInit+0xd8>)
 800030a:	699a      	ldr	r2, [r3, #24]
 800030c:	2380      	movs	r3, #128	; 0x80
 800030e:	009b      	lsls	r3, r3, #2
 8000310:	4013      	ands	r3, r2
 8000312:	613b      	str	r3, [r7, #16]
 8000314:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000316:	4b26      	ldr	r3, [pc, #152]	; (80003b0 <HAL_ADC_MspInit+0xd8>)
 8000318:	695a      	ldr	r2, [r3, #20]
 800031a:	4b25      	ldr	r3, [pc, #148]	; (80003b0 <HAL_ADC_MspInit+0xd8>)
 800031c:	2180      	movs	r1, #128	; 0x80
 800031e:	0289      	lsls	r1, r1, #10
 8000320:	430a      	orrs	r2, r1
 8000322:	615a      	str	r2, [r3, #20]
 8000324:	4b22      	ldr	r3, [pc, #136]	; (80003b0 <HAL_ADC_MspInit+0xd8>)
 8000326:	695a      	ldr	r2, [r3, #20]
 8000328:	2380      	movs	r3, #128	; 0x80
 800032a:	029b      	lsls	r3, r3, #10
 800032c:	4013      	ands	r3, r2
 800032e:	60fb      	str	r3, [r7, #12]
 8000330:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration    
    PA0     ------> ADC_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000332:	2114      	movs	r1, #20
 8000334:	187b      	adds	r3, r7, r1
 8000336:	2201      	movs	r2, #1
 8000338:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800033a:	187b      	adds	r3, r7, r1
 800033c:	2203      	movs	r2, #3
 800033e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000340:	187b      	adds	r3, r7, r1
 8000342:	2200      	movs	r2, #0
 8000344:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000346:	187a      	adds	r2, r7, r1
 8000348:	2390      	movs	r3, #144	; 0x90
 800034a:	05db      	lsls	r3, r3, #23
 800034c:	0011      	movs	r1, r2
 800034e:	0018      	movs	r0, r3
 8000350:	f001 ff78 	bl	8002244 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000354:	4b17      	ldr	r3, [pc, #92]	; (80003b4 <HAL_ADC_MspInit+0xdc>)
 8000356:	4a18      	ldr	r2, [pc, #96]	; (80003b8 <HAL_ADC_MspInit+0xe0>)
 8000358:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800035a:	4b16      	ldr	r3, [pc, #88]	; (80003b4 <HAL_ADC_MspInit+0xdc>)
 800035c:	2200      	movs	r2, #0
 800035e:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000360:	4b14      	ldr	r3, [pc, #80]	; (80003b4 <HAL_ADC_MspInit+0xdc>)
 8000362:	2200      	movs	r2, #0
 8000364:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000366:	4b13      	ldr	r3, [pc, #76]	; (80003b4 <HAL_ADC_MspInit+0xdc>)
 8000368:	2280      	movs	r2, #128	; 0x80
 800036a:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800036c:	4b11      	ldr	r3, [pc, #68]	; (80003b4 <HAL_ADC_MspInit+0xdc>)
 800036e:	2280      	movs	r2, #128	; 0x80
 8000370:	0092      	lsls	r2, r2, #2
 8000372:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000374:	4b0f      	ldr	r3, [pc, #60]	; (80003b4 <HAL_ADC_MspInit+0xdc>)
 8000376:	2280      	movs	r2, #128	; 0x80
 8000378:	0112      	lsls	r2, r2, #4
 800037a:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 800037c:	4b0d      	ldr	r3, [pc, #52]	; (80003b4 <HAL_ADC_MspInit+0xdc>)
 800037e:	2220      	movs	r2, #32
 8000380:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000382:	4b0c      	ldr	r3, [pc, #48]	; (80003b4 <HAL_ADC_MspInit+0xdc>)
 8000384:	2200      	movs	r2, #0
 8000386:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000388:	4b0a      	ldr	r3, [pc, #40]	; (80003b4 <HAL_ADC_MspInit+0xdc>)
 800038a:	0018      	movs	r0, r3
 800038c:	f001 fdc2 	bl	8001f14 <HAL_DMA_Init>
 8000390:	1e03      	subs	r3, r0, #0
 8000392:	d001      	beq.n	8000398 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8000394:	f000 fa1b 	bl	80007ce <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	4a06      	ldr	r2, [pc, #24]	; (80003b4 <HAL_ADC_MspInit+0xdc>)
 800039c:	631a      	str	r2, [r3, #48]	; 0x30
 800039e:	4b05      	ldr	r3, [pc, #20]	; (80003b4 <HAL_ADC_MspInit+0xdc>)
 80003a0:	687a      	ldr	r2, [r7, #4]
 80003a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80003a4:	46c0      	nop			; (mov r8, r8)
 80003a6:	46bd      	mov	sp, r7
 80003a8:	b00a      	add	sp, #40	; 0x28
 80003aa:	bd80      	pop	{r7, pc}
 80003ac:	40012400 	.word	0x40012400
 80003b0:	40021000 	.word	0x40021000
 80003b4:	20000040 	.word	0x20000040
 80003b8:	40020008 	.word	0x40020008

080003bc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b082      	sub	sp, #8
 80003c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003c2:	4b0c      	ldr	r3, [pc, #48]	; (80003f4 <MX_DMA_Init+0x38>)
 80003c4:	695a      	ldr	r2, [r3, #20]
 80003c6:	4b0b      	ldr	r3, [pc, #44]	; (80003f4 <MX_DMA_Init+0x38>)
 80003c8:	2101      	movs	r1, #1
 80003ca:	430a      	orrs	r2, r1
 80003cc:	615a      	str	r2, [r3, #20]
 80003ce:	4b09      	ldr	r3, [pc, #36]	; (80003f4 <MX_DMA_Init+0x38>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	2201      	movs	r2, #1
 80003d4:	4013      	ands	r3, r2
 80003d6:	607b      	str	r3, [r7, #4]
 80003d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80003da:	2200      	movs	r2, #0
 80003dc:	2101      	movs	r1, #1
 80003de:	2009      	movs	r0, #9
 80003e0:	f001 fd66 	bl	8001eb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80003e4:	2009      	movs	r0, #9
 80003e6:	f001 fd78 	bl	8001eda <HAL_NVIC_EnableIRQ>

}
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	46bd      	mov	sp, r7
 80003ee:	b002      	add	sp, #8
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	46c0      	nop			; (mov r8, r8)
 80003f4:	40021000 	.word	0x40021000

080003f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003f8:	b590      	push	{r4, r7, lr}
 80003fa:	b089      	sub	sp, #36	; 0x24
 80003fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fe:	240c      	movs	r4, #12
 8000400:	193b      	adds	r3, r7, r4
 8000402:	0018      	movs	r0, r3
 8000404:	2314      	movs	r3, #20
 8000406:	001a      	movs	r2, r3
 8000408:	2100      	movs	r1, #0
 800040a:	f004 f91d 	bl	8004648 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800040e:	4b18      	ldr	r3, [pc, #96]	; (8000470 <MX_GPIO_Init+0x78>)
 8000410:	695a      	ldr	r2, [r3, #20]
 8000412:	4b17      	ldr	r3, [pc, #92]	; (8000470 <MX_GPIO_Init+0x78>)
 8000414:	2180      	movs	r1, #128	; 0x80
 8000416:	0289      	lsls	r1, r1, #10
 8000418:	430a      	orrs	r2, r1
 800041a:	615a      	str	r2, [r3, #20]
 800041c:	4b14      	ldr	r3, [pc, #80]	; (8000470 <MX_GPIO_Init+0x78>)
 800041e:	695a      	ldr	r2, [r3, #20]
 8000420:	2380      	movs	r3, #128	; 0x80
 8000422:	029b      	lsls	r3, r3, #10
 8000424:	4013      	ands	r3, r2
 8000426:	60bb      	str	r3, [r7, #8]
 8000428:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800042a:	4b11      	ldr	r3, [pc, #68]	; (8000470 <MX_GPIO_Init+0x78>)
 800042c:	695a      	ldr	r2, [r3, #20]
 800042e:	4b10      	ldr	r3, [pc, #64]	; (8000470 <MX_GPIO_Init+0x78>)
 8000430:	2180      	movs	r1, #128	; 0x80
 8000432:	02c9      	lsls	r1, r1, #11
 8000434:	430a      	orrs	r2, r1
 8000436:	615a      	str	r2, [r3, #20]
 8000438:	4b0d      	ldr	r3, [pc, #52]	; (8000470 <MX_GPIO_Init+0x78>)
 800043a:	695a      	ldr	r2, [r3, #20]
 800043c:	2380      	movs	r3, #128	; 0x80
 800043e:	02db      	lsls	r3, r3, #11
 8000440:	4013      	ands	r3, r2
 8000442:	607b      	str	r3, [r7, #4]
 8000444:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CONFIG1_Pin|CONFIG2_Pin|CONFIG3_Pin|CONFIG4_Pin;
 8000446:	193b      	adds	r3, r7, r4
 8000448:	22f0      	movs	r2, #240	; 0xf0
 800044a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800044c:	193b      	adds	r3, r7, r4
 800044e:	2200      	movs	r2, #0
 8000450:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000452:	193b      	adds	r3, r7, r4
 8000454:	2201      	movs	r2, #1
 8000456:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000458:	193a      	adds	r2, r7, r4
 800045a:	2390      	movs	r3, #144	; 0x90
 800045c:	05db      	lsls	r3, r3, #23
 800045e:	0011      	movs	r1, r2
 8000460:	0018      	movs	r0, r3
 8000462:	f001 feef 	bl	8002244 <HAL_GPIO_Init>

}
 8000466:	46c0      	nop			; (mov r8, r8)
 8000468:	46bd      	mov	sp, r7
 800046a:	b009      	add	sp, #36	; 0x24
 800046c:	bd90      	pop	{r4, r7, pc}
 800046e:	46c0      	nop			; (mov r8, r8)
 8000470:	40021000 	.word	0x40021000

08000474 <setMidiChannel>:
		  pwm_fade_up = 1;
	  }
}

void setMidiChannel()
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
	bootconfig = 0;
 8000478:	4b47      	ldr	r3, [pc, #284]	; (8000598 <setMidiChannel+0x124>)
 800047a:	2200      	movs	r2, #0
 800047c:	701a      	strb	r2, [r3, #0]
	// discover config dip switch settings
	if(HAL_GPIO_ReadPin(GPIOA, CONFIG1_Pin))
 800047e:	2390      	movs	r3, #144	; 0x90
 8000480:	05db      	lsls	r3, r3, #23
 8000482:	2110      	movs	r1, #16
 8000484:	0018      	movs	r0, r3
 8000486:	f002 f84d 	bl	8002524 <HAL_GPIO_ReadPin>
 800048a:	1e03      	subs	r3, r0, #0
 800048c:	d007      	beq.n	800049e <setMidiChannel+0x2a>
	{
	  bootconfig |= (1 << 0);
 800048e:	4b42      	ldr	r3, [pc, #264]	; (8000598 <setMidiChannel+0x124>)
 8000490:	781b      	ldrb	r3, [r3, #0]
 8000492:	b2db      	uxtb	r3, r3
 8000494:	2201      	movs	r2, #1
 8000496:	4313      	orrs	r3, r2
 8000498:	b2da      	uxtb	r2, r3
 800049a:	4b3f      	ldr	r3, [pc, #252]	; (8000598 <setMidiChannel+0x124>)
 800049c:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(GPIOA, CONFIG2_Pin))
 800049e:	2390      	movs	r3, #144	; 0x90
 80004a0:	05db      	lsls	r3, r3, #23
 80004a2:	2120      	movs	r1, #32
 80004a4:	0018      	movs	r0, r3
 80004a6:	f002 f83d 	bl	8002524 <HAL_GPIO_ReadPin>
 80004aa:	1e03      	subs	r3, r0, #0
 80004ac:	d007      	beq.n	80004be <setMidiChannel+0x4a>
	{
	  bootconfig |= (1 << 1);
 80004ae:	4b3a      	ldr	r3, [pc, #232]	; (8000598 <setMidiChannel+0x124>)
 80004b0:	781b      	ldrb	r3, [r3, #0]
 80004b2:	b2db      	uxtb	r3, r3
 80004b4:	2202      	movs	r2, #2
 80004b6:	4313      	orrs	r3, r2
 80004b8:	b2da      	uxtb	r2, r3
 80004ba:	4b37      	ldr	r3, [pc, #220]	; (8000598 <setMidiChannel+0x124>)
 80004bc:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(GPIOA, CONFIG3_Pin))
 80004be:	2390      	movs	r3, #144	; 0x90
 80004c0:	05db      	lsls	r3, r3, #23
 80004c2:	2140      	movs	r1, #64	; 0x40
 80004c4:	0018      	movs	r0, r3
 80004c6:	f002 f82d 	bl	8002524 <HAL_GPIO_ReadPin>
 80004ca:	1e03      	subs	r3, r0, #0
 80004cc:	d007      	beq.n	80004de <setMidiChannel+0x6a>
	{
	  bootconfig |= (1 << 2);
 80004ce:	4b32      	ldr	r3, [pc, #200]	; (8000598 <setMidiChannel+0x124>)
 80004d0:	781b      	ldrb	r3, [r3, #0]
 80004d2:	b2db      	uxtb	r3, r3
 80004d4:	2204      	movs	r2, #4
 80004d6:	4313      	orrs	r3, r2
 80004d8:	b2da      	uxtb	r2, r3
 80004da:	4b2f      	ldr	r3, [pc, #188]	; (8000598 <setMidiChannel+0x124>)
 80004dc:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(GPIOA, CONFIG4_Pin))
 80004de:	2390      	movs	r3, #144	; 0x90
 80004e0:	05db      	lsls	r3, r3, #23
 80004e2:	2180      	movs	r1, #128	; 0x80
 80004e4:	0018      	movs	r0, r3
 80004e6:	f002 f81d 	bl	8002524 <HAL_GPIO_ReadPin>
 80004ea:	1e03      	subs	r3, r0, #0
 80004ec:	d007      	beq.n	80004fe <setMidiChannel+0x8a>
	{
	  bootconfig |= (1 << 3);
 80004ee:	4b2a      	ldr	r3, [pc, #168]	; (8000598 <setMidiChannel+0x124>)
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	b2db      	uxtb	r3, r3
 80004f4:	2208      	movs	r2, #8
 80004f6:	4313      	orrs	r3, r2
 80004f8:	b2da      	uxtb	r2, r3
 80004fa:	4b27      	ldr	r3, [pc, #156]	; (8000598 <setMidiChannel+0x124>)
 80004fc:	701a      	strb	r2, [r3, #0]
	}

	// set MIDI channel
	switch(bootconfig)
 80004fe:	4b26      	ldr	r3, [pc, #152]	; (8000598 <setMidiChannel+0x124>)
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	b2db      	uxtb	r3, r3
 8000504:	2b0f      	cmp	r3, #15
 8000506:	d844      	bhi.n	8000592 <setMidiChannel+0x11e>
 8000508:	009a      	lsls	r2, r3, #2
 800050a:	4b24      	ldr	r3, [pc, #144]	; (800059c <setMidiChannel+0x128>)
 800050c:	18d3      	adds	r3, r2, r3
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	469f      	mov	pc, r3
	{
		case 0:
			enabledNoteOnCmd = CH1_NOTE_ON;
 8000512:	4b23      	ldr	r3, [pc, #140]	; (80005a0 <setMidiChannel+0x12c>)
 8000514:	2290      	movs	r2, #144	; 0x90
 8000516:	601a      	str	r2, [r3, #0]
			break;
 8000518:	e03b      	b.n	8000592 <setMidiChannel+0x11e>
		case 1:
			enabledNoteOnCmd = CH2_NOTE_ON;
 800051a:	4b21      	ldr	r3, [pc, #132]	; (80005a0 <setMidiChannel+0x12c>)
 800051c:	2291      	movs	r2, #145	; 0x91
 800051e:	601a      	str	r2, [r3, #0]
			break;
 8000520:	e037      	b.n	8000592 <setMidiChannel+0x11e>
		case 2:
			enabledNoteOnCmd = CH3_NOTE_ON;
 8000522:	4b1f      	ldr	r3, [pc, #124]	; (80005a0 <setMidiChannel+0x12c>)
 8000524:	2292      	movs	r2, #146	; 0x92
 8000526:	601a      	str	r2, [r3, #0]
			break;
 8000528:	e033      	b.n	8000592 <setMidiChannel+0x11e>
		case 3:
			enabledNoteOnCmd = CH4_NOTE_ON;
 800052a:	4b1d      	ldr	r3, [pc, #116]	; (80005a0 <setMidiChannel+0x12c>)
 800052c:	2293      	movs	r2, #147	; 0x93
 800052e:	601a      	str	r2, [r3, #0]
			break;
 8000530:	e02f      	b.n	8000592 <setMidiChannel+0x11e>
		case 4:
			enabledNoteOnCmd = CH5_NOTE_ON;
 8000532:	4b1b      	ldr	r3, [pc, #108]	; (80005a0 <setMidiChannel+0x12c>)
 8000534:	2294      	movs	r2, #148	; 0x94
 8000536:	601a      	str	r2, [r3, #0]
			break;
 8000538:	e02b      	b.n	8000592 <setMidiChannel+0x11e>
		case 5:
			enabledNoteOnCmd = CH6_NOTE_ON;
 800053a:	4b19      	ldr	r3, [pc, #100]	; (80005a0 <setMidiChannel+0x12c>)
 800053c:	2295      	movs	r2, #149	; 0x95
 800053e:	601a      	str	r2, [r3, #0]
			break;
 8000540:	e027      	b.n	8000592 <setMidiChannel+0x11e>
		case 6:
			enabledNoteOnCmd = CH7_NOTE_ON;
 8000542:	4b17      	ldr	r3, [pc, #92]	; (80005a0 <setMidiChannel+0x12c>)
 8000544:	2296      	movs	r2, #150	; 0x96
 8000546:	601a      	str	r2, [r3, #0]
			break;
 8000548:	e023      	b.n	8000592 <setMidiChannel+0x11e>
		case 7:
			enabledNoteOnCmd = CH8_NOTE_ON;
 800054a:	4b15      	ldr	r3, [pc, #84]	; (80005a0 <setMidiChannel+0x12c>)
 800054c:	2297      	movs	r2, #151	; 0x97
 800054e:	601a      	str	r2, [r3, #0]
			break;
 8000550:	e01f      	b.n	8000592 <setMidiChannel+0x11e>
		case 8:
			enabledNoteOnCmd = CH9_NOTE_ON;
 8000552:	4b13      	ldr	r3, [pc, #76]	; (80005a0 <setMidiChannel+0x12c>)
 8000554:	2298      	movs	r2, #152	; 0x98
 8000556:	601a      	str	r2, [r3, #0]
			break;
 8000558:	e01b      	b.n	8000592 <setMidiChannel+0x11e>
		case 9:
			enabledNoteOnCmd = CH10_NOTE_ON;
 800055a:	4b11      	ldr	r3, [pc, #68]	; (80005a0 <setMidiChannel+0x12c>)
 800055c:	2299      	movs	r2, #153	; 0x99
 800055e:	601a      	str	r2, [r3, #0]
			break;
 8000560:	e017      	b.n	8000592 <setMidiChannel+0x11e>
		case 10:
			enabledNoteOnCmd = CH11_NOTE_ON;
 8000562:	4b0f      	ldr	r3, [pc, #60]	; (80005a0 <setMidiChannel+0x12c>)
 8000564:	229a      	movs	r2, #154	; 0x9a
 8000566:	601a      	str	r2, [r3, #0]
			break;
 8000568:	e013      	b.n	8000592 <setMidiChannel+0x11e>
		case 11:
			enabledNoteOnCmd = CH12_NOTE_ON;
 800056a:	4b0d      	ldr	r3, [pc, #52]	; (80005a0 <setMidiChannel+0x12c>)
 800056c:	229b      	movs	r2, #155	; 0x9b
 800056e:	601a      	str	r2, [r3, #0]
			break;
 8000570:	e00f      	b.n	8000592 <setMidiChannel+0x11e>
		case 12:
			enabledNoteOnCmd = CH13_NOTE_ON;
 8000572:	4b0b      	ldr	r3, [pc, #44]	; (80005a0 <setMidiChannel+0x12c>)
 8000574:	229c      	movs	r2, #156	; 0x9c
 8000576:	601a      	str	r2, [r3, #0]
			break;
 8000578:	e00b      	b.n	8000592 <setMidiChannel+0x11e>
		case 13:
			enabledNoteOnCmd = CH14_NOTE_ON;
 800057a:	4b09      	ldr	r3, [pc, #36]	; (80005a0 <setMidiChannel+0x12c>)
 800057c:	229d      	movs	r2, #157	; 0x9d
 800057e:	601a      	str	r2, [r3, #0]
			break;
 8000580:	e007      	b.n	8000592 <setMidiChannel+0x11e>
		case 14:
			enabledNoteOnCmd = CH15_NOTE_ON;
 8000582:	4b07      	ldr	r3, [pc, #28]	; (80005a0 <setMidiChannel+0x12c>)
 8000584:	229e      	movs	r2, #158	; 0x9e
 8000586:	601a      	str	r2, [r3, #0]
			break;
 8000588:	e003      	b.n	8000592 <setMidiChannel+0x11e>
		case 15:
			enabledNoteOnCmd = CH16_NOTE_ON;
 800058a:	4b05      	ldr	r3, [pc, #20]	; (80005a0 <setMidiChannel+0x12c>)
 800058c:	229f      	movs	r2, #159	; 0x9f
 800058e:	601a      	str	r2, [r3, #0]
			break;
 8000590:	46c0      	nop			; (mov r8, r8)

	}

}
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	200001c4 	.word	0x200001c4
 800059c:	08004690 	.word	0x08004690
 80005a0:	20000004 	.word	0x20000004

080005a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a8:	f000 feec 	bl	8001384 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ac:	f000 f8b2 	bl	8000714 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b0:	f7ff ff22 	bl	80003f8 <MX_GPIO_Init>
  MX_DMA_Init();
 80005b4:	f7ff ff02 	bl	80003bc <MX_DMA_Init>
  MX_TIM1_Init();
 80005b8:	f000 fa3a 	bl	8000a30 <MX_TIM1_Init>
  MX_TIM3_Init();
 80005bc:	f000 fb6a 	bl	8000c94 <MX_TIM3_Init>
  MX_TIM2_Init();
 80005c0:	f000 fb00 	bl	8000bc4 <MX_TIM2_Init>
  MX_ADC_Init();
 80005c4:	f7ff fe2c 	bl	8000220 <MX_ADC_Init>
  MX_USART1_UART_Init();
 80005c8:	f000 fe2c 	bl	8001224 <MX_USART1_UART_Init>
  MX_TIM16_Init();
 80005cc:	f000 fbe0 	bl	8000d90 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  // discover boot config flags (set using onboard DIP4)
  setMidiChannel(bootconfig);
 80005d0:	4b46      	ldr	r3, [pc, #280]	; (80006ec <main+0x148>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	0018      	movs	r0, r3
 80005d8:	f7ff ff4c 	bl	8000474 <setMidiChannel>

  // setup all output channel timer PWM
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);		// #1
 80005dc:	4b44      	ldr	r3, [pc, #272]	; (80006f0 <main+0x14c>)
 80005de:	2100      	movs	r1, #0
 80005e0:	0018      	movs	r0, r3
 80005e2:	f002 fd63 	bl	80030ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);		// #2
 80005e6:	4b42      	ldr	r3, [pc, #264]	; (80006f0 <main+0x14c>)
 80005e8:	2104      	movs	r1, #4
 80005ea:	0018      	movs	r0, r3
 80005ec:	f002 fd5e 	bl	80030ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);		// #3
 80005f0:	4b40      	ldr	r3, [pc, #256]	; (80006f4 <main+0x150>)
 80005f2:	2100      	movs	r1, #0
 80005f4:	0018      	movs	r0, r3
 80005f6:	f002 fd59 	bl	80030ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);		// #4
 80005fa:	4b3e      	ldr	r3, [pc, #248]	; (80006f4 <main+0x150>)
 80005fc:	2104      	movs	r1, #4
 80005fe:	0018      	movs	r0, r3
 8000600:	f002 fd54 	bl	80030ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);		// #5
 8000604:	4b3b      	ldr	r3, [pc, #236]	; (80006f4 <main+0x150>)
 8000606:	2108      	movs	r1, #8
 8000608:	0018      	movs	r0, r3
 800060a:	f002 fd4f 	bl	80030ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);		// #6
 800060e:	4b39      	ldr	r3, [pc, #228]	; (80006f4 <main+0x150>)
 8000610:	210c      	movs	r1, #12
 8000612:	0018      	movs	r0, r3
 8000614:	f002 fd4a 	bl	80030ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);		// #7
 8000618:	4b37      	ldr	r3, [pc, #220]	; (80006f8 <main+0x154>)
 800061a:	2100      	movs	r1, #0
 800061c:	0018      	movs	r0, r3
 800061e:	f002 fd45 	bl	80030ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);		// #8
 8000622:	4b35      	ldr	r3, [pc, #212]	; (80006f8 <main+0x154>)
 8000624:	2104      	movs	r1, #4
 8000626:	0018      	movs	r0, r3
 8000628:	f002 fd40 	bl	80030ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);		// #9
 800062c:	4b32      	ldr	r3, [pc, #200]	; (80006f8 <main+0x154>)
 800062e:	2108      	movs	r1, #8
 8000630:	0018      	movs	r0, r3
 8000632:	f002 fd3b 	bl	80030ac <HAL_TIM_PWM_Start>

  // Capture/Compare output enable
  TIM2->CCER |= TIM_CCER_CC1E;
 8000636:	2380      	movs	r3, #128	; 0x80
 8000638:	05db      	lsls	r3, r3, #23
 800063a:	6a1a      	ldr	r2, [r3, #32]
 800063c:	2380      	movs	r3, #128	; 0x80
 800063e:	05db      	lsls	r3, r3, #23
 8000640:	2101      	movs	r1, #1
 8000642:	430a      	orrs	r2, r1
 8000644:	621a      	str	r2, [r3, #32]
  TIM2->CCER |= TIM_CCER_CC2E;
 8000646:	2380      	movs	r3, #128	; 0x80
 8000648:	05db      	lsls	r3, r3, #23
 800064a:	6a1a      	ldr	r2, [r3, #32]
 800064c:	2380      	movs	r3, #128	; 0x80
 800064e:	05db      	lsls	r3, r3, #23
 8000650:	2110      	movs	r1, #16
 8000652:	430a      	orrs	r2, r1
 8000654:	621a      	str	r2, [r3, #32]

  TIM3->CCER |= TIM_CCER_CC1E;
 8000656:	4b29      	ldr	r3, [pc, #164]	; (80006fc <main+0x158>)
 8000658:	6a1a      	ldr	r2, [r3, #32]
 800065a:	4b28      	ldr	r3, [pc, #160]	; (80006fc <main+0x158>)
 800065c:	2101      	movs	r1, #1
 800065e:	430a      	orrs	r2, r1
 8000660:	621a      	str	r2, [r3, #32]
  TIM3->CCER |= TIM_CCER_CC2E;
 8000662:	4b26      	ldr	r3, [pc, #152]	; (80006fc <main+0x158>)
 8000664:	6a1a      	ldr	r2, [r3, #32]
 8000666:	4b25      	ldr	r3, [pc, #148]	; (80006fc <main+0x158>)
 8000668:	2110      	movs	r1, #16
 800066a:	430a      	orrs	r2, r1
 800066c:	621a      	str	r2, [r3, #32]
  TIM3->CCER |= TIM_CCER_CC3E;
 800066e:	4b23      	ldr	r3, [pc, #140]	; (80006fc <main+0x158>)
 8000670:	6a1a      	ldr	r2, [r3, #32]
 8000672:	4b22      	ldr	r3, [pc, #136]	; (80006fc <main+0x158>)
 8000674:	2180      	movs	r1, #128	; 0x80
 8000676:	0049      	lsls	r1, r1, #1
 8000678:	430a      	orrs	r2, r1
 800067a:	621a      	str	r2, [r3, #32]
  TIM3->CCER |= TIM_CCER_CC4E;
 800067c:	4b1f      	ldr	r3, [pc, #124]	; (80006fc <main+0x158>)
 800067e:	6a1a      	ldr	r2, [r3, #32]
 8000680:	4b1e      	ldr	r3, [pc, #120]	; (80006fc <main+0x158>)
 8000682:	2180      	movs	r1, #128	; 0x80
 8000684:	0149      	lsls	r1, r1, #5
 8000686:	430a      	orrs	r2, r1
 8000688:	621a      	str	r2, [r3, #32]

  TIM1->CCER |= TIM_CCER_CC1E;
 800068a:	4b1d      	ldr	r3, [pc, #116]	; (8000700 <main+0x15c>)
 800068c:	6a1a      	ldr	r2, [r3, #32]
 800068e:	4b1c      	ldr	r3, [pc, #112]	; (8000700 <main+0x15c>)
 8000690:	2101      	movs	r1, #1
 8000692:	430a      	orrs	r2, r1
 8000694:	621a      	str	r2, [r3, #32]
  TIM1->CCER |= TIM_CCER_CC2E;
 8000696:	4b1a      	ldr	r3, [pc, #104]	; (8000700 <main+0x15c>)
 8000698:	6a1a      	ldr	r2, [r3, #32]
 800069a:	4b19      	ldr	r3, [pc, #100]	; (8000700 <main+0x15c>)
 800069c:	2110      	movs	r1, #16
 800069e:	430a      	orrs	r2, r1
 80006a0:	621a      	str	r2, [r3, #32]
  TIM1->CCER |= TIM_CCER_CC3E;
 80006a2:	4b17      	ldr	r3, [pc, #92]	; (8000700 <main+0x15c>)
 80006a4:	6a1a      	ldr	r2, [r3, #32]
 80006a6:	4b16      	ldr	r3, [pc, #88]	; (8000700 <main+0x15c>)
 80006a8:	2180      	movs	r1, #128	; 0x80
 80006aa:	0049      	lsls	r1, r1, #1
 80006ac:	430a      	orrs	r2, r1
 80006ae:	621a      	str	r2, [r3, #32]

  // set the counter reset
  TIM1->ARR = pwm_arr;
 80006b0:	4b14      	ldr	r3, [pc, #80]	; (8000704 <main+0x160>)
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	4b12      	ldr	r3, [pc, #72]	; (8000700 <main+0x15c>)
 80006b6:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM2->ARR = pwm_arr;
 80006b8:	4b12      	ldr	r3, [pc, #72]	; (8000704 <main+0x160>)
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	05db      	lsls	r3, r3, #23
 80006c0:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM3->ARR = pwm_arr;
 80006c2:	4b10      	ldr	r3, [pc, #64]	; (8000704 <main+0x160>)
 80006c4:	681a      	ldr	r2, [r3, #0]
 80006c6:	4b0d      	ldr	r3, [pc, #52]	; (80006fc <main+0x158>)
 80006c8:	62da      	str	r2, [r3, #44]	; 0x2c

  HAL_ADCEx_Calibration_Start(&hadc);
 80006ca:	4b0f      	ldr	r3, [pc, #60]	; (8000708 <main+0x164>)
 80006cc:	0018      	movs	r0, r3
 80006ce:	f001 faa5 	bl	8001c1c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc, adc_data_in, ADC_MAX_DATA_POINTS);
 80006d2:	490e      	ldr	r1, [pc, #56]	; (800070c <main+0x168>)
 80006d4:	4b0c      	ldr	r3, [pc, #48]	; (8000708 <main+0x164>)
 80006d6:	2240      	movs	r2, #64	; 0x40
 80006d8:	0018      	movs	r0, r3
 80006da:	f000 fff7 	bl	80016cc <HAL_ADC_Start_DMA>

  // enable USART receive and interrupt
  USART1->CR1 |= USART_CR1_RE | USART_CR1_UE | USART_CR1_RXNEIE;
 80006de:	4b0c      	ldr	r3, [pc, #48]	; (8000710 <main+0x16c>)
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	4b0b      	ldr	r3, [pc, #44]	; (8000710 <main+0x16c>)
 80006e4:	2125      	movs	r1, #37	; 0x25
 80006e6:	430a      	orrs	r2, r1
 80006e8:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <main+0x146>
 80006ec:	200001c4 	.word	0x200001c4
 80006f0:	20000248 	.word	0x20000248
 80006f4:	200001c8 	.word	0x200001c8
 80006f8:	20000208 	.word	0x20000208
 80006fc:	40000400 	.word	0x40000400
 8000700:	40012c00 	.word	0x40012c00
 8000704:	20000000 	.word	0x20000000
 8000708:	20000084 	.word	0x20000084
 800070c:	200000c4 	.word	0x200000c4
 8000710:	40013800 	.word	0x40013800

08000714 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000714:	b590      	push	{r4, r7, lr}
 8000716:	b097      	sub	sp, #92	; 0x5c
 8000718:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800071a:	2428      	movs	r4, #40	; 0x28
 800071c:	193b      	adds	r3, r7, r4
 800071e:	0018      	movs	r0, r3
 8000720:	2330      	movs	r3, #48	; 0x30
 8000722:	001a      	movs	r2, r3
 8000724:	2100      	movs	r1, #0
 8000726:	f003 ff8f 	bl	8004648 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800072a:	2318      	movs	r3, #24
 800072c:	18fb      	adds	r3, r7, r3
 800072e:	0018      	movs	r0, r3
 8000730:	2310      	movs	r3, #16
 8000732:	001a      	movs	r2, r3
 8000734:	2100      	movs	r1, #0
 8000736:	f003 ff87 	bl	8004648 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	0018      	movs	r0, r3
 800073e:	2314      	movs	r3, #20
 8000740:	001a      	movs	r2, r3
 8000742:	2100      	movs	r1, #0
 8000744:	f003 ff80 	bl	8004648 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000748:	0021      	movs	r1, r4
 800074a:	187b      	adds	r3, r7, r1
 800074c:	2212      	movs	r2, #18
 800074e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000750:	187b      	adds	r3, r7, r1
 8000752:	2201      	movs	r2, #1
 8000754:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000756:	187b      	adds	r3, r7, r1
 8000758:	2201      	movs	r2, #1
 800075a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800075c:	187b      	adds	r3, r7, r1
 800075e:	2210      	movs	r2, #16
 8000760:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000762:	187b      	adds	r3, r7, r1
 8000764:	2210      	movs	r2, #16
 8000766:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000768:	187b      	adds	r3, r7, r1
 800076a:	2200      	movs	r2, #0
 800076c:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800076e:	187b      	adds	r3, r7, r1
 8000770:	0018      	movs	r0, r3
 8000772:	f001 fef5 	bl	8002560 <HAL_RCC_OscConfig>
 8000776:	1e03      	subs	r3, r0, #0
 8000778:	d001      	beq.n	800077e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800077a:	f000 f828 	bl	80007ce <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800077e:	2118      	movs	r1, #24
 8000780:	187b      	adds	r3, r7, r1
 8000782:	2207      	movs	r2, #7
 8000784:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2200      	movs	r2, #0
 800078a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078c:	187b      	adds	r3, r7, r1
 800078e:	2200      	movs	r2, #0
 8000790:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000792:	187b      	adds	r3, r7, r1
 8000794:	2200      	movs	r2, #0
 8000796:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000798:	187b      	adds	r3, r7, r1
 800079a:	2100      	movs	r1, #0
 800079c:	0018      	movs	r0, r3
 800079e:	f002 f9fb 	bl	8002b98 <HAL_RCC_ClockConfig>
 80007a2:	1e03      	subs	r3, r0, #0
 80007a4:	d001      	beq.n	80007aa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007a6:	f000 f812 	bl	80007ce <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80007aa:	1d3b      	adds	r3, r7, #4
 80007ac:	2201      	movs	r2, #1
 80007ae:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80007b0:	1d3b      	adds	r3, r7, #4
 80007b2:	2200      	movs	r2, #0
 80007b4:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007b6:	1d3b      	adds	r3, r7, #4
 80007b8:	0018      	movs	r0, r3
 80007ba:	f002 fb1f 	bl	8002dfc <HAL_RCCEx_PeriphCLKConfig>
 80007be:	1e03      	subs	r3, r0, #0
 80007c0:	d001      	beq.n	80007c6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80007c2:	f000 f804 	bl	80007ce <Error_Handler>
  }
}
 80007c6:	46c0      	nop			; (mov r8, r8)
 80007c8:	46bd      	mov	sp, r7
 80007ca:	b017      	add	sp, #92	; 0x5c
 80007cc:	bd90      	pop	{r4, r7, pc}

080007ce <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007ce:	b580      	push	{r7, lr}
 80007d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007d2:	46c0      	nop			; (mov r8, r8)
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}

080007d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007de:	4b0f      	ldr	r3, [pc, #60]	; (800081c <HAL_MspInit+0x44>)
 80007e0:	699a      	ldr	r2, [r3, #24]
 80007e2:	4b0e      	ldr	r3, [pc, #56]	; (800081c <HAL_MspInit+0x44>)
 80007e4:	2101      	movs	r1, #1
 80007e6:	430a      	orrs	r2, r1
 80007e8:	619a      	str	r2, [r3, #24]
 80007ea:	4b0c      	ldr	r3, [pc, #48]	; (800081c <HAL_MspInit+0x44>)
 80007ec:	699b      	ldr	r3, [r3, #24]
 80007ee:	2201      	movs	r2, #1
 80007f0:	4013      	ands	r3, r2
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f6:	4b09      	ldr	r3, [pc, #36]	; (800081c <HAL_MspInit+0x44>)
 80007f8:	69da      	ldr	r2, [r3, #28]
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <HAL_MspInit+0x44>)
 80007fc:	2180      	movs	r1, #128	; 0x80
 80007fe:	0549      	lsls	r1, r1, #21
 8000800:	430a      	orrs	r2, r1
 8000802:	61da      	str	r2, [r3, #28]
 8000804:	4b05      	ldr	r3, [pc, #20]	; (800081c <HAL_MspInit+0x44>)
 8000806:	69da      	ldr	r2, [r3, #28]
 8000808:	2380      	movs	r3, #128	; 0x80
 800080a:	055b      	lsls	r3, r3, #21
 800080c:	4013      	ands	r3, r2
 800080e:	603b      	str	r3, [r7, #0]
 8000810:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	46bd      	mov	sp, r7
 8000816:	b002      	add	sp, #8
 8000818:	bd80      	pop	{r7, pc}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	40021000 	.word	0x40021000

08000820 <pwm_switch_on>:
extern TIM_HandleTypeDef htim16;
/* USER CODE BEGIN EV */


void pwm_switch_on()
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0

	// prevent TIM16 (the output channel reset timer) from premature fire
	TIM16->SR |= TIM_SR_UIF;
 8000826:	4b44      	ldr	r3, [pc, #272]	; (8000938 <pwm_switch_on+0x118>)
 8000828:	691a      	ldr	r2, [r3, #16]
 800082a:	4b43      	ldr	r3, [pc, #268]	; (8000938 <pwm_switch_on+0x118>)
 800082c:	2101      	movs	r1, #1
 800082e:	430a      	orrs	r2, r1
 8000830:	611a      	str	r2, [r3, #16]

	if ((USART1->ISR & USART_ISR_RXNE) == USART_ISR_RXNE)
 8000832:	4b42      	ldr	r3, [pc, #264]	; (800093c <pwm_switch_on+0x11c>)
 8000834:	69db      	ldr	r3, [r3, #28]
 8000836:	2220      	movs	r2, #32
 8000838:	4013      	ands	r3, r2
 800083a:	2b20      	cmp	r3, #32
 800083c:	d000      	beq.n	8000840 <pwm_switch_on+0x20>
 800083e:	e076      	b.n	800092e <pwm_switch_on+0x10e>
	{
		newMidiByte = (uint8_t)(USART1->RDR); 	// grab first MIDI byte from USART
 8000840:	4b3e      	ldr	r3, [pc, #248]	; (800093c <pwm_switch_on+0x11c>)
 8000842:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000844:	b29b      	uxth	r3, r3
 8000846:	b2db      	uxtb	r3, r3
 8000848:	001a      	movs	r2, r3
 800084a:	4b3d      	ldr	r3, [pc, #244]	; (8000940 <pwm_switch_on+0x120>)
 800084c:	601a      	str	r2, [r3, #0]

		if(newMidiByte > MIDI_MAX_NOTE) 		// catch initial MIDI command e.g. Note On
 800084e:	4b3c      	ldr	r3, [pc, #240]	; (8000940 <pwm_switch_on+0x120>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	2b7f      	cmp	r3, #127	; 0x7f
 8000854:	dd0d      	ble.n	8000872 <pwm_switch_on+0x52>
		{
			if(newMidiByte == enabledNoteOnCmd)
 8000856:	4b3a      	ldr	r3, [pc, #232]	; (8000940 <pwm_switch_on+0x120>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	4b3a      	ldr	r3, [pc, #232]	; (8000944 <pwm_switch_on+0x124>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	429a      	cmp	r2, r3
 8000860:	d165      	bne.n	800092e <pwm_switch_on+0x10e>
			{
				lastMidiCmd = enabledNoteOnCmd;		// remember note on cmd for next iteration
 8000862:	4b38      	ldr	r3, [pc, #224]	; (8000944 <pwm_switch_on+0x124>)
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	4b38      	ldr	r3, [pc, #224]	; (8000948 <pwm_switch_on+0x128>)
 8000868:	601a      	str	r2, [r3, #0]
													// to support MIDI "Running Status"
				runningStatus = 0;
 800086a:	4b38      	ldr	r3, [pc, #224]	; (800094c <pwm_switch_on+0x12c>)
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim16);
			}
		}
	}

}
 8000870:	e05d      	b.n	800092e <pwm_switch_on+0x10e>
			if(lastMidiCmd == enabledNoteOnCmd)
 8000872:	4b35      	ldr	r3, [pc, #212]	; (8000948 <pwm_switch_on+0x128>)
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	4b33      	ldr	r3, [pc, #204]	; (8000944 <pwm_switch_on+0x124>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	429a      	cmp	r2, r3
 800087c:	d157      	bne.n	800092e <pwm_switch_on+0x10e>
				for(int m=0; m < 2; m++)			// grab second and third MIDI byte from USART
 800087e:	2300      	movs	r3, #0
 8000880:	607b      	str	r3, [r7, #4]
 8000882:	e012      	b.n	80008aa <pwm_switch_on+0x8a>
					while((USART1->ISR & USART_ISR_RXNE) != USART_ISR_RXNE){  }
 8000884:	46c0      	nop			; (mov r8, r8)
 8000886:	4b2d      	ldr	r3, [pc, #180]	; (800093c <pwm_switch_on+0x11c>)
 8000888:	69db      	ldr	r3, [r3, #28]
 800088a:	2220      	movs	r2, #32
 800088c:	4013      	ands	r3, r2
 800088e:	2b20      	cmp	r3, #32
 8000890:	d1f9      	bne.n	8000886 <pwm_switch_on+0x66>
					midiData[m] = (uint8_t)(USART1->RDR);
 8000892:	4b2a      	ldr	r3, [pc, #168]	; (800093c <pwm_switch_on+0x11c>)
 8000894:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000896:	b29b      	uxth	r3, r3
 8000898:	b2d9      	uxtb	r1, r3
 800089a:	4a2d      	ldr	r2, [pc, #180]	; (8000950 <pwm_switch_on+0x130>)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	18d3      	adds	r3, r2, r3
 80008a0:	1c0a      	adds	r2, r1, #0
 80008a2:	701a      	strb	r2, [r3, #0]
				for(int m=0; m < 2; m++)			// grab second and third MIDI byte from USART
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3301      	adds	r3, #1
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	dde9      	ble.n	8000884 <pwm_switch_on+0x64>
				uint32_t rootpwm = 256;		// hardcoded (missing pot)
 80008b0:	2380      	movs	r3, #128	; 0x80
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	603b      	str	r3, [r7, #0]
				if(rootpwm == 0) { rootpwm = 1; }
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d101      	bne.n	80008c0 <pwm_switch_on+0xa0>
 80008bc:	2301      	movs	r3, #1
 80008be:	603b      	str	r3, [r7, #0]
				switch(newMidiByte)					// switch on out chan for the MIDI note
 80008c0:	4b1f      	ldr	r3, [pc, #124]	; (8000940 <pwm_switch_on+0x120>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	3b24      	subs	r3, #36	; 0x24
 80008c6:	2b08      	cmp	r3, #8
 80008c8:	d82a      	bhi.n	8000920 <pwm_switch_on+0x100>
 80008ca:	009a      	lsls	r2, r3, #2
 80008cc:	4b21      	ldr	r3, [pc, #132]	; (8000954 <pwm_switch_on+0x134>)
 80008ce:	18d3      	adds	r3, r2, r3
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	469f      	mov	pc, r3
						TIM2->CCR1 = rootpwm;
 80008d4:	2380      	movs	r3, #128	; 0x80
 80008d6:	05db      	lsls	r3, r3, #23
 80008d8:	683a      	ldr	r2, [r7, #0]
 80008da:	635a      	str	r2, [r3, #52]	; 0x34
						break;
 80008dc:	e020      	b.n	8000920 <pwm_switch_on+0x100>
						TIM2->CCR2 = rootpwm;
 80008de:	2380      	movs	r3, #128	; 0x80
 80008e0:	05db      	lsls	r3, r3, #23
 80008e2:	683a      	ldr	r2, [r7, #0]
 80008e4:	639a      	str	r2, [r3, #56]	; 0x38
						break;
 80008e6:	e01b      	b.n	8000920 <pwm_switch_on+0x100>
						TIM3->CCR1 = rootpwm;
 80008e8:	4b1b      	ldr	r3, [pc, #108]	; (8000958 <pwm_switch_on+0x138>)
 80008ea:	683a      	ldr	r2, [r7, #0]
 80008ec:	635a      	str	r2, [r3, #52]	; 0x34
						break;
 80008ee:	e017      	b.n	8000920 <pwm_switch_on+0x100>
						TIM3->CCR2 = rootpwm;
 80008f0:	4b19      	ldr	r3, [pc, #100]	; (8000958 <pwm_switch_on+0x138>)
 80008f2:	683a      	ldr	r2, [r7, #0]
 80008f4:	639a      	str	r2, [r3, #56]	; 0x38
						break;
 80008f6:	e013      	b.n	8000920 <pwm_switch_on+0x100>
						TIM3->CCR3 = rootpwm;
 80008f8:	4b17      	ldr	r3, [pc, #92]	; (8000958 <pwm_switch_on+0x138>)
 80008fa:	683a      	ldr	r2, [r7, #0]
 80008fc:	63da      	str	r2, [r3, #60]	; 0x3c
						break;
 80008fe:	e00f      	b.n	8000920 <pwm_switch_on+0x100>
						TIM3->CCR4 = rootpwm;
 8000900:	4b15      	ldr	r3, [pc, #84]	; (8000958 <pwm_switch_on+0x138>)
 8000902:	683a      	ldr	r2, [r7, #0]
 8000904:	641a      	str	r2, [r3, #64]	; 0x40
						break;
 8000906:	e00b      	b.n	8000920 <pwm_switch_on+0x100>
						TIM1->CCR1 = rootpwm;
 8000908:	4b14      	ldr	r3, [pc, #80]	; (800095c <pwm_switch_on+0x13c>)
 800090a:	683a      	ldr	r2, [r7, #0]
 800090c:	635a      	str	r2, [r3, #52]	; 0x34
						break;
 800090e:	e007      	b.n	8000920 <pwm_switch_on+0x100>
						TIM1->CCR2 = rootpwm;
 8000910:	4b12      	ldr	r3, [pc, #72]	; (800095c <pwm_switch_on+0x13c>)
 8000912:	683a      	ldr	r2, [r7, #0]
 8000914:	639a      	str	r2, [r3, #56]	; 0x38
						break;
 8000916:	e003      	b.n	8000920 <pwm_switch_on+0x100>
						TIM1->CCR3 = rootpwm;
 8000918:	4b10      	ldr	r3, [pc, #64]	; (800095c <pwm_switch_on+0x13c>)
 800091a:	683a      	ldr	r2, [r7, #0]
 800091c:	63da      	str	r2, [r3, #60]	; 0x3c
						break;
 800091e:	46c0      	nop			; (mov r8, r8)
				runningStatus = 1;
 8000920:	4b0a      	ldr	r3, [pc, #40]	; (800094c <pwm_switch_on+0x12c>)
 8000922:	2201      	movs	r2, #1
 8000924:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim16);
 8000926:	4b0e      	ldr	r3, [pc, #56]	; (8000960 <pwm_switch_on+0x140>)
 8000928:	0018      	movs	r0, r3
 800092a:	f002 fb71 	bl	8003010 <HAL_TIM_Base_Start_IT>
}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	b002      	add	sp, #8
 8000934:	bd80      	pop	{r7, pc}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	40014400 	.word	0x40014400
 800093c:	40013800 	.word	0x40013800
 8000940:	20000030 	.word	0x20000030
 8000944:	20000004 	.word	0x20000004
 8000948:	20000034 	.word	0x20000034
 800094c:	20000038 	.word	0x20000038
 8000950:	2000003c 	.word	0x2000003c
 8000954:	080046d0 	.word	0x080046d0
 8000958:	40000400 	.word	0x40000400
 800095c:	40012c00 	.word	0x40012c00
 8000960:	20000288 	.word	0x20000288

08000964 <pwm_switch_off>:


void pwm_switch_off()
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
	  TIM2->CCR1 = 0;
 8000968:	2380      	movs	r3, #128	; 0x80
 800096a:	05db      	lsls	r3, r3, #23
 800096c:	2200      	movs	r2, #0
 800096e:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM2->CCR2 = 0;
 8000970:	2380      	movs	r3, #128	; 0x80
 8000972:	05db      	lsls	r3, r3, #23
 8000974:	2200      	movs	r2, #0
 8000976:	639a      	str	r2, [r3, #56]	; 0x38

	  TIM3->CCR1 = 0;
 8000978:	4b0b      	ldr	r3, [pc, #44]	; (80009a8 <pwm_switch_off+0x44>)
 800097a:	2200      	movs	r2, #0
 800097c:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM3->CCR2 = 0;
 800097e:	4b0a      	ldr	r3, [pc, #40]	; (80009a8 <pwm_switch_off+0x44>)
 8000980:	2200      	movs	r2, #0
 8000982:	639a      	str	r2, [r3, #56]	; 0x38
	  TIM3->CCR3 = 0;
 8000984:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <pwm_switch_off+0x44>)
 8000986:	2200      	movs	r2, #0
 8000988:	63da      	str	r2, [r3, #60]	; 0x3c
	  TIM3->CCR4 = 0;
 800098a:	4b07      	ldr	r3, [pc, #28]	; (80009a8 <pwm_switch_off+0x44>)
 800098c:	2200      	movs	r2, #0
 800098e:	641a      	str	r2, [r3, #64]	; 0x40

	  TIM1->CCR1 = 0;
 8000990:	4b06      	ldr	r3, [pc, #24]	; (80009ac <pwm_switch_off+0x48>)
 8000992:	2200      	movs	r2, #0
 8000994:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM1->CCR2 = 0;
 8000996:	4b05      	ldr	r3, [pc, #20]	; (80009ac <pwm_switch_off+0x48>)
 8000998:	2200      	movs	r2, #0
 800099a:	639a      	str	r2, [r3, #56]	; 0x38
	  TIM1->CCR3 = 0;
 800099c:	4b03      	ldr	r3, [pc, #12]	; (80009ac <pwm_switch_off+0x48>)
 800099e:	2200      	movs	r2, #0
 80009a0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40000400 	.word	0x40000400
 80009ac:	40012c00 	.word	0x40012c00

080009b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80009b4:	46c0      	nop			; (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009ba:	b580      	push	{r7, lr}
 80009bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009be:	e7fe      	b.n	80009be <HardFault_Handler+0x4>

080009c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009c4:	46c0      	nop			; (mov r8, r8)
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009d8:	f000 fd1c 	bl	8001414 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009dc:	46c0      	nop			; (mov r8, r8)
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
	...

080009e4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80009e8:	4b03      	ldr	r3, [pc, #12]	; (80009f8 <DMA1_Channel1_IRQHandler+0x14>)
 80009ea:	0018      	movs	r0, r3
 80009ec:	f001 fb40 	bl	8002070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80009f0:	46c0      	nop			; (mov r8, r8)
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	46c0      	nop			; (mov r8, r8)
 80009f8:	20000040 	.word	0x20000040

080009fc <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */
	pwm_switch_off();
 8000a00:	f7ff ffb0 	bl	8000964 <pwm_switch_off>
  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000a04:	4b03      	ldr	r3, [pc, #12]	; (8000a14 <TIM16_IRQHandler+0x18>)
 8000a06:	0018      	movs	r0, r3
 8000a08:	f002 fbe1 	bl	80031ce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8000a0c:	46c0      	nop			; (mov r8, r8)
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	20000288 	.word	0x20000288

08000a18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	pwm_switch_on();
 8000a1c:	f7ff ff00 	bl	8000820 <pwm_switch_on>

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000a20:	46c0      	nop			; (mov r8, r8)
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b096      	sub	sp, #88	; 0x58
 8000a34:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a36:	2348      	movs	r3, #72	; 0x48
 8000a38:	18fb      	adds	r3, r7, r3
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	2310      	movs	r3, #16
 8000a3e:	001a      	movs	r2, r3
 8000a40:	2100      	movs	r1, #0
 8000a42:	f003 fe01 	bl	8004648 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a46:	2340      	movs	r3, #64	; 0x40
 8000a48:	18fb      	adds	r3, r7, r3
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	2308      	movs	r3, #8
 8000a4e:	001a      	movs	r2, r3
 8000a50:	2100      	movs	r1, #0
 8000a52:	f003 fdf9 	bl	8004648 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a56:	2324      	movs	r3, #36	; 0x24
 8000a58:	18fb      	adds	r3, r7, r3
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	231c      	movs	r3, #28
 8000a5e:	001a      	movs	r2, r3
 8000a60:	2100      	movs	r1, #0
 8000a62:	f003 fdf1 	bl	8004648 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a66:	1d3b      	adds	r3, r7, #4
 8000a68:	0018      	movs	r0, r3
 8000a6a:	2320      	movs	r3, #32
 8000a6c:	001a      	movs	r2, r3
 8000a6e:	2100      	movs	r1, #0
 8000a70:	f003 fdea 	bl	8004648 <memset>

  htim1.Instance = TIM1;
 8000a74:	4b51      	ldr	r3, [pc, #324]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000a76:	4a52      	ldr	r2, [pc, #328]	; (8000bc0 <MX_TIM1_Init+0x190>)
 8000a78:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8000a7a:	4b50      	ldr	r3, [pc, #320]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a80:	4b4e      	ldr	r3, [pc, #312]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 8000a86:	4b4d      	ldr	r3, [pc, #308]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000a88:	22ff      	movs	r2, #255	; 0xff
 8000a8a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a8c:	4b4b      	ldr	r3, [pc, #300]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a92:	4b4a      	ldr	r3, [pc, #296]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a98:	4b48      	ldr	r3, [pc, #288]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a9e:	4b47      	ldr	r3, [pc, #284]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f002 fa89 	bl	8002fb8 <HAL_TIM_Base_Init>
 8000aa6:	1e03      	subs	r3, r0, #0
 8000aa8:	d001      	beq.n	8000aae <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000aaa:	f7ff fe90 	bl	80007ce <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000aae:	2148      	movs	r1, #72	; 0x48
 8000ab0:	187b      	adds	r3, r7, r1
 8000ab2:	2280      	movs	r2, #128	; 0x80
 8000ab4:	0152      	lsls	r2, r2, #5
 8000ab6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ab8:	187a      	adds	r2, r7, r1
 8000aba:	4b40      	ldr	r3, [pc, #256]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000abc:	0011      	movs	r1, r2
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f002 fd54 	bl	800356c <HAL_TIM_ConfigClockSource>
 8000ac4:	1e03      	subs	r3, r0, #0
 8000ac6:	d001      	beq.n	8000acc <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000ac8:	f7ff fe81 	bl	80007ce <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000acc:	4b3b      	ldr	r3, [pc, #236]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f002 fac0 	bl	8003054 <HAL_TIM_PWM_Init>
 8000ad4:	1e03      	subs	r3, r0, #0
 8000ad6:	d001      	beq.n	8000adc <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000ad8:	f7ff fe79 	bl	80007ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000adc:	2140      	movs	r1, #64	; 0x40
 8000ade:	187b      	adds	r3, r7, r1
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000aea:	187a      	adds	r2, r7, r1
 8000aec:	4b33      	ldr	r3, [pc, #204]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000aee:	0011      	movs	r1, r2
 8000af0:	0018      	movs	r0, r3
 8000af2:	f003 f95b 	bl	8003dac <HAL_TIMEx_MasterConfigSynchronization>
 8000af6:	1e03      	subs	r3, r0, #0
 8000af8:	d001      	beq.n	8000afe <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8000afa:	f7ff fe68 	bl	80007ce <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000afe:	2124      	movs	r1, #36	; 0x24
 8000b00:	187b      	adds	r3, r7, r1
 8000b02:	2260      	movs	r2, #96	; 0x60
 8000b04:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000b06:	187b      	adds	r3, r7, r1
 8000b08:	2200      	movs	r2, #0
 8000b0a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b12:	187b      	adds	r3, r7, r1
 8000b14:	2200      	movs	r2, #0
 8000b16:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b1e:	187b      	adds	r3, r7, r1
 8000b20:	2200      	movs	r2, #0
 8000b22:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b24:	187b      	adds	r3, r7, r1
 8000b26:	2200      	movs	r2, #0
 8000b28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b2a:	1879      	adds	r1, r7, r1
 8000b2c:	4b23      	ldr	r3, [pc, #140]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	0018      	movs	r0, r3
 8000b32:	f002 fc63 	bl	80033fc <HAL_TIM_PWM_ConfigChannel>
 8000b36:	1e03      	subs	r3, r0, #0
 8000b38:	d001      	beq.n	8000b3e <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8000b3a:	f7ff fe48 	bl	80007ce <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b3e:	2324      	movs	r3, #36	; 0x24
 8000b40:	18f9      	adds	r1, r7, r3
 8000b42:	4b1e      	ldr	r3, [pc, #120]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000b44:	2204      	movs	r2, #4
 8000b46:	0018      	movs	r0, r3
 8000b48:	f002 fc58 	bl	80033fc <HAL_TIM_PWM_ConfigChannel>
 8000b4c:	1e03      	subs	r3, r0, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 8000b50:	f7ff fe3d 	bl	80007ce <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b54:	2324      	movs	r3, #36	; 0x24
 8000b56:	18f9      	adds	r1, r7, r3
 8000b58:	4b18      	ldr	r3, [pc, #96]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000b5a:	2208      	movs	r2, #8
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f002 fc4d 	bl	80033fc <HAL_TIM_PWM_ConfigChannel>
 8000b62:	1e03      	subs	r3, r0, #0
 8000b64:	d001      	beq.n	8000b6a <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 8000b66:	f7ff fe32 	bl	80007ce <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	2200      	movs	r2, #0
 8000b74:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	2200      	movs	r2, #0
 8000b80:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b82:	1d3b      	adds	r3, r7, #4
 8000b84:	2200      	movs	r2, #0
 8000b86:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	2280      	movs	r2, #128	; 0x80
 8000b8c:	0192      	lsls	r2, r2, #6
 8000b8e:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b90:	1d3b      	adds	r3, r7, #4
 8000b92:	2200      	movs	r2, #0
 8000b94:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b96:	1d3a      	adds	r2, r7, #4
 8000b98:	4b08      	ldr	r3, [pc, #32]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000b9a:	0011      	movs	r1, r2
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f003 f963 	bl	8003e68 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ba2:	1e03      	subs	r3, r0, #0
 8000ba4:	d001      	beq.n	8000baa <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8000ba6:	f7ff fe12 	bl	80007ce <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8000baa:	4b04      	ldr	r3, [pc, #16]	; (8000bbc <MX_TIM1_Init+0x18c>)
 8000bac:	0018      	movs	r0, r3
 8000bae:	f000 f98f 	bl	8000ed0 <HAL_TIM_MspPostInit>

}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	b016      	add	sp, #88	; 0x58
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	46c0      	nop			; (mov r8, r8)
 8000bbc:	20000208 	.word	0x20000208
 8000bc0:	40012c00 	.word	0x40012c00

08000bc4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08a      	sub	sp, #40	; 0x28
 8000bc8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bca:	2320      	movs	r3, #32
 8000bcc:	18fb      	adds	r3, r7, r3
 8000bce:	0018      	movs	r0, r3
 8000bd0:	2308      	movs	r3, #8
 8000bd2:	001a      	movs	r2, r3
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	f003 fd37 	bl	8004648 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	0018      	movs	r0, r3
 8000bde:	231c      	movs	r3, #28
 8000be0:	001a      	movs	r2, r3
 8000be2:	2100      	movs	r1, #0
 8000be4:	f003 fd30 	bl	8004648 <memset>

  htim2.Instance = TIM2;
 8000be8:	4b29      	ldr	r3, [pc, #164]	; (8000c90 <MX_TIM2_Init+0xcc>)
 8000bea:	2280      	movs	r2, #128	; 0x80
 8000bec:	05d2      	lsls	r2, r2, #23
 8000bee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8000bf0:	4b27      	ldr	r3, [pc, #156]	; (8000c90 <MX_TIM2_Init+0xcc>)
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf6:	4b26      	ldr	r3, [pc, #152]	; (8000c90 <MX_TIM2_Init+0xcc>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64;
 8000bfc:	4b24      	ldr	r3, [pc, #144]	; (8000c90 <MX_TIM2_Init+0xcc>)
 8000bfe:	2240      	movs	r2, #64	; 0x40
 8000c00:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c02:	4b23      	ldr	r3, [pc, #140]	; (8000c90 <MX_TIM2_Init+0xcc>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c08:	4b21      	ldr	r3, [pc, #132]	; (8000c90 <MX_TIM2_Init+0xcc>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c0e:	4b20      	ldr	r3, [pc, #128]	; (8000c90 <MX_TIM2_Init+0xcc>)
 8000c10:	0018      	movs	r0, r3
 8000c12:	f002 fa1f 	bl	8003054 <HAL_TIM_PWM_Init>
 8000c16:	1e03      	subs	r3, r0, #0
 8000c18:	d001      	beq.n	8000c1e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000c1a:	f7ff fdd8 	bl	80007ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c1e:	2120      	movs	r1, #32
 8000c20:	187b      	adds	r3, r7, r1
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c26:	187b      	adds	r3, r7, r1
 8000c28:	2200      	movs	r2, #0
 8000c2a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c2c:	187a      	adds	r2, r7, r1
 8000c2e:	4b18      	ldr	r3, [pc, #96]	; (8000c90 <MX_TIM2_Init+0xcc>)
 8000c30:	0011      	movs	r1, r2
 8000c32:	0018      	movs	r0, r3
 8000c34:	f003 f8ba 	bl	8003dac <HAL_TIMEx_MasterConfigSynchronization>
 8000c38:	1e03      	subs	r3, r0, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000c3c:	f7ff fdc7 	bl	80007ce <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c40:	1d3b      	adds	r3, r7, #4
 8000c42:	2260      	movs	r2, #96	; 0x60
 8000c44:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	2200      	movs	r2, #0
 8000c4a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c4c:	1d3b      	adds	r3, r7, #4
 8000c4e:	2200      	movs	r2, #0
 8000c50:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c58:	1d39      	adds	r1, r7, #4
 8000c5a:	4b0d      	ldr	r3, [pc, #52]	; (8000c90 <MX_TIM2_Init+0xcc>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	0018      	movs	r0, r3
 8000c60:	f002 fbcc 	bl	80033fc <HAL_TIM_PWM_ConfigChannel>
 8000c64:	1e03      	subs	r3, r0, #0
 8000c66:	d001      	beq.n	8000c6c <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000c68:	f7ff fdb1 	bl	80007ce <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c6c:	1d39      	adds	r1, r7, #4
 8000c6e:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <MX_TIM2_Init+0xcc>)
 8000c70:	2204      	movs	r2, #4
 8000c72:	0018      	movs	r0, r3
 8000c74:	f002 fbc2 	bl	80033fc <HAL_TIM_PWM_ConfigChannel>
 8000c78:	1e03      	subs	r3, r0, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8000c7c:	f7ff fda7 	bl	80007ce <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8000c80:	4b03      	ldr	r3, [pc, #12]	; (8000c90 <MX_TIM2_Init+0xcc>)
 8000c82:	0018      	movs	r0, r3
 8000c84:	f000 f924 	bl	8000ed0 <HAL_TIM_MspPostInit>

}
 8000c88:	46c0      	nop			; (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b00a      	add	sp, #40	; 0x28
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000248 	.word	0x20000248

08000c94 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b08a      	sub	sp, #40	; 0x28
 8000c98:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c9a:	2320      	movs	r3, #32
 8000c9c:	18fb      	adds	r3, r7, r3
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	2308      	movs	r3, #8
 8000ca2:	001a      	movs	r2, r3
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	f003 fccf 	bl	8004648 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	0018      	movs	r0, r3
 8000cae:	231c      	movs	r3, #28
 8000cb0:	001a      	movs	r2, r3
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	f003 fcc8 	bl	8004648 <memset>

  htim3.Instance = TIM3;
 8000cb8:	4b33      	ldr	r3, [pc, #204]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000cba:	4a34      	ldr	r2, [pc, #208]	; (8000d8c <MX_TIM3_Init+0xf8>)
 8000cbc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8000cbe:	4b32      	ldr	r3, [pc, #200]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cc4:	4b30      	ldr	r3, [pc, #192]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8000cca:	4b2f      	ldr	r3, [pc, #188]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000ccc:	22ff      	movs	r2, #255	; 0xff
 8000cce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cd0:	4b2d      	ldr	r3, [pc, #180]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cd6:	4b2c      	ldr	r3, [pc, #176]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000cdc:	4b2a      	ldr	r3, [pc, #168]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f002 f9b8 	bl	8003054 <HAL_TIM_PWM_Init>
 8000ce4:	1e03      	subs	r3, r0, #0
 8000ce6:	d001      	beq.n	8000cec <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000ce8:	f7ff fd71 	bl	80007ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cec:	2120      	movs	r1, #32
 8000cee:	187b      	adds	r3, r7, r1
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cf4:	187b      	adds	r3, r7, r1
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000cfa:	187a      	adds	r2, r7, r1
 8000cfc:	4b22      	ldr	r3, [pc, #136]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000cfe:	0011      	movs	r1, r2
 8000d00:	0018      	movs	r0, r3
 8000d02:	f003 f853 	bl	8003dac <HAL_TIMEx_MasterConfigSynchronization>
 8000d06:	1e03      	subs	r3, r0, #0
 8000d08:	d001      	beq.n	8000d0e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8000d0a:	f7ff fd60 	bl	80007ce <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d0e:	1d3b      	adds	r3, r7, #4
 8000d10:	2260      	movs	r2, #96	; 0x60
 8000d12:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	2200      	movs	r2, #0
 8000d18:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d1a:	1d3b      	adds	r3, r7, #4
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d20:	1d3b      	adds	r3, r7, #4
 8000d22:	2200      	movs	r2, #0
 8000d24:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d26:	1d39      	adds	r1, r7, #4
 8000d28:	4b17      	ldr	r3, [pc, #92]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f002 fb65 	bl	80033fc <HAL_TIM_PWM_ConfigChannel>
 8000d32:	1e03      	subs	r3, r0, #0
 8000d34:	d001      	beq.n	8000d3a <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8000d36:	f7ff fd4a 	bl	80007ce <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d3a:	1d39      	adds	r1, r7, #4
 8000d3c:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000d3e:	2204      	movs	r2, #4
 8000d40:	0018      	movs	r0, r3
 8000d42:	f002 fb5b 	bl	80033fc <HAL_TIM_PWM_ConfigChannel>
 8000d46:	1e03      	subs	r3, r0, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8000d4a:	f7ff fd40 	bl	80007ce <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d4e:	1d39      	adds	r1, r7, #4
 8000d50:	4b0d      	ldr	r3, [pc, #52]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000d52:	2208      	movs	r2, #8
 8000d54:	0018      	movs	r0, r3
 8000d56:	f002 fb51 	bl	80033fc <HAL_TIM_PWM_ConfigChannel>
 8000d5a:	1e03      	subs	r3, r0, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 8000d5e:	f7ff fd36 	bl	80007ce <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d62:	1d39      	adds	r1, r7, #4
 8000d64:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000d66:	220c      	movs	r2, #12
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f002 fb47 	bl	80033fc <HAL_TIM_PWM_ConfigChannel>
 8000d6e:	1e03      	subs	r3, r0, #0
 8000d70:	d001      	beq.n	8000d76 <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 8000d72:	f7ff fd2c 	bl	80007ce <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8000d76:	4b04      	ldr	r3, [pc, #16]	; (8000d88 <MX_TIM3_Init+0xf4>)
 8000d78:	0018      	movs	r0, r3
 8000d7a:	f000 f8a9 	bl	8000ed0 <HAL_TIM_MspPostInit>

}
 8000d7e:	46c0      	nop			; (mov r8, r8)
 8000d80:	46bd      	mov	sp, r7
 8000d82:	b00a      	add	sp, #40	; 0x28
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	46c0      	nop			; (mov r8, r8)
 8000d88:	200001c8 	.word	0x200001c8
 8000d8c:	40000400 	.word	0x40000400

08000d90 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8000d94:	4b14      	ldr	r3, [pc, #80]	; (8000de8 <MX_TIM16_Init+0x58>)
 8000d96:	4a15      	ldr	r2, [pc, #84]	; (8000dec <MX_TIM16_Init+0x5c>)
 8000d98:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 64;
 8000d9a:	4b13      	ldr	r3, [pc, #76]	; (8000de8 <MX_TIM16_Init+0x58>)
 8000d9c:	2240      	movs	r2, #64	; 0x40
 8000d9e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000da0:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <MX_TIM16_Init+0x58>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8000da6:	4b10      	ldr	r3, [pc, #64]	; (8000de8 <MX_TIM16_Init+0x58>)
 8000da8:	4a11      	ldr	r2, [pc, #68]	; (8000df0 <MX_TIM16_Init+0x60>)
 8000daa:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dac:	4b0e      	ldr	r3, [pc, #56]	; (8000de8 <MX_TIM16_Init+0x58>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000db2:	4b0d      	ldr	r3, [pc, #52]	; (8000de8 <MX_TIM16_Init+0x58>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000db8:	4b0b      	ldr	r3, [pc, #44]	; (8000de8 <MX_TIM16_Init+0x58>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000dbe:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <MX_TIM16_Init+0x58>)
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	f002 f8f9 	bl	8002fb8 <HAL_TIM_Base_Init>
 8000dc6:	1e03      	subs	r3, r0, #0
 8000dc8:	d001      	beq.n	8000dce <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8000dca:	f7ff fd00 	bl	80007ce <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8000dce:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <MX_TIM16_Init+0x58>)
 8000dd0:	2108      	movs	r1, #8
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	f002 f9b6 	bl	8003144 <HAL_TIM_OnePulse_Init>
 8000dd8:	1e03      	subs	r3, r0, #0
 8000dda:	d001      	beq.n	8000de0 <MX_TIM16_Init+0x50>
  {
    Error_Handler();
 8000ddc:	f7ff fcf7 	bl	80007ce <Error_Handler>
  }

}
 8000de0:	46c0      	nop			; (mov r8, r8)
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	46c0      	nop			; (mov r8, r8)
 8000de8:	20000288 	.word	0x20000288
 8000dec:	40014400 	.word	0x40014400
 8000df0:	0000ffff 	.word	0x0000ffff

08000df4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a18      	ldr	r2, [pc, #96]	; (8000e64 <HAL_TIM_Base_MspInit+0x70>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d10e      	bne.n	8000e24 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e06:	4b18      	ldr	r3, [pc, #96]	; (8000e68 <HAL_TIM_Base_MspInit+0x74>)
 8000e08:	699a      	ldr	r2, [r3, #24]
 8000e0a:	4b17      	ldr	r3, [pc, #92]	; (8000e68 <HAL_TIM_Base_MspInit+0x74>)
 8000e0c:	2180      	movs	r1, #128	; 0x80
 8000e0e:	0109      	lsls	r1, r1, #4
 8000e10:	430a      	orrs	r2, r1
 8000e12:	619a      	str	r2, [r3, #24]
 8000e14:	4b14      	ldr	r3, [pc, #80]	; (8000e68 <HAL_TIM_Base_MspInit+0x74>)
 8000e16:	699a      	ldr	r2, [r3, #24]
 8000e18:	2380      	movs	r3, #128	; 0x80
 8000e1a:	011b      	lsls	r3, r3, #4
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8000e22:	e01a      	b.n	8000e5a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM16)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a10      	ldr	r2, [pc, #64]	; (8000e6c <HAL_TIM_Base_MspInit+0x78>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d115      	bne.n	8000e5a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000e2e:	4b0e      	ldr	r3, [pc, #56]	; (8000e68 <HAL_TIM_Base_MspInit+0x74>)
 8000e30:	699a      	ldr	r2, [r3, #24]
 8000e32:	4b0d      	ldr	r3, [pc, #52]	; (8000e68 <HAL_TIM_Base_MspInit+0x74>)
 8000e34:	2180      	movs	r1, #128	; 0x80
 8000e36:	0289      	lsls	r1, r1, #10
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	619a      	str	r2, [r3, #24]
 8000e3c:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <HAL_TIM_Base_MspInit+0x74>)
 8000e3e:	699a      	ldr	r2, [r3, #24]
 8000e40:	2380      	movs	r3, #128	; 0x80
 8000e42:	029b      	lsls	r3, r3, #10
 8000e44:	4013      	ands	r3, r2
 8000e46:	60bb      	str	r3, [r7, #8]
 8000e48:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	2015      	movs	r0, #21
 8000e50:	f001 f82e 	bl	8001eb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000e54:	2015      	movs	r0, #21
 8000e56:	f001 f840 	bl	8001eda <HAL_NVIC_EnableIRQ>
}
 8000e5a:	46c0      	nop			; (mov r8, r8)
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	b004      	add	sp, #16
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	40012c00 	.word	0x40012c00
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	40014400 	.word	0x40014400

08000e70 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	2380      	movs	r3, #128	; 0x80
 8000e7e:	05db      	lsls	r3, r3, #23
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d10c      	bne.n	8000e9e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e84:	4b10      	ldr	r3, [pc, #64]	; (8000ec8 <HAL_TIM_PWM_MspInit+0x58>)
 8000e86:	69da      	ldr	r2, [r3, #28]
 8000e88:	4b0f      	ldr	r3, [pc, #60]	; (8000ec8 <HAL_TIM_PWM_MspInit+0x58>)
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	61da      	str	r2, [r3, #28]
 8000e90:	4b0d      	ldr	r3, [pc, #52]	; (8000ec8 <HAL_TIM_PWM_MspInit+0x58>)
 8000e92:	69db      	ldr	r3, [r3, #28]
 8000e94:	2201      	movs	r2, #1
 8000e96:	4013      	ands	r3, r2
 8000e98:	60fb      	str	r3, [r7, #12]
 8000e9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000e9c:	e010      	b.n	8000ec0 <HAL_TIM_PWM_MspInit+0x50>
  else if(tim_pwmHandle->Instance==TIM3)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a0a      	ldr	r2, [pc, #40]	; (8000ecc <HAL_TIM_PWM_MspInit+0x5c>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d10b      	bne.n	8000ec0 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ea8:	4b07      	ldr	r3, [pc, #28]	; (8000ec8 <HAL_TIM_PWM_MspInit+0x58>)
 8000eaa:	69da      	ldr	r2, [r3, #28]
 8000eac:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <HAL_TIM_PWM_MspInit+0x58>)
 8000eae:	2102      	movs	r1, #2
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	61da      	str	r2, [r3, #28]
 8000eb4:	4b04      	ldr	r3, [pc, #16]	; (8000ec8 <HAL_TIM_PWM_MspInit+0x58>)
 8000eb6:	69db      	ldr	r3, [r3, #28]
 8000eb8:	2202      	movs	r2, #2
 8000eba:	4013      	ands	r3, r2
 8000ebc:	60bb      	str	r3, [r7, #8]
 8000ebe:	68bb      	ldr	r3, [r7, #8]
}
 8000ec0:	46c0      	nop			; (mov r8, r8)
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	b004      	add	sp, #16
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	40000400 	.word	0x40000400

08000ed0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000ed0:	b590      	push	{r4, r7, lr}
 8000ed2:	b08d      	sub	sp, #52	; 0x34
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed8:	231c      	movs	r3, #28
 8000eda:	18fb      	adds	r3, r7, r3
 8000edc:	0018      	movs	r0, r3
 8000ede:	2314      	movs	r3, #20
 8000ee0:	001a      	movs	r2, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	f003 fbb0 	bl	8004648 <memset>
  if(timHandle->Instance==TIM1)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a54      	ldr	r2, [pc, #336]	; (8001040 <HAL_TIM_MspPostInit+0x170>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d126      	bne.n	8000f40 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef2:	4b54      	ldr	r3, [pc, #336]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000ef4:	695a      	ldr	r2, [r3, #20]
 8000ef6:	4b53      	ldr	r3, [pc, #332]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000ef8:	2180      	movs	r1, #128	; 0x80
 8000efa:	0289      	lsls	r1, r1, #10
 8000efc:	430a      	orrs	r2, r1
 8000efe:	615a      	str	r2, [r3, #20]
 8000f00:	4b50      	ldr	r3, [pc, #320]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000f02:	695a      	ldr	r2, [r3, #20]
 8000f04:	2380      	movs	r3, #128	; 0x80
 8000f06:	029b      	lsls	r3, r3, #10
 8000f08:	4013      	ands	r3, r2
 8000f0a:	61bb      	str	r3, [r7, #24]
 8000f0c:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000f0e:	211c      	movs	r1, #28
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	22e0      	movs	r2, #224	; 0xe0
 8000f14:	00d2      	lsls	r2, r2, #3
 8000f16:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f18:	187b      	adds	r3, r7, r1
 8000f1a:	2202      	movs	r2, #2
 8000f1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	187b      	adds	r3, r7, r1
 8000f20:	2200      	movs	r2, #0
 8000f22:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	2200      	movs	r2, #0
 8000f28:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000f2a:	187b      	adds	r3, r7, r1
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f30:	187a      	adds	r2, r7, r1
 8000f32:	2390      	movs	r3, #144	; 0x90
 8000f34:	05db      	lsls	r3, r3, #23
 8000f36:	0011      	movs	r1, r2
 8000f38:	0018      	movs	r0, r3
 8000f3a:	f001 f983 	bl	8002244 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000f3e:	e07a      	b.n	8001036 <HAL_TIM_MspPostInit+0x166>
  else if(timHandle->Instance==TIM2)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	2380      	movs	r3, #128	; 0x80
 8000f46:	05db      	lsls	r3, r3, #23
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d14b      	bne.n	8000fe4 <HAL_TIM_MspPostInit+0x114>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4c:	4b3d      	ldr	r3, [pc, #244]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000f4e:	695a      	ldr	r2, [r3, #20]
 8000f50:	4b3c      	ldr	r3, [pc, #240]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000f52:	2180      	movs	r1, #128	; 0x80
 8000f54:	0289      	lsls	r1, r1, #10
 8000f56:	430a      	orrs	r2, r1
 8000f58:	615a      	str	r2, [r3, #20]
 8000f5a:	4b3a      	ldr	r3, [pc, #232]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000f5c:	695a      	ldr	r2, [r3, #20]
 8000f5e:	2380      	movs	r3, #128	; 0x80
 8000f60:	029b      	lsls	r3, r3, #10
 8000f62:	4013      	ands	r3, r2
 8000f64:	617b      	str	r3, [r7, #20]
 8000f66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f68:	4b36      	ldr	r3, [pc, #216]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000f6a:	695a      	ldr	r2, [r3, #20]
 8000f6c:	4b35      	ldr	r3, [pc, #212]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000f6e:	2180      	movs	r1, #128	; 0x80
 8000f70:	02c9      	lsls	r1, r1, #11
 8000f72:	430a      	orrs	r2, r1
 8000f74:	615a      	str	r2, [r3, #20]
 8000f76:	4b33      	ldr	r3, [pc, #204]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000f78:	695a      	ldr	r2, [r3, #20]
 8000f7a:	2380      	movs	r3, #128	; 0x80
 8000f7c:	02db      	lsls	r3, r3, #11
 8000f7e:	4013      	ands	r3, r2
 8000f80:	613b      	str	r3, [r7, #16]
 8000f82:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000f84:	211c      	movs	r1, #28
 8000f86:	187b      	adds	r3, r7, r1
 8000f88:	2280      	movs	r2, #128	; 0x80
 8000f8a:	0212      	lsls	r2, r2, #8
 8000f8c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8e:	000c      	movs	r4, r1
 8000f90:	193b      	adds	r3, r7, r4
 8000f92:	2202      	movs	r2, #2
 8000f94:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	193b      	adds	r3, r7, r4
 8000f98:	2200      	movs	r2, #0
 8000f9a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	193b      	adds	r3, r7, r4
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000fa2:	193b      	adds	r3, r7, r4
 8000fa4:	2202      	movs	r2, #2
 8000fa6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa8:	193a      	adds	r2, r7, r4
 8000faa:	2390      	movs	r3, #144	; 0x90
 8000fac:	05db      	lsls	r3, r3, #23
 8000fae:	0011      	movs	r1, r2
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	f001 f947 	bl	8002244 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000fb6:	0021      	movs	r1, r4
 8000fb8:	187b      	adds	r3, r7, r1
 8000fba:	2208      	movs	r2, #8
 8000fbc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fbe:	187b      	adds	r3, r7, r1
 8000fc0:	2202      	movs	r2, #2
 8000fc2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	187b      	adds	r3, r7, r1
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fca:	187b      	adds	r3, r7, r1
 8000fcc:	2200      	movs	r2, #0
 8000fce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000fd0:	187b      	adds	r3, r7, r1
 8000fd2:	2202      	movs	r2, #2
 8000fd4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd6:	187b      	adds	r3, r7, r1
 8000fd8:	4a1b      	ldr	r2, [pc, #108]	; (8001048 <HAL_TIM_MspPostInit+0x178>)
 8000fda:	0019      	movs	r1, r3
 8000fdc:	0010      	movs	r0, r2
 8000fde:	f001 f931 	bl	8002244 <HAL_GPIO_Init>
}
 8000fe2:	e028      	b.n	8001036 <HAL_TIM_MspPostInit+0x166>
  else if(timHandle->Instance==TIM3)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a18      	ldr	r2, [pc, #96]	; (800104c <HAL_TIM_MspPostInit+0x17c>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d123      	bne.n	8001036 <HAL_TIM_MspPostInit+0x166>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fee:	4b15      	ldr	r3, [pc, #84]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000ff0:	695a      	ldr	r2, [r3, #20]
 8000ff2:	4b14      	ldr	r3, [pc, #80]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000ff4:	2180      	movs	r1, #128	; 0x80
 8000ff6:	02c9      	lsls	r1, r1, #11
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	615a      	str	r2, [r3, #20]
 8000ffc:	4b11      	ldr	r3, [pc, #68]	; (8001044 <HAL_TIM_MspPostInit+0x174>)
 8000ffe:	695a      	ldr	r2, [r3, #20]
 8001000:	2380      	movs	r3, #128	; 0x80
 8001002:	02db      	lsls	r3, r3, #11
 8001004:	4013      	ands	r3, r2
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800100a:	211c      	movs	r1, #28
 800100c:	187b      	adds	r3, r7, r1
 800100e:	2233      	movs	r2, #51	; 0x33
 8001010:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001012:	187b      	adds	r3, r7, r1
 8001014:	2202      	movs	r2, #2
 8001016:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	187b      	adds	r3, r7, r1
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101e:	187b      	adds	r3, r7, r1
 8001020:	2200      	movs	r2, #0
 8001022:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001024:	187b      	adds	r3, r7, r1
 8001026:	2201      	movs	r2, #1
 8001028:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102a:	187b      	adds	r3, r7, r1
 800102c:	4a06      	ldr	r2, [pc, #24]	; (8001048 <HAL_TIM_MspPostInit+0x178>)
 800102e:	0019      	movs	r1, r3
 8001030:	0010      	movs	r0, r2
 8001032:	f001 f907 	bl	8002244 <HAL_GPIO_Init>
}
 8001036:	46c0      	nop			; (mov r8, r8)
 8001038:	46bd      	mov	sp, r7
 800103a:	b00d      	add	sp, #52	; 0x34
 800103c:	bd90      	pop	{r4, r7, pc}
 800103e:	46c0      	nop			; (mov r8, r8)
 8001040:	40012c00 	.word	0x40012c00
 8001044:	40021000 	.word	0x40021000
 8001048:	48000400 	.word	0x48000400
 800104c:	40000400 	.word	0x40000400

08001050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	0002      	movs	r2, r0
 8001058:	1dfb      	adds	r3, r7, #7
 800105a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800105c:	1dfb      	adds	r3, r7, #7
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b7f      	cmp	r3, #127	; 0x7f
 8001062:	d809      	bhi.n	8001078 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001064:	1dfb      	adds	r3, r7, #7
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	001a      	movs	r2, r3
 800106a:	231f      	movs	r3, #31
 800106c:	401a      	ands	r2, r3
 800106e:	4b04      	ldr	r3, [pc, #16]	; (8001080 <__NVIC_EnableIRQ+0x30>)
 8001070:	2101      	movs	r1, #1
 8001072:	4091      	lsls	r1, r2
 8001074:	000a      	movs	r2, r1
 8001076:	601a      	str	r2, [r3, #0]
  }
}
 8001078:	46c0      	nop			; (mov r8, r8)
 800107a:	46bd      	mov	sp, r7
 800107c:	b002      	add	sp, #8
 800107e:	bd80      	pop	{r7, pc}
 8001080:	e000e100 	.word	0xe000e100

08001084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001084:	b590      	push	{r4, r7, lr}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	0002      	movs	r2, r0
 800108c:	6039      	str	r1, [r7, #0]
 800108e:	1dfb      	adds	r3, r7, #7
 8001090:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001092:	1dfb      	adds	r3, r7, #7
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b7f      	cmp	r3, #127	; 0x7f
 8001098:	d828      	bhi.n	80010ec <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800109a:	4a2f      	ldr	r2, [pc, #188]	; (8001158 <__NVIC_SetPriority+0xd4>)
 800109c:	1dfb      	adds	r3, r7, #7
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	b25b      	sxtb	r3, r3
 80010a2:	089b      	lsrs	r3, r3, #2
 80010a4:	33c0      	adds	r3, #192	; 0xc0
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	589b      	ldr	r3, [r3, r2]
 80010aa:	1dfa      	adds	r2, r7, #7
 80010ac:	7812      	ldrb	r2, [r2, #0]
 80010ae:	0011      	movs	r1, r2
 80010b0:	2203      	movs	r2, #3
 80010b2:	400a      	ands	r2, r1
 80010b4:	00d2      	lsls	r2, r2, #3
 80010b6:	21ff      	movs	r1, #255	; 0xff
 80010b8:	4091      	lsls	r1, r2
 80010ba:	000a      	movs	r2, r1
 80010bc:	43d2      	mvns	r2, r2
 80010be:	401a      	ands	r2, r3
 80010c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	019b      	lsls	r3, r3, #6
 80010c6:	22ff      	movs	r2, #255	; 0xff
 80010c8:	401a      	ands	r2, r3
 80010ca:	1dfb      	adds	r3, r7, #7
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	0018      	movs	r0, r3
 80010d0:	2303      	movs	r3, #3
 80010d2:	4003      	ands	r3, r0
 80010d4:	00db      	lsls	r3, r3, #3
 80010d6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010d8:	481f      	ldr	r0, [pc, #124]	; (8001158 <__NVIC_SetPriority+0xd4>)
 80010da:	1dfb      	adds	r3, r7, #7
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	b25b      	sxtb	r3, r3
 80010e0:	089b      	lsrs	r3, r3, #2
 80010e2:	430a      	orrs	r2, r1
 80010e4:	33c0      	adds	r3, #192	; 0xc0
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80010ea:	e031      	b.n	8001150 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010ec:	4a1b      	ldr	r2, [pc, #108]	; (800115c <__NVIC_SetPriority+0xd8>)
 80010ee:	1dfb      	adds	r3, r7, #7
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	0019      	movs	r1, r3
 80010f4:	230f      	movs	r3, #15
 80010f6:	400b      	ands	r3, r1
 80010f8:	3b08      	subs	r3, #8
 80010fa:	089b      	lsrs	r3, r3, #2
 80010fc:	3306      	adds	r3, #6
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	18d3      	adds	r3, r2, r3
 8001102:	3304      	adds	r3, #4
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	1dfa      	adds	r2, r7, #7
 8001108:	7812      	ldrb	r2, [r2, #0]
 800110a:	0011      	movs	r1, r2
 800110c:	2203      	movs	r2, #3
 800110e:	400a      	ands	r2, r1
 8001110:	00d2      	lsls	r2, r2, #3
 8001112:	21ff      	movs	r1, #255	; 0xff
 8001114:	4091      	lsls	r1, r2
 8001116:	000a      	movs	r2, r1
 8001118:	43d2      	mvns	r2, r2
 800111a:	401a      	ands	r2, r3
 800111c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	019b      	lsls	r3, r3, #6
 8001122:	22ff      	movs	r2, #255	; 0xff
 8001124:	401a      	ands	r2, r3
 8001126:	1dfb      	adds	r3, r7, #7
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	0018      	movs	r0, r3
 800112c:	2303      	movs	r3, #3
 800112e:	4003      	ands	r3, r0
 8001130:	00db      	lsls	r3, r3, #3
 8001132:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001134:	4809      	ldr	r0, [pc, #36]	; (800115c <__NVIC_SetPriority+0xd8>)
 8001136:	1dfb      	adds	r3, r7, #7
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	001c      	movs	r4, r3
 800113c:	230f      	movs	r3, #15
 800113e:	4023      	ands	r3, r4
 8001140:	3b08      	subs	r3, #8
 8001142:	089b      	lsrs	r3, r3, #2
 8001144:	430a      	orrs	r2, r1
 8001146:	3306      	adds	r3, #6
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	18c3      	adds	r3, r0, r3
 800114c:	3304      	adds	r3, #4
 800114e:	601a      	str	r2, [r3, #0]
}
 8001150:	46c0      	nop			; (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	b003      	add	sp, #12
 8001156:	bd90      	pop	{r4, r7, pc}
 8001158:	e000e100 	.word	0xe000e100
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2201      	movs	r2, #1
 800116e:	431a      	orrs	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	601a      	str	r2, [r3, #0]
}
 8001174:	46c0      	nop			; (mov r8, r8)
 8001176:	46bd      	mov	sp, r7
 8001178:	b002      	add	sp, #8
 800117a:	bd80      	pop	{r7, pc}

0800117c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN feature is supported), CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard feature is supported), IREN (if Irda feature is supported) and HDSEL bits in the USART_CR3 register.
  */
#if defined(USART_LIN_SUPPORT)
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	4a07      	ldr	r2, [pc, #28]	; (80011a8 <LL_USART_ConfigAsyncMode+0x2c>)
 800118a:	401a      	ands	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
#endif /* USART_LIN_SUPPORT */
#if defined(USART_SMARTCARD_SUPPORT)
#if defined(USART_IRDA_SUPPORT)
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	222a      	movs	r2, #42	; 0x2a
 8001196:	4393      	bics	r3, r2
 8001198:	001a      	movs	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
#else
  CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
#endif /* USART_IRDA_SUPPORT */
#endif /* USART_SMARTCARD_SUPPORT */
}
 800119e:	46c0      	nop			; (mov r8, r8)
 80011a0:	46bd      	mov	sp, r7
 80011a2:	b002      	add	sp, #8
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	46c0      	nop			; (mov r8, r8)
 80011a8:	ffffb7ff 	.word	0xffffb7ff

080011ac <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	4a03      	ldr	r2, [pc, #12]	; (80011c8 <LL_USART_DisableIT_CTS+0x1c>)
 80011ba:	401a      	ands	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	609a      	str	r2, [r3, #8]
}
 80011c0:	46c0      	nop			; (mov r8, r8)
 80011c2:	46bd      	mov	sp, r7
 80011c4:	b002      	add	sp, #8
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	fffffbff 	.word	0xfffffbff

080011cc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <LL_AHB1_GRP1_EnableClock+0x28>)
 80011d6:	6959      	ldr	r1, [r3, #20]
 80011d8:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <LL_AHB1_GRP1_EnableClock+0x28>)
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	430a      	orrs	r2, r1
 80011de:	615a      	str	r2, [r3, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80011e0:	4b04      	ldr	r3, [pc, #16]	; (80011f4 <LL_AHB1_GRP1_EnableClock+0x28>)
 80011e2:	695b      	ldr	r3, [r3, #20]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	4013      	ands	r3, r2
 80011e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011ea:	68fb      	ldr	r3, [r7, #12]
}
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b004      	add	sp, #16
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40021000 	.word	0x40021000

080011f8 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001200:	4b07      	ldr	r3, [pc, #28]	; (8001220 <LL_APB1_GRP2_EnableClock+0x28>)
 8001202:	6999      	ldr	r1, [r3, #24]
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <LL_APB1_GRP2_EnableClock+0x28>)
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	430a      	orrs	r2, r1
 800120a:	619a      	str	r2, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800120c:	4b04      	ldr	r3, [pc, #16]	; (8001220 <LL_APB1_GRP2_EnableClock+0x28>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	4013      	ands	r3, r2
 8001214:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001216:	68fb      	ldr	r3, [r7, #12]
}
 8001218:	46c0      	nop			; (mov r8, r8)
 800121a:	46bd      	mov	sp, r7
 800121c:	b004      	add	sp, #16
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40021000 	.word	0x40021000

08001224 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001224:	b590      	push	{r4, r7, lr}
 8001226:	b08f      	sub	sp, #60	; 0x3c
 8001228:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800122a:	241c      	movs	r4, #28
 800122c:	193b      	adds	r3, r7, r4
 800122e:	0018      	movs	r0, r3
 8001230:	231c      	movs	r3, #28
 8001232:	001a      	movs	r2, r3
 8001234:	2100      	movs	r1, #0
 8001236:	f003 fa07 	bl	8004648 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	0018      	movs	r0, r3
 800123e:	2318      	movs	r3, #24
 8001240:	001a      	movs	r2, r3
 8001242:	2100      	movs	r1, #0
 8001244:	f003 fa00 	bl	8004648 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_USART1);
 8001248:	2380      	movs	r3, #128	; 0x80
 800124a:	01db      	lsls	r3, r3, #7
 800124c:	0018      	movs	r0, r3
 800124e:	f7ff ffd3 	bl	80011f8 <LL_APB1_GRP2_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001252:	2380      	movs	r3, #128	; 0x80
 8001254:	02db      	lsls	r3, r3, #11
 8001256:	0018      	movs	r0, r3
 8001258:	f7ff ffb8 	bl	80011cc <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration  
  PB6   ------> USART1_TX
  PB7   ------> USART1_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800125c:	1d3b      	adds	r3, r7, #4
 800125e:	2240      	movs	r2, #64	; 0x40
 8001260:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	2202      	movs	r2, #2
 8001266:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	2203      	movs	r2, #3
 800126c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800126e:	1d3b      	adds	r3, r7, #4
 8001270:	2200      	movs	r2, #0
 8001272:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	2200      	movs	r2, #0
 8001278:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	2200      	movs	r2, #0
 800127e:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001280:	1d3b      	adds	r3, r7, #4
 8001282:	4a28      	ldr	r2, [pc, #160]	; (8001324 <MX_USART1_UART_Init+0x100>)
 8001284:	0019      	movs	r1, r3
 8001286:	0010      	movs	r0, r2
 8001288:	f002 ff1a 	bl	80040c0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 800128c:	1d3b      	adds	r3, r7, #4
 800128e:	2280      	movs	r2, #128	; 0x80
 8001290:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001292:	1d3b      	adds	r3, r7, #4
 8001294:	2202      	movs	r2, #2
 8001296:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	2203      	movs	r2, #3
 800129c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	2200      	movs	r2, #0
 80012a2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	2200      	movs	r2, #0
 80012a8:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 80012aa:	1d3b      	adds	r3, r7, #4
 80012ac:	2200      	movs	r2, #0
 80012ae:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b0:	1d3b      	adds	r3, r7, #4
 80012b2:	4a1c      	ldr	r2, [pc, #112]	; (8001324 <MX_USART1_UART_Init+0x100>)
 80012b4:	0019      	movs	r1, r3
 80012b6:	0010      	movs	r0, r2
 80012b8:	f002 ff02 	bl	80040c0 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, 0);
 80012bc:	2100      	movs	r1, #0
 80012be:	201b      	movs	r0, #27
 80012c0:	f7ff fee0 	bl	8001084 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 80012c4:	201b      	movs	r0, #27
 80012c6:	f7ff fec3 	bl	8001050 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 31250;
 80012ca:	0021      	movs	r1, r4
 80012cc:	187b      	adds	r3, r7, r1
 80012ce:	4a16      	ldr	r2, [pc, #88]	; (8001328 <MX_USART1_UART_Init+0x104>)
 80012d0:	601a      	str	r2, [r3, #0]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80012d2:	187b      	adds	r3, r7, r1
 80012d4:	2200      	movs	r2, #0
 80012d6:	605a      	str	r2, [r3, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80012d8:	187b      	adds	r3, r7, r1
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80012de:	187b      	adds	r3, r7, r1
 80012e0:	2200      	movs	r2, #0
 80012e2:	60da      	str	r2, [r3, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80012e4:	187b      	adds	r3, r7, r1
 80012e6:	220c      	movs	r2, #12
 80012e8:	611a      	str	r2, [r3, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80012ea:	187b      	adds	r3, r7, r1
 80012ec:	2200      	movs	r2, #0
 80012ee:	615a      	str	r2, [r3, #20]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80012f0:	187b      	adds	r3, r7, r1
 80012f2:	2200      	movs	r2, #0
 80012f4:	619a      	str	r2, [r3, #24]
  LL_USART_Init(USART1, &USART_InitStruct);
 80012f6:	187b      	adds	r3, r7, r1
 80012f8:	4a0c      	ldr	r2, [pc, #48]	; (800132c <MX_USART1_UART_Init+0x108>)
 80012fa:	0019      	movs	r1, r3
 80012fc:	0010      	movs	r0, r2
 80012fe:	f003 f917 	bl	8004530 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART1);
 8001302:	4b0a      	ldr	r3, [pc, #40]	; (800132c <MX_USART1_UART_Init+0x108>)
 8001304:	0018      	movs	r0, r3
 8001306:	f7ff ff51 	bl	80011ac <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART1);
 800130a:	4b08      	ldr	r3, [pc, #32]	; (800132c <MX_USART1_UART_Init+0x108>)
 800130c:	0018      	movs	r0, r3
 800130e:	f7ff ff35 	bl	800117c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8001312:	4b06      	ldr	r3, [pc, #24]	; (800132c <MX_USART1_UART_Init+0x108>)
 8001314:	0018      	movs	r0, r3
 8001316:	f7ff ff23 	bl	8001160 <LL_USART_Enable>

}
 800131a:	46c0      	nop			; (mov r8, r8)
 800131c:	46bd      	mov	sp, r7
 800131e:	b00f      	add	sp, #60	; 0x3c
 8001320:	bd90      	pop	{r4, r7, pc}
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	48000400 	.word	0x48000400
 8001328:	00007a12 	.word	0x00007a12
 800132c:	40013800 	.word	0x40013800

08001330 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001330:	480d      	ldr	r0, [pc, #52]	; (8001368 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001332:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001334:	480d      	ldr	r0, [pc, #52]	; (800136c <LoopForever+0x6>)
  ldr r1, =_edata
 8001336:	490e      	ldr	r1, [pc, #56]	; (8001370 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001338:	4a0e      	ldr	r2, [pc, #56]	; (8001374 <LoopForever+0xe>)
  movs r3, #0
 800133a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800133c:	e002      	b.n	8001344 <LoopCopyDataInit>

0800133e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800133e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001340:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001342:	3304      	adds	r3, #4

08001344 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001344:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001346:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001348:	d3f9      	bcc.n	800133e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800134a:	4a0b      	ldr	r2, [pc, #44]	; (8001378 <LoopForever+0x12>)
  ldr r4, =_ebss
 800134c:	4c0b      	ldr	r4, [pc, #44]	; (800137c <LoopForever+0x16>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001350:	e001      	b.n	8001356 <LoopFillZerobss>

08001352 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001352:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001354:	3204      	adds	r2, #4

08001356 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001356:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001358:	d3fb      	bcc.n	8001352 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800135a:	f7ff fb64 	bl	8000a26 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800135e:	f003 f94f 	bl	8004600 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001362:	f7ff f91f 	bl	80005a4 <main>

08001366 <LoopForever>:

LoopForever:
    b LoopForever
 8001366:	e7fe      	b.n	8001366 <LoopForever>
  ldr   r0, =_estack
 8001368:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800136c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001370:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001374:	08004714 	.word	0x08004714
  ldr r2, =_sbss
 8001378:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800137c:	200002cc 	.word	0x200002cc

08001380 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001380:	e7fe      	b.n	8001380 <ADC1_COMP_IRQHandler>
	...

08001384 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001388:	4b07      	ldr	r3, [pc, #28]	; (80013a8 <HAL_Init+0x24>)
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <HAL_Init+0x24>)
 800138e:	2110      	movs	r1, #16
 8001390:	430a      	orrs	r2, r1
 8001392:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001394:	2000      	movs	r0, #0
 8001396:	f000 f809 	bl	80013ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800139a:	f7ff fa1d 	bl	80007d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800139e:	2300      	movs	r3, #0
}
 80013a0:	0018      	movs	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	46c0      	nop			; (mov r8, r8)
 80013a8:	40022000 	.word	0x40022000

080013ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013ac:	b590      	push	{r4, r7, lr}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013b4:	4b14      	ldr	r3, [pc, #80]	; (8001408 <HAL_InitTick+0x5c>)
 80013b6:	681c      	ldr	r4, [r3, #0]
 80013b8:	4b14      	ldr	r3, [pc, #80]	; (800140c <HAL_InitTick+0x60>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	0019      	movs	r1, r3
 80013be:	23fa      	movs	r3, #250	; 0xfa
 80013c0:	0098      	lsls	r0, r3, #2
 80013c2:	f7fe fea1 	bl	8000108 <__udivsi3>
 80013c6:	0003      	movs	r3, r0
 80013c8:	0019      	movs	r1, r3
 80013ca:	0020      	movs	r0, r4
 80013cc:	f7fe fe9c 	bl	8000108 <__udivsi3>
 80013d0:	0003      	movs	r3, r0
 80013d2:	0018      	movs	r0, r3
 80013d4:	f000 fd91 	bl	8001efa <HAL_SYSTICK_Config>
 80013d8:	1e03      	subs	r3, r0, #0
 80013da:	d001      	beq.n	80013e0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	e00f      	b.n	8001400 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2b03      	cmp	r3, #3
 80013e4:	d80b      	bhi.n	80013fe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013e6:	6879      	ldr	r1, [r7, #4]
 80013e8:	2301      	movs	r3, #1
 80013ea:	425b      	negs	r3, r3
 80013ec:	2200      	movs	r2, #0
 80013ee:	0018      	movs	r0, r3
 80013f0:	f000 fd5e 	bl	8001eb0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013f4:	4b06      	ldr	r3, [pc, #24]	; (8001410 <HAL_InitTick+0x64>)
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80013fa:	2300      	movs	r3, #0
 80013fc:	e000      	b.n	8001400 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
}
 8001400:	0018      	movs	r0, r3
 8001402:	46bd      	mov	sp, r7
 8001404:	b003      	add	sp, #12
 8001406:	bd90      	pop	{r4, r7, pc}
 8001408:	20000008 	.word	0x20000008
 800140c:	20000010 	.word	0x20000010
 8001410:	2000000c 	.word	0x2000000c

08001414 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001418:	4b05      	ldr	r3, [pc, #20]	; (8001430 <HAL_IncTick+0x1c>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	001a      	movs	r2, r3
 800141e:	4b05      	ldr	r3, [pc, #20]	; (8001434 <HAL_IncTick+0x20>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	18d2      	adds	r2, r2, r3
 8001424:	4b03      	ldr	r3, [pc, #12]	; (8001434 <HAL_IncTick+0x20>)
 8001426:	601a      	str	r2, [r3, #0]
}
 8001428:	46c0      	nop			; (mov r8, r8)
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	46c0      	nop			; (mov r8, r8)
 8001430:	20000010 	.word	0x20000010
 8001434:	200002c8 	.word	0x200002c8

08001438 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  return uwTick;
 800143c:	4b02      	ldr	r3, [pc, #8]	; (8001448 <HAL_GetTick+0x10>)
 800143e:	681b      	ldr	r3, [r3, #0]
}
 8001440:	0018      	movs	r0, r3
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	46c0      	nop			; (mov r8, r8)
 8001448:	200002c8 	.word	0x200002c8

0800144c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001454:	230f      	movs	r3, #15
 8001456:	18fb      	adds	r3, r7, r3
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 800145c:	2300      	movs	r3, #0
 800145e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d101      	bne.n	800146a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e125      	b.n	80016b6 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800146e:	2b00      	cmp	r3, #0
 8001470:	d10a      	bne.n	8001488 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2200      	movs	r2, #0
 8001476:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2234      	movs	r2, #52	; 0x34
 800147c:	2100      	movs	r1, #0
 800147e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	0018      	movs	r0, r3
 8001484:	f7fe ff28 	bl	80002d8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800148c:	2210      	movs	r2, #16
 800148e:	4013      	ands	r3, r2
 8001490:	d000      	beq.n	8001494 <HAL_ADC_Init+0x48>
 8001492:	e103      	b.n	800169c <HAL_ADC_Init+0x250>
 8001494:	230f      	movs	r3, #15
 8001496:	18fb      	adds	r3, r7, r3
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d000      	beq.n	80014a0 <HAL_ADC_Init+0x54>
 800149e:	e0fd      	b.n	800169c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	2204      	movs	r2, #4
 80014a8:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80014aa:	d000      	beq.n	80014ae <HAL_ADC_Init+0x62>
 80014ac:	e0f6      	b.n	800169c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014b2:	4a83      	ldr	r2, [pc, #524]	; (80016c0 <HAL_ADC_Init+0x274>)
 80014b4:	4013      	ands	r3, r2
 80014b6:	2202      	movs	r2, #2
 80014b8:	431a      	orrs	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	2203      	movs	r2, #3
 80014c6:	4013      	ands	r3, r2
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d112      	bne.n	80014f2 <HAL_ADC_Init+0xa6>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2201      	movs	r2, #1
 80014d4:	4013      	ands	r3, r2
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d009      	beq.n	80014ee <HAL_ADC_Init+0xa2>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68da      	ldr	r2, [r3, #12]
 80014e0:	2380      	movs	r3, #128	; 0x80
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	401a      	ands	r2, r3
 80014e6:	2380      	movs	r3, #128	; 0x80
 80014e8:	021b      	lsls	r3, r3, #8
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d101      	bne.n	80014f2 <HAL_ADC_Init+0xa6>
 80014ee:	2301      	movs	r3, #1
 80014f0:	e000      	b.n	80014f4 <HAL_ADC_Init+0xa8>
 80014f2:	2300      	movs	r3, #0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d116      	bne.n	8001526 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	68db      	ldr	r3, [r3, #12]
 80014fe:	2218      	movs	r2, #24
 8001500:	4393      	bics	r3, r2
 8001502:	0019      	movs	r1, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689a      	ldr	r2, [r3, #8]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	430a      	orrs	r2, r1
 800150e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	691b      	ldr	r3, [r3, #16]
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	0899      	lsrs	r1, r3, #2
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	430a      	orrs	r2, r1
 8001524:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	68da      	ldr	r2, [r3, #12]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4964      	ldr	r1, [pc, #400]	; (80016c4 <HAL_ADC_Init+0x278>)
 8001532:	400a      	ands	r2, r1
 8001534:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	7e1b      	ldrb	r3, [r3, #24]
 800153a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	7e5b      	ldrb	r3, [r3, #25]
 8001540:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001542:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	7e9b      	ldrb	r3, [r3, #26]
 8001548:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800154a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001550:	2b01      	cmp	r3, #1
 8001552:	d002      	beq.n	800155a <HAL_ADC_Init+0x10e>
 8001554:	2380      	movs	r3, #128	; 0x80
 8001556:	015b      	lsls	r3, r3, #5
 8001558:	e000      	b.n	800155c <HAL_ADC_Init+0x110>
 800155a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800155c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001562:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	691b      	ldr	r3, [r3, #16]
 8001568:	2b02      	cmp	r3, #2
 800156a:	d101      	bne.n	8001570 <HAL_ADC_Init+0x124>
 800156c:	2304      	movs	r3, #4
 800156e:	e000      	b.n	8001572 <HAL_ADC_Init+0x126>
 8001570:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001572:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2124      	movs	r1, #36	; 0x24
 8001578:	5c5b      	ldrb	r3, [r3, r1]
 800157a:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800157c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	4313      	orrs	r3, r2
 8001582:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	7edb      	ldrb	r3, [r3, #27]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d115      	bne.n	80015b8 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	7e9b      	ldrb	r3, [r3, #26]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d105      	bne.n	80015a0 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	2280      	movs	r2, #128	; 0x80
 8001598:	0252      	lsls	r2, r2, #9
 800159a:	4313      	orrs	r3, r2
 800159c:	60bb      	str	r3, [r7, #8]
 800159e:	e00b      	b.n	80015b8 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015a4:	2220      	movs	r2, #32
 80015a6:	431a      	orrs	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015b0:	2201      	movs	r2, #1
 80015b2:	431a      	orrs	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	69da      	ldr	r2, [r3, #28]
 80015bc:	23c2      	movs	r3, #194	; 0xc2
 80015be:	33ff      	adds	r3, #255	; 0xff
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d007      	beq.n	80015d4 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80015cc:	4313      	orrs	r3, r2
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68d9      	ldr	r1, [r3, #12]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	68ba      	ldr	r2, [r7, #8]
 80015e0:	430a      	orrs	r2, r1
 80015e2:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015e8:	2380      	movs	r3, #128	; 0x80
 80015ea:	055b      	lsls	r3, r3, #21
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d01b      	beq.n	8001628 <HAL_ADC_Init+0x1dc>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d017      	beq.n	8001628 <HAL_ADC_Init+0x1dc>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d013      	beq.n	8001628 <HAL_ADC_Init+0x1dc>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001604:	2b03      	cmp	r3, #3
 8001606:	d00f      	beq.n	8001628 <HAL_ADC_Init+0x1dc>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800160c:	2b04      	cmp	r3, #4
 800160e:	d00b      	beq.n	8001628 <HAL_ADC_Init+0x1dc>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001614:	2b05      	cmp	r3, #5
 8001616:	d007      	beq.n	8001628 <HAL_ADC_Init+0x1dc>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800161c:	2b06      	cmp	r3, #6
 800161e:	d003      	beq.n	8001628 <HAL_ADC_Init+0x1dc>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001624:	2b07      	cmp	r3, #7
 8001626:	d112      	bne.n	800164e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	695a      	ldr	r2, [r3, #20]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2107      	movs	r1, #7
 8001634:	438a      	bics	r2, r1
 8001636:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	6959      	ldr	r1, [r3, #20]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001642:	2207      	movs	r2, #7
 8001644:	401a      	ands	r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	430a      	orrs	r2, r1
 800164c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	4a1c      	ldr	r2, [pc, #112]	; (80016c8 <HAL_ADC_Init+0x27c>)
 8001656:	4013      	ands	r3, r2
 8001658:	68ba      	ldr	r2, [r7, #8]
 800165a:	429a      	cmp	r2, r3
 800165c:	d10b      	bne.n	8001676 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001668:	2203      	movs	r2, #3
 800166a:	4393      	bics	r3, r2
 800166c:	2201      	movs	r2, #1
 800166e:	431a      	orrs	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001674:	e01c      	b.n	80016b0 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800167a:	2212      	movs	r2, #18
 800167c:	4393      	bics	r3, r2
 800167e:	2210      	movs	r2, #16
 8001680:	431a      	orrs	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800168a:	2201      	movs	r2, #1
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001692:	230f      	movs	r3, #15
 8001694:	18fb      	adds	r3, r7, r3
 8001696:	2201      	movs	r2, #1
 8001698:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800169a:	e009      	b.n	80016b0 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a0:	2210      	movs	r2, #16
 80016a2:	431a      	orrs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80016a8:	230f      	movs	r3, #15
 80016aa:	18fb      	adds	r3, r7, r3
 80016ac:	2201      	movs	r2, #1
 80016ae:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80016b0:	230f      	movs	r3, #15
 80016b2:	18fb      	adds	r3, r7, r3
 80016b4:	781b      	ldrb	r3, [r3, #0]
}
 80016b6:	0018      	movs	r0, r3
 80016b8:	46bd      	mov	sp, r7
 80016ba:	b004      	add	sp, #16
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	46c0      	nop			; (mov r8, r8)
 80016c0:	fffffefd 	.word	0xfffffefd
 80016c4:	fffe0219 	.word	0xfffe0219
 80016c8:	833fffe7 	.word	0x833fffe7

080016cc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80016cc:	b590      	push	{r4, r7, lr}
 80016ce:	b087      	sub	sp, #28
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016d8:	2317      	movs	r3, #23
 80016da:	18fb      	adds	r3, r7, r3
 80016dc:	2200      	movs	r2, #0
 80016de:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	2204      	movs	r2, #4
 80016e8:	4013      	ands	r3, r2
 80016ea:	d15e      	bne.n	80017aa <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2234      	movs	r2, #52	; 0x34
 80016f0:	5c9b      	ldrb	r3, [r3, r2]
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d101      	bne.n	80016fa <HAL_ADC_Start_DMA+0x2e>
 80016f6:	2302      	movs	r3, #2
 80016f8:	e05e      	b.n	80017b8 <HAL_ADC_Start_DMA+0xec>
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	2234      	movs	r2, #52	; 0x34
 80016fe:	2101      	movs	r1, #1
 8001700:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	7e5b      	ldrb	r3, [r3, #25]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d007      	beq.n	800171a <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800170a:	2317      	movs	r3, #23
 800170c:	18fc      	adds	r4, r7, r3
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	0018      	movs	r0, r3
 8001712:	f000 f983 	bl	8001a1c <ADC_Enable>
 8001716:	0003      	movs	r3, r0
 8001718:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800171a:	2317      	movs	r3, #23
 800171c:	18fb      	adds	r3, r7, r3
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d146      	bne.n	80017b2 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001728:	4a25      	ldr	r2, [pc, #148]	; (80017c0 <HAL_ADC_Start_DMA+0xf4>)
 800172a:	4013      	ands	r3, r2
 800172c:	2280      	movs	r2, #128	; 0x80
 800172e:	0052      	lsls	r2, r2, #1
 8001730:	431a      	orrs	r2, r3
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	2200      	movs	r2, #0
 800173a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2234      	movs	r2, #52	; 0x34
 8001740:	2100      	movs	r1, #0
 8001742:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001748:	4a1e      	ldr	r2, [pc, #120]	; (80017c4 <HAL_ADC_Start_DMA+0xf8>)
 800174a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001750:	4a1d      	ldr	r2, [pc, #116]	; (80017c8 <HAL_ADC_Start_DMA+0xfc>)
 8001752:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001758:	4a1c      	ldr	r2, [pc, #112]	; (80017cc <HAL_ADC_Start_DMA+0x100>)
 800175a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	221c      	movs	r2, #28
 8001762:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	685a      	ldr	r2, [r3, #4]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2110      	movs	r1, #16
 8001770:	430a      	orrs	r2, r1
 8001772:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	68da      	ldr	r2, [r3, #12]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2101      	movs	r1, #1
 8001780:	430a      	orrs	r2, r1
 8001782:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	3340      	adds	r3, #64	; 0x40
 800178e:	0019      	movs	r1, r3
 8001790:	68ba      	ldr	r2, [r7, #8]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f000 fc06 	bl	8001fa4 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	689a      	ldr	r2, [r3, #8]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2104      	movs	r1, #4
 80017a4:	430a      	orrs	r2, r1
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	e003      	b.n	80017b2 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80017aa:	2317      	movs	r3, #23
 80017ac:	18fb      	adds	r3, r7, r3
 80017ae:	2202      	movs	r2, #2
 80017b0:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 80017b2:	2317      	movs	r3, #23
 80017b4:	18fb      	adds	r3, r7, r3
 80017b6:	781b      	ldrb	r3, [r3, #0]
}
 80017b8:	0018      	movs	r0, r3
 80017ba:	46bd      	mov	sp, r7
 80017bc:	b007      	add	sp, #28
 80017be:	bd90      	pop	{r4, r7, pc}
 80017c0:	fffff0fe 	.word	0xfffff0fe
 80017c4:	08001b15 	.word	0x08001b15
 80017c8:	08001bc9 	.word	0x08001bc9
 80017cc:	08001be7 	.word	0x08001be7

080017d0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80017d8:	46c0      	nop			; (mov r8, r8)
 80017da:	46bd      	mov	sp, r7
 80017dc:	b002      	add	sp, #8
 80017de:	bd80      	pop	{r7, pc}

080017e0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80017e8:	46c0      	nop			; (mov r8, r8)
 80017ea:	46bd      	mov	sp, r7
 80017ec:	b002      	add	sp, #8
 80017ee:	bd80      	pop	{r7, pc}

080017f0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80017f8:	46c0      	nop			; (mov r8, r8)
 80017fa:	46bd      	mov	sp, r7
 80017fc:	b002      	add	sp, #8
 80017fe:	bd80      	pop	{r7, pc}

08001800 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800180a:	230f      	movs	r3, #15
 800180c:	18fb      	adds	r3, r7, r3
 800180e:	2200      	movs	r2, #0
 8001810:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001812:	2300      	movs	r3, #0
 8001814:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	055b      	lsls	r3, r3, #21
 800181e:	429a      	cmp	r2, r3
 8001820:	d011      	beq.n	8001846 <HAL_ADC_ConfigChannel+0x46>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001826:	2b01      	cmp	r3, #1
 8001828:	d00d      	beq.n	8001846 <HAL_ADC_ConfigChannel+0x46>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800182e:	2b02      	cmp	r3, #2
 8001830:	d009      	beq.n	8001846 <HAL_ADC_ConfigChannel+0x46>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001836:	2b03      	cmp	r3, #3
 8001838:	d005      	beq.n	8001846 <HAL_ADC_ConfigChannel+0x46>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800183e:	2b04      	cmp	r3, #4
 8001840:	d001      	beq.n	8001846 <HAL_ADC_ConfigChannel+0x46>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2234      	movs	r2, #52	; 0x34
 800184a:	5c9b      	ldrb	r3, [r3, r2]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d101      	bne.n	8001854 <HAL_ADC_ConfigChannel+0x54>
 8001850:	2302      	movs	r3, #2
 8001852:	e0d0      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x1f6>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2234      	movs	r2, #52	; 0x34
 8001858:	2101      	movs	r1, #1
 800185a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	2204      	movs	r2, #4
 8001864:	4013      	ands	r3, r2
 8001866:	d000      	beq.n	800186a <HAL_ADC_ConfigChannel+0x6a>
 8001868:	e0b4      	b.n	80019d4 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	4a64      	ldr	r2, [pc, #400]	; (8001a00 <HAL_ADC_ConfigChannel+0x200>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d100      	bne.n	8001876 <HAL_ADC_ConfigChannel+0x76>
 8001874:	e082      	b.n	800197c <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2201      	movs	r2, #1
 8001882:	409a      	lsls	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	430a      	orrs	r2, r1
 800188a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001890:	2380      	movs	r3, #128	; 0x80
 8001892:	055b      	lsls	r3, r3, #21
 8001894:	429a      	cmp	r2, r3
 8001896:	d037      	beq.n	8001908 <HAL_ADC_ConfigChannel+0x108>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800189c:	2b01      	cmp	r3, #1
 800189e:	d033      	beq.n	8001908 <HAL_ADC_ConfigChannel+0x108>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d02f      	beq.n	8001908 <HAL_ADC_ConfigChannel+0x108>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ac:	2b03      	cmp	r3, #3
 80018ae:	d02b      	beq.n	8001908 <HAL_ADC_ConfigChannel+0x108>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b4:	2b04      	cmp	r3, #4
 80018b6:	d027      	beq.n	8001908 <HAL_ADC_ConfigChannel+0x108>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018bc:	2b05      	cmp	r3, #5
 80018be:	d023      	beq.n	8001908 <HAL_ADC_ConfigChannel+0x108>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c4:	2b06      	cmp	r3, #6
 80018c6:	d01f      	beq.n	8001908 <HAL_ADC_ConfigChannel+0x108>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018cc:	2b07      	cmp	r3, #7
 80018ce:	d01b      	beq.n	8001908 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	2107      	movs	r1, #7
 80018dc:	400b      	ands	r3, r1
 80018de:	429a      	cmp	r2, r3
 80018e0:	d012      	beq.n	8001908 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	695a      	ldr	r2, [r3, #20]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2107      	movs	r1, #7
 80018ee:	438a      	bics	r2, r1
 80018f0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	6959      	ldr	r1, [r3, #20]
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	2207      	movs	r2, #7
 80018fe:	401a      	ands	r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	430a      	orrs	r2, r1
 8001906:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2b10      	cmp	r3, #16
 800190e:	d007      	beq.n	8001920 <HAL_ADC_ConfigChannel+0x120>
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b11      	cmp	r3, #17
 8001916:	d003      	beq.n	8001920 <HAL_ADC_ConfigChannel+0x120>
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2b12      	cmp	r3, #18
 800191e:	d163      	bne.n	80019e8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001920:	4b38      	ldr	r3, [pc, #224]	; (8001a04 <HAL_ADC_ConfigChannel+0x204>)
 8001922:	6819      	ldr	r1, [r3, #0]
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b10      	cmp	r3, #16
 800192a:	d009      	beq.n	8001940 <HAL_ADC_ConfigChannel+0x140>
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b11      	cmp	r3, #17
 8001932:	d102      	bne.n	800193a <HAL_ADC_ConfigChannel+0x13a>
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	03db      	lsls	r3, r3, #15
 8001938:	e004      	b.n	8001944 <HAL_ADC_ConfigChannel+0x144>
 800193a:	2380      	movs	r3, #128	; 0x80
 800193c:	045b      	lsls	r3, r3, #17
 800193e:	e001      	b.n	8001944 <HAL_ADC_ConfigChannel+0x144>
 8001940:	2380      	movs	r3, #128	; 0x80
 8001942:	041b      	lsls	r3, r3, #16
 8001944:	4a2f      	ldr	r2, [pc, #188]	; (8001a04 <HAL_ADC_ConfigChannel+0x204>)
 8001946:	430b      	orrs	r3, r1
 8001948:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2b10      	cmp	r3, #16
 8001950:	d14a      	bne.n	80019e8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001952:	4b2d      	ldr	r3, [pc, #180]	; (8001a08 <HAL_ADC_ConfigChannel+0x208>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	492d      	ldr	r1, [pc, #180]	; (8001a0c <HAL_ADC_ConfigChannel+0x20c>)
 8001958:	0018      	movs	r0, r3
 800195a:	f7fe fbd5 	bl	8000108 <__udivsi3>
 800195e:	0003      	movs	r3, r0
 8001960:	001a      	movs	r2, r3
 8001962:	0013      	movs	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	189b      	adds	r3, r3, r2
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800196c:	e002      	b.n	8001974 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	3b01      	subs	r3, #1
 8001972:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f9      	bne.n	800196e <HAL_ADC_ConfigChannel+0x16e>
 800197a:	e035      	b.n	80019e8 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2101      	movs	r1, #1
 8001988:	4099      	lsls	r1, r3
 800198a:	000b      	movs	r3, r1
 800198c:	43d9      	mvns	r1, r3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	400a      	ands	r2, r1
 8001994:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	2b10      	cmp	r3, #16
 800199c:	d007      	beq.n	80019ae <HAL_ADC_ConfigChannel+0x1ae>
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	2b11      	cmp	r3, #17
 80019a4:	d003      	beq.n	80019ae <HAL_ADC_ConfigChannel+0x1ae>
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2b12      	cmp	r3, #18
 80019ac:	d11c      	bne.n	80019e8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80019ae:	4b15      	ldr	r3, [pc, #84]	; (8001a04 <HAL_ADC_ConfigChannel+0x204>)
 80019b0:	6819      	ldr	r1, [r3, #0]
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2b10      	cmp	r3, #16
 80019b8:	d007      	beq.n	80019ca <HAL_ADC_ConfigChannel+0x1ca>
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	2b11      	cmp	r3, #17
 80019c0:	d101      	bne.n	80019c6 <HAL_ADC_ConfigChannel+0x1c6>
 80019c2:	4b13      	ldr	r3, [pc, #76]	; (8001a10 <HAL_ADC_ConfigChannel+0x210>)
 80019c4:	e002      	b.n	80019cc <HAL_ADC_ConfigChannel+0x1cc>
 80019c6:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <HAL_ADC_ConfigChannel+0x214>)
 80019c8:	e000      	b.n	80019cc <HAL_ADC_ConfigChannel+0x1cc>
 80019ca:	4b13      	ldr	r3, [pc, #76]	; (8001a18 <HAL_ADC_ConfigChannel+0x218>)
 80019cc:	4a0d      	ldr	r2, [pc, #52]	; (8001a04 <HAL_ADC_ConfigChannel+0x204>)
 80019ce:	400b      	ands	r3, r1
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	e009      	b.n	80019e8 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019d8:	2220      	movs	r2, #32
 80019da:	431a      	orrs	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80019e0:	230f      	movs	r3, #15
 80019e2:	18fb      	adds	r3, r7, r3
 80019e4:	2201      	movs	r2, #1
 80019e6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2234      	movs	r2, #52	; 0x34
 80019ec:	2100      	movs	r1, #0
 80019ee:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80019f0:	230f      	movs	r3, #15
 80019f2:	18fb      	adds	r3, r7, r3
 80019f4:	781b      	ldrb	r3, [r3, #0]
}
 80019f6:	0018      	movs	r0, r3
 80019f8:	46bd      	mov	sp, r7
 80019fa:	b004      	add	sp, #16
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	46c0      	nop			; (mov r8, r8)
 8001a00:	00001001 	.word	0x00001001
 8001a04:	40012708 	.word	0x40012708
 8001a08:	20000008 	.word	0x20000008
 8001a0c:	000f4240 	.word	0x000f4240
 8001a10:	ffbfffff 	.word	0xffbfffff
 8001a14:	feffffff 	.word	0xfeffffff
 8001a18:	ff7fffff 	.word	0xff7fffff

08001a1c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a24:	2300      	movs	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	2203      	movs	r2, #3
 8001a34:	4013      	ands	r3, r2
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d112      	bne.n	8001a60 <ADC_Enable+0x44>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2201      	movs	r2, #1
 8001a42:	4013      	ands	r3, r2
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d009      	beq.n	8001a5c <ADC_Enable+0x40>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	68da      	ldr	r2, [r3, #12]
 8001a4e:	2380      	movs	r3, #128	; 0x80
 8001a50:	021b      	lsls	r3, r3, #8
 8001a52:	401a      	ands	r2, r3
 8001a54:	2380      	movs	r3, #128	; 0x80
 8001a56:	021b      	lsls	r3, r3, #8
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d101      	bne.n	8001a60 <ADC_Enable+0x44>
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e000      	b.n	8001a62 <ADC_Enable+0x46>
 8001a60:	2300      	movs	r3, #0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d14b      	bne.n	8001afe <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	4a26      	ldr	r2, [pc, #152]	; (8001b08 <ADC_Enable+0xec>)
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d00d      	beq.n	8001a8e <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a76:	2210      	movs	r2, #16
 8001a78:	431a      	orrs	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a82:	2201      	movs	r2, #1
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e038      	b.n	8001b00 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	689a      	ldr	r2, [r3, #8]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2101      	movs	r1, #1
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a9e:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <ADC_Enable+0xf0>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	491b      	ldr	r1, [pc, #108]	; (8001b10 <ADC_Enable+0xf4>)
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	f7fe fb2f 	bl	8000108 <__udivsi3>
 8001aaa:	0003      	movs	r3, r0
 8001aac:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001aae:	e002      	b.n	8001ab6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d1f9      	bne.n	8001ab0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001abc:	f7ff fcbc 	bl	8001438 <HAL_GetTick>
 8001ac0:	0003      	movs	r3, r0
 8001ac2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ac4:	e014      	b.n	8001af0 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ac6:	f7ff fcb7 	bl	8001438 <HAL_GetTick>
 8001aca:	0002      	movs	r2, r0
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d90d      	bls.n	8001af0 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ad8:	2210      	movs	r2, #16
 8001ada:	431a      	orrs	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	431a      	orrs	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	63da      	str	r2, [r3, #60]	; 0x3c
      
        return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e007      	b.n	8001b00 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2201      	movs	r2, #1
 8001af8:	4013      	ands	r3, r2
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d1e3      	bne.n	8001ac6 <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	0018      	movs	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	b004      	add	sp, #16
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	80000017 	.word	0x80000017
 8001b0c:	20000008 	.word	0x20000008
 8001b10:	000f4240 	.word	0x000f4240

08001b14 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b20:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b26:	2250      	movs	r2, #80	; 0x50
 8001b28:	4013      	ands	r3, r2
 8001b2a:	d140      	bne.n	8001bae <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b30:	2280      	movs	r2, #128	; 0x80
 8001b32:	0092      	lsls	r2, r2, #2
 8001b34:	431a      	orrs	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68da      	ldr	r2, [r3, #12]
 8001b40:	23c0      	movs	r3, #192	; 0xc0
 8001b42:	011b      	lsls	r3, r3, #4
 8001b44:	4013      	ands	r3, r2
 8001b46:	d12d      	bne.n	8001ba4 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d129      	bne.n	8001ba4 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2208      	movs	r2, #8
 8001b58:	4013      	ands	r3, r2
 8001b5a:	2b08      	cmp	r3, #8
 8001b5c:	d122      	bne.n	8001ba4 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	2204      	movs	r2, #4
 8001b66:	4013      	ands	r3, r2
 8001b68:	d110      	bne.n	8001b8c <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	210c      	movs	r1, #12
 8001b76:	438a      	bics	r2, r1
 8001b78:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b7e:	4a11      	ldr	r2, [pc, #68]	; (8001bc4 <ADC_DMAConvCplt+0xb0>)
 8001b80:	4013      	ands	r3, r2
 8001b82:	2201      	movs	r2, #1
 8001b84:	431a      	orrs	r2, r3
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	639a      	str	r2, [r3, #56]	; 0x38
 8001b8a:	e00b      	b.n	8001ba4 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b90:	2220      	movs	r2, #32
 8001b92:	431a      	orrs	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	431a      	orrs	r2, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	f7ff fe12 	bl	80017d0 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001bac:	e005      	b.n	8001bba <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	0010      	movs	r0, r2
 8001bb8:	4798      	blx	r3
}
 8001bba:	46c0      	nop			; (mov r8, r8)
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	b004      	add	sp, #16
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	46c0      	nop			; (mov r8, r8)
 8001bc4:	fffffefe 	.word	0xfffffefe

08001bc8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd4:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	0018      	movs	r0, r3
 8001bda:	f7ff fe01 	bl	80017e0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	46bd      	mov	sp, r7
 8001be2:	b004      	add	sp, #16
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b084      	sub	sp, #16
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bf8:	2240      	movs	r2, #64	; 0x40
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c04:	2204      	movs	r2, #4
 8001c06:	431a      	orrs	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	0018      	movs	r0, r3
 8001c10:	f7ff fdee 	bl	80017f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c14:	46c0      	nop			; (mov r8, r8)
 8001c16:	46bd      	mov	sp, r7
 8001c18:	b004      	add	sp, #16
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c24:	2317      	movs	r3, #23
 8001c26:	18fb      	adds	r3, r7, r3
 8001c28:	2200      	movs	r2, #0
 8001c2a:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8001c30:	2300      	movs	r3, #0
 8001c32:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2234      	movs	r2, #52	; 0x34
 8001c38:	5c9b      	ldrb	r3, [r3, r2]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d101      	bne.n	8001c42 <HAL_ADCEx_Calibration_Start+0x26>
 8001c3e:	2302      	movs	r3, #2
 8001c40:	e084      	b.n	8001d4c <HAL_ADCEx_Calibration_Start+0x130>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2234      	movs	r2, #52	; 0x34
 8001c46:	2101      	movs	r1, #1
 8001c48:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	2203      	movs	r2, #3
 8001c52:	4013      	ands	r3, r2
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d112      	bne.n	8001c7e <HAL_ADCEx_Calibration_Start+0x62>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	4013      	ands	r3, r2
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d009      	beq.n	8001c7a <HAL_ADCEx_Calibration_Start+0x5e>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	68da      	ldr	r2, [r3, #12]
 8001c6c:	2380      	movs	r3, #128	; 0x80
 8001c6e:	021b      	lsls	r3, r3, #8
 8001c70:	401a      	ands	r2, r3
 8001c72:	2380      	movs	r3, #128	; 0x80
 8001c74:	021b      	lsls	r3, r3, #8
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d101      	bne.n	8001c7e <HAL_ADCEx_Calibration_Start+0x62>
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e000      	b.n	8001c80 <HAL_ADCEx_Calibration_Start+0x64>
 8001c7e:	2300      	movs	r3, #0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d152      	bne.n	8001d2a <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c88:	4a32      	ldr	r2, [pc, #200]	; (8001d54 <HAL_ADCEx_Calibration_Start+0x138>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	2203      	movs	r2, #3
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	68da      	ldr	r2, [r3, #12]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	2103      	movs	r1, #3
 8001cac:	438a      	bics	r2, r1
 8001cae:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	689a      	ldr	r2, [r3, #8]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2180      	movs	r1, #128	; 0x80
 8001cbc:	0609      	lsls	r1, r1, #24
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001cc2:	f7ff fbb9 	bl	8001438 <HAL_GetTick>
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001cca:	e014      	b.n	8001cf6 <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001ccc:	f7ff fbb4 	bl	8001438 <HAL_GetTick>
 8001cd0:	0002      	movs	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d90d      	bls.n	8001cf6 <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cde:	2212      	movs	r2, #18
 8001ce0:	4393      	bics	r3, r2
 8001ce2:	2210      	movs	r2, #16
 8001ce4:	431a      	orrs	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	639a      	str	r2, [r3, #56]	; 0x38
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2234      	movs	r2, #52	; 0x34
 8001cee:	2100      	movs	r1, #0
 8001cf0:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e02a      	b.n	8001d4c <HAL_ADCEx_Calibration_Start+0x130>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	0fdb      	lsrs	r3, r3, #31
 8001cfe:	07da      	lsls	r2, r3, #31
 8001d00:	2380      	movs	r3, #128	; 0x80
 8001d02:	061b      	lsls	r3, r3, #24
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d0e1      	beq.n	8001ccc <HAL_ADCEx_Calibration_Start+0xb0>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68d9      	ldr	r1, [r3, #12]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	430a      	orrs	r2, r1
 8001d16:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d1c:	2203      	movs	r2, #3
 8001d1e:	4393      	bics	r3, r2
 8001d20:	2201      	movs	r2, #1
 8001d22:	431a      	orrs	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	639a      	str	r2, [r3, #56]	; 0x38
 8001d28:	e009      	b.n	8001d3e <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d2e:	2220      	movs	r2, #32
 8001d30:	431a      	orrs	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001d36:	2317      	movs	r3, #23
 8001d38:	18fb      	adds	r3, r7, r3
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2234      	movs	r2, #52	; 0x34
 8001d42:	2100      	movs	r1, #0
 8001d44:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001d46:	2317      	movs	r3, #23
 8001d48:	18fb      	adds	r3, r7, r3
 8001d4a:	781b      	ldrb	r3, [r3, #0]
}
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	b006      	add	sp, #24
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	fffffefd 	.word	0xfffffefd

08001d58 <__NVIC_EnableIRQ>:
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	0002      	movs	r2, r0
 8001d60:	1dfb      	adds	r3, r7, #7
 8001d62:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d64:	1dfb      	adds	r3, r7, #7
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b7f      	cmp	r3, #127	; 0x7f
 8001d6a:	d809      	bhi.n	8001d80 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d6c:	1dfb      	adds	r3, r7, #7
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	001a      	movs	r2, r3
 8001d72:	231f      	movs	r3, #31
 8001d74:	401a      	ands	r2, r3
 8001d76:	4b04      	ldr	r3, [pc, #16]	; (8001d88 <__NVIC_EnableIRQ+0x30>)
 8001d78:	2101      	movs	r1, #1
 8001d7a:	4091      	lsls	r1, r2
 8001d7c:	000a      	movs	r2, r1
 8001d7e:	601a      	str	r2, [r3, #0]
}
 8001d80:	46c0      	nop			; (mov r8, r8)
 8001d82:	46bd      	mov	sp, r7
 8001d84:	b002      	add	sp, #8
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	e000e100 	.word	0xe000e100

08001d8c <__NVIC_SetPriority>:
{
 8001d8c:	b590      	push	{r4, r7, lr}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	0002      	movs	r2, r0
 8001d94:	6039      	str	r1, [r7, #0]
 8001d96:	1dfb      	adds	r3, r7, #7
 8001d98:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d9a:	1dfb      	adds	r3, r7, #7
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	2b7f      	cmp	r3, #127	; 0x7f
 8001da0:	d828      	bhi.n	8001df4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001da2:	4a2f      	ldr	r2, [pc, #188]	; (8001e60 <__NVIC_SetPriority+0xd4>)
 8001da4:	1dfb      	adds	r3, r7, #7
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	b25b      	sxtb	r3, r3
 8001daa:	089b      	lsrs	r3, r3, #2
 8001dac:	33c0      	adds	r3, #192	; 0xc0
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	589b      	ldr	r3, [r3, r2]
 8001db2:	1dfa      	adds	r2, r7, #7
 8001db4:	7812      	ldrb	r2, [r2, #0]
 8001db6:	0011      	movs	r1, r2
 8001db8:	2203      	movs	r2, #3
 8001dba:	400a      	ands	r2, r1
 8001dbc:	00d2      	lsls	r2, r2, #3
 8001dbe:	21ff      	movs	r1, #255	; 0xff
 8001dc0:	4091      	lsls	r1, r2
 8001dc2:	000a      	movs	r2, r1
 8001dc4:	43d2      	mvns	r2, r2
 8001dc6:	401a      	ands	r2, r3
 8001dc8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	019b      	lsls	r3, r3, #6
 8001dce:	22ff      	movs	r2, #255	; 0xff
 8001dd0:	401a      	ands	r2, r3
 8001dd2:	1dfb      	adds	r3, r7, #7
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	2303      	movs	r3, #3
 8001dda:	4003      	ands	r3, r0
 8001ddc:	00db      	lsls	r3, r3, #3
 8001dde:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001de0:	481f      	ldr	r0, [pc, #124]	; (8001e60 <__NVIC_SetPriority+0xd4>)
 8001de2:	1dfb      	adds	r3, r7, #7
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	b25b      	sxtb	r3, r3
 8001de8:	089b      	lsrs	r3, r3, #2
 8001dea:	430a      	orrs	r2, r1
 8001dec:	33c0      	adds	r3, #192	; 0xc0
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	501a      	str	r2, [r3, r0]
}
 8001df2:	e031      	b.n	8001e58 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001df4:	4a1b      	ldr	r2, [pc, #108]	; (8001e64 <__NVIC_SetPriority+0xd8>)
 8001df6:	1dfb      	adds	r3, r7, #7
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	0019      	movs	r1, r3
 8001dfc:	230f      	movs	r3, #15
 8001dfe:	400b      	ands	r3, r1
 8001e00:	3b08      	subs	r3, #8
 8001e02:	089b      	lsrs	r3, r3, #2
 8001e04:	3306      	adds	r3, #6
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	18d3      	adds	r3, r2, r3
 8001e0a:	3304      	adds	r3, #4
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	1dfa      	adds	r2, r7, #7
 8001e10:	7812      	ldrb	r2, [r2, #0]
 8001e12:	0011      	movs	r1, r2
 8001e14:	2203      	movs	r2, #3
 8001e16:	400a      	ands	r2, r1
 8001e18:	00d2      	lsls	r2, r2, #3
 8001e1a:	21ff      	movs	r1, #255	; 0xff
 8001e1c:	4091      	lsls	r1, r2
 8001e1e:	000a      	movs	r2, r1
 8001e20:	43d2      	mvns	r2, r2
 8001e22:	401a      	ands	r2, r3
 8001e24:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	019b      	lsls	r3, r3, #6
 8001e2a:	22ff      	movs	r2, #255	; 0xff
 8001e2c:	401a      	ands	r2, r3
 8001e2e:	1dfb      	adds	r3, r7, #7
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	0018      	movs	r0, r3
 8001e34:	2303      	movs	r3, #3
 8001e36:	4003      	ands	r3, r0
 8001e38:	00db      	lsls	r3, r3, #3
 8001e3a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e3c:	4809      	ldr	r0, [pc, #36]	; (8001e64 <__NVIC_SetPriority+0xd8>)
 8001e3e:	1dfb      	adds	r3, r7, #7
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	001c      	movs	r4, r3
 8001e44:	230f      	movs	r3, #15
 8001e46:	4023      	ands	r3, r4
 8001e48:	3b08      	subs	r3, #8
 8001e4a:	089b      	lsrs	r3, r3, #2
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	3306      	adds	r3, #6
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	18c3      	adds	r3, r0, r3
 8001e54:	3304      	adds	r3, #4
 8001e56:	601a      	str	r2, [r3, #0]
}
 8001e58:	46c0      	nop			; (mov r8, r8)
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	b003      	add	sp, #12
 8001e5e:	bd90      	pop	{r4, r7, pc}
 8001e60:	e000e100 	.word	0xe000e100
 8001e64:	e000ed00 	.word	0xe000ed00

08001e68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3b01      	subs	r3, #1
 8001e74:	4a0c      	ldr	r2, [pc, #48]	; (8001ea8 <SysTick_Config+0x40>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d901      	bls.n	8001e7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e010      	b.n	8001ea0 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e7e:	4b0b      	ldr	r3, [pc, #44]	; (8001eac <SysTick_Config+0x44>)
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	3a01      	subs	r2, #1
 8001e84:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e86:	2301      	movs	r3, #1
 8001e88:	425b      	negs	r3, r3
 8001e8a:	2103      	movs	r1, #3
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	f7ff ff7d 	bl	8001d8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e92:	4b06      	ldr	r3, [pc, #24]	; (8001eac <SysTick_Config+0x44>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e98:	4b04      	ldr	r3, [pc, #16]	; (8001eac <SysTick_Config+0x44>)
 8001e9a:	2207      	movs	r2, #7
 8001e9c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e9e:	2300      	movs	r3, #0
}
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	b002      	add	sp, #8
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	00ffffff 	.word	0x00ffffff
 8001eac:	e000e010 	.word	0xe000e010

08001eb0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60b9      	str	r1, [r7, #8]
 8001eb8:	607a      	str	r2, [r7, #4]
 8001eba:	210f      	movs	r1, #15
 8001ebc:	187b      	adds	r3, r7, r1
 8001ebe:	1c02      	adds	r2, r0, #0
 8001ec0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001ec2:	68ba      	ldr	r2, [r7, #8]
 8001ec4:	187b      	adds	r3, r7, r1
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	b25b      	sxtb	r3, r3
 8001eca:	0011      	movs	r1, r2
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f7ff ff5d 	bl	8001d8c <__NVIC_SetPriority>
}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	b004      	add	sp, #16
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	0002      	movs	r2, r0
 8001ee2:	1dfb      	adds	r3, r7, #7
 8001ee4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ee6:	1dfb      	adds	r3, r7, #7
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	b25b      	sxtb	r3, r3
 8001eec:	0018      	movs	r0, r3
 8001eee:	f7ff ff33 	bl	8001d58 <__NVIC_EnableIRQ>
}
 8001ef2:	46c0      	nop			; (mov r8, r8)
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	b002      	add	sp, #8
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	0018      	movs	r0, r3
 8001f06:	f7ff ffaf 	bl	8001e68 <SysTick_Config>
 8001f0a:	0003      	movs	r3, r0
}
 8001f0c:	0018      	movs	r0, r3
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	b002      	add	sp, #8
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d101      	bne.n	8001f2a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e036      	b.n	8001f98 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2221      	movs	r2, #33	; 0x21
 8001f2e:	2102      	movs	r1, #2
 8001f30:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	4a18      	ldr	r2, [pc, #96]	; (8001fa0 <HAL_DMA_Init+0x8c>)
 8001f3e:	4013      	ands	r3, r2
 8001f40:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	695b      	ldr	r3, [r3, #20]
 8001f5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69db      	ldr	r3, [r3, #28]
 8001f68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f6a:	68fa      	ldr	r2, [r7, #12]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	0018      	movs	r0, r3
 8001f7c:	f000 f946 	bl	800220c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2221      	movs	r2, #33	; 0x21
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2220      	movs	r2, #32
 8001f92:	2100      	movs	r1, #0
 8001f94:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001f96:	2300      	movs	r3, #0
}  
 8001f98:	0018      	movs	r0, r3
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	b004      	add	sp, #16
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	ffffc00f 	.word	0xffffc00f

08001fa4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
 8001fb0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001fb2:	2317      	movs	r3, #23
 8001fb4:	18fb      	adds	r3, r7, r3
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2220      	movs	r2, #32
 8001fbe:	5c9b      	ldrb	r3, [r3, r2]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d101      	bne.n	8001fc8 <HAL_DMA_Start_IT+0x24>
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	e04f      	b.n	8002068 <HAL_DMA_Start_IT+0xc4>
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2220      	movs	r2, #32
 8001fcc:	2101      	movs	r1, #1
 8001fce:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2221      	movs	r2, #33	; 0x21
 8001fd4:	5c9b      	ldrb	r3, [r3, r2]
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d13a      	bne.n	8002052 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2221      	movs	r2, #33	; 0x21
 8001fe0:	2102      	movs	r1, #2
 8001fe2:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	438a      	bics	r2, r1
 8001ff8:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	68b9      	ldr	r1, [r7, #8]
 8002000:	68f8      	ldr	r0, [r7, #12]
 8002002:	f000 f8d7 	bl	80021b4 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800200a:	2b00      	cmp	r3, #0
 800200c:	d008      	beq.n	8002020 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	210e      	movs	r1, #14
 800201a:	430a      	orrs	r2, r1
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	e00f      	b.n	8002040 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	210a      	movs	r1, #10
 800202c:	430a      	orrs	r2, r1
 800202e:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2104      	movs	r1, #4
 800203c:	438a      	bics	r2, r1
 800203e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2101      	movs	r1, #1
 800204c:	430a      	orrs	r2, r1
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	e007      	b.n	8002062 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2220      	movs	r2, #32
 8002056:	2100      	movs	r1, #0
 8002058:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800205a:	2317      	movs	r3, #23
 800205c:	18fb      	adds	r3, r7, r3
 800205e:	2202      	movs	r2, #2
 8002060:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8002062:	2317      	movs	r3, #23
 8002064:	18fb      	adds	r3, r7, r3
 8002066:	781b      	ldrb	r3, [r3, #0]
} 
 8002068:	0018      	movs	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	b006      	add	sp, #24
 800206e:	bd80      	pop	{r7, pc}

08002070 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208c:	2204      	movs	r2, #4
 800208e:	409a      	lsls	r2, r3
 8002090:	0013      	movs	r3, r2
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	4013      	ands	r3, r2
 8002096:	d024      	beq.n	80020e2 <HAL_DMA_IRQHandler+0x72>
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	2204      	movs	r2, #4
 800209c:	4013      	ands	r3, r2
 800209e:	d020      	beq.n	80020e2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2220      	movs	r2, #32
 80020a8:	4013      	ands	r3, r2
 80020aa:	d107      	bne.n	80020bc <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2104      	movs	r1, #4
 80020b8:	438a      	bics	r2, r1
 80020ba:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020c4:	2104      	movs	r1, #4
 80020c6:	4091      	lsls	r1, r2
 80020c8:	000a      	movs	r2, r1
 80020ca:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d100      	bne.n	80020d6 <HAL_DMA_IRQHandler+0x66>
 80020d4:	e06a      	b.n	80021ac <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	0010      	movs	r0, r2
 80020de:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80020e0:	e064      	b.n	80021ac <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e6:	2202      	movs	r2, #2
 80020e8:	409a      	lsls	r2, r3
 80020ea:	0013      	movs	r3, r2
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	4013      	ands	r3, r2
 80020f0:	d02b      	beq.n	800214a <HAL_DMA_IRQHandler+0xda>
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	2202      	movs	r2, #2
 80020f6:	4013      	ands	r3, r2
 80020f8:	d027      	beq.n	800214a <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2220      	movs	r2, #32
 8002102:	4013      	ands	r3, r2
 8002104:	d10b      	bne.n	800211e <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	210a      	movs	r1, #10
 8002112:	438a      	bics	r2, r1
 8002114:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2221      	movs	r2, #33	; 0x21
 800211a:	2101      	movs	r1, #1
 800211c:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002126:	2102      	movs	r1, #2
 8002128:	4091      	lsls	r1, r2
 800212a:	000a      	movs	r2, r1
 800212c:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2220      	movs	r2, #32
 8002132:	2100      	movs	r1, #0
 8002134:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213a:	2b00      	cmp	r3, #0
 800213c:	d036      	beq.n	80021ac <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	0010      	movs	r0, r2
 8002146:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002148:	e030      	b.n	80021ac <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	2208      	movs	r2, #8
 8002150:	409a      	lsls	r2, r3
 8002152:	0013      	movs	r3, r2
 8002154:	68fa      	ldr	r2, [r7, #12]
 8002156:	4013      	ands	r3, r2
 8002158:	d028      	beq.n	80021ac <HAL_DMA_IRQHandler+0x13c>
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	2208      	movs	r2, #8
 800215e:	4013      	ands	r3, r2
 8002160:	d024      	beq.n	80021ac <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	210e      	movs	r1, #14
 800216e:	438a      	bics	r2, r1
 8002170:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800217a:	2101      	movs	r1, #1
 800217c:	4091      	lsls	r1, r2
 800217e:	000a      	movs	r2, r1
 8002180:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2201      	movs	r2, #1
 8002186:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2221      	movs	r2, #33	; 0x21
 800218c:	2101      	movs	r1, #1
 800218e:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2220      	movs	r2, #32
 8002194:	2100      	movs	r1, #0
 8002196:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219c:	2b00      	cmp	r3, #0
 800219e:	d005      	beq.n	80021ac <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	0010      	movs	r0, r2
 80021a8:	4798      	blx	r3
    }
   }
}  
 80021aa:	e7ff      	b.n	80021ac <HAL_DMA_IRQHandler+0x13c>
 80021ac:	46c0      	nop			; (mov r8, r8)
 80021ae:	46bd      	mov	sp, r7
 80021b0:	b004      	add	sp, #16
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021ca:	2101      	movs	r1, #1
 80021cc:	4091      	lsls	r1, r2
 80021ce:	000a      	movs	r2, r1
 80021d0:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	683a      	ldr	r2, [r7, #0]
 80021d8:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	2b10      	cmp	r3, #16
 80021e0:	d108      	bne.n	80021f4 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80021f2:	e007      	b.n	8002204 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68ba      	ldr	r2, [r7, #8]
 80021fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	60da      	str	r2, [r3, #12]
}
 8002204:	46c0      	nop			; (mov r8, r8)
 8002206:	46bd      	mov	sp, r7
 8002208:	b004      	add	sp, #16
 800220a:	bd80      	pop	{r7, pc}

0800220c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a08      	ldr	r2, [pc, #32]	; (800223c <DMA_CalcBaseAndBitshift+0x30>)
 800221a:	4694      	mov	ip, r2
 800221c:	4463      	add	r3, ip
 800221e:	2114      	movs	r1, #20
 8002220:	0018      	movs	r0, r3
 8002222:	f7fd ff71 	bl	8000108 <__udivsi3>
 8002226:	0003      	movs	r3, r0
 8002228:	009a      	lsls	r2, r3, #2
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a03      	ldr	r2, [pc, #12]	; (8002240 <DMA_CalcBaseAndBitshift+0x34>)
 8002232:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002234:	46c0      	nop			; (mov r8, r8)
 8002236:	46bd      	mov	sp, r7
 8002238:	b002      	add	sp, #8
 800223a:	bd80      	pop	{r7, pc}
 800223c:	bffdfff8 	.word	0xbffdfff8
 8002240:	40020000 	.word	0x40020000

08002244 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800224e:	2300      	movs	r3, #0
 8002250:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002252:	e14f      	b.n	80024f4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2101      	movs	r1, #1
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	4091      	lsls	r1, r2
 800225e:	000a      	movs	r2, r1
 8002260:	4013      	ands	r3, r2
 8002262:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d100      	bne.n	800226c <HAL_GPIO_Init+0x28>
 800226a:	e140      	b.n	80024ee <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2b02      	cmp	r3, #2
 8002272:	d003      	beq.n	800227c <HAL_GPIO_Init+0x38>
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b12      	cmp	r3, #18
 800227a:	d123      	bne.n	80022c4 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	08da      	lsrs	r2, r3, #3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3208      	adds	r2, #8
 8002284:	0092      	lsls	r2, r2, #2
 8002286:	58d3      	ldr	r3, [r2, r3]
 8002288:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	2207      	movs	r2, #7
 800228e:	4013      	ands	r3, r2
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	220f      	movs	r2, #15
 8002294:	409a      	lsls	r2, r3
 8002296:	0013      	movs	r3, r2
 8002298:	43da      	mvns	r2, r3
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	4013      	ands	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	691a      	ldr	r2, [r3, #16]
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	2107      	movs	r1, #7
 80022a8:	400b      	ands	r3, r1
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	409a      	lsls	r2, r3
 80022ae:	0013      	movs	r3, r2
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	08da      	lsrs	r2, r3, #3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3208      	adds	r2, #8
 80022be:	0092      	lsls	r2, r2, #2
 80022c0:	6939      	ldr	r1, [r7, #16]
 80022c2:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	2203      	movs	r2, #3
 80022d0:	409a      	lsls	r2, r3
 80022d2:	0013      	movs	r3, r2
 80022d4:	43da      	mvns	r2, r3
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4013      	ands	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	2203      	movs	r2, #3
 80022e2:	401a      	ands	r2, r3
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	409a      	lsls	r2, r3
 80022ea:	0013      	movs	r3, r2
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d00b      	beq.n	8002318 <HAL_GPIO_Init+0xd4>
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	2b02      	cmp	r3, #2
 8002306:	d007      	beq.n	8002318 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800230c:	2b11      	cmp	r3, #17
 800230e:	d003      	beq.n	8002318 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	2b12      	cmp	r3, #18
 8002316:	d130      	bne.n	800237a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	2203      	movs	r2, #3
 8002324:	409a      	lsls	r2, r3
 8002326:	0013      	movs	r3, r2
 8002328:	43da      	mvns	r2, r3
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	4013      	ands	r3, r2
 800232e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	68da      	ldr	r2, [r3, #12]
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	409a      	lsls	r2, r3
 800233a:	0013      	movs	r3, r2
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	4313      	orrs	r3, r2
 8002340:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800234e:	2201      	movs	r2, #1
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	409a      	lsls	r2, r3
 8002354:	0013      	movs	r3, r2
 8002356:	43da      	mvns	r2, r3
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	4013      	ands	r3, r2
 800235c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	091b      	lsrs	r3, r3, #4
 8002364:	2201      	movs	r2, #1
 8002366:	401a      	ands	r2, r3
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	409a      	lsls	r2, r3
 800236c:	0013      	movs	r3, r2
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	4313      	orrs	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	2203      	movs	r2, #3
 8002386:	409a      	lsls	r2, r3
 8002388:	0013      	movs	r3, r2
 800238a:	43da      	mvns	r2, r3
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	4013      	ands	r3, r2
 8002390:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	689a      	ldr	r2, [r3, #8]
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	409a      	lsls	r2, r3
 800239c:	0013      	movs	r3, r2
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	2380      	movs	r3, #128	; 0x80
 80023b0:	055b      	lsls	r3, r3, #21
 80023b2:	4013      	ands	r3, r2
 80023b4:	d100      	bne.n	80023b8 <HAL_GPIO_Init+0x174>
 80023b6:	e09a      	b.n	80024ee <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b8:	4b54      	ldr	r3, [pc, #336]	; (800250c <HAL_GPIO_Init+0x2c8>)
 80023ba:	699a      	ldr	r2, [r3, #24]
 80023bc:	4b53      	ldr	r3, [pc, #332]	; (800250c <HAL_GPIO_Init+0x2c8>)
 80023be:	2101      	movs	r1, #1
 80023c0:	430a      	orrs	r2, r1
 80023c2:	619a      	str	r2, [r3, #24]
 80023c4:	4b51      	ldr	r3, [pc, #324]	; (800250c <HAL_GPIO_Init+0x2c8>)
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	2201      	movs	r2, #1
 80023ca:	4013      	ands	r3, r2
 80023cc:	60bb      	str	r3, [r7, #8]
 80023ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023d0:	4a4f      	ldr	r2, [pc, #316]	; (8002510 <HAL_GPIO_Init+0x2cc>)
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	089b      	lsrs	r3, r3, #2
 80023d6:	3302      	adds	r3, #2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	589b      	ldr	r3, [r3, r2]
 80023dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	2203      	movs	r2, #3
 80023e2:	4013      	ands	r3, r2
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	220f      	movs	r2, #15
 80023e8:	409a      	lsls	r2, r3
 80023ea:	0013      	movs	r3, r2
 80023ec:	43da      	mvns	r2, r3
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	4013      	ands	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	2390      	movs	r3, #144	; 0x90
 80023f8:	05db      	lsls	r3, r3, #23
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d013      	beq.n	8002426 <HAL_GPIO_Init+0x1e2>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a44      	ldr	r2, [pc, #272]	; (8002514 <HAL_GPIO_Init+0x2d0>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d00d      	beq.n	8002422 <HAL_GPIO_Init+0x1de>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a43      	ldr	r2, [pc, #268]	; (8002518 <HAL_GPIO_Init+0x2d4>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d007      	beq.n	800241e <HAL_GPIO_Init+0x1da>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a42      	ldr	r2, [pc, #264]	; (800251c <HAL_GPIO_Init+0x2d8>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d101      	bne.n	800241a <HAL_GPIO_Init+0x1d6>
 8002416:	2303      	movs	r3, #3
 8002418:	e006      	b.n	8002428 <HAL_GPIO_Init+0x1e4>
 800241a:	2305      	movs	r3, #5
 800241c:	e004      	b.n	8002428 <HAL_GPIO_Init+0x1e4>
 800241e:	2302      	movs	r3, #2
 8002420:	e002      	b.n	8002428 <HAL_GPIO_Init+0x1e4>
 8002422:	2301      	movs	r3, #1
 8002424:	e000      	b.n	8002428 <HAL_GPIO_Init+0x1e4>
 8002426:	2300      	movs	r3, #0
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	2103      	movs	r1, #3
 800242c:	400a      	ands	r2, r1
 800242e:	0092      	lsls	r2, r2, #2
 8002430:	4093      	lsls	r3, r2
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	4313      	orrs	r3, r2
 8002436:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002438:	4935      	ldr	r1, [pc, #212]	; (8002510 <HAL_GPIO_Init+0x2cc>)
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	089b      	lsrs	r3, r3, #2
 800243e:	3302      	adds	r3, #2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002446:	4b36      	ldr	r3, [pc, #216]	; (8002520 <HAL_GPIO_Init+0x2dc>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	43da      	mvns	r2, r3
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	4013      	ands	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	2380      	movs	r3, #128	; 0x80
 800245c:	025b      	lsls	r3, r3, #9
 800245e:	4013      	ands	r3, r2
 8002460:	d003      	beq.n	800246a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	4313      	orrs	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800246a:	4b2d      	ldr	r3, [pc, #180]	; (8002520 <HAL_GPIO_Init+0x2dc>)
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002470:	4b2b      	ldr	r3, [pc, #172]	; (8002520 <HAL_GPIO_Init+0x2dc>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	43da      	mvns	r2, r3
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	4013      	ands	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685a      	ldr	r2, [r3, #4]
 8002484:	2380      	movs	r3, #128	; 0x80
 8002486:	029b      	lsls	r3, r3, #10
 8002488:	4013      	ands	r3, r2
 800248a:	d003      	beq.n	8002494 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	4313      	orrs	r3, r2
 8002492:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002494:	4b22      	ldr	r3, [pc, #136]	; (8002520 <HAL_GPIO_Init+0x2dc>)
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800249a:	4b21      	ldr	r3, [pc, #132]	; (8002520 <HAL_GPIO_Init+0x2dc>)
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	43da      	mvns	r2, r3
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	4013      	ands	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685a      	ldr	r2, [r3, #4]
 80024ae:	2380      	movs	r3, #128	; 0x80
 80024b0:	035b      	lsls	r3, r3, #13
 80024b2:	4013      	ands	r3, r2
 80024b4:	d003      	beq.n	80024be <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80024be:	4b18      	ldr	r3, [pc, #96]	; (8002520 <HAL_GPIO_Init+0x2dc>)
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80024c4:	4b16      	ldr	r3, [pc, #88]	; (8002520 <HAL_GPIO_Init+0x2dc>)
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	43da      	mvns	r2, r3
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	4013      	ands	r3, r2
 80024d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	2380      	movs	r3, #128	; 0x80
 80024da:	039b      	lsls	r3, r3, #14
 80024dc:	4013      	ands	r3, r2
 80024de:	d003      	beq.n	80024e8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80024e8:	4b0d      	ldr	r3, [pc, #52]	; (8002520 <HAL_GPIO_Init+0x2dc>)
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	3301      	adds	r3, #1
 80024f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	40da      	lsrs	r2, r3
 80024fc:	1e13      	subs	r3, r2, #0
 80024fe:	d000      	beq.n	8002502 <HAL_GPIO_Init+0x2be>
 8002500:	e6a8      	b.n	8002254 <HAL_GPIO_Init+0x10>
  } 
}
 8002502:	46c0      	nop			; (mov r8, r8)
 8002504:	46bd      	mov	sp, r7
 8002506:	b006      	add	sp, #24
 8002508:	bd80      	pop	{r7, pc}
 800250a:	46c0      	nop			; (mov r8, r8)
 800250c:	40021000 	.word	0x40021000
 8002510:	40010000 	.word	0x40010000
 8002514:	48000400 	.word	0x48000400
 8002518:	48000800 	.word	0x48000800
 800251c:	48000c00 	.word	0x48000c00
 8002520:	40010400 	.word	0x40010400

08002524 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	000a      	movs	r2, r1
 800252e:	1cbb      	adds	r3, r7, #2
 8002530:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	1cba      	adds	r2, r7, #2
 8002538:	8812      	ldrh	r2, [r2, #0]
 800253a:	4013      	ands	r3, r2
 800253c:	d004      	beq.n	8002548 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800253e:	230f      	movs	r3, #15
 8002540:	18fb      	adds	r3, r7, r3
 8002542:	2201      	movs	r2, #1
 8002544:	701a      	strb	r2, [r3, #0]
 8002546:	e003      	b.n	8002550 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002548:	230f      	movs	r3, #15
 800254a:	18fb      	adds	r3, r7, r3
 800254c:	2200      	movs	r2, #0
 800254e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002550:	230f      	movs	r3, #15
 8002552:	18fb      	adds	r3, r7, r3
 8002554:	781b      	ldrb	r3, [r3, #0]
  }
 8002556:	0018      	movs	r0, r3
 8002558:	46bd      	mov	sp, r7
 800255a:	b004      	add	sp, #16
 800255c:	bd80      	pop	{r7, pc}
	...

08002560 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b088      	sub	sp, #32
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e303      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2201      	movs	r2, #1
 8002578:	4013      	ands	r3, r2
 800257a:	d100      	bne.n	800257e <HAL_RCC_OscConfig+0x1e>
 800257c:	e08d      	b.n	800269a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800257e:	4bc4      	ldr	r3, [pc, #784]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	220c      	movs	r2, #12
 8002584:	4013      	ands	r3, r2
 8002586:	2b04      	cmp	r3, #4
 8002588:	d00e      	beq.n	80025a8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800258a:	4bc1      	ldr	r3, [pc, #772]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	220c      	movs	r2, #12
 8002590:	4013      	ands	r3, r2
 8002592:	2b08      	cmp	r3, #8
 8002594:	d116      	bne.n	80025c4 <HAL_RCC_OscConfig+0x64>
 8002596:	4bbe      	ldr	r3, [pc, #760]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002598:	685a      	ldr	r2, [r3, #4]
 800259a:	2380      	movs	r3, #128	; 0x80
 800259c:	025b      	lsls	r3, r3, #9
 800259e:	401a      	ands	r2, r3
 80025a0:	2380      	movs	r3, #128	; 0x80
 80025a2:	025b      	lsls	r3, r3, #9
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d10d      	bne.n	80025c4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a8:	4bb9      	ldr	r3, [pc, #740]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	2380      	movs	r3, #128	; 0x80
 80025ae:	029b      	lsls	r3, r3, #10
 80025b0:	4013      	ands	r3, r2
 80025b2:	d100      	bne.n	80025b6 <HAL_RCC_OscConfig+0x56>
 80025b4:	e070      	b.n	8002698 <HAL_RCC_OscConfig+0x138>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d000      	beq.n	80025c0 <HAL_RCC_OscConfig+0x60>
 80025be:	e06b      	b.n	8002698 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e2da      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d107      	bne.n	80025dc <HAL_RCC_OscConfig+0x7c>
 80025cc:	4bb0      	ldr	r3, [pc, #704]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	4baf      	ldr	r3, [pc, #700]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80025d2:	2180      	movs	r1, #128	; 0x80
 80025d4:	0249      	lsls	r1, r1, #9
 80025d6:	430a      	orrs	r2, r1
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	e02f      	b.n	800263c <HAL_RCC_OscConfig+0xdc>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d10c      	bne.n	80025fe <HAL_RCC_OscConfig+0x9e>
 80025e4:	4baa      	ldr	r3, [pc, #680]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	4ba9      	ldr	r3, [pc, #676]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80025ea:	49aa      	ldr	r1, [pc, #680]	; (8002894 <HAL_RCC_OscConfig+0x334>)
 80025ec:	400a      	ands	r2, r1
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	4ba7      	ldr	r3, [pc, #668]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	4ba6      	ldr	r3, [pc, #664]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80025f6:	49a8      	ldr	r1, [pc, #672]	; (8002898 <HAL_RCC_OscConfig+0x338>)
 80025f8:	400a      	ands	r2, r1
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	e01e      	b.n	800263c <HAL_RCC_OscConfig+0xdc>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	2b05      	cmp	r3, #5
 8002604:	d10e      	bne.n	8002624 <HAL_RCC_OscConfig+0xc4>
 8002606:	4ba2      	ldr	r3, [pc, #648]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	4ba1      	ldr	r3, [pc, #644]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 800260c:	2180      	movs	r1, #128	; 0x80
 800260e:	02c9      	lsls	r1, r1, #11
 8002610:	430a      	orrs	r2, r1
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	4b9e      	ldr	r3, [pc, #632]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	4b9d      	ldr	r3, [pc, #628]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 800261a:	2180      	movs	r1, #128	; 0x80
 800261c:	0249      	lsls	r1, r1, #9
 800261e:	430a      	orrs	r2, r1
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	e00b      	b.n	800263c <HAL_RCC_OscConfig+0xdc>
 8002624:	4b9a      	ldr	r3, [pc, #616]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	4b99      	ldr	r3, [pc, #612]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 800262a:	499a      	ldr	r1, [pc, #616]	; (8002894 <HAL_RCC_OscConfig+0x334>)
 800262c:	400a      	ands	r2, r1
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	4b97      	ldr	r3, [pc, #604]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	4b96      	ldr	r3, [pc, #600]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002636:	4998      	ldr	r1, [pc, #608]	; (8002898 <HAL_RCC_OscConfig+0x338>)
 8002638:	400a      	ands	r2, r1
 800263a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d014      	beq.n	800266e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002644:	f7fe fef8 	bl	8001438 <HAL_GetTick>
 8002648:	0003      	movs	r3, r0
 800264a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800264c:	e008      	b.n	8002660 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800264e:	f7fe fef3 	bl	8001438 <HAL_GetTick>
 8002652:	0002      	movs	r2, r0
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b64      	cmp	r3, #100	; 0x64
 800265a:	d901      	bls.n	8002660 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e28c      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002660:	4b8b      	ldr	r3, [pc, #556]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	2380      	movs	r3, #128	; 0x80
 8002666:	029b      	lsls	r3, r3, #10
 8002668:	4013      	ands	r3, r2
 800266a:	d0f0      	beq.n	800264e <HAL_RCC_OscConfig+0xee>
 800266c:	e015      	b.n	800269a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800266e:	f7fe fee3 	bl	8001438 <HAL_GetTick>
 8002672:	0003      	movs	r3, r0
 8002674:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002678:	f7fe fede 	bl	8001438 <HAL_GetTick>
 800267c:	0002      	movs	r2, r0
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b64      	cmp	r3, #100	; 0x64
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e277      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800268a:	4b81      	ldr	r3, [pc, #516]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	2380      	movs	r3, #128	; 0x80
 8002690:	029b      	lsls	r3, r3, #10
 8002692:	4013      	ands	r3, r2
 8002694:	d1f0      	bne.n	8002678 <HAL_RCC_OscConfig+0x118>
 8002696:	e000      	b.n	800269a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002698:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	2202      	movs	r2, #2
 80026a0:	4013      	ands	r3, r2
 80026a2:	d100      	bne.n	80026a6 <HAL_RCC_OscConfig+0x146>
 80026a4:	e069      	b.n	800277a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80026a6:	4b7a      	ldr	r3, [pc, #488]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	220c      	movs	r2, #12
 80026ac:	4013      	ands	r3, r2
 80026ae:	d00b      	beq.n	80026c8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80026b0:	4b77      	ldr	r3, [pc, #476]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	220c      	movs	r2, #12
 80026b6:	4013      	ands	r3, r2
 80026b8:	2b08      	cmp	r3, #8
 80026ba:	d11c      	bne.n	80026f6 <HAL_RCC_OscConfig+0x196>
 80026bc:	4b74      	ldr	r3, [pc, #464]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	2380      	movs	r3, #128	; 0x80
 80026c2:	025b      	lsls	r3, r3, #9
 80026c4:	4013      	ands	r3, r2
 80026c6:	d116      	bne.n	80026f6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026c8:	4b71      	ldr	r3, [pc, #452]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2202      	movs	r2, #2
 80026ce:	4013      	ands	r3, r2
 80026d0:	d005      	beq.n	80026de <HAL_RCC_OscConfig+0x17e>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d001      	beq.n	80026de <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e24d      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026de:	4b6c      	ldr	r3, [pc, #432]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	22f8      	movs	r2, #248	; 0xf8
 80026e4:	4393      	bics	r3, r2
 80026e6:	0019      	movs	r1, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	00da      	lsls	r2, r3, #3
 80026ee:	4b68      	ldr	r3, [pc, #416]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80026f0:	430a      	orrs	r2, r1
 80026f2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026f4:	e041      	b.n	800277a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d024      	beq.n	8002748 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026fe:	4b64      	ldr	r3, [pc, #400]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	4b63      	ldr	r3, [pc, #396]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002704:	2101      	movs	r1, #1
 8002706:	430a      	orrs	r2, r1
 8002708:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270a:	f7fe fe95 	bl	8001438 <HAL_GetTick>
 800270e:	0003      	movs	r3, r0
 8002710:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002714:	f7fe fe90 	bl	8001438 <HAL_GetTick>
 8002718:	0002      	movs	r2, r0
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e229      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002726:	4b5a      	ldr	r3, [pc, #360]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2202      	movs	r2, #2
 800272c:	4013      	ands	r3, r2
 800272e:	d0f1      	beq.n	8002714 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002730:	4b57      	ldr	r3, [pc, #348]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	22f8      	movs	r2, #248	; 0xf8
 8002736:	4393      	bics	r3, r2
 8002738:	0019      	movs	r1, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	691b      	ldr	r3, [r3, #16]
 800273e:	00da      	lsls	r2, r3, #3
 8002740:	4b53      	ldr	r3, [pc, #332]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002742:	430a      	orrs	r2, r1
 8002744:	601a      	str	r2, [r3, #0]
 8002746:	e018      	b.n	800277a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002748:	4b51      	ldr	r3, [pc, #324]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	4b50      	ldr	r3, [pc, #320]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 800274e:	2101      	movs	r1, #1
 8002750:	438a      	bics	r2, r1
 8002752:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002754:	f7fe fe70 	bl	8001438 <HAL_GetTick>
 8002758:	0003      	movs	r3, r0
 800275a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800275c:	e008      	b.n	8002770 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800275e:	f7fe fe6b 	bl	8001438 <HAL_GetTick>
 8002762:	0002      	movs	r2, r0
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d901      	bls.n	8002770 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e204      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002770:	4b47      	ldr	r3, [pc, #284]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2202      	movs	r2, #2
 8002776:	4013      	ands	r3, r2
 8002778:	d1f1      	bne.n	800275e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2208      	movs	r2, #8
 8002780:	4013      	ands	r3, r2
 8002782:	d036      	beq.n	80027f2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	69db      	ldr	r3, [r3, #28]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d019      	beq.n	80027c0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800278c:	4b40      	ldr	r3, [pc, #256]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 800278e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002790:	4b3f      	ldr	r3, [pc, #252]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002792:	2101      	movs	r1, #1
 8002794:	430a      	orrs	r2, r1
 8002796:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002798:	f7fe fe4e 	bl	8001438 <HAL_GetTick>
 800279c:	0003      	movs	r3, r0
 800279e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027a0:	e008      	b.n	80027b4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027a2:	f7fe fe49 	bl	8001438 <HAL_GetTick>
 80027a6:	0002      	movs	r2, r0
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d901      	bls.n	80027b4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e1e2      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027b4:	4b36      	ldr	r3, [pc, #216]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80027b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b8:	2202      	movs	r2, #2
 80027ba:	4013      	ands	r3, r2
 80027bc:	d0f1      	beq.n	80027a2 <HAL_RCC_OscConfig+0x242>
 80027be:	e018      	b.n	80027f2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027c0:	4b33      	ldr	r3, [pc, #204]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80027c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027c4:	4b32      	ldr	r3, [pc, #200]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80027c6:	2101      	movs	r1, #1
 80027c8:	438a      	bics	r2, r1
 80027ca:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027cc:	f7fe fe34 	bl	8001438 <HAL_GetTick>
 80027d0:	0003      	movs	r3, r0
 80027d2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027d6:	f7fe fe2f 	bl	8001438 <HAL_GetTick>
 80027da:	0002      	movs	r2, r0
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e1c8      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027e8:	4b29      	ldr	r3, [pc, #164]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 80027ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ec:	2202      	movs	r2, #2
 80027ee:	4013      	ands	r3, r2
 80027f0:	d1f1      	bne.n	80027d6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2204      	movs	r2, #4
 80027f8:	4013      	ands	r3, r2
 80027fa:	d100      	bne.n	80027fe <HAL_RCC_OscConfig+0x29e>
 80027fc:	e0b6      	b.n	800296c <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027fe:	231f      	movs	r3, #31
 8002800:	18fb      	adds	r3, r7, r3
 8002802:	2200      	movs	r2, #0
 8002804:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002806:	4b22      	ldr	r3, [pc, #136]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002808:	69da      	ldr	r2, [r3, #28]
 800280a:	2380      	movs	r3, #128	; 0x80
 800280c:	055b      	lsls	r3, r3, #21
 800280e:	4013      	ands	r3, r2
 8002810:	d111      	bne.n	8002836 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002812:	4b1f      	ldr	r3, [pc, #124]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002814:	69da      	ldr	r2, [r3, #28]
 8002816:	4b1e      	ldr	r3, [pc, #120]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002818:	2180      	movs	r1, #128	; 0x80
 800281a:	0549      	lsls	r1, r1, #21
 800281c:	430a      	orrs	r2, r1
 800281e:	61da      	str	r2, [r3, #28]
 8002820:	4b1b      	ldr	r3, [pc, #108]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002822:	69da      	ldr	r2, [r3, #28]
 8002824:	2380      	movs	r3, #128	; 0x80
 8002826:	055b      	lsls	r3, r3, #21
 8002828:	4013      	ands	r3, r2
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800282e:	231f      	movs	r3, #31
 8002830:	18fb      	adds	r3, r7, r3
 8002832:	2201      	movs	r2, #1
 8002834:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002836:	4b19      	ldr	r3, [pc, #100]	; (800289c <HAL_RCC_OscConfig+0x33c>)
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	2380      	movs	r3, #128	; 0x80
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	4013      	ands	r3, r2
 8002840:	d11a      	bne.n	8002878 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002842:	4b16      	ldr	r3, [pc, #88]	; (800289c <HAL_RCC_OscConfig+0x33c>)
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	4b15      	ldr	r3, [pc, #84]	; (800289c <HAL_RCC_OscConfig+0x33c>)
 8002848:	2180      	movs	r1, #128	; 0x80
 800284a:	0049      	lsls	r1, r1, #1
 800284c:	430a      	orrs	r2, r1
 800284e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002850:	f7fe fdf2 	bl	8001438 <HAL_GetTick>
 8002854:	0003      	movs	r3, r0
 8002856:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800285a:	f7fe fded 	bl	8001438 <HAL_GetTick>
 800285e:	0002      	movs	r2, r0
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b64      	cmp	r3, #100	; 0x64
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e186      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800286c:	4b0b      	ldr	r3, [pc, #44]	; (800289c <HAL_RCC_OscConfig+0x33c>)
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	2380      	movs	r3, #128	; 0x80
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	4013      	ands	r3, r2
 8002876:	d0f0      	beq.n	800285a <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d10f      	bne.n	80028a0 <HAL_RCC_OscConfig+0x340>
 8002880:	4b03      	ldr	r3, [pc, #12]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002882:	6a1a      	ldr	r2, [r3, #32]
 8002884:	4b02      	ldr	r3, [pc, #8]	; (8002890 <HAL_RCC_OscConfig+0x330>)
 8002886:	2101      	movs	r1, #1
 8002888:	430a      	orrs	r2, r1
 800288a:	621a      	str	r2, [r3, #32]
 800288c:	e036      	b.n	80028fc <HAL_RCC_OscConfig+0x39c>
 800288e:	46c0      	nop			; (mov r8, r8)
 8002890:	40021000 	.word	0x40021000
 8002894:	fffeffff 	.word	0xfffeffff
 8002898:	fffbffff 	.word	0xfffbffff
 800289c:	40007000 	.word	0x40007000
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d10c      	bne.n	80028c2 <HAL_RCC_OscConfig+0x362>
 80028a8:	4bb6      	ldr	r3, [pc, #728]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028aa:	6a1a      	ldr	r2, [r3, #32]
 80028ac:	4bb5      	ldr	r3, [pc, #724]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028ae:	2101      	movs	r1, #1
 80028b0:	438a      	bics	r2, r1
 80028b2:	621a      	str	r2, [r3, #32]
 80028b4:	4bb3      	ldr	r3, [pc, #716]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028b6:	6a1a      	ldr	r2, [r3, #32]
 80028b8:	4bb2      	ldr	r3, [pc, #712]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028ba:	2104      	movs	r1, #4
 80028bc:	438a      	bics	r2, r1
 80028be:	621a      	str	r2, [r3, #32]
 80028c0:	e01c      	b.n	80028fc <HAL_RCC_OscConfig+0x39c>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	2b05      	cmp	r3, #5
 80028c8:	d10c      	bne.n	80028e4 <HAL_RCC_OscConfig+0x384>
 80028ca:	4bae      	ldr	r3, [pc, #696]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028cc:	6a1a      	ldr	r2, [r3, #32]
 80028ce:	4bad      	ldr	r3, [pc, #692]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028d0:	2104      	movs	r1, #4
 80028d2:	430a      	orrs	r2, r1
 80028d4:	621a      	str	r2, [r3, #32]
 80028d6:	4bab      	ldr	r3, [pc, #684]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028d8:	6a1a      	ldr	r2, [r3, #32]
 80028da:	4baa      	ldr	r3, [pc, #680]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028dc:	2101      	movs	r1, #1
 80028de:	430a      	orrs	r2, r1
 80028e0:	621a      	str	r2, [r3, #32]
 80028e2:	e00b      	b.n	80028fc <HAL_RCC_OscConfig+0x39c>
 80028e4:	4ba7      	ldr	r3, [pc, #668]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028e6:	6a1a      	ldr	r2, [r3, #32]
 80028e8:	4ba6      	ldr	r3, [pc, #664]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028ea:	2101      	movs	r1, #1
 80028ec:	438a      	bics	r2, r1
 80028ee:	621a      	str	r2, [r3, #32]
 80028f0:	4ba4      	ldr	r3, [pc, #656]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028f2:	6a1a      	ldr	r2, [r3, #32]
 80028f4:	4ba3      	ldr	r3, [pc, #652]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80028f6:	2104      	movs	r1, #4
 80028f8:	438a      	bics	r2, r1
 80028fa:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d014      	beq.n	800292e <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002904:	f7fe fd98 	bl	8001438 <HAL_GetTick>
 8002908:	0003      	movs	r3, r0
 800290a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800290c:	e009      	b.n	8002922 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800290e:	f7fe fd93 	bl	8001438 <HAL_GetTick>
 8002912:	0002      	movs	r2, r0
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	4a9b      	ldr	r2, [pc, #620]	; (8002b88 <HAL_RCC_OscConfig+0x628>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e12b      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002922:	4b98      	ldr	r3, [pc, #608]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	2202      	movs	r2, #2
 8002928:	4013      	ands	r3, r2
 800292a:	d0f0      	beq.n	800290e <HAL_RCC_OscConfig+0x3ae>
 800292c:	e013      	b.n	8002956 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800292e:	f7fe fd83 	bl	8001438 <HAL_GetTick>
 8002932:	0003      	movs	r3, r0
 8002934:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002936:	e009      	b.n	800294c <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002938:	f7fe fd7e 	bl	8001438 <HAL_GetTick>
 800293c:	0002      	movs	r2, r0
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	4a91      	ldr	r2, [pc, #580]	; (8002b88 <HAL_RCC_OscConfig+0x628>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d901      	bls.n	800294c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e116      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800294c:	4b8d      	ldr	r3, [pc, #564]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	2202      	movs	r2, #2
 8002952:	4013      	ands	r3, r2
 8002954:	d1f0      	bne.n	8002938 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002956:	231f      	movs	r3, #31
 8002958:	18fb      	adds	r3, r7, r3
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d105      	bne.n	800296c <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002960:	4b88      	ldr	r3, [pc, #544]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002962:	69da      	ldr	r2, [r3, #28]
 8002964:	4b87      	ldr	r3, [pc, #540]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002966:	4989      	ldr	r1, [pc, #548]	; (8002b8c <HAL_RCC_OscConfig+0x62c>)
 8002968:	400a      	ands	r2, r1
 800296a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2210      	movs	r2, #16
 8002972:	4013      	ands	r3, r2
 8002974:	d063      	beq.n	8002a3e <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d12a      	bne.n	80029d4 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800297e:	4b81      	ldr	r3, [pc, #516]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002980:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002982:	4b80      	ldr	r3, [pc, #512]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002984:	2104      	movs	r1, #4
 8002986:	430a      	orrs	r2, r1
 8002988:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800298a:	4b7e      	ldr	r3, [pc, #504]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 800298c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800298e:	4b7d      	ldr	r3, [pc, #500]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002990:	2101      	movs	r1, #1
 8002992:	430a      	orrs	r2, r1
 8002994:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002996:	f7fe fd4f 	bl	8001438 <HAL_GetTick>
 800299a:	0003      	movs	r3, r0
 800299c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80029a0:	f7fe fd4a 	bl	8001438 <HAL_GetTick>
 80029a4:	0002      	movs	r2, r0
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e0e3      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80029b2:	4b74      	ldr	r3, [pc, #464]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80029b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029b6:	2202      	movs	r2, #2
 80029b8:	4013      	ands	r3, r2
 80029ba:	d0f1      	beq.n	80029a0 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80029bc:	4b71      	ldr	r3, [pc, #452]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80029be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c0:	22f8      	movs	r2, #248	; 0xf8
 80029c2:	4393      	bics	r3, r2
 80029c4:	0019      	movs	r1, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	00da      	lsls	r2, r3, #3
 80029cc:	4b6d      	ldr	r3, [pc, #436]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80029ce:	430a      	orrs	r2, r1
 80029d0:	635a      	str	r2, [r3, #52]	; 0x34
 80029d2:	e034      	b.n	8002a3e <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	695b      	ldr	r3, [r3, #20]
 80029d8:	3305      	adds	r3, #5
 80029da:	d111      	bne.n	8002a00 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80029dc:	4b69      	ldr	r3, [pc, #420]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80029de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029e0:	4b68      	ldr	r3, [pc, #416]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80029e2:	2104      	movs	r1, #4
 80029e4:	438a      	bics	r2, r1
 80029e6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80029e8:	4b66      	ldr	r3, [pc, #408]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80029ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029ec:	22f8      	movs	r2, #248	; 0xf8
 80029ee:	4393      	bics	r3, r2
 80029f0:	0019      	movs	r1, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	00da      	lsls	r2, r3, #3
 80029f8:	4b62      	ldr	r3, [pc, #392]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 80029fa:	430a      	orrs	r2, r1
 80029fc:	635a      	str	r2, [r3, #52]	; 0x34
 80029fe:	e01e      	b.n	8002a3e <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a00:	4b60      	ldr	r3, [pc, #384]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002a02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a04:	4b5f      	ldr	r3, [pc, #380]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002a06:	2104      	movs	r1, #4
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002a0c:	4b5d      	ldr	r3, [pc, #372]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002a0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a10:	4b5c      	ldr	r3, [pc, #368]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002a12:	2101      	movs	r1, #1
 8002a14:	438a      	bics	r2, r1
 8002a16:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a18:	f7fe fd0e 	bl	8001438 <HAL_GetTick>
 8002a1c:	0003      	movs	r3, r0
 8002a1e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002a20:	e008      	b.n	8002a34 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002a22:	f7fe fd09 	bl	8001438 <HAL_GetTick>
 8002a26:	0002      	movs	r2, r0
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d901      	bls.n	8002a34 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e0a2      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002a34:	4b53      	ldr	r3, [pc, #332]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002a36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a38:	2202      	movs	r2, #2
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	d1f1      	bne.n	8002a22 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a1b      	ldr	r3, [r3, #32]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d100      	bne.n	8002a48 <HAL_RCC_OscConfig+0x4e8>
 8002a46:	e097      	b.n	8002b78 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a48:	4b4e      	ldr	r3, [pc, #312]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	220c      	movs	r2, #12
 8002a4e:	4013      	ands	r3, r2
 8002a50:	2b08      	cmp	r3, #8
 8002a52:	d100      	bne.n	8002a56 <HAL_RCC_OscConfig+0x4f6>
 8002a54:	e06b      	b.n	8002b2e <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a1b      	ldr	r3, [r3, #32]
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d14c      	bne.n	8002af8 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a5e:	4b49      	ldr	r3, [pc, #292]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	4b48      	ldr	r3, [pc, #288]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002a64:	494a      	ldr	r1, [pc, #296]	; (8002b90 <HAL_RCC_OscConfig+0x630>)
 8002a66:	400a      	ands	r2, r1
 8002a68:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6a:	f7fe fce5 	bl	8001438 <HAL_GetTick>
 8002a6e:	0003      	movs	r3, r0
 8002a70:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a72:	e008      	b.n	8002a86 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a74:	f7fe fce0 	bl	8001438 <HAL_GetTick>
 8002a78:	0002      	movs	r2, r0
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e079      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a86:	4b3f      	ldr	r3, [pc, #252]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	2380      	movs	r3, #128	; 0x80
 8002a8c:	049b      	lsls	r3, r3, #18
 8002a8e:	4013      	ands	r3, r2
 8002a90:	d1f0      	bne.n	8002a74 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a92:	4b3c      	ldr	r3, [pc, #240]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a96:	220f      	movs	r2, #15
 8002a98:	4393      	bics	r3, r2
 8002a9a:	0019      	movs	r1, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aa0:	4b38      	ldr	r3, [pc, #224]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	62da      	str	r2, [r3, #44]	; 0x2c
 8002aa6:	4b37      	ldr	r3, [pc, #220]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	4a3a      	ldr	r2, [pc, #232]	; (8002b94 <HAL_RCC_OscConfig+0x634>)
 8002aac:	4013      	ands	r3, r2
 8002aae:	0019      	movs	r1, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	4b32      	ldr	r3, [pc, #200]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002abc:	430a      	orrs	r2, r1
 8002abe:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ac0:	4b30      	ldr	r3, [pc, #192]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	4b2f      	ldr	r3, [pc, #188]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002ac6:	2180      	movs	r1, #128	; 0x80
 8002ac8:	0449      	lsls	r1, r1, #17
 8002aca:	430a      	orrs	r2, r1
 8002acc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ace:	f7fe fcb3 	bl	8001438 <HAL_GetTick>
 8002ad2:	0003      	movs	r3, r0
 8002ad4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ad6:	e008      	b.n	8002aea <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ad8:	f7fe fcae 	bl	8001438 <HAL_GetTick>
 8002adc:	0002      	movs	r2, r0
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e047      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002aea:	4b26      	ldr	r3, [pc, #152]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	2380      	movs	r3, #128	; 0x80
 8002af0:	049b      	lsls	r3, r3, #18
 8002af2:	4013      	ands	r3, r2
 8002af4:	d0f0      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x578>
 8002af6:	e03f      	b.n	8002b78 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002af8:	4b22      	ldr	r3, [pc, #136]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	4b21      	ldr	r3, [pc, #132]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002afe:	4924      	ldr	r1, [pc, #144]	; (8002b90 <HAL_RCC_OscConfig+0x630>)
 8002b00:	400a      	ands	r2, r1
 8002b02:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b04:	f7fe fc98 	bl	8001438 <HAL_GetTick>
 8002b08:	0003      	movs	r3, r0
 8002b0a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b0c:	e008      	b.n	8002b20 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b0e:	f7fe fc93 	bl	8001438 <HAL_GetTick>
 8002b12:	0002      	movs	r2, r0
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e02c      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b20:	4b18      	ldr	r3, [pc, #96]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	2380      	movs	r3, #128	; 0x80
 8002b26:	049b      	lsls	r3, r3, #18
 8002b28:	4013      	ands	r3, r2
 8002b2a:	d1f0      	bne.n	8002b0e <HAL_RCC_OscConfig+0x5ae>
 8002b2c:	e024      	b.n	8002b78 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d101      	bne.n	8002b3a <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e01f      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002b3a:	4b12      	ldr	r3, [pc, #72]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002b40:	4b10      	ldr	r3, [pc, #64]	; (8002b84 <HAL_RCC_OscConfig+0x624>)
 8002b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b44:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	2380      	movs	r3, #128	; 0x80
 8002b4a:	025b      	lsls	r3, r3, #9
 8002b4c:	401a      	ands	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d10e      	bne.n	8002b74 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	220f      	movs	r2, #15
 8002b5a:	401a      	ands	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d107      	bne.n	8002b74 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	23f0      	movs	r3, #240	; 0xf0
 8002b68:	039b      	lsls	r3, r3, #14
 8002b6a:	401a      	ands	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d001      	beq.n	8002b78 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e000      	b.n	8002b7a <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	b008      	add	sp, #32
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	46c0      	nop			; (mov r8, r8)
 8002b84:	40021000 	.word	0x40021000
 8002b88:	00001388 	.word	0x00001388
 8002b8c:	efffffff 	.word	0xefffffff
 8002b90:	feffffff 	.word	0xfeffffff
 8002b94:	ffc2ffff 	.word	0xffc2ffff

08002b98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d101      	bne.n	8002bac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e0b3      	b.n	8002d14 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bac:	4b5b      	ldr	r3, [pc, #364]	; (8002d1c <HAL_RCC_ClockConfig+0x184>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	683a      	ldr	r2, [r7, #0]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d911      	bls.n	8002bde <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bba:	4b58      	ldr	r3, [pc, #352]	; (8002d1c <HAL_RCC_ClockConfig+0x184>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	4393      	bics	r3, r2
 8002bc2:	0019      	movs	r1, r3
 8002bc4:	4b55      	ldr	r3, [pc, #340]	; (8002d1c <HAL_RCC_ClockConfig+0x184>)
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bcc:	4b53      	ldr	r3, [pc, #332]	; (8002d1c <HAL_RCC_ClockConfig+0x184>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	683a      	ldr	r2, [r7, #0]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d001      	beq.n	8002bde <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e09a      	b.n	8002d14 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2202      	movs	r2, #2
 8002be4:	4013      	ands	r3, r2
 8002be6:	d015      	beq.n	8002c14 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2204      	movs	r2, #4
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d006      	beq.n	8002c00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002bf2:	4b4b      	ldr	r3, [pc, #300]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002bf4:	685a      	ldr	r2, [r3, #4]
 8002bf6:	4b4a      	ldr	r3, [pc, #296]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002bf8:	21e0      	movs	r1, #224	; 0xe0
 8002bfa:	00c9      	lsls	r1, r1, #3
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c00:	4b47      	ldr	r3, [pc, #284]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	22f0      	movs	r2, #240	; 0xf0
 8002c06:	4393      	bics	r3, r2
 8002c08:	0019      	movs	r1, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689a      	ldr	r2, [r3, #8]
 8002c0e:	4b44      	ldr	r3, [pc, #272]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002c10:	430a      	orrs	r2, r1
 8002c12:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d040      	beq.n	8002ca0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d107      	bne.n	8002c36 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c26:	4b3e      	ldr	r3, [pc, #248]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	2380      	movs	r3, #128	; 0x80
 8002c2c:	029b      	lsls	r3, r3, #10
 8002c2e:	4013      	ands	r3, r2
 8002c30:	d114      	bne.n	8002c5c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e06e      	b.n	8002d14 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d107      	bne.n	8002c4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c3e:	4b38      	ldr	r3, [pc, #224]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	2380      	movs	r3, #128	; 0x80
 8002c44:	049b      	lsls	r3, r3, #18
 8002c46:	4013      	ands	r3, r2
 8002c48:	d108      	bne.n	8002c5c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e062      	b.n	8002d14 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c4e:	4b34      	ldr	r3, [pc, #208]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2202      	movs	r2, #2
 8002c54:	4013      	ands	r3, r2
 8002c56:	d101      	bne.n	8002c5c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e05b      	b.n	8002d14 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c5c:	4b30      	ldr	r3, [pc, #192]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	2203      	movs	r2, #3
 8002c62:	4393      	bics	r3, r2
 8002c64:	0019      	movs	r1, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685a      	ldr	r2, [r3, #4]
 8002c6a:	4b2d      	ldr	r3, [pc, #180]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c70:	f7fe fbe2 	bl	8001438 <HAL_GetTick>
 8002c74:	0003      	movs	r3, r0
 8002c76:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c78:	e009      	b.n	8002c8e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c7a:	f7fe fbdd 	bl	8001438 <HAL_GetTick>
 8002c7e:	0002      	movs	r2, r0
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	4a27      	ldr	r2, [pc, #156]	; (8002d24 <HAL_RCC_ClockConfig+0x18c>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e042      	b.n	8002d14 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8e:	4b24      	ldr	r3, [pc, #144]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	220c      	movs	r2, #12
 8002c94:	401a      	ands	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d1ec      	bne.n	8002c7a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ca0:	4b1e      	ldr	r3, [pc, #120]	; (8002d1c <HAL_RCC_ClockConfig+0x184>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d211      	bcs.n	8002cd2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cae:	4b1b      	ldr	r3, [pc, #108]	; (8002d1c <HAL_RCC_ClockConfig+0x184>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	4393      	bics	r3, r2
 8002cb6:	0019      	movs	r1, r3
 8002cb8:	4b18      	ldr	r3, [pc, #96]	; (8002d1c <HAL_RCC_ClockConfig+0x184>)
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cc0:	4b16      	ldr	r3, [pc, #88]	; (8002d1c <HAL_RCC_ClockConfig+0x184>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d001      	beq.n	8002cd2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e020      	b.n	8002d14 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2204      	movs	r2, #4
 8002cd8:	4013      	ands	r3, r2
 8002cda:	d009      	beq.n	8002cf0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002cdc:	4b10      	ldr	r3, [pc, #64]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	4a11      	ldr	r2, [pc, #68]	; (8002d28 <HAL_RCC_ClockConfig+0x190>)
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	0019      	movs	r1, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	68da      	ldr	r2, [r3, #12]
 8002cea:	4b0d      	ldr	r3, [pc, #52]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002cec:	430a      	orrs	r2, r1
 8002cee:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002cf0:	f000 f820 	bl	8002d34 <HAL_RCC_GetSysClockFreq>
 8002cf4:	0001      	movs	r1, r0
 8002cf6:	4b0a      	ldr	r3, [pc, #40]	; (8002d20 <HAL_RCC_ClockConfig+0x188>)
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	091b      	lsrs	r3, r3, #4
 8002cfc:	220f      	movs	r2, #15
 8002cfe:	4013      	ands	r3, r2
 8002d00:	4a0a      	ldr	r2, [pc, #40]	; (8002d2c <HAL_RCC_ClockConfig+0x194>)
 8002d02:	5cd3      	ldrb	r3, [r2, r3]
 8002d04:	000a      	movs	r2, r1
 8002d06:	40da      	lsrs	r2, r3
 8002d08:	4b09      	ldr	r3, [pc, #36]	; (8002d30 <HAL_RCC_ClockConfig+0x198>)
 8002d0a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d0c:	2000      	movs	r0, #0
 8002d0e:	f7fe fb4d 	bl	80013ac <HAL_InitTick>
  
  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	0018      	movs	r0, r3
 8002d16:	46bd      	mov	sp, r7
 8002d18:	b004      	add	sp, #16
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40022000 	.word	0x40022000
 8002d20:	40021000 	.word	0x40021000
 8002d24:	00001388 	.word	0x00001388
 8002d28:	fffff8ff 	.word	0xfffff8ff
 8002d2c:	080046f4 	.word	0x080046f4
 8002d30:	20000008 	.word	0x20000008

08002d34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d34:	b590      	push	{r4, r7, lr}
 8002d36:	b08f      	sub	sp, #60	; 0x3c
 8002d38:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002d3a:	2314      	movs	r3, #20
 8002d3c:	18fb      	adds	r3, r7, r3
 8002d3e:	4a2b      	ldr	r2, [pc, #172]	; (8002dec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d40:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002d42:	c313      	stmia	r3!, {r0, r1, r4}
 8002d44:	6812      	ldr	r2, [r2, #0]
 8002d46:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002d48:	1d3b      	adds	r3, r7, #4
 8002d4a:	4a29      	ldr	r2, [pc, #164]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d4c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002d4e:	c313      	stmia	r3!, {r0, r1, r4}
 8002d50:	6812      	ldr	r2, [r2, #0]
 8002d52:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d54:	2300      	movs	r3, #0
 8002d56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d58:	2300      	movs	r3, #0
 8002d5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	637b      	str	r3, [r7, #52]	; 0x34
 8002d60:	2300      	movs	r3, #0
 8002d62:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002d68:	4b22      	ldr	r3, [pc, #136]	; (8002df4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d70:	220c      	movs	r2, #12
 8002d72:	4013      	ands	r3, r2
 8002d74:	2b04      	cmp	r3, #4
 8002d76:	d002      	beq.n	8002d7e <HAL_RCC_GetSysClockFreq+0x4a>
 8002d78:	2b08      	cmp	r3, #8
 8002d7a:	d003      	beq.n	8002d84 <HAL_RCC_GetSysClockFreq+0x50>
 8002d7c:	e02d      	b.n	8002dda <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d7e:	4b1e      	ldr	r3, [pc, #120]	; (8002df8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d80:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d82:	e02d      	b.n	8002de0 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d86:	0c9b      	lsrs	r3, r3, #18
 8002d88:	220f      	movs	r2, #15
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	2214      	movs	r2, #20
 8002d8e:	18ba      	adds	r2, r7, r2
 8002d90:	5cd3      	ldrb	r3, [r2, r3]
 8002d92:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002d94:	4b17      	ldr	r3, [pc, #92]	; (8002df4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d98:	220f      	movs	r2, #15
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	1d3a      	adds	r2, r7, #4
 8002d9e:	5cd3      	ldrb	r3, [r2, r3]
 8002da0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002da2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002da4:	2380      	movs	r3, #128	; 0x80
 8002da6:	025b      	lsls	r3, r3, #9
 8002da8:	4013      	ands	r3, r2
 8002daa:	d009      	beq.n	8002dc0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002dac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dae:	4812      	ldr	r0, [pc, #72]	; (8002df8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002db0:	f7fd f9aa 	bl	8000108 <__udivsi3>
 8002db4:	0003      	movs	r3, r0
 8002db6:	001a      	movs	r2, r3
 8002db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dba:	4353      	muls	r3, r2
 8002dbc:	637b      	str	r3, [r7, #52]	; 0x34
 8002dbe:	e009      	b.n	8002dd4 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002dc0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002dc2:	000a      	movs	r2, r1
 8002dc4:	0152      	lsls	r2, r2, #5
 8002dc6:	1a52      	subs	r2, r2, r1
 8002dc8:	0193      	lsls	r3, r2, #6
 8002dca:	1a9b      	subs	r3, r3, r2
 8002dcc:	00db      	lsls	r3, r3, #3
 8002dce:	185b      	adds	r3, r3, r1
 8002dd0:	021b      	lsls	r3, r3, #8
 8002dd2:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dd6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002dd8:	e002      	b.n	8002de0 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dda:	4b07      	ldr	r3, [pc, #28]	; (8002df8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002ddc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002dde:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002de2:	0018      	movs	r0, r3
 8002de4:	46bd      	mov	sp, r7
 8002de6:	b00f      	add	sp, #60	; 0x3c
 8002de8:	bd90      	pop	{r4, r7, pc}
 8002dea:	46c0      	nop			; (mov r8, r8)
 8002dec:	08004670 	.word	0x08004670
 8002df0:	08004680 	.word	0x08004680
 8002df4:	40021000 	.word	0x40021000
 8002df8:	007a1200 	.word	0x007a1200

08002dfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e04:	2300      	movs	r3, #0
 8002e06:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	2380      	movs	r3, #128	; 0x80
 8002e12:	025b      	lsls	r3, r3, #9
 8002e14:	4013      	ands	r3, r2
 8002e16:	d100      	bne.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002e18:	e08f      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002e1a:	2317      	movs	r3, #23
 8002e1c:	18fb      	adds	r3, r7, r3
 8002e1e:	2200      	movs	r2, #0
 8002e20:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e22:	4b5f      	ldr	r3, [pc, #380]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e24:	69da      	ldr	r2, [r3, #28]
 8002e26:	2380      	movs	r3, #128	; 0x80
 8002e28:	055b      	lsls	r3, r3, #21
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d111      	bne.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e2e:	4b5c      	ldr	r3, [pc, #368]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e30:	69da      	ldr	r2, [r3, #28]
 8002e32:	4b5b      	ldr	r3, [pc, #364]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e34:	2180      	movs	r1, #128	; 0x80
 8002e36:	0549      	lsls	r1, r1, #21
 8002e38:	430a      	orrs	r2, r1
 8002e3a:	61da      	str	r2, [r3, #28]
 8002e3c:	4b58      	ldr	r3, [pc, #352]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e3e:	69da      	ldr	r2, [r3, #28]
 8002e40:	2380      	movs	r3, #128	; 0x80
 8002e42:	055b      	lsls	r3, r3, #21
 8002e44:	4013      	ands	r3, r2
 8002e46:	60bb      	str	r3, [r7, #8]
 8002e48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e4a:	2317      	movs	r3, #23
 8002e4c:	18fb      	adds	r3, r7, r3
 8002e4e:	2201      	movs	r2, #1
 8002e50:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e52:	4b54      	ldr	r3, [pc, #336]	; (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	2380      	movs	r3, #128	; 0x80
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	d11a      	bne.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e5e:	4b51      	ldr	r3, [pc, #324]	; (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	4b50      	ldr	r3, [pc, #320]	; (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002e64:	2180      	movs	r1, #128	; 0x80
 8002e66:	0049      	lsls	r1, r1, #1
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e6c:	f7fe fae4 	bl	8001438 <HAL_GetTick>
 8002e70:	0003      	movs	r3, r0
 8002e72:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e74:	e008      	b.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e76:	f7fe fadf 	bl	8001438 <HAL_GetTick>
 8002e7a:	0002      	movs	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b64      	cmp	r3, #100	; 0x64
 8002e82:	d901      	bls.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e087      	b.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e88:	4b46      	ldr	r3, [pc, #280]	; (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	2380      	movs	r3, #128	; 0x80
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	4013      	ands	r3, r2
 8002e92:	d0f0      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e94:	4b42      	ldr	r3, [pc, #264]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002e96:	6a1a      	ldr	r2, [r3, #32]
 8002e98:	23c0      	movs	r3, #192	; 0xc0
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d034      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	23c0      	movs	r3, #192	; 0xc0
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	4013      	ands	r3, r2
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d02c      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002eb6:	4b3a      	ldr	r3, [pc, #232]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002eb8:	6a1b      	ldr	r3, [r3, #32]
 8002eba:	4a3b      	ldr	r2, [pc, #236]	; (8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ec0:	4b37      	ldr	r3, [pc, #220]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ec2:	6a1a      	ldr	r2, [r3, #32]
 8002ec4:	4b36      	ldr	r3, [pc, #216]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ec6:	2180      	movs	r1, #128	; 0x80
 8002ec8:	0249      	lsls	r1, r1, #9
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ece:	4b34      	ldr	r3, [pc, #208]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ed0:	6a1a      	ldr	r2, [r3, #32]
 8002ed2:	4b33      	ldr	r3, [pc, #204]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ed4:	4935      	ldr	r1, [pc, #212]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002ed6:	400a      	ands	r2, r1
 8002ed8:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002eda:	4b31      	ldr	r3, [pc, #196]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002edc:	68fa      	ldr	r2, [r7, #12]
 8002ede:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d013      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee8:	f7fe faa6 	bl	8001438 <HAL_GetTick>
 8002eec:	0003      	movs	r3, r0
 8002eee:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ef0:	e009      	b.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ef2:	f7fe faa1 	bl	8001438 <HAL_GetTick>
 8002ef6:	0002      	movs	r2, r0
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	4a2c      	ldr	r2, [pc, #176]	; (8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e048      	b.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x19c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f06:	4b26      	ldr	r3, [pc, #152]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f08:	6a1b      	ldr	r3, [r3, #32]
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	d0f0      	beq.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f10:	4b23      	ldr	r3, [pc, #140]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	4a24      	ldr	r2, [pc, #144]	; (8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f16:	4013      	ands	r3, r2
 8002f18:	0019      	movs	r1, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	4b20      	ldr	r3, [pc, #128]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f20:	430a      	orrs	r2, r1
 8002f22:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f24:	2317      	movs	r3, #23
 8002f26:	18fb      	adds	r3, r7, r3
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d105      	bne.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f2e:	4b1c      	ldr	r3, [pc, #112]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f30:	69da      	ldr	r2, [r3, #28]
 8002f32:	4b1b      	ldr	r3, [pc, #108]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f34:	491f      	ldr	r1, [pc, #124]	; (8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002f36:	400a      	ands	r2, r1
 8002f38:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	4013      	ands	r3, r2
 8002f42:	d009      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f44:	4b16      	ldr	r3, [pc, #88]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f48:	2203      	movs	r2, #3
 8002f4a:	4393      	bics	r3, r2
 8002f4c:	0019      	movs	r1, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	689a      	ldr	r2, [r3, #8]
 8002f52:	4b13      	ldr	r3, [pc, #76]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f54:	430a      	orrs	r2, r1
 8002f56:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2220      	movs	r2, #32
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d009      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f62:	4b0f      	ldr	r3, [pc, #60]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f66:	2210      	movs	r2, #16
 8002f68:	4393      	bics	r3, r2
 8002f6a:	0019      	movs	r1, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	68da      	ldr	r2, [r3, #12]
 8002f70:	4b0b      	ldr	r3, [pc, #44]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f72:	430a      	orrs	r2, r1
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	2380      	movs	r3, #128	; 0x80
 8002f7c:	00db      	lsls	r3, r3, #3
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d009      	beq.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002f82:	4b07      	ldr	r3, [pc, #28]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	2240      	movs	r2, #64	; 0x40
 8002f88:	4393      	bics	r3, r2
 8002f8a:	0019      	movs	r1, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	691a      	ldr	r2, [r3, #16]
 8002f90:	4b03      	ldr	r3, [pc, #12]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002f92:	430a      	orrs	r2, r1
 8002f94:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	0018      	movs	r0, r3
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	b006      	add	sp, #24
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	40007000 	.word	0x40007000
 8002fa8:	fffffcff 	.word	0xfffffcff
 8002fac:	fffeffff 	.word	0xfffeffff
 8002fb0:	00001388 	.word	0x00001388
 8002fb4:	efffffff 	.word	0xefffffff

08002fb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e01e      	b.n	8003008 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	223d      	movs	r2, #61	; 0x3d
 8002fce:	5c9b      	ldrb	r3, [r3, r2]
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d107      	bne.n	8002fe6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	223c      	movs	r2, #60	; 0x3c
 8002fda:	2100      	movs	r1, #0
 8002fdc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	f7fd ff07 	bl	8000df4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	223d      	movs	r2, #61	; 0x3d
 8002fea:	2102      	movs	r1, #2
 8002fec:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	3304      	adds	r3, #4
 8002ff6:	0019      	movs	r1, r3
 8002ff8:	0010      	movs	r0, r2
 8002ffa:	f000 fb9d 	bl	8003738 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	223d      	movs	r2, #61	; 0x3d
 8003002:	2101      	movs	r1, #1
 8003004:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003006:	2300      	movs	r3, #0
}
 8003008:	0018      	movs	r0, r3
 800300a:	46bd      	mov	sp, r7
 800300c:	b002      	add	sp, #8
 800300e:	bd80      	pop	{r7, pc}

08003010 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	68da      	ldr	r2, [r3, #12]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2101      	movs	r1, #1
 8003024:	430a      	orrs	r2, r1
 8003026:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	2207      	movs	r2, #7
 8003030:	4013      	ands	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2b06      	cmp	r3, #6
 8003038:	d007      	beq.n	800304a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2101      	movs	r1, #1
 8003046:	430a      	orrs	r2, r1
 8003048:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800304a:	2300      	movs	r3, #0
}
 800304c:	0018      	movs	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	b004      	add	sp, #16
 8003052:	bd80      	pop	{r7, pc}

08003054 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e01e      	b.n	80030a4 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	223d      	movs	r2, #61	; 0x3d
 800306a:	5c9b      	ldrb	r3, [r3, r2]
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d107      	bne.n	8003082 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	223c      	movs	r2, #60	; 0x3c
 8003076:	2100      	movs	r1, #0
 8003078:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	0018      	movs	r0, r3
 800307e:	f7fd fef7 	bl	8000e70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	223d      	movs	r2, #61	; 0x3d
 8003086:	2102      	movs	r1, #2
 8003088:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	3304      	adds	r3, #4
 8003092:	0019      	movs	r1, r3
 8003094:	0010      	movs	r0, r2
 8003096:	f000 fb4f 	bl	8003738 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	223d      	movs	r2, #61	; 0x3d
 800309e:	2101      	movs	r1, #1
 80030a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	0018      	movs	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b002      	add	sp, #8
 80030aa:	bd80      	pop	{r7, pc}

080030ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6839      	ldr	r1, [r7, #0]
 80030bc:	2201      	movs	r2, #1
 80030be:	0018      	movs	r0, r3
 80030c0:	f000 fe50 	bl	8003d64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a1a      	ldr	r2, [pc, #104]	; (8003134 <HAL_TIM_PWM_Start+0x88>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d00e      	beq.n	80030ec <HAL_TIM_PWM_Start+0x40>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a19      	ldr	r2, [pc, #100]	; (8003138 <HAL_TIM_PWM_Start+0x8c>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d009      	beq.n	80030ec <HAL_TIM_PWM_Start+0x40>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a17      	ldr	r2, [pc, #92]	; (800313c <HAL_TIM_PWM_Start+0x90>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d004      	beq.n	80030ec <HAL_TIM_PWM_Start+0x40>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a16      	ldr	r2, [pc, #88]	; (8003140 <HAL_TIM_PWM_Start+0x94>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d101      	bne.n	80030f0 <HAL_TIM_PWM_Start+0x44>
 80030ec:	2301      	movs	r3, #1
 80030ee:	e000      	b.n	80030f2 <HAL_TIM_PWM_Start+0x46>
 80030f0:	2300      	movs	r3, #0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d008      	beq.n	8003108 <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2180      	movs	r1, #128	; 0x80
 8003102:	0209      	lsls	r1, r1, #8
 8003104:	430a      	orrs	r2, r1
 8003106:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	2207      	movs	r2, #7
 8003110:	4013      	ands	r3, r2
 8003112:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2b06      	cmp	r3, #6
 8003118:	d007      	beq.n	800312a <HAL_TIM_PWM_Start+0x7e>
  {
    __HAL_TIM_ENABLE(htim);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2101      	movs	r1, #1
 8003126:	430a      	orrs	r2, r1
 8003128:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800312a:	2300      	movs	r3, #0
}
 800312c:	0018      	movs	r0, r3
 800312e:	46bd      	mov	sp, r7
 8003130:	b004      	add	sp, #16
 8003132:	bd80      	pop	{r7, pc}
 8003134:	40012c00 	.word	0x40012c00
 8003138:	40014000 	.word	0x40014000
 800313c:	40014400 	.word	0x40014400
 8003140:	40014800 	.word	0x40014800

08003144 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d101      	bne.n	8003158 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e02e      	b.n	80031b6 <HAL_TIM_OnePulse_Init+0x72>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	223d      	movs	r2, #61	; 0x3d
 800315c:	5c9b      	ldrb	r3, [r3, r2]
 800315e:	b2db      	uxtb	r3, r3
 8003160:	2b00      	cmp	r3, #0
 8003162:	d107      	bne.n	8003174 <HAL_TIM_OnePulse_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	223c      	movs	r2, #60	; 0x3c
 8003168:	2100      	movs	r1, #0
 800316a:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	0018      	movs	r0, r3
 8003170:	f000 f825 	bl	80031be <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	223d      	movs	r2, #61	; 0x3d
 8003178:	2102      	movs	r1, #2
 800317a:	5499      	strb	r1, [r3, r2]

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	3304      	adds	r3, #4
 8003184:	0019      	movs	r1, r3
 8003186:	0010      	movs	r0, r2
 8003188:	f000 fad6 	bl	8003738 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2108      	movs	r1, #8
 8003198:	438a      	bics	r2, r1
 800319a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	6819      	ldr	r1, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	223d      	movs	r2, #61	; 0x3d
 80031b0:	2101      	movs	r1, #1
 80031b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031b4:	2300      	movs	r3, #0
}
 80031b6:	0018      	movs	r0, r3
 80031b8:	46bd      	mov	sp, r7
 80031ba:	b002      	add	sp, #8
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b082      	sub	sp, #8
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80031c6:	46c0      	nop			; (mov r8, r8)
 80031c8:	46bd      	mov	sp, r7
 80031ca:	b002      	add	sp, #8
 80031cc:	bd80      	pop	{r7, pc}

080031ce <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b082      	sub	sp, #8
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	691b      	ldr	r3, [r3, #16]
 80031dc:	2202      	movs	r2, #2
 80031de:	4013      	ands	r3, r2
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d124      	bne.n	800322e <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	2202      	movs	r2, #2
 80031ec:	4013      	ands	r3, r2
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d11d      	bne.n	800322e <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2203      	movs	r2, #3
 80031f8:	4252      	negs	r2, r2
 80031fa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	2203      	movs	r2, #3
 800320a:	4013      	ands	r3, r2
 800320c:	d004      	beq.n	8003218 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	0018      	movs	r0, r3
 8003212:	f000 fa79 	bl	8003708 <HAL_TIM_IC_CaptureCallback>
 8003216:	e007      	b.n	8003228 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	0018      	movs	r0, r3
 800321c:	f000 fa6c 	bl	80036f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	0018      	movs	r0, r3
 8003224:	f000 fa78 	bl	8003718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	2204      	movs	r2, #4
 8003236:	4013      	ands	r3, r2
 8003238:	2b04      	cmp	r3, #4
 800323a:	d125      	bne.n	8003288 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	2204      	movs	r2, #4
 8003244:	4013      	ands	r3, r2
 8003246:	2b04      	cmp	r3, #4
 8003248:	d11e      	bne.n	8003288 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2205      	movs	r2, #5
 8003250:	4252      	negs	r2, r2
 8003252:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2202      	movs	r2, #2
 8003258:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	699a      	ldr	r2, [r3, #24]
 8003260:	23c0      	movs	r3, #192	; 0xc0
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	4013      	ands	r3, r2
 8003266:	d004      	beq.n	8003272 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	0018      	movs	r0, r3
 800326c:	f000 fa4c 	bl	8003708 <HAL_TIM_IC_CaptureCallback>
 8003270:	e007      	b.n	8003282 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	0018      	movs	r0, r3
 8003276:	f000 fa3f 	bl	80036f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	0018      	movs	r0, r3
 800327e:	f000 fa4b 	bl	8003718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	2208      	movs	r2, #8
 8003290:	4013      	ands	r3, r2
 8003292:	2b08      	cmp	r3, #8
 8003294:	d124      	bne.n	80032e0 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	2208      	movs	r2, #8
 800329e:	4013      	ands	r3, r2
 80032a0:	2b08      	cmp	r3, #8
 80032a2:	d11d      	bne.n	80032e0 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2209      	movs	r2, #9
 80032aa:	4252      	negs	r2, r2
 80032ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2204      	movs	r2, #4
 80032b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	69db      	ldr	r3, [r3, #28]
 80032ba:	2203      	movs	r2, #3
 80032bc:	4013      	ands	r3, r2
 80032be:	d004      	beq.n	80032ca <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	0018      	movs	r0, r3
 80032c4:	f000 fa20 	bl	8003708 <HAL_TIM_IC_CaptureCallback>
 80032c8:	e007      	b.n	80032da <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	0018      	movs	r0, r3
 80032ce:	f000 fa13 	bl	80036f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	0018      	movs	r0, r3
 80032d6:	f000 fa1f 	bl	8003718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	2210      	movs	r2, #16
 80032e8:	4013      	ands	r3, r2
 80032ea:	2b10      	cmp	r3, #16
 80032ec:	d125      	bne.n	800333a <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	2210      	movs	r2, #16
 80032f6:	4013      	ands	r3, r2
 80032f8:	2b10      	cmp	r3, #16
 80032fa:	d11e      	bne.n	800333a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2211      	movs	r2, #17
 8003302:	4252      	negs	r2, r2
 8003304:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2208      	movs	r2, #8
 800330a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	69da      	ldr	r2, [r3, #28]
 8003312:	23c0      	movs	r3, #192	; 0xc0
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4013      	ands	r3, r2
 8003318:	d004      	beq.n	8003324 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	0018      	movs	r0, r3
 800331e:	f000 f9f3 	bl	8003708 <HAL_TIM_IC_CaptureCallback>
 8003322:	e007      	b.n	8003334 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	0018      	movs	r0, r3
 8003328:	f000 f9e6 	bl	80036f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	0018      	movs	r0, r3
 8003330:	f000 f9f2 	bl	8003718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	2201      	movs	r2, #1
 8003342:	4013      	ands	r3, r2
 8003344:	2b01      	cmp	r3, #1
 8003346:	d10f      	bne.n	8003368 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	2201      	movs	r2, #1
 8003350:	4013      	ands	r3, r2
 8003352:	2b01      	cmp	r3, #1
 8003354:	d108      	bne.n	8003368 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2202      	movs	r2, #2
 800335c:	4252      	negs	r2, r2
 800335e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	0018      	movs	r0, r3
 8003364:	f000 f9c0 	bl	80036e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	2280      	movs	r2, #128	; 0x80
 8003370:	4013      	ands	r3, r2
 8003372:	2b80      	cmp	r3, #128	; 0x80
 8003374:	d10f      	bne.n	8003396 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	2280      	movs	r2, #128	; 0x80
 800337e:	4013      	ands	r3, r2
 8003380:	2b80      	cmp	r3, #128	; 0x80
 8003382:	d108      	bne.n	8003396 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2281      	movs	r2, #129	; 0x81
 800338a:	4252      	negs	r2, r2
 800338c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	0018      	movs	r0, r3
 8003392:	f000 fdcf 	bl	8003f34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	2240      	movs	r2, #64	; 0x40
 800339e:	4013      	ands	r3, r2
 80033a0:	2b40      	cmp	r3, #64	; 0x40
 80033a2:	d10f      	bne.n	80033c4 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	2240      	movs	r2, #64	; 0x40
 80033ac:	4013      	ands	r3, r2
 80033ae:	2b40      	cmp	r3, #64	; 0x40
 80033b0:	d108      	bne.n	80033c4 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2241      	movs	r2, #65	; 0x41
 80033b8:	4252      	negs	r2, r2
 80033ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	0018      	movs	r0, r3
 80033c0:	f000 f9b2 	bl	8003728 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	2220      	movs	r2, #32
 80033cc:	4013      	ands	r3, r2
 80033ce:	2b20      	cmp	r3, #32
 80033d0:	d10f      	bne.n	80033f2 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	2220      	movs	r2, #32
 80033da:	4013      	ands	r3, r2
 80033dc:	2b20      	cmp	r3, #32
 80033de:	d108      	bne.n	80033f2 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2221      	movs	r2, #33	; 0x21
 80033e6:	4252      	negs	r2, r2
 80033e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	0018      	movs	r0, r3
 80033ee:	f000 fd99 	bl	8003f24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033f2:	46c0      	nop			; (mov r8, r8)
 80033f4:	46bd      	mov	sp, r7
 80033f6:	b002      	add	sp, #8
 80033f8:	bd80      	pop	{r7, pc}
	...

080033fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	223c      	movs	r2, #60	; 0x3c
 800340c:	5c9b      	ldrb	r3, [r3, r2]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d101      	bne.n	8003416 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003412:	2302      	movs	r3, #2
 8003414:	e0a4      	b.n	8003560 <HAL_TIM_PWM_ConfigChannel+0x164>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	223c      	movs	r2, #60	; 0x3c
 800341a:	2101      	movs	r1, #1
 800341c:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	223d      	movs	r2, #61	; 0x3d
 8003422:	2102      	movs	r1, #2
 8003424:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2b04      	cmp	r3, #4
 800342a:	d029      	beq.n	8003480 <HAL_TIM_PWM_ConfigChannel+0x84>
 800342c:	d802      	bhi.n	8003434 <HAL_TIM_PWM_ConfigChannel+0x38>
 800342e:	2b00      	cmp	r3, #0
 8003430:	d005      	beq.n	800343e <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8003432:	e08c      	b.n	800354e <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8003434:	2b08      	cmp	r3, #8
 8003436:	d046      	beq.n	80034c6 <HAL_TIM_PWM_ConfigChannel+0xca>
 8003438:	2b0c      	cmp	r3, #12
 800343a:	d065      	beq.n	8003508 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 800343c:	e087      	b.n	800354e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	0011      	movs	r1, r2
 8003446:	0018      	movs	r0, r3
 8003448:	f000 f9f6 	bl	8003838 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	699a      	ldr	r2, [r3, #24]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2108      	movs	r1, #8
 8003458:	430a      	orrs	r2, r1
 800345a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	699a      	ldr	r2, [r3, #24]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2104      	movs	r1, #4
 8003468:	438a      	bics	r2, r1
 800346a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6999      	ldr	r1, [r3, #24]
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	691a      	ldr	r2, [r3, #16]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	619a      	str	r2, [r3, #24]
      break;
 800347e:	e066      	b.n	800354e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68ba      	ldr	r2, [r7, #8]
 8003486:	0011      	movs	r1, r2
 8003488:	0018      	movs	r0, r3
 800348a:	f000 fa5d 	bl	8003948 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	699a      	ldr	r2, [r3, #24]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2180      	movs	r1, #128	; 0x80
 800349a:	0109      	lsls	r1, r1, #4
 800349c:	430a      	orrs	r2, r1
 800349e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	699a      	ldr	r2, [r3, #24]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	492f      	ldr	r1, [pc, #188]	; (8003568 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 80034ac:	400a      	ands	r2, r1
 80034ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6999      	ldr	r1, [r3, #24]
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	021a      	lsls	r2, r3, #8
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	619a      	str	r2, [r3, #24]
      break;
 80034c4:	e043      	b.n	800354e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	68ba      	ldr	r2, [r7, #8]
 80034cc:	0011      	movs	r1, r2
 80034ce:	0018      	movs	r0, r3
 80034d0:	f000 fabe 	bl	8003a50 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	69da      	ldr	r2, [r3, #28]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2108      	movs	r1, #8
 80034e0:	430a      	orrs	r2, r1
 80034e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	69da      	ldr	r2, [r3, #28]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	2104      	movs	r1, #4
 80034f0:	438a      	bics	r2, r1
 80034f2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	69d9      	ldr	r1, [r3, #28]
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	691a      	ldr	r2, [r3, #16]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	61da      	str	r2, [r3, #28]
      break;
 8003506:	e022      	b.n	800354e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	0011      	movs	r1, r2
 8003510:	0018      	movs	r0, r3
 8003512:	f000 fb23 	bl	8003b5c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	69da      	ldr	r2, [r3, #28]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2180      	movs	r1, #128	; 0x80
 8003522:	0109      	lsls	r1, r1, #4
 8003524:	430a      	orrs	r2, r1
 8003526:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	69da      	ldr	r2, [r3, #28]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	490d      	ldr	r1, [pc, #52]	; (8003568 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8003534:	400a      	ands	r2, r1
 8003536:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	69d9      	ldr	r1, [r3, #28]
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	021a      	lsls	r2, r3, #8
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	430a      	orrs	r2, r1
 800354a:	61da      	str	r2, [r3, #28]
      break;
 800354c:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	223d      	movs	r2, #61	; 0x3d
 8003552:	2101      	movs	r1, #1
 8003554:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	223c      	movs	r2, #60	; 0x3c
 800355a:	2100      	movs	r1, #0
 800355c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800355e:	2300      	movs	r3, #0
}
 8003560:	0018      	movs	r0, r3
 8003562:	46bd      	mov	sp, r7
 8003564:	b004      	add	sp, #16
 8003566:	bd80      	pop	{r7, pc}
 8003568:	fffffbff 	.word	0xfffffbff

0800356c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	223c      	movs	r2, #60	; 0x3c
 800357a:	5c9b      	ldrb	r3, [r3, r2]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d101      	bne.n	8003584 <HAL_TIM_ConfigClockSource+0x18>
 8003580:	2302      	movs	r3, #2
 8003582:	e0ab      	b.n	80036dc <HAL_TIM_ConfigClockSource+0x170>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	223c      	movs	r2, #60	; 0x3c
 8003588:	2101      	movs	r1, #1
 800358a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	223d      	movs	r2, #61	; 0x3d
 8003590:	2102      	movs	r1, #2
 8003592:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2277      	movs	r2, #119	; 0x77
 80035a0:	4393      	bics	r3, r2
 80035a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4a4f      	ldr	r2, [pc, #316]	; (80036e4 <HAL_TIM_ConfigClockSource+0x178>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2b40      	cmp	r3, #64	; 0x40
 80035ba:	d100      	bne.n	80035be <HAL_TIM_ConfigClockSource+0x52>
 80035bc:	e06b      	b.n	8003696 <HAL_TIM_ConfigClockSource+0x12a>
 80035be:	d80e      	bhi.n	80035de <HAL_TIM_ConfigClockSource+0x72>
 80035c0:	2b10      	cmp	r3, #16
 80035c2:	d100      	bne.n	80035c6 <HAL_TIM_ConfigClockSource+0x5a>
 80035c4:	e077      	b.n	80036b6 <HAL_TIM_ConfigClockSource+0x14a>
 80035c6:	d803      	bhi.n	80035d0 <HAL_TIM_ConfigClockSource+0x64>
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d100      	bne.n	80035ce <HAL_TIM_ConfigClockSource+0x62>
 80035cc:	e073      	b.n	80036b6 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80035ce:	e07c      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80035d0:	2b20      	cmp	r3, #32
 80035d2:	d100      	bne.n	80035d6 <HAL_TIM_ConfigClockSource+0x6a>
 80035d4:	e06f      	b.n	80036b6 <HAL_TIM_ConfigClockSource+0x14a>
 80035d6:	2b30      	cmp	r3, #48	; 0x30
 80035d8:	d100      	bne.n	80035dc <HAL_TIM_ConfigClockSource+0x70>
 80035da:	e06c      	b.n	80036b6 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 80035dc:	e075      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80035de:	2b70      	cmp	r3, #112	; 0x70
 80035e0:	d00e      	beq.n	8003600 <HAL_TIM_ConfigClockSource+0x94>
 80035e2:	d804      	bhi.n	80035ee <HAL_TIM_ConfigClockSource+0x82>
 80035e4:	2b50      	cmp	r3, #80	; 0x50
 80035e6:	d036      	beq.n	8003656 <HAL_TIM_ConfigClockSource+0xea>
 80035e8:	2b60      	cmp	r3, #96	; 0x60
 80035ea:	d044      	beq.n	8003676 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 80035ec:	e06d      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80035ee:	2280      	movs	r2, #128	; 0x80
 80035f0:	0152      	lsls	r2, r2, #5
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d068      	beq.n	80036c8 <HAL_TIM_ConfigClockSource+0x15c>
 80035f6:	2280      	movs	r2, #128	; 0x80
 80035f8:	0192      	lsls	r2, r2, #6
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d017      	beq.n	800362e <HAL_TIM_ConfigClockSource+0xc2>
      break;
 80035fe:	e064      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6818      	ldr	r0, [r3, #0]
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	6899      	ldr	r1, [r3, #8]
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	f000 fb88 	bl	8003d24 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2277      	movs	r2, #119	; 0x77
 8003620:	4313      	orrs	r3, r2
 8003622:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	609a      	str	r2, [r3, #8]
      break;
 800362c:	e04d      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6818      	ldr	r0, [r3, #0]
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	6899      	ldr	r1, [r3, #8]
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	f000 fb71 	bl	8003d24 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	689a      	ldr	r2, [r3, #8]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2180      	movs	r1, #128	; 0x80
 800364e:	01c9      	lsls	r1, r1, #7
 8003650:	430a      	orrs	r2, r1
 8003652:	609a      	str	r2, [r3, #8]
      break;
 8003654:	e039      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6818      	ldr	r0, [r3, #0]
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	6859      	ldr	r1, [r3, #4]
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	001a      	movs	r2, r3
 8003664:	f000 fae4 	bl	8003c30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2150      	movs	r1, #80	; 0x50
 800366e:	0018      	movs	r0, r3
 8003670:	f000 fb3e 	bl	8003cf0 <TIM_ITRx_SetConfig>
      break;
 8003674:	e029      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6818      	ldr	r0, [r3, #0]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	6859      	ldr	r1, [r3, #4]
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	001a      	movs	r2, r3
 8003684:	f000 fb02 	bl	8003c8c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2160      	movs	r1, #96	; 0x60
 800368e:	0018      	movs	r0, r3
 8003690:	f000 fb2e 	bl	8003cf0 <TIM_ITRx_SetConfig>
      break;
 8003694:	e019      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	6859      	ldr	r1, [r3, #4]
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	001a      	movs	r2, r3
 80036a4:	f000 fac4 	bl	8003c30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2140      	movs	r1, #64	; 0x40
 80036ae:	0018      	movs	r0, r3
 80036b0:	f000 fb1e 	bl	8003cf0 <TIM_ITRx_SetConfig>
      break;
 80036b4:	e009      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	0019      	movs	r1, r3
 80036c0:	0010      	movs	r0, r2
 80036c2:	f000 fb15 	bl	8003cf0 <TIM_ITRx_SetConfig>
      break;
 80036c6:	e000      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x15e>
      break;
 80036c8:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	223d      	movs	r2, #61	; 0x3d
 80036ce:	2101      	movs	r1, #1
 80036d0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	223c      	movs	r2, #60	; 0x3c
 80036d6:	2100      	movs	r1, #0
 80036d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	0018      	movs	r0, r3
 80036de:	46bd      	mov	sp, r7
 80036e0:	b004      	add	sp, #16
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	ffff00ff 	.word	0xffff00ff

080036e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80036f0:	46c0      	nop			; (mov r8, r8)
 80036f2:	46bd      	mov	sp, r7
 80036f4:	b002      	add	sp, #8
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003700:	46c0      	nop			; (mov r8, r8)
 8003702:	46bd      	mov	sp, r7
 8003704:	b002      	add	sp, #8
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003710:	46c0      	nop			; (mov r8, r8)
 8003712:	46bd      	mov	sp, r7
 8003714:	b002      	add	sp, #8
 8003716:	bd80      	pop	{r7, pc}

08003718 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003720:	46c0      	nop			; (mov r8, r8)
 8003722:	46bd      	mov	sp, r7
 8003724:	b002      	add	sp, #8
 8003726:	bd80      	pop	{r7, pc}

08003728 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003730:	46c0      	nop			; (mov r8, r8)
 8003732:	46bd      	mov	sp, r7
 8003734:	b002      	add	sp, #8
 8003736:	bd80      	pop	{r7, pc}

08003738 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	4a34      	ldr	r2, [pc, #208]	; (800381c <TIM_Base_SetConfig+0xe4>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d008      	beq.n	8003762 <TIM_Base_SetConfig+0x2a>
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	2380      	movs	r3, #128	; 0x80
 8003754:	05db      	lsls	r3, r3, #23
 8003756:	429a      	cmp	r2, r3
 8003758:	d003      	beq.n	8003762 <TIM_Base_SetConfig+0x2a>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a30      	ldr	r2, [pc, #192]	; (8003820 <TIM_Base_SetConfig+0xe8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d108      	bne.n	8003774 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2270      	movs	r2, #112	; 0x70
 8003766:	4393      	bics	r3, r2
 8003768:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	4313      	orrs	r3, r2
 8003772:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a29      	ldr	r2, [pc, #164]	; (800381c <TIM_Base_SetConfig+0xe4>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d018      	beq.n	80037ae <TIM_Base_SetConfig+0x76>
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	2380      	movs	r3, #128	; 0x80
 8003780:	05db      	lsls	r3, r3, #23
 8003782:	429a      	cmp	r2, r3
 8003784:	d013      	beq.n	80037ae <TIM_Base_SetConfig+0x76>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a25      	ldr	r2, [pc, #148]	; (8003820 <TIM_Base_SetConfig+0xe8>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d00f      	beq.n	80037ae <TIM_Base_SetConfig+0x76>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a24      	ldr	r2, [pc, #144]	; (8003824 <TIM_Base_SetConfig+0xec>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d00b      	beq.n	80037ae <TIM_Base_SetConfig+0x76>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a23      	ldr	r2, [pc, #140]	; (8003828 <TIM_Base_SetConfig+0xf0>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d007      	beq.n	80037ae <TIM_Base_SetConfig+0x76>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a22      	ldr	r2, [pc, #136]	; (800382c <TIM_Base_SetConfig+0xf4>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d003      	beq.n	80037ae <TIM_Base_SetConfig+0x76>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a21      	ldr	r2, [pc, #132]	; (8003830 <TIM_Base_SetConfig+0xf8>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d108      	bne.n	80037c0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	4a20      	ldr	r2, [pc, #128]	; (8003834 <TIM_Base_SetConfig+0xfc>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	4313      	orrs	r3, r2
 80037be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2280      	movs	r2, #128	; 0x80
 80037c4:	4393      	bics	r3, r2
 80037c6:	001a      	movs	r2, r3
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	689a      	ldr	r2, [r3, #8]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a0c      	ldr	r2, [pc, #48]	; (800381c <TIM_Base_SetConfig+0xe4>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d00b      	beq.n	8003806 <TIM_Base_SetConfig+0xce>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a0d      	ldr	r2, [pc, #52]	; (8003828 <TIM_Base_SetConfig+0xf0>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d007      	beq.n	8003806 <TIM_Base_SetConfig+0xce>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a0c      	ldr	r2, [pc, #48]	; (800382c <TIM_Base_SetConfig+0xf4>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d003      	beq.n	8003806 <TIM_Base_SetConfig+0xce>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a0b      	ldr	r2, [pc, #44]	; (8003830 <TIM_Base_SetConfig+0xf8>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d103      	bne.n	800380e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	691a      	ldr	r2, [r3, #16]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2201      	movs	r2, #1
 8003812:	615a      	str	r2, [r3, #20]
}
 8003814:	46c0      	nop			; (mov r8, r8)
 8003816:	46bd      	mov	sp, r7
 8003818:	b004      	add	sp, #16
 800381a:	bd80      	pop	{r7, pc}
 800381c:	40012c00 	.word	0x40012c00
 8003820:	40000400 	.word	0x40000400
 8003824:	40002000 	.word	0x40002000
 8003828:	40014000 	.word	0x40014000
 800382c:	40014400 	.word	0x40014400
 8003830:	40014800 	.word	0x40014800
 8003834:	fffffcff 	.word	0xfffffcff

08003838 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	2201      	movs	r2, #1
 8003848:	4393      	bics	r3, r2
 800384a:	001a      	movs	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2270      	movs	r2, #112	; 0x70
 8003866:	4393      	bics	r3, r2
 8003868:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2203      	movs	r2, #3
 800386e:	4393      	bics	r3, r2
 8003870:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	4313      	orrs	r3, r2
 800387a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	2202      	movs	r2, #2
 8003880:	4393      	bics	r3, r2
 8003882:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	697a      	ldr	r2, [r7, #20]
 800388a:	4313      	orrs	r3, r2
 800388c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a27      	ldr	r2, [pc, #156]	; (8003930 <TIM_OC1_SetConfig+0xf8>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d00b      	beq.n	80038ae <TIM_OC1_SetConfig+0x76>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a26      	ldr	r2, [pc, #152]	; (8003934 <TIM_OC1_SetConfig+0xfc>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d007      	beq.n	80038ae <TIM_OC1_SetConfig+0x76>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a25      	ldr	r2, [pc, #148]	; (8003938 <TIM_OC1_SetConfig+0x100>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d003      	beq.n	80038ae <TIM_OC1_SetConfig+0x76>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a24      	ldr	r2, [pc, #144]	; (800393c <TIM_OC1_SetConfig+0x104>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d10c      	bne.n	80038c8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	2208      	movs	r2, #8
 80038b2:	4393      	bics	r3, r2
 80038b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	4313      	orrs	r3, r2
 80038be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	2204      	movs	r2, #4
 80038c4:	4393      	bics	r3, r2
 80038c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a19      	ldr	r2, [pc, #100]	; (8003930 <TIM_OC1_SetConfig+0xf8>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d00b      	beq.n	80038e8 <TIM_OC1_SetConfig+0xb0>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a18      	ldr	r2, [pc, #96]	; (8003934 <TIM_OC1_SetConfig+0xfc>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d007      	beq.n	80038e8 <TIM_OC1_SetConfig+0xb0>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a17      	ldr	r2, [pc, #92]	; (8003938 <TIM_OC1_SetConfig+0x100>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d003      	beq.n	80038e8 <TIM_OC1_SetConfig+0xb0>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4a16      	ldr	r2, [pc, #88]	; (800393c <TIM_OC1_SetConfig+0x104>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d111      	bne.n	800390c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	4a15      	ldr	r2, [pc, #84]	; (8003940 <TIM_OC1_SetConfig+0x108>)
 80038ec:	4013      	ands	r3, r2
 80038ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	4a14      	ldr	r2, [pc, #80]	; (8003944 <TIM_OC1_SetConfig+0x10c>)
 80038f4:	4013      	ands	r3, r2
 80038f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	4313      	orrs	r3, r2
 8003900:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	693a      	ldr	r2, [r7, #16]
 8003908:	4313      	orrs	r3, r2
 800390a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	68fa      	ldr	r2, [r7, #12]
 8003916:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685a      	ldr	r2, [r3, #4]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	697a      	ldr	r2, [r7, #20]
 8003924:	621a      	str	r2, [r3, #32]
}
 8003926:	46c0      	nop			; (mov r8, r8)
 8003928:	46bd      	mov	sp, r7
 800392a:	b006      	add	sp, #24
 800392c:	bd80      	pop	{r7, pc}
 800392e:	46c0      	nop			; (mov r8, r8)
 8003930:	40012c00 	.word	0x40012c00
 8003934:	40014000 	.word	0x40014000
 8003938:	40014400 	.word	0x40014400
 800393c:	40014800 	.word	0x40014800
 8003940:	fffffeff 	.word	0xfffffeff
 8003944:	fffffdff 	.word	0xfffffdff

08003948 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a1b      	ldr	r3, [r3, #32]
 8003956:	2210      	movs	r2, #16
 8003958:	4393      	bics	r3, r2
 800395a:	001a      	movs	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a1b      	ldr	r3, [r3, #32]
 8003964:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	4a2e      	ldr	r2, [pc, #184]	; (8003a30 <TIM_OC2_SetConfig+0xe8>)
 8003976:	4013      	ands	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	4a2d      	ldr	r2, [pc, #180]	; (8003a34 <TIM_OC2_SetConfig+0xec>)
 800397e:	4013      	ands	r3, r2
 8003980:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	021b      	lsls	r3, r3, #8
 8003988:	68fa      	ldr	r2, [r7, #12]
 800398a:	4313      	orrs	r3, r2
 800398c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	2220      	movs	r2, #32
 8003992:	4393      	bics	r3, r2
 8003994:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	011b      	lsls	r3, r3, #4
 800399c:	697a      	ldr	r2, [r7, #20]
 800399e:	4313      	orrs	r3, r2
 80039a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a24      	ldr	r2, [pc, #144]	; (8003a38 <TIM_OC2_SetConfig+0xf0>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d10d      	bne.n	80039c6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	2280      	movs	r2, #128	; 0x80
 80039ae:	4393      	bics	r3, r2
 80039b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	011b      	lsls	r3, r3, #4
 80039b8:	697a      	ldr	r2, [r7, #20]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2240      	movs	r2, #64	; 0x40
 80039c2:	4393      	bics	r3, r2
 80039c4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a1b      	ldr	r2, [pc, #108]	; (8003a38 <TIM_OC2_SetConfig+0xf0>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d00b      	beq.n	80039e6 <TIM_OC2_SetConfig+0x9e>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a1a      	ldr	r2, [pc, #104]	; (8003a3c <TIM_OC2_SetConfig+0xf4>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d007      	beq.n	80039e6 <TIM_OC2_SetConfig+0x9e>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a19      	ldr	r2, [pc, #100]	; (8003a40 <TIM_OC2_SetConfig+0xf8>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d003      	beq.n	80039e6 <TIM_OC2_SetConfig+0x9e>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a18      	ldr	r2, [pc, #96]	; (8003a44 <TIM_OC2_SetConfig+0xfc>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d113      	bne.n	8003a0e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	4a17      	ldr	r2, [pc, #92]	; (8003a48 <TIM_OC2_SetConfig+0x100>)
 80039ea:	4013      	ands	r3, r2
 80039ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	4a16      	ldr	r2, [pc, #88]	; (8003a4c <TIM_OC2_SetConfig+0x104>)
 80039f2:	4013      	ands	r3, r2
 80039f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685a      	ldr	r2, [r3, #4]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	621a      	str	r2, [r3, #32]
}
 8003a28:	46c0      	nop			; (mov r8, r8)
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	b006      	add	sp, #24
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	ffff8fff 	.word	0xffff8fff
 8003a34:	fffffcff 	.word	0xfffffcff
 8003a38:	40012c00 	.word	0x40012c00
 8003a3c:	40014000 	.word	0x40014000
 8003a40:	40014400 	.word	0x40014400
 8003a44:	40014800 	.word	0x40014800
 8003a48:	fffffbff 	.word	0xfffffbff
 8003a4c:	fffff7ff 	.word	0xfffff7ff

08003a50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b086      	sub	sp, #24
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	4a35      	ldr	r2, [pc, #212]	; (8003b34 <TIM_OC3_SetConfig+0xe4>)
 8003a60:	401a      	ands	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a1b      	ldr	r3, [r3, #32]
 8003a6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2270      	movs	r2, #112	; 0x70
 8003a7c:	4393      	bics	r3, r2
 8003a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2203      	movs	r2, #3
 8003a84:	4393      	bics	r3, r2
 8003a86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	4a28      	ldr	r2, [pc, #160]	; (8003b38 <TIM_OC3_SetConfig+0xe8>)
 8003a96:	4013      	ands	r3, r2
 8003a98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	021b      	lsls	r3, r3, #8
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a24      	ldr	r2, [pc, #144]	; (8003b3c <TIM_OC3_SetConfig+0xec>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d10d      	bne.n	8003aca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	4a23      	ldr	r2, [pc, #140]	; (8003b40 <TIM_OC3_SetConfig+0xf0>)
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	021b      	lsls	r3, r3, #8
 8003abc:	697a      	ldr	r2, [r7, #20]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	4a1f      	ldr	r2, [pc, #124]	; (8003b44 <TIM_OC3_SetConfig+0xf4>)
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a1b      	ldr	r2, [pc, #108]	; (8003b3c <TIM_OC3_SetConfig+0xec>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d00b      	beq.n	8003aea <TIM_OC3_SetConfig+0x9a>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a1c      	ldr	r2, [pc, #112]	; (8003b48 <TIM_OC3_SetConfig+0xf8>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d007      	beq.n	8003aea <TIM_OC3_SetConfig+0x9a>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a1b      	ldr	r2, [pc, #108]	; (8003b4c <TIM_OC3_SetConfig+0xfc>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d003      	beq.n	8003aea <TIM_OC3_SetConfig+0x9a>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a1a      	ldr	r2, [pc, #104]	; (8003b50 <TIM_OC3_SetConfig+0x100>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d113      	bne.n	8003b12 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	4a19      	ldr	r2, [pc, #100]	; (8003b54 <TIM_OC3_SetConfig+0x104>)
 8003aee:	4013      	ands	r3, r2
 8003af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	4a18      	ldr	r2, [pc, #96]	; (8003b58 <TIM_OC3_SetConfig+0x108>)
 8003af6:	4013      	ands	r3, r2
 8003af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	621a      	str	r2, [r3, #32]
}
 8003b2c:	46c0      	nop			; (mov r8, r8)
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	b006      	add	sp, #24
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	fffffeff 	.word	0xfffffeff
 8003b38:	fffffdff 	.word	0xfffffdff
 8003b3c:	40012c00 	.word	0x40012c00
 8003b40:	fffff7ff 	.word	0xfffff7ff
 8003b44:	fffffbff 	.word	0xfffffbff
 8003b48:	40014000 	.word	0x40014000
 8003b4c:	40014400 	.word	0x40014400
 8003b50:	40014800 	.word	0x40014800
 8003b54:	ffffefff 	.word	0xffffefff
 8003b58:	ffffdfff 	.word	0xffffdfff

08003b5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	4a28      	ldr	r2, [pc, #160]	; (8003c0c <TIM_OC4_SetConfig+0xb0>)
 8003b6c:	401a      	ands	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a1b      	ldr	r3, [r3, #32]
 8003b76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	69db      	ldr	r3, [r3, #28]
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	4a22      	ldr	r2, [pc, #136]	; (8003c10 <TIM_OC4_SetConfig+0xb4>)
 8003b88:	4013      	ands	r3, r2
 8003b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	4a21      	ldr	r2, [pc, #132]	; (8003c14 <TIM_OC4_SetConfig+0xb8>)
 8003b90:	4013      	ands	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	021b      	lsls	r3, r3, #8
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4a1d      	ldr	r2, [pc, #116]	; (8003c18 <TIM_OC4_SetConfig+0xbc>)
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	031b      	lsls	r3, r3, #12
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a19      	ldr	r2, [pc, #100]	; (8003c1c <TIM_OC4_SetConfig+0xc0>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d00b      	beq.n	8003bd4 <TIM_OC4_SetConfig+0x78>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a18      	ldr	r2, [pc, #96]	; (8003c20 <TIM_OC4_SetConfig+0xc4>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d007      	beq.n	8003bd4 <TIM_OC4_SetConfig+0x78>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a17      	ldr	r2, [pc, #92]	; (8003c24 <TIM_OC4_SetConfig+0xc8>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d003      	beq.n	8003bd4 <TIM_OC4_SetConfig+0x78>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a16      	ldr	r2, [pc, #88]	; (8003c28 <TIM_OC4_SetConfig+0xcc>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d109      	bne.n	8003be8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	4a15      	ldr	r2, [pc, #84]	; (8003c2c <TIM_OC4_SetConfig+0xd0>)
 8003bd8:	4013      	ands	r3, r2
 8003bda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	019b      	lsls	r3, r3, #6
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	68fa      	ldr	r2, [r7, #12]
 8003bf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685a      	ldr	r2, [r3, #4]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	621a      	str	r2, [r3, #32]
}
 8003c02:	46c0      	nop			; (mov r8, r8)
 8003c04:	46bd      	mov	sp, r7
 8003c06:	b006      	add	sp, #24
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	46c0      	nop			; (mov r8, r8)
 8003c0c:	ffffefff 	.word	0xffffefff
 8003c10:	ffff8fff 	.word	0xffff8fff
 8003c14:	fffffcff 	.word	0xfffffcff
 8003c18:	ffffdfff 	.word	0xffffdfff
 8003c1c:	40012c00 	.word	0x40012c00
 8003c20:	40014000 	.word	0x40014000
 8003c24:	40014400 	.word	0x40014400
 8003c28:	40014800 	.word	0x40014800
 8003c2c:	ffffbfff 	.word	0xffffbfff

08003c30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b086      	sub	sp, #24
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6a1b      	ldr	r3, [r3, #32]
 8003c40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	2201      	movs	r2, #1
 8003c48:	4393      	bics	r3, r2
 8003c4a:	001a      	movs	r2, r3
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	22f0      	movs	r2, #240	; 0xf0
 8003c5a:	4393      	bics	r3, r2
 8003c5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	011b      	lsls	r3, r3, #4
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	220a      	movs	r2, #10
 8003c6c:	4393      	bics	r3, r2
 8003c6e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	697a      	ldr	r2, [r7, #20]
 8003c82:	621a      	str	r2, [r3, #32]
}
 8003c84:	46c0      	nop			; (mov r8, r8)
 8003c86:	46bd      	mov	sp, r7
 8003c88:	b006      	add	sp, #24
 8003c8a:	bd80      	pop	{r7, pc}

08003c8c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b086      	sub	sp, #24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	2210      	movs	r2, #16
 8003c9e:	4393      	bics	r3, r2
 8003ca0:	001a      	movs	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6a1b      	ldr	r3, [r3, #32]
 8003cb0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	4a0d      	ldr	r2, [pc, #52]	; (8003cec <TIM_TI2_ConfigInputStage+0x60>)
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	031b      	lsls	r3, r3, #12
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	22a0      	movs	r2, #160	; 0xa0
 8003cc8:	4393      	bics	r3, r2
 8003cca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	011b      	lsls	r3, r3, #4
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	621a      	str	r2, [r3, #32]
}
 8003ce2:	46c0      	nop			; (mov r8, r8)
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	b006      	add	sp, #24
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	46c0      	nop			; (mov r8, r8)
 8003cec:	ffff0fff 	.word	0xffff0fff

08003cf0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2270      	movs	r2, #112	; 0x70
 8003d04:	4393      	bics	r3, r2
 8003d06:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d08:	683a      	ldr	r2, [r7, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	2207      	movs	r2, #7
 8003d10:	4313      	orrs	r3, r2
 8003d12:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	609a      	str	r2, [r3, #8]
}
 8003d1a:	46c0      	nop			; (mov r8, r8)
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	b004      	add	sp, #16
 8003d20:	bd80      	pop	{r7, pc}
	...

08003d24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
 8003d30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	4a09      	ldr	r2, [pc, #36]	; (8003d60 <TIM_ETR_SetConfig+0x3c>)
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	021a      	lsls	r2, r3, #8
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	431a      	orrs	r2, r3
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	697a      	ldr	r2, [r7, #20]
 8003d56:	609a      	str	r2, [r3, #8]
}
 8003d58:	46c0      	nop			; (mov r8, r8)
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	b006      	add	sp, #24
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	ffff00ff 	.word	0xffff00ff

08003d64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b086      	sub	sp, #24
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	221f      	movs	r2, #31
 8003d74:	4013      	ands	r3, r2
 8003d76:	2201      	movs	r2, #1
 8003d78:	409a      	lsls	r2, r3
 8003d7a:	0013      	movs	r3, r2
 8003d7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	43d2      	mvns	r2, r2
 8003d86:	401a      	ands	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6a1a      	ldr	r2, [r3, #32]
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	211f      	movs	r1, #31
 8003d94:	400b      	ands	r3, r1
 8003d96:	6879      	ldr	r1, [r7, #4]
 8003d98:	4099      	lsls	r1, r3
 8003d9a:	000b      	movs	r3, r1
 8003d9c:	431a      	orrs	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	621a      	str	r2, [r3, #32]
}
 8003da2:	46c0      	nop			; (mov r8, r8)
 8003da4:	46bd      	mov	sp, r7
 8003da6:	b006      	add	sp, #24
 8003da8:	bd80      	pop	{r7, pc}
	...

08003dac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	223c      	movs	r2, #60	; 0x3c
 8003dba:	5c9b      	ldrb	r3, [r3, r2]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d101      	bne.n	8003dc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	e047      	b.n	8003e54 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	223c      	movs	r2, #60	; 0x3c
 8003dc8:	2101      	movs	r1, #1
 8003dca:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	223d      	movs	r2, #61	; 0x3d
 8003dd0:	2102      	movs	r1, #2
 8003dd2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2270      	movs	r2, #112	; 0x70
 8003de8:	4393      	bics	r3, r2
 8003dea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a16      	ldr	r2, [pc, #88]	; (8003e5c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d00f      	beq.n	8003e28 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	2380      	movs	r3, #128	; 0x80
 8003e0e:	05db      	lsls	r3, r3, #23
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d009      	beq.n	8003e28 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a11      	ldr	r2, [pc, #68]	; (8003e60 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d004      	beq.n	8003e28 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a10      	ldr	r2, [pc, #64]	; (8003e64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d10c      	bne.n	8003e42 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	2280      	movs	r2, #128	; 0x80
 8003e2c:	4393      	bics	r3, r2
 8003e2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	68ba      	ldr	r2, [r7, #8]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68ba      	ldr	r2, [r7, #8]
 8003e40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	223d      	movs	r2, #61	; 0x3d
 8003e46:	2101      	movs	r1, #1
 8003e48:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	223c      	movs	r2, #60	; 0x3c
 8003e4e:	2100      	movs	r1, #0
 8003e50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	0018      	movs	r0, r3
 8003e56:	46bd      	mov	sp, r7
 8003e58:	b004      	add	sp, #16
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	40012c00 	.word	0x40012c00
 8003e60:	40000400 	.word	0x40000400
 8003e64:	40014000 	.word	0x40014000

08003e68 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003e72:	2300      	movs	r3, #0
 8003e74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	223c      	movs	r2, #60	; 0x3c
 8003e7a:	5c9b      	ldrb	r3, [r3, r2]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d101      	bne.n	8003e84 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003e80:	2302      	movs	r3, #2
 8003e82:	e03e      	b.n	8003f02 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	223c      	movs	r2, #60	; 0x3c
 8003e88:	2101      	movs	r1, #1
 8003e8a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	22ff      	movs	r2, #255	; 0xff
 8003e90:	4393      	bics	r3, r2
 8003e92:	001a      	movs	r2, r3
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4a1b      	ldr	r2, [pc, #108]	; (8003f0c <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8003ea0:	401a      	ands	r2, r3
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	4a18      	ldr	r2, [pc, #96]	; (8003f10 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8003eae:	401a      	ands	r2, r3
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	4a16      	ldr	r2, [pc, #88]	; (8003f14 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8003ebc:	401a      	ands	r2, r3
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	4a13      	ldr	r2, [pc, #76]	; (8003f18 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8003eca:	401a      	ands	r2, r3
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4a11      	ldr	r2, [pc, #68]	; (8003f1c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8003ed8:	401a      	ands	r2, r3
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	4a0e      	ldr	r2, [pc, #56]	; (8003f20 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8003ee6:	401a      	ands	r2, r3
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	69db      	ldr	r3, [r3, #28]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68fa      	ldr	r2, [r7, #12]
 8003ef6:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	223c      	movs	r2, #60	; 0x3c
 8003efc:	2100      	movs	r1, #0
 8003efe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	0018      	movs	r0, r3
 8003f04:	46bd      	mov	sp, r7
 8003f06:	b004      	add	sp, #16
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	46c0      	nop			; (mov r8, r8)
 8003f0c:	fffffcff 	.word	0xfffffcff
 8003f10:	fffffbff 	.word	0xfffffbff
 8003f14:	fffff7ff 	.word	0xfffff7ff
 8003f18:	ffffefff 	.word	0xffffefff
 8003f1c:	ffffdfff 	.word	0xffffdfff
 8003f20:	ffffbfff 	.word	0xffffbfff

08003f24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f2c:	46c0      	nop			; (mov r8, r8)
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	b002      	add	sp, #8
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f3c:	46c0      	nop			; (mov r8, r8)
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	b002      	add	sp, #8
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6819      	ldr	r1, [r3, #0]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	68ba      	ldr	r2, [r7, #8]
 8003f58:	435a      	muls	r2, r3
 8003f5a:	0013      	movs	r3, r2
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	189b      	adds	r3, r3, r2
 8003f60:	43db      	mvns	r3, r3
 8003f62:	400b      	ands	r3, r1
 8003f64:	001a      	movs	r2, r3
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	68b9      	ldr	r1, [r7, #8]
 8003f6a:	434b      	muls	r3, r1
 8003f6c:	6879      	ldr	r1, [r7, #4]
 8003f6e:	434b      	muls	r3, r1
 8003f70:	431a      	orrs	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	601a      	str	r2, [r3, #0]
}
 8003f76:	46c0      	nop			; (mov r8, r8)
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	b004      	add	sp, #16
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b084      	sub	sp, #16
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	60f8      	str	r0, [r7, #12]
 8003f86:	60b9      	str	r1, [r7, #8]
 8003f88:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	68ba      	ldr	r2, [r7, #8]
 8003f90:	43d2      	mvns	r2, r2
 8003f92:	401a      	ands	r2, r3
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	434b      	muls	r3, r1
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	605a      	str	r2, [r3, #4]
}
 8003fa0:	46c0      	nop			; (mov r8, r8)
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	b004      	add	sp, #16
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6899      	ldr	r1, [r3, #8]
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	68ba      	ldr	r2, [r7, #8]
 8003fbc:	435a      	muls	r2, r3
 8003fbe:	0013      	movs	r3, r2
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	189b      	adds	r3, r3, r2
 8003fc4:	43db      	mvns	r3, r3
 8003fc6:	400b      	ands	r3, r1
 8003fc8:	001a      	movs	r2, r3
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	68b9      	ldr	r1, [r7, #8]
 8003fce:	434b      	muls	r3, r1
 8003fd0:	6879      	ldr	r1, [r7, #4]
 8003fd2:	434b      	muls	r3, r1
 8003fd4:	431a      	orrs	r2, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	609a      	str	r2, [r3, #8]
}
 8003fda:	46c0      	nop			; (mov r8, r8)
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	b004      	add	sp, #16
 8003fe0:	bd80      	pop	{r7, pc}

08003fe2 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8003fe2:	b580      	push	{r7, lr}
 8003fe4:	b084      	sub	sp, #16
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	60f8      	str	r0, [r7, #12]
 8003fea:	60b9      	str	r1, [r7, #8]
 8003fec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	68d9      	ldr	r1, [r3, #12]
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	68ba      	ldr	r2, [r7, #8]
 8003ff6:	435a      	muls	r2, r3
 8003ff8:	0013      	movs	r3, r2
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	189b      	adds	r3, r3, r2
 8003ffe:	43db      	mvns	r3, r3
 8004000:	400b      	ands	r3, r1
 8004002:	001a      	movs	r2, r3
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	68b9      	ldr	r1, [r7, #8]
 8004008:	434b      	muls	r3, r1
 800400a:	6879      	ldr	r1, [r7, #4]
 800400c:	434b      	muls	r3, r1
 800400e:	431a      	orrs	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	60da      	str	r2, [r3, #12]
}
 8004014:	46c0      	nop			; (mov r8, r8)
 8004016:	46bd      	mov	sp, r7
 8004018:	b004      	add	sp, #16
 800401a:	bd80      	pop	{r7, pc}

0800401c <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6a19      	ldr	r1, [r3, #32]
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	68ba      	ldr	r2, [r7, #8]
 8004030:	4353      	muls	r3, r2
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	4353      	muls	r3, r2
 8004036:	68ba      	ldr	r2, [r7, #8]
 8004038:	435a      	muls	r2, r3
 800403a:	0013      	movs	r3, r2
 800403c:	011b      	lsls	r3, r3, #4
 800403e:	1a9b      	subs	r3, r3, r2
 8004040:	43db      	mvns	r3, r3
 8004042:	400b      	ands	r3, r1
 8004044:	001a      	movs	r2, r3
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	68b9      	ldr	r1, [r7, #8]
 800404a:	434b      	muls	r3, r1
 800404c:	68b9      	ldr	r1, [r7, #8]
 800404e:	434b      	muls	r3, r1
 8004050:	68b9      	ldr	r1, [r7, #8]
 8004052:	434b      	muls	r3, r1
 8004054:	6879      	ldr	r1, [r7, #4]
 8004056:	434b      	muls	r3, r1
 8004058:	431a      	orrs	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 800405e:	46c0      	nop			; (mov r8, r8)
 8004060:	46bd      	mov	sp, r7
 8004062:	b004      	add	sp, #16
 8004064:	bd80      	pop	{r7, pc}

08004066 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	60f8      	str	r0, [r7, #12]
 800406e:	60b9      	str	r1, [r7, #8]
 8004070:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	0a1b      	lsrs	r3, r3, #8
 800407a:	68ba      	ldr	r2, [r7, #8]
 800407c:	0a12      	lsrs	r2, r2, #8
 800407e:	4353      	muls	r3, r2
 8004080:	68ba      	ldr	r2, [r7, #8]
 8004082:	0a12      	lsrs	r2, r2, #8
 8004084:	4353      	muls	r3, r2
 8004086:	68ba      	ldr	r2, [r7, #8]
 8004088:	0a12      	lsrs	r2, r2, #8
 800408a:	435a      	muls	r2, r3
 800408c:	0013      	movs	r3, r2
 800408e:	011b      	lsls	r3, r3, #4
 8004090:	1a9b      	subs	r3, r3, r2
 8004092:	43db      	mvns	r3, r3
 8004094:	400b      	ands	r3, r1
 8004096:	001a      	movs	r2, r3
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	0a1b      	lsrs	r3, r3, #8
 800409c:	68b9      	ldr	r1, [r7, #8]
 800409e:	0a09      	lsrs	r1, r1, #8
 80040a0:	434b      	muls	r3, r1
 80040a2:	68b9      	ldr	r1, [r7, #8]
 80040a4:	0a09      	lsrs	r1, r1, #8
 80040a6:	434b      	muls	r3, r1
 80040a8:	68b9      	ldr	r1, [r7, #8]
 80040aa:	0a09      	lsrs	r1, r1, #8
 80040ac:	434b      	muls	r3, r1
 80040ae:	6879      	ldr	r1, [r7, #4]
 80040b0:	434b      	muls	r3, r1
 80040b2:	431a      	orrs	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	625a      	str	r2, [r3, #36]	; 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 80040b8:	46c0      	nop			; (mov r8, r8)
 80040ba:	46bd      	mov	sp, r7
 80040bc:	b004      	add	sp, #16
 80040be:	bd80      	pop	{r7, pc}

080040c0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 80040ca:	2300      	movs	r3, #0
 80040cc:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80040ce:	e040      	b.n	8004152 <LL_GPIO_Init+0x92>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2101      	movs	r1, #1
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	4091      	lsls	r1, r2
 80040da:	000a      	movs	r2, r1
 80040dc:	4013      	ands	r3, r2
 80040de:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d032      	beq.n	800414c <LL_GPIO_Init+0x8c>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	68b9      	ldr	r1, [r7, #8]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	0018      	movs	r0, r3
 80040f0:	f7ff ff28 	bl	8003f44 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d003      	beq.n	8004104 <LL_GPIO_Init+0x44>
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	2b02      	cmp	r3, #2
 8004102:	d106      	bne.n	8004112 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	689a      	ldr	r2, [r3, #8]
 8004108:	68b9      	ldr	r1, [r7, #8]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	0018      	movs	r0, r3
 800410e:	f7ff ff4b 	bl	8003fa8 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	691a      	ldr	r2, [r3, #16]
 8004116:	68b9      	ldr	r1, [r7, #8]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	0018      	movs	r0, r3
 800411c:	f7ff ff61 	bl	8003fe2 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	2b02      	cmp	r3, #2
 8004126:	d111      	bne.n	800414c <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	2bff      	cmp	r3, #255	; 0xff
 800412c:	d807      	bhi.n	800413e <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	695a      	ldr	r2, [r3, #20]
 8004132:	68b9      	ldr	r1, [r7, #8]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	0018      	movs	r0, r3
 8004138:	f7ff ff70 	bl	800401c <LL_GPIO_SetAFPin_0_7>
 800413c:	e006      	b.n	800414c <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	695a      	ldr	r2, [r3, #20]
 8004142:	68b9      	ldr	r1, [r7, #8]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	0018      	movs	r0, r3
 8004148:	f7ff ff8d 	bl	8004066 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	3301      	adds	r3, #1
 8004150:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	40da      	lsrs	r2, r3
 800415a:	1e13      	subs	r3, r2, #0
 800415c:	d1b8      	bne.n	80040d0 <LL_GPIO_Init+0x10>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d003      	beq.n	800416e <LL_GPIO_Init+0xae>
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	2b02      	cmp	r3, #2
 800416c:	d107      	bne.n	800417e <LL_GPIO_Init+0xbe>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	6819      	ldr	r1, [r3, #0]
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	68da      	ldr	r2, [r3, #12]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	0018      	movs	r0, r3
 800417a:	f7ff ff00 	bl	8003f7e <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800417e:	2300      	movs	r3, #0
}
 8004180:	0018      	movs	r0, r3
 8004182:	46bd      	mov	sp, r7
 8004184:	b004      	add	sp, #16
 8004186:	bd80      	pop	{r7, pc}

08004188 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800418c:	4b05      	ldr	r3, [pc, #20]	; (80041a4 <LL_RCC_HSI_IsReady+0x1c>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2202      	movs	r2, #2
 8004192:	4013      	ands	r3, r2
 8004194:	3b02      	subs	r3, #2
 8004196:	425a      	negs	r2, r3
 8004198:	4153      	adcs	r3, r2
 800419a:	b2db      	uxtb	r3, r3
}
 800419c:	0018      	movs	r0, r3
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	46c0      	nop			; (mov r8, r8)
 80041a4:	40021000 	.word	0x40021000

080041a8 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 80041ac:	4b05      	ldr	r3, [pc, #20]	; (80041c4 <LL_RCC_LSE_IsReady+0x1c>)
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	2202      	movs	r2, #2
 80041b2:	4013      	ands	r3, r2
 80041b4:	3b02      	subs	r3, #2
 80041b6:	425a      	negs	r2, r3
 80041b8:	4153      	adcs	r3, r2
 80041ba:	b2db      	uxtb	r3, r3
}
 80041bc:	0018      	movs	r0, r3
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	46c0      	nop			; (mov r8, r8)
 80041c4:	40021000 	.word	0x40021000

080041c8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80041cc:	4b03      	ldr	r3, [pc, #12]	; (80041dc <LL_RCC_GetSysClkSource+0x14>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	220c      	movs	r2, #12
 80041d2:	4013      	ands	r3, r2
}
 80041d4:	0018      	movs	r0, r3
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	46c0      	nop			; (mov r8, r8)
 80041dc:	40021000 	.word	0x40021000

080041e0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80041e4:	4b03      	ldr	r3, [pc, #12]	; (80041f4 <LL_RCC_GetAHBPrescaler+0x14>)
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	22f0      	movs	r2, #240	; 0xf0
 80041ea:	4013      	ands	r3, r2
}
 80041ec:	0018      	movs	r0, r3
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	46c0      	nop			; (mov r8, r8)
 80041f4:	40021000 	.word	0x40021000

080041f8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80041fc:	4b03      	ldr	r3, [pc, #12]	; (800420c <LL_RCC_GetAPB1Prescaler+0x14>)
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	23e0      	movs	r3, #224	; 0xe0
 8004202:	00db      	lsls	r3, r3, #3
 8004204:	4013      	ands	r3, r2
}
 8004206:	0018      	movs	r0, r3
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	40021000 	.word	0x40021000

08004210 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8004218:	4b06      	ldr	r3, [pc, #24]	; (8004234 <LL_RCC_GetUSARTClockSource+0x24>)
 800421a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800421c:	2103      	movs	r1, #3
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	4091      	lsls	r1, r2
 8004222:	000a      	movs	r2, r1
 8004224:	401a      	ands	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	061b      	lsls	r3, r3, #24
 800422a:	4313      	orrs	r3, r2
}
 800422c:	0018      	movs	r0, r3
 800422e:	46bd      	mov	sp, r7
 8004230:	b002      	add	sp, #8
 8004232:	bd80      	pop	{r7, pc}
 8004234:	40021000 	.word	0x40021000

08004238 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 800423c:	4b03      	ldr	r3, [pc, #12]	; (800424c <LL_RCC_PLL_GetMainSource+0x14>)
 800423e:	685a      	ldr	r2, [r3, #4]
 8004240:	2380      	movs	r3, #128	; 0x80
 8004242:	025b      	lsls	r3, r3, #9
 8004244:	4013      	ands	r3, r2
}
 8004246:	0018      	movs	r0, r3
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	40021000 	.word	0x40021000

08004250 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8004254:	4b03      	ldr	r3, [pc, #12]	; (8004264 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8004256:	685a      	ldr	r2, [r3, #4]
 8004258:	23f0      	movs	r3, #240	; 0xf0
 800425a:	039b      	lsls	r3, r3, #14
 800425c:	4013      	ands	r3, r2
}
 800425e:	0018      	movs	r0, r3
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40021000 	.word	0x40021000

08004268 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 800426c:	4b03      	ldr	r3, [pc, #12]	; (800427c <LL_RCC_PLL_GetPrediv+0x14>)
 800426e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004270:	220f      	movs	r2, #15
 8004272:	4013      	ands	r3, r2
}
 8004274:	0018      	movs	r0, r3
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	46c0      	nop			; (mov r8, r8)
 800427c:	40021000 	.word	0x40021000

08004280 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8004288:	f000 f85a 	bl	8004340 <RCC_GetSystemClockFreq>
 800428c:	0002      	movs	r2, r0
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	0018      	movs	r0, r3
 8004298:	f000 f876 	bl	8004388 <RCC_GetHCLKClockFreq>
 800429c:	0002      	movs	r2, r0
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	0018      	movs	r0, r3
 80042a8:	f000 f884 	bl	80043b4 <RCC_GetPCLK1ClockFreq>
 80042ac:	0002      	movs	r2, r0
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	609a      	str	r2, [r3, #8]
}
 80042b2:	46c0      	nop			; (mov r8, r8)
 80042b4:	46bd      	mov	sp, r7
 80042b6:	b002      	add	sp, #8
 80042b8:	bd80      	pop	{r7, pc}
	...

080042bc <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80042c4:	2300      	movs	r3, #0
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d12b      	bne.n	8004326 <LL_RCC_GetUSARTClockFreq+0x6a>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	0018      	movs	r0, r3
 80042d2:	f7ff ff9d 	bl	8004210 <LL_RCC_GetUSARTClockSource>
 80042d6:	0003      	movs	r3, r0
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d00f      	beq.n	80042fc <LL_RCC_GetUSARTClockFreq+0x40>
 80042dc:	2b03      	cmp	r3, #3
 80042de:	d006      	beq.n	80042ee <LL_RCC_GetUSARTClockFreq+0x32>
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d113      	bne.n	800430c <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80042e4:	f000 f82c 	bl	8004340 <RCC_GetSystemClockFreq>
 80042e8:	0003      	movs	r3, r0
 80042ea:	60fb      	str	r3, [r7, #12]
        break;
 80042ec:	e020      	b.n	8004330 <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80042ee:	f7ff ff4b 	bl	8004188 <LL_RCC_HSI_IsReady>
 80042f2:	1e03      	subs	r3, r0, #0
 80042f4:	d019      	beq.n	800432a <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 80042f6:	4b11      	ldr	r3, [pc, #68]	; (800433c <LL_RCC_GetUSARTClockFreq+0x80>)
 80042f8:	60fb      	str	r3, [r7, #12]
        }
        break;
 80042fa:	e016      	b.n	800432a <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80042fc:	f7ff ff54 	bl	80041a8 <LL_RCC_LSE_IsReady>
 8004300:	1e03      	subs	r3, r0, #0
 8004302:	d014      	beq.n	800432e <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 8004304:	2380      	movs	r3, #128	; 0x80
 8004306:	021b      	lsls	r3, r3, #8
 8004308:	60fb      	str	r3, [r7, #12]
        }
        break;
 800430a:	e010      	b.n	800432e <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800430c:	f000 f818 	bl	8004340 <RCC_GetSystemClockFreq>
 8004310:	0003      	movs	r3, r0
 8004312:	0018      	movs	r0, r3
 8004314:	f000 f838 	bl	8004388 <RCC_GetHCLKClockFreq>
 8004318:	0003      	movs	r3, r0
 800431a:	0018      	movs	r0, r3
 800431c:	f000 f84a 	bl	80043b4 <RCC_GetPCLK1ClockFreq>
 8004320:	0003      	movs	r3, r0
 8004322:	60fb      	str	r3, [r7, #12]
        break;
 8004324:	e004      	b.n	8004330 <LL_RCC_GetUSARTClockFreq+0x74>
    }
  }
 8004326:	46c0      	nop			; (mov r8, r8)
 8004328:	e002      	b.n	8004330 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 800432a:	46c0      	nop			; (mov r8, r8)
 800432c:	e000      	b.n	8004330 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 800432e:	46c0      	nop			; (mov r8, r8)
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8004330:	68fb      	ldr	r3, [r7, #12]
}
 8004332:	0018      	movs	r0, r3
 8004334:	46bd      	mov	sp, r7
 8004336:	b004      	add	sp, #16
 8004338:	bd80      	pop	{r7, pc}
 800433a:	46c0      	nop			; (mov r8, r8)
 800433c:	007a1200 	.word	0x007a1200

08004340 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8004346:	2300      	movs	r3, #0
 8004348:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800434a:	f7ff ff3d 	bl	80041c8 <LL_RCC_GetSysClkSource>
 800434e:	0003      	movs	r3, r0
 8004350:	2b04      	cmp	r3, #4
 8004352:	d006      	beq.n	8004362 <RCC_GetSystemClockFreq+0x22>
 8004354:	2b08      	cmp	r3, #8
 8004356:	d007      	beq.n	8004368 <RCC_GetSystemClockFreq+0x28>
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10a      	bne.n	8004372 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800435c:	4b09      	ldr	r3, [pc, #36]	; (8004384 <RCC_GetSystemClockFreq+0x44>)
 800435e:	607b      	str	r3, [r7, #4]
      break;
 8004360:	e00a      	b.n	8004378 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8004362:	4b08      	ldr	r3, [pc, #32]	; (8004384 <RCC_GetSystemClockFreq+0x44>)
 8004364:	607b      	str	r3, [r7, #4]
      break;
 8004366:	e007      	b.n	8004378 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8004368:	f000 f838 	bl	80043dc <RCC_PLL_GetFreqDomain_SYS>
 800436c:	0003      	movs	r3, r0
 800436e:	607b      	str	r3, [r7, #4]
      break;
 8004370:	e002      	b.n	8004378 <RCC_GetSystemClockFreq+0x38>
      frequency = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8004372:	4b04      	ldr	r3, [pc, #16]	; (8004384 <RCC_GetSystemClockFreq+0x44>)
 8004374:	607b      	str	r3, [r7, #4]
      break;
 8004376:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 8004378:	687b      	ldr	r3, [r7, #4]
}
 800437a:	0018      	movs	r0, r3
 800437c:	46bd      	mov	sp, r7
 800437e:	b002      	add	sp, #8
 8004380:	bd80      	pop	{r7, pc}
 8004382:	46c0      	nop			; (mov r8, r8)
 8004384:	007a1200 	.word	0x007a1200

08004388 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004390:	f7ff ff26 	bl	80041e0 <LL_RCC_GetAHBPrescaler>
 8004394:	0003      	movs	r3, r0
 8004396:	091b      	lsrs	r3, r3, #4
 8004398:	220f      	movs	r2, #15
 800439a:	4013      	ands	r3, r2
 800439c:	4a04      	ldr	r2, [pc, #16]	; (80043b0 <RCC_GetHCLKClockFreq+0x28>)
 800439e:	5cd3      	ldrb	r3, [r2, r3]
 80043a0:	001a      	movs	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	40d3      	lsrs	r3, r2
}
 80043a6:	0018      	movs	r0, r3
 80043a8:	46bd      	mov	sp, r7
 80043aa:	b002      	add	sp, #8
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	46c0      	nop			; (mov r8, r8)
 80043b0:	080046f4 	.word	0x080046f4

080043b4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b082      	sub	sp, #8
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80043bc:	f7ff ff1c 	bl	80041f8 <LL_RCC_GetAPB1Prescaler>
 80043c0:	0003      	movs	r3, r0
 80043c2:	0a1b      	lsrs	r3, r3, #8
 80043c4:	4a04      	ldr	r2, [pc, #16]	; (80043d8 <RCC_GetPCLK1ClockFreq+0x24>)
 80043c6:	5cd3      	ldrb	r3, [r2, r3]
 80043c8:	001a      	movs	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	40d3      	lsrs	r3, r2
}
 80043ce:	0018      	movs	r0, r3
 80043d0:	46bd      	mov	sp, r7
 80043d2:	b002      	add	sp, #8
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	46c0      	nop			; (mov r8, r8)
 80043d8:	08004704 	.word	0x08004704

080043dc <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80043dc:	b590      	push	{r4, r7, lr}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80043e2:	2300      	movs	r3, #0
 80043e4:	607b      	str	r3, [r7, #4]
 80043e6:	2300      	movs	r3, #0
 80043e8:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80043ea:	f7ff ff25 	bl	8004238 <LL_RCC_PLL_GetMainSource>
 80043ee:	0003      	movs	r3, r0
 80043f0:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d004      	beq.n	8004402 <RCC_PLL_GetFreqDomain_SYS+0x26>
 80043f8:	2280      	movs	r2, #128	; 0x80
 80043fa:	0252      	lsls	r2, r2, #9
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d003      	beq.n	8004408 <RCC_PLL_GetFreqDomain_SYS+0x2c>
 8004400:	e005      	b.n	800440e <RCC_PLL_GetFreqDomain_SYS+0x32>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8004402:	4b0f      	ldr	r3, [pc, #60]	; (8004440 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8004404:	607b      	str	r3, [r7, #4]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8004406:	e005      	b.n	8004414 <RCC_PLL_GetFreqDomain_SYS+0x38>
      pllinputfreq = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8004408:	4b0e      	ldr	r3, [pc, #56]	; (8004444 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 800440a:	607b      	str	r3, [r7, #4]
      break;
 800440c:	e002      	b.n	8004414 <RCC_PLL_GetFreqDomain_SYS+0x38>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 800440e:	4b0c      	ldr	r3, [pc, #48]	; (8004440 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8004410:	607b      	str	r3, [r7, #4]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8004412:	46c0      	nop			; (mov r8, r8)
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8004414:	f7ff ff28 	bl	8004268 <LL_RCC_PLL_GetPrediv>
 8004418:	0003      	movs	r3, r0
 800441a:	3301      	adds	r3, #1
 800441c:	0019      	movs	r1, r3
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f7fb fe72 	bl	8000108 <__udivsi3>
 8004424:	0003      	movs	r3, r0
 8004426:	001c      	movs	r4, r3
 8004428:	f7ff ff12 	bl	8004250 <LL_RCC_PLL_GetMultiplicator>
 800442c:	0003      	movs	r3, r0
 800442e:	0c9b      	lsrs	r3, r3, #18
 8004430:	220f      	movs	r2, #15
 8004432:	4013      	ands	r3, r2
 8004434:	3302      	adds	r3, #2
 8004436:	4363      	muls	r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8004438:	0018      	movs	r0, r3
 800443a:	46bd      	mov	sp, r7
 800443c:	b003      	add	sp, #12
 800443e:	bd90      	pop	{r4, r7, pc}
 8004440:	003d0900 	.word	0x003d0900
 8004444:	007a1200 	.word	0x007a1200

08004448 <LL_USART_IsEnabled>:
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2201      	movs	r2, #1
 8004456:	4013      	ands	r3, r2
 8004458:	2b01      	cmp	r3, #1
 800445a:	d101      	bne.n	8004460 <LL_USART_IsEnabled+0x18>
 800445c:	2301      	movs	r3, #1
 800445e:	e000      	b.n	8004462 <LL_USART_IsEnabled+0x1a>
 8004460:	2300      	movs	r3, #0
}
 8004462:	0018      	movs	r0, r3
 8004464:	46bd      	mov	sp, r7
 8004466:	b002      	add	sp, #8
 8004468:	bd80      	pop	{r7, pc}
	...

0800446c <LL_USART_SetStopBitsLength>:
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	4a05      	ldr	r2, [pc, #20]	; (8004490 <LL_USART_SetStopBitsLength+0x24>)
 800447c:	401a      	ands	r2, r3
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	431a      	orrs	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	605a      	str	r2, [r3, #4]
}
 8004486:	46c0      	nop			; (mov r8, r8)
 8004488:	46bd      	mov	sp, r7
 800448a:	b002      	add	sp, #8
 800448c:	bd80      	pop	{r7, pc}
 800448e:	46c0      	nop			; (mov r8, r8)
 8004490:	ffffcfff 	.word	0xffffcfff

08004494 <LL_USART_SetHWFlowCtrl>:
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	4a05      	ldr	r2, [pc, #20]	; (80044b8 <LL_USART_SetHWFlowCtrl+0x24>)
 80044a4:	401a      	ands	r2, r3
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	431a      	orrs	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	609a      	str	r2, [r3, #8]
}
 80044ae:	46c0      	nop			; (mov r8, r8)
 80044b0:	46bd      	mov	sp, r7
 80044b2:	b002      	add	sp, #8
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	46c0      	nop			; (mov r8, r8)
 80044b8:	fffffcff 	.word	0xfffffcff

080044bc <LL_USART_SetBaudRate>:
{
 80044bc:	b590      	push	{r4, r7, lr}
 80044be:	b087      	sub	sp, #28
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	607a      	str	r2, [r7, #4]
 80044c8:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	2380      	movs	r3, #128	; 0x80
 80044ce:	021b      	lsls	r3, r3, #8
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d119      	bne.n	8004508 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	005a      	lsls	r2, r3, #1
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	085b      	lsrs	r3, r3, #1
 80044dc:	18d3      	adds	r3, r2, r3
 80044de:	6839      	ldr	r1, [r7, #0]
 80044e0:	0018      	movs	r0, r3
 80044e2:	f7fb fe11 	bl	8000108 <__udivsi3>
 80044e6:	0003      	movs	r3, r0
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	4a0f      	ldr	r2, [pc, #60]	; (800452c <LL_USART_SetBaudRate+0x70>)
 80044f0:	4013      	ands	r3, r2
 80044f2:	001c      	movs	r4, r3
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	085b      	lsrs	r3, r3, #1
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	001a      	movs	r2, r3
 80044fc:	2307      	movs	r3, #7
 80044fe:	4013      	ands	r3, r2
 8004500:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	60dc      	str	r4, [r3, #12]
}
 8004506:	e00c      	b.n	8004522 <LL_USART_SetBaudRate+0x66>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	085a      	lsrs	r2, r3, #1
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	18d3      	adds	r3, r2, r3
 8004510:	6839      	ldr	r1, [r7, #0]
 8004512:	0018      	movs	r0, r3
 8004514:	f7fb fdf8 	bl	8000108 <__udivsi3>
 8004518:	0003      	movs	r3, r0
 800451a:	b29b      	uxth	r3, r3
 800451c:	001a      	movs	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	60da      	str	r2, [r3, #12]
}
 8004522:	46c0      	nop			; (mov r8, r8)
 8004524:	46bd      	mov	sp, r7
 8004526:	b007      	add	sp, #28
 8004528:	bd90      	pop	{r4, r7, pc}
 800452a:	46c0      	nop			; (mov r8, r8)
 800452c:	0000fff0 	.word	0x0000fff0

08004530 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004530:	b590      	push	{r4, r7, lr}
 8004532:	b089      	sub	sp, #36	; 0x24
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800453a:	231f      	movs	r3, #31
 800453c:	18fb      	adds	r3, r7, r3
 800453e:	2201      	movs	r2, #1
 8004540:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8004542:	2300      	movs	r3, #0
 8004544:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	0018      	movs	r0, r3
 800454a:	f7ff ff7d 	bl	8004448 <LL_USART_IsEnabled>
 800454e:	1e03      	subs	r3, r0, #0
 8004550:	d148      	bne.n	80045e4 <LL_USART_Init+0xb4>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a27      	ldr	r2, [pc, #156]	; (80045f4 <LL_USART_Init+0xc4>)
 8004558:	401a      	ands	r2, r3
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	6859      	ldr	r1, [r3, #4]
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	4319      	orrs	r1, r3
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	4319      	orrs	r1, r3
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	430b      	orrs	r3, r1
 8004570:	431a      	orrs	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	689a      	ldr	r2, [r3, #8]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	0011      	movs	r1, r2
 800457e:	0018      	movs	r0, r3
 8004580:	f7ff ff74 	bl	800446c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	695a      	ldr	r2, [r3, #20]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	0011      	movs	r1, r2
 800458c:	0018      	movs	r0, r3
 800458e:	f7ff ff81 	bl	8004494 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a18      	ldr	r2, [pc, #96]	; (80045f8 <LL_USART_Init+0xc8>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d105      	bne.n	80045a6 <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800459a:	2000      	movs	r0, #0
 800459c:	f7ff fe8e 	bl	80042bc <LL_RCC_GetUSARTClockFreq>
 80045a0:	0003      	movs	r3, r0
 80045a2:	61bb      	str	r3, [r7, #24]
 80045a4:	e00b      	b.n	80045be <LL_USART_Init+0x8e>
    }
#if defined(USART2)
    else if (USARTx == USART2)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a14      	ldr	r2, [pc, #80]	; (80045fc <LL_USART_Init+0xcc>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d107      	bne.n	80045be <LL_USART_Init+0x8e>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80045ae:	240c      	movs	r4, #12
 80045b0:	193b      	adds	r3, r7, r4
 80045b2:	0018      	movs	r0, r3
 80045b4:	f7ff fe64 	bl	8004280 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80045b8:	193b      	adds	r3, r7, r4
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00f      	beq.n	80045e4 <LL_USART_Init+0xb4>
        && (USART_InitStruct->BaudRate != 0U))
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d00b      	beq.n	80045e4 <LL_USART_Init+0xb4>
    {
      status = SUCCESS;
 80045cc:	231f      	movs	r3, #31
 80045ce:	18fb      	adds	r3, r7, r3
 80045d0:	2200      	movs	r2, #0
 80045d2:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	699a      	ldr	r2, [r3, #24]
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	69b9      	ldr	r1, [r7, #24]
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7ff ff6c 	bl	80044bc <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80045e4:	231f      	movs	r3, #31
 80045e6:	18fb      	adds	r3, r7, r3
 80045e8:	781b      	ldrb	r3, [r3, #0]
}
 80045ea:	0018      	movs	r0, r3
 80045ec:	46bd      	mov	sp, r7
 80045ee:	b009      	add	sp, #36	; 0x24
 80045f0:	bd90      	pop	{r4, r7, pc}
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	ffff69f3 	.word	0xffff69f3
 80045f8:	40013800 	.word	0x40013800
 80045fc:	40004400 	.word	0x40004400

08004600 <__libc_init_array>:
 8004600:	b570      	push	{r4, r5, r6, lr}
 8004602:	2600      	movs	r6, #0
 8004604:	4d0c      	ldr	r5, [pc, #48]	; (8004638 <__libc_init_array+0x38>)
 8004606:	4c0d      	ldr	r4, [pc, #52]	; (800463c <__libc_init_array+0x3c>)
 8004608:	1b64      	subs	r4, r4, r5
 800460a:	10a4      	asrs	r4, r4, #2
 800460c:	42a6      	cmp	r6, r4
 800460e:	d109      	bne.n	8004624 <__libc_init_array+0x24>
 8004610:	2600      	movs	r6, #0
 8004612:	f000 f821 	bl	8004658 <_init>
 8004616:	4d0a      	ldr	r5, [pc, #40]	; (8004640 <__libc_init_array+0x40>)
 8004618:	4c0a      	ldr	r4, [pc, #40]	; (8004644 <__libc_init_array+0x44>)
 800461a:	1b64      	subs	r4, r4, r5
 800461c:	10a4      	asrs	r4, r4, #2
 800461e:	42a6      	cmp	r6, r4
 8004620:	d105      	bne.n	800462e <__libc_init_array+0x2e>
 8004622:	bd70      	pop	{r4, r5, r6, pc}
 8004624:	00b3      	lsls	r3, r6, #2
 8004626:	58eb      	ldr	r3, [r5, r3]
 8004628:	4798      	blx	r3
 800462a:	3601      	adds	r6, #1
 800462c:	e7ee      	b.n	800460c <__libc_init_array+0xc>
 800462e:	00b3      	lsls	r3, r6, #2
 8004630:	58eb      	ldr	r3, [r5, r3]
 8004632:	4798      	blx	r3
 8004634:	3601      	adds	r6, #1
 8004636:	e7f2      	b.n	800461e <__libc_init_array+0x1e>
 8004638:	0800470c 	.word	0x0800470c
 800463c:	0800470c 	.word	0x0800470c
 8004640:	0800470c 	.word	0x0800470c
 8004644:	08004710 	.word	0x08004710

08004648 <memset>:
 8004648:	0003      	movs	r3, r0
 800464a:	1812      	adds	r2, r2, r0
 800464c:	4293      	cmp	r3, r2
 800464e:	d100      	bne.n	8004652 <memset+0xa>
 8004650:	4770      	bx	lr
 8004652:	7019      	strb	r1, [r3, #0]
 8004654:	3301      	adds	r3, #1
 8004656:	e7f9      	b.n	800464c <memset+0x4>

08004658 <_init>:
 8004658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800465a:	46c0      	nop			; (mov r8, r8)
 800465c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800465e:	bc08      	pop	{r3}
 8004660:	469e      	mov	lr, r3
 8004662:	4770      	bx	lr

08004664 <_fini>:
 8004664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004666:	46c0      	nop			; (mov r8, r8)
 8004668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800466a:	bc08      	pop	{r3}
 800466c:	469e      	mov	lr, r3
 800466e:	4770      	bx	lr
