<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_Revision_History"><title>NVL-AX 0.2 - Revision History</title><body><table id="TABLE_NVL-AX_0_2_-_Revision_History"><title>NVL-AX 0.2 - Revision History</title><tgroup cols="4"><thead><row><entry>Revision</entry><entry>Document</entry><entry>Description</entry><entry>Date</entry></row></thead><tbody><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>08/21/25 01:38 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>Remove T4 10L PML guideline from the Max Length Total Note.</p></entry><entry><p>08/14/25 10:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update material and category</p></entry><entry><p>08/21/25 01:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update material and category</p></entry><entry><p>08/21/25 01:31 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For MOP</p></entry><entry><p>Updated the variant info as "For MOP".</p></entry><entry><p>07/11/25 04:29 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update material and category</p></entry><entry><p>08/21/25 01:29 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</p></entry><entry><p>update category and material</p></entry><entry><p>08/21/25 01:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</p></entry><entry><p>update category, material</p></entry><entry><p>08/20/25 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:08 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 4 - PCIe Gen 4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:11 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length and cable to use, FFC</p></entry><entry><p>08/20/25 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 1 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:06 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>08/20/25 08:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2L</p></entry><entry><p>VDD2L for NVL-AX.</p></entry><entry><p>08/05/25 04:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 4 - PCIe Gen 4 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:11 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update material and category</p></entry><entry><p>08/21/25 01:32 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MOP - Signals - Mainstream, ZQ, MISC, All</p></entry><entry><p>Added guidelines for ZQ</p></entry><entry><p>08/06/25 11:09 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update material and category</p></entry><entry><p>08/21/25 01:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</p></entry><entry><p>update category and material </p></entry><entry><p>08/20/25 08:41 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update material and category</p></entry><entry><p>08/21/25 01:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD1</p></entry><entry><p>VDD1 for NVL-AX.</p></entry><entry><p>08/05/25 04:17 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MOP</p></entry><entry><p>Added guidelines for NVL-Ax MOP</p></entry><entry><p>08/06/25 10:56 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>08/20/25 08:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>Remove T4 10L PML guideline from the Max Length Total Note.</p></entry><entry><p>08/14/25 10:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 4 - PCIe Gen 4 Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:10 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</p></entry><entry><p>update category and material</p></entry><entry><p>08/20/25 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MOP - Signals - Mainstream, RCOMP, MISC, All</p></entry><entry><p>Added guidelines for RCOMP</p></entry><entry><p>08/06/25 10:59 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</p></entry><entry><p>update material and category</p></entry><entry><p>08/21/25 01:32 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update material and category</p></entry><entry><p>08/21/25 01:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ</p></entry><entry><p>VDDQ for NVL-AX.</p></entry><entry><p>08/05/25 04:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>update material and category</p></entry><entry><p>08/21/25 01:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>08/20/25 08:39 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 2 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2</p></entry><entry><p>VDD2 for NVL-AX.</p></entry><entry><p>08/05/25 04:15 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</p></entry><entry><p>Updated as mainstream &amp; PML</p></entry><entry><p>08/15/25 06:10 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Reverted TCP DP MR MS L1/L10 spacing (S – ES) from 800um to 500um and (S - Non-ES) from 800um to 500um.</p></entry><entry><p>08/19/25 07:17 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Reverted TCP USB 3.2 Type-A BO spacing (S - ES) from 300um to 200um for MS L1/L10, SL L3/L6/L8, and DSL L5/L6. Reverted TCP USB 3.2 Type-A MR spacing for MS L1/L10 (S - ES) from 750um to 300um and (S - Non-ES) from 500um to 300um, for SL L3/L6/L8 &amp; DSL L5/L6 (S - ES) from 450um to 300um and (S - Non-ES) from 500um to 300um. Reverted HDMI (Post-Channel) MR MS L1/L10 TW from 95um to 75um and TS from 200um to 110um.</p></entry><entry><p>08/18/25 05:33 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated CNVio3 BO MS L1/L10 &amp; SL L3/L6/L8 spacing (S - ES and S - Non-ES) from 200um to 375um and 300um to 375um. Updated CNVio3 MR SL L3/L6/L8 spacing (S - Non-ES) from 640um to 375um. Updated CNVio3 signal spacing guideline in notes section.</p></entry><entry><p>08/11/25 11:19 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Remove UFS 4.0 as it is not POR for NVL-AX/AM platform.</p></entry><entry><p>08/11/25 04:52 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>(1) Updated TCP USB 3.2 Type-A BO spacing (S - ES) from 200um to 300um for MS L1/L10, SL L3/L6/L8, and DSL L5/L6. (2) Updated TCP USB 3.2 Type-A MR spacing for MS L1/L10 (S - ES) from 300um to 750um and (S - Non-ES) from 300um to 500um, for SL L3/L6/L8 &amp; DSL L5/L6 (S - ES) from 300um to 450um and (S - Non-ES) from 300um to 500um. (3) Updated TCP DP MR MS L1/L10 spacing (S – ES) from 500um to 800um and (S - Non-ES) from 500um to 800um. (4) Updated CNVio3 MR MS L1/L10 spacing (S – ES) from 375um to 800um and (S - Non-ES) from 600um to 800um. (5) Updated HDMI (Post-Channel) MR MS L1/L10 TW from 75um to 95um and TS from 110um to 200um. (6) Updated CPU PCIe Gen 5 MR SL L3/L6/L8 spacing (S - ES) from 230um and 375um. (7) Updated TCP TBT4 and TCP TBT5 MR DSL L5/L6 spacing (S - ES) from 375um to 450um and (S - Non-ES) from 375m to 500um.</p></entry><entry><p>07/18/25 05:11 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added USB 2.0, Differential Clock (PCH-CPU Support), DMI Gen5, PCH PCIe Gen5, PCH PCIe Gen1-4.</p></entry><entry><p>07/14/25 07:20 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Remove UFS Reference Clock as UFS 4.0 is not POR for NVL-AX/AM platform.</p></entry><entry><p>08/15/25 04:07 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Added a note that CPU Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</p></entry><entry><p>07/15/25 10:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>Update VNNOAN internal content</p></entry><entry><p>08/07/25 07:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</p></entry><entry><p>updated notes and images</p></entry><entry><p>08/20/25 06:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>Input for Rev 0.2</p></entry><entry><p>08/19/25 08:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2L - Settings (Internal)</p></entry><entry><p>Added content</p></entry><entry><p>08/11/25 10:46 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</p></entry><entry><p>Update content</p></entry><entry><p>08/11/25 03:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</p></entry><entry><p>Initial update</p></entry><entry><p>08/08/25 10:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</p></entry><entry><p>Added 0805 for socket version</p></entry><entry><p>08/18/25 05:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</p></entry><entry><p>Initial update</p></entry><entry><p>08/11/25 06:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD1 - Settings (Internal)</p></entry><entry><p>added content</p></entry><entry><p>08/11/25 10:53 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ - Settings (Internal)</p></entry><entry><p>Added new content</p></entry><entry><p>08/11/25 10:34 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</p></entry><entry><p>Updated content</p></entry><entry><p>08/11/25 09:28 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</p></entry><entry><p>adding content</p></entry><entry><p>08/11/25 09:22 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Added VCCNPU rail.</p></entry><entry><p>08/06/25 08:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Remove Type-4. Updated the HC rail and Memory rail mapping.</p></entry><entry><p>08/06/25 08:03 AM</p></entry></row></tbody></tgroup></table></body></topic>