{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 02 23:20:45 2016 " "Info: Processing started: Sat Apr 02 23:20:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off internal_toplevel -c internal_toplevel " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off internal_toplevel -c internal_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-BHV " "Info: Found design unit 1: fa-BHV" {  } { { "fa.vhd" "" { Text "C:/altera/91/quartus/Lab7/fa.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Info: Found entity 1: fa" {  } { { "fa.vhd" "" { Text "C:/altera/91/quartus/Lab7/fa.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_small8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_small8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_small8-try " "Info: Found design unit 1: alu_small8-try" {  } { { "alu_small8.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_small8.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_small8 " "Info: Found entity 1: alu_small8" {  } { { "alu_small8.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_small8.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file alu_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_lib " "Info: Found design unit 1: alu_lib" {  } { { "alu_lib.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_lib.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_adder-RIPPLE_CARRY " "Info: Found design unit 1: alu_adder-RIPPLE_CARRY" {  } { { "alu_adder.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_adder.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_adder " "Info: Found entity 1: alu_adder" {  } { { "alu_adder.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_status_registers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_status_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_status_registers-build " "Info: Found design unit 1: alu_status_registers-build" {  } { { "alu_status_registers.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_status_registers.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_status_registers " "Info: Found entity 1: alu_status_registers" {  } { { "alu_status_registers.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_status_registers.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_pcounter.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file alu_pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_pcounter-counter " "Info: Found design unit 1: alu_pcounter-counter" {  } { { "alu_pcounter.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_pcounter.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_pcounter-fix_one " "Info: Found design unit 2: alu_pcounter-fix_one" {  } { { "alu_pcounter.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_pcounter.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_pcounter " "Info: Found entity 1: alu_pcounter" {  } { { "alu_pcounter.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_pcounter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_stackp.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file alu_stackp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_stackp-counter " "Info: Found design unit 1: alu_stackp-counter" {  } { { "alu_stackp.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_stackp.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_stackp-fix_one " "Info: Found design unit 2: alu_stackp-fix_one" {  } { { "alu_stackp.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_stackp.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_stackp " "Info: Found entity 1: alu_stackp" {  } { { "alu_stackp.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_stackp.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_index.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_index.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_index-reg " "Info: Found design unit 1: alu_index-reg" {  } { { "alu_index.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_index.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_index " "Info: Found entity 1: alu_index" {  } { { "alu_index.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_index.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ar-reg " "Info: Found design unit 1: alu_ar-reg" {  } { { "alu_ar.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_ar.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_ar " "Info: Found entity 1: alu_ar" {  } { { "alu_ar.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_ar.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8bitreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_8bitreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_8bitreg-reg " "Info: Found design unit 1: alu_8bitreg-reg" {  } { { "alu_8bitreg.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_8bitreg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_8bitreg " "Info: Found entity 1: alu_8bitreg" {  } { { "alu_8bitreg.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_8bitreg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_datapath-data " "Info: Found design unit 1: alu_datapath-data" {  } { { "alu_datapath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_datapath.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_datapath " "Info: Found entity 1: alu_datapath" {  } { { "alu_datapath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_datapath.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tristate-BHV " "Info: Found design unit 1: alu_tristate-BHV" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_tristate " "Info: Found entity 1: alu_tristate" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_toplevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file internal_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internal_toplevel-not_going_towork " "Info: Found design unit 1: internal_toplevel-not_going_towork" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 internal_toplevel " "Info: Found entity 1: internal_toplevel" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_addrpath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_addrpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_addrpath-addrpath " "Info: Found design unit 1: alu_addrpath-addrpath" {  } { { "alu_addrpath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_addrpath.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_addrpath " "Info: Found entity 1: alu_addrpath" {  } { { "alu_addrpath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_addrpath.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_toplevel_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file internal_toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internal_toplevel_tb-TB " "Info: Found design unit 1: internal_toplevel_tb-TB" {  } { { "internal_toplevel_TB.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel_TB.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 internal_toplevel_tb " "Info: Found entity 1: internal_toplevel_tb" {  } { { "internal_toplevel_TB.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel_TB.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_tb-TB " "Info: Found design unit 1: datapath_tb-TB" {  } { { "datapath_tb.vhd" "" { Text "C:/altera/91/quartus/Lab7/datapath_tb.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Info: Found entity 1: datapath_tb" {  } { { "datapath_tb.vhd" "" { Text "C:/altera/91/quartus/Lab7/datapath_tb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tbalu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_tbalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tbalu-TB " "Info: Found design unit 1: alu_tbalu-TB" {  } { { "alu_tbalu.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tbalu.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_tbalu " "Info: Found entity 1: alu_tbalu" {  } { { "alu_tbalu.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tbalu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dindex_add.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_dindex_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_dindex_add-add " "Info: Found design unit 1: alu_dindex_add-add" {  } { { "alu_dindex_add.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_dindex_add.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_dindex_add " "Info: Found entity 1: alu_dindex_add" {  } { { "alu_dindex_add.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_dindex_add.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "internal_toplevel " "Info: Elaborating entity \"internal_toplevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_out internal_toplevel.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at internal_toplevel.vhd(27): object \"v_out\" assigned a value but never read" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_out internal_toplevel.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at internal_toplevel.vhd(27): object \"s_out\" assigned a value but never read" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_out internal_toplevel.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at internal_toplevel.vhd(27): object \"z_out\" assigned a value but never read" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_small8 alu_small8:u_alu " "Info: Elaborating entity \"alu_small8\" for hierarchy \"alu_small8:u_alu\"" {  } { { "internal_toplevel.vhd" "u_alu" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_status_registers alu_status_registers:u_statusreg " "Info: Elaborating entity \"alu_status_registers\" for hierarchy \"alu_status_registers:u_statusreg\"" {  } { { "internal_toplevel.vhd" "u_statusreg" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pcounter alu_pcounter:u_pcounter " "Info: Elaborating entity \"alu_pcounter\" for hierarchy \"alu_pcounter:u_pcounter\"" {  } { { "internal_toplevel.vhd" "u_pcounter" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_stackp alu_stackp:u_stackpointer " "Info: Elaborating entity \"alu_stackp\" for hierarchy \"alu_stackp:u_stackpointer\"" {  } { { "internal_toplevel.vhd" "u_stackpointer" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_8bitreg alu_8bitreg:u_accreg " "Info: Elaborating entity \"alu_8bitreg\" for hierarchy \"alu_8bitreg:u_accreg\"" {  } { { "internal_toplevel.vhd" "u_accreg" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_index alu_index:u_indexreg " "Info: Elaborating entity \"alu_index\" for hierarchy \"alu_index:u_indexreg\"" {  } { { "internal_toplevel.vhd" "u_indexreg" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dindex_add alu_dindex_add:u_displaceindex_add " "Info: Elaborating entity \"alu_dindex_add\" for hierarchy \"alu_dindex_add:u_displaceindex_add\"" {  } { { "internal_toplevel.vhd" "u_displaceindex_add" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ar alu_ar:u_addreg " "Info: Elaborating entity \"alu_ar\" for hierarchy \"alu_ar:u_addreg\"" {  } { { "internal_toplevel.vhd" "u_addreg" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_datapath alu_datapath:u_datapath " "Info: Elaborating entity \"alu_datapath\" for hierarchy \"alu_datapath:u_datapath\"" {  } { { "internal_toplevel.vhd" "u_datapath" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_tristate alu_datapath:u_datapath\|alu_tristate:U_TS0 " "Info: Elaborating entity \"alu_tristate\" for hierarchy \"alu_datapath:u_datapath\|alu_tristate:U_TS0\"" {  } { { "alu_datapath.vhd" "U_TS0" { Text "C:/altera/91/quartus/Lab7/alu_datapath.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_addrpath alu_addrpath:u_addrpath " "Info: Elaborating entity \"alu_addrpath\" for hierarchy \"alu_addrpath:u_addrpath\"" {  } { { "internal_toplevel.vhd" "u_addrpath" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_tristate alu_addrpath:u_addrpath\|alu_tristate:U_TS0 " "Info: Elaborating entity \"alu_tristate\" for hierarchy \"alu_addrpath:u_addrpath\|alu_tristate:U_TS0\"" {  } { { "alu_addrpath.vhd" "U_TS0" { Text "C:/altera/91/quartus/Lab7/alu_addrpath.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[0\] alu_8bitreg:u_accreg\|output\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[0\]\" to the node \"alu_8bitreg:u_accreg\|output\[0\]\" into an OR gate" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[1\] alu_small8:u_alu\|temp " "Warning: Converted the fan-out from the tri-state buffer \"alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[1\]\" to the node \"alu_small8:u_alu\|temp\" into an OR gate" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[2\] alu_small8:u_alu\|temp " "Warning: Converted the fan-out from the tri-state buffer \"alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[2\]\" to the node \"alu_small8:u_alu\|temp\" into an OR gate" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[3\] alu_small8:u_alu\|temp " "Warning: Converted the fan-out from the tri-state buffer \"alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[3\]\" to the node \"alu_small8:u_alu\|temp\" into an OR gate" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[4\] alu_small8:u_alu\|temp " "Warning: Converted the fan-out from the tri-state buffer \"alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[4\]\" to the node \"alu_small8:u_alu\|temp\" into an OR gate" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[5\] alu_small8:u_alu\|temp " "Warning: Converted the fan-out from the tri-state buffer \"alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[5\]\" to the node \"alu_small8:u_alu\|temp\" into an OR gate" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[6\] alu_small8:u_alu\|temp " "Warning: Converted the fan-out from the tri-state buffer \"alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[6\]\" to the node \"alu_small8:u_alu\|temp\" into an OR gate" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[7\] alu_small8:u_alu\|temp " "Warning: Converted the fan-out from the tri-state buffer \"alu_datapath:u_datapath\|alu_tristate:U_TS0\|output\[7\]\" to the node \"alu_small8:u_alu\|temp\" into an OR gate" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[0\] " "Warning (15610): No output dependent on input pin \"control\[0\]\"" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[1\] " "Warning (15610): No output dependent on input pin \"control\[1\]\"" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[2\] " "Warning (15610): No output dependent on input pin \"control\[2\]\"" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[3\] " "Warning (15610): No output dependent on input pin \"control\[3\]\"" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[4\] " "Warning (15610): No output dependent on input pin \"control\[4\]\"" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[5\] " "Warning (15610): No output dependent on input pin \"control\[5\]\"" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[6\] " "Warning (15610): No output dependent on input pin \"control\[6\]\"" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "500 " "Info: Implemented 500 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Info: Implemented 48 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "428 " "Info: Implemented 428 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 02 23:20:48 2016 " "Info: Processing ended: Sat Apr 02 23:20:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
