
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flock_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015a8 <.init>:
  4015a8:	stp	x29, x30, [sp, #-16]!
  4015ac:	mov	x29, sp
  4015b0:	bl	401a10 <ferror@plt+0x60>
  4015b4:	ldp	x29, x30, [sp], #16
  4015b8:	ret

Disassembly of section .plt:

00000000004015c0 <memcpy@plt-0x20>:
  4015c0:	stp	x16, x30, [sp, #-16]!
  4015c4:	adrp	x16, 415000 <ferror@plt+0x13650>
  4015c8:	ldr	x17, [x16, #4088]
  4015cc:	add	x16, x16, #0xff8
  4015d0:	br	x17
  4015d4:	nop
  4015d8:	nop
  4015dc:	nop

00000000004015e0 <memcpy@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4015e4:	ldr	x17, [x16]
  4015e8:	add	x16, x16, #0x0
  4015ec:	br	x17

00000000004015f0 <_exit@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4015f4:	ldr	x17, [x16, #8]
  4015f8:	add	x16, x16, #0x8
  4015fc:	br	x17

0000000000401600 <strtoul@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14650>
  401604:	ldr	x17, [x16, #16]
  401608:	add	x16, x16, #0x10
  40160c:	br	x17

0000000000401610 <strlen@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14650>
  401614:	ldr	x17, [x16, #24]
  401618:	add	x16, x16, #0x18
  40161c:	br	x17

0000000000401620 <fputs@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14650>
  401624:	ldr	x17, [x16, #32]
  401628:	add	x16, x16, #0x20
  40162c:	br	x17

0000000000401630 <exit@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14650>
  401634:	ldr	x17, [x16, #40]
  401638:	add	x16, x16, #0x28
  40163c:	br	x17

0000000000401640 <dup@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14650>
  401644:	ldr	x17, [x16, #48]
  401648:	add	x16, x16, #0x30
  40164c:	br	x17

0000000000401650 <strtod@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14650>
  401654:	ldr	x17, [x16, #56]
  401658:	add	x16, x16, #0x38
  40165c:	br	x17

0000000000401660 <sysinfo@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14650>
  401664:	ldr	x17, [x16, #64]
  401668:	add	x16, x16, #0x40
  40166c:	br	x17

0000000000401670 <__cxa_atexit@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14650>
  401674:	ldr	x17, [x16, #72]
  401678:	add	x16, x16, #0x48
  40167c:	br	x17

0000000000401680 <fputc@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14650>
  401684:	ldr	x17, [x16, #80]
  401688:	add	x16, x16, #0x50
  40168c:	br	x17

0000000000401690 <clock_gettime@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14650>
  401694:	ldr	x17, [x16, #88]
  401698:	add	x16, x16, #0x58
  40169c:	br	x17

00000000004016a0 <fork@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016a4:	ldr	x17, [x16, #96]
  4016a8:	add	x16, x16, #0x60
  4016ac:	br	x17

00000000004016b0 <snprintf@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016b4:	ldr	x17, [x16, #104]
  4016b8:	add	x16, x16, #0x68
  4016bc:	br	x17

00000000004016c0 <localeconv@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016c4:	ldr	x17, [x16, #112]
  4016c8:	add	x16, x16, #0x70
  4016cc:	br	x17

00000000004016d0 <fileno@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016d4:	ldr	x17, [x16, #120]
  4016d8:	add	x16, x16, #0x78
  4016dc:	br	x17

00000000004016e0 <signal@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016e4:	ldr	x17, [x16, #128]
  4016e8:	add	x16, x16, #0x80
  4016ec:	br	x17

00000000004016f0 <timer_settime@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016f4:	ldr	x17, [x16, #136]
  4016f8:	add	x16, x16, #0x88
  4016fc:	br	x17

0000000000401700 <malloc@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14650>
  401704:	ldr	x17, [x16, #144]
  401708:	add	x16, x16, #0x90
  40170c:	br	x17

0000000000401710 <open@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14650>
  401714:	ldr	x17, [x16, #152]
  401718:	add	x16, x16, #0x98
  40171c:	br	x17

0000000000401720 <__strtol_internal@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14650>
  401724:	ldr	x17, [x16, #160]
  401728:	add	x16, x16, #0xa0
  40172c:	br	x17

0000000000401730 <sigemptyset@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14650>
  401734:	ldr	x17, [x16, #168]
  401738:	add	x16, x16, #0xa8
  40173c:	br	x17

0000000000401740 <strncmp@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14650>
  401744:	ldr	x17, [x16, #176]
  401748:	add	x16, x16, #0xb0
  40174c:	br	x17

0000000000401750 <bindtextdomain@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14650>
  401754:	ldr	x17, [x16, #184]
  401758:	add	x16, x16, #0xb8
  40175c:	br	x17

0000000000401760 <__libc_start_main@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14650>
  401764:	ldr	x17, [x16, #192]
  401768:	add	x16, x16, #0xc0
  40176c:	br	x17

0000000000401770 <fgetc@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14650>
  401774:	ldr	x17, [x16, #200]
  401778:	add	x16, x16, #0xc8
  40177c:	br	x17

0000000000401780 <flock@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14650>
  401784:	ldr	x17, [x16, #208]
  401788:	add	x16, x16, #0xd0
  40178c:	br	x17

0000000000401790 <gettimeofday@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14650>
  401794:	ldr	x17, [x16, #216]
  401798:	add	x16, x16, #0xd8
  40179c:	br	x17

00000000004017a0 <__strtoul_internal@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017a4:	ldr	x17, [x16, #224]
  4017a8:	add	x16, x16, #0xe0
  4017ac:	br	x17

00000000004017b0 <strdup@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017b4:	ldr	x17, [x16, #232]
  4017b8:	add	x16, x16, #0xe8
  4017bc:	br	x17

00000000004017c0 <close@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017c4:	ldr	x17, [x16, #240]
  4017c8:	add	x16, x16, #0xf0
  4017cc:	br	x17

00000000004017d0 <sigaction@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017d4:	ldr	x17, [x16, #248]
  4017d8:	add	x16, x16, #0xf8
  4017dc:	br	x17

00000000004017e0 <__gmon_start__@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017e4:	ldr	x17, [x16, #256]
  4017e8:	add	x16, x16, #0x100
  4017ec:	br	x17

00000000004017f0 <abort@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017f4:	ldr	x17, [x16, #264]
  4017f8:	add	x16, x16, #0x108
  4017fc:	br	x17

0000000000401800 <timer_create@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14650>
  401804:	ldr	x17, [x16, #272]
  401808:	add	x16, x16, #0x110
  40180c:	br	x17

0000000000401810 <access@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14650>
  401814:	ldr	x17, [x16, #280]
  401818:	add	x16, x16, #0x118
  40181c:	br	x17

0000000000401820 <textdomain@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14650>
  401824:	ldr	x17, [x16, #288]
  401828:	add	x16, x16, #0x120
  40182c:	br	x17

0000000000401830 <getopt_long@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14650>
  401834:	ldr	x17, [x16, #296]
  401838:	add	x16, x16, #0x128
  40183c:	br	x17

0000000000401840 <execvp@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14650>
  401844:	ldr	x17, [x16, #304]
  401848:	add	x16, x16, #0x130
  40184c:	br	x17

0000000000401850 <strcmp@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14650>
  401854:	ldr	x17, [x16, #312]
  401858:	add	x16, x16, #0x138
  40185c:	br	x17

0000000000401860 <warn@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14650>
  401864:	ldr	x17, [x16, #320]
  401868:	add	x16, x16, #0x140
  40186c:	br	x17

0000000000401870 <__ctype_b_loc@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14650>
  401874:	ldr	x17, [x16, #328]
  401878:	add	x16, x16, #0x148
  40187c:	br	x17

0000000000401880 <strtol@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14650>
  401884:	ldr	x17, [x16, #336]
  401888:	add	x16, x16, #0x150
  40188c:	br	x17

0000000000401890 <free@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14650>
  401894:	ldr	x17, [x16, #344]
  401898:	add	x16, x16, #0x158
  40189c:	br	x17

00000000004018a0 <timer_delete@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018a4:	ldr	x17, [x16, #352]
  4018a8:	add	x16, x16, #0x160
  4018ac:	br	x17

00000000004018b0 <vasprintf@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018b4:	ldr	x17, [x16, #360]
  4018b8:	add	x16, x16, #0x168
  4018bc:	br	x17

00000000004018c0 <strndup@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018c4:	ldr	x17, [x16, #368]
  4018c8:	add	x16, x16, #0x170
  4018cc:	br	x17

00000000004018d0 <strspn@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018d4:	ldr	x17, [x16, #376]
  4018d8:	add	x16, x16, #0x178
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018e4:	ldr	x17, [x16, #384]
  4018e8:	add	x16, x16, #0x180
  4018ec:	br	x17

00000000004018f0 <fflush@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018f4:	ldr	x17, [x16, #392]
  4018f8:	add	x16, x16, #0x188
  4018fc:	br	x17

0000000000401900 <warnx@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14650>
  401904:	ldr	x17, [x16, #400]
  401908:	add	x16, x16, #0x190
  40190c:	br	x17

0000000000401910 <dcgettext@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14650>
  401914:	ldr	x17, [x16, #408]
  401918:	add	x16, x16, #0x198
  40191c:	br	x17

0000000000401920 <errx@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14650>
  401924:	ldr	x17, [x16, #416]
  401928:	add	x16, x16, #0x1a0
  40192c:	br	x17

0000000000401930 <strcspn@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14650>
  401934:	ldr	x17, [x16, #424]
  401938:	add	x16, x16, #0x1a8
  40193c:	br	x17

0000000000401940 <printf@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14650>
  401944:	ldr	x17, [x16, #432]
  401948:	add	x16, x16, #0x1b0
  40194c:	br	x17

0000000000401950 <__errno_location@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14650>
  401954:	ldr	x17, [x16, #440]
  401958:	add	x16, x16, #0x1b8
  40195c:	br	x17

0000000000401960 <getenv@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14650>
  401964:	ldr	x17, [x16, #448]
  401968:	add	x16, x16, #0x1c0
  40196c:	br	x17

0000000000401970 <waitpid@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14650>
  401974:	ldr	x17, [x16, #456]
  401978:	add	x16, x16, #0x1c8
  40197c:	br	x17

0000000000401980 <fprintf@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14650>
  401984:	ldr	x17, [x16, #464]
  401988:	add	x16, x16, #0x1d0
  40198c:	br	x17

0000000000401990 <err@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14650>
  401994:	ldr	x17, [x16, #472]
  401998:	add	x16, x16, #0x1d8
  40199c:	br	x17

00000000004019a0 <setlocale@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4019a4:	ldr	x17, [x16, #480]
  4019a8:	add	x16, x16, #0x1e0
  4019ac:	br	x17

00000000004019b0 <ferror@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4019b4:	ldr	x17, [x16, #488]
  4019b8:	add	x16, x16, #0x1e8
  4019bc:	br	x17

Disassembly of section .text:

00000000004019c0 <.text>:
  4019c0:	mov	x29, #0x0                   	// #0
  4019c4:	mov	x30, #0x0                   	// #0
  4019c8:	mov	x5, x0
  4019cc:	ldr	x1, [sp]
  4019d0:	add	x2, sp, #0x8
  4019d4:	mov	x6, sp
  4019d8:	movz	x0, #0x0, lsl #48
  4019dc:	movk	x0, #0x0, lsl #32
  4019e0:	movk	x0, #0x40, lsl #16
  4019e4:	movk	x0, #0x1d64
  4019e8:	movz	x3, #0x0, lsl #48
  4019ec:	movk	x3, #0x0, lsl #32
  4019f0:	movk	x3, #0x40, lsl #16
  4019f4:	movk	x3, #0x4638
  4019f8:	movz	x4, #0x0, lsl #48
  4019fc:	movk	x4, #0x0, lsl #32
  401a00:	movk	x4, #0x40, lsl #16
  401a04:	movk	x4, #0x46b8
  401a08:	bl	401760 <__libc_start_main@plt>
  401a0c:	bl	4017f0 <abort@plt>
  401a10:	adrp	x0, 415000 <ferror@plt+0x13650>
  401a14:	ldr	x0, [x0, #4064]
  401a18:	cbz	x0, 401a20 <ferror@plt+0x70>
  401a1c:	b	4017e0 <__gmon_start__@plt>
  401a20:	ret
  401a24:	adrp	x0, 416000 <ferror@plt+0x14650>
  401a28:	add	x0, x0, #0x248
  401a2c:	adrp	x1, 416000 <ferror@plt+0x14650>
  401a30:	add	x1, x1, #0x248
  401a34:	cmp	x0, x1
  401a38:	b.eq	401a6c <ferror@plt+0xbc>  // b.none
  401a3c:	stp	x29, x30, [sp, #-32]!
  401a40:	mov	x29, sp
  401a44:	adrp	x0, 404000 <ferror@plt+0x2650>
  401a48:	ldr	x0, [x0, #1768]
  401a4c:	str	x0, [sp, #24]
  401a50:	mov	x1, x0
  401a54:	cbz	x1, 401a64 <ferror@plt+0xb4>
  401a58:	adrp	x0, 416000 <ferror@plt+0x14650>
  401a5c:	add	x0, x0, #0x248
  401a60:	blr	x1
  401a64:	ldp	x29, x30, [sp], #32
  401a68:	ret
  401a6c:	ret
  401a70:	adrp	x0, 416000 <ferror@plt+0x14650>
  401a74:	add	x0, x0, #0x248
  401a78:	adrp	x1, 416000 <ferror@plt+0x14650>
  401a7c:	add	x1, x1, #0x248
  401a80:	sub	x0, x0, x1
  401a84:	lsr	x1, x0, #63
  401a88:	add	x0, x1, x0, asr #3
  401a8c:	cmp	xzr, x0, asr #1
  401a90:	b.eq	401ac8 <ferror@plt+0x118>  // b.none
  401a94:	stp	x29, x30, [sp, #-32]!
  401a98:	mov	x29, sp
  401a9c:	asr	x1, x0, #1
  401aa0:	adrp	x0, 404000 <ferror@plt+0x2650>
  401aa4:	ldr	x0, [x0, #1776]
  401aa8:	str	x0, [sp, #24]
  401aac:	mov	x2, x0
  401ab0:	cbz	x2, 401ac0 <ferror@plt+0x110>
  401ab4:	adrp	x0, 416000 <ferror@plt+0x14650>
  401ab8:	add	x0, x0, #0x248
  401abc:	blr	x2
  401ac0:	ldp	x29, x30, [sp], #32
  401ac4:	ret
  401ac8:	ret
  401acc:	adrp	x0, 416000 <ferror@plt+0x14650>
  401ad0:	ldrb	w0, [x0, #632]
  401ad4:	cbnz	w0, 401af8 <ferror@plt+0x148>
  401ad8:	stp	x29, x30, [sp, #-16]!
  401adc:	mov	x29, sp
  401ae0:	bl	401a24 <ferror@plt+0x74>
  401ae4:	adrp	x0, 416000 <ferror@plt+0x14650>
  401ae8:	mov	w1, #0x1                   	// #1
  401aec:	strb	w1, [x0, #632]
  401af0:	ldp	x29, x30, [sp], #16
  401af4:	ret
  401af8:	ret
  401afc:	stp	x29, x30, [sp, #-16]!
  401b00:	mov	x29, sp
  401b04:	bl	401a70 <ferror@plt+0xc0>
  401b08:	ldp	x29, x30, [sp], #16
  401b0c:	ret
  401b10:	ldr	w0, [x1, #8]
  401b14:	cmn	w0, #0x2
  401b18:	b.eq	401b20 <ferror@plt+0x170>  // b.none
  401b1c:	ret
  401b20:	adrp	x0, 416000 <ferror@plt+0x14650>
  401b24:	mov	w1, #0x1                   	// #1
  401b28:	str	w1, [x0, #636]
  401b2c:	b	401b1c <ferror@plt+0x16c>
  401b30:	stp	x29, x30, [sp, #-48]!
  401b34:	mov	x29, sp
  401b38:	stp	x19, x20, [sp, #16]
  401b3c:	stp	x21, x22, [sp, #32]
  401b40:	mov	x22, x0
  401b44:	mov	x20, x1
  401b48:	ldr	w19, [x1]
  401b4c:	bl	401950 <__errno_location@plt>
  401b50:	mov	x21, x0
  401b54:	str	wzr, [x0]
  401b58:	mov	w1, #0x140                 	// #320
  401b5c:	orr	w19, w19, w1
  401b60:	mov	w2, #0x1b6                 	// #438
  401b64:	mov	w1, w19
  401b68:	mov	x0, x22
  401b6c:	bl	401710 <open@plt>
  401b70:	tbnz	w0, #31, 401b88 <ferror@plt+0x1d8>
  401b74:	str	w19, [x20]
  401b78:	ldp	x19, x20, [sp, #16]
  401b7c:	ldp	x21, x22, [sp, #32]
  401b80:	ldp	x29, x30, [sp], #48
  401b84:	ret
  401b88:	ldr	w0, [x21]
  401b8c:	cmp	w0, #0x15
  401b90:	b.eq	401bd8 <ferror@plt+0x228>  // b.none
  401b94:	mov	w2, #0x5                   	// #5
  401b98:	adrp	x1, 404000 <ferror@plt+0x2650>
  401b9c:	add	x1, x1, #0x6f8
  401ba0:	mov	x0, #0x0                   	// #0
  401ba4:	bl	401910 <dcgettext@plt>
  401ba8:	mov	x1, x22
  401bac:	bl	401860 <warn@plt>
  401bb0:	ldr	w0, [x21]
  401bb4:	sub	w1, w0, #0x17
  401bb8:	cmp	w1, #0x1
  401bbc:	ccmp	w0, #0xc, #0x4, hi  // hi = pmore
  401bc0:	b.eq	401bf0 <ferror@plt+0x240>  // b.none
  401bc4:	and	w0, w0, #0xfffffffd
  401bc8:	cmp	w0, #0x1c
  401bcc:	b.ne	401bf8 <ferror@plt+0x248>  // b.any
  401bd0:	mov	w0, #0x49                  	// #73
  401bd4:	bl	401630 <exit@plt>
  401bd8:	mov	w1, #0x100                 	// #256
  401bdc:	mov	x0, x22
  401be0:	bl	401710 <open@plt>
  401be4:	mov	w19, #0x100                 	// #256
  401be8:	tbz	w0, #31, 401b74 <ferror@plt+0x1c4>
  401bec:	b	401b94 <ferror@plt+0x1e4>
  401bf0:	mov	w0, #0x47                  	// #71
  401bf4:	bl	401630 <exit@plt>
  401bf8:	mov	w0, #0x42                  	// #66
  401bfc:	bl	401630 <exit@plt>
  401c00:	stp	x29, x30, [sp, #-32]!
  401c04:	mov	x29, sp
  401c08:	str	x19, [sp, #16]
  401c0c:	mov	x19, x0
  401c10:	mov	x1, x0
  401c14:	ldr	x0, [x0]
  401c18:	bl	401840 <execvp@plt>
  401c1c:	mov	w2, #0x5                   	// #5
  401c20:	adrp	x1, 404000 <ferror@plt+0x2650>
  401c24:	add	x1, x1, #0x718
  401c28:	mov	x0, #0x0                   	// #0
  401c2c:	bl	401910 <dcgettext@plt>
  401c30:	ldr	x1, [x19]
  401c34:	bl	401860 <warn@plt>
  401c38:	bl	401950 <__errno_location@plt>
  401c3c:	ldr	w0, [x0]
  401c40:	cmp	w0, #0xc
  401c44:	mov	w1, #0x47                  	// #71
  401c48:	mov	w0, #0x45                  	// #69
  401c4c:	csel	w0, w1, w0, eq  // eq = none
  401c50:	bl	4015f0 <_exit@plt>
  401c54:	stp	x29, x30, [sp, #-32]!
  401c58:	mov	x29, sp
  401c5c:	stp	x19, x20, [sp, #16]
  401c60:	adrp	x0, 416000 <ferror@plt+0x14650>
  401c64:	ldr	x20, [x0, #608]
  401c68:	bl	401950 <__errno_location@plt>
  401c6c:	mov	x19, x0
  401c70:	str	wzr, [x0]
  401c74:	mov	x0, x20
  401c78:	bl	4019b0 <ferror@plt>
  401c7c:	cbz	w0, 401cc4 <ferror@plt+0x314>
  401c80:	ldr	w0, [x19]
  401c84:	cmp	w0, #0x9
  401c88:	b.eq	401c94 <ferror@plt+0x2e4>  // b.none
  401c8c:	cmp	w0, #0x20
  401c90:	b.ne	401cf0 <ferror@plt+0x340>  // b.any
  401c94:	adrp	x0, 416000 <ferror@plt+0x14650>
  401c98:	ldr	x20, [x0, #584]
  401c9c:	str	wzr, [x19]
  401ca0:	mov	x0, x20
  401ca4:	bl	4019b0 <ferror@plt>
  401ca8:	cbz	w0, 401d30 <ferror@plt+0x380>
  401cac:	ldr	w0, [x19]
  401cb0:	cmp	w0, #0x9
  401cb4:	b.ne	401d5c <ferror@plt+0x3ac>  // b.any
  401cb8:	ldp	x19, x20, [sp, #16]
  401cbc:	ldp	x29, x30, [sp], #32
  401cc0:	ret
  401cc4:	mov	x0, x20
  401cc8:	bl	4018f0 <fflush@plt>
  401ccc:	cbnz	w0, 401c80 <ferror@plt+0x2d0>
  401cd0:	mov	x0, x20
  401cd4:	bl	4016d0 <fileno@plt>
  401cd8:	tbnz	w0, #31, 401c80 <ferror@plt+0x2d0>
  401cdc:	bl	401640 <dup@plt>
  401ce0:	tbnz	w0, #31, 401c80 <ferror@plt+0x2d0>
  401ce4:	bl	4017c0 <close@plt>
  401ce8:	cbz	w0, 401c94 <ferror@plt+0x2e4>
  401cec:	b	401c80 <ferror@plt+0x2d0>
  401cf0:	cbz	w0, 401d14 <ferror@plt+0x364>
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	adrp	x1, 404000 <ferror@plt+0x2650>
  401cfc:	add	x1, x1, #0x730
  401d00:	mov	x0, #0x0                   	// #0
  401d04:	bl	401910 <dcgettext@plt>
  401d08:	bl	401860 <warn@plt>
  401d0c:	mov	w0, #0x1                   	// #1
  401d10:	bl	4015f0 <_exit@plt>
  401d14:	mov	w2, #0x5                   	// #5
  401d18:	adrp	x1, 404000 <ferror@plt+0x2650>
  401d1c:	add	x1, x1, #0x730
  401d20:	mov	x0, #0x0                   	// #0
  401d24:	bl	401910 <dcgettext@plt>
  401d28:	bl	401900 <warnx@plt>
  401d2c:	b	401d0c <ferror@plt+0x35c>
  401d30:	mov	x0, x20
  401d34:	bl	4018f0 <fflush@plt>
  401d38:	cbnz	w0, 401cac <ferror@plt+0x2fc>
  401d3c:	mov	x0, x20
  401d40:	bl	4016d0 <fileno@plt>
  401d44:	tbnz	w0, #31, 401cac <ferror@plt+0x2fc>
  401d48:	bl	401640 <dup@plt>
  401d4c:	tbnz	w0, #31, 401cac <ferror@plt+0x2fc>
  401d50:	bl	4017c0 <close@plt>
  401d54:	cbz	w0, 401cb8 <ferror@plt+0x308>
  401d58:	b	401cac <ferror@plt+0x2fc>
  401d5c:	mov	w0, #0x1                   	// #1
  401d60:	bl	4015f0 <_exit@plt>
  401d64:	stp	x29, x30, [sp, #-240]!
  401d68:	mov	x29, sp
  401d6c:	stp	x19, x20, [sp, #16]
  401d70:	stp	x21, x22, [sp, #32]
  401d74:	stp	x23, x24, [sp, #48]
  401d78:	stp	x25, x26, [sp, #64]
  401d7c:	stp	x27, x28, [sp, #80]
  401d80:	mov	w19, w0
  401d84:	mov	x20, x1
  401d88:	str	wzr, [sp, #196]
  401d8c:	adrp	x1, 404000 <ferror@plt+0x2650>
  401d90:	add	x1, x1, #0x808
  401d94:	mov	w0, #0x6                   	// #6
  401d98:	bl	4019a0 <setlocale@plt>
  401d9c:	adrp	x21, 404000 <ferror@plt+0x2650>
  401da0:	add	x21, x21, #0x758
  401da4:	adrp	x1, 404000 <ferror@plt+0x2650>
  401da8:	add	x1, x1, #0x740
  401dac:	mov	x0, x21
  401db0:	bl	401750 <bindtextdomain@plt>
  401db4:	mov	x0, x21
  401db8:	bl	401820 <textdomain@plt>
  401dbc:	adrp	x0, 401000 <memcpy@plt-0x5e0>
  401dc0:	add	x0, x0, #0xc54
  401dc4:	bl	4046c0 <ferror@plt+0x2d10>
  401dc8:	mov	w0, #0x40                  	// #64
  401dcc:	bl	402bfc <ferror@plt+0x124c>
  401dd0:	cmp	w19, #0x1
  401dd4:	b.le	401e1c <ferror@plt+0x46c>
  401dd8:	stp	xzr, xzr, [sp, #200]
  401ddc:	stp	xzr, xzr, [sp, #216]
  401de0:	adrp	x0, 416000 <ferror@plt+0x14650>
  401de4:	str	wzr, [x0, #616]
  401de8:	mov	w0, #0x1                   	// #1
  401dec:	str	w0, [sp, #100]
  401df0:	mov	w24, #0x0                   	// #0
  401df4:	mov	w25, #0x0                   	// #0
  401df8:	str	wzr, [sp, #96]
  401dfc:	mov	w22, #0x0                   	// #0
  401e00:	mov	w21, #0x2                   	// #2
  401e04:	mov	w26, #0x0                   	// #0
  401e08:	adrp	x27, 404000 <ferror@plt+0x2650>
  401e0c:	add	x27, x27, #0xe18
  401e10:	adrp	x23, 404000 <ferror@plt+0x2650>
  401e14:	add	x23, x23, #0xbe0
  401e18:	b	401e80 <ferror@plt+0x4d0>
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	adrp	x1, 404000 <ferror@plt+0x2650>
  401e24:	add	x1, x1, #0x768
  401e28:	mov	x0, #0x0                   	// #0
  401e2c:	bl	401910 <dcgettext@plt>
  401e30:	bl	401900 <warnx@plt>
  401e34:	adrp	x0, 416000 <ferror@plt+0x14650>
  401e38:	ldr	x19, [x0, #584]
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	adrp	x1, 404000 <ferror@plt+0x2650>
  401e44:	add	x1, x1, #0x780
  401e48:	mov	x0, #0x0                   	// #0
  401e4c:	bl	401910 <dcgettext@plt>
  401e50:	adrp	x1, 416000 <ferror@plt+0x14650>
  401e54:	ldr	x2, [x1, #624]
  401e58:	mov	x1, x0
  401e5c:	mov	x0, x19
  401e60:	bl	401980 <fprintf@plt>
  401e64:	mov	w0, #0x40                  	// #64
  401e68:	bl	401630 <exit@plt>
  401e6c:	cmp	w0, #0x45
  401e70:	b.eq	4021b4 <ferror@plt+0x804>  // b.none
  401e74:	cmp	w0, #0x46
  401e78:	b.ne	401ed4 <ferror@plt+0x524>  // b.any
  401e7c:	mov	w25, #0x1                   	// #1
  401e80:	add	x4, sp, #0xc0
  401e84:	mov	x3, x27
  401e88:	mov	x2, x23
  401e8c:	mov	x1, x20
  401e90:	mov	w0, w19
  401e94:	bl	401830 <getopt_long@plt>
  401e98:	cmn	w0, #0x1
  401e9c:	b.eq	402230 <ferror@plt+0x880>  // b.none
  401ea0:	cmp	w0, #0x6f
  401ea4:	b.eq	402214 <ferror@plt+0x864>  // b.none
  401ea8:	cmp	w0, #0x6f
  401eac:	b.gt	402144 <ferror@plt+0x794>
  401eb0:	cmp	w0, #0x56
  401eb4:	b.eq	4021e4 <ferror@plt+0x834>  // b.none
  401eb8:	b.le	401e6c <ferror@plt+0x4bc>
  401ebc:	cmp	w0, #0x6e
  401ec0:	b.ne	401ecc <ferror@plt+0x51c>  // b.any
  401ec4:	mov	w22, #0x4                   	// #4
  401ec8:	b	401e80 <ferror@plt+0x4d0>
  401ecc:	cmp	w0, #0x6f
  401ed0:	b.ne	401f0c <ferror@plt+0x55c>  // b.any
  401ed4:	adrp	x0, 416000 <ferror@plt+0x14650>
  401ed8:	ldr	x19, [x0, #584]
  401edc:	mov	w2, #0x5                   	// #5
  401ee0:	adrp	x1, 404000 <ferror@plt+0x2650>
  401ee4:	add	x1, x1, #0x780
  401ee8:	mov	x0, #0x0                   	// #0
  401eec:	bl	401910 <dcgettext@plt>
  401ef0:	adrp	x1, 416000 <ferror@plt+0x14650>
  401ef4:	ldr	x2, [x1, #624]
  401ef8:	mov	x1, x0
  401efc:	mov	x0, x19
  401f00:	bl	401980 <fprintf@plt>
  401f04:	mov	w0, #0x40                  	// #64
  401f08:	bl	401630 <exit@plt>
  401f0c:	cmp	w0, #0x65
  401f10:	b.ne	401f1c <ferror@plt+0x56c>  // b.any
  401f14:	mov	w21, #0x2                   	// #2
  401f18:	b	401e80 <ferror@plt+0x4d0>
  401f1c:	cmp	w0, #0x68
  401f20:	b.ne	401ed4 <ferror@plt+0x524>  // b.any
  401f24:	mov	w2, #0x5                   	// #5
  401f28:	adrp	x1, 404000 <ferror@plt+0x2650>
  401f2c:	add	x1, x1, #0x800
  401f30:	mov	x0, #0x0                   	// #0
  401f34:	bl	401910 <dcgettext@plt>
  401f38:	adrp	x19, 416000 <ferror@plt+0x14650>
  401f3c:	ldr	x1, [x19, #608]
  401f40:	bl	401620 <fputs@plt>
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	adrp	x1, 404000 <ferror@plt+0x2650>
  401f4c:	add	x1, x1, #0x810
  401f50:	mov	x0, #0x0                   	// #0
  401f54:	bl	401910 <dcgettext@plt>
  401f58:	adrp	x1, 416000 <ferror@plt+0x14650>
  401f5c:	ldr	x1, [x1, #624]
  401f60:	bl	401940 <printf@plt>
  401f64:	ldr	x1, [x19, #608]
  401f68:	mov	w0, #0xa                   	// #10
  401f6c:	bl	401680 <fputc@plt>
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	adrp	x1, 404000 <ferror@plt+0x2650>
  401f78:	add	x1, x1, #0x8a8
  401f7c:	mov	x0, #0x0                   	// #0
  401f80:	bl	401910 <dcgettext@plt>
  401f84:	ldr	x1, [x19, #608]
  401f88:	bl	401620 <fputs@plt>
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	adrp	x1, 404000 <ferror@plt+0x2650>
  401f94:	add	x1, x1, #0x8d0
  401f98:	mov	x0, #0x0                   	// #0
  401f9c:	bl	401910 <dcgettext@plt>
  401fa0:	ldr	x1, [x19, #608]
  401fa4:	bl	401620 <fputs@plt>
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	adrp	x1, 404000 <ferror@plt+0x2650>
  401fb0:	add	x1, x1, #0x8e0
  401fb4:	mov	x0, #0x0                   	// #0
  401fb8:	bl	401910 <dcgettext@plt>
  401fbc:	ldr	x1, [x19, #608]
  401fc0:	bl	401620 <fputs@plt>
  401fc4:	mov	w2, #0x5                   	// #5
  401fc8:	adrp	x1, 404000 <ferror@plt+0x2650>
  401fcc:	add	x1, x1, #0x910
  401fd0:	mov	x0, #0x0                   	// #0
  401fd4:	bl	401910 <dcgettext@plt>
  401fd8:	ldr	x1, [x19, #608]
  401fdc:	bl	401620 <fputs@plt>
  401fe0:	mov	w2, #0x5                   	// #5
  401fe4:	adrp	x1, 404000 <ferror@plt+0x2650>
  401fe8:	add	x1, x1, #0x950
  401fec:	mov	x0, #0x0                   	// #0
  401ff0:	bl	401910 <dcgettext@plt>
  401ff4:	ldr	x1, [x19, #608]
  401ff8:	bl	401620 <fputs@plt>
  401ffc:	mov	w2, #0x5                   	// #5
  402000:	adrp	x1, 404000 <ferror@plt+0x2650>
  402004:	add	x1, x1, #0x980
  402008:	mov	x0, #0x0                   	// #0
  40200c:	bl	401910 <dcgettext@plt>
  402010:	ldr	x1, [x19, #608]
  402014:	bl	401620 <fputs@plt>
  402018:	mov	w2, #0x5                   	// #5
  40201c:	adrp	x1, 404000 <ferror@plt+0x2650>
  402020:	add	x1, x1, #0x9b8
  402024:	mov	x0, #0x0                   	// #0
  402028:	bl	401910 <dcgettext@plt>
  40202c:	ldr	x1, [x19, #608]
  402030:	bl	401620 <fputs@plt>
  402034:	mov	w2, #0x5                   	// #5
  402038:	adrp	x1, 404000 <ferror@plt+0x2650>
  40203c:	add	x1, x1, #0x9f8
  402040:	mov	x0, #0x0                   	// #0
  402044:	bl	401910 <dcgettext@plt>
  402048:	ldr	x1, [x19, #608]
  40204c:	bl	401620 <fputs@plt>
  402050:	mov	w2, #0x5                   	// #5
  402054:	adrp	x1, 404000 <ferror@plt+0x2650>
  402058:	add	x1, x1, #0xa48
  40205c:	mov	x0, #0x0                   	// #0
  402060:	bl	401910 <dcgettext@plt>
  402064:	ldr	x1, [x19, #608]
  402068:	bl	401620 <fputs@plt>
  40206c:	mov	w2, #0x5                   	// #5
  402070:	adrp	x1, 404000 <ferror@plt+0x2650>
  402074:	add	x1, x1, #0xa90
  402078:	mov	x0, #0x0                   	// #0
  40207c:	bl	401910 <dcgettext@plt>
  402080:	ldr	x1, [x19, #608]
  402084:	bl	401620 <fputs@plt>
  402088:	mov	w2, #0x5                   	// #5
  40208c:	adrp	x1, 404000 <ferror@plt+0x2650>
  402090:	add	x1, x1, #0xae0
  402094:	mov	x0, #0x0                   	// #0
  402098:	bl	401910 <dcgettext@plt>
  40209c:	ldr	x1, [x19, #608]
  4020a0:	bl	401620 <fputs@plt>
  4020a4:	mov	w2, #0x5                   	// #5
  4020a8:	adrp	x1, 404000 <ferror@plt+0x2650>
  4020ac:	add	x1, x1, #0xb20
  4020b0:	mov	x0, #0x0                   	// #0
  4020b4:	bl	401910 <dcgettext@plt>
  4020b8:	ldr	x1, [x19, #608]
  4020bc:	bl	401620 <fputs@plt>
  4020c0:	ldr	x1, [x19, #608]
  4020c4:	mov	w0, #0xa                   	// #10
  4020c8:	bl	401680 <fputc@plt>
  4020cc:	mov	w2, #0x5                   	// #5
  4020d0:	adrp	x1, 404000 <ferror@plt+0x2650>
  4020d4:	add	x1, x1, #0xb50
  4020d8:	mov	x0, #0x0                   	// #0
  4020dc:	bl	401910 <dcgettext@plt>
  4020e0:	mov	x19, x0
  4020e4:	mov	w2, #0x5                   	// #5
  4020e8:	adrp	x1, 404000 <ferror@plt+0x2650>
  4020ec:	add	x1, x1, #0xb68
  4020f0:	mov	x0, #0x0                   	// #0
  4020f4:	bl	401910 <dcgettext@plt>
  4020f8:	mov	x4, x0
  4020fc:	adrp	x3, 404000 <ferror@plt+0x2650>
  402100:	add	x3, x3, #0xb78
  402104:	mov	x2, x19
  402108:	adrp	x1, 404000 <ferror@plt+0x2650>
  40210c:	add	x1, x1, #0xb88
  402110:	adrp	x0, 404000 <ferror@plt+0x2650>
  402114:	add	x0, x0, #0xb98
  402118:	bl	401940 <printf@plt>
  40211c:	mov	w2, #0x5                   	// #5
  402120:	adrp	x1, 404000 <ferror@plt+0x2650>
  402124:	add	x1, x1, #0xbb0
  402128:	mov	x0, #0x0                   	// #0
  40212c:	bl	401910 <dcgettext@plt>
  402130:	adrp	x1, 404000 <ferror@plt+0x2650>
  402134:	add	x1, x1, #0xbd0
  402138:	bl	401940 <printf@plt>
  40213c:	mov	w0, #0x0                   	// #0
  402140:	bl	401630 <exit@plt>
  402144:	cmp	w0, #0x77
  402148:	b.eq	402180 <ferror@plt+0x7d0>  // b.none
  40214c:	b.le	402168 <ferror@plt+0x7b8>
  402150:	cmp	w0, #0x78
  402154:	b.eq	402228 <ferror@plt+0x878>  // b.none
  402158:	cmp	w0, #0x80
  40215c:	b.ne	401ed4 <ferror@plt+0x524>  // b.any
  402160:	mov	w24, #0x1                   	// #1
  402164:	b	401e80 <ferror@plt+0x4d0>
  402168:	cmp	w0, #0x73
  40216c:	b.eq	402220 <ferror@plt+0x870>  // b.none
  402170:	cmp	w0, #0x75
  402174:	b.ne	401ed4 <ferror@plt+0x524>  // b.any
  402178:	mov	w21, #0x8                   	// #8
  40217c:	b	401e80 <ferror@plt+0x4d0>
  402180:	adrp	x0, 416000 <ferror@plt+0x14650>
  402184:	ldr	x26, [x0, #592]
  402188:	mov	w2, #0x5                   	// #5
  40218c:	adrp	x1, 404000 <ferror@plt+0x2650>
  402190:	add	x1, x1, #0x7a8
  402194:	mov	x0, #0x0                   	// #0
  402198:	bl	401910 <dcgettext@plt>
  40219c:	mov	x2, x0
  4021a0:	add	x1, sp, #0xd8
  4021a4:	mov	x0, x26
  4021a8:	bl	40381c <ferror@plt+0x1e6c>
  4021ac:	mov	w26, #0x1                   	// #1
  4021b0:	b	401e80 <ferror@plt+0x4d0>
  4021b4:	adrp	x0, 416000 <ferror@plt+0x14650>
  4021b8:	ldr	x28, [x0, #592]
  4021bc:	mov	w2, #0x5                   	// #5
  4021c0:	adrp	x1, 404000 <ferror@plt+0x2650>
  4021c4:	add	x1, x1, #0x7c0
  4021c8:	mov	x0, #0x0                   	// #0
  4021cc:	bl	401910 <dcgettext@plt>
  4021d0:	mov	x1, x0
  4021d4:	mov	x0, x28
  4021d8:	bl	4034a4 <ferror@plt+0x1af4>
  4021dc:	str	w0, [sp, #100]
  4021e0:	b	401e80 <ferror@plt+0x4d0>
  4021e4:	mov	w2, #0x5                   	// #5
  4021e8:	adrp	x1, 404000 <ferror@plt+0x2650>
  4021ec:	add	x1, x1, #0x7d8
  4021f0:	mov	x0, #0x0                   	// #0
  4021f4:	bl	401910 <dcgettext@plt>
  4021f8:	adrp	x2, 404000 <ferror@plt+0x2650>
  4021fc:	add	x2, x2, #0x7e8
  402200:	adrp	x1, 416000 <ferror@plt+0x14650>
  402204:	ldr	x1, [x1, #624]
  402208:	bl	401940 <printf@plt>
  40220c:	mov	w0, #0x0                   	// #0
  402210:	bl	401630 <exit@plt>
  402214:	mov	w0, #0x1                   	// #1
  402218:	str	w0, [sp, #96]
  40221c:	b	401e80 <ferror@plt+0x4d0>
  402220:	mov	w21, #0x1                   	// #1
  402224:	b	401e80 <ferror@plt+0x4d0>
  402228:	mov	w21, #0x2                   	// #2
  40222c:	b	401e80 <ferror@plt+0x4d0>
  402230:	cmp	w25, #0x0
  402234:	ldr	w0, [sp, #96]
  402238:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40223c:	b.ne	402350 <ferror@plt+0x9a0>  // b.any
  402240:	adrp	x0, 416000 <ferror@plt+0x14650>
  402244:	ldr	w23, [x0, #600]
  402248:	add	w0, w23, #0x1
  40224c:	cmp	w0, w19
  402250:	b.ge	4023a0 <ferror@plt+0x9f0>  // b.tcont
  402254:	sxtw	x0, w23
  402258:	add	x0, x0, #0x1
  40225c:	add	x1, x20, x0, lsl #3
  402260:	str	x1, [sp, #104]
  402264:	ldr	x27, [x20, x0, lsl #3]
  402268:	adrp	x1, 404000 <ferror@plt+0x2650>
  40226c:	add	x1, x1, #0xc28
  402270:	mov	x0, x27
  402274:	bl	401850 <strcmp@plt>
  402278:	cbz	w0, 402290 <ferror@plt+0x8e0>
  40227c:	adrp	x1, 404000 <ferror@plt+0x2650>
  402280:	add	x1, x1, #0xc30
  402284:	mov	x0, x27
  402288:	bl	401850 <strcmp@plt>
  40228c:	cbnz	w0, 4022f0 <ferror@plt+0x940>
  402290:	add	w23, w23, #0x3
  402294:	cmp	w23, w19
  402298:	b.ne	402370 <ferror@plt+0x9c0>  // b.any
  40229c:	adrp	x0, 404000 <ferror@plt+0x2650>
  4022a0:	add	x0, x0, #0xc70
  4022a4:	bl	401960 <getenv@plt>
  4022a8:	str	x0, [sp, #120]
  4022ac:	cbz	x0, 4022b8 <ferror@plt+0x908>
  4022b0:	ldrsb	w0, [x0]
  4022b4:	cbnz	w0, 4022c4 <ferror@plt+0x914>
  4022b8:	adrp	x0, 404000 <ferror@plt+0x2650>
  4022bc:	add	x0, x0, #0xc78
  4022c0:	str	x0, [sp, #120]
  4022c4:	adrp	x0, 404000 <ferror@plt+0x2650>
  4022c8:	add	x0, x0, #0xc28
  4022cc:	str	x0, [sp, #128]
  4022d0:	adrp	x0, 416000 <ferror@plt+0x14650>
  4022d4:	ldrsw	x0, [x0, #600]
  4022d8:	add	x0, x0, #0x2
  4022dc:	ldr	x0, [x20, x0, lsl #3]
  4022e0:	str	x0, [sp, #136]
  4022e4:	str	xzr, [sp, #144]
  4022e8:	add	x0, sp, #0x78
  4022ec:	str	x0, [sp, #104]
  4022f0:	adrp	x0, 416000 <ferror@plt+0x14650>
  4022f4:	ldrsw	x0, [x0, #600]
  4022f8:	ldr	x23, [x20, x0, lsl #3]
  4022fc:	add	x1, sp, #0xc4
  402300:	mov	x0, x23
  402304:	bl	401b30 <ferror@plt+0x180>
  402308:	mov	w20, w0
  40230c:	cbz	w26, 402338 <ferror@plt+0x988>
  402310:	ldr	x0, [sp, #216]
  402314:	ldr	x1, [sp, #224]
  402318:	orr	x0, x0, x1
  40231c:	cbz	x0, 40241c <ferror@plt+0xa6c>
  402320:	adrp	x2, 401000 <memcpy@plt-0x5e0>
  402324:	add	x2, x2, #0xb10
  402328:	add	x1, sp, #0xc8
  40232c:	add	x0, sp, #0xe8
  402330:	bl	402858 <ferror@plt+0xea8>
  402334:	cbnz	w0, 4023fc <ferror@plt+0xa4c>
  402338:	cbnz	w24, 402428 <ferror@plt+0xa78>
  40233c:	orr	w22, w21, w22
  402340:	mov	w28, #0x6                   	// #6
  402344:	adrp	x27, 416000 <ferror@plt+0x14650>
  402348:	add	x27, x27, #0x27c
  40234c:	b	402488 <ferror@plt+0xad8>
  402350:	mov	w2, #0x5                   	// #5
  402354:	adrp	x1, 404000 <ferror@plt+0x2650>
  402358:	add	x1, x1, #0xbf0
  40235c:	mov	x0, #0x0                   	// #0
  402360:	bl	401910 <dcgettext@plt>
  402364:	mov	x1, x0
  402368:	mov	w0, #0x40                  	// #64
  40236c:	bl	401920 <errx@plt>
  402370:	mov	w2, #0x5                   	// #5
  402374:	adrp	x1, 404000 <ferror@plt+0x2650>
  402378:	add	x1, x1, #0xc40
  40237c:	mov	x0, #0x0                   	// #0
  402380:	bl	401910 <dcgettext@plt>
  402384:	adrp	x1, 416000 <ferror@plt+0x14650>
  402388:	ldrsw	x2, [x1, #600]
  40238c:	add	x2, x2, #0x1
  402390:	ldr	x2, [x20, x2, lsl #3]
  402394:	mov	x1, x0
  402398:	mov	w0, #0x40                  	// #64
  40239c:	bl	401920 <errx@plt>
  4023a0:	cmp	w23, w19
  4023a4:	b.ge	4023dc <ferror@plt+0xa2c>  // b.tcont
  4023a8:	ldr	x19, [x20, w23, sxtw #3]
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	adrp	x1, 404000 <ferror@plt+0x2650>
  4023b4:	add	x1, x1, #0xc80
  4023b8:	mov	x0, #0x0                   	// #0
  4023bc:	bl	401910 <dcgettext@plt>
  4023c0:	mov	x1, x0
  4023c4:	mov	x0, x19
  4023c8:	bl	4034a4 <ferror@plt+0x1af4>
  4023cc:	mov	w20, w0
  4023d0:	mov	x23, #0x0                   	// #0
  4023d4:	str	xzr, [sp, #104]
  4023d8:	b	40230c <ferror@plt+0x95c>
  4023dc:	mov	w2, #0x5                   	// #5
  4023e0:	adrp	x1, 404000 <ferror@plt+0x2650>
  4023e4:	add	x1, x1, #0xc98
  4023e8:	mov	x0, #0x0                   	// #0
  4023ec:	bl	401910 <dcgettext@plt>
  4023f0:	mov	x1, x0
  4023f4:	mov	w0, #0x40                  	// #64
  4023f8:	bl	401920 <errx@plt>
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	adrp	x1, 404000 <ferror@plt+0x2650>
  402404:	add	x1, x1, #0xcc8
  402408:	mov	x0, #0x0                   	// #0
  40240c:	bl	401910 <dcgettext@plt>
  402410:	mov	x1, x0
  402414:	mov	w0, #0x47                  	// #71
  402418:	bl	401990 <err@plt>
  40241c:	mov	w22, #0x4                   	// #4
  402420:	mov	w26, #0x0                   	// #0
  402424:	b	402338 <ferror@plt+0x988>
  402428:	add	x0, sp, #0xa8
  40242c:	bl	402800 <ferror@plt+0xe50>
  402430:	b	40233c <ferror@plt+0x98c>
  402434:	cmp	w0, #0x9
  402438:	b.ne	4024cc <ferror@plt+0xb1c>  // b.any
  40243c:	ldr	w0, [sp, #196]
  402440:	tbnz	w0, #1, 402518 <ferror@plt+0xb68>
  402444:	cmp	x23, #0x0
  402448:	ccmp	w21, #0x1, #0x4, ne  // ne = any
  40244c:	b.eq	402518 <ferror@plt+0xb68>  // b.none
  402450:	mov	w1, w28
  402454:	mov	x0, x23
  402458:	bl	401810 <access@plt>
  40245c:	cbnz	w0, 40251c <ferror@plt+0xb6c>
  402460:	mov	w0, w20
  402464:	bl	4017c0 <close@plt>
  402468:	mov	w0, #0x2                   	// #2
  40246c:	str	w0, [sp, #196]
  402470:	add	x1, sp, #0xc4
  402474:	mov	x0, x23
  402478:	bl	401b30 <ferror@plt+0x180>
  40247c:	mov	w20, w0
  402480:	ldr	w0, [sp, #196]
  402484:	tbz	w0, #1, 40251c <ferror@plt+0xb6c>
  402488:	mov	w1, w22
  40248c:	mov	w0, w20
  402490:	bl	401780 <flock@plt>
  402494:	cbz	w0, 40255c <ferror@plt+0xbac>
  402498:	bl	401950 <__errno_location@plt>
  40249c:	mov	x19, x0
  4024a0:	ldr	w0, [x0]
  4024a4:	cmp	w0, #0x5
  4024a8:	b.eq	40243c <ferror@plt+0xa8c>  // b.none
  4024ac:	b.gt	402434 <ferror@plt+0xa84>
  4024b0:	cmp	w0, #0x4
  4024b4:	b.ne	402518 <ferror@plt+0xb68>  // b.any
  4024b8:	ldr	w0, [x27]
  4024bc:	cbz	w0, 402488 <ferror@plt+0xad8>
  4024c0:	cbnz	w24, 4024fc <ferror@plt+0xb4c>
  4024c4:	ldr	w0, [sp, #100]
  4024c8:	bl	401630 <exit@plt>
  4024cc:	cmp	w0, #0xb
  4024d0:	b.ne	402518 <ferror@plt+0xb68>  // b.any
  4024d4:	cbnz	w24, 4024e0 <ferror@plt+0xb30>
  4024d8:	ldr	w0, [sp, #100]
  4024dc:	bl	401630 <exit@plt>
  4024e0:	mov	w2, #0x5                   	// #5
  4024e4:	adrp	x1, 404000 <ferror@plt+0x2650>
  4024e8:	add	x1, x1, #0xce0
  4024ec:	mov	x0, #0x0                   	// #0
  4024f0:	bl	401910 <dcgettext@plt>
  4024f4:	bl	401900 <warnx@plt>
  4024f8:	b	4024d8 <ferror@plt+0xb28>
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	adrp	x1, 404000 <ferror@plt+0x2650>
  402504:	add	x1, x1, #0xcf8
  402508:	mov	x0, #0x0                   	// #0
  40250c:	bl	401910 <dcgettext@plt>
  402510:	bl	401900 <warnx@plt>
  402514:	b	4024c4 <ferror@plt+0xb14>
  402518:	cbz	x23, 402548 <ferror@plt+0xb98>
  40251c:	mov	x1, x23
  402520:	adrp	x0, 404000 <ferror@plt+0x2650>
  402524:	add	x0, x0, #0xd20
  402528:	bl	401860 <warn@plt>
  40252c:	ldr	w0, [x19]
  402530:	cmp	w0, #0x25
  402534:	ccmp	w0, #0xc, #0x4, ne  // ne = any
  402538:	mov	w1, #0x47                  	// #71
  40253c:	mov	w0, #0x41                  	// #65
  402540:	csel	w0, w1, w0, eq  // eq = none
  402544:	bl	401630 <exit@plt>
  402548:	mov	w1, w20
  40254c:	adrp	x0, 404000 <ferror@plt+0x2650>
  402550:	add	x0, x0, #0xd28
  402554:	bl	401860 <warn@plt>
  402558:	b	40252c <ferror@plt+0xb7c>
  40255c:	cbnz	w26, 4025a0 <ferror@plt+0xbf0>
  402560:	cbnz	w24, 4025ac <ferror@plt+0xbfc>
  402564:	str	wzr, [sp, #188]
  402568:	ldr	x0, [sp, #104]
  40256c:	cbz	x0, 402704 <ferror@plt+0xd54>
  402570:	mov	x1, #0x0                   	// #0
  402574:	mov	w0, #0x11                  	// #17
  402578:	bl	4016e0 <signal@plt>
  40257c:	cbnz	w25, 402724 <ferror@plt+0xd74>
  402580:	bl	4016a0 <fork@plt>
  402584:	mov	w19, w0
  402588:	tbnz	w0, #31, 40264c <ferror@plt+0xc9c>
  40258c:	cbnz	w0, 402688 <ferror@plt+0xcd8>
  402590:	ldr	w0, [sp, #96]
  402594:	cbnz	w0, 40266c <ferror@plt+0xcbc>
  402598:	ldr	x0, [sp, #104]
  40259c:	bl	401c00 <ferror@plt+0x250>
  4025a0:	add	x0, sp, #0xe8
  4025a4:	bl	40295c <ferror@plt+0xfac>
  4025a8:	b	402560 <ferror@plt+0xbb0>
  4025ac:	add	x0, sp, #0x98
  4025b0:	bl	402800 <ferror@plt+0xe50>
  4025b4:	ldr	x21, [sp, #152]
  4025b8:	ldr	x0, [sp, #168]
  4025bc:	sub	x21, x21, x0
  4025c0:	ldr	x0, [sp, #160]
  4025c4:	ldr	x19, [sp, #176]
  4025c8:	subs	x19, x0, x19
  4025cc:	b.mi	40263c <ferror@plt+0xc8c>  // b.first
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	adrp	x1, 404000 <ferror@plt+0x2650>
  4025d8:	add	x1, x1, #0xd30
  4025dc:	mov	x0, #0x0                   	// #0
  4025e0:	bl	401910 <dcgettext@plt>
  4025e4:	mov	x3, x19
  4025e8:	mov	x2, x21
  4025ec:	adrp	x1, 416000 <ferror@plt+0x14650>
  4025f0:	ldr	x1, [x1, #624]
  4025f4:	bl	401940 <printf@plt>
  4025f8:	str	wzr, [sp, #188]
  4025fc:	ldr	x0, [sp, #104]
  402600:	cbz	x0, 402704 <ferror@plt+0xd54>
  402604:	mov	x1, #0x0                   	// #0
  402608:	mov	w0, #0x11                  	// #17
  40260c:	bl	4016e0 <signal@plt>
  402610:	mov	w2, #0x5                   	// #5
  402614:	adrp	x1, 404000 <ferror@plt+0x2650>
  402618:	add	x1, x1, #0xd80
  40261c:	mov	x0, #0x0                   	// #0
  402620:	bl	401910 <dcgettext@plt>
  402624:	ldr	x1, [sp, #104]
  402628:	ldr	x2, [x1]
  40262c:	adrp	x1, 416000 <ferror@plt+0x14650>
  402630:	ldr	x1, [x1, #624]
  402634:	bl	401940 <printf@plt>
  402638:	b	40257c <ferror@plt+0xbcc>
  40263c:	sub	x21, x21, #0x1
  402640:	add	x19, x19, #0xf4, lsl #12
  402644:	add	x19, x19, #0x240
  402648:	b	4025d0 <ferror@plt+0xc20>
  40264c:	mov	w2, #0x5                   	// #5
  402650:	adrp	x1, 404000 <ferror@plt+0x2650>
  402654:	add	x1, x1, #0xd60
  402658:	mov	x0, #0x0                   	// #0
  40265c:	bl	401910 <dcgettext@plt>
  402660:	mov	x1, x0
  402664:	mov	w0, #0x47                  	// #71
  402668:	bl	401990 <err@plt>
  40266c:	mov	w0, w20
  402670:	bl	4017c0 <close@plt>
  402674:	b	402598 <ferror@plt+0xbe8>
  402678:	bl	401950 <__errno_location@plt>
  40267c:	ldr	w0, [x0]
  402680:	cmp	w0, #0x4
  402684:	b.ne	4026d8 <ferror@plt+0xd28>  // b.any
  402688:	mov	w2, #0x0                   	// #0
  40268c:	add	x1, sp, #0xbc
  402690:	mov	w0, w19
  402694:	bl	401970 <waitpid@plt>
  402698:	cmn	w0, #0x1
  40269c:	b.eq	402678 <ferror@plt+0xcc8>  // b.none
  4026a0:	cmp	w19, w0
  4026a4:	b.ne	402688 <ferror@plt+0xcd8>  // b.any
  4026a8:	ldr	w0, [sp, #188]
  4026ac:	ands	w1, w0, #0x7f
  4026b0:	b.eq	4026fc <ferror@plt+0xd4c>  // b.none
  4026b4:	and	w0, w0, #0x7f
  4026b8:	add	w0, w0, #0x1
  4026bc:	sbfx	x0, x0, #1, #7
  4026c0:	add	w1, w1, #0x80
  4026c4:	cmp	w0, #0x0
  4026c8:	mov	w0, #0x47                  	// #71
  4026cc:	csel	w0, w1, w0, gt
  4026d0:	str	w0, [sp, #188]
  4026d4:	b	402704 <ferror@plt+0xd54>
  4026d8:	mov	w0, #0x1                   	// #1
  4026dc:	str	w0, [sp, #188]
  4026e0:	mov	w2, #0x5                   	// #5
  4026e4:	adrp	x1, 404000 <ferror@plt+0x2650>
  4026e8:	add	x1, x1, #0xd70
  4026ec:	mov	x0, #0x0                   	// #0
  4026f0:	bl	401910 <dcgettext@plt>
  4026f4:	bl	401860 <warn@plt>
  4026f8:	b	402704 <ferror@plt+0xd54>
  4026fc:	ubfx	x0, x0, #8, #8
  402700:	str	w0, [sp, #188]
  402704:	ldr	w0, [sp, #188]
  402708:	ldp	x19, x20, [sp, #16]
  40270c:	ldp	x21, x22, [sp, #32]
  402710:	ldp	x23, x24, [sp, #48]
  402714:	ldp	x25, x26, [sp, #64]
  402718:	ldp	x27, x28, [sp, #80]
  40271c:	ldp	x29, x30, [sp], #240
  402720:	ret
  402724:	ldr	x0, [sp, #104]
  402728:	bl	401c00 <ferror@plt+0x250>
  40272c:	stp	x29, x30, [sp, #-176]!
  402730:	mov	x29, sp
  402734:	str	x19, [sp, #16]
  402738:	mov	x19, x0
  40273c:	mov	x1, #0x0                   	// #0
  402740:	add	x0, sp, #0x90
  402744:	bl	401790 <gettimeofday@plt>
  402748:	cbz	w0, 402764 <ferror@plt+0xdb4>
  40274c:	bl	401950 <__errno_location@plt>
  402750:	ldr	w0, [x0]
  402754:	neg	w0, w0
  402758:	ldr	x19, [sp, #16]
  40275c:	ldp	x29, x30, [sp], #176
  402760:	ret
  402764:	add	x1, sp, #0xa0
  402768:	mov	w0, #0x7                   	// #7
  40276c:	bl	401690 <clock_gettime@plt>
  402770:	cbnz	w0, 4027cc <ferror@plt+0xe1c>
  402774:	ldr	x2, [sp, #168]
  402778:	mov	x1, #0xf7cf                	// #63439
  40277c:	movk	x1, #0xe353, lsl #16
  402780:	movk	x1, #0x9ba5, lsl #32
  402784:	movk	x1, #0x20c4, lsl #48
  402788:	smulh	x1, x2, x1
  40278c:	asr	x1, x1, #7
  402790:	sub	x3, x1, x2, asr #63
  402794:	ldr	x2, [sp, #144]
  402798:	ldr	x1, [sp, #160]
  40279c:	sub	x2, x2, x1
  4027a0:	str	x2, [x19]
  4027a4:	ldr	x1, [sp, #152]
  4027a8:	sub	x1, x1, x3
  4027ac:	str	x1, [x19, #8]
  4027b0:	tbz	x1, #63, 402758 <ferror@plt+0xda8>
  4027b4:	sub	x2, x2, #0x1
  4027b8:	str	x2, [x19]
  4027bc:	add	x1, x1, #0xf4, lsl #12
  4027c0:	add	x1, x1, #0x240
  4027c4:	str	x1, [x19, #8]
  4027c8:	b	402758 <ferror@plt+0xda8>
  4027cc:	add	x0, sp, #0x20
  4027d0:	bl	401660 <sysinfo@plt>
  4027d4:	cbnz	w0, 4027f0 <ferror@plt+0xe40>
  4027d8:	ldr	x1, [sp, #144]
  4027dc:	ldr	x2, [sp, #32]
  4027e0:	sub	x1, x1, x2
  4027e4:	str	x1, [x19]
  4027e8:	str	xzr, [x19, #8]
  4027ec:	b	402758 <ferror@plt+0xda8>
  4027f0:	bl	401950 <__errno_location@plt>
  4027f4:	ldr	w0, [x0]
  4027f8:	neg	w0, w0
  4027fc:	b	402758 <ferror@plt+0xda8>
  402800:	stp	x29, x30, [sp, #-48]!
  402804:	mov	x29, sp
  402808:	str	x19, [sp, #16]
  40280c:	mov	x19, x0
  402810:	add	x1, sp, #0x20
  402814:	mov	w0, #0x4                   	// #4
  402818:	bl	401690 <clock_gettime@plt>
  40281c:	cbnz	w0, 40284c <ferror@plt+0xe9c>
  402820:	ldr	x1, [sp, #32]
  402824:	str	x1, [x19]
  402828:	ldr	x2, [sp, #40]
  40282c:	mov	x1, #0xf7cf                	// #63439
  402830:	movk	x1, #0xe353, lsl #16
  402834:	movk	x1, #0x9ba5, lsl #32
  402838:	movk	x1, #0x20c4, lsl #48
  40283c:	smulh	x1, x2, x1
  402840:	asr	x1, x1, #7
  402844:	sub	x1, x1, x2, asr #63
  402848:	str	x1, [x19, #8]
  40284c:	ldr	x19, [sp, #16]
  402850:	ldp	x29, x30, [sp], #48
  402854:	ret
  402858:	stp	x29, x30, [sp, #-224]!
  40285c:	mov	x29, sp
  402860:	stp	x19, x20, [sp, #16]
  402864:	mov	x20, x0
  402868:	mov	x19, x2
  40286c:	ldr	x0, [x1, #16]
  402870:	ldr	x4, [x1, #24]
  402874:	mov	x1, #0xd70b                	// #55051
  402878:	movk	x1, #0x70a3, lsl #16
  40287c:	movk	x1, #0xa3d, lsl #32
  402880:	movk	x1, #0xa3d7, lsl #48
  402884:	smulh	x1, x0, x1
  402888:	add	x1, x1, x0
  40288c:	asr	x1, x1, #6
  402890:	sub	x1, x1, x0, asr #63
  402894:	str	x1, [sp, #40]
  402898:	cbz	x0, 4028f0 <ferror@plt+0xf40>
  40289c:	add	x3, x1, x1, lsl #1
  4028a0:	add	x2, x1, x3, lsl #3
  4028a4:	sub	x2, x0, x2, lsl #2
  4028a8:	mov	x1, #0x9680                	// #38528
  4028ac:	movk	x1, #0x98, lsl #16
  4028b0:	mul	x2, x2, x1
  4028b4:	str	x2, [sp, #48]
  4028b8:	str	x0, [sp, #56]
  4028bc:	lsl	x1, x4, #5
  4028c0:	sub	x1, x1, x4
  4028c4:	add	x1, x4, x1, lsl #2
  4028c8:	lsl	x1, x1, #3
  4028cc:	str	x1, [sp, #64]
  4028d0:	add	x0, sp, #0x50
  4028d4:	bl	401730 <sigemptyset@plt>
  4028d8:	mov	w1, #0x1                   	// #1
  4028dc:	cbz	w0, 4028fc <ferror@plt+0xf4c>
  4028e0:	mov	w0, w1
  4028e4:	ldp	x19, x20, [sp, #16]
  4028e8:	ldp	x29, x30, [sp], #224
  4028ec:	ret
  4028f0:	mov	x2, #0x9680                	// #38528
  4028f4:	movk	x2, #0x98, lsl #16
  4028f8:	b	4028b4 <ferror@plt+0xf04>
  4028fc:	mov	w0, #0x4                   	// #4
  402900:	str	w0, [sp, #208]
  402904:	str	x19, [sp, #72]
  402908:	mov	x2, #0x0                   	// #0
  40290c:	add	x1, sp, #0x48
  402910:	mov	w0, #0xe                   	// #14
  402914:	bl	4017d0 <sigaction@plt>
  402918:	mov	w1, #0x1                   	// #1
  40291c:	cbnz	w0, 4028e0 <ferror@plt+0xf30>
  402920:	mov	x2, x20
  402924:	adrp	x1, 416000 <ferror@plt+0x14650>
  402928:	add	x1, x1, #0x200
  40292c:	mov	w0, #0x1                   	// #1
  402930:	bl	401800 <timer_create@plt>
  402934:	mov	w1, #0x1                   	// #1
  402938:	cbnz	w0, 4028e0 <ferror@plt+0xf30>
  40293c:	mov	x3, #0x0                   	// #0
  402940:	add	x2, sp, #0x28
  402944:	mov	w1, #0x0                   	// #0
  402948:	ldr	x0, [x20]
  40294c:	bl	4016f0 <timer_settime@plt>
  402950:	cmp	w0, #0x0
  402954:	cset	w1, ne  // ne = any
  402958:	b	4028e0 <ferror@plt+0xf30>
  40295c:	stp	x29, x30, [sp, #-16]!
  402960:	mov	x29, sp
  402964:	ldr	x0, [x0]
  402968:	bl	4018a0 <timer_delete@plt>
  40296c:	ldp	x29, x30, [sp], #16
  402970:	ret
  402974:	str	xzr, [x1]
  402978:	cbnz	x0, 402984 <ferror@plt+0xfd4>
  40297c:	b	4029dc <ferror@plt+0x102c>
  402980:	add	x0, x0, #0x1
  402984:	ldrsb	w2, [x0]
  402988:	cmp	w2, #0x2f
  40298c:	b.ne	40299c <ferror@plt+0xfec>  // b.any
  402990:	ldrsb	w2, [x0, #1]
  402994:	cmp	w2, #0x2f
  402998:	b.eq	402980 <ferror@plt+0xfd0>  // b.none
  40299c:	ldrsb	w2, [x0]
  4029a0:	cbz	w2, 4029e0 <ferror@plt+0x1030>
  4029a4:	mov	x2, #0x1                   	// #1
  4029a8:	str	x2, [x1]
  4029ac:	add	x3, x0, x2
  4029b0:	ldrsb	w2, [x0, #1]
  4029b4:	cmp	w2, #0x2f
  4029b8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4029bc:	b.eq	4029dc <ferror@plt+0x102c>  // b.none
  4029c0:	ldr	x2, [x1]
  4029c4:	add	x2, x2, #0x1
  4029c8:	str	x2, [x1]
  4029cc:	ldrsb	w2, [x3, #1]!
  4029d0:	cmp	w2, #0x2f
  4029d4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4029d8:	b.ne	4029c0 <ferror@plt+0x1010>  // b.any
  4029dc:	ret
  4029e0:	mov	x0, #0x0                   	// #0
  4029e4:	b	4029dc <ferror@plt+0x102c>
  4029e8:	stp	x29, x30, [sp, #-80]!
  4029ec:	mov	x29, sp
  4029f0:	stp	x19, x20, [sp, #16]
  4029f4:	stp	x21, x22, [sp, #32]
  4029f8:	stp	x23, x24, [sp, #48]
  4029fc:	mov	x24, x1
  402a00:	ldrsb	w1, [x0]
  402a04:	cbz	w1, 402a84 <ferror@plt+0x10d4>
  402a08:	str	x25, [sp, #64]
  402a0c:	mov	x19, #0x1                   	// #1
  402a10:	mov	w21, #0x0                   	// #0
  402a14:	mov	w23, #0x0                   	// #0
  402a18:	mov	w25, #0x1                   	// #1
  402a1c:	sub	x22, x0, #0x1
  402a20:	b	402a38 <ferror@plt+0x1088>
  402a24:	mov	w21, w23
  402a28:	mov	w20, w19
  402a2c:	add	x19, x19, #0x1
  402a30:	ldrsb	w1, [x22, x19]
  402a34:	cbz	w1, 402a64 <ferror@plt+0x10b4>
  402a38:	sub	w20, w19, #0x1
  402a3c:	cbnz	w21, 402a24 <ferror@plt+0x1074>
  402a40:	cmp	w1, #0x5c
  402a44:	b.eq	402a5c <ferror@plt+0x10ac>  // b.none
  402a48:	mov	x0, x24
  402a4c:	bl	4018e0 <strchr@plt>
  402a50:	cbz	x0, 402a28 <ferror@plt+0x1078>
  402a54:	ldr	x25, [sp, #64]
  402a58:	b	402a68 <ferror@plt+0x10b8>
  402a5c:	mov	w21, w25
  402a60:	b	402a28 <ferror@plt+0x1078>
  402a64:	ldr	x25, [sp, #64]
  402a68:	sub	w0, w20, w21
  402a6c:	sxtw	x0, w0
  402a70:	ldp	x19, x20, [sp, #16]
  402a74:	ldp	x21, x22, [sp, #32]
  402a78:	ldp	x23, x24, [sp, #48]
  402a7c:	ldp	x29, x30, [sp], #80
  402a80:	ret
  402a84:	mov	w20, #0x0                   	// #0
  402a88:	mov	w21, #0x0                   	// #0
  402a8c:	b	402a68 <ferror@plt+0x10b8>
  402a90:	stp	x29, x30, [sp, #-64]!
  402a94:	mov	x29, sp
  402a98:	stp	x19, x20, [sp, #16]
  402a9c:	stp	x21, x22, [sp, #32]
  402aa0:	mov	x19, x0
  402aa4:	mov	x22, x1
  402aa8:	mov	w21, w2
  402aac:	str	xzr, [sp, #56]
  402ab0:	bl	401950 <__errno_location@plt>
  402ab4:	str	wzr, [x0]
  402ab8:	cbz	x19, 402ac8 <ferror@plt+0x1118>
  402abc:	mov	x20, x0
  402ac0:	ldrsb	w0, [x19]
  402ac4:	cbnz	w0, 402ae4 <ferror@plt+0x1134>
  402ac8:	mov	x3, x19
  402acc:	mov	x2, x22
  402ad0:	adrp	x1, 404000 <ferror@plt+0x2650>
  402ad4:	add	x1, x1, #0xfd8
  402ad8:	adrp	x0, 416000 <ferror@plt+0x14650>
  402adc:	ldr	w0, [x0, #576]
  402ae0:	bl	401920 <errx@plt>
  402ae4:	mov	w3, #0x0                   	// #0
  402ae8:	mov	w2, w21
  402aec:	add	x1, sp, #0x38
  402af0:	mov	x0, x19
  402af4:	bl	4017a0 <__strtoul_internal@plt>
  402af8:	ldr	w1, [x20]
  402afc:	cbnz	w1, 402b28 <ferror@plt+0x1178>
  402b00:	ldr	x1, [sp, #56]
  402b04:	cmp	x1, x19
  402b08:	b.eq	402ac8 <ferror@plt+0x1118>  // b.none
  402b0c:	cbz	x1, 402b18 <ferror@plt+0x1168>
  402b10:	ldrsb	w1, [x1]
  402b14:	cbnz	w1, 402ac8 <ferror@plt+0x1118>
  402b18:	ldp	x19, x20, [sp, #16]
  402b1c:	ldp	x21, x22, [sp, #32]
  402b20:	ldp	x29, x30, [sp], #64
  402b24:	ret
  402b28:	cmp	w1, #0x22
  402b2c:	b.ne	402ac8 <ferror@plt+0x1118>  // b.any
  402b30:	mov	x3, x19
  402b34:	mov	x2, x22
  402b38:	adrp	x1, 404000 <ferror@plt+0x2650>
  402b3c:	add	x1, x1, #0xfd8
  402b40:	adrp	x0, 416000 <ferror@plt+0x14650>
  402b44:	ldr	w0, [x0, #576]
  402b48:	bl	401990 <err@plt>
  402b4c:	stp	x29, x30, [sp, #-32]!
  402b50:	mov	x29, sp
  402b54:	stp	x19, x20, [sp, #16]
  402b58:	mov	x20, x0
  402b5c:	mov	x19, x1
  402b60:	bl	402a90 <ferror@plt+0x10e0>
  402b64:	mov	x1, #0xffffffff            	// #4294967295
  402b68:	cmp	x0, x1
  402b6c:	b.hi	402b7c <ferror@plt+0x11cc>  // b.pmore
  402b70:	ldp	x19, x20, [sp, #16]
  402b74:	ldp	x29, x30, [sp], #32
  402b78:	ret
  402b7c:	bl	401950 <__errno_location@plt>
  402b80:	mov	w1, #0x22                  	// #34
  402b84:	str	w1, [x0]
  402b88:	mov	x3, x20
  402b8c:	mov	x2, x19
  402b90:	adrp	x1, 404000 <ferror@plt+0x2650>
  402b94:	add	x1, x1, #0xfd8
  402b98:	adrp	x0, 416000 <ferror@plt+0x14650>
  402b9c:	ldr	w0, [x0, #576]
  402ba0:	bl	401990 <err@plt>
  402ba4:	stp	x29, x30, [sp, #-32]!
  402ba8:	mov	x29, sp
  402bac:	stp	x19, x20, [sp, #16]
  402bb0:	mov	x20, x0
  402bb4:	mov	x19, x1
  402bb8:	bl	402b4c <ferror@plt+0x119c>
  402bbc:	mov	w1, #0xffff                	// #65535
  402bc0:	cmp	w0, w1
  402bc4:	b.hi	402bd4 <ferror@plt+0x1224>  // b.pmore
  402bc8:	ldp	x19, x20, [sp, #16]
  402bcc:	ldp	x29, x30, [sp], #32
  402bd0:	ret
  402bd4:	bl	401950 <__errno_location@plt>
  402bd8:	mov	w1, #0x22                  	// #34
  402bdc:	str	w1, [x0]
  402be0:	mov	x3, x20
  402be4:	mov	x2, x19
  402be8:	adrp	x1, 404000 <ferror@plt+0x2650>
  402bec:	add	x1, x1, #0xfd8
  402bf0:	adrp	x0, 416000 <ferror@plt+0x14650>
  402bf4:	ldr	w0, [x0, #576]
  402bf8:	bl	401990 <err@plt>
  402bfc:	adrp	x1, 416000 <ferror@plt+0x14650>
  402c00:	str	w0, [x1, #576]
  402c04:	ret
  402c08:	stp	x29, x30, [sp, #-128]!
  402c0c:	mov	x29, sp
  402c10:	stp	x19, x20, [sp, #16]
  402c14:	str	xzr, [x1]
  402c18:	cbz	x0, 403028 <ferror@plt+0x1678>
  402c1c:	stp	x21, x22, [sp, #32]
  402c20:	mov	x19, x0
  402c24:	mov	x21, x1
  402c28:	mov	x22, x2
  402c2c:	ldrsb	w0, [x0]
  402c30:	cbz	w0, 403030 <ferror@plt+0x1680>
  402c34:	stp	x23, x24, [sp, #48]
  402c38:	bl	401870 <__ctype_b_loc@plt>
  402c3c:	mov	x24, x0
  402c40:	ldr	x4, [x0]
  402c44:	mov	x1, x19
  402c48:	ldrsb	w2, [x1]
  402c4c:	and	x0, x2, #0xff
  402c50:	ldrh	w3, [x4, x0, lsl #1]
  402c54:	tbz	w3, #13, 402c60 <ferror@plt+0x12b0>
  402c58:	add	x1, x1, #0x1
  402c5c:	b	402c48 <ferror@plt+0x1298>
  402c60:	cmp	w2, #0x2d
  402c64:	b.eq	403054 <ferror@plt+0x16a4>  // b.none
  402c68:	stp	x25, x26, [sp, #64]
  402c6c:	bl	401950 <__errno_location@plt>
  402c70:	mov	x25, x0
  402c74:	str	wzr, [x0]
  402c78:	str	xzr, [sp, #120]
  402c7c:	mov	w3, #0x0                   	// #0
  402c80:	mov	w2, #0x0                   	// #0
  402c84:	add	x1, sp, #0x78
  402c88:	mov	x0, x19
  402c8c:	bl	4017a0 <__strtoul_internal@plt>
  402c90:	mov	x26, x0
  402c94:	ldr	x20, [sp, #120]
  402c98:	cmp	x20, x19
  402c9c:	b.eq	402cd8 <ferror@plt+0x1328>  // b.none
  402ca0:	ldr	w0, [x25]
  402ca4:	cbz	w0, 402cb4 <ferror@plt+0x1304>
  402ca8:	sub	x1, x26, #0x1
  402cac:	cmn	x1, #0x3
  402cb0:	b.hi	402cf4 <ferror@plt+0x1344>  // b.pmore
  402cb4:	cbz	x20, 402ff4 <ferror@plt+0x1644>
  402cb8:	ldrsb	w0, [x20]
  402cbc:	cbz	w0, 402ffc <ferror@plt+0x164c>
  402cc0:	stp	x27, x28, [sp, #80]
  402cc4:	mov	w19, #0x0                   	// #0
  402cc8:	mov	x27, #0x0                   	// #0
  402ccc:	add	x0, sp, #0x78
  402cd0:	str	x0, [sp, #104]
  402cd4:	b	402de0 <ferror@plt+0x1430>
  402cd8:	ldr	w0, [x25]
  402cdc:	mov	w20, #0xffffffea            	// #-22
  402ce0:	cbnz	w0, 402cf4 <ferror@plt+0x1344>
  402ce4:	ldp	x21, x22, [sp, #32]
  402ce8:	ldp	x23, x24, [sp, #48]
  402cec:	ldp	x25, x26, [sp, #64]
  402cf0:	b	403038 <ferror@plt+0x1688>
  402cf4:	neg	w20, w0
  402cf8:	b	403004 <ferror@plt+0x1654>
  402cfc:	ldrsb	w0, [x20, #2]
  402d00:	and	w0, w0, #0xffffffdf
  402d04:	cmp	w0, #0x42
  402d08:	b.ne	402e00 <ferror@plt+0x1450>  // b.any
  402d0c:	ldrsb	w0, [x20, #3]
  402d10:	cbnz	w0, 402e00 <ferror@plt+0x1450>
  402d14:	mov	w23, #0x400                 	// #1024
  402d18:	b	402d24 <ferror@plt+0x1374>
  402d1c:	cbnz	w0, 402e00 <ferror@plt+0x1450>
  402d20:	mov	w23, #0x400                 	// #1024
  402d24:	ldrsb	w20, [x20]
  402d28:	mov	w1, w20
  402d2c:	adrp	x0, 404000 <ferror@plt+0x2650>
  402d30:	add	x0, x0, #0xfe8
  402d34:	bl	4018e0 <strchr@plt>
  402d38:	cbz	x0, 402edc <ferror@plt+0x152c>
  402d3c:	adrp	x2, 404000 <ferror@plt+0x2650>
  402d40:	add	x2, x2, #0xfe8
  402d44:	sub	x0, x0, x2
  402d48:	add	w2, w0, #0x1
  402d4c:	cbz	w2, 4030f4 <ferror@plt+0x1744>
  402d50:	sxtw	x3, w23
  402d54:	umulh	x0, x26, x3
  402d58:	cbnz	x0, 402f24 <ferror@plt+0x1574>
  402d5c:	sub	w1, w2, #0x2
  402d60:	mul	x26, x26, x3
  402d64:	cmn	w1, #0x1
  402d68:	b.eq	402f04 <ferror@plt+0x1554>  // b.none
  402d6c:	umulh	x0, x26, x3
  402d70:	sub	w1, w1, #0x1
  402d74:	cbz	x0, 402d60 <ferror@plt+0x13b0>
  402d78:	mov	w20, #0xffffffde            	// #-34
  402d7c:	b	402f08 <ferror@plt+0x1558>
  402d80:	ldrsb	w0, [x20]
  402d84:	cbz	w0, 403094 <ferror@plt+0x16e4>
  402d88:	mov	x2, x23
  402d8c:	mov	x1, x20
  402d90:	mov	x0, x28
  402d94:	bl	401740 <strncmp@plt>
  402d98:	cbnz	w0, 4030ac <ferror@plt+0x16fc>
  402d9c:	add	x1, x20, x23
  402da0:	ldrsb	w0, [x20, x23]
  402da4:	cmp	w0, #0x30
  402da8:	b.ne	402e38 <ferror@plt+0x1488>  // b.any
  402dac:	mov	x20, x1
  402db0:	add	w2, w19, #0x1
  402db4:	sub	w19, w20, w1
  402db8:	add	w19, w19, w2
  402dbc:	ldrsb	w0, [x20, #1]!
  402dc0:	cmp	w0, #0x30
  402dc4:	b.eq	402db4 <ferror@plt+0x1404>  // b.none
  402dc8:	sxtb	x0, w0
  402dcc:	ldr	x1, [x24]
  402dd0:	ldrh	w0, [x1, x0, lsl #1]
  402dd4:	tbnz	w0, #11, 402e40 <ferror@plt+0x1490>
  402dd8:	str	x20, [sp, #120]
  402ddc:	ldr	x20, [sp, #120]
  402de0:	ldrsb	w0, [x20, #1]
  402de4:	cmp	w0, #0x69
  402de8:	b.eq	402cfc <ferror@plt+0x134c>  // b.none
  402dec:	and	w1, w0, #0xffffffdf
  402df0:	cmp	w1, #0x42
  402df4:	b.ne	402d1c <ferror@plt+0x136c>  // b.any
  402df8:	ldrsb	w0, [x20, #2]
  402dfc:	cbz	w0, 402ed4 <ferror@plt+0x1524>
  402e00:	bl	4016c0 <localeconv@plt>
  402e04:	cbz	x0, 403064 <ferror@plt+0x16b4>
  402e08:	ldr	x28, [x0]
  402e0c:	cbz	x28, 40307c <ferror@plt+0x16cc>
  402e10:	mov	x0, x28
  402e14:	bl	401610 <strlen@plt>
  402e18:	mov	x23, x0
  402e1c:	cbz	x27, 402d80 <ferror@plt+0x13d0>
  402e20:	mov	w20, #0xffffffea            	// #-22
  402e24:	ldp	x21, x22, [sp, #32]
  402e28:	ldp	x23, x24, [sp, #48]
  402e2c:	ldp	x25, x26, [sp, #64]
  402e30:	ldp	x27, x28, [sp, #80]
  402e34:	b	403038 <ferror@plt+0x1688>
  402e38:	mov	x20, x1
  402e3c:	b	402dc8 <ferror@plt+0x1418>
  402e40:	str	wzr, [x25]
  402e44:	str	xzr, [sp, #120]
  402e48:	mov	w3, #0x0                   	// #0
  402e4c:	mov	w2, #0x0                   	// #0
  402e50:	ldr	x1, [sp, #104]
  402e54:	mov	x0, x20
  402e58:	bl	4017a0 <__strtoul_internal@plt>
  402e5c:	mov	x27, x0
  402e60:	ldr	x0, [sp, #120]
  402e64:	cmp	x0, x20
  402e68:	b.eq	402ea8 <ferror@plt+0x14f8>  // b.none
  402e6c:	ldr	w1, [x25]
  402e70:	cbz	w1, 402e80 <ferror@plt+0x14d0>
  402e74:	sub	x2, x27, #0x1
  402e78:	cmn	x2, #0x3
  402e7c:	b.hi	402ec8 <ferror@plt+0x1518>  // b.pmore
  402e80:	cbz	x27, 402ddc <ferror@plt+0x142c>
  402e84:	cbz	x0, 4030c4 <ferror@plt+0x1714>
  402e88:	ldrsb	w0, [x0]
  402e8c:	cbnz	w0, 402ddc <ferror@plt+0x142c>
  402e90:	mov	w20, #0xffffffea            	// #-22
  402e94:	ldp	x21, x22, [sp, #32]
  402e98:	ldp	x23, x24, [sp, #48]
  402e9c:	ldp	x25, x26, [sp, #64]
  402ea0:	ldp	x27, x28, [sp, #80]
  402ea4:	b	403038 <ferror@plt+0x1688>
  402ea8:	ldr	w1, [x25]
  402eac:	mov	w20, #0xffffffea            	// #-22
  402eb0:	cbnz	w1, 402ec8 <ferror@plt+0x1518>
  402eb4:	ldp	x21, x22, [sp, #32]
  402eb8:	ldp	x23, x24, [sp, #48]
  402ebc:	ldp	x25, x26, [sp, #64]
  402ec0:	ldp	x27, x28, [sp, #80]
  402ec4:	b	403038 <ferror@plt+0x1688>
  402ec8:	neg	w20, w1
  402ecc:	ldp	x27, x28, [sp, #80]
  402ed0:	b	403004 <ferror@plt+0x1654>
  402ed4:	mov	w23, #0x3e8                 	// #1000
  402ed8:	b	402d24 <ferror@plt+0x1374>
  402edc:	mov	w1, w20
  402ee0:	adrp	x0, 404000 <ferror@plt+0x2650>
  402ee4:	add	x0, x0, #0xff8
  402ee8:	bl	4018e0 <strchr@plt>
  402eec:	cbz	x0, 4030dc <ferror@plt+0x172c>
  402ef0:	adrp	x2, 404000 <ferror@plt+0x2650>
  402ef4:	add	x2, x2, #0xff8
  402ef8:	sub	x0, x0, x2
  402efc:	add	w2, w0, #0x1
  402f00:	b	402d4c <ferror@plt+0x139c>
  402f04:	mov	w20, #0x0                   	// #0
  402f08:	cbz	x22, 402f10 <ferror@plt+0x1560>
  402f0c:	str	w2, [x22]
  402f10:	cmp	x27, #0x0
  402f14:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402f18:	b.ne	402f2c <ferror@plt+0x157c>  // b.any
  402f1c:	ldp	x27, x28, [sp, #80]
  402f20:	b	403000 <ferror@plt+0x1650>
  402f24:	mov	w20, #0xffffffde            	// #-34
  402f28:	b	402f08 <ferror@plt+0x1558>
  402f2c:	sxtw	x23, w23
  402f30:	sub	w0, w2, #0x2
  402f34:	mov	x4, #0x1                   	// #1
  402f38:	mul	x4, x4, x23
  402f3c:	cmn	w0, #0x1
  402f40:	b.eq	402f50 <ferror@plt+0x15a0>  // b.none
  402f44:	umulh	x1, x4, x23
  402f48:	sub	w0, w0, #0x1
  402f4c:	cbz	x1, 402f38 <ferror@plt+0x1588>
  402f50:	cmp	x27, #0xa
  402f54:	b.ls	402fa0 <ferror@plt+0x15f0>  // b.plast
  402f58:	mov	x0, #0xa                   	// #10
  402f5c:	add	x0, x0, x0, lsl #2
  402f60:	lsl	x1, x0, #1
  402f64:	mov	x0, x1
  402f68:	cmp	x27, x1
  402f6c:	b.hi	402f5c <ferror@plt+0x15ac>  // b.pmore
  402f70:	cmp	w19, #0x0
  402f74:	b.le	402f90 <ferror@plt+0x15e0>
  402f78:	mov	w1, #0x0                   	// #0
  402f7c:	add	x0, x0, x0, lsl #2
  402f80:	lsl	x0, x0, #1
  402f84:	add	w1, w1, #0x1
  402f88:	cmp	w19, w1
  402f8c:	b.ne	402f7c <ferror@plt+0x15cc>  // b.any
  402f90:	mov	x2, #0x1                   	// #1
  402f94:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  402f98:	movk	x6, #0xcccd
  402f9c:	b	402fb0 <ferror@plt+0x1600>
  402fa0:	mov	x0, #0xa                   	// #10
  402fa4:	b	402f70 <ferror@plt+0x15c0>
  402fa8:	cmp	x5, #0x9
  402fac:	b.ls	402fec <ferror@plt+0x163c>  // b.plast
  402fb0:	umulh	x3, x27, x6
  402fb4:	lsr	x1, x3, #3
  402fb8:	add	x1, x1, x1, lsl #2
  402fbc:	sub	x1, x27, x1, lsl #1
  402fc0:	mov	x5, x27
  402fc4:	lsr	x27, x3, #3
  402fc8:	mov	x3, x2
  402fcc:	add	x2, x2, x2, lsl #2
  402fd0:	lsl	x2, x2, #1
  402fd4:	cbz	w1, 402fa8 <ferror@plt+0x15f8>
  402fd8:	udiv	x3, x0, x3
  402fdc:	udiv	x1, x3, x1
  402fe0:	udiv	x1, x4, x1
  402fe4:	add	x26, x26, x1
  402fe8:	b	402fa8 <ferror@plt+0x15f8>
  402fec:	ldp	x27, x28, [sp, #80]
  402ff0:	b	403000 <ferror@plt+0x1650>
  402ff4:	mov	w20, #0x0                   	// #0
  402ff8:	b	403000 <ferror@plt+0x1650>
  402ffc:	mov	w20, #0x0                   	// #0
  403000:	str	x26, [x21]
  403004:	tbnz	w20, #31, 403018 <ferror@plt+0x1668>
  403008:	ldp	x21, x22, [sp, #32]
  40300c:	ldp	x23, x24, [sp, #48]
  403010:	ldp	x25, x26, [sp, #64]
  403014:	b	403044 <ferror@plt+0x1694>
  403018:	ldp	x21, x22, [sp, #32]
  40301c:	ldp	x23, x24, [sp, #48]
  403020:	ldp	x25, x26, [sp, #64]
  403024:	b	403038 <ferror@plt+0x1688>
  403028:	mov	w20, #0xffffffea            	// #-22
  40302c:	b	403038 <ferror@plt+0x1688>
  403030:	mov	w20, #0xffffffea            	// #-22
  403034:	ldp	x21, x22, [sp, #32]
  403038:	bl	401950 <__errno_location@plt>
  40303c:	neg	w1, w20
  403040:	str	w1, [x0]
  403044:	mov	w0, w20
  403048:	ldp	x19, x20, [sp, #16]
  40304c:	ldp	x29, x30, [sp], #128
  403050:	ret
  403054:	mov	w20, #0xffffffea            	// #-22
  403058:	ldp	x21, x22, [sp, #32]
  40305c:	ldp	x23, x24, [sp, #48]
  403060:	b	403038 <ferror@plt+0x1688>
  403064:	mov	w20, #0xffffffea            	// #-22
  403068:	ldp	x21, x22, [sp, #32]
  40306c:	ldp	x23, x24, [sp, #48]
  403070:	ldp	x25, x26, [sp, #64]
  403074:	ldp	x27, x28, [sp, #80]
  403078:	b	403038 <ferror@plt+0x1688>
  40307c:	mov	w20, #0xffffffea            	// #-22
  403080:	ldp	x21, x22, [sp, #32]
  403084:	ldp	x23, x24, [sp, #48]
  403088:	ldp	x25, x26, [sp, #64]
  40308c:	ldp	x27, x28, [sp, #80]
  403090:	b	403038 <ferror@plt+0x1688>
  403094:	mov	w20, #0xffffffea            	// #-22
  403098:	ldp	x21, x22, [sp, #32]
  40309c:	ldp	x23, x24, [sp, #48]
  4030a0:	ldp	x25, x26, [sp, #64]
  4030a4:	ldp	x27, x28, [sp, #80]
  4030a8:	b	403038 <ferror@plt+0x1688>
  4030ac:	mov	w20, #0xffffffea            	// #-22
  4030b0:	ldp	x21, x22, [sp, #32]
  4030b4:	ldp	x23, x24, [sp, #48]
  4030b8:	ldp	x25, x26, [sp, #64]
  4030bc:	ldp	x27, x28, [sp, #80]
  4030c0:	b	403038 <ferror@plt+0x1688>
  4030c4:	mov	w20, #0xffffffea            	// #-22
  4030c8:	ldp	x21, x22, [sp, #32]
  4030cc:	ldp	x23, x24, [sp, #48]
  4030d0:	ldp	x25, x26, [sp, #64]
  4030d4:	ldp	x27, x28, [sp, #80]
  4030d8:	b	403038 <ferror@plt+0x1688>
  4030dc:	mov	w20, #0xffffffea            	// #-22
  4030e0:	ldp	x21, x22, [sp, #32]
  4030e4:	ldp	x23, x24, [sp, #48]
  4030e8:	ldp	x25, x26, [sp, #64]
  4030ec:	ldp	x27, x28, [sp, #80]
  4030f0:	b	403038 <ferror@plt+0x1688>
  4030f4:	mov	w20, w2
  4030f8:	cbnz	x22, 402f0c <ferror@plt+0x155c>
  4030fc:	ldp	x27, x28, [sp, #80]
  403100:	b	403000 <ferror@plt+0x1650>
  403104:	stp	x29, x30, [sp, #-16]!
  403108:	mov	x29, sp
  40310c:	mov	x2, #0x0                   	// #0
  403110:	bl	402c08 <ferror@plt+0x1258>
  403114:	ldp	x29, x30, [sp], #16
  403118:	ret
  40311c:	stp	x29, x30, [sp, #-48]!
  403120:	mov	x29, sp
  403124:	stp	x19, x20, [sp, #16]
  403128:	stp	x21, x22, [sp, #32]
  40312c:	mov	x21, x0
  403130:	mov	x22, x1
  403134:	mov	x20, x0
  403138:	cbnz	x0, 40314c <ferror@plt+0x179c>
  40313c:	cbnz	x1, 40316c <ferror@plt+0x17bc>
  403140:	mov	w0, #0x0                   	// #0
  403144:	b	40318c <ferror@plt+0x17dc>
  403148:	add	x20, x20, #0x1
  40314c:	ldrsb	w19, [x20]
  403150:	cbz	w19, 403168 <ferror@plt+0x17b8>
  403154:	bl	401870 <__ctype_b_loc@plt>
  403158:	and	x19, x19, #0xff
  40315c:	ldr	x2, [x0]
  403160:	ldrh	w2, [x2, x19, lsl #1]
  403164:	tbnz	w2, #11, 403148 <ferror@plt+0x1798>
  403168:	cbz	x22, 403170 <ferror@plt+0x17c0>
  40316c:	str	x20, [x22]
  403170:	cmp	x20, #0x0
  403174:	mov	w0, #0x0                   	// #0
  403178:	ccmp	x21, x20, #0x2, ne  // ne = any
  40317c:	b.cs	40318c <ferror@plt+0x17dc>  // b.hs, b.nlast
  403180:	ldrsb	w0, [x20]
  403184:	cmp	w0, #0x0
  403188:	cset	w0, eq  // eq = none
  40318c:	ldp	x19, x20, [sp, #16]
  403190:	ldp	x21, x22, [sp, #32]
  403194:	ldp	x29, x30, [sp], #48
  403198:	ret
  40319c:	stp	x29, x30, [sp, #-48]!
  4031a0:	mov	x29, sp
  4031a4:	stp	x19, x20, [sp, #16]
  4031a8:	stp	x21, x22, [sp, #32]
  4031ac:	mov	x21, x0
  4031b0:	mov	x22, x1
  4031b4:	mov	x20, x0
  4031b8:	cbnz	x0, 4031cc <ferror@plt+0x181c>
  4031bc:	cbnz	x1, 4031ec <ferror@plt+0x183c>
  4031c0:	mov	w0, #0x0                   	// #0
  4031c4:	b	40320c <ferror@plt+0x185c>
  4031c8:	add	x20, x20, #0x1
  4031cc:	ldrsb	w19, [x20]
  4031d0:	cbz	w19, 4031e8 <ferror@plt+0x1838>
  4031d4:	bl	401870 <__ctype_b_loc@plt>
  4031d8:	and	x19, x19, #0xff
  4031dc:	ldr	x2, [x0]
  4031e0:	ldrh	w2, [x2, x19, lsl #1]
  4031e4:	tbnz	w2, #12, 4031c8 <ferror@plt+0x1818>
  4031e8:	cbz	x22, 4031f0 <ferror@plt+0x1840>
  4031ec:	str	x20, [x22]
  4031f0:	cmp	x20, #0x0
  4031f4:	mov	w0, #0x0                   	// #0
  4031f8:	ccmp	x21, x20, #0x2, ne  // ne = any
  4031fc:	b.cs	40320c <ferror@plt+0x185c>  // b.hs, b.nlast
  403200:	ldrsb	w0, [x20]
  403204:	cmp	w0, #0x0
  403208:	cset	w0, eq  // eq = none
  40320c:	ldp	x19, x20, [sp, #16]
  403210:	ldp	x21, x22, [sp, #32]
  403214:	ldp	x29, x30, [sp], #48
  403218:	ret
  40321c:	stp	x29, x30, [sp, #-128]!
  403220:	mov	x29, sp
  403224:	stp	x19, x20, [sp, #16]
  403228:	stp	x21, x22, [sp, #32]
  40322c:	mov	x20, x0
  403230:	mov	x22, x1
  403234:	str	x2, [sp, #80]
  403238:	str	x3, [sp, #88]
  40323c:	str	x4, [sp, #96]
  403240:	str	x5, [sp, #104]
  403244:	str	x6, [sp, #112]
  403248:	str	x7, [sp, #120]
  40324c:	add	x0, sp, #0x80
  403250:	str	x0, [sp, #48]
  403254:	str	x0, [sp, #56]
  403258:	add	x0, sp, #0x50
  40325c:	str	x0, [sp, #64]
  403260:	mov	w0, #0xffffffd0            	// #-48
  403264:	str	w0, [sp, #72]
  403268:	str	wzr, [sp, #76]
  40326c:	add	x21, sp, #0x80
  403270:	b	403310 <ferror@plt+0x1960>
  403274:	add	w0, w3, #0x8
  403278:	str	w0, [sp, #72]
  40327c:	cmp	w0, #0x0
  403280:	b.le	403294 <ferror@plt+0x18e4>
  403284:	add	x0, x2, #0xf
  403288:	and	x0, x0, #0xfffffffffffffff8
  40328c:	str	x0, [sp, #48]
  403290:	b	403328 <ferror@plt+0x1978>
  403294:	ldr	x1, [x21, w3, sxtw]
  403298:	cbz	x1, 403330 <ferror@plt+0x1980>
  40329c:	cbz	w0, 4032e0 <ferror@plt+0x1930>
  4032a0:	add	w3, w3, #0x10
  4032a4:	str	w3, [sp, #72]
  4032a8:	cmp	w3, #0x0
  4032ac:	b.le	4032c0 <ferror@plt+0x1910>
  4032b0:	add	x0, x2, #0xf
  4032b4:	and	x0, x0, #0xfffffffffffffff8
  4032b8:	str	x0, [sp, #48]
  4032bc:	b	4032ec <ferror@plt+0x193c>
  4032c0:	add	x2, x21, w0, sxtw
  4032c4:	b	4032ec <ferror@plt+0x193c>
  4032c8:	mov	w0, #0x1                   	// #1
  4032cc:	ldp	x19, x20, [sp, #16]
  4032d0:	ldp	x21, x22, [sp, #32]
  4032d4:	ldp	x29, x30, [sp], #128
  4032d8:	ret
  4032dc:	ldr	x2, [sp, #48]
  4032e0:	add	x0, x2, #0xf
  4032e4:	and	x0, x0, #0xfffffffffffffff8
  4032e8:	str	x0, [sp, #48]
  4032ec:	ldr	x19, [x2]
  4032f0:	cbz	x19, 403330 <ferror@plt+0x1980>
  4032f4:	mov	x0, x20
  4032f8:	bl	401850 <strcmp@plt>
  4032fc:	cbz	w0, 4032c8 <ferror@plt+0x1918>
  403300:	mov	x1, x19
  403304:	mov	x0, x20
  403308:	bl	401850 <strcmp@plt>
  40330c:	cbz	w0, 4032cc <ferror@plt+0x191c>
  403310:	ldr	w3, [sp, #72]
  403314:	ldr	x2, [sp, #48]
  403318:	tbnz	w3, #31, 403274 <ferror@plt+0x18c4>
  40331c:	add	x0, x2, #0xf
  403320:	and	x0, x0, #0xfffffffffffffff8
  403324:	str	x0, [sp, #48]
  403328:	ldr	x1, [x2]
  40332c:	cbnz	x1, 4032dc <ferror@plt+0x192c>
  403330:	mov	x3, x20
  403334:	mov	x2, x22
  403338:	adrp	x1, 404000 <ferror@plt+0x2650>
  40333c:	add	x1, x1, #0xfd8
  403340:	adrp	x0, 416000 <ferror@plt+0x14650>
  403344:	ldr	w0, [x0, #576]
  403348:	bl	401920 <errx@plt>
  40334c:	cbz	x1, 403384 <ferror@plt+0x19d4>
  403350:	add	x3, x0, x1
  403354:	sxtb	w2, w2
  403358:	ldrsb	w1, [x0]
  40335c:	cbz	w1, 40337c <ferror@plt+0x19cc>
  403360:	cmp	w2, w1
  403364:	b.eq	403380 <ferror@plt+0x19d0>  // b.none
  403368:	add	x0, x0, #0x1
  40336c:	cmp	x3, x0
  403370:	b.ne	403358 <ferror@plt+0x19a8>  // b.any
  403374:	mov	x0, #0x0                   	// #0
  403378:	b	403380 <ferror@plt+0x19d0>
  40337c:	mov	x0, #0x0                   	// #0
  403380:	ret
  403384:	mov	x0, #0x0                   	// #0
  403388:	b	403380 <ferror@plt+0x19d0>
  40338c:	stp	x29, x30, [sp, #-16]!
  403390:	mov	x29, sp
  403394:	mov	w2, #0xa                   	// #10
  403398:	bl	402ba4 <ferror@plt+0x11f4>
  40339c:	ldp	x29, x30, [sp], #16
  4033a0:	ret
  4033a4:	stp	x29, x30, [sp, #-16]!
  4033a8:	mov	x29, sp
  4033ac:	mov	w2, #0x10                  	// #16
  4033b0:	bl	402ba4 <ferror@plt+0x11f4>
  4033b4:	ldp	x29, x30, [sp], #16
  4033b8:	ret
  4033bc:	stp	x29, x30, [sp, #-16]!
  4033c0:	mov	x29, sp
  4033c4:	mov	w2, #0xa                   	// #10
  4033c8:	bl	402b4c <ferror@plt+0x119c>
  4033cc:	ldp	x29, x30, [sp], #16
  4033d0:	ret
  4033d4:	stp	x29, x30, [sp, #-16]!
  4033d8:	mov	x29, sp
  4033dc:	mov	w2, #0x10                  	// #16
  4033e0:	bl	402b4c <ferror@plt+0x119c>
  4033e4:	ldp	x29, x30, [sp], #16
  4033e8:	ret
  4033ec:	stp	x29, x30, [sp, #-64]!
  4033f0:	mov	x29, sp
  4033f4:	stp	x19, x20, [sp, #16]
  4033f8:	str	x21, [sp, #32]
  4033fc:	mov	x19, x0
  403400:	mov	x21, x1
  403404:	str	xzr, [sp, #56]
  403408:	bl	401950 <__errno_location@plt>
  40340c:	str	wzr, [x0]
  403410:	cbz	x19, 403420 <ferror@plt+0x1a70>
  403414:	mov	x20, x0
  403418:	ldrsb	w0, [x19]
  40341c:	cbnz	w0, 40343c <ferror@plt+0x1a8c>
  403420:	mov	x3, x19
  403424:	mov	x2, x21
  403428:	adrp	x1, 404000 <ferror@plt+0x2650>
  40342c:	add	x1, x1, #0xfd8
  403430:	adrp	x0, 416000 <ferror@plt+0x14650>
  403434:	ldr	w0, [x0, #576]
  403438:	bl	401920 <errx@plt>
  40343c:	mov	w3, #0x0                   	// #0
  403440:	mov	w2, #0xa                   	// #10
  403444:	add	x1, sp, #0x38
  403448:	mov	x0, x19
  40344c:	bl	401720 <__strtol_internal@plt>
  403450:	ldr	w1, [x20]
  403454:	cbnz	w1, 403480 <ferror@plt+0x1ad0>
  403458:	ldr	x1, [sp, #56]
  40345c:	cmp	x1, x19
  403460:	b.eq	403420 <ferror@plt+0x1a70>  // b.none
  403464:	cbz	x1, 403470 <ferror@plt+0x1ac0>
  403468:	ldrsb	w1, [x1]
  40346c:	cbnz	w1, 403420 <ferror@plt+0x1a70>
  403470:	ldp	x19, x20, [sp, #16]
  403474:	ldr	x21, [sp, #32]
  403478:	ldp	x29, x30, [sp], #64
  40347c:	ret
  403480:	cmp	w1, #0x22
  403484:	b.ne	403420 <ferror@plt+0x1a70>  // b.any
  403488:	mov	x3, x19
  40348c:	mov	x2, x21
  403490:	adrp	x1, 404000 <ferror@plt+0x2650>
  403494:	add	x1, x1, #0xfd8
  403498:	adrp	x0, 416000 <ferror@plt+0x14650>
  40349c:	ldr	w0, [x0, #576]
  4034a0:	bl	401990 <err@plt>
  4034a4:	stp	x29, x30, [sp, #-32]!
  4034a8:	mov	x29, sp
  4034ac:	stp	x19, x20, [sp, #16]
  4034b0:	mov	x20, x0
  4034b4:	mov	x19, x1
  4034b8:	bl	4033ec <ferror@plt+0x1a3c>
  4034bc:	mov	x2, #0x80000000            	// #2147483648
  4034c0:	add	x2, x0, x2
  4034c4:	mov	x1, #0xffffffff            	// #4294967295
  4034c8:	cmp	x2, x1
  4034cc:	b.hi	4034dc <ferror@plt+0x1b2c>  // b.pmore
  4034d0:	ldp	x19, x20, [sp, #16]
  4034d4:	ldp	x29, x30, [sp], #32
  4034d8:	ret
  4034dc:	bl	401950 <__errno_location@plt>
  4034e0:	mov	w1, #0x22                  	// #34
  4034e4:	str	w1, [x0]
  4034e8:	mov	x3, x20
  4034ec:	mov	x2, x19
  4034f0:	adrp	x1, 404000 <ferror@plt+0x2650>
  4034f4:	add	x1, x1, #0xfd8
  4034f8:	adrp	x0, 416000 <ferror@plt+0x14650>
  4034fc:	ldr	w0, [x0, #576]
  403500:	bl	401990 <err@plt>
  403504:	stp	x29, x30, [sp, #-32]!
  403508:	mov	x29, sp
  40350c:	stp	x19, x20, [sp, #16]
  403510:	mov	x20, x0
  403514:	mov	x19, x1
  403518:	bl	4034a4 <ferror@plt+0x1af4>
  40351c:	add	w2, w0, #0x8, lsl #12
  403520:	mov	w1, #0xffff                	// #65535
  403524:	cmp	w2, w1
  403528:	b.hi	403538 <ferror@plt+0x1b88>  // b.pmore
  40352c:	ldp	x19, x20, [sp, #16]
  403530:	ldp	x29, x30, [sp], #32
  403534:	ret
  403538:	bl	401950 <__errno_location@plt>
  40353c:	mov	w1, #0x22                  	// #34
  403540:	str	w1, [x0]
  403544:	mov	x3, x20
  403548:	mov	x2, x19
  40354c:	adrp	x1, 404000 <ferror@plt+0x2650>
  403550:	add	x1, x1, #0xfd8
  403554:	adrp	x0, 416000 <ferror@plt+0x14650>
  403558:	ldr	w0, [x0, #576]
  40355c:	bl	401990 <err@plt>
  403560:	stp	x29, x30, [sp, #-16]!
  403564:	mov	x29, sp
  403568:	mov	w2, #0xa                   	// #10
  40356c:	bl	402a90 <ferror@plt+0x10e0>
  403570:	ldp	x29, x30, [sp], #16
  403574:	ret
  403578:	stp	x29, x30, [sp, #-16]!
  40357c:	mov	x29, sp
  403580:	mov	w2, #0x10                  	// #16
  403584:	bl	402a90 <ferror@plt+0x10e0>
  403588:	ldp	x29, x30, [sp], #16
  40358c:	ret
  403590:	stp	x29, x30, [sp, #-64]!
  403594:	mov	x29, sp
  403598:	stp	x19, x20, [sp, #16]
  40359c:	str	x21, [sp, #32]
  4035a0:	mov	x19, x0
  4035a4:	mov	x21, x1
  4035a8:	str	xzr, [sp, #56]
  4035ac:	bl	401950 <__errno_location@plt>
  4035b0:	str	wzr, [x0]
  4035b4:	cbz	x19, 4035c4 <ferror@plt+0x1c14>
  4035b8:	mov	x20, x0
  4035bc:	ldrsb	w0, [x19]
  4035c0:	cbnz	w0, 4035e0 <ferror@plt+0x1c30>
  4035c4:	mov	x3, x19
  4035c8:	mov	x2, x21
  4035cc:	adrp	x1, 404000 <ferror@plt+0x2650>
  4035d0:	add	x1, x1, #0xfd8
  4035d4:	adrp	x0, 416000 <ferror@plt+0x14650>
  4035d8:	ldr	w0, [x0, #576]
  4035dc:	bl	401920 <errx@plt>
  4035e0:	add	x1, sp, #0x38
  4035e4:	mov	x0, x19
  4035e8:	bl	401650 <strtod@plt>
  4035ec:	ldr	w0, [x20]
  4035f0:	cbnz	w0, 40361c <ferror@plt+0x1c6c>
  4035f4:	ldr	x0, [sp, #56]
  4035f8:	cmp	x0, x19
  4035fc:	b.eq	4035c4 <ferror@plt+0x1c14>  // b.none
  403600:	cbz	x0, 40360c <ferror@plt+0x1c5c>
  403604:	ldrsb	w0, [x0]
  403608:	cbnz	w0, 4035c4 <ferror@plt+0x1c14>
  40360c:	ldp	x19, x20, [sp, #16]
  403610:	ldr	x21, [sp, #32]
  403614:	ldp	x29, x30, [sp], #64
  403618:	ret
  40361c:	cmp	w0, #0x22
  403620:	b.ne	4035c4 <ferror@plt+0x1c14>  // b.any
  403624:	mov	x3, x19
  403628:	mov	x2, x21
  40362c:	adrp	x1, 404000 <ferror@plt+0x2650>
  403630:	add	x1, x1, #0xfd8
  403634:	adrp	x0, 416000 <ferror@plt+0x14650>
  403638:	ldr	w0, [x0, #576]
  40363c:	bl	401990 <err@plt>
  403640:	stp	x29, x30, [sp, #-64]!
  403644:	mov	x29, sp
  403648:	stp	x19, x20, [sp, #16]
  40364c:	str	x21, [sp, #32]
  403650:	mov	x19, x0
  403654:	mov	x21, x1
  403658:	str	xzr, [sp, #56]
  40365c:	bl	401950 <__errno_location@plt>
  403660:	str	wzr, [x0]
  403664:	cbz	x19, 403674 <ferror@plt+0x1cc4>
  403668:	mov	x20, x0
  40366c:	ldrsb	w0, [x19]
  403670:	cbnz	w0, 403690 <ferror@plt+0x1ce0>
  403674:	mov	x3, x19
  403678:	mov	x2, x21
  40367c:	adrp	x1, 404000 <ferror@plt+0x2650>
  403680:	add	x1, x1, #0xfd8
  403684:	adrp	x0, 416000 <ferror@plt+0x14650>
  403688:	ldr	w0, [x0, #576]
  40368c:	bl	401920 <errx@plt>
  403690:	mov	w2, #0xa                   	// #10
  403694:	add	x1, sp, #0x38
  403698:	mov	x0, x19
  40369c:	bl	401880 <strtol@plt>
  4036a0:	ldr	w1, [x20]
  4036a4:	cbnz	w1, 4036d0 <ferror@plt+0x1d20>
  4036a8:	ldr	x1, [sp, #56]
  4036ac:	cmp	x1, x19
  4036b0:	b.eq	403674 <ferror@plt+0x1cc4>  // b.none
  4036b4:	cbz	x1, 4036c0 <ferror@plt+0x1d10>
  4036b8:	ldrsb	w1, [x1]
  4036bc:	cbnz	w1, 403674 <ferror@plt+0x1cc4>
  4036c0:	ldp	x19, x20, [sp, #16]
  4036c4:	ldr	x21, [sp, #32]
  4036c8:	ldp	x29, x30, [sp], #64
  4036cc:	ret
  4036d0:	cmp	w1, #0x22
  4036d4:	b.ne	403674 <ferror@plt+0x1cc4>  // b.any
  4036d8:	mov	x3, x19
  4036dc:	mov	x2, x21
  4036e0:	adrp	x1, 404000 <ferror@plt+0x2650>
  4036e4:	add	x1, x1, #0xfd8
  4036e8:	adrp	x0, 416000 <ferror@plt+0x14650>
  4036ec:	ldr	w0, [x0, #576]
  4036f0:	bl	401990 <err@plt>
  4036f4:	stp	x29, x30, [sp, #-64]!
  4036f8:	mov	x29, sp
  4036fc:	stp	x19, x20, [sp, #16]
  403700:	str	x21, [sp, #32]
  403704:	mov	x19, x0
  403708:	mov	x21, x1
  40370c:	str	xzr, [sp, #56]
  403710:	bl	401950 <__errno_location@plt>
  403714:	str	wzr, [x0]
  403718:	cbz	x19, 403728 <ferror@plt+0x1d78>
  40371c:	mov	x20, x0
  403720:	ldrsb	w0, [x19]
  403724:	cbnz	w0, 403744 <ferror@plt+0x1d94>
  403728:	mov	x3, x19
  40372c:	mov	x2, x21
  403730:	adrp	x1, 404000 <ferror@plt+0x2650>
  403734:	add	x1, x1, #0xfd8
  403738:	adrp	x0, 416000 <ferror@plt+0x14650>
  40373c:	ldr	w0, [x0, #576]
  403740:	bl	401920 <errx@plt>
  403744:	mov	w2, #0xa                   	// #10
  403748:	add	x1, sp, #0x38
  40374c:	mov	x0, x19
  403750:	bl	401600 <strtoul@plt>
  403754:	ldr	w1, [x20]
  403758:	cbnz	w1, 403784 <ferror@plt+0x1dd4>
  40375c:	ldr	x1, [sp, #56]
  403760:	cmp	x1, x19
  403764:	b.eq	403728 <ferror@plt+0x1d78>  // b.none
  403768:	cbz	x1, 403774 <ferror@plt+0x1dc4>
  40376c:	ldrsb	w1, [x1]
  403770:	cbnz	w1, 403728 <ferror@plt+0x1d78>
  403774:	ldp	x19, x20, [sp, #16]
  403778:	ldr	x21, [sp, #32]
  40377c:	ldp	x29, x30, [sp], #64
  403780:	ret
  403784:	cmp	w1, #0x22
  403788:	b.ne	403728 <ferror@plt+0x1d78>  // b.any
  40378c:	mov	x3, x19
  403790:	mov	x2, x21
  403794:	adrp	x1, 404000 <ferror@plt+0x2650>
  403798:	add	x1, x1, #0xfd8
  40379c:	adrp	x0, 416000 <ferror@plt+0x14650>
  4037a0:	ldr	w0, [x0, #576]
  4037a4:	bl	401990 <err@plt>
  4037a8:	stp	x29, x30, [sp, #-48]!
  4037ac:	mov	x29, sp
  4037b0:	stp	x19, x20, [sp, #16]
  4037b4:	mov	x20, x0
  4037b8:	mov	x19, x1
  4037bc:	add	x1, sp, #0x28
  4037c0:	bl	403104 <ferror@plt+0x1754>
  4037c4:	cbz	w0, 4037f0 <ferror@plt+0x1e40>
  4037c8:	bl	401950 <__errno_location@plt>
  4037cc:	ldr	w0, [x0]
  4037d0:	cbz	w0, 403800 <ferror@plt+0x1e50>
  4037d4:	mov	x3, x20
  4037d8:	mov	x2, x19
  4037dc:	adrp	x1, 404000 <ferror@plt+0x2650>
  4037e0:	add	x1, x1, #0xfd8
  4037e4:	adrp	x0, 416000 <ferror@plt+0x14650>
  4037e8:	ldr	w0, [x0, #576]
  4037ec:	bl	401990 <err@plt>
  4037f0:	ldr	x0, [sp, #40]
  4037f4:	ldp	x19, x20, [sp, #16]
  4037f8:	ldp	x29, x30, [sp], #48
  4037fc:	ret
  403800:	mov	x3, x20
  403804:	mov	x2, x19
  403808:	adrp	x1, 404000 <ferror@plt+0x2650>
  40380c:	add	x1, x1, #0xfd8
  403810:	adrp	x0, 416000 <ferror@plt+0x14650>
  403814:	ldr	w0, [x0, #576]
  403818:	bl	401920 <errx@plt>
  40381c:	stp	x29, x30, [sp, #-32]!
  403820:	mov	x29, sp
  403824:	str	x19, [sp, #16]
  403828:	mov	x19, x1
  40382c:	mov	x1, x2
  403830:	bl	403590 <ferror@plt+0x1be0>
  403834:	fcvtzs	d1, d0
  403838:	str	d1, [x19]
  40383c:	scvtf	d1, d1
  403840:	fsub	d0, d0, d1
  403844:	mov	x0, #0x848000000000        	// #145685290680320
  403848:	movk	x0, #0x412e, lsl #48
  40384c:	fmov	d1, x0
  403850:	fmul	d0, d0, d1
  403854:	fcvtzs	d0, d0
  403858:	str	d0, [x19, #8]
  40385c:	ldr	x19, [sp, #16]
  403860:	ldp	x29, x30, [sp], #32
  403864:	ret
  403868:	mov	w2, w0
  40386c:	mov	x0, x1
  403870:	and	w1, w2, #0xf000
  403874:	cmp	w1, #0x4, lsl #12
  403878:	b.eq	4038c0 <ferror@plt+0x1f10>  // b.none
  40387c:	cmp	w1, #0xa, lsl #12
  403880:	b.eq	4039ec <ferror@plt+0x203c>  // b.none
  403884:	cmp	w1, #0x2, lsl #12
  403888:	b.eq	4039fc <ferror@plt+0x204c>  // b.none
  40388c:	cmp	w1, #0x6, lsl #12
  403890:	b.eq	403a0c <ferror@plt+0x205c>  // b.none
  403894:	cmp	w1, #0xc, lsl #12
  403898:	b.eq	403a1c <ferror@plt+0x206c>  // b.none
  40389c:	cmp	w1, #0x1, lsl #12
  4038a0:	b.eq	403a2c <ferror@plt+0x207c>  // b.none
  4038a4:	mov	w3, #0x0                   	// #0
  4038a8:	cmp	w1, #0x8, lsl #12
  4038ac:	b.ne	4038cc <ferror@plt+0x1f1c>  // b.any
  4038b0:	mov	w1, #0x2d                  	// #45
  4038b4:	strb	w1, [x0]
  4038b8:	mov	w3, #0x1                   	// #1
  4038bc:	b	4038cc <ferror@plt+0x1f1c>
  4038c0:	mov	w1, #0x64                  	// #100
  4038c4:	strb	w1, [x0]
  4038c8:	mov	w3, #0x1                   	// #1
  4038cc:	tst	x2, #0x100
  4038d0:	mov	w1, #0x72                  	// #114
  4038d4:	mov	w4, #0x2d                  	// #45
  4038d8:	csel	w1, w1, w4, ne  // ne = any
  4038dc:	add	w4, w3, #0x1
  4038e0:	and	x5, x3, #0xffff
  4038e4:	strb	w1, [x0, x5]
  4038e8:	tst	x2, #0x80
  4038ec:	mov	w5, #0x77                  	// #119
  4038f0:	mov	w1, #0x2d                  	// #45
  4038f4:	csel	w5, w5, w1, ne  // ne = any
  4038f8:	add	w1, w3, #0x2
  4038fc:	and	w1, w1, #0xffff
  403900:	and	x4, x4, #0x3
  403904:	strb	w5, [x0, x4]
  403908:	tbz	w2, #11, 403a3c <ferror@plt+0x208c>
  40390c:	tst	x2, #0x40
  403910:	mov	w5, #0x73                  	// #115
  403914:	mov	w4, #0x53                  	// #83
  403918:	csel	w5, w5, w4, ne  // ne = any
  40391c:	add	w4, w3, #0x3
  403920:	and	x1, x1, #0xffff
  403924:	strb	w5, [x0, x1]
  403928:	tst	x2, #0x20
  40392c:	mov	w5, #0x72                  	// #114
  403930:	mov	w1, #0x2d                  	// #45
  403934:	csel	w5, w5, w1, ne  // ne = any
  403938:	add	w1, w3, #0x4
  40393c:	and	x4, x4, #0x7
  403940:	strb	w5, [x0, x4]
  403944:	tst	x2, #0x10
  403948:	mov	w5, #0x77                  	// #119
  40394c:	mov	w4, #0x2d                  	// #45
  403950:	csel	w5, w5, w4, ne  // ne = any
  403954:	add	w4, w3, #0x5
  403958:	and	w4, w4, #0xffff
  40395c:	and	x1, x1, #0xf
  403960:	strb	w5, [x0, x1]
  403964:	tbz	w2, #10, 403a50 <ferror@plt+0x20a0>
  403968:	tst	x2, #0x8
  40396c:	mov	w5, #0x73                  	// #115
  403970:	mov	w1, #0x53                  	// #83
  403974:	csel	w5, w5, w1, ne  // ne = any
  403978:	add	w1, w3, #0x6
  40397c:	and	x4, x4, #0xffff
  403980:	strb	w5, [x0, x4]
  403984:	tst	x2, #0x4
  403988:	mov	w5, #0x72                  	// #114
  40398c:	mov	w4, #0x2d                  	// #45
  403990:	csel	w5, w5, w4, ne  // ne = any
  403994:	add	w4, w3, #0x7
  403998:	and	x1, x1, #0xf
  40399c:	strb	w5, [x0, x1]
  4039a0:	tst	x2, #0x2
  4039a4:	mov	w5, #0x77                  	// #119
  4039a8:	mov	w1, #0x2d                  	// #45
  4039ac:	csel	w5, w5, w1, ne  // ne = any
  4039b0:	add	w1, w3, #0x8
  4039b4:	and	w1, w1, #0xffff
  4039b8:	and	x4, x4, #0xf
  4039bc:	strb	w5, [x0, x4]
  4039c0:	tbz	w2, #9, 403a64 <ferror@plt+0x20b4>
  4039c4:	tst	x2, #0x1
  4039c8:	mov	w2, #0x74                  	// #116
  4039cc:	mov	w4, #0x54                  	// #84
  4039d0:	csel	w2, w2, w4, ne  // ne = any
  4039d4:	and	x1, x1, #0xffff
  4039d8:	strb	w2, [x0, x1]
  4039dc:	add	w3, w3, #0x9
  4039e0:	and	x3, x3, #0xffff
  4039e4:	strb	wzr, [x0, x3]
  4039e8:	ret
  4039ec:	mov	w1, #0x6c                  	// #108
  4039f0:	strb	w1, [x0]
  4039f4:	mov	w3, #0x1                   	// #1
  4039f8:	b	4038cc <ferror@plt+0x1f1c>
  4039fc:	mov	w1, #0x63                  	// #99
  403a00:	strb	w1, [x0]
  403a04:	mov	w3, #0x1                   	// #1
  403a08:	b	4038cc <ferror@plt+0x1f1c>
  403a0c:	mov	w1, #0x62                  	// #98
  403a10:	strb	w1, [x0]
  403a14:	mov	w3, #0x1                   	// #1
  403a18:	b	4038cc <ferror@plt+0x1f1c>
  403a1c:	mov	w1, #0x73                  	// #115
  403a20:	strb	w1, [x0]
  403a24:	mov	w3, #0x1                   	// #1
  403a28:	b	4038cc <ferror@plt+0x1f1c>
  403a2c:	mov	w1, #0x70                  	// #112
  403a30:	strb	w1, [x0]
  403a34:	mov	w3, #0x1                   	// #1
  403a38:	b	4038cc <ferror@plt+0x1f1c>
  403a3c:	tst	x2, #0x40
  403a40:	mov	w5, #0x78                  	// #120
  403a44:	mov	w4, #0x2d                  	// #45
  403a48:	csel	w5, w5, w4, ne  // ne = any
  403a4c:	b	40391c <ferror@plt+0x1f6c>
  403a50:	tst	x2, #0x8
  403a54:	mov	w5, #0x78                  	// #120
  403a58:	mov	w1, #0x2d                  	// #45
  403a5c:	csel	w5, w5, w1, ne  // ne = any
  403a60:	b	403978 <ferror@plt+0x1fc8>
  403a64:	tst	x2, #0x1
  403a68:	mov	w2, #0x78                  	// #120
  403a6c:	mov	w4, #0x2d                  	// #45
  403a70:	csel	w2, w2, w4, ne  // ne = any
  403a74:	b	4039d4 <ferror@plt+0x2024>
  403a78:	stp	x29, x30, [sp, #-80]!
  403a7c:	mov	x29, sp
  403a80:	stp	x19, x20, [sp, #16]
  403a84:	add	x5, sp, #0x28
  403a88:	tbz	w0, #1, 403a98 <ferror@plt+0x20e8>
  403a8c:	mov	w2, #0x20                  	// #32
  403a90:	strb	w2, [sp, #40]
  403a94:	add	x5, sp, #0x29
  403a98:	cmp	x1, #0x3ff
  403a9c:	b.ls	403c2c <ferror@plt+0x227c>  // b.plast
  403aa0:	mov	x2, #0xfffff               	// #1048575
  403aa4:	cmp	x1, x2
  403aa8:	b.ls	403b44 <ferror@plt+0x2194>  // b.plast
  403aac:	mov	x2, #0x3fffffff            	// #1073741823
  403ab0:	cmp	x1, x2
  403ab4:	b.ls	403b4c <ferror@plt+0x219c>  // b.plast
  403ab8:	mov	x2, #0xffffffffff          	// #1099511627775
  403abc:	cmp	x1, x2
  403ac0:	b.ls	403b54 <ferror@plt+0x21a4>  // b.plast
  403ac4:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403ac8:	cmp	x1, x2
  403acc:	b.ls	403b5c <ferror@plt+0x21ac>  // b.plast
  403ad0:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403ad4:	cmp	x1, x2
  403ad8:	mov	w19, #0x3c                  	// #60
  403adc:	mov	w2, #0x46                  	// #70
  403ae0:	csel	w19, w19, w2, ls  // ls = plast
  403ae4:	sub	w4, w19, #0xa
  403ae8:	mov	w3, #0x6667                	// #26215
  403aec:	movk	w3, #0x6666, lsl #16
  403af0:	smull	x3, w4, w3
  403af4:	asr	x3, x3, #34
  403af8:	sub	w3, w3, w4, asr #31
  403afc:	adrp	x2, 405000 <ferror@plt+0x3650>
  403b00:	add	x2, x2, #0x10
  403b04:	ldrsb	w3, [x2, w3, sxtw]
  403b08:	lsr	x20, x1, x4
  403b0c:	mov	x2, #0xffffffffffffffff    	// #-1
  403b10:	lsl	x2, x2, x4
  403b14:	bic	x1, x1, x2
  403b18:	strb	w3, [x5]
  403b1c:	and	w2, w0, #0x1
  403b20:	cmp	w3, #0x42
  403b24:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403b28:	b.eq	403c40 <ferror@plt+0x2290>  // b.none
  403b2c:	mov	w2, #0x69                  	// #105
  403b30:	strb	w2, [x5, #1]
  403b34:	add	x2, x5, #0x3
  403b38:	mov	w3, #0x42                  	// #66
  403b3c:	strb	w3, [x5, #2]
  403b40:	b	403c44 <ferror@plt+0x2294>
  403b44:	mov	w19, #0x14                  	// #20
  403b48:	b	403ae4 <ferror@plt+0x2134>
  403b4c:	mov	w19, #0x1e                  	// #30
  403b50:	b	403ae4 <ferror@plt+0x2134>
  403b54:	mov	w19, #0x28                  	// #40
  403b58:	b	403ae4 <ferror@plt+0x2134>
  403b5c:	mov	w19, #0x32                  	// #50
  403b60:	b	403ae4 <ferror@plt+0x2134>
  403b64:	sub	w19, w19, #0x14
  403b68:	lsr	x19, x1, x19
  403b6c:	add	x19, x19, #0x32
  403b70:	lsr	x19, x19, #2
  403b74:	mov	x0, #0xf5c3                	// #62915
  403b78:	movk	x0, #0x5c28, lsl #16
  403b7c:	movk	x0, #0xc28f, lsl #32
  403b80:	movk	x0, #0x28f5, lsl #48
  403b84:	umulh	x19, x19, x0
  403b88:	lsr	x19, x19, #2
  403b8c:	cmp	x19, #0xa
  403b90:	b.eq	403be0 <ferror@plt+0x2230>  // b.none
  403b94:	cbz	x19, 403be4 <ferror@plt+0x2234>
  403b98:	bl	4016c0 <localeconv@plt>
  403b9c:	cbz	x0, 403c14 <ferror@plt+0x2264>
  403ba0:	ldr	x4, [x0]
  403ba4:	cbz	x4, 403c20 <ferror@plt+0x2270>
  403ba8:	ldrsb	w1, [x4]
  403bac:	adrp	x0, 405000 <ferror@plt+0x3650>
  403bb0:	add	x0, x0, #0x8
  403bb4:	cmp	w1, #0x0
  403bb8:	csel	x4, x0, x4, eq  // eq = none
  403bbc:	add	x6, sp, #0x28
  403bc0:	mov	x5, x19
  403bc4:	mov	w3, w20
  403bc8:	adrp	x2, 405000 <ferror@plt+0x3650>
  403bcc:	add	x2, x2, #0x18
  403bd0:	mov	x1, #0x20                  	// #32
  403bd4:	add	x0, sp, #0x30
  403bd8:	bl	4016b0 <snprintf@plt>
  403bdc:	b	403c00 <ferror@plt+0x2250>
  403be0:	add	w20, w20, #0x1
  403be4:	add	x4, sp, #0x28
  403be8:	mov	w3, w20
  403bec:	adrp	x2, 405000 <ferror@plt+0x3650>
  403bf0:	add	x2, x2, #0x28
  403bf4:	mov	x1, #0x20                  	// #32
  403bf8:	add	x0, sp, #0x30
  403bfc:	bl	4016b0 <snprintf@plt>
  403c00:	add	x0, sp, #0x30
  403c04:	bl	4017b0 <strdup@plt>
  403c08:	ldp	x19, x20, [sp, #16]
  403c0c:	ldp	x29, x30, [sp], #80
  403c10:	ret
  403c14:	adrp	x4, 405000 <ferror@plt+0x3650>
  403c18:	add	x4, x4, #0x8
  403c1c:	b	403bbc <ferror@plt+0x220c>
  403c20:	adrp	x4, 405000 <ferror@plt+0x3650>
  403c24:	add	x4, x4, #0x8
  403c28:	b	403bbc <ferror@plt+0x220c>
  403c2c:	mov	w20, w1
  403c30:	mov	w1, #0x42                  	// #66
  403c34:	strb	w1, [x5]
  403c38:	mov	w19, #0xa                   	// #10
  403c3c:	mov	x1, #0x0                   	// #0
  403c40:	add	x2, x5, #0x1
  403c44:	strb	wzr, [x2]
  403c48:	cbz	x1, 403be4 <ferror@plt+0x2234>
  403c4c:	tbz	w0, #2, 403b64 <ferror@plt+0x21b4>
  403c50:	sub	w19, w19, #0x14
  403c54:	lsr	x19, x1, x19
  403c58:	add	x19, x19, #0x5
  403c5c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403c60:	movk	x0, #0xcccd
  403c64:	umulh	x19, x19, x0
  403c68:	lsr	x19, x19, #3
  403c6c:	umulh	x0, x19, x0
  403c70:	lsr	x0, x0, #3
  403c74:	add	x0, x0, x0, lsl #2
  403c78:	cmp	x19, x0, lsl #1
  403c7c:	b.ne	403b94 <ferror@plt+0x21e4>  // b.any
  403c80:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403c84:	movk	x0, #0xcccd
  403c88:	umulh	x19, x19, x0
  403c8c:	lsr	x19, x19, #3
  403c90:	b	403b94 <ferror@plt+0x21e4>
  403c94:	cbz	x0, 403d74 <ferror@plt+0x23c4>
  403c98:	stp	x29, x30, [sp, #-64]!
  403c9c:	mov	x29, sp
  403ca0:	stp	x19, x20, [sp, #16]
  403ca4:	stp	x21, x22, [sp, #32]
  403ca8:	stp	x23, x24, [sp, #48]
  403cac:	mov	x19, x0
  403cb0:	mov	x24, x1
  403cb4:	mov	x22, x2
  403cb8:	mov	x23, x3
  403cbc:	ldrsb	w4, [x0]
  403cc0:	cbz	w4, 403d7c <ferror@plt+0x23cc>
  403cc4:	cmp	x1, #0x0
  403cc8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403ccc:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403cd0:	b.eq	403d84 <ferror@plt+0x23d4>  // b.none
  403cd4:	mov	x21, #0x0                   	// #0
  403cd8:	mov	x0, #0x0                   	// #0
  403cdc:	b	403d34 <ferror@plt+0x2384>
  403ce0:	ldrsb	w1, [x19, #1]
  403ce4:	mov	x20, x19
  403ce8:	cbnz	w1, 403cf0 <ferror@plt+0x2340>
  403cec:	add	x20, x19, #0x1
  403cf0:	cmp	x0, #0x0
  403cf4:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403cf8:	b.eq	403d2c <ferror@plt+0x237c>  // b.none
  403cfc:	cmp	x0, x20
  403d00:	b.cs	403d94 <ferror@plt+0x23e4>  // b.hs, b.nlast
  403d04:	sub	x1, x20, x0
  403d08:	blr	x23
  403d0c:	cmn	w0, #0x1
  403d10:	b.eq	403d60 <ferror@plt+0x23b0>  // b.none
  403d14:	add	x1, x21, #0x1
  403d18:	str	w0, [x24, x21, lsl #2]
  403d1c:	ldrsb	w0, [x20]
  403d20:	cbz	w0, 403d58 <ferror@plt+0x23a8>
  403d24:	mov	x21, x1
  403d28:	mov	x0, #0x0                   	// #0
  403d2c:	ldrsb	w4, [x19, #1]!
  403d30:	cbz	w4, 403d5c <ferror@plt+0x23ac>
  403d34:	cmp	x22, x21
  403d38:	b.ls	403d8c <ferror@plt+0x23dc>  // b.plast
  403d3c:	cmp	x0, #0x0
  403d40:	csel	x0, x0, x19, ne  // ne = any
  403d44:	cmp	w4, #0x2c
  403d48:	b.eq	403ce0 <ferror@plt+0x2330>  // b.none
  403d4c:	ldrsb	w1, [x19, #1]
  403d50:	cbz	w1, 403cec <ferror@plt+0x233c>
  403d54:	b	403d2c <ferror@plt+0x237c>
  403d58:	mov	x21, x1
  403d5c:	mov	w0, w21
  403d60:	ldp	x19, x20, [sp, #16]
  403d64:	ldp	x21, x22, [sp, #32]
  403d68:	ldp	x23, x24, [sp, #48]
  403d6c:	ldp	x29, x30, [sp], #64
  403d70:	ret
  403d74:	mov	w0, #0xffffffff            	// #-1
  403d78:	ret
  403d7c:	mov	w0, #0xffffffff            	// #-1
  403d80:	b	403d60 <ferror@plt+0x23b0>
  403d84:	mov	w0, #0xffffffff            	// #-1
  403d88:	b	403d60 <ferror@plt+0x23b0>
  403d8c:	mov	w0, #0xfffffffe            	// #-2
  403d90:	b	403d60 <ferror@plt+0x23b0>
  403d94:	mov	w0, #0xffffffff            	// #-1
  403d98:	b	403d60 <ferror@plt+0x23b0>
  403d9c:	cbz	x0, 403e14 <ferror@plt+0x2464>
  403da0:	stp	x29, x30, [sp, #-32]!
  403da4:	mov	x29, sp
  403da8:	str	x19, [sp, #16]
  403dac:	mov	x19, x3
  403db0:	mov	x3, x4
  403db4:	ldrsb	w4, [x0]
  403db8:	cmp	x19, #0x0
  403dbc:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403dc0:	b.eq	403e1c <ferror@plt+0x246c>  // b.none
  403dc4:	ldr	x5, [x19]
  403dc8:	cmp	x5, x2
  403dcc:	b.hi	403e24 <ferror@plt+0x2474>  // b.pmore
  403dd0:	cmp	w4, #0x2b
  403dd4:	b.eq	403e0c <ferror@plt+0x245c>  // b.none
  403dd8:	str	xzr, [x19]
  403ddc:	ldr	x4, [x19]
  403de0:	sub	x2, x2, x4
  403de4:	add	x1, x1, x4, lsl #2
  403de8:	bl	403c94 <ferror@plt+0x22e4>
  403dec:	cmp	w0, #0x0
  403df0:	b.le	403e00 <ferror@plt+0x2450>
  403df4:	ldr	x1, [x19]
  403df8:	add	x1, x1, w0, sxtw
  403dfc:	str	x1, [x19]
  403e00:	ldr	x19, [sp, #16]
  403e04:	ldp	x29, x30, [sp], #32
  403e08:	ret
  403e0c:	add	x0, x0, #0x1
  403e10:	b	403ddc <ferror@plt+0x242c>
  403e14:	mov	w0, #0xffffffff            	// #-1
  403e18:	ret
  403e1c:	mov	w0, #0xffffffff            	// #-1
  403e20:	b	403e00 <ferror@plt+0x2450>
  403e24:	mov	w0, #0xffffffff            	// #-1
  403e28:	b	403e00 <ferror@plt+0x2450>
  403e2c:	cmp	x2, #0x0
  403e30:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403e34:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403e38:	b.eq	403f14 <ferror@plt+0x2564>  // b.none
  403e3c:	stp	x29, x30, [sp, #-64]!
  403e40:	mov	x29, sp
  403e44:	stp	x19, x20, [sp, #16]
  403e48:	stp	x21, x22, [sp, #32]
  403e4c:	str	x23, [sp, #48]
  403e50:	mov	x19, x0
  403e54:	mov	x21, x1
  403e58:	mov	x22, x2
  403e5c:	mov	x0, #0x0                   	// #0
  403e60:	mov	w23, #0x1                   	// #1
  403e64:	b	403ed8 <ferror@plt+0x2528>
  403e68:	ldrsb	w1, [x19, #1]
  403e6c:	mov	x20, x19
  403e70:	cbnz	w1, 403e78 <ferror@plt+0x24c8>
  403e74:	add	x20, x19, #0x1
  403e78:	cmp	x0, #0x0
  403e7c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403e80:	b.eq	403ed4 <ferror@plt+0x2524>  // b.none
  403e84:	cmp	x0, x20
  403e88:	b.cs	403f1c <ferror@plt+0x256c>  // b.hs, b.nlast
  403e8c:	sub	x1, x20, x0
  403e90:	blr	x22
  403e94:	tbnz	w0, #31, 403f00 <ferror@plt+0x2550>
  403e98:	add	w1, w0, #0x7
  403e9c:	cmp	w0, #0x0
  403ea0:	csel	w1, w1, w0, lt  // lt = tstop
  403ea4:	asr	w1, w1, #3
  403ea8:	negs	w3, w0
  403eac:	and	w0, w0, #0x7
  403eb0:	and	w3, w3, #0x7
  403eb4:	csneg	w0, w0, w3, mi  // mi = first
  403eb8:	lsl	w3, w23, w0
  403ebc:	ldrb	w0, [x21, w1, sxtw]
  403ec0:	orr	w3, w3, w0
  403ec4:	strb	w3, [x21, w1, sxtw]
  403ec8:	ldrsb	w0, [x20]
  403ecc:	cbz	w0, 403f24 <ferror@plt+0x2574>
  403ed0:	mov	x0, #0x0                   	// #0
  403ed4:	add	x19, x19, #0x1
  403ed8:	ldrsb	w1, [x19]
  403edc:	cbz	w1, 403efc <ferror@plt+0x254c>
  403ee0:	cmp	x0, #0x0
  403ee4:	csel	x0, x0, x19, ne  // ne = any
  403ee8:	cmp	w1, #0x2c
  403eec:	b.eq	403e68 <ferror@plt+0x24b8>  // b.none
  403ef0:	ldrsb	w1, [x19, #1]
  403ef4:	cbz	w1, 403e74 <ferror@plt+0x24c4>
  403ef8:	b	403ed4 <ferror@plt+0x2524>
  403efc:	mov	w0, #0x0                   	// #0
  403f00:	ldp	x19, x20, [sp, #16]
  403f04:	ldp	x21, x22, [sp, #32]
  403f08:	ldr	x23, [sp, #48]
  403f0c:	ldp	x29, x30, [sp], #64
  403f10:	ret
  403f14:	mov	w0, #0xffffffea            	// #-22
  403f18:	ret
  403f1c:	mov	w0, #0xffffffff            	// #-1
  403f20:	b	403f00 <ferror@plt+0x2550>
  403f24:	mov	w0, #0x0                   	// #0
  403f28:	b	403f00 <ferror@plt+0x2550>
  403f2c:	cmp	x2, #0x0
  403f30:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403f34:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403f38:	b.eq	403fe4 <ferror@plt+0x2634>  // b.none
  403f3c:	stp	x29, x30, [sp, #-48]!
  403f40:	mov	x29, sp
  403f44:	stp	x19, x20, [sp, #16]
  403f48:	stp	x21, x22, [sp, #32]
  403f4c:	mov	x19, x0
  403f50:	mov	x21, x1
  403f54:	mov	x22, x2
  403f58:	mov	x0, #0x0                   	// #0
  403f5c:	b	403fac <ferror@plt+0x25fc>
  403f60:	ldrsb	w1, [x19, #1]
  403f64:	mov	x20, x19
  403f68:	cbnz	w1, 403f70 <ferror@plt+0x25c0>
  403f6c:	add	x20, x19, #0x1
  403f70:	cmp	x0, #0x0
  403f74:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403f78:	b.eq	403fa8 <ferror@plt+0x25f8>  // b.none
  403f7c:	cmp	x0, x20
  403f80:	b.cs	403fec <ferror@plt+0x263c>  // b.hs, b.nlast
  403f84:	sub	x1, x20, x0
  403f88:	blr	x22
  403f8c:	tbnz	x0, #63, 403fd4 <ferror@plt+0x2624>
  403f90:	ldr	x3, [x21]
  403f94:	orr	x0, x3, x0
  403f98:	str	x0, [x21]
  403f9c:	ldrsb	w0, [x20]
  403fa0:	cbz	w0, 403ff4 <ferror@plt+0x2644>
  403fa4:	mov	x0, #0x0                   	// #0
  403fa8:	add	x19, x19, #0x1
  403fac:	ldrsb	w3, [x19]
  403fb0:	cbz	w3, 403fd0 <ferror@plt+0x2620>
  403fb4:	cmp	x0, #0x0
  403fb8:	csel	x0, x0, x19, ne  // ne = any
  403fbc:	cmp	w3, #0x2c
  403fc0:	b.eq	403f60 <ferror@plt+0x25b0>  // b.none
  403fc4:	ldrsb	w1, [x19, #1]
  403fc8:	cbz	w1, 403f6c <ferror@plt+0x25bc>
  403fcc:	b	403fa8 <ferror@plt+0x25f8>
  403fd0:	mov	w0, #0x0                   	// #0
  403fd4:	ldp	x19, x20, [sp, #16]
  403fd8:	ldp	x21, x22, [sp, #32]
  403fdc:	ldp	x29, x30, [sp], #48
  403fe0:	ret
  403fe4:	mov	w0, #0xffffffea            	// #-22
  403fe8:	ret
  403fec:	mov	w0, #0xffffffff            	// #-1
  403ff0:	b	403fd4 <ferror@plt+0x2624>
  403ff4:	mov	w0, #0x0                   	// #0
  403ff8:	b	403fd4 <ferror@plt+0x2624>
  403ffc:	stp	x29, x30, [sp, #-80]!
  404000:	mov	x29, sp
  404004:	str	xzr, [sp, #72]
  404008:	cbz	x0, 404154 <ferror@plt+0x27a4>
  40400c:	stp	x19, x20, [sp, #16]
  404010:	stp	x21, x22, [sp, #32]
  404014:	str	x23, [sp, #48]
  404018:	mov	x19, x0
  40401c:	mov	x23, x1
  404020:	mov	x20, x2
  404024:	mov	w21, w3
  404028:	str	w3, [x1]
  40402c:	str	w3, [x2]
  404030:	bl	401950 <__errno_location@plt>
  404034:	mov	x22, x0
  404038:	str	wzr, [x0]
  40403c:	ldrsb	w0, [x19]
  404040:	cmp	w0, #0x3a
  404044:	b.eq	4040a0 <ferror@plt+0x26f0>  // b.none
  404048:	mov	w2, #0xa                   	// #10
  40404c:	add	x1, sp, #0x48
  404050:	mov	x0, x19
  404054:	bl	401880 <strtol@plt>
  404058:	str	w0, [x23]
  40405c:	str	w0, [x20]
  404060:	ldr	w0, [x22]
  404064:	cbnz	w0, 404184 <ferror@plt+0x27d4>
  404068:	ldr	x1, [sp, #72]
  40406c:	cmp	x1, #0x0
  404070:	ccmp	x1, x19, #0x4, ne  // ne = any
  404074:	b.eq	404198 <ferror@plt+0x27e8>  // b.none
  404078:	ldrsb	w2, [x1]
  40407c:	cmp	w2, #0x3a
  404080:	b.eq	4040e8 <ferror@plt+0x2738>  // b.none
  404084:	cmp	w2, #0x2d
  404088:	b.eq	404104 <ferror@plt+0x2754>  // b.none
  40408c:	ldp	x19, x20, [sp, #16]
  404090:	ldp	x21, x22, [sp, #32]
  404094:	ldr	x23, [sp, #48]
  404098:	ldp	x29, x30, [sp], #80
  40409c:	ret
  4040a0:	add	x19, x19, #0x1
  4040a4:	mov	w2, #0xa                   	// #10
  4040a8:	add	x1, sp, #0x48
  4040ac:	mov	x0, x19
  4040b0:	bl	401880 <strtol@plt>
  4040b4:	str	w0, [x20]
  4040b8:	ldr	w0, [x22]
  4040bc:	cbnz	w0, 40415c <ferror@plt+0x27ac>
  4040c0:	ldr	x0, [sp, #72]
  4040c4:	cbz	x0, 404170 <ferror@plt+0x27c0>
  4040c8:	ldrsb	w1, [x0]
  4040cc:	cmp	w1, #0x0
  4040d0:	ccmp	x0, x19, #0x4, eq  // eq = none
  4040d4:	csetm	w0, eq  // eq = none
  4040d8:	ldp	x19, x20, [sp, #16]
  4040dc:	ldp	x21, x22, [sp, #32]
  4040e0:	ldr	x23, [sp, #48]
  4040e4:	b	404098 <ferror@plt+0x26e8>
  4040e8:	ldrsb	w2, [x1, #1]
  4040ec:	cbnz	w2, 404104 <ferror@plt+0x2754>
  4040f0:	str	w21, [x20]
  4040f4:	ldp	x19, x20, [sp, #16]
  4040f8:	ldp	x21, x22, [sp, #32]
  4040fc:	ldr	x23, [sp, #48]
  404100:	b	404098 <ferror@plt+0x26e8>
  404104:	add	x19, x1, #0x1
  404108:	str	xzr, [sp, #72]
  40410c:	str	wzr, [x22]
  404110:	mov	w2, #0xa                   	// #10
  404114:	add	x1, sp, #0x48
  404118:	mov	x0, x19
  40411c:	bl	401880 <strtol@plt>
  404120:	str	w0, [x20]
  404124:	ldr	w0, [x22]
  404128:	cbnz	w0, 4041ac <ferror@plt+0x27fc>
  40412c:	ldr	x0, [sp, #72]
  404130:	cbz	x0, 4041c0 <ferror@plt+0x2810>
  404134:	ldrsb	w1, [x0]
  404138:	cmp	w1, #0x0
  40413c:	ccmp	x0, x19, #0x4, eq  // eq = none
  404140:	csetm	w0, eq  // eq = none
  404144:	ldp	x19, x20, [sp, #16]
  404148:	ldp	x21, x22, [sp, #32]
  40414c:	ldr	x23, [sp, #48]
  404150:	b	404098 <ferror@plt+0x26e8>
  404154:	mov	w0, #0x0                   	// #0
  404158:	b	404098 <ferror@plt+0x26e8>
  40415c:	mov	w0, #0xffffffff            	// #-1
  404160:	ldp	x19, x20, [sp, #16]
  404164:	ldp	x21, x22, [sp, #32]
  404168:	ldr	x23, [sp, #48]
  40416c:	b	404098 <ferror@plt+0x26e8>
  404170:	mov	w0, #0xffffffff            	// #-1
  404174:	ldp	x19, x20, [sp, #16]
  404178:	ldp	x21, x22, [sp, #32]
  40417c:	ldr	x23, [sp, #48]
  404180:	b	404098 <ferror@plt+0x26e8>
  404184:	mov	w0, #0xffffffff            	// #-1
  404188:	ldp	x19, x20, [sp, #16]
  40418c:	ldp	x21, x22, [sp, #32]
  404190:	ldr	x23, [sp, #48]
  404194:	b	404098 <ferror@plt+0x26e8>
  404198:	mov	w0, #0xffffffff            	// #-1
  40419c:	ldp	x19, x20, [sp, #16]
  4041a0:	ldp	x21, x22, [sp, #32]
  4041a4:	ldr	x23, [sp, #48]
  4041a8:	b	404098 <ferror@plt+0x26e8>
  4041ac:	mov	w0, #0xffffffff            	// #-1
  4041b0:	ldp	x19, x20, [sp, #16]
  4041b4:	ldp	x21, x22, [sp, #32]
  4041b8:	ldr	x23, [sp, #48]
  4041bc:	b	404098 <ferror@plt+0x26e8>
  4041c0:	mov	w0, #0xffffffff            	// #-1
  4041c4:	ldp	x19, x20, [sp, #16]
  4041c8:	ldp	x21, x22, [sp, #32]
  4041cc:	ldr	x23, [sp, #48]
  4041d0:	b	404098 <ferror@plt+0x26e8>
  4041d4:	cmp	x0, #0x0
  4041d8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4041dc:	b.eq	4042a4 <ferror@plt+0x28f4>  // b.none
  4041e0:	stp	x29, x30, [sp, #-80]!
  4041e4:	mov	x29, sp
  4041e8:	stp	x19, x20, [sp, #16]
  4041ec:	stp	x21, x22, [sp, #32]
  4041f0:	stp	x23, x24, [sp, #48]
  4041f4:	mov	x20, x1
  4041f8:	add	x24, sp, #0x40
  4041fc:	add	x23, sp, #0x48
  404200:	b	404230 <ferror@plt+0x2880>
  404204:	cmp	x19, #0x0
  404208:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40420c:	ccmp	x21, x22, #0x0, ne  // ne = any
  404210:	b.ne	40428c <ferror@plt+0x28dc>  // b.any
  404214:	mov	x2, x21
  404218:	mov	x1, x20
  40421c:	mov	x0, x19
  404220:	bl	401740 <strncmp@plt>
  404224:	cbnz	w0, 40428c <ferror@plt+0x28dc>
  404228:	add	x0, x19, x21
  40422c:	add	x20, x20, x22
  404230:	mov	x1, x24
  404234:	bl	402974 <ferror@plt+0xfc4>
  404238:	mov	x19, x0
  40423c:	mov	x1, x23
  404240:	mov	x0, x20
  404244:	bl	402974 <ferror@plt+0xfc4>
  404248:	mov	x20, x0
  40424c:	ldr	x21, [sp, #64]
  404250:	ldr	x22, [sp, #72]
  404254:	adds	x0, x21, x22
  404258:	b.eq	404284 <ferror@plt+0x28d4>  // b.none
  40425c:	cmp	x0, #0x1
  404260:	b.ne	404204 <ferror@plt+0x2854>  // b.any
  404264:	cbz	x19, 404274 <ferror@plt+0x28c4>
  404268:	ldrsb	w0, [x19]
  40426c:	cmp	w0, #0x2f
  404270:	b.eq	404284 <ferror@plt+0x28d4>  // b.none
  404274:	cbz	x20, 40428c <ferror@plt+0x28dc>
  404278:	ldrsb	w0, [x20]
  40427c:	cmp	w0, #0x2f
  404280:	b.ne	404204 <ferror@plt+0x2854>  // b.any
  404284:	mov	w0, #0x1                   	// #1
  404288:	b	404290 <ferror@plt+0x28e0>
  40428c:	mov	w0, #0x0                   	// #0
  404290:	ldp	x19, x20, [sp, #16]
  404294:	ldp	x21, x22, [sp, #32]
  404298:	ldp	x23, x24, [sp, #48]
  40429c:	ldp	x29, x30, [sp], #80
  4042a0:	ret
  4042a4:	mov	w0, #0x0                   	// #0
  4042a8:	ret
  4042ac:	stp	x29, x30, [sp, #-64]!
  4042b0:	mov	x29, sp
  4042b4:	stp	x19, x20, [sp, #16]
  4042b8:	mov	x19, x0
  4042bc:	orr	x0, x0, x1
  4042c0:	cbz	x0, 404344 <ferror@plt+0x2994>
  4042c4:	stp	x21, x22, [sp, #32]
  4042c8:	mov	x21, x1
  4042cc:	mov	x22, x2
  4042d0:	cbz	x19, 404358 <ferror@plt+0x29a8>
  4042d4:	cbz	x1, 404370 <ferror@plt+0x29c0>
  4042d8:	stp	x23, x24, [sp, #48]
  4042dc:	mov	x0, x19
  4042e0:	bl	401610 <strlen@plt>
  4042e4:	mov	x23, x0
  4042e8:	mvn	x0, x0
  4042ec:	mov	x20, #0x0                   	// #0
  4042f0:	cmp	x0, x22
  4042f4:	b.cc	404384 <ferror@plt+0x29d4>  // b.lo, b.ul, b.last
  4042f8:	add	x24, x23, x22
  4042fc:	add	x0, x24, #0x1
  404300:	bl	401700 <malloc@plt>
  404304:	mov	x20, x0
  404308:	cbz	x0, 404390 <ferror@plt+0x29e0>
  40430c:	mov	x2, x23
  404310:	mov	x1, x19
  404314:	bl	4015e0 <memcpy@plt>
  404318:	mov	x2, x22
  40431c:	mov	x1, x21
  404320:	add	x0, x20, x23
  404324:	bl	4015e0 <memcpy@plt>
  404328:	strb	wzr, [x20, x24]
  40432c:	ldp	x21, x22, [sp, #32]
  404330:	ldp	x23, x24, [sp, #48]
  404334:	mov	x0, x20
  404338:	ldp	x19, x20, [sp, #16]
  40433c:	ldp	x29, x30, [sp], #64
  404340:	ret
  404344:	adrp	x0, 404000 <ferror@plt+0x2650>
  404348:	add	x0, x0, #0x808
  40434c:	bl	4017b0 <strdup@plt>
  404350:	mov	x20, x0
  404354:	b	404334 <ferror@plt+0x2984>
  404358:	mov	x1, x2
  40435c:	mov	x0, x21
  404360:	bl	4018c0 <strndup@plt>
  404364:	mov	x20, x0
  404368:	ldp	x21, x22, [sp, #32]
  40436c:	b	404334 <ferror@plt+0x2984>
  404370:	mov	x0, x19
  404374:	bl	4017b0 <strdup@plt>
  404378:	mov	x20, x0
  40437c:	ldp	x21, x22, [sp, #32]
  404380:	b	404334 <ferror@plt+0x2984>
  404384:	ldp	x21, x22, [sp, #32]
  404388:	ldp	x23, x24, [sp, #48]
  40438c:	b	404334 <ferror@plt+0x2984>
  404390:	ldp	x21, x22, [sp, #32]
  404394:	ldp	x23, x24, [sp, #48]
  404398:	b	404334 <ferror@plt+0x2984>
  40439c:	stp	x29, x30, [sp, #-32]!
  4043a0:	mov	x29, sp
  4043a4:	stp	x19, x20, [sp, #16]
  4043a8:	mov	x20, x0
  4043ac:	mov	x19, x1
  4043b0:	mov	x2, #0x0                   	// #0
  4043b4:	cbz	x1, 4043c4 <ferror@plt+0x2a14>
  4043b8:	mov	x0, x1
  4043bc:	bl	401610 <strlen@plt>
  4043c0:	mov	x2, x0
  4043c4:	mov	x1, x19
  4043c8:	mov	x0, x20
  4043cc:	bl	4042ac <ferror@plt+0x28fc>
  4043d0:	ldp	x19, x20, [sp, #16]
  4043d4:	ldp	x29, x30, [sp], #32
  4043d8:	ret
  4043dc:	stp	x29, x30, [sp, #-288]!
  4043e0:	mov	x29, sp
  4043e4:	str	x19, [sp, #16]
  4043e8:	mov	x19, x0
  4043ec:	str	x2, [sp, #240]
  4043f0:	str	x3, [sp, #248]
  4043f4:	str	x4, [sp, #256]
  4043f8:	str	x5, [sp, #264]
  4043fc:	str	x6, [sp, #272]
  404400:	str	x7, [sp, #280]
  404404:	str	q0, [sp, #112]
  404408:	str	q1, [sp, #128]
  40440c:	str	q2, [sp, #144]
  404410:	str	q3, [sp, #160]
  404414:	str	q4, [sp, #176]
  404418:	str	q5, [sp, #192]
  40441c:	str	q6, [sp, #208]
  404420:	str	q7, [sp, #224]
  404424:	add	x0, sp, #0x120
  404428:	str	x0, [sp, #80]
  40442c:	str	x0, [sp, #88]
  404430:	add	x0, sp, #0xf0
  404434:	str	x0, [sp, #96]
  404438:	mov	w0, #0xffffffd0            	// #-48
  40443c:	str	w0, [sp, #104]
  404440:	mov	w0, #0xffffff80            	// #-128
  404444:	str	w0, [sp, #108]
  404448:	ldp	x2, x3, [sp, #80]
  40444c:	stp	x2, x3, [sp, #32]
  404450:	ldp	x2, x3, [sp, #96]
  404454:	stp	x2, x3, [sp, #48]
  404458:	add	x2, sp, #0x20
  40445c:	add	x0, sp, #0x48
  404460:	bl	4018b0 <vasprintf@plt>
  404464:	tbnz	w0, #31, 404494 <ferror@plt+0x2ae4>
  404468:	sxtw	x2, w0
  40446c:	ldr	x1, [sp, #72]
  404470:	mov	x0, x19
  404474:	bl	4042ac <ferror@plt+0x28fc>
  404478:	mov	x19, x0
  40447c:	ldr	x0, [sp, #72]
  404480:	bl	401890 <free@plt>
  404484:	mov	x0, x19
  404488:	ldr	x19, [sp, #16]
  40448c:	ldp	x29, x30, [sp], #288
  404490:	ret
  404494:	mov	x19, #0x0                   	// #0
  404498:	b	404484 <ferror@plt+0x2ad4>
  40449c:	stp	x29, x30, [sp, #-80]!
  4044a0:	mov	x29, sp
  4044a4:	stp	x19, x20, [sp, #16]
  4044a8:	stp	x21, x22, [sp, #32]
  4044ac:	mov	x19, x0
  4044b0:	ldr	x21, [x0]
  4044b4:	ldrsb	w0, [x21]
  4044b8:	cbz	w0, 4045ec <ferror@plt+0x2c3c>
  4044bc:	stp	x23, x24, [sp, #48]
  4044c0:	mov	x24, x1
  4044c4:	mov	x22, x2
  4044c8:	mov	w23, w3
  4044cc:	mov	x1, x2
  4044d0:	mov	x0, x21
  4044d4:	bl	4018d0 <strspn@plt>
  4044d8:	add	x20, x21, x0
  4044dc:	ldrsb	w21, [x21, x0]
  4044e0:	cbz	w21, 404558 <ferror@plt+0x2ba8>
  4044e4:	cbz	w23, 4045bc <ferror@plt+0x2c0c>
  4044e8:	mov	w1, w21
  4044ec:	adrp	x0, 405000 <ferror@plt+0x3650>
  4044f0:	add	x0, x0, #0x30
  4044f4:	bl	4018e0 <strchr@plt>
  4044f8:	cbz	x0, 404578 <ferror@plt+0x2bc8>
  4044fc:	strb	w21, [sp, #72]
  404500:	strb	wzr, [sp, #73]
  404504:	add	x23, x20, #0x1
  404508:	add	x1, sp, #0x48
  40450c:	mov	x0, x23
  404510:	bl	4029e8 <ferror@plt+0x1038>
  404514:	str	x0, [x24]
  404518:	add	x1, x20, x0
  40451c:	ldrsb	w1, [x1, #1]
  404520:	cmp	w1, #0x0
  404524:	ccmp	w21, w1, #0x0, ne  // ne = any
  404528:	b.ne	404568 <ferror@plt+0x2bb8>  // b.any
  40452c:	add	x0, x0, #0x2
  404530:	add	x21, x20, x0
  404534:	ldrsb	w1, [x20, x0]
  404538:	cbz	w1, 404548 <ferror@plt+0x2b98>
  40453c:	mov	x0, x22
  404540:	bl	4018e0 <strchr@plt>
  404544:	cbz	x0, 404568 <ferror@plt+0x2bb8>
  404548:	str	x21, [x19]
  40454c:	mov	x20, x23
  404550:	ldp	x23, x24, [sp, #48]
  404554:	b	4045d8 <ferror@plt+0x2c28>
  404558:	str	x20, [x19]
  40455c:	mov	x20, #0x0                   	// #0
  404560:	ldp	x23, x24, [sp, #48]
  404564:	b	4045d8 <ferror@plt+0x2c28>
  404568:	str	x20, [x19]
  40456c:	mov	x20, #0x0                   	// #0
  404570:	ldp	x23, x24, [sp, #48]
  404574:	b	4045d8 <ferror@plt+0x2c28>
  404578:	mov	x1, x22
  40457c:	mov	x0, x20
  404580:	bl	4029e8 <ferror@plt+0x1038>
  404584:	str	x0, [x24]
  404588:	add	x21, x20, x0
  40458c:	ldrsb	w1, [x20, x0]
  404590:	cbz	w1, 4045a0 <ferror@plt+0x2bf0>
  404594:	mov	x0, x22
  404598:	bl	4018e0 <strchr@plt>
  40459c:	cbz	x0, 4045ac <ferror@plt+0x2bfc>
  4045a0:	str	x21, [x19]
  4045a4:	ldp	x23, x24, [sp, #48]
  4045a8:	b	4045d8 <ferror@plt+0x2c28>
  4045ac:	str	x20, [x19]
  4045b0:	mov	x20, x0
  4045b4:	ldp	x23, x24, [sp, #48]
  4045b8:	b	4045d8 <ferror@plt+0x2c28>
  4045bc:	mov	x1, x22
  4045c0:	mov	x0, x20
  4045c4:	bl	401930 <strcspn@plt>
  4045c8:	str	x0, [x24]
  4045cc:	add	x0, x20, x0
  4045d0:	str	x0, [x19]
  4045d4:	ldp	x23, x24, [sp, #48]
  4045d8:	mov	x0, x20
  4045dc:	ldp	x19, x20, [sp, #16]
  4045e0:	ldp	x21, x22, [sp, #32]
  4045e4:	ldp	x29, x30, [sp], #80
  4045e8:	ret
  4045ec:	mov	x20, #0x0                   	// #0
  4045f0:	b	4045d8 <ferror@plt+0x2c28>
  4045f4:	stp	x29, x30, [sp, #-32]!
  4045f8:	mov	x29, sp
  4045fc:	str	x19, [sp, #16]
  404600:	mov	x19, x0
  404604:	mov	x0, x19
  404608:	bl	401770 <fgetc@plt>
  40460c:	cmn	w0, #0x1
  404610:	b.eq	404624 <ferror@plt+0x2c74>  // b.none
  404614:	cmp	w0, #0xa
  404618:	b.ne	404604 <ferror@plt+0x2c54>  // b.any
  40461c:	mov	w0, #0x0                   	// #0
  404620:	b	404628 <ferror@plt+0x2c78>
  404624:	mov	w0, #0x1                   	// #1
  404628:	ldr	x19, [sp, #16]
  40462c:	ldp	x29, x30, [sp], #32
  404630:	ret
  404634:	nop
  404638:	stp	x29, x30, [sp, #-64]!
  40463c:	mov	x29, sp
  404640:	stp	x19, x20, [sp, #16]
  404644:	adrp	x20, 415000 <ferror@plt+0x13650>
  404648:	add	x20, x20, #0xde0
  40464c:	stp	x21, x22, [sp, #32]
  404650:	adrp	x21, 415000 <ferror@plt+0x13650>
  404654:	add	x21, x21, #0xdd8
  404658:	sub	x20, x20, x21
  40465c:	mov	w22, w0
  404660:	stp	x23, x24, [sp, #48]
  404664:	mov	x23, x1
  404668:	mov	x24, x2
  40466c:	bl	4015a8 <memcpy@plt-0x38>
  404670:	cmp	xzr, x20, asr #3
  404674:	b.eq	4046a0 <ferror@plt+0x2cf0>  // b.none
  404678:	asr	x20, x20, #3
  40467c:	mov	x19, #0x0                   	// #0
  404680:	ldr	x3, [x21, x19, lsl #3]
  404684:	mov	x2, x24
  404688:	add	x19, x19, #0x1
  40468c:	mov	x1, x23
  404690:	mov	w0, w22
  404694:	blr	x3
  404698:	cmp	x20, x19
  40469c:	b.ne	404680 <ferror@plt+0x2cd0>  // b.any
  4046a0:	ldp	x19, x20, [sp, #16]
  4046a4:	ldp	x21, x22, [sp, #32]
  4046a8:	ldp	x23, x24, [sp, #48]
  4046ac:	ldp	x29, x30, [sp], #64
  4046b0:	ret
  4046b4:	nop
  4046b8:	ret
  4046bc:	nop
  4046c0:	adrp	x2, 416000 <ferror@plt+0x14650>
  4046c4:	mov	x1, #0x0                   	// #0
  4046c8:	ldr	x2, [x2, #504]
  4046cc:	b	401670 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004046d0 <.fini>:
  4046d0:	stp	x29, x30, [sp, #-16]!
  4046d4:	mov	x29, sp
  4046d8:	ldp	x29, x30, [sp], #16
  4046dc:	ret
