# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition
# File: /u/home/stud/flxbrggr/dev/HDS/RISCV/riscv.csv
# Generated on: Tue Jul  5 14:48:17 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
clk,Input,PIN_R20,5B,B5B_N0,PIN_M10,,,,,,,,,,,,,,
hex_disp0[6],Output,PIN_Y18,4A,B4A_N0,PIN_U22,,,,,,,,,,,,,,
hex_disp0[5],Output,PIN_Y19,4A,B4A_N0,PIN_U24,,,,,,,,,,,,,,
hex_disp0[4],Output,PIN_Y20,4A,B4A_N0,PIN_V25,,,,,,,,,,,,,,
hex_disp0[3],Output,PIN_W18,4A,B4A_N0,PIN_G24,,,,,,,,,,,,,,
hex_disp0[2],Output,PIN_V17,4A,B4A_N0,PIN_AE25,,,,,,,,,,,,,,
hex_disp0[1],Output,PIN_V18,4A,B4A_N0,PIN_A16,,,,,,,,,,,,,,
hex_disp0[0],Output,PIN_V19,4A,B4A_N0,PIN_H17,,,,,,,,,,,,,,
hex_disp1[6],Output,PIN_AF24,4A,B4A_N0,PIN_T13,,,,,,,,,,,,,,
hex_disp1[5],Output,PIN_AC19,4A,B4A_N0,PIN_C19,,,,,,,,,,,,,,
hex_disp1[4],Output,PIN_AE25,4A,B4A_N0,PIN_C25,,,,,,,,,,,,,,
hex_disp1[3],Output,PIN_AE26,4A,B4A_N0,PIN_V17,,,,,,,,,,,,,,
hex_disp1[2],Output,PIN_AB19,4A,B4A_N0,PIN_K24,,,,,,,,,,,,,,
hex_disp1[1],Output,PIN_AD26,4A,B4A_N0,PIN_AE8,,,,,,,,,,,,,,
hex_disp1[0],Output,PIN_AA18,4A,B4A_N0,PIN_AF21,,,,,,,,,,,,,,
hex_disp2[6],Output,PIN_W20,5A,B5A_N0,PIN_AA7,,,,,,,,,,,,,,
hex_disp2[5],Output,PIN_W21,5A,B5A_N0,PIN_A5,,,,,,,,,,,,,,
hex_disp2[4],Output,PIN_V20,5A,B5A_N0,PIN_L7,,,,,,,,,,,,,,
hex_disp2[3],Output,PIN_V22,5A,B5A_N0,PIN_AA21,,,,,,,,,,,,,,
hex_disp2[2],Output,PIN_U20,5A,B5A_N0,PIN_AE23,,,,,,,,,,,,,,
hex_disp2[1],Output,PIN_AD6,3A,B3A_N0,PIN_B10,,,,,,,,,,,,,,
hex_disp2[0],Output,PIN_AD7,3A,B3A_N0,PIN_H19,,,,,,,,,,,,,,
hex_disp3[6],Output,PIN_AC22,5A,B5A_N0,PIN_H24,,,,,,,,,,,,,,
hex_disp3[5],Output,PIN_AC23,5A,B5A_N0,PIN_W25,,,,,,,,,,,,,,
hex_disp3[4],Output,PIN_AC24,5A,B5A_N0,PIN_P8,,,,,,,,,,,,,,
hex_disp3[3],Output,PIN_AA22,5A,B5A_N0,PIN_E11,,,,,,,,,,,,,,
hex_disp3[2],Output,PIN_AA23,5A,B5A_N0,PIN_G7,,,,,,,,,,,,,,
hex_disp3[1],Output,PIN_Y23,5A,B5A_N0,PIN_AF16,,,,,,,,,,,,,,
hex_disp3[0],Output,PIN_Y24,5A,B5A_N0,PIN_G22,,,,,,,,,,,,,,
res_n,Input,PIN_AB24,5A,B5A_N0,PIN_H15,,,,,,,,,,,,,,
