// Seed: 1586339771
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  integer id_3;
  wire id_4;
  integer id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri id_4
);
  always @(posedge id_4 or id_1) $display(id_4, (1));
  wire id_6;
endmodule
module module_0 (
    output tri id_0,
    input uwire id_1,
    output tri0 module_3,
    output supply1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wand id_6,
    output uwire id_7
);
  wire id_9;
  xor primCall (id_7, id_4, id_5, id_1, id_9, id_6);
  module_2 modCall_1 (
      id_1,
      id_6,
      id_7,
      id_0,
      id_4
  );
endmodule
