97c1c4ccda76 ("clk: renesas: rzg2l: Add struct clk_hw_data")
bf51d3b2d048 ("clk: renesas: rzg2l: Trust value returned by hardware")
549f4ae2601f ("clk: renesas: rzg2l: Wait for status bit of SD mux before continuing")
46bb3e15e8c7 ("clk: renesas: rzg2l: Add DSI divider clk support")
6cc859cae9aa ("clk: renesas: rzg2l: Add PLL5_4 clk mux support")
1561380ee72f ("clk: renesas: rzg2l: Add FOUTPOSTDIV clk support")
86e122c07549 ("clk: renesas: rzg2l: Add CPG_PL1_DDIV macro")
eaff33646f4c ("clk: renesas: rzg2l: Add SDHI clk mux support")
f294a0ea9d12 ("clk: renesas: r9a07g044: Add clock and reset entries for SPI Multi I/O Bus Controller")
70a4af3662e0 ("clk: renesas: r9a07g044: Add ethernet clock sources")
7c5a2561737d ("clk: renesas: rzg2l: Add support to handle MUX clocks")
