Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 661f593270664d72ac16119d9a408109 --debug typical --relax --mt 8 -d RMODE10=1 -d SINGLE=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_CORDIC_Arch2_behav xil_defaultlib.testbench_CORDIC_Arch2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.counter_d(W=4)
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Simple_Subt(W=8,N=4)
Compiling module xil_defaultlib.LUT_ROM_32bits(W=32,N=4)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Mux_3x1_b(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.CORDIC_Arch2(W=32,EW=8,SW=23,SWR...
Compiling module xil_defaultlib.testbench_CORDIC_Arch2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_CORDIC_Arch2_behav
