/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [6:0] _03_;
  reg [3:0] _04_;
  reg [9:0] _05_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [7:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_50z;
  wire [8:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_81z;
  wire celloutsig_0_85z;
  wire [15:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_9z[6] ? celloutsig_0_10z[0] : celloutsig_0_0z[1];
  assign celloutsig_1_12z = celloutsig_1_11z ? celloutsig_1_2z[5] : in_data[138];
  assign celloutsig_0_1z = celloutsig_0_0z[3] ? in_data[23] : in_data[19];
  assign celloutsig_0_33z = ~((celloutsig_0_25z[1] | celloutsig_0_4z) & (celloutsig_0_3z | celloutsig_0_8z[8]));
  assign celloutsig_0_15z = ~((in_data[56] | celloutsig_0_8z[13]) & (celloutsig_0_6z | _01_));
  assign celloutsig_0_27z = ~((celloutsig_0_5z | celloutsig_0_15z) & (celloutsig_0_26z | celloutsig_0_14z));
  assign celloutsig_0_6z = celloutsig_0_0z[1] | ~(celloutsig_0_0z[1]);
  assign celloutsig_1_4z = in_data[153] | ~(celloutsig_1_0z[5]);
  assign celloutsig_1_11z = celloutsig_1_9z | ~(celloutsig_1_6z[6]);
  assign celloutsig_0_19z = celloutsig_0_4z | ~(celloutsig_0_16z);
  assign celloutsig_1_15z = ~(celloutsig_1_13z ^ celloutsig_1_5z);
  assign celloutsig_0_22z = ~(celloutsig_0_1z ^ celloutsig_0_15z);
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 4'h0;
    else _04_ <= in_data[20:17];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 10'h000;
    else _05_ <= { celloutsig_0_7z[3:0], celloutsig_0_54z, celloutsig_0_3z, celloutsig_0_0z };
  reg [10:0] _20_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 11'h000;
    else _20_ <= { celloutsig_0_6z, celloutsig_0_50z };
  assign out_data[42:32] = _20_;
  reg [2:0] _21_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 3'h0;
    else _21_ <= { celloutsig_0_7z[3:2], celloutsig_0_5z };
  assign { _02_[2:1], _01_ } = _21_;
  reg [6:0] _22_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 7'h00;
    else _22_ <= { celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_19z, _02_[2:1], _01_ };
  assign { _03_[6:1], _00_ } = _22_;
  assign celloutsig_0_50z = celloutsig_0_36z[10:1] / { 1'h1, celloutsig_0_8z[8:0] };
  assign celloutsig_0_52z = { celloutsig_0_20z, celloutsig_0_44z } / { 1'h1, celloutsig_0_40z[4:0], celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_5z };
  assign celloutsig_0_8z = { in_data[46:41], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z } / { 1'h1, in_data[13:2], celloutsig_0_5z, celloutsig_0_6z, in_data[0] };
  assign celloutsig_1_0z = in_data[188:181] / { 1'h1, in_data[123:117] };
  assign celloutsig_0_24z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_22z } / { 1'h1, celloutsig_0_13z[11:10] };
  assign celloutsig_0_85z = { _05_[4:1], celloutsig_0_81z, celloutsig_0_4z } < { _05_[7:1], celloutsig_0_4z };
  assign celloutsig_1_3z = in_data[184:179] < { celloutsig_1_0z[5:2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = in_data[121:119] < { celloutsig_1_0z[7], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_20z = { celloutsig_0_13z[11:4], celloutsig_0_0z } < { celloutsig_0_9z[5:0], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_43z = celloutsig_0_40z[2] & ~(celloutsig_0_19z);
  assign celloutsig_1_1z = celloutsig_1_0z[5] & ~(celloutsig_1_0z[1]);
  assign celloutsig_0_16z = celloutsig_0_10z[2] & ~(celloutsig_0_0z[3]);
  assign celloutsig_1_2z = { in_data[125:121], celloutsig_1_1z } % { 1'h1, in_data[161:157] };
  assign celloutsig_0_81z = celloutsig_0_43z ? { celloutsig_0_0z[1:0], celloutsig_0_16z } : _04_[2:0];
  assign celloutsig_0_13z[13:4] = in_data[65] ? in_data[53:44] : { in_data[22:19], _02_[2:1], _01_, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_44z = ~ { celloutsig_0_36z[6], celloutsig_0_1z, celloutsig_0_18z };
  assign celloutsig_1_6z = ~ { in_data[159:156], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_18z = ~ { celloutsig_1_6z[17:16], celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_1z };
  assign celloutsig_0_14z = & celloutsig_0_8z[4:2];
  assign celloutsig_0_30z = celloutsig_0_9z[2] & celloutsig_0_9z[6];
  assign celloutsig_0_32z = ~^ { celloutsig_0_10z[1], _02_[2:1], _01_ };
  assign celloutsig_0_4z = ~^ { in_data[15:7], celloutsig_0_2z };
  assign celloutsig_0_54z = ~^ { celloutsig_0_9z[8:0], celloutsig_0_4z, celloutsig_0_52z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_5z = ^ { celloutsig_1_0z[3:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_9z = ^ { celloutsig_1_2z[3:0], celloutsig_1_0z };
  assign celloutsig_0_26z = ^ { celloutsig_0_21z[3:0], celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_36z = { _03_[4:1], celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z } >> { _03_[6:1], _00_, celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_0z } >> { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[87:84] << in_data[64:61];
  assign celloutsig_0_9z = { celloutsig_0_8z[9:6], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z } << in_data[71:60];
  assign celloutsig_0_10z = in_data[30:27] << { celloutsig_0_0z[2:0], celloutsig_0_1z };
  assign celloutsig_0_40z = { celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_6z } <<< { celloutsig_0_8z[10], celloutsig_0_24z, celloutsig_0_33z, celloutsig_0_30z };
  assign celloutsig_0_18z = { celloutsig_0_8z[8:4], celloutsig_0_3z } <<< in_data[31:26];
  assign celloutsig_0_21z = celloutsig_0_8z[12:6] <<< { celloutsig_0_0z[1:0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_18z[1:0], celloutsig_0_17z, celloutsig_0_14z } <<< celloutsig_0_13z[11:8];
  assign celloutsig_0_3z = ~((celloutsig_0_0z[0] & in_data[44]) | (celloutsig_0_1z & in_data[2]));
  assign celloutsig_1_10z = ~((celloutsig_1_9z & celloutsig_1_5z) | (celloutsig_1_7z & celloutsig_1_5z));
  assign celloutsig_1_13z = ~((celloutsig_1_12z & celloutsig_1_12z) | (celloutsig_1_10z & celloutsig_1_9z));
  assign celloutsig_1_19z = ~((celloutsig_1_15z & celloutsig_1_15z) | (celloutsig_1_15z & celloutsig_1_3z));
  assign celloutsig_0_12z = ~((celloutsig_0_7z[3] & celloutsig_0_6z) | (_02_[1] & _02_[1]));
  assign celloutsig_0_17z = ~((celloutsig_0_15z & celloutsig_0_6z) | (celloutsig_0_7z[1] & celloutsig_0_16z));
  assign celloutsig_0_2z = ~((in_data[27] & in_data[4]) | (celloutsig_0_0z[2] & celloutsig_0_0z[2]));
  assign celloutsig_0_23z = ~((celloutsig_0_0z[2] & celloutsig_0_3z) | (celloutsig_0_17z & celloutsig_0_21z[5]));
  assign { _02_[6:3], _02_[0] } = { celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_19z, _01_ };
  assign _03_[0] = _00_;
  assign celloutsig_0_13z[3:0] = celloutsig_0_0z;
  assign { out_data[132:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z };
endmodule
