Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  7 03:13:43 2025
| Host         : DESKTOP-2GF0LO4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: taskP/clk6p25m_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: taskQ/scr/screen_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: taskR/clk_6p25MHz_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[9]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: taskS/clk6p25m_inst/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.435     -144.602                     17                  649        0.052        0.000                      0                  649        4.500        0.000                       0                   325  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.435     -144.602                     17                  649        0.052        0.000                      0                  649        4.500        0.000                       0                   325  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -9.435ns,  Total Violation     -144.602ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.435ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/circle_centre_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.169ns  (logic 7.452ns (38.875%)  route 11.717ns (61.125%))
  Logic Levels:           28  (CARRY4=11 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.567     5.088    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  taskS/task_s_inst/circle_centre_y_reg[1]/Q
                         net (fo=6, routed)           0.803     6.409    taskS/task_s_inst/circle_centre_y[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.533 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.533    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.173 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.954     8.127    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X53Y44         LUT4 (Prop_lut4_I2_O)        0.306     8.433 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.228     8.661    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.785 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.502     9.287    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.411 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.629    10.039    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.163 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.702    10.865    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.124    10.989 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.310    11.299    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.423    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[2]
                         net (fo=3, routed)           0.818    12.821    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_5
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.302    13.123 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.123    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.673    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.895 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.591    14.486    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.299    14.785 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.785    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.335    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.492 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.867    16.359    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.329    16.688 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.688    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.064 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          0.727    17.791    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124    17.915 r  taskS/task_s_inst/check_collision_inst/i__carry_i_9__0/O
                         net (fo=4, routed)           0.767    18.682    taskS/task_s_inst/check_collision_inst/i__carry_i_9__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.806 r  taskS/task_s_inst/check_collision_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.326    19.131    taskS/task_s_inst/check_collision_inst/i__carry_i_1__1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.516 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.516    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.630 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.172    20.803    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.927 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.571    21.498    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.622 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.622    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.020 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.020    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.752    22.886    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.124    23.010 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.171    23.181    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.305 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.291    23.596    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.720 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.537    24.258    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X45Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.448    14.789    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X45Y45         FDCE (Setup_fdce_C_CE)      -0.205    14.823    taskS/task_s_inst/circle_centre_x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -24.258    
  -------------------------------------------------------------------
                         slack                                 -9.435    

Slack (VIOLATED) :        -9.435ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/circle_centre_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.169ns  (logic 7.452ns (38.875%)  route 11.717ns (61.125%))
  Logic Levels:           28  (CARRY4=11 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.567     5.088    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  taskS/task_s_inst/circle_centre_y_reg[1]/Q
                         net (fo=6, routed)           0.803     6.409    taskS/task_s_inst/circle_centre_y[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.533 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.533    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.173 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.954     8.127    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X53Y44         LUT4 (Prop_lut4_I2_O)        0.306     8.433 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.228     8.661    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.785 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.502     9.287    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.411 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.629    10.039    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.163 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.702    10.865    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.124    10.989 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.310    11.299    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.423    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[2]
                         net (fo=3, routed)           0.818    12.821    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_5
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.302    13.123 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.123    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.673    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.895 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.591    14.486    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.299    14.785 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.785    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.335    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.492 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.867    16.359    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.329    16.688 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.688    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.064 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          0.727    17.791    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124    17.915 r  taskS/task_s_inst/check_collision_inst/i__carry_i_9__0/O
                         net (fo=4, routed)           0.767    18.682    taskS/task_s_inst/check_collision_inst/i__carry_i_9__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.806 r  taskS/task_s_inst/check_collision_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.326    19.131    taskS/task_s_inst/check_collision_inst/i__carry_i_1__1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.516 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.516    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.630 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.172    20.803    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.927 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.571    21.498    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.622 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.622    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.020 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.020    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.752    22.886    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.124    23.010 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.171    23.181    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.305 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.291    23.596    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.720 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.537    24.258    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X45Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.448    14.789    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X45Y45         FDCE (Setup_fdce_C_CE)      -0.205    14.823    taskS/task_s_inst/circle_centre_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -24.258    
  -------------------------------------------------------------------
                         slack                                 -9.435    

Slack (VIOLATED) :        -9.435ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/circle_centre_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.169ns  (logic 7.452ns (38.875%)  route 11.717ns (61.125%))
  Logic Levels:           28  (CARRY4=11 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.567     5.088    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  taskS/task_s_inst/circle_centre_y_reg[1]/Q
                         net (fo=6, routed)           0.803     6.409    taskS/task_s_inst/circle_centre_y[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.533 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.533    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.173 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.954     8.127    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X53Y44         LUT4 (Prop_lut4_I2_O)        0.306     8.433 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.228     8.661    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.785 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.502     9.287    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.411 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.629    10.039    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.163 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.702    10.865    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.124    10.989 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.310    11.299    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.423    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[2]
                         net (fo=3, routed)           0.818    12.821    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_5
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.302    13.123 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.123    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.673    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.895 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.591    14.486    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.299    14.785 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.785    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.335    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.492 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.867    16.359    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.329    16.688 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.688    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.064 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          0.727    17.791    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124    17.915 r  taskS/task_s_inst/check_collision_inst/i__carry_i_9__0/O
                         net (fo=4, routed)           0.767    18.682    taskS/task_s_inst/check_collision_inst/i__carry_i_9__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.806 r  taskS/task_s_inst/check_collision_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.326    19.131    taskS/task_s_inst/check_collision_inst/i__carry_i_1__1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.516 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.516    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.630 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.172    20.803    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.927 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.571    21.498    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.622 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.622    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.020 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.020    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.752    22.886    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.124    23.010 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.171    23.181    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.305 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.291    23.596    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.720 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.537    24.258    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X45Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.448    14.789    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X45Y45         FDCE (Setup_fdce_C_CE)      -0.205    14.823    taskS/task_s_inst/circle_centre_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -24.258    
  -------------------------------------------------------------------
                         slack                                 -9.435    

Slack (VIOLATED) :        -9.431ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/circle_centre_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 7.452ns (38.881%)  route 11.714ns (61.119%))
  Logic Levels:           28  (CARRY4=11 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.567     5.088    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  taskS/task_s_inst/circle_centre_y_reg[1]/Q
                         net (fo=6, routed)           0.803     6.409    taskS/task_s_inst/circle_centre_y[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.533 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.533    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.173 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.954     8.127    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X53Y44         LUT4 (Prop_lut4_I2_O)        0.306     8.433 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.228     8.661    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.785 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.502     9.287    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.411 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.629    10.039    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.163 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.702    10.865    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.124    10.989 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.310    11.299    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.423    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[2]
                         net (fo=3, routed)           0.818    12.821    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_5
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.302    13.123 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.123    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.673    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.895 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.591    14.486    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.299    14.785 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.785    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.335    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.492 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.867    16.359    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.329    16.688 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.688    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.064 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          0.727    17.791    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124    17.915 r  taskS/task_s_inst/check_collision_inst/i__carry_i_9__0/O
                         net (fo=4, routed)           0.767    18.682    taskS/task_s_inst/check_collision_inst/i__carry_i_9__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.806 r  taskS/task_s_inst/check_collision_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.326    19.131    taskS/task_s_inst/check_collision_inst/i__carry_i_1__1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.516 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.516    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.630 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.172    20.803    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.927 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.571    21.498    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.622 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.622    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.020 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.020    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.752    22.886    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.124    23.010 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.171    23.181    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.305 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.291    23.596    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.720 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.534    24.254    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X45Y46         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.448    14.789    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y46         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[4]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X45Y46         FDPE (Setup_fdpe_C_CE)      -0.205    14.823    taskS/task_s_inst/circle_centre_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -24.254    
  -------------------------------------------------------------------
                         slack                                 -9.431    

Slack (VIOLATED) :        -9.431ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/circle_centre_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 7.452ns (38.881%)  route 11.714ns (61.119%))
  Logic Levels:           28  (CARRY4=11 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.567     5.088    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  taskS/task_s_inst/circle_centre_y_reg[1]/Q
                         net (fo=6, routed)           0.803     6.409    taskS/task_s_inst/circle_centre_y[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.533 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.533    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.173 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.954     8.127    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X53Y44         LUT4 (Prop_lut4_I2_O)        0.306     8.433 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.228     8.661    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.785 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.502     9.287    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.411 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.629    10.039    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.163 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.702    10.865    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.124    10.989 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.310    11.299    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.423    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[2]
                         net (fo=3, routed)           0.818    12.821    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_5
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.302    13.123 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.123    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.673    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.895 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.591    14.486    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.299    14.785 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.785    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.335    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.492 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.867    16.359    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.329    16.688 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.688    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.064 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          0.727    17.791    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124    17.915 r  taskS/task_s_inst/check_collision_inst/i__carry_i_9__0/O
                         net (fo=4, routed)           0.767    18.682    taskS/task_s_inst/check_collision_inst/i__carry_i_9__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.806 r  taskS/task_s_inst/check_collision_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.326    19.131    taskS/task_s_inst/check_collision_inst/i__carry_i_1__1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.516 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.516    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.630 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.172    20.803    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.927 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.571    21.498    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.622 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.622    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.020 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.020    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.752    22.886    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.124    23.010 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.171    23.181    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.305 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.291    23.596    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.720 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.534    24.254    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X45Y46         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.448    14.789    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y46         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[5]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X45Y46         FDPE (Setup_fdpe_C_CE)      -0.205    14.823    taskS/task_s_inst/circle_centre_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -24.254    
  -------------------------------------------------------------------
                         slack                                 -9.431    

Slack (VIOLATED) :        -9.431ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/circle_centre_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 7.452ns (38.881%)  route 11.714ns (61.119%))
  Logic Levels:           28  (CARRY4=11 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.567     5.088    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  taskS/task_s_inst/circle_centre_y_reg[1]/Q
                         net (fo=6, routed)           0.803     6.409    taskS/task_s_inst/circle_centre_y[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.533 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.533    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.173 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.954     8.127    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X53Y44         LUT4 (Prop_lut4_I2_O)        0.306     8.433 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.228     8.661    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.785 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.502     9.287    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.411 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.629    10.039    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.163 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.702    10.865    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.124    10.989 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.310    11.299    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.423    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[2]
                         net (fo=3, routed)           0.818    12.821    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_5
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.302    13.123 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.123    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.673    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.895 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.591    14.486    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.299    14.785 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.785    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.335    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.492 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.867    16.359    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.329    16.688 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.688    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.064 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          0.727    17.791    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124    17.915 r  taskS/task_s_inst/check_collision_inst/i__carry_i_9__0/O
                         net (fo=4, routed)           0.767    18.682    taskS/task_s_inst/check_collision_inst/i__carry_i_9__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.806 r  taskS/task_s_inst/check_collision_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.326    19.131    taskS/task_s_inst/check_collision_inst/i__carry_i_1__1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.516 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.516    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.630 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.172    20.803    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.927 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.571    21.498    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.622 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.622    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.020 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.020    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.752    22.886    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.124    23.010 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.171    23.181    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.305 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.291    23.596    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.720 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.534    24.254    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X45Y46         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.448    14.789    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[6]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.205    14.823    taskS/task_s_inst/circle_centre_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -24.254    
  -------------------------------------------------------------------
                         slack                                 -9.431    

Slack (VIOLATED) :        -9.374ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/circle_centre_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 7.452ns (38.925%)  route 11.692ns (61.075%))
  Logic Levels:           28  (CARRY4=11 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.567     5.088    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  taskS/task_s_inst/circle_centre_y_reg[1]/Q
                         net (fo=6, routed)           0.803     6.409    taskS/task_s_inst/circle_centre_y[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.533 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.533    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.173 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.954     8.127    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X53Y44         LUT4 (Prop_lut4_I2_O)        0.306     8.433 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.228     8.661    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.785 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.502     9.287    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.411 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.629    10.039    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.163 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.702    10.865    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.124    10.989 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.310    11.299    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.423    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[2]
                         net (fo=3, routed)           0.818    12.821    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_5
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.302    13.123 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.123    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.673    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.895 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.591    14.486    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.299    14.785 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.785    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.335    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.492 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.867    16.359    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.329    16.688 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.688    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.064 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          0.727    17.791    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124    17.915 r  taskS/task_s_inst/check_collision_inst/i__carry_i_9__0/O
                         net (fo=4, routed)           0.767    18.682    taskS/task_s_inst/check_collision_inst/i__carry_i_9__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.806 r  taskS/task_s_inst/check_collision_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.326    19.131    taskS/task_s_inst/check_collision_inst/i__carry_i_1__1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.516 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.516    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.630 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.172    20.803    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.927 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.571    21.498    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.622 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.622    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.020 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.020    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.752    22.886    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.124    23.010 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.171    23.181    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.305 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.291    23.596    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.720 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.512    24.233    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X46Y46         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.448    14.789    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y46         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[4]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y46         FDCE (Setup_fdce_C_CE)      -0.169    14.859    taskS/task_s_inst/circle_centre_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -24.233    
  -------------------------------------------------------------------
                         slack                                 -9.374    

Slack (VIOLATED) :        -9.374ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/circle_centre_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 7.452ns (38.925%)  route 11.692ns (61.075%))
  Logic Levels:           28  (CARRY4=11 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.567     5.088    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  taskS/task_s_inst/circle_centre_y_reg[1]/Q
                         net (fo=6, routed)           0.803     6.409    taskS/task_s_inst/circle_centre_y[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.533 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.533    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.173 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.954     8.127    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X53Y44         LUT4 (Prop_lut4_I2_O)        0.306     8.433 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.228     8.661    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.785 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.502     9.287    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.411 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.629    10.039    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.163 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.702    10.865    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.124    10.989 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.310    11.299    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.423    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[2]
                         net (fo=3, routed)           0.818    12.821    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_5
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.302    13.123 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.123    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.673    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.895 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.591    14.486    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.299    14.785 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.785    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.335    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.492 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.867    16.359    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.329    16.688 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.688    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.064 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          0.727    17.791    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124    17.915 r  taskS/task_s_inst/check_collision_inst/i__carry_i_9__0/O
                         net (fo=4, routed)           0.767    18.682    taskS/task_s_inst/check_collision_inst/i__carry_i_9__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.806 r  taskS/task_s_inst/check_collision_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.326    19.131    taskS/task_s_inst/check_collision_inst/i__carry_i_1__1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.516 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.516    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.630 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.172    20.803    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.927 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.571    21.498    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.622 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.622    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.020 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.020    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.752    22.886    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.124    23.010 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.171    23.181    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.305 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.291    23.596    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.720 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.512    24.233    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X46Y46         FDPE                                         r  taskS/task_s_inst/circle_centre_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.448    14.789    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y46         FDPE                                         r  taskS/task_s_inst/circle_centre_y_reg[5]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y46         FDPE (Setup_fdpe_C_CE)      -0.169    14.859    taskS/task_s_inst/circle_centre_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -24.233    
  -------------------------------------------------------------------
                         slack                                 -9.374    

Slack (VIOLATED) :        -9.374ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/circle_centre_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.144ns  (logic 7.452ns (38.925%)  route 11.692ns (61.075%))
  Logic Levels:           28  (CARRY4=11 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.567     5.088    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  taskS/task_s_inst/circle_centre_y_reg[1]/Q
                         net (fo=6, routed)           0.803     6.409    taskS/task_s_inst/circle_centre_y[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.533 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.533    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.173 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.954     8.127    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X53Y44         LUT4 (Prop_lut4_I2_O)        0.306     8.433 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.228     8.661    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.785 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.502     9.287    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.411 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.629    10.039    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.163 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.702    10.865    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.124    10.989 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.310    11.299    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.423    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[2]
                         net (fo=3, routed)           0.818    12.821    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_5
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.302    13.123 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.123    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.673    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.895 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.591    14.486    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.299    14.785 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.785    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.335    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.492 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.867    16.359    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.329    16.688 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.688    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.064 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          0.727    17.791    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124    17.915 r  taskS/task_s_inst/check_collision_inst/i__carry_i_9__0/O
                         net (fo=4, routed)           0.767    18.682    taskS/task_s_inst/check_collision_inst/i__carry_i_9__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.806 r  taskS/task_s_inst/check_collision_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.326    19.131    taskS/task_s_inst/check_collision_inst/i__carry_i_1__1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.516 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.516    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.630 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.172    20.803    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.927 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.571    21.498    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.622 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.622    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.020 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.020    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.752    22.886    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.124    23.010 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.171    23.181    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.305 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.291    23.596    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.720 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.512    24.233    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X46Y46         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.448    14.789    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y46         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[6]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y46         FDCE (Setup_fdce_C_CE)      -0.169    14.859    taskS/task_s_inst/circle_centre_y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -24.233    
  -------------------------------------------------------------------
                         slack                                 -9.374    

Slack (VIOLATED) :        -9.349ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/circle_centre_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.145ns  (logic 7.452ns (38.925%)  route 11.693ns (61.075%))
  Logic Levels:           28  (CARRY4=11 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.567     5.088    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  taskS/task_s_inst/circle_centre_y_reg[1]/Q
                         net (fo=6, routed)           0.803     6.409    taskS/task_s_inst/circle_centre_y[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.533 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.533    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.173 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.954     8.127    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X53Y44         LUT4 (Prop_lut4_I2_O)        0.306     8.433 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.228     8.661    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X53Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.785 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.502     9.287    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.411 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.629    10.039    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.163 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.702    10.865    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.124    10.989 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.310    11.299    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.423    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[2]
                         net (fo=3, routed)           0.818    12.821    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_5
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.302    13.123 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.123    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.673    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.895 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.591    14.486    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.299    14.785 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.785    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.335 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.335    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.492 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.867    16.359    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.329    16.688 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.688    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.064 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          0.727    17.791    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124    17.915 r  taskS/task_s_inst/check_collision_inst/i__carry_i_9__0/O
                         net (fo=4, routed)           0.767    18.682    taskS/task_s_inst/check_collision_inst/i__carry_i_9__0_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.806 r  taskS/task_s_inst/check_collision_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.326    19.131    taskS/task_s_inst/check_collision_inst/i__carry_i_1__1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.516 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.516    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.630 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.172    20.803    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.927 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.571    21.498    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    21.622 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.622    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.020 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.020    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.752    22.886    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.124    23.010 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.171    23.181    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.305 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.291    23.596    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.720 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.513    24.233    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.448    14.789    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X46Y45         FDCE (Setup_fdce_C_CE)      -0.169    14.884    taskS/task_s_inst/circle_centre_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -24.233    
  -------------------------------------------------------------------
                         slack                                 -9.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 taskQ/bL/db_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/left_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.663%)  route 0.221ns (54.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.550     1.433    taskQ/bL/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  taskQ/bL/db_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  taskQ/bL/db_btn_reg/Q
                         net (fo=3, routed)           0.221     1.795    taskQ/bL/db_btn_reg_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.840 r  taskQ/bL/left_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    taskQ/bL_n_2
    SLICE_X33Y22         FDRE                                         r  taskQ/left_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.819     1.946    taskQ/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  taskQ/left_state_reg[0]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.091     1.788    taskQ/left_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 taskQ/scr/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/scr/screen_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.559     1.442    taskQ/scr/clk_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  taskQ/scr/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  taskQ/scr/COUNT_reg[0]/Q
                         net (fo=7, routed)           0.084     1.690    taskQ/scr/COUNT[0]
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.735 r  taskQ/scr/screen_i_1/O
                         net (fo=1, routed)           0.000     1.735    taskQ/scr/screen_i_1_n_0
    SLICE_X35Y57         FDRE                                         r  taskQ/scr/screen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.827     1.955    taskQ/scr/clk_IBUF_BUFG
    SLICE_X35Y57         FDRE                                         r  taskQ/scr/screen_reg/C
                         clock pessimism             -0.500     1.455    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.091     1.546    taskQ/scr/screen_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.586     1.469    ss/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  ss/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  ss/refresh_counter_reg[0]/Q
                         net (fo=11, routed)          0.094     1.727    ss/refresh_counter[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  ss/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.772    ss/seg[5]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  ss/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.855     1.982    ss/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  ss/seg_reg[5]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.091     1.573    ss/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 taskQ/right_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/right_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.549     1.432    taskQ/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  taskQ/right_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128     1.560 f  taskQ/right_state_reg[2]/Q
                         net (fo=7, routed)           0.069     1.629    taskQ/bR/right_state_reg[2]_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I4_O)        0.099     1.728 r  taskQ/bR/right_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.728    taskQ/bR_n_2
    SLICE_X35Y24         FDRE                                         r  taskQ/right_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.815     1.942    taskQ/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  taskQ/right_state_reg[1]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.092     1.524    taskQ/right_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 taskQ/bL/db_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/left_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.273%)  route 0.390ns (67.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.550     1.433    taskQ/bL/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  taskQ/bL/db_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  taskQ/bL/db_btn_reg/Q
                         net (fo=3, routed)           0.390     1.964    taskQ/bL/db_btn_reg_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I0_O)        0.045     2.009 r  taskQ/bL/left_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.009    taskQ/bL_n_0
    SLICE_X33Y22         FDRE                                         r  taskQ/left_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.819     1.946    taskQ/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  taskQ/left_state_reg[2]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.107     1.804    taskQ/left_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 taskQ/bL/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/bL/hold_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.550     1.433    taskQ/bL/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  taskQ/bL/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  taskQ/bL/locked_reg/Q
                         net (fo=7, routed)           0.077     1.638    taskQ/bL/locked_reg_n_0
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.099     1.737 r  taskQ/bL/hold_i_1__0/O
                         net (fo=1, routed)           0.000     1.737    taskQ/bL/hold_i_1__0_n_0
    SLICE_X36Y24         FDRE                                         r  taskQ/bL/hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.816     1.943    taskQ/bL/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  taskQ/bL/hold_reg/C
                         clock pessimism             -0.510     1.433    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.092     1.525    taskQ/bL/hold_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 taskP/btnR_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/right_toggle_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.561     1.444    taskP/clk_IBUF_BUFG
    SLICE_X48Y16         FDCE                                         r  taskP/btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  taskP/btnR_prev_reg/Q
                         net (fo=2, routed)           0.076     1.648    taskP/btnR_prev
    SLICE_X48Y16         LUT4 (Prop_lut4_I2_O)        0.099     1.747 r  taskP/right_toggle_i_1/O
                         net (fo=1, routed)           0.000     1.747    taskP/right_toggle_i_1_n_0
    SLICE_X48Y16         FDPE                                         r  taskP/right_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.829     1.956    taskP/clk_IBUF_BUFG
    SLICE_X48Y16         FDPE                                         r  taskP/right_toggle_reg/C
                         clock pessimism             -0.512     1.444    
    SLICE_X48Y16         FDPE (Hold_fdpe_C_D)         0.091     1.535    taskP/right_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 taskS/task_s_inst/moving_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/moving_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.564     1.447    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  taskS/task_s_inst/moving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  taskS/task_s_inst/moving_reg/Q
                         net (fo=2, routed)           0.126     1.737    taskS/task_s_inst/moving_reg_n_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.782 r  taskS/task_s_inst/moving_i_1/O
                         net (fo=1, routed)           0.000     1.782    taskS/task_s_inst/moving_i_1_n_0
    SLICE_X42Y47         FDCE                                         r  taskS/task_s_inst/moving_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.834     1.961    taskS/task_s_inst/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  taskS/task_s_inst/moving_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.121     1.568    taskS/task_s_inst/moving_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 taskQ/bL/db_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/left_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.273%)  route 0.390ns (67.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.550     1.433    taskQ/bL/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  taskQ/bL/db_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  taskQ/bL/db_btn_reg/Q
                         net (fo=3, routed)           0.390     1.964    taskQ/bL/db_btn_reg_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I0_O)        0.045     2.009 r  taskQ/bL/left_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.009    taskQ/bL_n_1
    SLICE_X33Y22         FDRE                                         r  taskQ/left_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.819     1.946    taskQ/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  taskQ/left_state_reg[1]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.092     1.789    taskQ/left_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 taskQ/ctr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/ctr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.550     1.433    taskQ/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  taskQ/ctr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.128     1.561 f  taskQ/ctr_state_reg[2]/Q
                         net (fo=7, routed)           0.098     1.659    taskQ/bC/ctr_state[2]
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.099     1.758 r  taskQ/bC/ctr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.758    taskQ/bC_n_1
    SLICE_X35Y23         FDRE                                         r  taskQ/ctr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.816     1.943    taskQ/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  taskQ/ctr_state_reg[0]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.092     1.525    taskQ/ctr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   taskP/clk6p25m_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   taskP/clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   taskP/clk_div_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   taskP/clk_div_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   taskP/clk_div_counter_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   taskP/left_toggle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   ss/an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   ss/an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   ss/an_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   taskQ/right_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   taskQ/right_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   taskQ/right_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y3    taskR/offset_zero_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y3    taskR/offset_zero_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y3    taskR/offset_zero_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y3    taskR/offset_zero_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    taskR/offset_zero_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    taskR/offset_zero_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    taskR/offset_zero_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   taskP/left_toggle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   ss/counter_381hz_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   ss/counter_381hz_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   ss/counter_381hz_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   ss/counter_381hz_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   ss/counter_381hz_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   ss/counter_381hz_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y16   taskP/btnL_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y16   taskP/btnL_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y22   taskP/btnL_counter_reg[24]/C



