--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ProjectMain.twx ProjectMain.ncd -o ProjectMain.twr
ProjectMain.pcf -ucf ProjectMain.ucf

Design file:              ProjectMain.ncd
Physical constraint file: ProjectMain.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLKin
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
SRAMDATA_io<0> |    1.319(R)|      SLOW  |   -0.569(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<1> |    1.348(R)|      SLOW  |   -0.594(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<2> |    1.043(R)|      FAST  |   -0.413(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<3> |    1.460(R)|      SLOW  |   -0.665(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<4> |    1.071(R)|      FAST  |   -0.397(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<5> |    1.631(R)|      SLOW  |   -0.537(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<6> |    1.434(R)|      FAST  |   -0.341(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<7> |    1.573(R)|      SLOW  |   -0.325(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<8> |    1.488(R)|      SLOW  |   -0.961(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<9> |    1.783(R)|      SLOW  |   -1.034(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<10>|    1.120(R)|      FAST  |   -0.369(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<11>|    1.129(R)|      SLOW  |   -0.548(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<12>|    1.119(R)|      FAST  |   -0.448(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<13>|    0.833(R)|      FAST  |    0.032(R)|      SLOW  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<14>|    0.929(R)|      FAST  |    0.144(R)|      SLOW  |CLKin_BUFGP       |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock CLKin to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
OE_out          |         8.311(R)|      SLOW  |         4.394(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<0> |         7.536(R)|      SLOW  |         3.928(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<1> |         8.235(R)|      SLOW  |         4.357(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<2> |         7.643(R)|      SLOW  |         4.022(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<3> |         7.437(R)|      SLOW  |         3.880(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<4> |         7.029(R)|      SLOW  |         3.645(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<5> |         7.246(R)|      SLOW  |         3.757(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<6> |         7.170(R)|      SLOW  |         3.724(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<7> |         7.350(R)|      SLOW  |         3.830(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<8> |         7.359(R)|      SLOW  |         3.843(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<9> |         7.597(R)|      SLOW  |         3.981(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<10>|         7.319(R)|      SLOW  |         3.818(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<11>|         7.375(R)|      SLOW  |         3.848(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<12>|         7.467(R)|      SLOW  |         3.909(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<13>|         7.564(R)|      SLOW  |         3.961(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<14>|         7.514(R)|      SLOW  |         3.955(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<15>|         7.587(R)|      SLOW  |         3.951(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<16>|         7.357(R)|      SLOW  |         3.851(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<17>|         7.330(R)|      SLOW  |         3.834(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<18>|         7.825(R)|      SLOW  |         4.105(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<19>|         7.442(R)|      SLOW  |         3.882(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<20>|         7.296(R)|      SLOW  |         3.777(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<21>|         7.384(R)|      SLOW  |         3.837(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMADDR_out<22>|         7.616(R)|      SLOW  |         3.969(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<0>  |         9.507(R)|      SLOW  |         4.000(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<1>  |         8.984(R)|      SLOW  |         3.833(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<2>  |         8.984(R)|      SLOW  |         3.831(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<3>  |         8.582(R)|      SLOW  |         3.992(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<4>  |         8.728(R)|      SLOW  |         3.673(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<5>  |         9.057(R)|      SLOW  |         3.810(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<6>  |         9.057(R)|      SLOW  |         3.810(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<7>  |         8.644(R)|      SLOW  |         3.634(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<8>  |         9.223(R)|      SLOW  |         4.263(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<9>  |         9.221(R)|      SLOW  |         4.431(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<10> |         8.678(R)|      SLOW  |         3.881(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<11> |         8.939(R)|      SLOW  |         3.847(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<12> |         8.939(R)|      SLOW  |         3.847(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<13> |         7.357(R)|      SLOW  |         3.739(R)|      FAST  |CLKin_BUFGP       |   0.000|
SRAMDATA_io<14> |         7.769(R)|      SLOW  |         3.540(R)|      FAST  |CLKin_BUFGP       |   0.000|
WE_out          |         8.142(R)|      SLOW  |         4.294(R)|      FAST  |CLKin_BUFGP       |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLKin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKin          |    8.460|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 06 21:43:43 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



