
A2_C_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000006a  00800200  00000406  0000049a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000406  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000e  0080026a  0080026a  00000504  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000504  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000534  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000058  00000000  00000000  00000574  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000118e  00000000  00000000  000005cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d0e  00000000  00000000  0000175a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000555  00000000  00000000  00002468  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000b4  00000000  00000000  000029c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000622  00000000  00000000  00002a74  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004e0  00000000  00000000  00003096  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000048  00000000  00000000  00003576  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	7b c0       	rjmp	.+246    	; 0xf8 <__ctors_end>
   2:	00 00       	nop
   4:	98 c0       	rjmp	.+304    	; 0x136 <__bad_interrupt>
   6:	00 00       	nop
   8:	96 c0       	rjmp	.+300    	; 0x136 <__bad_interrupt>
   a:	00 00       	nop
   c:	94 c0       	rjmp	.+296    	; 0x136 <__bad_interrupt>
   e:	00 00       	nop
  10:	92 c0       	rjmp	.+292    	; 0x136 <__bad_interrupt>
  12:	00 00       	nop
  14:	90 c0       	rjmp	.+288    	; 0x136 <__bad_interrupt>
  16:	00 00       	nop
  18:	8e c0       	rjmp	.+284    	; 0x136 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	8c c0       	rjmp	.+280    	; 0x136 <__bad_interrupt>
  1e:	00 00       	nop
  20:	8a c0       	rjmp	.+276    	; 0x136 <__bad_interrupt>
  22:	00 00       	nop
  24:	88 c0       	rjmp	.+272    	; 0x136 <__bad_interrupt>
  26:	00 00       	nop
  28:	86 c0       	rjmp	.+268    	; 0x136 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	84 c0       	rjmp	.+264    	; 0x136 <__bad_interrupt>
  2e:	00 00       	nop
  30:	82 c0       	rjmp	.+260    	; 0x136 <__bad_interrupt>
  32:	00 00       	nop
  34:	80 c0       	rjmp	.+256    	; 0x136 <__bad_interrupt>
  36:	00 00       	nop
  38:	7e c0       	rjmp	.+252    	; 0x136 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	7c c0       	rjmp	.+248    	; 0x136 <__bad_interrupt>
  3e:	00 00       	nop
  40:	7a c0       	rjmp	.+244    	; 0x136 <__bad_interrupt>
  42:	00 00       	nop
  44:	78 c0       	rjmp	.+240    	; 0x136 <__bad_interrupt>
  46:	00 00       	nop
  48:	76 c0       	rjmp	.+236    	; 0x136 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	74 c0       	rjmp	.+232    	; 0x136 <__bad_interrupt>
  4e:	00 00       	nop
  50:	72 c0       	rjmp	.+228    	; 0x136 <__bad_interrupt>
  52:	00 00       	nop
  54:	70 c0       	rjmp	.+224    	; 0x136 <__bad_interrupt>
  56:	00 00       	nop
  58:	6e c0       	rjmp	.+220    	; 0x136 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	6c c0       	rjmp	.+216    	; 0x136 <__bad_interrupt>
  5e:	00 00       	nop
  60:	6a c0       	rjmp	.+212    	; 0x136 <__bad_interrupt>
  62:	00 00       	nop
  64:	68 c0       	rjmp	.+208    	; 0x136 <__bad_interrupt>
  66:	00 00       	nop
  68:	66 c0       	rjmp	.+204    	; 0x136 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	64 c0       	rjmp	.+200    	; 0x136 <__bad_interrupt>
  6e:	00 00       	nop
  70:	62 c0       	rjmp	.+196    	; 0x136 <__bad_interrupt>
  72:	00 00       	nop
  74:	60 c0       	rjmp	.+192    	; 0x136 <__bad_interrupt>
  76:	00 00       	nop
  78:	5e c0       	rjmp	.+188    	; 0x136 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	5c c0       	rjmp	.+184    	; 0x136 <__bad_interrupt>
  7e:	00 00       	nop
  80:	5a c0       	rjmp	.+180    	; 0x136 <__bad_interrupt>
  82:	00 00       	nop
  84:	58 c0       	rjmp	.+176    	; 0x136 <__bad_interrupt>
  86:	00 00       	nop
  88:	56 c0       	rjmp	.+172    	; 0x136 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	54 c0       	rjmp	.+168    	; 0x136 <__bad_interrupt>
  8e:	00 00       	nop
  90:	52 c0       	rjmp	.+164    	; 0x136 <__bad_interrupt>
  92:	00 00       	nop
  94:	50 c0       	rjmp	.+160    	; 0x136 <__bad_interrupt>
  96:	00 00       	nop
  98:	4e c0       	rjmp	.+156    	; 0x136 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	4c c0       	rjmp	.+152    	; 0x136 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	4a c0       	rjmp	.+148    	; 0x136 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	48 c0       	rjmp	.+144    	; 0x136 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	46 c0       	rjmp	.+140    	; 0x136 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	44 c0       	rjmp	.+136    	; 0x136 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	42 c0       	rjmp	.+132    	; 0x136 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	40 c0       	rjmp	.+128    	; 0x136 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	3e c0       	rjmp	.+124    	; 0x136 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	3c c0       	rjmp	.+120    	; 0x136 <__bad_interrupt>
  be:	00 00       	nop
  c0:	3a c0       	rjmp	.+116    	; 0x136 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	38 c0       	rjmp	.+112    	; 0x136 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	36 c0       	rjmp	.+108    	; 0x136 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	34 c0       	rjmp	.+104    	; 0x136 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	32 c0       	rjmp	.+100    	; 0x136 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	30 c0       	rjmp	.+96     	; 0x136 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	2e c0       	rjmp	.+92     	; 0x136 <__bad_interrupt>
  da:	00 00       	nop
  dc:	2c c0       	rjmp	.+88     	; 0x136 <__bad_interrupt>
  de:	00 00       	nop
  e0:	2a c0       	rjmp	.+84     	; 0x136 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	ac 00       	.word	0x00ac	; ????
  e6:	b3 00       	.word	0x00b3	; ????
  e8:	ba 00       	.word	0x00ba	; ????
  ea:	c1 00       	.word	0x00c1	; ????
  ec:	c8 00       	.word	0x00c8	; ????
  ee:	cf 00       	.word	0x00cf	; ????
  f0:	d6 00       	.word	0x00d6	; ????
  f2:	dd 00       	.word	0x00dd	; ????
  f4:	e4 00       	.word	0x00e4	; ????
  f6:	eb 00       	.word	0x00eb	; ????

000000f8 <__ctors_end>:
  f8:	11 24       	eor	r1, r1
  fa:	1f be       	out	0x3f, r1	; 63
  fc:	cf ef       	ldi	r28, 0xFF	; 255
  fe:	d1 e2       	ldi	r29, 0x21	; 33
 100:	de bf       	out	0x3e, r29	; 62
 102:	cd bf       	out	0x3d, r28	; 61
 104:	00 e0       	ldi	r16, 0x00	; 0
 106:	0c bf       	out	0x3c, r16	; 60

00000108 <__do_copy_data>:
 108:	12 e0       	ldi	r17, 0x02	; 2
 10a:	a0 e0       	ldi	r26, 0x00	; 0
 10c:	b2 e0       	ldi	r27, 0x02	; 2
 10e:	e6 e0       	ldi	r30, 0x06	; 6
 110:	f4 e0       	ldi	r31, 0x04	; 4
 112:	00 e0       	ldi	r16, 0x00	; 0
 114:	0b bf       	out	0x3b, r16	; 59
 116:	02 c0       	rjmp	.+4      	; 0x11c <__do_copy_data+0x14>
 118:	07 90       	elpm	r0, Z+
 11a:	0d 92       	st	X+, r0
 11c:	aa 36       	cpi	r26, 0x6A	; 106
 11e:	b1 07       	cpc	r27, r17
 120:	d9 f7       	brne	.-10     	; 0x118 <__do_copy_data+0x10>

00000122 <__do_clear_bss>:
 122:	22 e0       	ldi	r18, 0x02	; 2
 124:	aa e6       	ldi	r26, 0x6A	; 106
 126:	b2 e0       	ldi	r27, 0x02	; 2
 128:	01 c0       	rjmp	.+2      	; 0x12c <.do_clear_bss_start>

0000012a <.do_clear_bss_loop>:
 12a:	1d 92       	st	X+, r1

0000012c <.do_clear_bss_start>:
 12c:	a8 37       	cpi	r26, 0x78	; 120
 12e:	b2 07       	cpc	r27, r18
 130:	e1 f7       	brne	.-8      	; 0x12a <.do_clear_bss_loop>
 132:	c6 d0       	rcall	.+396    	; 0x2c0 <main>
 134:	66 c1       	rjmp	.+716    	; 0x402 <_exit>

00000136 <__bad_interrupt>:
 136:	64 cf       	rjmp	.-312    	; 0x0 <__vectors>

00000138 <initialize>:
void off(DigiPort_t* port,uint8_t bits);
uint8_t read_raw(DigiPort_t* port, uint8_t maske);
uint8_t read_busy_wait(DigiPort_t* port, uint8_t maske);

// Prozeduren 
void initialize(DigiPort_t* port, uint8_t port_nummer, uint8_t mode){
 138:	cf 93       	push	r28
 13a:	df 93       	push	r29
 13c:	ec 01       	movw	r28, r24
		switch(port_nummer){
 13e:	86 2f       	mov	r24, r22
 140:	90 e0       	ldi	r25, 0x00	; 0
 142:	fc 01       	movw	r30, r24
 144:	31 97       	sbiw	r30, 0x01	; 1
 146:	ea 30       	cpi	r30, 0x0A	; 10
 148:	f1 05       	cpc	r31, r1
 14a:	08 f0       	brcs	.+2      	; 0x14e <initialize+0x16>
 14c:	4a c0       	rjmp	.+148    	; 0x1e2 <initialize+0xaa>
 14e:	88 27       	eor	r24, r24
 150:	ee 58       	subi	r30, 0x8E	; 142
 152:	ff 4f       	sbci	r31, 0xFF	; 255
 154:	8f 4f       	sbci	r24, 0xFF	; 255
 156:	1d c1       	rjmp	.+570    	; 0x392 <__tablejump2__>
			case PA:
			port->portreg = &DDRA;		// portreg pointed to address ddra
 158:	81 e2       	ldi	r24, 0x21	; 33
 15a:	90 e0       	ldi	r25, 0x00	; 0
 15c:	99 83       	std	Y+1, r25	; 0x01
 15e:	88 83       	st	Y, r24
			port->status = PA;
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	8b 83       	std	Y+3, r24	; 0x03
			break;
 164:	3e c0       	rjmp	.+124    	; 0x1e2 <initialize+0xaa>
			
			case PB:
			port->portreg = &DDRB;
 166:	84 e2       	ldi	r24, 0x24	; 36
 168:	90 e0       	ldi	r25, 0x00	; 0
 16a:	99 83       	std	Y+1, r25	; 0x01
 16c:	88 83       	st	Y, r24
			port->status = PB;
 16e:	82 e0       	ldi	r24, 0x02	; 2
 170:	8b 83       	std	Y+3, r24	; 0x03
			break;
 172:	37 c0       	rjmp	.+110    	; 0x1e2 <initialize+0xaa>
			
			case PC:
			port->portreg = &DDRC;
 174:	87 e2       	ldi	r24, 0x27	; 39
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	99 83       	std	Y+1, r25	; 0x01
 17a:	88 83       	st	Y, r24
			port->status = PC;
 17c:	83 e0       	ldi	r24, 0x03	; 3
 17e:	8b 83       	std	Y+3, r24	; 0x03
			break;
 180:	30 c0       	rjmp	.+96     	; 0x1e2 <initialize+0xaa>
			
			case PD:
			port->portreg = &DDRD;
 182:	8a e2       	ldi	r24, 0x2A	; 42
 184:	90 e0       	ldi	r25, 0x00	; 0
 186:	99 83       	std	Y+1, r25	; 0x01
 188:	88 83       	st	Y, r24
			port->status = PD;
 18a:	84 e0       	ldi	r24, 0x04	; 4
 18c:	8b 83       	std	Y+3, r24	; 0x03
			break;
 18e:	29 c0       	rjmp	.+82     	; 0x1e2 <initialize+0xaa>
			
			case PE:
			port->portreg = &DDRE;
 190:	8d e2       	ldi	r24, 0x2D	; 45
 192:	90 e0       	ldi	r25, 0x00	; 0
 194:	99 83       	std	Y+1, r25	; 0x01
 196:	88 83       	st	Y, r24
			port->status = PE;
 198:	85 e0       	ldi	r24, 0x05	; 5
 19a:	8b 83       	std	Y+3, r24	; 0x03
			break;
 19c:	22 c0       	rjmp	.+68     	; 0x1e2 <initialize+0xaa>
			
			case PF:
			port->portreg = &DDRF;
 19e:	80 e3       	ldi	r24, 0x30	; 48
 1a0:	90 e0       	ldi	r25, 0x00	; 0
 1a2:	99 83       	std	Y+1, r25	; 0x01
 1a4:	88 83       	st	Y, r24
			port->status = PF;
 1a6:	86 e0       	ldi	r24, 0x06	; 6
 1a8:	8b 83       	std	Y+3, r24	; 0x03
			break;
 1aa:	1b c0       	rjmp	.+54     	; 0x1e2 <initialize+0xaa>
			
			case PG:
			port->portreg = &DDRG;
 1ac:	83 e3       	ldi	r24, 0x33	; 51
 1ae:	90 e0       	ldi	r25, 0x00	; 0
 1b0:	99 83       	std	Y+1, r25	; 0x01
 1b2:	88 83       	st	Y, r24
			port->status = PG;
 1b4:	87 e0       	ldi	r24, 0x07	; 7
 1b6:	8b 83       	std	Y+3, r24	; 0x03
			break;
 1b8:	14 c0       	rjmp	.+40     	; 0x1e2 <initialize+0xaa>
			
			case PH:
			port->portreg = &DDRH;
 1ba:	81 e0       	ldi	r24, 0x01	; 1
 1bc:	91 e0       	ldi	r25, 0x01	; 1
 1be:	99 83       	std	Y+1, r25	; 0x01
 1c0:	88 83       	st	Y, r24
			port->status = PH;
 1c2:	88 e0       	ldi	r24, 0x08	; 8
 1c4:	8b 83       	std	Y+3, r24	; 0x03
			break;
 1c6:	0d c0       	rjmp	.+26     	; 0x1e2 <initialize+0xaa>
			
			case PJ:
			port->portreg = &DDRJ;
 1c8:	84 e0       	ldi	r24, 0x04	; 4
 1ca:	91 e0       	ldi	r25, 0x01	; 1
 1cc:	99 83       	std	Y+1, r25	; 0x01
 1ce:	88 83       	st	Y, r24
			port->status = PJ;
 1d0:	89 e0       	ldi	r24, 0x09	; 9
 1d2:	8b 83       	std	Y+3, r24	; 0x03
			break;
 1d4:	06 c0       	rjmp	.+12     	; 0x1e2 <initialize+0xaa>
			
			case PK:
			port->portreg = &DDRK;
 1d6:	87 e0       	ldi	r24, 0x07	; 7
 1d8:	91 e0       	ldi	r25, 0x01	; 1
 1da:	99 83       	std	Y+1, r25	; 0x01
 1dc:	88 83       	st	Y, r24
			port->status = PK;
 1de:	8a e0       	ldi	r24, 0x0A	; 10
 1e0:	8b 83       	std	Y+3, r24	; 0x03
			break;
		}
		*port->portreg = mode;	
 1e2:	e8 81       	ld	r30, Y
 1e4:	f9 81       	ldd	r31, Y+1	; 0x01
 1e6:	40 83       	st	Z, r20
		port->mode = mode;
 1e8:	4a 83       	std	Y+2, r20	; 0x02
}
 1ea:	df 91       	pop	r29
 1ec:	cf 91       	pop	r28
 1ee:	08 95       	ret

000001f0 <write>:

void write(DigiPort_t* port, uint8_t bits){
	if(port->mode==SET_OUT_PORT){
 1f0:	dc 01       	movw	r26, r24
 1f2:	12 96       	adiw	r26, 0x02	; 2
 1f4:	2c 91       	ld	r18, X
 1f6:	12 97       	sbiw	r26, 0x02	; 2
 1f8:	2f 3f       	cpi	r18, 0xFF	; 255
 1fa:	21 f4       	brne	.+8      	; 0x204 <write+0x14>
		*((port->portreg)+1)=(uint8_t) (bits);	// active low
 1fc:	ed 91       	ld	r30, X+
 1fe:	fc 91       	ld	r31, X
 200:	61 83       	std	Z+1, r22	; 0x01
 202:	08 95       	ret
		//*((port->portreg)+1) = ~(uint8_t)(bits);	// active high
	}
	else{
		printf("FAILED: This port is for writing, please use input() \n");
 204:	84 e0       	ldi	r24, 0x04	; 4
 206:	92 e0       	ldi	r25, 0x02	; 2
 208:	cc c0       	rjmp	.+408    	; 0x3a2 <puts>
 20a:	08 95       	ret

0000020c <toggle>:
	}
}

void toggle(DigiPort_t* port, uint8_t bits){
	if(bits == (uint8_t)(0x00)){		//set default value
 20c:	61 11       	cpse	r22, r1
 20e:	01 c0       	rjmp	.+2      	; 0x212 <toggle+0x6>
		bits = (uint8_t)(0xFF);
 210:	6f ef       	ldi	r22, 0xFF	; 255
	}
	
	if(port->mode==SET_OUT_PORT){
 212:	dc 01       	movw	r26, r24
 214:	12 96       	adiw	r26, 0x02	; 2
 216:	2c 91       	ld	r18, X
 218:	12 97       	sbiw	r26, 0x02	; 2
 21a:	2f 3f       	cpi	r18, 0xFF	; 255
 21c:	31 f4       	brne	.+12     	; 0x22a <toggle+0x1e>
		*((port->portreg)+1) ^= (uint8_t)(bits); // xor
 21e:	ed 91       	ld	r30, X+
 220:	fc 91       	ld	r31, X
 222:	81 81       	ldd	r24, Z+1	; 0x01
 224:	68 27       	eor	r22, r24
 226:	61 83       	std	Z+1, r22	; 0x01
 228:	08 95       	ret
	}
	
	else{
		printf("FAILED: This port is for normally for output! \n");
 22a:	8a e3       	ldi	r24, 0x3A	; 58
 22c:	92 e0       	ldi	r25, 0x02	; 2
 22e:	b9 c0       	rjmp	.+370    	; 0x3a2 <puts>
 230:	08 95       	ret

00000232 <on>:
	}
}

void on(DigiPort_t* port, uint8_t bits){
	if(port->mode==SET_OUT_PORT){
 232:	dc 01       	movw	r26, r24
 234:	12 96       	adiw	r26, 0x02	; 2
 236:	2c 91       	ld	r18, X
 238:	12 97       	sbiw	r26, 0x02	; 2
 23a:	2f 3f       	cpi	r18, 0xFF	; 255
 23c:	39 f4       	brne	.+14     	; 0x24c <on+0x1a>
		*((port->portreg)+1) &= ~(uint8_t)(bits); //active low
 23e:	ed 91       	ld	r30, X+
 240:	fc 91       	ld	r31, X
 242:	81 81       	ldd	r24, Z+1	; 0x01
 244:	60 95       	com	r22
 246:	68 23       	and	r22, r24
 248:	61 83       	std	Z+1, r22	; 0x01
 24a:	08 95       	ret
		//*((port->portreg)+1) |= (uint8_t)(bits);  //active high
	}
	else{
		printf("FAILED: This port is for normally for output! \n");
 24c:	8a e3       	ldi	r24, 0x3A	; 58
 24e:	92 e0       	ldi	r25, 0x02	; 2
 250:	a8 c0       	rjmp	.+336    	; 0x3a2 <puts>
 252:	08 95       	ret

00000254 <off>:
	}
}

void off(DigiPort_t* port, uint8_t bits){
	if(port->mode==SET_OUT_PORT){
 254:	dc 01       	movw	r26, r24
 256:	12 96       	adiw	r26, 0x02	; 2
 258:	2c 91       	ld	r18, X
 25a:	12 97       	sbiw	r26, 0x02	; 2
 25c:	2f 3f       	cpi	r18, 0xFF	; 255
 25e:	31 f4       	brne	.+12     	; 0x26c <off+0x18>
		*((port->portreg)+1) |= (uint8_t)(bits); // active low
 260:	ed 91       	ld	r30, X+
 262:	fc 91       	ld	r31, X
 264:	81 81       	ldd	r24, Z+1	; 0x01
 266:	68 2b       	or	r22, r24
 268:	61 83       	std	Z+1, r22	; 0x01
 26a:	08 95       	ret
		//*((port->portreg)+1) &= ~(uint8_t)(bits); //active high
	}
	else{
		printf("FAILED: This port is for normally for output! \n");
 26c:	8a e3       	ldi	r24, 0x3A	; 58
 26e:	92 e0       	ldi	r25, 0x02	; 2
 270:	98 c0       	rjmp	.+304    	; 0x3a2 <puts>
 272:	08 95       	ret

00000274 <read_raw>:
	}
}

uint8_t read_raw(DigiPort_t* port, uint8_t maske){
	if(maske== (uint8_t)(0x00)){	// default value 
 274:	61 11       	cpse	r22, r1
 276:	01 c0       	rjmp	.+2      	; 0x27a <read_raw+0x6>
		maske= (uint8_t)(0xFF);
 278:	6f ef       	ldi	r22, 0xFF	; 255
	}
	return *((port->portreg)-1) &= (uint8_t)(maske); // active low
 27a:	dc 01       	movw	r26, r24
 27c:	ed 91       	ld	r30, X+
 27e:	fc 91       	ld	r31, X
 280:	82 91       	ld	r24, -Z
 282:	86 23       	and	r24, r22
 284:	80 83       	st	Z, r24
	//return *((port->portreg)-1) |= ~(uint8_t)(maske); // active high
}
 286:	08 95       	ret

00000288 <read_busy_wait>:

uint8_t read_busy_wait(DigiPort_t* port, uint8_t maske){ // Hmm
 288:	0f 93       	push	r16
 28a:	1f 93       	push	r17
 28c:	cf 93       	push	r28
 28e:	df 93       	push	r29
 290:	8c 01       	movw	r16, r24
 292:	d6 2f       	mov	r29, r22
	uint8_t temp = read_raw(port, maske);
 294:	ef df       	rcall	.-34     	; 0x274 <read_raw>
 296:	c8 2f       	mov	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 298:	2f ef       	ldi	r18, 0xFF	; 255
 29a:	81 ee       	ldi	r24, 0xE1	; 225
 29c:	94 e0       	ldi	r25, 0x04	; 4
 29e:	21 50       	subi	r18, 0x01	; 1
 2a0:	80 40       	sbci	r24, 0x00	; 0
 2a2:	90 40       	sbci	r25, 0x00	; 0
 2a4:	e1 f7       	brne	.-8      	; 0x29e <read_busy_wait+0x16>
 2a6:	00 c0       	rjmp	.+0      	; 0x2a8 <read_busy_wait+0x20>
 2a8:	00 00       	nop
	do{
		_delay_ms(100);
	} while(read_raw(port, maske)==temp);
 2aa:	6d 2f       	mov	r22, r29
 2ac:	c8 01       	movw	r24, r16
 2ae:	e2 df       	rcall	.-60     	; 0x274 <read_raw>
 2b0:	c8 17       	cp	r28, r24
 2b2:	91 f3       	breq	.-28     	; 0x298 <read_busy_wait+0x10>
	
	return temp;
}
 2b4:	8c 2f       	mov	r24, r28
 2b6:	df 91       	pop	r29
 2b8:	cf 91       	pop	r28
 2ba:	1f 91       	pop	r17
 2bc:	0f 91       	pop	r16
 2be:	08 95       	ret

000002c0 <main>:
DigiPort_h led_h = &ledport;
DigiPort_h sw_h = &swport;

int main(void)
{
	initialize (led_h, PA, SET_OUT_PORT);
 2c0:	4f ef       	ldi	r20, 0xFF	; 255
 2c2:	61 e0       	ldi	r22, 0x01	; 1
 2c4:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <led_h>
 2c8:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <led_h+0x1>
 2cc:	35 df       	rcall	.-406    	; 0x138 <initialize>
	initialize (sw_h, PK, SET_IN_PORT);
 2ce:	40 e0       	ldi	r20, 0x00	; 0
 2d0:	6a e0       	ldi	r22, 0x0A	; 10
 2d2:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 2d6:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
 2da:	2e df       	rcall	.-420    	; 0x138 <initialize>
	write (led_h, 0xAA);
 2dc:	6a ea       	ldi	r22, 0xAA	; 170
 2de:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <led_h>
 2e2:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <led_h+0x1>
 2e6:	84 df       	rcall	.-248    	; 0x1f0 <write>
 2e8:	2f ef       	ldi	r18, 0xFF	; 255
 2ea:	89 e6       	ldi	r24, 0x69	; 105
 2ec:	98 e1       	ldi	r25, 0x18	; 24
 2ee:	21 50       	subi	r18, 0x01	; 1
 2f0:	80 40       	sbci	r24, 0x00	; 0
 2f2:	90 40       	sbci	r25, 0x00	; 0
 2f4:	e1 f7       	brne	.-8      	; 0x2ee <main+0x2e>
 2f6:	00 c0       	rjmp	.+0      	; 0x2f8 <main+0x38>
 2f8:	00 00       	nop
	_delay_ms(500);
	off (led_h, 0x0F);
 2fa:	6f e0       	ldi	r22, 0x0F	; 15
 2fc:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <led_h>
 300:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <led_h+0x1>
 304:	a7 df       	rcall	.-178    	; 0x254 <off>
 306:	2f ef       	ldi	r18, 0xFF	; 255
 308:	89 e6       	ldi	r24, 0x69	; 105
 30a:	98 e1       	ldi	r25, 0x18	; 24
 30c:	21 50       	subi	r18, 0x01	; 1
 30e:	80 40       	sbci	r24, 0x00	; 0
 310:	90 40       	sbci	r25, 0x00	; 0
 312:	e1 f7       	brne	.-8      	; 0x30c <main+0x4c>
 314:	00 c0       	rjmp	.+0      	; 0x316 <main+0x56>
 316:	00 00       	nop
	_delay_ms(500);
	on (led_h, 0xF0);
 318:	60 ef       	ldi	r22, 0xF0	; 240
 31a:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <led_h>
 31e:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <led_h+0x1>
 322:	87 df       	rcall	.-242    	; 0x232 <on>
 324:	2f ef       	ldi	r18, 0xFF	; 255
 326:	89 e6       	ldi	r24, 0x69	; 105
 328:	98 e1       	ldi	r25, 0x18	; 24
 32a:	21 50       	subi	r18, 0x01	; 1
 32c:	80 40       	sbci	r24, 0x00	; 0
 32e:	90 40       	sbci	r25, 0x00	; 0
 330:	e1 f7       	brne	.-8      	; 0x32a <main+0x6a>
 332:	00 c0       	rjmp	.+0      	; 0x334 <main+0x74>
 334:	00 00       	nop
	_delay_ms(500);
	toggle (led_h, 0x3C);
 336:	6c e3       	ldi	r22, 0x3C	; 60
 338:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <led_h>
 33c:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <led_h+0x1>
 340:	65 df       	rcall	.-310    	; 0x20c <toggle>
 342:	2f ef       	ldi	r18, 0xFF	; 255
 344:	89 e6       	ldi	r24, 0x69	; 105
 346:	98 e1       	ldi	r25, 0x18	; 24
 348:	21 50       	subi	r18, 0x01	; 1
 34a:	80 40       	sbci	r24, 0x00	; 0
 34c:	90 40       	sbci	r25, 0x00	; 0
 34e:	e1 f7       	brne	.-8      	; 0x348 <main+0x88>
 350:	00 c0       	rjmp	.+0      	; 0x352 <main+0x92>
	 _delay_ms(500);
	toggle (led_h, 0x3C);
 352:	00 00       	nop
 354:	6c e3       	ldi	r22, 0x3C	; 60
 356:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <led_h>
 35a:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <led_h+0x1>

	read_busy_wait(sw_h, 0xFF);
 35e:	56 df       	rcall	.-340    	; 0x20c <toggle>
 360:	6f ef       	ldi	r22, 0xFF	; 255
 362:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 366:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
	off(led_h, 0xFF);
 36a:	8e df       	rcall	.-228    	; 0x288 <read_busy_wait>
 36c:	6f ef       	ldi	r22, 0xFF	; 255
 36e:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <led_h>
 372:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <led_h+0x1>

	do {
		write (led_h, read_raw(sw_h,0xFF));
 376:	6e df       	rcall	.-292    	; 0x254 <off>
 378:	6f ef       	ldi	r22, 0xFF	; 255
 37a:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 37e:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
 382:	78 df       	rcall	.-272    	; 0x274 <read_raw>
 384:	68 2f       	mov	r22, r24
 386:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <led_h>
 38a:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <led_h+0x1>
 38e:	30 df       	rcall	.-416    	; 0x1f0 <write>
 390:	f3 cf       	rjmp	.-26     	; 0x378 <main+0xb8>

00000392 <__tablejump2__>:
 392:	ee 0f       	add	r30, r30
 394:	ff 1f       	adc	r31, r31
 396:	88 1f       	adc	r24, r24
 398:	8b bf       	out	0x3b, r24	; 59
 39a:	07 90       	elpm	r0, Z+
 39c:	f6 91       	elpm	r31, Z
 39e:	e0 2d       	mov	r30, r0
 3a0:	19 94       	eijmp

000003a2 <puts>:
 3a2:	0f 93       	push	r16
 3a4:	1f 93       	push	r17
 3a6:	cf 93       	push	r28
 3a8:	df 93       	push	r29
 3aa:	e0 91 74 02 	lds	r30, 0x0274	; 0x800274 <__iob+0x2>
 3ae:	f0 91 75 02 	lds	r31, 0x0275	; 0x800275 <__iob+0x3>
 3b2:	23 81       	ldd	r18, Z+3	; 0x03
 3b4:	21 ff       	sbrs	r18, 1
 3b6:	1b c0       	rjmp	.+54     	; 0x3ee <puts+0x4c>
 3b8:	8c 01       	movw	r16, r24
 3ba:	d0 e0       	ldi	r29, 0x00	; 0
 3bc:	c0 e0       	ldi	r28, 0x00	; 0
 3be:	f8 01       	movw	r30, r16
 3c0:	81 91       	ld	r24, Z+
 3c2:	8f 01       	movw	r16, r30
 3c4:	60 91 74 02 	lds	r22, 0x0274	; 0x800274 <__iob+0x2>
 3c8:	70 91 75 02 	lds	r23, 0x0275	; 0x800275 <__iob+0x3>
 3cc:	db 01       	movw	r26, r22
 3ce:	18 96       	adiw	r26, 0x08	; 8
 3d0:	ed 91       	ld	r30, X+
 3d2:	fc 91       	ld	r31, X
 3d4:	19 97       	sbiw	r26, 0x09	; 9
 3d6:	88 23       	and	r24, r24
 3d8:	31 f0       	breq	.+12     	; 0x3e6 <puts+0x44>
 3da:	19 95       	eicall
 3dc:	89 2b       	or	r24, r25
 3de:	79 f3       	breq	.-34     	; 0x3be <puts+0x1c>
 3e0:	df ef       	ldi	r29, 0xFF	; 255
 3e2:	cf ef       	ldi	r28, 0xFF	; 255
 3e4:	ec cf       	rjmp	.-40     	; 0x3be <puts+0x1c>
 3e6:	8a e0       	ldi	r24, 0x0A	; 10
 3e8:	19 95       	eicall
 3ea:	89 2b       	or	r24, r25
 3ec:	19 f0       	breq	.+6      	; 0x3f4 <puts+0x52>
 3ee:	8f ef       	ldi	r24, 0xFF	; 255
 3f0:	9f ef       	ldi	r25, 0xFF	; 255
 3f2:	02 c0       	rjmp	.+4      	; 0x3f8 <puts+0x56>
 3f4:	8d 2f       	mov	r24, r29
 3f6:	9c 2f       	mov	r25, r28
 3f8:	df 91       	pop	r29
 3fa:	cf 91       	pop	r28
 3fc:	1f 91       	pop	r17
 3fe:	0f 91       	pop	r16
 400:	08 95       	ret

00000402 <_exit>:
 402:	f8 94       	cli

00000404 <__stop_program>:
 404:	ff cf       	rjmp	.-2      	; 0x404 <__stop_program>
