=====
SETUP
6.436
8.105
14.541
clock_ibuf
0.000
0.587
tx/tx_0/cntReg_4_s0
4.775
5.081
tx/tx_0/n113_s2
5.390
5.796
tx/tx_0/_T_s1
6.105
6.568
tx/tx_0/_T_s4
6.887
7.293
tx/tx_0/shiftReg_8_s0
8.105
=====
SETUP
6.497
8.013
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_25_s0
8.013
=====
SETUP
6.497
8.013
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_26_s0
8.013
=====
SETUP
6.497
8.013
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_27_s0
8.013
=====
SETUP
6.497
8.013
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_28_s0
8.013
=====
SETUP
6.497
8.013
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_29_s0
8.013
=====
SETUP
6.497
8.013
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_30_s0
8.013
=====
SETUP
6.504
8.013
14.517
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_31_s0
8.013
=====
SETUP
6.561
8.201
14.762
clock_ibuf
0.000
0.587
cntReg_4_s1
4.793
5.099
_T_3_s2
5.672
6.078
_T_3_s1
6.634
7.097
n247_s1
7.795
8.201
cntReg_3_s1
8.201
=====
SETUP
6.662
7.840
14.502
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_19_s0
7.840
=====
SETUP
6.662
7.840
14.502
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_20_s0
7.840
=====
SETUP
6.662
7.840
14.502
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_21_s0
7.840
=====
SETUP
6.662
7.840
14.502
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_22_s0
7.840
=====
SETUP
6.662
7.840
14.502
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_23_s0
7.840
=====
SETUP
6.662
7.840
14.502
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_24_s0
7.840
=====
SETUP
6.669
7.840
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_13_s0
7.840
=====
SETUP
6.669
7.840
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_14_s0
7.840
=====
SETUP
6.669
7.840
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_15_s0
7.840
=====
SETUP
6.669
7.840
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_16_s0
7.840
=====
SETUP
6.669
7.840
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_17_s0
7.840
=====
SETUP
6.669
7.840
14.509
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_18_s0
7.840
=====
SETUP
6.721
8.041
14.762
clock_ibuf
0.000
0.587
cntReg_4_s1
4.793
5.099
_T_3_s2
5.672
6.078
_T_3_s1
6.634
7.097
n245_s1
7.676
8.041
cntReg_5_s1
8.041
=====
SETUP
6.727
7.750
14.477
clock_ibuf
0.000
0.587
tx/tx_0/cntReg_14_s0
4.784
5.090
tx/tx_0/_T_14_18_s5
5.597
6.003
tx/tx_0/_T_s2
6.145
6.551
tx/tx_0/n228_s0
6.693
7.099
tx/tx_0/cntReg_1_s0
7.750
=====
SETUP
6.760
7.748
14.508
clock_ibuf
0.000
0.587
cnt_19_s0
4.800
5.106
n411_s9
5.602
6.065
n411_s3
6.372
6.778
n411_s0
6.916
7.322
cnt_0_s0
7.748
=====
SETUP
6.855
7.907
14.762
clock_ibuf
0.000
0.587
cntReg_4_s1
4.793
5.099
_T_3_s2
5.672
6.078
_T_3_s1
6.634
7.097
n248_s2
7.676
7.907
cntReg_2_s1
7.907
=====
HOLD
0.299
2.961
2.662
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_12_s0
2.661
2.802
tx/tx_0/_T_14_12_s4
2.808
2.961
tx/tx_0/cntReg_12_s0
2.961
=====
HOLD
0.299
2.967
2.668
clock_ibuf
0.000
0.581
cntReg_4_s1
2.667
2.808
n246_s1
2.814
2.967
cntReg_4_s1
2.967
=====
HOLD
0.299
2.981
2.682
clock_ibuf
0.000
0.581
cnt_0_s0
2.681
2.822
_T_8_0_s2
2.828
2.981
cnt_0_s0
2.981
=====
HOLD
0.299
2.960
2.661
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_8_s0
2.660
2.801
tx/tx_0/n113_s1
2.807
2.960
tx/tx_0/cntReg_8_s0
2.960
=====
HOLD
0.302
2.963
2.661
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_5_s0
2.660
2.801
tx/tx_0/n116_s1
2.810
2.963
tx/tx_0/cntReg_5_s0
2.963
=====
HOLD
0.302
2.959
2.657
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_4_s0
2.656
2.797
tx/tx_0/n117_s1
2.806
2.959
tx/tx_0/cntReg_4_s0
2.959
=====
HOLD
0.352
3.010
2.658
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_10_s0
2.657
2.798
tx/tx_0/_T_14_10_s4
2.804
3.010
tx/tx_0/cntReg_10_s0
3.010
=====
HOLD
0.352
3.038
2.686
clock_ibuf
0.000
0.581
cntReg_7_s1
2.685
2.826
n243_s1
2.832
3.038
cntReg_7_s1
3.038
=====
HOLD
0.359
3.025
2.666
clock_ibuf
0.000
0.581
tx/tx_0/shiftReg_3_s0
2.665
2.806
tx/tx_0/n77_s0
2.872
3.025
tx/tx_0/shiftReg_2_s0
3.025
=====
HOLD
0.359
3.025
2.666
clock_ibuf
0.000
0.581
tx/tx_0/shiftReg_5_s0
2.665
2.806
tx/tx_0/n75_s0
2.872
3.025
tx/tx_0/shiftReg_4_s0
3.025
=====
HOLD
0.359
3.025
2.666
clock_ibuf
0.000
0.581
tx/tx_0/shiftReg_7_s0
2.665
2.806
tx/tx_0/n73_s0
2.872
3.025
tx/tx_0/shiftReg_6_s0
3.025
=====
HOLD
0.362
3.020
2.658
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_3_s0
2.657
2.798
tx/tx_0/_T_14_3_s4
2.867
3.020
tx/tx_0/cntReg_3_s0
3.020
=====
HOLD
0.362
3.020
2.658
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_11_s0
2.657
2.798
tx/tx_0/_T_14_11_s4
2.867
3.020
tx/tx_0/cntReg_11_s0
3.020
=====
HOLD
0.365
3.027
2.662
clock_ibuf
0.000
0.581
tx/tx_0/bitsReg_2_s0
2.661
2.802
tx/tx_0/n143_s1
2.874
3.027
tx/tx_0/bitsReg_2_s0
3.027
=====
HOLD
0.365
3.030
2.665
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_6_s0
2.664
2.805
tx/tx_0/n114_s1
2.877
3.030
tx/tx_0/cntReg_7_s0
3.030
=====
HOLD
0.365
3.051
2.686
clock_ibuf
0.000
0.581
cntReg_0_s1
2.685
2.826
n250_s2
2.898
3.051
cntReg_0_s1
3.051
=====
HOLD
0.365
3.051
2.686
clock_ibuf
0.000
0.581
cntReg_0_s1
2.685
2.826
n249_s1
2.898
3.051
cntReg_1_s1
3.051
=====
HOLD
0.368
3.054
2.686
clock_ibuf
0.000
0.581
cntReg_3_s1
2.685
2.826
n247_s1
2.901
3.054
cntReg_3_s1
3.054
=====
HOLD
0.368
3.030
2.662
clock_ibuf
0.000
0.581
tx/tx_0/bitsReg_1_s0
2.661
2.802
tx/tx_0/n144_s2
2.877
3.030
tx/tx_0/bitsReg_1_s0
3.030
=====
HOLD
0.368
3.030
2.662
clock_ibuf
0.000
0.581
tx/tx_0/bitsReg_1_s0
2.661
2.802
tx/tx_0/n142_s2
2.877
3.030
tx/tx_0/bitsReg_3_s0
3.030
=====
HOLD
0.374
3.020
2.646
clock_ibuf
0.000
0.581
tx/tx_0/shiftReg_1_s0
2.665
2.806
tx/tx_0/n79_s1
2.872
3.020
tx/tx_0/shiftReg_0_s0
3.020
=====
HOLD
0.393
3.058
2.665
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_5_s0
2.660
2.804
tx/tx_0/_T_14_6_s5
2.905
3.058
tx/tx_0/cntReg_6_s0
3.058
=====
HOLD
0.394
3.056
2.662
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_13_s0
2.661
2.802
tx/tx_0/_T_14_13_s4
2.808
3.056
tx/tx_0/cntReg_13_s0
3.056
=====
HOLD
0.397
3.058
2.661
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_0_s0
2.660
2.801
tx/tx_0/n121_s2
2.810
3.058
tx/tx_0/cntReg_0_s0
3.058
=====
HOLD
0.397
3.059
2.662
clock_ibuf
0.000
0.581
tx/tx_0/cntReg_14_s0
2.661
2.802
tx/tx_0/_T_14_14_s4
2.811
3.059
tx/tx_0/cntReg_14_s0
3.059
