$date
	Sun Dec  1 15:24:58 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module circuit_5_41_tb $end
$var wire 1 ! y_out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module c1 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' x $end
$var reg 3 ( nextstate [2:0] $end
$var reg 3 ) state [2:0] $end
$var reg 1 * y_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
bx )
bx (
0'
x&
0%
0$
x#
0"
0!
$end
#2
1#
1&
#5
b11 (
b0 )
0#
0&
1"
1%
#9
1#
1&
#10
0"
0%
#15
b1 (
b11 )
1"
1%
#19
1*
1!
b10 (
1$
1'
#20
0"
0%
#25
b0 (
1*
1!
b10 )
1"
1%
#30
0"
0%
#35
b100 (
1*
1!
b0 )
1"
1%
#40
0"
0%
#45
b11 (
0*
0!
b100 )
1"
1%
#50
0"
0%
#55
1*
1!
b10 (
b11 )
1"
1%
#60
0"
0%
#65
b0 (
1*
1!
b10 )
1"
1%
#70
0"
0%
#75
b100 (
1*
1!
b0 )
1"
1%
#80
0"
0%
#85
b11 (
0*
0!
b100 )
1"
1%
#90
0"
0%
#95
1*
1!
b10 (
b11 )
1"
1%
#100
0"
0%
#105
b0 (
1*
1!
b10 )
1"
1%
#110
0"
0%
#115
b100 (
1*
1!
b0 )
1"
1%
#119
b11 (
0*
0!
0$
0'
#120
0"
0%
#125
b1 (
b11 )
1"
1%
#130
0"
0%
#135
b1 (
b1 )
1"
1%
#140
0"
0%
#145
1"
1%
#150
0"
0%
#155
1"
1%
#160
0"
0%
#165
1"
1%
#170
0"
0%
#175
1"
1%
#180
0"
0%
#185
1"
1%
#190
0"
0%
#195
1"
1%
#200
0"
0%
