

================================================================
== Vitis HLS Report for 'read_test'
================================================================
* Date:           Mon Sep 19 22:55:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       78|       78|  1.560 us|  1.560 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    507|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    150|    -|
|Register         |        -|    -|     899|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     899|    689|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_30_fu_327_p2         |         +|   0|  0|  71|          64|           3|
    |empty_32_fu_353_p2         |         +|   0|  0|  71|          64|           4|
    |empty_34_fu_378_p2         |         +|   0|  0|  71|          64|           4|
    |empty_36_fu_403_p2         |         +|   0|  0|  71|          64|           5|
    |empty_38_fu_428_p2         |         +|   0|  0|  71|          64|           5|
    |empty_40_fu_453_p2         |         +|   0|  0|  71|          64|           5|
    |empty_42_fu_478_p2         |         +|   0|  0|  71|          64|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 507|         453|          37|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  48|          9|    1|          9|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9  |   9|          2|    1|          2|
    |ap_return                |   9|          2|   16|         32|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |m_axi_gmem_ARADDR        |  48|          9|   64|        576|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 150|         30|   86|        627|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |ap_return_preg               |  16|   0|   16|          0|
    |gmem_addr_1_read_reg_618     |  32|   0|   32|          0|
    |gmem_addr_1_reg_555          |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_623     |  32|   0|   32|          0|
    |gmem_addr_2_reg_561          |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_628     |  32|   0|   32|          0|
    |gmem_addr_3_reg_567          |  64|   0|   64|          0|
    |gmem_addr_4_read_reg_633     |  32|   0|   32|          0|
    |gmem_addr_4_reg_573          |  64|   0|   64|          0|
    |gmem_addr_5_read_reg_638     |  32|   0|   32|          0|
    |gmem_addr_5_reg_579          |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_643     |  32|   0|   32|          0|
    |gmem_addr_6_reg_585          |  64|   0|   64|          0|
    |gmem_addr_7_read_reg_648     |  32|   0|   32|          0|
    |gmem_addr_7_reg_591          |  64|   0|   64|          0|
    |gmem_addr_read_reg_602       |  32|   0|   32|          0|
    |inputDataInRam_read_reg_539  |  64|   0|   64|          0|
    |p_read_3_reg_597             |  16|   0|   16|          0|
    |zext_ln587_reg_607           |  16|   0|   64|         48|
    |p_read_3_reg_597             |  64|  32|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 899|  32|  899|         48|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_return            |  out|   16|  ap_ctrl_hs|       read_test|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|            gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|            gmem|       pointer|
|inputDataInRam       |   in|   64|     ap_none|  inputDataInRam|        scalar|
|p_read               |   in|   16|     ap_none|          p_read|        scalar|
|data_0_address0      |  out|    7|   ap_memory|          data_0|         array|
|data_0_ce0           |  out|    1|   ap_memory|          data_0|         array|
|data_0_we0           |  out|    1|   ap_memory|          data_0|         array|
|data_0_d0            |  out|   32|   ap_memory|          data_0|         array|
|data_1_address0      |  out|    7|   ap_memory|          data_1|         array|
|data_1_ce0           |  out|    1|   ap_memory|          data_1|         array|
|data_1_we0           |  out|    1|   ap_memory|          data_1|         array|
|data_1_d0            |  out|   32|   ap_memory|          data_1|         array|
|data_2_address0      |  out|    7|   ap_memory|          data_2|         array|
|data_2_ce0           |  out|    1|   ap_memory|          data_2|         array|
|data_2_we0           |  out|    1|   ap_memory|          data_2|         array|
|data_2_d0            |  out|   32|   ap_memory|          data_2|         array|
|data_3_address0      |  out|    7|   ap_memory|          data_3|         array|
|data_3_ce0           |  out|    1|   ap_memory|          data_3|         array|
|data_3_we0           |  out|    1|   ap_memory|          data_3|         array|
|data_3_d0            |  out|   32|   ap_memory|          data_3|         array|
|data_4_address0      |  out|    7|   ap_memory|          data_4|         array|
|data_4_ce0           |  out|    1|   ap_memory|          data_4|         array|
|data_4_we0           |  out|    1|   ap_memory|          data_4|         array|
|data_4_d0            |  out|   32|   ap_memory|          data_4|         array|
|data_5_address0      |  out|    7|   ap_memory|          data_5|         array|
|data_5_ce0           |  out|    1|   ap_memory|          data_5|         array|
|data_5_we0           |  out|    1|   ap_memory|          data_5|         array|
|data_5_d0            |  out|   32|   ap_memory|          data_5|         array|
|data_6_address0      |  out|    7|   ap_memory|          data_6|         array|
|data_6_ce0           |  out|    1|   ap_memory|          data_6|         array|
|data_6_we0           |  out|    1|   ap_memory|          data_6|         array|
|data_6_d0            |  out|   32|   ap_memory|          data_6|         array|
|data_7_address0      |  out|    7|   ap_memory|          data_7|         array|
|data_7_ce0           |  out|    1|   ap_memory|          data_7|         array|
|data_7_we0           |  out|    1|   ap_memory|          data_7|         array|
|data_7_d0            |  out|   32|   ap_memory|          data_7|         array|
+---------------------+-----+-----+------------+----------------+--------------+

