# SV_Synchronous_FIFO
A fully synthesizable, parameterized Synchronous FIFO design in SystemVerilog with a self-checking testbench.
