
RTOS-LCD-maxTouch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000afc4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040afc4  0040afc4  0001afc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  0040afcc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000c0f4  204009d0  0040b99c  000209d0  2**2
                  ALLOC
  4 .stack        00002004  2040cac4  00417a90  000209d0  2**0
                  ALLOC
  5 .heap         00000200  2040eac8  00419a94  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002cacf  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00005c5a  00000000  00000000  0004d526  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000dec2  00000000  00000000  00053180  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001338  00000000  00000000  00061042  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000015f0  00000000  00000000  0006237a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000f406  00000000  00000000  0006396a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00017ddb  00000000  00000000  00072d70  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009eb66  00000000  00000000  0008ab4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000437c  00000000  00000000  001296b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c8 ea 40 20 0d 1e 40 00 0b 1e 40 00 0b 1e 40 00     ..@ ..@...@...@.
  400010:	0b 1e 40 00 0b 1e 40 00 0b 1e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e5 21 40 00 0b 1e 40 00 00 00 00 00 85 22 40 00     .!@...@......"@.
  40003c:	ed 22 40 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     ."@...@...@...@.
  40004c:	09 40 40 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     .@@...@...@...@.
  40005c:	0b 1e 40 00 0b 1e 40 00 00 00 00 00 85 17 40 00     ..@...@.......@.
  40006c:	99 17 40 00 ad 17 40 00 0b 1e 40 00 0b 1e 40 00     ..@...@...@...@.
  40007c:	0b 1e 40 00 c1 17 40 00 d5 17 40 00 0b 1e 40 00     ..@...@...@...@.
  40008c:	0b 1e 40 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     ..@...@...@...@.
  40009c:	0b 1e 40 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     ..@...@...@...@.
  4000ac:	0b 1e 40 00 0b 1e 40 00 5d 02 40 00 0b 1e 40 00     ..@...@.].@...@.
  4000bc:	0b 1e 40 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     ..@...@...@...@.
  4000cc:	0b 1e 40 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     ..@...@...@...@.
  4000dc:	0b 1e 40 00 71 02 40 00 0b 1e 40 00 0b 1e 40 00     ..@.q.@...@...@.
  4000ec:	0b 1e 40 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     ..@...@...@...@.
  4000fc:	0b 1e 40 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     ..@...@...@...@.
  40010c:	0b 1e 40 00 0b 1e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     ......@...@...@.
  40012c:	0b 1e 40 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     ..@...@...@...@.
  40013c:	0b 1e 40 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     ..@...@...@...@.
  40014c:	0b 1e 40 00 0b 1e 40 00 0b 1e 40 00 0b 1e 40 00     ..@...@...@...@.
  40015c:	0b 1e 40 00 0b 1e 40 00 0b 1e 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009d0 	.word	0x204009d0
  400184:	00000000 	.word	0x00000000
  400188:	0040afcc 	.word	0x0040afcc

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	0040afcc 	.word	0x0040afcc
  4001c8:	204009d4 	.word	0x204009d4
  4001cc:	0040afcc 	.word	0x0040afcc
  4001d0:	00000000 	.word	0x00000000

004001d4 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4001d4:	b570      	push	{r4, r5, r6, lr}
  4001d6:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4001d8:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4001da:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4001dc:	4013      	ands	r3, r2
  4001de:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001e0:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4001e2:	4e1c      	ldr	r6, [pc, #112]	; (400254 <afec_process_callback+0x80>)
  4001e4:	4d1c      	ldr	r5, [pc, #112]	; (400258 <afec_process_callback+0x84>)
  4001e6:	42a8      	cmp	r0, r5
  4001e8:	bf14      	ite	ne
  4001ea:	2000      	movne	r0, #0
  4001ec:	2001      	moveq	r0, #1
  4001ee:	0105      	lsls	r5, r0, #4
  4001f0:	e00b      	b.n	40020a <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4001f2:	2c0e      	cmp	r4, #14
  4001f4:	d81e      	bhi.n	400234 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4001f6:	9a01      	ldr	r2, [sp, #4]
  4001f8:	f104 010c 	add.w	r1, r4, #12
  4001fc:	2301      	movs	r3, #1
  4001fe:	408b      	lsls	r3, r1
  400200:	4213      	tst	r3, r2
  400202:	d110      	bne.n	400226 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400204:	3401      	adds	r4, #1
  400206:	2c10      	cmp	r4, #16
  400208:	d022      	beq.n	400250 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40020a:	2c0b      	cmp	r4, #11
  40020c:	d8f1      	bhi.n	4001f2 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  40020e:	9a01      	ldr	r2, [sp, #4]
  400210:	2301      	movs	r3, #1
  400212:	40a3      	lsls	r3, r4
  400214:	4213      	tst	r3, r2
  400216:	d0f5      	beq.n	400204 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400218:	192b      	adds	r3, r5, r4
  40021a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40021e:	2b00      	cmp	r3, #0
  400220:	d0f0      	beq.n	400204 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400222:	4798      	blx	r3
  400224:	e7ee      	b.n	400204 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400226:	192b      	adds	r3, r5, r4
  400228:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40022c:	2b00      	cmp	r3, #0
  40022e:	d0e9      	beq.n	400204 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400230:	4798      	blx	r3
  400232:	e7e7      	b.n	400204 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400234:	9a01      	ldr	r2, [sp, #4]
  400236:	f104 010f 	add.w	r1, r4, #15
  40023a:	2301      	movs	r3, #1
  40023c:	408b      	lsls	r3, r1
  40023e:	4213      	tst	r3, r2
  400240:	d0e0      	beq.n	400204 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400242:	192b      	adds	r3, r5, r4
  400244:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400248:	2b00      	cmp	r3, #0
  40024a:	d0db      	beq.n	400204 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40024c:	4798      	blx	r3
  40024e:	e7d9      	b.n	400204 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400250:	b002      	add	sp, #8
  400252:	bd70      	pop	{r4, r5, r6, pc}
  400254:	2040c7b4 	.word	0x2040c7b4
  400258:	40064000 	.word	0x40064000

0040025c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  40025c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40025e:	4802      	ldr	r0, [pc, #8]	; (400268 <AFEC0_Handler+0xc>)
  400260:	4b02      	ldr	r3, [pc, #8]	; (40026c <AFEC0_Handler+0x10>)
  400262:	4798      	blx	r3
  400264:	bd08      	pop	{r3, pc}
  400266:	bf00      	nop
  400268:	4003c000 	.word	0x4003c000
  40026c:	004001d5 	.word	0x004001d5

00400270 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400270:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400272:	4802      	ldr	r0, [pc, #8]	; (40027c <AFEC1_Handler+0xc>)
  400274:	4b02      	ldr	r3, [pc, #8]	; (400280 <AFEC1_Handler+0x10>)
  400276:	4798      	blx	r3
  400278:	bd08      	pop	{r3, pc}
  40027a:	bf00      	nop
  40027c:	40064000 	.word	0x40064000
  400280:	004001d5 	.word	0x004001d5

00400284 <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  400284:	4b03      	ldr	r3, [pc, #12]	; (400294 <rtt_init+0x10>)
  400286:	681b      	ldr	r3, [r3, #0]
  400288:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  40028c:	4319      	orrs	r1, r3
  40028e:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  400290:	2000      	movs	r0, #0
  400292:	4770      	bx	lr
  400294:	204009ec 	.word	0x204009ec

00400298 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  400298:	b941      	cbnz	r1, 4002ac <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40029a:	4a09      	ldr	r2, [pc, #36]	; (4002c0 <rtt_sel_source+0x28>)
  40029c:	6813      	ldr	r3, [r2, #0]
  40029e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4002a2:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4002a4:	6802      	ldr	r2, [r0, #0]
  4002a6:	4313      	orrs	r3, r2
  4002a8:	6003      	str	r3, [r0, #0]
  4002aa:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4002ac:	4a04      	ldr	r2, [pc, #16]	; (4002c0 <rtt_sel_source+0x28>)
  4002ae:	6813      	ldr	r3, [r2, #0]
  4002b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4002b4:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4002b6:	6802      	ldr	r2, [r0, #0]
  4002b8:	4313      	orrs	r3, r2
  4002ba:	6003      	str	r3, [r0, #0]
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop
  4002c0:	204009ec 	.word	0x204009ec

004002c4 <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4002c4:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4002c6:	4b03      	ldr	r3, [pc, #12]	; (4002d4 <rtt_enable_interrupt+0x10>)
  4002c8:	681b      	ldr	r3, [r3, #0]
  4002ca:	4319      	orrs	r1, r3
  4002cc:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4002ce:	6001      	str	r1, [r0, #0]
  4002d0:	4770      	bx	lr
  4002d2:	bf00      	nop
  4002d4:	204009ec 	.word	0x204009ec

004002d8 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  4002d8:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  4002da:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4002de:	4b02      	ldr	r3, [pc, #8]	; (4002e8 <rtt_disable_interrupt+0x10>)
  4002e0:	681b      	ldr	r3, [r3, #0]
  4002e2:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  4002e4:	6001      	str	r1, [r0, #0]
  4002e6:	4770      	bx	lr
  4002e8:	204009ec 	.word	0x204009ec

004002ec <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  4002ec:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  4002ee:	6883      	ldr	r3, [r0, #8]
  4002f0:	429a      	cmp	r2, r3
  4002f2:	d003      	beq.n	4002fc <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  4002f4:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  4002f6:	6883      	ldr	r3, [r0, #8]
  4002f8:	4293      	cmp	r3, r2
  4002fa:	d1fb      	bne.n	4002f4 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  4002fc:	4618      	mov	r0, r3
  4002fe:	4770      	bx	lr

00400300 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400300:	68c0      	ldr	r0, [r0, #12]
}
  400302:	4770      	bx	lr

00400304 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  400304:	b570      	push	{r4, r5, r6, lr}
  400306:	4606      	mov	r6, r0
  400308:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  40030a:	6804      	ldr	r4, [r0, #0]
  40030c:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400310:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400314:	4809      	ldr	r0, [pc, #36]	; (40033c <rtt_write_alarm_time+0x38>)
  400316:	4b0a      	ldr	r3, [pc, #40]	; (400340 <rtt_write_alarm_time+0x3c>)
  400318:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  40031a:	b92d      	cbnz	r5, 400328 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  40031c:	f04f 33ff 	mov.w	r3, #4294967295
  400320:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  400322:	b924      	cbnz	r4, 40032e <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  400324:	2000      	movs	r0, #0
  400326:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400328:	3d01      	subs	r5, #1
  40032a:	6075      	str	r5, [r6, #4]
  40032c:	e7f9      	b.n	400322 <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  40032e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400332:	4802      	ldr	r0, [pc, #8]	; (40033c <rtt_write_alarm_time+0x38>)
  400334:	4b03      	ldr	r3, [pc, #12]	; (400344 <rtt_write_alarm_time+0x40>)
  400336:	4798      	blx	r3
  400338:	e7f4      	b.n	400324 <rtt_write_alarm_time+0x20>
  40033a:	bf00      	nop
  40033c:	400e1830 	.word	0x400e1830
  400340:	004002d9 	.word	0x004002d9
  400344:	004002c5 	.word	0x004002c5

00400348 <mxt_init>:
* to the maXTouch Xplained Pro.
*
* \param device Pointer to mxt_device struct
*/
void mxt_init(struct mxt_device *device)
{
  400348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40034c:	b09c      	sub	sp, #112	; 0x70
  40034e:	4604      	mov	r4, r0
  enum status_code status;

  /* T8 configuration object data */
  uint8_t t8_object[] = {
  400350:	4d48      	ldr	r5, [pc, #288]	; (400474 <mxt_init+0x12c>)
  400352:	ab19      	add	r3, sp, #100	; 0x64
  400354:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  400358:	c303      	stmia	r3!, {r0, r1}
  40035a:	801a      	strh	r2, [r3, #0]
    0x0d, 0x00, 0x05, 0x0a, 0x4b, 0x00, 0x00,
    0x00, 0x32, 0x19
  };

  /* T9 configuration object data */
  uint8_t t9_object[] = {
  40035c:	ae10      	add	r6, sp, #64	; 0x40
  40035e:	f105 070c 	add.w	r7, r5, #12
  400362:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
  400364:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  400366:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
  400368:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  40036a:	683b      	ldr	r3, [r7, #0]
  40036c:	6033      	str	r3, [r6, #0]
    0x00, 0x00, 0x00, 0x0A, 0x00, 0x00, 0x02,
    0x02
  };

  /* T46 configuration object data */
  uint8_t t46_object[] = {
  40036e:	ab0d      	add	r3, sp, #52	; 0x34
  400370:	f105 0230 	add.w	r2, r5, #48	; 0x30
  400374:	ca07      	ldmia	r2, {r0, r1, r2}
  400376:	c303      	stmia	r3!, {r0, r1}
  400378:	701a      	strb	r2, [r3, #0]
    0x00, 0x00, 0x18, 0x18, 0x00, 0x00, 0x03,
    0x00, 0x00
  };
  
  /* T56 configuration object data */
  uint8_t t56_object[] = {
  40037a:	ae04      	add	r6, sp, #16
  40037c:	353c      	adds	r5, #60	; 0x3c
  40037e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400380:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  400382:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400384:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  400386:	682b      	ldr	r3, [r5, #0]
  400388:	7033      	strb	r3, [r6, #0]
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00
  };

  /* TWI configuration */
  twihs_master_options_t twi_opt = {
  40038a:	2500      	movs	r5, #0
  40038c:	9503      	str	r5, [sp, #12]
  40038e:	4b3a      	ldr	r3, [pc, #232]	; (400478 <mxt_init+0x130>)
  400390:	9302      	str	r3, [sp, #8]
  400392:	274a      	movs	r7, #74	; 0x4a
  400394:	f88d 700c 	strb.w	r7, [sp, #12]
typedef twihs_packet_t twihs_package_t;

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
  400398:	4b38      	ldr	r3, [pc, #224]	; (40047c <mxt_init+0x134>)
  40039a:	9301      	str	r3, [sp, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40039c:	2013      	movs	r0, #19
  40039e:	4b38      	ldr	r3, [pc, #224]	; (400480 <mxt_init+0x138>)
  4003a0:	4798      	blx	r3
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  4003a2:	4e38      	ldr	r6, [pc, #224]	; (400484 <mxt_init+0x13c>)
  4003a4:	a901      	add	r1, sp, #4
  4003a6:	4630      	mov	r0, r6
  4003a8:	4b37      	ldr	r3, [pc, #220]	; (400488 <mxt_init+0x140>)
  4003aa:	4798      	blx	r3

  status = (enum status_code)twihs_master_setup(MAXTOUCH_TWI_INTERFACE, &twi_opt);
  Assert(status == STATUS_OK);

  /* Initialize the maXTouch device */
  status = mxt_init_device(device, MAXTOUCH_TWI_INTERFACE,
  4003ac:	2302      	movs	r3, #2
  4003ae:	463a      	mov	r2, r7
  4003b0:	4631      	mov	r1, r6
  4003b2:	4620      	mov	r0, r4
  4003b4:	4e35      	ldr	r6, [pc, #212]	; (40048c <mxt_init+0x144>)
  4003b6:	47b0      	blx	r6
  MAXTOUCH_TWI_ADDRESS, MAXTOUCH_XPRO_CHG_PIO);
  Assert(status == STATUS_OK);

  /* Issue soft reset of maXTouch device by writing a non-zero value to
  * the reset register */
  mxt_write_config_reg(device, mxt_get_object_address(device,
  4003b8:	462a      	mov	r2, r5
  4003ba:	2106      	movs	r1, #6
  4003bc:	4620      	mov	r0, r4
  4003be:	4e34      	ldr	r6, [pc, #208]	; (400490 <mxt_init+0x148>)
  4003c0:	47b0      	blx	r6
  4003c2:	2201      	movs	r2, #1
  4003c4:	4601      	mov	r1, r0
  4003c6:	4620      	mov	r0, r4
  4003c8:	4f32      	ldr	r7, [pc, #200]	; (400494 <mxt_init+0x14c>)
  4003ca:	47b8      	blx	r7
  MXT_GEN_COMMANDPROCESSOR_T6, 0)
  + MXT_GEN_COMMANDPROCESSOR_RESET, 0x01);

  /* Wait for the reset of the device to complete */
  delay_ms(MXT_RESET_TIME);
  4003cc:	4832      	ldr	r0, [pc, #200]	; (400498 <mxt_init+0x150>)
  4003ce:	4b33      	ldr	r3, [pc, #204]	; (40049c <mxt_init+0x154>)
  4003d0:	4798      	blx	r3

  /* Write data to configuration registers in T7 configuration object */
  mxt_write_config_reg(device, mxt_get_object_address(device,
  4003d2:	462a      	mov	r2, r5
  4003d4:	2107      	movs	r1, #7
  4003d6:	4620      	mov	r0, r4
  4003d8:	47b0      	blx	r6
  4003da:	2220      	movs	r2, #32
  4003dc:	4601      	mov	r1, r0
  4003de:	4620      	mov	r0, r4
  4003e0:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 0, 0x20);
  mxt_write_config_reg(device, mxt_get_object_address(device,
  4003e2:	462a      	mov	r2, r5
  4003e4:	2107      	movs	r1, #7
  4003e6:	4620      	mov	r0, r4
  4003e8:	47b0      	blx	r6
  4003ea:	1c41      	adds	r1, r0, #1
  4003ec:	2210      	movs	r2, #16
  4003ee:	b289      	uxth	r1, r1
  4003f0:	4620      	mov	r0, r4
  4003f2:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 1, 0x10);
  mxt_write_config_reg(device, mxt_get_object_address(device,
  4003f4:	462a      	mov	r2, r5
  4003f6:	2107      	movs	r1, #7
  4003f8:	4620      	mov	r0, r4
  4003fa:	47b0      	blx	r6
  4003fc:	1c81      	adds	r1, r0, #2
  4003fe:	224b      	movs	r2, #75	; 0x4b
  400400:	b289      	uxth	r1, r1
  400402:	4620      	mov	r0, r4
  400404:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 2, 0x4b);
  mxt_write_config_reg(device, mxt_get_object_address(device,
  400406:	462a      	mov	r2, r5
  400408:	2107      	movs	r1, #7
  40040a:	4620      	mov	r0, r4
  40040c:	47b0      	blx	r6
  40040e:	1cc1      	adds	r1, r0, #3
  400410:	2284      	movs	r2, #132	; 0x84
  400412:	b289      	uxth	r1, r1
  400414:	4620      	mov	r0, r4
  400416:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 3, 0x84);

  /* Write predefined configuration data to configuration objects */
  mxt_write_config_object(device, mxt_get_object_address(device,
  400418:	462a      	mov	r2, r5
  40041a:	2108      	movs	r1, #8
  40041c:	4620      	mov	r0, r4
  40041e:	47b0      	blx	r6
  400420:	aa19      	add	r2, sp, #100	; 0x64
  400422:	4601      	mov	r1, r0
  400424:	4620      	mov	r0, r4
  400426:	f8df 8078 	ldr.w	r8, [pc, #120]	; 4004a0 <mxt_init+0x158>
  40042a:	47c0      	blx	r8
  MXT_GEN_ACQUISITIONCONFIG_T8, 0), &t8_object);
  mxt_write_config_object(device, mxt_get_object_address(device,
  40042c:	462a      	mov	r2, r5
  40042e:	2109      	movs	r1, #9
  400430:	4620      	mov	r0, r4
  400432:	47b0      	blx	r6
  400434:	aa10      	add	r2, sp, #64	; 0x40
  400436:	4601      	mov	r1, r0
  400438:	4620      	mov	r0, r4
  40043a:	47c0      	blx	r8
  MXT_TOUCH_MULTITOUCHSCREEN_T9, 0), &t9_object);
  mxt_write_config_object(device, mxt_get_object_address(device,
  40043c:	462a      	mov	r2, r5
  40043e:	212e      	movs	r1, #46	; 0x2e
  400440:	4620      	mov	r0, r4
  400442:	47b0      	blx	r6
  400444:	aa0d      	add	r2, sp, #52	; 0x34
  400446:	4601      	mov	r1, r0
  400448:	4620      	mov	r0, r4
  40044a:	47c0      	blx	r8
  MXT_SPT_CTE_CONFIGURATION_T46, 0), &t46_object);
  mxt_write_config_object(device, mxt_get_object_address(device,
  40044c:	462a      	mov	r2, r5
  40044e:	2138      	movs	r1, #56	; 0x38
  400450:	4620      	mov	r0, r4
  400452:	47b0      	blx	r6
  400454:	aa04      	add	r2, sp, #16
  400456:	4601      	mov	r1, r0
  400458:	4620      	mov	r0, r4
  40045a:	47c0      	blx	r8
  MXT_PROCI_SHIELDLESS_T56, 0), &t56_object);

  /* Issue recalibration command to maXTouch device by writing a non-zero
  * value to the calibrate register */
  mxt_write_config_reg(device, mxt_get_object_address(device,
  40045c:	462a      	mov	r2, r5
  40045e:	2106      	movs	r1, #6
  400460:	4620      	mov	r0, r4
  400462:	47b0      	blx	r6
  400464:	1c81      	adds	r1, r0, #2
  400466:	2201      	movs	r2, #1
  400468:	b289      	uxth	r1, r1
  40046a:	4620      	mov	r0, r4
  40046c:	47b8      	blx	r7
  MXT_GEN_COMMANDPROCESSOR_T6, 0)
  + MXT_GEN_COMMANDPROCESSOR_CALIBRATE, 0x01);
  40046e:	b01c      	add	sp, #112	; 0x70
  400470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400474:	0040ab88 	.word	0x0040ab88
  400478:	00061a80 	.word	0x00061a80
  40047c:	08f0d180 	.word	0x08f0d180
  400480:	00401909 	.word	0x00401909
  400484:	40018000 	.word	0x40018000
  400488:	00401b55 	.word	0x00401b55
  40048c:	004004a5 	.word	0x004004a5
  400490:	0040073d 	.word	0x0040073d
  400494:	004007f5 	.word	0x004007f5
  400498:	003228d8 	.word	0x003228d8
  40049c:	20400001 	.word	0x20400001
  4004a0:	0040077d 	.word	0x0040077d

004004a4 <mxt_init_device>:
 * \param chgpin IOPORT pin instance attached to the maXTouch device's /CHG pin
 * \return Operation result status code
 */
status_code_t mxt_init_device(struct mxt_device *device,
		twihs_master_t interface, uint8_t chip_adr, uint32_t chgpin)
{
  4004a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4004a6:	b087      	sub	sp, #28
  4004a8:	4604      	mov	r4, r0
  4004aa:	460e      	mov	r6, r1
  4004ac:	4617      	mov	r7, r2
	int8_t status;

	/* Set TWI interface, TWI address and CHG-pin of the maXTouch device. */
	device->interface = interface;
  4004ae:	6081      	str	r1, [r0, #8]
	device->mxt_chip_adr = chip_adr;
  4004b0:	7302      	strb	r2, [r0, #12]
	device->chgpin = chgpin;
  4004b2:	6183      	str	r3, [r0, #24]
	device->handler = NULL;
  4004b4:	2500      	movs	r5, #0
  4004b6:	6105      	str	r5, [r0, #16]
			malloc(sizeof(struct mxt_info_object));
  4004b8:	2007      	movs	r0, #7
  4004ba:	4b9d      	ldr	r3, [pc, #628]	; (400730 <mxt_init_device+0x28c>)
  4004bc:	4798      	blx	r3
	device->info_object = (struct mxt_info_object *)
  4004be:	6020      	str	r0, [r4, #0]
	twihs_package_t packet = {
  4004c0:	9501      	str	r5, [sp, #4]
  4004c2:	9505      	str	r5, [sp, #20]
  4004c4:	2302      	movs	r3, #2
  4004c6:	9302      	str	r3, [sp, #8]
  4004c8:	9003      	str	r0, [sp, #12]
  4004ca:	2307      	movs	r3, #7
  4004cc:	9304      	str	r3, [sp, #16]
  4004ce:	f88d 7014 	strb.w	r7, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  4004d2:	a901      	add	r1, sp, #4
  4004d4:	4630      	mov	r0, r6
  4004d6:	4b97      	ldr	r3, [pc, #604]	; (400734 <mxt_init_device+0x290>)
  4004d8:	4798      	blx	r3
  4004da:	1b40      	subs	r0, r0, r5
  4004dc:	bf18      	it	ne
  4004de:	2001      	movne	r0, #1
  4004e0:	4240      	negs	r0, r0
	if ((status = mxt_read_id_block(device)) != STATUS_OK) {
  4004e2:	b108      	cbz	r0, 4004e8 <mxt_init_device+0x44>
	}

	device->multitouch_report_offset = status;

	return STATUS_OK;
}
  4004e4:	b007      	add	sp, #28
  4004e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			malloc(device->info_object->obj_count *
  4004e8:	6825      	ldr	r5, [r4, #0]
  4004ea:	79a8      	ldrb	r0, [r5, #6]
  4004ec:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  4004f0:	0040      	lsls	r0, r0, #1
  4004f2:	4b8f      	ldr	r3, [pc, #572]	; (400730 <mxt_init_device+0x28c>)
  4004f4:	4798      	blx	r3
	device->object_list = (struct mxt_object *)
  4004f6:	6060      	str	r0, [r4, #4]
	twihs_package_t packet = {
  4004f8:	2300      	movs	r3, #0
  4004fa:	9301      	str	r3, [sp, #4]
  4004fc:	9304      	str	r3, [sp, #16]
  4004fe:	9305      	str	r3, [sp, #20]
  400500:	2307      	movs	r3, #7
  400502:	f88d 3004 	strb.w	r3, [sp, #4]
  400506:	2302      	movs	r3, #2
  400508:	9302      	str	r3, [sp, #8]
  40050a:	9003      	str	r0, [sp, #12]
		.length       = device->info_object->obj_count *
  40050c:	79ab      	ldrb	r3, [r5, #6]
  40050e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400512:	005b      	lsls	r3, r3, #1
	twihs_package_t packet = {
  400514:	9304      	str	r3, [sp, #16]
  400516:	7b23      	ldrb	r3, [r4, #12]
  400518:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  40051c:	a901      	add	r1, sp, #4
  40051e:	68a0      	ldr	r0, [r4, #8]
  400520:	4b84      	ldr	r3, [pc, #528]	; (400734 <mxt_init_device+0x290>)
  400522:	4798      	blx	r3
  400524:	3000      	adds	r0, #0
  400526:	bf18      	it	ne
  400528:	2001      	movne	r0, #1
  40052a:	4240      	negs	r0, r0
	if (status != STATUS_OK) {
  40052c:	2800      	cmp	r0, #0
  40052e:	d1d9      	bne.n	4004e4 <mxt_init_device+0x40>
	uint8_t *id_pointer = (uint8_t *)device->info_object;
  400530:	6827      	ldr	r7, [r4, #0]
	uint8_t *objects_pointer = (uint8_t *)device->object_list;
  400532:	6860      	ldr	r0, [r4, #4]
			(device->info_object->obj_count *
  400534:	79bb      	ldrb	r3, [r7, #6]
  400536:	eb03 0643 	add.w	r6, r3, r3, lsl #1
  40053a:	0076      	lsls	r6, r6, #1
	crc_area_size = MXT_ID_BLOCK_SIZE +
  40053c:	3607      	adds	r6, #7
  40053e:	b2b6      	uxth	r6, r6
  400540:	463a      	mov	r2, r7
  400542:	3706      	adds	r7, #6
	uint32_t crc_tmp = 0;
  400544:	2100      	movs	r1, #0
		result ^= crcpoly;
  400546:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 400738 <mxt_init_device+0x294>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  40054a:	f892 e001 	ldrb.w	lr, [r2, #1]
  40054e:	7815      	ldrb	r5, [r2, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  400550:	ea45 250e 	orr.w	r5, r5, lr, lsl #8
  400554:	ea85 0141 	eor.w	r1, r5, r1, lsl #1
	if (result & 0x1000000) {
  400558:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
		result ^= crcpoly;
  40055c:	bf18      	it	ne
  40055e:	ea81 010c 	eorne.w	r1, r1, ip
  400562:	3202      	adds	r2, #2
	for (i = 0; i < MXT_ID_BLOCK_SIZE - 1; i += 2) {
  400564:	42ba      	cmp	r2, r7
  400566:	d1f0      	bne.n	40054a <mxt_init_device+0xa6>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  400568:	7802      	ldrb	r2, [r0, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  40056a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40056e:	ea83 0241 	eor.w	r2, r3, r1, lsl #1
	if (result & 0x1000000) {
  400572:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  400576:	d003      	beq.n	400580 <mxt_init_device+0xdc>
		result ^= crcpoly;
  400578:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  40057c:	f082 021b 	eor.w	r2, r2, #27
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  400580:	f1a6 0708 	sub.w	r7, r6, #8
  400584:	2f01      	cmp	r7, #1
  400586:	dd12      	ble.n	4005ae <mxt_init_device+0x10a>
  400588:	2301      	movs	r3, #1
		result ^= crcpoly;
  40058a:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 400738 <mxt_init_device+0x294>
		crc_tmp = mxt_crc_24(crc_tmp, objects_pointer[i],
  40058e:	18c1      	adds	r1, r0, r3
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  400590:	784d      	ldrb	r5, [r1, #1]
  400592:	5cc1      	ldrb	r1, [r0, r3]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  400594:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  400598:	ea81 0242 	eor.w	r2, r1, r2, lsl #1
	if (result & 0x1000000) {
  40059c:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
		result ^= crcpoly;
  4005a0:	bf18      	it	ne
  4005a2:	ea82 020e 	eorne.w	r2, r2, lr
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  4005a6:	3302      	adds	r3, #2
  4005a8:	b29b      	uxth	r3, r3
  4005aa:	42bb      	cmp	r3, r7
  4005ac:	dbef      	blt.n	40058e <mxt_init_device+0xea>
	crc_tmp = mxt_crc_24(crc_tmp,
  4005ae:	4430      	add	r0, r6
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4005b0:	f810 3c08 	ldrb.w	r3, [r0, #-8]
  4005b4:	ea83 0242 	eor.w	r2, r3, r2, lsl #1
	if (result & 0x1000000) {
  4005b8:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4005bc:	d003      	beq.n	4005c6 <mxt_init_device+0x122>
		result ^= crcpoly;
  4005be:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  4005c2:	f082 021b 	eor.w	r2, r2, #27
	*crc = (crc_tmp & 0x00FFFFFF);
  4005c6:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	twihs_package_t packet = {
  4005ca:	2300      	movs	r3, #0
  4005cc:	9301      	str	r3, [sp, #4]
  4005ce:	9305      	str	r3, [sp, #20]
  4005d0:	f88d 6004 	strb.w	r6, [sp, #4]
  4005d4:	0a36      	lsrs	r6, r6, #8
  4005d6:	f88d 6005 	strb.w	r6, [sp, #5]
  4005da:	2302      	movs	r3, #2
  4005dc:	9302      	str	r3, [sp, #8]
  4005de:	f8cd d00c 	str.w	sp, [sp, #12]
  4005e2:	2303      	movs	r3, #3
  4005e4:	9304      	str	r3, [sp, #16]
  4005e6:	7b23      	ldrb	r3, [r4, #12]
  4005e8:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  4005ec:	a901      	add	r1, sp, #4
  4005ee:	68a0      	ldr	r0, [r4, #8]
  4005f0:	4b50      	ldr	r3, [pc, #320]	; (400734 <mxt_init_device+0x290>)
  4005f2:	4798      	blx	r3
  4005f4:	b328      	cbz	r0, 400642 <mxt_init_device+0x19e>
		return ERR_IO_ERROR;
  4005f6:	f04f 33ff 	mov.w	r3, #4294967295
	if (crc_calculated != crc_read) {
  4005fa:	42ab      	cmp	r3, r5
  4005fc:	f040 808b 	bne.w	400716 <mxt_init_device+0x272>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400600:	6825      	ldr	r5, [r4, #0]
  400602:	79a8      	ldrb	r0, [r5, #6]
  400604:	b198      	cbz	r0, 40062e <mxt_init_device+0x18a>
  400606:	2300      	movs	r3, #0
  400608:	3301      	adds	r3, #1
  40060a:	b2da      	uxtb	r2, r3
  40060c:	4290      	cmp	r0, r2
  40060e:	d8fb      	bhi.n	400608 <mxt_init_device+0x164>
		tot_report_ids += (device->object_list[i].num_report_ids);
  400610:	6862      	ldr	r2, [r4, #4]
  400612:	1e43      	subs	r3, r0, #1
  400614:	b2db      	uxtb	r3, r3
  400616:	3301      	adds	r3, #1
  400618:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40061c:	eb02 0143 	add.w	r1, r2, r3, lsl #1
  400620:	2000      	movs	r0, #0
  400622:	7953      	ldrb	r3, [r2, #5]
  400624:	4418      	add	r0, r3
  400626:	b2c0      	uxtb	r0, r0
  400628:	3206      	adds	r2, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40062a:	4291      	cmp	r1, r2
  40062c:	d1f9      	bne.n	400622 <mxt_init_device+0x17e>
			malloc(sizeof(struct mxt_report_id_map) *
  40062e:	0040      	lsls	r0, r0, #1
  400630:	4b3f      	ldr	r3, [pc, #252]	; (400730 <mxt_init_device+0x28c>)
  400632:	4798      	blx	r3
	device->report_id_map = (struct mxt_report_id_map *)
  400634:	6160      	str	r0, [r4, #20]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400636:	79ab      	ldrb	r3, [r5, #6]
  400638:	b173      	cbz	r3, 400658 <mxt_init_device+0x1b4>
  40063a:	2700      	movs	r7, #0
  40063c:	2601      	movs	r6, #1
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40063e:	46be      	mov	lr, r7
  400640:	e037      	b.n	4006b2 <mxt_init_device+0x20e>
		return ((uint32_t)crc[2] << 16) | ((uint16_t)crc[1] << 8) | crc[0];
  400642:	f89d 2002 	ldrb.w	r2, [sp, #2]
  400646:	f89d 3000 	ldrb.w	r3, [sp]
  40064a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40064e:	f89d 2001 	ldrb.w	r2, [sp, #1]
  400652:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400656:	e7d0      	b.n	4005fa <mxt_init_device+0x156>
		return ERR_BAD_DATA;
  400658:	f06f 0003 	mvn.w	r0, #3
  40065c:	e742      	b.n	4004e4 <mxt_init_device+0x40>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40065e:	3001      	adds	r0, #1
  400660:	b2c0      	uxtb	r0, r0
  400662:	6862      	ldr	r2, [r4, #4]
  400664:	1953      	adds	r3, r2, r5
  400666:	7919      	ldrb	r1, [r3, #4]
  400668:	4281      	cmp	r1, r0
  40066a:	d31c      	bcc.n	4006a6 <mxt_init_device+0x202>
			if (device->object_list[i].num_report_ids != 0) {
  40066c:	795b      	ldrb	r3, [r3, #5]
  40066e:	2b00      	cmp	r3, #0
  400670:	d0f5      	beq.n	40065e <mxt_init_device+0x1ba>
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  400672:	6862      	ldr	r2, [r4, #4]
  400674:	442a      	add	r2, r5
  400676:	7953      	ldrb	r3, [r2, #5]
  400678:	2b00      	cmp	r3, #0
  40067a:	d0f0      	beq.n	40065e <mxt_init_device+0x1ba>
  40067c:	4633      	mov	r3, r6
							device->object_list[i].type;
  40067e:	7811      	ldrb	r1, [r2, #0]
					device->report_id_map[id_index].object_type =
  400680:	6962      	ldr	r2, [r4, #20]
  400682:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
					device->report_id_map[id_index].instance = j;
  400686:	6962      	ldr	r2, [r4, #20]
  400688:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  40068c:	7050      	strb	r0, [r2, #1]
					id_index++;
  40068e:	3301      	adds	r3, #1
  400690:	b2db      	uxtb	r3, r3
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  400692:	6862      	ldr	r2, [r4, #4]
  400694:	442a      	add	r2, r5
  400696:	1b99      	subs	r1, r3, r6
  400698:	f892 c005 	ldrb.w	ip, [r2, #5]
  40069c:	b2c9      	uxtb	r1, r1
  40069e:	458c      	cmp	ip, r1
  4006a0:	d8ed      	bhi.n	40067e <mxt_init_device+0x1da>
					id_index++;
  4006a2:	461e      	mov	r6, r3
  4006a4:	e7db      	b.n	40065e <mxt_init_device+0x1ba>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4006a6:	3701      	adds	r7, #1
  4006a8:	b2ff      	uxtb	r7, r7
  4006aa:	6823      	ldr	r3, [r4, #0]
  4006ac:	799b      	ldrb	r3, [r3, #6]
  4006ae:	429f      	cmp	r7, r3
  4006b0:	d207      	bcs.n	4006c2 <mxt_init_device+0x21e>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  4006b2:	eb07 0347 	add.w	r3, r7, r7, lsl #1
  4006b6:	005a      	lsls	r2, r3, #1
  4006b8:	4615      	mov	r5, r2
  4006ba:	6863      	ldr	r3, [r4, #4]
  4006bc:	4413      	add	r3, r2
  4006be:	4670      	mov	r0, lr
  4006c0:	e7d4      	b.n	40066c <mxt_init_device+0x1c8>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4006c2:	b35b      	cbz	r3, 40071c <mxt_init_device+0x278>
  4006c4:	4610      	mov	r0, r2
  4006c6:	3b01      	subs	r3, #1
  4006c8:	b2db      	uxtb	r3, r3
  4006ca:	3301      	adds	r3, #1
  4006cc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4006d0:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  4006d4:	2100      	movs	r1, #0
		tot_report_ids += (device->object_list[i].num_report_ids);
  4006d6:	7943      	ldrb	r3, [r0, #5]
  4006d8:	4419      	add	r1, r3
  4006da:	b2c9      	uxtb	r1, r1
  4006dc:	3006      	adds	r0, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4006de:	4282      	cmp	r2, r0
  4006e0:	d1f9      	bne.n	4006d6 <mxt_init_device+0x232>
	for (i = 0; i < tot_rpt_id; ++i) {
  4006e2:	b1f1      	cbz	r1, 400722 <mxt_init_device+0x27e>
		if (device->report_id_map[i].object_type == object_type) {
  4006e4:	6962      	ldr	r2, [r4, #20]
  4006e6:	7813      	ldrb	r3, [r2, #0]
  4006e8:	2b09      	cmp	r3, #9
  4006ea:	d00f      	beq.n	40070c <mxt_init_device+0x268>
  4006ec:	2300      	movs	r3, #0
	for (i = 0; i < tot_rpt_id; ++i) {
  4006ee:	3301      	adds	r3, #1
  4006f0:	b2db      	uxtb	r3, r3
  4006f2:	428b      	cmp	r3, r1
  4006f4:	d00c      	beq.n	400710 <mxt_init_device+0x26c>
		if (device->report_id_map[i].object_type == object_type) {
  4006f6:	f812 0f02 	ldrb.w	r0, [r2, #2]!
  4006fa:	2809      	cmp	r0, #9
  4006fc:	d1f7      	bne.n	4006ee <mxt_init_device+0x24a>
			return i;
  4006fe:	b25b      	sxtb	r3, r3
	if (status == -1) {
  400700:	f1b3 3fff 	cmp.w	r3, #4294967295
  400704:	d010      	beq.n	400728 <mxt_init_device+0x284>
	device->multitouch_report_offset = status;
  400706:	7723      	strb	r3, [r4, #28]
	return STATUS_OK;
  400708:	2000      	movs	r0, #0
  40070a:	e6eb      	b.n	4004e4 <mxt_init_device+0x40>
		if (device->report_id_map[i].object_type == object_type) {
  40070c:	2300      	movs	r3, #0
  40070e:	e7f6      	b.n	4006fe <mxt_init_device+0x25a>
		return ERR_BAD_DATA;
  400710:	f06f 0003 	mvn.w	r0, #3
  400714:	e6e6      	b.n	4004e4 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  400716:	f06f 0003 	mvn.w	r0, #3
  40071a:	e6e3      	b.n	4004e4 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  40071c:	f06f 0003 	mvn.w	r0, #3
  400720:	e6e0      	b.n	4004e4 <mxt_init_device+0x40>
  400722:	f06f 0003 	mvn.w	r0, #3
  400726:	e6dd      	b.n	4004e4 <mxt_init_device+0x40>
  400728:	f06f 0003 	mvn.w	r0, #3
  40072c:	e6da      	b.n	4004e4 <mxt_init_device+0x40>
  40072e:	bf00      	nop
  400730:	004047b1 	.word	0x004047b1
  400734:	00401b89 	.word	0x00401b89
  400738:	0080001b 	.word	0x0080001b

0040073c <mxt_get_object_address>:
uint16_t mxt_get_object_address(struct mxt_device *device, uint8_t object_id,
		uint8_t instance)
{
	uint8_t i;

	for (i = 0; i < device->info_object->obj_count; i++) {
  40073c:	6803      	ldr	r3, [r0, #0]
  40073e:	799a      	ldrb	r2, [r3, #6]
  400740:	b1d2      	cbz	r2, 400778 <mxt_get_object_address+0x3c>
{
  400742:	b410      	push	{r4}
		if (object_id == device->object_list[i].type) {
  400744:	6844      	ldr	r4, [r0, #4]
  400746:	7823      	ldrb	r3, [r4, #0]
  400748:	428b      	cmp	r3, r1
  40074a:	d00e      	beq.n	40076a <mxt_get_object_address+0x2e>
  40074c:	1da3      	adds	r3, r4, #6
  40074e:	3a01      	subs	r2, #1
  400750:	b2d2      	uxtb	r2, r2
  400752:	3201      	adds	r2, #1
  400754:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  400758:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; i++) {
  40075c:	4293      	cmp	r3, r2
  40075e:	d009      	beq.n	400774 <mxt_get_object_address+0x38>
		if (object_id == device->object_list[i].type) {
  400760:	461c      	mov	r4, r3
  400762:	f813 0b06 	ldrb.w	r0, [r3], #6
  400766:	4288      	cmp	r0, r1
  400768:	d1f8      	bne.n	40075c <mxt_get_object_address+0x20>
			return device->object_list[i].start_address;
  40076a:	f8b4 0001 	ldrh.w	r0, [r4, #1]
		}
	}

	return 0;
}
  40076e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400772:	4770      	bx	lr
	return 0;
  400774:	2000      	movs	r0, #0
  400776:	e7fa      	b.n	40076e <mxt_get_object_address+0x32>
  400778:	2000      	movs	r0, #0
  40077a:	4770      	bx	lr

0040077c <mxt_write_config_object>:
 * \param *obj_data Pointer to memory buffer containing object data
 * \result Operation result status code
 */
status_code_t mxt_write_config_object(struct mxt_device *device,
		mxt_memory_adr memory_adr, void *obj_data)
{
  40077c:	b530      	push	{r4, r5, lr}
  40077e:	b087      	sub	sp, #28
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  400780:	2300      	movs	r3, #0
  400782:	9301      	str	r3, [sp, #4]
  400784:	9304      	str	r3, [sp, #16]
  400786:	9305      	str	r3, [sp, #20]
  400788:	f88d 1004 	strb.w	r1, [sp, #4]
  40078c:	0a0b      	lsrs	r3, r1, #8
  40078e:	f88d 3005 	strb.w	r3, [sp, #5]
  400792:	2302      	movs	r3, #2
  400794:	9302      	str	r3, [sp, #8]
  400796:	9203      	str	r2, [sp, #12]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400798:	6803      	ldr	r3, [r0, #0]
  40079a:	799a      	ldrb	r2, [r3, #6]
  40079c:	b1ba      	cbz	r2, 4007ce <mxt_write_config_object+0x52>
		if (device->object_list[i].start_address == mem_adr) {
  40079e:	6844      	ldr	r4, [r0, #4]
  4007a0:	f8b4 3001 	ldrh.w	r3, [r4, #1]
  4007a4:	428b      	cmp	r3, r1
  4007a6:	d00f      	beq.n	4007c8 <mxt_write_config_object+0x4c>
  4007a8:	1da3      	adds	r3, r4, #6
  4007aa:	3a01      	subs	r2, #1
  4007ac:	b2d2      	uxtb	r2, r2
  4007ae:	3201      	adds	r2, #1
  4007b0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  4007b4:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4007b8:	4293      	cmp	r3, r2
  4007ba:	d016      	beq.n	4007ea <mxt_write_config_object+0x6e>
		if (device->object_list[i].start_address == mem_adr) {
  4007bc:	461c      	mov	r4, r3
  4007be:	3306      	adds	r3, #6
  4007c0:	f8b4 5001 	ldrh.w	r5, [r4, #1]
  4007c4:	428d      	cmp	r5, r1
  4007c6:	d1f7      	bne.n	4007b8 <mxt_write_config_object+0x3c>
			return (device->object_list[i].size + 1);
  4007c8:	78e2      	ldrb	r2, [r4, #3]
  4007ca:	3201      	adds	r2, #1
  4007cc:	b2d2      	uxtb	r2, r2
		.addr[0]      = memory_adr,
		.addr[1]      = memory_adr >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
		.buffer       = obj_data,
		.length       = mxt_get_object_size(device, memory_adr)
  4007ce:	9204      	str	r2, [sp, #16]
	twihs_package_t packet = {
  4007d0:	7b03      	ldrb	r3, [r0, #12]
  4007d2:	f88d 3014 	strb.w	r3, [sp, #20]
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  4007d6:	a901      	add	r1, sp, #4
  4007d8:	6880      	ldr	r0, [r0, #8]
  4007da:	4b05      	ldr	r3, [pc, #20]	; (4007f0 <mxt_write_config_object+0x74>)
  4007dc:	4798      	blx	r3
  4007de:	3000      	adds	r0, #0
  4007e0:	bf18      	it	ne
  4007e2:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}

}
  4007e4:	4240      	negs	r0, r0
  4007e6:	b007      	add	sp, #28
  4007e8:	bd30      	pop	{r4, r5, pc}
	return 0;
  4007ea:	2200      	movs	r2, #0
  4007ec:	e7ef      	b.n	4007ce <mxt_write_config_object+0x52>
  4007ee:	bf00      	nop
  4007f0:	00401c35 	.word	0x00401c35

004007f4 <mxt_write_config_reg>:
 * \param value Value to be written to register
 * \result Operation result status code
 */
status_code_t mxt_write_config_reg(struct mxt_device *device,
		mxt_memory_adr memory_adr, uint8_t value)
{
  4007f4:	b500      	push	{lr}
  4007f6:	b089      	sub	sp, #36	; 0x24
  4007f8:	f88d 2007 	strb.w	r2, [sp, #7]
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4007fc:	2300      	movs	r3, #0
  4007fe:	9303      	str	r3, [sp, #12]
  400800:	9307      	str	r3, [sp, #28]
  400802:	f88d 100c 	strb.w	r1, [sp, #12]
  400806:	0a09      	lsrs	r1, r1, #8
  400808:	f88d 100d 	strb.w	r1, [sp, #13]
  40080c:	2302      	movs	r3, #2
  40080e:	9304      	str	r3, [sp, #16]
  400810:	f10d 0307 	add.w	r3, sp, #7
  400814:	9305      	str	r3, [sp, #20]
  400816:	2301      	movs	r3, #1
  400818:	9306      	str	r3, [sp, #24]
  40081a:	7b03      	ldrb	r3, [r0, #12]
  40081c:	f88d 301c 	strb.w	r3, [sp, #28]
		.chip         = device->mxt_chip_adr,
		.buffer       = &value,
		.length       = sizeof(value)
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400820:	a903      	add	r1, sp, #12
  400822:	6880      	ldr	r0, [r0, #8]
  400824:	4b04      	ldr	r3, [pc, #16]	; (400838 <mxt_write_config_reg+0x44>)
  400826:	4798      	blx	r3
  400828:	3000      	adds	r0, #0
  40082a:	bf18      	it	ne
  40082c:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}
}
  40082e:	4240      	negs	r0, r0
  400830:	b009      	add	sp, #36	; 0x24
  400832:	f85d fb04 	ldr.w	pc, [sp], #4
  400836:	bf00      	nop
  400838:	00401c35 	.word	0x00401c35

0040083c <mxt_is_message_pending>:
 * \param *device Pointer to mxt_device instance
 * \return Return /CHG pin status
 */
bool mxt_is_message_pending(struct mxt_device *device)
{
	if (ioport_get_pin_level(device->chgpin) == false) {
  40083c:	6982      	ldr	r2, [r0, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40083e:	4b07      	ldr	r3, [pc, #28]	; (40085c <mxt_is_message_pending+0x20>)
  400840:	eb03 1352 	add.w	r3, r3, r2, lsr #5
  400844:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400846:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  400848:	f002 021f 	and.w	r2, r2, #31
  40084c:	2301      	movs	r3, #1
  40084e:	fa03 f202 	lsl.w	r2, r3, r2
  400852:	420a      	tst	r2, r1
		return true;
	} else {
		return false;
	}
}
  400854:	bf0c      	ite	eq
  400856:	4618      	moveq	r0, r3
  400858:	2000      	movne	r0, #0
  40085a:	4770      	bx	lr
  40085c:	00200707 	.word	0x00200707

00400860 <mxt_read_message>:
 * \param *message Pointer to mxt_message instance
 * \return Operation result status code
 */
status_code_t mxt_read_message(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
  400860:	b530      	push	{r4, r5, lr}
  400862:	b087      	sub	sp, #28
  400864:	4604      	mov	r4, r0
  400866:	460d      	mov	r5, r1
	uint16_t obj_adr = mxt_get_object_address(device,
  400868:	2200      	movs	r2, #0
  40086a:	2105      	movs	r1, #5
  40086c:	4b0d      	ldr	r3, [pc, #52]	; (4008a4 <mxt_read_message+0x44>)
  40086e:	4798      	blx	r3
			MXT_GEN_MESSAGEPROCESSOR_T5, 0);

	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  400870:	2300      	movs	r3, #0
  400872:	9301      	str	r3, [sp, #4]
  400874:	9305      	str	r3, [sp, #20]
  400876:	f88d 0004 	strb.w	r0, [sp, #4]
  40087a:	0a00      	lsrs	r0, r0, #8
  40087c:	f88d 0005 	strb.w	r0, [sp, #5]
  400880:	2302      	movs	r3, #2
  400882:	9302      	str	r3, [sp, #8]
  400884:	9503      	str	r5, [sp, #12]
  400886:	2309      	movs	r3, #9
  400888:	9304      	str	r3, [sp, #16]
  40088a:	7b23      	ldrb	r3, [r4, #12]
  40088c:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer       = message,
		.length       = MXT_TWI_MSG_SIZE_T5
	};

	/* Read information from the slave */
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400890:	a901      	add	r1, sp, #4
  400892:	68a0      	ldr	r0, [r4, #8]
  400894:	4b04      	ldr	r3, [pc, #16]	; (4008a8 <mxt_read_message+0x48>)
  400896:	4798      	blx	r3
  400898:	3000      	adds	r0, #0
  40089a:	bf18      	it	ne
  40089c:	2001      	movne	r0, #1
		return mxt_validate_message(&packet);
#else
		return STATUS_OK;
#endif
	}
}
  40089e:	4240      	negs	r0, r0
  4008a0:	b007      	add	sp, #28
  4008a2:	bd30      	pop	{r4, r5, pc}
  4008a4:	0040073d 	.word	0x0040073d
  4008a8:	00401b89 	.word	0x00401b89

004008ac <mxt_read_touch_event>:
 * \param *touch_event Pointer to mxt_touch_event instance
 * \return Operation result status code
 */
status_code_t mxt_read_touch_event(struct mxt_device *device,
		struct mxt_touch_event *touch_event)
{
  4008ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  4008ae:	b085      	sub	sp, #20
  4008b0:	4604      	mov	r4, r0
  4008b2:	460e      	mov	r6, r1
	uint8_t obj_type, status;
	struct mxt_conf_messageprocessor_t5 message;

	while (mxt_is_message_pending(device)) {
  4008b4:	4d17      	ldr	r5, [pc, #92]	; (400914 <mxt_read_touch_event+0x68>)
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  4008b6:	4f18      	ldr	r7, [pc, #96]	; (400918 <mxt_read_touch_event+0x6c>)
	while (mxt_is_message_pending(device)) {
  4008b8:	4620      	mov	r0, r4
  4008ba:	47a8      	blx	r5
  4008bc:	b328      	cbz	r0, 40090a <mxt_read_touch_event+0x5e>
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  4008be:	a901      	add	r1, sp, #4
  4008c0:	4620      	mov	r0, r4
  4008c2:	47b8      	blx	r7
  4008c4:	4603      	mov	r3, r0
  4008c6:	bb10      	cbnz	r0, 40090e <mxt_read_touch_event+0x62>
 * \return Operation
 */
enum mxt_object_type mxt_get_object_type(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
	return (enum mxt_object_type)(device->report_id_map[message->reportid].object_type);
  4008c8:	f89d 3004 	ldrb.w	r3, [sp, #4]
  4008cc:	6962      	ldr	r2, [r4, #20]
		if (obj_type == MXT_TOUCH_MULTITOUCHSCREEN_T9) {
  4008ce:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
  4008d2:	2a09      	cmp	r2, #9
  4008d4:	d1f0      	bne.n	4008b8 <mxt_read_touch_event+0xc>
			touch_event->id = (message.reportid -
  4008d6:	7f22      	ldrb	r2, [r4, #28]
  4008d8:	1a9b      	subs	r3, r3, r2
  4008da:	7033      	strb	r3, [r6, #0]
			touch_event->status = message.message[0];
  4008dc:	f89d 3005 	ldrb.w	r3, [sp, #5]
  4008e0:	7073      	strb	r3, [r6, #1]
					((message.message[3] & 0xf0) >> 4);
  4008e2:	f89d 3008 	ldrb.w	r3, [sp, #8]
			touch_event->x = (message.message[1] << 4) |
  4008e6:	f89d 1006 	ldrb.w	r1, [sp, #6]
					((message.message[3] & 0xf0) >> 4);
  4008ea:	091a      	lsrs	r2, r3, #4
			touch_event->x = (message.message[1] << 4) |
  4008ec:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  4008f0:	8072      	strh	r2, [r6, #2]
			touch_event->y = (message.message[2] << 4) |
  4008f2:	f89d 2007 	ldrb.w	r2, [sp, #7]
					(message.message[3] & 0x0f);
  4008f6:	f003 030f 	and.w	r3, r3, #15
			touch_event->y = (message.message[2] << 4) |
  4008fa:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  4008fe:	80b3      	strh	r3, [r6, #4]
			touch_event->size = message.message[4];
  400900:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400904:	71b3      	strb	r3, [r6, #6]
			return STATUS_OK;
  400906:	2300      	movs	r3, #0
  400908:	e001      	b.n	40090e <mxt_read_touch_event+0x62>
	return ERR_BAD_DATA;
  40090a:	f06f 0303 	mvn.w	r3, #3
}
  40090e:	4618      	mov	r0, r3
  400910:	b005      	add	sp, #20
  400912:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400914:	0040083d 	.word	0x0040083d
  400918:	00400861 	.word	0x00400861

0040091c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40091c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40091e:	4810      	ldr	r0, [pc, #64]	; (400960 <sysclk_init+0x44>)
  400920:	4b10      	ldr	r3, [pc, #64]	; (400964 <sysclk_init+0x48>)
  400922:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400924:	213e      	movs	r1, #62	; 0x3e
  400926:	2000      	movs	r0, #0
  400928:	4b0f      	ldr	r3, [pc, #60]	; (400968 <sysclk_init+0x4c>)
  40092a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40092c:	4c0f      	ldr	r4, [pc, #60]	; (40096c <sysclk_init+0x50>)
  40092e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400930:	2800      	cmp	r0, #0
  400932:	d0fc      	beq.n	40092e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400934:	4b0e      	ldr	r3, [pc, #56]	; (400970 <sysclk_init+0x54>)
  400936:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400938:	4a0e      	ldr	r2, [pc, #56]	; (400974 <sysclk_init+0x58>)
  40093a:	4b0f      	ldr	r3, [pc, #60]	; (400978 <sysclk_init+0x5c>)
  40093c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40093e:	4c0f      	ldr	r4, [pc, #60]	; (40097c <sysclk_init+0x60>)
  400940:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400942:	2800      	cmp	r0, #0
  400944:	d0fc      	beq.n	400940 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400946:	2002      	movs	r0, #2
  400948:	4b0d      	ldr	r3, [pc, #52]	; (400980 <sysclk_init+0x64>)
  40094a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40094c:	2000      	movs	r0, #0
  40094e:	4b0d      	ldr	r3, [pc, #52]	; (400984 <sysclk_init+0x68>)
  400950:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400952:	4b0d      	ldr	r3, [pc, #52]	; (400988 <sysclk_init+0x6c>)
  400954:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400956:	480d      	ldr	r0, [pc, #52]	; (40098c <sysclk_init+0x70>)
  400958:	4b02      	ldr	r3, [pc, #8]	; (400964 <sysclk_init+0x48>)
  40095a:	4798      	blx	r3
  40095c:	bd10      	pop	{r4, pc}
  40095e:	bf00      	nop
  400960:	07270e00 	.word	0x07270e00
  400964:	00401fe1 	.word	0x00401fe1
  400968:	00401885 	.word	0x00401885
  40096c:	004018d9 	.word	0x004018d9
  400970:	004018e9 	.word	0x004018e9
  400974:	20183f01 	.word	0x20183f01
  400978:	400e0600 	.word	0x400e0600
  40097c:	004018f9 	.word	0x004018f9
  400980:	004017e9 	.word	0x004017e9
  400984:	00401821 	.word	0x00401821
  400988:	00401ed5 	.word	0x00401ed5
  40098c:	11e1a300 	.word	0x11e1a300

00400990 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400990:	b510      	push	{r4, lr}
  400992:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400994:	4b10      	ldr	r3, [pc, #64]	; (4009d8 <spi_master_init+0x48>)
  400996:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400998:	2380      	movs	r3, #128	; 0x80
  40099a:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40099c:	6863      	ldr	r3, [r4, #4]
  40099e:	f043 0301 	orr.w	r3, r3, #1
  4009a2:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4009a4:	6863      	ldr	r3, [r4, #4]
  4009a6:	f043 0310 	orr.w	r3, r3, #16
  4009aa:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4009ac:	6863      	ldr	r3, [r4, #4]
  4009ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4009b2:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4009b4:	2100      	movs	r1, #0
  4009b6:	4620      	mov	r0, r4
  4009b8:	4b08      	ldr	r3, [pc, #32]	; (4009dc <spi_master_init+0x4c>)
  4009ba:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4009bc:	6863      	ldr	r3, [r4, #4]
  4009be:	f023 0302 	bic.w	r3, r3, #2
  4009c2:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4009c4:	6863      	ldr	r3, [r4, #4]
  4009c6:	f023 0304 	bic.w	r3, r3, #4
  4009ca:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4009cc:	2100      	movs	r1, #0
  4009ce:	4620      	mov	r0, r4
  4009d0:	4b03      	ldr	r3, [pc, #12]	; (4009e0 <spi_master_init+0x50>)
  4009d2:	4798      	blx	r3
  4009d4:	bd10      	pop	{r4, pc}
  4009d6:	bf00      	nop
  4009d8:	00401929 	.word	0x00401929
  4009dc:	00401955 	.word	0x00401955
  4009e0:	0040196b 	.word	0x0040196b

004009e4 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4009e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009e8:	4604      	mov	r4, r0
  4009ea:	460d      	mov	r5, r1
  4009ec:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  4009ee:	4915      	ldr	r1, [pc, #84]	; (400a44 <spi_master_setup_device+0x60>)
  4009f0:	4618      	mov	r0, r3
  4009f2:	4b15      	ldr	r3, [pc, #84]	; (400a48 <spi_master_setup_device+0x64>)
  4009f4:	4798      	blx	r3
  4009f6:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4009f8:	2300      	movs	r3, #0
  4009fa:	461a      	mov	r2, r3
  4009fc:	6829      	ldr	r1, [r5, #0]
  4009fe:	4620      	mov	r0, r4
  400a00:	f8df 805c 	ldr.w	r8, [pc, #92]	; 400a60 <spi_master_setup_device+0x7c>
  400a04:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400a06:	2208      	movs	r2, #8
  400a08:	6829      	ldr	r1, [r5, #0]
  400a0a:	4620      	mov	r0, r4
  400a0c:	4b0f      	ldr	r3, [pc, #60]	; (400a4c <spi_master_setup_device+0x68>)
  400a0e:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400a10:	b2fa      	uxtb	r2, r7
  400a12:	6829      	ldr	r1, [r5, #0]
  400a14:	4620      	mov	r0, r4
  400a16:	4b0e      	ldr	r3, [pc, #56]	; (400a50 <spi_master_setup_device+0x6c>)
  400a18:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400a1a:	2208      	movs	r2, #8
  400a1c:	6829      	ldr	r1, [r5, #0]
  400a1e:	4620      	mov	r0, r4
  400a20:	4b0c      	ldr	r3, [pc, #48]	; (400a54 <spi_master_setup_device+0x70>)
  400a22:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400a24:	0872      	lsrs	r2, r6, #1
  400a26:	6829      	ldr	r1, [r5, #0]
  400a28:	4620      	mov	r0, r4
  400a2a:	4b0b      	ldr	r3, [pc, #44]	; (400a58 <spi_master_setup_device+0x74>)
  400a2c:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400a2e:	f086 0201 	eor.w	r2, r6, #1
  400a32:	f002 0201 	and.w	r2, r2, #1
  400a36:	6829      	ldr	r1, [r5, #0]
  400a38:	4620      	mov	r0, r4
  400a3a:	4b08      	ldr	r3, [pc, #32]	; (400a5c <spi_master_setup_device+0x78>)
  400a3c:	4798      	blx	r3
  400a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a42:	bf00      	nop
  400a44:	08f0d180 	.word	0x08f0d180
  400a48:	00401a47 	.word	0x00401a47
  400a4c:	00401a33 	.word	0x00401a33
  400a50:	00401a5d 	.word	0x00401a5d
  400a54:	004019ed 	.word	0x004019ed
  400a58:	004019b1 	.word	0x004019b1
  400a5c:	004019cf 	.word	0x004019cf
  400a60:	00401a85 	.word	0x00401a85

00400a64 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400a64:	b508      	push	{r3, lr}
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400a66:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400a68:	f013 0f04 	tst.w	r3, #4
  400a6c:	d006      	beq.n	400a7c <spi_select_device+0x18>
		if (device->id < MAX_NUM_WITH_DECODER) {
  400a6e:	6809      	ldr	r1, [r1, #0]
  400a70:	290f      	cmp	r1, #15
  400a72:	d900      	bls.n	400a76 <spi_select_device+0x12>
  400a74:	bd08      	pop	{r3, pc}
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400a76:	4b06      	ldr	r3, [pc, #24]	; (400a90 <spi_select_device+0x2c>)
  400a78:	4798      	blx	r3
  400a7a:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  400a7c:	6809      	ldr	r1, [r1, #0]
  400a7e:	2903      	cmp	r1, #3
  400a80:	d8f8      	bhi.n	400a74 <spi_select_device+0x10>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400a82:	2301      	movs	r3, #1
  400a84:	fa03 f101 	lsl.w	r1, r3, r1
  400a88:	43c9      	mvns	r1, r1
  400a8a:	4b01      	ldr	r3, [pc, #4]	; (400a90 <spi_select_device+0x2c>)
  400a8c:	4798      	blx	r3
		}
	}
}
  400a8e:	e7f1      	b.n	400a74 <spi_select_device+0x10>
  400a90:	00401955 	.word	0x00401955

00400a94 <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400a94:	b11a      	cbz	r2, 400a9e <spi_write_packet+0xa>
{
  400a96:	b410      	push	{r4}
  400a98:	460c      	mov	r4, r1
  400a9a:	4411      	add	r1, r2
  400a9c:	e006      	b.n	400aac <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400a9e:	2000      	movs	r0, #0
  400aa0:	4770      	bx	lr
		val = data[i];
  400aa2:	f814 3b01 	ldrb.w	r3, [r4], #1
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400aa6:	60c3      	str	r3, [r0, #12]
	while (len) {
  400aa8:	42a1      	cmp	r1, r4
  400aaa:	d00c      	beq.n	400ac6 <spi_write_packet+0x32>
{
  400aac:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400ab0:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  400ab2:	f012 0f02 	tst.w	r2, #2
  400ab6:	d1f4      	bne.n	400aa2 <spi_write_packet+0xe>
			if (!timeout--) {
  400ab8:	3b01      	subs	r3, #1
  400aba:	d1f9      	bne.n	400ab0 <spi_write_packet+0x1c>
				return ERR_TIMEOUT;
  400abc:	f06f 0002 	mvn.w	r0, #2
}
  400ac0:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ac4:	4770      	bx	lr
	return STATUS_OK;
  400ac6:	2000      	movs	r0, #0
  400ac8:	e7fa      	b.n	400ac0 <spi_write_packet+0x2c>

00400aca <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400aca:	b13a      	cbz	r2, 400adc <spi_read_packet+0x12>
{
  400acc:	b470      	push	{r4, r5, r6}
  400ace:	4615      	mov	r5, r2
  400ad0:	460c      	mov	r4, r1
  400ad2:	440d      	add	r5, r1
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400ad4:	26ff      	movs	r6, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400ad6:	f240 2101 	movw	r1, #513	; 0x201
  400ada:	e012      	b.n	400b02 <spi_read_packet+0x38>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  400adc:	2000      	movs	r0, #0
  400ade:	4770      	bx	lr
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400ae0:	60c6      	str	r6, [r0, #12]
		while (!spi_is_rx_ready(p_spi)) {
  400ae2:	f643 2399 	movw	r3, #15001	; 0x3a99
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400ae6:	6902      	ldr	r2, [r0, #16]
  400ae8:	ea31 0202 	bics.w	r2, r1, r2
  400aec:	d004      	beq.n	400af8 <spi_read_packet+0x2e>
			if (!timeout--) {
  400aee:	3b01      	subs	r3, #1
  400af0:	d1f9      	bne.n	400ae6 <spi_read_packet+0x1c>
				return ERR_TIMEOUT;
  400af2:	f06f 0002 	mvn.w	r0, #2
  400af6:	e00e      	b.n	400b16 <spi_read_packet+0x4c>
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400af8:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  400afa:	f804 3b01 	strb.w	r3, [r4], #1
	while (len) {
  400afe:	42a5      	cmp	r5, r4
  400b00:	d00b      	beq.n	400b1a <spi_read_packet+0x50>
{
  400b02:	f643 2399 	movw	r3, #15001	; 0x3a99
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400b06:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  400b08:	f012 0f02 	tst.w	r2, #2
  400b0c:	d1e8      	bne.n	400ae0 <spi_read_packet+0x16>
			if (!timeout--) {
  400b0e:	3b01      	subs	r3, #1
  400b10:	d1f9      	bne.n	400b06 <spi_read_packet+0x3c>
				return ERR_TIMEOUT;
  400b12:	f06f 0002 	mvn.w	r0, #2
}
  400b16:	bc70      	pop	{r4, r5, r6}
  400b18:	4770      	bx	lr
	return STATUS_OK;
  400b1a:	2000      	movs	r0, #0
  400b1c:	e7fb      	b.n	400b16 <spi_read_packet+0x4c>
	...

00400b20 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400b24:	b980      	cbnz	r0, 400b48 <_read+0x28>
  400b26:	460c      	mov	r4, r1
  400b28:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400b2a:	2a00      	cmp	r2, #0
  400b2c:	dd0f      	ble.n	400b4e <_read+0x2e>
  400b2e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400b30:	4e08      	ldr	r6, [pc, #32]	; (400b54 <_read+0x34>)
  400b32:	4d09      	ldr	r5, [pc, #36]	; (400b58 <_read+0x38>)
  400b34:	6830      	ldr	r0, [r6, #0]
  400b36:	4621      	mov	r1, r4
  400b38:	682b      	ldr	r3, [r5, #0]
  400b3a:	4798      	blx	r3
		ptr++;
  400b3c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400b3e:	42bc      	cmp	r4, r7
  400b40:	d1f8      	bne.n	400b34 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400b42:	4640      	mov	r0, r8
  400b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400b48:	f04f 38ff 	mov.w	r8, #4294967295
  400b4c:	e7f9      	b.n	400b42 <_read+0x22>
	for (; len > 0; --len) {
  400b4e:	4680      	mov	r8, r0
  400b50:	e7f7      	b.n	400b42 <_read+0x22>
  400b52:	bf00      	nop
  400b54:	2040c83c 	.word	0x2040c83c
  400b58:	2040c834 	.word	0x2040c834

00400b5c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b5c:	3801      	subs	r0, #1
  400b5e:	2802      	cmp	r0, #2
  400b60:	d815      	bhi.n	400b8e <_write+0x32>
{
  400b62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b66:	460e      	mov	r6, r1
  400b68:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400b6a:	b19a      	cbz	r2, 400b94 <_write+0x38>
  400b6c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b6e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400ba8 <_write+0x4c>
  400b72:	4f0c      	ldr	r7, [pc, #48]	; (400ba4 <_write+0x48>)
  400b74:	f8d8 0000 	ldr.w	r0, [r8]
  400b78:	f815 1b01 	ldrb.w	r1, [r5], #1
  400b7c:	683b      	ldr	r3, [r7, #0]
  400b7e:	4798      	blx	r3
  400b80:	2800      	cmp	r0, #0
  400b82:	db0a      	blt.n	400b9a <_write+0x3e>
  400b84:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400b86:	3c01      	subs	r4, #1
  400b88:	d1f4      	bne.n	400b74 <_write+0x18>
  400b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400b8e:	f04f 30ff 	mov.w	r0, #4294967295
  400b92:	4770      	bx	lr
	for (; len != 0; --len) {
  400b94:	4610      	mov	r0, r2
  400b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400b9a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ba2:	bf00      	nop
  400ba4:	2040c838 	.word	0x2040c838
  400ba8:	2040c83c 	.word	0x2040c83c

00400bac <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400bb0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400bb4:	4b9e      	ldr	r3, [pc, #632]	; (400e30 <board_init+0x284>)
  400bb6:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400bb8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bbc:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400bc0:	4b9c      	ldr	r3, [pc, #624]	; (400e34 <board_init+0x288>)
  400bc2:	2200      	movs	r2, #0
  400bc4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400bc8:	695a      	ldr	r2, [r3, #20]
  400bca:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400bce:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400bd0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bd4:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400bd8:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400bdc:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400be0:	f007 0007 	and.w	r0, r7, #7
  400be4:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400be6:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400bea:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400bee:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400bf2:	f3bf 8f4f 	dsb	sy
  400bf6:	f04f 34ff 	mov.w	r4, #4294967295
  400bfa:	fa04 fc00 	lsl.w	ip, r4, r0
  400bfe:	fa06 f000 	lsl.w	r0, r6, r0
  400c02:	fa04 f40e 	lsl.w	r4, r4, lr
  400c06:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400c0a:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400c0c:	463a      	mov	r2, r7
  400c0e:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400c10:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400c14:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400c18:	3a01      	subs	r2, #1
  400c1a:	4423      	add	r3, r4
  400c1c:	f1b2 3fff 	cmp.w	r2, #4294967295
  400c20:	d1f6      	bne.n	400c10 <board_init+0x64>
        } while(sets--);
  400c22:	3e01      	subs	r6, #1
  400c24:	4460      	add	r0, ip
  400c26:	f1b6 3fff 	cmp.w	r6, #4294967295
  400c2a:	d1ef      	bne.n	400c0c <board_init+0x60>
  400c2c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400c30:	4b80      	ldr	r3, [pc, #512]	; (400e34 <board_init+0x288>)
  400c32:	695a      	ldr	r2, [r3, #20]
  400c34:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400c38:	615a      	str	r2, [r3, #20]
  400c3a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c3e:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400c42:	4a7d      	ldr	r2, [pc, #500]	; (400e38 <board_init+0x28c>)
  400c44:	497d      	ldr	r1, [pc, #500]	; (400e3c <board_init+0x290>)
  400c46:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400c48:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400c4c:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400c4e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c52:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400c56:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400c5a:	f022 0201 	bic.w	r2, r2, #1
  400c5e:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400c62:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400c66:	f022 0201 	bic.w	r2, r2, #1
  400c6a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400c6e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c72:	f3bf 8f6f 	isb	sy
  400c76:	200a      	movs	r0, #10
  400c78:	4c71      	ldr	r4, [pc, #452]	; (400e40 <board_init+0x294>)
  400c7a:	47a0      	blx	r4
  400c7c:	200b      	movs	r0, #11
  400c7e:	47a0      	blx	r4
  400c80:	200c      	movs	r0, #12
  400c82:	47a0      	blx	r4
  400c84:	2010      	movs	r0, #16
  400c86:	47a0      	blx	r4
  400c88:	2011      	movs	r0, #17
  400c8a:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400c8c:	4e6d      	ldr	r6, [pc, #436]	; (400e44 <board_init+0x298>)
  400c8e:	f44f 7880 	mov.w	r8, #256	; 0x100
  400c92:	f8c6 8010 	str.w	r8, [r6, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400c96:	f8c6 80a0 	str.w	r8, [r6, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400c9a:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400c9e:	4c6a      	ldr	r4, [pc, #424]	; (400e48 <board_init+0x29c>)
  400ca0:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400ca4:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400ca6:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  400caa:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400cac:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400cb0:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  400cb2:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  400cb4:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400cb8:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400cba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400cbe:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400cc0:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400cc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400cc6:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400cc8:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400ccc:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400cd0:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400cd4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  400cd8:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400cda:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400cde:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ce0:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400ce2:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400ce6:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400ce8:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400cec:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400cee:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400cf0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400cf4:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400cf6:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400cf8:	4a54      	ldr	r2, [pc, #336]	; (400e4c <board_init+0x2a0>)
  400cfa:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400cfe:	f043 0310 	orr.w	r3, r3, #16
  400d02:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400d06:	f502 22b2 	add.w	r2, r2, #364544	; 0x59000
  400d0a:	2310      	movs	r3, #16
  400d0c:	6613      	str	r3, [r2, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400d0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d12:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  400d14:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400d16:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400d1a:	6f11      	ldr	r1, [r2, #112]	; 0x70
  400d1c:	4319      	orrs	r1, r3
  400d1e:	6711      	str	r1, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400d20:	6f51      	ldr	r1, [r2, #116]	; 0x74
  400d22:	4319      	orrs	r1, r3
  400d24:	6751      	str	r1, [r2, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400d26:	6053      	str	r3, [r2, #4]
		base->PIO_PUDR = mask;
  400d28:	2208      	movs	r2, #8
  400d2a:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400d2c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d30:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400d32:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400d34:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400d38:	6f21      	ldr	r1, [r4, #112]	; 0x70
  400d3a:	f021 0108 	bic.w	r1, r1, #8
  400d3e:	6721      	str	r1, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400d40:	6f61      	ldr	r1, [r4, #116]	; 0x74
  400d42:	f021 0108 	bic.w	r1, r1, #8
  400d46:	6761      	str	r1, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400d48:	6062      	str	r2, [r4, #4]
		base->PIO_PUDR = mask;
  400d4a:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400d4c:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d50:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400d52:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400d54:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400d58:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400d5a:	f022 0210 	bic.w	r2, r2, #16
  400d5e:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400d60:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400d62:	f022 0210 	bic.w	r2, r2, #16
  400d66:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400d68:	6063      	str	r3, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  400d6a:	2300      	movs	r3, #0
  400d6c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400d70:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400d74:	4630      	mov	r0, r6
  400d76:	4f36      	ldr	r7, [pc, #216]	; (400e50 <board_init+0x2a4>)
  400d78:	47b8      	blx	r7
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  400d7a:	2300      	movs	r3, #0
  400d7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400d80:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400d84:	4630      	mov	r0, r6
  400d86:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  400d88:	2301      	movs	r3, #1
  400d8a:	22ff      	movs	r2, #255	; 0xff
  400d8c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d90:	4630      	mov	r0, r6
  400d92:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  400d94:	2301      	movs	r3, #1
  400d96:	223f      	movs	r2, #63	; 0x3f
  400d98:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d9c:	482d      	ldr	r0, [pc, #180]	; (400e54 <board_init+0x2a8>)
  400d9e:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  400da0:	2301      	movs	r3, #1
  400da2:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  400da6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400daa:	4620      	mov	r0, r4
  400dac:	47b8      	blx	r7
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  400dae:	2301      	movs	r3, #1
  400db0:	4642      	mov	r2, r8
  400db2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400db6:	4630      	mov	r0, r6
  400db8:	47b8      	blx	r7
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  400dba:	2301      	movs	r3, #1
  400dbc:	462a      	mov	r2, r5
  400dbe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dc2:	4630      	mov	r0, r6
  400dc4:	47b8      	blx	r7
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  400dc6:	2301      	movs	r3, #1
  400dc8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400dcc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dd0:	4821      	ldr	r0, [pc, #132]	; (400e58 <board_init+0x2ac>)
  400dd2:	47b8      	blx	r7
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  400dd4:	2300      	movs	r3, #0
  400dd6:	f44f 7200 	mov.w	r2, #512	; 0x200
  400dda:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400dde:	4630      	mov	r0, r6
  400de0:	47b8      	blx	r7
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  400de2:	f44f 7100 	mov.w	r1, #512	; 0x200
  400de6:	4630      	mov	r0, r6
  400de8:	4b1c      	ldr	r3, [pc, #112]	; (400e5c <board_init+0x2b0>)
  400dea:	4798      	blx	r3
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  400dec:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400df0:	2074      	movs	r0, #116	; 0x74
  400df2:	4c1b      	ldr	r4, [pc, #108]	; (400e60 <board_init+0x2b4>)
  400df4:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  400df6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400dfa:	2075      	movs	r0, #117	; 0x75
  400dfc:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  400dfe:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e02:	2076      	movs	r0, #118	; 0x76
  400e04:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  400e06:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e0a:	207b      	movs	r0, #123	; 0x7b
  400e0c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  400e0e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400e12:	2018      	movs	r0, #24
  400e14:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  400e16:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400e1a:	2006      	movs	r0, #6
  400e1c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  400e1e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400e22:	2053      	movs	r0, #83	; 0x53
  400e24:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  400e26:	2053      	movs	r0, #83	; 0x53
  400e28:	4b0e      	ldr	r3, [pc, #56]	; (400e64 <board_init+0x2b8>)
  400e2a:	4798      	blx	r3
  400e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e30:	400e1850 	.word	0x400e1850
  400e34:	e000ed00 	.word	0xe000ed00
  400e38:	400e0c00 	.word	0x400e0c00
  400e3c:	5a00080c 	.word	0x5a00080c
  400e40:	00401909 	.word	0x00401909
  400e44:	400e1200 	.word	0x400e1200
  400e48:	400e0e00 	.word	0x400e0e00
  400e4c:	40088000 	.word	0x40088000
  400e50:	0040148d 	.word	0x0040148d
  400e54:	400e1600 	.word	0x400e1600
  400e58:	400e1400 	.word	0x400e1400
  400e5c:	00401399 	.word	0x00401399
  400e60:	00401595 	.word	0x00401595
  400e64:	0040155d 	.word	0x0040155d

00400e68 <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400e68:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  400e6a:	6804      	ldr	r4, [r0, #0]
  400e6c:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  400e70:	d302      	bcc.n	400e78 <ili9488_check_box_coordinates+0x10>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  400e72:	f240 143f 	movw	r4, #319	; 0x13f
  400e76:	6004      	str	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  400e78:	6814      	ldr	r4, [r2, #0]
  400e7a:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  400e7e:	d302      	bcc.n	400e86 <ili9488_check_box_coordinates+0x1e>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  400e80:	f240 143f 	movw	r4, #319	; 0x13f
  400e84:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  400e86:	680c      	ldr	r4, [r1, #0]
  400e88:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400e8c:	d302      	bcc.n	400e94 <ili9488_check_box_coordinates+0x2c>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  400e8e:	f240 14df 	movw	r4, #479	; 0x1df
  400e92:	600c      	str	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  400e94:	681c      	ldr	r4, [r3, #0]
  400e96:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400e9a:	d302      	bcc.n	400ea2 <ili9488_check_box_coordinates+0x3a>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  400e9c:	f240 14df 	movw	r4, #479	; 0x1df
  400ea0:	601c      	str	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400ea2:	6804      	ldr	r4, [r0, #0]
  400ea4:	6815      	ldr	r5, [r2, #0]
  400ea6:	42ac      	cmp	r4, r5
  400ea8:	d901      	bls.n	400eae <ili9488_check_box_coordinates+0x46>
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400eaa:	6005      	str	r5, [r0, #0]
		*p_ul_x2 = dw;
  400eac:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400eae:	680a      	ldr	r2, [r1, #0]
  400eb0:	6818      	ldr	r0, [r3, #0]
  400eb2:	4282      	cmp	r2, r0
  400eb4:	d901      	bls.n	400eba <ili9488_check_box_coordinates+0x52>
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400eb6:	6008      	str	r0, [r1, #0]
		*p_ul_y2 = dw;
  400eb8:	601a      	str	r2, [r3, #0]
	}
}
  400eba:	bc30      	pop	{r4, r5}
  400ebc:	4770      	bx	lr
	...

00400ec0 <ili9488_write_ram_prepare>:
{
  400ec0:	b510      	push	{r4, lr}
  400ec2:	b082      	sub	sp, #8
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400ec4:	2006      	movs	r0, #6
  400ec6:	4b0a      	ldr	r3, [pc, #40]	; (400ef0 <ili9488_write_ram_prepare+0x30>)
  400ec8:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  400eca:	2300      	movs	r3, #0
  400ecc:	2203      	movs	r2, #3
  400ece:	212c      	movs	r1, #44	; 0x2c
  400ed0:	4808      	ldr	r0, [pc, #32]	; (400ef4 <ili9488_write_ram_prepare+0x34>)
  400ed2:	4c09      	ldr	r4, [pc, #36]	; (400ef8 <ili9488_write_ram_prepare+0x38>)
  400ed4:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  400ed6:	2300      	movs	r3, #0
  400ed8:	9301      	str	r3, [sp, #4]
  400eda:	9b01      	ldr	r3, [sp, #4]
  400edc:	2bfe      	cmp	r3, #254	; 0xfe
  400ede:	d805      	bhi.n	400eec <ili9488_write_ram_prepare+0x2c>
  400ee0:	9b01      	ldr	r3, [sp, #4]
  400ee2:	3301      	adds	r3, #1
  400ee4:	9301      	str	r3, [sp, #4]
  400ee6:	9b01      	ldr	r3, [sp, #4]
  400ee8:	2bfe      	cmp	r3, #254	; 0xfe
  400eea:	d9f9      	bls.n	400ee0 <ili9488_write_ram_prepare+0x20>
}
  400eec:	b002      	add	sp, #8
  400eee:	bd10      	pop	{r4, pc}
  400ef0:	00401579 	.word	0x00401579
  400ef4:	40008000 	.word	0x40008000
  400ef8:	0040197d 	.word	0x0040197d

00400efc <ili9488_write_register>:
{
  400efc:	b570      	push	{r4, r5, r6, lr}
  400efe:	b082      	sub	sp, #8
  400f00:	4605      	mov	r5, r0
  400f02:	460e      	mov	r6, r1
  400f04:	4614      	mov	r4, r2
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400f06:	2006      	movs	r0, #6
  400f08:	4b14      	ldr	r3, [pc, #80]	; (400f5c <ili9488_write_register+0x60>)
  400f0a:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  400f0c:	2300      	movs	r3, #0
  400f0e:	2203      	movs	r2, #3
  400f10:	4629      	mov	r1, r5
  400f12:	4813      	ldr	r0, [pc, #76]	; (400f60 <ili9488_write_register+0x64>)
  400f14:	4d13      	ldr	r5, [pc, #76]	; (400f64 <ili9488_write_register+0x68>)
  400f16:	47a8      	blx	r5
	for(i = 0; i < 0xFF; i++);
  400f18:	2300      	movs	r3, #0
  400f1a:	9301      	str	r3, [sp, #4]
  400f1c:	9b01      	ldr	r3, [sp, #4]
  400f1e:	2bfe      	cmp	r3, #254	; 0xfe
  400f20:	d805      	bhi.n	400f2e <ili9488_write_register+0x32>
  400f22:	9b01      	ldr	r3, [sp, #4]
  400f24:	3301      	adds	r3, #1
  400f26:	9301      	str	r3, [sp, #4]
  400f28:	9b01      	ldr	r3, [sp, #4]
  400f2a:	2bfe      	cmp	r3, #254	; 0xfe
  400f2c:	d9f9      	bls.n	400f22 <ili9488_write_register+0x26>
	if(size > 0) {
  400f2e:	b90c      	cbnz	r4, 400f34 <ili9488_write_register+0x38>
}
  400f30:	b002      	add	sp, #8
  400f32:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  400f34:	2006      	movs	r0, #6
  400f36:	4b0c      	ldr	r3, [pc, #48]	; (400f68 <ili9488_write_register+0x6c>)
  400f38:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  400f3a:	4622      	mov	r2, r4
  400f3c:	4631      	mov	r1, r6
  400f3e:	4808      	ldr	r0, [pc, #32]	; (400f60 <ili9488_write_register+0x64>)
  400f40:	4b0a      	ldr	r3, [pc, #40]	; (400f6c <ili9488_write_register+0x70>)
  400f42:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  400f44:	2300      	movs	r3, #0
  400f46:	9301      	str	r3, [sp, #4]
  400f48:	9b01      	ldr	r3, [sp, #4]
  400f4a:	2b5e      	cmp	r3, #94	; 0x5e
  400f4c:	d8f0      	bhi.n	400f30 <ili9488_write_register+0x34>
  400f4e:	9b01      	ldr	r3, [sp, #4]
  400f50:	3301      	adds	r3, #1
  400f52:	9301      	str	r3, [sp, #4]
  400f54:	9b01      	ldr	r3, [sp, #4]
  400f56:	2b5e      	cmp	r3, #94	; 0x5e
  400f58:	d9f9      	bls.n	400f4e <ili9488_write_register+0x52>
  400f5a:	e7e9      	b.n	400f30 <ili9488_write_register+0x34>
  400f5c:	00401579 	.word	0x00401579
  400f60:	40008000 	.word	0x40008000
  400f64:	0040197d 	.word	0x0040197d
  400f68:	0040155d 	.word	0x0040155d
  400f6c:	00400a95 	.word	0x00400a95

00400f70 <ili9488_write_ram_buffer>:
{
  400f70:	b530      	push	{r4, r5, lr}
  400f72:	b083      	sub	sp, #12
  400f74:	4604      	mov	r4, r0
  400f76:	460d      	mov	r5, r1
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  400f78:	2006      	movs	r0, #6
  400f7a:	4b0a      	ldr	r3, [pc, #40]	; (400fa4 <ili9488_write_ram_buffer+0x34>)
  400f7c:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  400f7e:	462a      	mov	r2, r5
  400f80:	4621      	mov	r1, r4
  400f82:	4809      	ldr	r0, [pc, #36]	; (400fa8 <ili9488_write_ram_buffer+0x38>)
  400f84:	4b09      	ldr	r3, [pc, #36]	; (400fac <ili9488_write_ram_buffer+0x3c>)
  400f86:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  400f88:	2300      	movs	r3, #0
  400f8a:	9301      	str	r3, [sp, #4]
  400f8c:	9b01      	ldr	r3, [sp, #4]
  400f8e:	2bfe      	cmp	r3, #254	; 0xfe
  400f90:	d805      	bhi.n	400f9e <ili9488_write_ram_buffer+0x2e>
  400f92:	9b01      	ldr	r3, [sp, #4]
  400f94:	3301      	adds	r3, #1
  400f96:	9301      	str	r3, [sp, #4]
  400f98:	9b01      	ldr	r3, [sp, #4]
  400f9a:	2bfe      	cmp	r3, #254	; 0xfe
  400f9c:	d9f9      	bls.n	400f92 <ili9488_write_ram_buffer+0x22>
}
  400f9e:	b003      	add	sp, #12
  400fa0:	bd30      	pop	{r4, r5, pc}
  400fa2:	bf00      	nop
  400fa4:	0040155d 	.word	0x0040155d
  400fa8:	40008000 	.word	0x40008000
  400fac:	00400a95 	.word	0x00400a95

00400fb0 <ili9488_delay>:
	for(i = 0; i < ul_ms; i++) {
  400fb0:	4601      	mov	r1, r0
  400fb2:	b130      	cbz	r0, 400fc2 <ili9488_delay+0x12>
  400fb4:	4a03      	ldr	r2, [pc, #12]	; (400fc4 <ili9488_delay+0x14>)
{
  400fb6:	4b04      	ldr	r3, [pc, #16]	; (400fc8 <ili9488_delay+0x18>)
		for(i = 0; i < 100000; i++) {
  400fb8:	3b01      	subs	r3, #1
  400fba:	d1fd      	bne.n	400fb8 <ili9488_delay+0x8>
	for(i = 0; i < ul_ms; i++) {
  400fbc:	4291      	cmp	r1, r2
  400fbe:	d8fa      	bhi.n	400fb6 <ili9488_delay+0x6>
  400fc0:	4770      	bx	lr
  400fc2:	4770      	bx	lr
  400fc4:	000186a1 	.word	0x000186a1
  400fc8:	000186a0 	.word	0x000186a0

00400fcc <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  400fcc:	b500      	push	{lr}
  400fce:	b083      	sub	sp, #12
	ili9488_color_t value;
	if(direction) {
  400fd0:	b958      	cbnz	r0, 400fea <ili9488_set_display_direction+0x1e>
		value = 0xE8;
	} else {
		value = 0x48;
  400fd2:	2348      	movs	r3, #72	; 0x48
  400fd4:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  400fd8:	2201      	movs	r2, #1
  400fda:	f10d 0107 	add.w	r1, sp, #7
  400fde:	2036      	movs	r0, #54	; 0x36
  400fe0:	4b04      	ldr	r3, [pc, #16]	; (400ff4 <ili9488_set_display_direction+0x28>)
  400fe2:	4798      	blx	r3
}
  400fe4:	b003      	add	sp, #12
  400fe6:	f85d fb04 	ldr.w	pc, [sp], #4
		value = 0xE8;
  400fea:	23e8      	movs	r3, #232	; 0xe8
  400fec:	f88d 3007 	strb.w	r3, [sp, #7]
  400ff0:	e7f2      	b.n	400fd8 <ili9488_set_display_direction+0xc>
  400ff2:	bf00      	nop
  400ff4:	00400efd 	.word	0x00400efd

00400ff8 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  400ff8:	b510      	push	{r4, lr}
  400ffa:	b084      	sub	sp, #16
	uint32_t cnt = 0;
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	col_start  =  x ;
  400ffc:	f8ad 000e 	strh.w	r0, [sp, #14]
	col_end    =  width + x - 1;
  401000:	3a01      	subs	r2, #1
  401002:	4402      	add	r2, r0
  401004:	f8ad 200c 	strh.w	r2, [sp, #12]

	row_start = y ;
  401008:	f8ad 100a 	strh.w	r1, [sp, #10]
	row_end   = height + y - 1;
  40100c:	3b01      	subs	r3, #1
  40100e:	4419      	add	r1, r3
  401010:	f8ad 1008 	strh.w	r1, [sp, #8]

	buf[0] = get_8b_to_16b(col_start);
  401014:	0a03      	lsrs	r3, r0, #8
  401016:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(col_start);
  40101a:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[2] = get_8b_to_16b(col_end);
  40101e:	f3c2 2307 	ubfx	r3, r2, #8, #8
  401022:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(col_end);
  401026:	f88d 2007 	strb.w	r2, [sp, #7]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  40102a:	2204      	movs	r2, #4
  40102c:	eb0d 0102 	add.w	r1, sp, r2
  401030:	202a      	movs	r0, #42	; 0x2a
  401032:	4c10      	ldr	r4, [pc, #64]	; (401074 <ili9488_set_window+0x7c>)
  401034:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  401036:	2200      	movs	r2, #0
  401038:	4611      	mov	r1, r2
  40103a:	4610      	mov	r0, r2
  40103c:	47a0      	blx	r4

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  40103e:	f89d 300b 	ldrb.w	r3, [sp, #11]
  401042:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(row_start);
  401046:	f89d 300a 	ldrb.w	r3, [sp, #10]
  40104a:	f88d 3005 	strb.w	r3, [sp, #5]
	buf[2] = get_8b_to_16b(row_end);
  40104e:	f89d 3009 	ldrb.w	r3, [sp, #9]
  401052:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(row_end);
  401056:	f89d 3008 	ldrb.w	r3, [sp, #8]
  40105a:	f88d 3007 	strb.w	r3, [sp, #7]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  40105e:	2204      	movs	r2, #4
  401060:	eb0d 0102 	add.w	r1, sp, r2
  401064:	202b      	movs	r0, #43	; 0x2b
  401066:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  401068:	2200      	movs	r2, #0
  40106a:	4611      	mov	r1, r2
  40106c:	4610      	mov	r0, r2
  40106e:	47a0      	blx	r4
}
  401070:	b004      	add	sp, #16
  401072:	bd10      	pop	{r4, pc}
  401074:	00400efd 	.word	0x00400efd

00401078 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  401078:	b508      	push	{r3, lr}
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  40107a:	2200      	movs	r2, #0
  40107c:	4611      	mov	r1, r2
  40107e:	2029      	movs	r0, #41	; 0x29
  401080:	4b01      	ldr	r3, [pc, #4]	; (401088 <ili9488_display_on+0x10>)
  401082:	4798      	blx	r3
  401084:	bd08      	pop	{r3, pc}
  401086:	bf00      	nop
  401088:	00400efd 	.word	0x00400efd

0040108c <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  40108c:	b410      	push	{r4}
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  40108e:	f3c0 4407 	ubfx	r4, r0, #16, #8
		g_ul_pixel_cache[i++] = ul_color>>8;
  401092:	f3c0 2107 	ubfx	r1, r0, #8, #8
  401096:	4b06      	ldr	r3, [pc, #24]	; (4010b0 <ili9488_set_foreground_color+0x24>)
  401098:	f503 7270 	add.w	r2, r3, #960	; 0x3c0
		g_ul_pixel_cache[i++] = ul_color>>16;
  40109c:	701c      	strb	r4, [r3, #0]
		g_ul_pixel_cache[i++] = ul_color>>8;
  40109e:	7059      	strb	r1, [r3, #1]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  4010a0:	7098      	strb	r0, [r3, #2]
  4010a2:	3303      	adds	r3, #3
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  4010a4:	4293      	cmp	r3, r2
  4010a6:	d1f9      	bne.n	40109c <ili9488_set_foreground_color+0x10>
	}
#endif
}
  4010a8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4010ac:	4770      	bx	lr
  4010ae:	bf00      	nop
  4010b0:	204009f0 	.word	0x204009f0

004010b4 <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  4010b4:	b510      	push	{r4, lr}
  4010b6:	b084      	sub	sp, #16
  4010b8:	f8ad 0006 	strh.w	r0, [sp, #6]
  4010bc:	f8ad 1004 	strh.w	r1, [sp, #4]
	uint32_t cnt = 0;

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	buf[0] = get_8b_to_16b(x);
  4010c0:	0a03      	lsrs	r3, r0, #8
  4010c2:	f88d 300c 	strb.w	r3, [sp, #12]
	buf[1] = get_0b_to_8b(x);
  4010c6:	b2c0      	uxtb	r0, r0
  4010c8:	f88d 000d 	strb.w	r0, [sp, #13]
	buf[2] = get_8b_to_16b(x);
  4010cc:	f88d 300e 	strb.w	r3, [sp, #14]
	buf[3] = get_0b_to_8b(x);
  4010d0:	f88d 000f 	strb.w	r0, [sp, #15]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  4010d4:	2204      	movs	r2, #4
  4010d6:	a903      	add	r1, sp, #12
  4010d8:	202a      	movs	r0, #42	; 0x2a
  4010da:	4c0e      	ldr	r4, [pc, #56]	; (401114 <ili9488_set_cursor_position+0x60>)
  4010dc:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  4010de:	2200      	movs	r2, #0
  4010e0:	4611      	mov	r1, r2
  4010e2:	4610      	mov	r0, r2
  4010e4:	47a0      	blx	r4


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  4010e6:	f89d 2005 	ldrb.w	r2, [sp, #5]
  4010ea:	f88d 200c 	strb.w	r2, [sp, #12]
	buf[1] = get_0b_to_8b(y);
  4010ee:	f89d 3004 	ldrb.w	r3, [sp, #4]
  4010f2:	f88d 300d 	strb.w	r3, [sp, #13]
	buf[2] = get_8b_to_16b(y);
  4010f6:	f88d 200e 	strb.w	r2, [sp, #14]
	buf[3] = get_0b_to_8b(y);
  4010fa:	f88d 300f 	strb.w	r3, [sp, #15]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  4010fe:	2204      	movs	r2, #4
  401100:	a903      	add	r1, sp, #12
  401102:	202b      	movs	r0, #43	; 0x2b
  401104:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  401106:	2200      	movs	r2, #0
  401108:	4611      	mov	r1, r2
  40110a:	4610      	mov	r0, r2
  40110c:	47a0      	blx	r4
}
  40110e:	b004      	add	sp, #16
  401110:	bd10      	pop	{r4, pc}
  401112:	bf00      	nop
  401114:	00400efd 	.word	0x00400efd

00401118 <ili9488_init>:
{
  401118:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40111c:	b087      	sub	sp, #28
  40111e:	4681      	mov	r9, r0
	struct spi_device ILI9488_SPI_DEVICE = {
  401120:	2703      	movs	r7, #3
  401122:	ae06      	add	r6, sp, #24
  401124:	f846 7d08 	str.w	r7, [r6, #-8]!
	spi_master_init(BOARD_ILI9488_SPI);
  401128:	4d5d      	ldr	r5, [pc, #372]	; (4012a0 <ili9488_init+0x188>)
  40112a:	4628      	mov	r0, r5
  40112c:	4b5d      	ldr	r3, [pc, #372]	; (4012a4 <ili9488_init+0x18c>)
  40112e:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  401130:	2400      	movs	r4, #0
  401132:	9400      	str	r4, [sp, #0]
  401134:	4b5c      	ldr	r3, [pc, #368]	; (4012a8 <ili9488_init+0x190>)
  401136:	463a      	mov	r2, r7
  401138:	4631      	mov	r1, r6
  40113a:	4628      	mov	r0, r5
  40113c:	f8df 8198 	ldr.w	r8, [pc, #408]	; 4012d8 <ili9488_init+0x1c0>
  401140:	47c0      	blx	r8
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  401142:	4622      	mov	r2, r4
  401144:	4639      	mov	r1, r7
  401146:	4628      	mov	r0, r5
  401148:	4b58      	ldr	r3, [pc, #352]	; (4012ac <ili9488_init+0x194>)
  40114a:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  40114c:	4631      	mov	r1, r6
  40114e:	4628      	mov	r0, r5
  401150:	4b57      	ldr	r3, [pc, #348]	; (4012b0 <ili9488_init+0x198>)
  401152:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  401154:	2001      	movs	r0, #1
  401156:	6028      	str	r0, [r5, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  401158:	6168      	str	r0, [r5, #20]
	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  40115a:	4622      	mov	r2, r4
  40115c:	4621      	mov	r1, r4
  40115e:	4e55      	ldr	r6, [pc, #340]	; (4012b4 <ili9488_init+0x19c>)
  401160:	47b0      	blx	r6
	ili9488_delay(200);
  401162:	20c8      	movs	r0, #200	; 0xc8
  401164:	4d54      	ldr	r5, [pc, #336]	; (4012b8 <ili9488_init+0x1a0>)
  401166:	47a8      	blx	r5
	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  401168:	4622      	mov	r2, r4
  40116a:	4621      	mov	r1, r4
  40116c:	2011      	movs	r0, #17
  40116e:	47b0      	blx	r6
	ili9488_delay(200);
  401170:	20c8      	movs	r0, #200	; 0xc8
  401172:	47a8      	blx	r5
	reg = 0x81;
  401174:	2381      	movs	r3, #129	; 0x81
  401176:	f88d 300a 	strb.w	r3, [sp, #10]
	param = 0x0;
  40117a:	f88d 400b 	strb.w	r4, [sp, #11]
  40117e:	2610      	movs	r6, #16
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  401180:	f04f 0801 	mov.w	r8, #1
  401184:	4f4b      	ldr	r7, [pc, #300]	; (4012b4 <ili9488_init+0x19c>)
		for(j = 0; j < 0xFF; j++);
  401186:	4625      	mov	r5, r4
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  401188:	4642      	mov	r2, r8
  40118a:	f10d 010a 	add.w	r1, sp, #10
  40118e:	20fb      	movs	r0, #251	; 0xfb
  401190:	47b8      	blx	r7
		reg++;
  401192:	f89d 300a 	ldrb.w	r3, [sp, #10]
  401196:	3301      	adds	r3, #1
  401198:	f88d 300a 	strb.w	r3, [sp, #10]
		for(j = 0; j < 0xFF; j++);
  40119c:	9503      	str	r5, [sp, #12]
  40119e:	9b03      	ldr	r3, [sp, #12]
  4011a0:	2bfe      	cmp	r3, #254	; 0xfe
  4011a2:	d805      	bhi.n	4011b0 <ili9488_init+0x98>
  4011a4:	9b03      	ldr	r3, [sp, #12]
  4011a6:	3301      	adds	r3, #1
  4011a8:	9303      	str	r3, [sp, #12]
  4011aa:	9b03      	ldr	r3, [sp, #12]
  4011ac:	2bfe      	cmp	r3, #254	; 0xfe
  4011ae:	d9f9      	bls.n	4011a4 <ili9488_init+0x8c>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  4011b0:	462a      	mov	r2, r5
  4011b2:	4629      	mov	r1, r5
  4011b4:	20d3      	movs	r0, #211	; 0xd3
  4011b6:	47b8      	blx	r7
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  4011b8:	2006      	movs	r0, #6
  4011ba:	4b40      	ldr	r3, [pc, #256]	; (4012bc <ili9488_init+0x1a4>)
  4011bc:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  4011be:	4642      	mov	r2, r8
  4011c0:	f10d 0109 	add.w	r1, sp, #9
  4011c4:	4836      	ldr	r0, [pc, #216]	; (4012a0 <ili9488_init+0x188>)
  4011c6:	4b3e      	ldr	r3, [pc, #248]	; (4012c0 <ili9488_init+0x1a8>)
  4011c8:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  4011ca:	9503      	str	r5, [sp, #12]
  4011cc:	9b03      	ldr	r3, [sp, #12]
  4011ce:	2bfe      	cmp	r3, #254	; 0xfe
  4011d0:	d805      	bhi.n	4011de <ili9488_init+0xc6>
  4011d2:	9b03      	ldr	r3, [sp, #12]
  4011d4:	3301      	adds	r3, #1
  4011d6:	9303      	str	r3, [sp, #12]
  4011d8:	9b03      	ldr	r3, [sp, #12]
  4011da:	2bfe      	cmp	r3, #254	; 0xfe
  4011dc:	d9f9      	bls.n	4011d2 <ili9488_init+0xba>
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  4011de:	f89d 3009 	ldrb.w	r3, [sp, #9]
  4011e2:	40b3      	lsls	r3, r6
  4011e4:	431c      	orrs	r4, r3
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  4011e6:	4642      	mov	r2, r8
  4011e8:	f10d 010b 	add.w	r1, sp, #11
  4011ec:	20fb      	movs	r0, #251	; 0xfb
  4011ee:	47b8      	blx	r7
		for(j = 0; j < 0xFFF; j++);
  4011f0:	9503      	str	r5, [sp, #12]
  4011f2:	9a03      	ldr	r2, [sp, #12]
  4011f4:	f640 73fe 	movw	r3, #4094	; 0xffe
  4011f8:	429a      	cmp	r2, r3
  4011fa:	d806      	bhi.n	40120a <ili9488_init+0xf2>
  4011fc:	461a      	mov	r2, r3
  4011fe:	9b03      	ldr	r3, [sp, #12]
  401200:	3301      	adds	r3, #1
  401202:	9303      	str	r3, [sp, #12]
  401204:	9b03      	ldr	r3, [sp, #12]
  401206:	4293      	cmp	r3, r2
  401208:	d9f9      	bls.n	4011fe <ili9488_init+0xe6>
  40120a:	3e08      	subs	r6, #8
	for (i = 3; i > 0; i--) {
  40120c:	f116 0f08 	cmn.w	r6, #8
  401210:	d1ba      	bne.n	401188 <ili9488_init+0x70>
	if (chipid != ILI9488_DEVICE_CODE) {
  401212:	f249 4388 	movw	r3, #38024	; 0x9488
  401216:	429c      	cmp	r4, r3
  401218:	d003      	beq.n	401222 <ili9488_init+0x10a>
		return 1;
  40121a:	2001      	movs	r0, #1
}
  40121c:	b007      	add	sp, #28
  40121e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	param = 0x48;
  401222:	ad06      	add	r5, sp, #24
  401224:	2348      	movs	r3, #72	; 0x48
  401226:	f805 3d01 	strb.w	r3, [r5, #-1]!
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  40122a:	2201      	movs	r2, #1
  40122c:	4629      	mov	r1, r5
  40122e:	2036      	movs	r0, #54	; 0x36
  401230:	4e20      	ldr	r6, [pc, #128]	; (4012b4 <ili9488_init+0x19c>)
  401232:	47b0      	blx	r6
	ili9488_delay(100);
  401234:	2064      	movs	r0, #100	; 0x64
  401236:	4c20      	ldr	r4, [pc, #128]	; (4012b8 <ili9488_init+0x1a0>)
  401238:	47a0      	blx	r4
	param = 0x04;
  40123a:	2304      	movs	r3, #4
  40123c:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  401240:	2201      	movs	r2, #1
  401242:	4629      	mov	r1, r5
  401244:	20cf      	movs	r0, #207	; 0xcf
  401246:	47b0      	blx	r6
	ili9488_delay(100);
  401248:	2064      	movs	r0, #100	; 0x64
  40124a:	47a0      	blx	r4
	param = 0x06;
  40124c:	2306      	movs	r3, #6
  40124e:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  401252:	2201      	movs	r2, #1
  401254:	4629      	mov	r1, r5
  401256:	203a      	movs	r0, #58	; 0x3a
  401258:	47b0      	blx	r6
	ili9488_delay(100);
  40125a:	2064      	movs	r0, #100	; 0x64
  40125c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  40125e:	2200      	movs	r2, #0
  401260:	4611      	mov	r1, r2
  401262:	2013      	movs	r0, #19
  401264:	47b0      	blx	r6
	ili9488_delay(100);
  401266:	2064      	movs	r0, #100	; 0x64
  401268:	47a0      	blx	r4
	ili9488_display_on();
  40126a:	4b16      	ldr	r3, [pc, #88]	; (4012c4 <ili9488_init+0x1ac>)
  40126c:	4798      	blx	r3
	ili9488_delay(100);
  40126e:	2064      	movs	r0, #100	; 0x64
  401270:	47a0      	blx	r4
	ili9488_set_display_direction(LANDSCAPE);
  401272:	2000      	movs	r0, #0
  401274:	4b14      	ldr	r3, [pc, #80]	; (4012c8 <ili9488_init+0x1b0>)
  401276:	4798      	blx	r3
	ili9488_delay(100);
  401278:	2064      	movs	r0, #100	; 0x64
  40127a:	47a0      	blx	r4
	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  40127c:	f8b9 3004 	ldrh.w	r3, [r9, #4]
  401280:	f8b9 2000 	ldrh.w	r2, [r9]
  401284:	2100      	movs	r1, #0
  401286:	4608      	mov	r0, r1
  401288:	4c10      	ldr	r4, [pc, #64]	; (4012cc <ili9488_init+0x1b4>)
  40128a:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  40128c:	f8d9 0008 	ldr.w	r0, [r9, #8]
  401290:	4b0f      	ldr	r3, [pc, #60]	; (4012d0 <ili9488_init+0x1b8>)
  401292:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  401294:	2100      	movs	r1, #0
  401296:	4608      	mov	r0, r1
  401298:	4b0e      	ldr	r3, [pc, #56]	; (4012d4 <ili9488_init+0x1bc>)
  40129a:	4798      	blx	r3
	return 0;
  40129c:	2000      	movs	r0, #0
  40129e:	e7bd      	b.n	40121c <ili9488_init+0x104>
  4012a0:	40008000 	.word	0x40008000
  4012a4:	00400991 	.word	0x00400991
  4012a8:	01312d00 	.word	0x01312d00
  4012ac:	004019ed 	.word	0x004019ed
  4012b0:	00400a65 	.word	0x00400a65
  4012b4:	00400efd 	.word	0x00400efd
  4012b8:	00400fb1 	.word	0x00400fb1
  4012bc:	0040155d 	.word	0x0040155d
  4012c0:	00400acb 	.word	0x00400acb
  4012c4:	00401079 	.word	0x00401079
  4012c8:	00400fcd 	.word	0x00400fcd
  4012cc:	00400ff9 	.word	0x00400ff9
  4012d0:	0040108d 	.word	0x0040108d
  4012d4:	004010b5 	.word	0x004010b5
  4012d8:	004009e5 	.word	0x004009e5

004012dc <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4012dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4012e0:	b084      	sub	sp, #16
  4012e2:	9003      	str	r0, [sp, #12]
  4012e4:	9102      	str	r1, [sp, #8]
  4012e6:	9201      	str	r2, [sp, #4]
  4012e8:	aa04      	add	r2, sp, #16
  4012ea:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4012ee:	4613      	mov	r3, r2
  4012f0:	aa01      	add	r2, sp, #4
  4012f2:	a902      	add	r1, sp, #8
  4012f4:	a803      	add	r0, sp, #12
  4012f6:	4c22      	ldr	r4, [pc, #136]	; (401380 <ili9488_draw_filled_rectangle+0xa4>)
  4012f8:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  4012fa:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4012fe:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  401302:	9b00      	ldr	r3, [sp, #0]
  401304:	3301      	adds	r3, #1
  401306:	1a5b      	subs	r3, r3, r1
  401308:	9a01      	ldr	r2, [sp, #4]
  40130a:	3201      	adds	r2, #1
  40130c:	1a12      	subs	r2, r2, r0
  40130e:	b29b      	uxth	r3, r3
  401310:	b292      	uxth	r2, r2
  401312:	4c1c      	ldr	r4, [pc, #112]	; (401384 <ili9488_draw_filled_rectangle+0xa8>)
  401314:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  401316:	4b1c      	ldr	r3, [pc, #112]	; (401388 <ili9488_draw_filled_rectangle+0xac>)
  401318:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40131a:	9903      	ldr	r1, [sp, #12]
  40131c:	9d01      	ldr	r5, [sp, #4]
  40131e:	1a69      	subs	r1, r5, r1
  401320:	9d00      	ldr	r5, [sp, #0]
  401322:	3501      	adds	r5, #1
  401324:	9b02      	ldr	r3, [sp, #8]
  401326:	1aed      	subs	r5, r5, r3
  401328:	fb01 5505 	mla	r5, r1, r5, r5
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40132c:	4b17      	ldr	r3, [pc, #92]	; (40138c <ili9488_draw_filled_rectangle+0xb0>)
  40132e:	fba3 2305 	umull	r2, r3, r3, r5
  401332:	0a1b      	lsrs	r3, r3, #8
	while (blocks--) {
  401334:	b163      	cbz	r3, 401350 <ili9488_draw_filled_rectangle+0x74>
  401336:	1e5c      	subs	r4, r3, #1
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  401338:	f8df 8058 	ldr.w	r8, [pc, #88]	; 401394 <ili9488_draw_filled_rectangle+0xb8>
  40133c:	f44f 7770 	mov.w	r7, #960	; 0x3c0
  401340:	4e13      	ldr	r6, [pc, #76]	; (401390 <ili9488_draw_filled_rectangle+0xb4>)
  401342:	4639      	mov	r1, r7
  401344:	4640      	mov	r0, r8
  401346:	47b0      	blx	r6
	while (blocks--) {
  401348:	3c01      	subs	r4, #1
  40134a:	f1b4 3fff 	cmp.w	r4, #4294967295
  40134e:	d1f8      	bne.n	401342 <ili9488_draw_filled_rectangle+0x66>
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  401350:	490e      	ldr	r1, [pc, #56]	; (40138c <ili9488_draw_filled_rectangle+0xb0>)
  401352:	fba1 3105 	umull	r3, r1, r1, r5
  401356:	0a09      	lsrs	r1, r1, #8
  401358:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40135c:	eba5 1181 	sub.w	r1, r5, r1, lsl #6
  401360:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  401364:	480b      	ldr	r0, [pc, #44]	; (401394 <ili9488_draw_filled_rectangle+0xb8>)
  401366:	4b0a      	ldr	r3, [pc, #40]	; (401390 <ili9488_draw_filled_rectangle+0xb4>)
  401368:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  40136a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  40136e:	f44f 72a0 	mov.w	r2, #320	; 0x140
  401372:	2100      	movs	r1, #0
  401374:	4608      	mov	r0, r1
  401376:	4c03      	ldr	r4, [pc, #12]	; (401384 <ili9488_draw_filled_rectangle+0xa8>)
  401378:	47a0      	blx	r4

}
  40137a:	b004      	add	sp, #16
  40137c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401380:	00400e69 	.word	0x00400e69
  401384:	00400ff9 	.word	0x00400ff9
  401388:	00400ec1 	.word	0x00400ec1
  40138c:	cccccccd 	.word	0xcccccccd
  401390:	00400f71 	.word	0x00400f71
  401394:	204009f0 	.word	0x204009f0

00401398 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401398:	6301      	str	r1, [r0, #48]	; 0x30
  40139a:	4770      	bx	lr

0040139c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40139c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40139e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4013a2:	d03a      	beq.n	40141a <pio_set_peripheral+0x7e>
  4013a4:	d813      	bhi.n	4013ce <pio_set_peripheral+0x32>
  4013a6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4013aa:	d025      	beq.n	4013f8 <pio_set_peripheral+0x5c>
  4013ac:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4013b0:	d10a      	bne.n	4013c8 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4013b2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4013b4:	4313      	orrs	r3, r2
  4013b6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4013b8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4013ba:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4013bc:	400b      	ands	r3, r1
  4013be:	ea23 0302 	bic.w	r3, r3, r2
  4013c2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4013c4:	6042      	str	r2, [r0, #4]
  4013c6:	4770      	bx	lr
	switch (ul_type) {
  4013c8:	2900      	cmp	r1, #0
  4013ca:	d1fb      	bne.n	4013c4 <pio_set_peripheral+0x28>
  4013cc:	4770      	bx	lr
  4013ce:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4013d2:	d021      	beq.n	401418 <pio_set_peripheral+0x7c>
  4013d4:	d809      	bhi.n	4013ea <pio_set_peripheral+0x4e>
  4013d6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4013da:	d1f3      	bne.n	4013c4 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4013dc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4013de:	4313      	orrs	r3, r2
  4013e0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4013e2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4013e4:	4313      	orrs	r3, r2
  4013e6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4013e8:	e7ec      	b.n	4013c4 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4013ea:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4013ee:	d013      	beq.n	401418 <pio_set_peripheral+0x7c>
  4013f0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4013f4:	d010      	beq.n	401418 <pio_set_peripheral+0x7c>
  4013f6:	e7e5      	b.n	4013c4 <pio_set_peripheral+0x28>
{
  4013f8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4013fa:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4013fc:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4013fe:	43d3      	mvns	r3, r2
  401400:	4021      	ands	r1, r4
  401402:	461c      	mov	r4, r3
  401404:	4019      	ands	r1, r3
  401406:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401408:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40140a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40140c:	400b      	ands	r3, r1
  40140e:	4023      	ands	r3, r4
  401410:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401412:	6042      	str	r2, [r0, #4]
}
  401414:	f85d 4b04 	ldr.w	r4, [sp], #4
  401418:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40141a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40141c:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40141e:	400b      	ands	r3, r1
  401420:	ea23 0302 	bic.w	r3, r3, r2
  401424:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401426:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401428:	4313      	orrs	r3, r2
  40142a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40142c:	e7ca      	b.n	4013c4 <pio_set_peripheral+0x28>

0040142e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40142e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401430:	f012 0f01 	tst.w	r2, #1
  401434:	d10d      	bne.n	401452 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401436:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401438:	f012 0f0a 	tst.w	r2, #10
  40143c:	d00b      	beq.n	401456 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  40143e:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401440:	f012 0f02 	tst.w	r2, #2
  401444:	d109      	bne.n	40145a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401446:	f012 0f08 	tst.w	r2, #8
  40144a:	d008      	beq.n	40145e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40144c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401450:	e005      	b.n	40145e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401452:	6641      	str	r1, [r0, #100]	; 0x64
  401454:	e7f0      	b.n	401438 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401456:	6241      	str	r1, [r0, #36]	; 0x24
  401458:	e7f2      	b.n	401440 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40145a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40145e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401460:	6001      	str	r1, [r0, #0]
  401462:	4770      	bx	lr

00401464 <pio_set_output>:
{
  401464:	b410      	push	{r4}
  401466:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401468:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40146a:	b94c      	cbnz	r4, 401480 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  40146c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40146e:	b14b      	cbz	r3, 401484 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401470:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401472:	b94a      	cbnz	r2, 401488 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401474:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401476:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401478:	6001      	str	r1, [r0, #0]
}
  40147a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40147e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401480:	6641      	str	r1, [r0, #100]	; 0x64
  401482:	e7f4      	b.n	40146e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401484:	6541      	str	r1, [r0, #84]	; 0x54
  401486:	e7f4      	b.n	401472 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401488:	6301      	str	r1, [r0, #48]	; 0x30
  40148a:	e7f4      	b.n	401476 <pio_set_output+0x12>

0040148c <pio_configure>:
{
  40148c:	b570      	push	{r4, r5, r6, lr}
  40148e:	b082      	sub	sp, #8
  401490:	4605      	mov	r5, r0
  401492:	4616      	mov	r6, r2
  401494:	461c      	mov	r4, r3
	switch (ul_type) {
  401496:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40149a:	d014      	beq.n	4014c6 <pio_configure+0x3a>
  40149c:	d90a      	bls.n	4014b4 <pio_configure+0x28>
  40149e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4014a2:	d024      	beq.n	4014ee <pio_configure+0x62>
  4014a4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4014a8:	d021      	beq.n	4014ee <pio_configure+0x62>
  4014aa:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4014ae:	d017      	beq.n	4014e0 <pio_configure+0x54>
		return 0;
  4014b0:	2000      	movs	r0, #0
  4014b2:	e01a      	b.n	4014ea <pio_configure+0x5e>
	switch (ul_type) {
  4014b4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4014b8:	d005      	beq.n	4014c6 <pio_configure+0x3a>
  4014ba:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4014be:	d002      	beq.n	4014c6 <pio_configure+0x3a>
  4014c0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4014c4:	d1f4      	bne.n	4014b0 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4014c6:	4632      	mov	r2, r6
  4014c8:	4628      	mov	r0, r5
  4014ca:	4b11      	ldr	r3, [pc, #68]	; (401510 <pio_configure+0x84>)
  4014cc:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4014ce:	f014 0f01 	tst.w	r4, #1
  4014d2:	d102      	bne.n	4014da <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4014d4:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4014d6:	2001      	movs	r0, #1
  4014d8:	e007      	b.n	4014ea <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4014da:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4014dc:	2001      	movs	r0, #1
  4014de:	e004      	b.n	4014ea <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4014e0:	461a      	mov	r2, r3
  4014e2:	4631      	mov	r1, r6
  4014e4:	4b0b      	ldr	r3, [pc, #44]	; (401514 <pio_configure+0x88>)
  4014e6:	4798      	blx	r3
	return 1;
  4014e8:	2001      	movs	r0, #1
}
  4014ea:	b002      	add	sp, #8
  4014ec:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4014ee:	f004 0301 	and.w	r3, r4, #1
  4014f2:	9300      	str	r3, [sp, #0]
  4014f4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4014f8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4014fc:	bf14      	ite	ne
  4014fe:	2200      	movne	r2, #0
  401500:	2201      	moveq	r2, #1
  401502:	4631      	mov	r1, r6
  401504:	4628      	mov	r0, r5
  401506:	4c04      	ldr	r4, [pc, #16]	; (401518 <pio_configure+0x8c>)
  401508:	47a0      	blx	r4
	return 1;
  40150a:	2001      	movs	r0, #1
		break;
  40150c:	e7ed      	b.n	4014ea <pio_configure+0x5e>
  40150e:	bf00      	nop
  401510:	0040139d 	.word	0x0040139d
  401514:	0040142f 	.word	0x0040142f
  401518:	00401465 	.word	0x00401465

0040151c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  40151c:	f012 0f10 	tst.w	r2, #16
  401520:	d012      	beq.n	401548 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  401522:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401526:	f012 0f20 	tst.w	r2, #32
  40152a:	d007      	beq.n	40153c <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  40152c:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  401530:	f012 0f40 	tst.w	r2, #64	; 0x40
  401534:	d005      	beq.n	401542 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  401536:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  40153a:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  40153c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  401540:	e7f6      	b.n	401530 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  401542:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  401546:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  401548:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40154c:	4770      	bx	lr

0040154e <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40154e:	6401      	str	r1, [r0, #64]	; 0x40
  401550:	4770      	bx	lr

00401552 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401552:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401554:	4770      	bx	lr

00401556 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401556:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401558:	4770      	bx	lr
	...

0040155c <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40155c:	4b05      	ldr	r3, [pc, #20]	; (401574 <pio_set_pin_high+0x18>)
  40155e:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  401562:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401564:	f000 001f 	and.w	r0, r0, #31
  401568:	2201      	movs	r2, #1
  40156a:	fa02 f000 	lsl.w	r0, r2, r0
  40156e:	6318      	str	r0, [r3, #48]	; 0x30
  401570:	4770      	bx	lr
  401572:	bf00      	nop
  401574:	00200707 	.word	0x00200707

00401578 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401578:	4b05      	ldr	r3, [pc, #20]	; (401590 <pio_set_pin_low+0x18>)
  40157a:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  40157e:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401580:	f000 001f 	and.w	r0, r0, #31
  401584:	2201      	movs	r2, #1
  401586:	fa02 f000 	lsl.w	r0, r2, r0
  40158a:	6358      	str	r0, [r3, #52]	; 0x34
  40158c:	4770      	bx	lr
  40158e:	bf00      	nop
  401590:	00200707 	.word	0x00200707

00401594 <pio_configure_pin>:
{
  401594:	b570      	push	{r4, r5, r6, lr}
  401596:	b082      	sub	sp, #8
  401598:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40159a:	4c46      	ldr	r4, [pc, #280]	; (4016b4 <pio_configure_pin+0x120>)
  40159c:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  4015a0:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  4015a2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4015a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4015aa:	d059      	beq.n	401660 <pio_configure_pin+0xcc>
  4015ac:	d80a      	bhi.n	4015c4 <pio_configure_pin+0x30>
  4015ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4015b2:	d02f      	beq.n	401614 <pio_configure_pin+0x80>
  4015b4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4015b8:	d03f      	beq.n	40163a <pio_configure_pin+0xa6>
  4015ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4015be:	d016      	beq.n	4015ee <pio_configure_pin+0x5a>
		return 0;
  4015c0:	2000      	movs	r0, #0
  4015c2:	e012      	b.n	4015ea <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  4015c4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4015c8:	d05d      	beq.n	401686 <pio_configure_pin+0xf2>
  4015ca:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4015ce:	d05a      	beq.n	401686 <pio_configure_pin+0xf2>
  4015d0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4015d4:	d1f4      	bne.n	4015c0 <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4015d6:	f000 011f 	and.w	r1, r0, #31
  4015da:	2601      	movs	r6, #1
  4015dc:	462a      	mov	r2, r5
  4015de:	fa06 f101 	lsl.w	r1, r6, r1
  4015e2:	4620      	mov	r0, r4
  4015e4:	4b34      	ldr	r3, [pc, #208]	; (4016b8 <pio_configure_pin+0x124>)
  4015e6:	4798      	blx	r3
	return 1;
  4015e8:	4630      	mov	r0, r6
}
  4015ea:	b002      	add	sp, #8
  4015ec:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4015ee:	f000 001f 	and.w	r0, r0, #31
  4015f2:	2601      	movs	r6, #1
  4015f4:	4086      	lsls	r6, r0
  4015f6:	4632      	mov	r2, r6
  4015f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4015fc:	4620      	mov	r0, r4
  4015fe:	4b2f      	ldr	r3, [pc, #188]	; (4016bc <pio_configure_pin+0x128>)
  401600:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401602:	f015 0f01 	tst.w	r5, #1
  401606:	d102      	bne.n	40160e <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  401608:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  40160a:	2001      	movs	r0, #1
  40160c:	e7ed      	b.n	4015ea <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  40160e:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401610:	2001      	movs	r0, #1
  401612:	e7ea      	b.n	4015ea <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401614:	f000 001f 	and.w	r0, r0, #31
  401618:	2601      	movs	r6, #1
  40161a:	4086      	lsls	r6, r0
  40161c:	4632      	mov	r2, r6
  40161e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401622:	4620      	mov	r0, r4
  401624:	4b25      	ldr	r3, [pc, #148]	; (4016bc <pio_configure_pin+0x128>)
  401626:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401628:	f015 0f01 	tst.w	r5, #1
  40162c:	d102      	bne.n	401634 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  40162e:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401630:	2001      	movs	r0, #1
  401632:	e7da      	b.n	4015ea <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401634:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401636:	2001      	movs	r0, #1
  401638:	e7d7      	b.n	4015ea <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40163a:	f000 001f 	and.w	r0, r0, #31
  40163e:	2601      	movs	r6, #1
  401640:	4086      	lsls	r6, r0
  401642:	4632      	mov	r2, r6
  401644:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401648:	4620      	mov	r0, r4
  40164a:	4b1c      	ldr	r3, [pc, #112]	; (4016bc <pio_configure_pin+0x128>)
  40164c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40164e:	f015 0f01 	tst.w	r5, #1
  401652:	d102      	bne.n	40165a <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  401654:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401656:	2001      	movs	r0, #1
  401658:	e7c7      	b.n	4015ea <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  40165a:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  40165c:	2001      	movs	r0, #1
  40165e:	e7c4      	b.n	4015ea <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401660:	f000 001f 	and.w	r0, r0, #31
  401664:	2601      	movs	r6, #1
  401666:	4086      	lsls	r6, r0
  401668:	4632      	mov	r2, r6
  40166a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40166e:	4620      	mov	r0, r4
  401670:	4b12      	ldr	r3, [pc, #72]	; (4016bc <pio_configure_pin+0x128>)
  401672:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401674:	f015 0f01 	tst.w	r5, #1
  401678:	d102      	bne.n	401680 <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  40167a:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  40167c:	2001      	movs	r0, #1
  40167e:	e7b4      	b.n	4015ea <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401680:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401682:	2001      	movs	r0, #1
  401684:	e7b1      	b.n	4015ea <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401686:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40168a:	f000 011f 	and.w	r1, r0, #31
  40168e:	2601      	movs	r6, #1
  401690:	ea05 0306 	and.w	r3, r5, r6
  401694:	9300      	str	r3, [sp, #0]
  401696:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40169a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40169e:	bf14      	ite	ne
  4016a0:	2200      	movne	r2, #0
  4016a2:	2201      	moveq	r2, #1
  4016a4:	fa06 f101 	lsl.w	r1, r6, r1
  4016a8:	4620      	mov	r0, r4
  4016aa:	4c05      	ldr	r4, [pc, #20]	; (4016c0 <pio_configure_pin+0x12c>)
  4016ac:	47a0      	blx	r4
	return 1;
  4016ae:	4630      	mov	r0, r6
		break;
  4016b0:	e79b      	b.n	4015ea <pio_configure_pin+0x56>
  4016b2:	bf00      	nop
  4016b4:	00200707 	.word	0x00200707
  4016b8:	0040142f 	.word	0x0040142f
  4016bc:	0040139d 	.word	0x0040139d
  4016c0:	00401465 	.word	0x00401465

004016c4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4016c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4016c8:	4604      	mov	r4, r0
  4016ca:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4016cc:	4b0e      	ldr	r3, [pc, #56]	; (401708 <pio_handler_process+0x44>)
  4016ce:	4798      	blx	r3
  4016d0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4016d2:	4620      	mov	r0, r4
  4016d4:	4b0d      	ldr	r3, [pc, #52]	; (40170c <pio_handler_process+0x48>)
  4016d6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4016d8:	4005      	ands	r5, r0
  4016da:	d013      	beq.n	401704 <pio_handler_process+0x40>
  4016dc:	4c0c      	ldr	r4, [pc, #48]	; (401710 <pio_handler_process+0x4c>)
  4016de:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4016e2:	e003      	b.n	4016ec <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4016e4:	42b4      	cmp	r4, r6
  4016e6:	d00d      	beq.n	401704 <pio_handler_process+0x40>
  4016e8:	3410      	adds	r4, #16
		while (status != 0) {
  4016ea:	b15d      	cbz	r5, 401704 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4016ec:	6820      	ldr	r0, [r4, #0]
  4016ee:	4540      	cmp	r0, r8
  4016f0:	d1f8      	bne.n	4016e4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4016f2:	6861      	ldr	r1, [r4, #4]
  4016f4:	4229      	tst	r1, r5
  4016f6:	d0f5      	beq.n	4016e4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4016f8:	68e3      	ldr	r3, [r4, #12]
  4016fa:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4016fc:	6863      	ldr	r3, [r4, #4]
  4016fe:	ea25 0503 	bic.w	r5, r5, r3
  401702:	e7ef      	b.n	4016e4 <pio_handler_process+0x20>
  401704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401708:	00401553 	.word	0x00401553
  40170c:	00401557 	.word	0x00401557
  401710:	20400db0 	.word	0x20400db0

00401714 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401716:	4c18      	ldr	r4, [pc, #96]	; (401778 <pio_handler_set+0x64>)
  401718:	6826      	ldr	r6, [r4, #0]
  40171a:	2e06      	cmp	r6, #6
  40171c:	d82a      	bhi.n	401774 <pio_handler_set+0x60>
  40171e:	f04f 0c00 	mov.w	ip, #0
  401722:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401724:	4f15      	ldr	r7, [pc, #84]	; (40177c <pio_handler_set+0x68>)
  401726:	e004      	b.n	401732 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401728:	3401      	adds	r4, #1
  40172a:	b2e4      	uxtb	r4, r4
  40172c:	46a4      	mov	ip, r4
  40172e:	42a6      	cmp	r6, r4
  401730:	d309      	bcc.n	401746 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  401732:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401734:	0125      	lsls	r5, r4, #4
  401736:	597d      	ldr	r5, [r7, r5]
  401738:	428d      	cmp	r5, r1
  40173a:	d1f5      	bne.n	401728 <pio_handler_set+0x14>
  40173c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401740:	686d      	ldr	r5, [r5, #4]
  401742:	4295      	cmp	r5, r2
  401744:	d1f0      	bne.n	401728 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401746:	4d0d      	ldr	r5, [pc, #52]	; (40177c <pio_handler_set+0x68>)
  401748:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  40174c:	eb05 040e 	add.w	r4, r5, lr
  401750:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  401754:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  401756:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  401758:	9906      	ldr	r1, [sp, #24]
  40175a:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  40175c:	3601      	adds	r6, #1
  40175e:	4566      	cmp	r6, ip
  401760:	d005      	beq.n	40176e <pio_handler_set+0x5a>
  401762:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401764:	461a      	mov	r2, r3
  401766:	4b06      	ldr	r3, [pc, #24]	; (401780 <pio_handler_set+0x6c>)
  401768:	4798      	blx	r3

	return 0;
  40176a:	2000      	movs	r0, #0
  40176c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  40176e:	4902      	ldr	r1, [pc, #8]	; (401778 <pio_handler_set+0x64>)
  401770:	600e      	str	r6, [r1, #0]
  401772:	e7f6      	b.n	401762 <pio_handler_set+0x4e>
		return 1;
  401774:	2001      	movs	r0, #1
}
  401776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401778:	20400e20 	.word	0x20400e20
  40177c:	20400db0 	.word	0x20400db0
  401780:	0040151d 	.word	0x0040151d

00401784 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401784:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401786:	210a      	movs	r1, #10
  401788:	4801      	ldr	r0, [pc, #4]	; (401790 <PIOA_Handler+0xc>)
  40178a:	4b02      	ldr	r3, [pc, #8]	; (401794 <PIOA_Handler+0x10>)
  40178c:	4798      	blx	r3
  40178e:	bd08      	pop	{r3, pc}
  401790:	400e0e00 	.word	0x400e0e00
  401794:	004016c5 	.word	0x004016c5

00401798 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401798:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40179a:	210b      	movs	r1, #11
  40179c:	4801      	ldr	r0, [pc, #4]	; (4017a4 <PIOB_Handler+0xc>)
  40179e:	4b02      	ldr	r3, [pc, #8]	; (4017a8 <PIOB_Handler+0x10>)
  4017a0:	4798      	blx	r3
  4017a2:	bd08      	pop	{r3, pc}
  4017a4:	400e1000 	.word	0x400e1000
  4017a8:	004016c5 	.word	0x004016c5

004017ac <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4017ac:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4017ae:	210c      	movs	r1, #12
  4017b0:	4801      	ldr	r0, [pc, #4]	; (4017b8 <PIOC_Handler+0xc>)
  4017b2:	4b02      	ldr	r3, [pc, #8]	; (4017bc <PIOC_Handler+0x10>)
  4017b4:	4798      	blx	r3
  4017b6:	bd08      	pop	{r3, pc}
  4017b8:	400e1200 	.word	0x400e1200
  4017bc:	004016c5 	.word	0x004016c5

004017c0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4017c0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4017c2:	2110      	movs	r1, #16
  4017c4:	4801      	ldr	r0, [pc, #4]	; (4017cc <PIOD_Handler+0xc>)
  4017c6:	4b02      	ldr	r3, [pc, #8]	; (4017d0 <PIOD_Handler+0x10>)
  4017c8:	4798      	blx	r3
  4017ca:	bd08      	pop	{r3, pc}
  4017cc:	400e1400 	.word	0x400e1400
  4017d0:	004016c5 	.word	0x004016c5

004017d4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4017d4:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4017d6:	2111      	movs	r1, #17
  4017d8:	4801      	ldr	r0, [pc, #4]	; (4017e0 <PIOE_Handler+0xc>)
  4017da:	4b02      	ldr	r3, [pc, #8]	; (4017e4 <PIOE_Handler+0x10>)
  4017dc:	4798      	blx	r3
  4017de:	bd08      	pop	{r3, pc}
  4017e0:	400e1600 	.word	0x400e1600
  4017e4:	004016c5 	.word	0x004016c5

004017e8 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4017e8:	2803      	cmp	r0, #3
  4017ea:	d011      	beq.n	401810 <pmc_mck_set_division+0x28>
  4017ec:	2804      	cmp	r0, #4
  4017ee:	d012      	beq.n	401816 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4017f0:	2802      	cmp	r0, #2
  4017f2:	bf0c      	ite	eq
  4017f4:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4017f8:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4017fa:	4a08      	ldr	r2, [pc, #32]	; (40181c <pmc_mck_set_division+0x34>)
  4017fc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4017fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401802:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401804:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401806:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401808:	f013 0f08 	tst.w	r3, #8
  40180c:	d0fb      	beq.n	401806 <pmc_mck_set_division+0x1e>
}
  40180e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401810:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401814:	e7f1      	b.n	4017fa <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401816:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40181a:	e7ee      	b.n	4017fa <pmc_mck_set_division+0x12>
  40181c:	400e0600 	.word	0x400e0600

00401820 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401820:	4a17      	ldr	r2, [pc, #92]	; (401880 <pmc_switch_mck_to_pllack+0x60>)
  401822:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401824:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401828:	4318      	orrs	r0, r3
  40182a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40182c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40182e:	f013 0f08 	tst.w	r3, #8
  401832:	d10a      	bne.n	40184a <pmc_switch_mck_to_pllack+0x2a>
  401834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401838:	4911      	ldr	r1, [pc, #68]	; (401880 <pmc_switch_mck_to_pllack+0x60>)
  40183a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40183c:	f012 0f08 	tst.w	r2, #8
  401840:	d103      	bne.n	40184a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401842:	3b01      	subs	r3, #1
  401844:	d1f9      	bne.n	40183a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401846:	2001      	movs	r0, #1
  401848:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40184a:	4a0d      	ldr	r2, [pc, #52]	; (401880 <pmc_switch_mck_to_pllack+0x60>)
  40184c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40184e:	f023 0303 	bic.w	r3, r3, #3
  401852:	f043 0302 	orr.w	r3, r3, #2
  401856:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401858:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40185a:	f013 0f08 	tst.w	r3, #8
  40185e:	d10a      	bne.n	401876 <pmc_switch_mck_to_pllack+0x56>
  401860:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401864:	4906      	ldr	r1, [pc, #24]	; (401880 <pmc_switch_mck_to_pllack+0x60>)
  401866:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401868:	f012 0f08 	tst.w	r2, #8
  40186c:	d105      	bne.n	40187a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40186e:	3b01      	subs	r3, #1
  401870:	d1f9      	bne.n	401866 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401872:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401874:	4770      	bx	lr
	return 0;
  401876:	2000      	movs	r0, #0
  401878:	4770      	bx	lr
  40187a:	2000      	movs	r0, #0
  40187c:	4770      	bx	lr
  40187e:	bf00      	nop
  401880:	400e0600 	.word	0x400e0600

00401884 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401884:	b9a0      	cbnz	r0, 4018b0 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401886:	480e      	ldr	r0, [pc, #56]	; (4018c0 <pmc_switch_mainck_to_xtal+0x3c>)
  401888:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40188a:	0209      	lsls	r1, r1, #8
  40188c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40188e:	4a0d      	ldr	r2, [pc, #52]	; (4018c4 <pmc_switch_mainck_to_xtal+0x40>)
  401890:	401a      	ands	r2, r3
  401892:	4b0d      	ldr	r3, [pc, #52]	; (4018c8 <pmc_switch_mainck_to_xtal+0x44>)
  401894:	4313      	orrs	r3, r2
  401896:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401898:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40189a:	4602      	mov	r2, r0
  40189c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40189e:	f013 0f01 	tst.w	r3, #1
  4018a2:	d0fb      	beq.n	40189c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4018a4:	4a06      	ldr	r2, [pc, #24]	; (4018c0 <pmc_switch_mainck_to_xtal+0x3c>)
  4018a6:	6a11      	ldr	r1, [r2, #32]
  4018a8:	4b08      	ldr	r3, [pc, #32]	; (4018cc <pmc_switch_mainck_to_xtal+0x48>)
  4018aa:	430b      	orrs	r3, r1
  4018ac:	6213      	str	r3, [r2, #32]
  4018ae:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4018b0:	4903      	ldr	r1, [pc, #12]	; (4018c0 <pmc_switch_mainck_to_xtal+0x3c>)
  4018b2:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4018b4:	4a06      	ldr	r2, [pc, #24]	; (4018d0 <pmc_switch_mainck_to_xtal+0x4c>)
  4018b6:	401a      	ands	r2, r3
  4018b8:	4b06      	ldr	r3, [pc, #24]	; (4018d4 <pmc_switch_mainck_to_xtal+0x50>)
  4018ba:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4018bc:	620b      	str	r3, [r1, #32]
  4018be:	4770      	bx	lr
  4018c0:	400e0600 	.word	0x400e0600
  4018c4:	ffc8fffc 	.word	0xffc8fffc
  4018c8:	00370001 	.word	0x00370001
  4018cc:	01370000 	.word	0x01370000
  4018d0:	fec8fffc 	.word	0xfec8fffc
  4018d4:	01370002 	.word	0x01370002

004018d8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4018d8:	4b02      	ldr	r3, [pc, #8]	; (4018e4 <pmc_osc_is_ready_mainck+0xc>)
  4018da:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4018dc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4018e0:	4770      	bx	lr
  4018e2:	bf00      	nop
  4018e4:	400e0600 	.word	0x400e0600

004018e8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4018e8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4018ec:	4b01      	ldr	r3, [pc, #4]	; (4018f4 <pmc_disable_pllack+0xc>)
  4018ee:	629a      	str	r2, [r3, #40]	; 0x28
  4018f0:	4770      	bx	lr
  4018f2:	bf00      	nop
  4018f4:	400e0600 	.word	0x400e0600

004018f8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4018f8:	4b02      	ldr	r3, [pc, #8]	; (401904 <pmc_is_locked_pllack+0xc>)
  4018fa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4018fc:	f000 0002 	and.w	r0, r0, #2
  401900:	4770      	bx	lr
  401902:	bf00      	nop
  401904:	400e0600 	.word	0x400e0600

00401908 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  401908:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  40190c:	4b05      	ldr	r3, [pc, #20]	; (401924 <pmc_enable_periph_clk+0x1c>)
  40190e:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  401912:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  401916:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  40191a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  40191e:	2000      	movs	r0, #0
  401920:	4770      	bx	lr
  401922:	bf00      	nop
  401924:	400e0600 	.word	0x400e0600

00401928 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  401928:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40192a:	4b07      	ldr	r3, [pc, #28]	; (401948 <spi_enable_clock+0x20>)
  40192c:	4298      	cmp	r0, r3
  40192e:	d003      	beq.n	401938 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  401930:	4b06      	ldr	r3, [pc, #24]	; (40194c <spi_enable_clock+0x24>)
  401932:	4298      	cmp	r0, r3
  401934:	d004      	beq.n	401940 <spi_enable_clock+0x18>
  401936:	bd08      	pop	{r3, pc}
  401938:	2015      	movs	r0, #21
  40193a:	4b05      	ldr	r3, [pc, #20]	; (401950 <spi_enable_clock+0x28>)
  40193c:	4798      	blx	r3
  40193e:	bd08      	pop	{r3, pc}
  401940:	202a      	movs	r0, #42	; 0x2a
  401942:	4b03      	ldr	r3, [pc, #12]	; (401950 <spi_enable_clock+0x28>)
  401944:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  401946:	e7f6      	b.n	401936 <spi_enable_clock+0xe>
  401948:	40008000 	.word	0x40008000
  40194c:	40058000 	.word	0x40058000
  401950:	00401909 	.word	0x00401909

00401954 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  401954:	6843      	ldr	r3, [r0, #4]
  401956:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40195a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40195c:	6843      	ldr	r3, [r0, #4]
  40195e:	0409      	lsls	r1, r1, #16
  401960:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  401964:	4319      	orrs	r1, r3
  401966:	6041      	str	r1, [r0, #4]
  401968:	4770      	bx	lr

0040196a <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  40196a:	6843      	ldr	r3, [r0, #4]
  40196c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401970:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  401972:	6843      	ldr	r3, [r0, #4]
  401974:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  401978:	6041      	str	r1, [r0, #4]
  40197a:	4770      	bx	lr

0040197c <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40197c:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40197e:	f643 2499 	movw	r4, #15001	; 0x3a99
  401982:	6905      	ldr	r5, [r0, #16]
  401984:	f015 0f02 	tst.w	r5, #2
  401988:	d103      	bne.n	401992 <spi_write+0x16>
		if (!timeout--) {
  40198a:	3c01      	subs	r4, #1
  40198c:	d1f9      	bne.n	401982 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40198e:	2001      	movs	r0, #1
  401990:	e00c      	b.n	4019ac <spi_write+0x30>
	if (p_spi->SPI_MR & SPI_MR_PS) {
  401992:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  401994:	f014 0f02 	tst.w	r4, #2
  401998:	d006      	beq.n	4019a8 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40199a:	0412      	lsls	r2, r2, #16
  40199c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4019a0:	4311      	orrs	r1, r2
		if (uc_last) {
  4019a2:	b10b      	cbz	r3, 4019a8 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4019a4:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4019a8:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4019aa:	2000      	movs	r0, #0
}
  4019ac:	bc30      	pop	{r4, r5}
  4019ae:	4770      	bx	lr

004019b0 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4019b0:	b932      	cbnz	r2, 4019c0 <spi_set_clock_polarity+0x10>
  4019b2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4019b6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4019b8:	f023 0301 	bic.w	r3, r3, #1
  4019bc:	6303      	str	r3, [r0, #48]	; 0x30
  4019be:	4770      	bx	lr
  4019c0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4019c4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4019c6:	f043 0301 	orr.w	r3, r3, #1
  4019ca:	6303      	str	r3, [r0, #48]	; 0x30
  4019cc:	4770      	bx	lr

004019ce <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4019ce:	b932      	cbnz	r2, 4019de <spi_set_clock_phase+0x10>
  4019d0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4019d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4019d6:	f023 0302 	bic.w	r3, r3, #2
  4019da:	6303      	str	r3, [r0, #48]	; 0x30
  4019dc:	4770      	bx	lr
  4019de:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4019e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4019e4:	f043 0302 	orr.w	r3, r3, #2
  4019e8:	6303      	str	r3, [r0, #48]	; 0x30
  4019ea:	4770      	bx	lr

004019ec <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4019ec:	2a04      	cmp	r2, #4
  4019ee:	d003      	beq.n	4019f8 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4019f0:	b16a      	cbz	r2, 401a0e <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4019f2:	2a08      	cmp	r2, #8
  4019f4:	d016      	beq.n	401a24 <spi_configure_cs_behavior+0x38>
  4019f6:	4770      	bx	lr
  4019f8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4019fc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4019fe:	f023 0308 	bic.w	r3, r3, #8
  401a02:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  401a04:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a06:	f043 0304 	orr.w	r3, r3, #4
  401a0a:	6303      	str	r3, [r0, #48]	; 0x30
  401a0c:	4770      	bx	lr
  401a0e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401a12:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a14:	f023 0308 	bic.w	r3, r3, #8
  401a18:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  401a1a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a1c:	f023 0304 	bic.w	r3, r3, #4
  401a20:	6303      	str	r3, [r0, #48]	; 0x30
  401a22:	4770      	bx	lr
  401a24:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  401a28:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a2a:	f043 0308 	orr.w	r3, r3, #8
  401a2e:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  401a30:	e7e1      	b.n	4019f6 <spi_configure_cs_behavior+0xa>

00401a32 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  401a32:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  401a36:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401a38:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  401a3c:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  401a3e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401a40:	431a      	orrs	r2, r3
  401a42:	630a      	str	r2, [r1, #48]	; 0x30
  401a44:	4770      	bx	lr

00401a46 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  401a46:	1e43      	subs	r3, r0, #1
  401a48:	4419      	add	r1, r3
  401a4a:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  401a4e:	1e43      	subs	r3, r0, #1
  401a50:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  401a52:	bf94      	ite	ls
  401a54:	b200      	sxthls	r0, r0
		return -1;
  401a56:	f04f 30ff 	movhi.w	r0, #4294967295
}
  401a5a:	4770      	bx	lr

00401a5c <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  401a5c:	b17a      	cbz	r2, 401a7e <spi_set_baudrate_div+0x22>
{
  401a5e:	b410      	push	{r4}
  401a60:	4614      	mov	r4, r2
  401a62:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  401a66:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401a68:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  401a6c:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  401a6e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  401a70:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  401a74:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  401a76:	2000      	movs	r0, #0
}
  401a78:	f85d 4b04 	ldr.w	r4, [sp], #4
  401a7c:	4770      	bx	lr
        return -1;
  401a7e:	f04f 30ff 	mov.w	r0, #4294967295
  401a82:	4770      	bx	lr

00401a84 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  401a84:	b410      	push	{r4}
  401a86:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  401a8a:	6b08      	ldr	r0, [r1, #48]	; 0x30
  401a8c:	b280      	uxth	r0, r0
  401a8e:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  401a90:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  401a92:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  401a96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  401a9a:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  401a9c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401aa0:	4770      	bx	lr
	...

00401aa4 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401aa4:	4b28      	ldr	r3, [pc, #160]	; (401b48 <twihs_set_speed+0xa4>)
  401aa6:	4299      	cmp	r1, r3
  401aa8:	d84b      	bhi.n	401b42 <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401aaa:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  401aae:	4299      	cmp	r1, r3
  401ab0:	d92d      	bls.n	401b0e <twihs_set_speed+0x6a>
{
  401ab2:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401ab4:	4c25      	ldr	r4, [pc, #148]	; (401b4c <twihs_set_speed+0xa8>)
  401ab6:	fba4 3402 	umull	r3, r4, r4, r2
  401aba:	0ba4      	lsrs	r4, r4, #14
  401abc:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401abe:	4b24      	ldr	r3, [pc, #144]	; (401b50 <twihs_set_speed+0xac>)
  401ac0:	440b      	add	r3, r1
  401ac2:	009b      	lsls	r3, r3, #2
  401ac4:	fbb2 f2f3 	udiv	r2, r2, r3
  401ac8:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401aca:	2cff      	cmp	r4, #255	; 0xff
  401acc:	d91d      	bls.n	401b0a <twihs_set_speed+0x66>
  401ace:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  401ad0:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401ad2:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401ad4:	2cff      	cmp	r4, #255	; 0xff
  401ad6:	d901      	bls.n	401adc <twihs_set_speed+0x38>
  401ad8:	2906      	cmp	r1, #6
  401ada:	d9f9      	bls.n	401ad0 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401adc:	2aff      	cmp	r2, #255	; 0xff
  401ade:	d907      	bls.n	401af0 <twihs_set_speed+0x4c>
  401ae0:	2906      	cmp	r1, #6
  401ae2:	d805      	bhi.n	401af0 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  401ae4:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401ae6:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401ae8:	2aff      	cmp	r2, #255	; 0xff
  401aea:	d901      	bls.n	401af0 <twihs_set_speed+0x4c>
  401aec:	2906      	cmp	r1, #6
  401aee:	d9f9      	bls.n	401ae4 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401af0:	0213      	lsls	r3, r2, #8
  401af2:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401af4:	0409      	lsls	r1, r1, #16
  401af6:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401afa:	430b      	orrs	r3, r1
  401afc:	b2e4      	uxtb	r4, r4
  401afe:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  401b00:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  401b02:	2000      	movs	r0, #0
}
  401b04:	f85d 4b04 	ldr.w	r4, [sp], #4
  401b08:	4770      	bx	lr
	uint32_t ckdiv = 0;
  401b0a:	2100      	movs	r1, #0
  401b0c:	e7e6      	b.n	401adc <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401b0e:	0049      	lsls	r1, r1, #1
  401b10:	fbb2 f2f1 	udiv	r2, r2, r1
  401b14:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b16:	2aff      	cmp	r2, #255	; 0xff
  401b18:	d911      	bls.n	401b3e <twihs_set_speed+0x9a>
  401b1a:	2300      	movs	r3, #0
			ckdiv++;
  401b1c:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401b1e:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b20:	2aff      	cmp	r2, #255	; 0xff
  401b22:	d901      	bls.n	401b28 <twihs_set_speed+0x84>
  401b24:	2b06      	cmp	r3, #6
  401b26:	d9f9      	bls.n	401b1c <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401b28:	0211      	lsls	r1, r2, #8
  401b2a:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  401b2c:	041b      	lsls	r3, r3, #16
  401b2e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401b32:	430b      	orrs	r3, r1
  401b34:	b2d2      	uxtb	r2, r2
  401b36:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401b38:	6102      	str	r2, [r0, #16]
	return PASS;
  401b3a:	2000      	movs	r0, #0
  401b3c:	4770      	bx	lr
	uint32_t ckdiv = 0;
  401b3e:	2300      	movs	r3, #0
  401b40:	e7f2      	b.n	401b28 <twihs_set_speed+0x84>
		return FAIL;
  401b42:	2001      	movs	r0, #1
  401b44:	4770      	bx	lr
  401b46:	bf00      	nop
  401b48:	00061a80 	.word	0x00061a80
  401b4c:	057619f1 	.word	0x057619f1
  401b50:	3ffd1200 	.word	0x3ffd1200

00401b54 <twihs_master_init>:
{
  401b54:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  401b56:	f04f 32ff 	mov.w	r2, #4294967295
  401b5a:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  401b5c:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401b5e:	2280      	movs	r2, #128	; 0x80
  401b60:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  401b62:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401b64:	2208      	movs	r2, #8
  401b66:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401b68:	2220      	movs	r2, #32
  401b6a:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401b6c:	2204      	movs	r2, #4
  401b6e:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401b70:	680a      	ldr	r2, [r1, #0]
  401b72:	6849      	ldr	r1, [r1, #4]
  401b74:	4b03      	ldr	r3, [pc, #12]	; (401b84 <twihs_master_init+0x30>)
  401b76:	4798      	blx	r3
}
  401b78:	2801      	cmp	r0, #1
  401b7a:	bf14      	ite	ne
  401b7c:	2000      	movne	r0, #0
  401b7e:	2001      	moveq	r0, #1
  401b80:	bd08      	pop	{r3, pc}
  401b82:	bf00      	nop
  401b84:	00401aa5 	.word	0x00401aa5

00401b88 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  401b88:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  401b8a:	2a00      	cmp	r2, #0
  401b8c:	d04c      	beq.n	401c28 <twihs_master_read+0xa0>
{
  401b8e:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401b90:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401b92:	2600      	movs	r6, #0
  401b94:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401b96:	684b      	ldr	r3, [r1, #4]
  401b98:	021b      	lsls	r3, r3, #8
  401b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401b9e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  401ba2:	7c0d      	ldrb	r5, [r1, #16]
  401ba4:	042d      	lsls	r5, r5, #16
  401ba6:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  401baa:	432b      	orrs	r3, r5
  401bac:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401bae:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401bb0:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401bb2:	b15d      	cbz	r5, 401bcc <twihs_master_read+0x44>
	val = addr[0];
  401bb4:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  401bb6:	2d01      	cmp	r5, #1
  401bb8:	dd02      	ble.n	401bc0 <twihs_master_read+0x38>
		val |= addr[1];
  401bba:	784e      	ldrb	r6, [r1, #1]
  401bbc:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  401bc0:	2d02      	cmp	r5, #2
  401bc2:	dd04      	ble.n	401bce <twihs_master_read+0x46>
		val |= addr[2];
  401bc4:	7889      	ldrb	r1, [r1, #2]
  401bc6:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  401bca:	e000      	b.n	401bce <twihs_master_read+0x46>
		return 0;
  401bcc:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401bce:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401bd0:	2301      	movs	r3, #1
  401bd2:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401bd4:	2502      	movs	r5, #2
  401bd6:	e012      	b.n	401bfe <twihs_master_read+0x76>
  401bd8:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  401bda:	f013 0f02 	tst.w	r3, #2
  401bde:	d01b      	beq.n	401c18 <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  401be0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401be2:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401be4:	6a03      	ldr	r3, [r0, #32]
  401be6:	f013 0f01 	tst.w	r3, #1
  401bea:	d0fb      	beq.n	401be4 <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  401bec:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  401bee:	2000      	movs	r0, #0
}
  401bf0:	bc70      	pop	{r4, r5, r6}
  401bf2:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  401bf4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401bf6:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  401bfa:	3a01      	subs	r2, #1
  401bfc:	d0f2      	beq.n	401be4 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401bfe:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401c00:	f413 7f80 	tst.w	r3, #256	; 0x100
  401c04:	d114      	bne.n	401c30 <twihs_master_read+0xa8>
  401c06:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  401c0a:	2a01      	cmp	r2, #1
  401c0c:	d0e4      	beq.n	401bd8 <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  401c0e:	f013 0f02 	tst.w	r3, #2
  401c12:	d1ef      	bne.n	401bf4 <twihs_master_read+0x6c>
	while (cnt > 0) {
  401c14:	2a00      	cmp	r2, #0
  401c16:	d0e5      	beq.n	401be4 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401c18:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401c1a:	f413 7f80 	tst.w	r3, #256	; 0x100
  401c1e:	d105      	bne.n	401c2c <twihs_master_read+0xa4>
		if (!timeout--) {
  401c20:	3901      	subs	r1, #1
  401c22:	d1f2      	bne.n	401c0a <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  401c24:	2009      	movs	r0, #9
  401c26:	e7e3      	b.n	401bf0 <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  401c28:	2001      	movs	r0, #1
  401c2a:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401c2c:	2005      	movs	r0, #5
  401c2e:	e7df      	b.n	401bf0 <twihs_master_read+0x68>
  401c30:	2005      	movs	r0, #5
  401c32:	e7dd      	b.n	401bf0 <twihs_master_read+0x68>

00401c34 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  401c34:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  401c36:	2b00      	cmp	r3, #0
  401c38:	d043      	beq.n	401cc2 <twihs_master_write+0x8e>
{
  401c3a:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401c3c:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401c3e:	2600      	movs	r6, #0
  401c40:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401c42:	7c0a      	ldrb	r2, [r1, #16]
  401c44:	0412      	lsls	r2, r2, #16
  401c46:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401c4a:	684d      	ldr	r5, [r1, #4]
  401c4c:	022d      	lsls	r5, r5, #8
  401c4e:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401c52:	432a      	orrs	r2, r5
  401c54:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401c56:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401c58:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401c5a:	b15d      	cbz	r5, 401c74 <twihs_master_write+0x40>
	val = addr[0];
  401c5c:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  401c5e:	2d01      	cmp	r5, #1
  401c60:	dd02      	ble.n	401c68 <twihs_master_write+0x34>
		val |= addr[1];
  401c62:	784e      	ldrb	r6, [r1, #1]
  401c64:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  401c68:	2d02      	cmp	r5, #2
  401c6a:	dd04      	ble.n	401c76 <twihs_master_write+0x42>
		val |= addr[2];
  401c6c:	7889      	ldrb	r1, [r1, #2]
  401c6e:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  401c72:	e000      	b.n	401c76 <twihs_master_write+0x42>
		return 0;
  401c74:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401c76:	60c2      	str	r2, [r0, #12]
  401c78:	e004      	b.n	401c84 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  401c7a:	f814 2b01 	ldrb.w	r2, [r4], #1
  401c7e:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  401c80:	3b01      	subs	r3, #1
  401c82:	d00f      	beq.n	401ca4 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  401c84:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401c86:	f412 7f80 	tst.w	r2, #256	; 0x100
  401c8a:	d11e      	bne.n	401cca <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  401c8c:	f012 0f04 	tst.w	r2, #4
  401c90:	d1f3      	bne.n	401c7a <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  401c92:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401c94:	f412 7f80 	tst.w	r2, #256	; 0x100
  401c98:	d115      	bne.n	401cc6 <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  401c9a:	f012 0f04 	tst.w	r2, #4
  401c9e:	d1ec      	bne.n	401c7a <twihs_master_write+0x46>
	while (cnt > 0) {
  401ca0:	2b00      	cmp	r3, #0
  401ca2:	d1f6      	bne.n	401c92 <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  401ca4:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401ca6:	f413 7f80 	tst.w	r3, #256	; 0x100
  401caa:	d111      	bne.n	401cd0 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  401cac:	f013 0f04 	tst.w	r3, #4
  401cb0:	d0f8      	beq.n	401ca4 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401cb2:	2302      	movs	r3, #2
  401cb4:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401cb6:	6a03      	ldr	r3, [r0, #32]
  401cb8:	f013 0f01 	tst.w	r3, #1
  401cbc:	d0fb      	beq.n	401cb6 <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  401cbe:	2000      	movs	r0, #0
  401cc0:	e004      	b.n	401ccc <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  401cc2:	2001      	movs	r0, #1
  401cc4:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401cc6:	2005      	movs	r0, #5
  401cc8:	e000      	b.n	401ccc <twihs_master_write+0x98>
  401cca:	2005      	movs	r0, #5
}
  401ccc:	bc70      	pop	{r4, r5, r6}
  401cce:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401cd0:	2005      	movs	r0, #5
  401cd2:	e7fb      	b.n	401ccc <twihs_master_write+0x98>

00401cd4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401cd4:	6943      	ldr	r3, [r0, #20]
  401cd6:	f013 0f02 	tst.w	r3, #2
  401cda:	d002      	beq.n	401ce2 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401cdc:	61c1      	str	r1, [r0, #28]
	return 0;
  401cde:	2000      	movs	r0, #0
  401ce0:	4770      	bx	lr
		return 1;
  401ce2:	2001      	movs	r0, #1
}
  401ce4:	4770      	bx	lr

00401ce6 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401ce6:	6943      	ldr	r3, [r0, #20]
  401ce8:	f013 0f01 	tst.w	r3, #1
  401cec:	d003      	beq.n	401cf6 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401cee:	6983      	ldr	r3, [r0, #24]
  401cf0:	700b      	strb	r3, [r1, #0]
	return 0;
  401cf2:	2000      	movs	r0, #0
  401cf4:	4770      	bx	lr
		return 1;
  401cf6:	2001      	movs	r0, #1
}
  401cf8:	4770      	bx	lr

00401cfa <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401cfa:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401cfc:	010b      	lsls	r3, r1, #4
  401cfe:	4293      	cmp	r3, r2
  401d00:	d914      	bls.n	401d2c <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401d02:	00c9      	lsls	r1, r1, #3
  401d04:	084b      	lsrs	r3, r1, #1
  401d06:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401d0a:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401d0e:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401d10:	1e5c      	subs	r4, r3, #1
  401d12:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401d16:	428c      	cmp	r4, r1
  401d18:	d901      	bls.n	401d1e <usart_set_async_baudrate+0x24>
		return 1;
  401d1a:	2001      	movs	r0, #1
  401d1c:	e017      	b.n	401d4e <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401d1e:	6841      	ldr	r1, [r0, #4]
  401d20:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401d24:	6041      	str	r1, [r0, #4]
  401d26:	e00c      	b.n	401d42 <usart_set_async_baudrate+0x48>
		return 1;
  401d28:	2001      	movs	r0, #1
  401d2a:	e010      	b.n	401d4e <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401d2c:	0859      	lsrs	r1, r3, #1
  401d2e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401d32:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401d36:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401d38:	1e5c      	subs	r4, r3, #1
  401d3a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401d3e:	428c      	cmp	r4, r1
  401d40:	d8f2      	bhi.n	401d28 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401d42:	0412      	lsls	r2, r2, #16
  401d44:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401d48:	431a      	orrs	r2, r3
  401d4a:	6202      	str	r2, [r0, #32]

	return 0;
  401d4c:	2000      	movs	r0, #0
}
  401d4e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401d52:	4770      	bx	lr

00401d54 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401d54:	4b08      	ldr	r3, [pc, #32]	; (401d78 <usart_reset+0x24>)
  401d56:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401d5a:	2300      	movs	r3, #0
  401d5c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401d5e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401d60:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401d62:	2388      	movs	r3, #136	; 0x88
  401d64:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401d66:	2324      	movs	r3, #36	; 0x24
  401d68:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401d6a:	f44f 7380 	mov.w	r3, #256	; 0x100
  401d6e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401d70:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401d74:	6003      	str	r3, [r0, #0]
  401d76:	4770      	bx	lr
  401d78:	55534100 	.word	0x55534100

00401d7c <usart_init_rs232>:
{
  401d7c:	b570      	push	{r4, r5, r6, lr}
  401d7e:	4605      	mov	r5, r0
  401d80:	460c      	mov	r4, r1
  401d82:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401d84:	4b0f      	ldr	r3, [pc, #60]	; (401dc4 <usart_init_rs232+0x48>)
  401d86:	4798      	blx	r3
	ul_reg_val = 0;
  401d88:	2200      	movs	r2, #0
  401d8a:	4b0f      	ldr	r3, [pc, #60]	; (401dc8 <usart_init_rs232+0x4c>)
  401d8c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401d8e:	b1a4      	cbz	r4, 401dba <usart_init_rs232+0x3e>
  401d90:	4632      	mov	r2, r6
  401d92:	6821      	ldr	r1, [r4, #0]
  401d94:	4628      	mov	r0, r5
  401d96:	4b0d      	ldr	r3, [pc, #52]	; (401dcc <usart_init_rs232+0x50>)
  401d98:	4798      	blx	r3
  401d9a:	4602      	mov	r2, r0
  401d9c:	b978      	cbnz	r0, 401dbe <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401d9e:	6863      	ldr	r3, [r4, #4]
  401da0:	68a1      	ldr	r1, [r4, #8]
  401da2:	430b      	orrs	r3, r1
  401da4:	6921      	ldr	r1, [r4, #16]
  401da6:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401da8:	68e1      	ldr	r1, [r4, #12]
  401daa:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401dac:	4906      	ldr	r1, [pc, #24]	; (401dc8 <usart_init_rs232+0x4c>)
  401dae:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401db0:	6869      	ldr	r1, [r5, #4]
  401db2:	430b      	orrs	r3, r1
  401db4:	606b      	str	r3, [r5, #4]
}
  401db6:	4610      	mov	r0, r2
  401db8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401dba:	2201      	movs	r2, #1
  401dbc:	e7fb      	b.n	401db6 <usart_init_rs232+0x3a>
  401dbe:	2201      	movs	r2, #1
  401dc0:	e7f9      	b.n	401db6 <usart_init_rs232+0x3a>
  401dc2:	bf00      	nop
  401dc4:	00401d55 	.word	0x00401d55
  401dc8:	20400e24 	.word	0x20400e24
  401dcc:	00401cfb 	.word	0x00401cfb

00401dd0 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401dd0:	2340      	movs	r3, #64	; 0x40
  401dd2:	6003      	str	r3, [r0, #0]
  401dd4:	4770      	bx	lr

00401dd6 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401dd6:	2310      	movs	r3, #16
  401dd8:	6003      	str	r3, [r0, #0]
  401dda:	4770      	bx	lr

00401ddc <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401ddc:	6943      	ldr	r3, [r0, #20]
  401dde:	f013 0f02 	tst.w	r3, #2
  401de2:	d004      	beq.n	401dee <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401de4:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401de8:	61c1      	str	r1, [r0, #28]
	return 0;
  401dea:	2000      	movs	r0, #0
  401dec:	4770      	bx	lr
		return 1;
  401dee:	2001      	movs	r0, #1
}
  401df0:	4770      	bx	lr

00401df2 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401df2:	6943      	ldr	r3, [r0, #20]
  401df4:	f013 0f01 	tst.w	r3, #1
  401df8:	d005      	beq.n	401e06 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401dfa:	6983      	ldr	r3, [r0, #24]
  401dfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401e00:	600b      	str	r3, [r1, #0]
	return 0;
  401e02:	2000      	movs	r0, #0
  401e04:	4770      	bx	lr
		return 1;
  401e06:	2001      	movs	r0, #1
}
  401e08:	4770      	bx	lr

00401e0a <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401e0a:	e7fe      	b.n	401e0a <Dummy_Handler>

00401e0c <Reset_Handler>:
{
  401e0c:	b500      	push	{lr}
  401e0e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401e10:	4b25      	ldr	r3, [pc, #148]	; (401ea8 <Reset_Handler+0x9c>)
  401e12:	4a26      	ldr	r2, [pc, #152]	; (401eac <Reset_Handler+0xa0>)
  401e14:	429a      	cmp	r2, r3
  401e16:	d010      	beq.n	401e3a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401e18:	4b25      	ldr	r3, [pc, #148]	; (401eb0 <Reset_Handler+0xa4>)
  401e1a:	4a23      	ldr	r2, [pc, #140]	; (401ea8 <Reset_Handler+0x9c>)
  401e1c:	429a      	cmp	r2, r3
  401e1e:	d20c      	bcs.n	401e3a <Reset_Handler+0x2e>
  401e20:	3b01      	subs	r3, #1
  401e22:	1a9b      	subs	r3, r3, r2
  401e24:	f023 0303 	bic.w	r3, r3, #3
  401e28:	3304      	adds	r3, #4
  401e2a:	4413      	add	r3, r2
  401e2c:	491f      	ldr	r1, [pc, #124]	; (401eac <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401e2e:	f851 0b04 	ldr.w	r0, [r1], #4
  401e32:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401e36:	429a      	cmp	r2, r3
  401e38:	d1f9      	bne.n	401e2e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401e3a:	4b1e      	ldr	r3, [pc, #120]	; (401eb4 <Reset_Handler+0xa8>)
  401e3c:	4a1e      	ldr	r2, [pc, #120]	; (401eb8 <Reset_Handler+0xac>)
  401e3e:	429a      	cmp	r2, r3
  401e40:	d20a      	bcs.n	401e58 <Reset_Handler+0x4c>
  401e42:	3b01      	subs	r3, #1
  401e44:	1a9b      	subs	r3, r3, r2
  401e46:	f023 0303 	bic.w	r3, r3, #3
  401e4a:	3304      	adds	r3, #4
  401e4c:	4413      	add	r3, r2
                *pDest++ = 0;
  401e4e:	2100      	movs	r1, #0
  401e50:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401e54:	4293      	cmp	r3, r2
  401e56:	d1fb      	bne.n	401e50 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401e58:	4a18      	ldr	r2, [pc, #96]	; (401ebc <Reset_Handler+0xb0>)
  401e5a:	4b19      	ldr	r3, [pc, #100]	; (401ec0 <Reset_Handler+0xb4>)
  401e5c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401e60:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401e62:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401e66:	fab3 f383 	clz	r3, r3
  401e6a:	095b      	lsrs	r3, r3, #5
  401e6c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401e6e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401e70:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401e74:	2200      	movs	r2, #0
  401e76:	4b13      	ldr	r3, [pc, #76]	; (401ec4 <Reset_Handler+0xb8>)
  401e78:	701a      	strb	r2, [r3, #0]
	return flags;
  401e7a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401e7c:	4a12      	ldr	r2, [pc, #72]	; (401ec8 <Reset_Handler+0xbc>)
  401e7e:	6813      	ldr	r3, [r2, #0]
  401e80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401e84:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401e86:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401e8a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401e8e:	b129      	cbz	r1, 401e9c <Reset_Handler+0x90>
		cpu_irq_enable();
  401e90:	2201      	movs	r2, #1
  401e92:	4b0c      	ldr	r3, [pc, #48]	; (401ec4 <Reset_Handler+0xb8>)
  401e94:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401e96:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401e9a:	b662      	cpsie	i
        __libc_init_array();
  401e9c:	4b0b      	ldr	r3, [pc, #44]	; (401ecc <Reset_Handler+0xc0>)
  401e9e:	4798      	blx	r3
        main();
  401ea0:	4b0b      	ldr	r3, [pc, #44]	; (401ed0 <Reset_Handler+0xc4>)
  401ea2:	4798      	blx	r3
  401ea4:	e7fe      	b.n	401ea4 <Reset_Handler+0x98>
  401ea6:	bf00      	nop
  401ea8:	20400000 	.word	0x20400000
  401eac:	0040afcc 	.word	0x0040afcc
  401eb0:	204009d0 	.word	0x204009d0
  401eb4:	2040cac4 	.word	0x2040cac4
  401eb8:	204009d0 	.word	0x204009d0
  401ebc:	e000ed00 	.word	0xe000ed00
  401ec0:	00400000 	.word	0x00400000
  401ec4:	2040000a 	.word	0x2040000a
  401ec8:	e000ed88 	.word	0xe000ed88
  401ecc:	00404739 	.word	0x00404739
  401ed0:	00404601 	.word	0x00404601

00401ed4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401ed4:	4b3b      	ldr	r3, [pc, #236]	; (401fc4 <SystemCoreClockUpdate+0xf0>)
  401ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401ed8:	f003 0303 	and.w	r3, r3, #3
  401edc:	2b01      	cmp	r3, #1
  401ede:	d01d      	beq.n	401f1c <SystemCoreClockUpdate+0x48>
  401ee0:	b183      	cbz	r3, 401f04 <SystemCoreClockUpdate+0x30>
  401ee2:	2b02      	cmp	r3, #2
  401ee4:	d036      	beq.n	401f54 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401ee6:	4b37      	ldr	r3, [pc, #220]	; (401fc4 <SystemCoreClockUpdate+0xf0>)
  401ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401eea:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401eee:	2b70      	cmp	r3, #112	; 0x70
  401ef0:	d05f      	beq.n	401fb2 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401ef2:	4b34      	ldr	r3, [pc, #208]	; (401fc4 <SystemCoreClockUpdate+0xf0>)
  401ef4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401ef6:	4934      	ldr	r1, [pc, #208]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
  401ef8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401efc:	680b      	ldr	r3, [r1, #0]
  401efe:	40d3      	lsrs	r3, r2
  401f00:	600b      	str	r3, [r1, #0]
  401f02:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401f04:	4b31      	ldr	r3, [pc, #196]	; (401fcc <SystemCoreClockUpdate+0xf8>)
  401f06:	695b      	ldr	r3, [r3, #20]
  401f08:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401f0c:	bf14      	ite	ne
  401f0e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401f12:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401f16:	4b2c      	ldr	r3, [pc, #176]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
  401f18:	601a      	str	r2, [r3, #0]
  401f1a:	e7e4      	b.n	401ee6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401f1c:	4b29      	ldr	r3, [pc, #164]	; (401fc4 <SystemCoreClockUpdate+0xf0>)
  401f1e:	6a1b      	ldr	r3, [r3, #32]
  401f20:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401f24:	d003      	beq.n	401f2e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401f26:	4a2a      	ldr	r2, [pc, #168]	; (401fd0 <SystemCoreClockUpdate+0xfc>)
  401f28:	4b27      	ldr	r3, [pc, #156]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
  401f2a:	601a      	str	r2, [r3, #0]
  401f2c:	e7db      	b.n	401ee6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401f2e:	4a29      	ldr	r2, [pc, #164]	; (401fd4 <SystemCoreClockUpdate+0x100>)
  401f30:	4b25      	ldr	r3, [pc, #148]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
  401f32:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401f34:	4b23      	ldr	r3, [pc, #140]	; (401fc4 <SystemCoreClockUpdate+0xf0>)
  401f36:	6a1b      	ldr	r3, [r3, #32]
  401f38:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401f3c:	2b10      	cmp	r3, #16
  401f3e:	d005      	beq.n	401f4c <SystemCoreClockUpdate+0x78>
  401f40:	2b20      	cmp	r3, #32
  401f42:	d1d0      	bne.n	401ee6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401f44:	4a22      	ldr	r2, [pc, #136]	; (401fd0 <SystemCoreClockUpdate+0xfc>)
  401f46:	4b20      	ldr	r3, [pc, #128]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
  401f48:	601a      	str	r2, [r3, #0]
          break;
  401f4a:	e7cc      	b.n	401ee6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401f4c:	4a22      	ldr	r2, [pc, #136]	; (401fd8 <SystemCoreClockUpdate+0x104>)
  401f4e:	4b1e      	ldr	r3, [pc, #120]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
  401f50:	601a      	str	r2, [r3, #0]
          break;
  401f52:	e7c8      	b.n	401ee6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401f54:	4b1b      	ldr	r3, [pc, #108]	; (401fc4 <SystemCoreClockUpdate+0xf0>)
  401f56:	6a1b      	ldr	r3, [r3, #32]
  401f58:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401f5c:	d016      	beq.n	401f8c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401f5e:	4a1c      	ldr	r2, [pc, #112]	; (401fd0 <SystemCoreClockUpdate+0xfc>)
  401f60:	4b19      	ldr	r3, [pc, #100]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
  401f62:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401f64:	4b17      	ldr	r3, [pc, #92]	; (401fc4 <SystemCoreClockUpdate+0xf0>)
  401f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f68:	f003 0303 	and.w	r3, r3, #3
  401f6c:	2b02      	cmp	r3, #2
  401f6e:	d1ba      	bne.n	401ee6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401f70:	4a14      	ldr	r2, [pc, #80]	; (401fc4 <SystemCoreClockUpdate+0xf0>)
  401f72:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401f74:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401f76:	4814      	ldr	r0, [pc, #80]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401f78:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401f7c:	6803      	ldr	r3, [r0, #0]
  401f7e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401f82:	b2d2      	uxtb	r2, r2
  401f84:	fbb3 f3f2 	udiv	r3, r3, r2
  401f88:	6003      	str	r3, [r0, #0]
  401f8a:	e7ac      	b.n	401ee6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401f8c:	4a11      	ldr	r2, [pc, #68]	; (401fd4 <SystemCoreClockUpdate+0x100>)
  401f8e:	4b0e      	ldr	r3, [pc, #56]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
  401f90:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401f92:	4b0c      	ldr	r3, [pc, #48]	; (401fc4 <SystemCoreClockUpdate+0xf0>)
  401f94:	6a1b      	ldr	r3, [r3, #32]
  401f96:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401f9a:	2b10      	cmp	r3, #16
  401f9c:	d005      	beq.n	401faa <SystemCoreClockUpdate+0xd6>
  401f9e:	2b20      	cmp	r3, #32
  401fa0:	d1e0      	bne.n	401f64 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401fa2:	4a0b      	ldr	r2, [pc, #44]	; (401fd0 <SystemCoreClockUpdate+0xfc>)
  401fa4:	4b08      	ldr	r3, [pc, #32]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
  401fa6:	601a      	str	r2, [r3, #0]
          break;
  401fa8:	e7dc      	b.n	401f64 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401faa:	4a0b      	ldr	r2, [pc, #44]	; (401fd8 <SystemCoreClockUpdate+0x104>)
  401fac:	4b06      	ldr	r3, [pc, #24]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
  401fae:	601a      	str	r2, [r3, #0]
          break;
  401fb0:	e7d8      	b.n	401f64 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401fb2:	4a05      	ldr	r2, [pc, #20]	; (401fc8 <SystemCoreClockUpdate+0xf4>)
  401fb4:	6813      	ldr	r3, [r2, #0]
  401fb6:	4909      	ldr	r1, [pc, #36]	; (401fdc <SystemCoreClockUpdate+0x108>)
  401fb8:	fba1 1303 	umull	r1, r3, r1, r3
  401fbc:	085b      	lsrs	r3, r3, #1
  401fbe:	6013      	str	r3, [r2, #0]
  401fc0:	4770      	bx	lr
  401fc2:	bf00      	nop
  401fc4:	400e0600 	.word	0x400e0600
  401fc8:	2040000c 	.word	0x2040000c
  401fcc:	400e1810 	.word	0x400e1810
  401fd0:	00b71b00 	.word	0x00b71b00
  401fd4:	003d0900 	.word	0x003d0900
  401fd8:	007a1200 	.word	0x007a1200
  401fdc:	aaaaaaab 	.word	0xaaaaaaab

00401fe0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401fe0:	4b16      	ldr	r3, [pc, #88]	; (40203c <system_init_flash+0x5c>)
  401fe2:	4298      	cmp	r0, r3
  401fe4:	d913      	bls.n	40200e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401fe6:	4b16      	ldr	r3, [pc, #88]	; (402040 <system_init_flash+0x60>)
  401fe8:	4298      	cmp	r0, r3
  401fea:	d915      	bls.n	402018 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401fec:	4b15      	ldr	r3, [pc, #84]	; (402044 <system_init_flash+0x64>)
  401fee:	4298      	cmp	r0, r3
  401ff0:	d916      	bls.n	402020 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401ff2:	4b15      	ldr	r3, [pc, #84]	; (402048 <system_init_flash+0x68>)
  401ff4:	4298      	cmp	r0, r3
  401ff6:	d917      	bls.n	402028 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401ff8:	4b14      	ldr	r3, [pc, #80]	; (40204c <system_init_flash+0x6c>)
  401ffa:	4298      	cmp	r0, r3
  401ffc:	d918      	bls.n	402030 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401ffe:	4b14      	ldr	r3, [pc, #80]	; (402050 <system_init_flash+0x70>)
  402000:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402002:	bf94      	ite	ls
  402004:	4a13      	ldrls	r2, [pc, #76]	; (402054 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402006:	4a14      	ldrhi	r2, [pc, #80]	; (402058 <system_init_flash+0x78>)
  402008:	4b14      	ldr	r3, [pc, #80]	; (40205c <system_init_flash+0x7c>)
  40200a:	601a      	str	r2, [r3, #0]
  40200c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40200e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402012:	4b12      	ldr	r3, [pc, #72]	; (40205c <system_init_flash+0x7c>)
  402014:	601a      	str	r2, [r3, #0]
  402016:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402018:	4a11      	ldr	r2, [pc, #68]	; (402060 <system_init_flash+0x80>)
  40201a:	4b10      	ldr	r3, [pc, #64]	; (40205c <system_init_flash+0x7c>)
  40201c:	601a      	str	r2, [r3, #0]
  40201e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402020:	4a10      	ldr	r2, [pc, #64]	; (402064 <system_init_flash+0x84>)
  402022:	4b0e      	ldr	r3, [pc, #56]	; (40205c <system_init_flash+0x7c>)
  402024:	601a      	str	r2, [r3, #0]
  402026:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402028:	4a0f      	ldr	r2, [pc, #60]	; (402068 <system_init_flash+0x88>)
  40202a:	4b0c      	ldr	r3, [pc, #48]	; (40205c <system_init_flash+0x7c>)
  40202c:	601a      	str	r2, [r3, #0]
  40202e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402030:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402034:	4b09      	ldr	r3, [pc, #36]	; (40205c <system_init_flash+0x7c>)
  402036:	601a      	str	r2, [r3, #0]
  402038:	4770      	bx	lr
  40203a:	bf00      	nop
  40203c:	015ef3bf 	.word	0x015ef3bf
  402040:	02bde77f 	.word	0x02bde77f
  402044:	041cdb3f 	.word	0x041cdb3f
  402048:	057bceff 	.word	0x057bceff
  40204c:	06dac2bf 	.word	0x06dac2bf
  402050:	0839b67f 	.word	0x0839b67f
  402054:	04000500 	.word	0x04000500
  402058:	04000600 	.word	0x04000600
  40205c:	400e0c00 	.word	0x400e0c00
  402060:	04000100 	.word	0x04000100
  402064:	04000200 	.word	0x04000200
  402068:	04000300 	.word	0x04000300

0040206c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40206c:	4b0a      	ldr	r3, [pc, #40]	; (402098 <_sbrk+0x2c>)
  40206e:	681b      	ldr	r3, [r3, #0]
  402070:	b153      	cbz	r3, 402088 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  402072:	4b09      	ldr	r3, [pc, #36]	; (402098 <_sbrk+0x2c>)
  402074:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402076:	181a      	adds	r2, r3, r0
  402078:	4908      	ldr	r1, [pc, #32]	; (40209c <_sbrk+0x30>)
  40207a:	4291      	cmp	r1, r2
  40207c:	db08      	blt.n	402090 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40207e:	4610      	mov	r0, r2
  402080:	4a05      	ldr	r2, [pc, #20]	; (402098 <_sbrk+0x2c>)
  402082:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402084:	4618      	mov	r0, r3
  402086:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  402088:	4a05      	ldr	r2, [pc, #20]	; (4020a0 <_sbrk+0x34>)
  40208a:	4b03      	ldr	r3, [pc, #12]	; (402098 <_sbrk+0x2c>)
  40208c:	601a      	str	r2, [r3, #0]
  40208e:	e7f0      	b.n	402072 <_sbrk+0x6>
		return (caddr_t) -1;	
  402090:	f04f 30ff 	mov.w	r0, #4294967295
}
  402094:	4770      	bx	lr
  402096:	bf00      	nop
  402098:	20400e28 	.word	0x20400e28
  40209c:	2045fffc 	.word	0x2045fffc
  4020a0:	2040ecc8 	.word	0x2040ecc8

004020a4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4020a4:	f04f 30ff 	mov.w	r0, #4294967295
  4020a8:	4770      	bx	lr

004020aa <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4020aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4020ae:	604b      	str	r3, [r1, #4]

	return 0;
}
  4020b0:	2000      	movs	r0, #0
  4020b2:	4770      	bx	lr

004020b4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4020b4:	2001      	movs	r0, #1
  4020b6:	4770      	bx	lr

004020b8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4020b8:	2000      	movs	r0, #0
  4020ba:	4770      	bx	lr

004020bc <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4020bc:	f100 0308 	add.w	r3, r0, #8
  4020c0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4020c2:	f04f 32ff 	mov.w	r2, #4294967295
  4020c6:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4020c8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4020ca:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  4020cc:	2300      	movs	r3, #0
  4020ce:	6003      	str	r3, [r0, #0]
  4020d0:	4770      	bx	lr

004020d2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4020d2:	2300      	movs	r3, #0
  4020d4:	6103      	str	r3, [r0, #16]
  4020d6:	4770      	bx	lr

004020d8 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  4020d8:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  4020da:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  4020dc:	689a      	ldr	r2, [r3, #8]
  4020de:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  4020e0:	689a      	ldr	r2, [r3, #8]
  4020e2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  4020e4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4020e6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4020e8:	6803      	ldr	r3, [r0, #0]
  4020ea:	3301      	adds	r3, #1
  4020ec:	6003      	str	r3, [r0, #0]
  4020ee:	4770      	bx	lr

004020f0 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4020f0:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4020f2:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4020f4:	f1b5 3fff 	cmp.w	r5, #4294967295
  4020f8:	d002      	beq.n	402100 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4020fa:	f100 0208 	add.w	r2, r0, #8
  4020fe:	e002      	b.n	402106 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  402100:	6902      	ldr	r2, [r0, #16]
  402102:	e004      	b.n	40210e <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  402104:	461a      	mov	r2, r3
  402106:	6853      	ldr	r3, [r2, #4]
  402108:	681c      	ldr	r4, [r3, #0]
  40210a:	42a5      	cmp	r5, r4
  40210c:	d2fa      	bcs.n	402104 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40210e:	6853      	ldr	r3, [r2, #4]
  402110:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  402112:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  402114:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  402116:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  402118:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40211a:	6803      	ldr	r3, [r0, #0]
  40211c:	3301      	adds	r3, #1
  40211e:	6003      	str	r3, [r0, #0]
}
  402120:	bc30      	pop	{r4, r5}
  402122:	4770      	bx	lr

00402124 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  402124:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  402126:	6842      	ldr	r2, [r0, #4]
  402128:	6881      	ldr	r1, [r0, #8]
  40212a:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40212c:	6882      	ldr	r2, [r0, #8]
  40212e:	6841      	ldr	r1, [r0, #4]
  402130:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  402132:	685a      	ldr	r2, [r3, #4]
  402134:	4290      	cmp	r0, r2
  402136:	d005      	beq.n	402144 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  402138:	2200      	movs	r2, #0
  40213a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  40213c:	6818      	ldr	r0, [r3, #0]
  40213e:	3801      	subs	r0, #1
  402140:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  402142:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  402144:	6882      	ldr	r2, [r0, #8]
  402146:	605a      	str	r2, [r3, #4]
  402148:	e7f6      	b.n	402138 <uxListRemove+0x14>
	...

0040214c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  40214c:	4b0d      	ldr	r3, [pc, #52]	; (402184 <prvTaskExitError+0x38>)
  40214e:	681b      	ldr	r3, [r3, #0]
  402150:	f1b3 3fff 	cmp.w	r3, #4294967295
  402154:	d00a      	beq.n	40216c <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  402156:	f04f 0380 	mov.w	r3, #128	; 0x80
  40215a:	b672      	cpsid	i
  40215c:	f383 8811 	msr	BASEPRI, r3
  402160:	f3bf 8f6f 	isb	sy
  402164:	f3bf 8f4f 	dsb	sy
  402168:	b662      	cpsie	i
  40216a:	e7fe      	b.n	40216a <prvTaskExitError+0x1e>
  40216c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402170:	b672      	cpsid	i
  402172:	f383 8811 	msr	BASEPRI, r3
  402176:	f3bf 8f6f 	isb	sy
  40217a:	f3bf 8f4f 	dsb	sy
  40217e:	b662      	cpsie	i
  402180:	e7fe      	b.n	402180 <prvTaskExitError+0x34>
  402182:	bf00      	nop
  402184:	20400010 	.word	0x20400010

00402188 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  402188:	4806      	ldr	r0, [pc, #24]	; (4021a4 <prvPortStartFirstTask+0x1c>)
  40218a:	6800      	ldr	r0, [r0, #0]
  40218c:	6800      	ldr	r0, [r0, #0]
  40218e:	f380 8808 	msr	MSP, r0
  402192:	b662      	cpsie	i
  402194:	b661      	cpsie	f
  402196:	f3bf 8f4f 	dsb	sy
  40219a:	f3bf 8f6f 	isb	sy
  40219e:	df00      	svc	0
  4021a0:	bf00      	nop
  4021a2:	0000      	.short	0x0000
  4021a4:	e000ed08 	.word	0xe000ed08

004021a8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  4021a8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 4021b8 <vPortEnableVFP+0x10>
  4021ac:	6801      	ldr	r1, [r0, #0]
  4021ae:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4021b2:	6001      	str	r1, [r0, #0]
  4021b4:	4770      	bx	lr
  4021b6:	0000      	.short	0x0000
  4021b8:	e000ed88 	.word	0xe000ed88

004021bc <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  4021bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4021c0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  4021c4:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  4021c8:	4b05      	ldr	r3, [pc, #20]	; (4021e0 <pxPortInitialiseStack+0x24>)
  4021ca:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  4021ce:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  4021d2:	f06f 0302 	mvn.w	r3, #2
  4021d6:	f840 3c24 	str.w	r3, [r0, #-36]
}
  4021da:	3844      	subs	r0, #68	; 0x44
  4021dc:	4770      	bx	lr
  4021de:	bf00      	nop
  4021e0:	0040214d 	.word	0x0040214d

004021e4 <SVC_Handler>:
	__asm volatile (
  4021e4:	4b06      	ldr	r3, [pc, #24]	; (402200 <pxCurrentTCBConst2>)
  4021e6:	6819      	ldr	r1, [r3, #0]
  4021e8:	6808      	ldr	r0, [r1, #0]
  4021ea:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4021ee:	f380 8809 	msr	PSP, r0
  4021f2:	f3bf 8f6f 	isb	sy
  4021f6:	f04f 0000 	mov.w	r0, #0
  4021fa:	f380 8811 	msr	BASEPRI, r0
  4021fe:	4770      	bx	lr

00402200 <pxCurrentTCBConst2>:
  402200:	2040c63c 	.word	0x2040c63c
  402204:	4770      	bx	lr
  402206:	bf00      	nop

00402208 <vPortEnterCritical>:
  402208:	f04f 0380 	mov.w	r3, #128	; 0x80
  40220c:	b672      	cpsid	i
  40220e:	f383 8811 	msr	BASEPRI, r3
  402212:	f3bf 8f6f 	isb	sy
  402216:	f3bf 8f4f 	dsb	sy
  40221a:	b662      	cpsie	i
	uxCriticalNesting++;
  40221c:	4a0b      	ldr	r2, [pc, #44]	; (40224c <vPortEnterCritical+0x44>)
  40221e:	6813      	ldr	r3, [r2, #0]
  402220:	3301      	adds	r3, #1
  402222:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  402224:	2b01      	cmp	r3, #1
  402226:	d10f      	bne.n	402248 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  402228:	4b09      	ldr	r3, [pc, #36]	; (402250 <vPortEnterCritical+0x48>)
  40222a:	681b      	ldr	r3, [r3, #0]
  40222c:	f013 0fff 	tst.w	r3, #255	; 0xff
  402230:	d00a      	beq.n	402248 <vPortEnterCritical+0x40>
  402232:	f04f 0380 	mov.w	r3, #128	; 0x80
  402236:	b672      	cpsid	i
  402238:	f383 8811 	msr	BASEPRI, r3
  40223c:	f3bf 8f6f 	isb	sy
  402240:	f3bf 8f4f 	dsb	sy
  402244:	b662      	cpsie	i
  402246:	e7fe      	b.n	402246 <vPortEnterCritical+0x3e>
  402248:	4770      	bx	lr
  40224a:	bf00      	nop
  40224c:	20400010 	.word	0x20400010
  402250:	e000ed04 	.word	0xe000ed04

00402254 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  402254:	4b0a      	ldr	r3, [pc, #40]	; (402280 <vPortExitCritical+0x2c>)
  402256:	681b      	ldr	r3, [r3, #0]
  402258:	b953      	cbnz	r3, 402270 <vPortExitCritical+0x1c>
  40225a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40225e:	b672      	cpsid	i
  402260:	f383 8811 	msr	BASEPRI, r3
  402264:	f3bf 8f6f 	isb	sy
  402268:	f3bf 8f4f 	dsb	sy
  40226c:	b662      	cpsie	i
  40226e:	e7fe      	b.n	40226e <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  402270:	3b01      	subs	r3, #1
  402272:	4a03      	ldr	r2, [pc, #12]	; (402280 <vPortExitCritical+0x2c>)
  402274:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  402276:	b90b      	cbnz	r3, 40227c <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  402278:	f383 8811 	msr	BASEPRI, r3
  40227c:	4770      	bx	lr
  40227e:	bf00      	nop
  402280:	20400010 	.word	0x20400010

00402284 <PendSV_Handler>:
	__asm volatile
  402284:	f3ef 8009 	mrs	r0, PSP
  402288:	f3bf 8f6f 	isb	sy
  40228c:	4b15      	ldr	r3, [pc, #84]	; (4022e4 <pxCurrentTCBConst>)
  40228e:	681a      	ldr	r2, [r3, #0]
  402290:	f01e 0f10 	tst.w	lr, #16
  402294:	bf08      	it	eq
  402296:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  40229a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40229e:	6010      	str	r0, [r2, #0]
  4022a0:	f84d 3d04 	str.w	r3, [sp, #-4]!
  4022a4:	f04f 0080 	mov.w	r0, #128	; 0x80
  4022a8:	b672      	cpsid	i
  4022aa:	f380 8811 	msr	BASEPRI, r0
  4022ae:	f3bf 8f4f 	dsb	sy
  4022b2:	f3bf 8f6f 	isb	sy
  4022b6:	b662      	cpsie	i
  4022b8:	f001 f91a 	bl	4034f0 <vTaskSwitchContext>
  4022bc:	f04f 0000 	mov.w	r0, #0
  4022c0:	f380 8811 	msr	BASEPRI, r0
  4022c4:	bc08      	pop	{r3}
  4022c6:	6819      	ldr	r1, [r3, #0]
  4022c8:	6808      	ldr	r0, [r1, #0]
  4022ca:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4022ce:	f01e 0f10 	tst.w	lr, #16
  4022d2:	bf08      	it	eq
  4022d4:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  4022d8:	f380 8809 	msr	PSP, r0
  4022dc:	f3bf 8f6f 	isb	sy
  4022e0:	4770      	bx	lr
  4022e2:	bf00      	nop

004022e4 <pxCurrentTCBConst>:
  4022e4:	2040c63c 	.word	0x2040c63c
  4022e8:	4770      	bx	lr
  4022ea:	bf00      	nop

004022ec <SysTick_Handler>:
{
  4022ec:	b508      	push	{r3, lr}
	__asm volatile
  4022ee:	f3ef 8311 	mrs	r3, BASEPRI
  4022f2:	f04f 0280 	mov.w	r2, #128	; 0x80
  4022f6:	b672      	cpsid	i
  4022f8:	f382 8811 	msr	BASEPRI, r2
  4022fc:	f3bf 8f6f 	isb	sy
  402300:	f3bf 8f4f 	dsb	sy
  402304:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  402306:	4b05      	ldr	r3, [pc, #20]	; (40231c <SysTick_Handler+0x30>)
  402308:	4798      	blx	r3
  40230a:	b118      	cbz	r0, 402314 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  40230c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402310:	4b03      	ldr	r3, [pc, #12]	; (402320 <SysTick_Handler+0x34>)
  402312:	601a      	str	r2, [r3, #0]
	__asm volatile
  402314:	2300      	movs	r3, #0
  402316:	f383 8811 	msr	BASEPRI, r3
  40231a:	bd08      	pop	{r3, pc}
  40231c:	0040315d 	.word	0x0040315d
  402320:	e000ed04 	.word	0xe000ed04

00402324 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  402324:	4a03      	ldr	r2, [pc, #12]	; (402334 <vPortSetupTimerInterrupt+0x10>)
  402326:	4b04      	ldr	r3, [pc, #16]	; (402338 <vPortSetupTimerInterrupt+0x14>)
  402328:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  40232a:	2207      	movs	r2, #7
  40232c:	3b04      	subs	r3, #4
  40232e:	601a      	str	r2, [r3, #0]
  402330:	4770      	bx	lr
  402332:	bf00      	nop
  402334:	0003a97f 	.word	0x0003a97f
  402338:	e000e014 	.word	0xe000e014

0040233c <xPortStartScheduler>:
{
  40233c:	b500      	push	{lr}
  40233e:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  402340:	4b25      	ldr	r3, [pc, #148]	; (4023d8 <xPortStartScheduler+0x9c>)
  402342:	781a      	ldrb	r2, [r3, #0]
  402344:	b2d2      	uxtb	r2, r2
  402346:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  402348:	22ff      	movs	r2, #255	; 0xff
  40234a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  40234c:	781b      	ldrb	r3, [r3, #0]
  40234e:	b2db      	uxtb	r3, r3
  402350:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  402354:	f89d 3003 	ldrb.w	r3, [sp, #3]
  402358:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40235c:	4a1f      	ldr	r2, [pc, #124]	; (4023dc <xPortStartScheduler+0xa0>)
  40235e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  402360:	2207      	movs	r2, #7
  402362:	4b1f      	ldr	r3, [pc, #124]	; (4023e0 <xPortStartScheduler+0xa4>)
  402364:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  402366:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40236a:	f013 0f80 	tst.w	r3, #128	; 0x80
  40236e:	d010      	beq.n	402392 <xPortStartScheduler+0x56>
  402370:	2206      	movs	r2, #6
  402372:	e000      	b.n	402376 <xPortStartScheduler+0x3a>
  402374:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  402376:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40237a:	005b      	lsls	r3, r3, #1
  40237c:	b2db      	uxtb	r3, r3
  40237e:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  402382:	f89d 3003 	ldrb.w	r3, [sp, #3]
  402386:	1e51      	subs	r1, r2, #1
  402388:	f013 0f80 	tst.w	r3, #128	; 0x80
  40238c:	d1f2      	bne.n	402374 <xPortStartScheduler+0x38>
  40238e:	4b14      	ldr	r3, [pc, #80]	; (4023e0 <xPortStartScheduler+0xa4>)
  402390:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  402392:	4a13      	ldr	r2, [pc, #76]	; (4023e0 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  402394:	6813      	ldr	r3, [r2, #0]
  402396:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  402398:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40239c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  40239e:	9b01      	ldr	r3, [sp, #4]
  4023a0:	b2db      	uxtb	r3, r3
  4023a2:	4a0d      	ldr	r2, [pc, #52]	; (4023d8 <xPortStartScheduler+0x9c>)
  4023a4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4023a6:	4b0f      	ldr	r3, [pc, #60]	; (4023e4 <xPortStartScheduler+0xa8>)
  4023a8:	681a      	ldr	r2, [r3, #0]
  4023aa:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  4023ae:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4023b0:	681a      	ldr	r2, [r3, #0]
  4023b2:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  4023b6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  4023b8:	4b0b      	ldr	r3, [pc, #44]	; (4023e8 <xPortStartScheduler+0xac>)
  4023ba:	4798      	blx	r3
	uxCriticalNesting = 0;
  4023bc:	2200      	movs	r2, #0
  4023be:	4b0b      	ldr	r3, [pc, #44]	; (4023ec <xPortStartScheduler+0xb0>)
  4023c0:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  4023c2:	4b0b      	ldr	r3, [pc, #44]	; (4023f0 <xPortStartScheduler+0xb4>)
  4023c4:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  4023c6:	4a0b      	ldr	r2, [pc, #44]	; (4023f4 <xPortStartScheduler+0xb8>)
  4023c8:	6813      	ldr	r3, [r2, #0]
  4023ca:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4023ce:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  4023d0:	4b09      	ldr	r3, [pc, #36]	; (4023f8 <xPortStartScheduler+0xbc>)
  4023d2:	4798      	blx	r3
	prvTaskExitError();
  4023d4:	4b09      	ldr	r3, [pc, #36]	; (4023fc <xPortStartScheduler+0xc0>)
  4023d6:	4798      	blx	r3
  4023d8:	e000e400 	.word	0xe000e400
  4023dc:	20400e2c 	.word	0x20400e2c
  4023e0:	20400e30 	.word	0x20400e30
  4023e4:	e000ed20 	.word	0xe000ed20
  4023e8:	00402325 	.word	0x00402325
  4023ec:	20400010 	.word	0x20400010
  4023f0:	004021a9 	.word	0x004021a9
  4023f4:	e000ef34 	.word	0xe000ef34
  4023f8:	00402189 	.word	0x00402189
  4023fc:	0040214d 	.word	0x0040214d

00402400 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  402400:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  402404:	2b0f      	cmp	r3, #15
  402406:	d911      	bls.n	40242c <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  402408:	4a12      	ldr	r2, [pc, #72]	; (402454 <vPortValidateInterruptPriority+0x54>)
  40240a:	5c9b      	ldrb	r3, [r3, r2]
  40240c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  40240e:	4a12      	ldr	r2, [pc, #72]	; (402458 <vPortValidateInterruptPriority+0x58>)
  402410:	7812      	ldrb	r2, [r2, #0]
  402412:	429a      	cmp	r2, r3
  402414:	d90a      	bls.n	40242c <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  402416:	f04f 0380 	mov.w	r3, #128	; 0x80
  40241a:	b672      	cpsid	i
  40241c:	f383 8811 	msr	BASEPRI, r3
  402420:	f3bf 8f6f 	isb	sy
  402424:	f3bf 8f4f 	dsb	sy
  402428:	b662      	cpsie	i
  40242a:	e7fe      	b.n	40242a <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  40242c:	4b0b      	ldr	r3, [pc, #44]	; (40245c <vPortValidateInterruptPriority+0x5c>)
  40242e:	681b      	ldr	r3, [r3, #0]
  402430:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  402434:	4a0a      	ldr	r2, [pc, #40]	; (402460 <vPortValidateInterruptPriority+0x60>)
  402436:	6812      	ldr	r2, [r2, #0]
  402438:	4293      	cmp	r3, r2
  40243a:	d90a      	bls.n	402452 <vPortValidateInterruptPriority+0x52>
  40243c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402440:	b672      	cpsid	i
  402442:	f383 8811 	msr	BASEPRI, r3
  402446:	f3bf 8f6f 	isb	sy
  40244a:	f3bf 8f4f 	dsb	sy
  40244e:	b662      	cpsie	i
  402450:	e7fe      	b.n	402450 <vPortValidateInterruptPriority+0x50>
  402452:	4770      	bx	lr
  402454:	e000e3f0 	.word	0xe000e3f0
  402458:	20400e2c 	.word	0x20400e2c
  40245c:	e000ed0c 	.word	0xe000ed0c
  402460:	20400e30 	.word	0x20400e30

00402464 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  402464:	b538      	push	{r3, r4, r5, lr}
  402466:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  402468:	f010 0f07 	tst.w	r0, #7
  40246c:	d002      	beq.n	402474 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  40246e:	f020 0407 	bic.w	r4, r0, #7
  402472:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  402474:	4b11      	ldr	r3, [pc, #68]	; (4024bc <pvPortMalloc+0x58>)
  402476:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  402478:	4b11      	ldr	r3, [pc, #68]	; (4024c0 <pvPortMalloc+0x5c>)
  40247a:	681b      	ldr	r3, [r3, #0]
  40247c:	b193      	cbz	r3, 4024a4 <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  40247e:	4b11      	ldr	r3, [pc, #68]	; (4024c4 <pvPortMalloc+0x60>)
  402480:	681b      	ldr	r3, [r3, #0]
  402482:	441c      	add	r4, r3
  402484:	42a3      	cmp	r3, r4
  402486:	d213      	bcs.n	4024b0 <pvPortMalloc+0x4c>
  402488:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  40248c:	4294      	cmp	r4, r2
  40248e:	d80f      	bhi.n	4024b0 <pvPortMalloc+0x4c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  402490:	4a0b      	ldr	r2, [pc, #44]	; (4024c0 <pvPortMalloc+0x5c>)
  402492:	6815      	ldr	r5, [r2, #0]
  402494:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  402496:	4b0b      	ldr	r3, [pc, #44]	; (4024c4 <pvPortMalloc+0x60>)
  402498:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  40249a:	4b0b      	ldr	r3, [pc, #44]	; (4024c8 <pvPortMalloc+0x64>)
  40249c:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  40249e:	b14d      	cbz	r5, 4024b4 <pvPortMalloc+0x50>
		}
	}
	#endif

	return pvReturn;
}
  4024a0:	4628      	mov	r0, r5
  4024a2:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  4024a4:	4b09      	ldr	r3, [pc, #36]	; (4024cc <pvPortMalloc+0x68>)
  4024a6:	f023 0307 	bic.w	r3, r3, #7
  4024aa:	4a05      	ldr	r2, [pc, #20]	; (4024c0 <pvPortMalloc+0x5c>)
  4024ac:	6013      	str	r3, [r2, #0]
  4024ae:	e7e6      	b.n	40247e <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
  4024b0:	4b05      	ldr	r3, [pc, #20]	; (4024c8 <pvPortMalloc+0x64>)
  4024b2:	4798      	blx	r3
			vApplicationMallocFailedHook();
  4024b4:	4b06      	ldr	r3, [pc, #24]	; (4024d0 <pvPortMalloc+0x6c>)
  4024b6:	4798      	blx	r3
  4024b8:	2500      	movs	r5, #0
	return pvReturn;
  4024ba:	e7f1      	b.n	4024a0 <pvPortMalloc+0x3c>
  4024bc:	00403141 	.word	0x00403141
  4024c0:	20400e34 	.word	0x20400e34
  4024c4:	2040c638 	.word	0x2040c638
  4024c8:	004032a9 	.word	0x004032a9
  4024cc:	20400e40 	.word	0x20400e40
  4024d0:	00404073 	.word	0x00404073

004024d4 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
  4024d4:	b150      	cbz	r0, 4024ec <vPortFree+0x18>
  4024d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4024da:	b672      	cpsid	i
  4024dc:	f383 8811 	msr	BASEPRI, r3
  4024e0:	f3bf 8f6f 	isb	sy
  4024e4:	f3bf 8f4f 	dsb	sy
  4024e8:	b662      	cpsie	i
  4024ea:	e7fe      	b.n	4024ea <vPortFree+0x16>
  4024ec:	4770      	bx	lr
	...

004024f0 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  4024f0:	b538      	push	{r3, r4, r5, lr}
  4024f2:	4604      	mov	r4, r0
  4024f4:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  4024f6:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4024f8:	b95a      	cbnz	r2, 402512 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4024fa:	6803      	ldr	r3, [r0, #0]
  4024fc:	2b00      	cmp	r3, #0
  4024fe:	d12e      	bne.n	40255e <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  402500:	6840      	ldr	r0, [r0, #4]
  402502:	4b1b      	ldr	r3, [pc, #108]	; (402570 <prvCopyDataToQueue+0x80>)
  402504:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  402506:	2300      	movs	r3, #0
  402508:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  40250a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40250c:	3301      	adds	r3, #1
  40250e:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  402510:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  402512:	b96d      	cbnz	r5, 402530 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  402514:	6880      	ldr	r0, [r0, #8]
  402516:	4b17      	ldr	r3, [pc, #92]	; (402574 <prvCopyDataToQueue+0x84>)
  402518:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40251a:	68a3      	ldr	r3, [r4, #8]
  40251c:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40251e:	4413      	add	r3, r2
  402520:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  402522:	6862      	ldr	r2, [r4, #4]
  402524:	4293      	cmp	r3, r2
  402526:	d31c      	bcc.n	402562 <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  402528:	6823      	ldr	r3, [r4, #0]
  40252a:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  40252c:	2000      	movs	r0, #0
  40252e:	e7ec      	b.n	40250a <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402530:	68c0      	ldr	r0, [r0, #12]
  402532:	4b10      	ldr	r3, [pc, #64]	; (402574 <prvCopyDataToQueue+0x84>)
  402534:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  402536:	6c23      	ldr	r3, [r4, #64]	; 0x40
  402538:	425b      	negs	r3, r3
  40253a:	68e2      	ldr	r2, [r4, #12]
  40253c:	441a      	add	r2, r3
  40253e:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  402540:	6821      	ldr	r1, [r4, #0]
  402542:	428a      	cmp	r2, r1
  402544:	d202      	bcs.n	40254c <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  402546:	6862      	ldr	r2, [r4, #4]
  402548:	4413      	add	r3, r2
  40254a:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  40254c:	2d02      	cmp	r5, #2
  40254e:	d10a      	bne.n	402566 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402550:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402552:	b153      	cbz	r3, 40256a <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  402554:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402556:	3b01      	subs	r3, #1
  402558:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  40255a:	2000      	movs	r0, #0
  40255c:	e7d5      	b.n	40250a <prvCopyDataToQueue+0x1a>
  40255e:	2000      	movs	r0, #0
  402560:	e7d3      	b.n	40250a <prvCopyDataToQueue+0x1a>
  402562:	2000      	movs	r0, #0
  402564:	e7d1      	b.n	40250a <prvCopyDataToQueue+0x1a>
  402566:	2000      	movs	r0, #0
  402568:	e7cf      	b.n	40250a <prvCopyDataToQueue+0x1a>
  40256a:	2000      	movs	r0, #0
  40256c:	e7cd      	b.n	40250a <prvCopyDataToQueue+0x1a>
  40256e:	bf00      	nop
  402570:	004038f1 	.word	0x004038f1
  402574:	00404d21 	.word	0x00404d21

00402578 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  402578:	b530      	push	{r4, r5, lr}
  40257a:	b083      	sub	sp, #12
  40257c:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  40257e:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  402580:	b174      	cbz	r4, 4025a0 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  402582:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402584:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402586:	429a      	cmp	r2, r3
  402588:	d315      	bcc.n	4025b6 <prvNotifyQueueSetContainer+0x3e>
  40258a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40258e:	b672      	cpsid	i
  402590:	f383 8811 	msr	BASEPRI, r3
  402594:	f3bf 8f6f 	isb	sy
  402598:	f3bf 8f4f 	dsb	sy
  40259c:	b662      	cpsie	i
  40259e:	e7fe      	b.n	40259e <prvNotifyQueueSetContainer+0x26>
  4025a0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025a4:	b672      	cpsid	i
  4025a6:	f383 8811 	msr	BASEPRI, r3
  4025aa:	f3bf 8f6f 	isb	sy
  4025ae:	f3bf 8f4f 	dsb	sy
  4025b2:	b662      	cpsie	i
  4025b4:	e7fe      	b.n	4025b4 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  4025b6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4025b8:	4293      	cmp	r3, r2
  4025ba:	d803      	bhi.n	4025c4 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  4025bc:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4025be:	4628      	mov	r0, r5
  4025c0:	b003      	add	sp, #12
  4025c2:	bd30      	pop	{r4, r5, pc}
  4025c4:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  4025c6:	a901      	add	r1, sp, #4
  4025c8:	4620      	mov	r0, r4
  4025ca:	4b0b      	ldr	r3, [pc, #44]	; (4025f8 <prvNotifyQueueSetContainer+0x80>)
  4025cc:	4798      	blx	r3
  4025ce:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  4025d0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4025d2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4025d6:	d10a      	bne.n	4025ee <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  4025d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4025da:	2b00      	cmp	r3, #0
  4025dc:	d0ef      	beq.n	4025be <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  4025de:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4025e2:	4b06      	ldr	r3, [pc, #24]	; (4025fc <prvNotifyQueueSetContainer+0x84>)
  4025e4:	4798      	blx	r3
  4025e6:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  4025e8:	bf18      	it	ne
  4025ea:	2501      	movne	r5, #1
  4025ec:	e7e7      	b.n	4025be <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  4025ee:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4025f0:	3301      	adds	r3, #1
  4025f2:	64a3      	str	r3, [r4, #72]	; 0x48
  4025f4:	e7e3      	b.n	4025be <prvNotifyQueueSetContainer+0x46>
  4025f6:	bf00      	nop
  4025f8:	004024f1 	.word	0x004024f1
  4025fc:	004036c5 	.word	0x004036c5

00402600 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  402600:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402602:	b172      	cbz	r2, 402622 <prvCopyDataFromQueue+0x22>
{
  402604:	b510      	push	{r4, lr}
  402606:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  402608:	68c4      	ldr	r4, [r0, #12]
  40260a:	4414      	add	r4, r2
  40260c:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  40260e:	6840      	ldr	r0, [r0, #4]
  402610:	4284      	cmp	r4, r0
  402612:	d301      	bcc.n	402618 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  402614:	6818      	ldr	r0, [r3, #0]
  402616:	60d8      	str	r0, [r3, #12]
  402618:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  40261a:	68d9      	ldr	r1, [r3, #12]
  40261c:	4b01      	ldr	r3, [pc, #4]	; (402624 <prvCopyDataFromQueue+0x24>)
  40261e:	4798      	blx	r3
  402620:	bd10      	pop	{r4, pc}
  402622:	4770      	bx	lr
  402624:	00404d21 	.word	0x00404d21

00402628 <prvUnlockQueue>:
{
  402628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40262a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  40262c:	4b22      	ldr	r3, [pc, #136]	; (4026b8 <prvUnlockQueue+0x90>)
  40262e:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  402630:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402632:	2b00      	cmp	r3, #0
  402634:	dd1b      	ble.n	40266e <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  402636:	4d21      	ldr	r5, [pc, #132]	; (4026bc <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  402638:	4f21      	ldr	r7, [pc, #132]	; (4026c0 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40263a:	4e22      	ldr	r6, [pc, #136]	; (4026c4 <prvUnlockQueue+0x9c>)
  40263c:	e00b      	b.n	402656 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40263e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402640:	b1ab      	cbz	r3, 40266e <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402642:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402646:	47b0      	blx	r6
  402648:	b978      	cbnz	r0, 40266a <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  40264a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40264c:	3b01      	subs	r3, #1
  40264e:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  402650:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402652:	2b00      	cmp	r3, #0
  402654:	dd0b      	ble.n	40266e <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  402656:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402658:	2b00      	cmp	r3, #0
  40265a:	d0f0      	beq.n	40263e <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  40265c:	2100      	movs	r1, #0
  40265e:	4620      	mov	r0, r4
  402660:	47a8      	blx	r5
  402662:	2801      	cmp	r0, #1
  402664:	d1f1      	bne.n	40264a <prvUnlockQueue+0x22>
						vTaskMissedYield();
  402666:	47b8      	blx	r7
  402668:	e7ef      	b.n	40264a <prvUnlockQueue+0x22>
							vTaskMissedYield();
  40266a:	47b8      	blx	r7
  40266c:	e7ed      	b.n	40264a <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  40266e:	f04f 33ff 	mov.w	r3, #4294967295
  402672:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  402674:	4b14      	ldr	r3, [pc, #80]	; (4026c8 <prvUnlockQueue+0xa0>)
  402676:	4798      	blx	r3
	taskENTER_CRITICAL();
  402678:	4b0f      	ldr	r3, [pc, #60]	; (4026b8 <prvUnlockQueue+0x90>)
  40267a:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40267c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40267e:	2b00      	cmp	r3, #0
  402680:	dd14      	ble.n	4026ac <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402682:	6923      	ldr	r3, [r4, #16]
  402684:	b193      	cbz	r3, 4026ac <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  402686:	f104 0610 	add.w	r6, r4, #16
  40268a:	4d0e      	ldr	r5, [pc, #56]	; (4026c4 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  40268c:	4f0c      	ldr	r7, [pc, #48]	; (4026c0 <prvUnlockQueue+0x98>)
  40268e:	e007      	b.n	4026a0 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  402690:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402692:	3b01      	subs	r3, #1
  402694:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  402696:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402698:	2b00      	cmp	r3, #0
  40269a:	dd07      	ble.n	4026ac <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40269c:	6923      	ldr	r3, [r4, #16]
  40269e:	b12b      	cbz	r3, 4026ac <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4026a0:	4630      	mov	r0, r6
  4026a2:	47a8      	blx	r5
  4026a4:	2800      	cmp	r0, #0
  4026a6:	d0f3      	beq.n	402690 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  4026a8:	47b8      	blx	r7
  4026aa:	e7f1      	b.n	402690 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  4026ac:	f04f 33ff 	mov.w	r3, #4294967295
  4026b0:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  4026b2:	4b05      	ldr	r3, [pc, #20]	; (4026c8 <prvUnlockQueue+0xa0>)
  4026b4:	4798      	blx	r3
  4026b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4026b8:	00402209 	.word	0x00402209
  4026bc:	00402579 	.word	0x00402579
  4026c0:	00403821 	.word	0x00403821
  4026c4:	004036c5 	.word	0x004036c5
  4026c8:	00402255 	.word	0x00402255

004026cc <xQueueGenericReset>:
{
  4026cc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  4026ce:	b308      	cbz	r0, 402714 <xQueueGenericReset+0x48>
  4026d0:	4604      	mov	r4, r0
  4026d2:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4026d4:	4b1d      	ldr	r3, [pc, #116]	; (40274c <xQueueGenericReset+0x80>)
  4026d6:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4026d8:	6822      	ldr	r2, [r4, #0]
  4026da:	6c21      	ldr	r1, [r4, #64]	; 0x40
  4026dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4026de:	fb03 f301 	mul.w	r3, r3, r1
  4026e2:	18d0      	adds	r0, r2, r3
  4026e4:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  4026e6:	2000      	movs	r0, #0
  4026e8:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4026ea:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  4026ec:	1a5b      	subs	r3, r3, r1
  4026ee:	4413      	add	r3, r2
  4026f0:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4026f2:	f04f 33ff 	mov.w	r3, #4294967295
  4026f6:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4026f8:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  4026fa:	b9fd      	cbnz	r5, 40273c <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4026fc:	6923      	ldr	r3, [r4, #16]
  4026fe:	b12b      	cbz	r3, 40270c <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402700:	f104 0010 	add.w	r0, r4, #16
  402704:	4b12      	ldr	r3, [pc, #72]	; (402750 <xQueueGenericReset+0x84>)
  402706:	4798      	blx	r3
  402708:	2801      	cmp	r0, #1
  40270a:	d00e      	beq.n	40272a <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  40270c:	4b11      	ldr	r3, [pc, #68]	; (402754 <xQueueGenericReset+0x88>)
  40270e:	4798      	blx	r3
}
  402710:	2001      	movs	r0, #1
  402712:	bd38      	pop	{r3, r4, r5, pc}
  402714:	f04f 0380 	mov.w	r3, #128	; 0x80
  402718:	b672      	cpsid	i
  40271a:	f383 8811 	msr	BASEPRI, r3
  40271e:	f3bf 8f6f 	isb	sy
  402722:	f3bf 8f4f 	dsb	sy
  402726:	b662      	cpsie	i
  402728:	e7fe      	b.n	402728 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  40272a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40272e:	4b0a      	ldr	r3, [pc, #40]	; (402758 <xQueueGenericReset+0x8c>)
  402730:	601a      	str	r2, [r3, #0]
  402732:	f3bf 8f4f 	dsb	sy
  402736:	f3bf 8f6f 	isb	sy
  40273a:	e7e7      	b.n	40270c <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  40273c:	f104 0010 	add.w	r0, r4, #16
  402740:	4d06      	ldr	r5, [pc, #24]	; (40275c <xQueueGenericReset+0x90>)
  402742:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  402744:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402748:	47a8      	blx	r5
  40274a:	e7df      	b.n	40270c <xQueueGenericReset+0x40>
  40274c:	00402209 	.word	0x00402209
  402750:	004036c5 	.word	0x004036c5
  402754:	00402255 	.word	0x00402255
  402758:	e000ed04 	.word	0xe000ed04
  40275c:	004020bd 	.word	0x004020bd

00402760 <xQueueGenericCreate>:
{
  402760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  402762:	b950      	cbnz	r0, 40277a <xQueueGenericCreate+0x1a>
  402764:	f04f 0380 	mov.w	r3, #128	; 0x80
  402768:	b672      	cpsid	i
  40276a:	f383 8811 	msr	BASEPRI, r3
  40276e:	f3bf 8f6f 	isb	sy
  402772:	f3bf 8f4f 	dsb	sy
  402776:	b662      	cpsie	i
  402778:	e7fe      	b.n	402778 <xQueueGenericCreate+0x18>
  40277a:	4606      	mov	r6, r0
  40277c:	4617      	mov	r7, r2
  40277e:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  402780:	b189      	cbz	r1, 4027a6 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402782:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  402786:	3059      	adds	r0, #89	; 0x59
  402788:	4b12      	ldr	r3, [pc, #72]	; (4027d4 <xQueueGenericCreate+0x74>)
  40278a:	4798      	blx	r3
	if( pxNewQueue != NULL )
  40278c:	4604      	mov	r4, r0
  40278e:	b9e8      	cbnz	r0, 4027cc <xQueueGenericCreate+0x6c>
  402790:	f04f 0380 	mov.w	r3, #128	; 0x80
  402794:	b672      	cpsid	i
  402796:	f383 8811 	msr	BASEPRI, r3
  40279a:	f3bf 8f6f 	isb	sy
  40279e:	f3bf 8f4f 	dsb	sy
  4027a2:	b662      	cpsie	i
  4027a4:	e7fe      	b.n	4027a4 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4027a6:	2058      	movs	r0, #88	; 0x58
  4027a8:	4b0a      	ldr	r3, [pc, #40]	; (4027d4 <xQueueGenericCreate+0x74>)
  4027aa:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4027ac:	4604      	mov	r4, r0
  4027ae:	2800      	cmp	r0, #0
  4027b0:	d0ee      	beq.n	402790 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  4027b2:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  4027b4:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  4027b6:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  4027b8:	2101      	movs	r1, #1
  4027ba:	4620      	mov	r0, r4
  4027bc:	4b06      	ldr	r3, [pc, #24]	; (4027d8 <xQueueGenericCreate+0x78>)
  4027be:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  4027c0:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  4027c4:	2300      	movs	r3, #0
  4027c6:	6563      	str	r3, [r4, #84]	; 0x54
}
  4027c8:	4620      	mov	r0, r4
  4027ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  4027cc:	f100 0358 	add.w	r3, r0, #88	; 0x58
  4027d0:	6003      	str	r3, [r0, #0]
  4027d2:	e7ef      	b.n	4027b4 <xQueueGenericCreate+0x54>
  4027d4:	00402465 	.word	0x00402465
  4027d8:	004026cd 	.word	0x004026cd

004027dc <xQueueGenericSend>:
{
  4027dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4027e0:	b085      	sub	sp, #20
  4027e2:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  4027e4:	b1b8      	cbz	r0, 402816 <xQueueGenericSend+0x3a>
  4027e6:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4027e8:	b301      	cbz	r1, 40282c <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4027ea:	2b02      	cmp	r3, #2
  4027ec:	d02c      	beq.n	402848 <xQueueGenericSend+0x6c>
  4027ee:	461d      	mov	r5, r3
  4027f0:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4027f2:	4b66      	ldr	r3, [pc, #408]	; (40298c <xQueueGenericSend+0x1b0>)
  4027f4:	4798      	blx	r3
  4027f6:	2800      	cmp	r0, #0
  4027f8:	d134      	bne.n	402864 <xQueueGenericSend+0x88>
  4027fa:	9b01      	ldr	r3, [sp, #4]
  4027fc:	2b00      	cmp	r3, #0
  4027fe:	d038      	beq.n	402872 <xQueueGenericSend+0x96>
  402800:	f04f 0380 	mov.w	r3, #128	; 0x80
  402804:	b672      	cpsid	i
  402806:	f383 8811 	msr	BASEPRI, r3
  40280a:	f3bf 8f6f 	isb	sy
  40280e:	f3bf 8f4f 	dsb	sy
  402812:	b662      	cpsie	i
  402814:	e7fe      	b.n	402814 <xQueueGenericSend+0x38>
  402816:	f04f 0380 	mov.w	r3, #128	; 0x80
  40281a:	b672      	cpsid	i
  40281c:	f383 8811 	msr	BASEPRI, r3
  402820:	f3bf 8f6f 	isb	sy
  402824:	f3bf 8f4f 	dsb	sy
  402828:	b662      	cpsie	i
  40282a:	e7fe      	b.n	40282a <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40282c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40282e:	2a00      	cmp	r2, #0
  402830:	d0db      	beq.n	4027ea <xQueueGenericSend+0xe>
  402832:	f04f 0380 	mov.w	r3, #128	; 0x80
  402836:	b672      	cpsid	i
  402838:	f383 8811 	msr	BASEPRI, r3
  40283c:	f3bf 8f6f 	isb	sy
  402840:	f3bf 8f4f 	dsb	sy
  402844:	b662      	cpsie	i
  402846:	e7fe      	b.n	402846 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402848:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  40284a:	2a01      	cmp	r2, #1
  40284c:	d0cf      	beq.n	4027ee <xQueueGenericSend+0x12>
  40284e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402852:	b672      	cpsid	i
  402854:	f383 8811 	msr	BASEPRI, r3
  402858:	f3bf 8f6f 	isb	sy
  40285c:	f3bf 8f4f 	dsb	sy
  402860:	b662      	cpsie	i
  402862:	e7fe      	b.n	402862 <xQueueGenericSend+0x86>
  402864:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  402866:	4e4a      	ldr	r6, [pc, #296]	; (402990 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  402868:	f8df a150 	ldr.w	sl, [pc, #336]	; 4029bc <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  40286c:	f8df 912c 	ldr.w	r9, [pc, #300]	; 40299c <xQueueGenericSend+0x1c0>
  402870:	e042      	b.n	4028f8 <xQueueGenericSend+0x11c>
  402872:	2700      	movs	r7, #0
  402874:	e7f7      	b.n	402866 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402876:	462a      	mov	r2, r5
  402878:	4641      	mov	r1, r8
  40287a:	4620      	mov	r0, r4
  40287c:	4b45      	ldr	r3, [pc, #276]	; (402994 <xQueueGenericSend+0x1b8>)
  40287e:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  402880:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402882:	b19b      	cbz	r3, 4028ac <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402884:	4629      	mov	r1, r5
  402886:	4620      	mov	r0, r4
  402888:	4b43      	ldr	r3, [pc, #268]	; (402998 <xQueueGenericSend+0x1bc>)
  40288a:	4798      	blx	r3
  40288c:	2801      	cmp	r0, #1
  40288e:	d107      	bne.n	4028a0 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  402890:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402894:	4b41      	ldr	r3, [pc, #260]	; (40299c <xQueueGenericSend+0x1c0>)
  402896:	601a      	str	r2, [r3, #0]
  402898:	f3bf 8f4f 	dsb	sy
  40289c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4028a0:	4b3f      	ldr	r3, [pc, #252]	; (4029a0 <xQueueGenericSend+0x1c4>)
  4028a2:	4798      	blx	r3
				return pdPASS;
  4028a4:	2001      	movs	r0, #1
}
  4028a6:	b005      	add	sp, #20
  4028a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4028ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4028ae:	b173      	cbz	r3, 4028ce <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4028b0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4028b4:	4b3b      	ldr	r3, [pc, #236]	; (4029a4 <xQueueGenericSend+0x1c8>)
  4028b6:	4798      	blx	r3
  4028b8:	2801      	cmp	r0, #1
  4028ba:	d1f1      	bne.n	4028a0 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  4028bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4028c0:	4b36      	ldr	r3, [pc, #216]	; (40299c <xQueueGenericSend+0x1c0>)
  4028c2:	601a      	str	r2, [r3, #0]
  4028c4:	f3bf 8f4f 	dsb	sy
  4028c8:	f3bf 8f6f 	isb	sy
  4028cc:	e7e8      	b.n	4028a0 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  4028ce:	2800      	cmp	r0, #0
  4028d0:	d0e6      	beq.n	4028a0 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  4028d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4028d6:	4b31      	ldr	r3, [pc, #196]	; (40299c <xQueueGenericSend+0x1c0>)
  4028d8:	601a      	str	r2, [r3, #0]
  4028da:	f3bf 8f4f 	dsb	sy
  4028de:	f3bf 8f6f 	isb	sy
  4028e2:	e7dd      	b.n	4028a0 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  4028e4:	4b2e      	ldr	r3, [pc, #184]	; (4029a0 <xQueueGenericSend+0x1c4>)
  4028e6:	4798      	blx	r3
					return errQUEUE_FULL;
  4028e8:	2000      	movs	r0, #0
  4028ea:	e7dc      	b.n	4028a6 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  4028ec:	4620      	mov	r0, r4
  4028ee:	4b2e      	ldr	r3, [pc, #184]	; (4029a8 <xQueueGenericSend+0x1cc>)
  4028f0:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4028f2:	4b2e      	ldr	r3, [pc, #184]	; (4029ac <xQueueGenericSend+0x1d0>)
  4028f4:	4798      	blx	r3
  4028f6:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  4028f8:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4028fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4028fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4028fe:	429a      	cmp	r2, r3
  402900:	d3b9      	bcc.n	402876 <xQueueGenericSend+0x9a>
  402902:	2d02      	cmp	r5, #2
  402904:	d0b7      	beq.n	402876 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  402906:	9b01      	ldr	r3, [sp, #4]
  402908:	2b00      	cmp	r3, #0
  40290a:	d0eb      	beq.n	4028e4 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  40290c:	b90f      	cbnz	r7, 402912 <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  40290e:	a802      	add	r0, sp, #8
  402910:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402912:	4b23      	ldr	r3, [pc, #140]	; (4029a0 <xQueueGenericSend+0x1c4>)
  402914:	4798      	blx	r3
		vTaskSuspendAll();
  402916:	4b26      	ldr	r3, [pc, #152]	; (4029b0 <xQueueGenericSend+0x1d4>)
  402918:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40291a:	47b0      	blx	r6
  40291c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40291e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402922:	d101      	bne.n	402928 <xQueueGenericSend+0x14c>
  402924:	2300      	movs	r3, #0
  402926:	6463      	str	r3, [r4, #68]	; 0x44
  402928:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40292a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40292e:	d101      	bne.n	402934 <xQueueGenericSend+0x158>
  402930:	2300      	movs	r3, #0
  402932:	64a3      	str	r3, [r4, #72]	; 0x48
  402934:	4b1a      	ldr	r3, [pc, #104]	; (4029a0 <xQueueGenericSend+0x1c4>)
  402936:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402938:	a901      	add	r1, sp, #4
  40293a:	a802      	add	r0, sp, #8
  40293c:	4b1d      	ldr	r3, [pc, #116]	; (4029b4 <xQueueGenericSend+0x1d8>)
  40293e:	4798      	blx	r3
  402940:	b9e0      	cbnz	r0, 40297c <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  402942:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  402944:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  402948:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  40294a:	4b15      	ldr	r3, [pc, #84]	; (4029a0 <xQueueGenericSend+0x1c4>)
  40294c:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  40294e:	45bb      	cmp	fp, r7
  402950:	d1cc      	bne.n	4028ec <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  402952:	9901      	ldr	r1, [sp, #4]
  402954:	f104 0010 	add.w	r0, r4, #16
  402958:	4b17      	ldr	r3, [pc, #92]	; (4029b8 <xQueueGenericSend+0x1dc>)
  40295a:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40295c:	4620      	mov	r0, r4
  40295e:	4b12      	ldr	r3, [pc, #72]	; (4029a8 <xQueueGenericSend+0x1cc>)
  402960:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402962:	4b12      	ldr	r3, [pc, #72]	; (4029ac <xQueueGenericSend+0x1d0>)
  402964:	4798      	blx	r3
  402966:	2800      	cmp	r0, #0
  402968:	d1c5      	bne.n	4028f6 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  40296a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40296e:	f8c9 3000 	str.w	r3, [r9]
  402972:	f3bf 8f4f 	dsb	sy
  402976:	f3bf 8f6f 	isb	sy
  40297a:	e7bc      	b.n	4028f6 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  40297c:	4620      	mov	r0, r4
  40297e:	4b0a      	ldr	r3, [pc, #40]	; (4029a8 <xQueueGenericSend+0x1cc>)
  402980:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402982:	4b0a      	ldr	r3, [pc, #40]	; (4029ac <xQueueGenericSend+0x1d0>)
  402984:	4798      	blx	r3
			return errQUEUE_FULL;
  402986:	2000      	movs	r0, #0
  402988:	e78d      	b.n	4028a6 <xQueueGenericSend+0xca>
  40298a:	bf00      	nop
  40298c:	0040382d 	.word	0x0040382d
  402990:	00402209 	.word	0x00402209
  402994:	004024f1 	.word	0x004024f1
  402998:	00402579 	.word	0x00402579
  40299c:	e000ed04 	.word	0xe000ed04
  4029a0:	00402255 	.word	0x00402255
  4029a4:	004036c5 	.word	0x004036c5
  4029a8:	00402629 	.word	0x00402629
  4029ac:	004032a9 	.word	0x004032a9
  4029b0:	00403141 	.word	0x00403141
  4029b4:	0040378d 	.word	0x0040378d
  4029b8:	004035c1 	.word	0x004035c1
  4029bc:	0040375d 	.word	0x0040375d

004029c0 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  4029c0:	2800      	cmp	r0, #0
  4029c2:	d036      	beq.n	402a32 <xQueueGenericSendFromISR+0x72>
{
  4029c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4029c8:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4029ca:	2900      	cmp	r1, #0
  4029cc:	d03c      	beq.n	402a48 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4029ce:	2b02      	cmp	r3, #2
  4029d0:	d048      	beq.n	402a64 <xQueueGenericSendFromISR+0xa4>
  4029d2:	461e      	mov	r6, r3
  4029d4:	4615      	mov	r5, r2
  4029d6:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4029d8:	4b35      	ldr	r3, [pc, #212]	; (402ab0 <xQueueGenericSendFromISR+0xf0>)
  4029da:	4798      	blx	r3
	__asm volatile
  4029dc:	f3ef 8711 	mrs	r7, BASEPRI
  4029e0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029e4:	b672      	cpsid	i
  4029e6:	f383 8811 	msr	BASEPRI, r3
  4029ea:	f3bf 8f6f 	isb	sy
  4029ee:	f3bf 8f4f 	dsb	sy
  4029f2:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4029f4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4029f6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4029f8:	429a      	cmp	r2, r3
  4029fa:	d301      	bcc.n	402a00 <xQueueGenericSendFromISR+0x40>
  4029fc:	2e02      	cmp	r6, #2
  4029fe:	d14f      	bne.n	402aa0 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402a00:	4632      	mov	r2, r6
  402a02:	4641      	mov	r1, r8
  402a04:	4620      	mov	r0, r4
  402a06:	4b2b      	ldr	r3, [pc, #172]	; (402ab4 <xQueueGenericSendFromISR+0xf4>)
  402a08:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  402a0a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a10:	d141      	bne.n	402a96 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  402a12:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402a14:	2b00      	cmp	r3, #0
  402a16:	d033      	beq.n	402a80 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402a18:	4631      	mov	r1, r6
  402a1a:	4620      	mov	r0, r4
  402a1c:	4b26      	ldr	r3, [pc, #152]	; (402ab8 <xQueueGenericSendFromISR+0xf8>)
  402a1e:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402a20:	2d00      	cmp	r5, #0
  402a22:	d03f      	beq.n	402aa4 <xQueueGenericSendFromISR+0xe4>
  402a24:	2801      	cmp	r0, #1
  402a26:	d13d      	bne.n	402aa4 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402a28:	6028      	str	r0, [r5, #0]
	__asm volatile
  402a2a:	f387 8811 	msr	BASEPRI, r7
}
  402a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  402a32:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a36:	b672      	cpsid	i
  402a38:	f383 8811 	msr	BASEPRI, r3
  402a3c:	f3bf 8f6f 	isb	sy
  402a40:	f3bf 8f4f 	dsb	sy
  402a44:	b662      	cpsie	i
  402a46:	e7fe      	b.n	402a46 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402a48:	6c00      	ldr	r0, [r0, #64]	; 0x40
  402a4a:	2800      	cmp	r0, #0
  402a4c:	d0bf      	beq.n	4029ce <xQueueGenericSendFromISR+0xe>
  402a4e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a52:	b672      	cpsid	i
  402a54:	f383 8811 	msr	BASEPRI, r3
  402a58:	f3bf 8f6f 	isb	sy
  402a5c:	f3bf 8f4f 	dsb	sy
  402a60:	b662      	cpsie	i
  402a62:	e7fe      	b.n	402a62 <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402a64:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  402a66:	2801      	cmp	r0, #1
  402a68:	d0b3      	beq.n	4029d2 <xQueueGenericSendFromISR+0x12>
  402a6a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a6e:	b672      	cpsid	i
  402a70:	f383 8811 	msr	BASEPRI, r3
  402a74:	f3bf 8f6f 	isb	sy
  402a78:	f3bf 8f4f 	dsb	sy
  402a7c:	b662      	cpsie	i
  402a7e:	e7fe      	b.n	402a7e <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402a80:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402a82:	b18b      	cbz	r3, 402aa8 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402a84:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402a88:	4b0c      	ldr	r3, [pc, #48]	; (402abc <xQueueGenericSendFromISR+0xfc>)
  402a8a:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  402a8c:	b175      	cbz	r5, 402aac <xQueueGenericSendFromISR+0xec>
  402a8e:	b168      	cbz	r0, 402aac <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  402a90:	2001      	movs	r0, #1
  402a92:	6028      	str	r0, [r5, #0]
  402a94:	e7c9      	b.n	402a2a <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  402a96:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402a98:	3301      	adds	r3, #1
  402a9a:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  402a9c:	2001      	movs	r0, #1
  402a9e:	e7c4      	b.n	402a2a <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  402aa0:	2000      	movs	r0, #0
  402aa2:	e7c2      	b.n	402a2a <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  402aa4:	2001      	movs	r0, #1
  402aa6:	e7c0      	b.n	402a2a <xQueueGenericSendFromISR+0x6a>
  402aa8:	2001      	movs	r0, #1
  402aaa:	e7be      	b.n	402a2a <xQueueGenericSendFromISR+0x6a>
  402aac:	2001      	movs	r0, #1
  402aae:	e7bc      	b.n	402a2a <xQueueGenericSendFromISR+0x6a>
  402ab0:	00402401 	.word	0x00402401
  402ab4:	004024f1 	.word	0x004024f1
  402ab8:	00402579 	.word	0x00402579
  402abc:	004036c5 	.word	0x004036c5

00402ac0 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  402ac0:	b170      	cbz	r0, 402ae0 <xQueueGiveFromISR+0x20>
{
  402ac2:	b570      	push	{r4, r5, r6, lr}
  402ac4:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  402ac6:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402ac8:	b1ab      	cbz	r3, 402af6 <xQueueGiveFromISR+0x36>
  402aca:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ace:	b672      	cpsid	i
  402ad0:	f383 8811 	msr	BASEPRI, r3
  402ad4:	f3bf 8f6f 	isb	sy
  402ad8:	f3bf 8f4f 	dsb	sy
  402adc:	b662      	cpsie	i
  402ade:	e7fe      	b.n	402ade <xQueueGiveFromISR+0x1e>
  402ae0:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ae4:	b672      	cpsid	i
  402ae6:	f383 8811 	msr	BASEPRI, r3
  402aea:	f3bf 8f6f 	isb	sy
  402aee:	f3bf 8f4f 	dsb	sy
  402af2:	b662      	cpsie	i
  402af4:	e7fe      	b.n	402af4 <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  402af6:	6803      	ldr	r3, [r0, #0]
  402af8:	b333      	cbz	r3, 402b48 <xQueueGiveFromISR+0x88>
  402afa:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  402afc:	4b25      	ldr	r3, [pc, #148]	; (402b94 <xQueueGiveFromISR+0xd4>)
  402afe:	4798      	blx	r3
	__asm volatile
  402b00:	f3ef 8611 	mrs	r6, BASEPRI
  402b04:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b08:	b672      	cpsid	i
  402b0a:	f383 8811 	msr	BASEPRI, r3
  402b0e:	f3bf 8f6f 	isb	sy
  402b12:	f3bf 8f4f 	dsb	sy
  402b16:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  402b18:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402b1a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402b1c:	429a      	cmp	r2, r3
  402b1e:	d231      	bcs.n	402b84 <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  402b20:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402b22:	3301      	adds	r3, #1
  402b24:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  402b26:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b28:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b2c:	d125      	bne.n	402b7a <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  402b2e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402b30:	b1c3      	cbz	r3, 402b64 <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  402b32:	2100      	movs	r1, #0
  402b34:	4620      	mov	r0, r4
  402b36:	4b18      	ldr	r3, [pc, #96]	; (402b98 <xQueueGiveFromISR+0xd8>)
  402b38:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402b3a:	b32d      	cbz	r5, 402b88 <xQueueGiveFromISR+0xc8>
  402b3c:	2801      	cmp	r0, #1
  402b3e:	d123      	bne.n	402b88 <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402b40:	6028      	str	r0, [r5, #0]
	__asm volatile
  402b42:	f386 8811 	msr	BASEPRI, r6
}
  402b46:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  402b48:	6843      	ldr	r3, [r0, #4]
  402b4a:	2b00      	cmp	r3, #0
  402b4c:	d0d5      	beq.n	402afa <xQueueGiveFromISR+0x3a>
	__asm volatile
  402b4e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b52:	b672      	cpsid	i
  402b54:	f383 8811 	msr	BASEPRI, r3
  402b58:	f3bf 8f6f 	isb	sy
  402b5c:	f3bf 8f4f 	dsb	sy
  402b60:	b662      	cpsie	i
  402b62:	e7fe      	b.n	402b62 <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402b64:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402b66:	b18b      	cbz	r3, 402b8c <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402b68:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402b6c:	4b0b      	ldr	r3, [pc, #44]	; (402b9c <xQueueGiveFromISR+0xdc>)
  402b6e:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  402b70:	b175      	cbz	r5, 402b90 <xQueueGiveFromISR+0xd0>
  402b72:	b168      	cbz	r0, 402b90 <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  402b74:	2001      	movs	r0, #1
  402b76:	6028      	str	r0, [r5, #0]
  402b78:	e7e3      	b.n	402b42 <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  402b7a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b7c:	3301      	adds	r3, #1
  402b7e:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  402b80:	2001      	movs	r0, #1
  402b82:	e7de      	b.n	402b42 <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  402b84:	2000      	movs	r0, #0
  402b86:	e7dc      	b.n	402b42 <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  402b88:	2001      	movs	r0, #1
  402b8a:	e7da      	b.n	402b42 <xQueueGiveFromISR+0x82>
  402b8c:	2001      	movs	r0, #1
  402b8e:	e7d8      	b.n	402b42 <xQueueGiveFromISR+0x82>
  402b90:	2001      	movs	r0, #1
  402b92:	e7d6      	b.n	402b42 <xQueueGiveFromISR+0x82>
  402b94:	00402401 	.word	0x00402401
  402b98:	00402579 	.word	0x00402579
  402b9c:	004036c5 	.word	0x004036c5

00402ba0 <xQueueGenericReceive>:
{
  402ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402ba4:	b084      	sub	sp, #16
  402ba6:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402ba8:	b198      	cbz	r0, 402bd2 <xQueueGenericReceive+0x32>
  402baa:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402bac:	b1e1      	cbz	r1, 402be8 <xQueueGenericReceive+0x48>
  402bae:	4698      	mov	r8, r3
  402bb0:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  402bb2:	4b61      	ldr	r3, [pc, #388]	; (402d38 <xQueueGenericReceive+0x198>)
  402bb4:	4798      	blx	r3
  402bb6:	bb28      	cbnz	r0, 402c04 <xQueueGenericReceive+0x64>
  402bb8:	9b01      	ldr	r3, [sp, #4]
  402bba:	b353      	cbz	r3, 402c12 <xQueueGenericReceive+0x72>
  402bbc:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bc0:	b672      	cpsid	i
  402bc2:	f383 8811 	msr	BASEPRI, r3
  402bc6:	f3bf 8f6f 	isb	sy
  402bca:	f3bf 8f4f 	dsb	sy
  402bce:	b662      	cpsie	i
  402bd0:	e7fe      	b.n	402bd0 <xQueueGenericReceive+0x30>
  402bd2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bd6:	b672      	cpsid	i
  402bd8:	f383 8811 	msr	BASEPRI, r3
  402bdc:	f3bf 8f6f 	isb	sy
  402be0:	f3bf 8f4f 	dsb	sy
  402be4:	b662      	cpsie	i
  402be6:	e7fe      	b.n	402be6 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402be8:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402bea:	2a00      	cmp	r2, #0
  402bec:	d0df      	beq.n	402bae <xQueueGenericReceive+0xe>
  402bee:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bf2:	b672      	cpsid	i
  402bf4:	f383 8811 	msr	BASEPRI, r3
  402bf8:	f3bf 8f6f 	isb	sy
  402bfc:	f3bf 8f4f 	dsb	sy
  402c00:	b662      	cpsie	i
  402c02:	e7fe      	b.n	402c02 <xQueueGenericReceive+0x62>
  402c04:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  402c06:	4d4d      	ldr	r5, [pc, #308]	; (402d3c <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  402c08:	f8df a160 	ldr.w	sl, [pc, #352]	; 402d6c <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  402c0c:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402d4c <xQueueGenericReceive+0x1ac>
  402c10:	e04b      	b.n	402caa <xQueueGenericReceive+0x10a>
  402c12:	2600      	movs	r6, #0
  402c14:	e7f7      	b.n	402c06 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  402c16:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402c18:	4639      	mov	r1, r7
  402c1a:	4620      	mov	r0, r4
  402c1c:	4b48      	ldr	r3, [pc, #288]	; (402d40 <xQueueGenericReceive+0x1a0>)
  402c1e:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  402c20:	f1b8 0f00 	cmp.w	r8, #0
  402c24:	d11d      	bne.n	402c62 <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  402c26:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402c28:	3b01      	subs	r3, #1
  402c2a:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402c2c:	6823      	ldr	r3, [r4, #0]
  402c2e:	b913      	cbnz	r3, 402c36 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  402c30:	4b44      	ldr	r3, [pc, #272]	; (402d44 <xQueueGenericReceive+0x1a4>)
  402c32:	4798      	blx	r3
  402c34:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402c36:	6923      	ldr	r3, [r4, #16]
  402c38:	b16b      	cbz	r3, 402c56 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402c3a:	f104 0010 	add.w	r0, r4, #16
  402c3e:	4b42      	ldr	r3, [pc, #264]	; (402d48 <xQueueGenericReceive+0x1a8>)
  402c40:	4798      	blx	r3
  402c42:	2801      	cmp	r0, #1
  402c44:	d107      	bne.n	402c56 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402c46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402c4a:	4b40      	ldr	r3, [pc, #256]	; (402d4c <xQueueGenericReceive+0x1ac>)
  402c4c:	601a      	str	r2, [r3, #0]
  402c4e:	f3bf 8f4f 	dsb	sy
  402c52:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402c56:	4b3e      	ldr	r3, [pc, #248]	; (402d50 <xQueueGenericReceive+0x1b0>)
  402c58:	4798      	blx	r3
				return pdPASS;
  402c5a:	2001      	movs	r0, #1
}
  402c5c:	b004      	add	sp, #16
  402c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  402c62:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402c64:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402c66:	2b00      	cmp	r3, #0
  402c68:	d0f5      	beq.n	402c56 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402c6a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402c6e:	4b36      	ldr	r3, [pc, #216]	; (402d48 <xQueueGenericReceive+0x1a8>)
  402c70:	4798      	blx	r3
  402c72:	2800      	cmp	r0, #0
  402c74:	d0ef      	beq.n	402c56 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402c76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402c7a:	4b34      	ldr	r3, [pc, #208]	; (402d4c <xQueueGenericReceive+0x1ac>)
  402c7c:	601a      	str	r2, [r3, #0]
  402c7e:	f3bf 8f4f 	dsb	sy
  402c82:	f3bf 8f6f 	isb	sy
  402c86:	e7e6      	b.n	402c56 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  402c88:	4b31      	ldr	r3, [pc, #196]	; (402d50 <xQueueGenericReceive+0x1b0>)
  402c8a:	4798      	blx	r3
					return errQUEUE_EMPTY;
  402c8c:	2000      	movs	r0, #0
  402c8e:	e7e5      	b.n	402c5c <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  402c90:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402c92:	6860      	ldr	r0, [r4, #4]
  402c94:	4b2f      	ldr	r3, [pc, #188]	; (402d54 <xQueueGenericReceive+0x1b4>)
  402c96:	4798      	blx	r3
						taskEXIT_CRITICAL();
  402c98:	4b2d      	ldr	r3, [pc, #180]	; (402d50 <xQueueGenericReceive+0x1b0>)
  402c9a:	4798      	blx	r3
  402c9c:	e030      	b.n	402d00 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  402c9e:	4620      	mov	r0, r4
  402ca0:	4b2d      	ldr	r3, [pc, #180]	; (402d58 <xQueueGenericReceive+0x1b8>)
  402ca2:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402ca4:	4b2d      	ldr	r3, [pc, #180]	; (402d5c <xQueueGenericReceive+0x1bc>)
  402ca6:	4798      	blx	r3
  402ca8:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  402caa:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402cac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402cae:	2b00      	cmp	r3, #0
  402cb0:	d1b1      	bne.n	402c16 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  402cb2:	9b01      	ldr	r3, [sp, #4]
  402cb4:	2b00      	cmp	r3, #0
  402cb6:	d0e7      	beq.n	402c88 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402cb8:	b90e      	cbnz	r6, 402cbe <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  402cba:	a802      	add	r0, sp, #8
  402cbc:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402cbe:	4b24      	ldr	r3, [pc, #144]	; (402d50 <xQueueGenericReceive+0x1b0>)
  402cc0:	4798      	blx	r3
		vTaskSuspendAll();
  402cc2:	4b27      	ldr	r3, [pc, #156]	; (402d60 <xQueueGenericReceive+0x1c0>)
  402cc4:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402cc6:	47a8      	blx	r5
  402cc8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402cca:	f1b3 3fff 	cmp.w	r3, #4294967295
  402cce:	d101      	bne.n	402cd4 <xQueueGenericReceive+0x134>
  402cd0:	2300      	movs	r3, #0
  402cd2:	6463      	str	r3, [r4, #68]	; 0x44
  402cd4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
  402cda:	d101      	bne.n	402ce0 <xQueueGenericReceive+0x140>
  402cdc:	2300      	movs	r3, #0
  402cde:	64a3      	str	r3, [r4, #72]	; 0x48
  402ce0:	4b1b      	ldr	r3, [pc, #108]	; (402d50 <xQueueGenericReceive+0x1b0>)
  402ce2:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402ce4:	a901      	add	r1, sp, #4
  402ce6:	a802      	add	r0, sp, #8
  402ce8:	4b1e      	ldr	r3, [pc, #120]	; (402d64 <xQueueGenericReceive+0x1c4>)
  402cea:	4798      	blx	r3
  402cec:	b9e8      	cbnz	r0, 402d2a <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  402cee:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  402cf0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402cf2:	4b17      	ldr	r3, [pc, #92]	; (402d50 <xQueueGenericReceive+0x1b0>)
  402cf4:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402cf6:	2e00      	cmp	r6, #0
  402cf8:	d1d1      	bne.n	402c9e <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402cfa:	6823      	ldr	r3, [r4, #0]
  402cfc:	2b00      	cmp	r3, #0
  402cfe:	d0c7      	beq.n	402c90 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402d00:	9901      	ldr	r1, [sp, #4]
  402d02:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402d06:	4b18      	ldr	r3, [pc, #96]	; (402d68 <xQueueGenericReceive+0x1c8>)
  402d08:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402d0a:	4620      	mov	r0, r4
  402d0c:	4b12      	ldr	r3, [pc, #72]	; (402d58 <xQueueGenericReceive+0x1b8>)
  402d0e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402d10:	4b12      	ldr	r3, [pc, #72]	; (402d5c <xQueueGenericReceive+0x1bc>)
  402d12:	4798      	blx	r3
  402d14:	2800      	cmp	r0, #0
  402d16:	d1c7      	bne.n	402ca8 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  402d18:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402d1c:	f8c9 3000 	str.w	r3, [r9]
  402d20:	f3bf 8f4f 	dsb	sy
  402d24:	f3bf 8f6f 	isb	sy
  402d28:	e7be      	b.n	402ca8 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  402d2a:	4620      	mov	r0, r4
  402d2c:	4b0a      	ldr	r3, [pc, #40]	; (402d58 <xQueueGenericReceive+0x1b8>)
  402d2e:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402d30:	4b0a      	ldr	r3, [pc, #40]	; (402d5c <xQueueGenericReceive+0x1bc>)
  402d32:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402d34:	2000      	movs	r0, #0
  402d36:	e791      	b.n	402c5c <xQueueGenericReceive+0xbc>
  402d38:	0040382d 	.word	0x0040382d
  402d3c:	00402209 	.word	0x00402209
  402d40:	00402601 	.word	0x00402601
  402d44:	004039ad 	.word	0x004039ad
  402d48:	004036c5 	.word	0x004036c5
  402d4c:	e000ed04 	.word	0xe000ed04
  402d50:	00402255 	.word	0x00402255
  402d54:	0040384d 	.word	0x0040384d
  402d58:	00402629 	.word	0x00402629
  402d5c:	004032a9 	.word	0x004032a9
  402d60:	00403141 	.word	0x00403141
  402d64:	0040378d 	.word	0x0040378d
  402d68:	004035c1 	.word	0x004035c1
  402d6c:	0040375d 	.word	0x0040375d

00402d70 <vQueueAddToRegistry>:
	{
  402d70:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  402d72:	4b0b      	ldr	r3, [pc, #44]	; (402da0 <vQueueAddToRegistry+0x30>)
  402d74:	681b      	ldr	r3, [r3, #0]
  402d76:	b153      	cbz	r3, 402d8e <vQueueAddToRegistry+0x1e>
  402d78:	2301      	movs	r3, #1
  402d7a:	4c09      	ldr	r4, [pc, #36]	; (402da0 <vQueueAddToRegistry+0x30>)
  402d7c:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  402d80:	b132      	cbz	r2, 402d90 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402d82:	3301      	adds	r3, #1
  402d84:	2b08      	cmp	r3, #8
  402d86:	d1f9      	bne.n	402d7c <vQueueAddToRegistry+0xc>
	}
  402d88:	f85d 4b04 	ldr.w	r4, [sp], #4
  402d8c:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402d8e:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  402d90:	4a03      	ldr	r2, [pc, #12]	; (402da0 <vQueueAddToRegistry+0x30>)
  402d92:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  402d96:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402d9a:	6058      	str	r0, [r3, #4]
				break;
  402d9c:	e7f4      	b.n	402d88 <vQueueAddToRegistry+0x18>
  402d9e:	bf00      	nop
  402da0:	2040c840 	.word	0x2040c840

00402da4 <vQueueWaitForMessageRestricted>:
	{
  402da4:	b570      	push	{r4, r5, r6, lr}
  402da6:	4604      	mov	r4, r0
  402da8:	460d      	mov	r5, r1
  402daa:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  402dac:	4b0f      	ldr	r3, [pc, #60]	; (402dec <vQueueWaitForMessageRestricted+0x48>)
  402dae:	4798      	blx	r3
  402db0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402db2:	f1b3 3fff 	cmp.w	r3, #4294967295
  402db6:	d00b      	beq.n	402dd0 <vQueueWaitForMessageRestricted+0x2c>
  402db8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402dba:	f1b3 3fff 	cmp.w	r3, #4294967295
  402dbe:	d00a      	beq.n	402dd6 <vQueueWaitForMessageRestricted+0x32>
  402dc0:	4b0b      	ldr	r3, [pc, #44]	; (402df0 <vQueueWaitForMessageRestricted+0x4c>)
  402dc2:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  402dc4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402dc6:	b14b      	cbz	r3, 402ddc <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402dc8:	4620      	mov	r0, r4
  402dca:	4b0a      	ldr	r3, [pc, #40]	; (402df4 <vQueueWaitForMessageRestricted+0x50>)
  402dcc:	4798      	blx	r3
  402dce:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  402dd0:	2300      	movs	r3, #0
  402dd2:	6463      	str	r3, [r4, #68]	; 0x44
  402dd4:	e7f0      	b.n	402db8 <vQueueWaitForMessageRestricted+0x14>
  402dd6:	2300      	movs	r3, #0
  402dd8:	64a3      	str	r3, [r4, #72]	; 0x48
  402dda:	e7f1      	b.n	402dc0 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402ddc:	4632      	mov	r2, r6
  402dde:	4629      	mov	r1, r5
  402de0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402de4:	4b04      	ldr	r3, [pc, #16]	; (402df8 <vQueueWaitForMessageRestricted+0x54>)
  402de6:	4798      	blx	r3
  402de8:	e7ee      	b.n	402dc8 <vQueueWaitForMessageRestricted+0x24>
  402dea:	bf00      	nop
  402dec:	00402209 	.word	0x00402209
  402df0:	00402255 	.word	0x00402255
  402df4:	00402629 	.word	0x00402629
  402df8:	00403645 	.word	0x00403645

00402dfc <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402dfc:	4b08      	ldr	r3, [pc, #32]	; (402e20 <prvResetNextTaskUnblockTime+0x24>)
  402dfe:	681b      	ldr	r3, [r3, #0]
  402e00:	681b      	ldr	r3, [r3, #0]
  402e02:	b13b      	cbz	r3, 402e14 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402e04:	4b06      	ldr	r3, [pc, #24]	; (402e20 <prvResetNextTaskUnblockTime+0x24>)
  402e06:	681b      	ldr	r3, [r3, #0]
  402e08:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  402e0a:	68db      	ldr	r3, [r3, #12]
  402e0c:	685a      	ldr	r2, [r3, #4]
  402e0e:	4b05      	ldr	r3, [pc, #20]	; (402e24 <prvResetNextTaskUnblockTime+0x28>)
  402e10:	601a      	str	r2, [r3, #0]
  402e12:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  402e14:	f04f 32ff 	mov.w	r2, #4294967295
  402e18:	4b02      	ldr	r3, [pc, #8]	; (402e24 <prvResetNextTaskUnblockTime+0x28>)
  402e1a:	601a      	str	r2, [r3, #0]
  402e1c:	4770      	bx	lr
  402e1e:	bf00      	nop
  402e20:	2040c640 	.word	0x2040c640
  402e24:	2040c6ec 	.word	0x2040c6ec

00402e28 <prvAddCurrentTaskToDelayedList>:
{
  402e28:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402e2a:	4b0f      	ldr	r3, [pc, #60]	; (402e68 <prvAddCurrentTaskToDelayedList+0x40>)
  402e2c:	681b      	ldr	r3, [r3, #0]
  402e2e:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  402e30:	4b0e      	ldr	r3, [pc, #56]	; (402e6c <prvAddCurrentTaskToDelayedList+0x44>)
  402e32:	681b      	ldr	r3, [r3, #0]
  402e34:	4298      	cmp	r0, r3
  402e36:	d30e      	bcc.n	402e56 <prvAddCurrentTaskToDelayedList+0x2e>
  402e38:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402e3a:	4b0d      	ldr	r3, [pc, #52]	; (402e70 <prvAddCurrentTaskToDelayedList+0x48>)
  402e3c:	6818      	ldr	r0, [r3, #0]
  402e3e:	4b0a      	ldr	r3, [pc, #40]	; (402e68 <prvAddCurrentTaskToDelayedList+0x40>)
  402e40:	6819      	ldr	r1, [r3, #0]
  402e42:	3104      	adds	r1, #4
  402e44:	4b0b      	ldr	r3, [pc, #44]	; (402e74 <prvAddCurrentTaskToDelayedList+0x4c>)
  402e46:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  402e48:	4b0b      	ldr	r3, [pc, #44]	; (402e78 <prvAddCurrentTaskToDelayedList+0x50>)
  402e4a:	681b      	ldr	r3, [r3, #0]
  402e4c:	429c      	cmp	r4, r3
  402e4e:	d201      	bcs.n	402e54 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  402e50:	4b09      	ldr	r3, [pc, #36]	; (402e78 <prvAddCurrentTaskToDelayedList+0x50>)
  402e52:	601c      	str	r4, [r3, #0]
  402e54:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402e56:	4b09      	ldr	r3, [pc, #36]	; (402e7c <prvAddCurrentTaskToDelayedList+0x54>)
  402e58:	6818      	ldr	r0, [r3, #0]
  402e5a:	4b03      	ldr	r3, [pc, #12]	; (402e68 <prvAddCurrentTaskToDelayedList+0x40>)
  402e5c:	6819      	ldr	r1, [r3, #0]
  402e5e:	3104      	adds	r1, #4
  402e60:	4b04      	ldr	r3, [pc, #16]	; (402e74 <prvAddCurrentTaskToDelayedList+0x4c>)
  402e62:	4798      	blx	r3
  402e64:	bd10      	pop	{r4, pc}
  402e66:	bf00      	nop
  402e68:	2040c63c 	.word	0x2040c63c
  402e6c:	2040c734 	.word	0x2040c734
  402e70:	2040c640 	.word	0x2040c640
  402e74:	004020f1 	.word	0x004020f1
  402e78:	2040c6ec 	.word	0x2040c6ec
  402e7c:	2040c644 	.word	0x2040c644

00402e80 <xTaskGenericCreate>:
{
  402e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e84:	b083      	sub	sp, #12
  402e86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  402e88:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  402e8c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  402e8e:	b160      	cbz	r0, 402eaa <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  402e90:	2d04      	cmp	r5, #4
  402e92:	d915      	bls.n	402ec0 <xTaskGenericCreate+0x40>
  402e94:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e98:	b672      	cpsid	i
  402e9a:	f383 8811 	msr	BASEPRI, r3
  402e9e:	f3bf 8f6f 	isb	sy
  402ea2:	f3bf 8f4f 	dsb	sy
  402ea6:	b662      	cpsie	i
  402ea8:	e7fe      	b.n	402ea8 <xTaskGenericCreate+0x28>
  402eaa:	f04f 0380 	mov.w	r3, #128	; 0x80
  402eae:	b672      	cpsid	i
  402eb0:	f383 8811 	msr	BASEPRI, r3
  402eb4:	f3bf 8f6f 	isb	sy
  402eb8:	f3bf 8f4f 	dsb	sy
  402ebc:	b662      	cpsie	i
  402ebe:	e7fe      	b.n	402ebe <xTaskGenericCreate+0x3e>
  402ec0:	9001      	str	r0, [sp, #4]
  402ec2:	4698      	mov	r8, r3
  402ec4:	4691      	mov	r9, r2
  402ec6:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402ec8:	b936      	cbnz	r6, 402ed8 <xTaskGenericCreate+0x58>
  402eca:	0090      	lsls	r0, r2, #2
  402ecc:	4b62      	ldr	r3, [pc, #392]	; (403058 <xTaskGenericCreate+0x1d8>)
  402ece:	4798      	blx	r3
		if( pxStack != NULL )
  402ed0:	4606      	mov	r6, r0
  402ed2:	2800      	cmp	r0, #0
  402ed4:	f000 809e 	beq.w	403014 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  402ed8:	2058      	movs	r0, #88	; 0x58
  402eda:	4b5f      	ldr	r3, [pc, #380]	; (403058 <xTaskGenericCreate+0x1d8>)
  402edc:	4798      	blx	r3
			if( pxNewTCB != NULL )
  402ede:	4604      	mov	r4, r0
  402ee0:	2800      	cmp	r0, #0
  402ee2:	f000 8094 	beq.w	40300e <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  402ee6:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  402ee8:	ea4f 0289 	mov.w	r2, r9, lsl #2
  402eec:	21a5      	movs	r1, #165	; 0xa5
  402eee:	4630      	mov	r0, r6
  402ef0:	4b5a      	ldr	r3, [pc, #360]	; (40305c <xTaskGenericCreate+0x1dc>)
  402ef2:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  402ef4:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  402ef8:	444e      	add	r6, r9
  402efa:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402efc:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  402f00:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402f04:	783b      	ldrb	r3, [r7, #0]
  402f06:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  402f0a:	783b      	ldrb	r3, [r7, #0]
  402f0c:	2b00      	cmp	r3, #0
  402f0e:	f040 8084 	bne.w	40301a <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  402f12:	2700      	movs	r7, #0
  402f14:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  402f18:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  402f1a:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  402f1c:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402f1e:	f104 0904 	add.w	r9, r4, #4
  402f22:	4648      	mov	r0, r9
  402f24:	f8df b184 	ldr.w	fp, [pc, #388]	; 4030ac <xTaskGenericCreate+0x22c>
  402f28:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402f2a:	f104 0018 	add.w	r0, r4, #24
  402f2e:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402f30:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402f32:	f1c5 0305 	rsb	r3, r5, #5
  402f36:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402f38:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  402f3a:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  402f3c:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402f40:	4642      	mov	r2, r8
  402f42:	9901      	ldr	r1, [sp, #4]
  402f44:	4630      	mov	r0, r6
  402f46:	4b46      	ldr	r3, [pc, #280]	; (403060 <xTaskGenericCreate+0x1e0>)
  402f48:	4798      	blx	r3
  402f4a:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  402f4c:	f1ba 0f00 	cmp.w	sl, #0
  402f50:	d001      	beq.n	402f56 <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  402f52:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  402f56:	4b43      	ldr	r3, [pc, #268]	; (403064 <xTaskGenericCreate+0x1e4>)
  402f58:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  402f5a:	4a43      	ldr	r2, [pc, #268]	; (403068 <xTaskGenericCreate+0x1e8>)
  402f5c:	6813      	ldr	r3, [r2, #0]
  402f5e:	3301      	adds	r3, #1
  402f60:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  402f62:	4b42      	ldr	r3, [pc, #264]	; (40306c <xTaskGenericCreate+0x1ec>)
  402f64:	681b      	ldr	r3, [r3, #0]
  402f66:	2b00      	cmp	r3, #0
  402f68:	d166      	bne.n	403038 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  402f6a:	4b40      	ldr	r3, [pc, #256]	; (40306c <xTaskGenericCreate+0x1ec>)
  402f6c:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  402f6e:	6813      	ldr	r3, [r2, #0]
  402f70:	2b01      	cmp	r3, #1
  402f72:	d121      	bne.n	402fb8 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  402f74:	4f3e      	ldr	r7, [pc, #248]	; (403070 <xTaskGenericCreate+0x1f0>)
  402f76:	4638      	mov	r0, r7
  402f78:	4e3e      	ldr	r6, [pc, #248]	; (403074 <xTaskGenericCreate+0x1f4>)
  402f7a:	47b0      	blx	r6
  402f7c:	f107 0014 	add.w	r0, r7, #20
  402f80:	47b0      	blx	r6
  402f82:	f107 0028 	add.w	r0, r7, #40	; 0x28
  402f86:	47b0      	blx	r6
  402f88:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  402f8c:	47b0      	blx	r6
  402f8e:	f107 0050 	add.w	r0, r7, #80	; 0x50
  402f92:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  402f94:	f8df 8118 	ldr.w	r8, [pc, #280]	; 4030b0 <xTaskGenericCreate+0x230>
  402f98:	4640      	mov	r0, r8
  402f9a:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  402f9c:	4f36      	ldr	r7, [pc, #216]	; (403078 <xTaskGenericCreate+0x1f8>)
  402f9e:	4638      	mov	r0, r7
  402fa0:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  402fa2:	4836      	ldr	r0, [pc, #216]	; (40307c <xTaskGenericCreate+0x1fc>)
  402fa4:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  402fa6:	4836      	ldr	r0, [pc, #216]	; (403080 <xTaskGenericCreate+0x200>)
  402fa8:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  402faa:	4836      	ldr	r0, [pc, #216]	; (403084 <xTaskGenericCreate+0x204>)
  402fac:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  402fae:	4b36      	ldr	r3, [pc, #216]	; (403088 <xTaskGenericCreate+0x208>)
  402fb0:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402fb4:	4b35      	ldr	r3, [pc, #212]	; (40308c <xTaskGenericCreate+0x20c>)
  402fb6:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  402fb8:	4a35      	ldr	r2, [pc, #212]	; (403090 <xTaskGenericCreate+0x210>)
  402fba:	6813      	ldr	r3, [r2, #0]
  402fbc:	3301      	adds	r3, #1
  402fbe:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402fc0:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  402fc2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402fc4:	4a33      	ldr	r2, [pc, #204]	; (403094 <xTaskGenericCreate+0x214>)
  402fc6:	6811      	ldr	r1, [r2, #0]
  402fc8:	2301      	movs	r3, #1
  402fca:	4083      	lsls	r3, r0
  402fcc:	430b      	orrs	r3, r1
  402fce:	6013      	str	r3, [r2, #0]
  402fd0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402fd4:	4649      	mov	r1, r9
  402fd6:	4b26      	ldr	r3, [pc, #152]	; (403070 <xTaskGenericCreate+0x1f0>)
  402fd8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402fdc:	4b2e      	ldr	r3, [pc, #184]	; (403098 <xTaskGenericCreate+0x218>)
  402fde:	4798      	blx	r3
		taskEXIT_CRITICAL();
  402fe0:	4b2e      	ldr	r3, [pc, #184]	; (40309c <xTaskGenericCreate+0x21c>)
  402fe2:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  402fe4:	4b2e      	ldr	r3, [pc, #184]	; (4030a0 <xTaskGenericCreate+0x220>)
  402fe6:	681b      	ldr	r3, [r3, #0]
  402fe8:	2b00      	cmp	r3, #0
  402fea:	d031      	beq.n	403050 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  402fec:	4b1f      	ldr	r3, [pc, #124]	; (40306c <xTaskGenericCreate+0x1ec>)
  402fee:	681b      	ldr	r3, [r3, #0]
  402ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402ff2:	429d      	cmp	r5, r3
  402ff4:	d92e      	bls.n	403054 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  402ff6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402ffa:	4b2a      	ldr	r3, [pc, #168]	; (4030a4 <xTaskGenericCreate+0x224>)
  402ffc:	601a      	str	r2, [r3, #0]
  402ffe:	f3bf 8f4f 	dsb	sy
  403002:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  403006:	2001      	movs	r0, #1
}
  403008:	b003      	add	sp, #12
  40300a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  40300e:	4630      	mov	r0, r6
  403010:	4b25      	ldr	r3, [pc, #148]	; (4030a8 <xTaskGenericCreate+0x228>)
  403012:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  403014:	f04f 30ff 	mov.w	r0, #4294967295
  403018:	e7f6      	b.n	403008 <xTaskGenericCreate+0x188>
  40301a:	463b      	mov	r3, r7
  40301c:	f104 0234 	add.w	r2, r4, #52	; 0x34
  403020:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  403022:	7859      	ldrb	r1, [r3, #1]
  403024:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  403028:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  40302c:	2900      	cmp	r1, #0
  40302e:	f43f af70 	beq.w	402f12 <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  403032:	42bb      	cmp	r3, r7
  403034:	d1f5      	bne.n	403022 <xTaskGenericCreate+0x1a2>
  403036:	e76c      	b.n	402f12 <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  403038:	4b19      	ldr	r3, [pc, #100]	; (4030a0 <xTaskGenericCreate+0x220>)
  40303a:	681b      	ldr	r3, [r3, #0]
  40303c:	2b00      	cmp	r3, #0
  40303e:	d1bb      	bne.n	402fb8 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  403040:	4b0a      	ldr	r3, [pc, #40]	; (40306c <xTaskGenericCreate+0x1ec>)
  403042:	681b      	ldr	r3, [r3, #0]
  403044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403046:	429d      	cmp	r5, r3
  403048:	d3b6      	bcc.n	402fb8 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  40304a:	4b08      	ldr	r3, [pc, #32]	; (40306c <xTaskGenericCreate+0x1ec>)
  40304c:	601c      	str	r4, [r3, #0]
  40304e:	e7b3      	b.n	402fb8 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  403050:	2001      	movs	r0, #1
  403052:	e7d9      	b.n	403008 <xTaskGenericCreate+0x188>
  403054:	2001      	movs	r0, #1
	return xReturn;
  403056:	e7d7      	b.n	403008 <xTaskGenericCreate+0x188>
  403058:	00402465 	.word	0x00402465
  40305c:	00404e55 	.word	0x00404e55
  403060:	004021bd 	.word	0x004021bd
  403064:	00402209 	.word	0x00402209
  403068:	2040c6ac 	.word	0x2040c6ac
  40306c:	2040c63c 	.word	0x2040c63c
  403070:	2040c648 	.word	0x2040c648
  403074:	004020bd 	.word	0x004020bd
  403078:	2040c6d8 	.word	0x2040c6d8
  40307c:	2040c6f4 	.word	0x2040c6f4
  403080:	2040c720 	.word	0x2040c720
  403084:	2040c70c 	.word	0x2040c70c
  403088:	2040c640 	.word	0x2040c640
  40308c:	2040c644 	.word	0x2040c644
  403090:	2040c6b8 	.word	0x2040c6b8
  403094:	2040c6c0 	.word	0x2040c6c0
  403098:	004020d9 	.word	0x004020d9
  40309c:	00402255 	.word	0x00402255
  4030a0:	2040c708 	.word	0x2040c708
  4030a4:	e000ed04 	.word	0xe000ed04
  4030a8:	004024d5 	.word	0x004024d5
  4030ac:	004020d3 	.word	0x004020d3
  4030b0:	2040c6c4 	.word	0x2040c6c4

004030b4 <vTaskStartScheduler>:
{
  4030b4:	b510      	push	{r4, lr}
  4030b6:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  4030b8:	2300      	movs	r3, #0
  4030ba:	9303      	str	r3, [sp, #12]
  4030bc:	9302      	str	r3, [sp, #8]
  4030be:	9301      	str	r3, [sp, #4]
  4030c0:	9300      	str	r3, [sp, #0]
  4030c2:	2282      	movs	r2, #130	; 0x82
  4030c4:	4916      	ldr	r1, [pc, #88]	; (403120 <vTaskStartScheduler+0x6c>)
  4030c6:	4817      	ldr	r0, [pc, #92]	; (403124 <vTaskStartScheduler+0x70>)
  4030c8:	4c17      	ldr	r4, [pc, #92]	; (403128 <vTaskStartScheduler+0x74>)
  4030ca:	47a0      	blx	r4
		if( xReturn == pdPASS )
  4030cc:	2801      	cmp	r0, #1
  4030ce:	d00b      	beq.n	4030e8 <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  4030d0:	bb20      	cbnz	r0, 40311c <vTaskStartScheduler+0x68>
  4030d2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4030d6:	b672      	cpsid	i
  4030d8:	f383 8811 	msr	BASEPRI, r3
  4030dc:	f3bf 8f6f 	isb	sy
  4030e0:	f3bf 8f4f 	dsb	sy
  4030e4:	b662      	cpsie	i
  4030e6:	e7fe      	b.n	4030e6 <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  4030e8:	4b10      	ldr	r3, [pc, #64]	; (40312c <vTaskStartScheduler+0x78>)
  4030ea:	4798      	blx	r3
	if( xReturn == pdPASS )
  4030ec:	2801      	cmp	r0, #1
  4030ee:	d1ef      	bne.n	4030d0 <vTaskStartScheduler+0x1c>
  4030f0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4030f4:	b672      	cpsid	i
  4030f6:	f383 8811 	msr	BASEPRI, r3
  4030fa:	f3bf 8f6f 	isb	sy
  4030fe:	f3bf 8f4f 	dsb	sy
  403102:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  403104:	f04f 32ff 	mov.w	r2, #4294967295
  403108:	4b09      	ldr	r3, [pc, #36]	; (403130 <vTaskStartScheduler+0x7c>)
  40310a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  40310c:	2201      	movs	r2, #1
  40310e:	4b09      	ldr	r3, [pc, #36]	; (403134 <vTaskStartScheduler+0x80>)
  403110:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  403112:	2200      	movs	r2, #0
  403114:	4b08      	ldr	r3, [pc, #32]	; (403138 <vTaskStartScheduler+0x84>)
  403116:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  403118:	4b08      	ldr	r3, [pc, #32]	; (40313c <vTaskStartScheduler+0x88>)
  40311a:	4798      	blx	r3
}
  40311c:	b004      	add	sp, #16
  40311e:	bd10      	pop	{r4, pc}
  403120:	0040abe8 	.word	0x0040abe8
  403124:	00403459 	.word	0x00403459
  403128:	00402e81 	.word	0x00402e81
  40312c:	00403a99 	.word	0x00403a99
  403130:	2040c6ec 	.word	0x2040c6ec
  403134:	2040c708 	.word	0x2040c708
  403138:	2040c734 	.word	0x2040c734
  40313c:	0040233d 	.word	0x0040233d

00403140 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  403140:	4a02      	ldr	r2, [pc, #8]	; (40314c <vTaskSuspendAll+0xc>)
  403142:	6813      	ldr	r3, [r2, #0]
  403144:	3301      	adds	r3, #1
  403146:	6013      	str	r3, [r2, #0]
  403148:	4770      	bx	lr
  40314a:	bf00      	nop
  40314c:	2040c6b4 	.word	0x2040c6b4

00403150 <xTaskGetTickCount>:
		xTicks = xTickCount;
  403150:	4b01      	ldr	r3, [pc, #4]	; (403158 <xTaskGetTickCount+0x8>)
  403152:	6818      	ldr	r0, [r3, #0]
}
  403154:	4770      	bx	lr
  403156:	bf00      	nop
  403158:	2040c734 	.word	0x2040c734

0040315c <xTaskIncrementTick>:
{
  40315c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403160:	4b42      	ldr	r3, [pc, #264]	; (40326c <xTaskIncrementTick+0x110>)
  403162:	681b      	ldr	r3, [r3, #0]
  403164:	2b00      	cmp	r3, #0
  403166:	d178      	bne.n	40325a <xTaskIncrementTick+0xfe>
		++xTickCount;
  403168:	4b41      	ldr	r3, [pc, #260]	; (403270 <xTaskIncrementTick+0x114>)
  40316a:	681a      	ldr	r2, [r3, #0]
  40316c:	3201      	adds	r2, #1
  40316e:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  403170:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  403172:	b9d6      	cbnz	r6, 4031aa <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  403174:	4b3f      	ldr	r3, [pc, #252]	; (403274 <xTaskIncrementTick+0x118>)
  403176:	681b      	ldr	r3, [r3, #0]
  403178:	681b      	ldr	r3, [r3, #0]
  40317a:	b153      	cbz	r3, 403192 <xTaskIncrementTick+0x36>
  40317c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403180:	b672      	cpsid	i
  403182:	f383 8811 	msr	BASEPRI, r3
  403186:	f3bf 8f6f 	isb	sy
  40318a:	f3bf 8f4f 	dsb	sy
  40318e:	b662      	cpsie	i
  403190:	e7fe      	b.n	403190 <xTaskIncrementTick+0x34>
  403192:	4a38      	ldr	r2, [pc, #224]	; (403274 <xTaskIncrementTick+0x118>)
  403194:	6811      	ldr	r1, [r2, #0]
  403196:	4b38      	ldr	r3, [pc, #224]	; (403278 <xTaskIncrementTick+0x11c>)
  403198:	6818      	ldr	r0, [r3, #0]
  40319a:	6010      	str	r0, [r2, #0]
  40319c:	6019      	str	r1, [r3, #0]
  40319e:	4a37      	ldr	r2, [pc, #220]	; (40327c <xTaskIncrementTick+0x120>)
  4031a0:	6813      	ldr	r3, [r2, #0]
  4031a2:	3301      	adds	r3, #1
  4031a4:	6013      	str	r3, [r2, #0]
  4031a6:	4b36      	ldr	r3, [pc, #216]	; (403280 <xTaskIncrementTick+0x124>)
  4031a8:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  4031aa:	4b36      	ldr	r3, [pc, #216]	; (403284 <xTaskIncrementTick+0x128>)
  4031ac:	681b      	ldr	r3, [r3, #0]
  4031ae:	429e      	cmp	r6, r3
  4031b0:	d218      	bcs.n	4031e4 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  4031b2:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  4031b4:	4b34      	ldr	r3, [pc, #208]	; (403288 <xTaskIncrementTick+0x12c>)
  4031b6:	681b      	ldr	r3, [r3, #0]
  4031b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4031ba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4031be:	4a33      	ldr	r2, [pc, #204]	; (40328c <xTaskIncrementTick+0x130>)
  4031c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  4031c4:	2b02      	cmp	r3, #2
  4031c6:	bf28      	it	cs
  4031c8:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  4031ca:	4b31      	ldr	r3, [pc, #196]	; (403290 <xTaskIncrementTick+0x134>)
  4031cc:	681b      	ldr	r3, [r3, #0]
  4031ce:	b90b      	cbnz	r3, 4031d4 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  4031d0:	4b30      	ldr	r3, [pc, #192]	; (403294 <xTaskIncrementTick+0x138>)
  4031d2:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  4031d4:	4b30      	ldr	r3, [pc, #192]	; (403298 <xTaskIncrementTick+0x13c>)
  4031d6:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  4031d8:	2b00      	cmp	r3, #0
}
  4031da:	bf0c      	ite	eq
  4031dc:	4620      	moveq	r0, r4
  4031de:	2001      	movne	r0, #1
  4031e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4031e4:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4031e6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 403274 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4031ea:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4032a4 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  4031ee:	4f2b      	ldr	r7, [pc, #172]	; (40329c <xTaskIncrementTick+0x140>)
  4031f0:	e01f      	b.n	403232 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  4031f2:	f04f 32ff 	mov.w	r2, #4294967295
  4031f6:	4b23      	ldr	r3, [pc, #140]	; (403284 <xTaskIncrementTick+0x128>)
  4031f8:	601a      	str	r2, [r3, #0]
						break;
  4031fa:	e7db      	b.n	4031b4 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  4031fc:	4a21      	ldr	r2, [pc, #132]	; (403284 <xTaskIncrementTick+0x128>)
  4031fe:	6013      	str	r3, [r2, #0]
							break;
  403200:	e7d8      	b.n	4031b4 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  403202:	f105 0018 	add.w	r0, r5, #24
  403206:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  403208:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  40320a:	683a      	ldr	r2, [r7, #0]
  40320c:	2301      	movs	r3, #1
  40320e:	4083      	lsls	r3, r0
  403210:	4313      	orrs	r3, r2
  403212:	603b      	str	r3, [r7, #0]
  403214:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403218:	4651      	mov	r1, sl
  40321a:	4b1c      	ldr	r3, [pc, #112]	; (40328c <xTaskIncrementTick+0x130>)
  40321c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403220:	4b1f      	ldr	r3, [pc, #124]	; (4032a0 <xTaskIncrementTick+0x144>)
  403222:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  403224:	4b18      	ldr	r3, [pc, #96]	; (403288 <xTaskIncrementTick+0x12c>)
  403226:	681b      	ldr	r3, [r3, #0]
  403228:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  40322a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  40322c:	429a      	cmp	r2, r3
  40322e:	bf28      	it	cs
  403230:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  403232:	f8d9 3000 	ldr.w	r3, [r9]
  403236:	681b      	ldr	r3, [r3, #0]
  403238:	2b00      	cmp	r3, #0
  40323a:	d0da      	beq.n	4031f2 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  40323c:	f8d9 3000 	ldr.w	r3, [r9]
  403240:	68db      	ldr	r3, [r3, #12]
  403242:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  403244:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  403246:	429e      	cmp	r6, r3
  403248:	d3d8      	bcc.n	4031fc <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40324a:	f105 0a04 	add.w	sl, r5, #4
  40324e:	4650      	mov	r0, sl
  403250:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  403252:	6aab      	ldr	r3, [r5, #40]	; 0x28
  403254:	2b00      	cmp	r3, #0
  403256:	d1d4      	bne.n	403202 <xTaskIncrementTick+0xa6>
  403258:	e7d6      	b.n	403208 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  40325a:	4a0d      	ldr	r2, [pc, #52]	; (403290 <xTaskIncrementTick+0x134>)
  40325c:	6813      	ldr	r3, [r2, #0]
  40325e:	3301      	adds	r3, #1
  403260:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  403262:	4b0c      	ldr	r3, [pc, #48]	; (403294 <xTaskIncrementTick+0x138>)
  403264:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  403266:	2400      	movs	r4, #0
  403268:	e7b4      	b.n	4031d4 <xTaskIncrementTick+0x78>
  40326a:	bf00      	nop
  40326c:	2040c6b4 	.word	0x2040c6b4
  403270:	2040c734 	.word	0x2040c734
  403274:	2040c640 	.word	0x2040c640
  403278:	2040c644 	.word	0x2040c644
  40327c:	2040c6f0 	.word	0x2040c6f0
  403280:	00402dfd 	.word	0x00402dfd
  403284:	2040c6ec 	.word	0x2040c6ec
  403288:	2040c63c 	.word	0x2040c63c
  40328c:	2040c648 	.word	0x2040c648
  403290:	2040c6b0 	.word	0x2040c6b0
  403294:	00404071 	.word	0x00404071
  403298:	2040c738 	.word	0x2040c738
  40329c:	2040c6c0 	.word	0x2040c6c0
  4032a0:	004020d9 	.word	0x004020d9
  4032a4:	00402125 	.word	0x00402125

004032a8 <xTaskResumeAll>:
{
  4032a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  4032ac:	4b38      	ldr	r3, [pc, #224]	; (403390 <xTaskResumeAll+0xe8>)
  4032ae:	681b      	ldr	r3, [r3, #0]
  4032b0:	b953      	cbnz	r3, 4032c8 <xTaskResumeAll+0x20>
  4032b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4032b6:	b672      	cpsid	i
  4032b8:	f383 8811 	msr	BASEPRI, r3
  4032bc:	f3bf 8f6f 	isb	sy
  4032c0:	f3bf 8f4f 	dsb	sy
  4032c4:	b662      	cpsie	i
  4032c6:	e7fe      	b.n	4032c6 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  4032c8:	4b32      	ldr	r3, [pc, #200]	; (403394 <xTaskResumeAll+0xec>)
  4032ca:	4798      	blx	r3
		--uxSchedulerSuspended;
  4032cc:	4b30      	ldr	r3, [pc, #192]	; (403390 <xTaskResumeAll+0xe8>)
  4032ce:	681a      	ldr	r2, [r3, #0]
  4032d0:	3a01      	subs	r2, #1
  4032d2:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4032d4:	681b      	ldr	r3, [r3, #0]
  4032d6:	2b00      	cmp	r3, #0
  4032d8:	d155      	bne.n	403386 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  4032da:	4b2f      	ldr	r3, [pc, #188]	; (403398 <xTaskResumeAll+0xf0>)
  4032dc:	681b      	ldr	r3, [r3, #0]
  4032de:	2b00      	cmp	r3, #0
  4032e0:	d132      	bne.n	403348 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  4032e2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4032e4:	4b2d      	ldr	r3, [pc, #180]	; (40339c <xTaskResumeAll+0xf4>)
  4032e6:	4798      	blx	r3
}
  4032e8:	4620      	mov	r0, r4
  4032ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  4032ee:	68fb      	ldr	r3, [r7, #12]
  4032f0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4032f2:	f104 0018 	add.w	r0, r4, #24
  4032f6:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4032f8:	f104 0804 	add.w	r8, r4, #4
  4032fc:	4640      	mov	r0, r8
  4032fe:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  403300:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  403302:	682a      	ldr	r2, [r5, #0]
  403304:	2301      	movs	r3, #1
  403306:	4083      	lsls	r3, r0
  403308:	4313      	orrs	r3, r2
  40330a:	602b      	str	r3, [r5, #0]
  40330c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403310:	4641      	mov	r1, r8
  403312:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  403316:	4b22      	ldr	r3, [pc, #136]	; (4033a0 <xTaskResumeAll+0xf8>)
  403318:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40331a:	4b22      	ldr	r3, [pc, #136]	; (4033a4 <xTaskResumeAll+0xfc>)
  40331c:	681b      	ldr	r3, [r3, #0]
  40331e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  403320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403322:	429a      	cmp	r2, r3
  403324:	d20c      	bcs.n	403340 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  403326:	683b      	ldr	r3, [r7, #0]
  403328:	2b00      	cmp	r3, #0
  40332a:	d1e0      	bne.n	4032ee <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  40332c:	4b1e      	ldr	r3, [pc, #120]	; (4033a8 <xTaskResumeAll+0x100>)
  40332e:	681b      	ldr	r3, [r3, #0]
  403330:	b1db      	cbz	r3, 40336a <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  403332:	4b1d      	ldr	r3, [pc, #116]	; (4033a8 <xTaskResumeAll+0x100>)
  403334:	681b      	ldr	r3, [r3, #0]
  403336:	b1c3      	cbz	r3, 40336a <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  403338:	4e1c      	ldr	r6, [pc, #112]	; (4033ac <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  40333a:	4d1d      	ldr	r5, [pc, #116]	; (4033b0 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  40333c:	4c1a      	ldr	r4, [pc, #104]	; (4033a8 <xTaskResumeAll+0x100>)
  40333e:	e00e      	b.n	40335e <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  403340:	2201      	movs	r2, #1
  403342:	4b1b      	ldr	r3, [pc, #108]	; (4033b0 <xTaskResumeAll+0x108>)
  403344:	601a      	str	r2, [r3, #0]
  403346:	e7ee      	b.n	403326 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  403348:	4f1a      	ldr	r7, [pc, #104]	; (4033b4 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40334a:	4e1b      	ldr	r6, [pc, #108]	; (4033b8 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  40334c:	4d1b      	ldr	r5, [pc, #108]	; (4033bc <xTaskResumeAll+0x114>)
  40334e:	f8df 9074 	ldr.w	r9, [pc, #116]	; 4033c4 <xTaskResumeAll+0x11c>
  403352:	e7e8      	b.n	403326 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  403354:	6823      	ldr	r3, [r4, #0]
  403356:	3b01      	subs	r3, #1
  403358:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40335a:	6823      	ldr	r3, [r4, #0]
  40335c:	b12b      	cbz	r3, 40336a <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  40335e:	47b0      	blx	r6
  403360:	2800      	cmp	r0, #0
  403362:	d0f7      	beq.n	403354 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  403364:	2301      	movs	r3, #1
  403366:	602b      	str	r3, [r5, #0]
  403368:	e7f4      	b.n	403354 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  40336a:	4b11      	ldr	r3, [pc, #68]	; (4033b0 <xTaskResumeAll+0x108>)
  40336c:	681b      	ldr	r3, [r3, #0]
  40336e:	2b01      	cmp	r3, #1
  403370:	d10b      	bne.n	40338a <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  403372:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403376:	4b12      	ldr	r3, [pc, #72]	; (4033c0 <xTaskResumeAll+0x118>)
  403378:	601a      	str	r2, [r3, #0]
  40337a:	f3bf 8f4f 	dsb	sy
  40337e:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  403382:	2401      	movs	r4, #1
  403384:	e7ae      	b.n	4032e4 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  403386:	2400      	movs	r4, #0
  403388:	e7ac      	b.n	4032e4 <xTaskResumeAll+0x3c>
  40338a:	2400      	movs	r4, #0
  40338c:	e7aa      	b.n	4032e4 <xTaskResumeAll+0x3c>
  40338e:	bf00      	nop
  403390:	2040c6b4 	.word	0x2040c6b4
  403394:	00402209 	.word	0x00402209
  403398:	2040c6ac 	.word	0x2040c6ac
  40339c:	00402255 	.word	0x00402255
  4033a0:	004020d9 	.word	0x004020d9
  4033a4:	2040c63c 	.word	0x2040c63c
  4033a8:	2040c6b0 	.word	0x2040c6b0
  4033ac:	0040315d 	.word	0x0040315d
  4033b0:	2040c738 	.word	0x2040c738
  4033b4:	2040c6f4 	.word	0x2040c6f4
  4033b8:	00402125 	.word	0x00402125
  4033bc:	2040c6c0 	.word	0x2040c6c0
  4033c0:	e000ed04 	.word	0xe000ed04
  4033c4:	2040c648 	.word	0x2040c648

004033c8 <vTaskDelay>:
	{
  4033c8:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  4033ca:	2800      	cmp	r0, #0
  4033cc:	d029      	beq.n	403422 <vTaskDelay+0x5a>
  4033ce:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  4033d0:	4b18      	ldr	r3, [pc, #96]	; (403434 <vTaskDelay+0x6c>)
  4033d2:	681b      	ldr	r3, [r3, #0]
  4033d4:	b153      	cbz	r3, 4033ec <vTaskDelay+0x24>
  4033d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4033da:	b672      	cpsid	i
  4033dc:	f383 8811 	msr	BASEPRI, r3
  4033e0:	f3bf 8f6f 	isb	sy
  4033e4:	f3bf 8f4f 	dsb	sy
  4033e8:	b662      	cpsie	i
  4033ea:	e7fe      	b.n	4033ea <vTaskDelay+0x22>
			vTaskSuspendAll();
  4033ec:	4b12      	ldr	r3, [pc, #72]	; (403438 <vTaskDelay+0x70>)
  4033ee:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  4033f0:	4b12      	ldr	r3, [pc, #72]	; (40343c <vTaskDelay+0x74>)
  4033f2:	681b      	ldr	r3, [r3, #0]
  4033f4:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4033f6:	4b12      	ldr	r3, [pc, #72]	; (403440 <vTaskDelay+0x78>)
  4033f8:	6818      	ldr	r0, [r3, #0]
  4033fa:	3004      	adds	r0, #4
  4033fc:	4b11      	ldr	r3, [pc, #68]	; (403444 <vTaskDelay+0x7c>)
  4033fe:	4798      	blx	r3
  403400:	b948      	cbnz	r0, 403416 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403402:	4b0f      	ldr	r3, [pc, #60]	; (403440 <vTaskDelay+0x78>)
  403404:	681a      	ldr	r2, [r3, #0]
  403406:	4910      	ldr	r1, [pc, #64]	; (403448 <vTaskDelay+0x80>)
  403408:	680b      	ldr	r3, [r1, #0]
  40340a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40340c:	2201      	movs	r2, #1
  40340e:	4082      	lsls	r2, r0
  403410:	ea23 0302 	bic.w	r3, r3, r2
  403414:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  403416:	4620      	mov	r0, r4
  403418:	4b0c      	ldr	r3, [pc, #48]	; (40344c <vTaskDelay+0x84>)
  40341a:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  40341c:	4b0c      	ldr	r3, [pc, #48]	; (403450 <vTaskDelay+0x88>)
  40341e:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  403420:	b938      	cbnz	r0, 403432 <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  403422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403426:	4b0b      	ldr	r3, [pc, #44]	; (403454 <vTaskDelay+0x8c>)
  403428:	601a      	str	r2, [r3, #0]
  40342a:	f3bf 8f4f 	dsb	sy
  40342e:	f3bf 8f6f 	isb	sy
  403432:	bd10      	pop	{r4, pc}
  403434:	2040c6b4 	.word	0x2040c6b4
  403438:	00403141 	.word	0x00403141
  40343c:	2040c734 	.word	0x2040c734
  403440:	2040c63c 	.word	0x2040c63c
  403444:	00402125 	.word	0x00402125
  403448:	2040c6c0 	.word	0x2040c6c0
  40344c:	00402e29 	.word	0x00402e29
  403450:	004032a9 	.word	0x004032a9
  403454:	e000ed04 	.word	0xe000ed04

00403458 <prvIdleTask>:
{
  403458:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  40345a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4034e4 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40345e:	4e19      	ldr	r6, [pc, #100]	; (4034c4 <prvIdleTask+0x6c>)
				taskYIELD();
  403460:	f8df 9084 	ldr.w	r9, [pc, #132]	; 4034e8 <prvIdleTask+0x90>
  403464:	e02a      	b.n	4034bc <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  403466:	4b18      	ldr	r3, [pc, #96]	; (4034c8 <prvIdleTask+0x70>)
  403468:	681b      	ldr	r3, [r3, #0]
  40346a:	2b01      	cmp	r3, #1
  40346c:	d81e      	bhi.n	4034ac <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40346e:	682b      	ldr	r3, [r5, #0]
  403470:	2b00      	cmp	r3, #0
  403472:	d0f8      	beq.n	403466 <prvIdleTask+0xe>
			vTaskSuspendAll();
  403474:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  403476:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  403478:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  40347a:	2c00      	cmp	r4, #0
  40347c:	d0f7      	beq.n	40346e <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  40347e:	4b13      	ldr	r3, [pc, #76]	; (4034cc <prvIdleTask+0x74>)
  403480:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  403482:	68f3      	ldr	r3, [r6, #12]
  403484:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  403486:	1d20      	adds	r0, r4, #4
  403488:	4b11      	ldr	r3, [pc, #68]	; (4034d0 <prvIdleTask+0x78>)
  40348a:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  40348c:	4a11      	ldr	r2, [pc, #68]	; (4034d4 <prvIdleTask+0x7c>)
  40348e:	6813      	ldr	r3, [r2, #0]
  403490:	3b01      	subs	r3, #1
  403492:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  403494:	682b      	ldr	r3, [r5, #0]
  403496:	3b01      	subs	r3, #1
  403498:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  40349a:	4b0f      	ldr	r3, [pc, #60]	; (4034d8 <prvIdleTask+0x80>)
  40349c:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  40349e:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4034a0:	f8df a048 	ldr.w	sl, [pc, #72]	; 4034ec <prvIdleTask+0x94>
  4034a4:	47d0      	blx	sl
		vPortFree( pxTCB );
  4034a6:	4620      	mov	r0, r4
  4034a8:	47d0      	blx	sl
  4034aa:	e7e0      	b.n	40346e <prvIdleTask+0x16>
				taskYIELD();
  4034ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4034b0:	f8c9 3000 	str.w	r3, [r9]
  4034b4:	f3bf 8f4f 	dsb	sy
  4034b8:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4034bc:	4d07      	ldr	r5, [pc, #28]	; (4034dc <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  4034be:	4f08      	ldr	r7, [pc, #32]	; (4034e0 <prvIdleTask+0x88>)
  4034c0:	e7d5      	b.n	40346e <prvIdleTask+0x16>
  4034c2:	bf00      	nop
  4034c4:	2040c720 	.word	0x2040c720
  4034c8:	2040c648 	.word	0x2040c648
  4034cc:	00402209 	.word	0x00402209
  4034d0:	00402125 	.word	0x00402125
  4034d4:	2040c6ac 	.word	0x2040c6ac
  4034d8:	00402255 	.word	0x00402255
  4034dc:	2040c6bc 	.word	0x2040c6bc
  4034e0:	004032a9 	.word	0x004032a9
  4034e4:	00403141 	.word	0x00403141
  4034e8:	e000ed04 	.word	0xe000ed04
  4034ec:	004024d5 	.word	0x004024d5

004034f0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  4034f0:	4b2d      	ldr	r3, [pc, #180]	; (4035a8 <vTaskSwitchContext+0xb8>)
  4034f2:	681b      	ldr	r3, [r3, #0]
  4034f4:	2b00      	cmp	r3, #0
  4034f6:	d12c      	bne.n	403552 <vTaskSwitchContext+0x62>
{
  4034f8:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  4034fa:	2200      	movs	r2, #0
  4034fc:	4b2b      	ldr	r3, [pc, #172]	; (4035ac <vTaskSwitchContext+0xbc>)
  4034fe:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  403500:	4b2b      	ldr	r3, [pc, #172]	; (4035b0 <vTaskSwitchContext+0xc0>)
  403502:	681b      	ldr	r3, [r3, #0]
  403504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403506:	681a      	ldr	r2, [r3, #0]
  403508:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40350c:	d103      	bne.n	403516 <vTaskSwitchContext+0x26>
  40350e:	685a      	ldr	r2, [r3, #4]
  403510:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403514:	d021      	beq.n	40355a <vTaskSwitchContext+0x6a>
  403516:	4b26      	ldr	r3, [pc, #152]	; (4035b0 <vTaskSwitchContext+0xc0>)
  403518:	6818      	ldr	r0, [r3, #0]
  40351a:	6819      	ldr	r1, [r3, #0]
  40351c:	3134      	adds	r1, #52	; 0x34
  40351e:	4b25      	ldr	r3, [pc, #148]	; (4035b4 <vTaskSwitchContext+0xc4>)
  403520:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  403522:	4b25      	ldr	r3, [pc, #148]	; (4035b8 <vTaskSwitchContext+0xc8>)
  403524:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  403526:	fab3 f383 	clz	r3, r3
  40352a:	b2db      	uxtb	r3, r3
  40352c:	f1c3 031f 	rsb	r3, r3, #31
  403530:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  403534:	4a21      	ldr	r2, [pc, #132]	; (4035bc <vTaskSwitchContext+0xcc>)
  403536:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40353a:	b9ba      	cbnz	r2, 40356c <vTaskSwitchContext+0x7c>
	__asm volatile
  40353c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403540:	b672      	cpsid	i
  403542:	f383 8811 	msr	BASEPRI, r3
  403546:	f3bf 8f6f 	isb	sy
  40354a:	f3bf 8f4f 	dsb	sy
  40354e:	b662      	cpsie	i
  403550:	e7fe      	b.n	403550 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  403552:	2201      	movs	r2, #1
  403554:	4b15      	ldr	r3, [pc, #84]	; (4035ac <vTaskSwitchContext+0xbc>)
  403556:	601a      	str	r2, [r3, #0]
  403558:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  40355a:	689a      	ldr	r2, [r3, #8]
  40355c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403560:	d1d9      	bne.n	403516 <vTaskSwitchContext+0x26>
  403562:	68db      	ldr	r3, [r3, #12]
  403564:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  403568:	d1d5      	bne.n	403516 <vTaskSwitchContext+0x26>
  40356a:	e7da      	b.n	403522 <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40356c:	4a13      	ldr	r2, [pc, #76]	; (4035bc <vTaskSwitchContext+0xcc>)
  40356e:	0099      	lsls	r1, r3, #2
  403570:	18c8      	adds	r0, r1, r3
  403572:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  403576:	6844      	ldr	r4, [r0, #4]
  403578:	6864      	ldr	r4, [r4, #4]
  40357a:	6044      	str	r4, [r0, #4]
  40357c:	4419      	add	r1, r3
  40357e:	4602      	mov	r2, r0
  403580:	3208      	adds	r2, #8
  403582:	4294      	cmp	r4, r2
  403584:	d009      	beq.n	40359a <vTaskSwitchContext+0xaa>
  403586:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40358a:	4a0c      	ldr	r2, [pc, #48]	; (4035bc <vTaskSwitchContext+0xcc>)
  40358c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  403590:	685b      	ldr	r3, [r3, #4]
  403592:	68da      	ldr	r2, [r3, #12]
  403594:	4b06      	ldr	r3, [pc, #24]	; (4035b0 <vTaskSwitchContext+0xc0>)
  403596:	601a      	str	r2, [r3, #0]
  403598:	bd10      	pop	{r4, pc}
  40359a:	6860      	ldr	r0, [r4, #4]
  40359c:	4a07      	ldr	r2, [pc, #28]	; (4035bc <vTaskSwitchContext+0xcc>)
  40359e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4035a2:	6050      	str	r0, [r2, #4]
  4035a4:	e7ef      	b.n	403586 <vTaskSwitchContext+0x96>
  4035a6:	bf00      	nop
  4035a8:	2040c6b4 	.word	0x2040c6b4
  4035ac:	2040c738 	.word	0x2040c738
  4035b0:	2040c63c 	.word	0x2040c63c
  4035b4:	00404059 	.word	0x00404059
  4035b8:	2040c6c0 	.word	0x2040c6c0
  4035bc:	2040c648 	.word	0x2040c648

004035c0 <vTaskPlaceOnEventList>:
{
  4035c0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  4035c2:	b1e0      	cbz	r0, 4035fe <vTaskPlaceOnEventList+0x3e>
  4035c4:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4035c6:	4d17      	ldr	r5, [pc, #92]	; (403624 <vTaskPlaceOnEventList+0x64>)
  4035c8:	6829      	ldr	r1, [r5, #0]
  4035ca:	3118      	adds	r1, #24
  4035cc:	4b16      	ldr	r3, [pc, #88]	; (403628 <vTaskPlaceOnEventList+0x68>)
  4035ce:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4035d0:	6828      	ldr	r0, [r5, #0]
  4035d2:	3004      	adds	r0, #4
  4035d4:	4b15      	ldr	r3, [pc, #84]	; (40362c <vTaskPlaceOnEventList+0x6c>)
  4035d6:	4798      	blx	r3
  4035d8:	b940      	cbnz	r0, 4035ec <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4035da:	682a      	ldr	r2, [r5, #0]
  4035dc:	4914      	ldr	r1, [pc, #80]	; (403630 <vTaskPlaceOnEventList+0x70>)
  4035de:	680b      	ldr	r3, [r1, #0]
  4035e0:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4035e2:	2201      	movs	r2, #1
  4035e4:	4082      	lsls	r2, r0
  4035e6:	ea23 0302 	bic.w	r3, r3, r2
  4035ea:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  4035ec:	f1b4 3fff 	cmp.w	r4, #4294967295
  4035f0:	d010      	beq.n	403614 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  4035f2:	4b10      	ldr	r3, [pc, #64]	; (403634 <vTaskPlaceOnEventList+0x74>)
  4035f4:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4035f6:	4420      	add	r0, r4
  4035f8:	4b0f      	ldr	r3, [pc, #60]	; (403638 <vTaskPlaceOnEventList+0x78>)
  4035fa:	4798      	blx	r3
  4035fc:	bd38      	pop	{r3, r4, r5, pc}
  4035fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  403602:	b672      	cpsid	i
  403604:	f383 8811 	msr	BASEPRI, r3
  403608:	f3bf 8f6f 	isb	sy
  40360c:	f3bf 8f4f 	dsb	sy
  403610:	b662      	cpsie	i
  403612:	e7fe      	b.n	403612 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  403614:	4b03      	ldr	r3, [pc, #12]	; (403624 <vTaskPlaceOnEventList+0x64>)
  403616:	6819      	ldr	r1, [r3, #0]
  403618:	3104      	adds	r1, #4
  40361a:	4808      	ldr	r0, [pc, #32]	; (40363c <vTaskPlaceOnEventList+0x7c>)
  40361c:	4b08      	ldr	r3, [pc, #32]	; (403640 <vTaskPlaceOnEventList+0x80>)
  40361e:	4798      	blx	r3
  403620:	bd38      	pop	{r3, r4, r5, pc}
  403622:	bf00      	nop
  403624:	2040c63c 	.word	0x2040c63c
  403628:	004020f1 	.word	0x004020f1
  40362c:	00402125 	.word	0x00402125
  403630:	2040c6c0 	.word	0x2040c6c0
  403634:	2040c734 	.word	0x2040c734
  403638:	00402e29 	.word	0x00402e29
  40363c:	2040c70c 	.word	0x2040c70c
  403640:	004020d9 	.word	0x004020d9

00403644 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  403644:	b1e8      	cbz	r0, 403682 <vTaskPlaceOnEventListRestricted+0x3e>
	{
  403646:	b570      	push	{r4, r5, r6, lr}
  403648:	4615      	mov	r5, r2
  40364a:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40364c:	4e16      	ldr	r6, [pc, #88]	; (4036a8 <vTaskPlaceOnEventListRestricted+0x64>)
  40364e:	6831      	ldr	r1, [r6, #0]
  403650:	3118      	adds	r1, #24
  403652:	4b16      	ldr	r3, [pc, #88]	; (4036ac <vTaskPlaceOnEventListRestricted+0x68>)
  403654:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403656:	6830      	ldr	r0, [r6, #0]
  403658:	3004      	adds	r0, #4
  40365a:	4b15      	ldr	r3, [pc, #84]	; (4036b0 <vTaskPlaceOnEventListRestricted+0x6c>)
  40365c:	4798      	blx	r3
  40365e:	b940      	cbnz	r0, 403672 <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403660:	6832      	ldr	r2, [r6, #0]
  403662:	4914      	ldr	r1, [pc, #80]	; (4036b4 <vTaskPlaceOnEventListRestricted+0x70>)
  403664:	680b      	ldr	r3, [r1, #0]
  403666:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  403668:	2201      	movs	r2, #1
  40366a:	4082      	lsls	r2, r0
  40366c:	ea23 0302 	bic.w	r3, r3, r2
  403670:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  403672:	2d01      	cmp	r5, #1
  403674:	d010      	beq.n	403698 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  403676:	4b10      	ldr	r3, [pc, #64]	; (4036b8 <vTaskPlaceOnEventListRestricted+0x74>)
  403678:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40367a:	4420      	add	r0, r4
  40367c:	4b0f      	ldr	r3, [pc, #60]	; (4036bc <vTaskPlaceOnEventListRestricted+0x78>)
  40367e:	4798      	blx	r3
  403680:	bd70      	pop	{r4, r5, r6, pc}
  403682:	f04f 0380 	mov.w	r3, #128	; 0x80
  403686:	b672      	cpsid	i
  403688:	f383 8811 	msr	BASEPRI, r3
  40368c:	f3bf 8f6f 	isb	sy
  403690:	f3bf 8f4f 	dsb	sy
  403694:	b662      	cpsie	i
  403696:	e7fe      	b.n	403696 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  403698:	4b03      	ldr	r3, [pc, #12]	; (4036a8 <vTaskPlaceOnEventListRestricted+0x64>)
  40369a:	6819      	ldr	r1, [r3, #0]
  40369c:	3104      	adds	r1, #4
  40369e:	4808      	ldr	r0, [pc, #32]	; (4036c0 <vTaskPlaceOnEventListRestricted+0x7c>)
  4036a0:	4b02      	ldr	r3, [pc, #8]	; (4036ac <vTaskPlaceOnEventListRestricted+0x68>)
  4036a2:	4798      	blx	r3
  4036a4:	bd70      	pop	{r4, r5, r6, pc}
  4036a6:	bf00      	nop
  4036a8:	2040c63c 	.word	0x2040c63c
  4036ac:	004020d9 	.word	0x004020d9
  4036b0:	00402125 	.word	0x00402125
  4036b4:	2040c6c0 	.word	0x2040c6c0
  4036b8:	2040c734 	.word	0x2040c734
  4036bc:	00402e29 	.word	0x00402e29
  4036c0:	2040c70c 	.word	0x2040c70c

004036c4 <xTaskRemoveFromEventList>:
{
  4036c4:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4036c6:	68c3      	ldr	r3, [r0, #12]
  4036c8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4036ca:	b324      	cbz	r4, 403716 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4036cc:	f104 0518 	add.w	r5, r4, #24
  4036d0:	4628      	mov	r0, r5
  4036d2:	4b1a      	ldr	r3, [pc, #104]	; (40373c <xTaskRemoveFromEventList+0x78>)
  4036d4:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4036d6:	4b1a      	ldr	r3, [pc, #104]	; (403740 <xTaskRemoveFromEventList+0x7c>)
  4036d8:	681b      	ldr	r3, [r3, #0]
  4036da:	bb3b      	cbnz	r3, 40372c <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4036dc:	1d25      	adds	r5, r4, #4
  4036de:	4628      	mov	r0, r5
  4036e0:	4b16      	ldr	r3, [pc, #88]	; (40373c <xTaskRemoveFromEventList+0x78>)
  4036e2:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  4036e4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4036e6:	4a17      	ldr	r2, [pc, #92]	; (403744 <xTaskRemoveFromEventList+0x80>)
  4036e8:	6811      	ldr	r1, [r2, #0]
  4036ea:	2301      	movs	r3, #1
  4036ec:	4083      	lsls	r3, r0
  4036ee:	430b      	orrs	r3, r1
  4036f0:	6013      	str	r3, [r2, #0]
  4036f2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4036f6:	4629      	mov	r1, r5
  4036f8:	4b13      	ldr	r3, [pc, #76]	; (403748 <xTaskRemoveFromEventList+0x84>)
  4036fa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4036fe:	4b13      	ldr	r3, [pc, #76]	; (40374c <xTaskRemoveFromEventList+0x88>)
  403700:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  403702:	4b13      	ldr	r3, [pc, #76]	; (403750 <xTaskRemoveFromEventList+0x8c>)
  403704:	681b      	ldr	r3, [r3, #0]
  403706:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  403708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40370a:	429a      	cmp	r2, r3
  40370c:	d913      	bls.n	403736 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  40370e:	2001      	movs	r0, #1
  403710:	4b10      	ldr	r3, [pc, #64]	; (403754 <xTaskRemoveFromEventList+0x90>)
  403712:	6018      	str	r0, [r3, #0]
  403714:	bd38      	pop	{r3, r4, r5, pc}
  403716:	f04f 0380 	mov.w	r3, #128	; 0x80
  40371a:	b672      	cpsid	i
  40371c:	f383 8811 	msr	BASEPRI, r3
  403720:	f3bf 8f6f 	isb	sy
  403724:	f3bf 8f4f 	dsb	sy
  403728:	b662      	cpsie	i
  40372a:	e7fe      	b.n	40372a <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  40372c:	4629      	mov	r1, r5
  40372e:	480a      	ldr	r0, [pc, #40]	; (403758 <xTaskRemoveFromEventList+0x94>)
  403730:	4b06      	ldr	r3, [pc, #24]	; (40374c <xTaskRemoveFromEventList+0x88>)
  403732:	4798      	blx	r3
  403734:	e7e5      	b.n	403702 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  403736:	2000      	movs	r0, #0
}
  403738:	bd38      	pop	{r3, r4, r5, pc}
  40373a:	bf00      	nop
  40373c:	00402125 	.word	0x00402125
  403740:	2040c6b4 	.word	0x2040c6b4
  403744:	2040c6c0 	.word	0x2040c6c0
  403748:	2040c648 	.word	0x2040c648
  40374c:	004020d9 	.word	0x004020d9
  403750:	2040c63c 	.word	0x2040c63c
  403754:	2040c738 	.word	0x2040c738
  403758:	2040c6f4 	.word	0x2040c6f4

0040375c <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  40375c:	b130      	cbz	r0, 40376c <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  40375e:	4a09      	ldr	r2, [pc, #36]	; (403784 <vTaskSetTimeOutState+0x28>)
  403760:	6812      	ldr	r2, [r2, #0]
  403762:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  403764:	4a08      	ldr	r2, [pc, #32]	; (403788 <vTaskSetTimeOutState+0x2c>)
  403766:	6812      	ldr	r2, [r2, #0]
  403768:	6042      	str	r2, [r0, #4]
  40376a:	4770      	bx	lr
  40376c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403770:	b672      	cpsid	i
  403772:	f383 8811 	msr	BASEPRI, r3
  403776:	f3bf 8f6f 	isb	sy
  40377a:	f3bf 8f4f 	dsb	sy
  40377e:	b662      	cpsie	i
  403780:	e7fe      	b.n	403780 <vTaskSetTimeOutState+0x24>
  403782:	bf00      	nop
  403784:	2040c6f0 	.word	0x2040c6f0
  403788:	2040c734 	.word	0x2040c734

0040378c <xTaskCheckForTimeOut>:
{
  40378c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  40378e:	b1c0      	cbz	r0, 4037c2 <xTaskCheckForTimeOut+0x36>
  403790:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  403792:	b309      	cbz	r1, 4037d8 <xTaskCheckForTimeOut+0x4c>
  403794:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  403796:	4b1d      	ldr	r3, [pc, #116]	; (40380c <xTaskCheckForTimeOut+0x80>)
  403798:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  40379a:	4b1d      	ldr	r3, [pc, #116]	; (403810 <xTaskCheckForTimeOut+0x84>)
  40379c:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  40379e:	682b      	ldr	r3, [r5, #0]
  4037a0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4037a4:	d02e      	beq.n	403804 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4037a6:	491b      	ldr	r1, [pc, #108]	; (403814 <xTaskCheckForTimeOut+0x88>)
  4037a8:	6809      	ldr	r1, [r1, #0]
  4037aa:	6820      	ldr	r0, [r4, #0]
  4037ac:	4288      	cmp	r0, r1
  4037ae:	d002      	beq.n	4037b6 <xTaskCheckForTimeOut+0x2a>
  4037b0:	6861      	ldr	r1, [r4, #4]
  4037b2:	428a      	cmp	r2, r1
  4037b4:	d228      	bcs.n	403808 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  4037b6:	6861      	ldr	r1, [r4, #4]
  4037b8:	1a50      	subs	r0, r2, r1
  4037ba:	4283      	cmp	r3, r0
  4037bc:	d817      	bhi.n	4037ee <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  4037be:	2401      	movs	r4, #1
  4037c0:	e01c      	b.n	4037fc <xTaskCheckForTimeOut+0x70>
  4037c2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4037c6:	b672      	cpsid	i
  4037c8:	f383 8811 	msr	BASEPRI, r3
  4037cc:	f3bf 8f6f 	isb	sy
  4037d0:	f3bf 8f4f 	dsb	sy
  4037d4:	b662      	cpsie	i
  4037d6:	e7fe      	b.n	4037d6 <xTaskCheckForTimeOut+0x4a>
  4037d8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4037dc:	b672      	cpsid	i
  4037de:	f383 8811 	msr	BASEPRI, r3
  4037e2:	f3bf 8f6f 	isb	sy
  4037e6:	f3bf 8f4f 	dsb	sy
  4037ea:	b662      	cpsie	i
  4037ec:	e7fe      	b.n	4037ec <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  4037ee:	1a9b      	subs	r3, r3, r2
  4037f0:	440b      	add	r3, r1
  4037f2:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4037f4:	4620      	mov	r0, r4
  4037f6:	4b08      	ldr	r3, [pc, #32]	; (403818 <xTaskCheckForTimeOut+0x8c>)
  4037f8:	4798      	blx	r3
			xReturn = pdFALSE;
  4037fa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4037fc:	4b07      	ldr	r3, [pc, #28]	; (40381c <xTaskCheckForTimeOut+0x90>)
  4037fe:	4798      	blx	r3
}
  403800:	4620      	mov	r0, r4
  403802:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  403804:	2400      	movs	r4, #0
  403806:	e7f9      	b.n	4037fc <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  403808:	2401      	movs	r4, #1
  40380a:	e7f7      	b.n	4037fc <xTaskCheckForTimeOut+0x70>
  40380c:	00402209 	.word	0x00402209
  403810:	2040c734 	.word	0x2040c734
  403814:	2040c6f0 	.word	0x2040c6f0
  403818:	0040375d 	.word	0x0040375d
  40381c:	00402255 	.word	0x00402255

00403820 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  403820:	2201      	movs	r2, #1
  403822:	4b01      	ldr	r3, [pc, #4]	; (403828 <vTaskMissedYield+0x8>)
  403824:	601a      	str	r2, [r3, #0]
  403826:	4770      	bx	lr
  403828:	2040c738 	.word	0x2040c738

0040382c <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  40382c:	4b05      	ldr	r3, [pc, #20]	; (403844 <xTaskGetSchedulerState+0x18>)
  40382e:	681b      	ldr	r3, [r3, #0]
  403830:	b133      	cbz	r3, 403840 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403832:	4b05      	ldr	r3, [pc, #20]	; (403848 <xTaskGetSchedulerState+0x1c>)
  403834:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  403836:	2b00      	cmp	r3, #0
  403838:	bf0c      	ite	eq
  40383a:	2002      	moveq	r0, #2
  40383c:	2000      	movne	r0, #0
  40383e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  403840:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  403842:	4770      	bx	lr
  403844:	2040c708 	.word	0x2040c708
  403848:	2040c6b4 	.word	0x2040c6b4

0040384c <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  40384c:	2800      	cmp	r0, #0
  40384e:	d044      	beq.n	4038da <vTaskPriorityInherit+0x8e>
	{
  403850:	b538      	push	{r3, r4, r5, lr}
  403852:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  403854:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  403856:	4921      	ldr	r1, [pc, #132]	; (4038dc <vTaskPriorityInherit+0x90>)
  403858:	6809      	ldr	r1, [r1, #0]
  40385a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40385c:	428a      	cmp	r2, r1
  40385e:	d214      	bcs.n	40388a <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  403860:	6981      	ldr	r1, [r0, #24]
  403862:	2900      	cmp	r1, #0
  403864:	db05      	blt.n	403872 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403866:	491d      	ldr	r1, [pc, #116]	; (4038dc <vTaskPriorityInherit+0x90>)
  403868:	6809      	ldr	r1, [r1, #0]
  40386a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40386c:	f1c1 0105 	rsb	r1, r1, #5
  403870:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  403872:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  403876:	491a      	ldr	r1, [pc, #104]	; (4038e0 <vTaskPriorityInherit+0x94>)
  403878:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  40387c:	6961      	ldr	r1, [r4, #20]
  40387e:	4291      	cmp	r1, r2
  403880:	d004      	beq.n	40388c <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403882:	4a16      	ldr	r2, [pc, #88]	; (4038dc <vTaskPriorityInherit+0x90>)
  403884:	6812      	ldr	r2, [r2, #0]
  403886:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  403888:	62e2      	str	r2, [r4, #44]	; 0x2c
  40388a:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40388c:	1d25      	adds	r5, r4, #4
  40388e:	4628      	mov	r0, r5
  403890:	4b14      	ldr	r3, [pc, #80]	; (4038e4 <vTaskPriorityInherit+0x98>)
  403892:	4798      	blx	r3
  403894:	b970      	cbnz	r0, 4038b4 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  403896:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403898:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40389c:	4a10      	ldr	r2, [pc, #64]	; (4038e0 <vTaskPriorityInherit+0x94>)
  40389e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4038a2:	b93a      	cbnz	r2, 4038b4 <vTaskPriorityInherit+0x68>
  4038a4:	4810      	ldr	r0, [pc, #64]	; (4038e8 <vTaskPriorityInherit+0x9c>)
  4038a6:	6802      	ldr	r2, [r0, #0]
  4038a8:	2101      	movs	r1, #1
  4038aa:	fa01 f303 	lsl.w	r3, r1, r3
  4038ae:	ea22 0303 	bic.w	r3, r2, r3
  4038b2:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4038b4:	4b09      	ldr	r3, [pc, #36]	; (4038dc <vTaskPriorityInherit+0x90>)
  4038b6:	681b      	ldr	r3, [r3, #0]
  4038b8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  4038ba:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4038bc:	4a0a      	ldr	r2, [pc, #40]	; (4038e8 <vTaskPriorityInherit+0x9c>)
  4038be:	6811      	ldr	r1, [r2, #0]
  4038c0:	2301      	movs	r3, #1
  4038c2:	4083      	lsls	r3, r0
  4038c4:	430b      	orrs	r3, r1
  4038c6:	6013      	str	r3, [r2, #0]
  4038c8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4038cc:	4629      	mov	r1, r5
  4038ce:	4b04      	ldr	r3, [pc, #16]	; (4038e0 <vTaskPriorityInherit+0x94>)
  4038d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4038d4:	4b05      	ldr	r3, [pc, #20]	; (4038ec <vTaskPriorityInherit+0xa0>)
  4038d6:	4798      	blx	r3
  4038d8:	bd38      	pop	{r3, r4, r5, pc}
  4038da:	4770      	bx	lr
  4038dc:	2040c63c 	.word	0x2040c63c
  4038e0:	2040c648 	.word	0x2040c648
  4038e4:	00402125 	.word	0x00402125
  4038e8:	2040c6c0 	.word	0x2040c6c0
  4038ec:	004020d9 	.word	0x004020d9

004038f0 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  4038f0:	2800      	cmp	r0, #0
  4038f2:	d04d      	beq.n	403990 <xTaskPriorityDisinherit+0xa0>
	{
  4038f4:	b538      	push	{r3, r4, r5, lr}
  4038f6:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  4038f8:	4a27      	ldr	r2, [pc, #156]	; (403998 <xTaskPriorityDisinherit+0xa8>)
  4038fa:	6812      	ldr	r2, [r2, #0]
  4038fc:	4290      	cmp	r0, r2
  4038fe:	d00a      	beq.n	403916 <xTaskPriorityDisinherit+0x26>
  403900:	f04f 0380 	mov.w	r3, #128	; 0x80
  403904:	b672      	cpsid	i
  403906:	f383 8811 	msr	BASEPRI, r3
  40390a:	f3bf 8f6f 	isb	sy
  40390e:	f3bf 8f4f 	dsb	sy
  403912:	b662      	cpsie	i
  403914:	e7fe      	b.n	403914 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  403916:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  403918:	b952      	cbnz	r2, 403930 <xTaskPriorityDisinherit+0x40>
  40391a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40391e:	b672      	cpsid	i
  403920:	f383 8811 	msr	BASEPRI, r3
  403924:	f3bf 8f6f 	isb	sy
  403928:	f3bf 8f4f 	dsb	sy
  40392c:	b662      	cpsie	i
  40392e:	e7fe      	b.n	40392e <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  403930:	3a01      	subs	r2, #1
  403932:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  403934:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  403936:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  403938:	4288      	cmp	r0, r1
  40393a:	d02b      	beq.n	403994 <xTaskPriorityDisinherit+0xa4>
  40393c:	bb52      	cbnz	r2, 403994 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40393e:	1d25      	adds	r5, r4, #4
  403940:	4628      	mov	r0, r5
  403942:	4b16      	ldr	r3, [pc, #88]	; (40399c <xTaskPriorityDisinherit+0xac>)
  403944:	4798      	blx	r3
  403946:	b968      	cbnz	r0, 403964 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  403948:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  40394a:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40394e:	4b14      	ldr	r3, [pc, #80]	; (4039a0 <xTaskPriorityDisinherit+0xb0>)
  403950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403954:	b933      	cbnz	r3, 403964 <xTaskPriorityDisinherit+0x74>
  403956:	4813      	ldr	r0, [pc, #76]	; (4039a4 <xTaskPriorityDisinherit+0xb4>)
  403958:	6803      	ldr	r3, [r0, #0]
  40395a:	2201      	movs	r2, #1
  40395c:	408a      	lsls	r2, r1
  40395e:	ea23 0302 	bic.w	r3, r3, r2
  403962:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  403964:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  403966:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403968:	f1c0 0305 	rsb	r3, r0, #5
  40396c:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  40396e:	4a0d      	ldr	r2, [pc, #52]	; (4039a4 <xTaskPriorityDisinherit+0xb4>)
  403970:	6811      	ldr	r1, [r2, #0]
  403972:	2401      	movs	r4, #1
  403974:	fa04 f300 	lsl.w	r3, r4, r0
  403978:	430b      	orrs	r3, r1
  40397a:	6013      	str	r3, [r2, #0]
  40397c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403980:	4629      	mov	r1, r5
  403982:	4b07      	ldr	r3, [pc, #28]	; (4039a0 <xTaskPriorityDisinherit+0xb0>)
  403984:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403988:	4b07      	ldr	r3, [pc, #28]	; (4039a8 <xTaskPriorityDisinherit+0xb8>)
  40398a:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  40398c:	4620      	mov	r0, r4
  40398e:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  403990:	2000      	movs	r0, #0
  403992:	4770      	bx	lr
  403994:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  403996:	bd38      	pop	{r3, r4, r5, pc}
  403998:	2040c63c 	.word	0x2040c63c
  40399c:	00402125 	.word	0x00402125
  4039a0:	2040c648 	.word	0x2040c648
  4039a4:	2040c6c0 	.word	0x2040c6c0
  4039a8:	004020d9 	.word	0x004020d9

004039ac <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  4039ac:	4b05      	ldr	r3, [pc, #20]	; (4039c4 <pvTaskIncrementMutexHeldCount+0x18>)
  4039ae:	681b      	ldr	r3, [r3, #0]
  4039b0:	b123      	cbz	r3, 4039bc <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  4039b2:	4b04      	ldr	r3, [pc, #16]	; (4039c4 <pvTaskIncrementMutexHeldCount+0x18>)
  4039b4:	681a      	ldr	r2, [r3, #0]
  4039b6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  4039b8:	3301      	adds	r3, #1
  4039ba:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  4039bc:	4b01      	ldr	r3, [pc, #4]	; (4039c4 <pvTaskIncrementMutexHeldCount+0x18>)
  4039be:	6818      	ldr	r0, [r3, #0]
	}
  4039c0:	4770      	bx	lr
  4039c2:	bf00      	nop
  4039c4:	2040c63c 	.word	0x2040c63c

004039c8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  4039c8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4039ca:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4039cc:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  4039ce:	4291      	cmp	r1, r2
  4039d0:	d80c      	bhi.n	4039ec <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  4039d2:	1ad2      	subs	r2, r2, r3
  4039d4:	6983      	ldr	r3, [r0, #24]
  4039d6:	429a      	cmp	r2, r3
  4039d8:	d301      	bcc.n	4039de <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  4039da:	2001      	movs	r0, #1
  4039dc:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4039de:	1d01      	adds	r1, r0, #4
  4039e0:	4b09      	ldr	r3, [pc, #36]	; (403a08 <prvInsertTimerInActiveList+0x40>)
  4039e2:	6818      	ldr	r0, [r3, #0]
  4039e4:	4b09      	ldr	r3, [pc, #36]	; (403a0c <prvInsertTimerInActiveList+0x44>)
  4039e6:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4039e8:	2000      	movs	r0, #0
  4039ea:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  4039ec:	429a      	cmp	r2, r3
  4039ee:	d203      	bcs.n	4039f8 <prvInsertTimerInActiveList+0x30>
  4039f0:	4299      	cmp	r1, r3
  4039f2:	d301      	bcc.n	4039f8 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4039f4:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  4039f6:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4039f8:	1d01      	adds	r1, r0, #4
  4039fa:	4b05      	ldr	r3, [pc, #20]	; (403a10 <prvInsertTimerInActiveList+0x48>)
  4039fc:	6818      	ldr	r0, [r3, #0]
  4039fe:	4b03      	ldr	r3, [pc, #12]	; (403a0c <prvInsertTimerInActiveList+0x44>)
  403a00:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403a02:	2000      	movs	r0, #0
  403a04:	bd08      	pop	{r3, pc}
  403a06:	bf00      	nop
  403a08:	2040c740 	.word	0x2040c740
  403a0c:	004020f1 	.word	0x004020f1
  403a10:	2040c73c 	.word	0x2040c73c

00403a14 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  403a14:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  403a16:	4b15      	ldr	r3, [pc, #84]	; (403a6c <prvCheckForValidListAndQueue+0x58>)
  403a18:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  403a1a:	4b15      	ldr	r3, [pc, #84]	; (403a70 <prvCheckForValidListAndQueue+0x5c>)
  403a1c:	681b      	ldr	r3, [r3, #0]
  403a1e:	b113      	cbz	r3, 403a26 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  403a20:	4b14      	ldr	r3, [pc, #80]	; (403a74 <prvCheckForValidListAndQueue+0x60>)
  403a22:	4798      	blx	r3
  403a24:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  403a26:	4d14      	ldr	r5, [pc, #80]	; (403a78 <prvCheckForValidListAndQueue+0x64>)
  403a28:	4628      	mov	r0, r5
  403a2a:	4e14      	ldr	r6, [pc, #80]	; (403a7c <prvCheckForValidListAndQueue+0x68>)
  403a2c:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  403a2e:	4c14      	ldr	r4, [pc, #80]	; (403a80 <prvCheckForValidListAndQueue+0x6c>)
  403a30:	4620      	mov	r0, r4
  403a32:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  403a34:	4b13      	ldr	r3, [pc, #76]	; (403a84 <prvCheckForValidListAndQueue+0x70>)
  403a36:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  403a38:	4b13      	ldr	r3, [pc, #76]	; (403a88 <prvCheckForValidListAndQueue+0x74>)
  403a3a:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  403a3c:	2200      	movs	r2, #0
  403a3e:	2110      	movs	r1, #16
  403a40:	2005      	movs	r0, #5
  403a42:	4b12      	ldr	r3, [pc, #72]	; (403a8c <prvCheckForValidListAndQueue+0x78>)
  403a44:	4798      	blx	r3
  403a46:	4b0a      	ldr	r3, [pc, #40]	; (403a70 <prvCheckForValidListAndQueue+0x5c>)
  403a48:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  403a4a:	b118      	cbz	r0, 403a54 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  403a4c:	4910      	ldr	r1, [pc, #64]	; (403a90 <prvCheckForValidListAndQueue+0x7c>)
  403a4e:	4b11      	ldr	r3, [pc, #68]	; (403a94 <prvCheckForValidListAndQueue+0x80>)
  403a50:	4798      	blx	r3
  403a52:	e7e5      	b.n	403a20 <prvCheckForValidListAndQueue+0xc>
  403a54:	f04f 0380 	mov.w	r3, #128	; 0x80
  403a58:	b672      	cpsid	i
  403a5a:	f383 8811 	msr	BASEPRI, r3
  403a5e:	f3bf 8f6f 	isb	sy
  403a62:	f3bf 8f4f 	dsb	sy
  403a66:	b662      	cpsie	i
  403a68:	e7fe      	b.n	403a68 <prvCheckForValidListAndQueue+0x54>
  403a6a:	bf00      	nop
  403a6c:	00402209 	.word	0x00402209
  403a70:	2040c770 	.word	0x2040c770
  403a74:	00402255 	.word	0x00402255
  403a78:	2040c744 	.word	0x2040c744
  403a7c:	004020bd 	.word	0x004020bd
  403a80:	2040c758 	.word	0x2040c758
  403a84:	2040c73c 	.word	0x2040c73c
  403a88:	2040c740 	.word	0x2040c740
  403a8c:	00402761 	.word	0x00402761
  403a90:	0040abf0 	.word	0x0040abf0
  403a94:	00402d71 	.word	0x00402d71

00403a98 <xTimerCreateTimerTask>:
{
  403a98:	b510      	push	{r4, lr}
  403a9a:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  403a9c:	4b0f      	ldr	r3, [pc, #60]	; (403adc <xTimerCreateTimerTask+0x44>)
  403a9e:	4798      	blx	r3
	if( xTimerQueue != NULL )
  403aa0:	4b0f      	ldr	r3, [pc, #60]	; (403ae0 <xTimerCreateTimerTask+0x48>)
  403aa2:	681b      	ldr	r3, [r3, #0]
  403aa4:	b173      	cbz	r3, 403ac4 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  403aa6:	2300      	movs	r3, #0
  403aa8:	9303      	str	r3, [sp, #12]
  403aaa:	9302      	str	r3, [sp, #8]
  403aac:	9301      	str	r3, [sp, #4]
  403aae:	2204      	movs	r2, #4
  403ab0:	9200      	str	r2, [sp, #0]
  403ab2:	f44f 7282 	mov.w	r2, #260	; 0x104
  403ab6:	490b      	ldr	r1, [pc, #44]	; (403ae4 <xTimerCreateTimerTask+0x4c>)
  403ab8:	480b      	ldr	r0, [pc, #44]	; (403ae8 <xTimerCreateTimerTask+0x50>)
  403aba:	4c0c      	ldr	r4, [pc, #48]	; (403aec <xTimerCreateTimerTask+0x54>)
  403abc:	47a0      	blx	r4
	configASSERT( xReturn );
  403abe:	b108      	cbz	r0, 403ac4 <xTimerCreateTimerTask+0x2c>
}
  403ac0:	b004      	add	sp, #16
  403ac2:	bd10      	pop	{r4, pc}
  403ac4:	f04f 0380 	mov.w	r3, #128	; 0x80
  403ac8:	b672      	cpsid	i
  403aca:	f383 8811 	msr	BASEPRI, r3
  403ace:	f3bf 8f6f 	isb	sy
  403ad2:	f3bf 8f4f 	dsb	sy
  403ad6:	b662      	cpsie	i
  403ad8:	e7fe      	b.n	403ad8 <xTimerCreateTimerTask+0x40>
  403ada:	bf00      	nop
  403adc:	00403a15 	.word	0x00403a15
  403ae0:	2040c770 	.word	0x2040c770
  403ae4:	0040abf8 	.word	0x0040abf8
  403ae8:	00403c19 	.word	0x00403c19
  403aec:	00402e81 	.word	0x00402e81

00403af0 <xTimerGenericCommand>:
	configASSERT( xTimer );
  403af0:	b1d8      	cbz	r0, 403b2a <xTimerGenericCommand+0x3a>
{
  403af2:	b530      	push	{r4, r5, lr}
  403af4:	b085      	sub	sp, #20
  403af6:	4615      	mov	r5, r2
  403af8:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  403afa:	4a15      	ldr	r2, [pc, #84]	; (403b50 <xTimerGenericCommand+0x60>)
  403afc:	6810      	ldr	r0, [r2, #0]
  403afe:	b320      	cbz	r0, 403b4a <xTimerGenericCommand+0x5a>
  403b00:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  403b02:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  403b04:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  403b06:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  403b08:	2905      	cmp	r1, #5
  403b0a:	dc19      	bgt.n	403b40 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403b0c:	4b11      	ldr	r3, [pc, #68]	; (403b54 <xTimerGenericCommand+0x64>)
  403b0e:	4798      	blx	r3
  403b10:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  403b12:	f04f 0300 	mov.w	r3, #0
  403b16:	bf0c      	ite	eq
  403b18:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403b1a:	461a      	movne	r2, r3
  403b1c:	4669      	mov	r1, sp
  403b1e:	480c      	ldr	r0, [pc, #48]	; (403b50 <xTimerGenericCommand+0x60>)
  403b20:	6800      	ldr	r0, [r0, #0]
  403b22:	4c0d      	ldr	r4, [pc, #52]	; (403b58 <xTimerGenericCommand+0x68>)
  403b24:	47a0      	blx	r4
}
  403b26:	b005      	add	sp, #20
  403b28:	bd30      	pop	{r4, r5, pc}
  403b2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  403b2e:	b672      	cpsid	i
  403b30:	f383 8811 	msr	BASEPRI, r3
  403b34:	f3bf 8f6f 	isb	sy
  403b38:	f3bf 8f4f 	dsb	sy
  403b3c:	b662      	cpsie	i
  403b3e:	e7fe      	b.n	403b3e <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403b40:	2300      	movs	r3, #0
  403b42:	4669      	mov	r1, sp
  403b44:	4c05      	ldr	r4, [pc, #20]	; (403b5c <xTimerGenericCommand+0x6c>)
  403b46:	47a0      	blx	r4
  403b48:	e7ed      	b.n	403b26 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  403b4a:	2000      	movs	r0, #0
	return xReturn;
  403b4c:	e7eb      	b.n	403b26 <xTimerGenericCommand+0x36>
  403b4e:	bf00      	nop
  403b50:	2040c770 	.word	0x2040c770
  403b54:	0040382d 	.word	0x0040382d
  403b58:	004027dd 	.word	0x004027dd
  403b5c:	004029c1 	.word	0x004029c1

00403b60 <prvSampleTimeNow>:
{
  403b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403b64:	b082      	sub	sp, #8
  403b66:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  403b68:	4b24      	ldr	r3, [pc, #144]	; (403bfc <prvSampleTimeNow+0x9c>)
  403b6a:	4798      	blx	r3
  403b6c:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  403b6e:	4b24      	ldr	r3, [pc, #144]	; (403c00 <prvSampleTimeNow+0xa0>)
  403b70:	681b      	ldr	r3, [r3, #0]
  403b72:	4298      	cmp	r0, r3
  403b74:	d31b      	bcc.n	403bae <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  403b76:	2300      	movs	r3, #0
  403b78:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  403b7c:	4b20      	ldr	r3, [pc, #128]	; (403c00 <prvSampleTimeNow+0xa0>)
  403b7e:	601f      	str	r7, [r3, #0]
}
  403b80:	4638      	mov	r0, r7
  403b82:	b002      	add	sp, #8
  403b84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403b88:	2100      	movs	r1, #0
  403b8a:	9100      	str	r1, [sp, #0]
  403b8c:	460b      	mov	r3, r1
  403b8e:	4652      	mov	r2, sl
  403b90:	4620      	mov	r0, r4
  403b92:	4c1c      	ldr	r4, [pc, #112]	; (403c04 <prvSampleTimeNow+0xa4>)
  403b94:	47a0      	blx	r4
				configASSERT( xResult );
  403b96:	b960      	cbnz	r0, 403bb2 <prvSampleTimeNow+0x52>
  403b98:	f04f 0380 	mov.w	r3, #128	; 0x80
  403b9c:	b672      	cpsid	i
  403b9e:	f383 8811 	msr	BASEPRI, r3
  403ba2:	f3bf 8f6f 	isb	sy
  403ba6:	f3bf 8f4f 	dsb	sy
  403baa:	b662      	cpsie	i
  403bac:	e7fe      	b.n	403bac <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403bae:	4d16      	ldr	r5, [pc, #88]	; (403c08 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403bb0:	4e16      	ldr	r6, [pc, #88]	; (403c0c <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403bb2:	682b      	ldr	r3, [r5, #0]
  403bb4:	681a      	ldr	r2, [r3, #0]
  403bb6:	b1c2      	cbz	r2, 403bea <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403bb8:	68db      	ldr	r3, [r3, #12]
  403bba:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403bbe:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403bc0:	f104 0904 	add.w	r9, r4, #4
  403bc4:	4648      	mov	r0, r9
  403bc6:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403bc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403bca:	4620      	mov	r0, r4
  403bcc:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403bce:	69e3      	ldr	r3, [r4, #28]
  403bd0:	2b01      	cmp	r3, #1
  403bd2:	d1ee      	bne.n	403bb2 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403bd4:	69a3      	ldr	r3, [r4, #24]
  403bd6:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403bd8:	459a      	cmp	sl, r3
  403bda:	d2d5      	bcs.n	403b88 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403bdc:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403bde:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403be0:	4649      	mov	r1, r9
  403be2:	6828      	ldr	r0, [r5, #0]
  403be4:	4b0a      	ldr	r3, [pc, #40]	; (403c10 <prvSampleTimeNow+0xb0>)
  403be6:	4798      	blx	r3
  403be8:	e7e3      	b.n	403bb2 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  403bea:	4a0a      	ldr	r2, [pc, #40]	; (403c14 <prvSampleTimeNow+0xb4>)
  403bec:	6810      	ldr	r0, [r2, #0]
  403bee:	4906      	ldr	r1, [pc, #24]	; (403c08 <prvSampleTimeNow+0xa8>)
  403bf0:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  403bf2:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  403bf4:	2301      	movs	r3, #1
  403bf6:	f8c8 3000 	str.w	r3, [r8]
  403bfa:	e7bf      	b.n	403b7c <prvSampleTimeNow+0x1c>
  403bfc:	00403151 	.word	0x00403151
  403c00:	2040c76c 	.word	0x2040c76c
  403c04:	00403af1 	.word	0x00403af1
  403c08:	2040c73c 	.word	0x2040c73c
  403c0c:	00402125 	.word	0x00402125
  403c10:	004020f1 	.word	0x004020f1
  403c14:	2040c740 	.word	0x2040c740

00403c18 <prvTimerTask>:
{
  403c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403c1c:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403c1e:	4e75      	ldr	r6, [pc, #468]	; (403df4 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  403c20:	4f75      	ldr	r7, [pc, #468]	; (403df8 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  403c22:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 403e20 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403c26:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 403e24 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403c2a:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  403c2c:	681a      	ldr	r2, [r3, #0]
  403c2e:	2a00      	cmp	r2, #0
  403c30:	f000 80ce 	beq.w	403dd0 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403c34:	68db      	ldr	r3, [r3, #12]
  403c36:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  403c38:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403c3a:	a804      	add	r0, sp, #16
  403c3c:	4b6f      	ldr	r3, [pc, #444]	; (403dfc <prvTimerTask+0x1e4>)
  403c3e:	4798      	blx	r3
  403c40:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403c42:	9b04      	ldr	r3, [sp, #16]
  403c44:	2b00      	cmp	r3, #0
  403c46:	d144      	bne.n	403cd2 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403c48:	42a0      	cmp	r0, r4
  403c4a:	d212      	bcs.n	403c72 <prvTimerTask+0x5a>
  403c4c:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  403c4e:	1b61      	subs	r1, r4, r5
  403c50:	4b6b      	ldr	r3, [pc, #428]	; (403e00 <prvTimerTask+0x1e8>)
  403c52:	6818      	ldr	r0, [r3, #0]
  403c54:	4b6b      	ldr	r3, [pc, #428]	; (403e04 <prvTimerTask+0x1ec>)
  403c56:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403c58:	4b6b      	ldr	r3, [pc, #428]	; (403e08 <prvTimerTask+0x1f0>)
  403c5a:	4798      	blx	r3
  403c5c:	2800      	cmp	r0, #0
  403c5e:	d13a      	bne.n	403cd6 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  403c60:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403c64:	f8c9 3000 	str.w	r3, [r9]
  403c68:	f3bf 8f4f 	dsb	sy
  403c6c:	f3bf 8f6f 	isb	sy
  403c70:	e031      	b.n	403cd6 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  403c72:	4b65      	ldr	r3, [pc, #404]	; (403e08 <prvTimerTask+0x1f0>)
  403c74:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403c76:	6833      	ldr	r3, [r6, #0]
  403c78:	68db      	ldr	r3, [r3, #12]
  403c7a:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403c7e:	f10a 0004 	add.w	r0, sl, #4
  403c82:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403c84:	f8da 301c 	ldr.w	r3, [sl, #28]
  403c88:	2b01      	cmp	r3, #1
  403c8a:	d004      	beq.n	403c96 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403c8c:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403c90:	4650      	mov	r0, sl
  403c92:	4798      	blx	r3
  403c94:	e01f      	b.n	403cd6 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403c96:	f8da 1018 	ldr.w	r1, [sl, #24]
  403c9a:	4623      	mov	r3, r4
  403c9c:	462a      	mov	r2, r5
  403c9e:	4421      	add	r1, r4
  403ca0:	4650      	mov	r0, sl
  403ca2:	4d5a      	ldr	r5, [pc, #360]	; (403e0c <prvTimerTask+0x1f4>)
  403ca4:	47a8      	blx	r5
  403ca6:	2801      	cmp	r0, #1
  403ca8:	d1f0      	bne.n	403c8c <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403caa:	2100      	movs	r1, #0
  403cac:	9100      	str	r1, [sp, #0]
  403cae:	460b      	mov	r3, r1
  403cb0:	4622      	mov	r2, r4
  403cb2:	4650      	mov	r0, sl
  403cb4:	4c56      	ldr	r4, [pc, #344]	; (403e10 <prvTimerTask+0x1f8>)
  403cb6:	47a0      	blx	r4
			configASSERT( xResult );
  403cb8:	2800      	cmp	r0, #0
  403cba:	d1e7      	bne.n	403c8c <prvTimerTask+0x74>
  403cbc:	f04f 0380 	mov.w	r3, #128	; 0x80
  403cc0:	b672      	cpsid	i
  403cc2:	f383 8811 	msr	BASEPRI, r3
  403cc6:	f3bf 8f6f 	isb	sy
  403cca:	f3bf 8f4f 	dsb	sy
  403cce:	b662      	cpsie	i
  403cd0:	e7fe      	b.n	403cd0 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  403cd2:	4b4d      	ldr	r3, [pc, #308]	; (403e08 <prvTimerTask+0x1f0>)
  403cd4:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403cd6:	4d4a      	ldr	r5, [pc, #296]	; (403e00 <prvTimerTask+0x1e8>)
  403cd8:	4c4e      	ldr	r4, [pc, #312]	; (403e14 <prvTimerTask+0x1fc>)
  403cda:	e006      	b.n	403cea <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403cdc:	9907      	ldr	r1, [sp, #28]
  403cde:	9806      	ldr	r0, [sp, #24]
  403ce0:	9b05      	ldr	r3, [sp, #20]
  403ce2:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403ce4:	9b04      	ldr	r3, [sp, #16]
  403ce6:	2b00      	cmp	r3, #0
  403ce8:	da09      	bge.n	403cfe <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403cea:	2300      	movs	r3, #0
  403cec:	461a      	mov	r2, r3
  403cee:	a904      	add	r1, sp, #16
  403cf0:	6828      	ldr	r0, [r5, #0]
  403cf2:	47a0      	blx	r4
  403cf4:	2800      	cmp	r0, #0
  403cf6:	d098      	beq.n	403c2a <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403cf8:	9b04      	ldr	r3, [sp, #16]
  403cfa:	2b00      	cmp	r3, #0
  403cfc:	dbee      	blt.n	403cdc <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  403cfe:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403d02:	f8da 3014 	ldr.w	r3, [sl, #20]
  403d06:	b113      	cbz	r3, 403d0e <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403d08:	f10a 0004 	add.w	r0, sl, #4
  403d0c:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403d0e:	a803      	add	r0, sp, #12
  403d10:	4b3a      	ldr	r3, [pc, #232]	; (403dfc <prvTimerTask+0x1e4>)
  403d12:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403d14:	9b04      	ldr	r3, [sp, #16]
  403d16:	2b09      	cmp	r3, #9
  403d18:	d8e7      	bhi.n	403cea <prvTimerTask+0xd2>
  403d1a:	a201      	add	r2, pc, #4	; (adr r2, 403d20 <prvTimerTask+0x108>)
  403d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403d20:	00403d49 	.word	0x00403d49
  403d24:	00403d49 	.word	0x00403d49
  403d28:	00403d49 	.word	0x00403d49
  403d2c:	00403ceb 	.word	0x00403ceb
  403d30:	00403d9d 	.word	0x00403d9d
  403d34:	00403dc9 	.word	0x00403dc9
  403d38:	00403d49 	.word	0x00403d49
  403d3c:	00403d49 	.word	0x00403d49
  403d40:	00403ceb 	.word	0x00403ceb
  403d44:	00403d9d 	.word	0x00403d9d
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403d48:	9c05      	ldr	r4, [sp, #20]
  403d4a:	f8da 1018 	ldr.w	r1, [sl, #24]
  403d4e:	4623      	mov	r3, r4
  403d50:	4602      	mov	r2, r0
  403d52:	4421      	add	r1, r4
  403d54:	4650      	mov	r0, sl
  403d56:	4c2d      	ldr	r4, [pc, #180]	; (403e0c <prvTimerTask+0x1f4>)
  403d58:	47a0      	blx	r4
  403d5a:	2801      	cmp	r0, #1
  403d5c:	d1bc      	bne.n	403cd8 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403d5e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403d62:	4650      	mov	r0, sl
  403d64:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403d66:	f8da 301c 	ldr.w	r3, [sl, #28]
  403d6a:	2b01      	cmp	r3, #1
  403d6c:	d1b4      	bne.n	403cd8 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403d6e:	f8da 2018 	ldr.w	r2, [sl, #24]
  403d72:	2100      	movs	r1, #0
  403d74:	9100      	str	r1, [sp, #0]
  403d76:	460b      	mov	r3, r1
  403d78:	9805      	ldr	r0, [sp, #20]
  403d7a:	4402      	add	r2, r0
  403d7c:	4650      	mov	r0, sl
  403d7e:	4c24      	ldr	r4, [pc, #144]	; (403e10 <prvTimerTask+0x1f8>)
  403d80:	47a0      	blx	r4
							configASSERT( xResult );
  403d82:	2800      	cmp	r0, #0
  403d84:	d1a8      	bne.n	403cd8 <prvTimerTask+0xc0>
  403d86:	f04f 0380 	mov.w	r3, #128	; 0x80
  403d8a:	b672      	cpsid	i
  403d8c:	f383 8811 	msr	BASEPRI, r3
  403d90:	f3bf 8f6f 	isb	sy
  403d94:	f3bf 8f4f 	dsb	sy
  403d98:	b662      	cpsie	i
  403d9a:	e7fe      	b.n	403d9a <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403d9c:	9905      	ldr	r1, [sp, #20]
  403d9e:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403da2:	b131      	cbz	r1, 403db2 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403da4:	4603      	mov	r3, r0
  403da6:	4602      	mov	r2, r0
  403da8:	4401      	add	r1, r0
  403daa:	4650      	mov	r0, sl
  403dac:	4c17      	ldr	r4, [pc, #92]	; (403e0c <prvTimerTask+0x1f4>)
  403dae:	47a0      	blx	r4
  403db0:	e792      	b.n	403cd8 <prvTimerTask+0xc0>
  403db2:	f04f 0380 	mov.w	r3, #128	; 0x80
  403db6:	b672      	cpsid	i
  403db8:	f383 8811 	msr	BASEPRI, r3
  403dbc:	f3bf 8f6f 	isb	sy
  403dc0:	f3bf 8f4f 	dsb	sy
  403dc4:	b662      	cpsie	i
  403dc6:	e7fe      	b.n	403dc6 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403dc8:	4650      	mov	r0, sl
  403dca:	4b13      	ldr	r3, [pc, #76]	; (403e18 <prvTimerTask+0x200>)
  403dcc:	4798      	blx	r3
  403dce:	e783      	b.n	403cd8 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403dd0:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403dd2:	a804      	add	r0, sp, #16
  403dd4:	4b09      	ldr	r3, [pc, #36]	; (403dfc <prvTimerTask+0x1e4>)
  403dd6:	4798      	blx	r3
  403dd8:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403dda:	9b04      	ldr	r3, [sp, #16]
  403ddc:	2b00      	cmp	r3, #0
  403dde:	f47f af78 	bne.w	403cd2 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  403de2:	4b0e      	ldr	r3, [pc, #56]	; (403e1c <prvTimerTask+0x204>)
  403de4:	681b      	ldr	r3, [r3, #0]
  403de6:	681a      	ldr	r2, [r3, #0]
  403de8:	fab2 f282 	clz	r2, r2
  403dec:	0952      	lsrs	r2, r2, #5
  403dee:	2400      	movs	r4, #0
  403df0:	e72d      	b.n	403c4e <prvTimerTask+0x36>
  403df2:	bf00      	nop
  403df4:	2040c73c 	.word	0x2040c73c
  403df8:	00403141 	.word	0x00403141
  403dfc:	00403b61 	.word	0x00403b61
  403e00:	2040c770 	.word	0x2040c770
  403e04:	00402da5 	.word	0x00402da5
  403e08:	004032a9 	.word	0x004032a9
  403e0c:	004039c9 	.word	0x004039c9
  403e10:	00403af1 	.word	0x00403af1
  403e14:	00402ba1 	.word	0x00402ba1
  403e18:	004024d5 	.word	0x004024d5
  403e1c:	2040c740 	.word	0x2040c740
  403e20:	e000ed04 	.word	0xe000ed04
  403e24:	00402125 	.word	0x00402125

00403e28 <but_callback>:
    }
    
    vTaskDelay(300);
  }
}
void but_callback(void){
  403e28:	b510      	push	{r4, lr}
  403e2a:	b082      	sub	sp, #8
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  403e2c:	ac02      	add	r4, sp, #8
  403e2e:	2300      	movs	r3, #0
  403e30:	f844 3d04 	str.w	r3, [r4, #-4]!
	printf("but_callback \n");
  403e34:	4804      	ldr	r0, [pc, #16]	; (403e48 <but_callback+0x20>)
  403e36:	4b05      	ldr	r3, [pc, #20]	; (403e4c <but_callback+0x24>)
  403e38:	4798      	blx	r3
	xSemaphoreGiveFromISR(xSemaphore, &xHigherPriorityTaskWoken);
  403e3a:	4621      	mov	r1, r4
  403e3c:	4b04      	ldr	r3, [pc, #16]	; (403e50 <but_callback+0x28>)
  403e3e:	6818      	ldr	r0, [r3, #0]
  403e40:	4b04      	ldr	r3, [pc, #16]	; (403e54 <but_callback+0x2c>)
  403e42:	4798      	blx	r3
}
  403e44:	b002      	add	sp, #8
  403e46:	bd10      	pop	{r4, pc}
  403e48:	0040ac00 	.word	0x0040ac00
  403e4c:	00404789 	.word	0x00404789
  403e50:	2040c880 	.word	0x2040c880
  403e54:	00402ac1 	.word	0x00402ac1

00403e58 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403e58:	b5f0      	push	{r4, r5, r6, r7, lr}
  403e5a:	b083      	sub	sp, #12
  403e5c:	4605      	mov	r5, r0
  403e5e:	460c      	mov	r4, r1
	uint32_t val = 0;
  403e60:	2300      	movs	r3, #0
  403e62:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403e64:	4b2a      	ldr	r3, [pc, #168]	; (403f10 <usart_serial_getchar+0xb8>)
  403e66:	4298      	cmp	r0, r3
  403e68:	d013      	beq.n	403e92 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403e6a:	4b2a      	ldr	r3, [pc, #168]	; (403f14 <usart_serial_getchar+0xbc>)
  403e6c:	4298      	cmp	r0, r3
  403e6e:	d018      	beq.n	403ea2 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403e70:	4b29      	ldr	r3, [pc, #164]	; (403f18 <usart_serial_getchar+0xc0>)
  403e72:	4298      	cmp	r0, r3
  403e74:	d01d      	beq.n	403eb2 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403e76:	4b29      	ldr	r3, [pc, #164]	; (403f1c <usart_serial_getchar+0xc4>)
  403e78:	429d      	cmp	r5, r3
  403e7a:	d022      	beq.n	403ec2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403e7c:	4b28      	ldr	r3, [pc, #160]	; (403f20 <usart_serial_getchar+0xc8>)
  403e7e:	429d      	cmp	r5, r3
  403e80:	d027      	beq.n	403ed2 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403e82:	4b28      	ldr	r3, [pc, #160]	; (403f24 <usart_serial_getchar+0xcc>)
  403e84:	429d      	cmp	r5, r3
  403e86:	d02e      	beq.n	403ee6 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403e88:	4b27      	ldr	r3, [pc, #156]	; (403f28 <usart_serial_getchar+0xd0>)
  403e8a:	429d      	cmp	r5, r3
  403e8c:	d035      	beq.n	403efa <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403e8e:	b003      	add	sp, #12
  403e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403e92:	461f      	mov	r7, r3
  403e94:	4e25      	ldr	r6, [pc, #148]	; (403f2c <usart_serial_getchar+0xd4>)
  403e96:	4621      	mov	r1, r4
  403e98:	4638      	mov	r0, r7
  403e9a:	47b0      	blx	r6
  403e9c:	2800      	cmp	r0, #0
  403e9e:	d1fa      	bne.n	403e96 <usart_serial_getchar+0x3e>
  403ea0:	e7e9      	b.n	403e76 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403ea2:	461f      	mov	r7, r3
  403ea4:	4e21      	ldr	r6, [pc, #132]	; (403f2c <usart_serial_getchar+0xd4>)
  403ea6:	4621      	mov	r1, r4
  403ea8:	4638      	mov	r0, r7
  403eaa:	47b0      	blx	r6
  403eac:	2800      	cmp	r0, #0
  403eae:	d1fa      	bne.n	403ea6 <usart_serial_getchar+0x4e>
  403eb0:	e7e4      	b.n	403e7c <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403eb2:	461f      	mov	r7, r3
  403eb4:	4e1d      	ldr	r6, [pc, #116]	; (403f2c <usart_serial_getchar+0xd4>)
  403eb6:	4621      	mov	r1, r4
  403eb8:	4638      	mov	r0, r7
  403eba:	47b0      	blx	r6
  403ebc:	2800      	cmp	r0, #0
  403ebe:	d1fa      	bne.n	403eb6 <usart_serial_getchar+0x5e>
  403ec0:	e7df      	b.n	403e82 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403ec2:	461f      	mov	r7, r3
  403ec4:	4e19      	ldr	r6, [pc, #100]	; (403f2c <usart_serial_getchar+0xd4>)
  403ec6:	4621      	mov	r1, r4
  403ec8:	4638      	mov	r0, r7
  403eca:	47b0      	blx	r6
  403ecc:	2800      	cmp	r0, #0
  403ece:	d1fa      	bne.n	403ec6 <usart_serial_getchar+0x6e>
  403ed0:	e7da      	b.n	403e88 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403ed2:	461e      	mov	r6, r3
  403ed4:	4d16      	ldr	r5, [pc, #88]	; (403f30 <usart_serial_getchar+0xd8>)
  403ed6:	a901      	add	r1, sp, #4
  403ed8:	4630      	mov	r0, r6
  403eda:	47a8      	blx	r5
  403edc:	2800      	cmp	r0, #0
  403ede:	d1fa      	bne.n	403ed6 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403ee0:	9b01      	ldr	r3, [sp, #4]
  403ee2:	7023      	strb	r3, [r4, #0]
  403ee4:	e7d3      	b.n	403e8e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403ee6:	461e      	mov	r6, r3
  403ee8:	4d11      	ldr	r5, [pc, #68]	; (403f30 <usart_serial_getchar+0xd8>)
  403eea:	a901      	add	r1, sp, #4
  403eec:	4630      	mov	r0, r6
  403eee:	47a8      	blx	r5
  403ef0:	2800      	cmp	r0, #0
  403ef2:	d1fa      	bne.n	403eea <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403ef4:	9b01      	ldr	r3, [sp, #4]
  403ef6:	7023      	strb	r3, [r4, #0]
  403ef8:	e7c9      	b.n	403e8e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403efa:	461e      	mov	r6, r3
  403efc:	4d0c      	ldr	r5, [pc, #48]	; (403f30 <usart_serial_getchar+0xd8>)
  403efe:	a901      	add	r1, sp, #4
  403f00:	4630      	mov	r0, r6
  403f02:	47a8      	blx	r5
  403f04:	2800      	cmp	r0, #0
  403f06:	d1fa      	bne.n	403efe <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  403f08:	9b01      	ldr	r3, [sp, #4]
  403f0a:	7023      	strb	r3, [r4, #0]
}
  403f0c:	e7bf      	b.n	403e8e <usart_serial_getchar+0x36>
  403f0e:	bf00      	nop
  403f10:	400e0800 	.word	0x400e0800
  403f14:	400e0a00 	.word	0x400e0a00
  403f18:	400e1a00 	.word	0x400e1a00
  403f1c:	400e1c00 	.word	0x400e1c00
  403f20:	40024000 	.word	0x40024000
  403f24:	40028000 	.word	0x40028000
  403f28:	4002c000 	.word	0x4002c000
  403f2c:	00401ce7 	.word	0x00401ce7
  403f30:	00401df3 	.word	0x00401df3

00403f34 <usart_serial_putchar>:
{
  403f34:	b570      	push	{r4, r5, r6, lr}
  403f36:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  403f38:	4b2a      	ldr	r3, [pc, #168]	; (403fe4 <usart_serial_putchar+0xb0>)
  403f3a:	4298      	cmp	r0, r3
  403f3c:	d013      	beq.n	403f66 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  403f3e:	4b2a      	ldr	r3, [pc, #168]	; (403fe8 <usart_serial_putchar+0xb4>)
  403f40:	4298      	cmp	r0, r3
  403f42:	d019      	beq.n	403f78 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  403f44:	4b29      	ldr	r3, [pc, #164]	; (403fec <usart_serial_putchar+0xb8>)
  403f46:	4298      	cmp	r0, r3
  403f48:	d01f      	beq.n	403f8a <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  403f4a:	4b29      	ldr	r3, [pc, #164]	; (403ff0 <usart_serial_putchar+0xbc>)
  403f4c:	4298      	cmp	r0, r3
  403f4e:	d025      	beq.n	403f9c <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403f50:	4b28      	ldr	r3, [pc, #160]	; (403ff4 <usart_serial_putchar+0xc0>)
  403f52:	4298      	cmp	r0, r3
  403f54:	d02b      	beq.n	403fae <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  403f56:	4b28      	ldr	r3, [pc, #160]	; (403ff8 <usart_serial_putchar+0xc4>)
  403f58:	4298      	cmp	r0, r3
  403f5a:	d031      	beq.n	403fc0 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403f5c:	4b27      	ldr	r3, [pc, #156]	; (403ffc <usart_serial_putchar+0xc8>)
  403f5e:	4298      	cmp	r0, r3
  403f60:	d037      	beq.n	403fd2 <usart_serial_putchar+0x9e>
	return 0;
  403f62:	2000      	movs	r0, #0
}
  403f64:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403f66:	461e      	mov	r6, r3
  403f68:	4d25      	ldr	r5, [pc, #148]	; (404000 <usart_serial_putchar+0xcc>)
  403f6a:	4621      	mov	r1, r4
  403f6c:	4630      	mov	r0, r6
  403f6e:	47a8      	blx	r5
  403f70:	2800      	cmp	r0, #0
  403f72:	d1fa      	bne.n	403f6a <usart_serial_putchar+0x36>
		return 1;
  403f74:	2001      	movs	r0, #1
  403f76:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403f78:	461e      	mov	r6, r3
  403f7a:	4d21      	ldr	r5, [pc, #132]	; (404000 <usart_serial_putchar+0xcc>)
  403f7c:	4621      	mov	r1, r4
  403f7e:	4630      	mov	r0, r6
  403f80:	47a8      	blx	r5
  403f82:	2800      	cmp	r0, #0
  403f84:	d1fa      	bne.n	403f7c <usart_serial_putchar+0x48>
		return 1;
  403f86:	2001      	movs	r0, #1
  403f88:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403f8a:	461e      	mov	r6, r3
  403f8c:	4d1c      	ldr	r5, [pc, #112]	; (404000 <usart_serial_putchar+0xcc>)
  403f8e:	4621      	mov	r1, r4
  403f90:	4630      	mov	r0, r6
  403f92:	47a8      	blx	r5
  403f94:	2800      	cmp	r0, #0
  403f96:	d1fa      	bne.n	403f8e <usart_serial_putchar+0x5a>
		return 1;
  403f98:	2001      	movs	r0, #1
  403f9a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403f9c:	461e      	mov	r6, r3
  403f9e:	4d18      	ldr	r5, [pc, #96]	; (404000 <usart_serial_putchar+0xcc>)
  403fa0:	4621      	mov	r1, r4
  403fa2:	4630      	mov	r0, r6
  403fa4:	47a8      	blx	r5
  403fa6:	2800      	cmp	r0, #0
  403fa8:	d1fa      	bne.n	403fa0 <usart_serial_putchar+0x6c>
		return 1;
  403faa:	2001      	movs	r0, #1
  403fac:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403fae:	461e      	mov	r6, r3
  403fb0:	4d14      	ldr	r5, [pc, #80]	; (404004 <usart_serial_putchar+0xd0>)
  403fb2:	4621      	mov	r1, r4
  403fb4:	4630      	mov	r0, r6
  403fb6:	47a8      	blx	r5
  403fb8:	2800      	cmp	r0, #0
  403fba:	d1fa      	bne.n	403fb2 <usart_serial_putchar+0x7e>
		return 1;
  403fbc:	2001      	movs	r0, #1
  403fbe:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403fc0:	461e      	mov	r6, r3
  403fc2:	4d10      	ldr	r5, [pc, #64]	; (404004 <usart_serial_putchar+0xd0>)
  403fc4:	4621      	mov	r1, r4
  403fc6:	4630      	mov	r0, r6
  403fc8:	47a8      	blx	r5
  403fca:	2800      	cmp	r0, #0
  403fcc:	d1fa      	bne.n	403fc4 <usart_serial_putchar+0x90>
		return 1;
  403fce:	2001      	movs	r0, #1
  403fd0:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403fd2:	461e      	mov	r6, r3
  403fd4:	4d0b      	ldr	r5, [pc, #44]	; (404004 <usart_serial_putchar+0xd0>)
  403fd6:	4621      	mov	r1, r4
  403fd8:	4630      	mov	r0, r6
  403fda:	47a8      	blx	r5
  403fdc:	2800      	cmp	r0, #0
  403fde:	d1fa      	bne.n	403fd6 <usart_serial_putchar+0xa2>
		return 1;
  403fe0:	2001      	movs	r0, #1
  403fe2:	bd70      	pop	{r4, r5, r6, pc}
  403fe4:	400e0800 	.word	0x400e0800
  403fe8:	400e0a00 	.word	0x400e0a00
  403fec:	400e1a00 	.word	0x400e1a00
  403ff0:	400e1c00 	.word	0x400e1c00
  403ff4:	40024000 	.word	0x40024000
  403ff8:	40028000 	.word	0x40028000
  403ffc:	4002c000 	.word	0x4002c000
  404000:	00401cd5 	.word	0x00401cd5
  404004:	00401ddd 	.word	0x00401ddd

00404008 <RTT_Handler>:
{
  404008:	b510      	push	{r4, lr}
  40400a:	b082      	sub	sp, #8
	ul_status = rtt_get_status(RTT);
  40400c:	480b      	ldr	r0, [pc, #44]	; (40403c <RTT_Handler+0x34>)
  40400e:	4b0c      	ldr	r3, [pc, #48]	; (404040 <RTT_Handler+0x38>)
  404010:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS)
  404012:	f010 0f01 	tst.w	r0, #1
  404016:	d101      	bne.n	40401c <RTT_Handler+0x14>
}
  404018:	b002      	add	sp, #8
  40401a:	bd10      	pop	{r4, pc}
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  40401c:	ac02      	add	r4, sp, #8
  40401e:	2300      	movs	r3, #0
  404020:	f844 3d04 	str.w	r3, [r4, #-4]!
		printf("but_callback \n");
  404024:	4807      	ldr	r0, [pc, #28]	; (404044 <RTT_Handler+0x3c>)
  404026:	4b08      	ldr	r3, [pc, #32]	; (404048 <RTT_Handler+0x40>)
  404028:	4798      	blx	r3
		xSemaphoreGiveFromISR(RttSemaphore, &xHigherPriorityTaskWoken);	
  40402a:	4621      	mov	r1, r4
  40402c:	4b07      	ldr	r3, [pc, #28]	; (40404c <RTT_Handler+0x44>)
  40402e:	6818      	ldr	r0, [r3, #0]
  404030:	4b07      	ldr	r3, [pc, #28]	; (404050 <RTT_Handler+0x48>)
  404032:	4798      	blx	r3
		f_rtt_alarme = true; // flag RTT alarme
  404034:	2201      	movs	r2, #1
  404036:	4b07      	ldr	r3, [pc, #28]	; (404054 <RTT_Handler+0x4c>)
  404038:	701a      	strb	r2, [r3, #0]
}
  40403a:	e7ed      	b.n	404018 <RTT_Handler+0x10>
  40403c:	400e1830 	.word	0x400e1830
  404040:	00400301 	.word	0x00400301
  404044:	0040ac00 	.word	0x0040ac00
  404048:	00404789 	.word	0x00404789
  40404c:	2040c884 	.word	0x2040c884
  404050:	00402ac1 	.word	0x00402ac1
  404054:	2040c777 	.word	0x2040c777

00404058 <vApplicationStackOverflowHook>:
{
  404058:	b508      	push	{r3, lr}
  printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  40405a:	460a      	mov	r2, r1
  40405c:	4601      	mov	r1, r0
  40405e:	4802      	ldr	r0, [pc, #8]	; (404068 <vApplicationStackOverflowHook+0x10>)
  404060:	4b02      	ldr	r3, [pc, #8]	; (40406c <vApplicationStackOverflowHook+0x14>)
  404062:	4798      	blx	r3
  404064:	e7fe      	b.n	404064 <vApplicationStackOverflowHook+0xc>
  404066:	bf00      	nop
  404068:	0040ace0 	.word	0x0040ace0
  40406c:	00404789 	.word	0x00404789

00404070 <vApplicationTickHook>:
{
  404070:	4770      	bx	lr

00404072 <vApplicationMallocFailedHook>:
  404072:	f04f 0380 	mov.w	r3, #128	; 0x80
  404076:	b672      	cpsid	i
  404078:	f383 8811 	msr	BASEPRI, r3
  40407c:	f3bf 8f6f 	isb	sy
  404080:	f3bf 8f4f 	dsb	sy
  404084:	b662      	cpsie	i
  404086:	e7fe      	b.n	404086 <vApplicationMallocFailedHook+0x14>

00404088 <draw_screen>:
void draw_screen(void) {
  404088:	b510      	push	{r4, lr}
  ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  40408a:	4806      	ldr	r0, [pc, #24]	; (4040a4 <draw_screen+0x1c>)
  40408c:	4b06      	ldr	r3, [pc, #24]	; (4040a8 <draw_screen+0x20>)
  40408e:	4798      	blx	r3
  ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  404090:	f240 13df 	movw	r3, #479	; 0x1df
  404094:	f240 123f 	movw	r2, #319	; 0x13f
  404098:	2100      	movs	r1, #0
  40409a:	4608      	mov	r0, r1
  40409c:	4c03      	ldr	r4, [pc, #12]	; (4040ac <draw_screen+0x24>)
  40409e:	47a0      	blx	r4
  4040a0:	bd10      	pop	{r4, pc}
  4040a2:	bf00      	nop
  4040a4:	00fcfcfc 	.word	0x00fcfcfc
  4040a8:	0040108d 	.word	0x0040108d
  4040ac:	004012dd 	.word	0x004012dd

004040b0 <draw_button>:
void draw_button(uint32_t clicked) {
  4040b0:	b538      	push	{r3, r4, r5, lr}
  if(clicked == last_state) return;
  4040b2:	4b13      	ldr	r3, [pc, #76]	; (404100 <draw_button+0x50>)
  4040b4:	681b      	ldr	r3, [r3, #0]
  4040b6:	4283      	cmp	r3, r0
  4040b8:	d016      	beq.n	4040e8 <draw_button+0x38>
  4040ba:	4604      	mov	r4, r0
  ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  4040bc:	2000      	movs	r0, #0
  4040be:	4b11      	ldr	r3, [pc, #68]	; (404104 <draw_button+0x54>)
  4040c0:	4798      	blx	r3
  ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2, BUTTON_Y-BUTTON_H/2, BUTTON_X+BUTTON_W/2, BUTTON_Y+BUTTON_H/2);
  4040c2:	f240 133b 	movw	r3, #315	; 0x13b
  4040c6:	22dc      	movs	r2, #220	; 0xdc
  4040c8:	21a5      	movs	r1, #165	; 0xa5
  4040ca:	2064      	movs	r0, #100	; 0x64
  4040cc:	4d0e      	ldr	r5, [pc, #56]	; (404108 <draw_button+0x58>)
  4040ce:	47a8      	blx	r5
  if(clicked) {
  4040d0:	b15c      	cbz	r4, 4040ea <draw_button+0x3a>
    ili9488_set_foreground_color(COLOR_CONVERT(COLOR_TOMATO));
  4040d2:	480e      	ldr	r0, [pc, #56]	; (40410c <draw_button+0x5c>)
  4040d4:	4b0b      	ldr	r3, [pc, #44]	; (404104 <draw_button+0x54>)
  4040d6:	4798      	blx	r3
    ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y+BUTTON_H/2-BUTTON_BORDER);
  4040d8:	f240 1339 	movw	r3, #313	; 0x139
  4040dc:	22da      	movs	r2, #218	; 0xda
  4040de:	21f2      	movs	r1, #242	; 0xf2
  4040e0:	2066      	movs	r0, #102	; 0x66
  4040e2:	47a8      	blx	r5
  last_state = clicked;
  4040e4:	4b06      	ldr	r3, [pc, #24]	; (404100 <draw_button+0x50>)
  4040e6:	601c      	str	r4, [r3, #0]
  4040e8:	bd38      	pop	{r3, r4, r5, pc}
    ili9488_set_foreground_color(COLOR_CONVERT(COLOR_GREEN));
  4040ea:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
  4040ee:	4b05      	ldr	r3, [pc, #20]	; (404104 <draw_button+0x54>)
  4040f0:	4798      	blx	r3
    ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y-BUTTON_H/2+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y-BUTTON_BORDER);
  4040f2:	23ee      	movs	r3, #238	; 0xee
  4040f4:	22da      	movs	r2, #218	; 0xda
  4040f6:	21a7      	movs	r1, #167	; 0xa7
  4040f8:	2066      	movs	r0, #102	; 0x66
  4040fa:	4d03      	ldr	r5, [pc, #12]	; (404108 <draw_button+0x58>)
  4040fc:	47a8      	blx	r5
  4040fe:	e7f1      	b.n	4040e4 <draw_button+0x34>
  404100:	20400014 	.word	0x20400014
  404104:	0040108d 	.word	0x0040108d
  404108:	004012dd 	.word	0x004012dd
  40410c:	00fc6044 	.word	0x00fc6044

00404110 <update_screen>:
  if(tx >= BUTTON_X-BUTTON_W/2 && tx <= BUTTON_X + BUTTON_W/2) {
  404110:	3864      	subs	r0, #100	; 0x64
  404112:	2878      	cmp	r0, #120	; 0x78
  404114:	d810      	bhi.n	404138 <update_screen+0x28>
void update_screen(uint32_t tx, uint32_t ty) {
  404116:	b508      	push	{r3, lr}
    if(ty >= BUTTON_Y-BUTTON_H/2 && ty <= BUTTON_Y) {
  404118:	f1a1 03a5 	sub.w	r3, r1, #165	; 0xa5
  40411c:	2b4b      	cmp	r3, #75	; 0x4b
  40411e:	d903      	bls.n	404128 <update_screen+0x18>
      } else if(ty > BUTTON_Y && ty < BUTTON_Y + BUTTON_H/2) {
  404120:	39f1      	subs	r1, #241	; 0xf1
  404122:	2949      	cmp	r1, #73	; 0x49
  404124:	d904      	bls.n	404130 <update_screen+0x20>
  404126:	bd08      	pop	{r3, pc}
      draw_button(1);
  404128:	2001      	movs	r0, #1
  40412a:	4b04      	ldr	r3, [pc, #16]	; (40413c <update_screen+0x2c>)
  40412c:	4798      	blx	r3
  40412e:	bd08      	pop	{r3, pc}
      draw_button(0);
  404130:	2000      	movs	r0, #0
  404132:	4b02      	ldr	r3, [pc, #8]	; (40413c <update_screen+0x2c>)
  404134:	4798      	blx	r3
}
  404136:	e7f6      	b.n	404126 <update_screen+0x16>
  404138:	4770      	bx	lr
  40413a:	bf00      	nop
  40413c:	004040b1 	.word	0x004040b1

00404140 <task_lcd>:





void task_lcd(void){
  404140:	b500      	push	{lr}
  404142:	b083      	sub	sp, #12
  xQueueTouch = xQueueCreate( 10, sizeof( touchData ) );
  404144:	2200      	movs	r2, #0
  404146:	2108      	movs	r1, #8
  404148:	200a      	movs	r0, #10
  40414a:	4b14      	ldr	r3, [pc, #80]	; (40419c <task_lcd+0x5c>)
  40414c:	4798      	blx	r3
  40414e:	4b14      	ldr	r3, [pc, #80]	; (4041a0 <task_lcd+0x60>)
  404150:	6018      	str	r0, [r3, #0]
  g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  404152:	4814      	ldr	r0, [pc, #80]	; (4041a4 <task_lcd+0x64>)
  404154:	f44f 73a0 	mov.w	r3, #320	; 0x140
  404158:	6003      	str	r3, [r0, #0]
  g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  40415a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  40415e:	6043      	str	r3, [r0, #4]
  g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_WHITE);
  404160:	4b11      	ldr	r3, [pc, #68]	; (4041a8 <task_lcd+0x68>)
  404162:	6083      	str	r3, [r0, #8]
  g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_WHITE);
  404164:	60c3      	str	r3, [r0, #12]
  ili9488_init(&g_ili9488_display_opt);
  404166:	4b11      	ldr	r3, [pc, #68]	; (4041ac <task_lcd+0x6c>)
  404168:	4798      	blx	r3
  configure_lcd();
  
  draw_screen();
  40416a:	4b11      	ldr	r3, [pc, #68]	; (4041b0 <task_lcd+0x70>)
  40416c:	4798      	blx	r3
  draw_button(0);
  40416e:	2000      	movs	r0, #0
  404170:	4b10      	ldr	r3, [pc, #64]	; (4041b4 <task_lcd+0x74>)
  404172:	4798      	blx	r3
  
  // strut local para armazenar msg enviada pela task do mxt
  touchData touch;
  
  while (true) {
    if (xQueueReceive( xQueueTouch, &(touch), ( TickType_t )  500 / portTICK_PERIOD_MS)) {
  404174:	4d0a      	ldr	r5, [pc, #40]	; (4041a0 <task_lcd+0x60>)
  404176:	4c10      	ldr	r4, [pc, #64]	; (4041b8 <task_lcd+0x78>)
      update_screen(touch.x, touch.y);
  404178:	4e10      	ldr	r6, [pc, #64]	; (4041bc <task_lcd+0x7c>)
    if (xQueueReceive( xQueueTouch, &(touch), ( TickType_t )  500 / portTICK_PERIOD_MS)) {
  40417a:	2300      	movs	r3, #0
  40417c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  404180:	4669      	mov	r1, sp
  404182:	6828      	ldr	r0, [r5, #0]
  404184:	47a0      	blx	r4
  404186:	2800      	cmp	r0, #0
  404188:	d0f7      	beq.n	40417a <task_lcd+0x3a>
      update_screen(touch.x, touch.y);
  40418a:	9901      	ldr	r1, [sp, #4]
  40418c:	9800      	ldr	r0, [sp, #0]
  40418e:	47b0      	blx	r6
      printf("x:%d y:%d\n", touch.x, touch.y);
  404190:	9a01      	ldr	r2, [sp, #4]
  404192:	9900      	ldr	r1, [sp, #0]
  404194:	480a      	ldr	r0, [pc, #40]	; (4041c0 <task_lcd+0x80>)
  404196:	4b0b      	ldr	r3, [pc, #44]	; (4041c4 <task_lcd+0x84>)
  404198:	4798      	blx	r3
  40419a:	e7ee      	b.n	40417a <task_lcd+0x3a>
  40419c:	00402761 	.word	0x00402761
  4041a0:	2040ca98 	.word	0x2040ca98
  4041a4:	2040ca88 	.word	0x2040ca88
  4041a8:	00fcfcfc 	.word	0x00fcfcfc
  4041ac:	00401119 	.word	0x00401119
  4041b0:	00404089 	.word	0x00404089
  4041b4:	004040b1 	.word	0x004040b1
  4041b8:	00402ba1 	.word	0x00402ba1
  4041bc:	00404111 	.word	0x00404111
  4041c0:	0040acd4 	.word	0x0040acd4
  4041c4:	00404789 	.word	0x00404789

004041c8 <mxt_handler>:
{
  4041c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4041cc:	b084      	sub	sp, #16
  4041ce:	4605      	mov	r5, r0
  4041d0:	4689      	mov	r9, r1
  4041d2:	4690      	mov	r8, r2
  uint first = 0;
  4041d4:	f04f 0a00 	mov.w	sl, #0
  uint8_t i = 0; /* Iterator */
  4041d8:	4654      	mov	r4, sl
    if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  4041da:	4f15      	ldr	r7, [pc, #84]	; (404230 <mxt_handler+0x68>)
  } while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  4041dc:	4e15      	ldr	r6, [pc, #84]	; (404234 <mxt_handler+0x6c>)
  4041de:	e008      	b.n	4041f2 <mxt_handler+0x2a>
    i++;
  4041e0:	3401      	adds	r4, #1
  4041e2:	b2e4      	uxtb	r4, r4
  4041e4:	f04f 0a01 	mov.w	sl, #1
  } while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  4041e8:	4628      	mov	r0, r5
  4041ea:	47b0      	blx	r6
  4041ec:	2c09      	cmp	r4, #9
  4041ee:	d81b      	bhi.n	404228 <mxt_handler+0x60>
  4041f0:	b1d0      	cbz	r0, 404228 <mxt_handler+0x60>
    if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  4041f2:	a901      	add	r1, sp, #4
  4041f4:	4628      	mov	r0, r5
  4041f6:	47b8      	blx	r7
  4041f8:	2800      	cmp	r0, #0
  4041fa:	d1f5      	bne.n	4041e8 <mxt_handler+0x20>
    if(first == 0 ){
  4041fc:	f1ba 0f00 	cmp.w	sl, #0
  404200:	d1ee      	bne.n	4041e0 <mxt_handler+0x18>
      *x = convert_axis_system_x(touch_event.y);
  404202:	f8bd 3008 	ldrh.w	r3, [sp, #8]
  return ILI9488_LCD_WIDTH - ILI9488_LCD_WIDTH*touch_y/4096;
  404206:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40420a:	f3c3 1393 	ubfx	r3, r3, #6, #20
  40420e:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
      *x = convert_axis_system_x(touch_event.y);
  404212:	f8c9 3000 	str.w	r3, [r9]
      *y = convert_axis_system_y(touch_event.x);
  404216:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  return ILI9488_LCD_HEIGHT*touch_x/4096;
  40421a:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  40421e:	f3c3 13d3 	ubfx	r3, r3, #7, #20
      *y = convert_axis_system_y(touch_event.x);
  404222:	f8c8 3000 	str.w	r3, [r8]
  404226:	e7db      	b.n	4041e0 <mxt_handler+0x18>
}
  404228:	b004      	add	sp, #16
  40422a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40422e:	bf00      	nop
  404230:	004008ad 	.word	0x004008ad
  404234:	0040083d 	.word	0x0040083d

00404238 <task_mxt>:
void task_mxt(void){
  404238:	b580      	push	{r7, lr}
  40423a:	b08a      	sub	sp, #40	; 0x28
  mxt_init(&device);       	/* Initialize the mXT touch device */
  40423c:	a802      	add	r0, sp, #8
  40423e:	4b13      	ldr	r3, [pc, #76]	; (40428c <task_mxt+0x54>)
  404240:	4798      	blx	r3
    if (mxt_is_message_pending(&device)) {
  404242:	4d13      	ldr	r5, [pc, #76]	; (404290 <task_mxt+0x58>)
      mxt_handler(&device, &touch.x, &touch.y);
  404244:	4e13      	ldr	r6, [pc, #76]	; (404294 <task_mxt+0x5c>)
      xQueueSend( xQueueTouch, &touch, 0);           /* send mesage to queue */
  404246:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4042a0 <task_mxt+0x68>
      vTaskDelay(200);
  40424a:	4c13      	ldr	r4, [pc, #76]	; (404298 <task_mxt+0x60>)
  40424c:	e00c      	b.n	404268 <task_mxt+0x30>
        mxt_handler(&device, NULL, NULL);
  40424e:	2200      	movs	r2, #0
  404250:	4611      	mov	r1, r2
  404252:	a802      	add	r0, sp, #8
  404254:	47b0      	blx	r6
        vTaskDelay(50);
  404256:	2032      	movs	r0, #50	; 0x32
  404258:	47a0      	blx	r4
      while (mxt_is_message_pending(&device)){
  40425a:	a802      	add	r0, sp, #8
  40425c:	47a8      	blx	r5
  40425e:	2800      	cmp	r0, #0
  404260:	d1f5      	bne.n	40424e <task_mxt+0x16>
    vTaskDelay(300);
  404262:	f44f 7096 	mov.w	r0, #300	; 0x12c
  404266:	47a0      	blx	r4
    if (mxt_is_message_pending(&device)) {
  404268:	a802      	add	r0, sp, #8
  40426a:	47a8      	blx	r5
  40426c:	2800      	cmp	r0, #0
  40426e:	d0f8      	beq.n	404262 <task_mxt+0x2a>
      mxt_handler(&device, &touch.x, &touch.y);
  404270:	aa01      	add	r2, sp, #4
  404272:	4669      	mov	r1, sp
  404274:	a802      	add	r0, sp, #8
  404276:	47b0      	blx	r6
      xQueueSend( xQueueTouch, &touch, 0);           /* send mesage to queue */
  404278:	2300      	movs	r3, #0
  40427a:	461a      	mov	r2, r3
  40427c:	4669      	mov	r1, sp
  40427e:	f8d8 0000 	ldr.w	r0, [r8]
  404282:	4f06      	ldr	r7, [pc, #24]	; (40429c <task_mxt+0x64>)
  404284:	47b8      	blx	r7
      vTaskDelay(200);
  404286:	20c8      	movs	r0, #200	; 0xc8
  404288:	47a0      	blx	r4
      while (mxt_is_message_pending(&device)){
  40428a:	e7e6      	b.n	40425a <task_mxt+0x22>
  40428c:	00400349 	.word	0x00400349
  404290:	0040083d 	.word	0x0040083d
  404294:	004041c9 	.word	0x004041c9
  404298:	004033c9 	.word	0x004033c9
  40429c:	004027dd 	.word	0x004027dd
  4042a0:	2040ca98 	.word	0x2040ca98

004042a4 <butInit>:
void butInit(void){
  4042a4:	b570      	push	{r4, r5, r6, lr}
  4042a6:	b082      	sub	sp, #8
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4042a8:	4d11      	ldr	r5, [pc, #68]	; (4042f0 <butInit+0x4c>)
  4042aa:	2380      	movs	r3, #128	; 0x80
  4042ac:	f885 330a 	strb.w	r3, [r5, #778]	; 0x30a
	pmc_enable_periph_clk(BUT_PIO_ID);
  4042b0:	200a      	movs	r0, #10
  4042b2:	4b10      	ldr	r3, [pc, #64]	; (4042f4 <butInit+0x50>)
  4042b4:	4798      	blx	r3
	pio_configure(BUT_PIO, PIO_INPUT, BUT_PIO_IDX_MASK, PIO_PULLUP);
  4042b6:	4c10      	ldr	r4, [pc, #64]	; (4042f8 <butInit+0x54>)
  4042b8:	2301      	movs	r3, #1
  4042ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4042be:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4042c2:	4620      	mov	r0, r4
  4042c4:	4e0d      	ldr	r6, [pc, #52]	; (4042fc <butInit+0x58>)
  4042c6:	47b0      	blx	r6
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIO_IDX_MASK, PIO_IT_RISE_EDGE, but_callback);
  4042c8:	4b0d      	ldr	r3, [pc, #52]	; (404300 <butInit+0x5c>)
  4042ca:	9300      	str	r3, [sp, #0]
  4042cc:	2370      	movs	r3, #112	; 0x70
  4042ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4042d2:	210a      	movs	r1, #10
  4042d4:	4620      	mov	r0, r4
  4042d6:	4e0b      	ldr	r6, [pc, #44]	; (404304 <butInit+0x60>)
  4042d8:	47b0      	blx	r6
	pio_enable_interrupt(BUT_PIO, BUT_PIO_IDX_MASK);
  4042da:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4042de:	4620      	mov	r0, r4
  4042e0:	4b09      	ldr	r3, [pc, #36]	; (404308 <butInit+0x64>)
  4042e2:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4042e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4042e8:	602b      	str	r3, [r5, #0]
}
  4042ea:	b002      	add	sp, #8
  4042ec:	bd70      	pop	{r4, r5, r6, pc}
  4042ee:	bf00      	nop
  4042f0:	e000e100 	.word	0xe000e100
  4042f4:	00401909 	.word	0x00401909
  4042f8:	400e0e00 	.word	0x400e0e00
  4042fc:	0040148d 	.word	0x0040148d
  404300:	00403e29 	.word	0x00403e29
  404304:	00401715 	.word	0x00401715
  404308:	0040154f 	.word	0x0040154f

0040430c <calcParametros>:
void calcParametros(volatile char numero_rotacoes){
  40430c:	b082      	sub	sp, #8
  40430e:	f88d 0007 	strb.w	r0, [sp, #7]
	velocidade_media=numero_rotacoes/4;
  404312:	f89d 3007 	ldrb.w	r3, [sp, #7]
  404316:	089b      	lsrs	r3, r3, #2
  404318:	4a25      	ldr	r2, [pc, #148]	; (4043b0 <calcParametros+0xa4>)
  40431a:	7013      	strb	r3, [r2, #0]
	int velocidade_angular=(2*pi*numero_rotacoes)/4;
  40431c:	4b25      	ldr	r3, [pc, #148]	; (4043b4 <calcParametros+0xa8>)
  40431e:	ed93 7a00 	vldr	s14, [r3]
  404322:	ee37 7a07 	vadd.f32	s14, s14, s14
  404326:	f89d 3007 	ldrb.w	r3, [sp, #7]
  40432a:	b2db      	uxtb	r3, r3
  40432c:	ee07 3a90 	vmov	s15, r3
	int velocidade_antiga=velocidade_atual;
  404330:	4921      	ldr	r1, [pc, #132]	; (4043b8 <calcParametros+0xac>)
  404332:	7808      	ldrb	r0, [r1, #0]
	velocidade_atual=raio*velocidade_angular;
  404334:	4b21      	ldr	r3, [pc, #132]	; (4043bc <calcParametros+0xb0>)
  404336:	edd3 6a00 	vldr	s13, [r3]
	int velocidade_angular=(2*pi*numero_rotacoes)/4;
  40433a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40433e:	ee67 7a87 	vmul.f32	s15, s15, s14
  404342:	eeb5 6a00 	vmov.f32	s12, #80	; 0x3e800000  0.250
  404346:	ee67 7a86 	vmul.f32	s15, s15, s12
  40434a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	velocidade_atual=raio*velocidade_angular;
  40434e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  404352:	ee67 7aa6 	vmul.f32	s15, s15, s13
  404356:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  40435a:	edcd 7a00 	vstr	s15, [sp]
  40435e:	f89d 2000 	ldrb.w	r2, [sp]
  404362:	700a      	strb	r2, [r1, #0]
	distancia+=2*pi*raio*numero_rotacoes;
  404364:	f89d 2007 	ldrb.w	r2, [sp, #7]
  404368:	b2d3      	uxtb	r3, r2
  40436a:	ee07 3a90 	vmov	s15, r3
  40436e:	4b14      	ldr	r3, [pc, #80]	; (4043c0 <calcParametros+0xb4>)
  404370:	781a      	ldrb	r2, [r3, #0]
  404372:	b2d2      	uxtb	r2, r2
  404374:	ee67 6a26 	vmul.f32	s13, s14, s13
  404378:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  40437c:	ee66 7a87 	vmul.f32	s15, s13, s14
  404380:	ee07 2a10 	vmov	s14, r2
  404384:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  404388:	ee37 7a87 	vadd.f32	s14, s15, s14
  40438c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
  404390:	edcd 7a00 	vstr	s15, [sp]
  404394:	f89d 2000 	ldrb.w	r2, [sp]
  404398:	701a      	strb	r2, [r3, #0]
	aceleracao_atual=(velocidade_atual-velocidade_antiga)/4;
  40439a:	780b      	ldrb	r3, [r1, #0]
  40439c:	1a1b      	subs	r3, r3, r0
  40439e:	bf48      	it	mi
  4043a0:	3303      	addmi	r3, #3
  4043a2:	f3c3 0387 	ubfx	r3, r3, #2, #8
  4043a6:	4a07      	ldr	r2, [pc, #28]	; (4043c4 <calcParametros+0xb8>)
  4043a8:	7013      	strb	r3, [r2, #0]
}
  4043aa:	b002      	add	sp, #8
  4043ac:	4770      	bx	lr
  4043ae:	bf00      	nop
  4043b0:	2040c77e 	.word	0x2040c77e
  4043b4:	20400018 	.word	0x20400018
  4043b8:	2040c77d 	.word	0x2040c77d
  4043bc:	2040001c 	.word	0x2040001c
  4043c0:	2040c776 	.word	0x2040c776
  4043c4:	2040c774 	.word	0x2040c774

004043c8 <task_calc>:
void task_calc(void){
  4043c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	xSemaphore = xSemaphoreCreateBinary();
  4043cc:	2203      	movs	r2, #3
  4043ce:	2100      	movs	r1, #0
  4043d0:	2001      	movs	r0, #1
  4043d2:	4d6b      	ldr	r5, [pc, #428]	; (404580 <task_calc+0x1b8>)
  4043d4:	47a8      	blx	r5
  4043d6:	4c6b      	ldr	r4, [pc, #428]	; (404584 <task_calc+0x1bc>)
  4043d8:	6020      	str	r0, [r4, #0]
	RttSemaphore = xSemaphoreCreateBinary();
  4043da:	2203      	movs	r2, #3
  4043dc:	2100      	movs	r1, #0
  4043de:	2001      	movs	r0, #1
  4043e0:	47a8      	blx	r5
  4043e2:	4b69      	ldr	r3, [pc, #420]	; (404588 <task_calc+0x1c0>)
  4043e4:	6018      	str	r0, [r3, #0]
	butInit();
  4043e6:	4b69      	ldr	r3, [pc, #420]	; (40458c <task_calc+0x1c4>)
  4043e8:	4798      	blx	r3
	f_rtt_alarme = true;
  4043ea:	2201      	movs	r2, #1
  4043ec:	4b68      	ldr	r3, [pc, #416]	; (404590 <task_calc+0x1c8>)
  4043ee:	701a      	strb	r2, [r3, #0]
	sprintf(cronometro, "%2d:%2d", minutos, segundos);
  4043f0:	4b68      	ldr	r3, [pc, #416]	; (404594 <task_calc+0x1cc>)
  4043f2:	781a      	ldrb	r2, [r3, #0]
  4043f4:	4b68      	ldr	r3, [pc, #416]	; (404598 <task_calc+0x1d0>)
  4043f6:	781b      	ldrb	r3, [r3, #0]
  4043f8:	4968      	ldr	r1, [pc, #416]	; (40459c <task_calc+0x1d4>)
  4043fa:	4869      	ldr	r0, [pc, #420]	; (4045a0 <task_calc+0x1d8>)
  4043fc:	4d69      	ldr	r5, [pc, #420]	; (4045a4 <task_calc+0x1dc>)
  4043fe:	47a8      	blx	r5
	if (xSemaphore == NULL){
  404400:	6823      	ldr	r3, [r4, #0]
  404402:	b913      	cbnz	r3, 40440a <task_calc+0x42>
	  printf("falha em criar o semaforo \n");}
  404404:	4868      	ldr	r0, [pc, #416]	; (4045a8 <task_calc+0x1e0>)
  404406:	4b69      	ldr	r3, [pc, #420]	; (4045ac <task_calc+0x1e4>)
  404408:	4798      	blx	r3
	if (RttSemaphore == NULL){
  40440a:	4b5f      	ldr	r3, [pc, #380]	; (404588 <task_calc+0x1c0>)
  40440c:	681b      	ldr	r3, [r3, #0]
  40440e:	b913      	cbnz	r3, 404416 <task_calc+0x4e>
		printf("falha em criar o semaforo RTT \n");}
  404410:	4867      	ldr	r0, [pc, #412]	; (4045b0 <task_calc+0x1e8>)
  404412:	4b66      	ldr	r3, [pc, #408]	; (4045ac <task_calc+0x1e4>)
  404414:	4798      	blx	r3
		if(reset){
  404416:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 4045fc <task_calc+0x234>
			flag_4sec=0;
  40441a:	4f66      	ldr	r7, [pc, #408]	; (4045b4 <task_calc+0x1ec>)
	rtt_sel_source(RTT, false);
  40441c:	4c66      	ldr	r4, [pc, #408]	; (4045b8 <task_calc+0x1f0>)
  40441e:	e014      	b.n	40444a <task_calc+0x82>
	  		if (f_rtt_alarme)
  404420:	4b5b      	ldr	r3, [pc, #364]	; (404590 <task_calc+0x1c8>)
  404422:	781b      	ldrb	r3, [r3, #0]
  404424:	bb3b      	cbnz	r3, 404476 <task_calc+0xae>
		if(flag_4sec==4){
  404426:	783b      	ldrb	r3, [r7, #0]
  404428:	b2db      	uxtb	r3, r3
  40442a:	2b04      	cmp	r3, #4
  40442c:	d04c      	beq.n	4044c8 <task_calc+0x100>
		if ( xSemaphoreTake(RttSemaphore, ( TickType_t ) 500) == pdTRUE  && comecou_percurso)
  40442e:	2300      	movs	r3, #0
  404430:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  404434:	4619      	mov	r1, r3
  404436:	4854      	ldr	r0, [pc, #336]	; (404588 <task_calc+0x1c0>)
  404438:	6800      	ldr	r0, [r0, #0]
  40443a:	4d60      	ldr	r5, [pc, #384]	; (4045bc <task_calc+0x1f4>)
  40443c:	47a8      	blx	r5
  40443e:	2801      	cmp	r0, #1
  404440:	d04f      	beq.n	4044e2 <task_calc+0x11a>
    vTaskDelay(300);
  404442:	f44f 7096 	mov.w	r0, #300	; 0x12c
  404446:	4b5e      	ldr	r3, [pc, #376]	; (4045c0 <task_calc+0x1f8>)
  404448:	4798      	blx	r3
		if(reset){
  40444a:	f898 3000 	ldrb.w	r3, [r8]
  40444e:	2b00      	cmp	r3, #0
  404450:	d0e6      	beq.n	404420 <task_calc+0x58>
			comecou_percurso=0;
  404452:	2300      	movs	r3, #0
  404454:	4a5b      	ldr	r2, [pc, #364]	; (4045c4 <task_calc+0x1fc>)
  404456:	7013      	strb	r3, [r2, #0]
			segundos=0;
  404458:	4a4f      	ldr	r2, [pc, #316]	; (404598 <task_calc+0x1d0>)
  40445a:	7013      	strb	r3, [r2, #0]
			minutos=0;
  40445c:	4a4d      	ldr	r2, [pc, #308]	; (404594 <task_calc+0x1cc>)
  40445e:	7013      	strb	r3, [r2, #0]
			flag_4sec=0;
  404460:	703b      	strb	r3, [r7, #0]
			distancia=0;
  404462:	4a59      	ldr	r2, [pc, #356]	; (4045c8 <task_calc+0x200>)
  404464:	7013      	strb	r3, [r2, #0]
			velocidade_atual=0;
  404466:	4959      	ldr	r1, [pc, #356]	; (4045cc <task_calc+0x204>)
  404468:	700b      	strb	r3, [r1, #0]
			velocidade_media=0;
  40446a:	4959      	ldr	r1, [pc, #356]	; (4045d0 <task_calc+0x208>)
  40446c:	700b      	strb	r3, [r1, #0]
			aceleracao_atual=0;
  40446e:	4959      	ldr	r1, [pc, #356]	; (4045d4 <task_calc+0x20c>)
  404470:	700b      	strb	r3, [r1, #0]
			distancia=0;
  404472:	7013      	strb	r3, [r2, #0]
  404474:	e7d4      	b.n	404420 <task_calc+0x58>
	rtt_sel_source(RTT, false);
  404476:	2100      	movs	r1, #0
  404478:	4620      	mov	r0, r4
  40447a:	4b57      	ldr	r3, [pc, #348]	; (4045d8 <task_calc+0x210>)
  40447c:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  40447e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  404482:	4620      	mov	r0, r4
  404484:	4b55      	ldr	r3, [pc, #340]	; (4045dc <task_calc+0x214>)
  404486:	4798      	blx	r3
	ul_previous_time = rtt_read_timer_value(RTT);
  404488:	4620      	mov	r0, r4
  40448a:	4b55      	ldr	r3, [pc, #340]	; (4045e0 <task_calc+0x218>)
  40448c:	4798      	blx	r3
  40448e:	4605      	mov	r5, r0
	while (ul_previous_time == rtt_read_timer_value(RTT))
  404490:	4e53      	ldr	r6, [pc, #332]	; (4045e0 <task_calc+0x218>)
  404492:	4620      	mov	r0, r4
  404494:	47b0      	blx	r6
  404496:	4285      	cmp	r5, r0
  404498:	d0fb      	beq.n	404492 <task_calc+0xca>
	rtt_write_alarm_time(RTT, IrqNPulses + ul_previous_time);
  40449a:	1ca9      	adds	r1, r5, #2
  40449c:	4620      	mov	r0, r4
  40449e:	4b51      	ldr	r3, [pc, #324]	; (4045e4 <task_calc+0x21c>)
  4044a0:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4044a2:	4b51      	ldr	r3, [pc, #324]	; (4045e8 <task_calc+0x220>)
  4044a4:	2208      	movs	r2, #8
  4044a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4044aa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4044ae:	2180      	movs	r1, #128	; 0x80
  4044b0:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4044b4:	601a      	str	r2, [r3, #0]
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN | RTT_MR_RTTINCIEN);
  4044b6:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  4044ba:	4620      	mov	r0, r4
  4044bc:	4b4b      	ldr	r3, [pc, #300]	; (4045ec <task_calc+0x224>)
  4044be:	4798      	blx	r3
			f_rtt_alarme = false;
  4044c0:	2200      	movs	r2, #0
  4044c2:	4b33      	ldr	r3, [pc, #204]	; (404590 <task_calc+0x1c8>)
  4044c4:	701a      	strb	r2, [r3, #0]
  4044c6:	e7ae      	b.n	404426 <task_calc+0x5e>
			calcParametros(numero_rotacoes);
  4044c8:	4d49      	ldr	r5, [pc, #292]	; (4045f0 <task_calc+0x228>)
  4044ca:	7828      	ldrb	r0, [r5, #0]
  4044cc:	4b49      	ldr	r3, [pc, #292]	; (4045f4 <task_calc+0x22c>)
  4044ce:	4798      	blx	r3
			printf("velocidade atual = %d", velocidade_atual);
  4044d0:	4b3e      	ldr	r3, [pc, #248]	; (4045cc <task_calc+0x204>)
  4044d2:	7819      	ldrb	r1, [r3, #0]
  4044d4:	4848      	ldr	r0, [pc, #288]	; (4045f8 <task_calc+0x230>)
  4044d6:	4b35      	ldr	r3, [pc, #212]	; (4045ac <task_calc+0x1e4>)
  4044d8:	4798      	blx	r3
			numero_rotacoes=0;
  4044da:	2300      	movs	r3, #0
  4044dc:	702b      	strb	r3, [r5, #0]
			flag_4sec=0;
  4044de:	703b      	strb	r3, [r7, #0]
  4044e0:	e7a5      	b.n	40442e <task_calc+0x66>
		if ( xSemaphoreTake(RttSemaphore, ( TickType_t ) 500) == pdTRUE  && comecou_percurso)
  4044e2:	4b38      	ldr	r3, [pc, #224]	; (4045c4 <task_calc+0x1fc>)
  4044e4:	781b      	ldrb	r3, [r3, #0]
  4044e6:	2b00      	cmp	r3, #0
  4044e8:	d0ab      	beq.n	404442 <task_calc+0x7a>
			if( xSemaphoreTake(xSemaphore, ( TickType_t ) 500) == pdTRUE ){
  4044ea:	2300      	movs	r3, #0
  4044ec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4044f0:	4619      	mov	r1, r3
  4044f2:	4824      	ldr	r0, [pc, #144]	; (404584 <task_calc+0x1bc>)
  4044f4:	6800      	ldr	r0, [r0, #0]
  4044f6:	47a8      	blx	r5
  4044f8:	2801      	cmp	r0, #1
  4044fa:	d013      	beq.n	404524 <task_calc+0x15c>
			if (segundos > 0)
  4044fc:	4b26      	ldr	r3, [pc, #152]	; (404598 <task_calc+0x1d0>)
  4044fe:	781b      	ldrb	r3, [r3, #0]
  404500:	b9b3      	cbnz	r3, 404530 <task_calc+0x168>
			if (segundos == 0 && minutos > 0)
  404502:	4b25      	ldr	r3, [pc, #148]	; (404598 <task_calc+0x1d0>)
  404504:	781b      	ldrb	r3, [r3, #0]
  404506:	b913      	cbnz	r3, 40450e <task_calc+0x146>
  404508:	4b22      	ldr	r3, [pc, #136]	; (404594 <task_calc+0x1cc>)
  40450a:	781b      	ldrb	r3, [r3, #0]
  40450c:	b9eb      	cbnz	r3, 40454a <task_calc+0x182>
			if (segundos == 0 && minutos == 0)
  40450e:	4b22      	ldr	r3, [pc, #136]	; (404598 <task_calc+0x1d0>)
  404510:	781b      	ldrb	r3, [r3, #0]
  404512:	b913      	cbnz	r3, 40451a <task_calc+0x152>
  404514:	4b1f      	ldr	r3, [pc, #124]	; (404594 <task_calc+0x1cc>)
  404516:	781b      	ldrb	r3, [r3, #0]
  404518:	b333      	cbz	r3, 404568 <task_calc+0x1a0>
			flag_4sec+=1;
  40451a:	783b      	ldrb	r3, [r7, #0]
  40451c:	3301      	adds	r3, #1
  40451e:	b2db      	uxtb	r3, r3
  404520:	703b      	strb	r3, [r7, #0]
  404522:	e78e      	b.n	404442 <task_calc+0x7a>
				numero_rotacoes+=1;
  404524:	4a32      	ldr	r2, [pc, #200]	; (4045f0 <task_calc+0x228>)
  404526:	7813      	ldrb	r3, [r2, #0]
  404528:	3301      	adds	r3, #1
  40452a:	b2db      	uxtb	r3, r3
  40452c:	7013      	strb	r3, [r2, #0]
  40452e:	e7e5      	b.n	4044fc <task_calc+0x134>
				segundos -= 1;
  404530:	4919      	ldr	r1, [pc, #100]	; (404598 <task_calc+0x1d0>)
  404532:	780b      	ldrb	r3, [r1, #0]
  404534:	3b01      	subs	r3, #1
  404536:	b2db      	uxtb	r3, r3
  404538:	700b      	strb	r3, [r1, #0]
				sprintf(cronometro, "%2d:%2d", minutos, segundos);
  40453a:	4b16      	ldr	r3, [pc, #88]	; (404594 <task_calc+0x1cc>)
  40453c:	781a      	ldrb	r2, [r3, #0]
  40453e:	780b      	ldrb	r3, [r1, #0]
  404540:	4916      	ldr	r1, [pc, #88]	; (40459c <task_calc+0x1d4>)
  404542:	4817      	ldr	r0, [pc, #92]	; (4045a0 <task_calc+0x1d8>)
  404544:	4d17      	ldr	r5, [pc, #92]	; (4045a4 <task_calc+0x1dc>)
  404546:	47a8      	blx	r5
  404548:	e7db      	b.n	404502 <task_calc+0x13a>
				segundos = 59;
  40454a:	4913      	ldr	r1, [pc, #76]	; (404598 <task_calc+0x1d0>)
  40454c:	233b      	movs	r3, #59	; 0x3b
  40454e:	700b      	strb	r3, [r1, #0]
				minutos -= 1;
  404550:	4a10      	ldr	r2, [pc, #64]	; (404594 <task_calc+0x1cc>)
  404552:	7813      	ldrb	r3, [r2, #0]
  404554:	3b01      	subs	r3, #1
  404556:	b2db      	uxtb	r3, r3
  404558:	7013      	strb	r3, [r2, #0]
				sprintf(cronometro, "%2d:%2d", minutos, segundos);
  40455a:	7812      	ldrb	r2, [r2, #0]
  40455c:	780b      	ldrb	r3, [r1, #0]
  40455e:	490f      	ldr	r1, [pc, #60]	; (40459c <task_calc+0x1d4>)
  404560:	480f      	ldr	r0, [pc, #60]	; (4045a0 <task_calc+0x1d8>)
  404562:	4d10      	ldr	r5, [pc, #64]	; (4045a4 <task_calc+0x1dc>)
  404564:	47a8      	blx	r5
  404566:	e7d2      	b.n	40450e <task_calc+0x146>
				sprintf(cronometro, "%2d:%2d", minutos, segundos);
  404568:	4b0a      	ldr	r3, [pc, #40]	; (404594 <task_calc+0x1cc>)
  40456a:	781a      	ldrb	r2, [r3, #0]
  40456c:	4b0a      	ldr	r3, [pc, #40]	; (404598 <task_calc+0x1d0>)
  40456e:	781b      	ldrb	r3, [r3, #0]
  404570:	490a      	ldr	r1, [pc, #40]	; (40459c <task_calc+0x1d4>)
  404572:	480b      	ldr	r0, [pc, #44]	; (4045a0 <task_calc+0x1d8>)
  404574:	4d0b      	ldr	r5, [pc, #44]	; (4045a4 <task_calc+0x1dc>)
  404576:	47a8      	blx	r5
				comecou_percurso = 0;
  404578:	2200      	movs	r2, #0
  40457a:	4b12      	ldr	r3, [pc, #72]	; (4045c4 <task_calc+0x1fc>)
  40457c:	701a      	strb	r2, [r3, #0]
  40457e:	e7cc      	b.n	40451a <task_calc+0x152>
  404580:	00402761 	.word	0x00402761
  404584:	2040c880 	.word	0x2040c880
  404588:	2040c884 	.word	0x2040c884
  40458c:	004042a5 	.word	0x004042a5
  404590:	2040c777 	.word	0x2040c777
  404594:	2040c779 	.word	0x2040c779
  404598:	2040c77c 	.word	0x2040c77c
  40459c:	0040ac78 	.word	0x0040ac78
  4045a0:	2040c888 	.word	0x2040c888
  4045a4:	004050cd 	.word	0x004050cd
  4045a8:	0040ac80 	.word	0x0040ac80
  4045ac:	00404789 	.word	0x00404789
  4045b0:	0040ac9c 	.word	0x0040ac9c
  4045b4:	2040c778 	.word	0x2040c778
  4045b8:	400e1830 	.word	0x400e1830
  4045bc:	00402ba1 	.word	0x00402ba1
  4045c0:	004033c9 	.word	0x004033c9
  4045c4:	2040c775 	.word	0x2040c775
  4045c8:	2040c776 	.word	0x2040c776
  4045cc:	2040c77d 	.word	0x2040c77d
  4045d0:	2040c77e 	.word	0x2040c77e
  4045d4:	2040c774 	.word	0x2040c774
  4045d8:	00400299 	.word	0x00400299
  4045dc:	00400285 	.word	0x00400285
  4045e0:	004002ed 	.word	0x004002ed
  4045e4:	00400305 	.word	0x00400305
  4045e8:	e000e100 	.word	0xe000e100
  4045ec:	004002c5 	.word	0x004002c5
  4045f0:	2040c77a 	.word	0x2040c77a
  4045f4:	0040430d 	.word	0x0040430d
  4045f8:	0040acbc 	.word	0x0040acbc
  4045fc:	2040c77b 	.word	0x2040c77b

00404600 <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void)
{
  404600:	b500      	push	{lr}
  404602:	b08b      	sub	sp, #44	; 0x2c
    .charlength   = USART_SERIAL_CHAR_LENGTH,
    .paritytype   = USART_SERIAL_PARITY,
    .stopbits     = USART_SERIAL_STOP_BIT
  };

  sysclk_init(); /* Initialize system clocks */
  404604:	4b31      	ldr	r3, [pc, #196]	; (4046cc <main+0xcc>)
  404606:	4798      	blx	r3
  board_init();  /* Initialize board */
  404608:	4b31      	ldr	r3, [pc, #196]	; (4046d0 <main+0xd0>)
  40460a:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40460c:	4d31      	ldr	r5, [pc, #196]	; (4046d4 <main+0xd4>)
  40460e:	4b32      	ldr	r3, [pc, #200]	; (4046d8 <main+0xd8>)
  404610:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  404612:	4a32      	ldr	r2, [pc, #200]	; (4046dc <main+0xdc>)
  404614:	4b32      	ldr	r3, [pc, #200]	; (4046e0 <main+0xe0>)
  404616:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  404618:	4a32      	ldr	r2, [pc, #200]	; (4046e4 <main+0xe4>)
  40461a:	4b33      	ldr	r3, [pc, #204]	; (4046e8 <main+0xe8>)
  40461c:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40461e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  404622:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  404624:	23c0      	movs	r3, #192	; 0xc0
  404626:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  404628:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40462c:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  40462e:	2400      	movs	r4, #0
  404630:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  404632:	9408      	str	r4, [sp, #32]
  404634:	200e      	movs	r0, #14
  404636:	4b2d      	ldr	r3, [pc, #180]	; (4046ec <main+0xec>)
  404638:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  40463a:	4a2d      	ldr	r2, [pc, #180]	; (4046f0 <main+0xf0>)
  40463c:	a904      	add	r1, sp, #16
  40463e:	4628      	mov	r0, r5
  404640:	4b2c      	ldr	r3, [pc, #176]	; (4046f4 <main+0xf4>)
  404642:	4798      	blx	r3
		usart_enable_tx(p_usart);
  404644:	4628      	mov	r0, r5
  404646:	4b2c      	ldr	r3, [pc, #176]	; (4046f8 <main+0xf8>)
  404648:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40464a:	4628      	mov	r0, r5
  40464c:	4b2b      	ldr	r3, [pc, #172]	; (4046fc <main+0xfc>)
  40464e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  404650:	4e2b      	ldr	r6, [pc, #172]	; (404700 <main+0x100>)
  404652:	6833      	ldr	r3, [r6, #0]
  404654:	4621      	mov	r1, r4
  404656:	6898      	ldr	r0, [r3, #8]
  404658:	4d2a      	ldr	r5, [pc, #168]	; (404704 <main+0x104>)
  40465a:	47a8      	blx	r5
	setbuf(stdin, NULL);
  40465c:	6833      	ldr	r3, [r6, #0]
  40465e:	4621      	mov	r1, r4
  404660:	6858      	ldr	r0, [r3, #4]
  404662:	47a8      	blx	r5
  
  /* Initialize stdio on USART */
  stdio_serial_init(USART_SERIAL_EXAMPLE, &usart_serial_options);
  
  /* Create task to handler touch */
  if (xTaskCreate(task_mxt, "mxt", TASK_MXT_STACK_SIZE, NULL, TASK_MXT_STACK_PRIORITY, NULL) != pdPASS) {
  404664:	9403      	str	r4, [sp, #12]
  404666:	9402      	str	r4, [sp, #8]
  404668:	9401      	str	r4, [sp, #4]
  40466a:	9400      	str	r4, [sp, #0]
  40466c:	4623      	mov	r3, r4
  40466e:	f44f 7200 	mov.w	r2, #512	; 0x200
  404672:	4925      	ldr	r1, [pc, #148]	; (404708 <main+0x108>)
  404674:	4825      	ldr	r0, [pc, #148]	; (40470c <main+0x10c>)
  404676:	4c26      	ldr	r4, [pc, #152]	; (404710 <main+0x110>)
  404678:	47a0      	blx	r4
  40467a:	2801      	cmp	r0, #1
  40467c:	d002      	beq.n	404684 <main+0x84>
    printf("Failed to create mxt task\r\n");
  40467e:	4825      	ldr	r0, [pc, #148]	; (404714 <main+0x114>)
  404680:	4b25      	ldr	r3, [pc, #148]	; (404718 <main+0x118>)
  404682:	4798      	blx	r3
  }
  
  
  /* Create task to handler LCD */
  if (xTaskCreate(task_lcd, "lcd", TASK_LCD_STACK_SIZE, NULL, TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
  404684:	2300      	movs	r3, #0
  404686:	9303      	str	r3, [sp, #12]
  404688:	9302      	str	r3, [sp, #8]
  40468a:	9301      	str	r3, [sp, #4]
  40468c:	9300      	str	r3, [sp, #0]
  40468e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404692:	4922      	ldr	r1, [pc, #136]	; (40471c <main+0x11c>)
  404694:	4822      	ldr	r0, [pc, #136]	; (404720 <main+0x120>)
  404696:	4c1e      	ldr	r4, [pc, #120]	; (404710 <main+0x110>)
  404698:	47a0      	blx	r4
  40469a:	2801      	cmp	r0, #1
  40469c:	d002      	beq.n	4046a4 <main+0xa4>
    printf("Failed to create lcd task\r\n");
  40469e:	4821      	ldr	r0, [pc, #132]	; (404724 <main+0x124>)
  4046a0:	4b1d      	ldr	r3, [pc, #116]	; (404718 <main+0x118>)
  4046a2:	4798      	blx	r3
  }
  
   	if (xTaskCreate(task_calc, "calc", TASK_CALC_STACK_SIZE, NULL, TASK_CALC_STACK_PRIORITY, NULL) != pdPASS) {
  4046a4:	2300      	movs	r3, #0
  4046a6:	9303      	str	r3, [sp, #12]
  4046a8:	9302      	str	r3, [sp, #8]
  4046aa:	9301      	str	r3, [sp, #4]
  4046ac:	9300      	str	r3, [sp, #0]
  4046ae:	f44f 62a0 	mov.w	r2, #1280	; 0x500
  4046b2:	491d      	ldr	r1, [pc, #116]	; (404728 <main+0x128>)
  4046b4:	481d      	ldr	r0, [pc, #116]	; (40472c <main+0x12c>)
  4046b6:	4c16      	ldr	r4, [pc, #88]	; (404710 <main+0x110>)
  4046b8:	47a0      	blx	r4
  4046ba:	2801      	cmp	r0, #1
  4046bc:	d002      	beq.n	4046c4 <main+0xc4>
   		printf("Failed to create calc task\r\n");
  4046be:	481c      	ldr	r0, [pc, #112]	; (404730 <main+0x130>)
  4046c0:	4b15      	ldr	r3, [pc, #84]	; (404718 <main+0x118>)
  4046c2:	4798      	blx	r3
  	}
  
  /* Start the scheduler. */
  vTaskStartScheduler();
  4046c4:	4b1b      	ldr	r3, [pc, #108]	; (404734 <main+0x134>)
  4046c6:	4798      	blx	r3
  4046c8:	e7fe      	b.n	4046c8 <main+0xc8>
  4046ca:	bf00      	nop
  4046cc:	0040091d 	.word	0x0040091d
  4046d0:	00400bad 	.word	0x00400bad
  4046d4:	40028000 	.word	0x40028000
  4046d8:	2040c83c 	.word	0x2040c83c
  4046dc:	00403f35 	.word	0x00403f35
  4046e0:	2040c838 	.word	0x2040c838
  4046e4:	00403e59 	.word	0x00403e59
  4046e8:	2040c834 	.word	0x2040c834
  4046ec:	00401909 	.word	0x00401909
  4046f0:	08f0d180 	.word	0x08f0d180
  4046f4:	00401d7d 	.word	0x00401d7d
  4046f8:	00401dd1 	.word	0x00401dd1
  4046fc:	00401dd7 	.word	0x00401dd7
  404700:	20400020 	.word	0x20400020
  404704:	00404f2d 	.word	0x00404f2d
  404708:	0040ac10 	.word	0x0040ac10
  40470c:	00404239 	.word	0x00404239
  404710:	00402e81 	.word	0x00402e81
  404714:	0040ac14 	.word	0x0040ac14
  404718:	00404789 	.word	0x00404789
  40471c:	0040ac30 	.word	0x0040ac30
  404720:	00404141 	.word	0x00404141
  404724:	0040ac34 	.word	0x0040ac34
  404728:	0040ac50 	.word	0x0040ac50
  40472c:	004043c9 	.word	0x004043c9
  404730:	0040ac58 	.word	0x0040ac58
  404734:	004030b5 	.word	0x004030b5

00404738 <__libc_init_array>:
  404738:	b570      	push	{r4, r5, r6, lr}
  40473a:	4e0f      	ldr	r6, [pc, #60]	; (404778 <__libc_init_array+0x40>)
  40473c:	4d0f      	ldr	r5, [pc, #60]	; (40477c <__libc_init_array+0x44>)
  40473e:	1b76      	subs	r6, r6, r5
  404740:	10b6      	asrs	r6, r6, #2
  404742:	bf18      	it	ne
  404744:	2400      	movne	r4, #0
  404746:	d005      	beq.n	404754 <__libc_init_array+0x1c>
  404748:	3401      	adds	r4, #1
  40474a:	f855 3b04 	ldr.w	r3, [r5], #4
  40474e:	4798      	blx	r3
  404750:	42a6      	cmp	r6, r4
  404752:	d1f9      	bne.n	404748 <__libc_init_array+0x10>
  404754:	4e0a      	ldr	r6, [pc, #40]	; (404780 <__libc_init_array+0x48>)
  404756:	4d0b      	ldr	r5, [pc, #44]	; (404784 <__libc_init_array+0x4c>)
  404758:	1b76      	subs	r6, r6, r5
  40475a:	f006 fc21 	bl	40afa0 <_init>
  40475e:	10b6      	asrs	r6, r6, #2
  404760:	bf18      	it	ne
  404762:	2400      	movne	r4, #0
  404764:	d006      	beq.n	404774 <__libc_init_array+0x3c>
  404766:	3401      	adds	r4, #1
  404768:	f855 3b04 	ldr.w	r3, [r5], #4
  40476c:	4798      	blx	r3
  40476e:	42a6      	cmp	r6, r4
  404770:	d1f9      	bne.n	404766 <__libc_init_array+0x2e>
  404772:	bd70      	pop	{r4, r5, r6, pc}
  404774:	bd70      	pop	{r4, r5, r6, pc}
  404776:	bf00      	nop
  404778:	0040afac 	.word	0x0040afac
  40477c:	0040afac 	.word	0x0040afac
  404780:	0040afb4 	.word	0x0040afb4
  404784:	0040afac 	.word	0x0040afac

00404788 <iprintf>:
  404788:	b40f      	push	{r0, r1, r2, r3}
  40478a:	b500      	push	{lr}
  40478c:	4907      	ldr	r1, [pc, #28]	; (4047ac <iprintf+0x24>)
  40478e:	b083      	sub	sp, #12
  404790:	ab04      	add	r3, sp, #16
  404792:	6808      	ldr	r0, [r1, #0]
  404794:	f853 2b04 	ldr.w	r2, [r3], #4
  404798:	6881      	ldr	r1, [r0, #8]
  40479a:	9301      	str	r3, [sp, #4]
  40479c:	f001 ffac 	bl	4066f8 <_vfiprintf_r>
  4047a0:	b003      	add	sp, #12
  4047a2:	f85d eb04 	ldr.w	lr, [sp], #4
  4047a6:	b004      	add	sp, #16
  4047a8:	4770      	bx	lr
  4047aa:	bf00      	nop
  4047ac:	20400020 	.word	0x20400020

004047b0 <malloc>:
  4047b0:	4b02      	ldr	r3, [pc, #8]	; (4047bc <malloc+0xc>)
  4047b2:	4601      	mov	r1, r0
  4047b4:	6818      	ldr	r0, [r3, #0]
  4047b6:	f000 b803 	b.w	4047c0 <_malloc_r>
  4047ba:	bf00      	nop
  4047bc:	20400020 	.word	0x20400020

004047c0 <_malloc_r>:
  4047c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047c4:	f101 060b 	add.w	r6, r1, #11
  4047c8:	2e16      	cmp	r6, #22
  4047ca:	b083      	sub	sp, #12
  4047cc:	4605      	mov	r5, r0
  4047ce:	f240 809e 	bls.w	40490e <_malloc_r+0x14e>
  4047d2:	f036 0607 	bics.w	r6, r6, #7
  4047d6:	f100 80bd 	bmi.w	404954 <_malloc_r+0x194>
  4047da:	42b1      	cmp	r1, r6
  4047dc:	f200 80ba 	bhi.w	404954 <_malloc_r+0x194>
  4047e0:	f000 fb86 	bl	404ef0 <__malloc_lock>
  4047e4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4047e8:	f0c0 8293 	bcc.w	404d12 <_malloc_r+0x552>
  4047ec:	0a73      	lsrs	r3, r6, #9
  4047ee:	f000 80b8 	beq.w	404962 <_malloc_r+0x1a2>
  4047f2:	2b04      	cmp	r3, #4
  4047f4:	f200 8179 	bhi.w	404aea <_malloc_r+0x32a>
  4047f8:	09b3      	lsrs	r3, r6, #6
  4047fa:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4047fe:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404802:	00c3      	lsls	r3, r0, #3
  404804:	4fbf      	ldr	r7, [pc, #764]	; (404b04 <_malloc_r+0x344>)
  404806:	443b      	add	r3, r7
  404808:	f1a3 0108 	sub.w	r1, r3, #8
  40480c:	685c      	ldr	r4, [r3, #4]
  40480e:	42a1      	cmp	r1, r4
  404810:	d106      	bne.n	404820 <_malloc_r+0x60>
  404812:	e00c      	b.n	40482e <_malloc_r+0x6e>
  404814:	2a00      	cmp	r2, #0
  404816:	f280 80aa 	bge.w	40496e <_malloc_r+0x1ae>
  40481a:	68e4      	ldr	r4, [r4, #12]
  40481c:	42a1      	cmp	r1, r4
  40481e:	d006      	beq.n	40482e <_malloc_r+0x6e>
  404820:	6863      	ldr	r3, [r4, #4]
  404822:	f023 0303 	bic.w	r3, r3, #3
  404826:	1b9a      	subs	r2, r3, r6
  404828:	2a0f      	cmp	r2, #15
  40482a:	ddf3      	ble.n	404814 <_malloc_r+0x54>
  40482c:	4670      	mov	r0, lr
  40482e:	693c      	ldr	r4, [r7, #16]
  404830:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404b18 <_malloc_r+0x358>
  404834:	4574      	cmp	r4, lr
  404836:	f000 81ab 	beq.w	404b90 <_malloc_r+0x3d0>
  40483a:	6863      	ldr	r3, [r4, #4]
  40483c:	f023 0303 	bic.w	r3, r3, #3
  404840:	1b9a      	subs	r2, r3, r6
  404842:	2a0f      	cmp	r2, #15
  404844:	f300 8190 	bgt.w	404b68 <_malloc_r+0x3a8>
  404848:	2a00      	cmp	r2, #0
  40484a:	f8c7 e014 	str.w	lr, [r7, #20]
  40484e:	f8c7 e010 	str.w	lr, [r7, #16]
  404852:	f280 809d 	bge.w	404990 <_malloc_r+0x1d0>
  404856:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40485a:	f080 8161 	bcs.w	404b20 <_malloc_r+0x360>
  40485e:	08db      	lsrs	r3, r3, #3
  404860:	f103 0c01 	add.w	ip, r3, #1
  404864:	1099      	asrs	r1, r3, #2
  404866:	687a      	ldr	r2, [r7, #4]
  404868:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40486c:	f8c4 8008 	str.w	r8, [r4, #8]
  404870:	2301      	movs	r3, #1
  404872:	408b      	lsls	r3, r1
  404874:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404878:	4313      	orrs	r3, r2
  40487a:	3908      	subs	r1, #8
  40487c:	60e1      	str	r1, [r4, #12]
  40487e:	607b      	str	r3, [r7, #4]
  404880:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404884:	f8c8 400c 	str.w	r4, [r8, #12]
  404888:	1082      	asrs	r2, r0, #2
  40488a:	2401      	movs	r4, #1
  40488c:	4094      	lsls	r4, r2
  40488e:	429c      	cmp	r4, r3
  404890:	f200 808b 	bhi.w	4049aa <_malloc_r+0x1ea>
  404894:	421c      	tst	r4, r3
  404896:	d106      	bne.n	4048a6 <_malloc_r+0xe6>
  404898:	f020 0003 	bic.w	r0, r0, #3
  40489c:	0064      	lsls	r4, r4, #1
  40489e:	421c      	tst	r4, r3
  4048a0:	f100 0004 	add.w	r0, r0, #4
  4048a4:	d0fa      	beq.n	40489c <_malloc_r+0xdc>
  4048a6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4048aa:	46cc      	mov	ip, r9
  4048ac:	4680      	mov	r8, r0
  4048ae:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4048b2:	459c      	cmp	ip, r3
  4048b4:	d107      	bne.n	4048c6 <_malloc_r+0x106>
  4048b6:	e16d      	b.n	404b94 <_malloc_r+0x3d4>
  4048b8:	2a00      	cmp	r2, #0
  4048ba:	f280 817b 	bge.w	404bb4 <_malloc_r+0x3f4>
  4048be:	68db      	ldr	r3, [r3, #12]
  4048c0:	459c      	cmp	ip, r3
  4048c2:	f000 8167 	beq.w	404b94 <_malloc_r+0x3d4>
  4048c6:	6859      	ldr	r1, [r3, #4]
  4048c8:	f021 0103 	bic.w	r1, r1, #3
  4048cc:	1b8a      	subs	r2, r1, r6
  4048ce:	2a0f      	cmp	r2, #15
  4048d0:	ddf2      	ble.n	4048b8 <_malloc_r+0xf8>
  4048d2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4048d6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4048da:	9300      	str	r3, [sp, #0]
  4048dc:	199c      	adds	r4, r3, r6
  4048de:	4628      	mov	r0, r5
  4048e0:	f046 0601 	orr.w	r6, r6, #1
  4048e4:	f042 0501 	orr.w	r5, r2, #1
  4048e8:	605e      	str	r6, [r3, #4]
  4048ea:	f8c8 c00c 	str.w	ip, [r8, #12]
  4048ee:	f8cc 8008 	str.w	r8, [ip, #8]
  4048f2:	617c      	str	r4, [r7, #20]
  4048f4:	613c      	str	r4, [r7, #16]
  4048f6:	f8c4 e00c 	str.w	lr, [r4, #12]
  4048fa:	f8c4 e008 	str.w	lr, [r4, #8]
  4048fe:	6065      	str	r5, [r4, #4]
  404900:	505a      	str	r2, [r3, r1]
  404902:	f000 fafb 	bl	404efc <__malloc_unlock>
  404906:	9b00      	ldr	r3, [sp, #0]
  404908:	f103 0408 	add.w	r4, r3, #8
  40490c:	e01e      	b.n	40494c <_malloc_r+0x18c>
  40490e:	2910      	cmp	r1, #16
  404910:	d820      	bhi.n	404954 <_malloc_r+0x194>
  404912:	f000 faed 	bl	404ef0 <__malloc_lock>
  404916:	2610      	movs	r6, #16
  404918:	2318      	movs	r3, #24
  40491a:	2002      	movs	r0, #2
  40491c:	4f79      	ldr	r7, [pc, #484]	; (404b04 <_malloc_r+0x344>)
  40491e:	443b      	add	r3, r7
  404920:	f1a3 0208 	sub.w	r2, r3, #8
  404924:	685c      	ldr	r4, [r3, #4]
  404926:	4294      	cmp	r4, r2
  404928:	f000 813d 	beq.w	404ba6 <_malloc_r+0x3e6>
  40492c:	6863      	ldr	r3, [r4, #4]
  40492e:	68e1      	ldr	r1, [r4, #12]
  404930:	68a6      	ldr	r6, [r4, #8]
  404932:	f023 0303 	bic.w	r3, r3, #3
  404936:	4423      	add	r3, r4
  404938:	4628      	mov	r0, r5
  40493a:	685a      	ldr	r2, [r3, #4]
  40493c:	60f1      	str	r1, [r6, #12]
  40493e:	f042 0201 	orr.w	r2, r2, #1
  404942:	608e      	str	r6, [r1, #8]
  404944:	605a      	str	r2, [r3, #4]
  404946:	f000 fad9 	bl	404efc <__malloc_unlock>
  40494a:	3408      	adds	r4, #8
  40494c:	4620      	mov	r0, r4
  40494e:	b003      	add	sp, #12
  404950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404954:	2400      	movs	r4, #0
  404956:	230c      	movs	r3, #12
  404958:	4620      	mov	r0, r4
  40495a:	602b      	str	r3, [r5, #0]
  40495c:	b003      	add	sp, #12
  40495e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404962:	2040      	movs	r0, #64	; 0x40
  404964:	f44f 7300 	mov.w	r3, #512	; 0x200
  404968:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40496c:	e74a      	b.n	404804 <_malloc_r+0x44>
  40496e:	4423      	add	r3, r4
  404970:	68e1      	ldr	r1, [r4, #12]
  404972:	685a      	ldr	r2, [r3, #4]
  404974:	68a6      	ldr	r6, [r4, #8]
  404976:	f042 0201 	orr.w	r2, r2, #1
  40497a:	60f1      	str	r1, [r6, #12]
  40497c:	4628      	mov	r0, r5
  40497e:	608e      	str	r6, [r1, #8]
  404980:	605a      	str	r2, [r3, #4]
  404982:	f000 fabb 	bl	404efc <__malloc_unlock>
  404986:	3408      	adds	r4, #8
  404988:	4620      	mov	r0, r4
  40498a:	b003      	add	sp, #12
  40498c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404990:	4423      	add	r3, r4
  404992:	4628      	mov	r0, r5
  404994:	685a      	ldr	r2, [r3, #4]
  404996:	f042 0201 	orr.w	r2, r2, #1
  40499a:	605a      	str	r2, [r3, #4]
  40499c:	f000 faae 	bl	404efc <__malloc_unlock>
  4049a0:	3408      	adds	r4, #8
  4049a2:	4620      	mov	r0, r4
  4049a4:	b003      	add	sp, #12
  4049a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049aa:	68bc      	ldr	r4, [r7, #8]
  4049ac:	6863      	ldr	r3, [r4, #4]
  4049ae:	f023 0803 	bic.w	r8, r3, #3
  4049b2:	45b0      	cmp	r8, r6
  4049b4:	d304      	bcc.n	4049c0 <_malloc_r+0x200>
  4049b6:	eba8 0306 	sub.w	r3, r8, r6
  4049ba:	2b0f      	cmp	r3, #15
  4049bc:	f300 8085 	bgt.w	404aca <_malloc_r+0x30a>
  4049c0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404b1c <_malloc_r+0x35c>
  4049c4:	4b50      	ldr	r3, [pc, #320]	; (404b08 <_malloc_r+0x348>)
  4049c6:	f8d9 2000 	ldr.w	r2, [r9]
  4049ca:	681b      	ldr	r3, [r3, #0]
  4049cc:	3201      	adds	r2, #1
  4049ce:	4433      	add	r3, r6
  4049d0:	eb04 0a08 	add.w	sl, r4, r8
  4049d4:	f000 8155 	beq.w	404c82 <_malloc_r+0x4c2>
  4049d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4049dc:	330f      	adds	r3, #15
  4049de:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4049e2:	f02b 0b0f 	bic.w	fp, fp, #15
  4049e6:	4659      	mov	r1, fp
  4049e8:	4628      	mov	r0, r5
  4049ea:	f000 fa8d 	bl	404f08 <_sbrk_r>
  4049ee:	1c41      	adds	r1, r0, #1
  4049f0:	4602      	mov	r2, r0
  4049f2:	f000 80fc 	beq.w	404bee <_malloc_r+0x42e>
  4049f6:	4582      	cmp	sl, r0
  4049f8:	f200 80f7 	bhi.w	404bea <_malloc_r+0x42a>
  4049fc:	4b43      	ldr	r3, [pc, #268]	; (404b0c <_malloc_r+0x34c>)
  4049fe:	6819      	ldr	r1, [r3, #0]
  404a00:	4459      	add	r1, fp
  404a02:	6019      	str	r1, [r3, #0]
  404a04:	f000 814d 	beq.w	404ca2 <_malloc_r+0x4e2>
  404a08:	f8d9 0000 	ldr.w	r0, [r9]
  404a0c:	3001      	adds	r0, #1
  404a0e:	bf1b      	ittet	ne
  404a10:	eba2 0a0a 	subne.w	sl, r2, sl
  404a14:	4451      	addne	r1, sl
  404a16:	f8c9 2000 	streq.w	r2, [r9]
  404a1a:	6019      	strne	r1, [r3, #0]
  404a1c:	f012 0107 	ands.w	r1, r2, #7
  404a20:	f000 8115 	beq.w	404c4e <_malloc_r+0x48e>
  404a24:	f1c1 0008 	rsb	r0, r1, #8
  404a28:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404a2c:	4402      	add	r2, r0
  404a2e:	3108      	adds	r1, #8
  404a30:	eb02 090b 	add.w	r9, r2, fp
  404a34:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404a38:	eba1 0909 	sub.w	r9, r1, r9
  404a3c:	4649      	mov	r1, r9
  404a3e:	4628      	mov	r0, r5
  404a40:	9301      	str	r3, [sp, #4]
  404a42:	9200      	str	r2, [sp, #0]
  404a44:	f000 fa60 	bl	404f08 <_sbrk_r>
  404a48:	1c43      	adds	r3, r0, #1
  404a4a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404a4e:	f000 8143 	beq.w	404cd8 <_malloc_r+0x518>
  404a52:	1a80      	subs	r0, r0, r2
  404a54:	4448      	add	r0, r9
  404a56:	f040 0001 	orr.w	r0, r0, #1
  404a5a:	6819      	ldr	r1, [r3, #0]
  404a5c:	60ba      	str	r2, [r7, #8]
  404a5e:	4449      	add	r1, r9
  404a60:	42bc      	cmp	r4, r7
  404a62:	6050      	str	r0, [r2, #4]
  404a64:	6019      	str	r1, [r3, #0]
  404a66:	d017      	beq.n	404a98 <_malloc_r+0x2d8>
  404a68:	f1b8 0f0f 	cmp.w	r8, #15
  404a6c:	f240 80fb 	bls.w	404c66 <_malloc_r+0x4a6>
  404a70:	6860      	ldr	r0, [r4, #4]
  404a72:	f1a8 020c 	sub.w	r2, r8, #12
  404a76:	f022 0207 	bic.w	r2, r2, #7
  404a7a:	eb04 0e02 	add.w	lr, r4, r2
  404a7e:	f000 0001 	and.w	r0, r0, #1
  404a82:	f04f 0c05 	mov.w	ip, #5
  404a86:	4310      	orrs	r0, r2
  404a88:	2a0f      	cmp	r2, #15
  404a8a:	6060      	str	r0, [r4, #4]
  404a8c:	f8ce c004 	str.w	ip, [lr, #4]
  404a90:	f8ce c008 	str.w	ip, [lr, #8]
  404a94:	f200 8117 	bhi.w	404cc6 <_malloc_r+0x506>
  404a98:	4b1d      	ldr	r3, [pc, #116]	; (404b10 <_malloc_r+0x350>)
  404a9a:	68bc      	ldr	r4, [r7, #8]
  404a9c:	681a      	ldr	r2, [r3, #0]
  404a9e:	4291      	cmp	r1, r2
  404aa0:	bf88      	it	hi
  404aa2:	6019      	strhi	r1, [r3, #0]
  404aa4:	4b1b      	ldr	r3, [pc, #108]	; (404b14 <_malloc_r+0x354>)
  404aa6:	681a      	ldr	r2, [r3, #0]
  404aa8:	4291      	cmp	r1, r2
  404aaa:	6862      	ldr	r2, [r4, #4]
  404aac:	bf88      	it	hi
  404aae:	6019      	strhi	r1, [r3, #0]
  404ab0:	f022 0203 	bic.w	r2, r2, #3
  404ab4:	4296      	cmp	r6, r2
  404ab6:	eba2 0306 	sub.w	r3, r2, r6
  404aba:	d801      	bhi.n	404ac0 <_malloc_r+0x300>
  404abc:	2b0f      	cmp	r3, #15
  404abe:	dc04      	bgt.n	404aca <_malloc_r+0x30a>
  404ac0:	4628      	mov	r0, r5
  404ac2:	f000 fa1b 	bl	404efc <__malloc_unlock>
  404ac6:	2400      	movs	r4, #0
  404ac8:	e740      	b.n	40494c <_malloc_r+0x18c>
  404aca:	19a2      	adds	r2, r4, r6
  404acc:	f043 0301 	orr.w	r3, r3, #1
  404ad0:	f046 0601 	orr.w	r6, r6, #1
  404ad4:	6066      	str	r6, [r4, #4]
  404ad6:	4628      	mov	r0, r5
  404ad8:	60ba      	str	r2, [r7, #8]
  404ada:	6053      	str	r3, [r2, #4]
  404adc:	f000 fa0e 	bl	404efc <__malloc_unlock>
  404ae0:	3408      	adds	r4, #8
  404ae2:	4620      	mov	r0, r4
  404ae4:	b003      	add	sp, #12
  404ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404aea:	2b14      	cmp	r3, #20
  404aec:	d971      	bls.n	404bd2 <_malloc_r+0x412>
  404aee:	2b54      	cmp	r3, #84	; 0x54
  404af0:	f200 80a3 	bhi.w	404c3a <_malloc_r+0x47a>
  404af4:	0b33      	lsrs	r3, r6, #12
  404af6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404afa:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404afe:	00c3      	lsls	r3, r0, #3
  404b00:	e680      	b.n	404804 <_malloc_r+0x44>
  404b02:	bf00      	nop
  404b04:	20400450 	.word	0x20400450
  404b08:	2040c7b0 	.word	0x2040c7b0
  404b0c:	2040c780 	.word	0x2040c780
  404b10:	2040c7a8 	.word	0x2040c7a8
  404b14:	2040c7ac 	.word	0x2040c7ac
  404b18:	20400458 	.word	0x20400458
  404b1c:	20400858 	.word	0x20400858
  404b20:	0a5a      	lsrs	r2, r3, #9
  404b22:	2a04      	cmp	r2, #4
  404b24:	d95b      	bls.n	404bde <_malloc_r+0x41e>
  404b26:	2a14      	cmp	r2, #20
  404b28:	f200 80ae 	bhi.w	404c88 <_malloc_r+0x4c8>
  404b2c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404b30:	00c9      	lsls	r1, r1, #3
  404b32:	325b      	adds	r2, #91	; 0x5b
  404b34:	eb07 0c01 	add.w	ip, r7, r1
  404b38:	5879      	ldr	r1, [r7, r1]
  404b3a:	f1ac 0c08 	sub.w	ip, ip, #8
  404b3e:	458c      	cmp	ip, r1
  404b40:	f000 8088 	beq.w	404c54 <_malloc_r+0x494>
  404b44:	684a      	ldr	r2, [r1, #4]
  404b46:	f022 0203 	bic.w	r2, r2, #3
  404b4a:	4293      	cmp	r3, r2
  404b4c:	d273      	bcs.n	404c36 <_malloc_r+0x476>
  404b4e:	6889      	ldr	r1, [r1, #8]
  404b50:	458c      	cmp	ip, r1
  404b52:	d1f7      	bne.n	404b44 <_malloc_r+0x384>
  404b54:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404b58:	687b      	ldr	r3, [r7, #4]
  404b5a:	60e2      	str	r2, [r4, #12]
  404b5c:	f8c4 c008 	str.w	ip, [r4, #8]
  404b60:	6094      	str	r4, [r2, #8]
  404b62:	f8cc 400c 	str.w	r4, [ip, #12]
  404b66:	e68f      	b.n	404888 <_malloc_r+0xc8>
  404b68:	19a1      	adds	r1, r4, r6
  404b6a:	f046 0c01 	orr.w	ip, r6, #1
  404b6e:	f042 0601 	orr.w	r6, r2, #1
  404b72:	f8c4 c004 	str.w	ip, [r4, #4]
  404b76:	4628      	mov	r0, r5
  404b78:	6179      	str	r1, [r7, #20]
  404b7a:	6139      	str	r1, [r7, #16]
  404b7c:	f8c1 e00c 	str.w	lr, [r1, #12]
  404b80:	f8c1 e008 	str.w	lr, [r1, #8]
  404b84:	604e      	str	r6, [r1, #4]
  404b86:	50e2      	str	r2, [r4, r3]
  404b88:	f000 f9b8 	bl	404efc <__malloc_unlock>
  404b8c:	3408      	adds	r4, #8
  404b8e:	e6dd      	b.n	40494c <_malloc_r+0x18c>
  404b90:	687b      	ldr	r3, [r7, #4]
  404b92:	e679      	b.n	404888 <_malloc_r+0xc8>
  404b94:	f108 0801 	add.w	r8, r8, #1
  404b98:	f018 0f03 	tst.w	r8, #3
  404b9c:	f10c 0c08 	add.w	ip, ip, #8
  404ba0:	f47f ae85 	bne.w	4048ae <_malloc_r+0xee>
  404ba4:	e02d      	b.n	404c02 <_malloc_r+0x442>
  404ba6:	68dc      	ldr	r4, [r3, #12]
  404ba8:	42a3      	cmp	r3, r4
  404baa:	bf08      	it	eq
  404bac:	3002      	addeq	r0, #2
  404bae:	f43f ae3e 	beq.w	40482e <_malloc_r+0x6e>
  404bb2:	e6bb      	b.n	40492c <_malloc_r+0x16c>
  404bb4:	4419      	add	r1, r3
  404bb6:	461c      	mov	r4, r3
  404bb8:	684a      	ldr	r2, [r1, #4]
  404bba:	68db      	ldr	r3, [r3, #12]
  404bbc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404bc0:	f042 0201 	orr.w	r2, r2, #1
  404bc4:	604a      	str	r2, [r1, #4]
  404bc6:	4628      	mov	r0, r5
  404bc8:	60f3      	str	r3, [r6, #12]
  404bca:	609e      	str	r6, [r3, #8]
  404bcc:	f000 f996 	bl	404efc <__malloc_unlock>
  404bd0:	e6bc      	b.n	40494c <_malloc_r+0x18c>
  404bd2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404bd6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404bda:	00c3      	lsls	r3, r0, #3
  404bdc:	e612      	b.n	404804 <_malloc_r+0x44>
  404bde:	099a      	lsrs	r2, r3, #6
  404be0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404be4:	00c9      	lsls	r1, r1, #3
  404be6:	3238      	adds	r2, #56	; 0x38
  404be8:	e7a4      	b.n	404b34 <_malloc_r+0x374>
  404bea:	42bc      	cmp	r4, r7
  404bec:	d054      	beq.n	404c98 <_malloc_r+0x4d8>
  404bee:	68bc      	ldr	r4, [r7, #8]
  404bf0:	6862      	ldr	r2, [r4, #4]
  404bf2:	f022 0203 	bic.w	r2, r2, #3
  404bf6:	e75d      	b.n	404ab4 <_malloc_r+0x2f4>
  404bf8:	f859 3908 	ldr.w	r3, [r9], #-8
  404bfc:	4599      	cmp	r9, r3
  404bfe:	f040 8086 	bne.w	404d0e <_malloc_r+0x54e>
  404c02:	f010 0f03 	tst.w	r0, #3
  404c06:	f100 30ff 	add.w	r0, r0, #4294967295
  404c0a:	d1f5      	bne.n	404bf8 <_malloc_r+0x438>
  404c0c:	687b      	ldr	r3, [r7, #4]
  404c0e:	ea23 0304 	bic.w	r3, r3, r4
  404c12:	607b      	str	r3, [r7, #4]
  404c14:	0064      	lsls	r4, r4, #1
  404c16:	429c      	cmp	r4, r3
  404c18:	f63f aec7 	bhi.w	4049aa <_malloc_r+0x1ea>
  404c1c:	2c00      	cmp	r4, #0
  404c1e:	f43f aec4 	beq.w	4049aa <_malloc_r+0x1ea>
  404c22:	421c      	tst	r4, r3
  404c24:	4640      	mov	r0, r8
  404c26:	f47f ae3e 	bne.w	4048a6 <_malloc_r+0xe6>
  404c2a:	0064      	lsls	r4, r4, #1
  404c2c:	421c      	tst	r4, r3
  404c2e:	f100 0004 	add.w	r0, r0, #4
  404c32:	d0fa      	beq.n	404c2a <_malloc_r+0x46a>
  404c34:	e637      	b.n	4048a6 <_malloc_r+0xe6>
  404c36:	468c      	mov	ip, r1
  404c38:	e78c      	b.n	404b54 <_malloc_r+0x394>
  404c3a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404c3e:	d815      	bhi.n	404c6c <_malloc_r+0x4ac>
  404c40:	0bf3      	lsrs	r3, r6, #15
  404c42:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404c46:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404c4a:	00c3      	lsls	r3, r0, #3
  404c4c:	e5da      	b.n	404804 <_malloc_r+0x44>
  404c4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404c52:	e6ed      	b.n	404a30 <_malloc_r+0x270>
  404c54:	687b      	ldr	r3, [r7, #4]
  404c56:	1092      	asrs	r2, r2, #2
  404c58:	2101      	movs	r1, #1
  404c5a:	fa01 f202 	lsl.w	r2, r1, r2
  404c5e:	4313      	orrs	r3, r2
  404c60:	607b      	str	r3, [r7, #4]
  404c62:	4662      	mov	r2, ip
  404c64:	e779      	b.n	404b5a <_malloc_r+0x39a>
  404c66:	2301      	movs	r3, #1
  404c68:	6053      	str	r3, [r2, #4]
  404c6a:	e729      	b.n	404ac0 <_malloc_r+0x300>
  404c6c:	f240 5254 	movw	r2, #1364	; 0x554
  404c70:	4293      	cmp	r3, r2
  404c72:	d822      	bhi.n	404cba <_malloc_r+0x4fa>
  404c74:	0cb3      	lsrs	r3, r6, #18
  404c76:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404c7a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404c7e:	00c3      	lsls	r3, r0, #3
  404c80:	e5c0      	b.n	404804 <_malloc_r+0x44>
  404c82:	f103 0b10 	add.w	fp, r3, #16
  404c86:	e6ae      	b.n	4049e6 <_malloc_r+0x226>
  404c88:	2a54      	cmp	r2, #84	; 0x54
  404c8a:	d829      	bhi.n	404ce0 <_malloc_r+0x520>
  404c8c:	0b1a      	lsrs	r2, r3, #12
  404c8e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404c92:	00c9      	lsls	r1, r1, #3
  404c94:	326e      	adds	r2, #110	; 0x6e
  404c96:	e74d      	b.n	404b34 <_malloc_r+0x374>
  404c98:	4b20      	ldr	r3, [pc, #128]	; (404d1c <_malloc_r+0x55c>)
  404c9a:	6819      	ldr	r1, [r3, #0]
  404c9c:	4459      	add	r1, fp
  404c9e:	6019      	str	r1, [r3, #0]
  404ca0:	e6b2      	b.n	404a08 <_malloc_r+0x248>
  404ca2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404ca6:	2800      	cmp	r0, #0
  404ca8:	f47f aeae 	bne.w	404a08 <_malloc_r+0x248>
  404cac:	eb08 030b 	add.w	r3, r8, fp
  404cb0:	68ba      	ldr	r2, [r7, #8]
  404cb2:	f043 0301 	orr.w	r3, r3, #1
  404cb6:	6053      	str	r3, [r2, #4]
  404cb8:	e6ee      	b.n	404a98 <_malloc_r+0x2d8>
  404cba:	207f      	movs	r0, #127	; 0x7f
  404cbc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404cc0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404cc4:	e59e      	b.n	404804 <_malloc_r+0x44>
  404cc6:	f104 0108 	add.w	r1, r4, #8
  404cca:	4628      	mov	r0, r5
  404ccc:	9300      	str	r3, [sp, #0]
  404cce:	f003 fdef 	bl	4088b0 <_free_r>
  404cd2:	9b00      	ldr	r3, [sp, #0]
  404cd4:	6819      	ldr	r1, [r3, #0]
  404cd6:	e6df      	b.n	404a98 <_malloc_r+0x2d8>
  404cd8:	2001      	movs	r0, #1
  404cda:	f04f 0900 	mov.w	r9, #0
  404cde:	e6bc      	b.n	404a5a <_malloc_r+0x29a>
  404ce0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404ce4:	d805      	bhi.n	404cf2 <_malloc_r+0x532>
  404ce6:	0bda      	lsrs	r2, r3, #15
  404ce8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404cec:	00c9      	lsls	r1, r1, #3
  404cee:	3277      	adds	r2, #119	; 0x77
  404cf0:	e720      	b.n	404b34 <_malloc_r+0x374>
  404cf2:	f240 5154 	movw	r1, #1364	; 0x554
  404cf6:	428a      	cmp	r2, r1
  404cf8:	d805      	bhi.n	404d06 <_malloc_r+0x546>
  404cfa:	0c9a      	lsrs	r2, r3, #18
  404cfc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404d00:	00c9      	lsls	r1, r1, #3
  404d02:	327c      	adds	r2, #124	; 0x7c
  404d04:	e716      	b.n	404b34 <_malloc_r+0x374>
  404d06:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404d0a:	227e      	movs	r2, #126	; 0x7e
  404d0c:	e712      	b.n	404b34 <_malloc_r+0x374>
  404d0e:	687b      	ldr	r3, [r7, #4]
  404d10:	e780      	b.n	404c14 <_malloc_r+0x454>
  404d12:	08f0      	lsrs	r0, r6, #3
  404d14:	f106 0308 	add.w	r3, r6, #8
  404d18:	e600      	b.n	40491c <_malloc_r+0x15c>
  404d1a:	bf00      	nop
  404d1c:	2040c780 	.word	0x2040c780

00404d20 <memcpy>:
  404d20:	4684      	mov	ip, r0
  404d22:	ea41 0300 	orr.w	r3, r1, r0
  404d26:	f013 0303 	ands.w	r3, r3, #3
  404d2a:	d16d      	bne.n	404e08 <memcpy+0xe8>
  404d2c:	3a40      	subs	r2, #64	; 0x40
  404d2e:	d341      	bcc.n	404db4 <memcpy+0x94>
  404d30:	f851 3b04 	ldr.w	r3, [r1], #4
  404d34:	f840 3b04 	str.w	r3, [r0], #4
  404d38:	f851 3b04 	ldr.w	r3, [r1], #4
  404d3c:	f840 3b04 	str.w	r3, [r0], #4
  404d40:	f851 3b04 	ldr.w	r3, [r1], #4
  404d44:	f840 3b04 	str.w	r3, [r0], #4
  404d48:	f851 3b04 	ldr.w	r3, [r1], #4
  404d4c:	f840 3b04 	str.w	r3, [r0], #4
  404d50:	f851 3b04 	ldr.w	r3, [r1], #4
  404d54:	f840 3b04 	str.w	r3, [r0], #4
  404d58:	f851 3b04 	ldr.w	r3, [r1], #4
  404d5c:	f840 3b04 	str.w	r3, [r0], #4
  404d60:	f851 3b04 	ldr.w	r3, [r1], #4
  404d64:	f840 3b04 	str.w	r3, [r0], #4
  404d68:	f851 3b04 	ldr.w	r3, [r1], #4
  404d6c:	f840 3b04 	str.w	r3, [r0], #4
  404d70:	f851 3b04 	ldr.w	r3, [r1], #4
  404d74:	f840 3b04 	str.w	r3, [r0], #4
  404d78:	f851 3b04 	ldr.w	r3, [r1], #4
  404d7c:	f840 3b04 	str.w	r3, [r0], #4
  404d80:	f851 3b04 	ldr.w	r3, [r1], #4
  404d84:	f840 3b04 	str.w	r3, [r0], #4
  404d88:	f851 3b04 	ldr.w	r3, [r1], #4
  404d8c:	f840 3b04 	str.w	r3, [r0], #4
  404d90:	f851 3b04 	ldr.w	r3, [r1], #4
  404d94:	f840 3b04 	str.w	r3, [r0], #4
  404d98:	f851 3b04 	ldr.w	r3, [r1], #4
  404d9c:	f840 3b04 	str.w	r3, [r0], #4
  404da0:	f851 3b04 	ldr.w	r3, [r1], #4
  404da4:	f840 3b04 	str.w	r3, [r0], #4
  404da8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dac:	f840 3b04 	str.w	r3, [r0], #4
  404db0:	3a40      	subs	r2, #64	; 0x40
  404db2:	d2bd      	bcs.n	404d30 <memcpy+0x10>
  404db4:	3230      	adds	r2, #48	; 0x30
  404db6:	d311      	bcc.n	404ddc <memcpy+0xbc>
  404db8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dbc:	f840 3b04 	str.w	r3, [r0], #4
  404dc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404dc4:	f840 3b04 	str.w	r3, [r0], #4
  404dc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dcc:	f840 3b04 	str.w	r3, [r0], #4
  404dd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404dd4:	f840 3b04 	str.w	r3, [r0], #4
  404dd8:	3a10      	subs	r2, #16
  404dda:	d2ed      	bcs.n	404db8 <memcpy+0x98>
  404ddc:	320c      	adds	r2, #12
  404dde:	d305      	bcc.n	404dec <memcpy+0xcc>
  404de0:	f851 3b04 	ldr.w	r3, [r1], #4
  404de4:	f840 3b04 	str.w	r3, [r0], #4
  404de8:	3a04      	subs	r2, #4
  404dea:	d2f9      	bcs.n	404de0 <memcpy+0xc0>
  404dec:	3204      	adds	r2, #4
  404dee:	d008      	beq.n	404e02 <memcpy+0xe2>
  404df0:	07d2      	lsls	r2, r2, #31
  404df2:	bf1c      	itt	ne
  404df4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404df8:	f800 3b01 	strbne.w	r3, [r0], #1
  404dfc:	d301      	bcc.n	404e02 <memcpy+0xe2>
  404dfe:	880b      	ldrh	r3, [r1, #0]
  404e00:	8003      	strh	r3, [r0, #0]
  404e02:	4660      	mov	r0, ip
  404e04:	4770      	bx	lr
  404e06:	bf00      	nop
  404e08:	2a08      	cmp	r2, #8
  404e0a:	d313      	bcc.n	404e34 <memcpy+0x114>
  404e0c:	078b      	lsls	r3, r1, #30
  404e0e:	d08d      	beq.n	404d2c <memcpy+0xc>
  404e10:	f010 0303 	ands.w	r3, r0, #3
  404e14:	d08a      	beq.n	404d2c <memcpy+0xc>
  404e16:	f1c3 0304 	rsb	r3, r3, #4
  404e1a:	1ad2      	subs	r2, r2, r3
  404e1c:	07db      	lsls	r3, r3, #31
  404e1e:	bf1c      	itt	ne
  404e20:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404e24:	f800 3b01 	strbne.w	r3, [r0], #1
  404e28:	d380      	bcc.n	404d2c <memcpy+0xc>
  404e2a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404e2e:	f820 3b02 	strh.w	r3, [r0], #2
  404e32:	e77b      	b.n	404d2c <memcpy+0xc>
  404e34:	3a04      	subs	r2, #4
  404e36:	d3d9      	bcc.n	404dec <memcpy+0xcc>
  404e38:	3a01      	subs	r2, #1
  404e3a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404e3e:	f800 3b01 	strb.w	r3, [r0], #1
  404e42:	d2f9      	bcs.n	404e38 <memcpy+0x118>
  404e44:	780b      	ldrb	r3, [r1, #0]
  404e46:	7003      	strb	r3, [r0, #0]
  404e48:	784b      	ldrb	r3, [r1, #1]
  404e4a:	7043      	strb	r3, [r0, #1]
  404e4c:	788b      	ldrb	r3, [r1, #2]
  404e4e:	7083      	strb	r3, [r0, #2]
  404e50:	4660      	mov	r0, ip
  404e52:	4770      	bx	lr

00404e54 <memset>:
  404e54:	b470      	push	{r4, r5, r6}
  404e56:	0786      	lsls	r6, r0, #30
  404e58:	d046      	beq.n	404ee8 <memset+0x94>
  404e5a:	1e54      	subs	r4, r2, #1
  404e5c:	2a00      	cmp	r2, #0
  404e5e:	d041      	beq.n	404ee4 <memset+0x90>
  404e60:	b2ca      	uxtb	r2, r1
  404e62:	4603      	mov	r3, r0
  404e64:	e002      	b.n	404e6c <memset+0x18>
  404e66:	f114 34ff 	adds.w	r4, r4, #4294967295
  404e6a:	d33b      	bcc.n	404ee4 <memset+0x90>
  404e6c:	f803 2b01 	strb.w	r2, [r3], #1
  404e70:	079d      	lsls	r5, r3, #30
  404e72:	d1f8      	bne.n	404e66 <memset+0x12>
  404e74:	2c03      	cmp	r4, #3
  404e76:	d92e      	bls.n	404ed6 <memset+0x82>
  404e78:	b2cd      	uxtb	r5, r1
  404e7a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404e7e:	2c0f      	cmp	r4, #15
  404e80:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404e84:	d919      	bls.n	404eba <memset+0x66>
  404e86:	f103 0210 	add.w	r2, r3, #16
  404e8a:	4626      	mov	r6, r4
  404e8c:	3e10      	subs	r6, #16
  404e8e:	2e0f      	cmp	r6, #15
  404e90:	f842 5c10 	str.w	r5, [r2, #-16]
  404e94:	f842 5c0c 	str.w	r5, [r2, #-12]
  404e98:	f842 5c08 	str.w	r5, [r2, #-8]
  404e9c:	f842 5c04 	str.w	r5, [r2, #-4]
  404ea0:	f102 0210 	add.w	r2, r2, #16
  404ea4:	d8f2      	bhi.n	404e8c <memset+0x38>
  404ea6:	f1a4 0210 	sub.w	r2, r4, #16
  404eaa:	f022 020f 	bic.w	r2, r2, #15
  404eae:	f004 040f 	and.w	r4, r4, #15
  404eb2:	3210      	adds	r2, #16
  404eb4:	2c03      	cmp	r4, #3
  404eb6:	4413      	add	r3, r2
  404eb8:	d90d      	bls.n	404ed6 <memset+0x82>
  404eba:	461e      	mov	r6, r3
  404ebc:	4622      	mov	r2, r4
  404ebe:	3a04      	subs	r2, #4
  404ec0:	2a03      	cmp	r2, #3
  404ec2:	f846 5b04 	str.w	r5, [r6], #4
  404ec6:	d8fa      	bhi.n	404ebe <memset+0x6a>
  404ec8:	1f22      	subs	r2, r4, #4
  404eca:	f022 0203 	bic.w	r2, r2, #3
  404ece:	3204      	adds	r2, #4
  404ed0:	4413      	add	r3, r2
  404ed2:	f004 0403 	and.w	r4, r4, #3
  404ed6:	b12c      	cbz	r4, 404ee4 <memset+0x90>
  404ed8:	b2c9      	uxtb	r1, r1
  404eda:	441c      	add	r4, r3
  404edc:	f803 1b01 	strb.w	r1, [r3], #1
  404ee0:	429c      	cmp	r4, r3
  404ee2:	d1fb      	bne.n	404edc <memset+0x88>
  404ee4:	bc70      	pop	{r4, r5, r6}
  404ee6:	4770      	bx	lr
  404ee8:	4614      	mov	r4, r2
  404eea:	4603      	mov	r3, r0
  404eec:	e7c2      	b.n	404e74 <memset+0x20>
  404eee:	bf00      	nop

00404ef0 <__malloc_lock>:
  404ef0:	4801      	ldr	r0, [pc, #4]	; (404ef8 <__malloc_lock+0x8>)
  404ef2:	f003 bf85 	b.w	408e00 <__retarget_lock_acquire_recursive>
  404ef6:	bf00      	nop
  404ef8:	2040caac 	.word	0x2040caac

00404efc <__malloc_unlock>:
  404efc:	4801      	ldr	r0, [pc, #4]	; (404f04 <__malloc_unlock+0x8>)
  404efe:	f003 bf81 	b.w	408e04 <__retarget_lock_release_recursive>
  404f02:	bf00      	nop
  404f04:	2040caac 	.word	0x2040caac

00404f08 <_sbrk_r>:
  404f08:	b538      	push	{r3, r4, r5, lr}
  404f0a:	4c07      	ldr	r4, [pc, #28]	; (404f28 <_sbrk_r+0x20>)
  404f0c:	2300      	movs	r3, #0
  404f0e:	4605      	mov	r5, r0
  404f10:	4608      	mov	r0, r1
  404f12:	6023      	str	r3, [r4, #0]
  404f14:	f7fd f8aa 	bl	40206c <_sbrk>
  404f18:	1c43      	adds	r3, r0, #1
  404f1a:	d000      	beq.n	404f1e <_sbrk_r+0x16>
  404f1c:	bd38      	pop	{r3, r4, r5, pc}
  404f1e:	6823      	ldr	r3, [r4, #0]
  404f20:	2b00      	cmp	r3, #0
  404f22:	d0fb      	beq.n	404f1c <_sbrk_r+0x14>
  404f24:	602b      	str	r3, [r5, #0]
  404f26:	bd38      	pop	{r3, r4, r5, pc}
  404f28:	2040cac0 	.word	0x2040cac0

00404f2c <setbuf>:
  404f2c:	2900      	cmp	r1, #0
  404f2e:	bf0c      	ite	eq
  404f30:	2202      	moveq	r2, #2
  404f32:	2200      	movne	r2, #0
  404f34:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404f38:	f000 b800 	b.w	404f3c <setvbuf>

00404f3c <setvbuf>:
  404f3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404f40:	4c61      	ldr	r4, [pc, #388]	; (4050c8 <setvbuf+0x18c>)
  404f42:	6825      	ldr	r5, [r4, #0]
  404f44:	b083      	sub	sp, #12
  404f46:	4604      	mov	r4, r0
  404f48:	460f      	mov	r7, r1
  404f4a:	4690      	mov	r8, r2
  404f4c:	461e      	mov	r6, r3
  404f4e:	b115      	cbz	r5, 404f56 <setvbuf+0x1a>
  404f50:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404f52:	2b00      	cmp	r3, #0
  404f54:	d064      	beq.n	405020 <setvbuf+0xe4>
  404f56:	f1b8 0f02 	cmp.w	r8, #2
  404f5a:	d006      	beq.n	404f6a <setvbuf+0x2e>
  404f5c:	f1b8 0f01 	cmp.w	r8, #1
  404f60:	f200 809f 	bhi.w	4050a2 <setvbuf+0x166>
  404f64:	2e00      	cmp	r6, #0
  404f66:	f2c0 809c 	blt.w	4050a2 <setvbuf+0x166>
  404f6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404f6c:	07d8      	lsls	r0, r3, #31
  404f6e:	d534      	bpl.n	404fda <setvbuf+0x9e>
  404f70:	4621      	mov	r1, r4
  404f72:	4628      	mov	r0, r5
  404f74:	f003 fb1e 	bl	4085b4 <_fflush_r>
  404f78:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404f7a:	b141      	cbz	r1, 404f8e <setvbuf+0x52>
  404f7c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404f80:	4299      	cmp	r1, r3
  404f82:	d002      	beq.n	404f8a <setvbuf+0x4e>
  404f84:	4628      	mov	r0, r5
  404f86:	f003 fc93 	bl	4088b0 <_free_r>
  404f8a:	2300      	movs	r3, #0
  404f8c:	6323      	str	r3, [r4, #48]	; 0x30
  404f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404f92:	2200      	movs	r2, #0
  404f94:	61a2      	str	r2, [r4, #24]
  404f96:	6062      	str	r2, [r4, #4]
  404f98:	061a      	lsls	r2, r3, #24
  404f9a:	d43a      	bmi.n	405012 <setvbuf+0xd6>
  404f9c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404fa0:	f023 0303 	bic.w	r3, r3, #3
  404fa4:	f1b8 0f02 	cmp.w	r8, #2
  404fa8:	81a3      	strh	r3, [r4, #12]
  404faa:	d01d      	beq.n	404fe8 <setvbuf+0xac>
  404fac:	ab01      	add	r3, sp, #4
  404fae:	466a      	mov	r2, sp
  404fb0:	4621      	mov	r1, r4
  404fb2:	4628      	mov	r0, r5
  404fb4:	f003 ff28 	bl	408e08 <__swhatbuf_r>
  404fb8:	89a3      	ldrh	r3, [r4, #12]
  404fba:	4318      	orrs	r0, r3
  404fbc:	81a0      	strh	r0, [r4, #12]
  404fbe:	2e00      	cmp	r6, #0
  404fc0:	d132      	bne.n	405028 <setvbuf+0xec>
  404fc2:	9e00      	ldr	r6, [sp, #0]
  404fc4:	4630      	mov	r0, r6
  404fc6:	f7ff fbf3 	bl	4047b0 <malloc>
  404fca:	4607      	mov	r7, r0
  404fcc:	2800      	cmp	r0, #0
  404fce:	d06b      	beq.n	4050a8 <setvbuf+0x16c>
  404fd0:	89a3      	ldrh	r3, [r4, #12]
  404fd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404fd6:	81a3      	strh	r3, [r4, #12]
  404fd8:	e028      	b.n	40502c <setvbuf+0xf0>
  404fda:	89a3      	ldrh	r3, [r4, #12]
  404fdc:	0599      	lsls	r1, r3, #22
  404fde:	d4c7      	bmi.n	404f70 <setvbuf+0x34>
  404fe0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404fe2:	f003 ff0d 	bl	408e00 <__retarget_lock_acquire_recursive>
  404fe6:	e7c3      	b.n	404f70 <setvbuf+0x34>
  404fe8:	2500      	movs	r5, #0
  404fea:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404fec:	2600      	movs	r6, #0
  404fee:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404ff2:	f043 0302 	orr.w	r3, r3, #2
  404ff6:	2001      	movs	r0, #1
  404ff8:	60a6      	str	r6, [r4, #8]
  404ffa:	07ce      	lsls	r6, r1, #31
  404ffc:	81a3      	strh	r3, [r4, #12]
  404ffe:	6022      	str	r2, [r4, #0]
  405000:	6122      	str	r2, [r4, #16]
  405002:	6160      	str	r0, [r4, #20]
  405004:	d401      	bmi.n	40500a <setvbuf+0xce>
  405006:	0598      	lsls	r0, r3, #22
  405008:	d53e      	bpl.n	405088 <setvbuf+0x14c>
  40500a:	4628      	mov	r0, r5
  40500c:	b003      	add	sp, #12
  40500e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405012:	6921      	ldr	r1, [r4, #16]
  405014:	4628      	mov	r0, r5
  405016:	f003 fc4b 	bl	4088b0 <_free_r>
  40501a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40501e:	e7bd      	b.n	404f9c <setvbuf+0x60>
  405020:	4628      	mov	r0, r5
  405022:	f003 fb1f 	bl	408664 <__sinit>
  405026:	e796      	b.n	404f56 <setvbuf+0x1a>
  405028:	2f00      	cmp	r7, #0
  40502a:	d0cb      	beq.n	404fc4 <setvbuf+0x88>
  40502c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40502e:	2b00      	cmp	r3, #0
  405030:	d033      	beq.n	40509a <setvbuf+0x15e>
  405032:	9b00      	ldr	r3, [sp, #0]
  405034:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405038:	6027      	str	r7, [r4, #0]
  40503a:	429e      	cmp	r6, r3
  40503c:	bf1c      	itt	ne
  40503e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  405042:	81a2      	strhne	r2, [r4, #12]
  405044:	f1b8 0f01 	cmp.w	r8, #1
  405048:	bf04      	itt	eq
  40504a:	f042 0201 	orreq.w	r2, r2, #1
  40504e:	81a2      	strheq	r2, [r4, #12]
  405050:	b292      	uxth	r2, r2
  405052:	f012 0308 	ands.w	r3, r2, #8
  405056:	6127      	str	r7, [r4, #16]
  405058:	6166      	str	r6, [r4, #20]
  40505a:	d00e      	beq.n	40507a <setvbuf+0x13e>
  40505c:	07d1      	lsls	r1, r2, #31
  40505e:	d51a      	bpl.n	405096 <setvbuf+0x15a>
  405060:	6e65      	ldr	r5, [r4, #100]	; 0x64
  405062:	4276      	negs	r6, r6
  405064:	2300      	movs	r3, #0
  405066:	f015 0501 	ands.w	r5, r5, #1
  40506a:	61a6      	str	r6, [r4, #24]
  40506c:	60a3      	str	r3, [r4, #8]
  40506e:	d009      	beq.n	405084 <setvbuf+0x148>
  405070:	2500      	movs	r5, #0
  405072:	4628      	mov	r0, r5
  405074:	b003      	add	sp, #12
  405076:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40507a:	60a3      	str	r3, [r4, #8]
  40507c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40507e:	f015 0501 	ands.w	r5, r5, #1
  405082:	d1f5      	bne.n	405070 <setvbuf+0x134>
  405084:	0593      	lsls	r3, r2, #22
  405086:	d4c0      	bmi.n	40500a <setvbuf+0xce>
  405088:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40508a:	f003 febb 	bl	408e04 <__retarget_lock_release_recursive>
  40508e:	4628      	mov	r0, r5
  405090:	b003      	add	sp, #12
  405092:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405096:	60a6      	str	r6, [r4, #8]
  405098:	e7f0      	b.n	40507c <setvbuf+0x140>
  40509a:	4628      	mov	r0, r5
  40509c:	f003 fae2 	bl	408664 <__sinit>
  4050a0:	e7c7      	b.n	405032 <setvbuf+0xf6>
  4050a2:	f04f 35ff 	mov.w	r5, #4294967295
  4050a6:	e7b0      	b.n	40500a <setvbuf+0xce>
  4050a8:	f8dd 9000 	ldr.w	r9, [sp]
  4050ac:	45b1      	cmp	r9, r6
  4050ae:	d004      	beq.n	4050ba <setvbuf+0x17e>
  4050b0:	4648      	mov	r0, r9
  4050b2:	f7ff fb7d 	bl	4047b0 <malloc>
  4050b6:	4607      	mov	r7, r0
  4050b8:	b920      	cbnz	r0, 4050c4 <setvbuf+0x188>
  4050ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4050be:	f04f 35ff 	mov.w	r5, #4294967295
  4050c2:	e792      	b.n	404fea <setvbuf+0xae>
  4050c4:	464e      	mov	r6, r9
  4050c6:	e783      	b.n	404fd0 <setvbuf+0x94>
  4050c8:	20400020 	.word	0x20400020

004050cc <sprintf>:
  4050cc:	b40e      	push	{r1, r2, r3}
  4050ce:	b5f0      	push	{r4, r5, r6, r7, lr}
  4050d0:	b09c      	sub	sp, #112	; 0x70
  4050d2:	ab21      	add	r3, sp, #132	; 0x84
  4050d4:	490f      	ldr	r1, [pc, #60]	; (405114 <sprintf+0x48>)
  4050d6:	f853 2b04 	ldr.w	r2, [r3], #4
  4050da:	9301      	str	r3, [sp, #4]
  4050dc:	4605      	mov	r5, r0
  4050de:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4050e2:	6808      	ldr	r0, [r1, #0]
  4050e4:	9502      	str	r5, [sp, #8]
  4050e6:	f44f 7702 	mov.w	r7, #520	; 0x208
  4050ea:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4050ee:	a902      	add	r1, sp, #8
  4050f0:	9506      	str	r5, [sp, #24]
  4050f2:	f8ad 7014 	strh.w	r7, [sp, #20]
  4050f6:	9404      	str	r4, [sp, #16]
  4050f8:	9407      	str	r4, [sp, #28]
  4050fa:	f8ad 6016 	strh.w	r6, [sp, #22]
  4050fe:	f000 f88d 	bl	40521c <_svfprintf_r>
  405102:	9b02      	ldr	r3, [sp, #8]
  405104:	2200      	movs	r2, #0
  405106:	701a      	strb	r2, [r3, #0]
  405108:	b01c      	add	sp, #112	; 0x70
  40510a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40510e:	b003      	add	sp, #12
  405110:	4770      	bx	lr
  405112:	bf00      	nop
  405114:	20400020 	.word	0x20400020
	...

00405140 <strlen>:
  405140:	f890 f000 	pld	[r0]
  405144:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405148:	f020 0107 	bic.w	r1, r0, #7
  40514c:	f06f 0c00 	mvn.w	ip, #0
  405150:	f010 0407 	ands.w	r4, r0, #7
  405154:	f891 f020 	pld	[r1, #32]
  405158:	f040 8049 	bne.w	4051ee <strlen+0xae>
  40515c:	f04f 0400 	mov.w	r4, #0
  405160:	f06f 0007 	mvn.w	r0, #7
  405164:	e9d1 2300 	ldrd	r2, r3, [r1]
  405168:	f891 f040 	pld	[r1, #64]	; 0x40
  40516c:	f100 0008 	add.w	r0, r0, #8
  405170:	fa82 f24c 	uadd8	r2, r2, ip
  405174:	faa4 f28c 	sel	r2, r4, ip
  405178:	fa83 f34c 	uadd8	r3, r3, ip
  40517c:	faa2 f38c 	sel	r3, r2, ip
  405180:	bb4b      	cbnz	r3, 4051d6 <strlen+0x96>
  405182:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405186:	fa82 f24c 	uadd8	r2, r2, ip
  40518a:	f100 0008 	add.w	r0, r0, #8
  40518e:	faa4 f28c 	sel	r2, r4, ip
  405192:	fa83 f34c 	uadd8	r3, r3, ip
  405196:	faa2 f38c 	sel	r3, r2, ip
  40519a:	b9e3      	cbnz	r3, 4051d6 <strlen+0x96>
  40519c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4051a0:	fa82 f24c 	uadd8	r2, r2, ip
  4051a4:	f100 0008 	add.w	r0, r0, #8
  4051a8:	faa4 f28c 	sel	r2, r4, ip
  4051ac:	fa83 f34c 	uadd8	r3, r3, ip
  4051b0:	faa2 f38c 	sel	r3, r2, ip
  4051b4:	b97b      	cbnz	r3, 4051d6 <strlen+0x96>
  4051b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4051ba:	f101 0120 	add.w	r1, r1, #32
  4051be:	fa82 f24c 	uadd8	r2, r2, ip
  4051c2:	f100 0008 	add.w	r0, r0, #8
  4051c6:	faa4 f28c 	sel	r2, r4, ip
  4051ca:	fa83 f34c 	uadd8	r3, r3, ip
  4051ce:	faa2 f38c 	sel	r3, r2, ip
  4051d2:	2b00      	cmp	r3, #0
  4051d4:	d0c6      	beq.n	405164 <strlen+0x24>
  4051d6:	2a00      	cmp	r2, #0
  4051d8:	bf04      	itt	eq
  4051da:	3004      	addeq	r0, #4
  4051dc:	461a      	moveq	r2, r3
  4051de:	ba12      	rev	r2, r2
  4051e0:	fab2 f282 	clz	r2, r2
  4051e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4051e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4051ec:	4770      	bx	lr
  4051ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4051f2:	f004 0503 	and.w	r5, r4, #3
  4051f6:	f1c4 0000 	rsb	r0, r4, #0
  4051fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4051fe:	f014 0f04 	tst.w	r4, #4
  405202:	f891 f040 	pld	[r1, #64]	; 0x40
  405206:	fa0c f505 	lsl.w	r5, ip, r5
  40520a:	ea62 0205 	orn	r2, r2, r5
  40520e:	bf1c      	itt	ne
  405210:	ea63 0305 	ornne	r3, r3, r5
  405214:	4662      	movne	r2, ip
  405216:	f04f 0400 	mov.w	r4, #0
  40521a:	e7a9      	b.n	405170 <strlen+0x30>

0040521c <_svfprintf_r>:
  40521c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405220:	b0c3      	sub	sp, #268	; 0x10c
  405222:	460c      	mov	r4, r1
  405224:	910b      	str	r1, [sp, #44]	; 0x2c
  405226:	4692      	mov	sl, r2
  405228:	930f      	str	r3, [sp, #60]	; 0x3c
  40522a:	900c      	str	r0, [sp, #48]	; 0x30
  40522c:	f003 fdd6 	bl	408ddc <_localeconv_r>
  405230:	6803      	ldr	r3, [r0, #0]
  405232:	931a      	str	r3, [sp, #104]	; 0x68
  405234:	4618      	mov	r0, r3
  405236:	f7ff ff83 	bl	405140 <strlen>
  40523a:	89a3      	ldrh	r3, [r4, #12]
  40523c:	9019      	str	r0, [sp, #100]	; 0x64
  40523e:	0619      	lsls	r1, r3, #24
  405240:	d503      	bpl.n	40524a <_svfprintf_r+0x2e>
  405242:	6923      	ldr	r3, [r4, #16]
  405244:	2b00      	cmp	r3, #0
  405246:	f001 8003 	beq.w	406250 <_svfprintf_r+0x1034>
  40524a:	2300      	movs	r3, #0
  40524c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  405250:	9313      	str	r3, [sp, #76]	; 0x4c
  405252:	9315      	str	r3, [sp, #84]	; 0x54
  405254:	9314      	str	r3, [sp, #80]	; 0x50
  405256:	9327      	str	r3, [sp, #156]	; 0x9c
  405258:	9326      	str	r3, [sp, #152]	; 0x98
  40525a:	9318      	str	r3, [sp, #96]	; 0x60
  40525c:	931b      	str	r3, [sp, #108]	; 0x6c
  40525e:	9309      	str	r3, [sp, #36]	; 0x24
  405260:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  405264:	46c8      	mov	r8, r9
  405266:	9316      	str	r3, [sp, #88]	; 0x58
  405268:	9317      	str	r3, [sp, #92]	; 0x5c
  40526a:	f89a 3000 	ldrb.w	r3, [sl]
  40526e:	4654      	mov	r4, sl
  405270:	b1e3      	cbz	r3, 4052ac <_svfprintf_r+0x90>
  405272:	2b25      	cmp	r3, #37	; 0x25
  405274:	d102      	bne.n	40527c <_svfprintf_r+0x60>
  405276:	e019      	b.n	4052ac <_svfprintf_r+0x90>
  405278:	2b25      	cmp	r3, #37	; 0x25
  40527a:	d003      	beq.n	405284 <_svfprintf_r+0x68>
  40527c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  405280:	2b00      	cmp	r3, #0
  405282:	d1f9      	bne.n	405278 <_svfprintf_r+0x5c>
  405284:	eba4 050a 	sub.w	r5, r4, sl
  405288:	b185      	cbz	r5, 4052ac <_svfprintf_r+0x90>
  40528a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40528c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40528e:	f8c8 a000 	str.w	sl, [r8]
  405292:	3301      	adds	r3, #1
  405294:	442a      	add	r2, r5
  405296:	2b07      	cmp	r3, #7
  405298:	f8c8 5004 	str.w	r5, [r8, #4]
  40529c:	9227      	str	r2, [sp, #156]	; 0x9c
  40529e:	9326      	str	r3, [sp, #152]	; 0x98
  4052a0:	dc7f      	bgt.n	4053a2 <_svfprintf_r+0x186>
  4052a2:	f108 0808 	add.w	r8, r8, #8
  4052a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4052a8:	442b      	add	r3, r5
  4052aa:	9309      	str	r3, [sp, #36]	; 0x24
  4052ac:	7823      	ldrb	r3, [r4, #0]
  4052ae:	2b00      	cmp	r3, #0
  4052b0:	d07f      	beq.n	4053b2 <_svfprintf_r+0x196>
  4052b2:	2300      	movs	r3, #0
  4052b4:	461a      	mov	r2, r3
  4052b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4052ba:	4619      	mov	r1, r3
  4052bc:	930d      	str	r3, [sp, #52]	; 0x34
  4052be:	469b      	mov	fp, r3
  4052c0:	f04f 30ff 	mov.w	r0, #4294967295
  4052c4:	7863      	ldrb	r3, [r4, #1]
  4052c6:	900a      	str	r0, [sp, #40]	; 0x28
  4052c8:	f104 0a01 	add.w	sl, r4, #1
  4052cc:	f10a 0a01 	add.w	sl, sl, #1
  4052d0:	f1a3 0020 	sub.w	r0, r3, #32
  4052d4:	2858      	cmp	r0, #88	; 0x58
  4052d6:	f200 83c1 	bhi.w	405a5c <_svfprintf_r+0x840>
  4052da:	e8df f010 	tbh	[pc, r0, lsl #1]
  4052de:	0238      	.short	0x0238
  4052e0:	03bf03bf 	.word	0x03bf03bf
  4052e4:	03bf0240 	.word	0x03bf0240
  4052e8:	03bf03bf 	.word	0x03bf03bf
  4052ec:	03bf03bf 	.word	0x03bf03bf
  4052f0:	024503bf 	.word	0x024503bf
  4052f4:	03bf0203 	.word	0x03bf0203
  4052f8:	026b005d 	.word	0x026b005d
  4052fc:	028603bf 	.word	0x028603bf
  405300:	039d039d 	.word	0x039d039d
  405304:	039d039d 	.word	0x039d039d
  405308:	039d039d 	.word	0x039d039d
  40530c:	039d039d 	.word	0x039d039d
  405310:	03bf039d 	.word	0x03bf039d
  405314:	03bf03bf 	.word	0x03bf03bf
  405318:	03bf03bf 	.word	0x03bf03bf
  40531c:	03bf03bf 	.word	0x03bf03bf
  405320:	03bf03bf 	.word	0x03bf03bf
  405324:	033703bf 	.word	0x033703bf
  405328:	03bf0357 	.word	0x03bf0357
  40532c:	03bf0357 	.word	0x03bf0357
  405330:	03bf03bf 	.word	0x03bf03bf
  405334:	039803bf 	.word	0x039803bf
  405338:	03bf03bf 	.word	0x03bf03bf
  40533c:	03bf03ad 	.word	0x03bf03ad
  405340:	03bf03bf 	.word	0x03bf03bf
  405344:	03bf03bf 	.word	0x03bf03bf
  405348:	03bf0259 	.word	0x03bf0259
  40534c:	031e03bf 	.word	0x031e03bf
  405350:	03bf03bf 	.word	0x03bf03bf
  405354:	03bf03bf 	.word	0x03bf03bf
  405358:	03bf03bf 	.word	0x03bf03bf
  40535c:	03bf03bf 	.word	0x03bf03bf
  405360:	03bf03bf 	.word	0x03bf03bf
  405364:	02db02c6 	.word	0x02db02c6
  405368:	03570357 	.word	0x03570357
  40536c:	028b0357 	.word	0x028b0357
  405370:	03bf02db 	.word	0x03bf02db
  405374:	029003bf 	.word	0x029003bf
  405378:	029d03bf 	.word	0x029d03bf
  40537c:	02b401cc 	.word	0x02b401cc
  405380:	03bf0208 	.word	0x03bf0208
  405384:	03bf01e1 	.word	0x03bf01e1
  405388:	03bf007e 	.word	0x03bf007e
  40538c:	020d03bf 	.word	0x020d03bf
  405390:	980d      	ldr	r0, [sp, #52]	; 0x34
  405392:	930f      	str	r3, [sp, #60]	; 0x3c
  405394:	4240      	negs	r0, r0
  405396:	900d      	str	r0, [sp, #52]	; 0x34
  405398:	f04b 0b04 	orr.w	fp, fp, #4
  40539c:	f89a 3000 	ldrb.w	r3, [sl]
  4053a0:	e794      	b.n	4052cc <_svfprintf_r+0xb0>
  4053a2:	aa25      	add	r2, sp, #148	; 0x94
  4053a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4053a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4053a8:	f004 fb5a 	bl	409a60 <__ssprint_r>
  4053ac:	b940      	cbnz	r0, 4053c0 <_svfprintf_r+0x1a4>
  4053ae:	46c8      	mov	r8, r9
  4053b0:	e779      	b.n	4052a6 <_svfprintf_r+0x8a>
  4053b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4053b4:	b123      	cbz	r3, 4053c0 <_svfprintf_r+0x1a4>
  4053b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4053b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4053ba:	aa25      	add	r2, sp, #148	; 0x94
  4053bc:	f004 fb50 	bl	409a60 <__ssprint_r>
  4053c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4053c2:	899b      	ldrh	r3, [r3, #12]
  4053c4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4053c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4053ca:	bf18      	it	ne
  4053cc:	f04f 33ff 	movne.w	r3, #4294967295
  4053d0:	9309      	str	r3, [sp, #36]	; 0x24
  4053d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4053d4:	b043      	add	sp, #268	; 0x10c
  4053d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053da:	f01b 0f20 	tst.w	fp, #32
  4053de:	9311      	str	r3, [sp, #68]	; 0x44
  4053e0:	f040 81dd 	bne.w	40579e <_svfprintf_r+0x582>
  4053e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4053e6:	f01b 0f10 	tst.w	fp, #16
  4053ea:	4613      	mov	r3, r2
  4053ec:	f040 856e 	bne.w	405ecc <_svfprintf_r+0xcb0>
  4053f0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4053f4:	f000 856a 	beq.w	405ecc <_svfprintf_r+0xcb0>
  4053f8:	8814      	ldrh	r4, [r2, #0]
  4053fa:	3204      	adds	r2, #4
  4053fc:	2500      	movs	r5, #0
  4053fe:	2301      	movs	r3, #1
  405400:	920f      	str	r2, [sp, #60]	; 0x3c
  405402:	2700      	movs	r7, #0
  405404:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405408:	990a      	ldr	r1, [sp, #40]	; 0x28
  40540a:	1c4a      	adds	r2, r1, #1
  40540c:	f000 8265 	beq.w	4058da <_svfprintf_r+0x6be>
  405410:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  405414:	9207      	str	r2, [sp, #28]
  405416:	ea54 0205 	orrs.w	r2, r4, r5
  40541a:	f040 8264 	bne.w	4058e6 <_svfprintf_r+0x6ca>
  40541e:	2900      	cmp	r1, #0
  405420:	f040 843c 	bne.w	405c9c <_svfprintf_r+0xa80>
  405424:	2b00      	cmp	r3, #0
  405426:	f040 84d7 	bne.w	405dd8 <_svfprintf_r+0xbbc>
  40542a:	f01b 0301 	ands.w	r3, fp, #1
  40542e:	930e      	str	r3, [sp, #56]	; 0x38
  405430:	f000 8604 	beq.w	40603c <_svfprintf_r+0xe20>
  405434:	ae42      	add	r6, sp, #264	; 0x108
  405436:	2330      	movs	r3, #48	; 0x30
  405438:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40543c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40543e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405440:	4293      	cmp	r3, r2
  405442:	bfb8      	it	lt
  405444:	4613      	movlt	r3, r2
  405446:	9308      	str	r3, [sp, #32]
  405448:	2300      	movs	r3, #0
  40544a:	9312      	str	r3, [sp, #72]	; 0x48
  40544c:	b117      	cbz	r7, 405454 <_svfprintf_r+0x238>
  40544e:	9b08      	ldr	r3, [sp, #32]
  405450:	3301      	adds	r3, #1
  405452:	9308      	str	r3, [sp, #32]
  405454:	9b07      	ldr	r3, [sp, #28]
  405456:	f013 0302 	ands.w	r3, r3, #2
  40545a:	9310      	str	r3, [sp, #64]	; 0x40
  40545c:	d002      	beq.n	405464 <_svfprintf_r+0x248>
  40545e:	9b08      	ldr	r3, [sp, #32]
  405460:	3302      	adds	r3, #2
  405462:	9308      	str	r3, [sp, #32]
  405464:	9b07      	ldr	r3, [sp, #28]
  405466:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40546a:	f040 830e 	bne.w	405a8a <_svfprintf_r+0x86e>
  40546e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405470:	9a08      	ldr	r2, [sp, #32]
  405472:	eba3 0b02 	sub.w	fp, r3, r2
  405476:	f1bb 0f00 	cmp.w	fp, #0
  40547a:	f340 8306 	ble.w	405a8a <_svfprintf_r+0x86e>
  40547e:	f1bb 0f10 	cmp.w	fp, #16
  405482:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405484:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405486:	dd29      	ble.n	4054dc <_svfprintf_r+0x2c0>
  405488:	4643      	mov	r3, r8
  40548a:	4621      	mov	r1, r4
  40548c:	46a8      	mov	r8, r5
  40548e:	2710      	movs	r7, #16
  405490:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405492:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405494:	e006      	b.n	4054a4 <_svfprintf_r+0x288>
  405496:	f1ab 0b10 	sub.w	fp, fp, #16
  40549a:	f1bb 0f10 	cmp.w	fp, #16
  40549e:	f103 0308 	add.w	r3, r3, #8
  4054a2:	dd18      	ble.n	4054d6 <_svfprintf_r+0x2ba>
  4054a4:	3201      	adds	r2, #1
  4054a6:	48b7      	ldr	r0, [pc, #732]	; (405784 <_svfprintf_r+0x568>)
  4054a8:	9226      	str	r2, [sp, #152]	; 0x98
  4054aa:	3110      	adds	r1, #16
  4054ac:	2a07      	cmp	r2, #7
  4054ae:	9127      	str	r1, [sp, #156]	; 0x9c
  4054b0:	e883 0081 	stmia.w	r3, {r0, r7}
  4054b4:	ddef      	ble.n	405496 <_svfprintf_r+0x27a>
  4054b6:	aa25      	add	r2, sp, #148	; 0x94
  4054b8:	4629      	mov	r1, r5
  4054ba:	4620      	mov	r0, r4
  4054bc:	f004 fad0 	bl	409a60 <__ssprint_r>
  4054c0:	2800      	cmp	r0, #0
  4054c2:	f47f af7d 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  4054c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4054ca:	f1bb 0f10 	cmp.w	fp, #16
  4054ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4054d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4054d2:	464b      	mov	r3, r9
  4054d4:	dce6      	bgt.n	4054a4 <_svfprintf_r+0x288>
  4054d6:	4645      	mov	r5, r8
  4054d8:	460c      	mov	r4, r1
  4054da:	4698      	mov	r8, r3
  4054dc:	3201      	adds	r2, #1
  4054de:	4ba9      	ldr	r3, [pc, #676]	; (405784 <_svfprintf_r+0x568>)
  4054e0:	9226      	str	r2, [sp, #152]	; 0x98
  4054e2:	445c      	add	r4, fp
  4054e4:	2a07      	cmp	r2, #7
  4054e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4054e8:	e888 0808 	stmia.w	r8, {r3, fp}
  4054ec:	f300 8498 	bgt.w	405e20 <_svfprintf_r+0xc04>
  4054f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4054f4:	f108 0808 	add.w	r8, r8, #8
  4054f8:	b177      	cbz	r7, 405518 <_svfprintf_r+0x2fc>
  4054fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4054fc:	3301      	adds	r3, #1
  4054fe:	3401      	adds	r4, #1
  405500:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  405504:	2201      	movs	r2, #1
  405506:	2b07      	cmp	r3, #7
  405508:	9427      	str	r4, [sp, #156]	; 0x9c
  40550a:	9326      	str	r3, [sp, #152]	; 0x98
  40550c:	e888 0006 	stmia.w	r8, {r1, r2}
  405510:	f300 83db 	bgt.w	405cca <_svfprintf_r+0xaae>
  405514:	f108 0808 	add.w	r8, r8, #8
  405518:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40551a:	b16b      	cbz	r3, 405538 <_svfprintf_r+0x31c>
  40551c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40551e:	3301      	adds	r3, #1
  405520:	3402      	adds	r4, #2
  405522:	a91e      	add	r1, sp, #120	; 0x78
  405524:	2202      	movs	r2, #2
  405526:	2b07      	cmp	r3, #7
  405528:	9427      	str	r4, [sp, #156]	; 0x9c
  40552a:	9326      	str	r3, [sp, #152]	; 0x98
  40552c:	e888 0006 	stmia.w	r8, {r1, r2}
  405530:	f300 83d6 	bgt.w	405ce0 <_svfprintf_r+0xac4>
  405534:	f108 0808 	add.w	r8, r8, #8
  405538:	2d80      	cmp	r5, #128	; 0x80
  40553a:	f000 8315 	beq.w	405b68 <_svfprintf_r+0x94c>
  40553e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405540:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405542:	1a9f      	subs	r7, r3, r2
  405544:	2f00      	cmp	r7, #0
  405546:	dd36      	ble.n	4055b6 <_svfprintf_r+0x39a>
  405548:	2f10      	cmp	r7, #16
  40554a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40554c:	4d8e      	ldr	r5, [pc, #568]	; (405788 <_svfprintf_r+0x56c>)
  40554e:	dd27      	ble.n	4055a0 <_svfprintf_r+0x384>
  405550:	4642      	mov	r2, r8
  405552:	4621      	mov	r1, r4
  405554:	46b0      	mov	r8, r6
  405556:	f04f 0b10 	mov.w	fp, #16
  40555a:	462e      	mov	r6, r5
  40555c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40555e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405560:	e004      	b.n	40556c <_svfprintf_r+0x350>
  405562:	3f10      	subs	r7, #16
  405564:	2f10      	cmp	r7, #16
  405566:	f102 0208 	add.w	r2, r2, #8
  40556a:	dd15      	ble.n	405598 <_svfprintf_r+0x37c>
  40556c:	3301      	adds	r3, #1
  40556e:	3110      	adds	r1, #16
  405570:	2b07      	cmp	r3, #7
  405572:	9127      	str	r1, [sp, #156]	; 0x9c
  405574:	9326      	str	r3, [sp, #152]	; 0x98
  405576:	e882 0840 	stmia.w	r2, {r6, fp}
  40557a:	ddf2      	ble.n	405562 <_svfprintf_r+0x346>
  40557c:	aa25      	add	r2, sp, #148	; 0x94
  40557e:	4629      	mov	r1, r5
  405580:	4620      	mov	r0, r4
  405582:	f004 fa6d 	bl	409a60 <__ssprint_r>
  405586:	2800      	cmp	r0, #0
  405588:	f47f af1a 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  40558c:	3f10      	subs	r7, #16
  40558e:	2f10      	cmp	r7, #16
  405590:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405592:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405594:	464a      	mov	r2, r9
  405596:	dce9      	bgt.n	40556c <_svfprintf_r+0x350>
  405598:	4635      	mov	r5, r6
  40559a:	460c      	mov	r4, r1
  40559c:	4646      	mov	r6, r8
  40559e:	4690      	mov	r8, r2
  4055a0:	3301      	adds	r3, #1
  4055a2:	443c      	add	r4, r7
  4055a4:	2b07      	cmp	r3, #7
  4055a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4055a8:	9326      	str	r3, [sp, #152]	; 0x98
  4055aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4055ae:	f300 8381 	bgt.w	405cb4 <_svfprintf_r+0xa98>
  4055b2:	f108 0808 	add.w	r8, r8, #8
  4055b6:	9b07      	ldr	r3, [sp, #28]
  4055b8:	05df      	lsls	r7, r3, #23
  4055ba:	f100 8268 	bmi.w	405a8e <_svfprintf_r+0x872>
  4055be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4055c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4055c2:	f8c8 6000 	str.w	r6, [r8]
  4055c6:	3301      	adds	r3, #1
  4055c8:	440c      	add	r4, r1
  4055ca:	2b07      	cmp	r3, #7
  4055cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4055ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4055d2:	9326      	str	r3, [sp, #152]	; 0x98
  4055d4:	f300 834d 	bgt.w	405c72 <_svfprintf_r+0xa56>
  4055d8:	f108 0808 	add.w	r8, r8, #8
  4055dc:	9b07      	ldr	r3, [sp, #28]
  4055de:	075b      	lsls	r3, r3, #29
  4055e0:	d53a      	bpl.n	405658 <_svfprintf_r+0x43c>
  4055e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4055e4:	9a08      	ldr	r2, [sp, #32]
  4055e6:	1a9d      	subs	r5, r3, r2
  4055e8:	2d00      	cmp	r5, #0
  4055ea:	dd35      	ble.n	405658 <_svfprintf_r+0x43c>
  4055ec:	2d10      	cmp	r5, #16
  4055ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4055f0:	dd20      	ble.n	405634 <_svfprintf_r+0x418>
  4055f2:	2610      	movs	r6, #16
  4055f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4055f6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4055fa:	e004      	b.n	405606 <_svfprintf_r+0x3ea>
  4055fc:	3d10      	subs	r5, #16
  4055fe:	2d10      	cmp	r5, #16
  405600:	f108 0808 	add.w	r8, r8, #8
  405604:	dd16      	ble.n	405634 <_svfprintf_r+0x418>
  405606:	3301      	adds	r3, #1
  405608:	4a5e      	ldr	r2, [pc, #376]	; (405784 <_svfprintf_r+0x568>)
  40560a:	9326      	str	r3, [sp, #152]	; 0x98
  40560c:	3410      	adds	r4, #16
  40560e:	2b07      	cmp	r3, #7
  405610:	9427      	str	r4, [sp, #156]	; 0x9c
  405612:	e888 0044 	stmia.w	r8, {r2, r6}
  405616:	ddf1      	ble.n	4055fc <_svfprintf_r+0x3e0>
  405618:	aa25      	add	r2, sp, #148	; 0x94
  40561a:	4659      	mov	r1, fp
  40561c:	4638      	mov	r0, r7
  40561e:	f004 fa1f 	bl	409a60 <__ssprint_r>
  405622:	2800      	cmp	r0, #0
  405624:	f47f aecc 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405628:	3d10      	subs	r5, #16
  40562a:	2d10      	cmp	r5, #16
  40562c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40562e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405630:	46c8      	mov	r8, r9
  405632:	dce8      	bgt.n	405606 <_svfprintf_r+0x3ea>
  405634:	3301      	adds	r3, #1
  405636:	4a53      	ldr	r2, [pc, #332]	; (405784 <_svfprintf_r+0x568>)
  405638:	9326      	str	r3, [sp, #152]	; 0x98
  40563a:	442c      	add	r4, r5
  40563c:	2b07      	cmp	r3, #7
  40563e:	9427      	str	r4, [sp, #156]	; 0x9c
  405640:	e888 0024 	stmia.w	r8, {r2, r5}
  405644:	dd08      	ble.n	405658 <_svfprintf_r+0x43c>
  405646:	aa25      	add	r2, sp, #148	; 0x94
  405648:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40564a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40564c:	f004 fa08 	bl	409a60 <__ssprint_r>
  405650:	2800      	cmp	r0, #0
  405652:	f47f aeb5 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405656:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405658:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40565a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40565c:	9908      	ldr	r1, [sp, #32]
  40565e:	428a      	cmp	r2, r1
  405660:	bfac      	ite	ge
  405662:	189b      	addge	r3, r3, r2
  405664:	185b      	addlt	r3, r3, r1
  405666:	9309      	str	r3, [sp, #36]	; 0x24
  405668:	2c00      	cmp	r4, #0
  40566a:	f040 830d 	bne.w	405c88 <_svfprintf_r+0xa6c>
  40566e:	2300      	movs	r3, #0
  405670:	9326      	str	r3, [sp, #152]	; 0x98
  405672:	46c8      	mov	r8, r9
  405674:	e5f9      	b.n	40526a <_svfprintf_r+0x4e>
  405676:	9311      	str	r3, [sp, #68]	; 0x44
  405678:	f01b 0320 	ands.w	r3, fp, #32
  40567c:	f040 81e3 	bne.w	405a46 <_svfprintf_r+0x82a>
  405680:	f01b 0210 	ands.w	r2, fp, #16
  405684:	f040 842e 	bne.w	405ee4 <_svfprintf_r+0xcc8>
  405688:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40568c:	f000 842a 	beq.w	405ee4 <_svfprintf_r+0xcc8>
  405690:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405692:	4613      	mov	r3, r2
  405694:	460a      	mov	r2, r1
  405696:	3204      	adds	r2, #4
  405698:	880c      	ldrh	r4, [r1, #0]
  40569a:	920f      	str	r2, [sp, #60]	; 0x3c
  40569c:	2500      	movs	r5, #0
  40569e:	e6b0      	b.n	405402 <_svfprintf_r+0x1e6>
  4056a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4056a2:	9311      	str	r3, [sp, #68]	; 0x44
  4056a4:	6816      	ldr	r6, [r2, #0]
  4056a6:	2400      	movs	r4, #0
  4056a8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4056ac:	1d15      	adds	r5, r2, #4
  4056ae:	2e00      	cmp	r6, #0
  4056b0:	f000 86a7 	beq.w	406402 <_svfprintf_r+0x11e6>
  4056b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4056b6:	1c53      	adds	r3, r2, #1
  4056b8:	f000 8609 	beq.w	4062ce <_svfprintf_r+0x10b2>
  4056bc:	4621      	mov	r1, r4
  4056be:	4630      	mov	r0, r6
  4056c0:	f003 fc36 	bl	408f30 <memchr>
  4056c4:	2800      	cmp	r0, #0
  4056c6:	f000 86e1 	beq.w	40648c <_svfprintf_r+0x1270>
  4056ca:	1b83      	subs	r3, r0, r6
  4056cc:	930e      	str	r3, [sp, #56]	; 0x38
  4056ce:	940a      	str	r4, [sp, #40]	; 0x28
  4056d0:	950f      	str	r5, [sp, #60]	; 0x3c
  4056d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4056d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4056da:	9308      	str	r3, [sp, #32]
  4056dc:	9412      	str	r4, [sp, #72]	; 0x48
  4056de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4056e2:	e6b3      	b.n	40544c <_svfprintf_r+0x230>
  4056e4:	f89a 3000 	ldrb.w	r3, [sl]
  4056e8:	2201      	movs	r2, #1
  4056ea:	212b      	movs	r1, #43	; 0x2b
  4056ec:	e5ee      	b.n	4052cc <_svfprintf_r+0xb0>
  4056ee:	f04b 0b20 	orr.w	fp, fp, #32
  4056f2:	f89a 3000 	ldrb.w	r3, [sl]
  4056f6:	e5e9      	b.n	4052cc <_svfprintf_r+0xb0>
  4056f8:	9311      	str	r3, [sp, #68]	; 0x44
  4056fa:	2a00      	cmp	r2, #0
  4056fc:	f040 8795 	bne.w	40662a <_svfprintf_r+0x140e>
  405700:	4b22      	ldr	r3, [pc, #136]	; (40578c <_svfprintf_r+0x570>)
  405702:	9318      	str	r3, [sp, #96]	; 0x60
  405704:	f01b 0f20 	tst.w	fp, #32
  405708:	f040 8111 	bne.w	40592e <_svfprintf_r+0x712>
  40570c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40570e:	f01b 0f10 	tst.w	fp, #16
  405712:	4613      	mov	r3, r2
  405714:	f040 83e1 	bne.w	405eda <_svfprintf_r+0xcbe>
  405718:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40571c:	f000 83dd 	beq.w	405eda <_svfprintf_r+0xcbe>
  405720:	3304      	adds	r3, #4
  405722:	8814      	ldrh	r4, [r2, #0]
  405724:	930f      	str	r3, [sp, #60]	; 0x3c
  405726:	2500      	movs	r5, #0
  405728:	f01b 0f01 	tst.w	fp, #1
  40572c:	f000 810c 	beq.w	405948 <_svfprintf_r+0x72c>
  405730:	ea54 0305 	orrs.w	r3, r4, r5
  405734:	f000 8108 	beq.w	405948 <_svfprintf_r+0x72c>
  405738:	2330      	movs	r3, #48	; 0x30
  40573a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40573e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  405742:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  405746:	f04b 0b02 	orr.w	fp, fp, #2
  40574a:	2302      	movs	r3, #2
  40574c:	e659      	b.n	405402 <_svfprintf_r+0x1e6>
  40574e:	f89a 3000 	ldrb.w	r3, [sl]
  405752:	2900      	cmp	r1, #0
  405754:	f47f adba 	bne.w	4052cc <_svfprintf_r+0xb0>
  405758:	2201      	movs	r2, #1
  40575a:	2120      	movs	r1, #32
  40575c:	e5b6      	b.n	4052cc <_svfprintf_r+0xb0>
  40575e:	f04b 0b01 	orr.w	fp, fp, #1
  405762:	f89a 3000 	ldrb.w	r3, [sl]
  405766:	e5b1      	b.n	4052cc <_svfprintf_r+0xb0>
  405768:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40576a:	6823      	ldr	r3, [r4, #0]
  40576c:	930d      	str	r3, [sp, #52]	; 0x34
  40576e:	4618      	mov	r0, r3
  405770:	2800      	cmp	r0, #0
  405772:	4623      	mov	r3, r4
  405774:	f103 0304 	add.w	r3, r3, #4
  405778:	f6ff ae0a 	blt.w	405390 <_svfprintf_r+0x174>
  40577c:	930f      	str	r3, [sp, #60]	; 0x3c
  40577e:	f89a 3000 	ldrb.w	r3, [sl]
  405782:	e5a3      	b.n	4052cc <_svfprintf_r+0xb0>
  405784:	0040ad40 	.word	0x0040ad40
  405788:	0040ad50 	.word	0x0040ad50
  40578c:	0040ad20 	.word	0x0040ad20
  405790:	f04b 0b10 	orr.w	fp, fp, #16
  405794:	f01b 0f20 	tst.w	fp, #32
  405798:	9311      	str	r3, [sp, #68]	; 0x44
  40579a:	f43f ae23 	beq.w	4053e4 <_svfprintf_r+0x1c8>
  40579e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4057a0:	3507      	adds	r5, #7
  4057a2:	f025 0307 	bic.w	r3, r5, #7
  4057a6:	f103 0208 	add.w	r2, r3, #8
  4057aa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4057ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4057b0:	2301      	movs	r3, #1
  4057b2:	e626      	b.n	405402 <_svfprintf_r+0x1e6>
  4057b4:	f89a 3000 	ldrb.w	r3, [sl]
  4057b8:	2b2a      	cmp	r3, #42	; 0x2a
  4057ba:	f10a 0401 	add.w	r4, sl, #1
  4057be:	f000 8727 	beq.w	406610 <_svfprintf_r+0x13f4>
  4057c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4057c6:	2809      	cmp	r0, #9
  4057c8:	46a2      	mov	sl, r4
  4057ca:	f200 86ad 	bhi.w	406528 <_svfprintf_r+0x130c>
  4057ce:	2300      	movs	r3, #0
  4057d0:	461c      	mov	r4, r3
  4057d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4057d6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4057da:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4057de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4057e2:	2809      	cmp	r0, #9
  4057e4:	d9f5      	bls.n	4057d2 <_svfprintf_r+0x5b6>
  4057e6:	940a      	str	r4, [sp, #40]	; 0x28
  4057e8:	e572      	b.n	4052d0 <_svfprintf_r+0xb4>
  4057ea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4057ee:	f89a 3000 	ldrb.w	r3, [sl]
  4057f2:	e56b      	b.n	4052cc <_svfprintf_r+0xb0>
  4057f4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4057f8:	f89a 3000 	ldrb.w	r3, [sl]
  4057fc:	e566      	b.n	4052cc <_svfprintf_r+0xb0>
  4057fe:	f89a 3000 	ldrb.w	r3, [sl]
  405802:	2b6c      	cmp	r3, #108	; 0x6c
  405804:	bf03      	ittte	eq
  405806:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40580a:	f04b 0b20 	orreq.w	fp, fp, #32
  40580e:	f10a 0a01 	addeq.w	sl, sl, #1
  405812:	f04b 0b10 	orrne.w	fp, fp, #16
  405816:	e559      	b.n	4052cc <_svfprintf_r+0xb0>
  405818:	2a00      	cmp	r2, #0
  40581a:	f040 8711 	bne.w	406640 <_svfprintf_r+0x1424>
  40581e:	f01b 0f20 	tst.w	fp, #32
  405822:	f040 84f9 	bne.w	406218 <_svfprintf_r+0xffc>
  405826:	f01b 0f10 	tst.w	fp, #16
  40582a:	f040 84ac 	bne.w	406186 <_svfprintf_r+0xf6a>
  40582e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405832:	f000 84a8 	beq.w	406186 <_svfprintf_r+0xf6a>
  405836:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405838:	6813      	ldr	r3, [r2, #0]
  40583a:	3204      	adds	r2, #4
  40583c:	920f      	str	r2, [sp, #60]	; 0x3c
  40583e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  405842:	801a      	strh	r2, [r3, #0]
  405844:	e511      	b.n	40526a <_svfprintf_r+0x4e>
  405846:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405848:	4bb3      	ldr	r3, [pc, #716]	; (405b18 <_svfprintf_r+0x8fc>)
  40584a:	680c      	ldr	r4, [r1, #0]
  40584c:	9318      	str	r3, [sp, #96]	; 0x60
  40584e:	2230      	movs	r2, #48	; 0x30
  405850:	2378      	movs	r3, #120	; 0x78
  405852:	3104      	adds	r1, #4
  405854:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  405858:	9311      	str	r3, [sp, #68]	; 0x44
  40585a:	f04b 0b02 	orr.w	fp, fp, #2
  40585e:	910f      	str	r1, [sp, #60]	; 0x3c
  405860:	2500      	movs	r5, #0
  405862:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  405866:	2302      	movs	r3, #2
  405868:	e5cb      	b.n	405402 <_svfprintf_r+0x1e6>
  40586a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40586c:	9311      	str	r3, [sp, #68]	; 0x44
  40586e:	680a      	ldr	r2, [r1, #0]
  405870:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  405874:	2300      	movs	r3, #0
  405876:	460a      	mov	r2, r1
  405878:	461f      	mov	r7, r3
  40587a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40587e:	3204      	adds	r2, #4
  405880:	2301      	movs	r3, #1
  405882:	9308      	str	r3, [sp, #32]
  405884:	f8cd b01c 	str.w	fp, [sp, #28]
  405888:	970a      	str	r7, [sp, #40]	; 0x28
  40588a:	9712      	str	r7, [sp, #72]	; 0x48
  40588c:	920f      	str	r2, [sp, #60]	; 0x3c
  40588e:	930e      	str	r3, [sp, #56]	; 0x38
  405890:	ae28      	add	r6, sp, #160	; 0xa0
  405892:	e5df      	b.n	405454 <_svfprintf_r+0x238>
  405894:	9311      	str	r3, [sp, #68]	; 0x44
  405896:	2a00      	cmp	r2, #0
  405898:	f040 86ea 	bne.w	406670 <_svfprintf_r+0x1454>
  40589c:	f01b 0f20 	tst.w	fp, #32
  4058a0:	d15d      	bne.n	40595e <_svfprintf_r+0x742>
  4058a2:	f01b 0f10 	tst.w	fp, #16
  4058a6:	f040 8308 	bne.w	405eba <_svfprintf_r+0xc9e>
  4058aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4058ae:	f000 8304 	beq.w	405eba <_svfprintf_r+0xc9e>
  4058b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4058b4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4058b8:	3104      	adds	r1, #4
  4058ba:	17e5      	asrs	r5, r4, #31
  4058bc:	4622      	mov	r2, r4
  4058be:	462b      	mov	r3, r5
  4058c0:	910f      	str	r1, [sp, #60]	; 0x3c
  4058c2:	2a00      	cmp	r2, #0
  4058c4:	f173 0300 	sbcs.w	r3, r3, #0
  4058c8:	db58      	blt.n	40597c <_svfprintf_r+0x760>
  4058ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4058cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4058d0:	1c4a      	adds	r2, r1, #1
  4058d2:	f04f 0301 	mov.w	r3, #1
  4058d6:	f47f ad9b 	bne.w	405410 <_svfprintf_r+0x1f4>
  4058da:	ea54 0205 	orrs.w	r2, r4, r5
  4058de:	f000 81df 	beq.w	405ca0 <_svfprintf_r+0xa84>
  4058e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4058e6:	2b01      	cmp	r3, #1
  4058e8:	f000 827b 	beq.w	405de2 <_svfprintf_r+0xbc6>
  4058ec:	2b02      	cmp	r3, #2
  4058ee:	f040 8206 	bne.w	405cfe <_svfprintf_r+0xae2>
  4058f2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4058f4:	464e      	mov	r6, r9
  4058f6:	0923      	lsrs	r3, r4, #4
  4058f8:	f004 010f 	and.w	r1, r4, #15
  4058fc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  405900:	092a      	lsrs	r2, r5, #4
  405902:	461c      	mov	r4, r3
  405904:	4615      	mov	r5, r2
  405906:	5c43      	ldrb	r3, [r0, r1]
  405908:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40590c:	ea54 0305 	orrs.w	r3, r4, r5
  405910:	d1f1      	bne.n	4058f6 <_svfprintf_r+0x6da>
  405912:	eba9 0306 	sub.w	r3, r9, r6
  405916:	930e      	str	r3, [sp, #56]	; 0x38
  405918:	e590      	b.n	40543c <_svfprintf_r+0x220>
  40591a:	9311      	str	r3, [sp, #68]	; 0x44
  40591c:	2a00      	cmp	r2, #0
  40591e:	f040 86a3 	bne.w	406668 <_svfprintf_r+0x144c>
  405922:	4b7e      	ldr	r3, [pc, #504]	; (405b1c <_svfprintf_r+0x900>)
  405924:	9318      	str	r3, [sp, #96]	; 0x60
  405926:	f01b 0f20 	tst.w	fp, #32
  40592a:	f43f aeef 	beq.w	40570c <_svfprintf_r+0x4f0>
  40592e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405930:	3507      	adds	r5, #7
  405932:	f025 0307 	bic.w	r3, r5, #7
  405936:	f103 0208 	add.w	r2, r3, #8
  40593a:	f01b 0f01 	tst.w	fp, #1
  40593e:	920f      	str	r2, [sp, #60]	; 0x3c
  405940:	e9d3 4500 	ldrd	r4, r5, [r3]
  405944:	f47f aef4 	bne.w	405730 <_svfprintf_r+0x514>
  405948:	2302      	movs	r3, #2
  40594a:	e55a      	b.n	405402 <_svfprintf_r+0x1e6>
  40594c:	9311      	str	r3, [sp, #68]	; 0x44
  40594e:	2a00      	cmp	r2, #0
  405950:	f040 8686 	bne.w	406660 <_svfprintf_r+0x1444>
  405954:	f04b 0b10 	orr.w	fp, fp, #16
  405958:	f01b 0f20 	tst.w	fp, #32
  40595c:	d0a1      	beq.n	4058a2 <_svfprintf_r+0x686>
  40595e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405960:	3507      	adds	r5, #7
  405962:	f025 0507 	bic.w	r5, r5, #7
  405966:	e9d5 2300 	ldrd	r2, r3, [r5]
  40596a:	2a00      	cmp	r2, #0
  40596c:	f105 0108 	add.w	r1, r5, #8
  405970:	461d      	mov	r5, r3
  405972:	f173 0300 	sbcs.w	r3, r3, #0
  405976:	910f      	str	r1, [sp, #60]	; 0x3c
  405978:	4614      	mov	r4, r2
  40597a:	daa6      	bge.n	4058ca <_svfprintf_r+0x6ae>
  40597c:	272d      	movs	r7, #45	; 0x2d
  40597e:	4264      	negs	r4, r4
  405980:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405984:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405988:	2301      	movs	r3, #1
  40598a:	e53d      	b.n	405408 <_svfprintf_r+0x1ec>
  40598c:	9311      	str	r3, [sp, #68]	; 0x44
  40598e:	2a00      	cmp	r2, #0
  405990:	f040 8662 	bne.w	406658 <_svfprintf_r+0x143c>
  405994:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405996:	3507      	adds	r5, #7
  405998:	f025 0307 	bic.w	r3, r5, #7
  40599c:	f103 0208 	add.w	r2, r3, #8
  4059a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4059a2:	681a      	ldr	r2, [r3, #0]
  4059a4:	9215      	str	r2, [sp, #84]	; 0x54
  4059a6:	685b      	ldr	r3, [r3, #4]
  4059a8:	9314      	str	r3, [sp, #80]	; 0x50
  4059aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4059ac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4059ae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4059b2:	4628      	mov	r0, r5
  4059b4:	4621      	mov	r1, r4
  4059b6:	f04f 32ff 	mov.w	r2, #4294967295
  4059ba:	4b59      	ldr	r3, [pc, #356]	; (405b20 <_svfprintf_r+0x904>)
  4059bc:	f004 ff1e 	bl	40a7fc <__aeabi_dcmpun>
  4059c0:	2800      	cmp	r0, #0
  4059c2:	f040 834a 	bne.w	40605a <_svfprintf_r+0xe3e>
  4059c6:	4628      	mov	r0, r5
  4059c8:	4621      	mov	r1, r4
  4059ca:	f04f 32ff 	mov.w	r2, #4294967295
  4059ce:	4b54      	ldr	r3, [pc, #336]	; (405b20 <_svfprintf_r+0x904>)
  4059d0:	f004 fef6 	bl	40a7c0 <__aeabi_dcmple>
  4059d4:	2800      	cmp	r0, #0
  4059d6:	f040 8340 	bne.w	40605a <_svfprintf_r+0xe3e>
  4059da:	a815      	add	r0, sp, #84	; 0x54
  4059dc:	c80d      	ldmia	r0, {r0, r2, r3}
  4059de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4059e0:	f004 fee4 	bl	40a7ac <__aeabi_dcmplt>
  4059e4:	2800      	cmp	r0, #0
  4059e6:	f040 8530 	bne.w	40644a <_svfprintf_r+0x122e>
  4059ea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4059ee:	4e4d      	ldr	r6, [pc, #308]	; (405b24 <_svfprintf_r+0x908>)
  4059f0:	4b4d      	ldr	r3, [pc, #308]	; (405b28 <_svfprintf_r+0x90c>)
  4059f2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4059f6:	9007      	str	r0, [sp, #28]
  4059f8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4059fa:	2203      	movs	r2, #3
  4059fc:	2100      	movs	r1, #0
  4059fe:	9208      	str	r2, [sp, #32]
  405a00:	910a      	str	r1, [sp, #40]	; 0x28
  405a02:	2847      	cmp	r0, #71	; 0x47
  405a04:	bfd8      	it	le
  405a06:	461e      	movle	r6, r3
  405a08:	920e      	str	r2, [sp, #56]	; 0x38
  405a0a:	9112      	str	r1, [sp, #72]	; 0x48
  405a0c:	e51e      	b.n	40544c <_svfprintf_r+0x230>
  405a0e:	f04b 0b08 	orr.w	fp, fp, #8
  405a12:	f89a 3000 	ldrb.w	r3, [sl]
  405a16:	e459      	b.n	4052cc <_svfprintf_r+0xb0>
  405a18:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405a1c:	2300      	movs	r3, #0
  405a1e:	461c      	mov	r4, r3
  405a20:	f81a 3b01 	ldrb.w	r3, [sl], #1
  405a24:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405a28:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  405a2c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405a30:	2809      	cmp	r0, #9
  405a32:	d9f5      	bls.n	405a20 <_svfprintf_r+0x804>
  405a34:	940d      	str	r4, [sp, #52]	; 0x34
  405a36:	e44b      	b.n	4052d0 <_svfprintf_r+0xb4>
  405a38:	f04b 0b10 	orr.w	fp, fp, #16
  405a3c:	9311      	str	r3, [sp, #68]	; 0x44
  405a3e:	f01b 0320 	ands.w	r3, fp, #32
  405a42:	f43f ae1d 	beq.w	405680 <_svfprintf_r+0x464>
  405a46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405a48:	3507      	adds	r5, #7
  405a4a:	f025 0307 	bic.w	r3, r5, #7
  405a4e:	f103 0208 	add.w	r2, r3, #8
  405a52:	e9d3 4500 	ldrd	r4, r5, [r3]
  405a56:	920f      	str	r2, [sp, #60]	; 0x3c
  405a58:	2300      	movs	r3, #0
  405a5a:	e4d2      	b.n	405402 <_svfprintf_r+0x1e6>
  405a5c:	9311      	str	r3, [sp, #68]	; 0x44
  405a5e:	2a00      	cmp	r2, #0
  405a60:	f040 85e7 	bne.w	406632 <_svfprintf_r+0x1416>
  405a64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a66:	2a00      	cmp	r2, #0
  405a68:	f43f aca3 	beq.w	4053b2 <_svfprintf_r+0x196>
  405a6c:	2300      	movs	r3, #0
  405a6e:	2101      	movs	r1, #1
  405a70:	461f      	mov	r7, r3
  405a72:	9108      	str	r1, [sp, #32]
  405a74:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  405a78:	f8cd b01c 	str.w	fp, [sp, #28]
  405a7c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  405a80:	930a      	str	r3, [sp, #40]	; 0x28
  405a82:	9312      	str	r3, [sp, #72]	; 0x48
  405a84:	910e      	str	r1, [sp, #56]	; 0x38
  405a86:	ae28      	add	r6, sp, #160	; 0xa0
  405a88:	e4e4      	b.n	405454 <_svfprintf_r+0x238>
  405a8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405a8c:	e534      	b.n	4054f8 <_svfprintf_r+0x2dc>
  405a8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405a90:	2b65      	cmp	r3, #101	; 0x65
  405a92:	f340 80a7 	ble.w	405be4 <_svfprintf_r+0x9c8>
  405a96:	a815      	add	r0, sp, #84	; 0x54
  405a98:	c80d      	ldmia	r0, {r0, r2, r3}
  405a9a:	9914      	ldr	r1, [sp, #80]	; 0x50
  405a9c:	f004 fe7c 	bl	40a798 <__aeabi_dcmpeq>
  405aa0:	2800      	cmp	r0, #0
  405aa2:	f000 8150 	beq.w	405d46 <_svfprintf_r+0xb2a>
  405aa6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405aa8:	4a20      	ldr	r2, [pc, #128]	; (405b2c <_svfprintf_r+0x910>)
  405aaa:	f8c8 2000 	str.w	r2, [r8]
  405aae:	3301      	adds	r3, #1
  405ab0:	3401      	adds	r4, #1
  405ab2:	2201      	movs	r2, #1
  405ab4:	2b07      	cmp	r3, #7
  405ab6:	9427      	str	r4, [sp, #156]	; 0x9c
  405ab8:	9326      	str	r3, [sp, #152]	; 0x98
  405aba:	f8c8 2004 	str.w	r2, [r8, #4]
  405abe:	f300 836a 	bgt.w	406196 <_svfprintf_r+0xf7a>
  405ac2:	f108 0808 	add.w	r8, r8, #8
  405ac6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405ac8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405aca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405acc:	4293      	cmp	r3, r2
  405ace:	db03      	blt.n	405ad8 <_svfprintf_r+0x8bc>
  405ad0:	9b07      	ldr	r3, [sp, #28]
  405ad2:	07dd      	lsls	r5, r3, #31
  405ad4:	f57f ad82 	bpl.w	4055dc <_svfprintf_r+0x3c0>
  405ad8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405ada:	9919      	ldr	r1, [sp, #100]	; 0x64
  405adc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  405ade:	f8c8 2000 	str.w	r2, [r8]
  405ae2:	3301      	adds	r3, #1
  405ae4:	440c      	add	r4, r1
  405ae6:	2b07      	cmp	r3, #7
  405ae8:	f8c8 1004 	str.w	r1, [r8, #4]
  405aec:	9427      	str	r4, [sp, #156]	; 0x9c
  405aee:	9326      	str	r3, [sp, #152]	; 0x98
  405af0:	f300 839e 	bgt.w	406230 <_svfprintf_r+0x1014>
  405af4:	f108 0808 	add.w	r8, r8, #8
  405af8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405afa:	1e5e      	subs	r6, r3, #1
  405afc:	2e00      	cmp	r6, #0
  405afe:	f77f ad6d 	ble.w	4055dc <_svfprintf_r+0x3c0>
  405b02:	2e10      	cmp	r6, #16
  405b04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405b06:	4d0a      	ldr	r5, [pc, #40]	; (405b30 <_svfprintf_r+0x914>)
  405b08:	f340 81f5 	ble.w	405ef6 <_svfprintf_r+0xcda>
  405b0c:	4622      	mov	r2, r4
  405b0e:	2710      	movs	r7, #16
  405b10:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405b14:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405b16:	e013      	b.n	405b40 <_svfprintf_r+0x924>
  405b18:	0040ad20 	.word	0x0040ad20
  405b1c:	0040ad0c 	.word	0x0040ad0c
  405b20:	7fefffff 	.word	0x7fefffff
  405b24:	0040ad00 	.word	0x0040ad00
  405b28:	0040acfc 	.word	0x0040acfc
  405b2c:	0040ad3c 	.word	0x0040ad3c
  405b30:	0040ad50 	.word	0x0040ad50
  405b34:	f108 0808 	add.w	r8, r8, #8
  405b38:	3e10      	subs	r6, #16
  405b3a:	2e10      	cmp	r6, #16
  405b3c:	f340 81da 	ble.w	405ef4 <_svfprintf_r+0xcd8>
  405b40:	3301      	adds	r3, #1
  405b42:	3210      	adds	r2, #16
  405b44:	2b07      	cmp	r3, #7
  405b46:	9227      	str	r2, [sp, #156]	; 0x9c
  405b48:	9326      	str	r3, [sp, #152]	; 0x98
  405b4a:	e888 00a0 	stmia.w	r8, {r5, r7}
  405b4e:	ddf1      	ble.n	405b34 <_svfprintf_r+0x918>
  405b50:	aa25      	add	r2, sp, #148	; 0x94
  405b52:	4621      	mov	r1, r4
  405b54:	4658      	mov	r0, fp
  405b56:	f003 ff83 	bl	409a60 <__ssprint_r>
  405b5a:	2800      	cmp	r0, #0
  405b5c:	f47f ac30 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405b60:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405b62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405b64:	46c8      	mov	r8, r9
  405b66:	e7e7      	b.n	405b38 <_svfprintf_r+0x91c>
  405b68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405b6a:	9a08      	ldr	r2, [sp, #32]
  405b6c:	1a9f      	subs	r7, r3, r2
  405b6e:	2f00      	cmp	r7, #0
  405b70:	f77f ace5 	ble.w	40553e <_svfprintf_r+0x322>
  405b74:	2f10      	cmp	r7, #16
  405b76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405b78:	4db6      	ldr	r5, [pc, #728]	; (405e54 <_svfprintf_r+0xc38>)
  405b7a:	dd27      	ble.n	405bcc <_svfprintf_r+0x9b0>
  405b7c:	4642      	mov	r2, r8
  405b7e:	4621      	mov	r1, r4
  405b80:	46b0      	mov	r8, r6
  405b82:	f04f 0b10 	mov.w	fp, #16
  405b86:	462e      	mov	r6, r5
  405b88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405b8a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405b8c:	e004      	b.n	405b98 <_svfprintf_r+0x97c>
  405b8e:	3f10      	subs	r7, #16
  405b90:	2f10      	cmp	r7, #16
  405b92:	f102 0208 	add.w	r2, r2, #8
  405b96:	dd15      	ble.n	405bc4 <_svfprintf_r+0x9a8>
  405b98:	3301      	adds	r3, #1
  405b9a:	3110      	adds	r1, #16
  405b9c:	2b07      	cmp	r3, #7
  405b9e:	9127      	str	r1, [sp, #156]	; 0x9c
  405ba0:	9326      	str	r3, [sp, #152]	; 0x98
  405ba2:	e882 0840 	stmia.w	r2, {r6, fp}
  405ba6:	ddf2      	ble.n	405b8e <_svfprintf_r+0x972>
  405ba8:	aa25      	add	r2, sp, #148	; 0x94
  405baa:	4629      	mov	r1, r5
  405bac:	4620      	mov	r0, r4
  405bae:	f003 ff57 	bl	409a60 <__ssprint_r>
  405bb2:	2800      	cmp	r0, #0
  405bb4:	f47f ac04 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405bb8:	3f10      	subs	r7, #16
  405bba:	2f10      	cmp	r7, #16
  405bbc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405bbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405bc0:	464a      	mov	r2, r9
  405bc2:	dce9      	bgt.n	405b98 <_svfprintf_r+0x97c>
  405bc4:	4635      	mov	r5, r6
  405bc6:	460c      	mov	r4, r1
  405bc8:	4646      	mov	r6, r8
  405bca:	4690      	mov	r8, r2
  405bcc:	3301      	adds	r3, #1
  405bce:	443c      	add	r4, r7
  405bd0:	2b07      	cmp	r3, #7
  405bd2:	9427      	str	r4, [sp, #156]	; 0x9c
  405bd4:	9326      	str	r3, [sp, #152]	; 0x98
  405bd6:	e888 00a0 	stmia.w	r8, {r5, r7}
  405bda:	f300 8232 	bgt.w	406042 <_svfprintf_r+0xe26>
  405bde:	f108 0808 	add.w	r8, r8, #8
  405be2:	e4ac      	b.n	40553e <_svfprintf_r+0x322>
  405be4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405be6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405be8:	2b01      	cmp	r3, #1
  405bea:	f340 81fe 	ble.w	405fea <_svfprintf_r+0xdce>
  405bee:	3701      	adds	r7, #1
  405bf0:	3401      	adds	r4, #1
  405bf2:	2301      	movs	r3, #1
  405bf4:	2f07      	cmp	r7, #7
  405bf6:	9427      	str	r4, [sp, #156]	; 0x9c
  405bf8:	9726      	str	r7, [sp, #152]	; 0x98
  405bfa:	f8c8 6000 	str.w	r6, [r8]
  405bfe:	f8c8 3004 	str.w	r3, [r8, #4]
  405c02:	f300 8203 	bgt.w	40600c <_svfprintf_r+0xdf0>
  405c06:	f108 0808 	add.w	r8, r8, #8
  405c0a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405c0c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  405c0e:	f8c8 3000 	str.w	r3, [r8]
  405c12:	3701      	adds	r7, #1
  405c14:	4414      	add	r4, r2
  405c16:	2f07      	cmp	r7, #7
  405c18:	9427      	str	r4, [sp, #156]	; 0x9c
  405c1a:	9726      	str	r7, [sp, #152]	; 0x98
  405c1c:	f8c8 2004 	str.w	r2, [r8, #4]
  405c20:	f300 8200 	bgt.w	406024 <_svfprintf_r+0xe08>
  405c24:	f108 0808 	add.w	r8, r8, #8
  405c28:	a815      	add	r0, sp, #84	; 0x54
  405c2a:	c80d      	ldmia	r0, {r0, r2, r3}
  405c2c:	9914      	ldr	r1, [sp, #80]	; 0x50
  405c2e:	f004 fdb3 	bl	40a798 <__aeabi_dcmpeq>
  405c32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405c34:	2800      	cmp	r0, #0
  405c36:	f040 8101 	bne.w	405e3c <_svfprintf_r+0xc20>
  405c3a:	3b01      	subs	r3, #1
  405c3c:	3701      	adds	r7, #1
  405c3e:	3601      	adds	r6, #1
  405c40:	441c      	add	r4, r3
  405c42:	2f07      	cmp	r7, #7
  405c44:	9726      	str	r7, [sp, #152]	; 0x98
  405c46:	9427      	str	r4, [sp, #156]	; 0x9c
  405c48:	f8c8 6000 	str.w	r6, [r8]
  405c4c:	f8c8 3004 	str.w	r3, [r8, #4]
  405c50:	f300 8127 	bgt.w	405ea2 <_svfprintf_r+0xc86>
  405c54:	f108 0808 	add.w	r8, r8, #8
  405c58:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  405c5a:	f8c8 2004 	str.w	r2, [r8, #4]
  405c5e:	3701      	adds	r7, #1
  405c60:	4414      	add	r4, r2
  405c62:	ab21      	add	r3, sp, #132	; 0x84
  405c64:	2f07      	cmp	r7, #7
  405c66:	9427      	str	r4, [sp, #156]	; 0x9c
  405c68:	9726      	str	r7, [sp, #152]	; 0x98
  405c6a:	f8c8 3000 	str.w	r3, [r8]
  405c6e:	f77f acb3 	ble.w	4055d8 <_svfprintf_r+0x3bc>
  405c72:	aa25      	add	r2, sp, #148	; 0x94
  405c74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405c76:	980c      	ldr	r0, [sp, #48]	; 0x30
  405c78:	f003 fef2 	bl	409a60 <__ssprint_r>
  405c7c:	2800      	cmp	r0, #0
  405c7e:	f47f ab9f 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405c82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405c84:	46c8      	mov	r8, r9
  405c86:	e4a9      	b.n	4055dc <_svfprintf_r+0x3c0>
  405c88:	aa25      	add	r2, sp, #148	; 0x94
  405c8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405c8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  405c8e:	f003 fee7 	bl	409a60 <__ssprint_r>
  405c92:	2800      	cmp	r0, #0
  405c94:	f43f aceb 	beq.w	40566e <_svfprintf_r+0x452>
  405c98:	f7ff bb92 	b.w	4053c0 <_svfprintf_r+0x1a4>
  405c9c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405ca0:	2b01      	cmp	r3, #1
  405ca2:	f000 8134 	beq.w	405f0e <_svfprintf_r+0xcf2>
  405ca6:	2b02      	cmp	r3, #2
  405ca8:	d125      	bne.n	405cf6 <_svfprintf_r+0xada>
  405caa:	f8cd b01c 	str.w	fp, [sp, #28]
  405cae:	2400      	movs	r4, #0
  405cb0:	2500      	movs	r5, #0
  405cb2:	e61e      	b.n	4058f2 <_svfprintf_r+0x6d6>
  405cb4:	aa25      	add	r2, sp, #148	; 0x94
  405cb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405cb8:	980c      	ldr	r0, [sp, #48]	; 0x30
  405cba:	f003 fed1 	bl	409a60 <__ssprint_r>
  405cbe:	2800      	cmp	r0, #0
  405cc0:	f47f ab7e 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405cc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405cc6:	46c8      	mov	r8, r9
  405cc8:	e475      	b.n	4055b6 <_svfprintf_r+0x39a>
  405cca:	aa25      	add	r2, sp, #148	; 0x94
  405ccc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405cce:	980c      	ldr	r0, [sp, #48]	; 0x30
  405cd0:	f003 fec6 	bl	409a60 <__ssprint_r>
  405cd4:	2800      	cmp	r0, #0
  405cd6:	f47f ab73 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405cda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405cdc:	46c8      	mov	r8, r9
  405cde:	e41b      	b.n	405518 <_svfprintf_r+0x2fc>
  405ce0:	aa25      	add	r2, sp, #148	; 0x94
  405ce2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405ce4:	980c      	ldr	r0, [sp, #48]	; 0x30
  405ce6:	f003 febb 	bl	409a60 <__ssprint_r>
  405cea:	2800      	cmp	r0, #0
  405cec:	f47f ab68 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405cf0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405cf2:	46c8      	mov	r8, r9
  405cf4:	e420      	b.n	405538 <_svfprintf_r+0x31c>
  405cf6:	f8cd b01c 	str.w	fp, [sp, #28]
  405cfa:	2400      	movs	r4, #0
  405cfc:	2500      	movs	r5, #0
  405cfe:	4649      	mov	r1, r9
  405d00:	e000      	b.n	405d04 <_svfprintf_r+0xae8>
  405d02:	4631      	mov	r1, r6
  405d04:	08e2      	lsrs	r2, r4, #3
  405d06:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  405d0a:	08e8      	lsrs	r0, r5, #3
  405d0c:	f004 0307 	and.w	r3, r4, #7
  405d10:	4605      	mov	r5, r0
  405d12:	4614      	mov	r4, r2
  405d14:	3330      	adds	r3, #48	; 0x30
  405d16:	ea54 0205 	orrs.w	r2, r4, r5
  405d1a:	f801 3c01 	strb.w	r3, [r1, #-1]
  405d1e:	f101 36ff 	add.w	r6, r1, #4294967295
  405d22:	d1ee      	bne.n	405d02 <_svfprintf_r+0xae6>
  405d24:	9a07      	ldr	r2, [sp, #28]
  405d26:	07d2      	lsls	r2, r2, #31
  405d28:	f57f adf3 	bpl.w	405912 <_svfprintf_r+0x6f6>
  405d2c:	2b30      	cmp	r3, #48	; 0x30
  405d2e:	f43f adf0 	beq.w	405912 <_svfprintf_r+0x6f6>
  405d32:	3902      	subs	r1, #2
  405d34:	2330      	movs	r3, #48	; 0x30
  405d36:	f806 3c01 	strb.w	r3, [r6, #-1]
  405d3a:	eba9 0301 	sub.w	r3, r9, r1
  405d3e:	930e      	str	r3, [sp, #56]	; 0x38
  405d40:	460e      	mov	r6, r1
  405d42:	f7ff bb7b 	b.w	40543c <_svfprintf_r+0x220>
  405d46:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405d48:	2900      	cmp	r1, #0
  405d4a:	f340 822e 	ble.w	4061aa <_svfprintf_r+0xf8e>
  405d4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405d50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405d52:	4293      	cmp	r3, r2
  405d54:	bfa8      	it	ge
  405d56:	4613      	movge	r3, r2
  405d58:	2b00      	cmp	r3, #0
  405d5a:	461f      	mov	r7, r3
  405d5c:	dd0d      	ble.n	405d7a <_svfprintf_r+0xb5e>
  405d5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405d60:	f8c8 6000 	str.w	r6, [r8]
  405d64:	3301      	adds	r3, #1
  405d66:	443c      	add	r4, r7
  405d68:	2b07      	cmp	r3, #7
  405d6a:	9427      	str	r4, [sp, #156]	; 0x9c
  405d6c:	f8c8 7004 	str.w	r7, [r8, #4]
  405d70:	9326      	str	r3, [sp, #152]	; 0x98
  405d72:	f300 831f 	bgt.w	4063b4 <_svfprintf_r+0x1198>
  405d76:	f108 0808 	add.w	r8, r8, #8
  405d7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405d7c:	2f00      	cmp	r7, #0
  405d7e:	bfa8      	it	ge
  405d80:	1bdb      	subge	r3, r3, r7
  405d82:	2b00      	cmp	r3, #0
  405d84:	461f      	mov	r7, r3
  405d86:	f340 80d6 	ble.w	405f36 <_svfprintf_r+0xd1a>
  405d8a:	2f10      	cmp	r7, #16
  405d8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405d8e:	4d31      	ldr	r5, [pc, #196]	; (405e54 <_svfprintf_r+0xc38>)
  405d90:	f340 81ed 	ble.w	40616e <_svfprintf_r+0xf52>
  405d94:	4642      	mov	r2, r8
  405d96:	4621      	mov	r1, r4
  405d98:	46b0      	mov	r8, r6
  405d9a:	f04f 0b10 	mov.w	fp, #16
  405d9e:	462e      	mov	r6, r5
  405da0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405da2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405da4:	e004      	b.n	405db0 <_svfprintf_r+0xb94>
  405da6:	3208      	adds	r2, #8
  405da8:	3f10      	subs	r7, #16
  405daa:	2f10      	cmp	r7, #16
  405dac:	f340 81db 	ble.w	406166 <_svfprintf_r+0xf4a>
  405db0:	3301      	adds	r3, #1
  405db2:	3110      	adds	r1, #16
  405db4:	2b07      	cmp	r3, #7
  405db6:	9127      	str	r1, [sp, #156]	; 0x9c
  405db8:	9326      	str	r3, [sp, #152]	; 0x98
  405dba:	e882 0840 	stmia.w	r2, {r6, fp}
  405dbe:	ddf2      	ble.n	405da6 <_svfprintf_r+0xb8a>
  405dc0:	aa25      	add	r2, sp, #148	; 0x94
  405dc2:	4629      	mov	r1, r5
  405dc4:	4620      	mov	r0, r4
  405dc6:	f003 fe4b 	bl	409a60 <__ssprint_r>
  405dca:	2800      	cmp	r0, #0
  405dcc:	f47f aaf8 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405dd0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405dd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405dd4:	464a      	mov	r2, r9
  405dd6:	e7e7      	b.n	405da8 <_svfprintf_r+0xb8c>
  405dd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405dda:	930e      	str	r3, [sp, #56]	; 0x38
  405ddc:	464e      	mov	r6, r9
  405dde:	f7ff bb2d 	b.w	40543c <_svfprintf_r+0x220>
  405de2:	2d00      	cmp	r5, #0
  405de4:	bf08      	it	eq
  405de6:	2c0a      	cmpeq	r4, #10
  405de8:	f0c0 808f 	bcc.w	405f0a <_svfprintf_r+0xcee>
  405dec:	464e      	mov	r6, r9
  405dee:	4620      	mov	r0, r4
  405df0:	4629      	mov	r1, r5
  405df2:	220a      	movs	r2, #10
  405df4:	2300      	movs	r3, #0
  405df6:	f004 fd3f 	bl	40a878 <__aeabi_uldivmod>
  405dfa:	3230      	adds	r2, #48	; 0x30
  405dfc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  405e00:	4620      	mov	r0, r4
  405e02:	4629      	mov	r1, r5
  405e04:	2300      	movs	r3, #0
  405e06:	220a      	movs	r2, #10
  405e08:	f004 fd36 	bl	40a878 <__aeabi_uldivmod>
  405e0c:	4604      	mov	r4, r0
  405e0e:	460d      	mov	r5, r1
  405e10:	ea54 0305 	orrs.w	r3, r4, r5
  405e14:	d1eb      	bne.n	405dee <_svfprintf_r+0xbd2>
  405e16:	eba9 0306 	sub.w	r3, r9, r6
  405e1a:	930e      	str	r3, [sp, #56]	; 0x38
  405e1c:	f7ff bb0e 	b.w	40543c <_svfprintf_r+0x220>
  405e20:	aa25      	add	r2, sp, #148	; 0x94
  405e22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405e24:	980c      	ldr	r0, [sp, #48]	; 0x30
  405e26:	f003 fe1b 	bl	409a60 <__ssprint_r>
  405e2a:	2800      	cmp	r0, #0
  405e2c:	f47f aac8 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405e30:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405e34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405e36:	46c8      	mov	r8, r9
  405e38:	f7ff bb5e 	b.w	4054f8 <_svfprintf_r+0x2dc>
  405e3c:	1e5e      	subs	r6, r3, #1
  405e3e:	2e00      	cmp	r6, #0
  405e40:	f77f af0a 	ble.w	405c58 <_svfprintf_r+0xa3c>
  405e44:	2e10      	cmp	r6, #16
  405e46:	4d03      	ldr	r5, [pc, #12]	; (405e54 <_svfprintf_r+0xc38>)
  405e48:	dd22      	ble.n	405e90 <_svfprintf_r+0xc74>
  405e4a:	4622      	mov	r2, r4
  405e4c:	f04f 0b10 	mov.w	fp, #16
  405e50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405e52:	e006      	b.n	405e62 <_svfprintf_r+0xc46>
  405e54:	0040ad50 	.word	0x0040ad50
  405e58:	3e10      	subs	r6, #16
  405e5a:	2e10      	cmp	r6, #16
  405e5c:	f108 0808 	add.w	r8, r8, #8
  405e60:	dd15      	ble.n	405e8e <_svfprintf_r+0xc72>
  405e62:	3701      	adds	r7, #1
  405e64:	3210      	adds	r2, #16
  405e66:	2f07      	cmp	r7, #7
  405e68:	9227      	str	r2, [sp, #156]	; 0x9c
  405e6a:	9726      	str	r7, [sp, #152]	; 0x98
  405e6c:	e888 0820 	stmia.w	r8, {r5, fp}
  405e70:	ddf2      	ble.n	405e58 <_svfprintf_r+0xc3c>
  405e72:	aa25      	add	r2, sp, #148	; 0x94
  405e74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405e76:	4620      	mov	r0, r4
  405e78:	f003 fdf2 	bl	409a60 <__ssprint_r>
  405e7c:	2800      	cmp	r0, #0
  405e7e:	f47f aa9f 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405e82:	3e10      	subs	r6, #16
  405e84:	2e10      	cmp	r6, #16
  405e86:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405e88:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405e8a:	46c8      	mov	r8, r9
  405e8c:	dce9      	bgt.n	405e62 <_svfprintf_r+0xc46>
  405e8e:	4614      	mov	r4, r2
  405e90:	3701      	adds	r7, #1
  405e92:	4434      	add	r4, r6
  405e94:	2f07      	cmp	r7, #7
  405e96:	9427      	str	r4, [sp, #156]	; 0x9c
  405e98:	9726      	str	r7, [sp, #152]	; 0x98
  405e9a:	e888 0060 	stmia.w	r8, {r5, r6}
  405e9e:	f77f aed9 	ble.w	405c54 <_svfprintf_r+0xa38>
  405ea2:	aa25      	add	r2, sp, #148	; 0x94
  405ea4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405ea6:	980c      	ldr	r0, [sp, #48]	; 0x30
  405ea8:	f003 fdda 	bl	409a60 <__ssprint_r>
  405eac:	2800      	cmp	r0, #0
  405eae:	f47f aa87 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405eb2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405eb4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405eb6:	46c8      	mov	r8, r9
  405eb8:	e6ce      	b.n	405c58 <_svfprintf_r+0xa3c>
  405eba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405ebc:	6814      	ldr	r4, [r2, #0]
  405ebe:	4613      	mov	r3, r2
  405ec0:	3304      	adds	r3, #4
  405ec2:	17e5      	asrs	r5, r4, #31
  405ec4:	930f      	str	r3, [sp, #60]	; 0x3c
  405ec6:	4622      	mov	r2, r4
  405ec8:	462b      	mov	r3, r5
  405eca:	e4fa      	b.n	4058c2 <_svfprintf_r+0x6a6>
  405ecc:	3204      	adds	r2, #4
  405ece:	681c      	ldr	r4, [r3, #0]
  405ed0:	920f      	str	r2, [sp, #60]	; 0x3c
  405ed2:	2301      	movs	r3, #1
  405ed4:	2500      	movs	r5, #0
  405ed6:	f7ff ba94 	b.w	405402 <_svfprintf_r+0x1e6>
  405eda:	681c      	ldr	r4, [r3, #0]
  405edc:	3304      	adds	r3, #4
  405ede:	930f      	str	r3, [sp, #60]	; 0x3c
  405ee0:	2500      	movs	r5, #0
  405ee2:	e421      	b.n	405728 <_svfprintf_r+0x50c>
  405ee4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405ee6:	460a      	mov	r2, r1
  405ee8:	3204      	adds	r2, #4
  405eea:	680c      	ldr	r4, [r1, #0]
  405eec:	920f      	str	r2, [sp, #60]	; 0x3c
  405eee:	2500      	movs	r5, #0
  405ef0:	f7ff ba87 	b.w	405402 <_svfprintf_r+0x1e6>
  405ef4:	4614      	mov	r4, r2
  405ef6:	3301      	adds	r3, #1
  405ef8:	4434      	add	r4, r6
  405efa:	2b07      	cmp	r3, #7
  405efc:	9427      	str	r4, [sp, #156]	; 0x9c
  405efe:	9326      	str	r3, [sp, #152]	; 0x98
  405f00:	e888 0060 	stmia.w	r8, {r5, r6}
  405f04:	f77f ab68 	ble.w	4055d8 <_svfprintf_r+0x3bc>
  405f08:	e6b3      	b.n	405c72 <_svfprintf_r+0xa56>
  405f0a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405f0e:	f8cd b01c 	str.w	fp, [sp, #28]
  405f12:	ae42      	add	r6, sp, #264	; 0x108
  405f14:	3430      	adds	r4, #48	; 0x30
  405f16:	2301      	movs	r3, #1
  405f18:	f806 4d41 	strb.w	r4, [r6, #-65]!
  405f1c:	930e      	str	r3, [sp, #56]	; 0x38
  405f1e:	f7ff ba8d 	b.w	40543c <_svfprintf_r+0x220>
  405f22:	aa25      	add	r2, sp, #148	; 0x94
  405f24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405f26:	980c      	ldr	r0, [sp, #48]	; 0x30
  405f28:	f003 fd9a 	bl	409a60 <__ssprint_r>
  405f2c:	2800      	cmp	r0, #0
  405f2e:	f47f aa47 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405f32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405f34:	46c8      	mov	r8, r9
  405f36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405f38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405f3a:	429a      	cmp	r2, r3
  405f3c:	db44      	blt.n	405fc8 <_svfprintf_r+0xdac>
  405f3e:	9b07      	ldr	r3, [sp, #28]
  405f40:	07d9      	lsls	r1, r3, #31
  405f42:	d441      	bmi.n	405fc8 <_svfprintf_r+0xdac>
  405f44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405f46:	9812      	ldr	r0, [sp, #72]	; 0x48
  405f48:	1a9a      	subs	r2, r3, r2
  405f4a:	1a1d      	subs	r5, r3, r0
  405f4c:	4295      	cmp	r5, r2
  405f4e:	bfa8      	it	ge
  405f50:	4615      	movge	r5, r2
  405f52:	2d00      	cmp	r5, #0
  405f54:	dd0e      	ble.n	405f74 <_svfprintf_r+0xd58>
  405f56:	9926      	ldr	r1, [sp, #152]	; 0x98
  405f58:	f8c8 5004 	str.w	r5, [r8, #4]
  405f5c:	3101      	adds	r1, #1
  405f5e:	4406      	add	r6, r0
  405f60:	442c      	add	r4, r5
  405f62:	2907      	cmp	r1, #7
  405f64:	f8c8 6000 	str.w	r6, [r8]
  405f68:	9427      	str	r4, [sp, #156]	; 0x9c
  405f6a:	9126      	str	r1, [sp, #152]	; 0x98
  405f6c:	f300 823b 	bgt.w	4063e6 <_svfprintf_r+0x11ca>
  405f70:	f108 0808 	add.w	r8, r8, #8
  405f74:	2d00      	cmp	r5, #0
  405f76:	bfac      	ite	ge
  405f78:	1b56      	subge	r6, r2, r5
  405f7a:	4616      	movlt	r6, r2
  405f7c:	2e00      	cmp	r6, #0
  405f7e:	f77f ab2d 	ble.w	4055dc <_svfprintf_r+0x3c0>
  405f82:	2e10      	cmp	r6, #16
  405f84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405f86:	4db0      	ldr	r5, [pc, #704]	; (406248 <_svfprintf_r+0x102c>)
  405f88:	ddb5      	ble.n	405ef6 <_svfprintf_r+0xcda>
  405f8a:	4622      	mov	r2, r4
  405f8c:	2710      	movs	r7, #16
  405f8e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405f92:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405f94:	e004      	b.n	405fa0 <_svfprintf_r+0xd84>
  405f96:	f108 0808 	add.w	r8, r8, #8
  405f9a:	3e10      	subs	r6, #16
  405f9c:	2e10      	cmp	r6, #16
  405f9e:	dda9      	ble.n	405ef4 <_svfprintf_r+0xcd8>
  405fa0:	3301      	adds	r3, #1
  405fa2:	3210      	adds	r2, #16
  405fa4:	2b07      	cmp	r3, #7
  405fa6:	9227      	str	r2, [sp, #156]	; 0x9c
  405fa8:	9326      	str	r3, [sp, #152]	; 0x98
  405faa:	e888 00a0 	stmia.w	r8, {r5, r7}
  405fae:	ddf2      	ble.n	405f96 <_svfprintf_r+0xd7a>
  405fb0:	aa25      	add	r2, sp, #148	; 0x94
  405fb2:	4621      	mov	r1, r4
  405fb4:	4658      	mov	r0, fp
  405fb6:	f003 fd53 	bl	409a60 <__ssprint_r>
  405fba:	2800      	cmp	r0, #0
  405fbc:	f47f aa00 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  405fc0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405fc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405fc4:	46c8      	mov	r8, r9
  405fc6:	e7e8      	b.n	405f9a <_svfprintf_r+0xd7e>
  405fc8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405fca:	9819      	ldr	r0, [sp, #100]	; 0x64
  405fcc:	991a      	ldr	r1, [sp, #104]	; 0x68
  405fce:	f8c8 1000 	str.w	r1, [r8]
  405fd2:	3301      	adds	r3, #1
  405fd4:	4404      	add	r4, r0
  405fd6:	2b07      	cmp	r3, #7
  405fd8:	9427      	str	r4, [sp, #156]	; 0x9c
  405fda:	f8c8 0004 	str.w	r0, [r8, #4]
  405fde:	9326      	str	r3, [sp, #152]	; 0x98
  405fe0:	f300 81f5 	bgt.w	4063ce <_svfprintf_r+0x11b2>
  405fe4:	f108 0808 	add.w	r8, r8, #8
  405fe8:	e7ac      	b.n	405f44 <_svfprintf_r+0xd28>
  405fea:	9b07      	ldr	r3, [sp, #28]
  405fec:	07da      	lsls	r2, r3, #31
  405fee:	f53f adfe 	bmi.w	405bee <_svfprintf_r+0x9d2>
  405ff2:	3701      	adds	r7, #1
  405ff4:	3401      	adds	r4, #1
  405ff6:	2301      	movs	r3, #1
  405ff8:	2f07      	cmp	r7, #7
  405ffa:	9427      	str	r4, [sp, #156]	; 0x9c
  405ffc:	9726      	str	r7, [sp, #152]	; 0x98
  405ffe:	f8c8 6000 	str.w	r6, [r8]
  406002:	f8c8 3004 	str.w	r3, [r8, #4]
  406006:	f77f ae25 	ble.w	405c54 <_svfprintf_r+0xa38>
  40600a:	e74a      	b.n	405ea2 <_svfprintf_r+0xc86>
  40600c:	aa25      	add	r2, sp, #148	; 0x94
  40600e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406010:	980c      	ldr	r0, [sp, #48]	; 0x30
  406012:	f003 fd25 	bl	409a60 <__ssprint_r>
  406016:	2800      	cmp	r0, #0
  406018:	f47f a9d2 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  40601c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40601e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  406020:	46c8      	mov	r8, r9
  406022:	e5f2      	b.n	405c0a <_svfprintf_r+0x9ee>
  406024:	aa25      	add	r2, sp, #148	; 0x94
  406026:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406028:	980c      	ldr	r0, [sp, #48]	; 0x30
  40602a:	f003 fd19 	bl	409a60 <__ssprint_r>
  40602e:	2800      	cmp	r0, #0
  406030:	f47f a9c6 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  406034:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406036:	9f26      	ldr	r7, [sp, #152]	; 0x98
  406038:	46c8      	mov	r8, r9
  40603a:	e5f5      	b.n	405c28 <_svfprintf_r+0xa0c>
  40603c:	464e      	mov	r6, r9
  40603e:	f7ff b9fd 	b.w	40543c <_svfprintf_r+0x220>
  406042:	aa25      	add	r2, sp, #148	; 0x94
  406044:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406046:	980c      	ldr	r0, [sp, #48]	; 0x30
  406048:	f003 fd0a 	bl	409a60 <__ssprint_r>
  40604c:	2800      	cmp	r0, #0
  40604e:	f47f a9b7 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  406052:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406054:	46c8      	mov	r8, r9
  406056:	f7ff ba72 	b.w	40553e <_svfprintf_r+0x322>
  40605a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40605c:	4622      	mov	r2, r4
  40605e:	4620      	mov	r0, r4
  406060:	9c14      	ldr	r4, [sp, #80]	; 0x50
  406062:	4623      	mov	r3, r4
  406064:	4621      	mov	r1, r4
  406066:	f004 fbc9 	bl	40a7fc <__aeabi_dcmpun>
  40606a:	2800      	cmp	r0, #0
  40606c:	f040 8286 	bne.w	40657c <_svfprintf_r+0x1360>
  406070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406072:	3301      	adds	r3, #1
  406074:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406076:	f023 0320 	bic.w	r3, r3, #32
  40607a:	930e      	str	r3, [sp, #56]	; 0x38
  40607c:	f000 81e2 	beq.w	406444 <_svfprintf_r+0x1228>
  406080:	2b47      	cmp	r3, #71	; 0x47
  406082:	f000 811e 	beq.w	4062c2 <_svfprintf_r+0x10a6>
  406086:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40608a:	9307      	str	r3, [sp, #28]
  40608c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40608e:	1e1f      	subs	r7, r3, #0
  406090:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406092:	9308      	str	r3, [sp, #32]
  406094:	bfbb      	ittet	lt
  406096:	463b      	movlt	r3, r7
  406098:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40609c:	2300      	movge	r3, #0
  40609e:	232d      	movlt	r3, #45	; 0x2d
  4060a0:	9310      	str	r3, [sp, #64]	; 0x40
  4060a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4060a4:	2b66      	cmp	r3, #102	; 0x66
  4060a6:	f000 81bb 	beq.w	406420 <_svfprintf_r+0x1204>
  4060aa:	2b46      	cmp	r3, #70	; 0x46
  4060ac:	f000 80df 	beq.w	40626e <_svfprintf_r+0x1052>
  4060b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4060b2:	9a08      	ldr	r2, [sp, #32]
  4060b4:	2b45      	cmp	r3, #69	; 0x45
  4060b6:	bf0c      	ite	eq
  4060b8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4060ba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4060bc:	a823      	add	r0, sp, #140	; 0x8c
  4060be:	a920      	add	r1, sp, #128	; 0x80
  4060c0:	bf08      	it	eq
  4060c2:	1c5d      	addeq	r5, r3, #1
  4060c4:	9004      	str	r0, [sp, #16]
  4060c6:	9103      	str	r1, [sp, #12]
  4060c8:	a81f      	add	r0, sp, #124	; 0x7c
  4060ca:	2102      	movs	r1, #2
  4060cc:	463b      	mov	r3, r7
  4060ce:	9002      	str	r0, [sp, #8]
  4060d0:	9501      	str	r5, [sp, #4]
  4060d2:	9100      	str	r1, [sp, #0]
  4060d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4060d6:	f001 faa3 	bl	407620 <_dtoa_r>
  4060da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4060dc:	2b67      	cmp	r3, #103	; 0x67
  4060de:	4606      	mov	r6, r0
  4060e0:	f040 81e0 	bne.w	4064a4 <_svfprintf_r+0x1288>
  4060e4:	f01b 0f01 	tst.w	fp, #1
  4060e8:	f000 8246 	beq.w	406578 <_svfprintf_r+0x135c>
  4060ec:	1974      	adds	r4, r6, r5
  4060ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4060f0:	9808      	ldr	r0, [sp, #32]
  4060f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4060f4:	4639      	mov	r1, r7
  4060f6:	f004 fb4f 	bl	40a798 <__aeabi_dcmpeq>
  4060fa:	2800      	cmp	r0, #0
  4060fc:	f040 8165 	bne.w	4063ca <_svfprintf_r+0x11ae>
  406100:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406102:	42a3      	cmp	r3, r4
  406104:	d206      	bcs.n	406114 <_svfprintf_r+0xef8>
  406106:	2130      	movs	r1, #48	; 0x30
  406108:	1c5a      	adds	r2, r3, #1
  40610a:	9223      	str	r2, [sp, #140]	; 0x8c
  40610c:	7019      	strb	r1, [r3, #0]
  40610e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406110:	429c      	cmp	r4, r3
  406112:	d8f9      	bhi.n	406108 <_svfprintf_r+0xeec>
  406114:	1b9b      	subs	r3, r3, r6
  406116:	9313      	str	r3, [sp, #76]	; 0x4c
  406118:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40611a:	2b47      	cmp	r3, #71	; 0x47
  40611c:	f000 80e9 	beq.w	4062f2 <_svfprintf_r+0x10d6>
  406120:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406122:	2b65      	cmp	r3, #101	; 0x65
  406124:	f340 81cd 	ble.w	4064c2 <_svfprintf_r+0x12a6>
  406128:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40612a:	2b66      	cmp	r3, #102	; 0x66
  40612c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40612e:	9312      	str	r3, [sp, #72]	; 0x48
  406130:	f000 819e 	beq.w	406470 <_svfprintf_r+0x1254>
  406134:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406136:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406138:	4619      	mov	r1, r3
  40613a:	4291      	cmp	r1, r2
  40613c:	f300 818a 	bgt.w	406454 <_svfprintf_r+0x1238>
  406140:	f01b 0f01 	tst.w	fp, #1
  406144:	f040 8213 	bne.w	40656e <_svfprintf_r+0x1352>
  406148:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40614c:	9308      	str	r3, [sp, #32]
  40614e:	2367      	movs	r3, #103	; 0x67
  406150:	920e      	str	r2, [sp, #56]	; 0x38
  406152:	9311      	str	r3, [sp, #68]	; 0x44
  406154:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406156:	2b00      	cmp	r3, #0
  406158:	f040 80c4 	bne.w	4062e4 <_svfprintf_r+0x10c8>
  40615c:	930a      	str	r3, [sp, #40]	; 0x28
  40615e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  406162:	f7ff b973 	b.w	40544c <_svfprintf_r+0x230>
  406166:	4635      	mov	r5, r6
  406168:	460c      	mov	r4, r1
  40616a:	4646      	mov	r6, r8
  40616c:	4690      	mov	r8, r2
  40616e:	3301      	adds	r3, #1
  406170:	443c      	add	r4, r7
  406172:	2b07      	cmp	r3, #7
  406174:	9427      	str	r4, [sp, #156]	; 0x9c
  406176:	9326      	str	r3, [sp, #152]	; 0x98
  406178:	e888 00a0 	stmia.w	r8, {r5, r7}
  40617c:	f73f aed1 	bgt.w	405f22 <_svfprintf_r+0xd06>
  406180:	f108 0808 	add.w	r8, r8, #8
  406184:	e6d7      	b.n	405f36 <_svfprintf_r+0xd1a>
  406186:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406188:	6813      	ldr	r3, [r2, #0]
  40618a:	3204      	adds	r2, #4
  40618c:	920f      	str	r2, [sp, #60]	; 0x3c
  40618e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406190:	601a      	str	r2, [r3, #0]
  406192:	f7ff b86a 	b.w	40526a <_svfprintf_r+0x4e>
  406196:	aa25      	add	r2, sp, #148	; 0x94
  406198:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40619a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40619c:	f003 fc60 	bl	409a60 <__ssprint_r>
  4061a0:	2800      	cmp	r0, #0
  4061a2:	f47f a90d 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  4061a6:	46c8      	mov	r8, r9
  4061a8:	e48d      	b.n	405ac6 <_svfprintf_r+0x8aa>
  4061aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4061ac:	4a27      	ldr	r2, [pc, #156]	; (40624c <_svfprintf_r+0x1030>)
  4061ae:	f8c8 2000 	str.w	r2, [r8]
  4061b2:	3301      	adds	r3, #1
  4061b4:	3401      	adds	r4, #1
  4061b6:	2201      	movs	r2, #1
  4061b8:	2b07      	cmp	r3, #7
  4061ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4061bc:	9326      	str	r3, [sp, #152]	; 0x98
  4061be:	f8c8 2004 	str.w	r2, [r8, #4]
  4061c2:	dc72      	bgt.n	4062aa <_svfprintf_r+0x108e>
  4061c4:	f108 0808 	add.w	r8, r8, #8
  4061c8:	b929      	cbnz	r1, 4061d6 <_svfprintf_r+0xfba>
  4061ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4061cc:	b91b      	cbnz	r3, 4061d6 <_svfprintf_r+0xfba>
  4061ce:	9b07      	ldr	r3, [sp, #28]
  4061d0:	07d8      	lsls	r0, r3, #31
  4061d2:	f57f aa03 	bpl.w	4055dc <_svfprintf_r+0x3c0>
  4061d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4061d8:	9819      	ldr	r0, [sp, #100]	; 0x64
  4061da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4061dc:	f8c8 2000 	str.w	r2, [r8]
  4061e0:	3301      	adds	r3, #1
  4061e2:	4602      	mov	r2, r0
  4061e4:	4422      	add	r2, r4
  4061e6:	2b07      	cmp	r3, #7
  4061e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4061ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4061ee:	9326      	str	r3, [sp, #152]	; 0x98
  4061f0:	f300 818d 	bgt.w	40650e <_svfprintf_r+0x12f2>
  4061f4:	f108 0808 	add.w	r8, r8, #8
  4061f8:	2900      	cmp	r1, #0
  4061fa:	f2c0 8165 	blt.w	4064c8 <_svfprintf_r+0x12ac>
  4061fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  406200:	f8c8 6000 	str.w	r6, [r8]
  406204:	3301      	adds	r3, #1
  406206:	188c      	adds	r4, r1, r2
  406208:	2b07      	cmp	r3, #7
  40620a:	9427      	str	r4, [sp, #156]	; 0x9c
  40620c:	9326      	str	r3, [sp, #152]	; 0x98
  40620e:	f8c8 1004 	str.w	r1, [r8, #4]
  406212:	f77f a9e1 	ble.w	4055d8 <_svfprintf_r+0x3bc>
  406216:	e52c      	b.n	405c72 <_svfprintf_r+0xa56>
  406218:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40621a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40621c:	6813      	ldr	r3, [r2, #0]
  40621e:	17cd      	asrs	r5, r1, #31
  406220:	4608      	mov	r0, r1
  406222:	3204      	adds	r2, #4
  406224:	4629      	mov	r1, r5
  406226:	920f      	str	r2, [sp, #60]	; 0x3c
  406228:	e9c3 0100 	strd	r0, r1, [r3]
  40622c:	f7ff b81d 	b.w	40526a <_svfprintf_r+0x4e>
  406230:	aa25      	add	r2, sp, #148	; 0x94
  406232:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406234:	980c      	ldr	r0, [sp, #48]	; 0x30
  406236:	f003 fc13 	bl	409a60 <__ssprint_r>
  40623a:	2800      	cmp	r0, #0
  40623c:	f47f a8c0 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  406240:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406242:	46c8      	mov	r8, r9
  406244:	e458      	b.n	405af8 <_svfprintf_r+0x8dc>
  406246:	bf00      	nop
  406248:	0040ad50 	.word	0x0040ad50
  40624c:	0040ad3c 	.word	0x0040ad3c
  406250:	2140      	movs	r1, #64	; 0x40
  406252:	980c      	ldr	r0, [sp, #48]	; 0x30
  406254:	f7fe fab4 	bl	4047c0 <_malloc_r>
  406258:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40625a:	6010      	str	r0, [r2, #0]
  40625c:	6110      	str	r0, [r2, #16]
  40625e:	2800      	cmp	r0, #0
  406260:	f000 81f2 	beq.w	406648 <_svfprintf_r+0x142c>
  406264:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406266:	2340      	movs	r3, #64	; 0x40
  406268:	6153      	str	r3, [r2, #20]
  40626a:	f7fe bfee 	b.w	40524a <_svfprintf_r+0x2e>
  40626e:	a823      	add	r0, sp, #140	; 0x8c
  406270:	a920      	add	r1, sp, #128	; 0x80
  406272:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  406274:	9004      	str	r0, [sp, #16]
  406276:	9103      	str	r1, [sp, #12]
  406278:	a81f      	add	r0, sp, #124	; 0x7c
  40627a:	2103      	movs	r1, #3
  40627c:	9002      	str	r0, [sp, #8]
  40627e:	9a08      	ldr	r2, [sp, #32]
  406280:	9401      	str	r4, [sp, #4]
  406282:	463b      	mov	r3, r7
  406284:	9100      	str	r1, [sp, #0]
  406286:	980c      	ldr	r0, [sp, #48]	; 0x30
  406288:	f001 f9ca 	bl	407620 <_dtoa_r>
  40628c:	4625      	mov	r5, r4
  40628e:	4606      	mov	r6, r0
  406290:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406292:	2b46      	cmp	r3, #70	; 0x46
  406294:	eb06 0405 	add.w	r4, r6, r5
  406298:	f47f af29 	bne.w	4060ee <_svfprintf_r+0xed2>
  40629c:	7833      	ldrb	r3, [r6, #0]
  40629e:	2b30      	cmp	r3, #48	; 0x30
  4062a0:	f000 8178 	beq.w	406594 <_svfprintf_r+0x1378>
  4062a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4062a6:	442c      	add	r4, r5
  4062a8:	e721      	b.n	4060ee <_svfprintf_r+0xed2>
  4062aa:	aa25      	add	r2, sp, #148	; 0x94
  4062ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4062ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4062b0:	f003 fbd6 	bl	409a60 <__ssprint_r>
  4062b4:	2800      	cmp	r0, #0
  4062b6:	f47f a883 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  4062ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4062bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4062be:	46c8      	mov	r8, r9
  4062c0:	e782      	b.n	4061c8 <_svfprintf_r+0xfac>
  4062c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4062c4:	2b00      	cmp	r3, #0
  4062c6:	bf08      	it	eq
  4062c8:	2301      	moveq	r3, #1
  4062ca:	930a      	str	r3, [sp, #40]	; 0x28
  4062cc:	e6db      	b.n	406086 <_svfprintf_r+0xe6a>
  4062ce:	4630      	mov	r0, r6
  4062d0:	940a      	str	r4, [sp, #40]	; 0x28
  4062d2:	f7fe ff35 	bl	405140 <strlen>
  4062d6:	950f      	str	r5, [sp, #60]	; 0x3c
  4062d8:	900e      	str	r0, [sp, #56]	; 0x38
  4062da:	f8cd b01c 	str.w	fp, [sp, #28]
  4062de:	4603      	mov	r3, r0
  4062e0:	f7ff b9f9 	b.w	4056d6 <_svfprintf_r+0x4ba>
  4062e4:	272d      	movs	r7, #45	; 0x2d
  4062e6:	2300      	movs	r3, #0
  4062e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4062ec:	930a      	str	r3, [sp, #40]	; 0x28
  4062ee:	f7ff b8ae 	b.w	40544e <_svfprintf_r+0x232>
  4062f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4062f4:	9312      	str	r3, [sp, #72]	; 0x48
  4062f6:	461a      	mov	r2, r3
  4062f8:	3303      	adds	r3, #3
  4062fa:	db04      	blt.n	406306 <_svfprintf_r+0x10ea>
  4062fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4062fe:	4619      	mov	r1, r3
  406300:	4291      	cmp	r1, r2
  406302:	f6bf af17 	bge.w	406134 <_svfprintf_r+0xf18>
  406306:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406308:	3b02      	subs	r3, #2
  40630a:	9311      	str	r3, [sp, #68]	; 0x44
  40630c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  406310:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  406314:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406316:	3b01      	subs	r3, #1
  406318:	2b00      	cmp	r3, #0
  40631a:	931f      	str	r3, [sp, #124]	; 0x7c
  40631c:	bfbd      	ittte	lt
  40631e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  406320:	f1c3 0301 	rsblt	r3, r3, #1
  406324:	222d      	movlt	r2, #45	; 0x2d
  406326:	222b      	movge	r2, #43	; 0x2b
  406328:	2b09      	cmp	r3, #9
  40632a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40632e:	f340 8116 	ble.w	40655e <_svfprintf_r+0x1342>
  406332:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  406336:	4620      	mov	r0, r4
  406338:	4dab      	ldr	r5, [pc, #684]	; (4065e8 <_svfprintf_r+0x13cc>)
  40633a:	e000      	b.n	40633e <_svfprintf_r+0x1122>
  40633c:	4610      	mov	r0, r2
  40633e:	fb85 1203 	smull	r1, r2, r5, r3
  406342:	17d9      	asrs	r1, r3, #31
  406344:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  406348:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40634c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  406350:	3230      	adds	r2, #48	; 0x30
  406352:	2909      	cmp	r1, #9
  406354:	f800 2c01 	strb.w	r2, [r0, #-1]
  406358:	460b      	mov	r3, r1
  40635a:	f100 32ff 	add.w	r2, r0, #4294967295
  40635e:	dced      	bgt.n	40633c <_svfprintf_r+0x1120>
  406360:	3330      	adds	r3, #48	; 0x30
  406362:	3802      	subs	r0, #2
  406364:	b2d9      	uxtb	r1, r3
  406366:	4284      	cmp	r4, r0
  406368:	f802 1c01 	strb.w	r1, [r2, #-1]
  40636c:	f240 8165 	bls.w	40663a <_svfprintf_r+0x141e>
  406370:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  406374:	4613      	mov	r3, r2
  406376:	e001      	b.n	40637c <_svfprintf_r+0x1160>
  406378:	f813 1b01 	ldrb.w	r1, [r3], #1
  40637c:	f800 1b01 	strb.w	r1, [r0], #1
  406380:	42a3      	cmp	r3, r4
  406382:	d1f9      	bne.n	406378 <_svfprintf_r+0x115c>
  406384:	3301      	adds	r3, #1
  406386:	1a9b      	subs	r3, r3, r2
  406388:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40638c:	4413      	add	r3, r2
  40638e:	aa21      	add	r2, sp, #132	; 0x84
  406390:	1a9b      	subs	r3, r3, r2
  406392:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  406394:	931b      	str	r3, [sp, #108]	; 0x6c
  406396:	2a01      	cmp	r2, #1
  406398:	4413      	add	r3, r2
  40639a:	930e      	str	r3, [sp, #56]	; 0x38
  40639c:	f340 8119 	ble.w	4065d2 <_svfprintf_r+0x13b6>
  4063a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4063a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4063a4:	4413      	add	r3, r2
  4063a6:	930e      	str	r3, [sp, #56]	; 0x38
  4063a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4063ac:	9308      	str	r3, [sp, #32]
  4063ae:	2300      	movs	r3, #0
  4063b0:	9312      	str	r3, [sp, #72]	; 0x48
  4063b2:	e6cf      	b.n	406154 <_svfprintf_r+0xf38>
  4063b4:	aa25      	add	r2, sp, #148	; 0x94
  4063b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4063b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4063ba:	f003 fb51 	bl	409a60 <__ssprint_r>
  4063be:	2800      	cmp	r0, #0
  4063c0:	f47e affe 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  4063c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4063c6:	46c8      	mov	r8, r9
  4063c8:	e4d7      	b.n	405d7a <_svfprintf_r+0xb5e>
  4063ca:	4623      	mov	r3, r4
  4063cc:	e6a2      	b.n	406114 <_svfprintf_r+0xef8>
  4063ce:	aa25      	add	r2, sp, #148	; 0x94
  4063d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4063d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4063d4:	f003 fb44 	bl	409a60 <__ssprint_r>
  4063d8:	2800      	cmp	r0, #0
  4063da:	f47e aff1 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  4063de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4063e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4063e2:	46c8      	mov	r8, r9
  4063e4:	e5ae      	b.n	405f44 <_svfprintf_r+0xd28>
  4063e6:	aa25      	add	r2, sp, #148	; 0x94
  4063e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4063ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4063ec:	f003 fb38 	bl	409a60 <__ssprint_r>
  4063f0:	2800      	cmp	r0, #0
  4063f2:	f47e afe5 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  4063f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4063f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4063fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4063fc:	1a9a      	subs	r2, r3, r2
  4063fe:	46c8      	mov	r8, r9
  406400:	e5b8      	b.n	405f74 <_svfprintf_r+0xd58>
  406402:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406404:	9612      	str	r6, [sp, #72]	; 0x48
  406406:	2b06      	cmp	r3, #6
  406408:	bf28      	it	cs
  40640a:	2306      	movcs	r3, #6
  40640c:	960a      	str	r6, [sp, #40]	; 0x28
  40640e:	4637      	mov	r7, r6
  406410:	9308      	str	r3, [sp, #32]
  406412:	950f      	str	r5, [sp, #60]	; 0x3c
  406414:	f8cd b01c 	str.w	fp, [sp, #28]
  406418:	930e      	str	r3, [sp, #56]	; 0x38
  40641a:	4e74      	ldr	r6, [pc, #464]	; (4065ec <_svfprintf_r+0x13d0>)
  40641c:	f7ff b816 	b.w	40544c <_svfprintf_r+0x230>
  406420:	a823      	add	r0, sp, #140	; 0x8c
  406422:	a920      	add	r1, sp, #128	; 0x80
  406424:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406426:	9004      	str	r0, [sp, #16]
  406428:	9103      	str	r1, [sp, #12]
  40642a:	a81f      	add	r0, sp, #124	; 0x7c
  40642c:	2103      	movs	r1, #3
  40642e:	9002      	str	r0, [sp, #8]
  406430:	9a08      	ldr	r2, [sp, #32]
  406432:	9501      	str	r5, [sp, #4]
  406434:	463b      	mov	r3, r7
  406436:	9100      	str	r1, [sp, #0]
  406438:	980c      	ldr	r0, [sp, #48]	; 0x30
  40643a:	f001 f8f1 	bl	407620 <_dtoa_r>
  40643e:	4606      	mov	r6, r0
  406440:	1944      	adds	r4, r0, r5
  406442:	e72b      	b.n	40629c <_svfprintf_r+0x1080>
  406444:	2306      	movs	r3, #6
  406446:	930a      	str	r3, [sp, #40]	; 0x28
  406448:	e61d      	b.n	406086 <_svfprintf_r+0xe6a>
  40644a:	272d      	movs	r7, #45	; 0x2d
  40644c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  406450:	f7ff bacd 	b.w	4059ee <_svfprintf_r+0x7d2>
  406454:	9a19      	ldr	r2, [sp, #100]	; 0x64
  406456:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406458:	4413      	add	r3, r2
  40645a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40645c:	930e      	str	r3, [sp, #56]	; 0x38
  40645e:	2a00      	cmp	r2, #0
  406460:	f340 80b0 	ble.w	4065c4 <_svfprintf_r+0x13a8>
  406464:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406468:	9308      	str	r3, [sp, #32]
  40646a:	2367      	movs	r3, #103	; 0x67
  40646c:	9311      	str	r3, [sp, #68]	; 0x44
  40646e:	e671      	b.n	406154 <_svfprintf_r+0xf38>
  406470:	2b00      	cmp	r3, #0
  406472:	f340 80c3 	ble.w	4065fc <_svfprintf_r+0x13e0>
  406476:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406478:	2a00      	cmp	r2, #0
  40647a:	f040 8099 	bne.w	4065b0 <_svfprintf_r+0x1394>
  40647e:	f01b 0f01 	tst.w	fp, #1
  406482:	f040 8095 	bne.w	4065b0 <_svfprintf_r+0x1394>
  406486:	9308      	str	r3, [sp, #32]
  406488:	930e      	str	r3, [sp, #56]	; 0x38
  40648a:	e663      	b.n	406154 <_svfprintf_r+0xf38>
  40648c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40648e:	9308      	str	r3, [sp, #32]
  406490:	930e      	str	r3, [sp, #56]	; 0x38
  406492:	900a      	str	r0, [sp, #40]	; 0x28
  406494:	950f      	str	r5, [sp, #60]	; 0x3c
  406496:	f8cd b01c 	str.w	fp, [sp, #28]
  40649a:	9012      	str	r0, [sp, #72]	; 0x48
  40649c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4064a0:	f7fe bfd4 	b.w	40544c <_svfprintf_r+0x230>
  4064a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4064a6:	2b47      	cmp	r3, #71	; 0x47
  4064a8:	f47f ae20 	bne.w	4060ec <_svfprintf_r+0xed0>
  4064ac:	f01b 0f01 	tst.w	fp, #1
  4064b0:	f47f aeee 	bne.w	406290 <_svfprintf_r+0x1074>
  4064b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4064b6:	1b9b      	subs	r3, r3, r6
  4064b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4064ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4064bc:	2b47      	cmp	r3, #71	; 0x47
  4064be:	f43f af18 	beq.w	4062f2 <_svfprintf_r+0x10d6>
  4064c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4064c4:	9312      	str	r3, [sp, #72]	; 0x48
  4064c6:	e721      	b.n	40630c <_svfprintf_r+0x10f0>
  4064c8:	424f      	negs	r7, r1
  4064ca:	3110      	adds	r1, #16
  4064cc:	4d48      	ldr	r5, [pc, #288]	; (4065f0 <_svfprintf_r+0x13d4>)
  4064ce:	da2f      	bge.n	406530 <_svfprintf_r+0x1314>
  4064d0:	2410      	movs	r4, #16
  4064d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4064d6:	e004      	b.n	4064e2 <_svfprintf_r+0x12c6>
  4064d8:	f108 0808 	add.w	r8, r8, #8
  4064dc:	3f10      	subs	r7, #16
  4064de:	2f10      	cmp	r7, #16
  4064e0:	dd26      	ble.n	406530 <_svfprintf_r+0x1314>
  4064e2:	3301      	adds	r3, #1
  4064e4:	3210      	adds	r2, #16
  4064e6:	2b07      	cmp	r3, #7
  4064e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4064ea:	9326      	str	r3, [sp, #152]	; 0x98
  4064ec:	f8c8 5000 	str.w	r5, [r8]
  4064f0:	f8c8 4004 	str.w	r4, [r8, #4]
  4064f4:	ddf0      	ble.n	4064d8 <_svfprintf_r+0x12bc>
  4064f6:	aa25      	add	r2, sp, #148	; 0x94
  4064f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4064fa:	4658      	mov	r0, fp
  4064fc:	f003 fab0 	bl	409a60 <__ssprint_r>
  406500:	2800      	cmp	r0, #0
  406502:	f47e af5d 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  406506:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406508:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40650a:	46c8      	mov	r8, r9
  40650c:	e7e6      	b.n	4064dc <_svfprintf_r+0x12c0>
  40650e:	aa25      	add	r2, sp, #148	; 0x94
  406510:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406512:	980c      	ldr	r0, [sp, #48]	; 0x30
  406514:	f003 faa4 	bl	409a60 <__ssprint_r>
  406518:	2800      	cmp	r0, #0
  40651a:	f47e af51 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  40651e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  406520:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406522:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406524:	46c8      	mov	r8, r9
  406526:	e667      	b.n	4061f8 <_svfprintf_r+0xfdc>
  406528:	2000      	movs	r0, #0
  40652a:	900a      	str	r0, [sp, #40]	; 0x28
  40652c:	f7fe bed0 	b.w	4052d0 <_svfprintf_r+0xb4>
  406530:	3301      	adds	r3, #1
  406532:	443a      	add	r2, r7
  406534:	2b07      	cmp	r3, #7
  406536:	e888 00a0 	stmia.w	r8, {r5, r7}
  40653a:	9227      	str	r2, [sp, #156]	; 0x9c
  40653c:	9326      	str	r3, [sp, #152]	; 0x98
  40653e:	f108 0808 	add.w	r8, r8, #8
  406542:	f77f ae5c 	ble.w	4061fe <_svfprintf_r+0xfe2>
  406546:	aa25      	add	r2, sp, #148	; 0x94
  406548:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40654a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40654c:	f003 fa88 	bl	409a60 <__ssprint_r>
  406550:	2800      	cmp	r0, #0
  406552:	f47e af35 	bne.w	4053c0 <_svfprintf_r+0x1a4>
  406556:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406558:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40655a:	46c8      	mov	r8, r9
  40655c:	e64f      	b.n	4061fe <_svfprintf_r+0xfe2>
  40655e:	3330      	adds	r3, #48	; 0x30
  406560:	2230      	movs	r2, #48	; 0x30
  406562:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  406566:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40656a:	ab22      	add	r3, sp, #136	; 0x88
  40656c:	e70f      	b.n	40638e <_svfprintf_r+0x1172>
  40656e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406570:	9a19      	ldr	r2, [sp, #100]	; 0x64
  406572:	4413      	add	r3, r2
  406574:	930e      	str	r3, [sp, #56]	; 0x38
  406576:	e775      	b.n	406464 <_svfprintf_r+0x1248>
  406578:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40657a:	e5cb      	b.n	406114 <_svfprintf_r+0xef8>
  40657c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40657e:	4e1d      	ldr	r6, [pc, #116]	; (4065f4 <_svfprintf_r+0x13d8>)
  406580:	2b00      	cmp	r3, #0
  406582:	bfb6      	itet	lt
  406584:	272d      	movlt	r7, #45	; 0x2d
  406586:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40658a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40658e:	4b1a      	ldr	r3, [pc, #104]	; (4065f8 <_svfprintf_r+0x13dc>)
  406590:	f7ff ba2f 	b.w	4059f2 <_svfprintf_r+0x7d6>
  406594:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406596:	9808      	ldr	r0, [sp, #32]
  406598:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40659a:	4639      	mov	r1, r7
  40659c:	f004 f8fc 	bl	40a798 <__aeabi_dcmpeq>
  4065a0:	2800      	cmp	r0, #0
  4065a2:	f47f ae7f 	bne.w	4062a4 <_svfprintf_r+0x1088>
  4065a6:	f1c5 0501 	rsb	r5, r5, #1
  4065aa:	951f      	str	r5, [sp, #124]	; 0x7c
  4065ac:	442c      	add	r4, r5
  4065ae:	e59e      	b.n	4060ee <_svfprintf_r+0xed2>
  4065b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4065b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4065b4:	4413      	add	r3, r2
  4065b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4065b8:	441a      	add	r2, r3
  4065ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4065be:	920e      	str	r2, [sp, #56]	; 0x38
  4065c0:	9308      	str	r3, [sp, #32]
  4065c2:	e5c7      	b.n	406154 <_svfprintf_r+0xf38>
  4065c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4065c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4065c8:	f1c3 0301 	rsb	r3, r3, #1
  4065cc:	441a      	add	r2, r3
  4065ce:	4613      	mov	r3, r2
  4065d0:	e7d0      	b.n	406574 <_svfprintf_r+0x1358>
  4065d2:	f01b 0301 	ands.w	r3, fp, #1
  4065d6:	9312      	str	r3, [sp, #72]	; 0x48
  4065d8:	f47f aee2 	bne.w	4063a0 <_svfprintf_r+0x1184>
  4065dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4065de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4065e2:	9308      	str	r3, [sp, #32]
  4065e4:	e5b6      	b.n	406154 <_svfprintf_r+0xf38>
  4065e6:	bf00      	nop
  4065e8:	66666667 	.word	0x66666667
  4065ec:	0040ad34 	.word	0x0040ad34
  4065f0:	0040ad50 	.word	0x0040ad50
  4065f4:	0040ad08 	.word	0x0040ad08
  4065f8:	0040ad04 	.word	0x0040ad04
  4065fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4065fe:	b913      	cbnz	r3, 406606 <_svfprintf_r+0x13ea>
  406600:	f01b 0f01 	tst.w	fp, #1
  406604:	d002      	beq.n	40660c <_svfprintf_r+0x13f0>
  406606:	9b19      	ldr	r3, [sp, #100]	; 0x64
  406608:	3301      	adds	r3, #1
  40660a:	e7d4      	b.n	4065b6 <_svfprintf_r+0x139a>
  40660c:	2301      	movs	r3, #1
  40660e:	e73a      	b.n	406486 <_svfprintf_r+0x126a>
  406610:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  406612:	f89a 3001 	ldrb.w	r3, [sl, #1]
  406616:	6828      	ldr	r0, [r5, #0]
  406618:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40661c:	900a      	str	r0, [sp, #40]	; 0x28
  40661e:	4628      	mov	r0, r5
  406620:	3004      	adds	r0, #4
  406622:	46a2      	mov	sl, r4
  406624:	900f      	str	r0, [sp, #60]	; 0x3c
  406626:	f7fe be51 	b.w	4052cc <_svfprintf_r+0xb0>
  40662a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40662e:	f7ff b867 	b.w	405700 <_svfprintf_r+0x4e4>
  406632:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406636:	f7ff ba15 	b.w	405a64 <_svfprintf_r+0x848>
  40663a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40663e:	e6a6      	b.n	40638e <_svfprintf_r+0x1172>
  406640:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406644:	f7ff b8eb 	b.w	40581e <_svfprintf_r+0x602>
  406648:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40664a:	230c      	movs	r3, #12
  40664c:	6013      	str	r3, [r2, #0]
  40664e:	f04f 33ff 	mov.w	r3, #4294967295
  406652:	9309      	str	r3, [sp, #36]	; 0x24
  406654:	f7fe bebd 	b.w	4053d2 <_svfprintf_r+0x1b6>
  406658:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40665c:	f7ff b99a 	b.w	405994 <_svfprintf_r+0x778>
  406660:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406664:	f7ff b976 	b.w	405954 <_svfprintf_r+0x738>
  406668:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40666c:	f7ff b959 	b.w	405922 <_svfprintf_r+0x706>
  406670:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406674:	f7ff b912 	b.w	40589c <_svfprintf_r+0x680>

00406678 <__sprint_r.part.0>:
  406678:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40667c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40667e:	049c      	lsls	r4, r3, #18
  406680:	4693      	mov	fp, r2
  406682:	d52f      	bpl.n	4066e4 <__sprint_r.part.0+0x6c>
  406684:	6893      	ldr	r3, [r2, #8]
  406686:	6812      	ldr	r2, [r2, #0]
  406688:	b353      	cbz	r3, 4066e0 <__sprint_r.part.0+0x68>
  40668a:	460e      	mov	r6, r1
  40668c:	4607      	mov	r7, r0
  40668e:	f102 0908 	add.w	r9, r2, #8
  406692:	e919 0420 	ldmdb	r9, {r5, sl}
  406696:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40669a:	d017      	beq.n	4066cc <__sprint_r.part.0+0x54>
  40669c:	3d04      	subs	r5, #4
  40669e:	2400      	movs	r4, #0
  4066a0:	e001      	b.n	4066a6 <__sprint_r.part.0+0x2e>
  4066a2:	45a0      	cmp	r8, r4
  4066a4:	d010      	beq.n	4066c8 <__sprint_r.part.0+0x50>
  4066a6:	4632      	mov	r2, r6
  4066a8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4066ac:	4638      	mov	r0, r7
  4066ae:	f002 f87b 	bl	4087a8 <_fputwc_r>
  4066b2:	1c43      	adds	r3, r0, #1
  4066b4:	f104 0401 	add.w	r4, r4, #1
  4066b8:	d1f3      	bne.n	4066a2 <__sprint_r.part.0+0x2a>
  4066ba:	2300      	movs	r3, #0
  4066bc:	f8cb 3008 	str.w	r3, [fp, #8]
  4066c0:	f8cb 3004 	str.w	r3, [fp, #4]
  4066c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066c8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4066cc:	f02a 0a03 	bic.w	sl, sl, #3
  4066d0:	eba3 030a 	sub.w	r3, r3, sl
  4066d4:	f8cb 3008 	str.w	r3, [fp, #8]
  4066d8:	f109 0908 	add.w	r9, r9, #8
  4066dc:	2b00      	cmp	r3, #0
  4066de:	d1d8      	bne.n	406692 <__sprint_r.part.0+0x1a>
  4066e0:	2000      	movs	r0, #0
  4066e2:	e7ea      	b.n	4066ba <__sprint_r.part.0+0x42>
  4066e4:	f002 f9ca 	bl	408a7c <__sfvwrite_r>
  4066e8:	2300      	movs	r3, #0
  4066ea:	f8cb 3008 	str.w	r3, [fp, #8]
  4066ee:	f8cb 3004 	str.w	r3, [fp, #4]
  4066f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066f6:	bf00      	nop

004066f8 <_vfiprintf_r>:
  4066f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066fc:	b0ad      	sub	sp, #180	; 0xb4
  4066fe:	461d      	mov	r5, r3
  406700:	468b      	mov	fp, r1
  406702:	4690      	mov	r8, r2
  406704:	9307      	str	r3, [sp, #28]
  406706:	9006      	str	r0, [sp, #24]
  406708:	b118      	cbz	r0, 406712 <_vfiprintf_r+0x1a>
  40670a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40670c:	2b00      	cmp	r3, #0
  40670e:	f000 80f3 	beq.w	4068f8 <_vfiprintf_r+0x200>
  406712:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406716:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40671a:	07df      	lsls	r7, r3, #31
  40671c:	b281      	uxth	r1, r0
  40671e:	d402      	bmi.n	406726 <_vfiprintf_r+0x2e>
  406720:	058e      	lsls	r6, r1, #22
  406722:	f140 80fc 	bpl.w	40691e <_vfiprintf_r+0x226>
  406726:	048c      	lsls	r4, r1, #18
  406728:	d40a      	bmi.n	406740 <_vfiprintf_r+0x48>
  40672a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40672e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  406732:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  406736:	f8ab 100c 	strh.w	r1, [fp, #12]
  40673a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40673e:	b289      	uxth	r1, r1
  406740:	0708      	lsls	r0, r1, #28
  406742:	f140 80b3 	bpl.w	4068ac <_vfiprintf_r+0x1b4>
  406746:	f8db 3010 	ldr.w	r3, [fp, #16]
  40674a:	2b00      	cmp	r3, #0
  40674c:	f000 80ae 	beq.w	4068ac <_vfiprintf_r+0x1b4>
  406750:	f001 031a 	and.w	r3, r1, #26
  406754:	2b0a      	cmp	r3, #10
  406756:	f000 80b5 	beq.w	4068c4 <_vfiprintf_r+0x1cc>
  40675a:	2300      	movs	r3, #0
  40675c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  406760:	930b      	str	r3, [sp, #44]	; 0x2c
  406762:	9311      	str	r3, [sp, #68]	; 0x44
  406764:	9310      	str	r3, [sp, #64]	; 0x40
  406766:	9303      	str	r3, [sp, #12]
  406768:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40676c:	46ca      	mov	sl, r9
  40676e:	f8cd b010 	str.w	fp, [sp, #16]
  406772:	f898 3000 	ldrb.w	r3, [r8]
  406776:	4644      	mov	r4, r8
  406778:	b1fb      	cbz	r3, 4067ba <_vfiprintf_r+0xc2>
  40677a:	2b25      	cmp	r3, #37	; 0x25
  40677c:	d102      	bne.n	406784 <_vfiprintf_r+0x8c>
  40677e:	e01c      	b.n	4067ba <_vfiprintf_r+0xc2>
  406780:	2b25      	cmp	r3, #37	; 0x25
  406782:	d003      	beq.n	40678c <_vfiprintf_r+0x94>
  406784:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  406788:	2b00      	cmp	r3, #0
  40678a:	d1f9      	bne.n	406780 <_vfiprintf_r+0x88>
  40678c:	eba4 0508 	sub.w	r5, r4, r8
  406790:	b19d      	cbz	r5, 4067ba <_vfiprintf_r+0xc2>
  406792:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406794:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406796:	f8ca 8000 	str.w	r8, [sl]
  40679a:	3301      	adds	r3, #1
  40679c:	442a      	add	r2, r5
  40679e:	2b07      	cmp	r3, #7
  4067a0:	f8ca 5004 	str.w	r5, [sl, #4]
  4067a4:	9211      	str	r2, [sp, #68]	; 0x44
  4067a6:	9310      	str	r3, [sp, #64]	; 0x40
  4067a8:	dd7a      	ble.n	4068a0 <_vfiprintf_r+0x1a8>
  4067aa:	2a00      	cmp	r2, #0
  4067ac:	f040 84b0 	bne.w	407110 <_vfiprintf_r+0xa18>
  4067b0:	9b03      	ldr	r3, [sp, #12]
  4067b2:	9210      	str	r2, [sp, #64]	; 0x40
  4067b4:	442b      	add	r3, r5
  4067b6:	46ca      	mov	sl, r9
  4067b8:	9303      	str	r3, [sp, #12]
  4067ba:	7823      	ldrb	r3, [r4, #0]
  4067bc:	2b00      	cmp	r3, #0
  4067be:	f000 83e0 	beq.w	406f82 <_vfiprintf_r+0x88a>
  4067c2:	2000      	movs	r0, #0
  4067c4:	f04f 0300 	mov.w	r3, #0
  4067c8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4067cc:	f104 0801 	add.w	r8, r4, #1
  4067d0:	7862      	ldrb	r2, [r4, #1]
  4067d2:	4605      	mov	r5, r0
  4067d4:	4606      	mov	r6, r0
  4067d6:	4603      	mov	r3, r0
  4067d8:	f04f 34ff 	mov.w	r4, #4294967295
  4067dc:	f108 0801 	add.w	r8, r8, #1
  4067e0:	f1a2 0120 	sub.w	r1, r2, #32
  4067e4:	2958      	cmp	r1, #88	; 0x58
  4067e6:	f200 82de 	bhi.w	406da6 <_vfiprintf_r+0x6ae>
  4067ea:	e8df f011 	tbh	[pc, r1, lsl #1]
  4067ee:	0221      	.short	0x0221
  4067f0:	02dc02dc 	.word	0x02dc02dc
  4067f4:	02dc0229 	.word	0x02dc0229
  4067f8:	02dc02dc 	.word	0x02dc02dc
  4067fc:	02dc02dc 	.word	0x02dc02dc
  406800:	028902dc 	.word	0x028902dc
  406804:	02dc0295 	.word	0x02dc0295
  406808:	02bd00a2 	.word	0x02bd00a2
  40680c:	019f02dc 	.word	0x019f02dc
  406810:	01a401a4 	.word	0x01a401a4
  406814:	01a401a4 	.word	0x01a401a4
  406818:	01a401a4 	.word	0x01a401a4
  40681c:	01a401a4 	.word	0x01a401a4
  406820:	02dc01a4 	.word	0x02dc01a4
  406824:	02dc02dc 	.word	0x02dc02dc
  406828:	02dc02dc 	.word	0x02dc02dc
  40682c:	02dc02dc 	.word	0x02dc02dc
  406830:	02dc02dc 	.word	0x02dc02dc
  406834:	01b202dc 	.word	0x01b202dc
  406838:	02dc02dc 	.word	0x02dc02dc
  40683c:	02dc02dc 	.word	0x02dc02dc
  406840:	02dc02dc 	.word	0x02dc02dc
  406844:	02dc02dc 	.word	0x02dc02dc
  406848:	02dc02dc 	.word	0x02dc02dc
  40684c:	02dc0197 	.word	0x02dc0197
  406850:	02dc02dc 	.word	0x02dc02dc
  406854:	02dc02dc 	.word	0x02dc02dc
  406858:	02dc019b 	.word	0x02dc019b
  40685c:	025302dc 	.word	0x025302dc
  406860:	02dc02dc 	.word	0x02dc02dc
  406864:	02dc02dc 	.word	0x02dc02dc
  406868:	02dc02dc 	.word	0x02dc02dc
  40686c:	02dc02dc 	.word	0x02dc02dc
  406870:	02dc02dc 	.word	0x02dc02dc
  406874:	021b025a 	.word	0x021b025a
  406878:	02dc02dc 	.word	0x02dc02dc
  40687c:	026e02dc 	.word	0x026e02dc
  406880:	02dc021b 	.word	0x02dc021b
  406884:	027302dc 	.word	0x027302dc
  406888:	01f502dc 	.word	0x01f502dc
  40688c:	02090182 	.word	0x02090182
  406890:	02dc02d7 	.word	0x02dc02d7
  406894:	02dc029a 	.word	0x02dc029a
  406898:	02dc00a7 	.word	0x02dc00a7
  40689c:	022e02dc 	.word	0x022e02dc
  4068a0:	f10a 0a08 	add.w	sl, sl, #8
  4068a4:	9b03      	ldr	r3, [sp, #12]
  4068a6:	442b      	add	r3, r5
  4068a8:	9303      	str	r3, [sp, #12]
  4068aa:	e786      	b.n	4067ba <_vfiprintf_r+0xc2>
  4068ac:	4659      	mov	r1, fp
  4068ae:	9806      	ldr	r0, [sp, #24]
  4068b0:	f000 fdac 	bl	40740c <__swsetup_r>
  4068b4:	bb18      	cbnz	r0, 4068fe <_vfiprintf_r+0x206>
  4068b6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4068ba:	f001 031a 	and.w	r3, r1, #26
  4068be:	2b0a      	cmp	r3, #10
  4068c0:	f47f af4b 	bne.w	40675a <_vfiprintf_r+0x62>
  4068c4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4068c8:	2b00      	cmp	r3, #0
  4068ca:	f6ff af46 	blt.w	40675a <_vfiprintf_r+0x62>
  4068ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4068d2:	07db      	lsls	r3, r3, #31
  4068d4:	d405      	bmi.n	4068e2 <_vfiprintf_r+0x1ea>
  4068d6:	058f      	lsls	r7, r1, #22
  4068d8:	d403      	bmi.n	4068e2 <_vfiprintf_r+0x1ea>
  4068da:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4068de:	f002 fa91 	bl	408e04 <__retarget_lock_release_recursive>
  4068e2:	462b      	mov	r3, r5
  4068e4:	4642      	mov	r2, r8
  4068e6:	4659      	mov	r1, fp
  4068e8:	9806      	ldr	r0, [sp, #24]
  4068ea:	f000 fd4d 	bl	407388 <__sbprintf>
  4068ee:	9003      	str	r0, [sp, #12]
  4068f0:	9803      	ldr	r0, [sp, #12]
  4068f2:	b02d      	add	sp, #180	; 0xb4
  4068f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068f8:	f001 feb4 	bl	408664 <__sinit>
  4068fc:	e709      	b.n	406712 <_vfiprintf_r+0x1a>
  4068fe:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406902:	07d9      	lsls	r1, r3, #31
  406904:	d404      	bmi.n	406910 <_vfiprintf_r+0x218>
  406906:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40690a:	059a      	lsls	r2, r3, #22
  40690c:	f140 84aa 	bpl.w	407264 <_vfiprintf_r+0xb6c>
  406910:	f04f 33ff 	mov.w	r3, #4294967295
  406914:	9303      	str	r3, [sp, #12]
  406916:	9803      	ldr	r0, [sp, #12]
  406918:	b02d      	add	sp, #180	; 0xb4
  40691a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40691e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  406922:	f002 fa6d 	bl	408e00 <__retarget_lock_acquire_recursive>
  406926:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40692a:	b281      	uxth	r1, r0
  40692c:	e6fb      	b.n	406726 <_vfiprintf_r+0x2e>
  40692e:	4276      	negs	r6, r6
  406930:	9207      	str	r2, [sp, #28]
  406932:	f043 0304 	orr.w	r3, r3, #4
  406936:	f898 2000 	ldrb.w	r2, [r8]
  40693a:	e74f      	b.n	4067dc <_vfiprintf_r+0xe4>
  40693c:	9608      	str	r6, [sp, #32]
  40693e:	069e      	lsls	r6, r3, #26
  406940:	f100 8450 	bmi.w	4071e4 <_vfiprintf_r+0xaec>
  406944:	9907      	ldr	r1, [sp, #28]
  406946:	06dd      	lsls	r5, r3, #27
  406948:	460a      	mov	r2, r1
  40694a:	f100 83ef 	bmi.w	40712c <_vfiprintf_r+0xa34>
  40694e:	0658      	lsls	r0, r3, #25
  406950:	f140 83ec 	bpl.w	40712c <_vfiprintf_r+0xa34>
  406954:	880e      	ldrh	r6, [r1, #0]
  406956:	3104      	adds	r1, #4
  406958:	2700      	movs	r7, #0
  40695a:	2201      	movs	r2, #1
  40695c:	9107      	str	r1, [sp, #28]
  40695e:	f04f 0100 	mov.w	r1, #0
  406962:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  406966:	2500      	movs	r5, #0
  406968:	1c61      	adds	r1, r4, #1
  40696a:	f000 8116 	beq.w	406b9a <_vfiprintf_r+0x4a2>
  40696e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  406972:	9102      	str	r1, [sp, #8]
  406974:	ea56 0107 	orrs.w	r1, r6, r7
  406978:	f040 8114 	bne.w	406ba4 <_vfiprintf_r+0x4ac>
  40697c:	2c00      	cmp	r4, #0
  40697e:	f040 835c 	bne.w	40703a <_vfiprintf_r+0x942>
  406982:	2a00      	cmp	r2, #0
  406984:	f040 83b7 	bne.w	4070f6 <_vfiprintf_r+0x9fe>
  406988:	f013 0301 	ands.w	r3, r3, #1
  40698c:	9305      	str	r3, [sp, #20]
  40698e:	f000 8457 	beq.w	407240 <_vfiprintf_r+0xb48>
  406992:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  406996:	2330      	movs	r3, #48	; 0x30
  406998:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40699c:	9b05      	ldr	r3, [sp, #20]
  40699e:	42a3      	cmp	r3, r4
  4069a0:	bfb8      	it	lt
  4069a2:	4623      	movlt	r3, r4
  4069a4:	9301      	str	r3, [sp, #4]
  4069a6:	b10d      	cbz	r5, 4069ac <_vfiprintf_r+0x2b4>
  4069a8:	3301      	adds	r3, #1
  4069aa:	9301      	str	r3, [sp, #4]
  4069ac:	9b02      	ldr	r3, [sp, #8]
  4069ae:	f013 0302 	ands.w	r3, r3, #2
  4069b2:	9309      	str	r3, [sp, #36]	; 0x24
  4069b4:	d002      	beq.n	4069bc <_vfiprintf_r+0x2c4>
  4069b6:	9b01      	ldr	r3, [sp, #4]
  4069b8:	3302      	adds	r3, #2
  4069ba:	9301      	str	r3, [sp, #4]
  4069bc:	9b02      	ldr	r3, [sp, #8]
  4069be:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4069c2:	930a      	str	r3, [sp, #40]	; 0x28
  4069c4:	f040 8217 	bne.w	406df6 <_vfiprintf_r+0x6fe>
  4069c8:	9b08      	ldr	r3, [sp, #32]
  4069ca:	9a01      	ldr	r2, [sp, #4]
  4069cc:	1a9d      	subs	r5, r3, r2
  4069ce:	2d00      	cmp	r5, #0
  4069d0:	f340 8211 	ble.w	406df6 <_vfiprintf_r+0x6fe>
  4069d4:	2d10      	cmp	r5, #16
  4069d6:	f340 8490 	ble.w	4072fa <_vfiprintf_r+0xc02>
  4069da:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4069dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4069de:	4ec4      	ldr	r6, [pc, #784]	; (406cf0 <_vfiprintf_r+0x5f8>)
  4069e0:	46d6      	mov	lr, sl
  4069e2:	2710      	movs	r7, #16
  4069e4:	46a2      	mov	sl, r4
  4069e6:	4619      	mov	r1, r3
  4069e8:	9c06      	ldr	r4, [sp, #24]
  4069ea:	e007      	b.n	4069fc <_vfiprintf_r+0x304>
  4069ec:	f101 0c02 	add.w	ip, r1, #2
  4069f0:	f10e 0e08 	add.w	lr, lr, #8
  4069f4:	4601      	mov	r1, r0
  4069f6:	3d10      	subs	r5, #16
  4069f8:	2d10      	cmp	r5, #16
  4069fa:	dd11      	ble.n	406a20 <_vfiprintf_r+0x328>
  4069fc:	1c48      	adds	r0, r1, #1
  4069fe:	3210      	adds	r2, #16
  406a00:	2807      	cmp	r0, #7
  406a02:	9211      	str	r2, [sp, #68]	; 0x44
  406a04:	e88e 00c0 	stmia.w	lr, {r6, r7}
  406a08:	9010      	str	r0, [sp, #64]	; 0x40
  406a0a:	ddef      	ble.n	4069ec <_vfiprintf_r+0x2f4>
  406a0c:	2a00      	cmp	r2, #0
  406a0e:	f040 81e4 	bne.w	406dda <_vfiprintf_r+0x6e2>
  406a12:	3d10      	subs	r5, #16
  406a14:	2d10      	cmp	r5, #16
  406a16:	4611      	mov	r1, r2
  406a18:	f04f 0c01 	mov.w	ip, #1
  406a1c:	46ce      	mov	lr, r9
  406a1e:	dced      	bgt.n	4069fc <_vfiprintf_r+0x304>
  406a20:	4654      	mov	r4, sl
  406a22:	4661      	mov	r1, ip
  406a24:	46f2      	mov	sl, lr
  406a26:	442a      	add	r2, r5
  406a28:	2907      	cmp	r1, #7
  406a2a:	9211      	str	r2, [sp, #68]	; 0x44
  406a2c:	f8ca 6000 	str.w	r6, [sl]
  406a30:	f8ca 5004 	str.w	r5, [sl, #4]
  406a34:	9110      	str	r1, [sp, #64]	; 0x40
  406a36:	f300 82ec 	bgt.w	407012 <_vfiprintf_r+0x91a>
  406a3a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406a3e:	f10a 0a08 	add.w	sl, sl, #8
  406a42:	1c48      	adds	r0, r1, #1
  406a44:	2d00      	cmp	r5, #0
  406a46:	f040 81de 	bne.w	406e06 <_vfiprintf_r+0x70e>
  406a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406a4c:	2b00      	cmp	r3, #0
  406a4e:	f000 81f8 	beq.w	406e42 <_vfiprintf_r+0x74a>
  406a52:	3202      	adds	r2, #2
  406a54:	a90e      	add	r1, sp, #56	; 0x38
  406a56:	2302      	movs	r3, #2
  406a58:	2807      	cmp	r0, #7
  406a5a:	9211      	str	r2, [sp, #68]	; 0x44
  406a5c:	9010      	str	r0, [sp, #64]	; 0x40
  406a5e:	e88a 000a 	stmia.w	sl, {r1, r3}
  406a62:	f340 81ea 	ble.w	406e3a <_vfiprintf_r+0x742>
  406a66:	2a00      	cmp	r2, #0
  406a68:	f040 838c 	bne.w	407184 <_vfiprintf_r+0xa8c>
  406a6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406a6e:	2b80      	cmp	r3, #128	; 0x80
  406a70:	f04f 0001 	mov.w	r0, #1
  406a74:	4611      	mov	r1, r2
  406a76:	46ca      	mov	sl, r9
  406a78:	f040 81e7 	bne.w	406e4a <_vfiprintf_r+0x752>
  406a7c:	9b08      	ldr	r3, [sp, #32]
  406a7e:	9d01      	ldr	r5, [sp, #4]
  406a80:	1b5e      	subs	r6, r3, r5
  406a82:	2e00      	cmp	r6, #0
  406a84:	f340 81e1 	ble.w	406e4a <_vfiprintf_r+0x752>
  406a88:	2e10      	cmp	r6, #16
  406a8a:	4d9a      	ldr	r5, [pc, #616]	; (406cf4 <_vfiprintf_r+0x5fc>)
  406a8c:	f340 8450 	ble.w	407330 <_vfiprintf_r+0xc38>
  406a90:	46d4      	mov	ip, sl
  406a92:	2710      	movs	r7, #16
  406a94:	46a2      	mov	sl, r4
  406a96:	9c06      	ldr	r4, [sp, #24]
  406a98:	e007      	b.n	406aaa <_vfiprintf_r+0x3b2>
  406a9a:	f101 0e02 	add.w	lr, r1, #2
  406a9e:	f10c 0c08 	add.w	ip, ip, #8
  406aa2:	4601      	mov	r1, r0
  406aa4:	3e10      	subs	r6, #16
  406aa6:	2e10      	cmp	r6, #16
  406aa8:	dd11      	ble.n	406ace <_vfiprintf_r+0x3d6>
  406aaa:	1c48      	adds	r0, r1, #1
  406aac:	3210      	adds	r2, #16
  406aae:	2807      	cmp	r0, #7
  406ab0:	9211      	str	r2, [sp, #68]	; 0x44
  406ab2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  406ab6:	9010      	str	r0, [sp, #64]	; 0x40
  406ab8:	ddef      	ble.n	406a9a <_vfiprintf_r+0x3a2>
  406aba:	2a00      	cmp	r2, #0
  406abc:	f040 829d 	bne.w	406ffa <_vfiprintf_r+0x902>
  406ac0:	3e10      	subs	r6, #16
  406ac2:	2e10      	cmp	r6, #16
  406ac4:	f04f 0e01 	mov.w	lr, #1
  406ac8:	4611      	mov	r1, r2
  406aca:	46cc      	mov	ip, r9
  406acc:	dced      	bgt.n	406aaa <_vfiprintf_r+0x3b2>
  406ace:	4654      	mov	r4, sl
  406ad0:	46e2      	mov	sl, ip
  406ad2:	4432      	add	r2, r6
  406ad4:	f1be 0f07 	cmp.w	lr, #7
  406ad8:	9211      	str	r2, [sp, #68]	; 0x44
  406ada:	e88a 0060 	stmia.w	sl, {r5, r6}
  406ade:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  406ae2:	f300 8369 	bgt.w	4071b8 <_vfiprintf_r+0xac0>
  406ae6:	f10a 0a08 	add.w	sl, sl, #8
  406aea:	f10e 0001 	add.w	r0, lr, #1
  406aee:	4671      	mov	r1, lr
  406af0:	e1ab      	b.n	406e4a <_vfiprintf_r+0x752>
  406af2:	9608      	str	r6, [sp, #32]
  406af4:	f013 0220 	ands.w	r2, r3, #32
  406af8:	f040 838c 	bne.w	407214 <_vfiprintf_r+0xb1c>
  406afc:	f013 0110 	ands.w	r1, r3, #16
  406b00:	f040 831a 	bne.w	407138 <_vfiprintf_r+0xa40>
  406b04:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  406b08:	f000 8316 	beq.w	407138 <_vfiprintf_r+0xa40>
  406b0c:	9807      	ldr	r0, [sp, #28]
  406b0e:	460a      	mov	r2, r1
  406b10:	4601      	mov	r1, r0
  406b12:	3104      	adds	r1, #4
  406b14:	8806      	ldrh	r6, [r0, #0]
  406b16:	9107      	str	r1, [sp, #28]
  406b18:	2700      	movs	r7, #0
  406b1a:	e720      	b.n	40695e <_vfiprintf_r+0x266>
  406b1c:	9608      	str	r6, [sp, #32]
  406b1e:	f043 0310 	orr.w	r3, r3, #16
  406b22:	e7e7      	b.n	406af4 <_vfiprintf_r+0x3fc>
  406b24:	9608      	str	r6, [sp, #32]
  406b26:	f043 0310 	orr.w	r3, r3, #16
  406b2a:	e708      	b.n	40693e <_vfiprintf_r+0x246>
  406b2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406b30:	f898 2000 	ldrb.w	r2, [r8]
  406b34:	e652      	b.n	4067dc <_vfiprintf_r+0xe4>
  406b36:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406b3a:	2600      	movs	r6, #0
  406b3c:	f818 2b01 	ldrb.w	r2, [r8], #1
  406b40:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  406b44:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  406b48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406b4c:	2909      	cmp	r1, #9
  406b4e:	d9f5      	bls.n	406b3c <_vfiprintf_r+0x444>
  406b50:	e646      	b.n	4067e0 <_vfiprintf_r+0xe8>
  406b52:	9608      	str	r6, [sp, #32]
  406b54:	2800      	cmp	r0, #0
  406b56:	f040 8408 	bne.w	40736a <_vfiprintf_r+0xc72>
  406b5a:	f043 0310 	orr.w	r3, r3, #16
  406b5e:	069e      	lsls	r6, r3, #26
  406b60:	f100 834c 	bmi.w	4071fc <_vfiprintf_r+0xb04>
  406b64:	06dd      	lsls	r5, r3, #27
  406b66:	f100 82f3 	bmi.w	407150 <_vfiprintf_r+0xa58>
  406b6a:	0658      	lsls	r0, r3, #25
  406b6c:	f140 82f0 	bpl.w	407150 <_vfiprintf_r+0xa58>
  406b70:	9d07      	ldr	r5, [sp, #28]
  406b72:	f9b5 6000 	ldrsh.w	r6, [r5]
  406b76:	462a      	mov	r2, r5
  406b78:	17f7      	asrs	r7, r6, #31
  406b7a:	3204      	adds	r2, #4
  406b7c:	4630      	mov	r0, r6
  406b7e:	4639      	mov	r1, r7
  406b80:	9207      	str	r2, [sp, #28]
  406b82:	2800      	cmp	r0, #0
  406b84:	f171 0200 	sbcs.w	r2, r1, #0
  406b88:	f2c0 835d 	blt.w	407246 <_vfiprintf_r+0xb4e>
  406b8c:	1c61      	adds	r1, r4, #1
  406b8e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406b92:	f04f 0201 	mov.w	r2, #1
  406b96:	f47f aeea 	bne.w	40696e <_vfiprintf_r+0x276>
  406b9a:	ea56 0107 	orrs.w	r1, r6, r7
  406b9e:	f000 824d 	beq.w	40703c <_vfiprintf_r+0x944>
  406ba2:	9302      	str	r3, [sp, #8]
  406ba4:	2a01      	cmp	r2, #1
  406ba6:	f000 828c 	beq.w	4070c2 <_vfiprintf_r+0x9ca>
  406baa:	2a02      	cmp	r2, #2
  406bac:	f040 825c 	bne.w	407068 <_vfiprintf_r+0x970>
  406bb0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406bb2:	46cb      	mov	fp, r9
  406bb4:	0933      	lsrs	r3, r6, #4
  406bb6:	f006 010f 	and.w	r1, r6, #15
  406bba:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  406bbe:	093a      	lsrs	r2, r7, #4
  406bc0:	461e      	mov	r6, r3
  406bc2:	4617      	mov	r7, r2
  406bc4:	5c43      	ldrb	r3, [r0, r1]
  406bc6:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  406bca:	ea56 0307 	orrs.w	r3, r6, r7
  406bce:	d1f1      	bne.n	406bb4 <_vfiprintf_r+0x4bc>
  406bd0:	eba9 030b 	sub.w	r3, r9, fp
  406bd4:	9305      	str	r3, [sp, #20]
  406bd6:	e6e1      	b.n	40699c <_vfiprintf_r+0x2a4>
  406bd8:	2800      	cmp	r0, #0
  406bda:	f040 83c0 	bne.w	40735e <_vfiprintf_r+0xc66>
  406bde:	0699      	lsls	r1, r3, #26
  406be0:	f100 8367 	bmi.w	4072b2 <_vfiprintf_r+0xbba>
  406be4:	06da      	lsls	r2, r3, #27
  406be6:	f100 80f1 	bmi.w	406dcc <_vfiprintf_r+0x6d4>
  406bea:	065b      	lsls	r3, r3, #25
  406bec:	f140 80ee 	bpl.w	406dcc <_vfiprintf_r+0x6d4>
  406bf0:	9a07      	ldr	r2, [sp, #28]
  406bf2:	6813      	ldr	r3, [r2, #0]
  406bf4:	3204      	adds	r2, #4
  406bf6:	9207      	str	r2, [sp, #28]
  406bf8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  406bfc:	801a      	strh	r2, [r3, #0]
  406bfe:	e5b8      	b.n	406772 <_vfiprintf_r+0x7a>
  406c00:	9807      	ldr	r0, [sp, #28]
  406c02:	4a3d      	ldr	r2, [pc, #244]	; (406cf8 <_vfiprintf_r+0x600>)
  406c04:	9608      	str	r6, [sp, #32]
  406c06:	920b      	str	r2, [sp, #44]	; 0x2c
  406c08:	6806      	ldr	r6, [r0, #0]
  406c0a:	2278      	movs	r2, #120	; 0x78
  406c0c:	2130      	movs	r1, #48	; 0x30
  406c0e:	3004      	adds	r0, #4
  406c10:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  406c14:	f043 0302 	orr.w	r3, r3, #2
  406c18:	9007      	str	r0, [sp, #28]
  406c1a:	2700      	movs	r7, #0
  406c1c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  406c20:	2202      	movs	r2, #2
  406c22:	e69c      	b.n	40695e <_vfiprintf_r+0x266>
  406c24:	9608      	str	r6, [sp, #32]
  406c26:	2800      	cmp	r0, #0
  406c28:	d099      	beq.n	406b5e <_vfiprintf_r+0x466>
  406c2a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406c2e:	e796      	b.n	406b5e <_vfiprintf_r+0x466>
  406c30:	f898 2000 	ldrb.w	r2, [r8]
  406c34:	2d00      	cmp	r5, #0
  406c36:	f47f add1 	bne.w	4067dc <_vfiprintf_r+0xe4>
  406c3a:	2001      	movs	r0, #1
  406c3c:	2520      	movs	r5, #32
  406c3e:	e5cd      	b.n	4067dc <_vfiprintf_r+0xe4>
  406c40:	f043 0301 	orr.w	r3, r3, #1
  406c44:	f898 2000 	ldrb.w	r2, [r8]
  406c48:	e5c8      	b.n	4067dc <_vfiprintf_r+0xe4>
  406c4a:	9608      	str	r6, [sp, #32]
  406c4c:	2800      	cmp	r0, #0
  406c4e:	f040 8393 	bne.w	407378 <_vfiprintf_r+0xc80>
  406c52:	4929      	ldr	r1, [pc, #164]	; (406cf8 <_vfiprintf_r+0x600>)
  406c54:	910b      	str	r1, [sp, #44]	; 0x2c
  406c56:	069f      	lsls	r7, r3, #26
  406c58:	f100 82e8 	bmi.w	40722c <_vfiprintf_r+0xb34>
  406c5c:	9807      	ldr	r0, [sp, #28]
  406c5e:	06de      	lsls	r6, r3, #27
  406c60:	4601      	mov	r1, r0
  406c62:	f100 8270 	bmi.w	407146 <_vfiprintf_r+0xa4e>
  406c66:	065d      	lsls	r5, r3, #25
  406c68:	f140 826d 	bpl.w	407146 <_vfiprintf_r+0xa4e>
  406c6c:	3104      	adds	r1, #4
  406c6e:	8806      	ldrh	r6, [r0, #0]
  406c70:	9107      	str	r1, [sp, #28]
  406c72:	2700      	movs	r7, #0
  406c74:	07d8      	lsls	r0, r3, #31
  406c76:	f140 8222 	bpl.w	4070be <_vfiprintf_r+0x9c6>
  406c7a:	ea56 0107 	orrs.w	r1, r6, r7
  406c7e:	f000 821e 	beq.w	4070be <_vfiprintf_r+0x9c6>
  406c82:	2130      	movs	r1, #48	; 0x30
  406c84:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  406c88:	f043 0302 	orr.w	r3, r3, #2
  406c8c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  406c90:	2202      	movs	r2, #2
  406c92:	e664      	b.n	40695e <_vfiprintf_r+0x266>
  406c94:	9608      	str	r6, [sp, #32]
  406c96:	2800      	cmp	r0, #0
  406c98:	f040 836b 	bne.w	407372 <_vfiprintf_r+0xc7a>
  406c9c:	4917      	ldr	r1, [pc, #92]	; (406cfc <_vfiprintf_r+0x604>)
  406c9e:	910b      	str	r1, [sp, #44]	; 0x2c
  406ca0:	e7d9      	b.n	406c56 <_vfiprintf_r+0x55e>
  406ca2:	9907      	ldr	r1, [sp, #28]
  406ca4:	9608      	str	r6, [sp, #32]
  406ca6:	680a      	ldr	r2, [r1, #0]
  406ca8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  406cac:	f04f 0000 	mov.w	r0, #0
  406cb0:	460a      	mov	r2, r1
  406cb2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  406cb6:	3204      	adds	r2, #4
  406cb8:	2001      	movs	r0, #1
  406cba:	9001      	str	r0, [sp, #4]
  406cbc:	9207      	str	r2, [sp, #28]
  406cbe:	9005      	str	r0, [sp, #20]
  406cc0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  406cc4:	9302      	str	r3, [sp, #8]
  406cc6:	2400      	movs	r4, #0
  406cc8:	e670      	b.n	4069ac <_vfiprintf_r+0x2b4>
  406cca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406cce:	f898 2000 	ldrb.w	r2, [r8]
  406cd2:	e583      	b.n	4067dc <_vfiprintf_r+0xe4>
  406cd4:	f898 2000 	ldrb.w	r2, [r8]
  406cd8:	2a6c      	cmp	r2, #108	; 0x6c
  406cda:	bf03      	ittte	eq
  406cdc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  406ce0:	f043 0320 	orreq.w	r3, r3, #32
  406ce4:	f108 0801 	addeq.w	r8, r8, #1
  406ce8:	f043 0310 	orrne.w	r3, r3, #16
  406cec:	e576      	b.n	4067dc <_vfiprintf_r+0xe4>
  406cee:	bf00      	nop
  406cf0:	0040ad60 	.word	0x0040ad60
  406cf4:	0040ad70 	.word	0x0040ad70
  406cf8:	0040ad20 	.word	0x0040ad20
  406cfc:	0040ad0c 	.word	0x0040ad0c
  406d00:	9907      	ldr	r1, [sp, #28]
  406d02:	680e      	ldr	r6, [r1, #0]
  406d04:	460a      	mov	r2, r1
  406d06:	2e00      	cmp	r6, #0
  406d08:	f102 0204 	add.w	r2, r2, #4
  406d0c:	f6ff ae0f 	blt.w	40692e <_vfiprintf_r+0x236>
  406d10:	9207      	str	r2, [sp, #28]
  406d12:	f898 2000 	ldrb.w	r2, [r8]
  406d16:	e561      	b.n	4067dc <_vfiprintf_r+0xe4>
  406d18:	f898 2000 	ldrb.w	r2, [r8]
  406d1c:	2001      	movs	r0, #1
  406d1e:	252b      	movs	r5, #43	; 0x2b
  406d20:	e55c      	b.n	4067dc <_vfiprintf_r+0xe4>
  406d22:	9907      	ldr	r1, [sp, #28]
  406d24:	9608      	str	r6, [sp, #32]
  406d26:	f8d1 b000 	ldr.w	fp, [r1]
  406d2a:	f04f 0200 	mov.w	r2, #0
  406d2e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406d32:	1d0e      	adds	r6, r1, #4
  406d34:	f1bb 0f00 	cmp.w	fp, #0
  406d38:	f000 82e5 	beq.w	407306 <_vfiprintf_r+0xc0e>
  406d3c:	1c67      	adds	r7, r4, #1
  406d3e:	f000 82c4 	beq.w	4072ca <_vfiprintf_r+0xbd2>
  406d42:	4622      	mov	r2, r4
  406d44:	2100      	movs	r1, #0
  406d46:	4658      	mov	r0, fp
  406d48:	9301      	str	r3, [sp, #4]
  406d4a:	f002 f8f1 	bl	408f30 <memchr>
  406d4e:	9b01      	ldr	r3, [sp, #4]
  406d50:	2800      	cmp	r0, #0
  406d52:	f000 82e5 	beq.w	407320 <_vfiprintf_r+0xc28>
  406d56:	eba0 020b 	sub.w	r2, r0, fp
  406d5a:	9205      	str	r2, [sp, #20]
  406d5c:	9607      	str	r6, [sp, #28]
  406d5e:	9302      	str	r3, [sp, #8]
  406d60:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406d64:	2400      	movs	r4, #0
  406d66:	e619      	b.n	40699c <_vfiprintf_r+0x2a4>
  406d68:	f898 2000 	ldrb.w	r2, [r8]
  406d6c:	2a2a      	cmp	r2, #42	; 0x2a
  406d6e:	f108 0701 	add.w	r7, r8, #1
  406d72:	f000 82e9 	beq.w	407348 <_vfiprintf_r+0xc50>
  406d76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406d7a:	2909      	cmp	r1, #9
  406d7c:	46b8      	mov	r8, r7
  406d7e:	f04f 0400 	mov.w	r4, #0
  406d82:	f63f ad2d 	bhi.w	4067e0 <_vfiprintf_r+0xe8>
  406d86:	f818 2b01 	ldrb.w	r2, [r8], #1
  406d8a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  406d8e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  406d92:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406d96:	2909      	cmp	r1, #9
  406d98:	d9f5      	bls.n	406d86 <_vfiprintf_r+0x68e>
  406d9a:	e521      	b.n	4067e0 <_vfiprintf_r+0xe8>
  406d9c:	f043 0320 	orr.w	r3, r3, #32
  406da0:	f898 2000 	ldrb.w	r2, [r8]
  406da4:	e51a      	b.n	4067dc <_vfiprintf_r+0xe4>
  406da6:	9608      	str	r6, [sp, #32]
  406da8:	2800      	cmp	r0, #0
  406daa:	f040 82db 	bne.w	407364 <_vfiprintf_r+0xc6c>
  406dae:	2a00      	cmp	r2, #0
  406db0:	f000 80e7 	beq.w	406f82 <_vfiprintf_r+0x88a>
  406db4:	2101      	movs	r1, #1
  406db6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  406dba:	f04f 0200 	mov.w	r2, #0
  406dbe:	9101      	str	r1, [sp, #4]
  406dc0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406dc4:	9105      	str	r1, [sp, #20]
  406dc6:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  406dca:	e77b      	b.n	406cc4 <_vfiprintf_r+0x5cc>
  406dcc:	9a07      	ldr	r2, [sp, #28]
  406dce:	6813      	ldr	r3, [r2, #0]
  406dd0:	3204      	adds	r2, #4
  406dd2:	9207      	str	r2, [sp, #28]
  406dd4:	9a03      	ldr	r2, [sp, #12]
  406dd6:	601a      	str	r2, [r3, #0]
  406dd8:	e4cb      	b.n	406772 <_vfiprintf_r+0x7a>
  406dda:	aa0f      	add	r2, sp, #60	; 0x3c
  406ddc:	9904      	ldr	r1, [sp, #16]
  406dde:	4620      	mov	r0, r4
  406de0:	f7ff fc4a 	bl	406678 <__sprint_r.part.0>
  406de4:	2800      	cmp	r0, #0
  406de6:	f040 8139 	bne.w	40705c <_vfiprintf_r+0x964>
  406dea:	9910      	ldr	r1, [sp, #64]	; 0x40
  406dec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406dee:	f101 0c01 	add.w	ip, r1, #1
  406df2:	46ce      	mov	lr, r9
  406df4:	e5ff      	b.n	4069f6 <_vfiprintf_r+0x2fe>
  406df6:	9910      	ldr	r1, [sp, #64]	; 0x40
  406df8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406dfa:	1c48      	adds	r0, r1, #1
  406dfc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406e00:	2d00      	cmp	r5, #0
  406e02:	f43f ae22 	beq.w	406a4a <_vfiprintf_r+0x352>
  406e06:	3201      	adds	r2, #1
  406e08:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  406e0c:	2101      	movs	r1, #1
  406e0e:	2807      	cmp	r0, #7
  406e10:	9211      	str	r2, [sp, #68]	; 0x44
  406e12:	9010      	str	r0, [sp, #64]	; 0x40
  406e14:	f8ca 5000 	str.w	r5, [sl]
  406e18:	f8ca 1004 	str.w	r1, [sl, #4]
  406e1c:	f340 8108 	ble.w	407030 <_vfiprintf_r+0x938>
  406e20:	2a00      	cmp	r2, #0
  406e22:	f040 81bc 	bne.w	40719e <_vfiprintf_r+0xaa6>
  406e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406e28:	2b00      	cmp	r3, #0
  406e2a:	f43f ae1f 	beq.w	406a6c <_vfiprintf_r+0x374>
  406e2e:	ab0e      	add	r3, sp, #56	; 0x38
  406e30:	2202      	movs	r2, #2
  406e32:	4608      	mov	r0, r1
  406e34:	931c      	str	r3, [sp, #112]	; 0x70
  406e36:	921d      	str	r2, [sp, #116]	; 0x74
  406e38:	46ca      	mov	sl, r9
  406e3a:	4601      	mov	r1, r0
  406e3c:	f10a 0a08 	add.w	sl, sl, #8
  406e40:	3001      	adds	r0, #1
  406e42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406e44:	2b80      	cmp	r3, #128	; 0x80
  406e46:	f43f ae19 	beq.w	406a7c <_vfiprintf_r+0x384>
  406e4a:	9b05      	ldr	r3, [sp, #20]
  406e4c:	1ae4      	subs	r4, r4, r3
  406e4e:	2c00      	cmp	r4, #0
  406e50:	dd2e      	ble.n	406eb0 <_vfiprintf_r+0x7b8>
  406e52:	2c10      	cmp	r4, #16
  406e54:	4db3      	ldr	r5, [pc, #716]	; (407124 <_vfiprintf_r+0xa2c>)
  406e56:	dd1e      	ble.n	406e96 <_vfiprintf_r+0x79e>
  406e58:	46d6      	mov	lr, sl
  406e5a:	2610      	movs	r6, #16
  406e5c:	9f06      	ldr	r7, [sp, #24]
  406e5e:	f8dd a010 	ldr.w	sl, [sp, #16]
  406e62:	e006      	b.n	406e72 <_vfiprintf_r+0x77a>
  406e64:	1c88      	adds	r0, r1, #2
  406e66:	f10e 0e08 	add.w	lr, lr, #8
  406e6a:	4619      	mov	r1, r3
  406e6c:	3c10      	subs	r4, #16
  406e6e:	2c10      	cmp	r4, #16
  406e70:	dd10      	ble.n	406e94 <_vfiprintf_r+0x79c>
  406e72:	1c4b      	adds	r3, r1, #1
  406e74:	3210      	adds	r2, #16
  406e76:	2b07      	cmp	r3, #7
  406e78:	9211      	str	r2, [sp, #68]	; 0x44
  406e7a:	e88e 0060 	stmia.w	lr, {r5, r6}
  406e7e:	9310      	str	r3, [sp, #64]	; 0x40
  406e80:	ddf0      	ble.n	406e64 <_vfiprintf_r+0x76c>
  406e82:	2a00      	cmp	r2, #0
  406e84:	d165      	bne.n	406f52 <_vfiprintf_r+0x85a>
  406e86:	3c10      	subs	r4, #16
  406e88:	2c10      	cmp	r4, #16
  406e8a:	f04f 0001 	mov.w	r0, #1
  406e8e:	4611      	mov	r1, r2
  406e90:	46ce      	mov	lr, r9
  406e92:	dcee      	bgt.n	406e72 <_vfiprintf_r+0x77a>
  406e94:	46f2      	mov	sl, lr
  406e96:	4422      	add	r2, r4
  406e98:	2807      	cmp	r0, #7
  406e9a:	9211      	str	r2, [sp, #68]	; 0x44
  406e9c:	f8ca 5000 	str.w	r5, [sl]
  406ea0:	f8ca 4004 	str.w	r4, [sl, #4]
  406ea4:	9010      	str	r0, [sp, #64]	; 0x40
  406ea6:	f300 8085 	bgt.w	406fb4 <_vfiprintf_r+0x8bc>
  406eaa:	f10a 0a08 	add.w	sl, sl, #8
  406eae:	3001      	adds	r0, #1
  406eb0:	9905      	ldr	r1, [sp, #20]
  406eb2:	f8ca b000 	str.w	fp, [sl]
  406eb6:	440a      	add	r2, r1
  406eb8:	2807      	cmp	r0, #7
  406eba:	9211      	str	r2, [sp, #68]	; 0x44
  406ebc:	f8ca 1004 	str.w	r1, [sl, #4]
  406ec0:	9010      	str	r0, [sp, #64]	; 0x40
  406ec2:	f340 8082 	ble.w	406fca <_vfiprintf_r+0x8d2>
  406ec6:	2a00      	cmp	r2, #0
  406ec8:	f040 8118 	bne.w	4070fc <_vfiprintf_r+0xa04>
  406ecc:	9b02      	ldr	r3, [sp, #8]
  406ece:	9210      	str	r2, [sp, #64]	; 0x40
  406ed0:	0758      	lsls	r0, r3, #29
  406ed2:	d535      	bpl.n	406f40 <_vfiprintf_r+0x848>
  406ed4:	9b08      	ldr	r3, [sp, #32]
  406ed6:	9901      	ldr	r1, [sp, #4]
  406ed8:	1a5c      	subs	r4, r3, r1
  406eda:	2c00      	cmp	r4, #0
  406edc:	f340 80e7 	ble.w	4070ae <_vfiprintf_r+0x9b6>
  406ee0:	46ca      	mov	sl, r9
  406ee2:	2c10      	cmp	r4, #16
  406ee4:	f340 8218 	ble.w	407318 <_vfiprintf_r+0xc20>
  406ee8:	9910      	ldr	r1, [sp, #64]	; 0x40
  406eea:	4e8f      	ldr	r6, [pc, #572]	; (407128 <_vfiprintf_r+0xa30>)
  406eec:	9f06      	ldr	r7, [sp, #24]
  406eee:	f8dd b010 	ldr.w	fp, [sp, #16]
  406ef2:	2510      	movs	r5, #16
  406ef4:	e006      	b.n	406f04 <_vfiprintf_r+0x80c>
  406ef6:	1c88      	adds	r0, r1, #2
  406ef8:	f10a 0a08 	add.w	sl, sl, #8
  406efc:	4619      	mov	r1, r3
  406efe:	3c10      	subs	r4, #16
  406f00:	2c10      	cmp	r4, #16
  406f02:	dd11      	ble.n	406f28 <_vfiprintf_r+0x830>
  406f04:	1c4b      	adds	r3, r1, #1
  406f06:	3210      	adds	r2, #16
  406f08:	2b07      	cmp	r3, #7
  406f0a:	9211      	str	r2, [sp, #68]	; 0x44
  406f0c:	f8ca 6000 	str.w	r6, [sl]
  406f10:	f8ca 5004 	str.w	r5, [sl, #4]
  406f14:	9310      	str	r3, [sp, #64]	; 0x40
  406f16:	ddee      	ble.n	406ef6 <_vfiprintf_r+0x7fe>
  406f18:	bb42      	cbnz	r2, 406f6c <_vfiprintf_r+0x874>
  406f1a:	3c10      	subs	r4, #16
  406f1c:	2c10      	cmp	r4, #16
  406f1e:	f04f 0001 	mov.w	r0, #1
  406f22:	4611      	mov	r1, r2
  406f24:	46ca      	mov	sl, r9
  406f26:	dced      	bgt.n	406f04 <_vfiprintf_r+0x80c>
  406f28:	4422      	add	r2, r4
  406f2a:	2807      	cmp	r0, #7
  406f2c:	9211      	str	r2, [sp, #68]	; 0x44
  406f2e:	f8ca 6000 	str.w	r6, [sl]
  406f32:	f8ca 4004 	str.w	r4, [sl, #4]
  406f36:	9010      	str	r0, [sp, #64]	; 0x40
  406f38:	dd51      	ble.n	406fde <_vfiprintf_r+0x8e6>
  406f3a:	2a00      	cmp	r2, #0
  406f3c:	f040 819b 	bne.w	407276 <_vfiprintf_r+0xb7e>
  406f40:	9b03      	ldr	r3, [sp, #12]
  406f42:	9a08      	ldr	r2, [sp, #32]
  406f44:	9901      	ldr	r1, [sp, #4]
  406f46:	428a      	cmp	r2, r1
  406f48:	bfac      	ite	ge
  406f4a:	189b      	addge	r3, r3, r2
  406f4c:	185b      	addlt	r3, r3, r1
  406f4e:	9303      	str	r3, [sp, #12]
  406f50:	e04e      	b.n	406ff0 <_vfiprintf_r+0x8f8>
  406f52:	aa0f      	add	r2, sp, #60	; 0x3c
  406f54:	4651      	mov	r1, sl
  406f56:	4638      	mov	r0, r7
  406f58:	f7ff fb8e 	bl	406678 <__sprint_r.part.0>
  406f5c:	2800      	cmp	r0, #0
  406f5e:	f040 813f 	bne.w	4071e0 <_vfiprintf_r+0xae8>
  406f62:	9910      	ldr	r1, [sp, #64]	; 0x40
  406f64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406f66:	1c48      	adds	r0, r1, #1
  406f68:	46ce      	mov	lr, r9
  406f6a:	e77f      	b.n	406e6c <_vfiprintf_r+0x774>
  406f6c:	aa0f      	add	r2, sp, #60	; 0x3c
  406f6e:	4659      	mov	r1, fp
  406f70:	4638      	mov	r0, r7
  406f72:	f7ff fb81 	bl	406678 <__sprint_r.part.0>
  406f76:	b960      	cbnz	r0, 406f92 <_vfiprintf_r+0x89a>
  406f78:	9910      	ldr	r1, [sp, #64]	; 0x40
  406f7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406f7c:	1c48      	adds	r0, r1, #1
  406f7e:	46ca      	mov	sl, r9
  406f80:	e7bd      	b.n	406efe <_vfiprintf_r+0x806>
  406f82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406f84:	f8dd b010 	ldr.w	fp, [sp, #16]
  406f88:	2b00      	cmp	r3, #0
  406f8a:	f040 81d4 	bne.w	407336 <_vfiprintf_r+0xc3e>
  406f8e:	2300      	movs	r3, #0
  406f90:	9310      	str	r3, [sp, #64]	; 0x40
  406f92:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406f96:	f013 0f01 	tst.w	r3, #1
  406f9a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  406f9e:	d102      	bne.n	406fa6 <_vfiprintf_r+0x8ae>
  406fa0:	059a      	lsls	r2, r3, #22
  406fa2:	f140 80de 	bpl.w	407162 <_vfiprintf_r+0xa6a>
  406fa6:	065b      	lsls	r3, r3, #25
  406fa8:	f53f acb2 	bmi.w	406910 <_vfiprintf_r+0x218>
  406fac:	9803      	ldr	r0, [sp, #12]
  406fae:	b02d      	add	sp, #180	; 0xb4
  406fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406fb4:	2a00      	cmp	r2, #0
  406fb6:	f040 8106 	bne.w	4071c6 <_vfiprintf_r+0xace>
  406fba:	9a05      	ldr	r2, [sp, #20]
  406fbc:	921d      	str	r2, [sp, #116]	; 0x74
  406fbe:	2301      	movs	r3, #1
  406fc0:	9211      	str	r2, [sp, #68]	; 0x44
  406fc2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  406fc6:	9310      	str	r3, [sp, #64]	; 0x40
  406fc8:	46ca      	mov	sl, r9
  406fca:	f10a 0a08 	add.w	sl, sl, #8
  406fce:	9b02      	ldr	r3, [sp, #8]
  406fd0:	0759      	lsls	r1, r3, #29
  406fd2:	d504      	bpl.n	406fde <_vfiprintf_r+0x8e6>
  406fd4:	9b08      	ldr	r3, [sp, #32]
  406fd6:	9901      	ldr	r1, [sp, #4]
  406fd8:	1a5c      	subs	r4, r3, r1
  406fda:	2c00      	cmp	r4, #0
  406fdc:	dc81      	bgt.n	406ee2 <_vfiprintf_r+0x7ea>
  406fde:	9b03      	ldr	r3, [sp, #12]
  406fe0:	9908      	ldr	r1, [sp, #32]
  406fe2:	9801      	ldr	r0, [sp, #4]
  406fe4:	4281      	cmp	r1, r0
  406fe6:	bfac      	ite	ge
  406fe8:	185b      	addge	r3, r3, r1
  406fea:	181b      	addlt	r3, r3, r0
  406fec:	9303      	str	r3, [sp, #12]
  406fee:	bb72      	cbnz	r2, 40704e <_vfiprintf_r+0x956>
  406ff0:	2300      	movs	r3, #0
  406ff2:	9310      	str	r3, [sp, #64]	; 0x40
  406ff4:	46ca      	mov	sl, r9
  406ff6:	f7ff bbbc 	b.w	406772 <_vfiprintf_r+0x7a>
  406ffa:	aa0f      	add	r2, sp, #60	; 0x3c
  406ffc:	9904      	ldr	r1, [sp, #16]
  406ffe:	4620      	mov	r0, r4
  407000:	f7ff fb3a 	bl	406678 <__sprint_r.part.0>
  407004:	bb50      	cbnz	r0, 40705c <_vfiprintf_r+0x964>
  407006:	9910      	ldr	r1, [sp, #64]	; 0x40
  407008:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40700a:	f101 0e01 	add.w	lr, r1, #1
  40700e:	46cc      	mov	ip, r9
  407010:	e548      	b.n	406aa4 <_vfiprintf_r+0x3ac>
  407012:	2a00      	cmp	r2, #0
  407014:	f040 8140 	bne.w	407298 <_vfiprintf_r+0xba0>
  407018:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40701c:	2900      	cmp	r1, #0
  40701e:	f000 811b 	beq.w	407258 <_vfiprintf_r+0xb60>
  407022:	2201      	movs	r2, #1
  407024:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  407028:	4610      	mov	r0, r2
  40702a:	921d      	str	r2, [sp, #116]	; 0x74
  40702c:	911c      	str	r1, [sp, #112]	; 0x70
  40702e:	46ca      	mov	sl, r9
  407030:	4601      	mov	r1, r0
  407032:	f10a 0a08 	add.w	sl, sl, #8
  407036:	3001      	adds	r0, #1
  407038:	e507      	b.n	406a4a <_vfiprintf_r+0x352>
  40703a:	9b02      	ldr	r3, [sp, #8]
  40703c:	2a01      	cmp	r2, #1
  40703e:	f000 8098 	beq.w	407172 <_vfiprintf_r+0xa7a>
  407042:	2a02      	cmp	r2, #2
  407044:	d10d      	bne.n	407062 <_vfiprintf_r+0x96a>
  407046:	9302      	str	r3, [sp, #8]
  407048:	2600      	movs	r6, #0
  40704a:	2700      	movs	r7, #0
  40704c:	e5b0      	b.n	406bb0 <_vfiprintf_r+0x4b8>
  40704e:	aa0f      	add	r2, sp, #60	; 0x3c
  407050:	9904      	ldr	r1, [sp, #16]
  407052:	9806      	ldr	r0, [sp, #24]
  407054:	f7ff fb10 	bl	406678 <__sprint_r.part.0>
  407058:	2800      	cmp	r0, #0
  40705a:	d0c9      	beq.n	406ff0 <_vfiprintf_r+0x8f8>
  40705c:	f8dd b010 	ldr.w	fp, [sp, #16]
  407060:	e797      	b.n	406f92 <_vfiprintf_r+0x89a>
  407062:	9302      	str	r3, [sp, #8]
  407064:	2600      	movs	r6, #0
  407066:	2700      	movs	r7, #0
  407068:	4649      	mov	r1, r9
  40706a:	e000      	b.n	40706e <_vfiprintf_r+0x976>
  40706c:	4659      	mov	r1, fp
  40706e:	08f2      	lsrs	r2, r6, #3
  407070:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  407074:	08f8      	lsrs	r0, r7, #3
  407076:	f006 0307 	and.w	r3, r6, #7
  40707a:	4607      	mov	r7, r0
  40707c:	4616      	mov	r6, r2
  40707e:	3330      	adds	r3, #48	; 0x30
  407080:	ea56 0207 	orrs.w	r2, r6, r7
  407084:	f801 3c01 	strb.w	r3, [r1, #-1]
  407088:	f101 3bff 	add.w	fp, r1, #4294967295
  40708c:	d1ee      	bne.n	40706c <_vfiprintf_r+0x974>
  40708e:	9a02      	ldr	r2, [sp, #8]
  407090:	07d6      	lsls	r6, r2, #31
  407092:	f57f ad9d 	bpl.w	406bd0 <_vfiprintf_r+0x4d8>
  407096:	2b30      	cmp	r3, #48	; 0x30
  407098:	f43f ad9a 	beq.w	406bd0 <_vfiprintf_r+0x4d8>
  40709c:	3902      	subs	r1, #2
  40709e:	2330      	movs	r3, #48	; 0x30
  4070a0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4070a4:	eba9 0301 	sub.w	r3, r9, r1
  4070a8:	9305      	str	r3, [sp, #20]
  4070aa:	468b      	mov	fp, r1
  4070ac:	e476      	b.n	40699c <_vfiprintf_r+0x2a4>
  4070ae:	9b03      	ldr	r3, [sp, #12]
  4070b0:	9a08      	ldr	r2, [sp, #32]
  4070b2:	428a      	cmp	r2, r1
  4070b4:	bfac      	ite	ge
  4070b6:	189b      	addge	r3, r3, r2
  4070b8:	185b      	addlt	r3, r3, r1
  4070ba:	9303      	str	r3, [sp, #12]
  4070bc:	e798      	b.n	406ff0 <_vfiprintf_r+0x8f8>
  4070be:	2202      	movs	r2, #2
  4070c0:	e44d      	b.n	40695e <_vfiprintf_r+0x266>
  4070c2:	2f00      	cmp	r7, #0
  4070c4:	bf08      	it	eq
  4070c6:	2e0a      	cmpeq	r6, #10
  4070c8:	d352      	bcc.n	407170 <_vfiprintf_r+0xa78>
  4070ca:	46cb      	mov	fp, r9
  4070cc:	4630      	mov	r0, r6
  4070ce:	4639      	mov	r1, r7
  4070d0:	220a      	movs	r2, #10
  4070d2:	2300      	movs	r3, #0
  4070d4:	f003 fbd0 	bl	40a878 <__aeabi_uldivmod>
  4070d8:	3230      	adds	r2, #48	; 0x30
  4070da:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4070de:	4630      	mov	r0, r6
  4070e0:	4639      	mov	r1, r7
  4070e2:	2300      	movs	r3, #0
  4070e4:	220a      	movs	r2, #10
  4070e6:	f003 fbc7 	bl	40a878 <__aeabi_uldivmod>
  4070ea:	4606      	mov	r6, r0
  4070ec:	460f      	mov	r7, r1
  4070ee:	ea56 0307 	orrs.w	r3, r6, r7
  4070f2:	d1eb      	bne.n	4070cc <_vfiprintf_r+0x9d4>
  4070f4:	e56c      	b.n	406bd0 <_vfiprintf_r+0x4d8>
  4070f6:	9405      	str	r4, [sp, #20]
  4070f8:	46cb      	mov	fp, r9
  4070fa:	e44f      	b.n	40699c <_vfiprintf_r+0x2a4>
  4070fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4070fe:	9904      	ldr	r1, [sp, #16]
  407100:	9806      	ldr	r0, [sp, #24]
  407102:	f7ff fab9 	bl	406678 <__sprint_r.part.0>
  407106:	2800      	cmp	r0, #0
  407108:	d1a8      	bne.n	40705c <_vfiprintf_r+0x964>
  40710a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40710c:	46ca      	mov	sl, r9
  40710e:	e75e      	b.n	406fce <_vfiprintf_r+0x8d6>
  407110:	aa0f      	add	r2, sp, #60	; 0x3c
  407112:	9904      	ldr	r1, [sp, #16]
  407114:	9806      	ldr	r0, [sp, #24]
  407116:	f7ff faaf 	bl	406678 <__sprint_r.part.0>
  40711a:	2800      	cmp	r0, #0
  40711c:	d19e      	bne.n	40705c <_vfiprintf_r+0x964>
  40711e:	46ca      	mov	sl, r9
  407120:	f7ff bbc0 	b.w	4068a4 <_vfiprintf_r+0x1ac>
  407124:	0040ad70 	.word	0x0040ad70
  407128:	0040ad60 	.word	0x0040ad60
  40712c:	3104      	adds	r1, #4
  40712e:	6816      	ldr	r6, [r2, #0]
  407130:	9107      	str	r1, [sp, #28]
  407132:	2201      	movs	r2, #1
  407134:	2700      	movs	r7, #0
  407136:	e412      	b.n	40695e <_vfiprintf_r+0x266>
  407138:	9807      	ldr	r0, [sp, #28]
  40713a:	4601      	mov	r1, r0
  40713c:	3104      	adds	r1, #4
  40713e:	6806      	ldr	r6, [r0, #0]
  407140:	9107      	str	r1, [sp, #28]
  407142:	2700      	movs	r7, #0
  407144:	e40b      	b.n	40695e <_vfiprintf_r+0x266>
  407146:	680e      	ldr	r6, [r1, #0]
  407148:	3104      	adds	r1, #4
  40714a:	9107      	str	r1, [sp, #28]
  40714c:	2700      	movs	r7, #0
  40714e:	e591      	b.n	406c74 <_vfiprintf_r+0x57c>
  407150:	9907      	ldr	r1, [sp, #28]
  407152:	680e      	ldr	r6, [r1, #0]
  407154:	460a      	mov	r2, r1
  407156:	17f7      	asrs	r7, r6, #31
  407158:	3204      	adds	r2, #4
  40715a:	9207      	str	r2, [sp, #28]
  40715c:	4630      	mov	r0, r6
  40715e:	4639      	mov	r1, r7
  407160:	e50f      	b.n	406b82 <_vfiprintf_r+0x48a>
  407162:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  407166:	f001 fe4d 	bl	408e04 <__retarget_lock_release_recursive>
  40716a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40716e:	e71a      	b.n	406fa6 <_vfiprintf_r+0x8ae>
  407170:	9b02      	ldr	r3, [sp, #8]
  407172:	9302      	str	r3, [sp, #8]
  407174:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  407178:	3630      	adds	r6, #48	; 0x30
  40717a:	2301      	movs	r3, #1
  40717c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  407180:	9305      	str	r3, [sp, #20]
  407182:	e40b      	b.n	40699c <_vfiprintf_r+0x2a4>
  407184:	aa0f      	add	r2, sp, #60	; 0x3c
  407186:	9904      	ldr	r1, [sp, #16]
  407188:	9806      	ldr	r0, [sp, #24]
  40718a:	f7ff fa75 	bl	406678 <__sprint_r.part.0>
  40718e:	2800      	cmp	r0, #0
  407190:	f47f af64 	bne.w	40705c <_vfiprintf_r+0x964>
  407194:	9910      	ldr	r1, [sp, #64]	; 0x40
  407196:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407198:	1c48      	adds	r0, r1, #1
  40719a:	46ca      	mov	sl, r9
  40719c:	e651      	b.n	406e42 <_vfiprintf_r+0x74a>
  40719e:	aa0f      	add	r2, sp, #60	; 0x3c
  4071a0:	9904      	ldr	r1, [sp, #16]
  4071a2:	9806      	ldr	r0, [sp, #24]
  4071a4:	f7ff fa68 	bl	406678 <__sprint_r.part.0>
  4071a8:	2800      	cmp	r0, #0
  4071aa:	f47f af57 	bne.w	40705c <_vfiprintf_r+0x964>
  4071ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  4071b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4071b2:	1c48      	adds	r0, r1, #1
  4071b4:	46ca      	mov	sl, r9
  4071b6:	e448      	b.n	406a4a <_vfiprintf_r+0x352>
  4071b8:	2a00      	cmp	r2, #0
  4071ba:	f040 8091 	bne.w	4072e0 <_vfiprintf_r+0xbe8>
  4071be:	2001      	movs	r0, #1
  4071c0:	4611      	mov	r1, r2
  4071c2:	46ca      	mov	sl, r9
  4071c4:	e641      	b.n	406e4a <_vfiprintf_r+0x752>
  4071c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4071c8:	9904      	ldr	r1, [sp, #16]
  4071ca:	9806      	ldr	r0, [sp, #24]
  4071cc:	f7ff fa54 	bl	406678 <__sprint_r.part.0>
  4071d0:	2800      	cmp	r0, #0
  4071d2:	f47f af43 	bne.w	40705c <_vfiprintf_r+0x964>
  4071d6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4071d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4071da:	3001      	adds	r0, #1
  4071dc:	46ca      	mov	sl, r9
  4071de:	e667      	b.n	406eb0 <_vfiprintf_r+0x7b8>
  4071e0:	46d3      	mov	fp, sl
  4071e2:	e6d6      	b.n	406f92 <_vfiprintf_r+0x89a>
  4071e4:	9e07      	ldr	r6, [sp, #28]
  4071e6:	3607      	adds	r6, #7
  4071e8:	f026 0207 	bic.w	r2, r6, #7
  4071ec:	f102 0108 	add.w	r1, r2, #8
  4071f0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4071f4:	9107      	str	r1, [sp, #28]
  4071f6:	2201      	movs	r2, #1
  4071f8:	f7ff bbb1 	b.w	40695e <_vfiprintf_r+0x266>
  4071fc:	9e07      	ldr	r6, [sp, #28]
  4071fe:	3607      	adds	r6, #7
  407200:	f026 0607 	bic.w	r6, r6, #7
  407204:	e9d6 0100 	ldrd	r0, r1, [r6]
  407208:	f106 0208 	add.w	r2, r6, #8
  40720c:	9207      	str	r2, [sp, #28]
  40720e:	4606      	mov	r6, r0
  407210:	460f      	mov	r7, r1
  407212:	e4b6      	b.n	406b82 <_vfiprintf_r+0x48a>
  407214:	9e07      	ldr	r6, [sp, #28]
  407216:	3607      	adds	r6, #7
  407218:	f026 0207 	bic.w	r2, r6, #7
  40721c:	f102 0108 	add.w	r1, r2, #8
  407220:	e9d2 6700 	ldrd	r6, r7, [r2]
  407224:	9107      	str	r1, [sp, #28]
  407226:	2200      	movs	r2, #0
  407228:	f7ff bb99 	b.w	40695e <_vfiprintf_r+0x266>
  40722c:	9e07      	ldr	r6, [sp, #28]
  40722e:	3607      	adds	r6, #7
  407230:	f026 0107 	bic.w	r1, r6, #7
  407234:	f101 0008 	add.w	r0, r1, #8
  407238:	9007      	str	r0, [sp, #28]
  40723a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40723e:	e519      	b.n	406c74 <_vfiprintf_r+0x57c>
  407240:	46cb      	mov	fp, r9
  407242:	f7ff bbab 	b.w	40699c <_vfiprintf_r+0x2a4>
  407246:	252d      	movs	r5, #45	; 0x2d
  407248:	4276      	negs	r6, r6
  40724a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40724e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  407252:	2201      	movs	r2, #1
  407254:	f7ff bb88 	b.w	406968 <_vfiprintf_r+0x270>
  407258:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40725a:	b9b3      	cbnz	r3, 40728a <_vfiprintf_r+0xb92>
  40725c:	4611      	mov	r1, r2
  40725e:	2001      	movs	r0, #1
  407260:	46ca      	mov	sl, r9
  407262:	e5f2      	b.n	406e4a <_vfiprintf_r+0x752>
  407264:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  407268:	f001 fdcc 	bl	408e04 <__retarget_lock_release_recursive>
  40726c:	f04f 33ff 	mov.w	r3, #4294967295
  407270:	9303      	str	r3, [sp, #12]
  407272:	f7ff bb50 	b.w	406916 <_vfiprintf_r+0x21e>
  407276:	aa0f      	add	r2, sp, #60	; 0x3c
  407278:	9904      	ldr	r1, [sp, #16]
  40727a:	9806      	ldr	r0, [sp, #24]
  40727c:	f7ff f9fc 	bl	406678 <__sprint_r.part.0>
  407280:	2800      	cmp	r0, #0
  407282:	f47f aeeb 	bne.w	40705c <_vfiprintf_r+0x964>
  407286:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407288:	e6a9      	b.n	406fde <_vfiprintf_r+0x8e6>
  40728a:	ab0e      	add	r3, sp, #56	; 0x38
  40728c:	2202      	movs	r2, #2
  40728e:	931c      	str	r3, [sp, #112]	; 0x70
  407290:	921d      	str	r2, [sp, #116]	; 0x74
  407292:	2001      	movs	r0, #1
  407294:	46ca      	mov	sl, r9
  407296:	e5d0      	b.n	406e3a <_vfiprintf_r+0x742>
  407298:	aa0f      	add	r2, sp, #60	; 0x3c
  40729a:	9904      	ldr	r1, [sp, #16]
  40729c:	9806      	ldr	r0, [sp, #24]
  40729e:	f7ff f9eb 	bl	406678 <__sprint_r.part.0>
  4072a2:	2800      	cmp	r0, #0
  4072a4:	f47f aeda 	bne.w	40705c <_vfiprintf_r+0x964>
  4072a8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4072aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4072ac:	1c48      	adds	r0, r1, #1
  4072ae:	46ca      	mov	sl, r9
  4072b0:	e5a4      	b.n	406dfc <_vfiprintf_r+0x704>
  4072b2:	9a07      	ldr	r2, [sp, #28]
  4072b4:	9903      	ldr	r1, [sp, #12]
  4072b6:	6813      	ldr	r3, [r2, #0]
  4072b8:	17cd      	asrs	r5, r1, #31
  4072ba:	4608      	mov	r0, r1
  4072bc:	3204      	adds	r2, #4
  4072be:	4629      	mov	r1, r5
  4072c0:	9207      	str	r2, [sp, #28]
  4072c2:	e9c3 0100 	strd	r0, r1, [r3]
  4072c6:	f7ff ba54 	b.w	406772 <_vfiprintf_r+0x7a>
  4072ca:	4658      	mov	r0, fp
  4072cc:	9607      	str	r6, [sp, #28]
  4072ce:	9302      	str	r3, [sp, #8]
  4072d0:	f7fd ff36 	bl	405140 <strlen>
  4072d4:	2400      	movs	r4, #0
  4072d6:	9005      	str	r0, [sp, #20]
  4072d8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4072dc:	f7ff bb5e 	b.w	40699c <_vfiprintf_r+0x2a4>
  4072e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4072e2:	9904      	ldr	r1, [sp, #16]
  4072e4:	9806      	ldr	r0, [sp, #24]
  4072e6:	f7ff f9c7 	bl	406678 <__sprint_r.part.0>
  4072ea:	2800      	cmp	r0, #0
  4072ec:	f47f aeb6 	bne.w	40705c <_vfiprintf_r+0x964>
  4072f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4072f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4072f4:	1c48      	adds	r0, r1, #1
  4072f6:	46ca      	mov	sl, r9
  4072f8:	e5a7      	b.n	406e4a <_vfiprintf_r+0x752>
  4072fa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4072fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4072fe:	4e20      	ldr	r6, [pc, #128]	; (407380 <_vfiprintf_r+0xc88>)
  407300:	3101      	adds	r1, #1
  407302:	f7ff bb90 	b.w	406a26 <_vfiprintf_r+0x32e>
  407306:	2c06      	cmp	r4, #6
  407308:	bf28      	it	cs
  40730a:	2406      	movcs	r4, #6
  40730c:	9405      	str	r4, [sp, #20]
  40730e:	9607      	str	r6, [sp, #28]
  407310:	9401      	str	r4, [sp, #4]
  407312:	f8df b070 	ldr.w	fp, [pc, #112]	; 407384 <_vfiprintf_r+0xc8c>
  407316:	e4d5      	b.n	406cc4 <_vfiprintf_r+0x5cc>
  407318:	9810      	ldr	r0, [sp, #64]	; 0x40
  40731a:	4e19      	ldr	r6, [pc, #100]	; (407380 <_vfiprintf_r+0xc88>)
  40731c:	3001      	adds	r0, #1
  40731e:	e603      	b.n	406f28 <_vfiprintf_r+0x830>
  407320:	9405      	str	r4, [sp, #20]
  407322:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  407326:	9607      	str	r6, [sp, #28]
  407328:	9302      	str	r3, [sp, #8]
  40732a:	4604      	mov	r4, r0
  40732c:	f7ff bb36 	b.w	40699c <_vfiprintf_r+0x2a4>
  407330:	4686      	mov	lr, r0
  407332:	f7ff bbce 	b.w	406ad2 <_vfiprintf_r+0x3da>
  407336:	9806      	ldr	r0, [sp, #24]
  407338:	aa0f      	add	r2, sp, #60	; 0x3c
  40733a:	4659      	mov	r1, fp
  40733c:	f7ff f99c 	bl	406678 <__sprint_r.part.0>
  407340:	2800      	cmp	r0, #0
  407342:	f43f ae24 	beq.w	406f8e <_vfiprintf_r+0x896>
  407346:	e624      	b.n	406f92 <_vfiprintf_r+0x89a>
  407348:	9907      	ldr	r1, [sp, #28]
  40734a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40734e:	680c      	ldr	r4, [r1, #0]
  407350:	3104      	adds	r1, #4
  407352:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  407356:	46b8      	mov	r8, r7
  407358:	9107      	str	r1, [sp, #28]
  40735a:	f7ff ba3f 	b.w	4067dc <_vfiprintf_r+0xe4>
  40735e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  407362:	e43c      	b.n	406bde <_vfiprintf_r+0x4e6>
  407364:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  407368:	e521      	b.n	406dae <_vfiprintf_r+0x6b6>
  40736a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40736e:	f7ff bbf4 	b.w	406b5a <_vfiprintf_r+0x462>
  407372:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  407376:	e491      	b.n	406c9c <_vfiprintf_r+0x5a4>
  407378:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40737c:	e469      	b.n	406c52 <_vfiprintf_r+0x55a>
  40737e:	bf00      	nop
  407380:	0040ad60 	.word	0x0040ad60
  407384:	0040ad34 	.word	0x0040ad34

00407388 <__sbprintf>:
  407388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40738c:	460c      	mov	r4, r1
  40738e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  407392:	8989      	ldrh	r1, [r1, #12]
  407394:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407396:	89e5      	ldrh	r5, [r4, #14]
  407398:	9619      	str	r6, [sp, #100]	; 0x64
  40739a:	f021 0102 	bic.w	r1, r1, #2
  40739e:	4606      	mov	r6, r0
  4073a0:	69e0      	ldr	r0, [r4, #28]
  4073a2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4073a6:	4617      	mov	r7, r2
  4073a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4073ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4073ae:	f8ad 500e 	strh.w	r5, [sp, #14]
  4073b2:	4698      	mov	r8, r3
  4073b4:	ad1a      	add	r5, sp, #104	; 0x68
  4073b6:	2300      	movs	r3, #0
  4073b8:	9007      	str	r0, [sp, #28]
  4073ba:	a816      	add	r0, sp, #88	; 0x58
  4073bc:	9209      	str	r2, [sp, #36]	; 0x24
  4073be:	9306      	str	r3, [sp, #24]
  4073c0:	9500      	str	r5, [sp, #0]
  4073c2:	9504      	str	r5, [sp, #16]
  4073c4:	9102      	str	r1, [sp, #8]
  4073c6:	9105      	str	r1, [sp, #20]
  4073c8:	f001 fd16 	bl	408df8 <__retarget_lock_init_recursive>
  4073cc:	4643      	mov	r3, r8
  4073ce:	463a      	mov	r2, r7
  4073d0:	4669      	mov	r1, sp
  4073d2:	4630      	mov	r0, r6
  4073d4:	f7ff f990 	bl	4066f8 <_vfiprintf_r>
  4073d8:	1e05      	subs	r5, r0, #0
  4073da:	db07      	blt.n	4073ec <__sbprintf+0x64>
  4073dc:	4630      	mov	r0, r6
  4073de:	4669      	mov	r1, sp
  4073e0:	f001 f8e8 	bl	4085b4 <_fflush_r>
  4073e4:	2800      	cmp	r0, #0
  4073e6:	bf18      	it	ne
  4073e8:	f04f 35ff 	movne.w	r5, #4294967295
  4073ec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4073f0:	065b      	lsls	r3, r3, #25
  4073f2:	d503      	bpl.n	4073fc <__sbprintf+0x74>
  4073f4:	89a3      	ldrh	r3, [r4, #12]
  4073f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4073fa:	81a3      	strh	r3, [r4, #12]
  4073fc:	9816      	ldr	r0, [sp, #88]	; 0x58
  4073fe:	f001 fcfd 	bl	408dfc <__retarget_lock_close_recursive>
  407402:	4628      	mov	r0, r5
  407404:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  407408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040740c <__swsetup_r>:
  40740c:	b538      	push	{r3, r4, r5, lr}
  40740e:	4b30      	ldr	r3, [pc, #192]	; (4074d0 <__swsetup_r+0xc4>)
  407410:	681b      	ldr	r3, [r3, #0]
  407412:	4605      	mov	r5, r0
  407414:	460c      	mov	r4, r1
  407416:	b113      	cbz	r3, 40741e <__swsetup_r+0x12>
  407418:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40741a:	2a00      	cmp	r2, #0
  40741c:	d038      	beq.n	407490 <__swsetup_r+0x84>
  40741e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407422:	b293      	uxth	r3, r2
  407424:	0718      	lsls	r0, r3, #28
  407426:	d50c      	bpl.n	407442 <__swsetup_r+0x36>
  407428:	6920      	ldr	r0, [r4, #16]
  40742a:	b1a8      	cbz	r0, 407458 <__swsetup_r+0x4c>
  40742c:	f013 0201 	ands.w	r2, r3, #1
  407430:	d01e      	beq.n	407470 <__swsetup_r+0x64>
  407432:	6963      	ldr	r3, [r4, #20]
  407434:	2200      	movs	r2, #0
  407436:	425b      	negs	r3, r3
  407438:	61a3      	str	r3, [r4, #24]
  40743a:	60a2      	str	r2, [r4, #8]
  40743c:	b1f0      	cbz	r0, 40747c <__swsetup_r+0x70>
  40743e:	2000      	movs	r0, #0
  407440:	bd38      	pop	{r3, r4, r5, pc}
  407442:	06d9      	lsls	r1, r3, #27
  407444:	d53c      	bpl.n	4074c0 <__swsetup_r+0xb4>
  407446:	0758      	lsls	r0, r3, #29
  407448:	d426      	bmi.n	407498 <__swsetup_r+0x8c>
  40744a:	6920      	ldr	r0, [r4, #16]
  40744c:	f042 0308 	orr.w	r3, r2, #8
  407450:	81a3      	strh	r3, [r4, #12]
  407452:	b29b      	uxth	r3, r3
  407454:	2800      	cmp	r0, #0
  407456:	d1e9      	bne.n	40742c <__swsetup_r+0x20>
  407458:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40745c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  407460:	d0e4      	beq.n	40742c <__swsetup_r+0x20>
  407462:	4628      	mov	r0, r5
  407464:	4621      	mov	r1, r4
  407466:	f001 fcfd 	bl	408e64 <__smakebuf_r>
  40746a:	89a3      	ldrh	r3, [r4, #12]
  40746c:	6920      	ldr	r0, [r4, #16]
  40746e:	e7dd      	b.n	40742c <__swsetup_r+0x20>
  407470:	0799      	lsls	r1, r3, #30
  407472:	bf58      	it	pl
  407474:	6962      	ldrpl	r2, [r4, #20]
  407476:	60a2      	str	r2, [r4, #8]
  407478:	2800      	cmp	r0, #0
  40747a:	d1e0      	bne.n	40743e <__swsetup_r+0x32>
  40747c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407480:	061a      	lsls	r2, r3, #24
  407482:	d5dd      	bpl.n	407440 <__swsetup_r+0x34>
  407484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407488:	81a3      	strh	r3, [r4, #12]
  40748a:	f04f 30ff 	mov.w	r0, #4294967295
  40748e:	bd38      	pop	{r3, r4, r5, pc}
  407490:	4618      	mov	r0, r3
  407492:	f001 f8e7 	bl	408664 <__sinit>
  407496:	e7c2      	b.n	40741e <__swsetup_r+0x12>
  407498:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40749a:	b151      	cbz	r1, 4074b2 <__swsetup_r+0xa6>
  40749c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4074a0:	4299      	cmp	r1, r3
  4074a2:	d004      	beq.n	4074ae <__swsetup_r+0xa2>
  4074a4:	4628      	mov	r0, r5
  4074a6:	f001 fa03 	bl	4088b0 <_free_r>
  4074aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4074ae:	2300      	movs	r3, #0
  4074b0:	6323      	str	r3, [r4, #48]	; 0x30
  4074b2:	2300      	movs	r3, #0
  4074b4:	6920      	ldr	r0, [r4, #16]
  4074b6:	6063      	str	r3, [r4, #4]
  4074b8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4074bc:	6020      	str	r0, [r4, #0]
  4074be:	e7c5      	b.n	40744c <__swsetup_r+0x40>
  4074c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4074c4:	2309      	movs	r3, #9
  4074c6:	602b      	str	r3, [r5, #0]
  4074c8:	f04f 30ff 	mov.w	r0, #4294967295
  4074cc:	81a2      	strh	r2, [r4, #12]
  4074ce:	bd38      	pop	{r3, r4, r5, pc}
  4074d0:	20400020 	.word	0x20400020

004074d4 <register_fini>:
  4074d4:	4b02      	ldr	r3, [pc, #8]	; (4074e0 <register_fini+0xc>)
  4074d6:	b113      	cbz	r3, 4074de <register_fini+0xa>
  4074d8:	4802      	ldr	r0, [pc, #8]	; (4074e4 <register_fini+0x10>)
  4074da:	f000 b805 	b.w	4074e8 <atexit>
  4074de:	4770      	bx	lr
  4074e0:	00000000 	.word	0x00000000
  4074e4:	004086d5 	.word	0x004086d5

004074e8 <atexit>:
  4074e8:	2300      	movs	r3, #0
  4074ea:	4601      	mov	r1, r0
  4074ec:	461a      	mov	r2, r3
  4074ee:	4618      	mov	r0, r3
  4074f0:	f002 bbda 	b.w	409ca8 <__register_exitproc>

004074f4 <quorem>:
  4074f4:	6902      	ldr	r2, [r0, #16]
  4074f6:	690b      	ldr	r3, [r1, #16]
  4074f8:	4293      	cmp	r3, r2
  4074fa:	f300 808d 	bgt.w	407618 <quorem+0x124>
  4074fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407502:	f103 38ff 	add.w	r8, r3, #4294967295
  407506:	f101 0714 	add.w	r7, r1, #20
  40750a:	f100 0b14 	add.w	fp, r0, #20
  40750e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  407512:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  407516:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40751a:	b083      	sub	sp, #12
  40751c:	3201      	adds	r2, #1
  40751e:	fbb3 f9f2 	udiv	r9, r3, r2
  407522:	eb0b 0304 	add.w	r3, fp, r4
  407526:	9400      	str	r4, [sp, #0]
  407528:	eb07 0a04 	add.w	sl, r7, r4
  40752c:	9301      	str	r3, [sp, #4]
  40752e:	f1b9 0f00 	cmp.w	r9, #0
  407532:	d039      	beq.n	4075a8 <quorem+0xb4>
  407534:	2500      	movs	r5, #0
  407536:	462e      	mov	r6, r5
  407538:	46bc      	mov	ip, r7
  40753a:	46de      	mov	lr, fp
  40753c:	f85c 4b04 	ldr.w	r4, [ip], #4
  407540:	f8de 3000 	ldr.w	r3, [lr]
  407544:	b2a2      	uxth	r2, r4
  407546:	fb09 5502 	mla	r5, r9, r2, r5
  40754a:	0c22      	lsrs	r2, r4, #16
  40754c:	0c2c      	lsrs	r4, r5, #16
  40754e:	fb09 4202 	mla	r2, r9, r2, r4
  407552:	b2ad      	uxth	r5, r5
  407554:	1b75      	subs	r5, r6, r5
  407556:	b296      	uxth	r6, r2
  407558:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40755c:	fa15 f383 	uxtah	r3, r5, r3
  407560:	eb06 4623 	add.w	r6, r6, r3, asr #16
  407564:	b29b      	uxth	r3, r3
  407566:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40756a:	45e2      	cmp	sl, ip
  40756c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  407570:	f84e 3b04 	str.w	r3, [lr], #4
  407574:	ea4f 4626 	mov.w	r6, r6, asr #16
  407578:	d2e0      	bcs.n	40753c <quorem+0x48>
  40757a:	9b00      	ldr	r3, [sp, #0]
  40757c:	f85b 3003 	ldr.w	r3, [fp, r3]
  407580:	b993      	cbnz	r3, 4075a8 <quorem+0xb4>
  407582:	9c01      	ldr	r4, [sp, #4]
  407584:	1f23      	subs	r3, r4, #4
  407586:	459b      	cmp	fp, r3
  407588:	d20c      	bcs.n	4075a4 <quorem+0xb0>
  40758a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40758e:	b94b      	cbnz	r3, 4075a4 <quorem+0xb0>
  407590:	f1a4 0308 	sub.w	r3, r4, #8
  407594:	e002      	b.n	40759c <quorem+0xa8>
  407596:	681a      	ldr	r2, [r3, #0]
  407598:	3b04      	subs	r3, #4
  40759a:	b91a      	cbnz	r2, 4075a4 <quorem+0xb0>
  40759c:	459b      	cmp	fp, r3
  40759e:	f108 38ff 	add.w	r8, r8, #4294967295
  4075a2:	d3f8      	bcc.n	407596 <quorem+0xa2>
  4075a4:	f8c0 8010 	str.w	r8, [r0, #16]
  4075a8:	4604      	mov	r4, r0
  4075aa:	f001 ff73 	bl	409494 <__mcmp>
  4075ae:	2800      	cmp	r0, #0
  4075b0:	db2e      	blt.n	407610 <quorem+0x11c>
  4075b2:	f109 0901 	add.w	r9, r9, #1
  4075b6:	465d      	mov	r5, fp
  4075b8:	2300      	movs	r3, #0
  4075ba:	f857 1b04 	ldr.w	r1, [r7], #4
  4075be:	6828      	ldr	r0, [r5, #0]
  4075c0:	b28a      	uxth	r2, r1
  4075c2:	1a9a      	subs	r2, r3, r2
  4075c4:	0c0b      	lsrs	r3, r1, #16
  4075c6:	fa12 f280 	uxtah	r2, r2, r0
  4075ca:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4075ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4075d2:	b292      	uxth	r2, r2
  4075d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4075d8:	45ba      	cmp	sl, r7
  4075da:	f845 2b04 	str.w	r2, [r5], #4
  4075de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4075e2:	d2ea      	bcs.n	4075ba <quorem+0xc6>
  4075e4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4075e8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4075ec:	b982      	cbnz	r2, 407610 <quorem+0x11c>
  4075ee:	1f1a      	subs	r2, r3, #4
  4075f0:	4593      	cmp	fp, r2
  4075f2:	d20b      	bcs.n	40760c <quorem+0x118>
  4075f4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4075f8:	b942      	cbnz	r2, 40760c <quorem+0x118>
  4075fa:	3b08      	subs	r3, #8
  4075fc:	e002      	b.n	407604 <quorem+0x110>
  4075fe:	681a      	ldr	r2, [r3, #0]
  407600:	3b04      	subs	r3, #4
  407602:	b91a      	cbnz	r2, 40760c <quorem+0x118>
  407604:	459b      	cmp	fp, r3
  407606:	f108 38ff 	add.w	r8, r8, #4294967295
  40760a:	d3f8      	bcc.n	4075fe <quorem+0x10a>
  40760c:	f8c4 8010 	str.w	r8, [r4, #16]
  407610:	4648      	mov	r0, r9
  407612:	b003      	add	sp, #12
  407614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407618:	2000      	movs	r0, #0
  40761a:	4770      	bx	lr
  40761c:	0000      	movs	r0, r0
	...

00407620 <_dtoa_r>:
  407620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407624:	6c01      	ldr	r1, [r0, #64]	; 0x40
  407626:	b09b      	sub	sp, #108	; 0x6c
  407628:	4604      	mov	r4, r0
  40762a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40762c:	4692      	mov	sl, r2
  40762e:	469b      	mov	fp, r3
  407630:	b141      	cbz	r1, 407644 <_dtoa_r+0x24>
  407632:	6c42      	ldr	r2, [r0, #68]	; 0x44
  407634:	604a      	str	r2, [r1, #4]
  407636:	2301      	movs	r3, #1
  407638:	4093      	lsls	r3, r2
  40763a:	608b      	str	r3, [r1, #8]
  40763c:	f001 fd52 	bl	4090e4 <_Bfree>
  407640:	2300      	movs	r3, #0
  407642:	6423      	str	r3, [r4, #64]	; 0x40
  407644:	f1bb 0f00 	cmp.w	fp, #0
  407648:	465d      	mov	r5, fp
  40764a:	db35      	blt.n	4076b8 <_dtoa_r+0x98>
  40764c:	2300      	movs	r3, #0
  40764e:	6033      	str	r3, [r6, #0]
  407650:	4b9d      	ldr	r3, [pc, #628]	; (4078c8 <_dtoa_r+0x2a8>)
  407652:	43ab      	bics	r3, r5
  407654:	d015      	beq.n	407682 <_dtoa_r+0x62>
  407656:	4650      	mov	r0, sl
  407658:	4659      	mov	r1, fp
  40765a:	2200      	movs	r2, #0
  40765c:	2300      	movs	r3, #0
  40765e:	f003 f89b 	bl	40a798 <__aeabi_dcmpeq>
  407662:	4680      	mov	r8, r0
  407664:	2800      	cmp	r0, #0
  407666:	d02d      	beq.n	4076c4 <_dtoa_r+0xa4>
  407668:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40766a:	2301      	movs	r3, #1
  40766c:	6013      	str	r3, [r2, #0]
  40766e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407670:	2b00      	cmp	r3, #0
  407672:	f000 80bd 	beq.w	4077f0 <_dtoa_r+0x1d0>
  407676:	4895      	ldr	r0, [pc, #596]	; (4078cc <_dtoa_r+0x2ac>)
  407678:	6018      	str	r0, [r3, #0]
  40767a:	3801      	subs	r0, #1
  40767c:	b01b      	add	sp, #108	; 0x6c
  40767e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407682:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407684:	f242 730f 	movw	r3, #9999	; 0x270f
  407688:	6013      	str	r3, [r2, #0]
  40768a:	f1ba 0f00 	cmp.w	sl, #0
  40768e:	d10d      	bne.n	4076ac <_dtoa_r+0x8c>
  407690:	f3c5 0513 	ubfx	r5, r5, #0, #20
  407694:	b955      	cbnz	r5, 4076ac <_dtoa_r+0x8c>
  407696:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407698:	488d      	ldr	r0, [pc, #564]	; (4078d0 <_dtoa_r+0x2b0>)
  40769a:	2b00      	cmp	r3, #0
  40769c:	d0ee      	beq.n	40767c <_dtoa_r+0x5c>
  40769e:	f100 0308 	add.w	r3, r0, #8
  4076a2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4076a4:	6013      	str	r3, [r2, #0]
  4076a6:	b01b      	add	sp, #108	; 0x6c
  4076a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4076ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4076ae:	4889      	ldr	r0, [pc, #548]	; (4078d4 <_dtoa_r+0x2b4>)
  4076b0:	2b00      	cmp	r3, #0
  4076b2:	d0e3      	beq.n	40767c <_dtoa_r+0x5c>
  4076b4:	1cc3      	adds	r3, r0, #3
  4076b6:	e7f4      	b.n	4076a2 <_dtoa_r+0x82>
  4076b8:	2301      	movs	r3, #1
  4076ba:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4076be:	6033      	str	r3, [r6, #0]
  4076c0:	46ab      	mov	fp, r5
  4076c2:	e7c5      	b.n	407650 <_dtoa_r+0x30>
  4076c4:	aa18      	add	r2, sp, #96	; 0x60
  4076c6:	ab19      	add	r3, sp, #100	; 0x64
  4076c8:	9201      	str	r2, [sp, #4]
  4076ca:	9300      	str	r3, [sp, #0]
  4076cc:	4652      	mov	r2, sl
  4076ce:	465b      	mov	r3, fp
  4076d0:	4620      	mov	r0, r4
  4076d2:	f001 ff7f 	bl	4095d4 <__d2b>
  4076d6:	0d2b      	lsrs	r3, r5, #20
  4076d8:	4681      	mov	r9, r0
  4076da:	d071      	beq.n	4077c0 <_dtoa_r+0x1a0>
  4076dc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4076e0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4076e4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4076e6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4076ea:	4650      	mov	r0, sl
  4076ec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4076f0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4076f4:	2200      	movs	r2, #0
  4076f6:	4b78      	ldr	r3, [pc, #480]	; (4078d8 <_dtoa_r+0x2b8>)
  4076f8:	f002 fc32 	bl	409f60 <__aeabi_dsub>
  4076fc:	a36c      	add	r3, pc, #432	; (adr r3, 4078b0 <_dtoa_r+0x290>)
  4076fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  407702:	f002 fde1 	bl	40a2c8 <__aeabi_dmul>
  407706:	a36c      	add	r3, pc, #432	; (adr r3, 4078b8 <_dtoa_r+0x298>)
  407708:	e9d3 2300 	ldrd	r2, r3, [r3]
  40770c:	f002 fc2a 	bl	409f64 <__adddf3>
  407710:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407714:	4630      	mov	r0, r6
  407716:	f002 fd71 	bl	40a1fc <__aeabi_i2d>
  40771a:	a369      	add	r3, pc, #420	; (adr r3, 4078c0 <_dtoa_r+0x2a0>)
  40771c:	e9d3 2300 	ldrd	r2, r3, [r3]
  407720:	f002 fdd2 	bl	40a2c8 <__aeabi_dmul>
  407724:	4602      	mov	r2, r0
  407726:	460b      	mov	r3, r1
  407728:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40772c:	f002 fc1a 	bl	409f64 <__adddf3>
  407730:	e9cd 0104 	strd	r0, r1, [sp, #16]
  407734:	f003 f878 	bl	40a828 <__aeabi_d2iz>
  407738:	2200      	movs	r2, #0
  40773a:	9002      	str	r0, [sp, #8]
  40773c:	2300      	movs	r3, #0
  40773e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407742:	f003 f833 	bl	40a7ac <__aeabi_dcmplt>
  407746:	2800      	cmp	r0, #0
  407748:	f040 8173 	bne.w	407a32 <_dtoa_r+0x412>
  40774c:	9d02      	ldr	r5, [sp, #8]
  40774e:	2d16      	cmp	r5, #22
  407750:	f200 815d 	bhi.w	407a0e <_dtoa_r+0x3ee>
  407754:	4b61      	ldr	r3, [pc, #388]	; (4078dc <_dtoa_r+0x2bc>)
  407756:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40775a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40775e:	4652      	mov	r2, sl
  407760:	465b      	mov	r3, fp
  407762:	f003 f841 	bl	40a7e8 <__aeabi_dcmpgt>
  407766:	2800      	cmp	r0, #0
  407768:	f000 81c5 	beq.w	407af6 <_dtoa_r+0x4d6>
  40776c:	1e6b      	subs	r3, r5, #1
  40776e:	9302      	str	r3, [sp, #8]
  407770:	2300      	movs	r3, #0
  407772:	930e      	str	r3, [sp, #56]	; 0x38
  407774:	1bbf      	subs	r7, r7, r6
  407776:	1e7b      	subs	r3, r7, #1
  407778:	9306      	str	r3, [sp, #24]
  40777a:	f100 8154 	bmi.w	407a26 <_dtoa_r+0x406>
  40777e:	2300      	movs	r3, #0
  407780:	9308      	str	r3, [sp, #32]
  407782:	9b02      	ldr	r3, [sp, #8]
  407784:	2b00      	cmp	r3, #0
  407786:	f2c0 8145 	blt.w	407a14 <_dtoa_r+0x3f4>
  40778a:	9a06      	ldr	r2, [sp, #24]
  40778c:	930d      	str	r3, [sp, #52]	; 0x34
  40778e:	4611      	mov	r1, r2
  407790:	4419      	add	r1, r3
  407792:	2300      	movs	r3, #0
  407794:	9106      	str	r1, [sp, #24]
  407796:	930c      	str	r3, [sp, #48]	; 0x30
  407798:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40779a:	2b09      	cmp	r3, #9
  40779c:	d82a      	bhi.n	4077f4 <_dtoa_r+0x1d4>
  40779e:	2b05      	cmp	r3, #5
  4077a0:	f340 865b 	ble.w	40845a <_dtoa_r+0xe3a>
  4077a4:	3b04      	subs	r3, #4
  4077a6:	9324      	str	r3, [sp, #144]	; 0x90
  4077a8:	2500      	movs	r5, #0
  4077aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4077ac:	3b02      	subs	r3, #2
  4077ae:	2b03      	cmp	r3, #3
  4077b0:	f200 8642 	bhi.w	408438 <_dtoa_r+0xe18>
  4077b4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4077b8:	02c903d4 	.word	0x02c903d4
  4077bc:	046103df 	.word	0x046103df
  4077c0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4077c2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4077c4:	443e      	add	r6, r7
  4077c6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4077ca:	2b20      	cmp	r3, #32
  4077cc:	f340 818e 	ble.w	407aec <_dtoa_r+0x4cc>
  4077d0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4077d4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4077d8:	409d      	lsls	r5, r3
  4077da:	fa2a f000 	lsr.w	r0, sl, r0
  4077de:	4328      	orrs	r0, r5
  4077e0:	f002 fcfc 	bl	40a1dc <__aeabi_ui2d>
  4077e4:	2301      	movs	r3, #1
  4077e6:	3e01      	subs	r6, #1
  4077e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4077ec:	9314      	str	r3, [sp, #80]	; 0x50
  4077ee:	e781      	b.n	4076f4 <_dtoa_r+0xd4>
  4077f0:	483b      	ldr	r0, [pc, #236]	; (4078e0 <_dtoa_r+0x2c0>)
  4077f2:	e743      	b.n	40767c <_dtoa_r+0x5c>
  4077f4:	2100      	movs	r1, #0
  4077f6:	6461      	str	r1, [r4, #68]	; 0x44
  4077f8:	4620      	mov	r0, r4
  4077fa:	9125      	str	r1, [sp, #148]	; 0x94
  4077fc:	f001 fc4c 	bl	409098 <_Balloc>
  407800:	f04f 33ff 	mov.w	r3, #4294967295
  407804:	930a      	str	r3, [sp, #40]	; 0x28
  407806:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407808:	930f      	str	r3, [sp, #60]	; 0x3c
  40780a:	2301      	movs	r3, #1
  40780c:	9004      	str	r0, [sp, #16]
  40780e:	6420      	str	r0, [r4, #64]	; 0x40
  407810:	9224      	str	r2, [sp, #144]	; 0x90
  407812:	930b      	str	r3, [sp, #44]	; 0x2c
  407814:	9b19      	ldr	r3, [sp, #100]	; 0x64
  407816:	2b00      	cmp	r3, #0
  407818:	f2c0 80d9 	blt.w	4079ce <_dtoa_r+0x3ae>
  40781c:	9a02      	ldr	r2, [sp, #8]
  40781e:	2a0e      	cmp	r2, #14
  407820:	f300 80d5 	bgt.w	4079ce <_dtoa_r+0x3ae>
  407824:	4b2d      	ldr	r3, [pc, #180]	; (4078dc <_dtoa_r+0x2bc>)
  407826:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40782a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40782e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  407832:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407834:	2b00      	cmp	r3, #0
  407836:	f2c0 83ba 	blt.w	407fae <_dtoa_r+0x98e>
  40783a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40783e:	4650      	mov	r0, sl
  407840:	462a      	mov	r2, r5
  407842:	4633      	mov	r3, r6
  407844:	4659      	mov	r1, fp
  407846:	f002 fe69 	bl	40a51c <__aeabi_ddiv>
  40784a:	f002 ffed 	bl	40a828 <__aeabi_d2iz>
  40784e:	4680      	mov	r8, r0
  407850:	f002 fcd4 	bl	40a1fc <__aeabi_i2d>
  407854:	462a      	mov	r2, r5
  407856:	4633      	mov	r3, r6
  407858:	f002 fd36 	bl	40a2c8 <__aeabi_dmul>
  40785c:	460b      	mov	r3, r1
  40785e:	4602      	mov	r2, r0
  407860:	4659      	mov	r1, fp
  407862:	4650      	mov	r0, sl
  407864:	f002 fb7c 	bl	409f60 <__aeabi_dsub>
  407868:	9d04      	ldr	r5, [sp, #16]
  40786a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40786e:	702b      	strb	r3, [r5, #0]
  407870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407872:	2b01      	cmp	r3, #1
  407874:	4606      	mov	r6, r0
  407876:	460f      	mov	r7, r1
  407878:	f105 0501 	add.w	r5, r5, #1
  40787c:	d068      	beq.n	407950 <_dtoa_r+0x330>
  40787e:	2200      	movs	r2, #0
  407880:	4b18      	ldr	r3, [pc, #96]	; (4078e4 <_dtoa_r+0x2c4>)
  407882:	f002 fd21 	bl	40a2c8 <__aeabi_dmul>
  407886:	2200      	movs	r2, #0
  407888:	2300      	movs	r3, #0
  40788a:	4606      	mov	r6, r0
  40788c:	460f      	mov	r7, r1
  40788e:	f002 ff83 	bl	40a798 <__aeabi_dcmpeq>
  407892:	2800      	cmp	r0, #0
  407894:	f040 8088 	bne.w	4079a8 <_dtoa_r+0x388>
  407898:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40789c:	f04f 0a00 	mov.w	sl, #0
  4078a0:	f8df b040 	ldr.w	fp, [pc, #64]	; 4078e4 <_dtoa_r+0x2c4>
  4078a4:	940c      	str	r4, [sp, #48]	; 0x30
  4078a6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4078aa:	e028      	b.n	4078fe <_dtoa_r+0x2de>
  4078ac:	f3af 8000 	nop.w
  4078b0:	636f4361 	.word	0x636f4361
  4078b4:	3fd287a7 	.word	0x3fd287a7
  4078b8:	8b60c8b3 	.word	0x8b60c8b3
  4078bc:	3fc68a28 	.word	0x3fc68a28
  4078c0:	509f79fb 	.word	0x509f79fb
  4078c4:	3fd34413 	.word	0x3fd34413
  4078c8:	7ff00000 	.word	0x7ff00000
  4078cc:	0040ad3d 	.word	0x0040ad3d
  4078d0:	0040ad80 	.word	0x0040ad80
  4078d4:	0040ad8c 	.word	0x0040ad8c
  4078d8:	3ff80000 	.word	0x3ff80000
  4078dc:	0040adc8 	.word	0x0040adc8
  4078e0:	0040ad3c 	.word	0x0040ad3c
  4078e4:	40240000 	.word	0x40240000
  4078e8:	f002 fcee 	bl	40a2c8 <__aeabi_dmul>
  4078ec:	2200      	movs	r2, #0
  4078ee:	2300      	movs	r3, #0
  4078f0:	4606      	mov	r6, r0
  4078f2:	460f      	mov	r7, r1
  4078f4:	f002 ff50 	bl	40a798 <__aeabi_dcmpeq>
  4078f8:	2800      	cmp	r0, #0
  4078fa:	f040 83c1 	bne.w	408080 <_dtoa_r+0xa60>
  4078fe:	4642      	mov	r2, r8
  407900:	464b      	mov	r3, r9
  407902:	4630      	mov	r0, r6
  407904:	4639      	mov	r1, r7
  407906:	f002 fe09 	bl	40a51c <__aeabi_ddiv>
  40790a:	f002 ff8d 	bl	40a828 <__aeabi_d2iz>
  40790e:	4604      	mov	r4, r0
  407910:	f002 fc74 	bl	40a1fc <__aeabi_i2d>
  407914:	4642      	mov	r2, r8
  407916:	464b      	mov	r3, r9
  407918:	f002 fcd6 	bl	40a2c8 <__aeabi_dmul>
  40791c:	4602      	mov	r2, r0
  40791e:	460b      	mov	r3, r1
  407920:	4630      	mov	r0, r6
  407922:	4639      	mov	r1, r7
  407924:	f002 fb1c 	bl	409f60 <__aeabi_dsub>
  407928:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40792c:	9e04      	ldr	r6, [sp, #16]
  40792e:	f805 eb01 	strb.w	lr, [r5], #1
  407932:	eba5 0e06 	sub.w	lr, r5, r6
  407936:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  407938:	45b6      	cmp	lr, r6
  40793a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40793e:	4652      	mov	r2, sl
  407940:	465b      	mov	r3, fp
  407942:	d1d1      	bne.n	4078e8 <_dtoa_r+0x2c8>
  407944:	46a0      	mov	r8, r4
  407946:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40794a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40794c:	4606      	mov	r6, r0
  40794e:	460f      	mov	r7, r1
  407950:	4632      	mov	r2, r6
  407952:	463b      	mov	r3, r7
  407954:	4630      	mov	r0, r6
  407956:	4639      	mov	r1, r7
  407958:	f002 fb04 	bl	409f64 <__adddf3>
  40795c:	4606      	mov	r6, r0
  40795e:	460f      	mov	r7, r1
  407960:	4602      	mov	r2, r0
  407962:	460b      	mov	r3, r1
  407964:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407968:	f002 ff20 	bl	40a7ac <__aeabi_dcmplt>
  40796c:	b948      	cbnz	r0, 407982 <_dtoa_r+0x362>
  40796e:	4632      	mov	r2, r6
  407970:	463b      	mov	r3, r7
  407972:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407976:	f002 ff0f 	bl	40a798 <__aeabi_dcmpeq>
  40797a:	b1a8      	cbz	r0, 4079a8 <_dtoa_r+0x388>
  40797c:	f018 0f01 	tst.w	r8, #1
  407980:	d012      	beq.n	4079a8 <_dtoa_r+0x388>
  407982:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  407986:	9a04      	ldr	r2, [sp, #16]
  407988:	1e6b      	subs	r3, r5, #1
  40798a:	e004      	b.n	407996 <_dtoa_r+0x376>
  40798c:	429a      	cmp	r2, r3
  40798e:	f000 8401 	beq.w	408194 <_dtoa_r+0xb74>
  407992:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  407996:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40799a:	f103 0501 	add.w	r5, r3, #1
  40799e:	d0f5      	beq.n	40798c <_dtoa_r+0x36c>
  4079a0:	f108 0801 	add.w	r8, r8, #1
  4079a4:	f883 8000 	strb.w	r8, [r3]
  4079a8:	4649      	mov	r1, r9
  4079aa:	4620      	mov	r0, r4
  4079ac:	f001 fb9a 	bl	4090e4 <_Bfree>
  4079b0:	2200      	movs	r2, #0
  4079b2:	9b02      	ldr	r3, [sp, #8]
  4079b4:	702a      	strb	r2, [r5, #0]
  4079b6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4079b8:	3301      	adds	r3, #1
  4079ba:	6013      	str	r3, [r2, #0]
  4079bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4079be:	2b00      	cmp	r3, #0
  4079c0:	f000 839e 	beq.w	408100 <_dtoa_r+0xae0>
  4079c4:	9804      	ldr	r0, [sp, #16]
  4079c6:	601d      	str	r5, [r3, #0]
  4079c8:	b01b      	add	sp, #108	; 0x6c
  4079ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4079ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4079d0:	2a00      	cmp	r2, #0
  4079d2:	d03e      	beq.n	407a52 <_dtoa_r+0x432>
  4079d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4079d6:	2a01      	cmp	r2, #1
  4079d8:	f340 8311 	ble.w	407ffe <_dtoa_r+0x9de>
  4079dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4079de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4079e0:	1e5f      	subs	r7, r3, #1
  4079e2:	42ba      	cmp	r2, r7
  4079e4:	f2c0 838f 	blt.w	408106 <_dtoa_r+0xae6>
  4079e8:	1bd7      	subs	r7, r2, r7
  4079ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4079ec:	2b00      	cmp	r3, #0
  4079ee:	f2c0 848b 	blt.w	408308 <_dtoa_r+0xce8>
  4079f2:	9d08      	ldr	r5, [sp, #32]
  4079f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4079f6:	9a08      	ldr	r2, [sp, #32]
  4079f8:	441a      	add	r2, r3
  4079fa:	9208      	str	r2, [sp, #32]
  4079fc:	9a06      	ldr	r2, [sp, #24]
  4079fe:	2101      	movs	r1, #1
  407a00:	441a      	add	r2, r3
  407a02:	4620      	mov	r0, r4
  407a04:	9206      	str	r2, [sp, #24]
  407a06:	f001 fc07 	bl	409218 <__i2b>
  407a0a:	4606      	mov	r6, r0
  407a0c:	e024      	b.n	407a58 <_dtoa_r+0x438>
  407a0e:	2301      	movs	r3, #1
  407a10:	930e      	str	r3, [sp, #56]	; 0x38
  407a12:	e6af      	b.n	407774 <_dtoa_r+0x154>
  407a14:	9a08      	ldr	r2, [sp, #32]
  407a16:	9b02      	ldr	r3, [sp, #8]
  407a18:	1ad2      	subs	r2, r2, r3
  407a1a:	425b      	negs	r3, r3
  407a1c:	930c      	str	r3, [sp, #48]	; 0x30
  407a1e:	2300      	movs	r3, #0
  407a20:	9208      	str	r2, [sp, #32]
  407a22:	930d      	str	r3, [sp, #52]	; 0x34
  407a24:	e6b8      	b.n	407798 <_dtoa_r+0x178>
  407a26:	f1c7 0301 	rsb	r3, r7, #1
  407a2a:	9308      	str	r3, [sp, #32]
  407a2c:	2300      	movs	r3, #0
  407a2e:	9306      	str	r3, [sp, #24]
  407a30:	e6a7      	b.n	407782 <_dtoa_r+0x162>
  407a32:	9d02      	ldr	r5, [sp, #8]
  407a34:	4628      	mov	r0, r5
  407a36:	f002 fbe1 	bl	40a1fc <__aeabi_i2d>
  407a3a:	4602      	mov	r2, r0
  407a3c:	460b      	mov	r3, r1
  407a3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407a42:	f002 fea9 	bl	40a798 <__aeabi_dcmpeq>
  407a46:	2800      	cmp	r0, #0
  407a48:	f47f ae80 	bne.w	40774c <_dtoa_r+0x12c>
  407a4c:	1e6b      	subs	r3, r5, #1
  407a4e:	9302      	str	r3, [sp, #8]
  407a50:	e67c      	b.n	40774c <_dtoa_r+0x12c>
  407a52:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407a54:	9d08      	ldr	r5, [sp, #32]
  407a56:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  407a58:	2d00      	cmp	r5, #0
  407a5a:	dd0c      	ble.n	407a76 <_dtoa_r+0x456>
  407a5c:	9906      	ldr	r1, [sp, #24]
  407a5e:	2900      	cmp	r1, #0
  407a60:	460b      	mov	r3, r1
  407a62:	dd08      	ble.n	407a76 <_dtoa_r+0x456>
  407a64:	42a9      	cmp	r1, r5
  407a66:	9a08      	ldr	r2, [sp, #32]
  407a68:	bfa8      	it	ge
  407a6a:	462b      	movge	r3, r5
  407a6c:	1ad2      	subs	r2, r2, r3
  407a6e:	1aed      	subs	r5, r5, r3
  407a70:	1acb      	subs	r3, r1, r3
  407a72:	9208      	str	r2, [sp, #32]
  407a74:	9306      	str	r3, [sp, #24]
  407a76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407a78:	b1d3      	cbz	r3, 407ab0 <_dtoa_r+0x490>
  407a7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407a7c:	2b00      	cmp	r3, #0
  407a7e:	f000 82b7 	beq.w	407ff0 <_dtoa_r+0x9d0>
  407a82:	2f00      	cmp	r7, #0
  407a84:	dd10      	ble.n	407aa8 <_dtoa_r+0x488>
  407a86:	4631      	mov	r1, r6
  407a88:	463a      	mov	r2, r7
  407a8a:	4620      	mov	r0, r4
  407a8c:	f001 fc60 	bl	409350 <__pow5mult>
  407a90:	464a      	mov	r2, r9
  407a92:	4601      	mov	r1, r0
  407a94:	4606      	mov	r6, r0
  407a96:	4620      	mov	r0, r4
  407a98:	f001 fbc8 	bl	40922c <__multiply>
  407a9c:	4649      	mov	r1, r9
  407a9e:	4680      	mov	r8, r0
  407aa0:	4620      	mov	r0, r4
  407aa2:	f001 fb1f 	bl	4090e4 <_Bfree>
  407aa6:	46c1      	mov	r9, r8
  407aa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407aaa:	1bda      	subs	r2, r3, r7
  407aac:	f040 82a1 	bne.w	407ff2 <_dtoa_r+0x9d2>
  407ab0:	2101      	movs	r1, #1
  407ab2:	4620      	mov	r0, r4
  407ab4:	f001 fbb0 	bl	409218 <__i2b>
  407ab8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407aba:	2b00      	cmp	r3, #0
  407abc:	4680      	mov	r8, r0
  407abe:	dd1c      	ble.n	407afa <_dtoa_r+0x4da>
  407ac0:	4601      	mov	r1, r0
  407ac2:	461a      	mov	r2, r3
  407ac4:	4620      	mov	r0, r4
  407ac6:	f001 fc43 	bl	409350 <__pow5mult>
  407aca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407acc:	2b01      	cmp	r3, #1
  407ace:	4680      	mov	r8, r0
  407ad0:	f340 8254 	ble.w	407f7c <_dtoa_r+0x95c>
  407ad4:	2300      	movs	r3, #0
  407ad6:	930c      	str	r3, [sp, #48]	; 0x30
  407ad8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407adc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  407ae0:	6918      	ldr	r0, [r3, #16]
  407ae2:	f001 fb49 	bl	409178 <__hi0bits>
  407ae6:	f1c0 0020 	rsb	r0, r0, #32
  407aea:	e010      	b.n	407b0e <_dtoa_r+0x4ee>
  407aec:	f1c3 0520 	rsb	r5, r3, #32
  407af0:	fa0a f005 	lsl.w	r0, sl, r5
  407af4:	e674      	b.n	4077e0 <_dtoa_r+0x1c0>
  407af6:	900e      	str	r0, [sp, #56]	; 0x38
  407af8:	e63c      	b.n	407774 <_dtoa_r+0x154>
  407afa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407afc:	2b01      	cmp	r3, #1
  407afe:	f340 8287 	ble.w	408010 <_dtoa_r+0x9f0>
  407b02:	2300      	movs	r3, #0
  407b04:	930c      	str	r3, [sp, #48]	; 0x30
  407b06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407b08:	2001      	movs	r0, #1
  407b0a:	2b00      	cmp	r3, #0
  407b0c:	d1e4      	bne.n	407ad8 <_dtoa_r+0x4b8>
  407b0e:	9a06      	ldr	r2, [sp, #24]
  407b10:	4410      	add	r0, r2
  407b12:	f010 001f 	ands.w	r0, r0, #31
  407b16:	f000 80a1 	beq.w	407c5c <_dtoa_r+0x63c>
  407b1a:	f1c0 0320 	rsb	r3, r0, #32
  407b1e:	2b04      	cmp	r3, #4
  407b20:	f340 849e 	ble.w	408460 <_dtoa_r+0xe40>
  407b24:	9b08      	ldr	r3, [sp, #32]
  407b26:	f1c0 001c 	rsb	r0, r0, #28
  407b2a:	4403      	add	r3, r0
  407b2c:	9308      	str	r3, [sp, #32]
  407b2e:	4613      	mov	r3, r2
  407b30:	4403      	add	r3, r0
  407b32:	4405      	add	r5, r0
  407b34:	9306      	str	r3, [sp, #24]
  407b36:	9b08      	ldr	r3, [sp, #32]
  407b38:	2b00      	cmp	r3, #0
  407b3a:	dd05      	ble.n	407b48 <_dtoa_r+0x528>
  407b3c:	4649      	mov	r1, r9
  407b3e:	461a      	mov	r2, r3
  407b40:	4620      	mov	r0, r4
  407b42:	f001 fc55 	bl	4093f0 <__lshift>
  407b46:	4681      	mov	r9, r0
  407b48:	9b06      	ldr	r3, [sp, #24]
  407b4a:	2b00      	cmp	r3, #0
  407b4c:	dd05      	ble.n	407b5a <_dtoa_r+0x53a>
  407b4e:	4641      	mov	r1, r8
  407b50:	461a      	mov	r2, r3
  407b52:	4620      	mov	r0, r4
  407b54:	f001 fc4c 	bl	4093f0 <__lshift>
  407b58:	4680      	mov	r8, r0
  407b5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407b5c:	2b00      	cmp	r3, #0
  407b5e:	f040 8086 	bne.w	407c6e <_dtoa_r+0x64e>
  407b62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407b64:	2b00      	cmp	r3, #0
  407b66:	f340 8266 	ble.w	408036 <_dtoa_r+0xa16>
  407b6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407b6c:	2b00      	cmp	r3, #0
  407b6e:	f000 8098 	beq.w	407ca2 <_dtoa_r+0x682>
  407b72:	2d00      	cmp	r5, #0
  407b74:	dd05      	ble.n	407b82 <_dtoa_r+0x562>
  407b76:	4631      	mov	r1, r6
  407b78:	462a      	mov	r2, r5
  407b7a:	4620      	mov	r0, r4
  407b7c:	f001 fc38 	bl	4093f0 <__lshift>
  407b80:	4606      	mov	r6, r0
  407b82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407b84:	2b00      	cmp	r3, #0
  407b86:	f040 8337 	bne.w	4081f8 <_dtoa_r+0xbd8>
  407b8a:	9606      	str	r6, [sp, #24]
  407b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407b8e:	9a04      	ldr	r2, [sp, #16]
  407b90:	f8dd b018 	ldr.w	fp, [sp, #24]
  407b94:	3b01      	subs	r3, #1
  407b96:	18d3      	adds	r3, r2, r3
  407b98:	930b      	str	r3, [sp, #44]	; 0x2c
  407b9a:	f00a 0301 	and.w	r3, sl, #1
  407b9e:	930c      	str	r3, [sp, #48]	; 0x30
  407ba0:	4617      	mov	r7, r2
  407ba2:	46c2      	mov	sl, r8
  407ba4:	4651      	mov	r1, sl
  407ba6:	4648      	mov	r0, r9
  407ba8:	f7ff fca4 	bl	4074f4 <quorem>
  407bac:	4631      	mov	r1, r6
  407bae:	4605      	mov	r5, r0
  407bb0:	4648      	mov	r0, r9
  407bb2:	f001 fc6f 	bl	409494 <__mcmp>
  407bb6:	465a      	mov	r2, fp
  407bb8:	900a      	str	r0, [sp, #40]	; 0x28
  407bba:	4651      	mov	r1, sl
  407bbc:	4620      	mov	r0, r4
  407bbe:	f001 fc85 	bl	4094cc <__mdiff>
  407bc2:	68c2      	ldr	r2, [r0, #12]
  407bc4:	4680      	mov	r8, r0
  407bc6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  407bca:	2a00      	cmp	r2, #0
  407bcc:	f040 822b 	bne.w	408026 <_dtoa_r+0xa06>
  407bd0:	4601      	mov	r1, r0
  407bd2:	4648      	mov	r0, r9
  407bd4:	9308      	str	r3, [sp, #32]
  407bd6:	f001 fc5d 	bl	409494 <__mcmp>
  407bda:	4641      	mov	r1, r8
  407bdc:	9006      	str	r0, [sp, #24]
  407bde:	4620      	mov	r0, r4
  407be0:	f001 fa80 	bl	4090e4 <_Bfree>
  407be4:	9a06      	ldr	r2, [sp, #24]
  407be6:	9b08      	ldr	r3, [sp, #32]
  407be8:	b932      	cbnz	r2, 407bf8 <_dtoa_r+0x5d8>
  407bea:	9924      	ldr	r1, [sp, #144]	; 0x90
  407bec:	b921      	cbnz	r1, 407bf8 <_dtoa_r+0x5d8>
  407bee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407bf0:	2a00      	cmp	r2, #0
  407bf2:	f000 83ef 	beq.w	4083d4 <_dtoa_r+0xdb4>
  407bf6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407bf8:	990a      	ldr	r1, [sp, #40]	; 0x28
  407bfa:	2900      	cmp	r1, #0
  407bfc:	f2c0 829f 	blt.w	40813e <_dtoa_r+0xb1e>
  407c00:	d105      	bne.n	407c0e <_dtoa_r+0x5ee>
  407c02:	9924      	ldr	r1, [sp, #144]	; 0x90
  407c04:	b919      	cbnz	r1, 407c0e <_dtoa_r+0x5ee>
  407c06:	990c      	ldr	r1, [sp, #48]	; 0x30
  407c08:	2900      	cmp	r1, #0
  407c0a:	f000 8298 	beq.w	40813e <_dtoa_r+0xb1e>
  407c0e:	2a00      	cmp	r2, #0
  407c10:	f300 8306 	bgt.w	408220 <_dtoa_r+0xc00>
  407c14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407c16:	703b      	strb	r3, [r7, #0]
  407c18:	f107 0801 	add.w	r8, r7, #1
  407c1c:	4297      	cmp	r7, r2
  407c1e:	4645      	mov	r5, r8
  407c20:	f000 830c 	beq.w	40823c <_dtoa_r+0xc1c>
  407c24:	4649      	mov	r1, r9
  407c26:	2300      	movs	r3, #0
  407c28:	220a      	movs	r2, #10
  407c2a:	4620      	mov	r0, r4
  407c2c:	f001 fa64 	bl	4090f8 <__multadd>
  407c30:	455e      	cmp	r6, fp
  407c32:	4681      	mov	r9, r0
  407c34:	4631      	mov	r1, r6
  407c36:	f04f 0300 	mov.w	r3, #0
  407c3a:	f04f 020a 	mov.w	r2, #10
  407c3e:	4620      	mov	r0, r4
  407c40:	f000 81eb 	beq.w	40801a <_dtoa_r+0x9fa>
  407c44:	f001 fa58 	bl	4090f8 <__multadd>
  407c48:	4659      	mov	r1, fp
  407c4a:	4606      	mov	r6, r0
  407c4c:	2300      	movs	r3, #0
  407c4e:	220a      	movs	r2, #10
  407c50:	4620      	mov	r0, r4
  407c52:	f001 fa51 	bl	4090f8 <__multadd>
  407c56:	4647      	mov	r7, r8
  407c58:	4683      	mov	fp, r0
  407c5a:	e7a3      	b.n	407ba4 <_dtoa_r+0x584>
  407c5c:	201c      	movs	r0, #28
  407c5e:	9b08      	ldr	r3, [sp, #32]
  407c60:	4403      	add	r3, r0
  407c62:	9308      	str	r3, [sp, #32]
  407c64:	9b06      	ldr	r3, [sp, #24]
  407c66:	4403      	add	r3, r0
  407c68:	4405      	add	r5, r0
  407c6a:	9306      	str	r3, [sp, #24]
  407c6c:	e763      	b.n	407b36 <_dtoa_r+0x516>
  407c6e:	4641      	mov	r1, r8
  407c70:	4648      	mov	r0, r9
  407c72:	f001 fc0f 	bl	409494 <__mcmp>
  407c76:	2800      	cmp	r0, #0
  407c78:	f6bf af73 	bge.w	407b62 <_dtoa_r+0x542>
  407c7c:	9f02      	ldr	r7, [sp, #8]
  407c7e:	4649      	mov	r1, r9
  407c80:	2300      	movs	r3, #0
  407c82:	220a      	movs	r2, #10
  407c84:	4620      	mov	r0, r4
  407c86:	3f01      	subs	r7, #1
  407c88:	9702      	str	r7, [sp, #8]
  407c8a:	f001 fa35 	bl	4090f8 <__multadd>
  407c8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407c90:	4681      	mov	r9, r0
  407c92:	2b00      	cmp	r3, #0
  407c94:	f040 83b6 	bne.w	408404 <_dtoa_r+0xde4>
  407c98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407c9a:	2b00      	cmp	r3, #0
  407c9c:	f340 83bf 	ble.w	40841e <_dtoa_r+0xdfe>
  407ca0:	930a      	str	r3, [sp, #40]	; 0x28
  407ca2:	f8dd b010 	ldr.w	fp, [sp, #16]
  407ca6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  407ca8:	465d      	mov	r5, fp
  407caa:	e002      	b.n	407cb2 <_dtoa_r+0x692>
  407cac:	f001 fa24 	bl	4090f8 <__multadd>
  407cb0:	4681      	mov	r9, r0
  407cb2:	4641      	mov	r1, r8
  407cb4:	4648      	mov	r0, r9
  407cb6:	f7ff fc1d 	bl	4074f4 <quorem>
  407cba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  407cbe:	f805 ab01 	strb.w	sl, [r5], #1
  407cc2:	eba5 030b 	sub.w	r3, r5, fp
  407cc6:	42bb      	cmp	r3, r7
  407cc8:	f04f 020a 	mov.w	r2, #10
  407ccc:	f04f 0300 	mov.w	r3, #0
  407cd0:	4649      	mov	r1, r9
  407cd2:	4620      	mov	r0, r4
  407cd4:	dbea      	blt.n	407cac <_dtoa_r+0x68c>
  407cd6:	9b04      	ldr	r3, [sp, #16]
  407cd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  407cda:	2a01      	cmp	r2, #1
  407cdc:	bfac      	ite	ge
  407cde:	189b      	addge	r3, r3, r2
  407ce0:	3301      	addlt	r3, #1
  407ce2:	461d      	mov	r5, r3
  407ce4:	f04f 0b00 	mov.w	fp, #0
  407ce8:	4649      	mov	r1, r9
  407cea:	2201      	movs	r2, #1
  407cec:	4620      	mov	r0, r4
  407cee:	f001 fb7f 	bl	4093f0 <__lshift>
  407cf2:	4641      	mov	r1, r8
  407cf4:	4681      	mov	r9, r0
  407cf6:	f001 fbcd 	bl	409494 <__mcmp>
  407cfa:	2800      	cmp	r0, #0
  407cfc:	f340 823d 	ble.w	40817a <_dtoa_r+0xb5a>
  407d00:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  407d04:	9904      	ldr	r1, [sp, #16]
  407d06:	1e6b      	subs	r3, r5, #1
  407d08:	e004      	b.n	407d14 <_dtoa_r+0x6f4>
  407d0a:	428b      	cmp	r3, r1
  407d0c:	f000 81ae 	beq.w	40806c <_dtoa_r+0xa4c>
  407d10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  407d14:	2a39      	cmp	r2, #57	; 0x39
  407d16:	f103 0501 	add.w	r5, r3, #1
  407d1a:	d0f6      	beq.n	407d0a <_dtoa_r+0x6ea>
  407d1c:	3201      	adds	r2, #1
  407d1e:	701a      	strb	r2, [r3, #0]
  407d20:	4641      	mov	r1, r8
  407d22:	4620      	mov	r0, r4
  407d24:	f001 f9de 	bl	4090e4 <_Bfree>
  407d28:	2e00      	cmp	r6, #0
  407d2a:	f43f ae3d 	beq.w	4079a8 <_dtoa_r+0x388>
  407d2e:	f1bb 0f00 	cmp.w	fp, #0
  407d32:	d005      	beq.n	407d40 <_dtoa_r+0x720>
  407d34:	45b3      	cmp	fp, r6
  407d36:	d003      	beq.n	407d40 <_dtoa_r+0x720>
  407d38:	4659      	mov	r1, fp
  407d3a:	4620      	mov	r0, r4
  407d3c:	f001 f9d2 	bl	4090e4 <_Bfree>
  407d40:	4631      	mov	r1, r6
  407d42:	4620      	mov	r0, r4
  407d44:	f001 f9ce 	bl	4090e4 <_Bfree>
  407d48:	e62e      	b.n	4079a8 <_dtoa_r+0x388>
  407d4a:	2300      	movs	r3, #0
  407d4c:	930b      	str	r3, [sp, #44]	; 0x2c
  407d4e:	9b02      	ldr	r3, [sp, #8]
  407d50:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407d52:	4413      	add	r3, r2
  407d54:	930f      	str	r3, [sp, #60]	; 0x3c
  407d56:	3301      	adds	r3, #1
  407d58:	2b01      	cmp	r3, #1
  407d5a:	461f      	mov	r7, r3
  407d5c:	461e      	mov	r6, r3
  407d5e:	930a      	str	r3, [sp, #40]	; 0x28
  407d60:	bfb8      	it	lt
  407d62:	2701      	movlt	r7, #1
  407d64:	2100      	movs	r1, #0
  407d66:	2f17      	cmp	r7, #23
  407d68:	6461      	str	r1, [r4, #68]	; 0x44
  407d6a:	d90a      	bls.n	407d82 <_dtoa_r+0x762>
  407d6c:	2201      	movs	r2, #1
  407d6e:	2304      	movs	r3, #4
  407d70:	005b      	lsls	r3, r3, #1
  407d72:	f103 0014 	add.w	r0, r3, #20
  407d76:	4287      	cmp	r7, r0
  407d78:	4611      	mov	r1, r2
  407d7a:	f102 0201 	add.w	r2, r2, #1
  407d7e:	d2f7      	bcs.n	407d70 <_dtoa_r+0x750>
  407d80:	6461      	str	r1, [r4, #68]	; 0x44
  407d82:	4620      	mov	r0, r4
  407d84:	f001 f988 	bl	409098 <_Balloc>
  407d88:	2e0e      	cmp	r6, #14
  407d8a:	9004      	str	r0, [sp, #16]
  407d8c:	6420      	str	r0, [r4, #64]	; 0x40
  407d8e:	f63f ad41 	bhi.w	407814 <_dtoa_r+0x1f4>
  407d92:	2d00      	cmp	r5, #0
  407d94:	f43f ad3e 	beq.w	407814 <_dtoa_r+0x1f4>
  407d98:	9902      	ldr	r1, [sp, #8]
  407d9a:	2900      	cmp	r1, #0
  407d9c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  407da0:	f340 8202 	ble.w	4081a8 <_dtoa_r+0xb88>
  407da4:	4bb8      	ldr	r3, [pc, #736]	; (408088 <_dtoa_r+0xa68>)
  407da6:	f001 020f 	and.w	r2, r1, #15
  407daa:	110d      	asrs	r5, r1, #4
  407dac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407db0:	06e9      	lsls	r1, r5, #27
  407db2:	e9d3 6700 	ldrd	r6, r7, [r3]
  407db6:	f140 81ae 	bpl.w	408116 <_dtoa_r+0xaf6>
  407dba:	4bb4      	ldr	r3, [pc, #720]	; (40808c <_dtoa_r+0xa6c>)
  407dbc:	4650      	mov	r0, sl
  407dbe:	4659      	mov	r1, fp
  407dc0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  407dc4:	f002 fbaa 	bl	40a51c <__aeabi_ddiv>
  407dc8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  407dcc:	f005 050f 	and.w	r5, r5, #15
  407dd0:	f04f 0a03 	mov.w	sl, #3
  407dd4:	b18d      	cbz	r5, 407dfa <_dtoa_r+0x7da>
  407dd6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40808c <_dtoa_r+0xa6c>
  407dda:	07ea      	lsls	r2, r5, #31
  407ddc:	d509      	bpl.n	407df2 <_dtoa_r+0x7d2>
  407dde:	4630      	mov	r0, r6
  407de0:	4639      	mov	r1, r7
  407de2:	e9d8 2300 	ldrd	r2, r3, [r8]
  407de6:	f002 fa6f 	bl	40a2c8 <__aeabi_dmul>
  407dea:	f10a 0a01 	add.w	sl, sl, #1
  407dee:	4606      	mov	r6, r0
  407df0:	460f      	mov	r7, r1
  407df2:	106d      	asrs	r5, r5, #1
  407df4:	f108 0808 	add.w	r8, r8, #8
  407df8:	d1ef      	bne.n	407dda <_dtoa_r+0x7ba>
  407dfa:	463b      	mov	r3, r7
  407dfc:	4632      	mov	r2, r6
  407dfe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  407e02:	f002 fb8b 	bl	40a51c <__aeabi_ddiv>
  407e06:	4607      	mov	r7, r0
  407e08:	4688      	mov	r8, r1
  407e0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407e0c:	b143      	cbz	r3, 407e20 <_dtoa_r+0x800>
  407e0e:	2200      	movs	r2, #0
  407e10:	4b9f      	ldr	r3, [pc, #636]	; (408090 <_dtoa_r+0xa70>)
  407e12:	4638      	mov	r0, r7
  407e14:	4641      	mov	r1, r8
  407e16:	f002 fcc9 	bl	40a7ac <__aeabi_dcmplt>
  407e1a:	2800      	cmp	r0, #0
  407e1c:	f040 8286 	bne.w	40832c <_dtoa_r+0xd0c>
  407e20:	4650      	mov	r0, sl
  407e22:	f002 f9eb 	bl	40a1fc <__aeabi_i2d>
  407e26:	463a      	mov	r2, r7
  407e28:	4643      	mov	r3, r8
  407e2a:	f002 fa4d 	bl	40a2c8 <__aeabi_dmul>
  407e2e:	4b99      	ldr	r3, [pc, #612]	; (408094 <_dtoa_r+0xa74>)
  407e30:	2200      	movs	r2, #0
  407e32:	f002 f897 	bl	409f64 <__adddf3>
  407e36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407e38:	4605      	mov	r5, r0
  407e3a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  407e3e:	2b00      	cmp	r3, #0
  407e40:	f000 813e 	beq.w	4080c0 <_dtoa_r+0xaa0>
  407e44:	9b02      	ldr	r3, [sp, #8]
  407e46:	9315      	str	r3, [sp, #84]	; 0x54
  407e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407e4a:	9312      	str	r3, [sp, #72]	; 0x48
  407e4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407e4e:	2b00      	cmp	r3, #0
  407e50:	f000 81fa 	beq.w	408248 <_dtoa_r+0xc28>
  407e54:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407e56:	4b8c      	ldr	r3, [pc, #560]	; (408088 <_dtoa_r+0xa68>)
  407e58:	498f      	ldr	r1, [pc, #572]	; (408098 <_dtoa_r+0xa78>)
  407e5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407e5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  407e62:	2000      	movs	r0, #0
  407e64:	f002 fb5a 	bl	40a51c <__aeabi_ddiv>
  407e68:	462a      	mov	r2, r5
  407e6a:	4633      	mov	r3, r6
  407e6c:	f002 f878 	bl	409f60 <__aeabi_dsub>
  407e70:	4682      	mov	sl, r0
  407e72:	468b      	mov	fp, r1
  407e74:	4638      	mov	r0, r7
  407e76:	4641      	mov	r1, r8
  407e78:	f002 fcd6 	bl	40a828 <__aeabi_d2iz>
  407e7c:	4605      	mov	r5, r0
  407e7e:	f002 f9bd 	bl	40a1fc <__aeabi_i2d>
  407e82:	4602      	mov	r2, r0
  407e84:	460b      	mov	r3, r1
  407e86:	4638      	mov	r0, r7
  407e88:	4641      	mov	r1, r8
  407e8a:	f002 f869 	bl	409f60 <__aeabi_dsub>
  407e8e:	3530      	adds	r5, #48	; 0x30
  407e90:	fa5f f885 	uxtb.w	r8, r5
  407e94:	9d04      	ldr	r5, [sp, #16]
  407e96:	4606      	mov	r6, r0
  407e98:	460f      	mov	r7, r1
  407e9a:	f885 8000 	strb.w	r8, [r5]
  407e9e:	4602      	mov	r2, r0
  407ea0:	460b      	mov	r3, r1
  407ea2:	4650      	mov	r0, sl
  407ea4:	4659      	mov	r1, fp
  407ea6:	3501      	adds	r5, #1
  407ea8:	f002 fc9e 	bl	40a7e8 <__aeabi_dcmpgt>
  407eac:	2800      	cmp	r0, #0
  407eae:	d154      	bne.n	407f5a <_dtoa_r+0x93a>
  407eb0:	4632      	mov	r2, r6
  407eb2:	463b      	mov	r3, r7
  407eb4:	2000      	movs	r0, #0
  407eb6:	4976      	ldr	r1, [pc, #472]	; (408090 <_dtoa_r+0xa70>)
  407eb8:	f002 f852 	bl	409f60 <__aeabi_dsub>
  407ebc:	4602      	mov	r2, r0
  407ebe:	460b      	mov	r3, r1
  407ec0:	4650      	mov	r0, sl
  407ec2:	4659      	mov	r1, fp
  407ec4:	f002 fc90 	bl	40a7e8 <__aeabi_dcmpgt>
  407ec8:	2800      	cmp	r0, #0
  407eca:	f040 8270 	bne.w	4083ae <_dtoa_r+0xd8e>
  407ece:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407ed0:	2a01      	cmp	r2, #1
  407ed2:	f000 8111 	beq.w	4080f8 <_dtoa_r+0xad8>
  407ed6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407ed8:	9a04      	ldr	r2, [sp, #16]
  407eda:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  407ede:	4413      	add	r3, r2
  407ee0:	4699      	mov	r9, r3
  407ee2:	e00d      	b.n	407f00 <_dtoa_r+0x8e0>
  407ee4:	2000      	movs	r0, #0
  407ee6:	496a      	ldr	r1, [pc, #424]	; (408090 <_dtoa_r+0xa70>)
  407ee8:	f002 f83a 	bl	409f60 <__aeabi_dsub>
  407eec:	4652      	mov	r2, sl
  407eee:	465b      	mov	r3, fp
  407ef0:	f002 fc5c 	bl	40a7ac <__aeabi_dcmplt>
  407ef4:	2800      	cmp	r0, #0
  407ef6:	f040 8258 	bne.w	4083aa <_dtoa_r+0xd8a>
  407efa:	454d      	cmp	r5, r9
  407efc:	f000 80fa 	beq.w	4080f4 <_dtoa_r+0xad4>
  407f00:	4650      	mov	r0, sl
  407f02:	4659      	mov	r1, fp
  407f04:	2200      	movs	r2, #0
  407f06:	4b65      	ldr	r3, [pc, #404]	; (40809c <_dtoa_r+0xa7c>)
  407f08:	f002 f9de 	bl	40a2c8 <__aeabi_dmul>
  407f0c:	2200      	movs	r2, #0
  407f0e:	4b63      	ldr	r3, [pc, #396]	; (40809c <_dtoa_r+0xa7c>)
  407f10:	4682      	mov	sl, r0
  407f12:	468b      	mov	fp, r1
  407f14:	4630      	mov	r0, r6
  407f16:	4639      	mov	r1, r7
  407f18:	f002 f9d6 	bl	40a2c8 <__aeabi_dmul>
  407f1c:	460f      	mov	r7, r1
  407f1e:	4606      	mov	r6, r0
  407f20:	f002 fc82 	bl	40a828 <__aeabi_d2iz>
  407f24:	4680      	mov	r8, r0
  407f26:	f002 f969 	bl	40a1fc <__aeabi_i2d>
  407f2a:	4602      	mov	r2, r0
  407f2c:	460b      	mov	r3, r1
  407f2e:	4630      	mov	r0, r6
  407f30:	4639      	mov	r1, r7
  407f32:	f002 f815 	bl	409f60 <__aeabi_dsub>
  407f36:	f108 0830 	add.w	r8, r8, #48	; 0x30
  407f3a:	fa5f f888 	uxtb.w	r8, r8
  407f3e:	4652      	mov	r2, sl
  407f40:	465b      	mov	r3, fp
  407f42:	f805 8b01 	strb.w	r8, [r5], #1
  407f46:	4606      	mov	r6, r0
  407f48:	460f      	mov	r7, r1
  407f4a:	f002 fc2f 	bl	40a7ac <__aeabi_dcmplt>
  407f4e:	4632      	mov	r2, r6
  407f50:	463b      	mov	r3, r7
  407f52:	2800      	cmp	r0, #0
  407f54:	d0c6      	beq.n	407ee4 <_dtoa_r+0x8c4>
  407f56:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  407f5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  407f5c:	9302      	str	r3, [sp, #8]
  407f5e:	e523      	b.n	4079a8 <_dtoa_r+0x388>
  407f60:	2300      	movs	r3, #0
  407f62:	930b      	str	r3, [sp, #44]	; 0x2c
  407f64:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407f66:	2b00      	cmp	r3, #0
  407f68:	f340 80dc 	ble.w	408124 <_dtoa_r+0xb04>
  407f6c:	461f      	mov	r7, r3
  407f6e:	461e      	mov	r6, r3
  407f70:	930f      	str	r3, [sp, #60]	; 0x3c
  407f72:	930a      	str	r3, [sp, #40]	; 0x28
  407f74:	e6f6      	b.n	407d64 <_dtoa_r+0x744>
  407f76:	2301      	movs	r3, #1
  407f78:	930b      	str	r3, [sp, #44]	; 0x2c
  407f7a:	e7f3      	b.n	407f64 <_dtoa_r+0x944>
  407f7c:	f1ba 0f00 	cmp.w	sl, #0
  407f80:	f47f ada8 	bne.w	407ad4 <_dtoa_r+0x4b4>
  407f84:	f3cb 0313 	ubfx	r3, fp, #0, #20
  407f88:	2b00      	cmp	r3, #0
  407f8a:	f47f adba 	bne.w	407b02 <_dtoa_r+0x4e2>
  407f8e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  407f92:	0d3f      	lsrs	r7, r7, #20
  407f94:	053f      	lsls	r7, r7, #20
  407f96:	2f00      	cmp	r7, #0
  407f98:	f000 820d 	beq.w	4083b6 <_dtoa_r+0xd96>
  407f9c:	9b08      	ldr	r3, [sp, #32]
  407f9e:	3301      	adds	r3, #1
  407fa0:	9308      	str	r3, [sp, #32]
  407fa2:	9b06      	ldr	r3, [sp, #24]
  407fa4:	3301      	adds	r3, #1
  407fa6:	9306      	str	r3, [sp, #24]
  407fa8:	2301      	movs	r3, #1
  407faa:	930c      	str	r3, [sp, #48]	; 0x30
  407fac:	e5ab      	b.n	407b06 <_dtoa_r+0x4e6>
  407fae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407fb0:	2b00      	cmp	r3, #0
  407fb2:	f73f ac42 	bgt.w	40783a <_dtoa_r+0x21a>
  407fb6:	f040 8221 	bne.w	4083fc <_dtoa_r+0xddc>
  407fba:	2200      	movs	r2, #0
  407fbc:	4b38      	ldr	r3, [pc, #224]	; (4080a0 <_dtoa_r+0xa80>)
  407fbe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407fc2:	f002 f981 	bl	40a2c8 <__aeabi_dmul>
  407fc6:	4652      	mov	r2, sl
  407fc8:	465b      	mov	r3, fp
  407fca:	f002 fc03 	bl	40a7d4 <__aeabi_dcmpge>
  407fce:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  407fd2:	4646      	mov	r6, r8
  407fd4:	2800      	cmp	r0, #0
  407fd6:	d041      	beq.n	40805c <_dtoa_r+0xa3c>
  407fd8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407fda:	9d04      	ldr	r5, [sp, #16]
  407fdc:	43db      	mvns	r3, r3
  407fde:	9302      	str	r3, [sp, #8]
  407fe0:	4641      	mov	r1, r8
  407fe2:	4620      	mov	r0, r4
  407fe4:	f001 f87e 	bl	4090e4 <_Bfree>
  407fe8:	2e00      	cmp	r6, #0
  407fea:	f43f acdd 	beq.w	4079a8 <_dtoa_r+0x388>
  407fee:	e6a7      	b.n	407d40 <_dtoa_r+0x720>
  407ff0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407ff2:	4649      	mov	r1, r9
  407ff4:	4620      	mov	r0, r4
  407ff6:	f001 f9ab 	bl	409350 <__pow5mult>
  407ffa:	4681      	mov	r9, r0
  407ffc:	e558      	b.n	407ab0 <_dtoa_r+0x490>
  407ffe:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408000:	2a00      	cmp	r2, #0
  408002:	f000 8187 	beq.w	408314 <_dtoa_r+0xcf4>
  408006:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40800a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40800c:	9d08      	ldr	r5, [sp, #32]
  40800e:	e4f2      	b.n	4079f6 <_dtoa_r+0x3d6>
  408010:	f1ba 0f00 	cmp.w	sl, #0
  408014:	f47f ad75 	bne.w	407b02 <_dtoa_r+0x4e2>
  408018:	e7b4      	b.n	407f84 <_dtoa_r+0x964>
  40801a:	f001 f86d 	bl	4090f8 <__multadd>
  40801e:	4647      	mov	r7, r8
  408020:	4606      	mov	r6, r0
  408022:	4683      	mov	fp, r0
  408024:	e5be      	b.n	407ba4 <_dtoa_r+0x584>
  408026:	4601      	mov	r1, r0
  408028:	4620      	mov	r0, r4
  40802a:	9306      	str	r3, [sp, #24]
  40802c:	f001 f85a 	bl	4090e4 <_Bfree>
  408030:	2201      	movs	r2, #1
  408032:	9b06      	ldr	r3, [sp, #24]
  408034:	e5e0      	b.n	407bf8 <_dtoa_r+0x5d8>
  408036:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408038:	2b02      	cmp	r3, #2
  40803a:	f77f ad96 	ble.w	407b6a <_dtoa_r+0x54a>
  40803e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408040:	2b00      	cmp	r3, #0
  408042:	d1c9      	bne.n	407fd8 <_dtoa_r+0x9b8>
  408044:	4641      	mov	r1, r8
  408046:	2205      	movs	r2, #5
  408048:	4620      	mov	r0, r4
  40804a:	f001 f855 	bl	4090f8 <__multadd>
  40804e:	4601      	mov	r1, r0
  408050:	4680      	mov	r8, r0
  408052:	4648      	mov	r0, r9
  408054:	f001 fa1e 	bl	409494 <__mcmp>
  408058:	2800      	cmp	r0, #0
  40805a:	ddbd      	ble.n	407fd8 <_dtoa_r+0x9b8>
  40805c:	9a02      	ldr	r2, [sp, #8]
  40805e:	9904      	ldr	r1, [sp, #16]
  408060:	2331      	movs	r3, #49	; 0x31
  408062:	3201      	adds	r2, #1
  408064:	9202      	str	r2, [sp, #8]
  408066:	700b      	strb	r3, [r1, #0]
  408068:	1c4d      	adds	r5, r1, #1
  40806a:	e7b9      	b.n	407fe0 <_dtoa_r+0x9c0>
  40806c:	9a02      	ldr	r2, [sp, #8]
  40806e:	3201      	adds	r2, #1
  408070:	9202      	str	r2, [sp, #8]
  408072:	9a04      	ldr	r2, [sp, #16]
  408074:	2331      	movs	r3, #49	; 0x31
  408076:	7013      	strb	r3, [r2, #0]
  408078:	e652      	b.n	407d20 <_dtoa_r+0x700>
  40807a:	2301      	movs	r3, #1
  40807c:	930b      	str	r3, [sp, #44]	; 0x2c
  40807e:	e666      	b.n	407d4e <_dtoa_r+0x72e>
  408080:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  408084:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408086:	e48f      	b.n	4079a8 <_dtoa_r+0x388>
  408088:	0040adc8 	.word	0x0040adc8
  40808c:	0040ada0 	.word	0x0040ada0
  408090:	3ff00000 	.word	0x3ff00000
  408094:	401c0000 	.word	0x401c0000
  408098:	3fe00000 	.word	0x3fe00000
  40809c:	40240000 	.word	0x40240000
  4080a0:	40140000 	.word	0x40140000
  4080a4:	4650      	mov	r0, sl
  4080a6:	f002 f8a9 	bl	40a1fc <__aeabi_i2d>
  4080aa:	463a      	mov	r2, r7
  4080ac:	4643      	mov	r3, r8
  4080ae:	f002 f90b 	bl	40a2c8 <__aeabi_dmul>
  4080b2:	2200      	movs	r2, #0
  4080b4:	4bc1      	ldr	r3, [pc, #772]	; (4083bc <_dtoa_r+0xd9c>)
  4080b6:	f001 ff55 	bl	409f64 <__adddf3>
  4080ba:	4605      	mov	r5, r0
  4080bc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4080c0:	4641      	mov	r1, r8
  4080c2:	2200      	movs	r2, #0
  4080c4:	4bbe      	ldr	r3, [pc, #760]	; (4083c0 <_dtoa_r+0xda0>)
  4080c6:	4638      	mov	r0, r7
  4080c8:	f001 ff4a 	bl	409f60 <__aeabi_dsub>
  4080cc:	462a      	mov	r2, r5
  4080ce:	4633      	mov	r3, r6
  4080d0:	4682      	mov	sl, r0
  4080d2:	468b      	mov	fp, r1
  4080d4:	f002 fb88 	bl	40a7e8 <__aeabi_dcmpgt>
  4080d8:	4680      	mov	r8, r0
  4080da:	2800      	cmp	r0, #0
  4080dc:	f040 8110 	bne.w	408300 <_dtoa_r+0xce0>
  4080e0:	462a      	mov	r2, r5
  4080e2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4080e6:	4650      	mov	r0, sl
  4080e8:	4659      	mov	r1, fp
  4080ea:	f002 fb5f 	bl	40a7ac <__aeabi_dcmplt>
  4080ee:	b118      	cbz	r0, 4080f8 <_dtoa_r+0xad8>
  4080f0:	4646      	mov	r6, r8
  4080f2:	e771      	b.n	407fd8 <_dtoa_r+0x9b8>
  4080f4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4080f8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4080fc:	f7ff bb8a 	b.w	407814 <_dtoa_r+0x1f4>
  408100:	9804      	ldr	r0, [sp, #16]
  408102:	f7ff babb 	b.w	40767c <_dtoa_r+0x5c>
  408106:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408108:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40810a:	970c      	str	r7, [sp, #48]	; 0x30
  40810c:	1afb      	subs	r3, r7, r3
  40810e:	441a      	add	r2, r3
  408110:	920d      	str	r2, [sp, #52]	; 0x34
  408112:	2700      	movs	r7, #0
  408114:	e469      	b.n	4079ea <_dtoa_r+0x3ca>
  408116:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40811a:	f04f 0a02 	mov.w	sl, #2
  40811e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  408122:	e657      	b.n	407dd4 <_dtoa_r+0x7b4>
  408124:	2100      	movs	r1, #0
  408126:	2301      	movs	r3, #1
  408128:	6461      	str	r1, [r4, #68]	; 0x44
  40812a:	4620      	mov	r0, r4
  40812c:	9325      	str	r3, [sp, #148]	; 0x94
  40812e:	f000 ffb3 	bl	409098 <_Balloc>
  408132:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408134:	9004      	str	r0, [sp, #16]
  408136:	6420      	str	r0, [r4, #64]	; 0x40
  408138:	930a      	str	r3, [sp, #40]	; 0x28
  40813a:	930f      	str	r3, [sp, #60]	; 0x3c
  40813c:	e629      	b.n	407d92 <_dtoa_r+0x772>
  40813e:	2a00      	cmp	r2, #0
  408140:	46d0      	mov	r8, sl
  408142:	f8cd b018 	str.w	fp, [sp, #24]
  408146:	469a      	mov	sl, r3
  408148:	dd11      	ble.n	40816e <_dtoa_r+0xb4e>
  40814a:	4649      	mov	r1, r9
  40814c:	2201      	movs	r2, #1
  40814e:	4620      	mov	r0, r4
  408150:	f001 f94e 	bl	4093f0 <__lshift>
  408154:	4641      	mov	r1, r8
  408156:	4681      	mov	r9, r0
  408158:	f001 f99c 	bl	409494 <__mcmp>
  40815c:	2800      	cmp	r0, #0
  40815e:	f340 8146 	ble.w	4083ee <_dtoa_r+0xdce>
  408162:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  408166:	f000 8106 	beq.w	408376 <_dtoa_r+0xd56>
  40816a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40816e:	46b3      	mov	fp, r6
  408170:	f887 a000 	strb.w	sl, [r7]
  408174:	1c7d      	adds	r5, r7, #1
  408176:	9e06      	ldr	r6, [sp, #24]
  408178:	e5d2      	b.n	407d20 <_dtoa_r+0x700>
  40817a:	d104      	bne.n	408186 <_dtoa_r+0xb66>
  40817c:	f01a 0f01 	tst.w	sl, #1
  408180:	d001      	beq.n	408186 <_dtoa_r+0xb66>
  408182:	e5bd      	b.n	407d00 <_dtoa_r+0x6e0>
  408184:	4615      	mov	r5, r2
  408186:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40818a:	2b30      	cmp	r3, #48	; 0x30
  40818c:	f105 32ff 	add.w	r2, r5, #4294967295
  408190:	d0f8      	beq.n	408184 <_dtoa_r+0xb64>
  408192:	e5c5      	b.n	407d20 <_dtoa_r+0x700>
  408194:	9904      	ldr	r1, [sp, #16]
  408196:	2230      	movs	r2, #48	; 0x30
  408198:	700a      	strb	r2, [r1, #0]
  40819a:	9a02      	ldr	r2, [sp, #8]
  40819c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4081a0:	3201      	adds	r2, #1
  4081a2:	9202      	str	r2, [sp, #8]
  4081a4:	f7ff bbfc 	b.w	4079a0 <_dtoa_r+0x380>
  4081a8:	f000 80bb 	beq.w	408322 <_dtoa_r+0xd02>
  4081ac:	9b02      	ldr	r3, [sp, #8]
  4081ae:	425d      	negs	r5, r3
  4081b0:	4b84      	ldr	r3, [pc, #528]	; (4083c4 <_dtoa_r+0xda4>)
  4081b2:	f005 020f 	and.w	r2, r5, #15
  4081b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4081ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4081be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4081c2:	f002 f881 	bl	40a2c8 <__aeabi_dmul>
  4081c6:	112d      	asrs	r5, r5, #4
  4081c8:	4607      	mov	r7, r0
  4081ca:	4688      	mov	r8, r1
  4081cc:	f000 812c 	beq.w	408428 <_dtoa_r+0xe08>
  4081d0:	4e7d      	ldr	r6, [pc, #500]	; (4083c8 <_dtoa_r+0xda8>)
  4081d2:	f04f 0a02 	mov.w	sl, #2
  4081d6:	07eb      	lsls	r3, r5, #31
  4081d8:	d509      	bpl.n	4081ee <_dtoa_r+0xbce>
  4081da:	4638      	mov	r0, r7
  4081dc:	4641      	mov	r1, r8
  4081de:	e9d6 2300 	ldrd	r2, r3, [r6]
  4081e2:	f002 f871 	bl	40a2c8 <__aeabi_dmul>
  4081e6:	f10a 0a01 	add.w	sl, sl, #1
  4081ea:	4607      	mov	r7, r0
  4081ec:	4688      	mov	r8, r1
  4081ee:	106d      	asrs	r5, r5, #1
  4081f0:	f106 0608 	add.w	r6, r6, #8
  4081f4:	d1ef      	bne.n	4081d6 <_dtoa_r+0xbb6>
  4081f6:	e608      	b.n	407e0a <_dtoa_r+0x7ea>
  4081f8:	6871      	ldr	r1, [r6, #4]
  4081fa:	4620      	mov	r0, r4
  4081fc:	f000 ff4c 	bl	409098 <_Balloc>
  408200:	6933      	ldr	r3, [r6, #16]
  408202:	3302      	adds	r3, #2
  408204:	009a      	lsls	r2, r3, #2
  408206:	4605      	mov	r5, r0
  408208:	f106 010c 	add.w	r1, r6, #12
  40820c:	300c      	adds	r0, #12
  40820e:	f7fc fd87 	bl	404d20 <memcpy>
  408212:	4629      	mov	r1, r5
  408214:	2201      	movs	r2, #1
  408216:	4620      	mov	r0, r4
  408218:	f001 f8ea 	bl	4093f0 <__lshift>
  40821c:	9006      	str	r0, [sp, #24]
  40821e:	e4b5      	b.n	407b8c <_dtoa_r+0x56c>
  408220:	2b39      	cmp	r3, #57	; 0x39
  408222:	f8cd b018 	str.w	fp, [sp, #24]
  408226:	46d0      	mov	r8, sl
  408228:	f000 80a5 	beq.w	408376 <_dtoa_r+0xd56>
  40822c:	f103 0a01 	add.w	sl, r3, #1
  408230:	46b3      	mov	fp, r6
  408232:	f887 a000 	strb.w	sl, [r7]
  408236:	1c7d      	adds	r5, r7, #1
  408238:	9e06      	ldr	r6, [sp, #24]
  40823a:	e571      	b.n	407d20 <_dtoa_r+0x700>
  40823c:	465a      	mov	r2, fp
  40823e:	46d0      	mov	r8, sl
  408240:	46b3      	mov	fp, r6
  408242:	469a      	mov	sl, r3
  408244:	4616      	mov	r6, r2
  408246:	e54f      	b.n	407ce8 <_dtoa_r+0x6c8>
  408248:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40824a:	495e      	ldr	r1, [pc, #376]	; (4083c4 <_dtoa_r+0xda4>)
  40824c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  408250:	462a      	mov	r2, r5
  408252:	4633      	mov	r3, r6
  408254:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  408258:	f002 f836 	bl	40a2c8 <__aeabi_dmul>
  40825c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  408260:	4638      	mov	r0, r7
  408262:	4641      	mov	r1, r8
  408264:	f002 fae0 	bl	40a828 <__aeabi_d2iz>
  408268:	4605      	mov	r5, r0
  40826a:	f001 ffc7 	bl	40a1fc <__aeabi_i2d>
  40826e:	460b      	mov	r3, r1
  408270:	4602      	mov	r2, r0
  408272:	4641      	mov	r1, r8
  408274:	4638      	mov	r0, r7
  408276:	f001 fe73 	bl	409f60 <__aeabi_dsub>
  40827a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40827c:	460f      	mov	r7, r1
  40827e:	9904      	ldr	r1, [sp, #16]
  408280:	3530      	adds	r5, #48	; 0x30
  408282:	2b01      	cmp	r3, #1
  408284:	700d      	strb	r5, [r1, #0]
  408286:	4606      	mov	r6, r0
  408288:	f101 0501 	add.w	r5, r1, #1
  40828c:	d026      	beq.n	4082dc <_dtoa_r+0xcbc>
  40828e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408290:	9a04      	ldr	r2, [sp, #16]
  408292:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4083d0 <_dtoa_r+0xdb0>
  408296:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40829a:	4413      	add	r3, r2
  40829c:	f04f 0a00 	mov.w	sl, #0
  4082a0:	4699      	mov	r9, r3
  4082a2:	4652      	mov	r2, sl
  4082a4:	465b      	mov	r3, fp
  4082a6:	4630      	mov	r0, r6
  4082a8:	4639      	mov	r1, r7
  4082aa:	f002 f80d 	bl	40a2c8 <__aeabi_dmul>
  4082ae:	460f      	mov	r7, r1
  4082b0:	4606      	mov	r6, r0
  4082b2:	f002 fab9 	bl	40a828 <__aeabi_d2iz>
  4082b6:	4680      	mov	r8, r0
  4082b8:	f001 ffa0 	bl	40a1fc <__aeabi_i2d>
  4082bc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4082c0:	4602      	mov	r2, r0
  4082c2:	460b      	mov	r3, r1
  4082c4:	4630      	mov	r0, r6
  4082c6:	4639      	mov	r1, r7
  4082c8:	f001 fe4a 	bl	409f60 <__aeabi_dsub>
  4082cc:	f805 8b01 	strb.w	r8, [r5], #1
  4082d0:	454d      	cmp	r5, r9
  4082d2:	4606      	mov	r6, r0
  4082d4:	460f      	mov	r7, r1
  4082d6:	d1e4      	bne.n	4082a2 <_dtoa_r+0xc82>
  4082d8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4082dc:	4b3b      	ldr	r3, [pc, #236]	; (4083cc <_dtoa_r+0xdac>)
  4082de:	2200      	movs	r2, #0
  4082e0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4082e4:	f001 fe3e 	bl	409f64 <__adddf3>
  4082e8:	4632      	mov	r2, r6
  4082ea:	463b      	mov	r3, r7
  4082ec:	f002 fa5e 	bl	40a7ac <__aeabi_dcmplt>
  4082f0:	2800      	cmp	r0, #0
  4082f2:	d046      	beq.n	408382 <_dtoa_r+0xd62>
  4082f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4082f6:	9302      	str	r3, [sp, #8]
  4082f8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4082fc:	f7ff bb43 	b.w	407986 <_dtoa_r+0x366>
  408300:	f04f 0800 	mov.w	r8, #0
  408304:	4646      	mov	r6, r8
  408306:	e6a9      	b.n	40805c <_dtoa_r+0xa3c>
  408308:	9b08      	ldr	r3, [sp, #32]
  40830a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40830c:	1a9d      	subs	r5, r3, r2
  40830e:	2300      	movs	r3, #0
  408310:	f7ff bb71 	b.w	4079f6 <_dtoa_r+0x3d6>
  408314:	9b18      	ldr	r3, [sp, #96]	; 0x60
  408316:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  408318:	9d08      	ldr	r5, [sp, #32]
  40831a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40831e:	f7ff bb6a 	b.w	4079f6 <_dtoa_r+0x3d6>
  408322:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  408326:	f04f 0a02 	mov.w	sl, #2
  40832a:	e56e      	b.n	407e0a <_dtoa_r+0x7ea>
  40832c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40832e:	2b00      	cmp	r3, #0
  408330:	f43f aeb8 	beq.w	4080a4 <_dtoa_r+0xa84>
  408334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408336:	2b00      	cmp	r3, #0
  408338:	f77f aede 	ble.w	4080f8 <_dtoa_r+0xad8>
  40833c:	2200      	movs	r2, #0
  40833e:	4b24      	ldr	r3, [pc, #144]	; (4083d0 <_dtoa_r+0xdb0>)
  408340:	4638      	mov	r0, r7
  408342:	4641      	mov	r1, r8
  408344:	f001 ffc0 	bl	40a2c8 <__aeabi_dmul>
  408348:	4607      	mov	r7, r0
  40834a:	4688      	mov	r8, r1
  40834c:	f10a 0001 	add.w	r0, sl, #1
  408350:	f001 ff54 	bl	40a1fc <__aeabi_i2d>
  408354:	463a      	mov	r2, r7
  408356:	4643      	mov	r3, r8
  408358:	f001 ffb6 	bl	40a2c8 <__aeabi_dmul>
  40835c:	2200      	movs	r2, #0
  40835e:	4b17      	ldr	r3, [pc, #92]	; (4083bc <_dtoa_r+0xd9c>)
  408360:	f001 fe00 	bl	409f64 <__adddf3>
  408364:	9a02      	ldr	r2, [sp, #8]
  408366:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408368:	9312      	str	r3, [sp, #72]	; 0x48
  40836a:	3a01      	subs	r2, #1
  40836c:	4605      	mov	r5, r0
  40836e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  408372:	9215      	str	r2, [sp, #84]	; 0x54
  408374:	e56a      	b.n	407e4c <_dtoa_r+0x82c>
  408376:	2239      	movs	r2, #57	; 0x39
  408378:	46b3      	mov	fp, r6
  40837a:	703a      	strb	r2, [r7, #0]
  40837c:	9e06      	ldr	r6, [sp, #24]
  40837e:	1c7d      	adds	r5, r7, #1
  408380:	e4c0      	b.n	407d04 <_dtoa_r+0x6e4>
  408382:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  408386:	2000      	movs	r0, #0
  408388:	4910      	ldr	r1, [pc, #64]	; (4083cc <_dtoa_r+0xdac>)
  40838a:	f001 fde9 	bl	409f60 <__aeabi_dsub>
  40838e:	4632      	mov	r2, r6
  408390:	463b      	mov	r3, r7
  408392:	f002 fa29 	bl	40a7e8 <__aeabi_dcmpgt>
  408396:	b908      	cbnz	r0, 40839c <_dtoa_r+0xd7c>
  408398:	e6ae      	b.n	4080f8 <_dtoa_r+0xad8>
  40839a:	4615      	mov	r5, r2
  40839c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4083a0:	2b30      	cmp	r3, #48	; 0x30
  4083a2:	f105 32ff 	add.w	r2, r5, #4294967295
  4083a6:	d0f8      	beq.n	40839a <_dtoa_r+0xd7a>
  4083a8:	e5d7      	b.n	407f5a <_dtoa_r+0x93a>
  4083aa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4083ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4083b0:	9302      	str	r3, [sp, #8]
  4083b2:	f7ff bae8 	b.w	407986 <_dtoa_r+0x366>
  4083b6:	970c      	str	r7, [sp, #48]	; 0x30
  4083b8:	f7ff bba5 	b.w	407b06 <_dtoa_r+0x4e6>
  4083bc:	401c0000 	.word	0x401c0000
  4083c0:	40140000 	.word	0x40140000
  4083c4:	0040adc8 	.word	0x0040adc8
  4083c8:	0040ada0 	.word	0x0040ada0
  4083cc:	3fe00000 	.word	0x3fe00000
  4083d0:	40240000 	.word	0x40240000
  4083d4:	2b39      	cmp	r3, #57	; 0x39
  4083d6:	f8cd b018 	str.w	fp, [sp, #24]
  4083da:	46d0      	mov	r8, sl
  4083dc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4083e0:	469a      	mov	sl, r3
  4083e2:	d0c8      	beq.n	408376 <_dtoa_r+0xd56>
  4083e4:	f1bb 0f00 	cmp.w	fp, #0
  4083e8:	f73f aebf 	bgt.w	40816a <_dtoa_r+0xb4a>
  4083ec:	e6bf      	b.n	40816e <_dtoa_r+0xb4e>
  4083ee:	f47f aebe 	bne.w	40816e <_dtoa_r+0xb4e>
  4083f2:	f01a 0f01 	tst.w	sl, #1
  4083f6:	f43f aeba 	beq.w	40816e <_dtoa_r+0xb4e>
  4083fa:	e6b2      	b.n	408162 <_dtoa_r+0xb42>
  4083fc:	f04f 0800 	mov.w	r8, #0
  408400:	4646      	mov	r6, r8
  408402:	e5e9      	b.n	407fd8 <_dtoa_r+0x9b8>
  408404:	4631      	mov	r1, r6
  408406:	2300      	movs	r3, #0
  408408:	220a      	movs	r2, #10
  40840a:	4620      	mov	r0, r4
  40840c:	f000 fe74 	bl	4090f8 <__multadd>
  408410:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408412:	2b00      	cmp	r3, #0
  408414:	4606      	mov	r6, r0
  408416:	dd0a      	ble.n	40842e <_dtoa_r+0xe0e>
  408418:	930a      	str	r3, [sp, #40]	; 0x28
  40841a:	f7ff bbaa 	b.w	407b72 <_dtoa_r+0x552>
  40841e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408420:	2b02      	cmp	r3, #2
  408422:	dc23      	bgt.n	40846c <_dtoa_r+0xe4c>
  408424:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408426:	e43b      	b.n	407ca0 <_dtoa_r+0x680>
  408428:	f04f 0a02 	mov.w	sl, #2
  40842c:	e4ed      	b.n	407e0a <_dtoa_r+0x7ea>
  40842e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408430:	2b02      	cmp	r3, #2
  408432:	dc1b      	bgt.n	40846c <_dtoa_r+0xe4c>
  408434:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408436:	e7ef      	b.n	408418 <_dtoa_r+0xdf8>
  408438:	2500      	movs	r5, #0
  40843a:	6465      	str	r5, [r4, #68]	; 0x44
  40843c:	4629      	mov	r1, r5
  40843e:	4620      	mov	r0, r4
  408440:	f000 fe2a 	bl	409098 <_Balloc>
  408444:	f04f 33ff 	mov.w	r3, #4294967295
  408448:	930a      	str	r3, [sp, #40]	; 0x28
  40844a:	930f      	str	r3, [sp, #60]	; 0x3c
  40844c:	2301      	movs	r3, #1
  40844e:	9004      	str	r0, [sp, #16]
  408450:	9525      	str	r5, [sp, #148]	; 0x94
  408452:	6420      	str	r0, [r4, #64]	; 0x40
  408454:	930b      	str	r3, [sp, #44]	; 0x2c
  408456:	f7ff b9dd 	b.w	407814 <_dtoa_r+0x1f4>
  40845a:	2501      	movs	r5, #1
  40845c:	f7ff b9a5 	b.w	4077aa <_dtoa_r+0x18a>
  408460:	f43f ab69 	beq.w	407b36 <_dtoa_r+0x516>
  408464:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  408468:	f7ff bbf9 	b.w	407c5e <_dtoa_r+0x63e>
  40846c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40846e:	930a      	str	r3, [sp, #40]	; 0x28
  408470:	e5e5      	b.n	40803e <_dtoa_r+0xa1e>
  408472:	bf00      	nop

00408474 <__sflush_r>:
  408474:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  408478:	b29a      	uxth	r2, r3
  40847a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40847e:	460d      	mov	r5, r1
  408480:	0711      	lsls	r1, r2, #28
  408482:	4680      	mov	r8, r0
  408484:	d43a      	bmi.n	4084fc <__sflush_r+0x88>
  408486:	686a      	ldr	r2, [r5, #4]
  408488:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40848c:	2a00      	cmp	r2, #0
  40848e:	81ab      	strh	r3, [r5, #12]
  408490:	dd6f      	ble.n	408572 <__sflush_r+0xfe>
  408492:	6aac      	ldr	r4, [r5, #40]	; 0x28
  408494:	2c00      	cmp	r4, #0
  408496:	d049      	beq.n	40852c <__sflush_r+0xb8>
  408498:	2200      	movs	r2, #0
  40849a:	b29b      	uxth	r3, r3
  40849c:	f8d8 6000 	ldr.w	r6, [r8]
  4084a0:	f8c8 2000 	str.w	r2, [r8]
  4084a4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4084a8:	d067      	beq.n	40857a <__sflush_r+0x106>
  4084aa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4084ac:	075f      	lsls	r7, r3, #29
  4084ae:	d505      	bpl.n	4084bc <__sflush_r+0x48>
  4084b0:	6869      	ldr	r1, [r5, #4]
  4084b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4084b4:	1a52      	subs	r2, r2, r1
  4084b6:	b10b      	cbz	r3, 4084bc <__sflush_r+0x48>
  4084b8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4084ba:	1ad2      	subs	r2, r2, r3
  4084bc:	2300      	movs	r3, #0
  4084be:	69e9      	ldr	r1, [r5, #28]
  4084c0:	4640      	mov	r0, r8
  4084c2:	47a0      	blx	r4
  4084c4:	1c44      	adds	r4, r0, #1
  4084c6:	d03c      	beq.n	408542 <__sflush_r+0xce>
  4084c8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4084cc:	692a      	ldr	r2, [r5, #16]
  4084ce:	602a      	str	r2, [r5, #0]
  4084d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4084d4:	2200      	movs	r2, #0
  4084d6:	81ab      	strh	r3, [r5, #12]
  4084d8:	04db      	lsls	r3, r3, #19
  4084da:	606a      	str	r2, [r5, #4]
  4084dc:	d447      	bmi.n	40856e <__sflush_r+0xfa>
  4084de:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4084e0:	f8c8 6000 	str.w	r6, [r8]
  4084e4:	b311      	cbz	r1, 40852c <__sflush_r+0xb8>
  4084e6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4084ea:	4299      	cmp	r1, r3
  4084ec:	d002      	beq.n	4084f4 <__sflush_r+0x80>
  4084ee:	4640      	mov	r0, r8
  4084f0:	f000 f9de 	bl	4088b0 <_free_r>
  4084f4:	2000      	movs	r0, #0
  4084f6:	6328      	str	r0, [r5, #48]	; 0x30
  4084f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4084fc:	692e      	ldr	r6, [r5, #16]
  4084fe:	b1ae      	cbz	r6, 40852c <__sflush_r+0xb8>
  408500:	682c      	ldr	r4, [r5, #0]
  408502:	602e      	str	r6, [r5, #0]
  408504:	0791      	lsls	r1, r2, #30
  408506:	bf0c      	ite	eq
  408508:	696b      	ldreq	r3, [r5, #20]
  40850a:	2300      	movne	r3, #0
  40850c:	1ba4      	subs	r4, r4, r6
  40850e:	60ab      	str	r3, [r5, #8]
  408510:	e00a      	b.n	408528 <__sflush_r+0xb4>
  408512:	4623      	mov	r3, r4
  408514:	4632      	mov	r2, r6
  408516:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  408518:	69e9      	ldr	r1, [r5, #28]
  40851a:	4640      	mov	r0, r8
  40851c:	47b8      	blx	r7
  40851e:	2800      	cmp	r0, #0
  408520:	eba4 0400 	sub.w	r4, r4, r0
  408524:	4406      	add	r6, r0
  408526:	dd04      	ble.n	408532 <__sflush_r+0xbe>
  408528:	2c00      	cmp	r4, #0
  40852a:	dcf2      	bgt.n	408512 <__sflush_r+0x9e>
  40852c:	2000      	movs	r0, #0
  40852e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408532:	89ab      	ldrh	r3, [r5, #12]
  408534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408538:	81ab      	strh	r3, [r5, #12]
  40853a:	f04f 30ff 	mov.w	r0, #4294967295
  40853e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408542:	f8d8 4000 	ldr.w	r4, [r8]
  408546:	2c1d      	cmp	r4, #29
  408548:	d8f3      	bhi.n	408532 <__sflush_r+0xbe>
  40854a:	4b19      	ldr	r3, [pc, #100]	; (4085b0 <__sflush_r+0x13c>)
  40854c:	40e3      	lsrs	r3, r4
  40854e:	43db      	mvns	r3, r3
  408550:	f013 0301 	ands.w	r3, r3, #1
  408554:	d1ed      	bne.n	408532 <__sflush_r+0xbe>
  408556:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40855a:	606b      	str	r3, [r5, #4]
  40855c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  408560:	6929      	ldr	r1, [r5, #16]
  408562:	81ab      	strh	r3, [r5, #12]
  408564:	04da      	lsls	r2, r3, #19
  408566:	6029      	str	r1, [r5, #0]
  408568:	d5b9      	bpl.n	4084de <__sflush_r+0x6a>
  40856a:	2c00      	cmp	r4, #0
  40856c:	d1b7      	bne.n	4084de <__sflush_r+0x6a>
  40856e:	6528      	str	r0, [r5, #80]	; 0x50
  408570:	e7b5      	b.n	4084de <__sflush_r+0x6a>
  408572:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  408574:	2a00      	cmp	r2, #0
  408576:	dc8c      	bgt.n	408492 <__sflush_r+0x1e>
  408578:	e7d8      	b.n	40852c <__sflush_r+0xb8>
  40857a:	2301      	movs	r3, #1
  40857c:	69e9      	ldr	r1, [r5, #28]
  40857e:	4640      	mov	r0, r8
  408580:	47a0      	blx	r4
  408582:	1c43      	adds	r3, r0, #1
  408584:	4602      	mov	r2, r0
  408586:	d002      	beq.n	40858e <__sflush_r+0x11a>
  408588:	89ab      	ldrh	r3, [r5, #12]
  40858a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40858c:	e78e      	b.n	4084ac <__sflush_r+0x38>
  40858e:	f8d8 3000 	ldr.w	r3, [r8]
  408592:	2b00      	cmp	r3, #0
  408594:	d0f8      	beq.n	408588 <__sflush_r+0x114>
  408596:	2b1d      	cmp	r3, #29
  408598:	d001      	beq.n	40859e <__sflush_r+0x12a>
  40859a:	2b16      	cmp	r3, #22
  40859c:	d102      	bne.n	4085a4 <__sflush_r+0x130>
  40859e:	f8c8 6000 	str.w	r6, [r8]
  4085a2:	e7c3      	b.n	40852c <__sflush_r+0xb8>
  4085a4:	89ab      	ldrh	r3, [r5, #12]
  4085a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4085aa:	81ab      	strh	r3, [r5, #12]
  4085ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4085b0:	20400001 	.word	0x20400001

004085b4 <_fflush_r>:
  4085b4:	b538      	push	{r3, r4, r5, lr}
  4085b6:	460d      	mov	r5, r1
  4085b8:	4604      	mov	r4, r0
  4085ba:	b108      	cbz	r0, 4085c0 <_fflush_r+0xc>
  4085bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4085be:	b1bb      	cbz	r3, 4085f0 <_fflush_r+0x3c>
  4085c0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4085c4:	b188      	cbz	r0, 4085ea <_fflush_r+0x36>
  4085c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4085c8:	07db      	lsls	r3, r3, #31
  4085ca:	d401      	bmi.n	4085d0 <_fflush_r+0x1c>
  4085cc:	0581      	lsls	r1, r0, #22
  4085ce:	d517      	bpl.n	408600 <_fflush_r+0x4c>
  4085d0:	4620      	mov	r0, r4
  4085d2:	4629      	mov	r1, r5
  4085d4:	f7ff ff4e 	bl	408474 <__sflush_r>
  4085d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4085da:	07da      	lsls	r2, r3, #31
  4085dc:	4604      	mov	r4, r0
  4085de:	d402      	bmi.n	4085e6 <_fflush_r+0x32>
  4085e0:	89ab      	ldrh	r3, [r5, #12]
  4085e2:	059b      	lsls	r3, r3, #22
  4085e4:	d507      	bpl.n	4085f6 <_fflush_r+0x42>
  4085e6:	4620      	mov	r0, r4
  4085e8:	bd38      	pop	{r3, r4, r5, pc}
  4085ea:	4604      	mov	r4, r0
  4085ec:	4620      	mov	r0, r4
  4085ee:	bd38      	pop	{r3, r4, r5, pc}
  4085f0:	f000 f838 	bl	408664 <__sinit>
  4085f4:	e7e4      	b.n	4085c0 <_fflush_r+0xc>
  4085f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4085f8:	f000 fc04 	bl	408e04 <__retarget_lock_release_recursive>
  4085fc:	4620      	mov	r0, r4
  4085fe:	bd38      	pop	{r3, r4, r5, pc}
  408600:	6da8      	ldr	r0, [r5, #88]	; 0x58
  408602:	f000 fbfd 	bl	408e00 <__retarget_lock_acquire_recursive>
  408606:	e7e3      	b.n	4085d0 <_fflush_r+0x1c>

00408608 <_cleanup_r>:
  408608:	4901      	ldr	r1, [pc, #4]	; (408610 <_cleanup_r+0x8>)
  40860a:	f000 bbaf 	b.w	408d6c <_fwalk_reent>
  40860e:	bf00      	nop
  408610:	00409df1 	.word	0x00409df1

00408614 <std.isra.0>:
  408614:	b510      	push	{r4, lr}
  408616:	2300      	movs	r3, #0
  408618:	4604      	mov	r4, r0
  40861a:	8181      	strh	r1, [r0, #12]
  40861c:	81c2      	strh	r2, [r0, #14]
  40861e:	6003      	str	r3, [r0, #0]
  408620:	6043      	str	r3, [r0, #4]
  408622:	6083      	str	r3, [r0, #8]
  408624:	6643      	str	r3, [r0, #100]	; 0x64
  408626:	6103      	str	r3, [r0, #16]
  408628:	6143      	str	r3, [r0, #20]
  40862a:	6183      	str	r3, [r0, #24]
  40862c:	4619      	mov	r1, r3
  40862e:	2208      	movs	r2, #8
  408630:	305c      	adds	r0, #92	; 0x5c
  408632:	f7fc fc0f 	bl	404e54 <memset>
  408636:	4807      	ldr	r0, [pc, #28]	; (408654 <std.isra.0+0x40>)
  408638:	4907      	ldr	r1, [pc, #28]	; (408658 <std.isra.0+0x44>)
  40863a:	4a08      	ldr	r2, [pc, #32]	; (40865c <std.isra.0+0x48>)
  40863c:	4b08      	ldr	r3, [pc, #32]	; (408660 <std.isra.0+0x4c>)
  40863e:	6220      	str	r0, [r4, #32]
  408640:	61e4      	str	r4, [r4, #28]
  408642:	6261      	str	r1, [r4, #36]	; 0x24
  408644:	62a2      	str	r2, [r4, #40]	; 0x28
  408646:	62e3      	str	r3, [r4, #44]	; 0x2c
  408648:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40864c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  408650:	f000 bbd2 	b.w	408df8 <__retarget_lock_init_recursive>
  408654:	004099d9 	.word	0x004099d9
  408658:	004099fd 	.word	0x004099fd
  40865c:	00409a39 	.word	0x00409a39
  408660:	00409a59 	.word	0x00409a59

00408664 <__sinit>:
  408664:	b510      	push	{r4, lr}
  408666:	4604      	mov	r4, r0
  408668:	4812      	ldr	r0, [pc, #72]	; (4086b4 <__sinit+0x50>)
  40866a:	f000 fbc9 	bl	408e00 <__retarget_lock_acquire_recursive>
  40866e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  408670:	b9d2      	cbnz	r2, 4086a8 <__sinit+0x44>
  408672:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  408676:	4810      	ldr	r0, [pc, #64]	; (4086b8 <__sinit+0x54>)
  408678:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40867c:	2103      	movs	r1, #3
  40867e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  408682:	63e0      	str	r0, [r4, #60]	; 0x3c
  408684:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  408688:	6860      	ldr	r0, [r4, #4]
  40868a:	2104      	movs	r1, #4
  40868c:	f7ff ffc2 	bl	408614 <std.isra.0>
  408690:	2201      	movs	r2, #1
  408692:	2109      	movs	r1, #9
  408694:	68a0      	ldr	r0, [r4, #8]
  408696:	f7ff ffbd 	bl	408614 <std.isra.0>
  40869a:	2202      	movs	r2, #2
  40869c:	2112      	movs	r1, #18
  40869e:	68e0      	ldr	r0, [r4, #12]
  4086a0:	f7ff ffb8 	bl	408614 <std.isra.0>
  4086a4:	2301      	movs	r3, #1
  4086a6:	63a3      	str	r3, [r4, #56]	; 0x38
  4086a8:	4802      	ldr	r0, [pc, #8]	; (4086b4 <__sinit+0x50>)
  4086aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4086ae:	f000 bba9 	b.w	408e04 <__retarget_lock_release_recursive>
  4086b2:	bf00      	nop
  4086b4:	2040caa8 	.word	0x2040caa8
  4086b8:	00408609 	.word	0x00408609

004086bc <__sfp_lock_acquire>:
  4086bc:	4801      	ldr	r0, [pc, #4]	; (4086c4 <__sfp_lock_acquire+0x8>)
  4086be:	f000 bb9f 	b.w	408e00 <__retarget_lock_acquire_recursive>
  4086c2:	bf00      	nop
  4086c4:	2040cabc 	.word	0x2040cabc

004086c8 <__sfp_lock_release>:
  4086c8:	4801      	ldr	r0, [pc, #4]	; (4086d0 <__sfp_lock_release+0x8>)
  4086ca:	f000 bb9b 	b.w	408e04 <__retarget_lock_release_recursive>
  4086ce:	bf00      	nop
  4086d0:	2040cabc 	.word	0x2040cabc

004086d4 <__libc_fini_array>:
  4086d4:	b538      	push	{r3, r4, r5, lr}
  4086d6:	4c0a      	ldr	r4, [pc, #40]	; (408700 <__libc_fini_array+0x2c>)
  4086d8:	4d0a      	ldr	r5, [pc, #40]	; (408704 <__libc_fini_array+0x30>)
  4086da:	1b64      	subs	r4, r4, r5
  4086dc:	10a4      	asrs	r4, r4, #2
  4086de:	d00a      	beq.n	4086f6 <__libc_fini_array+0x22>
  4086e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4086e4:	3b01      	subs	r3, #1
  4086e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4086ea:	3c01      	subs	r4, #1
  4086ec:	f855 3904 	ldr.w	r3, [r5], #-4
  4086f0:	4798      	blx	r3
  4086f2:	2c00      	cmp	r4, #0
  4086f4:	d1f9      	bne.n	4086ea <__libc_fini_array+0x16>
  4086f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4086fa:	f002 bc5b 	b.w	40afb4 <_fini>
  4086fe:	bf00      	nop
  408700:	0040afc4 	.word	0x0040afc4
  408704:	0040afc0 	.word	0x0040afc0

00408708 <__fputwc>:
  408708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40870c:	b082      	sub	sp, #8
  40870e:	4680      	mov	r8, r0
  408710:	4689      	mov	r9, r1
  408712:	4614      	mov	r4, r2
  408714:	f000 fb54 	bl	408dc0 <__locale_mb_cur_max>
  408718:	2801      	cmp	r0, #1
  40871a:	d036      	beq.n	40878a <__fputwc+0x82>
  40871c:	464a      	mov	r2, r9
  40871e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  408722:	a901      	add	r1, sp, #4
  408724:	4640      	mov	r0, r8
  408726:	f001 fa71 	bl	409c0c <_wcrtomb_r>
  40872a:	1c42      	adds	r2, r0, #1
  40872c:	4606      	mov	r6, r0
  40872e:	d025      	beq.n	40877c <__fputwc+0x74>
  408730:	b3a8      	cbz	r0, 40879e <__fputwc+0x96>
  408732:	f89d e004 	ldrb.w	lr, [sp, #4]
  408736:	2500      	movs	r5, #0
  408738:	f10d 0a04 	add.w	sl, sp, #4
  40873c:	e009      	b.n	408752 <__fputwc+0x4a>
  40873e:	6823      	ldr	r3, [r4, #0]
  408740:	1c5a      	adds	r2, r3, #1
  408742:	6022      	str	r2, [r4, #0]
  408744:	f883 e000 	strb.w	lr, [r3]
  408748:	3501      	adds	r5, #1
  40874a:	42b5      	cmp	r5, r6
  40874c:	d227      	bcs.n	40879e <__fputwc+0x96>
  40874e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  408752:	68a3      	ldr	r3, [r4, #8]
  408754:	3b01      	subs	r3, #1
  408756:	2b00      	cmp	r3, #0
  408758:	60a3      	str	r3, [r4, #8]
  40875a:	daf0      	bge.n	40873e <__fputwc+0x36>
  40875c:	69a7      	ldr	r7, [r4, #24]
  40875e:	42bb      	cmp	r3, r7
  408760:	4671      	mov	r1, lr
  408762:	4622      	mov	r2, r4
  408764:	4640      	mov	r0, r8
  408766:	db02      	blt.n	40876e <__fputwc+0x66>
  408768:	f1be 0f0a 	cmp.w	lr, #10
  40876c:	d1e7      	bne.n	40873e <__fputwc+0x36>
  40876e:	f001 f9f5 	bl	409b5c <__swbuf_r>
  408772:	1c43      	adds	r3, r0, #1
  408774:	d1e8      	bne.n	408748 <__fputwc+0x40>
  408776:	b002      	add	sp, #8
  408778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40877c:	89a3      	ldrh	r3, [r4, #12]
  40877e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408782:	81a3      	strh	r3, [r4, #12]
  408784:	b002      	add	sp, #8
  408786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40878a:	f109 33ff 	add.w	r3, r9, #4294967295
  40878e:	2bfe      	cmp	r3, #254	; 0xfe
  408790:	d8c4      	bhi.n	40871c <__fputwc+0x14>
  408792:	fa5f fe89 	uxtb.w	lr, r9
  408796:	4606      	mov	r6, r0
  408798:	f88d e004 	strb.w	lr, [sp, #4]
  40879c:	e7cb      	b.n	408736 <__fputwc+0x2e>
  40879e:	4648      	mov	r0, r9
  4087a0:	b002      	add	sp, #8
  4087a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4087a6:	bf00      	nop

004087a8 <_fputwc_r>:
  4087a8:	b530      	push	{r4, r5, lr}
  4087aa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4087ac:	f013 0f01 	tst.w	r3, #1
  4087b0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4087b4:	4614      	mov	r4, r2
  4087b6:	b083      	sub	sp, #12
  4087b8:	4605      	mov	r5, r0
  4087ba:	b29a      	uxth	r2, r3
  4087bc:	d101      	bne.n	4087c2 <_fputwc_r+0x1a>
  4087be:	0590      	lsls	r0, r2, #22
  4087c0:	d51c      	bpl.n	4087fc <_fputwc_r+0x54>
  4087c2:	0490      	lsls	r0, r2, #18
  4087c4:	d406      	bmi.n	4087d4 <_fputwc_r+0x2c>
  4087c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4087c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4087cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4087d0:	81a3      	strh	r3, [r4, #12]
  4087d2:	6662      	str	r2, [r4, #100]	; 0x64
  4087d4:	4628      	mov	r0, r5
  4087d6:	4622      	mov	r2, r4
  4087d8:	f7ff ff96 	bl	408708 <__fputwc>
  4087dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4087de:	07da      	lsls	r2, r3, #31
  4087e0:	4605      	mov	r5, r0
  4087e2:	d402      	bmi.n	4087ea <_fputwc_r+0x42>
  4087e4:	89a3      	ldrh	r3, [r4, #12]
  4087e6:	059b      	lsls	r3, r3, #22
  4087e8:	d502      	bpl.n	4087f0 <_fputwc_r+0x48>
  4087ea:	4628      	mov	r0, r5
  4087ec:	b003      	add	sp, #12
  4087ee:	bd30      	pop	{r4, r5, pc}
  4087f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4087f2:	f000 fb07 	bl	408e04 <__retarget_lock_release_recursive>
  4087f6:	4628      	mov	r0, r5
  4087f8:	b003      	add	sp, #12
  4087fa:	bd30      	pop	{r4, r5, pc}
  4087fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4087fe:	9101      	str	r1, [sp, #4]
  408800:	f000 fafe 	bl	408e00 <__retarget_lock_acquire_recursive>
  408804:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408808:	9901      	ldr	r1, [sp, #4]
  40880a:	b29a      	uxth	r2, r3
  40880c:	e7d9      	b.n	4087c2 <_fputwc_r+0x1a>
  40880e:	bf00      	nop

00408810 <_malloc_trim_r>:
  408810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408812:	4f24      	ldr	r7, [pc, #144]	; (4088a4 <_malloc_trim_r+0x94>)
  408814:	460c      	mov	r4, r1
  408816:	4606      	mov	r6, r0
  408818:	f7fc fb6a 	bl	404ef0 <__malloc_lock>
  40881c:	68bb      	ldr	r3, [r7, #8]
  40881e:	685d      	ldr	r5, [r3, #4]
  408820:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  408824:	310f      	adds	r1, #15
  408826:	f025 0503 	bic.w	r5, r5, #3
  40882a:	4429      	add	r1, r5
  40882c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  408830:	f021 010f 	bic.w	r1, r1, #15
  408834:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  408838:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40883c:	db07      	blt.n	40884e <_malloc_trim_r+0x3e>
  40883e:	2100      	movs	r1, #0
  408840:	4630      	mov	r0, r6
  408842:	f7fc fb61 	bl	404f08 <_sbrk_r>
  408846:	68bb      	ldr	r3, [r7, #8]
  408848:	442b      	add	r3, r5
  40884a:	4298      	cmp	r0, r3
  40884c:	d004      	beq.n	408858 <_malloc_trim_r+0x48>
  40884e:	4630      	mov	r0, r6
  408850:	f7fc fb54 	bl	404efc <__malloc_unlock>
  408854:	2000      	movs	r0, #0
  408856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408858:	4261      	negs	r1, r4
  40885a:	4630      	mov	r0, r6
  40885c:	f7fc fb54 	bl	404f08 <_sbrk_r>
  408860:	3001      	adds	r0, #1
  408862:	d00d      	beq.n	408880 <_malloc_trim_r+0x70>
  408864:	4b10      	ldr	r3, [pc, #64]	; (4088a8 <_malloc_trim_r+0x98>)
  408866:	68ba      	ldr	r2, [r7, #8]
  408868:	6819      	ldr	r1, [r3, #0]
  40886a:	1b2d      	subs	r5, r5, r4
  40886c:	f045 0501 	orr.w	r5, r5, #1
  408870:	4630      	mov	r0, r6
  408872:	1b09      	subs	r1, r1, r4
  408874:	6055      	str	r5, [r2, #4]
  408876:	6019      	str	r1, [r3, #0]
  408878:	f7fc fb40 	bl	404efc <__malloc_unlock>
  40887c:	2001      	movs	r0, #1
  40887e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408880:	2100      	movs	r1, #0
  408882:	4630      	mov	r0, r6
  408884:	f7fc fb40 	bl	404f08 <_sbrk_r>
  408888:	68ba      	ldr	r2, [r7, #8]
  40888a:	1a83      	subs	r3, r0, r2
  40888c:	2b0f      	cmp	r3, #15
  40888e:	ddde      	ble.n	40884e <_malloc_trim_r+0x3e>
  408890:	4c06      	ldr	r4, [pc, #24]	; (4088ac <_malloc_trim_r+0x9c>)
  408892:	4905      	ldr	r1, [pc, #20]	; (4088a8 <_malloc_trim_r+0x98>)
  408894:	6824      	ldr	r4, [r4, #0]
  408896:	f043 0301 	orr.w	r3, r3, #1
  40889a:	1b00      	subs	r0, r0, r4
  40889c:	6053      	str	r3, [r2, #4]
  40889e:	6008      	str	r0, [r1, #0]
  4088a0:	e7d5      	b.n	40884e <_malloc_trim_r+0x3e>
  4088a2:	bf00      	nop
  4088a4:	20400450 	.word	0x20400450
  4088a8:	2040c780 	.word	0x2040c780
  4088ac:	20400858 	.word	0x20400858

004088b0 <_free_r>:
  4088b0:	2900      	cmp	r1, #0
  4088b2:	d044      	beq.n	40893e <_free_r+0x8e>
  4088b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4088b8:	460d      	mov	r5, r1
  4088ba:	4680      	mov	r8, r0
  4088bc:	f7fc fb18 	bl	404ef0 <__malloc_lock>
  4088c0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4088c4:	4969      	ldr	r1, [pc, #420]	; (408a6c <_free_r+0x1bc>)
  4088c6:	f027 0301 	bic.w	r3, r7, #1
  4088ca:	f1a5 0408 	sub.w	r4, r5, #8
  4088ce:	18e2      	adds	r2, r4, r3
  4088d0:	688e      	ldr	r6, [r1, #8]
  4088d2:	6850      	ldr	r0, [r2, #4]
  4088d4:	42b2      	cmp	r2, r6
  4088d6:	f020 0003 	bic.w	r0, r0, #3
  4088da:	d05e      	beq.n	40899a <_free_r+0xea>
  4088dc:	07fe      	lsls	r6, r7, #31
  4088de:	6050      	str	r0, [r2, #4]
  4088e0:	d40b      	bmi.n	4088fa <_free_r+0x4a>
  4088e2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4088e6:	1be4      	subs	r4, r4, r7
  4088e8:	f101 0e08 	add.w	lr, r1, #8
  4088ec:	68a5      	ldr	r5, [r4, #8]
  4088ee:	4575      	cmp	r5, lr
  4088f0:	443b      	add	r3, r7
  4088f2:	d06d      	beq.n	4089d0 <_free_r+0x120>
  4088f4:	68e7      	ldr	r7, [r4, #12]
  4088f6:	60ef      	str	r7, [r5, #12]
  4088f8:	60bd      	str	r5, [r7, #8]
  4088fa:	1815      	adds	r5, r2, r0
  4088fc:	686d      	ldr	r5, [r5, #4]
  4088fe:	07ed      	lsls	r5, r5, #31
  408900:	d53e      	bpl.n	408980 <_free_r+0xd0>
  408902:	f043 0201 	orr.w	r2, r3, #1
  408906:	6062      	str	r2, [r4, #4]
  408908:	50e3      	str	r3, [r4, r3]
  40890a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40890e:	d217      	bcs.n	408940 <_free_r+0x90>
  408910:	08db      	lsrs	r3, r3, #3
  408912:	1c58      	adds	r0, r3, #1
  408914:	109a      	asrs	r2, r3, #2
  408916:	684d      	ldr	r5, [r1, #4]
  408918:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40891c:	60a7      	str	r7, [r4, #8]
  40891e:	2301      	movs	r3, #1
  408920:	4093      	lsls	r3, r2
  408922:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  408926:	432b      	orrs	r3, r5
  408928:	3a08      	subs	r2, #8
  40892a:	60e2      	str	r2, [r4, #12]
  40892c:	604b      	str	r3, [r1, #4]
  40892e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  408932:	60fc      	str	r4, [r7, #12]
  408934:	4640      	mov	r0, r8
  408936:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40893a:	f7fc badf 	b.w	404efc <__malloc_unlock>
  40893e:	4770      	bx	lr
  408940:	0a5a      	lsrs	r2, r3, #9
  408942:	2a04      	cmp	r2, #4
  408944:	d852      	bhi.n	4089ec <_free_r+0x13c>
  408946:	099a      	lsrs	r2, r3, #6
  408948:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40894c:	00ff      	lsls	r7, r7, #3
  40894e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  408952:	19c8      	adds	r0, r1, r7
  408954:	59ca      	ldr	r2, [r1, r7]
  408956:	3808      	subs	r0, #8
  408958:	4290      	cmp	r0, r2
  40895a:	d04f      	beq.n	4089fc <_free_r+0x14c>
  40895c:	6851      	ldr	r1, [r2, #4]
  40895e:	f021 0103 	bic.w	r1, r1, #3
  408962:	428b      	cmp	r3, r1
  408964:	d232      	bcs.n	4089cc <_free_r+0x11c>
  408966:	6892      	ldr	r2, [r2, #8]
  408968:	4290      	cmp	r0, r2
  40896a:	d1f7      	bne.n	40895c <_free_r+0xac>
  40896c:	68c3      	ldr	r3, [r0, #12]
  40896e:	60a0      	str	r0, [r4, #8]
  408970:	60e3      	str	r3, [r4, #12]
  408972:	609c      	str	r4, [r3, #8]
  408974:	60c4      	str	r4, [r0, #12]
  408976:	4640      	mov	r0, r8
  408978:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40897c:	f7fc babe 	b.w	404efc <__malloc_unlock>
  408980:	6895      	ldr	r5, [r2, #8]
  408982:	4f3b      	ldr	r7, [pc, #236]	; (408a70 <_free_r+0x1c0>)
  408984:	42bd      	cmp	r5, r7
  408986:	4403      	add	r3, r0
  408988:	d040      	beq.n	408a0c <_free_r+0x15c>
  40898a:	68d0      	ldr	r0, [r2, #12]
  40898c:	60e8      	str	r0, [r5, #12]
  40898e:	f043 0201 	orr.w	r2, r3, #1
  408992:	6085      	str	r5, [r0, #8]
  408994:	6062      	str	r2, [r4, #4]
  408996:	50e3      	str	r3, [r4, r3]
  408998:	e7b7      	b.n	40890a <_free_r+0x5a>
  40899a:	07ff      	lsls	r7, r7, #31
  40899c:	4403      	add	r3, r0
  40899e:	d407      	bmi.n	4089b0 <_free_r+0x100>
  4089a0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4089a4:	1aa4      	subs	r4, r4, r2
  4089a6:	4413      	add	r3, r2
  4089a8:	68a0      	ldr	r0, [r4, #8]
  4089aa:	68e2      	ldr	r2, [r4, #12]
  4089ac:	60c2      	str	r2, [r0, #12]
  4089ae:	6090      	str	r0, [r2, #8]
  4089b0:	4a30      	ldr	r2, [pc, #192]	; (408a74 <_free_r+0x1c4>)
  4089b2:	6812      	ldr	r2, [r2, #0]
  4089b4:	f043 0001 	orr.w	r0, r3, #1
  4089b8:	4293      	cmp	r3, r2
  4089ba:	6060      	str	r0, [r4, #4]
  4089bc:	608c      	str	r4, [r1, #8]
  4089be:	d3b9      	bcc.n	408934 <_free_r+0x84>
  4089c0:	4b2d      	ldr	r3, [pc, #180]	; (408a78 <_free_r+0x1c8>)
  4089c2:	4640      	mov	r0, r8
  4089c4:	6819      	ldr	r1, [r3, #0]
  4089c6:	f7ff ff23 	bl	408810 <_malloc_trim_r>
  4089ca:	e7b3      	b.n	408934 <_free_r+0x84>
  4089cc:	4610      	mov	r0, r2
  4089ce:	e7cd      	b.n	40896c <_free_r+0xbc>
  4089d0:	1811      	adds	r1, r2, r0
  4089d2:	6849      	ldr	r1, [r1, #4]
  4089d4:	07c9      	lsls	r1, r1, #31
  4089d6:	d444      	bmi.n	408a62 <_free_r+0x1b2>
  4089d8:	6891      	ldr	r1, [r2, #8]
  4089da:	68d2      	ldr	r2, [r2, #12]
  4089dc:	60ca      	str	r2, [r1, #12]
  4089de:	4403      	add	r3, r0
  4089e0:	f043 0001 	orr.w	r0, r3, #1
  4089e4:	6091      	str	r1, [r2, #8]
  4089e6:	6060      	str	r0, [r4, #4]
  4089e8:	50e3      	str	r3, [r4, r3]
  4089ea:	e7a3      	b.n	408934 <_free_r+0x84>
  4089ec:	2a14      	cmp	r2, #20
  4089ee:	d816      	bhi.n	408a1e <_free_r+0x16e>
  4089f0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4089f4:	00ff      	lsls	r7, r7, #3
  4089f6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4089fa:	e7aa      	b.n	408952 <_free_r+0xa2>
  4089fc:	10aa      	asrs	r2, r5, #2
  4089fe:	2301      	movs	r3, #1
  408a00:	684d      	ldr	r5, [r1, #4]
  408a02:	4093      	lsls	r3, r2
  408a04:	432b      	orrs	r3, r5
  408a06:	604b      	str	r3, [r1, #4]
  408a08:	4603      	mov	r3, r0
  408a0a:	e7b0      	b.n	40896e <_free_r+0xbe>
  408a0c:	f043 0201 	orr.w	r2, r3, #1
  408a10:	614c      	str	r4, [r1, #20]
  408a12:	610c      	str	r4, [r1, #16]
  408a14:	60e5      	str	r5, [r4, #12]
  408a16:	60a5      	str	r5, [r4, #8]
  408a18:	6062      	str	r2, [r4, #4]
  408a1a:	50e3      	str	r3, [r4, r3]
  408a1c:	e78a      	b.n	408934 <_free_r+0x84>
  408a1e:	2a54      	cmp	r2, #84	; 0x54
  408a20:	d806      	bhi.n	408a30 <_free_r+0x180>
  408a22:	0b1a      	lsrs	r2, r3, #12
  408a24:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  408a28:	00ff      	lsls	r7, r7, #3
  408a2a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  408a2e:	e790      	b.n	408952 <_free_r+0xa2>
  408a30:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  408a34:	d806      	bhi.n	408a44 <_free_r+0x194>
  408a36:	0bda      	lsrs	r2, r3, #15
  408a38:	f102 0778 	add.w	r7, r2, #120	; 0x78
  408a3c:	00ff      	lsls	r7, r7, #3
  408a3e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  408a42:	e786      	b.n	408952 <_free_r+0xa2>
  408a44:	f240 5054 	movw	r0, #1364	; 0x554
  408a48:	4282      	cmp	r2, r0
  408a4a:	d806      	bhi.n	408a5a <_free_r+0x1aa>
  408a4c:	0c9a      	lsrs	r2, r3, #18
  408a4e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  408a52:	00ff      	lsls	r7, r7, #3
  408a54:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  408a58:	e77b      	b.n	408952 <_free_r+0xa2>
  408a5a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  408a5e:	257e      	movs	r5, #126	; 0x7e
  408a60:	e777      	b.n	408952 <_free_r+0xa2>
  408a62:	f043 0101 	orr.w	r1, r3, #1
  408a66:	6061      	str	r1, [r4, #4]
  408a68:	6013      	str	r3, [r2, #0]
  408a6a:	e763      	b.n	408934 <_free_r+0x84>
  408a6c:	20400450 	.word	0x20400450
  408a70:	20400458 	.word	0x20400458
  408a74:	2040085c 	.word	0x2040085c
  408a78:	2040c7b0 	.word	0x2040c7b0

00408a7c <__sfvwrite_r>:
  408a7c:	6893      	ldr	r3, [r2, #8]
  408a7e:	2b00      	cmp	r3, #0
  408a80:	d073      	beq.n	408b6a <__sfvwrite_r+0xee>
  408a82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408a86:	898b      	ldrh	r3, [r1, #12]
  408a88:	b083      	sub	sp, #12
  408a8a:	460c      	mov	r4, r1
  408a8c:	0719      	lsls	r1, r3, #28
  408a8e:	9000      	str	r0, [sp, #0]
  408a90:	4616      	mov	r6, r2
  408a92:	d526      	bpl.n	408ae2 <__sfvwrite_r+0x66>
  408a94:	6922      	ldr	r2, [r4, #16]
  408a96:	b322      	cbz	r2, 408ae2 <__sfvwrite_r+0x66>
  408a98:	f013 0002 	ands.w	r0, r3, #2
  408a9c:	6835      	ldr	r5, [r6, #0]
  408a9e:	d02c      	beq.n	408afa <__sfvwrite_r+0x7e>
  408aa0:	f04f 0900 	mov.w	r9, #0
  408aa4:	4fb0      	ldr	r7, [pc, #704]	; (408d68 <__sfvwrite_r+0x2ec>)
  408aa6:	46c8      	mov	r8, r9
  408aa8:	46b2      	mov	sl, r6
  408aaa:	45b8      	cmp	r8, r7
  408aac:	4643      	mov	r3, r8
  408aae:	464a      	mov	r2, r9
  408ab0:	bf28      	it	cs
  408ab2:	463b      	movcs	r3, r7
  408ab4:	9800      	ldr	r0, [sp, #0]
  408ab6:	f1b8 0f00 	cmp.w	r8, #0
  408aba:	d050      	beq.n	408b5e <__sfvwrite_r+0xe2>
  408abc:	69e1      	ldr	r1, [r4, #28]
  408abe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408ac0:	47b0      	blx	r6
  408ac2:	2800      	cmp	r0, #0
  408ac4:	dd58      	ble.n	408b78 <__sfvwrite_r+0xfc>
  408ac6:	f8da 3008 	ldr.w	r3, [sl, #8]
  408aca:	1a1b      	subs	r3, r3, r0
  408acc:	4481      	add	r9, r0
  408ace:	eba8 0800 	sub.w	r8, r8, r0
  408ad2:	f8ca 3008 	str.w	r3, [sl, #8]
  408ad6:	2b00      	cmp	r3, #0
  408ad8:	d1e7      	bne.n	408aaa <__sfvwrite_r+0x2e>
  408ada:	2000      	movs	r0, #0
  408adc:	b003      	add	sp, #12
  408ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408ae2:	4621      	mov	r1, r4
  408ae4:	9800      	ldr	r0, [sp, #0]
  408ae6:	f7fe fc91 	bl	40740c <__swsetup_r>
  408aea:	2800      	cmp	r0, #0
  408aec:	f040 8133 	bne.w	408d56 <__sfvwrite_r+0x2da>
  408af0:	89a3      	ldrh	r3, [r4, #12]
  408af2:	6835      	ldr	r5, [r6, #0]
  408af4:	f013 0002 	ands.w	r0, r3, #2
  408af8:	d1d2      	bne.n	408aa0 <__sfvwrite_r+0x24>
  408afa:	f013 0901 	ands.w	r9, r3, #1
  408afe:	d145      	bne.n	408b8c <__sfvwrite_r+0x110>
  408b00:	464f      	mov	r7, r9
  408b02:	9601      	str	r6, [sp, #4]
  408b04:	b337      	cbz	r7, 408b54 <__sfvwrite_r+0xd8>
  408b06:	059a      	lsls	r2, r3, #22
  408b08:	f8d4 8008 	ldr.w	r8, [r4, #8]
  408b0c:	f140 8083 	bpl.w	408c16 <__sfvwrite_r+0x19a>
  408b10:	4547      	cmp	r7, r8
  408b12:	46c3      	mov	fp, r8
  408b14:	f0c0 80ab 	bcc.w	408c6e <__sfvwrite_r+0x1f2>
  408b18:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408b1c:	f040 80ac 	bne.w	408c78 <__sfvwrite_r+0x1fc>
  408b20:	6820      	ldr	r0, [r4, #0]
  408b22:	46ba      	mov	sl, r7
  408b24:	465a      	mov	r2, fp
  408b26:	4649      	mov	r1, r9
  408b28:	f000 fa52 	bl	408fd0 <memmove>
  408b2c:	68a2      	ldr	r2, [r4, #8]
  408b2e:	6823      	ldr	r3, [r4, #0]
  408b30:	eba2 0208 	sub.w	r2, r2, r8
  408b34:	445b      	add	r3, fp
  408b36:	60a2      	str	r2, [r4, #8]
  408b38:	6023      	str	r3, [r4, #0]
  408b3a:	9a01      	ldr	r2, [sp, #4]
  408b3c:	6893      	ldr	r3, [r2, #8]
  408b3e:	eba3 030a 	sub.w	r3, r3, sl
  408b42:	44d1      	add	r9, sl
  408b44:	eba7 070a 	sub.w	r7, r7, sl
  408b48:	6093      	str	r3, [r2, #8]
  408b4a:	2b00      	cmp	r3, #0
  408b4c:	d0c5      	beq.n	408ada <__sfvwrite_r+0x5e>
  408b4e:	89a3      	ldrh	r3, [r4, #12]
  408b50:	2f00      	cmp	r7, #0
  408b52:	d1d8      	bne.n	408b06 <__sfvwrite_r+0x8a>
  408b54:	f8d5 9000 	ldr.w	r9, [r5]
  408b58:	686f      	ldr	r7, [r5, #4]
  408b5a:	3508      	adds	r5, #8
  408b5c:	e7d2      	b.n	408b04 <__sfvwrite_r+0x88>
  408b5e:	f8d5 9000 	ldr.w	r9, [r5]
  408b62:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408b66:	3508      	adds	r5, #8
  408b68:	e79f      	b.n	408aaa <__sfvwrite_r+0x2e>
  408b6a:	2000      	movs	r0, #0
  408b6c:	4770      	bx	lr
  408b6e:	4621      	mov	r1, r4
  408b70:	9800      	ldr	r0, [sp, #0]
  408b72:	f7ff fd1f 	bl	4085b4 <_fflush_r>
  408b76:	b370      	cbz	r0, 408bd6 <__sfvwrite_r+0x15a>
  408b78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408b7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408b80:	f04f 30ff 	mov.w	r0, #4294967295
  408b84:	81a3      	strh	r3, [r4, #12]
  408b86:	b003      	add	sp, #12
  408b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408b8c:	4681      	mov	r9, r0
  408b8e:	4633      	mov	r3, r6
  408b90:	464e      	mov	r6, r9
  408b92:	46a8      	mov	r8, r5
  408b94:	469a      	mov	sl, r3
  408b96:	464d      	mov	r5, r9
  408b98:	b34e      	cbz	r6, 408bee <__sfvwrite_r+0x172>
  408b9a:	b380      	cbz	r0, 408bfe <__sfvwrite_r+0x182>
  408b9c:	6820      	ldr	r0, [r4, #0]
  408b9e:	6923      	ldr	r3, [r4, #16]
  408ba0:	6962      	ldr	r2, [r4, #20]
  408ba2:	45b1      	cmp	r9, r6
  408ba4:	46cb      	mov	fp, r9
  408ba6:	bf28      	it	cs
  408ba8:	46b3      	movcs	fp, r6
  408baa:	4298      	cmp	r0, r3
  408bac:	465f      	mov	r7, fp
  408bae:	d904      	bls.n	408bba <__sfvwrite_r+0x13e>
  408bb0:	68a3      	ldr	r3, [r4, #8]
  408bb2:	4413      	add	r3, r2
  408bb4:	459b      	cmp	fp, r3
  408bb6:	f300 80a6 	bgt.w	408d06 <__sfvwrite_r+0x28a>
  408bba:	4593      	cmp	fp, r2
  408bbc:	db4b      	blt.n	408c56 <__sfvwrite_r+0x1da>
  408bbe:	4613      	mov	r3, r2
  408bc0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408bc2:	69e1      	ldr	r1, [r4, #28]
  408bc4:	9800      	ldr	r0, [sp, #0]
  408bc6:	462a      	mov	r2, r5
  408bc8:	47b8      	blx	r7
  408bca:	1e07      	subs	r7, r0, #0
  408bcc:	ddd4      	ble.n	408b78 <__sfvwrite_r+0xfc>
  408bce:	ebb9 0907 	subs.w	r9, r9, r7
  408bd2:	d0cc      	beq.n	408b6e <__sfvwrite_r+0xf2>
  408bd4:	2001      	movs	r0, #1
  408bd6:	f8da 3008 	ldr.w	r3, [sl, #8]
  408bda:	1bdb      	subs	r3, r3, r7
  408bdc:	443d      	add	r5, r7
  408bde:	1bf6      	subs	r6, r6, r7
  408be0:	f8ca 3008 	str.w	r3, [sl, #8]
  408be4:	2b00      	cmp	r3, #0
  408be6:	f43f af78 	beq.w	408ada <__sfvwrite_r+0x5e>
  408bea:	2e00      	cmp	r6, #0
  408bec:	d1d5      	bne.n	408b9a <__sfvwrite_r+0x11e>
  408bee:	f108 0308 	add.w	r3, r8, #8
  408bf2:	e913 0060 	ldmdb	r3, {r5, r6}
  408bf6:	4698      	mov	r8, r3
  408bf8:	3308      	adds	r3, #8
  408bfa:	2e00      	cmp	r6, #0
  408bfc:	d0f9      	beq.n	408bf2 <__sfvwrite_r+0x176>
  408bfe:	4632      	mov	r2, r6
  408c00:	210a      	movs	r1, #10
  408c02:	4628      	mov	r0, r5
  408c04:	f000 f994 	bl	408f30 <memchr>
  408c08:	2800      	cmp	r0, #0
  408c0a:	f000 80a1 	beq.w	408d50 <__sfvwrite_r+0x2d4>
  408c0e:	3001      	adds	r0, #1
  408c10:	eba0 0905 	sub.w	r9, r0, r5
  408c14:	e7c2      	b.n	408b9c <__sfvwrite_r+0x120>
  408c16:	6820      	ldr	r0, [r4, #0]
  408c18:	6923      	ldr	r3, [r4, #16]
  408c1a:	4298      	cmp	r0, r3
  408c1c:	d802      	bhi.n	408c24 <__sfvwrite_r+0x1a8>
  408c1e:	6963      	ldr	r3, [r4, #20]
  408c20:	429f      	cmp	r7, r3
  408c22:	d25d      	bcs.n	408ce0 <__sfvwrite_r+0x264>
  408c24:	45b8      	cmp	r8, r7
  408c26:	bf28      	it	cs
  408c28:	46b8      	movcs	r8, r7
  408c2a:	4642      	mov	r2, r8
  408c2c:	4649      	mov	r1, r9
  408c2e:	f000 f9cf 	bl	408fd0 <memmove>
  408c32:	68a3      	ldr	r3, [r4, #8]
  408c34:	6822      	ldr	r2, [r4, #0]
  408c36:	eba3 0308 	sub.w	r3, r3, r8
  408c3a:	4442      	add	r2, r8
  408c3c:	60a3      	str	r3, [r4, #8]
  408c3e:	6022      	str	r2, [r4, #0]
  408c40:	b10b      	cbz	r3, 408c46 <__sfvwrite_r+0x1ca>
  408c42:	46c2      	mov	sl, r8
  408c44:	e779      	b.n	408b3a <__sfvwrite_r+0xbe>
  408c46:	4621      	mov	r1, r4
  408c48:	9800      	ldr	r0, [sp, #0]
  408c4a:	f7ff fcb3 	bl	4085b4 <_fflush_r>
  408c4e:	2800      	cmp	r0, #0
  408c50:	d192      	bne.n	408b78 <__sfvwrite_r+0xfc>
  408c52:	46c2      	mov	sl, r8
  408c54:	e771      	b.n	408b3a <__sfvwrite_r+0xbe>
  408c56:	465a      	mov	r2, fp
  408c58:	4629      	mov	r1, r5
  408c5a:	f000 f9b9 	bl	408fd0 <memmove>
  408c5e:	68a2      	ldr	r2, [r4, #8]
  408c60:	6823      	ldr	r3, [r4, #0]
  408c62:	eba2 020b 	sub.w	r2, r2, fp
  408c66:	445b      	add	r3, fp
  408c68:	60a2      	str	r2, [r4, #8]
  408c6a:	6023      	str	r3, [r4, #0]
  408c6c:	e7af      	b.n	408bce <__sfvwrite_r+0x152>
  408c6e:	6820      	ldr	r0, [r4, #0]
  408c70:	46b8      	mov	r8, r7
  408c72:	46ba      	mov	sl, r7
  408c74:	46bb      	mov	fp, r7
  408c76:	e755      	b.n	408b24 <__sfvwrite_r+0xa8>
  408c78:	6962      	ldr	r2, [r4, #20]
  408c7a:	6820      	ldr	r0, [r4, #0]
  408c7c:	6921      	ldr	r1, [r4, #16]
  408c7e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  408c82:	eba0 0a01 	sub.w	sl, r0, r1
  408c86:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  408c8a:	f10a 0001 	add.w	r0, sl, #1
  408c8e:	ea4f 0868 	mov.w	r8, r8, asr #1
  408c92:	4438      	add	r0, r7
  408c94:	4540      	cmp	r0, r8
  408c96:	4642      	mov	r2, r8
  408c98:	bf84      	itt	hi
  408c9a:	4680      	movhi	r8, r0
  408c9c:	4642      	movhi	r2, r8
  408c9e:	055b      	lsls	r3, r3, #21
  408ca0:	d544      	bpl.n	408d2c <__sfvwrite_r+0x2b0>
  408ca2:	4611      	mov	r1, r2
  408ca4:	9800      	ldr	r0, [sp, #0]
  408ca6:	f7fb fd8b 	bl	4047c0 <_malloc_r>
  408caa:	4683      	mov	fp, r0
  408cac:	2800      	cmp	r0, #0
  408cae:	d055      	beq.n	408d5c <__sfvwrite_r+0x2e0>
  408cb0:	4652      	mov	r2, sl
  408cb2:	6921      	ldr	r1, [r4, #16]
  408cb4:	f7fc f834 	bl	404d20 <memcpy>
  408cb8:	89a3      	ldrh	r3, [r4, #12]
  408cba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  408cbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408cc2:	81a3      	strh	r3, [r4, #12]
  408cc4:	eb0b 000a 	add.w	r0, fp, sl
  408cc8:	eba8 030a 	sub.w	r3, r8, sl
  408ccc:	f8c4 b010 	str.w	fp, [r4, #16]
  408cd0:	f8c4 8014 	str.w	r8, [r4, #20]
  408cd4:	6020      	str	r0, [r4, #0]
  408cd6:	60a3      	str	r3, [r4, #8]
  408cd8:	46b8      	mov	r8, r7
  408cda:	46ba      	mov	sl, r7
  408cdc:	46bb      	mov	fp, r7
  408cde:	e721      	b.n	408b24 <__sfvwrite_r+0xa8>
  408ce0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  408ce4:	42b9      	cmp	r1, r7
  408ce6:	bf28      	it	cs
  408ce8:	4639      	movcs	r1, r7
  408cea:	464a      	mov	r2, r9
  408cec:	fb91 f1f3 	sdiv	r1, r1, r3
  408cf0:	9800      	ldr	r0, [sp, #0]
  408cf2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408cf4:	fb03 f301 	mul.w	r3, r3, r1
  408cf8:	69e1      	ldr	r1, [r4, #28]
  408cfa:	47b0      	blx	r6
  408cfc:	f1b0 0a00 	subs.w	sl, r0, #0
  408d00:	f73f af1b 	bgt.w	408b3a <__sfvwrite_r+0xbe>
  408d04:	e738      	b.n	408b78 <__sfvwrite_r+0xfc>
  408d06:	461a      	mov	r2, r3
  408d08:	4629      	mov	r1, r5
  408d0a:	9301      	str	r3, [sp, #4]
  408d0c:	f000 f960 	bl	408fd0 <memmove>
  408d10:	6822      	ldr	r2, [r4, #0]
  408d12:	9b01      	ldr	r3, [sp, #4]
  408d14:	9800      	ldr	r0, [sp, #0]
  408d16:	441a      	add	r2, r3
  408d18:	6022      	str	r2, [r4, #0]
  408d1a:	4621      	mov	r1, r4
  408d1c:	f7ff fc4a 	bl	4085b4 <_fflush_r>
  408d20:	9b01      	ldr	r3, [sp, #4]
  408d22:	2800      	cmp	r0, #0
  408d24:	f47f af28 	bne.w	408b78 <__sfvwrite_r+0xfc>
  408d28:	461f      	mov	r7, r3
  408d2a:	e750      	b.n	408bce <__sfvwrite_r+0x152>
  408d2c:	9800      	ldr	r0, [sp, #0]
  408d2e:	f000 fcad 	bl	40968c <_realloc_r>
  408d32:	4683      	mov	fp, r0
  408d34:	2800      	cmp	r0, #0
  408d36:	d1c5      	bne.n	408cc4 <__sfvwrite_r+0x248>
  408d38:	9d00      	ldr	r5, [sp, #0]
  408d3a:	6921      	ldr	r1, [r4, #16]
  408d3c:	4628      	mov	r0, r5
  408d3e:	f7ff fdb7 	bl	4088b0 <_free_r>
  408d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408d46:	220c      	movs	r2, #12
  408d48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  408d4c:	602a      	str	r2, [r5, #0]
  408d4e:	e715      	b.n	408b7c <__sfvwrite_r+0x100>
  408d50:	f106 0901 	add.w	r9, r6, #1
  408d54:	e722      	b.n	408b9c <__sfvwrite_r+0x120>
  408d56:	f04f 30ff 	mov.w	r0, #4294967295
  408d5a:	e6bf      	b.n	408adc <__sfvwrite_r+0x60>
  408d5c:	9a00      	ldr	r2, [sp, #0]
  408d5e:	230c      	movs	r3, #12
  408d60:	6013      	str	r3, [r2, #0]
  408d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408d66:	e709      	b.n	408b7c <__sfvwrite_r+0x100>
  408d68:	7ffffc00 	.word	0x7ffffc00

00408d6c <_fwalk_reent>:
  408d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408d70:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  408d74:	d01f      	beq.n	408db6 <_fwalk_reent+0x4a>
  408d76:	4688      	mov	r8, r1
  408d78:	4606      	mov	r6, r0
  408d7a:	f04f 0900 	mov.w	r9, #0
  408d7e:	687d      	ldr	r5, [r7, #4]
  408d80:	68bc      	ldr	r4, [r7, #8]
  408d82:	3d01      	subs	r5, #1
  408d84:	d411      	bmi.n	408daa <_fwalk_reent+0x3e>
  408d86:	89a3      	ldrh	r3, [r4, #12]
  408d88:	2b01      	cmp	r3, #1
  408d8a:	f105 35ff 	add.w	r5, r5, #4294967295
  408d8e:	d908      	bls.n	408da2 <_fwalk_reent+0x36>
  408d90:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  408d94:	3301      	adds	r3, #1
  408d96:	4621      	mov	r1, r4
  408d98:	4630      	mov	r0, r6
  408d9a:	d002      	beq.n	408da2 <_fwalk_reent+0x36>
  408d9c:	47c0      	blx	r8
  408d9e:	ea49 0900 	orr.w	r9, r9, r0
  408da2:	1c6b      	adds	r3, r5, #1
  408da4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  408da8:	d1ed      	bne.n	408d86 <_fwalk_reent+0x1a>
  408daa:	683f      	ldr	r7, [r7, #0]
  408dac:	2f00      	cmp	r7, #0
  408dae:	d1e6      	bne.n	408d7e <_fwalk_reent+0x12>
  408db0:	4648      	mov	r0, r9
  408db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408db6:	46b9      	mov	r9, r7
  408db8:	4648      	mov	r0, r9
  408dba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408dbe:	bf00      	nop

00408dc0 <__locale_mb_cur_max>:
  408dc0:	4b04      	ldr	r3, [pc, #16]	; (408dd4 <__locale_mb_cur_max+0x14>)
  408dc2:	4a05      	ldr	r2, [pc, #20]	; (408dd8 <__locale_mb_cur_max+0x18>)
  408dc4:	681b      	ldr	r3, [r3, #0]
  408dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  408dc8:	2b00      	cmp	r3, #0
  408dca:	bf08      	it	eq
  408dcc:	4613      	moveq	r3, r2
  408dce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  408dd2:	4770      	bx	lr
  408dd4:	20400020 	.word	0x20400020
  408dd8:	20400864 	.word	0x20400864

00408ddc <_localeconv_r>:
  408ddc:	4a04      	ldr	r2, [pc, #16]	; (408df0 <_localeconv_r+0x14>)
  408dde:	4b05      	ldr	r3, [pc, #20]	; (408df4 <_localeconv_r+0x18>)
  408de0:	6812      	ldr	r2, [r2, #0]
  408de2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  408de4:	2800      	cmp	r0, #0
  408de6:	bf08      	it	eq
  408de8:	4618      	moveq	r0, r3
  408dea:	30f0      	adds	r0, #240	; 0xf0
  408dec:	4770      	bx	lr
  408dee:	bf00      	nop
  408df0:	20400020 	.word	0x20400020
  408df4:	20400864 	.word	0x20400864

00408df8 <__retarget_lock_init_recursive>:
  408df8:	4770      	bx	lr
  408dfa:	bf00      	nop

00408dfc <__retarget_lock_close_recursive>:
  408dfc:	4770      	bx	lr
  408dfe:	bf00      	nop

00408e00 <__retarget_lock_acquire_recursive>:
  408e00:	4770      	bx	lr
  408e02:	bf00      	nop

00408e04 <__retarget_lock_release_recursive>:
  408e04:	4770      	bx	lr
  408e06:	bf00      	nop

00408e08 <__swhatbuf_r>:
  408e08:	b570      	push	{r4, r5, r6, lr}
  408e0a:	460c      	mov	r4, r1
  408e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408e10:	2900      	cmp	r1, #0
  408e12:	b090      	sub	sp, #64	; 0x40
  408e14:	4615      	mov	r5, r2
  408e16:	461e      	mov	r6, r3
  408e18:	db14      	blt.n	408e44 <__swhatbuf_r+0x3c>
  408e1a:	aa01      	add	r2, sp, #4
  408e1c:	f001 f84a 	bl	409eb4 <_fstat_r>
  408e20:	2800      	cmp	r0, #0
  408e22:	db0f      	blt.n	408e44 <__swhatbuf_r+0x3c>
  408e24:	9a02      	ldr	r2, [sp, #8]
  408e26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  408e2a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  408e2e:	fab2 f282 	clz	r2, r2
  408e32:	0952      	lsrs	r2, r2, #5
  408e34:	f44f 6380 	mov.w	r3, #1024	; 0x400
  408e38:	f44f 6000 	mov.w	r0, #2048	; 0x800
  408e3c:	6032      	str	r2, [r6, #0]
  408e3e:	602b      	str	r3, [r5, #0]
  408e40:	b010      	add	sp, #64	; 0x40
  408e42:	bd70      	pop	{r4, r5, r6, pc}
  408e44:	89a2      	ldrh	r2, [r4, #12]
  408e46:	2300      	movs	r3, #0
  408e48:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  408e4c:	6033      	str	r3, [r6, #0]
  408e4e:	d004      	beq.n	408e5a <__swhatbuf_r+0x52>
  408e50:	2240      	movs	r2, #64	; 0x40
  408e52:	4618      	mov	r0, r3
  408e54:	602a      	str	r2, [r5, #0]
  408e56:	b010      	add	sp, #64	; 0x40
  408e58:	bd70      	pop	{r4, r5, r6, pc}
  408e5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  408e5e:	602b      	str	r3, [r5, #0]
  408e60:	b010      	add	sp, #64	; 0x40
  408e62:	bd70      	pop	{r4, r5, r6, pc}

00408e64 <__smakebuf_r>:
  408e64:	898a      	ldrh	r2, [r1, #12]
  408e66:	0792      	lsls	r2, r2, #30
  408e68:	460b      	mov	r3, r1
  408e6a:	d506      	bpl.n	408e7a <__smakebuf_r+0x16>
  408e6c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  408e70:	2101      	movs	r1, #1
  408e72:	601a      	str	r2, [r3, #0]
  408e74:	611a      	str	r2, [r3, #16]
  408e76:	6159      	str	r1, [r3, #20]
  408e78:	4770      	bx	lr
  408e7a:	b5f0      	push	{r4, r5, r6, r7, lr}
  408e7c:	b083      	sub	sp, #12
  408e7e:	ab01      	add	r3, sp, #4
  408e80:	466a      	mov	r2, sp
  408e82:	460c      	mov	r4, r1
  408e84:	4606      	mov	r6, r0
  408e86:	f7ff ffbf 	bl	408e08 <__swhatbuf_r>
  408e8a:	9900      	ldr	r1, [sp, #0]
  408e8c:	4605      	mov	r5, r0
  408e8e:	4630      	mov	r0, r6
  408e90:	f7fb fc96 	bl	4047c0 <_malloc_r>
  408e94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408e98:	b1d8      	cbz	r0, 408ed2 <__smakebuf_r+0x6e>
  408e9a:	9a01      	ldr	r2, [sp, #4]
  408e9c:	4f15      	ldr	r7, [pc, #84]	; (408ef4 <__smakebuf_r+0x90>)
  408e9e:	9900      	ldr	r1, [sp, #0]
  408ea0:	63f7      	str	r7, [r6, #60]	; 0x3c
  408ea2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408ea6:	81a3      	strh	r3, [r4, #12]
  408ea8:	6020      	str	r0, [r4, #0]
  408eaa:	6120      	str	r0, [r4, #16]
  408eac:	6161      	str	r1, [r4, #20]
  408eae:	b91a      	cbnz	r2, 408eb8 <__smakebuf_r+0x54>
  408eb0:	432b      	orrs	r3, r5
  408eb2:	81a3      	strh	r3, [r4, #12]
  408eb4:	b003      	add	sp, #12
  408eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408eb8:	4630      	mov	r0, r6
  408eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408ebe:	f001 f80d 	bl	409edc <_isatty_r>
  408ec2:	b1a0      	cbz	r0, 408eee <__smakebuf_r+0x8a>
  408ec4:	89a3      	ldrh	r3, [r4, #12]
  408ec6:	f023 0303 	bic.w	r3, r3, #3
  408eca:	f043 0301 	orr.w	r3, r3, #1
  408ece:	b21b      	sxth	r3, r3
  408ed0:	e7ee      	b.n	408eb0 <__smakebuf_r+0x4c>
  408ed2:	059a      	lsls	r2, r3, #22
  408ed4:	d4ee      	bmi.n	408eb4 <__smakebuf_r+0x50>
  408ed6:	f023 0303 	bic.w	r3, r3, #3
  408eda:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408ede:	f043 0302 	orr.w	r3, r3, #2
  408ee2:	2101      	movs	r1, #1
  408ee4:	81a3      	strh	r3, [r4, #12]
  408ee6:	6022      	str	r2, [r4, #0]
  408ee8:	6122      	str	r2, [r4, #16]
  408eea:	6161      	str	r1, [r4, #20]
  408eec:	e7e2      	b.n	408eb4 <__smakebuf_r+0x50>
  408eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408ef2:	e7dd      	b.n	408eb0 <__smakebuf_r+0x4c>
  408ef4:	00408609 	.word	0x00408609

00408ef8 <__ascii_mbtowc>:
  408ef8:	b082      	sub	sp, #8
  408efa:	b149      	cbz	r1, 408f10 <__ascii_mbtowc+0x18>
  408efc:	b15a      	cbz	r2, 408f16 <__ascii_mbtowc+0x1e>
  408efe:	b16b      	cbz	r3, 408f1c <__ascii_mbtowc+0x24>
  408f00:	7813      	ldrb	r3, [r2, #0]
  408f02:	600b      	str	r3, [r1, #0]
  408f04:	7812      	ldrb	r2, [r2, #0]
  408f06:	1c10      	adds	r0, r2, #0
  408f08:	bf18      	it	ne
  408f0a:	2001      	movne	r0, #1
  408f0c:	b002      	add	sp, #8
  408f0e:	4770      	bx	lr
  408f10:	a901      	add	r1, sp, #4
  408f12:	2a00      	cmp	r2, #0
  408f14:	d1f3      	bne.n	408efe <__ascii_mbtowc+0x6>
  408f16:	4610      	mov	r0, r2
  408f18:	b002      	add	sp, #8
  408f1a:	4770      	bx	lr
  408f1c:	f06f 0001 	mvn.w	r0, #1
  408f20:	e7f4      	b.n	408f0c <__ascii_mbtowc+0x14>
  408f22:	bf00      	nop
	...

00408f30 <memchr>:
  408f30:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  408f34:	2a10      	cmp	r2, #16
  408f36:	db2b      	blt.n	408f90 <memchr+0x60>
  408f38:	f010 0f07 	tst.w	r0, #7
  408f3c:	d008      	beq.n	408f50 <memchr+0x20>
  408f3e:	f810 3b01 	ldrb.w	r3, [r0], #1
  408f42:	3a01      	subs	r2, #1
  408f44:	428b      	cmp	r3, r1
  408f46:	d02d      	beq.n	408fa4 <memchr+0x74>
  408f48:	f010 0f07 	tst.w	r0, #7
  408f4c:	b342      	cbz	r2, 408fa0 <memchr+0x70>
  408f4e:	d1f6      	bne.n	408f3e <memchr+0xe>
  408f50:	b4f0      	push	{r4, r5, r6, r7}
  408f52:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  408f56:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  408f5a:	f022 0407 	bic.w	r4, r2, #7
  408f5e:	f07f 0700 	mvns.w	r7, #0
  408f62:	2300      	movs	r3, #0
  408f64:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  408f68:	3c08      	subs	r4, #8
  408f6a:	ea85 0501 	eor.w	r5, r5, r1
  408f6e:	ea86 0601 	eor.w	r6, r6, r1
  408f72:	fa85 f547 	uadd8	r5, r5, r7
  408f76:	faa3 f587 	sel	r5, r3, r7
  408f7a:	fa86 f647 	uadd8	r6, r6, r7
  408f7e:	faa5 f687 	sel	r6, r5, r7
  408f82:	b98e      	cbnz	r6, 408fa8 <memchr+0x78>
  408f84:	d1ee      	bne.n	408f64 <memchr+0x34>
  408f86:	bcf0      	pop	{r4, r5, r6, r7}
  408f88:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  408f8c:	f002 0207 	and.w	r2, r2, #7
  408f90:	b132      	cbz	r2, 408fa0 <memchr+0x70>
  408f92:	f810 3b01 	ldrb.w	r3, [r0], #1
  408f96:	3a01      	subs	r2, #1
  408f98:	ea83 0301 	eor.w	r3, r3, r1
  408f9c:	b113      	cbz	r3, 408fa4 <memchr+0x74>
  408f9e:	d1f8      	bne.n	408f92 <memchr+0x62>
  408fa0:	2000      	movs	r0, #0
  408fa2:	4770      	bx	lr
  408fa4:	3801      	subs	r0, #1
  408fa6:	4770      	bx	lr
  408fa8:	2d00      	cmp	r5, #0
  408faa:	bf06      	itte	eq
  408fac:	4635      	moveq	r5, r6
  408fae:	3803      	subeq	r0, #3
  408fb0:	3807      	subne	r0, #7
  408fb2:	f015 0f01 	tst.w	r5, #1
  408fb6:	d107      	bne.n	408fc8 <memchr+0x98>
  408fb8:	3001      	adds	r0, #1
  408fba:	f415 7f80 	tst.w	r5, #256	; 0x100
  408fbe:	bf02      	ittt	eq
  408fc0:	3001      	addeq	r0, #1
  408fc2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  408fc6:	3001      	addeq	r0, #1
  408fc8:	bcf0      	pop	{r4, r5, r6, r7}
  408fca:	3801      	subs	r0, #1
  408fcc:	4770      	bx	lr
  408fce:	bf00      	nop

00408fd0 <memmove>:
  408fd0:	4288      	cmp	r0, r1
  408fd2:	b5f0      	push	{r4, r5, r6, r7, lr}
  408fd4:	d90d      	bls.n	408ff2 <memmove+0x22>
  408fd6:	188b      	adds	r3, r1, r2
  408fd8:	4298      	cmp	r0, r3
  408fda:	d20a      	bcs.n	408ff2 <memmove+0x22>
  408fdc:	1884      	adds	r4, r0, r2
  408fde:	2a00      	cmp	r2, #0
  408fe0:	d051      	beq.n	409086 <memmove+0xb6>
  408fe2:	4622      	mov	r2, r4
  408fe4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  408fe8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  408fec:	4299      	cmp	r1, r3
  408fee:	d1f9      	bne.n	408fe4 <memmove+0x14>
  408ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408ff2:	2a0f      	cmp	r2, #15
  408ff4:	d948      	bls.n	409088 <memmove+0xb8>
  408ff6:	ea41 0300 	orr.w	r3, r1, r0
  408ffa:	079b      	lsls	r3, r3, #30
  408ffc:	d146      	bne.n	40908c <memmove+0xbc>
  408ffe:	f100 0410 	add.w	r4, r0, #16
  409002:	f101 0310 	add.w	r3, r1, #16
  409006:	4615      	mov	r5, r2
  409008:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40900c:	f844 6c10 	str.w	r6, [r4, #-16]
  409010:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  409014:	f844 6c0c 	str.w	r6, [r4, #-12]
  409018:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40901c:	f844 6c08 	str.w	r6, [r4, #-8]
  409020:	3d10      	subs	r5, #16
  409022:	f853 6c04 	ldr.w	r6, [r3, #-4]
  409026:	f844 6c04 	str.w	r6, [r4, #-4]
  40902a:	2d0f      	cmp	r5, #15
  40902c:	f103 0310 	add.w	r3, r3, #16
  409030:	f104 0410 	add.w	r4, r4, #16
  409034:	d8e8      	bhi.n	409008 <memmove+0x38>
  409036:	f1a2 0310 	sub.w	r3, r2, #16
  40903a:	f023 030f 	bic.w	r3, r3, #15
  40903e:	f002 0e0f 	and.w	lr, r2, #15
  409042:	3310      	adds	r3, #16
  409044:	f1be 0f03 	cmp.w	lr, #3
  409048:	4419      	add	r1, r3
  40904a:	4403      	add	r3, r0
  40904c:	d921      	bls.n	409092 <memmove+0xc2>
  40904e:	1f1e      	subs	r6, r3, #4
  409050:	460d      	mov	r5, r1
  409052:	4674      	mov	r4, lr
  409054:	3c04      	subs	r4, #4
  409056:	f855 7b04 	ldr.w	r7, [r5], #4
  40905a:	f846 7f04 	str.w	r7, [r6, #4]!
  40905e:	2c03      	cmp	r4, #3
  409060:	d8f8      	bhi.n	409054 <memmove+0x84>
  409062:	f1ae 0404 	sub.w	r4, lr, #4
  409066:	f024 0403 	bic.w	r4, r4, #3
  40906a:	3404      	adds	r4, #4
  40906c:	4421      	add	r1, r4
  40906e:	4423      	add	r3, r4
  409070:	f002 0203 	and.w	r2, r2, #3
  409074:	b162      	cbz	r2, 409090 <memmove+0xc0>
  409076:	3b01      	subs	r3, #1
  409078:	440a      	add	r2, r1
  40907a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40907e:	f803 4f01 	strb.w	r4, [r3, #1]!
  409082:	428a      	cmp	r2, r1
  409084:	d1f9      	bne.n	40907a <memmove+0xaa>
  409086:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409088:	4603      	mov	r3, r0
  40908a:	e7f3      	b.n	409074 <memmove+0xa4>
  40908c:	4603      	mov	r3, r0
  40908e:	e7f2      	b.n	409076 <memmove+0xa6>
  409090:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409092:	4672      	mov	r2, lr
  409094:	e7ee      	b.n	409074 <memmove+0xa4>
  409096:	bf00      	nop

00409098 <_Balloc>:
  409098:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40909a:	b570      	push	{r4, r5, r6, lr}
  40909c:	4605      	mov	r5, r0
  40909e:	460c      	mov	r4, r1
  4090a0:	b14b      	cbz	r3, 4090b6 <_Balloc+0x1e>
  4090a2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4090a6:	b180      	cbz	r0, 4090ca <_Balloc+0x32>
  4090a8:	6802      	ldr	r2, [r0, #0]
  4090aa:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4090ae:	2300      	movs	r3, #0
  4090b0:	6103      	str	r3, [r0, #16]
  4090b2:	60c3      	str	r3, [r0, #12]
  4090b4:	bd70      	pop	{r4, r5, r6, pc}
  4090b6:	2221      	movs	r2, #33	; 0x21
  4090b8:	2104      	movs	r1, #4
  4090ba:	f000 fe57 	bl	409d6c <_calloc_r>
  4090be:	64e8      	str	r0, [r5, #76]	; 0x4c
  4090c0:	4603      	mov	r3, r0
  4090c2:	2800      	cmp	r0, #0
  4090c4:	d1ed      	bne.n	4090a2 <_Balloc+0xa>
  4090c6:	2000      	movs	r0, #0
  4090c8:	bd70      	pop	{r4, r5, r6, pc}
  4090ca:	2101      	movs	r1, #1
  4090cc:	fa01 f604 	lsl.w	r6, r1, r4
  4090d0:	1d72      	adds	r2, r6, #5
  4090d2:	4628      	mov	r0, r5
  4090d4:	0092      	lsls	r2, r2, #2
  4090d6:	f000 fe49 	bl	409d6c <_calloc_r>
  4090da:	2800      	cmp	r0, #0
  4090dc:	d0f3      	beq.n	4090c6 <_Balloc+0x2e>
  4090de:	6044      	str	r4, [r0, #4]
  4090e0:	6086      	str	r6, [r0, #8]
  4090e2:	e7e4      	b.n	4090ae <_Balloc+0x16>

004090e4 <_Bfree>:
  4090e4:	b131      	cbz	r1, 4090f4 <_Bfree+0x10>
  4090e6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4090e8:	684a      	ldr	r2, [r1, #4]
  4090ea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4090ee:	6008      	str	r0, [r1, #0]
  4090f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4090f4:	4770      	bx	lr
  4090f6:	bf00      	nop

004090f8 <__multadd>:
  4090f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4090fa:	690c      	ldr	r4, [r1, #16]
  4090fc:	b083      	sub	sp, #12
  4090fe:	460d      	mov	r5, r1
  409100:	4606      	mov	r6, r0
  409102:	f101 0e14 	add.w	lr, r1, #20
  409106:	2700      	movs	r7, #0
  409108:	f8de 0000 	ldr.w	r0, [lr]
  40910c:	b281      	uxth	r1, r0
  40910e:	fb02 3301 	mla	r3, r2, r1, r3
  409112:	0c01      	lsrs	r1, r0, #16
  409114:	0c18      	lsrs	r0, r3, #16
  409116:	fb02 0101 	mla	r1, r2, r1, r0
  40911a:	b29b      	uxth	r3, r3
  40911c:	3701      	adds	r7, #1
  40911e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  409122:	42bc      	cmp	r4, r7
  409124:	f84e 3b04 	str.w	r3, [lr], #4
  409128:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40912c:	dcec      	bgt.n	409108 <__multadd+0x10>
  40912e:	b13b      	cbz	r3, 409140 <__multadd+0x48>
  409130:	68aa      	ldr	r2, [r5, #8]
  409132:	4294      	cmp	r4, r2
  409134:	da07      	bge.n	409146 <__multadd+0x4e>
  409136:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40913a:	3401      	adds	r4, #1
  40913c:	6153      	str	r3, [r2, #20]
  40913e:	612c      	str	r4, [r5, #16]
  409140:	4628      	mov	r0, r5
  409142:	b003      	add	sp, #12
  409144:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409146:	6869      	ldr	r1, [r5, #4]
  409148:	9301      	str	r3, [sp, #4]
  40914a:	3101      	adds	r1, #1
  40914c:	4630      	mov	r0, r6
  40914e:	f7ff ffa3 	bl	409098 <_Balloc>
  409152:	692a      	ldr	r2, [r5, #16]
  409154:	3202      	adds	r2, #2
  409156:	f105 010c 	add.w	r1, r5, #12
  40915a:	4607      	mov	r7, r0
  40915c:	0092      	lsls	r2, r2, #2
  40915e:	300c      	adds	r0, #12
  409160:	f7fb fdde 	bl	404d20 <memcpy>
  409164:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  409166:	6869      	ldr	r1, [r5, #4]
  409168:	9b01      	ldr	r3, [sp, #4]
  40916a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40916e:	6028      	str	r0, [r5, #0]
  409170:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  409174:	463d      	mov	r5, r7
  409176:	e7de      	b.n	409136 <__multadd+0x3e>

00409178 <__hi0bits>:
  409178:	0c02      	lsrs	r2, r0, #16
  40917a:	0412      	lsls	r2, r2, #16
  40917c:	4603      	mov	r3, r0
  40917e:	b9b2      	cbnz	r2, 4091ae <__hi0bits+0x36>
  409180:	0403      	lsls	r3, r0, #16
  409182:	2010      	movs	r0, #16
  409184:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  409188:	bf04      	itt	eq
  40918a:	021b      	lsleq	r3, r3, #8
  40918c:	3008      	addeq	r0, #8
  40918e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  409192:	bf04      	itt	eq
  409194:	011b      	lsleq	r3, r3, #4
  409196:	3004      	addeq	r0, #4
  409198:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40919c:	bf04      	itt	eq
  40919e:	009b      	lsleq	r3, r3, #2
  4091a0:	3002      	addeq	r0, #2
  4091a2:	2b00      	cmp	r3, #0
  4091a4:	db02      	blt.n	4091ac <__hi0bits+0x34>
  4091a6:	005b      	lsls	r3, r3, #1
  4091a8:	d403      	bmi.n	4091b2 <__hi0bits+0x3a>
  4091aa:	2020      	movs	r0, #32
  4091ac:	4770      	bx	lr
  4091ae:	2000      	movs	r0, #0
  4091b0:	e7e8      	b.n	409184 <__hi0bits+0xc>
  4091b2:	3001      	adds	r0, #1
  4091b4:	4770      	bx	lr
  4091b6:	bf00      	nop

004091b8 <__lo0bits>:
  4091b8:	6803      	ldr	r3, [r0, #0]
  4091ba:	f013 0207 	ands.w	r2, r3, #7
  4091be:	4601      	mov	r1, r0
  4091c0:	d007      	beq.n	4091d2 <__lo0bits+0x1a>
  4091c2:	07da      	lsls	r2, r3, #31
  4091c4:	d421      	bmi.n	40920a <__lo0bits+0x52>
  4091c6:	0798      	lsls	r0, r3, #30
  4091c8:	d421      	bmi.n	40920e <__lo0bits+0x56>
  4091ca:	089b      	lsrs	r3, r3, #2
  4091cc:	600b      	str	r3, [r1, #0]
  4091ce:	2002      	movs	r0, #2
  4091d0:	4770      	bx	lr
  4091d2:	b298      	uxth	r0, r3
  4091d4:	b198      	cbz	r0, 4091fe <__lo0bits+0x46>
  4091d6:	4610      	mov	r0, r2
  4091d8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4091dc:	bf04      	itt	eq
  4091de:	0a1b      	lsreq	r3, r3, #8
  4091e0:	3008      	addeq	r0, #8
  4091e2:	071a      	lsls	r2, r3, #28
  4091e4:	bf04      	itt	eq
  4091e6:	091b      	lsreq	r3, r3, #4
  4091e8:	3004      	addeq	r0, #4
  4091ea:	079a      	lsls	r2, r3, #30
  4091ec:	bf04      	itt	eq
  4091ee:	089b      	lsreq	r3, r3, #2
  4091f0:	3002      	addeq	r0, #2
  4091f2:	07da      	lsls	r2, r3, #31
  4091f4:	d407      	bmi.n	409206 <__lo0bits+0x4e>
  4091f6:	085b      	lsrs	r3, r3, #1
  4091f8:	d104      	bne.n	409204 <__lo0bits+0x4c>
  4091fa:	2020      	movs	r0, #32
  4091fc:	4770      	bx	lr
  4091fe:	0c1b      	lsrs	r3, r3, #16
  409200:	2010      	movs	r0, #16
  409202:	e7e9      	b.n	4091d8 <__lo0bits+0x20>
  409204:	3001      	adds	r0, #1
  409206:	600b      	str	r3, [r1, #0]
  409208:	4770      	bx	lr
  40920a:	2000      	movs	r0, #0
  40920c:	4770      	bx	lr
  40920e:	085b      	lsrs	r3, r3, #1
  409210:	600b      	str	r3, [r1, #0]
  409212:	2001      	movs	r0, #1
  409214:	4770      	bx	lr
  409216:	bf00      	nop

00409218 <__i2b>:
  409218:	b510      	push	{r4, lr}
  40921a:	460c      	mov	r4, r1
  40921c:	2101      	movs	r1, #1
  40921e:	f7ff ff3b 	bl	409098 <_Balloc>
  409222:	2201      	movs	r2, #1
  409224:	6144      	str	r4, [r0, #20]
  409226:	6102      	str	r2, [r0, #16]
  409228:	bd10      	pop	{r4, pc}
  40922a:	bf00      	nop

0040922c <__multiply>:
  40922c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409230:	690c      	ldr	r4, [r1, #16]
  409232:	6915      	ldr	r5, [r2, #16]
  409234:	42ac      	cmp	r4, r5
  409236:	b083      	sub	sp, #12
  409238:	468b      	mov	fp, r1
  40923a:	4616      	mov	r6, r2
  40923c:	da04      	bge.n	409248 <__multiply+0x1c>
  40923e:	4622      	mov	r2, r4
  409240:	46b3      	mov	fp, r6
  409242:	462c      	mov	r4, r5
  409244:	460e      	mov	r6, r1
  409246:	4615      	mov	r5, r2
  409248:	f8db 3008 	ldr.w	r3, [fp, #8]
  40924c:	f8db 1004 	ldr.w	r1, [fp, #4]
  409250:	eb04 0805 	add.w	r8, r4, r5
  409254:	4598      	cmp	r8, r3
  409256:	bfc8      	it	gt
  409258:	3101      	addgt	r1, #1
  40925a:	f7ff ff1d 	bl	409098 <_Balloc>
  40925e:	f100 0914 	add.w	r9, r0, #20
  409262:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  409266:	45d1      	cmp	r9, sl
  409268:	9000      	str	r0, [sp, #0]
  40926a:	d205      	bcs.n	409278 <__multiply+0x4c>
  40926c:	464b      	mov	r3, r9
  40926e:	2100      	movs	r1, #0
  409270:	f843 1b04 	str.w	r1, [r3], #4
  409274:	459a      	cmp	sl, r3
  409276:	d8fb      	bhi.n	409270 <__multiply+0x44>
  409278:	f106 0c14 	add.w	ip, r6, #20
  40927c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  409280:	f10b 0b14 	add.w	fp, fp, #20
  409284:	459c      	cmp	ip, r3
  409286:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40928a:	d24c      	bcs.n	409326 <__multiply+0xfa>
  40928c:	f8cd a004 	str.w	sl, [sp, #4]
  409290:	469a      	mov	sl, r3
  409292:	f8dc 5000 	ldr.w	r5, [ip]
  409296:	b2af      	uxth	r7, r5
  409298:	b1ef      	cbz	r7, 4092d6 <__multiply+0xaa>
  40929a:	2100      	movs	r1, #0
  40929c:	464d      	mov	r5, r9
  40929e:	465e      	mov	r6, fp
  4092a0:	460c      	mov	r4, r1
  4092a2:	f856 2b04 	ldr.w	r2, [r6], #4
  4092a6:	6828      	ldr	r0, [r5, #0]
  4092a8:	b293      	uxth	r3, r2
  4092aa:	b281      	uxth	r1, r0
  4092ac:	fb07 1303 	mla	r3, r7, r3, r1
  4092b0:	0c12      	lsrs	r2, r2, #16
  4092b2:	0c01      	lsrs	r1, r0, #16
  4092b4:	4423      	add	r3, r4
  4092b6:	fb07 1102 	mla	r1, r7, r2, r1
  4092ba:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4092be:	b29b      	uxth	r3, r3
  4092c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4092c4:	45b6      	cmp	lr, r6
  4092c6:	f845 3b04 	str.w	r3, [r5], #4
  4092ca:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4092ce:	d8e8      	bhi.n	4092a2 <__multiply+0x76>
  4092d0:	602c      	str	r4, [r5, #0]
  4092d2:	f8dc 5000 	ldr.w	r5, [ip]
  4092d6:	0c2d      	lsrs	r5, r5, #16
  4092d8:	d01d      	beq.n	409316 <__multiply+0xea>
  4092da:	f8d9 3000 	ldr.w	r3, [r9]
  4092de:	4648      	mov	r0, r9
  4092e0:	461c      	mov	r4, r3
  4092e2:	4659      	mov	r1, fp
  4092e4:	2200      	movs	r2, #0
  4092e6:	880e      	ldrh	r6, [r1, #0]
  4092e8:	0c24      	lsrs	r4, r4, #16
  4092ea:	fb05 4406 	mla	r4, r5, r6, r4
  4092ee:	4422      	add	r2, r4
  4092f0:	b29b      	uxth	r3, r3
  4092f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4092f6:	f840 3b04 	str.w	r3, [r0], #4
  4092fa:	f851 3b04 	ldr.w	r3, [r1], #4
  4092fe:	6804      	ldr	r4, [r0, #0]
  409300:	0c1b      	lsrs	r3, r3, #16
  409302:	b2a6      	uxth	r6, r4
  409304:	fb05 6303 	mla	r3, r5, r3, r6
  409308:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40930c:	458e      	cmp	lr, r1
  40930e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  409312:	d8e8      	bhi.n	4092e6 <__multiply+0xba>
  409314:	6003      	str	r3, [r0, #0]
  409316:	f10c 0c04 	add.w	ip, ip, #4
  40931a:	45e2      	cmp	sl, ip
  40931c:	f109 0904 	add.w	r9, r9, #4
  409320:	d8b7      	bhi.n	409292 <__multiply+0x66>
  409322:	f8dd a004 	ldr.w	sl, [sp, #4]
  409326:	f1b8 0f00 	cmp.w	r8, #0
  40932a:	dd0b      	ble.n	409344 <__multiply+0x118>
  40932c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  409330:	f1aa 0a04 	sub.w	sl, sl, #4
  409334:	b11b      	cbz	r3, 40933e <__multiply+0x112>
  409336:	e005      	b.n	409344 <__multiply+0x118>
  409338:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40933c:	b913      	cbnz	r3, 409344 <__multiply+0x118>
  40933e:	f1b8 0801 	subs.w	r8, r8, #1
  409342:	d1f9      	bne.n	409338 <__multiply+0x10c>
  409344:	9800      	ldr	r0, [sp, #0]
  409346:	f8c0 8010 	str.w	r8, [r0, #16]
  40934a:	b003      	add	sp, #12
  40934c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409350 <__pow5mult>:
  409350:	f012 0303 	ands.w	r3, r2, #3
  409354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409358:	4614      	mov	r4, r2
  40935a:	4607      	mov	r7, r0
  40935c:	d12e      	bne.n	4093bc <__pow5mult+0x6c>
  40935e:	460d      	mov	r5, r1
  409360:	10a4      	asrs	r4, r4, #2
  409362:	d01c      	beq.n	40939e <__pow5mult+0x4e>
  409364:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  409366:	b396      	cbz	r6, 4093ce <__pow5mult+0x7e>
  409368:	07e3      	lsls	r3, r4, #31
  40936a:	f04f 0800 	mov.w	r8, #0
  40936e:	d406      	bmi.n	40937e <__pow5mult+0x2e>
  409370:	1064      	asrs	r4, r4, #1
  409372:	d014      	beq.n	40939e <__pow5mult+0x4e>
  409374:	6830      	ldr	r0, [r6, #0]
  409376:	b1a8      	cbz	r0, 4093a4 <__pow5mult+0x54>
  409378:	4606      	mov	r6, r0
  40937a:	07e3      	lsls	r3, r4, #31
  40937c:	d5f8      	bpl.n	409370 <__pow5mult+0x20>
  40937e:	4632      	mov	r2, r6
  409380:	4629      	mov	r1, r5
  409382:	4638      	mov	r0, r7
  409384:	f7ff ff52 	bl	40922c <__multiply>
  409388:	b1b5      	cbz	r5, 4093b8 <__pow5mult+0x68>
  40938a:	686a      	ldr	r2, [r5, #4]
  40938c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40938e:	1064      	asrs	r4, r4, #1
  409390:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409394:	6029      	str	r1, [r5, #0]
  409396:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40939a:	4605      	mov	r5, r0
  40939c:	d1ea      	bne.n	409374 <__pow5mult+0x24>
  40939e:	4628      	mov	r0, r5
  4093a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4093a4:	4632      	mov	r2, r6
  4093a6:	4631      	mov	r1, r6
  4093a8:	4638      	mov	r0, r7
  4093aa:	f7ff ff3f 	bl	40922c <__multiply>
  4093ae:	6030      	str	r0, [r6, #0]
  4093b0:	f8c0 8000 	str.w	r8, [r0]
  4093b4:	4606      	mov	r6, r0
  4093b6:	e7e0      	b.n	40937a <__pow5mult+0x2a>
  4093b8:	4605      	mov	r5, r0
  4093ba:	e7d9      	b.n	409370 <__pow5mult+0x20>
  4093bc:	1e5a      	subs	r2, r3, #1
  4093be:	4d0b      	ldr	r5, [pc, #44]	; (4093ec <__pow5mult+0x9c>)
  4093c0:	2300      	movs	r3, #0
  4093c2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4093c6:	f7ff fe97 	bl	4090f8 <__multadd>
  4093ca:	4605      	mov	r5, r0
  4093cc:	e7c8      	b.n	409360 <__pow5mult+0x10>
  4093ce:	2101      	movs	r1, #1
  4093d0:	4638      	mov	r0, r7
  4093d2:	f7ff fe61 	bl	409098 <_Balloc>
  4093d6:	f240 2171 	movw	r1, #625	; 0x271
  4093da:	2201      	movs	r2, #1
  4093dc:	2300      	movs	r3, #0
  4093de:	6141      	str	r1, [r0, #20]
  4093e0:	6102      	str	r2, [r0, #16]
  4093e2:	4606      	mov	r6, r0
  4093e4:	64b8      	str	r0, [r7, #72]	; 0x48
  4093e6:	6003      	str	r3, [r0, #0]
  4093e8:	e7be      	b.n	409368 <__pow5mult+0x18>
  4093ea:	bf00      	nop
  4093ec:	0040ae90 	.word	0x0040ae90

004093f0 <__lshift>:
  4093f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4093f4:	4691      	mov	r9, r2
  4093f6:	690a      	ldr	r2, [r1, #16]
  4093f8:	688b      	ldr	r3, [r1, #8]
  4093fa:	ea4f 1469 	mov.w	r4, r9, asr #5
  4093fe:	eb04 0802 	add.w	r8, r4, r2
  409402:	f108 0501 	add.w	r5, r8, #1
  409406:	429d      	cmp	r5, r3
  409408:	460e      	mov	r6, r1
  40940a:	4607      	mov	r7, r0
  40940c:	6849      	ldr	r1, [r1, #4]
  40940e:	dd04      	ble.n	40941a <__lshift+0x2a>
  409410:	005b      	lsls	r3, r3, #1
  409412:	429d      	cmp	r5, r3
  409414:	f101 0101 	add.w	r1, r1, #1
  409418:	dcfa      	bgt.n	409410 <__lshift+0x20>
  40941a:	4638      	mov	r0, r7
  40941c:	f7ff fe3c 	bl	409098 <_Balloc>
  409420:	2c00      	cmp	r4, #0
  409422:	f100 0314 	add.w	r3, r0, #20
  409426:	dd06      	ble.n	409436 <__lshift+0x46>
  409428:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40942c:	2100      	movs	r1, #0
  40942e:	f843 1b04 	str.w	r1, [r3], #4
  409432:	429a      	cmp	r2, r3
  409434:	d1fb      	bne.n	40942e <__lshift+0x3e>
  409436:	6934      	ldr	r4, [r6, #16]
  409438:	f106 0114 	add.w	r1, r6, #20
  40943c:	f019 091f 	ands.w	r9, r9, #31
  409440:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  409444:	d01d      	beq.n	409482 <__lshift+0x92>
  409446:	f1c9 0c20 	rsb	ip, r9, #32
  40944a:	2200      	movs	r2, #0
  40944c:	680c      	ldr	r4, [r1, #0]
  40944e:	fa04 f409 	lsl.w	r4, r4, r9
  409452:	4314      	orrs	r4, r2
  409454:	f843 4b04 	str.w	r4, [r3], #4
  409458:	f851 2b04 	ldr.w	r2, [r1], #4
  40945c:	458e      	cmp	lr, r1
  40945e:	fa22 f20c 	lsr.w	r2, r2, ip
  409462:	d8f3      	bhi.n	40944c <__lshift+0x5c>
  409464:	601a      	str	r2, [r3, #0]
  409466:	b10a      	cbz	r2, 40946c <__lshift+0x7c>
  409468:	f108 0502 	add.w	r5, r8, #2
  40946c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40946e:	6872      	ldr	r2, [r6, #4]
  409470:	3d01      	subs	r5, #1
  409472:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409476:	6105      	str	r5, [r0, #16]
  409478:	6031      	str	r1, [r6, #0]
  40947a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40947e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409482:	3b04      	subs	r3, #4
  409484:	f851 2b04 	ldr.w	r2, [r1], #4
  409488:	f843 2f04 	str.w	r2, [r3, #4]!
  40948c:	458e      	cmp	lr, r1
  40948e:	d8f9      	bhi.n	409484 <__lshift+0x94>
  409490:	e7ec      	b.n	40946c <__lshift+0x7c>
  409492:	bf00      	nop

00409494 <__mcmp>:
  409494:	b430      	push	{r4, r5}
  409496:	690b      	ldr	r3, [r1, #16]
  409498:	4605      	mov	r5, r0
  40949a:	6900      	ldr	r0, [r0, #16]
  40949c:	1ac0      	subs	r0, r0, r3
  40949e:	d10f      	bne.n	4094c0 <__mcmp+0x2c>
  4094a0:	009b      	lsls	r3, r3, #2
  4094a2:	3514      	adds	r5, #20
  4094a4:	3114      	adds	r1, #20
  4094a6:	4419      	add	r1, r3
  4094a8:	442b      	add	r3, r5
  4094aa:	e001      	b.n	4094b0 <__mcmp+0x1c>
  4094ac:	429d      	cmp	r5, r3
  4094ae:	d207      	bcs.n	4094c0 <__mcmp+0x2c>
  4094b0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4094b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4094b8:	4294      	cmp	r4, r2
  4094ba:	d0f7      	beq.n	4094ac <__mcmp+0x18>
  4094bc:	d302      	bcc.n	4094c4 <__mcmp+0x30>
  4094be:	2001      	movs	r0, #1
  4094c0:	bc30      	pop	{r4, r5}
  4094c2:	4770      	bx	lr
  4094c4:	f04f 30ff 	mov.w	r0, #4294967295
  4094c8:	e7fa      	b.n	4094c0 <__mcmp+0x2c>
  4094ca:	bf00      	nop

004094cc <__mdiff>:
  4094cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4094d0:	690f      	ldr	r7, [r1, #16]
  4094d2:	460e      	mov	r6, r1
  4094d4:	6911      	ldr	r1, [r2, #16]
  4094d6:	1a7f      	subs	r7, r7, r1
  4094d8:	2f00      	cmp	r7, #0
  4094da:	4690      	mov	r8, r2
  4094dc:	d117      	bne.n	40950e <__mdiff+0x42>
  4094de:	0089      	lsls	r1, r1, #2
  4094e0:	f106 0514 	add.w	r5, r6, #20
  4094e4:	f102 0e14 	add.w	lr, r2, #20
  4094e8:	186b      	adds	r3, r5, r1
  4094ea:	4471      	add	r1, lr
  4094ec:	e001      	b.n	4094f2 <__mdiff+0x26>
  4094ee:	429d      	cmp	r5, r3
  4094f0:	d25c      	bcs.n	4095ac <__mdiff+0xe0>
  4094f2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4094f6:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4094fa:	42a2      	cmp	r2, r4
  4094fc:	d0f7      	beq.n	4094ee <__mdiff+0x22>
  4094fe:	d25e      	bcs.n	4095be <__mdiff+0xf2>
  409500:	4633      	mov	r3, r6
  409502:	462c      	mov	r4, r5
  409504:	4646      	mov	r6, r8
  409506:	4675      	mov	r5, lr
  409508:	4698      	mov	r8, r3
  40950a:	2701      	movs	r7, #1
  40950c:	e005      	b.n	40951a <__mdiff+0x4e>
  40950e:	db58      	blt.n	4095c2 <__mdiff+0xf6>
  409510:	f106 0514 	add.w	r5, r6, #20
  409514:	f108 0414 	add.w	r4, r8, #20
  409518:	2700      	movs	r7, #0
  40951a:	6871      	ldr	r1, [r6, #4]
  40951c:	f7ff fdbc 	bl	409098 <_Balloc>
  409520:	f8d8 3010 	ldr.w	r3, [r8, #16]
  409524:	6936      	ldr	r6, [r6, #16]
  409526:	60c7      	str	r7, [r0, #12]
  409528:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40952c:	46a6      	mov	lr, r4
  40952e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  409532:	f100 0414 	add.w	r4, r0, #20
  409536:	2300      	movs	r3, #0
  409538:	f85e 1b04 	ldr.w	r1, [lr], #4
  40953c:	f855 8b04 	ldr.w	r8, [r5], #4
  409540:	b28a      	uxth	r2, r1
  409542:	fa13 f388 	uxtah	r3, r3, r8
  409546:	0c09      	lsrs	r1, r1, #16
  409548:	1a9a      	subs	r2, r3, r2
  40954a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40954e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  409552:	b292      	uxth	r2, r2
  409554:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  409558:	45f4      	cmp	ip, lr
  40955a:	f844 2b04 	str.w	r2, [r4], #4
  40955e:	ea4f 4323 	mov.w	r3, r3, asr #16
  409562:	d8e9      	bhi.n	409538 <__mdiff+0x6c>
  409564:	42af      	cmp	r7, r5
  409566:	d917      	bls.n	409598 <__mdiff+0xcc>
  409568:	46a4      	mov	ip, r4
  40956a:	46ae      	mov	lr, r5
  40956c:	f85e 2b04 	ldr.w	r2, [lr], #4
  409570:	fa13 f382 	uxtah	r3, r3, r2
  409574:	1419      	asrs	r1, r3, #16
  409576:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40957a:	b29b      	uxth	r3, r3
  40957c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  409580:	4577      	cmp	r7, lr
  409582:	f84c 2b04 	str.w	r2, [ip], #4
  409586:	ea4f 4321 	mov.w	r3, r1, asr #16
  40958a:	d8ef      	bhi.n	40956c <__mdiff+0xa0>
  40958c:	43ed      	mvns	r5, r5
  40958e:	442f      	add	r7, r5
  409590:	f027 0703 	bic.w	r7, r7, #3
  409594:	3704      	adds	r7, #4
  409596:	443c      	add	r4, r7
  409598:	3c04      	subs	r4, #4
  40959a:	b922      	cbnz	r2, 4095a6 <__mdiff+0xda>
  40959c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4095a0:	3e01      	subs	r6, #1
  4095a2:	2b00      	cmp	r3, #0
  4095a4:	d0fa      	beq.n	40959c <__mdiff+0xd0>
  4095a6:	6106      	str	r6, [r0, #16]
  4095a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4095ac:	2100      	movs	r1, #0
  4095ae:	f7ff fd73 	bl	409098 <_Balloc>
  4095b2:	2201      	movs	r2, #1
  4095b4:	2300      	movs	r3, #0
  4095b6:	6102      	str	r2, [r0, #16]
  4095b8:	6143      	str	r3, [r0, #20]
  4095ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4095be:	4674      	mov	r4, lr
  4095c0:	e7ab      	b.n	40951a <__mdiff+0x4e>
  4095c2:	4633      	mov	r3, r6
  4095c4:	f106 0414 	add.w	r4, r6, #20
  4095c8:	f102 0514 	add.w	r5, r2, #20
  4095cc:	4616      	mov	r6, r2
  4095ce:	2701      	movs	r7, #1
  4095d0:	4698      	mov	r8, r3
  4095d2:	e7a2      	b.n	40951a <__mdiff+0x4e>

004095d4 <__d2b>:
  4095d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4095d8:	b082      	sub	sp, #8
  4095da:	2101      	movs	r1, #1
  4095dc:	461c      	mov	r4, r3
  4095de:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4095e2:	4615      	mov	r5, r2
  4095e4:	9e08      	ldr	r6, [sp, #32]
  4095e6:	f7ff fd57 	bl	409098 <_Balloc>
  4095ea:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4095ee:	4680      	mov	r8, r0
  4095f0:	b10f      	cbz	r7, 4095f6 <__d2b+0x22>
  4095f2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4095f6:	9401      	str	r4, [sp, #4]
  4095f8:	b31d      	cbz	r5, 409642 <__d2b+0x6e>
  4095fa:	a802      	add	r0, sp, #8
  4095fc:	f840 5d08 	str.w	r5, [r0, #-8]!
  409600:	f7ff fdda 	bl	4091b8 <__lo0bits>
  409604:	2800      	cmp	r0, #0
  409606:	d134      	bne.n	409672 <__d2b+0x9e>
  409608:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40960c:	f8c8 2014 	str.w	r2, [r8, #20]
  409610:	2b00      	cmp	r3, #0
  409612:	bf0c      	ite	eq
  409614:	2101      	moveq	r1, #1
  409616:	2102      	movne	r1, #2
  409618:	f8c8 3018 	str.w	r3, [r8, #24]
  40961c:	f8c8 1010 	str.w	r1, [r8, #16]
  409620:	b9df      	cbnz	r7, 40965a <__d2b+0x86>
  409622:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  409626:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40962a:	6030      	str	r0, [r6, #0]
  40962c:	6918      	ldr	r0, [r3, #16]
  40962e:	f7ff fda3 	bl	409178 <__hi0bits>
  409632:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409634:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  409638:	6018      	str	r0, [r3, #0]
  40963a:	4640      	mov	r0, r8
  40963c:	b002      	add	sp, #8
  40963e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409642:	a801      	add	r0, sp, #4
  409644:	f7ff fdb8 	bl	4091b8 <__lo0bits>
  409648:	9b01      	ldr	r3, [sp, #4]
  40964a:	f8c8 3014 	str.w	r3, [r8, #20]
  40964e:	2101      	movs	r1, #1
  409650:	3020      	adds	r0, #32
  409652:	f8c8 1010 	str.w	r1, [r8, #16]
  409656:	2f00      	cmp	r7, #0
  409658:	d0e3      	beq.n	409622 <__d2b+0x4e>
  40965a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40965c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  409660:	4407      	add	r7, r0
  409662:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  409666:	6037      	str	r7, [r6, #0]
  409668:	6018      	str	r0, [r3, #0]
  40966a:	4640      	mov	r0, r8
  40966c:	b002      	add	sp, #8
  40966e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409672:	e89d 000a 	ldmia.w	sp, {r1, r3}
  409676:	f1c0 0220 	rsb	r2, r0, #32
  40967a:	fa03 f202 	lsl.w	r2, r3, r2
  40967e:	430a      	orrs	r2, r1
  409680:	40c3      	lsrs	r3, r0
  409682:	9301      	str	r3, [sp, #4]
  409684:	f8c8 2014 	str.w	r2, [r8, #20]
  409688:	e7c2      	b.n	409610 <__d2b+0x3c>
  40968a:	bf00      	nop

0040968c <_realloc_r>:
  40968c:	2900      	cmp	r1, #0
  40968e:	f000 8095 	beq.w	4097bc <_realloc_r+0x130>
  409692:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409696:	460d      	mov	r5, r1
  409698:	4616      	mov	r6, r2
  40969a:	b083      	sub	sp, #12
  40969c:	4680      	mov	r8, r0
  40969e:	f106 070b 	add.w	r7, r6, #11
  4096a2:	f7fb fc25 	bl	404ef0 <__malloc_lock>
  4096a6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4096aa:	2f16      	cmp	r7, #22
  4096ac:	f02e 0403 	bic.w	r4, lr, #3
  4096b0:	f1a5 0908 	sub.w	r9, r5, #8
  4096b4:	d83c      	bhi.n	409730 <_realloc_r+0xa4>
  4096b6:	2210      	movs	r2, #16
  4096b8:	4617      	mov	r7, r2
  4096ba:	42be      	cmp	r6, r7
  4096bc:	d83d      	bhi.n	40973a <_realloc_r+0xae>
  4096be:	4294      	cmp	r4, r2
  4096c0:	da43      	bge.n	40974a <_realloc_r+0xbe>
  4096c2:	4bc4      	ldr	r3, [pc, #784]	; (4099d4 <_realloc_r+0x348>)
  4096c4:	6899      	ldr	r1, [r3, #8]
  4096c6:	eb09 0004 	add.w	r0, r9, r4
  4096ca:	4288      	cmp	r0, r1
  4096cc:	f000 80b4 	beq.w	409838 <_realloc_r+0x1ac>
  4096d0:	6843      	ldr	r3, [r0, #4]
  4096d2:	f023 0101 	bic.w	r1, r3, #1
  4096d6:	4401      	add	r1, r0
  4096d8:	6849      	ldr	r1, [r1, #4]
  4096da:	07c9      	lsls	r1, r1, #31
  4096dc:	d54c      	bpl.n	409778 <_realloc_r+0xec>
  4096de:	f01e 0f01 	tst.w	lr, #1
  4096e2:	f000 809b 	beq.w	40981c <_realloc_r+0x190>
  4096e6:	4631      	mov	r1, r6
  4096e8:	4640      	mov	r0, r8
  4096ea:	f7fb f869 	bl	4047c0 <_malloc_r>
  4096ee:	4606      	mov	r6, r0
  4096f0:	2800      	cmp	r0, #0
  4096f2:	d03a      	beq.n	40976a <_realloc_r+0xde>
  4096f4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4096f8:	f023 0301 	bic.w	r3, r3, #1
  4096fc:	444b      	add	r3, r9
  4096fe:	f1a0 0208 	sub.w	r2, r0, #8
  409702:	429a      	cmp	r2, r3
  409704:	f000 8121 	beq.w	40994a <_realloc_r+0x2be>
  409708:	1f22      	subs	r2, r4, #4
  40970a:	2a24      	cmp	r2, #36	; 0x24
  40970c:	f200 8107 	bhi.w	40991e <_realloc_r+0x292>
  409710:	2a13      	cmp	r2, #19
  409712:	f200 80db 	bhi.w	4098cc <_realloc_r+0x240>
  409716:	4603      	mov	r3, r0
  409718:	462a      	mov	r2, r5
  40971a:	6811      	ldr	r1, [r2, #0]
  40971c:	6019      	str	r1, [r3, #0]
  40971e:	6851      	ldr	r1, [r2, #4]
  409720:	6059      	str	r1, [r3, #4]
  409722:	6892      	ldr	r2, [r2, #8]
  409724:	609a      	str	r2, [r3, #8]
  409726:	4629      	mov	r1, r5
  409728:	4640      	mov	r0, r8
  40972a:	f7ff f8c1 	bl	4088b0 <_free_r>
  40972e:	e01c      	b.n	40976a <_realloc_r+0xde>
  409730:	f027 0707 	bic.w	r7, r7, #7
  409734:	2f00      	cmp	r7, #0
  409736:	463a      	mov	r2, r7
  409738:	dabf      	bge.n	4096ba <_realloc_r+0x2e>
  40973a:	2600      	movs	r6, #0
  40973c:	230c      	movs	r3, #12
  40973e:	4630      	mov	r0, r6
  409740:	f8c8 3000 	str.w	r3, [r8]
  409744:	b003      	add	sp, #12
  409746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40974a:	462e      	mov	r6, r5
  40974c:	1be3      	subs	r3, r4, r7
  40974e:	2b0f      	cmp	r3, #15
  409750:	d81e      	bhi.n	409790 <_realloc_r+0x104>
  409752:	f8d9 3004 	ldr.w	r3, [r9, #4]
  409756:	f003 0301 	and.w	r3, r3, #1
  40975a:	4323      	orrs	r3, r4
  40975c:	444c      	add	r4, r9
  40975e:	f8c9 3004 	str.w	r3, [r9, #4]
  409762:	6863      	ldr	r3, [r4, #4]
  409764:	f043 0301 	orr.w	r3, r3, #1
  409768:	6063      	str	r3, [r4, #4]
  40976a:	4640      	mov	r0, r8
  40976c:	f7fb fbc6 	bl	404efc <__malloc_unlock>
  409770:	4630      	mov	r0, r6
  409772:	b003      	add	sp, #12
  409774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409778:	f023 0303 	bic.w	r3, r3, #3
  40977c:	18e1      	adds	r1, r4, r3
  40977e:	4291      	cmp	r1, r2
  409780:	db1f      	blt.n	4097c2 <_realloc_r+0x136>
  409782:	68c3      	ldr	r3, [r0, #12]
  409784:	6882      	ldr	r2, [r0, #8]
  409786:	462e      	mov	r6, r5
  409788:	60d3      	str	r3, [r2, #12]
  40978a:	460c      	mov	r4, r1
  40978c:	609a      	str	r2, [r3, #8]
  40978e:	e7dd      	b.n	40974c <_realloc_r+0xc0>
  409790:	f8d9 2004 	ldr.w	r2, [r9, #4]
  409794:	eb09 0107 	add.w	r1, r9, r7
  409798:	f002 0201 	and.w	r2, r2, #1
  40979c:	444c      	add	r4, r9
  40979e:	f043 0301 	orr.w	r3, r3, #1
  4097a2:	4317      	orrs	r7, r2
  4097a4:	f8c9 7004 	str.w	r7, [r9, #4]
  4097a8:	604b      	str	r3, [r1, #4]
  4097aa:	6863      	ldr	r3, [r4, #4]
  4097ac:	f043 0301 	orr.w	r3, r3, #1
  4097b0:	3108      	adds	r1, #8
  4097b2:	6063      	str	r3, [r4, #4]
  4097b4:	4640      	mov	r0, r8
  4097b6:	f7ff f87b 	bl	4088b0 <_free_r>
  4097ba:	e7d6      	b.n	40976a <_realloc_r+0xde>
  4097bc:	4611      	mov	r1, r2
  4097be:	f7fa bfff 	b.w	4047c0 <_malloc_r>
  4097c2:	f01e 0f01 	tst.w	lr, #1
  4097c6:	d18e      	bne.n	4096e6 <_realloc_r+0x5a>
  4097c8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4097cc:	eba9 0a01 	sub.w	sl, r9, r1
  4097d0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4097d4:	f021 0103 	bic.w	r1, r1, #3
  4097d8:	440b      	add	r3, r1
  4097da:	4423      	add	r3, r4
  4097dc:	4293      	cmp	r3, r2
  4097de:	db25      	blt.n	40982c <_realloc_r+0x1a0>
  4097e0:	68c2      	ldr	r2, [r0, #12]
  4097e2:	6881      	ldr	r1, [r0, #8]
  4097e4:	4656      	mov	r6, sl
  4097e6:	60ca      	str	r2, [r1, #12]
  4097e8:	6091      	str	r1, [r2, #8]
  4097ea:	f8da 100c 	ldr.w	r1, [sl, #12]
  4097ee:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4097f2:	1f22      	subs	r2, r4, #4
  4097f4:	2a24      	cmp	r2, #36	; 0x24
  4097f6:	60c1      	str	r1, [r0, #12]
  4097f8:	6088      	str	r0, [r1, #8]
  4097fa:	f200 8094 	bhi.w	409926 <_realloc_r+0x29a>
  4097fe:	2a13      	cmp	r2, #19
  409800:	d96f      	bls.n	4098e2 <_realloc_r+0x256>
  409802:	6829      	ldr	r1, [r5, #0]
  409804:	f8ca 1008 	str.w	r1, [sl, #8]
  409808:	6869      	ldr	r1, [r5, #4]
  40980a:	f8ca 100c 	str.w	r1, [sl, #12]
  40980e:	2a1b      	cmp	r2, #27
  409810:	f200 80a2 	bhi.w	409958 <_realloc_r+0x2cc>
  409814:	3508      	adds	r5, #8
  409816:	f10a 0210 	add.w	r2, sl, #16
  40981a:	e063      	b.n	4098e4 <_realloc_r+0x258>
  40981c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  409820:	eba9 0a03 	sub.w	sl, r9, r3
  409824:	f8da 1004 	ldr.w	r1, [sl, #4]
  409828:	f021 0103 	bic.w	r1, r1, #3
  40982c:	1863      	adds	r3, r4, r1
  40982e:	4293      	cmp	r3, r2
  409830:	f6ff af59 	blt.w	4096e6 <_realloc_r+0x5a>
  409834:	4656      	mov	r6, sl
  409836:	e7d8      	b.n	4097ea <_realloc_r+0x15e>
  409838:	6841      	ldr	r1, [r0, #4]
  40983a:	f021 0b03 	bic.w	fp, r1, #3
  40983e:	44a3      	add	fp, r4
  409840:	f107 0010 	add.w	r0, r7, #16
  409844:	4583      	cmp	fp, r0
  409846:	da56      	bge.n	4098f6 <_realloc_r+0x26a>
  409848:	f01e 0f01 	tst.w	lr, #1
  40984c:	f47f af4b 	bne.w	4096e6 <_realloc_r+0x5a>
  409850:	f855 1c08 	ldr.w	r1, [r5, #-8]
  409854:	eba9 0a01 	sub.w	sl, r9, r1
  409858:	f8da 1004 	ldr.w	r1, [sl, #4]
  40985c:	f021 0103 	bic.w	r1, r1, #3
  409860:	448b      	add	fp, r1
  409862:	4558      	cmp	r0, fp
  409864:	dce2      	bgt.n	40982c <_realloc_r+0x1a0>
  409866:	4656      	mov	r6, sl
  409868:	f8da 100c 	ldr.w	r1, [sl, #12]
  40986c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  409870:	1f22      	subs	r2, r4, #4
  409872:	2a24      	cmp	r2, #36	; 0x24
  409874:	60c1      	str	r1, [r0, #12]
  409876:	6088      	str	r0, [r1, #8]
  409878:	f200 808f 	bhi.w	40999a <_realloc_r+0x30e>
  40987c:	2a13      	cmp	r2, #19
  40987e:	f240 808a 	bls.w	409996 <_realloc_r+0x30a>
  409882:	6829      	ldr	r1, [r5, #0]
  409884:	f8ca 1008 	str.w	r1, [sl, #8]
  409888:	6869      	ldr	r1, [r5, #4]
  40988a:	f8ca 100c 	str.w	r1, [sl, #12]
  40988e:	2a1b      	cmp	r2, #27
  409890:	f200 808a 	bhi.w	4099a8 <_realloc_r+0x31c>
  409894:	3508      	adds	r5, #8
  409896:	f10a 0210 	add.w	r2, sl, #16
  40989a:	6829      	ldr	r1, [r5, #0]
  40989c:	6011      	str	r1, [r2, #0]
  40989e:	6869      	ldr	r1, [r5, #4]
  4098a0:	6051      	str	r1, [r2, #4]
  4098a2:	68a9      	ldr	r1, [r5, #8]
  4098a4:	6091      	str	r1, [r2, #8]
  4098a6:	eb0a 0107 	add.w	r1, sl, r7
  4098aa:	ebab 0207 	sub.w	r2, fp, r7
  4098ae:	f042 0201 	orr.w	r2, r2, #1
  4098b2:	6099      	str	r1, [r3, #8]
  4098b4:	604a      	str	r2, [r1, #4]
  4098b6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4098ba:	f003 0301 	and.w	r3, r3, #1
  4098be:	431f      	orrs	r7, r3
  4098c0:	4640      	mov	r0, r8
  4098c2:	f8ca 7004 	str.w	r7, [sl, #4]
  4098c6:	f7fb fb19 	bl	404efc <__malloc_unlock>
  4098ca:	e751      	b.n	409770 <_realloc_r+0xe4>
  4098cc:	682b      	ldr	r3, [r5, #0]
  4098ce:	6003      	str	r3, [r0, #0]
  4098d0:	686b      	ldr	r3, [r5, #4]
  4098d2:	6043      	str	r3, [r0, #4]
  4098d4:	2a1b      	cmp	r2, #27
  4098d6:	d82d      	bhi.n	409934 <_realloc_r+0x2a8>
  4098d8:	f100 0308 	add.w	r3, r0, #8
  4098dc:	f105 0208 	add.w	r2, r5, #8
  4098e0:	e71b      	b.n	40971a <_realloc_r+0x8e>
  4098e2:	4632      	mov	r2, r6
  4098e4:	6829      	ldr	r1, [r5, #0]
  4098e6:	6011      	str	r1, [r2, #0]
  4098e8:	6869      	ldr	r1, [r5, #4]
  4098ea:	6051      	str	r1, [r2, #4]
  4098ec:	68a9      	ldr	r1, [r5, #8]
  4098ee:	6091      	str	r1, [r2, #8]
  4098f0:	461c      	mov	r4, r3
  4098f2:	46d1      	mov	r9, sl
  4098f4:	e72a      	b.n	40974c <_realloc_r+0xc0>
  4098f6:	eb09 0107 	add.w	r1, r9, r7
  4098fa:	ebab 0b07 	sub.w	fp, fp, r7
  4098fe:	f04b 0201 	orr.w	r2, fp, #1
  409902:	6099      	str	r1, [r3, #8]
  409904:	604a      	str	r2, [r1, #4]
  409906:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40990a:	f003 0301 	and.w	r3, r3, #1
  40990e:	431f      	orrs	r7, r3
  409910:	4640      	mov	r0, r8
  409912:	f845 7c04 	str.w	r7, [r5, #-4]
  409916:	f7fb faf1 	bl	404efc <__malloc_unlock>
  40991a:	462e      	mov	r6, r5
  40991c:	e728      	b.n	409770 <_realloc_r+0xe4>
  40991e:	4629      	mov	r1, r5
  409920:	f7ff fb56 	bl	408fd0 <memmove>
  409924:	e6ff      	b.n	409726 <_realloc_r+0x9a>
  409926:	4629      	mov	r1, r5
  409928:	4630      	mov	r0, r6
  40992a:	461c      	mov	r4, r3
  40992c:	46d1      	mov	r9, sl
  40992e:	f7ff fb4f 	bl	408fd0 <memmove>
  409932:	e70b      	b.n	40974c <_realloc_r+0xc0>
  409934:	68ab      	ldr	r3, [r5, #8]
  409936:	6083      	str	r3, [r0, #8]
  409938:	68eb      	ldr	r3, [r5, #12]
  40993a:	60c3      	str	r3, [r0, #12]
  40993c:	2a24      	cmp	r2, #36	; 0x24
  40993e:	d017      	beq.n	409970 <_realloc_r+0x2e4>
  409940:	f100 0310 	add.w	r3, r0, #16
  409944:	f105 0210 	add.w	r2, r5, #16
  409948:	e6e7      	b.n	40971a <_realloc_r+0x8e>
  40994a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40994e:	f023 0303 	bic.w	r3, r3, #3
  409952:	441c      	add	r4, r3
  409954:	462e      	mov	r6, r5
  409956:	e6f9      	b.n	40974c <_realloc_r+0xc0>
  409958:	68a9      	ldr	r1, [r5, #8]
  40995a:	f8ca 1010 	str.w	r1, [sl, #16]
  40995e:	68e9      	ldr	r1, [r5, #12]
  409960:	f8ca 1014 	str.w	r1, [sl, #20]
  409964:	2a24      	cmp	r2, #36	; 0x24
  409966:	d00c      	beq.n	409982 <_realloc_r+0x2f6>
  409968:	3510      	adds	r5, #16
  40996a:	f10a 0218 	add.w	r2, sl, #24
  40996e:	e7b9      	b.n	4098e4 <_realloc_r+0x258>
  409970:	692b      	ldr	r3, [r5, #16]
  409972:	6103      	str	r3, [r0, #16]
  409974:	696b      	ldr	r3, [r5, #20]
  409976:	6143      	str	r3, [r0, #20]
  409978:	f105 0218 	add.w	r2, r5, #24
  40997c:	f100 0318 	add.w	r3, r0, #24
  409980:	e6cb      	b.n	40971a <_realloc_r+0x8e>
  409982:	692a      	ldr	r2, [r5, #16]
  409984:	f8ca 2018 	str.w	r2, [sl, #24]
  409988:	696a      	ldr	r2, [r5, #20]
  40998a:	f8ca 201c 	str.w	r2, [sl, #28]
  40998e:	3518      	adds	r5, #24
  409990:	f10a 0220 	add.w	r2, sl, #32
  409994:	e7a6      	b.n	4098e4 <_realloc_r+0x258>
  409996:	4632      	mov	r2, r6
  409998:	e77f      	b.n	40989a <_realloc_r+0x20e>
  40999a:	4629      	mov	r1, r5
  40999c:	4630      	mov	r0, r6
  40999e:	9301      	str	r3, [sp, #4]
  4099a0:	f7ff fb16 	bl	408fd0 <memmove>
  4099a4:	9b01      	ldr	r3, [sp, #4]
  4099a6:	e77e      	b.n	4098a6 <_realloc_r+0x21a>
  4099a8:	68a9      	ldr	r1, [r5, #8]
  4099aa:	f8ca 1010 	str.w	r1, [sl, #16]
  4099ae:	68e9      	ldr	r1, [r5, #12]
  4099b0:	f8ca 1014 	str.w	r1, [sl, #20]
  4099b4:	2a24      	cmp	r2, #36	; 0x24
  4099b6:	d003      	beq.n	4099c0 <_realloc_r+0x334>
  4099b8:	3510      	adds	r5, #16
  4099ba:	f10a 0218 	add.w	r2, sl, #24
  4099be:	e76c      	b.n	40989a <_realloc_r+0x20e>
  4099c0:	692a      	ldr	r2, [r5, #16]
  4099c2:	f8ca 2018 	str.w	r2, [sl, #24]
  4099c6:	696a      	ldr	r2, [r5, #20]
  4099c8:	f8ca 201c 	str.w	r2, [sl, #28]
  4099cc:	3518      	adds	r5, #24
  4099ce:	f10a 0220 	add.w	r2, sl, #32
  4099d2:	e762      	b.n	40989a <_realloc_r+0x20e>
  4099d4:	20400450 	.word	0x20400450

004099d8 <__sread>:
  4099d8:	b510      	push	{r4, lr}
  4099da:	460c      	mov	r4, r1
  4099dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4099e0:	f000 faa4 	bl	409f2c <_read_r>
  4099e4:	2800      	cmp	r0, #0
  4099e6:	db03      	blt.n	4099f0 <__sread+0x18>
  4099e8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4099ea:	4403      	add	r3, r0
  4099ec:	6523      	str	r3, [r4, #80]	; 0x50
  4099ee:	bd10      	pop	{r4, pc}
  4099f0:	89a3      	ldrh	r3, [r4, #12]
  4099f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4099f6:	81a3      	strh	r3, [r4, #12]
  4099f8:	bd10      	pop	{r4, pc}
  4099fa:	bf00      	nop

004099fc <__swrite>:
  4099fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409a00:	4616      	mov	r6, r2
  409a02:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  409a06:	461f      	mov	r7, r3
  409a08:	05d3      	lsls	r3, r2, #23
  409a0a:	460c      	mov	r4, r1
  409a0c:	4605      	mov	r5, r0
  409a0e:	d507      	bpl.n	409a20 <__swrite+0x24>
  409a10:	2200      	movs	r2, #0
  409a12:	2302      	movs	r3, #2
  409a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409a18:	f000 fa72 	bl	409f00 <_lseek_r>
  409a1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409a20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409a24:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  409a28:	81a2      	strh	r2, [r4, #12]
  409a2a:	463b      	mov	r3, r7
  409a2c:	4632      	mov	r2, r6
  409a2e:	4628      	mov	r0, r5
  409a30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409a34:	f000 b922 	b.w	409c7c <_write_r>

00409a38 <__sseek>:
  409a38:	b510      	push	{r4, lr}
  409a3a:	460c      	mov	r4, r1
  409a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409a40:	f000 fa5e 	bl	409f00 <_lseek_r>
  409a44:	89a3      	ldrh	r3, [r4, #12]
  409a46:	1c42      	adds	r2, r0, #1
  409a48:	bf0e      	itee	eq
  409a4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  409a4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  409a52:	6520      	strne	r0, [r4, #80]	; 0x50
  409a54:	81a3      	strh	r3, [r4, #12]
  409a56:	bd10      	pop	{r4, pc}

00409a58 <__sclose>:
  409a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409a5c:	f000 b9b6 	b.w	409dcc <_close_r>

00409a60 <__ssprint_r>:
  409a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409a64:	6893      	ldr	r3, [r2, #8]
  409a66:	b083      	sub	sp, #12
  409a68:	4690      	mov	r8, r2
  409a6a:	2b00      	cmp	r3, #0
  409a6c:	d070      	beq.n	409b50 <__ssprint_r+0xf0>
  409a6e:	4682      	mov	sl, r0
  409a70:	460c      	mov	r4, r1
  409a72:	6817      	ldr	r7, [r2, #0]
  409a74:	688d      	ldr	r5, [r1, #8]
  409a76:	6808      	ldr	r0, [r1, #0]
  409a78:	e042      	b.n	409b00 <__ssprint_r+0xa0>
  409a7a:	89a3      	ldrh	r3, [r4, #12]
  409a7c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  409a80:	d02e      	beq.n	409ae0 <__ssprint_r+0x80>
  409a82:	6965      	ldr	r5, [r4, #20]
  409a84:	6921      	ldr	r1, [r4, #16]
  409a86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  409a8a:	eba0 0b01 	sub.w	fp, r0, r1
  409a8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  409a92:	f10b 0001 	add.w	r0, fp, #1
  409a96:	106d      	asrs	r5, r5, #1
  409a98:	4430      	add	r0, r6
  409a9a:	42a8      	cmp	r0, r5
  409a9c:	462a      	mov	r2, r5
  409a9e:	bf84      	itt	hi
  409aa0:	4605      	movhi	r5, r0
  409aa2:	462a      	movhi	r2, r5
  409aa4:	055b      	lsls	r3, r3, #21
  409aa6:	d538      	bpl.n	409b1a <__ssprint_r+0xba>
  409aa8:	4611      	mov	r1, r2
  409aaa:	4650      	mov	r0, sl
  409aac:	f7fa fe88 	bl	4047c0 <_malloc_r>
  409ab0:	2800      	cmp	r0, #0
  409ab2:	d03c      	beq.n	409b2e <__ssprint_r+0xce>
  409ab4:	465a      	mov	r2, fp
  409ab6:	6921      	ldr	r1, [r4, #16]
  409ab8:	9001      	str	r0, [sp, #4]
  409aba:	f7fb f931 	bl	404d20 <memcpy>
  409abe:	89a2      	ldrh	r2, [r4, #12]
  409ac0:	9b01      	ldr	r3, [sp, #4]
  409ac2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  409ac6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  409aca:	81a2      	strh	r2, [r4, #12]
  409acc:	eba5 020b 	sub.w	r2, r5, fp
  409ad0:	eb03 000b 	add.w	r0, r3, fp
  409ad4:	6165      	str	r5, [r4, #20]
  409ad6:	6123      	str	r3, [r4, #16]
  409ad8:	6020      	str	r0, [r4, #0]
  409ada:	60a2      	str	r2, [r4, #8]
  409adc:	4635      	mov	r5, r6
  409ade:	46b3      	mov	fp, r6
  409ae0:	465a      	mov	r2, fp
  409ae2:	4649      	mov	r1, r9
  409ae4:	f7ff fa74 	bl	408fd0 <memmove>
  409ae8:	f8d8 3008 	ldr.w	r3, [r8, #8]
  409aec:	68a2      	ldr	r2, [r4, #8]
  409aee:	6820      	ldr	r0, [r4, #0]
  409af0:	1b55      	subs	r5, r2, r5
  409af2:	4458      	add	r0, fp
  409af4:	1b9e      	subs	r6, r3, r6
  409af6:	60a5      	str	r5, [r4, #8]
  409af8:	6020      	str	r0, [r4, #0]
  409afa:	f8c8 6008 	str.w	r6, [r8, #8]
  409afe:	b33e      	cbz	r6, 409b50 <__ssprint_r+0xf0>
  409b00:	687e      	ldr	r6, [r7, #4]
  409b02:	463b      	mov	r3, r7
  409b04:	3708      	adds	r7, #8
  409b06:	2e00      	cmp	r6, #0
  409b08:	d0fa      	beq.n	409b00 <__ssprint_r+0xa0>
  409b0a:	42ae      	cmp	r6, r5
  409b0c:	f8d3 9000 	ldr.w	r9, [r3]
  409b10:	46ab      	mov	fp, r5
  409b12:	d2b2      	bcs.n	409a7a <__ssprint_r+0x1a>
  409b14:	4635      	mov	r5, r6
  409b16:	46b3      	mov	fp, r6
  409b18:	e7e2      	b.n	409ae0 <__ssprint_r+0x80>
  409b1a:	4650      	mov	r0, sl
  409b1c:	f7ff fdb6 	bl	40968c <_realloc_r>
  409b20:	4603      	mov	r3, r0
  409b22:	2800      	cmp	r0, #0
  409b24:	d1d2      	bne.n	409acc <__ssprint_r+0x6c>
  409b26:	6921      	ldr	r1, [r4, #16]
  409b28:	4650      	mov	r0, sl
  409b2a:	f7fe fec1 	bl	4088b0 <_free_r>
  409b2e:	230c      	movs	r3, #12
  409b30:	f8ca 3000 	str.w	r3, [sl]
  409b34:	89a3      	ldrh	r3, [r4, #12]
  409b36:	2200      	movs	r2, #0
  409b38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409b3c:	f04f 30ff 	mov.w	r0, #4294967295
  409b40:	81a3      	strh	r3, [r4, #12]
  409b42:	f8c8 2008 	str.w	r2, [r8, #8]
  409b46:	f8c8 2004 	str.w	r2, [r8, #4]
  409b4a:	b003      	add	sp, #12
  409b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409b50:	2000      	movs	r0, #0
  409b52:	f8c8 0004 	str.w	r0, [r8, #4]
  409b56:	b003      	add	sp, #12
  409b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409b5c <__swbuf_r>:
  409b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409b5e:	460d      	mov	r5, r1
  409b60:	4614      	mov	r4, r2
  409b62:	4606      	mov	r6, r0
  409b64:	b110      	cbz	r0, 409b6c <__swbuf_r+0x10>
  409b66:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409b68:	2b00      	cmp	r3, #0
  409b6a:	d04b      	beq.n	409c04 <__swbuf_r+0xa8>
  409b6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409b70:	69a3      	ldr	r3, [r4, #24]
  409b72:	60a3      	str	r3, [r4, #8]
  409b74:	b291      	uxth	r1, r2
  409b76:	0708      	lsls	r0, r1, #28
  409b78:	d539      	bpl.n	409bee <__swbuf_r+0x92>
  409b7a:	6923      	ldr	r3, [r4, #16]
  409b7c:	2b00      	cmp	r3, #0
  409b7e:	d036      	beq.n	409bee <__swbuf_r+0x92>
  409b80:	b2ed      	uxtb	r5, r5
  409b82:	0489      	lsls	r1, r1, #18
  409b84:	462f      	mov	r7, r5
  409b86:	d515      	bpl.n	409bb4 <__swbuf_r+0x58>
  409b88:	6822      	ldr	r2, [r4, #0]
  409b8a:	6961      	ldr	r1, [r4, #20]
  409b8c:	1ad3      	subs	r3, r2, r3
  409b8e:	428b      	cmp	r3, r1
  409b90:	da1c      	bge.n	409bcc <__swbuf_r+0x70>
  409b92:	3301      	adds	r3, #1
  409b94:	68a1      	ldr	r1, [r4, #8]
  409b96:	1c50      	adds	r0, r2, #1
  409b98:	3901      	subs	r1, #1
  409b9a:	60a1      	str	r1, [r4, #8]
  409b9c:	6020      	str	r0, [r4, #0]
  409b9e:	7015      	strb	r5, [r2, #0]
  409ba0:	6962      	ldr	r2, [r4, #20]
  409ba2:	429a      	cmp	r2, r3
  409ba4:	d01a      	beq.n	409bdc <__swbuf_r+0x80>
  409ba6:	89a3      	ldrh	r3, [r4, #12]
  409ba8:	07db      	lsls	r3, r3, #31
  409baa:	d501      	bpl.n	409bb0 <__swbuf_r+0x54>
  409bac:	2d0a      	cmp	r5, #10
  409bae:	d015      	beq.n	409bdc <__swbuf_r+0x80>
  409bb0:	4638      	mov	r0, r7
  409bb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409bb4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  409bb6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  409bba:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  409bbe:	81a2      	strh	r2, [r4, #12]
  409bc0:	6822      	ldr	r2, [r4, #0]
  409bc2:	6661      	str	r1, [r4, #100]	; 0x64
  409bc4:	6961      	ldr	r1, [r4, #20]
  409bc6:	1ad3      	subs	r3, r2, r3
  409bc8:	428b      	cmp	r3, r1
  409bca:	dbe2      	blt.n	409b92 <__swbuf_r+0x36>
  409bcc:	4621      	mov	r1, r4
  409bce:	4630      	mov	r0, r6
  409bd0:	f7fe fcf0 	bl	4085b4 <_fflush_r>
  409bd4:	b940      	cbnz	r0, 409be8 <__swbuf_r+0x8c>
  409bd6:	6822      	ldr	r2, [r4, #0]
  409bd8:	2301      	movs	r3, #1
  409bda:	e7db      	b.n	409b94 <__swbuf_r+0x38>
  409bdc:	4621      	mov	r1, r4
  409bde:	4630      	mov	r0, r6
  409be0:	f7fe fce8 	bl	4085b4 <_fflush_r>
  409be4:	2800      	cmp	r0, #0
  409be6:	d0e3      	beq.n	409bb0 <__swbuf_r+0x54>
  409be8:	f04f 37ff 	mov.w	r7, #4294967295
  409bec:	e7e0      	b.n	409bb0 <__swbuf_r+0x54>
  409bee:	4621      	mov	r1, r4
  409bf0:	4630      	mov	r0, r6
  409bf2:	f7fd fc0b 	bl	40740c <__swsetup_r>
  409bf6:	2800      	cmp	r0, #0
  409bf8:	d1f6      	bne.n	409be8 <__swbuf_r+0x8c>
  409bfa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409bfe:	6923      	ldr	r3, [r4, #16]
  409c00:	b291      	uxth	r1, r2
  409c02:	e7bd      	b.n	409b80 <__swbuf_r+0x24>
  409c04:	f7fe fd2e 	bl	408664 <__sinit>
  409c08:	e7b0      	b.n	409b6c <__swbuf_r+0x10>
  409c0a:	bf00      	nop

00409c0c <_wcrtomb_r>:
  409c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  409c0e:	4606      	mov	r6, r0
  409c10:	b085      	sub	sp, #20
  409c12:	461f      	mov	r7, r3
  409c14:	b189      	cbz	r1, 409c3a <_wcrtomb_r+0x2e>
  409c16:	4c10      	ldr	r4, [pc, #64]	; (409c58 <_wcrtomb_r+0x4c>)
  409c18:	4d10      	ldr	r5, [pc, #64]	; (409c5c <_wcrtomb_r+0x50>)
  409c1a:	6824      	ldr	r4, [r4, #0]
  409c1c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  409c1e:	2c00      	cmp	r4, #0
  409c20:	bf08      	it	eq
  409c22:	462c      	moveq	r4, r5
  409c24:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  409c28:	47a0      	blx	r4
  409c2a:	1c43      	adds	r3, r0, #1
  409c2c:	d103      	bne.n	409c36 <_wcrtomb_r+0x2a>
  409c2e:	2200      	movs	r2, #0
  409c30:	238a      	movs	r3, #138	; 0x8a
  409c32:	603a      	str	r2, [r7, #0]
  409c34:	6033      	str	r3, [r6, #0]
  409c36:	b005      	add	sp, #20
  409c38:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409c3a:	460c      	mov	r4, r1
  409c3c:	4906      	ldr	r1, [pc, #24]	; (409c58 <_wcrtomb_r+0x4c>)
  409c3e:	4a07      	ldr	r2, [pc, #28]	; (409c5c <_wcrtomb_r+0x50>)
  409c40:	6809      	ldr	r1, [r1, #0]
  409c42:	6b49      	ldr	r1, [r1, #52]	; 0x34
  409c44:	2900      	cmp	r1, #0
  409c46:	bf08      	it	eq
  409c48:	4611      	moveq	r1, r2
  409c4a:	4622      	mov	r2, r4
  409c4c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  409c50:	a901      	add	r1, sp, #4
  409c52:	47a0      	blx	r4
  409c54:	e7e9      	b.n	409c2a <_wcrtomb_r+0x1e>
  409c56:	bf00      	nop
  409c58:	20400020 	.word	0x20400020
  409c5c:	20400864 	.word	0x20400864

00409c60 <__ascii_wctomb>:
  409c60:	b121      	cbz	r1, 409c6c <__ascii_wctomb+0xc>
  409c62:	2aff      	cmp	r2, #255	; 0xff
  409c64:	d804      	bhi.n	409c70 <__ascii_wctomb+0x10>
  409c66:	700a      	strb	r2, [r1, #0]
  409c68:	2001      	movs	r0, #1
  409c6a:	4770      	bx	lr
  409c6c:	4608      	mov	r0, r1
  409c6e:	4770      	bx	lr
  409c70:	238a      	movs	r3, #138	; 0x8a
  409c72:	6003      	str	r3, [r0, #0]
  409c74:	f04f 30ff 	mov.w	r0, #4294967295
  409c78:	4770      	bx	lr
  409c7a:	bf00      	nop

00409c7c <_write_r>:
  409c7c:	b570      	push	{r4, r5, r6, lr}
  409c7e:	460d      	mov	r5, r1
  409c80:	4c08      	ldr	r4, [pc, #32]	; (409ca4 <_write_r+0x28>)
  409c82:	4611      	mov	r1, r2
  409c84:	4606      	mov	r6, r0
  409c86:	461a      	mov	r2, r3
  409c88:	4628      	mov	r0, r5
  409c8a:	2300      	movs	r3, #0
  409c8c:	6023      	str	r3, [r4, #0]
  409c8e:	f7f6 ff65 	bl	400b5c <_write>
  409c92:	1c43      	adds	r3, r0, #1
  409c94:	d000      	beq.n	409c98 <_write_r+0x1c>
  409c96:	bd70      	pop	{r4, r5, r6, pc}
  409c98:	6823      	ldr	r3, [r4, #0]
  409c9a:	2b00      	cmp	r3, #0
  409c9c:	d0fb      	beq.n	409c96 <_write_r+0x1a>
  409c9e:	6033      	str	r3, [r6, #0]
  409ca0:	bd70      	pop	{r4, r5, r6, pc}
  409ca2:	bf00      	nop
  409ca4:	2040cac0 	.word	0x2040cac0

00409ca8 <__register_exitproc>:
  409ca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409cac:	4d2c      	ldr	r5, [pc, #176]	; (409d60 <__register_exitproc+0xb8>)
  409cae:	4606      	mov	r6, r0
  409cb0:	6828      	ldr	r0, [r5, #0]
  409cb2:	4698      	mov	r8, r3
  409cb4:	460f      	mov	r7, r1
  409cb6:	4691      	mov	r9, r2
  409cb8:	f7ff f8a2 	bl	408e00 <__retarget_lock_acquire_recursive>
  409cbc:	4b29      	ldr	r3, [pc, #164]	; (409d64 <__register_exitproc+0xbc>)
  409cbe:	681c      	ldr	r4, [r3, #0]
  409cc0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  409cc4:	2b00      	cmp	r3, #0
  409cc6:	d03e      	beq.n	409d46 <__register_exitproc+0x9e>
  409cc8:	685a      	ldr	r2, [r3, #4]
  409cca:	2a1f      	cmp	r2, #31
  409ccc:	dc1c      	bgt.n	409d08 <__register_exitproc+0x60>
  409cce:	f102 0e01 	add.w	lr, r2, #1
  409cd2:	b176      	cbz	r6, 409cf2 <__register_exitproc+0x4a>
  409cd4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  409cd8:	2401      	movs	r4, #1
  409cda:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  409cde:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  409ce2:	4094      	lsls	r4, r2
  409ce4:	4320      	orrs	r0, r4
  409ce6:	2e02      	cmp	r6, #2
  409ce8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  409cec:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  409cf0:	d023      	beq.n	409d3a <__register_exitproc+0x92>
  409cf2:	3202      	adds	r2, #2
  409cf4:	f8c3 e004 	str.w	lr, [r3, #4]
  409cf8:	6828      	ldr	r0, [r5, #0]
  409cfa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  409cfe:	f7ff f881 	bl	408e04 <__retarget_lock_release_recursive>
  409d02:	2000      	movs	r0, #0
  409d04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409d08:	4b17      	ldr	r3, [pc, #92]	; (409d68 <__register_exitproc+0xc0>)
  409d0a:	b30b      	cbz	r3, 409d50 <__register_exitproc+0xa8>
  409d0c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  409d10:	f7fa fd4e 	bl	4047b0 <malloc>
  409d14:	4603      	mov	r3, r0
  409d16:	b1d8      	cbz	r0, 409d50 <__register_exitproc+0xa8>
  409d18:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  409d1c:	6002      	str	r2, [r0, #0]
  409d1e:	2100      	movs	r1, #0
  409d20:	6041      	str	r1, [r0, #4]
  409d22:	460a      	mov	r2, r1
  409d24:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  409d28:	f04f 0e01 	mov.w	lr, #1
  409d2c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  409d30:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  409d34:	2e00      	cmp	r6, #0
  409d36:	d0dc      	beq.n	409cf2 <__register_exitproc+0x4a>
  409d38:	e7cc      	b.n	409cd4 <__register_exitproc+0x2c>
  409d3a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  409d3e:	430c      	orrs	r4, r1
  409d40:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  409d44:	e7d5      	b.n	409cf2 <__register_exitproc+0x4a>
  409d46:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  409d4a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  409d4e:	e7bb      	b.n	409cc8 <__register_exitproc+0x20>
  409d50:	6828      	ldr	r0, [r5, #0]
  409d52:	f7ff f857 	bl	408e04 <__retarget_lock_release_recursive>
  409d56:	f04f 30ff 	mov.w	r0, #4294967295
  409d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409d5e:	bf00      	nop
  409d60:	20400860 	.word	0x20400860
  409d64:	0040acf8 	.word	0x0040acf8
  409d68:	004047b1 	.word	0x004047b1

00409d6c <_calloc_r>:
  409d6c:	b510      	push	{r4, lr}
  409d6e:	fb02 f101 	mul.w	r1, r2, r1
  409d72:	f7fa fd25 	bl	4047c0 <_malloc_r>
  409d76:	4604      	mov	r4, r0
  409d78:	b1d8      	cbz	r0, 409db2 <_calloc_r+0x46>
  409d7a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409d7e:	f022 0203 	bic.w	r2, r2, #3
  409d82:	3a04      	subs	r2, #4
  409d84:	2a24      	cmp	r2, #36	; 0x24
  409d86:	d818      	bhi.n	409dba <_calloc_r+0x4e>
  409d88:	2a13      	cmp	r2, #19
  409d8a:	d914      	bls.n	409db6 <_calloc_r+0x4a>
  409d8c:	2300      	movs	r3, #0
  409d8e:	2a1b      	cmp	r2, #27
  409d90:	6003      	str	r3, [r0, #0]
  409d92:	6043      	str	r3, [r0, #4]
  409d94:	d916      	bls.n	409dc4 <_calloc_r+0x58>
  409d96:	2a24      	cmp	r2, #36	; 0x24
  409d98:	6083      	str	r3, [r0, #8]
  409d9a:	60c3      	str	r3, [r0, #12]
  409d9c:	bf11      	iteee	ne
  409d9e:	f100 0210 	addne.w	r2, r0, #16
  409da2:	6103      	streq	r3, [r0, #16]
  409da4:	6143      	streq	r3, [r0, #20]
  409da6:	f100 0218 	addeq.w	r2, r0, #24
  409daa:	2300      	movs	r3, #0
  409dac:	6013      	str	r3, [r2, #0]
  409dae:	6053      	str	r3, [r2, #4]
  409db0:	6093      	str	r3, [r2, #8]
  409db2:	4620      	mov	r0, r4
  409db4:	bd10      	pop	{r4, pc}
  409db6:	4602      	mov	r2, r0
  409db8:	e7f7      	b.n	409daa <_calloc_r+0x3e>
  409dba:	2100      	movs	r1, #0
  409dbc:	f7fb f84a 	bl	404e54 <memset>
  409dc0:	4620      	mov	r0, r4
  409dc2:	bd10      	pop	{r4, pc}
  409dc4:	f100 0208 	add.w	r2, r0, #8
  409dc8:	e7ef      	b.n	409daa <_calloc_r+0x3e>
  409dca:	bf00      	nop

00409dcc <_close_r>:
  409dcc:	b538      	push	{r3, r4, r5, lr}
  409dce:	4c07      	ldr	r4, [pc, #28]	; (409dec <_close_r+0x20>)
  409dd0:	2300      	movs	r3, #0
  409dd2:	4605      	mov	r5, r0
  409dd4:	4608      	mov	r0, r1
  409dd6:	6023      	str	r3, [r4, #0]
  409dd8:	f7f8 f964 	bl	4020a4 <_close>
  409ddc:	1c43      	adds	r3, r0, #1
  409dde:	d000      	beq.n	409de2 <_close_r+0x16>
  409de0:	bd38      	pop	{r3, r4, r5, pc}
  409de2:	6823      	ldr	r3, [r4, #0]
  409de4:	2b00      	cmp	r3, #0
  409de6:	d0fb      	beq.n	409de0 <_close_r+0x14>
  409de8:	602b      	str	r3, [r5, #0]
  409dea:	bd38      	pop	{r3, r4, r5, pc}
  409dec:	2040cac0 	.word	0x2040cac0

00409df0 <_fclose_r>:
  409df0:	b570      	push	{r4, r5, r6, lr}
  409df2:	b159      	cbz	r1, 409e0c <_fclose_r+0x1c>
  409df4:	4605      	mov	r5, r0
  409df6:	460c      	mov	r4, r1
  409df8:	b110      	cbz	r0, 409e00 <_fclose_r+0x10>
  409dfa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409dfc:	2b00      	cmp	r3, #0
  409dfe:	d03c      	beq.n	409e7a <_fclose_r+0x8a>
  409e00:	6e63      	ldr	r3, [r4, #100]	; 0x64
  409e02:	07d8      	lsls	r0, r3, #31
  409e04:	d505      	bpl.n	409e12 <_fclose_r+0x22>
  409e06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409e0a:	b92b      	cbnz	r3, 409e18 <_fclose_r+0x28>
  409e0c:	2600      	movs	r6, #0
  409e0e:	4630      	mov	r0, r6
  409e10:	bd70      	pop	{r4, r5, r6, pc}
  409e12:	89a3      	ldrh	r3, [r4, #12]
  409e14:	0599      	lsls	r1, r3, #22
  409e16:	d53c      	bpl.n	409e92 <_fclose_r+0xa2>
  409e18:	4621      	mov	r1, r4
  409e1a:	4628      	mov	r0, r5
  409e1c:	f7fe fb2a 	bl	408474 <__sflush_r>
  409e20:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  409e22:	4606      	mov	r6, r0
  409e24:	b133      	cbz	r3, 409e34 <_fclose_r+0x44>
  409e26:	69e1      	ldr	r1, [r4, #28]
  409e28:	4628      	mov	r0, r5
  409e2a:	4798      	blx	r3
  409e2c:	2800      	cmp	r0, #0
  409e2e:	bfb8      	it	lt
  409e30:	f04f 36ff 	movlt.w	r6, #4294967295
  409e34:	89a3      	ldrh	r3, [r4, #12]
  409e36:	061a      	lsls	r2, r3, #24
  409e38:	d422      	bmi.n	409e80 <_fclose_r+0x90>
  409e3a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  409e3c:	b141      	cbz	r1, 409e50 <_fclose_r+0x60>
  409e3e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  409e42:	4299      	cmp	r1, r3
  409e44:	d002      	beq.n	409e4c <_fclose_r+0x5c>
  409e46:	4628      	mov	r0, r5
  409e48:	f7fe fd32 	bl	4088b0 <_free_r>
  409e4c:	2300      	movs	r3, #0
  409e4e:	6323      	str	r3, [r4, #48]	; 0x30
  409e50:	6c61      	ldr	r1, [r4, #68]	; 0x44
  409e52:	b121      	cbz	r1, 409e5e <_fclose_r+0x6e>
  409e54:	4628      	mov	r0, r5
  409e56:	f7fe fd2b 	bl	4088b0 <_free_r>
  409e5a:	2300      	movs	r3, #0
  409e5c:	6463      	str	r3, [r4, #68]	; 0x44
  409e5e:	f7fe fc2d 	bl	4086bc <__sfp_lock_acquire>
  409e62:	6e63      	ldr	r3, [r4, #100]	; 0x64
  409e64:	2200      	movs	r2, #0
  409e66:	07db      	lsls	r3, r3, #31
  409e68:	81a2      	strh	r2, [r4, #12]
  409e6a:	d50e      	bpl.n	409e8a <_fclose_r+0x9a>
  409e6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409e6e:	f7fe ffc5 	bl	408dfc <__retarget_lock_close_recursive>
  409e72:	f7fe fc29 	bl	4086c8 <__sfp_lock_release>
  409e76:	4630      	mov	r0, r6
  409e78:	bd70      	pop	{r4, r5, r6, pc}
  409e7a:	f7fe fbf3 	bl	408664 <__sinit>
  409e7e:	e7bf      	b.n	409e00 <_fclose_r+0x10>
  409e80:	6921      	ldr	r1, [r4, #16]
  409e82:	4628      	mov	r0, r5
  409e84:	f7fe fd14 	bl	4088b0 <_free_r>
  409e88:	e7d7      	b.n	409e3a <_fclose_r+0x4a>
  409e8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409e8c:	f7fe ffba 	bl	408e04 <__retarget_lock_release_recursive>
  409e90:	e7ec      	b.n	409e6c <_fclose_r+0x7c>
  409e92:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409e94:	f7fe ffb4 	bl	408e00 <__retarget_lock_acquire_recursive>
  409e98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409e9c:	2b00      	cmp	r3, #0
  409e9e:	d1bb      	bne.n	409e18 <_fclose_r+0x28>
  409ea0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  409ea2:	f016 0601 	ands.w	r6, r6, #1
  409ea6:	d1b1      	bne.n	409e0c <_fclose_r+0x1c>
  409ea8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409eaa:	f7fe ffab 	bl	408e04 <__retarget_lock_release_recursive>
  409eae:	4630      	mov	r0, r6
  409eb0:	bd70      	pop	{r4, r5, r6, pc}
  409eb2:	bf00      	nop

00409eb4 <_fstat_r>:
  409eb4:	b538      	push	{r3, r4, r5, lr}
  409eb6:	460b      	mov	r3, r1
  409eb8:	4c07      	ldr	r4, [pc, #28]	; (409ed8 <_fstat_r+0x24>)
  409eba:	4605      	mov	r5, r0
  409ebc:	4611      	mov	r1, r2
  409ebe:	4618      	mov	r0, r3
  409ec0:	2300      	movs	r3, #0
  409ec2:	6023      	str	r3, [r4, #0]
  409ec4:	f7f8 f8f1 	bl	4020aa <_fstat>
  409ec8:	1c43      	adds	r3, r0, #1
  409eca:	d000      	beq.n	409ece <_fstat_r+0x1a>
  409ecc:	bd38      	pop	{r3, r4, r5, pc}
  409ece:	6823      	ldr	r3, [r4, #0]
  409ed0:	2b00      	cmp	r3, #0
  409ed2:	d0fb      	beq.n	409ecc <_fstat_r+0x18>
  409ed4:	602b      	str	r3, [r5, #0]
  409ed6:	bd38      	pop	{r3, r4, r5, pc}
  409ed8:	2040cac0 	.word	0x2040cac0

00409edc <_isatty_r>:
  409edc:	b538      	push	{r3, r4, r5, lr}
  409ede:	4c07      	ldr	r4, [pc, #28]	; (409efc <_isatty_r+0x20>)
  409ee0:	2300      	movs	r3, #0
  409ee2:	4605      	mov	r5, r0
  409ee4:	4608      	mov	r0, r1
  409ee6:	6023      	str	r3, [r4, #0]
  409ee8:	f7f8 f8e4 	bl	4020b4 <_isatty>
  409eec:	1c43      	adds	r3, r0, #1
  409eee:	d000      	beq.n	409ef2 <_isatty_r+0x16>
  409ef0:	bd38      	pop	{r3, r4, r5, pc}
  409ef2:	6823      	ldr	r3, [r4, #0]
  409ef4:	2b00      	cmp	r3, #0
  409ef6:	d0fb      	beq.n	409ef0 <_isatty_r+0x14>
  409ef8:	602b      	str	r3, [r5, #0]
  409efa:	bd38      	pop	{r3, r4, r5, pc}
  409efc:	2040cac0 	.word	0x2040cac0

00409f00 <_lseek_r>:
  409f00:	b570      	push	{r4, r5, r6, lr}
  409f02:	460d      	mov	r5, r1
  409f04:	4c08      	ldr	r4, [pc, #32]	; (409f28 <_lseek_r+0x28>)
  409f06:	4611      	mov	r1, r2
  409f08:	4606      	mov	r6, r0
  409f0a:	461a      	mov	r2, r3
  409f0c:	4628      	mov	r0, r5
  409f0e:	2300      	movs	r3, #0
  409f10:	6023      	str	r3, [r4, #0]
  409f12:	f7f8 f8d1 	bl	4020b8 <_lseek>
  409f16:	1c43      	adds	r3, r0, #1
  409f18:	d000      	beq.n	409f1c <_lseek_r+0x1c>
  409f1a:	bd70      	pop	{r4, r5, r6, pc}
  409f1c:	6823      	ldr	r3, [r4, #0]
  409f1e:	2b00      	cmp	r3, #0
  409f20:	d0fb      	beq.n	409f1a <_lseek_r+0x1a>
  409f22:	6033      	str	r3, [r6, #0]
  409f24:	bd70      	pop	{r4, r5, r6, pc}
  409f26:	bf00      	nop
  409f28:	2040cac0 	.word	0x2040cac0

00409f2c <_read_r>:
  409f2c:	b570      	push	{r4, r5, r6, lr}
  409f2e:	460d      	mov	r5, r1
  409f30:	4c08      	ldr	r4, [pc, #32]	; (409f54 <_read_r+0x28>)
  409f32:	4611      	mov	r1, r2
  409f34:	4606      	mov	r6, r0
  409f36:	461a      	mov	r2, r3
  409f38:	4628      	mov	r0, r5
  409f3a:	2300      	movs	r3, #0
  409f3c:	6023      	str	r3, [r4, #0]
  409f3e:	f7f6 fdef 	bl	400b20 <_read>
  409f42:	1c43      	adds	r3, r0, #1
  409f44:	d000      	beq.n	409f48 <_read_r+0x1c>
  409f46:	bd70      	pop	{r4, r5, r6, pc}
  409f48:	6823      	ldr	r3, [r4, #0]
  409f4a:	2b00      	cmp	r3, #0
  409f4c:	d0fb      	beq.n	409f46 <_read_r+0x1a>
  409f4e:	6033      	str	r3, [r6, #0]
  409f50:	bd70      	pop	{r4, r5, r6, pc}
  409f52:	bf00      	nop
  409f54:	2040cac0 	.word	0x2040cac0

00409f58 <__aeabi_drsub>:
  409f58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  409f5c:	e002      	b.n	409f64 <__adddf3>
  409f5e:	bf00      	nop

00409f60 <__aeabi_dsub>:
  409f60:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00409f64 <__adddf3>:
  409f64:	b530      	push	{r4, r5, lr}
  409f66:	ea4f 0441 	mov.w	r4, r1, lsl #1
  409f6a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  409f6e:	ea94 0f05 	teq	r4, r5
  409f72:	bf08      	it	eq
  409f74:	ea90 0f02 	teqeq	r0, r2
  409f78:	bf1f      	itttt	ne
  409f7a:	ea54 0c00 	orrsne.w	ip, r4, r0
  409f7e:	ea55 0c02 	orrsne.w	ip, r5, r2
  409f82:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  409f86:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  409f8a:	f000 80e2 	beq.w	40a152 <__adddf3+0x1ee>
  409f8e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  409f92:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  409f96:	bfb8      	it	lt
  409f98:	426d      	neglt	r5, r5
  409f9a:	dd0c      	ble.n	409fb6 <__adddf3+0x52>
  409f9c:	442c      	add	r4, r5
  409f9e:	ea80 0202 	eor.w	r2, r0, r2
  409fa2:	ea81 0303 	eor.w	r3, r1, r3
  409fa6:	ea82 0000 	eor.w	r0, r2, r0
  409faa:	ea83 0101 	eor.w	r1, r3, r1
  409fae:	ea80 0202 	eor.w	r2, r0, r2
  409fb2:	ea81 0303 	eor.w	r3, r1, r3
  409fb6:	2d36      	cmp	r5, #54	; 0x36
  409fb8:	bf88      	it	hi
  409fba:	bd30      	pophi	{r4, r5, pc}
  409fbc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409fc0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  409fc4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  409fc8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  409fcc:	d002      	beq.n	409fd4 <__adddf3+0x70>
  409fce:	4240      	negs	r0, r0
  409fd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409fd4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  409fd8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409fdc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  409fe0:	d002      	beq.n	409fe8 <__adddf3+0x84>
  409fe2:	4252      	negs	r2, r2
  409fe4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  409fe8:	ea94 0f05 	teq	r4, r5
  409fec:	f000 80a7 	beq.w	40a13e <__adddf3+0x1da>
  409ff0:	f1a4 0401 	sub.w	r4, r4, #1
  409ff4:	f1d5 0e20 	rsbs	lr, r5, #32
  409ff8:	db0d      	blt.n	40a016 <__adddf3+0xb2>
  409ffa:	fa02 fc0e 	lsl.w	ip, r2, lr
  409ffe:	fa22 f205 	lsr.w	r2, r2, r5
  40a002:	1880      	adds	r0, r0, r2
  40a004:	f141 0100 	adc.w	r1, r1, #0
  40a008:	fa03 f20e 	lsl.w	r2, r3, lr
  40a00c:	1880      	adds	r0, r0, r2
  40a00e:	fa43 f305 	asr.w	r3, r3, r5
  40a012:	4159      	adcs	r1, r3
  40a014:	e00e      	b.n	40a034 <__adddf3+0xd0>
  40a016:	f1a5 0520 	sub.w	r5, r5, #32
  40a01a:	f10e 0e20 	add.w	lr, lr, #32
  40a01e:	2a01      	cmp	r2, #1
  40a020:	fa03 fc0e 	lsl.w	ip, r3, lr
  40a024:	bf28      	it	cs
  40a026:	f04c 0c02 	orrcs.w	ip, ip, #2
  40a02a:	fa43 f305 	asr.w	r3, r3, r5
  40a02e:	18c0      	adds	r0, r0, r3
  40a030:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40a034:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a038:	d507      	bpl.n	40a04a <__adddf3+0xe6>
  40a03a:	f04f 0e00 	mov.w	lr, #0
  40a03e:	f1dc 0c00 	rsbs	ip, ip, #0
  40a042:	eb7e 0000 	sbcs.w	r0, lr, r0
  40a046:	eb6e 0101 	sbc.w	r1, lr, r1
  40a04a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40a04e:	d31b      	bcc.n	40a088 <__adddf3+0x124>
  40a050:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40a054:	d30c      	bcc.n	40a070 <__adddf3+0x10c>
  40a056:	0849      	lsrs	r1, r1, #1
  40a058:	ea5f 0030 	movs.w	r0, r0, rrx
  40a05c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40a060:	f104 0401 	add.w	r4, r4, #1
  40a064:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40a068:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40a06c:	f080 809a 	bcs.w	40a1a4 <__adddf3+0x240>
  40a070:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40a074:	bf08      	it	eq
  40a076:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40a07a:	f150 0000 	adcs.w	r0, r0, #0
  40a07e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a082:	ea41 0105 	orr.w	r1, r1, r5
  40a086:	bd30      	pop	{r4, r5, pc}
  40a088:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40a08c:	4140      	adcs	r0, r0
  40a08e:	eb41 0101 	adc.w	r1, r1, r1
  40a092:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a096:	f1a4 0401 	sub.w	r4, r4, #1
  40a09a:	d1e9      	bne.n	40a070 <__adddf3+0x10c>
  40a09c:	f091 0f00 	teq	r1, #0
  40a0a0:	bf04      	itt	eq
  40a0a2:	4601      	moveq	r1, r0
  40a0a4:	2000      	moveq	r0, #0
  40a0a6:	fab1 f381 	clz	r3, r1
  40a0aa:	bf08      	it	eq
  40a0ac:	3320      	addeq	r3, #32
  40a0ae:	f1a3 030b 	sub.w	r3, r3, #11
  40a0b2:	f1b3 0220 	subs.w	r2, r3, #32
  40a0b6:	da0c      	bge.n	40a0d2 <__adddf3+0x16e>
  40a0b8:	320c      	adds	r2, #12
  40a0ba:	dd08      	ble.n	40a0ce <__adddf3+0x16a>
  40a0bc:	f102 0c14 	add.w	ip, r2, #20
  40a0c0:	f1c2 020c 	rsb	r2, r2, #12
  40a0c4:	fa01 f00c 	lsl.w	r0, r1, ip
  40a0c8:	fa21 f102 	lsr.w	r1, r1, r2
  40a0cc:	e00c      	b.n	40a0e8 <__adddf3+0x184>
  40a0ce:	f102 0214 	add.w	r2, r2, #20
  40a0d2:	bfd8      	it	le
  40a0d4:	f1c2 0c20 	rsble	ip, r2, #32
  40a0d8:	fa01 f102 	lsl.w	r1, r1, r2
  40a0dc:	fa20 fc0c 	lsr.w	ip, r0, ip
  40a0e0:	bfdc      	itt	le
  40a0e2:	ea41 010c 	orrle.w	r1, r1, ip
  40a0e6:	4090      	lslle	r0, r2
  40a0e8:	1ae4      	subs	r4, r4, r3
  40a0ea:	bfa2      	ittt	ge
  40a0ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40a0f0:	4329      	orrge	r1, r5
  40a0f2:	bd30      	popge	{r4, r5, pc}
  40a0f4:	ea6f 0404 	mvn.w	r4, r4
  40a0f8:	3c1f      	subs	r4, #31
  40a0fa:	da1c      	bge.n	40a136 <__adddf3+0x1d2>
  40a0fc:	340c      	adds	r4, #12
  40a0fe:	dc0e      	bgt.n	40a11e <__adddf3+0x1ba>
  40a100:	f104 0414 	add.w	r4, r4, #20
  40a104:	f1c4 0220 	rsb	r2, r4, #32
  40a108:	fa20 f004 	lsr.w	r0, r0, r4
  40a10c:	fa01 f302 	lsl.w	r3, r1, r2
  40a110:	ea40 0003 	orr.w	r0, r0, r3
  40a114:	fa21 f304 	lsr.w	r3, r1, r4
  40a118:	ea45 0103 	orr.w	r1, r5, r3
  40a11c:	bd30      	pop	{r4, r5, pc}
  40a11e:	f1c4 040c 	rsb	r4, r4, #12
  40a122:	f1c4 0220 	rsb	r2, r4, #32
  40a126:	fa20 f002 	lsr.w	r0, r0, r2
  40a12a:	fa01 f304 	lsl.w	r3, r1, r4
  40a12e:	ea40 0003 	orr.w	r0, r0, r3
  40a132:	4629      	mov	r1, r5
  40a134:	bd30      	pop	{r4, r5, pc}
  40a136:	fa21 f004 	lsr.w	r0, r1, r4
  40a13a:	4629      	mov	r1, r5
  40a13c:	bd30      	pop	{r4, r5, pc}
  40a13e:	f094 0f00 	teq	r4, #0
  40a142:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40a146:	bf06      	itte	eq
  40a148:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40a14c:	3401      	addeq	r4, #1
  40a14e:	3d01      	subne	r5, #1
  40a150:	e74e      	b.n	409ff0 <__adddf3+0x8c>
  40a152:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40a156:	bf18      	it	ne
  40a158:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40a15c:	d029      	beq.n	40a1b2 <__adddf3+0x24e>
  40a15e:	ea94 0f05 	teq	r4, r5
  40a162:	bf08      	it	eq
  40a164:	ea90 0f02 	teqeq	r0, r2
  40a168:	d005      	beq.n	40a176 <__adddf3+0x212>
  40a16a:	ea54 0c00 	orrs.w	ip, r4, r0
  40a16e:	bf04      	itt	eq
  40a170:	4619      	moveq	r1, r3
  40a172:	4610      	moveq	r0, r2
  40a174:	bd30      	pop	{r4, r5, pc}
  40a176:	ea91 0f03 	teq	r1, r3
  40a17a:	bf1e      	ittt	ne
  40a17c:	2100      	movne	r1, #0
  40a17e:	2000      	movne	r0, #0
  40a180:	bd30      	popne	{r4, r5, pc}
  40a182:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40a186:	d105      	bne.n	40a194 <__adddf3+0x230>
  40a188:	0040      	lsls	r0, r0, #1
  40a18a:	4149      	adcs	r1, r1
  40a18c:	bf28      	it	cs
  40a18e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40a192:	bd30      	pop	{r4, r5, pc}
  40a194:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40a198:	bf3c      	itt	cc
  40a19a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40a19e:	bd30      	popcc	{r4, r5, pc}
  40a1a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a1a4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40a1a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40a1ac:	f04f 0000 	mov.w	r0, #0
  40a1b0:	bd30      	pop	{r4, r5, pc}
  40a1b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40a1b6:	bf1a      	itte	ne
  40a1b8:	4619      	movne	r1, r3
  40a1ba:	4610      	movne	r0, r2
  40a1bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40a1c0:	bf1c      	itt	ne
  40a1c2:	460b      	movne	r3, r1
  40a1c4:	4602      	movne	r2, r0
  40a1c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40a1ca:	bf06      	itte	eq
  40a1cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40a1d0:	ea91 0f03 	teqeq	r1, r3
  40a1d4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40a1d8:	bd30      	pop	{r4, r5, pc}
  40a1da:	bf00      	nop

0040a1dc <__aeabi_ui2d>:
  40a1dc:	f090 0f00 	teq	r0, #0
  40a1e0:	bf04      	itt	eq
  40a1e2:	2100      	moveq	r1, #0
  40a1e4:	4770      	bxeq	lr
  40a1e6:	b530      	push	{r4, r5, lr}
  40a1e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a1ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a1f0:	f04f 0500 	mov.w	r5, #0
  40a1f4:	f04f 0100 	mov.w	r1, #0
  40a1f8:	e750      	b.n	40a09c <__adddf3+0x138>
  40a1fa:	bf00      	nop

0040a1fc <__aeabi_i2d>:
  40a1fc:	f090 0f00 	teq	r0, #0
  40a200:	bf04      	itt	eq
  40a202:	2100      	moveq	r1, #0
  40a204:	4770      	bxeq	lr
  40a206:	b530      	push	{r4, r5, lr}
  40a208:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a20c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a210:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40a214:	bf48      	it	mi
  40a216:	4240      	negmi	r0, r0
  40a218:	f04f 0100 	mov.w	r1, #0
  40a21c:	e73e      	b.n	40a09c <__adddf3+0x138>
  40a21e:	bf00      	nop

0040a220 <__aeabi_f2d>:
  40a220:	0042      	lsls	r2, r0, #1
  40a222:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40a226:	ea4f 0131 	mov.w	r1, r1, rrx
  40a22a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40a22e:	bf1f      	itttt	ne
  40a230:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40a234:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40a238:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40a23c:	4770      	bxne	lr
  40a23e:	f092 0f00 	teq	r2, #0
  40a242:	bf14      	ite	ne
  40a244:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40a248:	4770      	bxeq	lr
  40a24a:	b530      	push	{r4, r5, lr}
  40a24c:	f44f 7460 	mov.w	r4, #896	; 0x380
  40a250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a254:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a258:	e720      	b.n	40a09c <__adddf3+0x138>
  40a25a:	bf00      	nop

0040a25c <__aeabi_ul2d>:
  40a25c:	ea50 0201 	orrs.w	r2, r0, r1
  40a260:	bf08      	it	eq
  40a262:	4770      	bxeq	lr
  40a264:	b530      	push	{r4, r5, lr}
  40a266:	f04f 0500 	mov.w	r5, #0
  40a26a:	e00a      	b.n	40a282 <__aeabi_l2d+0x16>

0040a26c <__aeabi_l2d>:
  40a26c:	ea50 0201 	orrs.w	r2, r0, r1
  40a270:	bf08      	it	eq
  40a272:	4770      	bxeq	lr
  40a274:	b530      	push	{r4, r5, lr}
  40a276:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40a27a:	d502      	bpl.n	40a282 <__aeabi_l2d+0x16>
  40a27c:	4240      	negs	r0, r0
  40a27e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a282:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a286:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a28a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40a28e:	f43f aedc 	beq.w	40a04a <__adddf3+0xe6>
  40a292:	f04f 0203 	mov.w	r2, #3
  40a296:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40a29a:	bf18      	it	ne
  40a29c:	3203      	addne	r2, #3
  40a29e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40a2a2:	bf18      	it	ne
  40a2a4:	3203      	addne	r2, #3
  40a2a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40a2aa:	f1c2 0320 	rsb	r3, r2, #32
  40a2ae:	fa00 fc03 	lsl.w	ip, r0, r3
  40a2b2:	fa20 f002 	lsr.w	r0, r0, r2
  40a2b6:	fa01 fe03 	lsl.w	lr, r1, r3
  40a2ba:	ea40 000e 	orr.w	r0, r0, lr
  40a2be:	fa21 f102 	lsr.w	r1, r1, r2
  40a2c2:	4414      	add	r4, r2
  40a2c4:	e6c1      	b.n	40a04a <__adddf3+0xe6>
  40a2c6:	bf00      	nop

0040a2c8 <__aeabi_dmul>:
  40a2c8:	b570      	push	{r4, r5, r6, lr}
  40a2ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a2ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40a2d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40a2d6:	bf1d      	ittte	ne
  40a2d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40a2dc:	ea94 0f0c 	teqne	r4, ip
  40a2e0:	ea95 0f0c 	teqne	r5, ip
  40a2e4:	f000 f8de 	bleq	40a4a4 <__aeabi_dmul+0x1dc>
  40a2e8:	442c      	add	r4, r5
  40a2ea:	ea81 0603 	eor.w	r6, r1, r3
  40a2ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40a2f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40a2f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40a2fa:	bf18      	it	ne
  40a2fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40a300:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a304:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40a308:	d038      	beq.n	40a37c <__aeabi_dmul+0xb4>
  40a30a:	fba0 ce02 	umull	ip, lr, r0, r2
  40a30e:	f04f 0500 	mov.w	r5, #0
  40a312:	fbe1 e502 	umlal	lr, r5, r1, r2
  40a316:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40a31a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40a31e:	f04f 0600 	mov.w	r6, #0
  40a322:	fbe1 5603 	umlal	r5, r6, r1, r3
  40a326:	f09c 0f00 	teq	ip, #0
  40a32a:	bf18      	it	ne
  40a32c:	f04e 0e01 	orrne.w	lr, lr, #1
  40a330:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40a334:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40a338:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40a33c:	d204      	bcs.n	40a348 <__aeabi_dmul+0x80>
  40a33e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40a342:	416d      	adcs	r5, r5
  40a344:	eb46 0606 	adc.w	r6, r6, r6
  40a348:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40a34c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40a350:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40a354:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40a358:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40a35c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40a360:	bf88      	it	hi
  40a362:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40a366:	d81e      	bhi.n	40a3a6 <__aeabi_dmul+0xde>
  40a368:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40a36c:	bf08      	it	eq
  40a36e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40a372:	f150 0000 	adcs.w	r0, r0, #0
  40a376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a37a:	bd70      	pop	{r4, r5, r6, pc}
  40a37c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40a380:	ea46 0101 	orr.w	r1, r6, r1
  40a384:	ea40 0002 	orr.w	r0, r0, r2
  40a388:	ea81 0103 	eor.w	r1, r1, r3
  40a38c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40a390:	bfc2      	ittt	gt
  40a392:	ebd4 050c 	rsbsgt	r5, r4, ip
  40a396:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40a39a:	bd70      	popgt	{r4, r5, r6, pc}
  40a39c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a3a0:	f04f 0e00 	mov.w	lr, #0
  40a3a4:	3c01      	subs	r4, #1
  40a3a6:	f300 80ab 	bgt.w	40a500 <__aeabi_dmul+0x238>
  40a3aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40a3ae:	bfde      	ittt	le
  40a3b0:	2000      	movle	r0, #0
  40a3b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40a3b6:	bd70      	pople	{r4, r5, r6, pc}
  40a3b8:	f1c4 0400 	rsb	r4, r4, #0
  40a3bc:	3c20      	subs	r4, #32
  40a3be:	da35      	bge.n	40a42c <__aeabi_dmul+0x164>
  40a3c0:	340c      	adds	r4, #12
  40a3c2:	dc1b      	bgt.n	40a3fc <__aeabi_dmul+0x134>
  40a3c4:	f104 0414 	add.w	r4, r4, #20
  40a3c8:	f1c4 0520 	rsb	r5, r4, #32
  40a3cc:	fa00 f305 	lsl.w	r3, r0, r5
  40a3d0:	fa20 f004 	lsr.w	r0, r0, r4
  40a3d4:	fa01 f205 	lsl.w	r2, r1, r5
  40a3d8:	ea40 0002 	orr.w	r0, r0, r2
  40a3dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40a3e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a3e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40a3e8:	fa21 f604 	lsr.w	r6, r1, r4
  40a3ec:	eb42 0106 	adc.w	r1, r2, r6
  40a3f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a3f4:	bf08      	it	eq
  40a3f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a3fa:	bd70      	pop	{r4, r5, r6, pc}
  40a3fc:	f1c4 040c 	rsb	r4, r4, #12
  40a400:	f1c4 0520 	rsb	r5, r4, #32
  40a404:	fa00 f304 	lsl.w	r3, r0, r4
  40a408:	fa20 f005 	lsr.w	r0, r0, r5
  40a40c:	fa01 f204 	lsl.w	r2, r1, r4
  40a410:	ea40 0002 	orr.w	r0, r0, r2
  40a414:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a418:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40a41c:	f141 0100 	adc.w	r1, r1, #0
  40a420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a424:	bf08      	it	eq
  40a426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a42a:	bd70      	pop	{r4, r5, r6, pc}
  40a42c:	f1c4 0520 	rsb	r5, r4, #32
  40a430:	fa00 f205 	lsl.w	r2, r0, r5
  40a434:	ea4e 0e02 	orr.w	lr, lr, r2
  40a438:	fa20 f304 	lsr.w	r3, r0, r4
  40a43c:	fa01 f205 	lsl.w	r2, r1, r5
  40a440:	ea43 0302 	orr.w	r3, r3, r2
  40a444:	fa21 f004 	lsr.w	r0, r1, r4
  40a448:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a44c:	fa21 f204 	lsr.w	r2, r1, r4
  40a450:	ea20 0002 	bic.w	r0, r0, r2
  40a454:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40a458:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a45c:	bf08      	it	eq
  40a45e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a462:	bd70      	pop	{r4, r5, r6, pc}
  40a464:	f094 0f00 	teq	r4, #0
  40a468:	d10f      	bne.n	40a48a <__aeabi_dmul+0x1c2>
  40a46a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40a46e:	0040      	lsls	r0, r0, #1
  40a470:	eb41 0101 	adc.w	r1, r1, r1
  40a474:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a478:	bf08      	it	eq
  40a47a:	3c01      	subeq	r4, #1
  40a47c:	d0f7      	beq.n	40a46e <__aeabi_dmul+0x1a6>
  40a47e:	ea41 0106 	orr.w	r1, r1, r6
  40a482:	f095 0f00 	teq	r5, #0
  40a486:	bf18      	it	ne
  40a488:	4770      	bxne	lr
  40a48a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40a48e:	0052      	lsls	r2, r2, #1
  40a490:	eb43 0303 	adc.w	r3, r3, r3
  40a494:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40a498:	bf08      	it	eq
  40a49a:	3d01      	subeq	r5, #1
  40a49c:	d0f7      	beq.n	40a48e <__aeabi_dmul+0x1c6>
  40a49e:	ea43 0306 	orr.w	r3, r3, r6
  40a4a2:	4770      	bx	lr
  40a4a4:	ea94 0f0c 	teq	r4, ip
  40a4a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40a4ac:	bf18      	it	ne
  40a4ae:	ea95 0f0c 	teqne	r5, ip
  40a4b2:	d00c      	beq.n	40a4ce <__aeabi_dmul+0x206>
  40a4b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a4b8:	bf18      	it	ne
  40a4ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a4be:	d1d1      	bne.n	40a464 <__aeabi_dmul+0x19c>
  40a4c0:	ea81 0103 	eor.w	r1, r1, r3
  40a4c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a4c8:	f04f 0000 	mov.w	r0, #0
  40a4cc:	bd70      	pop	{r4, r5, r6, pc}
  40a4ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a4d2:	bf06      	itte	eq
  40a4d4:	4610      	moveq	r0, r2
  40a4d6:	4619      	moveq	r1, r3
  40a4d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a4dc:	d019      	beq.n	40a512 <__aeabi_dmul+0x24a>
  40a4de:	ea94 0f0c 	teq	r4, ip
  40a4e2:	d102      	bne.n	40a4ea <__aeabi_dmul+0x222>
  40a4e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40a4e8:	d113      	bne.n	40a512 <__aeabi_dmul+0x24a>
  40a4ea:	ea95 0f0c 	teq	r5, ip
  40a4ee:	d105      	bne.n	40a4fc <__aeabi_dmul+0x234>
  40a4f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40a4f4:	bf1c      	itt	ne
  40a4f6:	4610      	movne	r0, r2
  40a4f8:	4619      	movne	r1, r3
  40a4fa:	d10a      	bne.n	40a512 <__aeabi_dmul+0x24a>
  40a4fc:	ea81 0103 	eor.w	r1, r1, r3
  40a500:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a504:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40a50c:	f04f 0000 	mov.w	r0, #0
  40a510:	bd70      	pop	{r4, r5, r6, pc}
  40a512:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a516:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40a51a:	bd70      	pop	{r4, r5, r6, pc}

0040a51c <__aeabi_ddiv>:
  40a51c:	b570      	push	{r4, r5, r6, lr}
  40a51e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a522:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40a526:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40a52a:	bf1d      	ittte	ne
  40a52c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40a530:	ea94 0f0c 	teqne	r4, ip
  40a534:	ea95 0f0c 	teqne	r5, ip
  40a538:	f000 f8a7 	bleq	40a68a <__aeabi_ddiv+0x16e>
  40a53c:	eba4 0405 	sub.w	r4, r4, r5
  40a540:	ea81 0e03 	eor.w	lr, r1, r3
  40a544:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40a548:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40a54c:	f000 8088 	beq.w	40a660 <__aeabi_ddiv+0x144>
  40a550:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40a554:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40a558:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40a55c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40a560:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40a564:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40a568:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40a56c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40a570:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40a574:	429d      	cmp	r5, r3
  40a576:	bf08      	it	eq
  40a578:	4296      	cmpeq	r6, r2
  40a57a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40a57e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40a582:	d202      	bcs.n	40a58a <__aeabi_ddiv+0x6e>
  40a584:	085b      	lsrs	r3, r3, #1
  40a586:	ea4f 0232 	mov.w	r2, r2, rrx
  40a58a:	1ab6      	subs	r6, r6, r2
  40a58c:	eb65 0503 	sbc.w	r5, r5, r3
  40a590:	085b      	lsrs	r3, r3, #1
  40a592:	ea4f 0232 	mov.w	r2, r2, rrx
  40a596:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40a59a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40a59e:	ebb6 0e02 	subs.w	lr, r6, r2
  40a5a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a5a6:	bf22      	ittt	cs
  40a5a8:	1ab6      	subcs	r6, r6, r2
  40a5aa:	4675      	movcs	r5, lr
  40a5ac:	ea40 000c 	orrcs.w	r0, r0, ip
  40a5b0:	085b      	lsrs	r3, r3, #1
  40a5b2:	ea4f 0232 	mov.w	r2, r2, rrx
  40a5b6:	ebb6 0e02 	subs.w	lr, r6, r2
  40a5ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a5be:	bf22      	ittt	cs
  40a5c0:	1ab6      	subcs	r6, r6, r2
  40a5c2:	4675      	movcs	r5, lr
  40a5c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40a5c8:	085b      	lsrs	r3, r3, #1
  40a5ca:	ea4f 0232 	mov.w	r2, r2, rrx
  40a5ce:	ebb6 0e02 	subs.w	lr, r6, r2
  40a5d2:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a5d6:	bf22      	ittt	cs
  40a5d8:	1ab6      	subcs	r6, r6, r2
  40a5da:	4675      	movcs	r5, lr
  40a5dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40a5e0:	085b      	lsrs	r3, r3, #1
  40a5e2:	ea4f 0232 	mov.w	r2, r2, rrx
  40a5e6:	ebb6 0e02 	subs.w	lr, r6, r2
  40a5ea:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a5ee:	bf22      	ittt	cs
  40a5f0:	1ab6      	subcs	r6, r6, r2
  40a5f2:	4675      	movcs	r5, lr
  40a5f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40a5f8:	ea55 0e06 	orrs.w	lr, r5, r6
  40a5fc:	d018      	beq.n	40a630 <__aeabi_ddiv+0x114>
  40a5fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40a602:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40a606:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40a60a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40a60e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40a612:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40a616:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40a61a:	d1c0      	bne.n	40a59e <__aeabi_ddiv+0x82>
  40a61c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a620:	d10b      	bne.n	40a63a <__aeabi_ddiv+0x11e>
  40a622:	ea41 0100 	orr.w	r1, r1, r0
  40a626:	f04f 0000 	mov.w	r0, #0
  40a62a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40a62e:	e7b6      	b.n	40a59e <__aeabi_ddiv+0x82>
  40a630:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a634:	bf04      	itt	eq
  40a636:	4301      	orreq	r1, r0
  40a638:	2000      	moveq	r0, #0
  40a63a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40a63e:	bf88      	it	hi
  40a640:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40a644:	f63f aeaf 	bhi.w	40a3a6 <__aeabi_dmul+0xde>
  40a648:	ebb5 0c03 	subs.w	ip, r5, r3
  40a64c:	bf04      	itt	eq
  40a64e:	ebb6 0c02 	subseq.w	ip, r6, r2
  40a652:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40a656:	f150 0000 	adcs.w	r0, r0, #0
  40a65a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a65e:	bd70      	pop	{r4, r5, r6, pc}
  40a660:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40a664:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40a668:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40a66c:	bfc2      	ittt	gt
  40a66e:	ebd4 050c 	rsbsgt	r5, r4, ip
  40a672:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40a676:	bd70      	popgt	{r4, r5, r6, pc}
  40a678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a67c:	f04f 0e00 	mov.w	lr, #0
  40a680:	3c01      	subs	r4, #1
  40a682:	e690      	b.n	40a3a6 <__aeabi_dmul+0xde>
  40a684:	ea45 0e06 	orr.w	lr, r5, r6
  40a688:	e68d      	b.n	40a3a6 <__aeabi_dmul+0xde>
  40a68a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40a68e:	ea94 0f0c 	teq	r4, ip
  40a692:	bf08      	it	eq
  40a694:	ea95 0f0c 	teqeq	r5, ip
  40a698:	f43f af3b 	beq.w	40a512 <__aeabi_dmul+0x24a>
  40a69c:	ea94 0f0c 	teq	r4, ip
  40a6a0:	d10a      	bne.n	40a6b8 <__aeabi_ddiv+0x19c>
  40a6a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40a6a6:	f47f af34 	bne.w	40a512 <__aeabi_dmul+0x24a>
  40a6aa:	ea95 0f0c 	teq	r5, ip
  40a6ae:	f47f af25 	bne.w	40a4fc <__aeabi_dmul+0x234>
  40a6b2:	4610      	mov	r0, r2
  40a6b4:	4619      	mov	r1, r3
  40a6b6:	e72c      	b.n	40a512 <__aeabi_dmul+0x24a>
  40a6b8:	ea95 0f0c 	teq	r5, ip
  40a6bc:	d106      	bne.n	40a6cc <__aeabi_ddiv+0x1b0>
  40a6be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40a6c2:	f43f aefd 	beq.w	40a4c0 <__aeabi_dmul+0x1f8>
  40a6c6:	4610      	mov	r0, r2
  40a6c8:	4619      	mov	r1, r3
  40a6ca:	e722      	b.n	40a512 <__aeabi_dmul+0x24a>
  40a6cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a6d0:	bf18      	it	ne
  40a6d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a6d6:	f47f aec5 	bne.w	40a464 <__aeabi_dmul+0x19c>
  40a6da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40a6de:	f47f af0d 	bne.w	40a4fc <__aeabi_dmul+0x234>
  40a6e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40a6e6:	f47f aeeb 	bne.w	40a4c0 <__aeabi_dmul+0x1f8>
  40a6ea:	e712      	b.n	40a512 <__aeabi_dmul+0x24a>

0040a6ec <__gedf2>:
  40a6ec:	f04f 3cff 	mov.w	ip, #4294967295
  40a6f0:	e006      	b.n	40a700 <__cmpdf2+0x4>
  40a6f2:	bf00      	nop

0040a6f4 <__ledf2>:
  40a6f4:	f04f 0c01 	mov.w	ip, #1
  40a6f8:	e002      	b.n	40a700 <__cmpdf2+0x4>
  40a6fa:	bf00      	nop

0040a6fc <__cmpdf2>:
  40a6fc:	f04f 0c01 	mov.w	ip, #1
  40a700:	f84d cd04 	str.w	ip, [sp, #-4]!
  40a704:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a708:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a70c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a710:	bf18      	it	ne
  40a712:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40a716:	d01b      	beq.n	40a750 <__cmpdf2+0x54>
  40a718:	b001      	add	sp, #4
  40a71a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40a71e:	bf0c      	ite	eq
  40a720:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40a724:	ea91 0f03 	teqne	r1, r3
  40a728:	bf02      	ittt	eq
  40a72a:	ea90 0f02 	teqeq	r0, r2
  40a72e:	2000      	moveq	r0, #0
  40a730:	4770      	bxeq	lr
  40a732:	f110 0f00 	cmn.w	r0, #0
  40a736:	ea91 0f03 	teq	r1, r3
  40a73a:	bf58      	it	pl
  40a73c:	4299      	cmppl	r1, r3
  40a73e:	bf08      	it	eq
  40a740:	4290      	cmpeq	r0, r2
  40a742:	bf2c      	ite	cs
  40a744:	17d8      	asrcs	r0, r3, #31
  40a746:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40a74a:	f040 0001 	orr.w	r0, r0, #1
  40a74e:	4770      	bx	lr
  40a750:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a754:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a758:	d102      	bne.n	40a760 <__cmpdf2+0x64>
  40a75a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a75e:	d107      	bne.n	40a770 <__cmpdf2+0x74>
  40a760:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a764:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a768:	d1d6      	bne.n	40a718 <__cmpdf2+0x1c>
  40a76a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a76e:	d0d3      	beq.n	40a718 <__cmpdf2+0x1c>
  40a770:	f85d 0b04 	ldr.w	r0, [sp], #4
  40a774:	4770      	bx	lr
  40a776:	bf00      	nop

0040a778 <__aeabi_cdrcmple>:
  40a778:	4684      	mov	ip, r0
  40a77a:	4610      	mov	r0, r2
  40a77c:	4662      	mov	r2, ip
  40a77e:	468c      	mov	ip, r1
  40a780:	4619      	mov	r1, r3
  40a782:	4663      	mov	r3, ip
  40a784:	e000      	b.n	40a788 <__aeabi_cdcmpeq>
  40a786:	bf00      	nop

0040a788 <__aeabi_cdcmpeq>:
  40a788:	b501      	push	{r0, lr}
  40a78a:	f7ff ffb7 	bl	40a6fc <__cmpdf2>
  40a78e:	2800      	cmp	r0, #0
  40a790:	bf48      	it	mi
  40a792:	f110 0f00 	cmnmi.w	r0, #0
  40a796:	bd01      	pop	{r0, pc}

0040a798 <__aeabi_dcmpeq>:
  40a798:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a79c:	f7ff fff4 	bl	40a788 <__aeabi_cdcmpeq>
  40a7a0:	bf0c      	ite	eq
  40a7a2:	2001      	moveq	r0, #1
  40a7a4:	2000      	movne	r0, #0
  40a7a6:	f85d fb08 	ldr.w	pc, [sp], #8
  40a7aa:	bf00      	nop

0040a7ac <__aeabi_dcmplt>:
  40a7ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a7b0:	f7ff ffea 	bl	40a788 <__aeabi_cdcmpeq>
  40a7b4:	bf34      	ite	cc
  40a7b6:	2001      	movcc	r0, #1
  40a7b8:	2000      	movcs	r0, #0
  40a7ba:	f85d fb08 	ldr.w	pc, [sp], #8
  40a7be:	bf00      	nop

0040a7c0 <__aeabi_dcmple>:
  40a7c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a7c4:	f7ff ffe0 	bl	40a788 <__aeabi_cdcmpeq>
  40a7c8:	bf94      	ite	ls
  40a7ca:	2001      	movls	r0, #1
  40a7cc:	2000      	movhi	r0, #0
  40a7ce:	f85d fb08 	ldr.w	pc, [sp], #8
  40a7d2:	bf00      	nop

0040a7d4 <__aeabi_dcmpge>:
  40a7d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a7d8:	f7ff ffce 	bl	40a778 <__aeabi_cdrcmple>
  40a7dc:	bf94      	ite	ls
  40a7de:	2001      	movls	r0, #1
  40a7e0:	2000      	movhi	r0, #0
  40a7e2:	f85d fb08 	ldr.w	pc, [sp], #8
  40a7e6:	bf00      	nop

0040a7e8 <__aeabi_dcmpgt>:
  40a7e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a7ec:	f7ff ffc4 	bl	40a778 <__aeabi_cdrcmple>
  40a7f0:	bf34      	ite	cc
  40a7f2:	2001      	movcc	r0, #1
  40a7f4:	2000      	movcs	r0, #0
  40a7f6:	f85d fb08 	ldr.w	pc, [sp], #8
  40a7fa:	bf00      	nop

0040a7fc <__aeabi_dcmpun>:
  40a7fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a804:	d102      	bne.n	40a80c <__aeabi_dcmpun+0x10>
  40a806:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a80a:	d10a      	bne.n	40a822 <__aeabi_dcmpun+0x26>
  40a80c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a810:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a814:	d102      	bne.n	40a81c <__aeabi_dcmpun+0x20>
  40a816:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a81a:	d102      	bne.n	40a822 <__aeabi_dcmpun+0x26>
  40a81c:	f04f 0000 	mov.w	r0, #0
  40a820:	4770      	bx	lr
  40a822:	f04f 0001 	mov.w	r0, #1
  40a826:	4770      	bx	lr

0040a828 <__aeabi_d2iz>:
  40a828:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a82c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a830:	d215      	bcs.n	40a85e <__aeabi_d2iz+0x36>
  40a832:	d511      	bpl.n	40a858 <__aeabi_d2iz+0x30>
  40a834:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a838:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a83c:	d912      	bls.n	40a864 <__aeabi_d2iz+0x3c>
  40a83e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a842:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a846:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a84a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a84e:	fa23 f002 	lsr.w	r0, r3, r2
  40a852:	bf18      	it	ne
  40a854:	4240      	negne	r0, r0
  40a856:	4770      	bx	lr
  40a858:	f04f 0000 	mov.w	r0, #0
  40a85c:	4770      	bx	lr
  40a85e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a862:	d105      	bne.n	40a870 <__aeabi_d2iz+0x48>
  40a864:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40a868:	bf08      	it	eq
  40a86a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40a86e:	4770      	bx	lr
  40a870:	f04f 0000 	mov.w	r0, #0
  40a874:	4770      	bx	lr
  40a876:	bf00      	nop

0040a878 <__aeabi_uldivmod>:
  40a878:	b953      	cbnz	r3, 40a890 <__aeabi_uldivmod+0x18>
  40a87a:	b94a      	cbnz	r2, 40a890 <__aeabi_uldivmod+0x18>
  40a87c:	2900      	cmp	r1, #0
  40a87e:	bf08      	it	eq
  40a880:	2800      	cmpeq	r0, #0
  40a882:	bf1c      	itt	ne
  40a884:	f04f 31ff 	movne.w	r1, #4294967295
  40a888:	f04f 30ff 	movne.w	r0, #4294967295
  40a88c:	f000 b97a 	b.w	40ab84 <__aeabi_idiv0>
  40a890:	f1ad 0c08 	sub.w	ip, sp, #8
  40a894:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40a898:	f000 f806 	bl	40a8a8 <__udivmoddi4>
  40a89c:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a8a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a8a4:	b004      	add	sp, #16
  40a8a6:	4770      	bx	lr

0040a8a8 <__udivmoddi4>:
  40a8a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a8ac:	468c      	mov	ip, r1
  40a8ae:	460d      	mov	r5, r1
  40a8b0:	4604      	mov	r4, r0
  40a8b2:	9e08      	ldr	r6, [sp, #32]
  40a8b4:	2b00      	cmp	r3, #0
  40a8b6:	d151      	bne.n	40a95c <__udivmoddi4+0xb4>
  40a8b8:	428a      	cmp	r2, r1
  40a8ba:	4617      	mov	r7, r2
  40a8bc:	d96d      	bls.n	40a99a <__udivmoddi4+0xf2>
  40a8be:	fab2 fe82 	clz	lr, r2
  40a8c2:	f1be 0f00 	cmp.w	lr, #0
  40a8c6:	d00b      	beq.n	40a8e0 <__udivmoddi4+0x38>
  40a8c8:	f1ce 0c20 	rsb	ip, lr, #32
  40a8cc:	fa01 f50e 	lsl.w	r5, r1, lr
  40a8d0:	fa20 fc0c 	lsr.w	ip, r0, ip
  40a8d4:	fa02 f70e 	lsl.w	r7, r2, lr
  40a8d8:	ea4c 0c05 	orr.w	ip, ip, r5
  40a8dc:	fa00 f40e 	lsl.w	r4, r0, lr
  40a8e0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40a8e4:	0c25      	lsrs	r5, r4, #16
  40a8e6:	fbbc f8fa 	udiv	r8, ip, sl
  40a8ea:	fa1f f987 	uxth.w	r9, r7
  40a8ee:	fb0a cc18 	mls	ip, sl, r8, ip
  40a8f2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40a8f6:	fb08 f309 	mul.w	r3, r8, r9
  40a8fa:	42ab      	cmp	r3, r5
  40a8fc:	d90a      	bls.n	40a914 <__udivmoddi4+0x6c>
  40a8fe:	19ed      	adds	r5, r5, r7
  40a900:	f108 32ff 	add.w	r2, r8, #4294967295
  40a904:	f080 8123 	bcs.w	40ab4e <__udivmoddi4+0x2a6>
  40a908:	42ab      	cmp	r3, r5
  40a90a:	f240 8120 	bls.w	40ab4e <__udivmoddi4+0x2a6>
  40a90e:	f1a8 0802 	sub.w	r8, r8, #2
  40a912:	443d      	add	r5, r7
  40a914:	1aed      	subs	r5, r5, r3
  40a916:	b2a4      	uxth	r4, r4
  40a918:	fbb5 f0fa 	udiv	r0, r5, sl
  40a91c:	fb0a 5510 	mls	r5, sl, r0, r5
  40a920:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40a924:	fb00 f909 	mul.w	r9, r0, r9
  40a928:	45a1      	cmp	r9, r4
  40a92a:	d909      	bls.n	40a940 <__udivmoddi4+0x98>
  40a92c:	19e4      	adds	r4, r4, r7
  40a92e:	f100 33ff 	add.w	r3, r0, #4294967295
  40a932:	f080 810a 	bcs.w	40ab4a <__udivmoddi4+0x2a2>
  40a936:	45a1      	cmp	r9, r4
  40a938:	f240 8107 	bls.w	40ab4a <__udivmoddi4+0x2a2>
  40a93c:	3802      	subs	r0, #2
  40a93e:	443c      	add	r4, r7
  40a940:	eba4 0409 	sub.w	r4, r4, r9
  40a944:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40a948:	2100      	movs	r1, #0
  40a94a:	2e00      	cmp	r6, #0
  40a94c:	d061      	beq.n	40aa12 <__udivmoddi4+0x16a>
  40a94e:	fa24 f40e 	lsr.w	r4, r4, lr
  40a952:	2300      	movs	r3, #0
  40a954:	6034      	str	r4, [r6, #0]
  40a956:	6073      	str	r3, [r6, #4]
  40a958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a95c:	428b      	cmp	r3, r1
  40a95e:	d907      	bls.n	40a970 <__udivmoddi4+0xc8>
  40a960:	2e00      	cmp	r6, #0
  40a962:	d054      	beq.n	40aa0e <__udivmoddi4+0x166>
  40a964:	2100      	movs	r1, #0
  40a966:	e886 0021 	stmia.w	r6, {r0, r5}
  40a96a:	4608      	mov	r0, r1
  40a96c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a970:	fab3 f183 	clz	r1, r3
  40a974:	2900      	cmp	r1, #0
  40a976:	f040 808e 	bne.w	40aa96 <__udivmoddi4+0x1ee>
  40a97a:	42ab      	cmp	r3, r5
  40a97c:	d302      	bcc.n	40a984 <__udivmoddi4+0xdc>
  40a97e:	4282      	cmp	r2, r0
  40a980:	f200 80fa 	bhi.w	40ab78 <__udivmoddi4+0x2d0>
  40a984:	1a84      	subs	r4, r0, r2
  40a986:	eb65 0503 	sbc.w	r5, r5, r3
  40a98a:	2001      	movs	r0, #1
  40a98c:	46ac      	mov	ip, r5
  40a98e:	2e00      	cmp	r6, #0
  40a990:	d03f      	beq.n	40aa12 <__udivmoddi4+0x16a>
  40a992:	e886 1010 	stmia.w	r6, {r4, ip}
  40a996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a99a:	b912      	cbnz	r2, 40a9a2 <__udivmoddi4+0xfa>
  40a99c:	2701      	movs	r7, #1
  40a99e:	fbb7 f7f2 	udiv	r7, r7, r2
  40a9a2:	fab7 fe87 	clz	lr, r7
  40a9a6:	f1be 0f00 	cmp.w	lr, #0
  40a9aa:	d134      	bne.n	40aa16 <__udivmoddi4+0x16e>
  40a9ac:	1beb      	subs	r3, r5, r7
  40a9ae:	0c3a      	lsrs	r2, r7, #16
  40a9b0:	fa1f fc87 	uxth.w	ip, r7
  40a9b4:	2101      	movs	r1, #1
  40a9b6:	fbb3 f8f2 	udiv	r8, r3, r2
  40a9ba:	0c25      	lsrs	r5, r4, #16
  40a9bc:	fb02 3318 	mls	r3, r2, r8, r3
  40a9c0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40a9c4:	fb0c f308 	mul.w	r3, ip, r8
  40a9c8:	42ab      	cmp	r3, r5
  40a9ca:	d907      	bls.n	40a9dc <__udivmoddi4+0x134>
  40a9cc:	19ed      	adds	r5, r5, r7
  40a9ce:	f108 30ff 	add.w	r0, r8, #4294967295
  40a9d2:	d202      	bcs.n	40a9da <__udivmoddi4+0x132>
  40a9d4:	42ab      	cmp	r3, r5
  40a9d6:	f200 80d1 	bhi.w	40ab7c <__udivmoddi4+0x2d4>
  40a9da:	4680      	mov	r8, r0
  40a9dc:	1aed      	subs	r5, r5, r3
  40a9de:	b2a3      	uxth	r3, r4
  40a9e0:	fbb5 f0f2 	udiv	r0, r5, r2
  40a9e4:	fb02 5510 	mls	r5, r2, r0, r5
  40a9e8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40a9ec:	fb0c fc00 	mul.w	ip, ip, r0
  40a9f0:	45a4      	cmp	ip, r4
  40a9f2:	d907      	bls.n	40aa04 <__udivmoddi4+0x15c>
  40a9f4:	19e4      	adds	r4, r4, r7
  40a9f6:	f100 33ff 	add.w	r3, r0, #4294967295
  40a9fa:	d202      	bcs.n	40aa02 <__udivmoddi4+0x15a>
  40a9fc:	45a4      	cmp	ip, r4
  40a9fe:	f200 80b8 	bhi.w	40ab72 <__udivmoddi4+0x2ca>
  40aa02:	4618      	mov	r0, r3
  40aa04:	eba4 040c 	sub.w	r4, r4, ip
  40aa08:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40aa0c:	e79d      	b.n	40a94a <__udivmoddi4+0xa2>
  40aa0e:	4631      	mov	r1, r6
  40aa10:	4630      	mov	r0, r6
  40aa12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40aa16:	f1ce 0420 	rsb	r4, lr, #32
  40aa1a:	fa05 f30e 	lsl.w	r3, r5, lr
  40aa1e:	fa07 f70e 	lsl.w	r7, r7, lr
  40aa22:	fa20 f804 	lsr.w	r8, r0, r4
  40aa26:	0c3a      	lsrs	r2, r7, #16
  40aa28:	fa25 f404 	lsr.w	r4, r5, r4
  40aa2c:	ea48 0803 	orr.w	r8, r8, r3
  40aa30:	fbb4 f1f2 	udiv	r1, r4, r2
  40aa34:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40aa38:	fb02 4411 	mls	r4, r2, r1, r4
  40aa3c:	fa1f fc87 	uxth.w	ip, r7
  40aa40:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40aa44:	fb01 f30c 	mul.w	r3, r1, ip
  40aa48:	42ab      	cmp	r3, r5
  40aa4a:	fa00 f40e 	lsl.w	r4, r0, lr
  40aa4e:	d909      	bls.n	40aa64 <__udivmoddi4+0x1bc>
  40aa50:	19ed      	adds	r5, r5, r7
  40aa52:	f101 30ff 	add.w	r0, r1, #4294967295
  40aa56:	f080 808a 	bcs.w	40ab6e <__udivmoddi4+0x2c6>
  40aa5a:	42ab      	cmp	r3, r5
  40aa5c:	f240 8087 	bls.w	40ab6e <__udivmoddi4+0x2c6>
  40aa60:	3902      	subs	r1, #2
  40aa62:	443d      	add	r5, r7
  40aa64:	1aeb      	subs	r3, r5, r3
  40aa66:	fa1f f588 	uxth.w	r5, r8
  40aa6a:	fbb3 f0f2 	udiv	r0, r3, r2
  40aa6e:	fb02 3310 	mls	r3, r2, r0, r3
  40aa72:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40aa76:	fb00 f30c 	mul.w	r3, r0, ip
  40aa7a:	42ab      	cmp	r3, r5
  40aa7c:	d907      	bls.n	40aa8e <__udivmoddi4+0x1e6>
  40aa7e:	19ed      	adds	r5, r5, r7
  40aa80:	f100 38ff 	add.w	r8, r0, #4294967295
  40aa84:	d26f      	bcs.n	40ab66 <__udivmoddi4+0x2be>
  40aa86:	42ab      	cmp	r3, r5
  40aa88:	d96d      	bls.n	40ab66 <__udivmoddi4+0x2be>
  40aa8a:	3802      	subs	r0, #2
  40aa8c:	443d      	add	r5, r7
  40aa8e:	1aeb      	subs	r3, r5, r3
  40aa90:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40aa94:	e78f      	b.n	40a9b6 <__udivmoddi4+0x10e>
  40aa96:	f1c1 0720 	rsb	r7, r1, #32
  40aa9a:	fa22 f807 	lsr.w	r8, r2, r7
  40aa9e:	408b      	lsls	r3, r1
  40aaa0:	fa05 f401 	lsl.w	r4, r5, r1
  40aaa4:	ea48 0303 	orr.w	r3, r8, r3
  40aaa8:	fa20 fe07 	lsr.w	lr, r0, r7
  40aaac:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40aab0:	40fd      	lsrs	r5, r7
  40aab2:	ea4e 0e04 	orr.w	lr, lr, r4
  40aab6:	fbb5 f9fc 	udiv	r9, r5, ip
  40aaba:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40aabe:	fb0c 5519 	mls	r5, ip, r9, r5
  40aac2:	fa1f f883 	uxth.w	r8, r3
  40aac6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40aaca:	fb09 f408 	mul.w	r4, r9, r8
  40aace:	42ac      	cmp	r4, r5
  40aad0:	fa02 f201 	lsl.w	r2, r2, r1
  40aad4:	fa00 fa01 	lsl.w	sl, r0, r1
  40aad8:	d908      	bls.n	40aaec <__udivmoddi4+0x244>
  40aada:	18ed      	adds	r5, r5, r3
  40aadc:	f109 30ff 	add.w	r0, r9, #4294967295
  40aae0:	d243      	bcs.n	40ab6a <__udivmoddi4+0x2c2>
  40aae2:	42ac      	cmp	r4, r5
  40aae4:	d941      	bls.n	40ab6a <__udivmoddi4+0x2c2>
  40aae6:	f1a9 0902 	sub.w	r9, r9, #2
  40aaea:	441d      	add	r5, r3
  40aaec:	1b2d      	subs	r5, r5, r4
  40aaee:	fa1f fe8e 	uxth.w	lr, lr
  40aaf2:	fbb5 f0fc 	udiv	r0, r5, ip
  40aaf6:	fb0c 5510 	mls	r5, ip, r0, r5
  40aafa:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40aafe:	fb00 f808 	mul.w	r8, r0, r8
  40ab02:	45a0      	cmp	r8, r4
  40ab04:	d907      	bls.n	40ab16 <__udivmoddi4+0x26e>
  40ab06:	18e4      	adds	r4, r4, r3
  40ab08:	f100 35ff 	add.w	r5, r0, #4294967295
  40ab0c:	d229      	bcs.n	40ab62 <__udivmoddi4+0x2ba>
  40ab0e:	45a0      	cmp	r8, r4
  40ab10:	d927      	bls.n	40ab62 <__udivmoddi4+0x2ba>
  40ab12:	3802      	subs	r0, #2
  40ab14:	441c      	add	r4, r3
  40ab16:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40ab1a:	eba4 0408 	sub.w	r4, r4, r8
  40ab1e:	fba0 8902 	umull	r8, r9, r0, r2
  40ab22:	454c      	cmp	r4, r9
  40ab24:	46c6      	mov	lr, r8
  40ab26:	464d      	mov	r5, r9
  40ab28:	d315      	bcc.n	40ab56 <__udivmoddi4+0x2ae>
  40ab2a:	d012      	beq.n	40ab52 <__udivmoddi4+0x2aa>
  40ab2c:	b156      	cbz	r6, 40ab44 <__udivmoddi4+0x29c>
  40ab2e:	ebba 030e 	subs.w	r3, sl, lr
  40ab32:	eb64 0405 	sbc.w	r4, r4, r5
  40ab36:	fa04 f707 	lsl.w	r7, r4, r7
  40ab3a:	40cb      	lsrs	r3, r1
  40ab3c:	431f      	orrs	r7, r3
  40ab3e:	40cc      	lsrs	r4, r1
  40ab40:	6037      	str	r7, [r6, #0]
  40ab42:	6074      	str	r4, [r6, #4]
  40ab44:	2100      	movs	r1, #0
  40ab46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ab4a:	4618      	mov	r0, r3
  40ab4c:	e6f8      	b.n	40a940 <__udivmoddi4+0x98>
  40ab4e:	4690      	mov	r8, r2
  40ab50:	e6e0      	b.n	40a914 <__udivmoddi4+0x6c>
  40ab52:	45c2      	cmp	sl, r8
  40ab54:	d2ea      	bcs.n	40ab2c <__udivmoddi4+0x284>
  40ab56:	ebb8 0e02 	subs.w	lr, r8, r2
  40ab5a:	eb69 0503 	sbc.w	r5, r9, r3
  40ab5e:	3801      	subs	r0, #1
  40ab60:	e7e4      	b.n	40ab2c <__udivmoddi4+0x284>
  40ab62:	4628      	mov	r0, r5
  40ab64:	e7d7      	b.n	40ab16 <__udivmoddi4+0x26e>
  40ab66:	4640      	mov	r0, r8
  40ab68:	e791      	b.n	40aa8e <__udivmoddi4+0x1e6>
  40ab6a:	4681      	mov	r9, r0
  40ab6c:	e7be      	b.n	40aaec <__udivmoddi4+0x244>
  40ab6e:	4601      	mov	r1, r0
  40ab70:	e778      	b.n	40aa64 <__udivmoddi4+0x1bc>
  40ab72:	3802      	subs	r0, #2
  40ab74:	443c      	add	r4, r7
  40ab76:	e745      	b.n	40aa04 <__udivmoddi4+0x15c>
  40ab78:	4608      	mov	r0, r1
  40ab7a:	e708      	b.n	40a98e <__udivmoddi4+0xe6>
  40ab7c:	f1a8 0802 	sub.w	r8, r8, #2
  40ab80:	443d      	add	r5, r7
  40ab82:	e72b      	b.n	40a9dc <__udivmoddi4+0x134>

0040ab84 <__aeabi_idiv0>:
  40ab84:	4770      	bx	lr
  40ab86:	bf00      	nop
  40ab88:	0a05000d 	.word	0x0a05000d
  40ab8c:	0000004b 	.word	0x0000004b
  40ab90:	00001932 	.word	0x00001932
  40ab94:	0e00008b 	.word	0x0e00008b
  40ab98:	32800008 	.word	0x32800008
  40ab9c:	030a0205 	.word	0x030a0205
  40aba0:	0f022003 	.word	0x0f022003
  40aba4:	00000a0f 	.word	0x00000a0f
  40aba8:	18180000 	.word	0x18180000
  40abac:	00002020 	.word	0x00002020
  40abb0:	0a000000 	.word	0x0a000000
  40abb4:	02020000 	.word	0x02020000
  40abb8:	18180000 	.word	0x18180000
  40abbc:	00030000 	.word	0x00030000
  40abc0:	00000000 	.word	0x00000000
  40abc4:	18010002 	.word	0x18010002
  40abc8:	1e1e1e1e 	.word	0x1e1e1e1e
  40abcc:	1e1e1e1e 	.word	0x1e1e1e1e
  40abd0:	1e1e1e1e 	.word	0x1e1e1e1e
  40abd4:	00001e1e 	.word	0x00001e1e
	...
  40abe8:	454c4449 	.word	0x454c4449
  40abec:	00000000 	.word	0x00000000
  40abf0:	51726d54 	.word	0x51726d54
  40abf4:	00000000 	.word	0x00000000
  40abf8:	20726d54 	.word	0x20726d54
  40abfc:	00637653 	.word	0x00637653
  40ac00:	5f747562 	.word	0x5f747562
  40ac04:	6c6c6163 	.word	0x6c6c6163
  40ac08:	6b636162 	.word	0x6b636162
  40ac0c:	00000a20 	.word	0x00000a20
  40ac10:	0074786d 	.word	0x0074786d
  40ac14:	6c696146 	.word	0x6c696146
  40ac18:	74206465 	.word	0x74206465
  40ac1c:	7263206f 	.word	0x7263206f
  40ac20:	65746165 	.word	0x65746165
  40ac24:	74786d20 	.word	0x74786d20
  40ac28:	73617420 	.word	0x73617420
  40ac2c:	000a0d6b 	.word	0x000a0d6b
  40ac30:	0064636c 	.word	0x0064636c
  40ac34:	6c696146 	.word	0x6c696146
  40ac38:	74206465 	.word	0x74206465
  40ac3c:	7263206f 	.word	0x7263206f
  40ac40:	65746165 	.word	0x65746165
  40ac44:	64636c20 	.word	0x64636c20
  40ac48:	73617420 	.word	0x73617420
  40ac4c:	000a0d6b 	.word	0x000a0d6b
  40ac50:	636c6163 	.word	0x636c6163
  40ac54:	00000000 	.word	0x00000000
  40ac58:	6c696146 	.word	0x6c696146
  40ac5c:	74206465 	.word	0x74206465
  40ac60:	7263206f 	.word	0x7263206f
  40ac64:	65746165 	.word	0x65746165
  40ac68:	6c616320 	.word	0x6c616320
  40ac6c:	61742063 	.word	0x61742063
  40ac70:	0a0d6b73 	.word	0x0a0d6b73
  40ac74:	00000000 	.word	0x00000000
  40ac78:	3a643225 	.word	0x3a643225
  40ac7c:	00643225 	.word	0x00643225
  40ac80:	686c6166 	.word	0x686c6166
  40ac84:	6d652061 	.word	0x6d652061
  40ac88:	69726320 	.word	0x69726320
  40ac8c:	6f207261 	.word	0x6f207261
  40ac90:	6d657320 	.word	0x6d657320
  40ac94:	726f6661 	.word	0x726f6661
  40ac98:	000a206f 	.word	0x000a206f
  40ac9c:	686c6166 	.word	0x686c6166
  40aca0:	6d652061 	.word	0x6d652061
  40aca4:	69726320 	.word	0x69726320
  40aca8:	6f207261 	.word	0x6f207261
  40acac:	6d657320 	.word	0x6d657320
  40acb0:	726f6661 	.word	0x726f6661
  40acb4:	5452206f 	.word	0x5452206f
  40acb8:	000a2054 	.word	0x000a2054
  40acbc:	6f6c6576 	.word	0x6f6c6576
  40acc0:	61646963 	.word	0x61646963
  40acc4:	61206564 	.word	0x61206564
  40acc8:	6c617574 	.word	0x6c617574
  40accc:	25203d20 	.word	0x25203d20
  40acd0:	00000064 	.word	0x00000064
  40acd4:	64253a78 	.word	0x64253a78
  40acd8:	253a7920 	.word	0x253a7920
  40acdc:	00000a64 	.word	0x00000a64
  40ace0:	63617473 	.word	0x63617473
  40ace4:	766f206b 	.word	0x766f206b
  40ace8:	6c667265 	.word	0x6c667265
  40acec:	2520776f 	.word	0x2520776f
  40acf0:	73252078 	.word	0x73252078
  40acf4:	00000a0d 	.word	0x00000a0d

0040acf8 <_global_impure_ptr>:
  40acf8:	20400028 00464e49 00666e69 004e414e     (.@ INF.inf.NAN.
  40ad08:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40ad18:	46454443 00000000 33323130 37363534     CDEF....01234567
  40ad28:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40ad38:	0000296c 00000030                       l)..0...

0040ad40 <blanks.7223>:
  40ad40:	20202020 20202020 20202020 20202020                     

0040ad50 <zeroes.7224>:
  40ad50:	30303030 30303030 30303030 30303030     0000000000000000

0040ad60 <blanks.7217>:
  40ad60:	20202020 20202020 20202020 20202020                     

0040ad70 <zeroes.7218>:
  40ad70:	30303030 30303030 30303030 30303030     0000000000000000
  40ad80:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40ad90:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0040ada0 <__mprec_bigtens>:
  40ada0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40adb0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40adc0:	7f73bf3c 75154fdd                       <.s..O.u

0040adc8 <__mprec_tens>:
  40adc8:	00000000 3ff00000 00000000 40240000     .......?......$@
  40add8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40ade8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40adf8:	00000000 412e8480 00000000 416312d0     .......A......cA
  40ae08:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40ae18:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40ae28:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40ae38:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40ae48:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40ae58:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40ae68:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40ae78:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40ae88:	79d99db4 44ea7843                       ...yCx.D

0040ae90 <p05.6055>:
  40ae90:	00000005 00000019 0000007d              ........}...

0040ae9c <_ctype_>:
  40ae9c:	20202000 20202020 28282020 20282828     .         ((((( 
  40aeac:	20202020 20202020 20202020 20202020                     
  40aebc:	10108820 10101010 10101010 10101010      ...............
  40aecc:	04040410 04040404 10040404 10101010     ................
  40aedc:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40aeec:	01010101 01010101 01010101 10101010     ................
  40aefc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40af0c:	02020202 02020202 02020202 10101010     ................
  40af1c:	00000020 00000000 00000000 00000000      ...............
	...

0040afa0 <_init>:
  40afa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40afa2:	bf00      	nop
  40afa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40afa6:	bc08      	pop	{r3}
  40afa8:	469e      	mov	lr, r3
  40afaa:	4770      	bx	lr

0040afac <__init_array_start>:
  40afac:	004074d5 	.word	0x004074d5

0040afb0 <__frame_dummy_init_array_entry>:
  40afb0:	0040018d                                ..@.

0040afb4 <_fini>:
  40afb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40afb6:	bf00      	nop
  40afb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40afba:	bc08      	pop	{r3}
  40afbc:	469e      	mov	lr, r3
  40afbe:	4770      	bx	lr

0040afc0 <__fini_array_start>:
  40afc0:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <last_state.12311>:
20400014:	00ff 0000                                   ....

20400018 <pi>:
20400018:	0fdb 4049                                   ..I@

2040001c <raio>:
2040001c:	f5c3 3f28                                   ..(?

20400020 <_impure_ptr>:
20400020:	0028 2040 0000 0000                         (.@ ....

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__malloc_av_>:
	...
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 

20400858 <__malloc_sbrk_base>:
20400858:	ffff ffff                                   ....

2040085c <__malloc_trim_threshold>:
2040085c:	0000 0002                                   ....

20400860 <__atexit_recursive_mutex>:
20400860:	ca9c 2040                                   ..@ 

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	9c61 0040 8ef9 0040 0000 0000 ae9c 0040     a.@...@.......@.
20400954:	ad9c 0040 ac74 0040 ac74 0040 ac74 0040     ..@.t.@.t.@.t.@.
20400964:	ac74 0040 ac74 0040 ac74 0040 ac74 0040     t.@.t.@.t.@.t.@.
20400974:	ac74 0040 ac74 0040 ffff ffff ffff ffff     t.@.t.@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
