	 1	module Serial_Twos_Comp (output y, input [7: 0] data, input load, shift_control, Clock, reset_b);
     2	reg [7: 0] SReg; reg Q; wire SO = SReg [0];
     3	assign y = SO ^ Q;
     4	always @ (posedge Clock, negedge reset_b) if (reset_b == 0) begin SReg <= 0;
     5	Q <= 0; end else begin if (load) SReg = data;
     6	else if (shift_control) begin Q <= Q | SO; 
     7	SReg <= {y, SReg[7: 1]};
     8	end 
     9	end 
    10	endmodule