{"vcs1":{"timestamp_begin":1732422009.181458455, "rt":2.38, "ut":0.46, "st":0.28}}
{"vcselab":{"timestamp_begin":1732422011.647619497, "rt":1.18, "ut":0.26, "st":0.19}}
{"link":{"timestamp_begin":1732422012.907126536, "rt":0.36, "ut":0.10, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732422008.432329679}
{"VCS_COMP_START_TIME": 1732422008.432329679}
{"VCS_COMP_END_TIME": 1732422014.871881219}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333892}}
{"stitch_vcselab": {"peak_mem": 223372}}
