
voltf103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b8c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a28  08006ca0  08006ca0  00016ca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076c8  080076c8  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  080076c8  080076c8  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  080076c8  080076c8  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076c8  080076c8  000176c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076cc  080076cc  000176cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080076d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000504  200001ec  080078bc  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f0  080078bc  000206f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bfde  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001fe1  00000000  00000000  0002c1f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a20  00000000  00000000  0002e1d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000940  00000000  00000000  0002ebf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018115  00000000  00000000  0002f538  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009f4a  00000000  00000000  0004764d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00088479  00000000  00000000  00051597  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d9a10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033c8  00000000  00000000  000d9a8c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001ec 	.word	0x200001ec
 800012c:	00000000 	.word	0x00000000
 8000130:	08006c84 	.word	0x08006c84

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f0 	.word	0x200001f0
 800014c:	08006c84 	.word	0x08006c84

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b44:	f1a2 0201 	sub.w	r2, r2, #1
 8000b48:	d1ed      	bne.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <displayvolt>:
	__HAL_TIM_SET_COUNTER(&htim2, 0);
	  while(__HAL_TIM_GET_COUNTER(&htim2) < msec);
}
*/
void displayvolt(uint16_t akb, uint16_t mainvolt, uint8_t cflag)
{
 8001030:	b590      	push	{r4, r7, lr}
 8001032:	b08d      	sub	sp, #52	; 0x34
 8001034:	af02      	add	r7, sp, #8
 8001036:	4603      	mov	r3, r0
 8001038:	80fb      	strh	r3, [r7, #6]
 800103a:	460b      	mov	r3, r1
 800103c:	80bb      	strh	r3, [r7, #4]
 800103e:	4613      	mov	r3, r2
 8001040:	70fb      	strb	r3, [r7, #3]
	float akbvoltage = akb * koef,
 8001042:	88fb      	ldrh	r3, [r7, #6]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff fdd9 	bl	8000bfc <__aeabi_i2f>
 800104a:	4602      	mov	r2, r0
 800104c:	4b59      	ldr	r3, [pc, #356]	; (80011b4 <displayvolt+0x184>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4619      	mov	r1, r3
 8001052:	4610      	mov	r0, r2
 8001054:	f7ff fe26 	bl	8000ca4 <__aeabi_fmul>
 8001058:	4603      	mov	r3, r0
 800105a:	627b      	str	r3, [r7, #36]	; 0x24
		  mainvoltage = mainvolt * koef;
 800105c:	88bb      	ldrh	r3, [r7, #4]
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff fdcc 	bl	8000bfc <__aeabi_i2f>
 8001064:	4602      	mov	r2, r0
 8001066:	4b53      	ldr	r3, [pc, #332]	; (80011b4 <displayvolt+0x184>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4619      	mov	r1, r3
 800106c:	4610      	mov	r0, r2
 800106e:	f7ff fe19 	bl	8000ca4 <__aeabi_fmul>
 8001072:	4603      	mov	r3, r0
 8001074:	623b      	str	r3, [r7, #32]

	char str[20];
	sprintf (str,"bat. %1.1f V", akbvoltage);
 8001076:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001078:	f7ff f9d6 	bl	8000428 <__aeabi_f2d>
 800107c:	4603      	mov	r3, r0
 800107e:	460c      	mov	r4, r1
 8001080:	f107 000c 	add.w	r0, r7, #12
 8001084:	461a      	mov	r2, r3
 8001086:	4623      	mov	r3, r4
 8001088:	494b      	ldr	r1, [pc, #300]	; (80011b8 <displayvolt+0x188>)
 800108a:	f004 fa0f 	bl	80054ac <siprintf>
	SSD1306_Fill(0);
 800108e:	2000      	movs	r0, #0
 8001090:	f000 fbe8 	bl	8001864 <SSD1306_Fill>
	SSD1306_GotoXY(0,12);
 8001094:	210c      	movs	r1, #12
 8001096:	2000      	movs	r0, #0
 8001098:	f000 fc5a 	bl	8001950 <SSD1306_GotoXY>
	SSD1306_Puts(str, &Font_7x10, 1);
 800109c:	f107 030c 	add.w	r3, r7, #12
 80010a0:	2201      	movs	r2, #1
 80010a2:	4946      	ldr	r1, [pc, #280]	; (80011bc <displayvolt+0x18c>)
 80010a4:	4618      	mov	r0, r3
 80010a6:	f000 fce9 	bl	8001a7c <SSD1306_Puts>
	SSD1306_DrawRectangle(4, 30, 110, 33, 1);
 80010aa:	2301      	movs	r3, #1
 80010ac:	9300      	str	r3, [sp, #0]
 80010ae:	2321      	movs	r3, #33	; 0x21
 80010b0:	226e      	movs	r2, #110	; 0x6e
 80010b2:	211e      	movs	r1, #30
 80010b4:	2004      	movs	r0, #4
 80010b6:	f000 fe01 	bl	8001cbc <SSD1306_DrawRectangle>
	SSD1306_DrawFilledRectangle(114, 41, 5, 11, 1);
 80010ba:	2301      	movs	r3, #1
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	230b      	movs	r3, #11
 80010c0:	2205      	movs	r2, #5
 80010c2:	2129      	movs	r1, #41	; 0x29
 80010c4:	2072      	movs	r0, #114	; 0x72
 80010c6:	f000 fe63 	bl	8001d90 <SSD1306_DrawFilledRectangle>
	if (akbvoltage > 12.6f)
 80010ca:	493d      	ldr	r1, [pc, #244]	; (80011c0 <displayvolt+0x190>)
 80010cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80010ce:	f7ff ffa5 	bl	800101c <__aeabi_fcmpgt>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d007      	beq.n	80010e8 <displayvolt+0xb8>
	{
		// 3212 3175
		SSD1306_DrawFilledRectangle(6, 32, 25, 29, 1);
 80010d8:	2301      	movs	r3, #1
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	231d      	movs	r3, #29
 80010de:	2219      	movs	r2, #25
 80010e0:	2120      	movs	r1, #32
 80010e2:	2006      	movs	r0, #6
 80010e4:	f000 fe54 	bl	8001d90 <SSD1306_DrawFilledRectangle>
	}

	if (akbvoltage > 13.05f)
 80010e8:	4936      	ldr	r1, [pc, #216]	; (80011c4 <displayvolt+0x194>)
 80010ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80010ec:	f7ff ff96 	bl	800101c <__aeabi_fcmpgt>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d007      	beq.n	8001106 <displayvolt+0xd6>
	{
		SSD1306_DrawFilledRectangle(33, 32, 25, 29, 1);
 80010f6:	2301      	movs	r3, #1
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	231d      	movs	r3, #29
 80010fc:	2219      	movs	r2, #25
 80010fe:	2120      	movs	r1, #32
 8001100:	2021      	movs	r0, #33	; 0x21
 8001102:	f000 fe45 	bl	8001d90 <SSD1306_DrawFilledRectangle>
	}
	if (akbvoltage > 13.5f)
 8001106:	4930      	ldr	r1, [pc, #192]	; (80011c8 <displayvolt+0x198>)
 8001108:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800110a:	f7ff ff87 	bl	800101c <__aeabi_fcmpgt>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d007      	beq.n	8001124 <displayvolt+0xf4>
	{
		SSD1306_DrawFilledRectangle(60, 32, 25, 29, 1);
 8001114:	2301      	movs	r3, #1
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	231d      	movs	r3, #29
 800111a:	2219      	movs	r2, #25
 800111c:	2120      	movs	r1, #32
 800111e:	203c      	movs	r0, #60	; 0x3c
 8001120:	f000 fe36 	bl	8001d90 <SSD1306_DrawFilledRectangle>
	}
	if (akbvoltage > 13.95f)
 8001124:	4929      	ldr	r1, [pc, #164]	; (80011cc <displayvolt+0x19c>)
 8001126:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001128:	f7ff ff78 	bl	800101c <__aeabi_fcmpgt>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d007      	beq.n	8001142 <displayvolt+0x112>
	{
		SSD1306_DrawFilledRectangle(87, 32, 25, 29, 1);
 8001132:	2301      	movs	r3, #1
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	231d      	movs	r3, #29
 8001138:	2219      	movs	r2, #25
 800113a:	2120      	movs	r1, #32
 800113c:	2057      	movs	r0, #87	; 0x57
 800113e:	f000 fe27 	bl	8001d90 <SSD1306_DrawFilledRectangle>
	}
	if (cflag == 1)
 8001142:	78fb      	ldrb	r3, [r7, #3]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d117      	bne.n	8001178 <displayvolt+0x148>
	{
		SSD1306_DrawLine(125, 2, 110, 12, 1);
 8001148:	2301      	movs	r3, #1
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	230c      	movs	r3, #12
 800114e:	226e      	movs	r2, #110	; 0x6e
 8001150:	2102      	movs	r1, #2
 8001152:	207d      	movs	r0, #125	; 0x7d
 8001154:	f000 fcb7 	bl	8001ac6 <SSD1306_DrawLine>
		SSD1306_DrawLine(125, 12, 110, 12, 1);
 8001158:	2301      	movs	r3, #1
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	230c      	movs	r3, #12
 800115e:	226e      	movs	r2, #110	; 0x6e
 8001160:	210c      	movs	r1, #12
 8001162:	207d      	movs	r0, #125	; 0x7d
 8001164:	f000 fcaf 	bl	8001ac6 <SSD1306_DrawLine>
		SSD1306_DrawLine(125, 12, 110, 22, 1);
 8001168:	2301      	movs	r3, #1
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	2316      	movs	r3, #22
 800116e:	226e      	movs	r2, #110	; 0x6e
 8001170:	210c      	movs	r1, #12
 8001172:	207d      	movs	r0, #125	; 0x7d
 8001174:	f000 fca7 	bl	8001ac6 <SSD1306_DrawLine>
	}
	sprintf(str, "main %1.1f V", mainvoltage);
 8001178:	6a38      	ldr	r0, [r7, #32]
 800117a:	f7ff f955 	bl	8000428 <__aeabi_f2d>
 800117e:	4603      	mov	r3, r0
 8001180:	460c      	mov	r4, r1
 8001182:	f107 000c 	add.w	r0, r7, #12
 8001186:	461a      	mov	r2, r3
 8001188:	4623      	mov	r3, r4
 800118a:	4911      	ldr	r1, [pc, #68]	; (80011d0 <displayvolt+0x1a0>)
 800118c:	f004 f98e 	bl	80054ac <siprintf>
	SSD1306_GotoXY(0,0);
 8001190:	2100      	movs	r1, #0
 8001192:	2000      	movs	r0, #0
 8001194:	f000 fbdc 	bl	8001950 <SSD1306_GotoXY>
	SSD1306_Puts(str, &Font_7x10, 1);
 8001198:	f107 030c 	add.w	r3, r7, #12
 800119c:	2201      	movs	r2, #1
 800119e:	4907      	ldr	r1, [pc, #28]	; (80011bc <displayvolt+0x18c>)
 80011a0:	4618      	mov	r0, r3
 80011a2:	f000 fc6b 	bl	8001a7c <SSD1306_Puts>

    SSD1306_UpdateScreen();
 80011a6:	f000 fb2f 	bl	8001808 <SSD1306_UpdateScreen>



    // 15 20 125 2, 125 22, 110 22, 110 2 12
}
 80011aa:	bf00      	nop
 80011ac:	372c      	adds	r7, #44	; 0x2c
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd90      	pop	{r4, r7, pc}
 80011b2:	bf00      	nop
 80011b4:	2000000c 	.word	0x2000000c
 80011b8:	08006ca0 	.word	0x08006ca0
 80011bc:	20000000 	.word	0x20000000
 80011c0:	4149999a 	.word	0x4149999a
 80011c4:	4150cccd 	.word	0x4150cccd
 80011c8:	41580000 	.word	0x41580000
 80011cc:	415f3333 	.word	0x415f3333
 80011d0:	08006cb0 	.word	0x08006cb0

080011d4 <displaycounter>:

uint8_t displaycounter(uint8_t count)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]

	if(voltage[0] < voltage[1]-30)
 80011de:	4b0f      	ldr	r3, [pc, #60]	; (800121c <displaycounter+0x48>)
 80011e0:	881b      	ldrh	r3, [r3, #0]
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	461a      	mov	r2, r3
 80011e6:	4b0d      	ldr	r3, [pc, #52]	; (800121c <displaycounter+0x48>)
 80011e8:	885b      	ldrh	r3, [r3, #2]
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	3b1e      	subs	r3, #30
 80011ee:	429a      	cmp	r2, r3
 80011f0:	da06      	bge.n	8001200 <displaycounter+0x2c>
		count++;
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	3301      	adds	r3, #1
 80011f6:	71fb      	strb	r3, [r7, #7]
	{
		count = 0;
		return 0;
	}

	if (count > 10)
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	2b0a      	cmp	r3, #10
 80011fc:	d908      	bls.n	8001210 <displaycounter+0x3c>
 80011fe:	e003      	b.n	8001208 <displaycounter+0x34>
		count = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	71fb      	strb	r3, [r7, #7]
		return 0;
 8001204:	2300      	movs	r3, #0
 8001206:	e003      	b.n	8001210 <displaycounter+0x3c>
	{
		count = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	71fb      	strb	r3, [r7, #7]
		return 1;
 800120c:	2301      	movs	r3, #1
 800120e:	e7ff      	b.n	8001210 <displaycounter+0x3c>
	}

}
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	20000008 	.word	0x20000008

08001220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001226:	f000 ffdf 	bl	80021e8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800122a:	f000 f8a9 	bl	8001380 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800122e:	f000 f99d 	bl	800156c <MX_GPIO_Init>
  MX_DMA_Init();
 8001232:	f000 f97d 	bl	8001530 <MX_DMA_Init>
  MX_I2C1_Init();
 8001236:	f000 f94d 	bl	80014d4 <MX_I2C1_Init>
  MX_ADC1_Init();
 800123a:	f000 f8fd 	bl	8001438 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 800123e:	f000 fa1f 	bl	8001680 <SSD1306_Init>
  //HAL_TIM_Base_Start(&htim2);
  HAL_ADCEx_Calibration_Start(&hadc1);
 8001242:	484b      	ldr	r0, [pc, #300]	; (8001370 <main+0x150>)
 8001244:	f001 fc62 	bl	8002b0c <HAL_ADCEx_Calibration_Start>
   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&voltage, 2);
 8001248:	2202      	movs	r2, #2
 800124a:	494a      	ldr	r1, [pc, #296]	; (8001374 <main+0x154>)
 800124c:	4848      	ldr	r0, [pc, #288]	; (8001370 <main+0x150>)
 800124e:	f001 f927 	bl	80024a0 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001252:	2201      	movs	r2, #1
 8001254:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001258:	4847      	ldr	r0, [pc, #284]	; (8001378 <main+0x158>)
 800125a:	f002 f993 	bl	8003584 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800125e:	2201      	movs	r2, #1
 8001260:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001264:	4844      	ldr	r0, [pc, #272]	; (8001378 <main+0x158>)
 8001266:	f002 f98d 	bl	8003584 <HAL_GPIO_WritePin>
   uint8_t displaycount = 0,
 800126a:	2300      	movs	r3, #0
 800126c:	713b      	strb	r3, [r7, #4]
		   displayflag = 0,
 800126e:	2300      	movs	r3, #0
 8001270:	71fb      	strb	r3, [r7, #7]
		   chargeflag = 0,
 8001272:	2300      	movs	r3, #0
 8001274:	70fb      	strb	r3, [r7, #3]
		   powerofflag = 0,
 8001276:	2300      	movs	r3, #0
 8001278:	71bb      	strb	r3, [r7, #6]
		   poweronflag = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	717b      	strb	r3, [r7, #5]

  while (1)
  {


	  	  if(flag)
 800127e:	4b3f      	ldr	r3, [pc, #252]	; (800137c <main+0x15c>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	2b00      	cmp	r3, #0
 8001286:	d0fa      	beq.n	800127e <main+0x5e>
	  	  {
	  		  flag = 0;
 8001288:	4b3c      	ldr	r3, [pc, #240]	; (800137c <main+0x15c>)
 800128a:	2200      	movs	r2, #0
 800128c:	701a      	strb	r2, [r3, #0]

			  HAL_ADC_Stop_DMA(&hadc1);
 800128e:	4838      	ldr	r0, [pc, #224]	; (8001370 <main+0x150>)
 8001290:	f001 f9e4 	bl	800265c <HAL_ADC_Stop_DMA>

			  chargeflag = displaycounter(displaycount);
 8001294:	793b      	ldrb	r3, [r7, #4]
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff ff9c 	bl	80011d4 <displaycounter>
 800129c:	4603      	mov	r3, r0
 800129e:	70fb      	strb	r3, [r7, #3]
			  if(voltage[0] < 3392 && chargeflag == 1) // 13.4v
 80012a0:	4b34      	ldr	r3, [pc, #208]	; (8001374 <main+0x154>)
 80012a2:	881b      	ldrh	r3, [r3, #0]
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	f5b3 6f54 	cmp.w	r3, #3392	; 0xd40
 80012aa:	d206      	bcs.n	80012ba <main+0x9a>
 80012ac:	78fb      	ldrb	r3, [r7, #3]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d103      	bne.n	80012ba <main+0x9a>
				  poweronflag++;
 80012b2:	797b      	ldrb	r3, [r7, #5]
 80012b4:	3301      	adds	r3, #1
 80012b6:	717b      	strb	r3, [r7, #5]
 80012b8:	e001      	b.n	80012be <main+0x9e>
			  else
				  poweronflag = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	717b      	strb	r3, [r7, #5]
			  if(voltage[0] > 3607) // 14.25v
 80012be:	4b2d      	ldr	r3, [pc, #180]	; (8001374 <main+0x154>)
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	f640 6217 	movw	r2, #3607	; 0xe17
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d903      	bls.n	80012d4 <main+0xb4>
				  powerofflag++;
 80012cc:	79bb      	ldrb	r3, [r7, #6]
 80012ce:	3301      	adds	r3, #1
 80012d0:	71bb      	strb	r3, [r7, #6]
 80012d2:	e001      	b.n	80012d8 <main+0xb8>
			  else
				  powerofflag = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	71bb      	strb	r3, [r7, #6]
			  if(voltage[0] <= 3063) //12.1v
 80012d8:	4b26      	ldr	r3, [pc, #152]	; (8001374 <main+0x154>)
 80012da:	881b      	ldrh	r3, [r3, #0]
 80012dc:	b29b      	uxth	r3, r3
 80012de:	f640 32f7 	movw	r2, #3063	; 0xbf7
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d806      	bhi.n	80012f4 <main+0xd4>
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012ec:	4822      	ldr	r0, [pc, #136]	; (8001378 <main+0x158>)
 80012ee:	f002 f949 	bl	8003584 <HAL_GPIO_WritePin>
 80012f2:	e005      	b.n	8001300 <main+0xe0>
			  else
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80012f4:	2201      	movs	r2, #1
 80012f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012fa:	481f      	ldr	r0, [pc, #124]	; (8001378 <main+0x158>)
 80012fc:	f002 f942 	bl	8003584 <HAL_GPIO_WritePin>
			  if(displayflag > 12)
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	2b0c      	cmp	r3, #12
 8001304:	d90b      	bls.n	800131e <main+0xfe>
			  {
	  			  displayvolt(voltage[0], voltage[1], chargeflag);
 8001306:	4b1b      	ldr	r3, [pc, #108]	; (8001374 <main+0x154>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	b298      	uxth	r0, r3
 800130c:	4b19      	ldr	r3, [pc, #100]	; (8001374 <main+0x154>)
 800130e:	885b      	ldrh	r3, [r3, #2]
 8001310:	b29b      	uxth	r3, r3
 8001312:	78fa      	ldrb	r2, [r7, #3]
 8001314:	4619      	mov	r1, r3
 8001316:	f7ff fe8b 	bl	8001030 <displayvolt>
	  			  displayflag = 0;
 800131a:	2300      	movs	r3, #0
 800131c:	71fb      	strb	r3, [r7, #7]
			  }
			  if (poweronflag > 105)
 800131e:	797b      	ldrb	r3, [r7, #5]
 8001320:	2b69      	cmp	r3, #105	; 0x69
 8001322:	d907      	bls.n	8001334 <main+0x114>
			  {
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001324:	2201      	movs	r2, #1
 8001326:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800132a:	4813      	ldr	r0, [pc, #76]	; (8001378 <main+0x158>)
 800132c:	f002 f92a 	bl	8003584 <HAL_GPIO_WritePin>
				  poweronflag =0;
 8001330:	2300      	movs	r3, #0
 8001332:	717b      	strb	r3, [r7, #5]
			  }
			  if (powerofflag > 105)
 8001334:	79bb      	ldrb	r3, [r7, #6]
 8001336:	2b69      	cmp	r3, #105	; 0x69
 8001338:	d907      	bls.n	800134a <main+0x12a>
			  {
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800133a:	2200      	movs	r2, #0
 800133c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001340:	480d      	ldr	r0, [pc, #52]	; (8001378 <main+0x158>)
 8001342:	f002 f91f 	bl	8003584 <HAL_GPIO_WritePin>
				  powerofflag =0;
 8001346:	2300      	movs	r3, #0
 8001348:	71bb      	strb	r3, [r7, #6]
			  }
	  			  //something code
			  voltage[0] = 0;
 800134a:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <main+0x154>)
 800134c:	2200      	movs	r2, #0
 800134e:	801a      	strh	r2, [r3, #0]
	  		  voltage[1] = 0;
 8001350:	4b08      	ldr	r3, [pc, #32]	; (8001374 <main+0x154>)
 8001352:	2200      	movs	r2, #0
 8001354:	805a      	strh	r2, [r3, #2]
	  		  displayflag++;
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	3301      	adds	r3, #1
 800135a:	71fb      	strb	r3, [r7, #7]
			  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&voltage, 2);
 800135c:	2202      	movs	r2, #2
 800135e:	4905      	ldr	r1, [pc, #20]	; (8001374 <main+0x154>)
 8001360:	4803      	ldr	r0, [pc, #12]	; (8001370 <main+0x150>)
 8001362:	f001 f89d 	bl	80024a0 <HAL_ADC_Start_DMA>

			  HAL_Delay(100);
 8001366:	2064      	movs	r0, #100	; 0x64
 8001368:	f000 ffa0 	bl	80022ac <HAL_Delay>
	  	  if(flag)
 800136c:	e787      	b.n	800127e <main+0x5e>
 800136e:	bf00      	nop
 8001370:	20000674 	.word	0x20000674
 8001374:	20000008 	.word	0x20000008
 8001378:	40010c00 	.word	0x40010c00
 800137c:	20000208 	.word	0x20000208

08001380 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b094      	sub	sp, #80	; 0x50
 8001384:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001386:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800138a:	2228      	movs	r2, #40	; 0x28
 800138c:	2100      	movs	r1, #0
 800138e:	4618      	mov	r0, r3
 8001390:	f003 fc34 	bl	8004bfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013b0:	2301      	movs	r3, #1
 80013b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013ba:	2300      	movs	r3, #0
 80013bc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013be:	2301      	movs	r3, #1
 80013c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c2:	2302      	movs	r3, #2
 80013c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013cc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80013d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013d6:	4618      	mov	r0, r3
 80013d8:	f002 fe58 	bl	800408c <HAL_RCC_OscConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80013e2:	f000 f947 	bl	8001674 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013e6:	230f      	movs	r3, #15
 80013e8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ea:	2302      	movs	r3, #2
 80013ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ee:	2300      	movs	r3, #0
 80013f0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013f6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013f8:	2300      	movs	r3, #0
 80013fa:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	2102      	movs	r1, #2
 8001402:	4618      	mov	r0, r3
 8001404:	f003 f8c2 	bl	800458c <HAL_RCC_ClockConfig>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800140e:	f000 f931 	bl	8001674 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001412:	2302      	movs	r3, #2
 8001414:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001416:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800141a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	4618      	mov	r0, r3
 8001420:	f003 fa50 	bl	80048c4 <HAL_RCCEx_PeriphCLKConfig>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800142a:	f000 f923 	bl	8001674 <Error_Handler>
  }
}
 800142e:	bf00      	nop
 8001430:	3750      	adds	r7, #80	; 0x50
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
	...

08001438 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001448:	4b20      	ldr	r3, [pc, #128]	; (80014cc <MX_ADC1_Init+0x94>)
 800144a:	4a21      	ldr	r2, [pc, #132]	; (80014d0 <MX_ADC1_Init+0x98>)
 800144c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800144e:	4b1f      	ldr	r3, [pc, #124]	; (80014cc <MX_ADC1_Init+0x94>)
 8001450:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001454:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001456:	4b1d      	ldr	r3, [pc, #116]	; (80014cc <MX_ADC1_Init+0x94>)
 8001458:	2200      	movs	r2, #0
 800145a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800145c:	4b1b      	ldr	r3, [pc, #108]	; (80014cc <MX_ADC1_Init+0x94>)
 800145e:	2200      	movs	r2, #0
 8001460:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001462:	4b1a      	ldr	r3, [pc, #104]	; (80014cc <MX_ADC1_Init+0x94>)
 8001464:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001468:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800146a:	4b18      	ldr	r3, [pc, #96]	; (80014cc <MX_ADC1_Init+0x94>)
 800146c:	2200      	movs	r2, #0
 800146e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8001470:	4b16      	ldr	r3, [pc, #88]	; (80014cc <MX_ADC1_Init+0x94>)
 8001472:	2202      	movs	r2, #2
 8001474:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001476:	4815      	ldr	r0, [pc, #84]	; (80014cc <MX_ADC1_Init+0x94>)
 8001478:	f000 ff3a 	bl	80022f0 <HAL_ADC_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001482:	f000 f8f7 	bl	8001674 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001486:	2300      	movs	r3, #0
 8001488:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800148a:	2301      	movs	r3, #1
 800148c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001492:	1d3b      	adds	r3, r7, #4
 8001494:	4619      	mov	r1, r3
 8001496:	480d      	ldr	r0, [pc, #52]	; (80014cc <MX_ADC1_Init+0x94>)
 8001498:	f001 f93e 	bl	8002718 <HAL_ADC_ConfigChannel>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80014a2:	f000 f8e7 	bl	8001674 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014a6:	2301      	movs	r3, #1
 80014a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80014aa:	2302      	movs	r3, #2
 80014ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	4619      	mov	r1, r3
 80014b2:	4806      	ldr	r0, [pc, #24]	; (80014cc <MX_ADC1_Init+0x94>)
 80014b4:	f001 f930 	bl	8002718 <HAL_ADC_ConfigChannel>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80014be:	f000 f8d9 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000674 	.word	0x20000674
 80014d0:	40012400 	.word	0x40012400

080014d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014d8:	4b12      	ldr	r3, [pc, #72]	; (8001524 <MX_I2C1_Init+0x50>)
 80014da:	4a13      	ldr	r2, [pc, #76]	; (8001528 <MX_I2C1_Init+0x54>)
 80014dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80014de:	4b11      	ldr	r3, [pc, #68]	; (8001524 <MX_I2C1_Init+0x50>)
 80014e0:	4a12      	ldr	r2, [pc, #72]	; (800152c <MX_I2C1_Init+0x58>)
 80014e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014e4:	4b0f      	ldr	r3, [pc, #60]	; (8001524 <MX_I2C1_Init+0x50>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <MX_I2C1_Init+0x50>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <MX_I2C1_Init+0x50>)
 80014f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014f8:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <MX_I2C1_Init+0x50>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014fe:	4b09      	ldr	r3, [pc, #36]	; (8001524 <MX_I2C1_Init+0x50>)
 8001500:	2200      	movs	r2, #0
 8001502:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001504:	4b07      	ldr	r3, [pc, #28]	; (8001524 <MX_I2C1_Init+0x50>)
 8001506:	2200      	movs	r2, #0
 8001508:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800150a:	4b06      	ldr	r3, [pc, #24]	; (8001524 <MX_I2C1_Init+0x50>)
 800150c:	2200      	movs	r2, #0
 800150e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001510:	4804      	ldr	r0, [pc, #16]	; (8001524 <MX_I2C1_Init+0x50>)
 8001512:	f002 f84f 	bl	80035b4 <HAL_I2C_Init>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800151c:	f000 f8aa 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000620 	.word	0x20000620
 8001528:	40005400 	.word	0x40005400
 800152c:	00061a80 	.word	0x00061a80

08001530 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001536:	4b0c      	ldr	r3, [pc, #48]	; (8001568 <MX_DMA_Init+0x38>)
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	4a0b      	ldr	r2, [pc, #44]	; (8001568 <MX_DMA_Init+0x38>)
 800153c:	f043 0301 	orr.w	r3, r3, #1
 8001540:	6153      	str	r3, [r2, #20]
 8001542:	4b09      	ldr	r3, [pc, #36]	; (8001568 <MX_DMA_Init+0x38>)
 8001544:	695b      	ldr	r3, [r3, #20]
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	2100      	movs	r1, #0
 8001552:	200b      	movs	r0, #11
 8001554:	f001 fc5d 	bl	8002e12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001558:	200b      	movs	r0, #11
 800155a:	f001 fc76 	bl	8002e4a <HAL_NVIC_EnableIRQ>

}
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40021000 	.word	0x40021000

0800156c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b088      	sub	sp, #32
 8001570:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001572:	f107 0310 	add.w	r3, r7, #16
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001580:	4b2e      	ldr	r3, [pc, #184]	; (800163c <MX_GPIO_Init+0xd0>)
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	4a2d      	ldr	r2, [pc, #180]	; (800163c <MX_GPIO_Init+0xd0>)
 8001586:	f043 0310 	orr.w	r3, r3, #16
 800158a:	6193      	str	r3, [r2, #24]
 800158c:	4b2b      	ldr	r3, [pc, #172]	; (800163c <MX_GPIO_Init+0xd0>)
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	f003 0310 	and.w	r3, r3, #16
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001598:	4b28      	ldr	r3, [pc, #160]	; (800163c <MX_GPIO_Init+0xd0>)
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	4a27      	ldr	r2, [pc, #156]	; (800163c <MX_GPIO_Init+0xd0>)
 800159e:	f043 0320 	orr.w	r3, r3, #32
 80015a2:	6193      	str	r3, [r2, #24]
 80015a4:	4b25      	ldr	r3, [pc, #148]	; (800163c <MX_GPIO_Init+0xd0>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	f003 0320 	and.w	r3, r3, #32
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b0:	4b22      	ldr	r3, [pc, #136]	; (800163c <MX_GPIO_Init+0xd0>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	4a21      	ldr	r2, [pc, #132]	; (800163c <MX_GPIO_Init+0xd0>)
 80015b6:	f043 0304 	orr.w	r3, r3, #4
 80015ba:	6193      	str	r3, [r2, #24]
 80015bc:	4b1f      	ldr	r3, [pc, #124]	; (800163c <MX_GPIO_Init+0xd0>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 0304 	and.w	r3, r3, #4
 80015c4:	607b      	str	r3, [r7, #4]
 80015c6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c8:	4b1c      	ldr	r3, [pc, #112]	; (800163c <MX_GPIO_Init+0xd0>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	4a1b      	ldr	r2, [pc, #108]	; (800163c <MX_GPIO_Init+0xd0>)
 80015ce:	f043 0308 	orr.w	r3, r3, #8
 80015d2:	6193      	str	r3, [r2, #24]
 80015d4:	4b19      	ldr	r3, [pc, #100]	; (800163c <MX_GPIO_Init+0xd0>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	f003 0308 	and.w	r3, r3, #8
 80015dc:	603b      	str	r3, [r7, #0]
 80015de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015e6:	4816      	ldr	r0, [pc, #88]	; (8001640 <MX_GPIO_Init+0xd4>)
 80015e8:	f001 ffcc 	bl	8003584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_SET);
 80015ec:	2201      	movs	r2, #1
 80015ee:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80015f2:	4814      	ldr	r0, [pc, #80]	; (8001644 <MX_GPIO_Init+0xd8>)
 80015f4:	f001 ffc6 	bl	8003584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80015f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fe:	2301      	movs	r3, #1
 8001600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001606:	2302      	movs	r3, #2
 8001608:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800160a:	f107 0310 	add.w	r3, r7, #16
 800160e:	4619      	mov	r1, r3
 8001610:	480b      	ldr	r0, [pc, #44]	; (8001640 <MX_GPIO_Init+0xd4>)
 8001612:	f001 fe5d 	bl	80032d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001616:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800161a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161c:	2301      	movs	r3, #1
 800161e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001624:	2302      	movs	r3, #2
 8001626:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001628:	f107 0310 	add.w	r3, r7, #16
 800162c:	4619      	mov	r1, r3
 800162e:	4805      	ldr	r0, [pc, #20]	; (8001644 <MX_GPIO_Init+0xd8>)
 8001630:	f001 fe4e 	bl	80032d0 <HAL_GPIO_Init>

}
 8001634:	bf00      	nop
 8001636:	3720      	adds	r7, #32
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40021000 	.word	0x40021000
 8001640:	40011000 	.word	0x40011000
 8001644:	40010c00 	.word	0x40010c00

08001648 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a05      	ldr	r2, [pc, #20]	; (800166c <HAL_ADC_ConvCpltCallback+0x24>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d102      	bne.n	8001660 <HAL_ADC_ConvCpltCallback+0x18>
		flag = 1;
 800165a:	4b05      	ldr	r3, [pc, #20]	; (8001670 <HAL_ADC_ConvCpltCallback+0x28>)
 800165c:	2201      	movs	r2, #1
 800165e:	701a      	strb	r2, [r3, #0]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	40012400 	.word	0x40012400
 8001670:	20000208 	.word	0x20000208

08001674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr

08001680 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001686:	f000 fbd1 	bl	8001e2c <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800168a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800168e:	2201      	movs	r2, #1
 8001690:	2178      	movs	r1, #120	; 0x78
 8001692:	485b      	ldr	r0, [pc, #364]	; (8001800 <SSD1306_Init+0x180>)
 8001694:	f002 f9c4 	bl	8003a20 <HAL_I2C_IsDeviceReady>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	e0a9      	b.n	80017f6 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 80016a2:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80016a6:	607b      	str	r3, [r7, #4]
	while(p>0)
 80016a8:	e002      	b.n	80016b0 <SSD1306_Init+0x30>
		p--;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	3b01      	subs	r3, #1
 80016ae:	607b      	str	r3, [r7, #4]
	while(p>0)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d1f9      	bne.n	80016aa <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80016b6:	22ae      	movs	r2, #174	; 0xae
 80016b8:	2100      	movs	r1, #0
 80016ba:	2078      	movs	r0, #120	; 0x78
 80016bc:	f000 fc12 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80016c0:	2220      	movs	r2, #32
 80016c2:	2100      	movs	r1, #0
 80016c4:	2078      	movs	r0, #120	; 0x78
 80016c6:	f000 fc0d 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80016ca:	2210      	movs	r2, #16
 80016cc:	2100      	movs	r1, #0
 80016ce:	2078      	movs	r0, #120	; 0x78
 80016d0:	f000 fc08 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80016d4:	22b0      	movs	r2, #176	; 0xb0
 80016d6:	2100      	movs	r1, #0
 80016d8:	2078      	movs	r0, #120	; 0x78
 80016da:	f000 fc03 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80016de:	22c8      	movs	r2, #200	; 0xc8
 80016e0:	2100      	movs	r1, #0
 80016e2:	2078      	movs	r0, #120	; 0x78
 80016e4:	f000 fbfe 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80016e8:	2200      	movs	r2, #0
 80016ea:	2100      	movs	r1, #0
 80016ec:	2078      	movs	r0, #120	; 0x78
 80016ee:	f000 fbf9 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80016f2:	2210      	movs	r2, #16
 80016f4:	2100      	movs	r1, #0
 80016f6:	2078      	movs	r0, #120	; 0x78
 80016f8:	f000 fbf4 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80016fc:	2240      	movs	r2, #64	; 0x40
 80016fe:	2100      	movs	r1, #0
 8001700:	2078      	movs	r0, #120	; 0x78
 8001702:	f000 fbef 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001706:	2281      	movs	r2, #129	; 0x81
 8001708:	2100      	movs	r1, #0
 800170a:	2078      	movs	r0, #120	; 0x78
 800170c:	f000 fbea 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001710:	22ff      	movs	r2, #255	; 0xff
 8001712:	2100      	movs	r1, #0
 8001714:	2078      	movs	r0, #120	; 0x78
 8001716:	f000 fbe5 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800171a:	22a1      	movs	r2, #161	; 0xa1
 800171c:	2100      	movs	r1, #0
 800171e:	2078      	movs	r0, #120	; 0x78
 8001720:	f000 fbe0 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001724:	22a6      	movs	r2, #166	; 0xa6
 8001726:	2100      	movs	r1, #0
 8001728:	2078      	movs	r0, #120	; 0x78
 800172a:	f000 fbdb 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800172e:	22a8      	movs	r2, #168	; 0xa8
 8001730:	2100      	movs	r1, #0
 8001732:	2078      	movs	r0, #120	; 0x78
 8001734:	f000 fbd6 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001738:	223f      	movs	r2, #63	; 0x3f
 800173a:	2100      	movs	r1, #0
 800173c:	2078      	movs	r0, #120	; 0x78
 800173e:	f000 fbd1 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001742:	22a4      	movs	r2, #164	; 0xa4
 8001744:	2100      	movs	r1, #0
 8001746:	2078      	movs	r0, #120	; 0x78
 8001748:	f000 fbcc 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800174c:	22d3      	movs	r2, #211	; 0xd3
 800174e:	2100      	movs	r1, #0
 8001750:	2078      	movs	r0, #120	; 0x78
 8001752:	f000 fbc7 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001756:	2200      	movs	r2, #0
 8001758:	2100      	movs	r1, #0
 800175a:	2078      	movs	r0, #120	; 0x78
 800175c:	f000 fbc2 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001760:	22d5      	movs	r2, #213	; 0xd5
 8001762:	2100      	movs	r1, #0
 8001764:	2078      	movs	r0, #120	; 0x78
 8001766:	f000 fbbd 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800176a:	22f0      	movs	r2, #240	; 0xf0
 800176c:	2100      	movs	r1, #0
 800176e:	2078      	movs	r0, #120	; 0x78
 8001770:	f000 fbb8 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001774:	22d9      	movs	r2, #217	; 0xd9
 8001776:	2100      	movs	r1, #0
 8001778:	2078      	movs	r0, #120	; 0x78
 800177a:	f000 fbb3 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800177e:	2222      	movs	r2, #34	; 0x22
 8001780:	2100      	movs	r1, #0
 8001782:	2078      	movs	r0, #120	; 0x78
 8001784:	f000 fbae 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001788:	22da      	movs	r2, #218	; 0xda
 800178a:	2100      	movs	r1, #0
 800178c:	2078      	movs	r0, #120	; 0x78
 800178e:	f000 fba9 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001792:	2212      	movs	r2, #18
 8001794:	2100      	movs	r1, #0
 8001796:	2078      	movs	r0, #120	; 0x78
 8001798:	f000 fba4 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800179c:	22db      	movs	r2, #219	; 0xdb
 800179e:	2100      	movs	r1, #0
 80017a0:	2078      	movs	r0, #120	; 0x78
 80017a2:	f000 fb9f 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80017a6:	2220      	movs	r2, #32
 80017a8:	2100      	movs	r1, #0
 80017aa:	2078      	movs	r0, #120	; 0x78
 80017ac:	f000 fb9a 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80017b0:	228d      	movs	r2, #141	; 0x8d
 80017b2:	2100      	movs	r1, #0
 80017b4:	2078      	movs	r0, #120	; 0x78
 80017b6:	f000 fb95 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80017ba:	2214      	movs	r2, #20
 80017bc:	2100      	movs	r1, #0
 80017be:	2078      	movs	r0, #120	; 0x78
 80017c0:	f000 fb90 	bl	8001ee4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80017c4:	22af      	movs	r2, #175	; 0xaf
 80017c6:	2100      	movs	r1, #0
 80017c8:	2078      	movs	r0, #120	; 0x78
 80017ca:	f000 fb8b 	bl	8001ee4 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80017ce:	222e      	movs	r2, #46	; 0x2e
 80017d0:	2100      	movs	r1, #0
 80017d2:	2078      	movs	r0, #120	; 0x78
 80017d4:	f000 fb86 	bl	8001ee4 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80017d8:	2000      	movs	r0, #0
 80017da:	f000 f843 	bl	8001864 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80017de:	f000 f813 	bl	8001808 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80017e2:	4b08      	ldr	r3, [pc, #32]	; (8001804 <SSD1306_Init+0x184>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80017e8:	4b06      	ldr	r3, [pc, #24]	; (8001804 <SSD1306_Init+0x184>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80017ee:	4b05      	ldr	r3, [pc, #20]	; (8001804 <SSD1306_Init+0x184>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80017f4:	2301      	movs	r3, #1
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000620 	.word	0x20000620
 8001804:	2000060c 	.word	0x2000060c

08001808 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 800180e:	2300      	movs	r3, #0
 8001810:	71fb      	strb	r3, [r7, #7]
 8001812:	e01d      	b.n	8001850 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	3b50      	subs	r3, #80	; 0x50
 8001818:	b2db      	uxtb	r3, r3
 800181a:	461a      	mov	r2, r3
 800181c:	2100      	movs	r1, #0
 800181e:	2078      	movs	r0, #120	; 0x78
 8001820:	f000 fb60 	bl	8001ee4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001824:	2200      	movs	r2, #0
 8001826:	2100      	movs	r1, #0
 8001828:	2078      	movs	r0, #120	; 0x78
 800182a:	f000 fb5b 	bl	8001ee4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800182e:	2210      	movs	r2, #16
 8001830:	2100      	movs	r1, #0
 8001832:	2078      	movs	r0, #120	; 0x78
 8001834:	f000 fb56 	bl	8001ee4 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	01db      	lsls	r3, r3, #7
 800183c:	4a08      	ldr	r2, [pc, #32]	; (8001860 <SSD1306_UpdateScreen+0x58>)
 800183e:	441a      	add	r2, r3
 8001840:	2380      	movs	r3, #128	; 0x80
 8001842:	2140      	movs	r1, #64	; 0x40
 8001844:	2078      	movs	r0, #120	; 0x78
 8001846:	f000 fb05 	bl	8001e54 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	3301      	adds	r3, #1
 800184e:	71fb      	strb	r3, [r7, #7]
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	2b07      	cmp	r3, #7
 8001854:	d9de      	bls.n	8001814 <SSD1306_UpdateScreen+0xc>
	}
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	2000020c 	.word	0x2000020c

08001864 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d101      	bne.n	8001878 <SSD1306_Fill+0x14>
 8001874:	2300      	movs	r3, #0
 8001876:	e000      	b.n	800187a <SSD1306_Fill+0x16>
 8001878:	23ff      	movs	r3, #255	; 0xff
 800187a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800187e:	4619      	mov	r1, r3
 8001880:	4803      	ldr	r0, [pc, #12]	; (8001890 <SSD1306_Fill+0x2c>)
 8001882:	f003 f9bb 	bl	8004bfc <memset>
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	2000020c 	.word	0x2000020c

08001894 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	80fb      	strh	r3, [r7, #6]
 800189e:	460b      	mov	r3, r1
 80018a0:	80bb      	strh	r3, [r7, #4]
 80018a2:	4613      	mov	r3, r2
 80018a4:	70fb      	strb	r3, [r7, #3]
	if (
 80018a6:	88fb      	ldrh	r3, [r7, #6]
 80018a8:	2b7f      	cmp	r3, #127	; 0x7f
 80018aa:	d848      	bhi.n	800193e <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80018ac:	88bb      	ldrh	r3, [r7, #4]
 80018ae:	2b3f      	cmp	r3, #63	; 0x3f
 80018b0:	d845      	bhi.n	800193e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80018b2:	4b25      	ldr	r3, [pc, #148]	; (8001948 <SSD1306_DrawPixel+0xb4>)
 80018b4:	791b      	ldrb	r3, [r3, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d006      	beq.n	80018c8 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80018ba:	78fb      	ldrb	r3, [r7, #3]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	bf0c      	ite	eq
 80018c0:	2301      	moveq	r3, #1
 80018c2:	2300      	movne	r3, #0
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80018c8:	78fb      	ldrb	r3, [r7, #3]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d11a      	bne.n	8001904 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80018ce:	88fa      	ldrh	r2, [r7, #6]
 80018d0:	88bb      	ldrh	r3, [r7, #4]
 80018d2:	08db      	lsrs	r3, r3, #3
 80018d4:	b298      	uxth	r0, r3
 80018d6:	4603      	mov	r3, r0
 80018d8:	01db      	lsls	r3, r3, #7
 80018da:	4413      	add	r3, r2
 80018dc:	4a1b      	ldr	r2, [pc, #108]	; (800194c <SSD1306_DrawPixel+0xb8>)
 80018de:	5cd3      	ldrb	r3, [r2, r3]
 80018e0:	b25a      	sxtb	r2, r3
 80018e2:	88bb      	ldrh	r3, [r7, #4]
 80018e4:	f003 0307 	and.w	r3, r3, #7
 80018e8:	2101      	movs	r1, #1
 80018ea:	fa01 f303 	lsl.w	r3, r1, r3
 80018ee:	b25b      	sxtb	r3, r3
 80018f0:	4313      	orrs	r3, r2
 80018f2:	b259      	sxtb	r1, r3
 80018f4:	88fa      	ldrh	r2, [r7, #6]
 80018f6:	4603      	mov	r3, r0
 80018f8:	01db      	lsls	r3, r3, #7
 80018fa:	4413      	add	r3, r2
 80018fc:	b2c9      	uxtb	r1, r1
 80018fe:	4a13      	ldr	r2, [pc, #76]	; (800194c <SSD1306_DrawPixel+0xb8>)
 8001900:	54d1      	strb	r1, [r2, r3]
 8001902:	e01d      	b.n	8001940 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001904:	88fa      	ldrh	r2, [r7, #6]
 8001906:	88bb      	ldrh	r3, [r7, #4]
 8001908:	08db      	lsrs	r3, r3, #3
 800190a:	b298      	uxth	r0, r3
 800190c:	4603      	mov	r3, r0
 800190e:	01db      	lsls	r3, r3, #7
 8001910:	4413      	add	r3, r2
 8001912:	4a0e      	ldr	r2, [pc, #56]	; (800194c <SSD1306_DrawPixel+0xb8>)
 8001914:	5cd3      	ldrb	r3, [r2, r3]
 8001916:	b25a      	sxtb	r2, r3
 8001918:	88bb      	ldrh	r3, [r7, #4]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	2101      	movs	r1, #1
 8001920:	fa01 f303 	lsl.w	r3, r1, r3
 8001924:	b25b      	sxtb	r3, r3
 8001926:	43db      	mvns	r3, r3
 8001928:	b25b      	sxtb	r3, r3
 800192a:	4013      	ands	r3, r2
 800192c:	b259      	sxtb	r1, r3
 800192e:	88fa      	ldrh	r2, [r7, #6]
 8001930:	4603      	mov	r3, r0
 8001932:	01db      	lsls	r3, r3, #7
 8001934:	4413      	add	r3, r2
 8001936:	b2c9      	uxtb	r1, r1
 8001938:	4a04      	ldr	r2, [pc, #16]	; (800194c <SSD1306_DrawPixel+0xb8>)
 800193a:	54d1      	strb	r1, [r2, r3]
 800193c:	e000      	b.n	8001940 <SSD1306_DrawPixel+0xac>
		return;
 800193e:	bf00      	nop
	}
}
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr
 8001948:	2000060c 	.word	0x2000060c
 800194c:	2000020c 	.word	0x2000020c

08001950 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	460a      	mov	r2, r1
 800195a:	80fb      	strh	r3, [r7, #6]
 800195c:	4613      	mov	r3, r2
 800195e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001960:	4a05      	ldr	r2, [pc, #20]	; (8001978 <SSD1306_GotoXY+0x28>)
 8001962:	88fb      	ldrh	r3, [r7, #6]
 8001964:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001966:	4a04      	ldr	r2, [pc, #16]	; (8001978 <SSD1306_GotoXY+0x28>)
 8001968:	88bb      	ldrh	r3, [r7, #4]
 800196a:	8053      	strh	r3, [r2, #2]
}
 800196c:	bf00      	nop
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	bc80      	pop	{r7}
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	2000060c 	.word	0x2000060c

0800197c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	6039      	str	r1, [r7, #0]
 8001986:	71fb      	strb	r3, [r7, #7]
 8001988:	4613      	mov	r3, r2
 800198a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800198c:	4b3a      	ldr	r3, [pc, #232]	; (8001a78 <SSD1306_Putc+0xfc>)
 800198e:	881b      	ldrh	r3, [r3, #0]
 8001990:	461a      	mov	r2, r3
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	4413      	add	r3, r2
	if (
 8001998:	2b7f      	cmp	r3, #127	; 0x7f
 800199a:	dc07      	bgt.n	80019ac <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800199c:	4b36      	ldr	r3, [pc, #216]	; (8001a78 <SSD1306_Putc+0xfc>)
 800199e:	885b      	ldrh	r3, [r3, #2]
 80019a0:	461a      	mov	r2, r3
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	785b      	ldrb	r3, [r3, #1]
 80019a6:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80019a8:	2b3f      	cmp	r3, #63	; 0x3f
 80019aa:	dd01      	ble.n	80019b0 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80019ac:	2300      	movs	r3, #0
 80019ae:	e05e      	b.n	8001a6e <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]
 80019b4:	e04b      	b.n	8001a4e <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685a      	ldr	r2, [r3, #4]
 80019ba:	79fb      	ldrb	r3, [r7, #7]
 80019bc:	3b20      	subs	r3, #32
 80019be:	6839      	ldr	r1, [r7, #0]
 80019c0:	7849      	ldrb	r1, [r1, #1]
 80019c2:	fb01 f303 	mul.w	r3, r1, r3
 80019c6:	4619      	mov	r1, r3
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	440b      	add	r3, r1
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	4413      	add	r3, r2
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80019d4:	2300      	movs	r3, #0
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	e030      	b.n	8001a3c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	fa02 f303 	lsl.w	r3, r2, r3
 80019e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d010      	beq.n	8001a0c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80019ea:	4b23      	ldr	r3, [pc, #140]	; (8001a78 <SSD1306_Putc+0xfc>)
 80019ec:	881a      	ldrh	r2, [r3, #0]
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	4413      	add	r3, r2
 80019f4:	b298      	uxth	r0, r3
 80019f6:	4b20      	ldr	r3, [pc, #128]	; (8001a78 <SSD1306_Putc+0xfc>)
 80019f8:	885a      	ldrh	r2, [r3, #2]
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	4413      	add	r3, r2
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	79ba      	ldrb	r2, [r7, #6]
 8001a04:	4619      	mov	r1, r3
 8001a06:	f7ff ff45 	bl	8001894 <SSD1306_DrawPixel>
 8001a0a:	e014      	b.n	8001a36 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	; (8001a78 <SSD1306_Putc+0xfc>)
 8001a0e:	881a      	ldrh	r2, [r3, #0]
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	4413      	add	r3, r2
 8001a16:	b298      	uxth	r0, r3
 8001a18:	4b17      	ldr	r3, [pc, #92]	; (8001a78 <SSD1306_Putc+0xfc>)
 8001a1a:	885a      	ldrh	r2, [r3, #2]
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	4413      	add	r3, r2
 8001a22:	b299      	uxth	r1, r3
 8001a24:	79bb      	ldrb	r3, [r7, #6]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	bf0c      	ite	eq
 8001a2a:	2301      	moveq	r3, #1
 8001a2c:	2300      	movne	r3, #0
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	461a      	mov	r2, r3
 8001a32:	f7ff ff2f 	bl	8001894 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	461a      	mov	r2, r3
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d3c8      	bcc.n	80019da <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	617b      	str	r3, [r7, #20]
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	785b      	ldrb	r3, [r3, #1]
 8001a52:	461a      	mov	r2, r3
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d3ad      	bcc.n	80019b6 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001a5a:	4b07      	ldr	r3, [pc, #28]	; (8001a78 <SSD1306_Putc+0xfc>)
 8001a5c:	881a      	ldrh	r2, [r3, #0]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	4413      	add	r3, r2
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	4b03      	ldr	r3, [pc, #12]	; (8001a78 <SSD1306_Putc+0xfc>)
 8001a6a:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3718      	adds	r7, #24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	2000060c 	.word	0x2000060c

08001a7c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	4613      	mov	r3, r2
 8001a88:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001a8a:	e012      	b.n	8001ab2 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	79fa      	ldrb	r2, [r7, #7]
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff ff71 	bl	800197c <SSD1306_Putc>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d002      	beq.n	8001aac <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	e008      	b.n	8001abe <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1e8      	bne.n	8001a8c <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	781b      	ldrb	r3, [r3, #0]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8001ac6:	b590      	push	{r4, r7, lr}
 8001ac8:	b087      	sub	sp, #28
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	4604      	mov	r4, r0
 8001ace:	4608      	mov	r0, r1
 8001ad0:	4611      	mov	r1, r2
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	4623      	mov	r3, r4
 8001ad6:	80fb      	strh	r3, [r7, #6]
 8001ad8:	4603      	mov	r3, r0
 8001ada:	80bb      	strh	r3, [r7, #4]
 8001adc:	460b      	mov	r3, r1
 8001ade:	807b      	strh	r3, [r7, #2]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8001ae4:	88fb      	ldrh	r3, [r7, #6]
 8001ae6:	2b7f      	cmp	r3, #127	; 0x7f
 8001ae8:	d901      	bls.n	8001aee <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8001aea:	237f      	movs	r3, #127	; 0x7f
 8001aec:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8001aee:	887b      	ldrh	r3, [r7, #2]
 8001af0:	2b7f      	cmp	r3, #127	; 0x7f
 8001af2:	d901      	bls.n	8001af8 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8001af4:	237f      	movs	r3, #127	; 0x7f
 8001af6:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8001af8:	88bb      	ldrh	r3, [r7, #4]
 8001afa:	2b3f      	cmp	r3, #63	; 0x3f
 8001afc:	d901      	bls.n	8001b02 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8001afe:	233f      	movs	r3, #63	; 0x3f
 8001b00:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8001b02:	883b      	ldrh	r3, [r7, #0]
 8001b04:	2b3f      	cmp	r3, #63	; 0x3f
 8001b06:	d901      	bls.n	8001b0c <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8001b08:	233f      	movs	r3, #63	; 0x3f
 8001b0a:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8001b0c:	88fa      	ldrh	r2, [r7, #6]
 8001b0e:	887b      	ldrh	r3, [r7, #2]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d205      	bcs.n	8001b20 <SSD1306_DrawLine+0x5a>
 8001b14:	887a      	ldrh	r2, [r7, #2]
 8001b16:	88fb      	ldrh	r3, [r7, #6]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	b21b      	sxth	r3, r3
 8001b1e:	e004      	b.n	8001b2a <SSD1306_DrawLine+0x64>
 8001b20:	88fa      	ldrh	r2, [r7, #6]
 8001b22:	887b      	ldrh	r3, [r7, #2]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	b21b      	sxth	r3, r3
 8001b2a:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001b2c:	88ba      	ldrh	r2, [r7, #4]
 8001b2e:	883b      	ldrh	r3, [r7, #0]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d205      	bcs.n	8001b40 <SSD1306_DrawLine+0x7a>
 8001b34:	883a      	ldrh	r2, [r7, #0]
 8001b36:	88bb      	ldrh	r3, [r7, #4]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	b21b      	sxth	r3, r3
 8001b3e:	e004      	b.n	8001b4a <SSD1306_DrawLine+0x84>
 8001b40:	88ba      	ldrh	r2, [r7, #4]
 8001b42:	883b      	ldrh	r3, [r7, #0]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	b21b      	sxth	r3, r3
 8001b4a:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8001b4c:	88fa      	ldrh	r2, [r7, #6]
 8001b4e:	887b      	ldrh	r3, [r7, #2]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d201      	bcs.n	8001b58 <SSD1306_DrawLine+0x92>
 8001b54:	2301      	movs	r3, #1
 8001b56:	e001      	b.n	8001b5c <SSD1306_DrawLine+0x96>
 8001b58:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5c:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8001b5e:	88ba      	ldrh	r2, [r7, #4]
 8001b60:	883b      	ldrh	r3, [r7, #0]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d201      	bcs.n	8001b6a <SSD1306_DrawLine+0xa4>
 8001b66:	2301      	movs	r3, #1
 8001b68:	e001      	b.n	8001b6e <SSD1306_DrawLine+0xa8>
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6e:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8001b70:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001b74:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	dd06      	ble.n	8001b8a <SSD1306_DrawLine+0xc4>
 8001b7c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001b80:	0fda      	lsrs	r2, r3, #31
 8001b82:	4413      	add	r3, r2
 8001b84:	105b      	asrs	r3, r3, #1
 8001b86:	b21b      	sxth	r3, r3
 8001b88:	e006      	b.n	8001b98 <SSD1306_DrawLine+0xd2>
 8001b8a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001b8e:	425b      	negs	r3, r3
 8001b90:	0fda      	lsrs	r2, r3, #31
 8001b92:	4413      	add	r3, r2
 8001b94:	105b      	asrs	r3, r3, #1
 8001b96:	b21b      	sxth	r3, r3
 8001b98:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8001b9a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d129      	bne.n	8001bf6 <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8001ba2:	883a      	ldrh	r2, [r7, #0]
 8001ba4:	88bb      	ldrh	r3, [r7, #4]
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	d205      	bcs.n	8001bb6 <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8001baa:	883b      	ldrh	r3, [r7, #0]
 8001bac:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001bae:	88bb      	ldrh	r3, [r7, #4]
 8001bb0:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001bb2:	893b      	ldrh	r3, [r7, #8]
 8001bb4:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001bb6:	887a      	ldrh	r2, [r7, #2]
 8001bb8:	88fb      	ldrh	r3, [r7, #6]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d205      	bcs.n	8001bca <SSD1306_DrawLine+0x104>
			tmp = x1;
 8001bbe:	887b      	ldrh	r3, [r7, #2]
 8001bc0:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001bc2:	88fb      	ldrh	r3, [r7, #6]
 8001bc4:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001bc6:	893b      	ldrh	r3, [r7, #8]
 8001bc8:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8001bca:	88bb      	ldrh	r3, [r7, #4]
 8001bcc:	82bb      	strh	r3, [r7, #20]
 8001bce:	e00c      	b.n	8001bea <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8001bd0:	8ab9      	ldrh	r1, [r7, #20]
 8001bd2:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001bd6:	88fb      	ldrh	r3, [r7, #6]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff fe5b 	bl	8001894 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8001bde:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	3301      	adds	r3, #1
 8001be6:	b29b      	uxth	r3, r3
 8001be8:	82bb      	strh	r3, [r7, #20]
 8001bea:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001bee:	883b      	ldrh	r3, [r7, #0]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	dded      	ble.n	8001bd0 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 8001bf4:	e05f      	b.n	8001cb6 <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 8001bf6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d129      	bne.n	8001c52 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8001bfe:	883a      	ldrh	r2, [r7, #0]
 8001c00:	88bb      	ldrh	r3, [r7, #4]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d205      	bcs.n	8001c12 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 8001c06:	883b      	ldrh	r3, [r7, #0]
 8001c08:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001c0a:	88bb      	ldrh	r3, [r7, #4]
 8001c0c:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001c0e:	893b      	ldrh	r3, [r7, #8]
 8001c10:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001c12:	887a      	ldrh	r2, [r7, #2]
 8001c14:	88fb      	ldrh	r3, [r7, #6]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d205      	bcs.n	8001c26 <SSD1306_DrawLine+0x160>
			tmp = x1;
 8001c1a:	887b      	ldrh	r3, [r7, #2]
 8001c1c:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001c1e:	88fb      	ldrh	r3, [r7, #6]
 8001c20:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001c22:	893b      	ldrh	r3, [r7, #8]
 8001c24:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8001c26:	88fb      	ldrh	r3, [r7, #6]
 8001c28:	82bb      	strh	r3, [r7, #20]
 8001c2a:	e00c      	b.n	8001c46 <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8001c2c:	8abb      	ldrh	r3, [r7, #20]
 8001c2e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001c32:	88b9      	ldrh	r1, [r7, #4]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff fe2d 	bl	8001894 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8001c3a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	3301      	adds	r3, #1
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	82bb      	strh	r3, [r7, #20]
 8001c46:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001c4a:	887b      	ldrh	r3, [r7, #2]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	dded      	ble.n	8001c2c <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 8001c50:	e031      	b.n	8001cb6 <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8001c52:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001c56:	88b9      	ldrh	r1, [r7, #4]
 8001c58:	88fb      	ldrh	r3, [r7, #6]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff fe1a 	bl	8001894 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8001c60:	88fa      	ldrh	r2, [r7, #6]
 8001c62:	887b      	ldrh	r3, [r7, #2]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d103      	bne.n	8001c70 <SSD1306_DrawLine+0x1aa>
 8001c68:	88ba      	ldrh	r2, [r7, #4]
 8001c6a:	883b      	ldrh	r3, [r7, #0]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d021      	beq.n	8001cb4 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 8001c70:	8afb      	ldrh	r3, [r7, #22]
 8001c72:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001c74:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001c78:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001c7c:	425b      	negs	r3, r3
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	dd08      	ble.n	8001c94 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8001c82:	8afa      	ldrh	r2, [r7, #22]
 8001c84:	8a3b      	ldrh	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001c8c:	89fa      	ldrh	r2, [r7, #14]
 8001c8e:	88fb      	ldrh	r3, [r7, #6]
 8001c90:	4413      	add	r3, r2
 8001c92:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8001c94:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001c98:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	dad8      	bge.n	8001c52 <SSD1306_DrawLine+0x18c>
			err += dx;
 8001ca0:	8afa      	ldrh	r2, [r7, #22]
 8001ca2:	8a7b      	ldrh	r3, [r7, #18]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001caa:	89ba      	ldrh	r2, [r7, #12]
 8001cac:	88bb      	ldrh	r3, [r7, #4]
 8001cae:	4413      	add	r3, r2
 8001cb0:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8001cb2:	e7ce      	b.n	8001c52 <SSD1306_DrawLine+0x18c>
			break;
 8001cb4:	bf00      	nop
		} 
	}
}
 8001cb6:	371c      	adds	r7, #28
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd90      	pop	{r4, r7, pc}

08001cbc <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8001cbc:	b590      	push	{r4, r7, lr}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af02      	add	r7, sp, #8
 8001cc2:	4604      	mov	r4, r0
 8001cc4:	4608      	mov	r0, r1
 8001cc6:	4611      	mov	r1, r2
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4623      	mov	r3, r4
 8001ccc:	80fb      	strh	r3, [r7, #6]
 8001cce:	4603      	mov	r3, r0
 8001cd0:	80bb      	strh	r3, [r7, #4]
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	807b      	strh	r3, [r7, #2]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 8001cda:	88fb      	ldrh	r3, [r7, #6]
 8001cdc:	2b7f      	cmp	r3, #127	; 0x7f
 8001cde:	d853      	bhi.n	8001d88 <SSD1306_DrawRectangle+0xcc>
		x >= SSD1306_WIDTH ||
 8001ce0:	88bb      	ldrh	r3, [r7, #4]
 8001ce2:	2b3f      	cmp	r3, #63	; 0x3f
 8001ce4:	d850      	bhi.n	8001d88 <SSD1306_DrawRectangle+0xcc>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8001ce6:	88fa      	ldrh	r2, [r7, #6]
 8001ce8:	887b      	ldrh	r3, [r7, #2]
 8001cea:	4413      	add	r3, r2
 8001cec:	2b7f      	cmp	r3, #127	; 0x7f
 8001cee:	dd03      	ble.n	8001cf8 <SSD1306_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8001cf0:	88fb      	ldrh	r3, [r7, #6]
 8001cf2:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001cf6:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8001cf8:	88ba      	ldrh	r2, [r7, #4]
 8001cfa:	883b      	ldrh	r3, [r7, #0]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	2b3f      	cmp	r3, #63	; 0x3f
 8001d00:	dd03      	ble.n	8001d0a <SSD1306_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8001d02:	88bb      	ldrh	r3, [r7, #4]
 8001d04:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001d08:	803b      	strh	r3, [r7, #0]
	}
	
	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 8001d0a:	88fa      	ldrh	r2, [r7, #6]
 8001d0c:	887b      	ldrh	r3, [r7, #2]
 8001d0e:	4413      	add	r3, r2
 8001d10:	b29a      	uxth	r2, r3
 8001d12:	88bc      	ldrh	r4, [r7, #4]
 8001d14:	88b9      	ldrh	r1, [r7, #4]
 8001d16:	88f8      	ldrh	r0, [r7, #6]
 8001d18:	7e3b      	ldrb	r3, [r7, #24]
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	4623      	mov	r3, r4
 8001d1e:	f7ff fed2 	bl	8001ac6 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 8001d22:	88ba      	ldrh	r2, [r7, #4]
 8001d24:	883b      	ldrh	r3, [r7, #0]
 8001d26:	4413      	add	r3, r2
 8001d28:	b299      	uxth	r1, r3
 8001d2a:	88fa      	ldrh	r2, [r7, #6]
 8001d2c:	887b      	ldrh	r3, [r7, #2]
 8001d2e:	4413      	add	r3, r2
 8001d30:	b29c      	uxth	r4, r3
 8001d32:	88ba      	ldrh	r2, [r7, #4]
 8001d34:	883b      	ldrh	r3, [r7, #0]
 8001d36:	4413      	add	r3, r2
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	88f8      	ldrh	r0, [r7, #6]
 8001d3c:	7e3b      	ldrb	r3, [r7, #24]
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	4613      	mov	r3, r2
 8001d42:	4622      	mov	r2, r4
 8001d44:	f7ff febf 	bl	8001ac6 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 8001d48:	88ba      	ldrh	r2, [r7, #4]
 8001d4a:	883b      	ldrh	r3, [r7, #0]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	b29c      	uxth	r4, r3
 8001d50:	88fa      	ldrh	r2, [r7, #6]
 8001d52:	88b9      	ldrh	r1, [r7, #4]
 8001d54:	88f8      	ldrh	r0, [r7, #6]
 8001d56:	7e3b      	ldrb	r3, [r7, #24]
 8001d58:	9300      	str	r3, [sp, #0]
 8001d5a:	4623      	mov	r3, r4
 8001d5c:	f7ff feb3 	bl	8001ac6 <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 8001d60:	88fa      	ldrh	r2, [r7, #6]
 8001d62:	887b      	ldrh	r3, [r7, #2]
 8001d64:	4413      	add	r3, r2
 8001d66:	b298      	uxth	r0, r3
 8001d68:	88fa      	ldrh	r2, [r7, #6]
 8001d6a:	887b      	ldrh	r3, [r7, #2]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	b29c      	uxth	r4, r3
 8001d70:	88ba      	ldrh	r2, [r7, #4]
 8001d72:	883b      	ldrh	r3, [r7, #0]
 8001d74:	4413      	add	r3, r2
 8001d76:	b29a      	uxth	r2, r3
 8001d78:	88b9      	ldrh	r1, [r7, #4]
 8001d7a:	7e3b      	ldrb	r3, [r7, #24]
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	4622      	mov	r2, r4
 8001d82:	f7ff fea0 	bl	8001ac6 <SSD1306_DrawLine>
 8001d86:	e000      	b.n	8001d8a <SSD1306_DrawRectangle+0xce>
		return;
 8001d88:	bf00      	nop
}
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd90      	pop	{r4, r7, pc}

08001d90 <SSD1306_DrawFilledRectangle>:

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8001d90:	b590      	push	{r4, r7, lr}
 8001d92:	b087      	sub	sp, #28
 8001d94:	af02      	add	r7, sp, #8
 8001d96:	4604      	mov	r4, r0
 8001d98:	4608      	mov	r0, r1
 8001d9a:	4611      	mov	r1, r2
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4623      	mov	r3, r4
 8001da0:	80fb      	strh	r3, [r7, #6]
 8001da2:	4603      	mov	r3, r0
 8001da4:	80bb      	strh	r3, [r7, #4]
 8001da6:	460b      	mov	r3, r1
 8001da8:	807b      	strh	r3, [r7, #2]
 8001daa:	4613      	mov	r3, r2
 8001dac:	803b      	strh	r3, [r7, #0]
	uint8_t i;
	
	/* Check input parameters */
	if (
 8001dae:	88fb      	ldrh	r3, [r7, #6]
 8001db0:	2b7f      	cmp	r3, #127	; 0x7f
 8001db2:	d836      	bhi.n	8001e22 <SSD1306_DrawFilledRectangle+0x92>
		x >= SSD1306_WIDTH ||
 8001db4:	88bb      	ldrh	r3, [r7, #4]
 8001db6:	2b3f      	cmp	r3, #63	; 0x3f
 8001db8:	d833      	bhi.n	8001e22 <SSD1306_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8001dba:	88fa      	ldrh	r2, [r7, #6]
 8001dbc:	887b      	ldrh	r3, [r7, #2]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	2b7f      	cmp	r3, #127	; 0x7f
 8001dc2:	dd03      	ble.n	8001dcc <SSD1306_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8001dc4:	88fb      	ldrh	r3, [r7, #6]
 8001dc6:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001dca:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8001dcc:	88ba      	ldrh	r2, [r7, #4]
 8001dce:	883b      	ldrh	r3, [r7, #0]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	2b3f      	cmp	r3, #63	; 0x3f
 8001dd4:	dd03      	ble.n	8001dde <SSD1306_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8001dd6:	88bb      	ldrh	r3, [r7, #4]
 8001dd8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001ddc:	803b      	strh	r3, [r7, #0]
	}
	
	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8001dde:	2300      	movs	r3, #0
 8001de0:	73fb      	strb	r3, [r7, #15]
 8001de2:	e018      	b.n	8001e16 <SSD1306_DrawFilledRectangle+0x86>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8001de4:	7bfb      	ldrb	r3, [r7, #15]
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	88bb      	ldrh	r3, [r7, #4]
 8001dea:	4413      	add	r3, r2
 8001dec:	b299      	uxth	r1, r3
 8001dee:	88fa      	ldrh	r2, [r7, #6]
 8001df0:	887b      	ldrh	r3, [r7, #2]
 8001df2:	4413      	add	r3, r2
 8001df4:	b29c      	uxth	r4, r3
 8001df6:	7bfb      	ldrb	r3, [r7, #15]
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	88bb      	ldrh	r3, [r7, #4]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	b29a      	uxth	r2, r3
 8001e00:	88f8      	ldrh	r0, [r7, #6]
 8001e02:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	4613      	mov	r3, r2
 8001e0a:	4622      	mov	r2, r4
 8001e0c:	f7ff fe5b 	bl	8001ac6 <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 8001e10:	7bfb      	ldrb	r3, [r7, #15]
 8001e12:	3301      	adds	r3, #1
 8001e14:	73fb      	strb	r3, [r7, #15]
 8001e16:	7bfb      	ldrb	r3, [r7, #15]
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	883a      	ldrh	r2, [r7, #0]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d2e1      	bcs.n	8001de4 <SSD1306_DrawFilledRectangle+0x54>
 8001e20:	e000      	b.n	8001e24 <SSD1306_DrawFilledRectangle+0x94>
		return;
 8001e22:	bf00      	nop
	}
}
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd90      	pop	{r4, r7, pc}
	...

08001e2c <ssd1306_I2C_Init>:
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);  
}


void ssd1306_I2C_Init() {
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001e32:	4b07      	ldr	r3, [pc, #28]	; (8001e50 <ssd1306_I2C_Init+0x24>)
 8001e34:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001e36:	e002      	b.n	8001e3e <ssd1306_I2C_Init+0x12>
		p--;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d1f9      	bne.n	8001e38 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001e44:	bf00      	nop
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bc80      	pop	{r7}
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	0003d090 	.word	0x0003d090

08001e54 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001e54:	b590      	push	{r4, r7, lr}
 8001e56:	b0c7      	sub	sp, #284	; 0x11c
 8001e58:	af02      	add	r7, sp, #8
 8001e5a:	4604      	mov	r4, r0
 8001e5c:	4608      	mov	r0, r1
 8001e5e:	4639      	mov	r1, r7
 8001e60:	600a      	str	r2, [r1, #0]
 8001e62:	4619      	mov	r1, r3
 8001e64:	1dfb      	adds	r3, r7, #7
 8001e66:	4622      	mov	r2, r4
 8001e68:	701a      	strb	r2, [r3, #0]
 8001e6a:	1dbb      	adds	r3, r7, #6
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	701a      	strb	r2, [r3, #0]
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	460a      	mov	r2, r1
 8001e74:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001e76:	f107 030c 	add.w	r3, r7, #12
 8001e7a:	1dba      	adds	r2, r7, #6
 8001e7c:	7812      	ldrb	r2, [r2, #0]
 8001e7e:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001e80:	2300      	movs	r3, #0
 8001e82:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001e86:	e010      	b.n	8001eaa <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8001e88:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001e8c:	463a      	mov	r2, r7
 8001e8e:	6812      	ldr	r2, [r2, #0]
 8001e90:	441a      	add	r2, r3
 8001e92:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001e96:	3301      	adds	r3, #1
 8001e98:	7811      	ldrb	r1, [r2, #0]
 8001e9a:	f107 020c 	add.w	r2, r7, #12
 8001e9e:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001ea0:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001eaa:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	1d3a      	adds	r2, r7, #4
 8001eb2:	8812      	ldrh	r2, [r2, #0]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d8e7      	bhi.n	8001e88 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001eb8:	1dfb      	adds	r3, r7, #7
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	b299      	uxth	r1, r3
 8001ebe:	1d3b      	adds	r3, r7, #4
 8001ec0:	881b      	ldrh	r3, [r3, #0]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	b298      	uxth	r0, r3
 8001ec6:	f107 020c 	add.w	r2, r7, #12
 8001eca:	230a      	movs	r3, #10
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	4603      	mov	r3, r0
 8001ed0:	4803      	ldr	r0, [pc, #12]	; (8001ee0 <ssd1306_I2C_WriteMulti+0x8c>)
 8001ed2:	f001 fca7 	bl	8003824 <HAL_I2C_Master_Transmit>
}
 8001ed6:	bf00      	nop
 8001ed8:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd90      	pop	{r4, r7, pc}
 8001ee0:	20000620 	.word	0x20000620

08001ee4 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af02      	add	r7, sp, #8
 8001eea:	4603      	mov	r3, r0
 8001eec:	71fb      	strb	r3, [r7, #7]
 8001eee:	460b      	mov	r3, r1
 8001ef0:	71bb      	strb	r3, [r7, #6]
 8001ef2:	4613      	mov	r3, r2
 8001ef4:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001ef6:	79bb      	ldrb	r3, [r7, #6]
 8001ef8:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001efa:	797b      	ldrb	r3, [r7, #5]
 8001efc:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	b299      	uxth	r1, r3
 8001f02:	f107 020c 	add.w	r2, r7, #12
 8001f06:	230a      	movs	r3, #10
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	4803      	ldr	r0, [pc, #12]	; (8001f1c <ssd1306_I2C_Write+0x38>)
 8001f0e:	f001 fc89 	bl	8003824 <HAL_I2C_Master_Transmit>
}
 8001f12:	bf00      	nop
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000620 	.word	0x20000620

08001f20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f26:	4b15      	ldr	r3, [pc, #84]	; (8001f7c <HAL_MspInit+0x5c>)
 8001f28:	699b      	ldr	r3, [r3, #24]
 8001f2a:	4a14      	ldr	r2, [pc, #80]	; (8001f7c <HAL_MspInit+0x5c>)
 8001f2c:	f043 0301 	orr.w	r3, r3, #1
 8001f30:	6193      	str	r3, [r2, #24]
 8001f32:	4b12      	ldr	r3, [pc, #72]	; (8001f7c <HAL_MspInit+0x5c>)
 8001f34:	699b      	ldr	r3, [r3, #24]
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	60bb      	str	r3, [r7, #8]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f3e:	4b0f      	ldr	r3, [pc, #60]	; (8001f7c <HAL_MspInit+0x5c>)
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	4a0e      	ldr	r2, [pc, #56]	; (8001f7c <HAL_MspInit+0x5c>)
 8001f44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f48:	61d3      	str	r3, [r2, #28]
 8001f4a:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <HAL_MspInit+0x5c>)
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f52:	607b      	str	r3, [r7, #4]
 8001f54:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f56:	4b0a      	ldr	r3, [pc, #40]	; (8001f80 <HAL_MspInit+0x60>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f6a:	60fb      	str	r3, [r7, #12]
 8001f6c:	4a04      	ldr	r2, [pc, #16]	; (8001f80 <HAL_MspInit+0x60>)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f72:	bf00      	nop
 8001f74:	3714      	adds	r7, #20
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	40010000 	.word	0x40010000

08001f84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b088      	sub	sp, #32
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8c:	f107 0310 	add.w	r3, r7, #16
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a28      	ldr	r2, [pc, #160]	; (8002040 <HAL_ADC_MspInit+0xbc>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d149      	bne.n	8002038 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001fa4:	4b27      	ldr	r3, [pc, #156]	; (8002044 <HAL_ADC_MspInit+0xc0>)
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	4a26      	ldr	r2, [pc, #152]	; (8002044 <HAL_ADC_MspInit+0xc0>)
 8001faa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fae:	6193      	str	r3, [r2, #24]
 8001fb0:	4b24      	ldr	r3, [pc, #144]	; (8002044 <HAL_ADC_MspInit+0xc0>)
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fbc:	4b21      	ldr	r3, [pc, #132]	; (8002044 <HAL_ADC_MspInit+0xc0>)
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	4a20      	ldr	r2, [pc, #128]	; (8002044 <HAL_ADC_MspInit+0xc0>)
 8001fc2:	f043 0304 	orr.w	r3, r3, #4
 8001fc6:	6193      	str	r3, [r2, #24]
 8001fc8:	4b1e      	ldr	r3, [pc, #120]	; (8002044 <HAL_ADC_MspInit+0xc0>)
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	60bb      	str	r3, [r7, #8]
 8001fd2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fdc:	f107 0310 	add.w	r3, r7, #16
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4819      	ldr	r0, [pc, #100]	; (8002048 <HAL_ADC_MspInit+0xc4>)
 8001fe4:	f001 f974 	bl	80032d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001fe8:	4b18      	ldr	r3, [pc, #96]	; (800204c <HAL_ADC_MspInit+0xc8>)
 8001fea:	4a19      	ldr	r2, [pc, #100]	; (8002050 <HAL_ADC_MspInit+0xcc>)
 8001fec:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fee:	4b17      	ldr	r3, [pc, #92]	; (800204c <HAL_ADC_MspInit+0xc8>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ff4:	4b15      	ldr	r3, [pc, #84]	; (800204c <HAL_ADC_MspInit+0xc8>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ffa:	4b14      	ldr	r3, [pc, #80]	; (800204c <HAL_ADC_MspInit+0xc8>)
 8001ffc:	2280      	movs	r2, #128	; 0x80
 8001ffe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002000:	4b12      	ldr	r3, [pc, #72]	; (800204c <HAL_ADC_MspInit+0xc8>)
 8002002:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002006:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002008:	4b10      	ldr	r3, [pc, #64]	; (800204c <HAL_ADC_MspInit+0xc8>)
 800200a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800200e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002010:	4b0e      	ldr	r3, [pc, #56]	; (800204c <HAL_ADC_MspInit+0xc8>)
 8002012:	2200      	movs	r2, #0
 8002014:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002016:	4b0d      	ldr	r3, [pc, #52]	; (800204c <HAL_ADC_MspInit+0xc8>)
 8002018:	2200      	movs	r2, #0
 800201a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800201c:	480b      	ldr	r0, [pc, #44]	; (800204c <HAL_ADC_MspInit+0xc8>)
 800201e:	f000 ff2f 	bl	8002e80 <HAL_DMA_Init>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002028:	f7ff fb24 	bl	8001674 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a07      	ldr	r2, [pc, #28]	; (800204c <HAL_ADC_MspInit+0xc8>)
 8002030:	621a      	str	r2, [r3, #32]
 8002032:	4a06      	ldr	r2, [pc, #24]	; (800204c <HAL_ADC_MspInit+0xc8>)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002038:	bf00      	nop
 800203a:	3720      	adds	r7, #32
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40012400 	.word	0x40012400
 8002044:	40021000 	.word	0x40021000
 8002048:	40010800 	.word	0x40010800
 800204c:	200006a4 	.word	0x200006a4
 8002050:	40020008 	.word	0x40020008

08002054 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0310 	add.w	r3, r7, #16
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a15      	ldr	r2, [pc, #84]	; (80020c4 <HAL_I2C_MspInit+0x70>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d123      	bne.n	80020bc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002074:	4b14      	ldr	r3, [pc, #80]	; (80020c8 <HAL_I2C_MspInit+0x74>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	4a13      	ldr	r2, [pc, #76]	; (80020c8 <HAL_I2C_MspInit+0x74>)
 800207a:	f043 0308 	orr.w	r3, r3, #8
 800207e:	6193      	str	r3, [r2, #24]
 8002080:	4b11      	ldr	r3, [pc, #68]	; (80020c8 <HAL_I2C_MspInit+0x74>)
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	f003 0308 	and.w	r3, r3, #8
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800208c:	23c0      	movs	r3, #192	; 0xc0
 800208e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002090:	2312      	movs	r3, #18
 8002092:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002094:	2303      	movs	r3, #3
 8002096:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002098:	f107 0310 	add.w	r3, r7, #16
 800209c:	4619      	mov	r1, r3
 800209e:	480b      	ldr	r0, [pc, #44]	; (80020cc <HAL_I2C_MspInit+0x78>)
 80020a0:	f001 f916 	bl	80032d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020a4:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <HAL_I2C_MspInit+0x74>)
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	4a07      	ldr	r2, [pc, #28]	; (80020c8 <HAL_I2C_MspInit+0x74>)
 80020aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020ae:	61d3      	str	r3, [r2, #28]
 80020b0:	4b05      	ldr	r3, [pc, #20]	; (80020c8 <HAL_I2C_MspInit+0x74>)
 80020b2:	69db      	ldr	r3, [r3, #28]
 80020b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80020bc:	bf00      	nop
 80020be:	3720      	adds	r7, #32
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40005400 	.word	0x40005400
 80020c8:	40021000 	.word	0x40021000
 80020cc:	40010c00 	.word	0x40010c00

080020d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr

080020dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <HardFault_Handler+0x4>

080020e2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e6:	e7fe      	b.n	80020e6 <MemManage_Handler+0x4>

080020e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020ec:	e7fe      	b.n	80020ec <BusFault_Handler+0x4>

080020ee <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020f2:	e7fe      	b.n	80020f2 <UsageFault_Handler+0x4>

080020f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bc80      	pop	{r7}
 80020fe:	4770      	bx	lr

08002100 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr

0800210c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002110:	bf00      	nop
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr

08002118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800211c:	f000 f8aa 	bl	8002274 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002120:	bf00      	nop
 8002122:	bd80      	pop	{r7, pc}

08002124 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002128:	4802      	ldr	r0, [pc, #8]	; (8002134 <DMA1_Channel1_IRQHandler+0x10>)
 800212a:	f000 ff9d 	bl	8003068 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	200006a4 	.word	0x200006a4

08002138 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002140:	4b11      	ldr	r3, [pc, #68]	; (8002188 <_sbrk+0x50>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d102      	bne.n	800214e <_sbrk+0x16>
		heap_end = &end;
 8002148:	4b0f      	ldr	r3, [pc, #60]	; (8002188 <_sbrk+0x50>)
 800214a:	4a10      	ldr	r2, [pc, #64]	; (800218c <_sbrk+0x54>)
 800214c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800214e:	4b0e      	ldr	r3, [pc, #56]	; (8002188 <_sbrk+0x50>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002154:	4b0c      	ldr	r3, [pc, #48]	; (8002188 <_sbrk+0x50>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4413      	add	r3, r2
 800215c:	466a      	mov	r2, sp
 800215e:	4293      	cmp	r3, r2
 8002160:	d907      	bls.n	8002172 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002162:	f002 fd21 	bl	8004ba8 <__errno>
 8002166:	4602      	mov	r2, r0
 8002168:	230c      	movs	r3, #12
 800216a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800216c:	f04f 33ff 	mov.w	r3, #4294967295
 8002170:	e006      	b.n	8002180 <_sbrk+0x48>
	}

	heap_end += incr;
 8002172:	4b05      	ldr	r3, [pc, #20]	; (8002188 <_sbrk+0x50>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	4a03      	ldr	r2, [pc, #12]	; (8002188 <_sbrk+0x50>)
 800217c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800217e:	68fb      	ldr	r3, [r7, #12]
}
 8002180:	4618      	mov	r0, r3
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20000614 	.word	0x20000614
 800218c:	200006f0 	.word	0x200006f0

08002190 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002194:	bf00      	nop
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr

0800219c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800219c:	480c      	ldr	r0, [pc, #48]	; (80021d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800219e:	490d      	ldr	r1, [pc, #52]	; (80021d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021a0:	4a0d      	ldr	r2, [pc, #52]	; (80021d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a4:	e002      	b.n	80021ac <LoopCopyDataInit>

080021a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021aa:	3304      	adds	r3, #4

080021ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b0:	d3f9      	bcc.n	80021a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021b2:	4a0a      	ldr	r2, [pc, #40]	; (80021dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021b4:	4c0a      	ldr	r4, [pc, #40]	; (80021e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021b8:	e001      	b.n	80021be <LoopFillZerobss>

080021ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021bc:	3204      	adds	r2, #4

080021be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c0:	d3fb      	bcc.n	80021ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80021c2:	f7ff ffe5 	bl	8002190 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021c6:	f002 fcf5 	bl	8004bb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021ca:	f7ff f829 	bl	8001220 <main>
  bx lr
 80021ce:	4770      	bx	lr
  ldr r0, =_sdata
 80021d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021d4:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80021d8:	080076d0 	.word	0x080076d0
  ldr r2, =_sbss
 80021dc:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80021e0:	200006f0 	.word	0x200006f0

080021e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021e4:	e7fe      	b.n	80021e4 <ADC1_2_IRQHandler>
	...

080021e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021ec:	4b08      	ldr	r3, [pc, #32]	; (8002210 <HAL_Init+0x28>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a07      	ldr	r2, [pc, #28]	; (8002210 <HAL_Init+0x28>)
 80021f2:	f043 0310 	orr.w	r3, r3, #16
 80021f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021f8:	2003      	movs	r0, #3
 80021fa:	f000 fdff 	bl	8002dfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021fe:	2000      	movs	r0, #0
 8002200:	f000 f808 	bl	8002214 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002204:	f7ff fe8c 	bl	8001f20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40022000 	.word	0x40022000

08002214 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800221c:	4b12      	ldr	r3, [pc, #72]	; (8002268 <HAL_InitTick+0x54>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	4b12      	ldr	r3, [pc, #72]	; (800226c <HAL_InitTick+0x58>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	4619      	mov	r1, r3
 8002226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800222a:	fbb3 f3f1 	udiv	r3, r3, r1
 800222e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002232:	4618      	mov	r0, r3
 8002234:	f000 fe17 	bl	8002e66 <HAL_SYSTICK_Config>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e00e      	b.n	8002260 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2b0f      	cmp	r3, #15
 8002246:	d80a      	bhi.n	800225e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002248:	2200      	movs	r2, #0
 800224a:	6879      	ldr	r1, [r7, #4]
 800224c:	f04f 30ff 	mov.w	r0, #4294967295
 8002250:	f000 fddf 	bl	8002e12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002254:	4a06      	ldr	r2, [pc, #24]	; (8002270 <HAL_InitTick+0x5c>)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800225a:	2300      	movs	r3, #0
 800225c:	e000      	b.n	8002260 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
}
 8002260:	4618      	mov	r0, r3
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	20000010 	.word	0x20000010
 800226c:	20000018 	.word	0x20000018
 8002270:	20000014 	.word	0x20000014

08002274 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002278:	4b05      	ldr	r3, [pc, #20]	; (8002290 <HAL_IncTick+0x1c>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	461a      	mov	r2, r3
 800227e:	4b05      	ldr	r3, [pc, #20]	; (8002294 <HAL_IncTick+0x20>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4413      	add	r3, r2
 8002284:	4a03      	ldr	r2, [pc, #12]	; (8002294 <HAL_IncTick+0x20>)
 8002286:	6013      	str	r3, [r2, #0]
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr
 8002290:	20000018 	.word	0x20000018
 8002294:	200006e8 	.word	0x200006e8

08002298 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  return uwTick;
 800229c:	4b02      	ldr	r3, [pc, #8]	; (80022a8 <HAL_GetTick+0x10>)
 800229e:	681b      	ldr	r3, [r3, #0]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr
 80022a8:	200006e8 	.word	0x200006e8

080022ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022b4:	f7ff fff0 	bl	8002298 <HAL_GetTick>
 80022b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c4:	d005      	beq.n	80022d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <HAL_Delay+0x40>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	461a      	mov	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4413      	add	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022d2:	bf00      	nop
 80022d4:	f7ff ffe0 	bl	8002298 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d8f7      	bhi.n	80022d4 <HAL_Delay+0x28>
  {
  }
}
 80022e4:	bf00      	nop
 80022e6:	3710      	adds	r7, #16
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	20000018 	.word	0x20000018

080022f0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022f8:	2300      	movs	r3, #0
 80022fa:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80022fc:	2300      	movs	r3, #0
 80022fe:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002300:	2300      	movs	r3, #0
 8002302:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002304:	2300      	movs	r3, #0
 8002306:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d101      	bne.n	8002312 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e0be      	b.n	8002490 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800231c:	2b00      	cmp	r3, #0
 800231e:	d109      	bne.n	8002334 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f7ff fe28 	bl	8001f84 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 fb41 	bl	80029bc <ADC_ConversionStop_Disable>
 800233a:	4603      	mov	r3, r0
 800233c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002342:	f003 0310 	and.w	r3, r3, #16
 8002346:	2b00      	cmp	r3, #0
 8002348:	f040 8099 	bne.w	800247e <HAL_ADC_Init+0x18e>
 800234c:	7dfb      	ldrb	r3, [r7, #23]
 800234e:	2b00      	cmp	r3, #0
 8002350:	f040 8095 	bne.w	800247e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002358:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800235c:	f023 0302 	bic.w	r3, r3, #2
 8002360:	f043 0202 	orr.w	r2, r3, #2
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002370:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	7b1b      	ldrb	r3, [r3, #12]
 8002376:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002378:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	4313      	orrs	r3, r2
 800237e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002388:	d003      	beq.n	8002392 <HAL_ADC_Init+0xa2>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d102      	bne.n	8002398 <HAL_ADC_Init+0xa8>
 8002392:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002396:	e000      	b.n	800239a <HAL_ADC_Init+0xaa>
 8002398:	2300      	movs	r3, #0
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	4313      	orrs	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	7d1b      	ldrb	r3, [r3, #20]
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d119      	bne.n	80023dc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	7b1b      	ldrb	r3, [r3, #12]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d109      	bne.n	80023c4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	3b01      	subs	r3, #1
 80023b6:	035a      	lsls	r2, r3, #13
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023c0:	613b      	str	r3, [r7, #16]
 80023c2:	e00b      	b.n	80023dc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c8:	f043 0220 	orr.w	r2, r3, #32
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d4:	f043 0201 	orr.w	r2, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689a      	ldr	r2, [r3, #8]
 80023f6:	4b28      	ldr	r3, [pc, #160]	; (8002498 <HAL_ADC_Init+0x1a8>)
 80023f8:	4013      	ands	r3, r2
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	6812      	ldr	r2, [r2, #0]
 80023fe:	68b9      	ldr	r1, [r7, #8]
 8002400:	430b      	orrs	r3, r1
 8002402:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800240c:	d003      	beq.n	8002416 <HAL_ADC_Init+0x126>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d104      	bne.n	8002420 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	3b01      	subs	r3, #1
 800241c:	051b      	lsls	r3, r3, #20
 800241e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002426:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	430a      	orrs	r2, r1
 8002432:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	689a      	ldr	r2, [r3, #8]
 800243a:	4b18      	ldr	r3, [pc, #96]	; (800249c <HAL_ADC_Init+0x1ac>)
 800243c:	4013      	ands	r3, r2
 800243e:	68ba      	ldr	r2, [r7, #8]
 8002440:	429a      	cmp	r2, r3
 8002442:	d10b      	bne.n	800245c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800244e:	f023 0303 	bic.w	r3, r3, #3
 8002452:	f043 0201 	orr.w	r2, r3, #1
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800245a:	e018      	b.n	800248e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002460:	f023 0312 	bic.w	r3, r3, #18
 8002464:	f043 0210 	orr.w	r2, r3, #16
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002470:	f043 0201 	orr.w	r2, r3, #1
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800247c:	e007      	b.n	800248e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002482:	f043 0210 	orr.w	r2, r3, #16
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800248e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002490:	4618      	mov	r0, r3
 8002492:	3718      	adds	r7, #24
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	ffe1f7fd 	.word	0xffe1f7fd
 800249c:	ff1f0efe 	.word	0xff1f0efe

080024a0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ac:	2300      	movs	r3, #0
 80024ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a64      	ldr	r2, [pc, #400]	; (8002648 <HAL_ADC_Start_DMA+0x1a8>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d004      	beq.n	80024c4 <HAL_ADC_Start_DMA+0x24>
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a63      	ldr	r2, [pc, #396]	; (800264c <HAL_ADC_Start_DMA+0x1ac>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d106      	bne.n	80024d2 <HAL_ADC_Start_DMA+0x32>
 80024c4:	4b60      	ldr	r3, [pc, #384]	; (8002648 <HAL_ADC_Start_DMA+0x1a8>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	f040 80b3 	bne.w	8002638 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d101      	bne.n	80024e0 <HAL_ADC_Start_DMA+0x40>
 80024dc:	2302      	movs	r3, #2
 80024de:	e0ae      	b.n	800263e <HAL_ADC_Start_DMA+0x19e>
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f000 fa0d 	bl	8002908 <ADC_Enable>
 80024ee:	4603      	mov	r3, r0
 80024f0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80024f2:	7dfb      	ldrb	r3, [r7, #23]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f040 809a 	bne.w	800262e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024fe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002502:	f023 0301 	bic.w	r3, r3, #1
 8002506:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a4e      	ldr	r2, [pc, #312]	; (800264c <HAL_ADC_Start_DMA+0x1ac>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d105      	bne.n	8002524 <HAL_ADC_Start_DMA+0x84>
 8002518:	4b4b      	ldr	r3, [pc, #300]	; (8002648 <HAL_ADC_Start_DMA+0x1a8>)
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d115      	bne.n	8002550 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002528:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800253a:	2b00      	cmp	r3, #0
 800253c:	d026      	beq.n	800258c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002542:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002546:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800254e:	e01d      	b.n	800258c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002554:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a39      	ldr	r2, [pc, #228]	; (8002648 <HAL_ADC_Start_DMA+0x1a8>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d004      	beq.n	8002570 <HAL_ADC_Start_DMA+0xd0>
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a38      	ldr	r2, [pc, #224]	; (800264c <HAL_ADC_Start_DMA+0x1ac>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d10d      	bne.n	800258c <HAL_ADC_Start_DMA+0xec>
 8002570:	4b35      	ldr	r3, [pc, #212]	; (8002648 <HAL_ADC_Start_DMA+0x1a8>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002578:	2b00      	cmp	r3, #0
 800257a:	d007      	beq.n	800258c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002580:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002584:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002590:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d006      	beq.n	80025a6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800259c:	f023 0206 	bic.w	r2, r3, #6
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	62da      	str	r2, [r3, #44]	; 0x2c
 80025a4:	e002      	b.n	80025ac <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	4a25      	ldr	r2, [pc, #148]	; (8002650 <HAL_ADC_Start_DMA+0x1b0>)
 80025ba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	4a24      	ldr	r2, [pc, #144]	; (8002654 <HAL_ADC_Start_DMA+0x1b4>)
 80025c2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6a1b      	ldr	r3, [r3, #32]
 80025c8:	4a23      	ldr	r2, [pc, #140]	; (8002658 <HAL_ADC_Start_DMA+0x1b8>)
 80025ca:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f06f 0202 	mvn.w	r2, #2
 80025d4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025e4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	6a18      	ldr	r0, [r3, #32]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	334c      	adds	r3, #76	; 0x4c
 80025f0:	4619      	mov	r1, r3
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f000 fc9d 	bl	8002f34 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002604:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002608:	d108      	bne.n	800261c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002618:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800261a:	e00f      	b.n	800263c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689a      	ldr	r2, [r3, #8]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800262a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800262c:	e006      	b.n	800263c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002636:	e001      	b.n	800263c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800263c:	7dfb      	ldrb	r3, [r7, #23]
}
 800263e:	4618      	mov	r0, r3
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40012400 	.word	0x40012400
 800264c:	40012800 	.word	0x40012800
 8002650:	08002a3f 	.word	0x08002a3f
 8002654:	08002abb 	.word	0x08002abb
 8002658:	08002ad7 	.word	0x08002ad7

0800265c <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002664:	2300      	movs	r3, #0
 8002666:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800266e:	2b01      	cmp	r3, #1
 8002670:	d101      	bne.n	8002676 <HAL_ADC_Stop_DMA+0x1a>
 8002672:	2302      	movs	r3, #2
 8002674:	e039      	b.n	80026ea <HAL_ADC_Stop_DMA+0x8e>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2201      	movs	r2, #1
 800267a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f99c 	bl	80029bc <ADC_ConversionStop_Disable>
 8002684:	4603      	mov	r3, r0
 8002686:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002688:	7bfb      	ldrb	r3, [r7, #15]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d128      	bne.n	80026e0 <HAL_ADC_Stop_DMA+0x84>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800269c:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d11a      	bne.n	80026e0 <HAL_ADC_Stop_DMA+0x84>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f000 fc9f 	bl	8002ff2 <HAL_DMA_Abort>
 80026b4:	4603      	mov	r3, r0
 80026b6:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d10a      	bne.n	80026d4 <HAL_ADC_Stop_DMA+0x78>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80026c6:	f023 0301 	bic.w	r3, r3, #1
 80026ca:	f043 0201 	orr.w	r2, r3, #1
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	629a      	str	r2, [r3, #40]	; 0x28
 80026d2:	e005      	b.n	80026e0 <HAL_ADC_Stop_DMA+0x84>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80026f2:	b480      	push	{r7}
 80026f4:	b083      	sub	sp, #12
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr

08002704 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	bc80      	pop	{r7}
 8002714:	4770      	bx	lr
	...

08002718 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002722:	2300      	movs	r3, #0
 8002724:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002726:	2300      	movs	r3, #0
 8002728:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002730:	2b01      	cmp	r3, #1
 8002732:	d101      	bne.n	8002738 <HAL_ADC_ConfigChannel+0x20>
 8002734:	2302      	movs	r3, #2
 8002736:	e0dc      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x1da>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	2b06      	cmp	r3, #6
 8002746:	d81c      	bhi.n	8002782 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	4613      	mov	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	3b05      	subs	r3, #5
 800275a:	221f      	movs	r2, #31
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	4019      	ands	r1, r3
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685a      	ldr	r2, [r3, #4]
 800276c:	4613      	mov	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4413      	add	r3, r2
 8002772:	3b05      	subs	r3, #5
 8002774:	fa00 f203 	lsl.w	r2, r0, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	430a      	orrs	r2, r1
 800277e:	635a      	str	r2, [r3, #52]	; 0x34
 8002780:	e03c      	b.n	80027fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	2b0c      	cmp	r3, #12
 8002788:	d81c      	bhi.n	80027c4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685a      	ldr	r2, [r3, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	3b23      	subs	r3, #35	; 0x23
 800279c:	221f      	movs	r2, #31
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43db      	mvns	r3, r3
 80027a4:	4019      	ands	r1, r3
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	6818      	ldr	r0, [r3, #0]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	4613      	mov	r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	4413      	add	r3, r2
 80027b4:	3b23      	subs	r3, #35	; 0x23
 80027b6:	fa00 f203 	lsl.w	r2, r0, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	430a      	orrs	r2, r1
 80027c0:	631a      	str	r2, [r3, #48]	; 0x30
 80027c2:	e01b      	b.n	80027fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	3b41      	subs	r3, #65	; 0x41
 80027d6:	221f      	movs	r2, #31
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	43db      	mvns	r3, r3
 80027de:	4019      	ands	r1, r3
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	6818      	ldr	r0, [r3, #0]
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	4613      	mov	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	4413      	add	r3, r2
 80027ee:	3b41      	subs	r3, #65	; 0x41
 80027f0:	fa00 f203 	lsl.w	r2, r0, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	430a      	orrs	r2, r1
 80027fa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b09      	cmp	r3, #9
 8002802:	d91c      	bls.n	800283e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68d9      	ldr	r1, [r3, #12]
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	4613      	mov	r3, r2
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	4413      	add	r3, r2
 8002814:	3b1e      	subs	r3, #30
 8002816:	2207      	movs	r2, #7
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	43db      	mvns	r3, r3
 800281e:	4019      	ands	r1, r3
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	6898      	ldr	r0, [r3, #8]
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	4613      	mov	r3, r2
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	4413      	add	r3, r2
 800282e:	3b1e      	subs	r3, #30
 8002830:	fa00 f203 	lsl.w	r2, r0, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	430a      	orrs	r2, r1
 800283a:	60da      	str	r2, [r3, #12]
 800283c:	e019      	b.n	8002872 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6919      	ldr	r1, [r3, #16]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4613      	mov	r3, r2
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	4413      	add	r3, r2
 800284e:	2207      	movs	r2, #7
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	43db      	mvns	r3, r3
 8002856:	4019      	ands	r1, r3
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	6898      	ldr	r0, [r3, #8]
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	4613      	mov	r3, r2
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	4413      	add	r3, r2
 8002866:	fa00 f203 	lsl.w	r2, r0, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2b10      	cmp	r3, #16
 8002878:	d003      	beq.n	8002882 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800287e:	2b11      	cmp	r3, #17
 8002880:	d132      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a1d      	ldr	r2, [pc, #116]	; (80028fc <HAL_ADC_ConfigChannel+0x1e4>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d125      	bne.n	80028d8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d126      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80028a8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2b10      	cmp	r3, #16
 80028b0:	d11a      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028b2:	4b13      	ldr	r3, [pc, #76]	; (8002900 <HAL_ADC_ConfigChannel+0x1e8>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a13      	ldr	r2, [pc, #76]	; (8002904 <HAL_ADC_ConfigChannel+0x1ec>)
 80028b8:	fba2 2303 	umull	r2, r3, r2, r3
 80028bc:	0c9a      	lsrs	r2, r3, #18
 80028be:	4613      	mov	r3, r2
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	4413      	add	r3, r2
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028c8:	e002      	b.n	80028d0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	3b01      	subs	r3, #1
 80028ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1f9      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x1b2>
 80028d6:	e007      	b.n	80028e8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028dc:	f043 0220 	orr.w	r2, r3, #32
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80028f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3714      	adds	r7, #20
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr
 80028fc:	40012400 	.word	0x40012400
 8002900:	20000010 	.word	0x20000010
 8002904:	431bde83 	.word	0x431bde83

08002908 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	2b01      	cmp	r3, #1
 8002924:	d040      	beq.n	80029a8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f042 0201 	orr.w	r2, r2, #1
 8002934:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002936:	4b1f      	ldr	r3, [pc, #124]	; (80029b4 <ADC_Enable+0xac>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a1f      	ldr	r2, [pc, #124]	; (80029b8 <ADC_Enable+0xb0>)
 800293c:	fba2 2303 	umull	r2, r3, r2, r3
 8002940:	0c9b      	lsrs	r3, r3, #18
 8002942:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002944:	e002      	b.n	800294c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	3b01      	subs	r3, #1
 800294a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1f9      	bne.n	8002946 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002952:	f7ff fca1 	bl	8002298 <HAL_GetTick>
 8002956:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002958:	e01f      	b.n	800299a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800295a:	f7ff fc9d 	bl	8002298 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d918      	bls.n	800299a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	2b01      	cmp	r3, #1
 8002974:	d011      	beq.n	800299a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297a:	f043 0210 	orr.w	r2, r3, #16
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002986:	f043 0201 	orr.w	r2, r3, #1
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e007      	b.n	80029aa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d1d8      	bne.n	800295a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20000010 	.word	0x20000010
 80029b8:	431bde83 	.word	0x431bde83

080029bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029c4:	2300      	movs	r3, #0
 80029c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d12e      	bne.n	8002a34 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689a      	ldr	r2, [r3, #8]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f022 0201 	bic.w	r2, r2, #1
 80029e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80029e6:	f7ff fc57 	bl	8002298 <HAL_GetTick>
 80029ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029ec:	e01b      	b.n	8002a26 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80029ee:	f7ff fc53 	bl	8002298 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d914      	bls.n	8002a26 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d10d      	bne.n	8002a26 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0e:	f043 0210 	orr.w	r2, r3, #16
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1a:	f043 0201 	orr.w	r2, r3, #1
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e007      	b.n	8002a36 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d0dc      	beq.n	80029ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3710      	adds	r7, #16
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b084      	sub	sp, #16
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a50:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d127      	bne.n	8002aa8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a5c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002a6e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002a72:	d115      	bne.n	8002aa0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d111      	bne.n	8002aa0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d105      	bne.n	8002aa0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a98:	f043 0201 	orr.w	r2, r3, #1
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f7fe fdd1 	bl	8001648 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002aa6:	e004      	b.n	8002ab2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6a1b      	ldr	r3, [r3, #32]
 8002aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	4798      	blx	r3
}
 8002ab2:	bf00      	nop
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b084      	sub	sp, #16
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f7ff fe12 	bl	80026f2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ace:	bf00      	nop
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b084      	sub	sp, #16
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af4:	f043 0204 	orr.w	r2, r3, #4
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f7ff fe01 	bl	8002704 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b02:	bf00      	nop
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
	...

08002b0c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002b0c:	b590      	push	{r4, r7, lr}
 8002b0e:	b087      	sub	sp, #28
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b14:	2300      	movs	r3, #0
 8002b16:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d101      	bne.n	8002b2a <HAL_ADCEx_Calibration_Start+0x1e>
 8002b26:	2302      	movs	r3, #2
 8002b28:	e095      	b.n	8002c56 <HAL_ADCEx_Calibration_Start+0x14a>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7ff ff42 	bl	80029bc <ADC_ConversionStop_Disable>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002b3c:	7dfb      	ldrb	r3, [r7, #23]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f040 8084 	bne.w	8002c4c <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b48:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b4c:	f023 0302 	bic.w	r3, r3, #2
 8002b50:	f043 0202 	orr.w	r2, r3, #2
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002b58:	4b41      	ldr	r3, [pc, #260]	; (8002c60 <HAL_ADCEx_Calibration_Start+0x154>)
 8002b5a:	681c      	ldr	r4, [r3, #0]
 8002b5c:	2002      	movs	r0, #2
 8002b5e:	f001 ff67 	bl	8004a30 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b62:	4603      	mov	r3, r0
 8002b64:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002b68:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002b6a:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002b6c:	e002      	b.n	8002b74 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	3b01      	subs	r3, #1
 8002b72:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f9      	bne.n	8002b6e <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff fec4 	bl	8002908 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689a      	ldr	r2, [r3, #8]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f042 0208 	orr.w	r2, r2, #8
 8002b8e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002b90:	f7ff fb82 	bl	8002298 <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002b96:	e01b      	b.n	8002bd0 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002b98:	f7ff fb7e 	bl	8002298 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b0a      	cmp	r3, #10
 8002ba4:	d914      	bls.n	8002bd0 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f003 0308 	and.w	r3, r3, #8
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00d      	beq.n	8002bd0 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb8:	f023 0312 	bic.w	r3, r3, #18
 8002bbc:	f043 0210 	orr.w	r2, r3, #16
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e042      	b.n	8002c56 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 0308 	and.w	r3, r3, #8
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1dc      	bne.n	8002b98 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f042 0204 	orr.w	r2, r2, #4
 8002bec:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002bee:	f7ff fb53 	bl	8002298 <HAL_GetTick>
 8002bf2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002bf4:	e01b      	b.n	8002c2e <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002bf6:	f7ff fb4f 	bl	8002298 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b0a      	cmp	r3, #10
 8002c02:	d914      	bls.n	8002c2e <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 0304 	and.w	r3, r3, #4
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d00d      	beq.n	8002c2e <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c16:	f023 0312 	bic.w	r3, r3, #18
 8002c1a:	f043 0210 	orr.w	r2, r3, #16
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e013      	b.n	8002c56 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 0304 	and.w	r3, r3, #4
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1dc      	bne.n	8002bf6 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c40:	f023 0303 	bic.w	r3, r3, #3
 8002c44:	f043 0201 	orr.w	r2, r3, #1
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	371c      	adds	r7, #28
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd90      	pop	{r4, r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	20000010 	.word	0x20000010

08002c64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c74:	4b0c      	ldr	r3, [pc, #48]	; (8002ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c80:	4013      	ands	r3, r2
 8002c82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c96:	4a04      	ldr	r2, [pc, #16]	; (8002ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	60d3      	str	r3, [r2, #12]
}
 8002c9c:	bf00      	nop
 8002c9e:	3714      	adds	r7, #20
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bc80      	pop	{r7}
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cb0:	4b04      	ldr	r3, [pc, #16]	; (8002cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	0a1b      	lsrs	r3, r3, #8
 8002cb6:	f003 0307 	and.w	r3, r3, #7
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	e000ed00 	.word	0xe000ed00

08002cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	db0b      	blt.n	8002cf2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	f003 021f 	and.w	r2, r3, #31
 8002ce0:	4906      	ldr	r1, [pc, #24]	; (8002cfc <__NVIC_EnableIRQ+0x34>)
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	095b      	lsrs	r3, r3, #5
 8002ce8:	2001      	movs	r0, #1
 8002cea:	fa00 f202 	lsl.w	r2, r0, r2
 8002cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002cf2:	bf00      	nop
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc80      	pop	{r7}
 8002cfa:	4770      	bx	lr
 8002cfc:	e000e100 	.word	0xe000e100

08002d00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	6039      	str	r1, [r7, #0]
 8002d0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	db0a      	blt.n	8002d2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	b2da      	uxtb	r2, r3
 8002d18:	490c      	ldr	r1, [pc, #48]	; (8002d4c <__NVIC_SetPriority+0x4c>)
 8002d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1e:	0112      	lsls	r2, r2, #4
 8002d20:	b2d2      	uxtb	r2, r2
 8002d22:	440b      	add	r3, r1
 8002d24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d28:	e00a      	b.n	8002d40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	b2da      	uxtb	r2, r3
 8002d2e:	4908      	ldr	r1, [pc, #32]	; (8002d50 <__NVIC_SetPriority+0x50>)
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	f003 030f 	and.w	r3, r3, #15
 8002d36:	3b04      	subs	r3, #4
 8002d38:	0112      	lsls	r2, r2, #4
 8002d3a:	b2d2      	uxtb	r2, r2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	761a      	strb	r2, [r3, #24]
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bc80      	pop	{r7}
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	e000e100 	.word	0xe000e100
 8002d50:	e000ed00 	.word	0xe000ed00

08002d54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b089      	sub	sp, #36	; 0x24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f003 0307 	and.w	r3, r3, #7
 8002d66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	f1c3 0307 	rsb	r3, r3, #7
 8002d6e:	2b04      	cmp	r3, #4
 8002d70:	bf28      	it	cs
 8002d72:	2304      	movcs	r3, #4
 8002d74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	3304      	adds	r3, #4
 8002d7a:	2b06      	cmp	r3, #6
 8002d7c:	d902      	bls.n	8002d84 <NVIC_EncodePriority+0x30>
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	3b03      	subs	r3, #3
 8002d82:	e000      	b.n	8002d86 <NVIC_EncodePriority+0x32>
 8002d84:	2300      	movs	r3, #0
 8002d86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d88:	f04f 32ff 	mov.w	r2, #4294967295
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d92:	43da      	mvns	r2, r3
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	401a      	ands	r2, r3
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	fa01 f303 	lsl.w	r3, r1, r3
 8002da6:	43d9      	mvns	r1, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dac:	4313      	orrs	r3, r2
         );
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3724      	adds	r7, #36	; 0x24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr

08002db8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002dc8:	d301      	bcc.n	8002dce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e00f      	b.n	8002dee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dce:	4a0a      	ldr	r2, [pc, #40]	; (8002df8 <SysTick_Config+0x40>)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	3b01      	subs	r3, #1
 8002dd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dd6:	210f      	movs	r1, #15
 8002dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8002ddc:	f7ff ff90 	bl	8002d00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002de0:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <SysTick_Config+0x40>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002de6:	4b04      	ldr	r3, [pc, #16]	; (8002df8 <SysTick_Config+0x40>)
 8002de8:	2207      	movs	r2, #7
 8002dea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	e000e010 	.word	0xe000e010

08002dfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f7ff ff2d 	bl	8002c64 <__NVIC_SetPriorityGrouping>
}
 8002e0a:	bf00      	nop
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b086      	sub	sp, #24
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	4603      	mov	r3, r0
 8002e1a:	60b9      	str	r1, [r7, #8]
 8002e1c:	607a      	str	r2, [r7, #4]
 8002e1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e20:	2300      	movs	r3, #0
 8002e22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e24:	f7ff ff42 	bl	8002cac <__NVIC_GetPriorityGrouping>
 8002e28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	68b9      	ldr	r1, [r7, #8]
 8002e2e:	6978      	ldr	r0, [r7, #20]
 8002e30:	f7ff ff90 	bl	8002d54 <NVIC_EncodePriority>
 8002e34:	4602      	mov	r2, r0
 8002e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e3a:	4611      	mov	r1, r2
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff ff5f 	bl	8002d00 <__NVIC_SetPriority>
}
 8002e42:	bf00      	nop
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b082      	sub	sp, #8
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	4603      	mov	r3, r0
 8002e52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f7ff ff35 	bl	8002cc8 <__NVIC_EnableIRQ>
}
 8002e5e:	bf00      	nop
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b082      	sub	sp, #8
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7ff ffa2 	bl	8002db8 <SysTick_Config>
 8002e74:	4603      	mov	r3, r0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
	...

08002e80 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e043      	b.n	8002f1e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	4b22      	ldr	r3, [pc, #136]	; (8002f28 <HAL_DMA_Init+0xa8>)
 8002e9e:	4413      	add	r3, r2
 8002ea0:	4a22      	ldr	r2, [pc, #136]	; (8002f2c <HAL_DMA_Init+0xac>)
 8002ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea6:	091b      	lsrs	r3, r3, #4
 8002ea8:	009a      	lsls	r2, r3, #2
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	4a1f      	ldr	r2, [pc, #124]	; (8002f30 <HAL_DMA_Init+0xb0>)
 8002eb2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002eca:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002ece:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002ed8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ee4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ef0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002ef8:	68fa      	ldr	r2, [r7, #12]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr
 8002f28:	bffdfff8 	.word	0xbffdfff8
 8002f2c:	cccccccd 	.word	0xcccccccd
 8002f30:	40020000 	.word	0x40020000

08002f34 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
 8002f40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f42:	2300      	movs	r3, #0
 8002f44:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d101      	bne.n	8002f54 <HAL_DMA_Start_IT+0x20>
 8002f50:	2302      	movs	r3, #2
 8002f52:	e04a      	b.n	8002fea <HAL_DMA_Start_IT+0xb6>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d13a      	bne.n	8002fdc <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2202      	movs	r2, #2
 8002f6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 0201 	bic.w	r2, r2, #1
 8002f82:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	68b9      	ldr	r1, [r7, #8]
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f000 f972 	bl	8003274 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d008      	beq.n	8002faa <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f042 020e 	orr.w	r2, r2, #14
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	e00f      	b.n	8002fca <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f022 0204 	bic.w	r2, r2, #4
 8002fb8:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f042 020a 	orr.w	r2, r2, #10
 8002fc8:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f042 0201 	orr.w	r2, r2, #1
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	e005      	b.n	8002fe8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3718      	adds	r7, #24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b085      	sub	sp, #20
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003004:	2b02      	cmp	r3, #2
 8003006:	d008      	beq.n	800301a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2204      	movs	r2, #4
 800300c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e020      	b.n	800305c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 020e 	bic.w	r2, r2, #14
 8003028:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 0201 	bic.w	r2, r2, #1
 8003038:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003042:	2101      	movs	r1, #1
 8003044:	fa01 f202 	lsl.w	r2, r1, r2
 8003048:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800305a:	7bfb      	ldrb	r3, [r7, #15]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3714      	adds	r7, #20
 8003060:	46bd      	mov	sp, r7
 8003062:	bc80      	pop	{r7}
 8003064:	4770      	bx	lr
	...

08003068 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003084:	2204      	movs	r2, #4
 8003086:	409a      	lsls	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4013      	ands	r3, r2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d04f      	beq.n	8003130 <HAL_DMA_IRQHandler+0xc8>
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	f003 0304 	and.w	r3, r3, #4
 8003096:	2b00      	cmp	r3, #0
 8003098:	d04a      	beq.n	8003130 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0320 	and.w	r3, r3, #32
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d107      	bne.n	80030b8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 0204 	bic.w	r2, r2, #4
 80030b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a66      	ldr	r2, [pc, #408]	; (8003258 <HAL_DMA_IRQHandler+0x1f0>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d029      	beq.n	8003116 <HAL_DMA_IRQHandler+0xae>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a65      	ldr	r2, [pc, #404]	; (800325c <HAL_DMA_IRQHandler+0x1f4>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d022      	beq.n	8003112 <HAL_DMA_IRQHandler+0xaa>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a63      	ldr	r2, [pc, #396]	; (8003260 <HAL_DMA_IRQHandler+0x1f8>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d01a      	beq.n	800310c <HAL_DMA_IRQHandler+0xa4>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a62      	ldr	r2, [pc, #392]	; (8003264 <HAL_DMA_IRQHandler+0x1fc>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d012      	beq.n	8003106 <HAL_DMA_IRQHandler+0x9e>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a60      	ldr	r2, [pc, #384]	; (8003268 <HAL_DMA_IRQHandler+0x200>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d00a      	beq.n	8003100 <HAL_DMA_IRQHandler+0x98>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a5f      	ldr	r2, [pc, #380]	; (800326c <HAL_DMA_IRQHandler+0x204>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d102      	bne.n	80030fa <HAL_DMA_IRQHandler+0x92>
 80030f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80030f8:	e00e      	b.n	8003118 <HAL_DMA_IRQHandler+0xb0>
 80030fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80030fe:	e00b      	b.n	8003118 <HAL_DMA_IRQHandler+0xb0>
 8003100:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003104:	e008      	b.n	8003118 <HAL_DMA_IRQHandler+0xb0>
 8003106:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800310a:	e005      	b.n	8003118 <HAL_DMA_IRQHandler+0xb0>
 800310c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003110:	e002      	b.n	8003118 <HAL_DMA_IRQHandler+0xb0>
 8003112:	2340      	movs	r3, #64	; 0x40
 8003114:	e000      	b.n	8003118 <HAL_DMA_IRQHandler+0xb0>
 8003116:	2304      	movs	r3, #4
 8003118:	4a55      	ldr	r2, [pc, #340]	; (8003270 <HAL_DMA_IRQHandler+0x208>)
 800311a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 8094 	beq.w	800324e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800312e:	e08e      	b.n	800324e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003134:	2202      	movs	r2, #2
 8003136:	409a      	lsls	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4013      	ands	r3, r2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d056      	beq.n	80031ee <HAL_DMA_IRQHandler+0x186>
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d051      	beq.n	80031ee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0320 	and.w	r3, r3, #32
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10b      	bne.n	8003170 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 020a 	bic.w	r2, r2, #10
 8003166:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a38      	ldr	r2, [pc, #224]	; (8003258 <HAL_DMA_IRQHandler+0x1f0>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d029      	beq.n	80031ce <HAL_DMA_IRQHandler+0x166>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a37      	ldr	r2, [pc, #220]	; (800325c <HAL_DMA_IRQHandler+0x1f4>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d022      	beq.n	80031ca <HAL_DMA_IRQHandler+0x162>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a35      	ldr	r2, [pc, #212]	; (8003260 <HAL_DMA_IRQHandler+0x1f8>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d01a      	beq.n	80031c4 <HAL_DMA_IRQHandler+0x15c>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a34      	ldr	r2, [pc, #208]	; (8003264 <HAL_DMA_IRQHandler+0x1fc>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d012      	beq.n	80031be <HAL_DMA_IRQHandler+0x156>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a32      	ldr	r2, [pc, #200]	; (8003268 <HAL_DMA_IRQHandler+0x200>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d00a      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x150>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a31      	ldr	r2, [pc, #196]	; (800326c <HAL_DMA_IRQHandler+0x204>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d102      	bne.n	80031b2 <HAL_DMA_IRQHandler+0x14a>
 80031ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031b0:	e00e      	b.n	80031d0 <HAL_DMA_IRQHandler+0x168>
 80031b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031b6:	e00b      	b.n	80031d0 <HAL_DMA_IRQHandler+0x168>
 80031b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031bc:	e008      	b.n	80031d0 <HAL_DMA_IRQHandler+0x168>
 80031be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031c2:	e005      	b.n	80031d0 <HAL_DMA_IRQHandler+0x168>
 80031c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80031c8:	e002      	b.n	80031d0 <HAL_DMA_IRQHandler+0x168>
 80031ca:	2320      	movs	r3, #32
 80031cc:	e000      	b.n	80031d0 <HAL_DMA_IRQHandler+0x168>
 80031ce:	2302      	movs	r3, #2
 80031d0:	4a27      	ldr	r2, [pc, #156]	; (8003270 <HAL_DMA_IRQHandler+0x208>)
 80031d2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d034      	beq.n	800324e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80031ec:	e02f      	b.n	800324e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f2:	2208      	movs	r2, #8
 80031f4:	409a      	lsls	r2, r3
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	4013      	ands	r3, r2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d028      	beq.n	8003250 <HAL_DMA_IRQHandler+0x1e8>
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	f003 0308 	and.w	r3, r3, #8
 8003204:	2b00      	cmp	r3, #0
 8003206:	d023      	beq.n	8003250 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f022 020e 	bic.w	r2, r2, #14
 8003216:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003220:	2101      	movs	r1, #1
 8003222:	fa01 f202 	lsl.w	r2, r1, r2
 8003226:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003242:	2b00      	cmp	r3, #0
 8003244:	d004      	beq.n	8003250 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	4798      	blx	r3
    }
  }
  return;
 800324e:	bf00      	nop
 8003250:	bf00      	nop
}
 8003252:	3710      	adds	r7, #16
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	40020008 	.word	0x40020008
 800325c:	4002001c 	.word	0x4002001c
 8003260:	40020030 	.word	0x40020030
 8003264:	40020044 	.word	0x40020044
 8003268:	40020058 	.word	0x40020058
 800326c:	4002006c 	.word	0x4002006c
 8003270:	40020000 	.word	0x40020000

08003274 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
 8003280:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800328a:	2101      	movs	r1, #1
 800328c:	fa01 f202 	lsl.w	r2, r1, r2
 8003290:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	683a      	ldr	r2, [r7, #0]
 8003298:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	2b10      	cmp	r3, #16
 80032a0:	d108      	bne.n	80032b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80032b2:	e007      	b.n	80032c4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68ba      	ldr	r2, [r7, #8]
 80032ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	60da      	str	r2, [r3, #12]
}
 80032c4:	bf00      	nop
 80032c6:	3714      	adds	r7, #20
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bc80      	pop	{r7}
 80032cc:	4770      	bx	lr
	...

080032d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b08b      	sub	sp, #44	; 0x2c
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032da:	2300      	movs	r3, #0
 80032dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80032de:	2300      	movs	r3, #0
 80032e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032e2:	e127      	b.n	8003534 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80032e4:	2201      	movs	r2, #1
 80032e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	69fa      	ldr	r2, [r7, #28]
 80032f4:	4013      	ands	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	f040 8116 	bne.w	800352e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	2b12      	cmp	r3, #18
 8003308:	d034      	beq.n	8003374 <HAL_GPIO_Init+0xa4>
 800330a:	2b12      	cmp	r3, #18
 800330c:	d80d      	bhi.n	800332a <HAL_GPIO_Init+0x5a>
 800330e:	2b02      	cmp	r3, #2
 8003310:	d02b      	beq.n	800336a <HAL_GPIO_Init+0x9a>
 8003312:	2b02      	cmp	r3, #2
 8003314:	d804      	bhi.n	8003320 <HAL_GPIO_Init+0x50>
 8003316:	2b00      	cmp	r3, #0
 8003318:	d031      	beq.n	800337e <HAL_GPIO_Init+0xae>
 800331a:	2b01      	cmp	r3, #1
 800331c:	d01c      	beq.n	8003358 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800331e:	e048      	b.n	80033b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003320:	2b03      	cmp	r3, #3
 8003322:	d043      	beq.n	80033ac <HAL_GPIO_Init+0xdc>
 8003324:	2b11      	cmp	r3, #17
 8003326:	d01b      	beq.n	8003360 <HAL_GPIO_Init+0x90>
          break;
 8003328:	e043      	b.n	80033b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800332a:	4a89      	ldr	r2, [pc, #548]	; (8003550 <HAL_GPIO_Init+0x280>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d026      	beq.n	800337e <HAL_GPIO_Init+0xae>
 8003330:	4a87      	ldr	r2, [pc, #540]	; (8003550 <HAL_GPIO_Init+0x280>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d806      	bhi.n	8003344 <HAL_GPIO_Init+0x74>
 8003336:	4a87      	ldr	r2, [pc, #540]	; (8003554 <HAL_GPIO_Init+0x284>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d020      	beq.n	800337e <HAL_GPIO_Init+0xae>
 800333c:	4a86      	ldr	r2, [pc, #536]	; (8003558 <HAL_GPIO_Init+0x288>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d01d      	beq.n	800337e <HAL_GPIO_Init+0xae>
          break;
 8003342:	e036      	b.n	80033b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003344:	4a85      	ldr	r2, [pc, #532]	; (800355c <HAL_GPIO_Init+0x28c>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d019      	beq.n	800337e <HAL_GPIO_Init+0xae>
 800334a:	4a85      	ldr	r2, [pc, #532]	; (8003560 <HAL_GPIO_Init+0x290>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d016      	beq.n	800337e <HAL_GPIO_Init+0xae>
 8003350:	4a84      	ldr	r2, [pc, #528]	; (8003564 <HAL_GPIO_Init+0x294>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d013      	beq.n	800337e <HAL_GPIO_Init+0xae>
          break;
 8003356:	e02c      	b.n	80033b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	623b      	str	r3, [r7, #32]
          break;
 800335e:	e028      	b.n	80033b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	3304      	adds	r3, #4
 8003366:	623b      	str	r3, [r7, #32]
          break;
 8003368:	e023      	b.n	80033b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	3308      	adds	r3, #8
 8003370:	623b      	str	r3, [r7, #32]
          break;
 8003372:	e01e      	b.n	80033b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	330c      	adds	r3, #12
 800337a:	623b      	str	r3, [r7, #32]
          break;
 800337c:	e019      	b.n	80033b2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d102      	bne.n	800338c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003386:	2304      	movs	r3, #4
 8003388:	623b      	str	r3, [r7, #32]
          break;
 800338a:	e012      	b.n	80033b2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d105      	bne.n	80033a0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003394:	2308      	movs	r3, #8
 8003396:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69fa      	ldr	r2, [r7, #28]
 800339c:	611a      	str	r2, [r3, #16]
          break;
 800339e:	e008      	b.n	80033b2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033a0:	2308      	movs	r3, #8
 80033a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	69fa      	ldr	r2, [r7, #28]
 80033a8:	615a      	str	r2, [r3, #20]
          break;
 80033aa:	e002      	b.n	80033b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80033ac:	2300      	movs	r3, #0
 80033ae:	623b      	str	r3, [r7, #32]
          break;
 80033b0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	2bff      	cmp	r3, #255	; 0xff
 80033b6:	d801      	bhi.n	80033bc <HAL_GPIO_Init+0xec>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	e001      	b.n	80033c0 <HAL_GPIO_Init+0xf0>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	3304      	adds	r3, #4
 80033c0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	2bff      	cmp	r3, #255	; 0xff
 80033c6:	d802      	bhi.n	80033ce <HAL_GPIO_Init+0xfe>
 80033c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	e002      	b.n	80033d4 <HAL_GPIO_Init+0x104>
 80033ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d0:	3b08      	subs	r3, #8
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	210f      	movs	r1, #15
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	fa01 f303 	lsl.w	r3, r1, r3
 80033e2:	43db      	mvns	r3, r3
 80033e4:	401a      	ands	r2, r3
 80033e6:	6a39      	ldr	r1, [r7, #32]
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	fa01 f303 	lsl.w	r3, r1, r3
 80033ee:	431a      	orrs	r2, r3
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f000 8096 	beq.w	800352e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003402:	4b59      	ldr	r3, [pc, #356]	; (8003568 <HAL_GPIO_Init+0x298>)
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	4a58      	ldr	r2, [pc, #352]	; (8003568 <HAL_GPIO_Init+0x298>)
 8003408:	f043 0301 	orr.w	r3, r3, #1
 800340c:	6193      	str	r3, [r2, #24]
 800340e:	4b56      	ldr	r3, [pc, #344]	; (8003568 <HAL_GPIO_Init+0x298>)
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	60bb      	str	r3, [r7, #8]
 8003418:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800341a:	4a54      	ldr	r2, [pc, #336]	; (800356c <HAL_GPIO_Init+0x29c>)
 800341c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341e:	089b      	lsrs	r3, r3, #2
 8003420:	3302      	adds	r3, #2
 8003422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003426:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	220f      	movs	r2, #15
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	43db      	mvns	r3, r3
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	4013      	ands	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a4b      	ldr	r2, [pc, #300]	; (8003570 <HAL_GPIO_Init+0x2a0>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d013      	beq.n	800346e <HAL_GPIO_Init+0x19e>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a4a      	ldr	r2, [pc, #296]	; (8003574 <HAL_GPIO_Init+0x2a4>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d00d      	beq.n	800346a <HAL_GPIO_Init+0x19a>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a49      	ldr	r2, [pc, #292]	; (8003578 <HAL_GPIO_Init+0x2a8>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d007      	beq.n	8003466 <HAL_GPIO_Init+0x196>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a48      	ldr	r2, [pc, #288]	; (800357c <HAL_GPIO_Init+0x2ac>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d101      	bne.n	8003462 <HAL_GPIO_Init+0x192>
 800345e:	2303      	movs	r3, #3
 8003460:	e006      	b.n	8003470 <HAL_GPIO_Init+0x1a0>
 8003462:	2304      	movs	r3, #4
 8003464:	e004      	b.n	8003470 <HAL_GPIO_Init+0x1a0>
 8003466:	2302      	movs	r3, #2
 8003468:	e002      	b.n	8003470 <HAL_GPIO_Init+0x1a0>
 800346a:	2301      	movs	r3, #1
 800346c:	e000      	b.n	8003470 <HAL_GPIO_Init+0x1a0>
 800346e:	2300      	movs	r3, #0
 8003470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003472:	f002 0203 	and.w	r2, r2, #3
 8003476:	0092      	lsls	r2, r2, #2
 8003478:	4093      	lsls	r3, r2
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	4313      	orrs	r3, r2
 800347e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003480:	493a      	ldr	r1, [pc, #232]	; (800356c <HAL_GPIO_Init+0x29c>)
 8003482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003484:	089b      	lsrs	r3, r3, #2
 8003486:	3302      	adds	r3, #2
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d006      	beq.n	80034a8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800349a:	4b39      	ldr	r3, [pc, #228]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	4938      	ldr	r1, [pc, #224]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	600b      	str	r3, [r1, #0]
 80034a6:	e006      	b.n	80034b6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80034a8:	4b35      	ldr	r3, [pc, #212]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	43db      	mvns	r3, r3
 80034b0:	4933      	ldr	r1, [pc, #204]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 80034b2:	4013      	ands	r3, r2
 80034b4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d006      	beq.n	80034d0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034c2:	4b2f      	ldr	r3, [pc, #188]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 80034c4:	685a      	ldr	r2, [r3, #4]
 80034c6:	492e      	ldr	r1, [pc, #184]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	604b      	str	r3, [r1, #4]
 80034ce:	e006      	b.n	80034de <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80034d0:	4b2b      	ldr	r3, [pc, #172]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	43db      	mvns	r3, r3
 80034d8:	4929      	ldr	r1, [pc, #164]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 80034da:	4013      	ands	r3, r2
 80034dc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d006      	beq.n	80034f8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80034ea:	4b25      	ldr	r3, [pc, #148]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	4924      	ldr	r1, [pc, #144]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	608b      	str	r3, [r1, #8]
 80034f6:	e006      	b.n	8003506 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80034f8:	4b21      	ldr	r3, [pc, #132]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	43db      	mvns	r3, r3
 8003500:	491f      	ldr	r1, [pc, #124]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 8003502:	4013      	ands	r3, r2
 8003504:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d006      	beq.n	8003520 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003512:	4b1b      	ldr	r3, [pc, #108]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 8003514:	68da      	ldr	r2, [r3, #12]
 8003516:	491a      	ldr	r1, [pc, #104]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	4313      	orrs	r3, r2
 800351c:	60cb      	str	r3, [r1, #12]
 800351e:	e006      	b.n	800352e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003520:	4b17      	ldr	r3, [pc, #92]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 8003522:	68da      	ldr	r2, [r3, #12]
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	43db      	mvns	r3, r3
 8003528:	4915      	ldr	r1, [pc, #84]	; (8003580 <HAL_GPIO_Init+0x2b0>)
 800352a:	4013      	ands	r3, r2
 800352c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800352e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003530:	3301      	adds	r3, #1
 8003532:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353a:	fa22 f303 	lsr.w	r3, r2, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	f47f aed0 	bne.w	80032e4 <HAL_GPIO_Init+0x14>
  }
}
 8003544:	bf00      	nop
 8003546:	372c      	adds	r7, #44	; 0x2c
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	10210000 	.word	0x10210000
 8003554:	10110000 	.word	0x10110000
 8003558:	10120000 	.word	0x10120000
 800355c:	10310000 	.word	0x10310000
 8003560:	10320000 	.word	0x10320000
 8003564:	10220000 	.word	0x10220000
 8003568:	40021000 	.word	0x40021000
 800356c:	40010000 	.word	0x40010000
 8003570:	40010800 	.word	0x40010800
 8003574:	40010c00 	.word	0x40010c00
 8003578:	40011000 	.word	0x40011000
 800357c:	40011400 	.word	0x40011400
 8003580:	40010400 	.word	0x40010400

08003584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	807b      	strh	r3, [r7, #2]
 8003590:	4613      	mov	r3, r2
 8003592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003594:	787b      	ldrb	r3, [r7, #1]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800359a:	887a      	ldrh	r2, [r7, #2]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80035a0:	e003      	b.n	80035aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80035a2:	887b      	ldrh	r3, [r7, #2]
 80035a4:	041a      	lsls	r2, r3, #16
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	611a      	str	r2, [r3, #16]
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bc80      	pop	{r7}
 80035b2:	4770      	bx	lr

080035b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e11f      	b.n	8003806 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d106      	bne.n	80035e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f7fe fd3a 	bl	8002054 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2224      	movs	r2, #36	; 0x24
 80035e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f022 0201 	bic.w	r2, r2, #1
 80035f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003606:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003616:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003618:	f001 f90e 	bl	8004838 <HAL_RCC_GetPCLK1Freq>
 800361c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	4a7b      	ldr	r2, [pc, #492]	; (8003810 <HAL_I2C_Init+0x25c>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d807      	bhi.n	8003638 <HAL_I2C_Init+0x84>
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	4a7a      	ldr	r2, [pc, #488]	; (8003814 <HAL_I2C_Init+0x260>)
 800362c:	4293      	cmp	r3, r2
 800362e:	bf94      	ite	ls
 8003630:	2301      	movls	r3, #1
 8003632:	2300      	movhi	r3, #0
 8003634:	b2db      	uxtb	r3, r3
 8003636:	e006      	b.n	8003646 <HAL_I2C_Init+0x92>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	4a77      	ldr	r2, [pc, #476]	; (8003818 <HAL_I2C_Init+0x264>)
 800363c:	4293      	cmp	r3, r2
 800363e:	bf94      	ite	ls
 8003640:	2301      	movls	r3, #1
 8003642:	2300      	movhi	r3, #0
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e0db      	b.n	8003806 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	4a72      	ldr	r2, [pc, #456]	; (800381c <HAL_I2C_Init+0x268>)
 8003652:	fba2 2303 	umull	r2, r3, r2, r3
 8003656:	0c9b      	lsrs	r3, r3, #18
 8003658:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	430a      	orrs	r2, r1
 800366c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	4a64      	ldr	r2, [pc, #400]	; (8003810 <HAL_I2C_Init+0x25c>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d802      	bhi.n	8003688 <HAL_I2C_Init+0xd4>
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	3301      	adds	r3, #1
 8003686:	e009      	b.n	800369c <HAL_I2C_Init+0xe8>
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800368e:	fb02 f303 	mul.w	r3, r2, r3
 8003692:	4a63      	ldr	r2, [pc, #396]	; (8003820 <HAL_I2C_Init+0x26c>)
 8003694:	fba2 2303 	umull	r2, r3, r2, r3
 8003698:	099b      	lsrs	r3, r3, #6
 800369a:	3301      	adds	r3, #1
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	6812      	ldr	r2, [r2, #0]
 80036a0:	430b      	orrs	r3, r1
 80036a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	69db      	ldr	r3, [r3, #28]
 80036aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	4956      	ldr	r1, [pc, #344]	; (8003810 <HAL_I2C_Init+0x25c>)
 80036b8:	428b      	cmp	r3, r1
 80036ba:	d80d      	bhi.n	80036d8 <HAL_I2C_Init+0x124>
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	1e59      	subs	r1, r3, #1
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ca:	3301      	adds	r3, #1
 80036cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d0:	2b04      	cmp	r3, #4
 80036d2:	bf38      	it	cc
 80036d4:	2304      	movcc	r3, #4
 80036d6:	e04f      	b.n	8003778 <HAL_I2C_Init+0x1c4>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d111      	bne.n	8003704 <HAL_I2C_Init+0x150>
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	1e58      	subs	r0, r3, #1
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6859      	ldr	r1, [r3, #4]
 80036e8:	460b      	mov	r3, r1
 80036ea:	005b      	lsls	r3, r3, #1
 80036ec:	440b      	add	r3, r1
 80036ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f2:	3301      	adds	r3, #1
 80036f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	bf0c      	ite	eq
 80036fc:	2301      	moveq	r3, #1
 80036fe:	2300      	movne	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	e012      	b.n	800372a <HAL_I2C_Init+0x176>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	1e58      	subs	r0, r3, #1
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6859      	ldr	r1, [r3, #4]
 800370c:	460b      	mov	r3, r1
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	440b      	add	r3, r1
 8003712:	0099      	lsls	r1, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	fbb0 f3f3 	udiv	r3, r0, r3
 800371a:	3301      	adds	r3, #1
 800371c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003720:	2b00      	cmp	r3, #0
 8003722:	bf0c      	ite	eq
 8003724:	2301      	moveq	r3, #1
 8003726:	2300      	movne	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <HAL_I2C_Init+0x17e>
 800372e:	2301      	movs	r3, #1
 8003730:	e022      	b.n	8003778 <HAL_I2C_Init+0x1c4>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10e      	bne.n	8003758 <HAL_I2C_Init+0x1a4>
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	1e58      	subs	r0, r3, #1
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6859      	ldr	r1, [r3, #4]
 8003742:	460b      	mov	r3, r1
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	440b      	add	r3, r1
 8003748:	fbb0 f3f3 	udiv	r3, r0, r3
 800374c:	3301      	adds	r3, #1
 800374e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003752:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003756:	e00f      	b.n	8003778 <HAL_I2C_Init+0x1c4>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	1e58      	subs	r0, r3, #1
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6859      	ldr	r1, [r3, #4]
 8003760:	460b      	mov	r3, r1
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	0099      	lsls	r1, r3, #2
 8003768:	440b      	add	r3, r1
 800376a:	fbb0 f3f3 	udiv	r3, r0, r3
 800376e:	3301      	adds	r3, #1
 8003770:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003774:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003778:	6879      	ldr	r1, [r7, #4]
 800377a:	6809      	ldr	r1, [r1, #0]
 800377c:	4313      	orrs	r3, r2
 800377e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	69da      	ldr	r2, [r3, #28]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a1b      	ldr	r3, [r3, #32]
 8003792:	431a      	orrs	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	6911      	ldr	r1, [r2, #16]
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	68d2      	ldr	r2, [r2, #12]
 80037b2:	4311      	orrs	r1, r2
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	6812      	ldr	r2, [r2, #0]
 80037b8:	430b      	orrs	r3, r1
 80037ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	695a      	ldr	r2, [r3, #20]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	431a      	orrs	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	430a      	orrs	r2, r1
 80037d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0201 	orr.w	r2, r2, #1
 80037e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	000186a0 	.word	0x000186a0
 8003814:	001e847f 	.word	0x001e847f
 8003818:	003d08ff 	.word	0x003d08ff
 800381c:	431bde83 	.word	0x431bde83
 8003820:	10624dd3 	.word	0x10624dd3

08003824 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b088      	sub	sp, #32
 8003828:	af02      	add	r7, sp, #8
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	607a      	str	r2, [r7, #4]
 800382e:	461a      	mov	r2, r3
 8003830:	460b      	mov	r3, r1
 8003832:	817b      	strh	r3, [r7, #10]
 8003834:	4613      	mov	r3, r2
 8003836:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003838:	f7fe fd2e 	bl	8002298 <HAL_GetTick>
 800383c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003844:	b2db      	uxtb	r3, r3
 8003846:	2b20      	cmp	r3, #32
 8003848:	f040 80e0 	bne.w	8003a0c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	9300      	str	r3, [sp, #0]
 8003850:	2319      	movs	r3, #25
 8003852:	2201      	movs	r2, #1
 8003854:	4970      	ldr	r1, [pc, #448]	; (8003a18 <HAL_I2C_Master_Transmit+0x1f4>)
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f000 fa92 	bl	8003d80 <I2C_WaitOnFlagUntilTimeout>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003862:	2302      	movs	r3, #2
 8003864:	e0d3      	b.n	8003a0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800386c:	2b01      	cmp	r3, #1
 800386e:	d101      	bne.n	8003874 <HAL_I2C_Master_Transmit+0x50>
 8003870:	2302      	movs	r3, #2
 8003872:	e0cc      	b.n	8003a0e <HAL_I2C_Master_Transmit+0x1ea>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b01      	cmp	r3, #1
 8003888:	d007      	beq.n	800389a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f042 0201 	orr.w	r2, r2, #1
 8003898:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038a8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2221      	movs	r2, #33	; 0x21
 80038ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2210      	movs	r2, #16
 80038b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	893a      	ldrh	r2, [r7, #8]
 80038ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038d0:	b29a      	uxth	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	4a50      	ldr	r2, [pc, #320]	; (8003a1c <HAL_I2C_Master_Transmit+0x1f8>)
 80038da:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038dc:	8979      	ldrh	r1, [r7, #10]
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	6a3a      	ldr	r2, [r7, #32]
 80038e2:	68f8      	ldr	r0, [r7, #12]
 80038e4:	f000 f9ca 	bl	8003c7c <I2C_MasterRequestWrite>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e08d      	b.n	8003a0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038f2:	2300      	movs	r3, #0
 80038f4:	613b      	str	r3, [r7, #16]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	613b      	str	r3, [r7, #16]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	699b      	ldr	r3, [r3, #24]
 8003904:	613b      	str	r3, [r7, #16]
 8003906:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003908:	e066      	b.n	80039d8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	6a39      	ldr	r1, [r7, #32]
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	f000 fb0c 	bl	8003f2c <I2C_WaitOnTXEFlagUntilTimeout>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d00d      	beq.n	8003936 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391e:	2b04      	cmp	r3, #4
 8003920:	d107      	bne.n	8003932 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003930:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e06b      	b.n	8003a0e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393a:	781a      	ldrb	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003946:	1c5a      	adds	r2, r3, #1
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003950:	b29b      	uxth	r3, r3
 8003952:	3b01      	subs	r3, #1
 8003954:	b29a      	uxth	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800395e:	3b01      	subs	r3, #1
 8003960:	b29a      	uxth	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	f003 0304 	and.w	r3, r3, #4
 8003970:	2b04      	cmp	r3, #4
 8003972:	d11b      	bne.n	80039ac <HAL_I2C_Master_Transmit+0x188>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003978:	2b00      	cmp	r3, #0
 800397a:	d017      	beq.n	80039ac <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003980:	781a      	ldrb	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398c:	1c5a      	adds	r2, r3, #1
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003996:	b29b      	uxth	r3, r3
 8003998:	3b01      	subs	r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039a4:	3b01      	subs	r3, #1
 80039a6:	b29a      	uxth	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	6a39      	ldr	r1, [r7, #32]
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	f000 fafc 	bl	8003fae <I2C_WaitOnBTFFlagUntilTimeout>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d00d      	beq.n	80039d8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c0:	2b04      	cmp	r3, #4
 80039c2:	d107      	bne.n	80039d4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039d2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e01a      	b.n	8003a0e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d194      	bne.n	800390a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2220      	movs	r2, #32
 80039f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	e000      	b.n	8003a0e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a0c:	2302      	movs	r3, #2
  }
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3718      	adds	r7, #24
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	00100002 	.word	0x00100002
 8003a1c:	ffff0000 	.word	0xffff0000

08003a20 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b08a      	sub	sp, #40	; 0x28
 8003a24:	af02      	add	r7, sp, #8
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	607a      	str	r2, [r7, #4]
 8003a2a:	603b      	str	r3, [r7, #0]
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003a30:	f7fe fc32 	bl	8002298 <HAL_GetTick>
 8003a34:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003a36:	2301      	movs	r3, #1
 8003a38:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b20      	cmp	r3, #32
 8003a44:	f040 8111 	bne.w	8003c6a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	9300      	str	r3, [sp, #0]
 8003a4c:	2319      	movs	r3, #25
 8003a4e:	2201      	movs	r2, #1
 8003a50:	4988      	ldr	r1, [pc, #544]	; (8003c74 <HAL_I2C_IsDeviceReady+0x254>)
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 f994 	bl	8003d80 <I2C_WaitOnFlagUntilTimeout>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003a5e:	2302      	movs	r3, #2
 8003a60:	e104      	b.n	8003c6c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d101      	bne.n	8003a70 <HAL_I2C_IsDeviceReady+0x50>
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	e0fd      	b.n	8003c6c <HAL_I2C_IsDeviceReady+0x24c>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d007      	beq.n	8003a96 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f042 0201 	orr.w	r2, r2, #1
 8003a94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003aa4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2224      	movs	r2, #36	; 0x24
 8003aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	4a70      	ldr	r2, [pc, #448]	; (8003c78 <HAL_I2C_IsDeviceReady+0x258>)
 8003ab8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ac8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	9300      	str	r3, [sp, #0]
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f000 f952 	bl	8003d80 <I2C_WaitOnFlagUntilTimeout>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00d      	beq.n	8003afe <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003af0:	d103      	bne.n	8003afa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003af8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e0b6      	b.n	8003c6c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003afe:	897b      	ldrh	r3, [r7, #10]
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	461a      	mov	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b0c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003b0e:	f7fe fbc3 	bl	8002298 <HAL_GetTick>
 8003b12:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	bf0c      	ite	eq
 8003b22:	2301      	moveq	r3, #1
 8003b24:	2300      	movne	r3, #0
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b38:	bf0c      	ite	eq
 8003b3a:	2301      	moveq	r3, #1
 8003b3c:	2300      	movne	r3, #0
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003b42:	e025      	b.n	8003b90 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b44:	f7fe fba8 	bl	8002298 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d302      	bcc.n	8003b5a <HAL_I2C_IsDeviceReady+0x13a>
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d103      	bne.n	8003b62 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	22a0      	movs	r2, #160	; 0xa0
 8003b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	695b      	ldr	r3, [r3, #20]
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	bf0c      	ite	eq
 8003b70:	2301      	moveq	r3, #1
 8003b72:	2300      	movne	r3, #0
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b86:	bf0c      	ite	eq
 8003b88:	2301      	moveq	r3, #1
 8003b8a:	2300      	movne	r3, #0
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2ba0      	cmp	r3, #160	; 0xa0
 8003b9a:	d005      	beq.n	8003ba8 <HAL_I2C_IsDeviceReady+0x188>
 8003b9c:	7dfb      	ldrb	r3, [r7, #23]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d102      	bne.n	8003ba8 <HAL_I2C_IsDeviceReady+0x188>
 8003ba2:	7dbb      	ldrb	r3, [r7, #22]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0cd      	beq.n	8003b44 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2220      	movs	r2, #32
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	695b      	ldr	r3, [r3, #20]
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d129      	bne.n	8003c12 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bcc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bce:	2300      	movs	r3, #0
 8003bd0:	613b      	str	r3, [r7, #16]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	613b      	str	r3, [r7, #16]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	613b      	str	r3, [r7, #16]
 8003be2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	2319      	movs	r3, #25
 8003bea:	2201      	movs	r2, #1
 8003bec:	4921      	ldr	r1, [pc, #132]	; (8003c74 <HAL_I2C_IsDeviceReady+0x254>)
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f000 f8c6 	bl	8003d80 <I2C_WaitOnFlagUntilTimeout>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e036      	b.n	8003c6c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2220      	movs	r2, #32
 8003c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	e02c      	b.n	8003c6c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c20:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c2a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	2319      	movs	r3, #25
 8003c32:	2201      	movs	r2, #1
 8003c34:	490f      	ldr	r1, [pc, #60]	; (8003c74 <HAL_I2C_IsDeviceReady+0x254>)
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f000 f8a2 	bl	8003d80 <I2C_WaitOnFlagUntilTimeout>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d001      	beq.n	8003c46 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e012      	b.n	8003c6c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	3301      	adds	r3, #1
 8003c4a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	f4ff af32 	bcc.w	8003aba <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2220      	movs	r2, #32
 8003c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e000      	b.n	8003c6c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003c6a:	2302      	movs	r3, #2
  }
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3720      	adds	r7, #32
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	00100002 	.word	0x00100002
 8003c78:	ffff0000 	.word	0xffff0000

08003c7c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b088      	sub	sp, #32
 8003c80:	af02      	add	r7, sp, #8
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	607a      	str	r2, [r7, #4]
 8003c86:	603b      	str	r3, [r7, #0]
 8003c88:	460b      	mov	r3, r1
 8003c8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c90:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	d006      	beq.n	8003ca6 <I2C_MasterRequestWrite+0x2a>
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d003      	beq.n	8003ca6 <I2C_MasterRequestWrite+0x2a>
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ca4:	d108      	bne.n	8003cb8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	e00b      	b.n	8003cd0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbc:	2b12      	cmp	r3, #18
 8003cbe:	d107      	bne.n	8003cd0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	9300      	str	r3, [sp, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f000 f84f 	bl	8003d80 <I2C_WaitOnFlagUntilTimeout>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00d      	beq.n	8003d04 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cf6:	d103      	bne.n	8003d00 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cfe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e035      	b.n	8003d70 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d0c:	d108      	bne.n	8003d20 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d0e:	897b      	ldrh	r3, [r7, #10]
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	461a      	mov	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d1c:	611a      	str	r2, [r3, #16]
 8003d1e:	e01b      	b.n	8003d58 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d20:	897b      	ldrh	r3, [r7, #10]
 8003d22:	11db      	asrs	r3, r3, #7
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	f003 0306 	and.w	r3, r3, #6
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	f063 030f 	orn	r3, r3, #15
 8003d30:	b2da      	uxtb	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	490e      	ldr	r1, [pc, #56]	; (8003d78 <I2C_MasterRequestWrite+0xfc>)
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	f000 f875 	bl	8003e2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e010      	b.n	8003d70 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d4e:	897b      	ldrh	r3, [r7, #10]
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	4907      	ldr	r1, [pc, #28]	; (8003d7c <I2C_MasterRequestWrite+0x100>)
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 f865 	bl	8003e2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e000      	b.n	8003d70 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3718      	adds	r7, #24
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	00010008 	.word	0x00010008
 8003d7c:	00010002 	.word	0x00010002

08003d80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	603b      	str	r3, [r7, #0]
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d90:	e025      	b.n	8003dde <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d98:	d021      	beq.n	8003dde <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d9a:	f7fe fa7d 	bl	8002298 <HAL_GetTick>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	1ad3      	subs	r3, r2, r3
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d302      	bcc.n	8003db0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d116      	bne.n	8003dde <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2220      	movs	r2, #32
 8003dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dca:	f043 0220 	orr.w	r2, r3, #32
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e023      	b.n	8003e26 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	0c1b      	lsrs	r3, r3, #16
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d10d      	bne.n	8003e04 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	43da      	mvns	r2, r3
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	4013      	ands	r3, r2
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	bf0c      	ite	eq
 8003dfa:	2301      	moveq	r3, #1
 8003dfc:	2300      	movne	r3, #0
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	461a      	mov	r2, r3
 8003e02:	e00c      	b.n	8003e1e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	43da      	mvns	r2, r3
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	bf0c      	ite	eq
 8003e16:	2301      	moveq	r3, #1
 8003e18:	2300      	movne	r3, #0
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	79fb      	ldrb	r3, [r7, #7]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d0b6      	beq.n	8003d92 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b084      	sub	sp, #16
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	60b9      	str	r1, [r7, #8]
 8003e38:	607a      	str	r2, [r7, #4]
 8003e3a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e3c:	e051      	b.n	8003ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	695b      	ldr	r3, [r3, #20]
 8003e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e4c:	d123      	bne.n	8003e96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e5c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e66:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2220      	movs	r2, #32
 8003e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e82:	f043 0204 	orr.w	r2, r3, #4
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e046      	b.n	8003f24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9c:	d021      	beq.n	8003ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9e:	f7fe f9fb 	bl	8002298 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d302      	bcc.n	8003eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d116      	bne.n	8003ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	f043 0220 	orr.w	r2, r3, #32
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e020      	b.n	8003f24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	0c1b      	lsrs	r3, r3, #16
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d10c      	bne.n	8003f06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	695b      	ldr	r3, [r3, #20]
 8003ef2:	43da      	mvns	r2, r3
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	bf14      	ite	ne
 8003efe:	2301      	movne	r3, #1
 8003f00:	2300      	moveq	r3, #0
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	e00b      	b.n	8003f1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	43da      	mvns	r2, r3
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	4013      	ands	r3, r2
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	bf14      	ite	ne
 8003f18:	2301      	movne	r3, #1
 8003f1a:	2300      	moveq	r3, #0
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d18d      	bne.n	8003e3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f38:	e02d      	b.n	8003f96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f000 f878 	bl	8004030 <I2C_IsAcknowledgeFailed>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e02d      	b.n	8003fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f50:	d021      	beq.n	8003f96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f52:	f7fe f9a1 	bl	8002298 <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	68ba      	ldr	r2, [r7, #8]
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d302      	bcc.n	8003f68 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d116      	bne.n	8003f96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2220      	movs	r2, #32
 8003f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f82:	f043 0220 	orr.w	r2, r3, #32
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e007      	b.n	8003fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	695b      	ldr	r3, [r3, #20]
 8003f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa0:	2b80      	cmp	r3, #128	; 0x80
 8003fa2:	d1ca      	bne.n	8003f3a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b084      	sub	sp, #16
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	60f8      	str	r0, [r7, #12]
 8003fb6:	60b9      	str	r1, [r7, #8]
 8003fb8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fba:	e02d      	b.n	8004018 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fbc:	68f8      	ldr	r0, [r7, #12]
 8003fbe:	f000 f837 	bl	8004030 <I2C_IsAcknowledgeFailed>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e02d      	b.n	8004028 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd2:	d021      	beq.n	8004018 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fd4:	f7fe f960 	bl	8002298 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	68ba      	ldr	r2, [r7, #8]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d302      	bcc.n	8003fea <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d116      	bne.n	8004018 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2220      	movs	r2, #32
 8003ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004004:	f043 0220 	orr.w	r2, r3, #32
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e007      	b.n	8004028 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	f003 0304 	and.w	r3, r3, #4
 8004022:	2b04      	cmp	r3, #4
 8004024:	d1ca      	bne.n	8003fbc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004042:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004046:	d11b      	bne.n	8004080 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004050:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2220      	movs	r2, #32
 800405c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406c:	f043 0204 	orr.w	r2, r3, #4
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e000      	b.n	8004082 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	370c      	adds	r7, #12
 8004086:	46bd      	mov	sp, r7
 8004088:	bc80      	pop	{r7}
 800408a:	4770      	bx	lr

0800408c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d101      	bne.n	800409e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e26c      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0301 	and.w	r3, r3, #1
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f000 8087 	beq.w	80041ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80040ac:	4b92      	ldr	r3, [pc, #584]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f003 030c 	and.w	r3, r3, #12
 80040b4:	2b04      	cmp	r3, #4
 80040b6:	d00c      	beq.n	80040d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80040b8:	4b8f      	ldr	r3, [pc, #572]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f003 030c 	and.w	r3, r3, #12
 80040c0:	2b08      	cmp	r3, #8
 80040c2:	d112      	bne.n	80040ea <HAL_RCC_OscConfig+0x5e>
 80040c4:	4b8c      	ldr	r3, [pc, #560]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040d0:	d10b      	bne.n	80040ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040d2:	4b89      	ldr	r3, [pc, #548]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d06c      	beq.n	80041b8 <HAL_RCC_OscConfig+0x12c>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d168      	bne.n	80041b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e246      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040f2:	d106      	bne.n	8004102 <HAL_RCC_OscConfig+0x76>
 80040f4:	4b80      	ldr	r3, [pc, #512]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a7f      	ldr	r2, [pc, #508]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80040fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040fe:	6013      	str	r3, [r2, #0]
 8004100:	e02e      	b.n	8004160 <HAL_RCC_OscConfig+0xd4>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d10c      	bne.n	8004124 <HAL_RCC_OscConfig+0x98>
 800410a:	4b7b      	ldr	r3, [pc, #492]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a7a      	ldr	r2, [pc, #488]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 8004110:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004114:	6013      	str	r3, [r2, #0]
 8004116:	4b78      	ldr	r3, [pc, #480]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a77      	ldr	r2, [pc, #476]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 800411c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004120:	6013      	str	r3, [r2, #0]
 8004122:	e01d      	b.n	8004160 <HAL_RCC_OscConfig+0xd4>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800412c:	d10c      	bne.n	8004148 <HAL_RCC_OscConfig+0xbc>
 800412e:	4b72      	ldr	r3, [pc, #456]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a71      	ldr	r2, [pc, #452]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 8004134:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004138:	6013      	str	r3, [r2, #0]
 800413a:	4b6f      	ldr	r3, [pc, #444]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a6e      	ldr	r2, [pc, #440]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 8004140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004144:	6013      	str	r3, [r2, #0]
 8004146:	e00b      	b.n	8004160 <HAL_RCC_OscConfig+0xd4>
 8004148:	4b6b      	ldr	r3, [pc, #428]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a6a      	ldr	r2, [pc, #424]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 800414e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004152:	6013      	str	r3, [r2, #0]
 8004154:	4b68      	ldr	r3, [pc, #416]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a67      	ldr	r2, [pc, #412]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 800415a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800415e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d013      	beq.n	8004190 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004168:	f7fe f896 	bl	8002298 <HAL_GetTick>
 800416c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800416e:	e008      	b.n	8004182 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004170:	f7fe f892 	bl	8002298 <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	2b64      	cmp	r3, #100	; 0x64
 800417c:	d901      	bls.n	8004182 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800417e:	2303      	movs	r3, #3
 8004180:	e1fa      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004182:	4b5d      	ldr	r3, [pc, #372]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d0f0      	beq.n	8004170 <HAL_RCC_OscConfig+0xe4>
 800418e:	e014      	b.n	80041ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004190:	f7fe f882 	bl	8002298 <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004196:	e008      	b.n	80041aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004198:	f7fe f87e 	bl	8002298 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b64      	cmp	r3, #100	; 0x64
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e1e6      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041aa:	4b53      	ldr	r3, [pc, #332]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1f0      	bne.n	8004198 <HAL_RCC_OscConfig+0x10c>
 80041b6:	e000      	b.n	80041ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d063      	beq.n	800428e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041c6:	4b4c      	ldr	r3, [pc, #304]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f003 030c 	and.w	r3, r3, #12
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00b      	beq.n	80041ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80041d2:	4b49      	ldr	r3, [pc, #292]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f003 030c 	and.w	r3, r3, #12
 80041da:	2b08      	cmp	r3, #8
 80041dc:	d11c      	bne.n	8004218 <HAL_RCC_OscConfig+0x18c>
 80041de:	4b46      	ldr	r3, [pc, #280]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d116      	bne.n	8004218 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ea:	4b43      	ldr	r3, [pc, #268]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d005      	beq.n	8004202 <HAL_RCC_OscConfig+0x176>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d001      	beq.n	8004202 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e1ba      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004202:	4b3d      	ldr	r3, [pc, #244]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	00db      	lsls	r3, r3, #3
 8004210:	4939      	ldr	r1, [pc, #228]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 8004212:	4313      	orrs	r3, r2
 8004214:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004216:	e03a      	b.n	800428e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d020      	beq.n	8004262 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004220:	4b36      	ldr	r3, [pc, #216]	; (80042fc <HAL_RCC_OscConfig+0x270>)
 8004222:	2201      	movs	r2, #1
 8004224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004226:	f7fe f837 	bl	8002298 <HAL_GetTick>
 800422a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800422c:	e008      	b.n	8004240 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800422e:	f7fe f833 	bl	8002298 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	2b02      	cmp	r3, #2
 800423a:	d901      	bls.n	8004240 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e19b      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004240:	4b2d      	ldr	r3, [pc, #180]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0f0      	beq.n	800422e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800424c:	4b2a      	ldr	r3, [pc, #168]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	00db      	lsls	r3, r3, #3
 800425a:	4927      	ldr	r1, [pc, #156]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 800425c:	4313      	orrs	r3, r2
 800425e:	600b      	str	r3, [r1, #0]
 8004260:	e015      	b.n	800428e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004262:	4b26      	ldr	r3, [pc, #152]	; (80042fc <HAL_RCC_OscConfig+0x270>)
 8004264:	2200      	movs	r2, #0
 8004266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004268:	f7fe f816 	bl	8002298 <HAL_GetTick>
 800426c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800426e:	e008      	b.n	8004282 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004270:	f7fe f812 	bl	8002298 <HAL_GetTick>
 8004274:	4602      	mov	r2, r0
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b02      	cmp	r3, #2
 800427c:	d901      	bls.n	8004282 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e17a      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004282:	4b1d      	ldr	r3, [pc, #116]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1f0      	bne.n	8004270 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0308 	and.w	r3, r3, #8
 8004296:	2b00      	cmp	r3, #0
 8004298:	d03a      	beq.n	8004310 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d019      	beq.n	80042d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042a2:	4b17      	ldr	r3, [pc, #92]	; (8004300 <HAL_RCC_OscConfig+0x274>)
 80042a4:	2201      	movs	r2, #1
 80042a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042a8:	f7fd fff6 	bl	8002298 <HAL_GetTick>
 80042ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ae:	e008      	b.n	80042c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042b0:	f7fd fff2 	bl	8002298 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e15a      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042c2:	4b0d      	ldr	r3, [pc, #52]	; (80042f8 <HAL_RCC_OscConfig+0x26c>)
 80042c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0f0      	beq.n	80042b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80042ce:	2001      	movs	r0, #1
 80042d0:	f000 fada 	bl	8004888 <RCC_Delay>
 80042d4:	e01c      	b.n	8004310 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042d6:	4b0a      	ldr	r3, [pc, #40]	; (8004300 <HAL_RCC_OscConfig+0x274>)
 80042d8:	2200      	movs	r2, #0
 80042da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042dc:	f7fd ffdc 	bl	8002298 <HAL_GetTick>
 80042e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042e2:	e00f      	b.n	8004304 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042e4:	f7fd ffd8 	bl	8002298 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d908      	bls.n	8004304 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e140      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
 80042f6:	bf00      	nop
 80042f8:	40021000 	.word	0x40021000
 80042fc:	42420000 	.word	0x42420000
 8004300:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004304:	4b9e      	ldr	r3, [pc, #632]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	2b00      	cmp	r3, #0
 800430e:	d1e9      	bne.n	80042e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b00      	cmp	r3, #0
 800431a:	f000 80a6 	beq.w	800446a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800431e:	2300      	movs	r3, #0
 8004320:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004322:	4b97      	ldr	r3, [pc, #604]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004324:	69db      	ldr	r3, [r3, #28]
 8004326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10d      	bne.n	800434a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800432e:	4b94      	ldr	r3, [pc, #592]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004330:	69db      	ldr	r3, [r3, #28]
 8004332:	4a93      	ldr	r2, [pc, #588]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004338:	61d3      	str	r3, [r2, #28]
 800433a:	4b91      	ldr	r3, [pc, #580]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 800433c:	69db      	ldr	r3, [r3, #28]
 800433e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004342:	60bb      	str	r3, [r7, #8]
 8004344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004346:	2301      	movs	r3, #1
 8004348:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800434a:	4b8e      	ldr	r3, [pc, #568]	; (8004584 <HAL_RCC_OscConfig+0x4f8>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004352:	2b00      	cmp	r3, #0
 8004354:	d118      	bne.n	8004388 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004356:	4b8b      	ldr	r3, [pc, #556]	; (8004584 <HAL_RCC_OscConfig+0x4f8>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a8a      	ldr	r2, [pc, #552]	; (8004584 <HAL_RCC_OscConfig+0x4f8>)
 800435c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004360:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004362:	f7fd ff99 	bl	8002298 <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800436a:	f7fd ff95 	bl	8002298 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b64      	cmp	r3, #100	; 0x64
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e0fd      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800437c:	4b81      	ldr	r3, [pc, #516]	; (8004584 <HAL_RCC_OscConfig+0x4f8>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0f0      	beq.n	800436a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d106      	bne.n	800439e <HAL_RCC_OscConfig+0x312>
 8004390:	4b7b      	ldr	r3, [pc, #492]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	4a7a      	ldr	r2, [pc, #488]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004396:	f043 0301 	orr.w	r3, r3, #1
 800439a:	6213      	str	r3, [r2, #32]
 800439c:	e02d      	b.n	80043fa <HAL_RCC_OscConfig+0x36e>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10c      	bne.n	80043c0 <HAL_RCC_OscConfig+0x334>
 80043a6:	4b76      	ldr	r3, [pc, #472]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	4a75      	ldr	r2, [pc, #468]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043ac:	f023 0301 	bic.w	r3, r3, #1
 80043b0:	6213      	str	r3, [r2, #32]
 80043b2:	4b73      	ldr	r3, [pc, #460]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043b4:	6a1b      	ldr	r3, [r3, #32]
 80043b6:	4a72      	ldr	r2, [pc, #456]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043b8:	f023 0304 	bic.w	r3, r3, #4
 80043bc:	6213      	str	r3, [r2, #32]
 80043be:	e01c      	b.n	80043fa <HAL_RCC_OscConfig+0x36e>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	2b05      	cmp	r3, #5
 80043c6:	d10c      	bne.n	80043e2 <HAL_RCC_OscConfig+0x356>
 80043c8:	4b6d      	ldr	r3, [pc, #436]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	4a6c      	ldr	r2, [pc, #432]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043ce:	f043 0304 	orr.w	r3, r3, #4
 80043d2:	6213      	str	r3, [r2, #32]
 80043d4:	4b6a      	ldr	r3, [pc, #424]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043d6:	6a1b      	ldr	r3, [r3, #32]
 80043d8:	4a69      	ldr	r2, [pc, #420]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043da:	f043 0301 	orr.w	r3, r3, #1
 80043de:	6213      	str	r3, [r2, #32]
 80043e0:	e00b      	b.n	80043fa <HAL_RCC_OscConfig+0x36e>
 80043e2:	4b67      	ldr	r3, [pc, #412]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043e4:	6a1b      	ldr	r3, [r3, #32]
 80043e6:	4a66      	ldr	r2, [pc, #408]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043e8:	f023 0301 	bic.w	r3, r3, #1
 80043ec:	6213      	str	r3, [r2, #32]
 80043ee:	4b64      	ldr	r3, [pc, #400]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	4a63      	ldr	r2, [pc, #396]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80043f4:	f023 0304 	bic.w	r3, r3, #4
 80043f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d015      	beq.n	800442e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004402:	f7fd ff49 	bl	8002298 <HAL_GetTick>
 8004406:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004408:	e00a      	b.n	8004420 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800440a:	f7fd ff45 	bl	8002298 <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	f241 3288 	movw	r2, #5000	; 0x1388
 8004418:	4293      	cmp	r3, r2
 800441a:	d901      	bls.n	8004420 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800441c:	2303      	movs	r3, #3
 800441e:	e0ab      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004420:	4b57      	ldr	r3, [pc, #348]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004422:	6a1b      	ldr	r3, [r3, #32]
 8004424:	f003 0302 	and.w	r3, r3, #2
 8004428:	2b00      	cmp	r3, #0
 800442a:	d0ee      	beq.n	800440a <HAL_RCC_OscConfig+0x37e>
 800442c:	e014      	b.n	8004458 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800442e:	f7fd ff33 	bl	8002298 <HAL_GetTick>
 8004432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004434:	e00a      	b.n	800444c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004436:	f7fd ff2f 	bl	8002298 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	f241 3288 	movw	r2, #5000	; 0x1388
 8004444:	4293      	cmp	r3, r2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e095      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800444c:	4b4c      	ldr	r3, [pc, #304]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1ee      	bne.n	8004436 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004458:	7dfb      	ldrb	r3, [r7, #23]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d105      	bne.n	800446a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800445e:	4b48      	ldr	r3, [pc, #288]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	4a47      	ldr	r2, [pc, #284]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004464:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004468:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	2b00      	cmp	r3, #0
 8004470:	f000 8081 	beq.w	8004576 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004474:	4b42      	ldr	r3, [pc, #264]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	f003 030c 	and.w	r3, r3, #12
 800447c:	2b08      	cmp	r3, #8
 800447e:	d061      	beq.n	8004544 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	69db      	ldr	r3, [r3, #28]
 8004484:	2b02      	cmp	r3, #2
 8004486:	d146      	bne.n	8004516 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004488:	4b3f      	ldr	r3, [pc, #252]	; (8004588 <HAL_RCC_OscConfig+0x4fc>)
 800448a:	2200      	movs	r2, #0
 800448c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448e:	f7fd ff03 	bl	8002298 <HAL_GetTick>
 8004492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004494:	e008      	b.n	80044a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004496:	f7fd feff 	bl	8002298 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d901      	bls.n	80044a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e067      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044a8:	4b35      	ldr	r3, [pc, #212]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1f0      	bne.n	8004496 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a1b      	ldr	r3, [r3, #32]
 80044b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044bc:	d108      	bne.n	80044d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80044be:	4b30      	ldr	r3, [pc, #192]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	492d      	ldr	r1, [pc, #180]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044d0:	4b2b      	ldr	r3, [pc, #172]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a19      	ldr	r1, [r3, #32]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e0:	430b      	orrs	r3, r1
 80044e2:	4927      	ldr	r1, [pc, #156]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 80044e4:	4313      	orrs	r3, r2
 80044e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044e8:	4b27      	ldr	r3, [pc, #156]	; (8004588 <HAL_RCC_OscConfig+0x4fc>)
 80044ea:	2201      	movs	r2, #1
 80044ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ee:	f7fd fed3 	bl	8002298 <HAL_GetTick>
 80044f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044f4:	e008      	b.n	8004508 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044f6:	f7fd fecf 	bl	8002298 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d901      	bls.n	8004508 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004504:	2303      	movs	r3, #3
 8004506:	e037      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004508:	4b1d      	ldr	r3, [pc, #116]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d0f0      	beq.n	80044f6 <HAL_RCC_OscConfig+0x46a>
 8004514:	e02f      	b.n	8004576 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004516:	4b1c      	ldr	r3, [pc, #112]	; (8004588 <HAL_RCC_OscConfig+0x4fc>)
 8004518:	2200      	movs	r2, #0
 800451a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800451c:	f7fd febc 	bl	8002298 <HAL_GetTick>
 8004520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004522:	e008      	b.n	8004536 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004524:	f7fd feb8 	bl	8002298 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	2b02      	cmp	r3, #2
 8004530:	d901      	bls.n	8004536 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e020      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004536:	4b12      	ldr	r3, [pc, #72]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1f0      	bne.n	8004524 <HAL_RCC_OscConfig+0x498>
 8004542:	e018      	b.n	8004576 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e013      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004550:	4b0b      	ldr	r3, [pc, #44]	; (8004580 <HAL_RCC_OscConfig+0x4f4>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	429a      	cmp	r2, r3
 8004562:	d106      	bne.n	8004572 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800456e:	429a      	cmp	r2, r3
 8004570:	d001      	beq.n	8004576 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e000      	b.n	8004578 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3718      	adds	r7, #24
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	40021000 	.word	0x40021000
 8004584:	40007000 	.word	0x40007000
 8004588:	42420060 	.word	0x42420060

0800458c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d101      	bne.n	80045a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e0d0      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045a0:	4b6a      	ldr	r3, [pc, #424]	; (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0307 	and.w	r3, r3, #7
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d910      	bls.n	80045d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ae:	4b67      	ldr	r3, [pc, #412]	; (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f023 0207 	bic.w	r2, r3, #7
 80045b6:	4965      	ldr	r1, [pc, #404]	; (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045be:	4b63      	ldr	r3, [pc, #396]	; (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0307 	and.w	r3, r3, #7
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d001      	beq.n	80045d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0b8      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d020      	beq.n	800461e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d005      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045e8:	4b59      	ldr	r3, [pc, #356]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	4a58      	ldr	r2, [pc, #352]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80045ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80045f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0308 	and.w	r3, r3, #8
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d005      	beq.n	800460c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004600:	4b53      	ldr	r3, [pc, #332]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	4a52      	ldr	r2, [pc, #328]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004606:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800460a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800460c:	4b50      	ldr	r3, [pc, #320]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	494d      	ldr	r1, [pc, #308]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800461a:	4313      	orrs	r3, r2
 800461c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d040      	beq.n	80046ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d107      	bne.n	8004642 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004632:	4b47      	ldr	r3, [pc, #284]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d115      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e07f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	2b02      	cmp	r3, #2
 8004648:	d107      	bne.n	800465a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800464a:	4b41      	ldr	r3, [pc, #260]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d109      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e073      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800465a:	4b3d      	ldr	r3, [pc, #244]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e06b      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800466a:	4b39      	ldr	r3, [pc, #228]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f023 0203 	bic.w	r2, r3, #3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	4936      	ldr	r1, [pc, #216]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004678:	4313      	orrs	r3, r2
 800467a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800467c:	f7fd fe0c 	bl	8002298 <HAL_GetTick>
 8004680:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004682:	e00a      	b.n	800469a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004684:	f7fd fe08 	bl	8002298 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004692:	4293      	cmp	r3, r2
 8004694:	d901      	bls.n	800469a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e053      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800469a:	4b2d      	ldr	r3, [pc, #180]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f003 020c 	and.w	r2, r3, #12
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d1eb      	bne.n	8004684 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046ac:	4b27      	ldr	r3, [pc, #156]	; (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d210      	bcs.n	80046dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ba:	4b24      	ldr	r3, [pc, #144]	; (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f023 0207 	bic.w	r2, r3, #7
 80046c2:	4922      	ldr	r1, [pc, #136]	; (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ca:	4b20      	ldr	r3, [pc, #128]	; (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0307 	and.w	r3, r3, #7
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e032      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0304 	and.w	r3, r3, #4
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d008      	beq.n	80046fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046e8:	4b19      	ldr	r3, [pc, #100]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	4916      	ldr	r1, [pc, #88]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b00      	cmp	r3, #0
 8004704:	d009      	beq.n	800471a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004706:	4b12      	ldr	r3, [pc, #72]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	490e      	ldr	r1, [pc, #56]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004716:	4313      	orrs	r3, r2
 8004718:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800471a:	f000 f821 	bl	8004760 <HAL_RCC_GetSysClockFreq>
 800471e:	4601      	mov	r1, r0
 8004720:	4b0b      	ldr	r3, [pc, #44]	; (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	091b      	lsrs	r3, r3, #4
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	4a0a      	ldr	r2, [pc, #40]	; (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 800472c:	5cd3      	ldrb	r3, [r2, r3]
 800472e:	fa21 f303 	lsr.w	r3, r1, r3
 8004732:	4a09      	ldr	r2, [pc, #36]	; (8004758 <HAL_RCC_ClockConfig+0x1cc>)
 8004734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004736:	4b09      	ldr	r3, [pc, #36]	; (800475c <HAL_RCC_ClockConfig+0x1d0>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4618      	mov	r0, r3
 800473c:	f7fd fd6a 	bl	8002214 <HAL_InitTick>

  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40022000 	.word	0x40022000
 8004750:	40021000 	.word	0x40021000
 8004754:	08007454 	.word	0x08007454
 8004758:	20000010 	.word	0x20000010
 800475c:	20000014 	.word	0x20000014

08004760 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004760:	b490      	push	{r4, r7}
 8004762:	b08a      	sub	sp, #40	; 0x28
 8004764:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004766:	4b2a      	ldr	r3, [pc, #168]	; (8004810 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004768:	1d3c      	adds	r4, r7, #4
 800476a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800476c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004770:	4b28      	ldr	r3, [pc, #160]	; (8004814 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004772:	881b      	ldrh	r3, [r3, #0]
 8004774:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004776:	2300      	movs	r3, #0
 8004778:	61fb      	str	r3, [r7, #28]
 800477a:	2300      	movs	r3, #0
 800477c:	61bb      	str	r3, [r7, #24]
 800477e:	2300      	movs	r3, #0
 8004780:	627b      	str	r3, [r7, #36]	; 0x24
 8004782:	2300      	movs	r3, #0
 8004784:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004786:	2300      	movs	r3, #0
 8004788:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800478a:	4b23      	ldr	r3, [pc, #140]	; (8004818 <HAL_RCC_GetSysClockFreq+0xb8>)
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	f003 030c 	and.w	r3, r3, #12
 8004796:	2b04      	cmp	r3, #4
 8004798:	d002      	beq.n	80047a0 <HAL_RCC_GetSysClockFreq+0x40>
 800479a:	2b08      	cmp	r3, #8
 800479c:	d003      	beq.n	80047a6 <HAL_RCC_GetSysClockFreq+0x46>
 800479e:	e02d      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80047a0:	4b1e      	ldr	r3, [pc, #120]	; (800481c <HAL_RCC_GetSysClockFreq+0xbc>)
 80047a2:	623b      	str	r3, [r7, #32]
      break;
 80047a4:	e02d      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	0c9b      	lsrs	r3, r3, #18
 80047aa:	f003 030f 	and.w	r3, r3, #15
 80047ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80047b2:	4413      	add	r3, r2
 80047b4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80047b8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d013      	beq.n	80047ec <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80047c4:	4b14      	ldr	r3, [pc, #80]	; (8004818 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	0c5b      	lsrs	r3, r3, #17
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80047d2:	4413      	add	r3, r2
 80047d4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80047d8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	4a0f      	ldr	r2, [pc, #60]	; (800481c <HAL_RCC_GetSysClockFreq+0xbc>)
 80047de:	fb02 f203 	mul.w	r2, r2, r3
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e8:	627b      	str	r3, [r7, #36]	; 0x24
 80047ea:	e004      	b.n	80047f6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	4a0c      	ldr	r2, [pc, #48]	; (8004820 <HAL_RCC_GetSysClockFreq+0xc0>)
 80047f0:	fb02 f303 	mul.w	r3, r2, r3
 80047f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80047f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f8:	623b      	str	r3, [r7, #32]
      break;
 80047fa:	e002      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80047fc:	4b07      	ldr	r3, [pc, #28]	; (800481c <HAL_RCC_GetSysClockFreq+0xbc>)
 80047fe:	623b      	str	r3, [r7, #32]
      break;
 8004800:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004802:	6a3b      	ldr	r3, [r7, #32]
}
 8004804:	4618      	mov	r0, r3
 8004806:	3728      	adds	r7, #40	; 0x28
 8004808:	46bd      	mov	sp, r7
 800480a:	bc90      	pop	{r4, r7}
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	08006cc0 	.word	0x08006cc0
 8004814:	08006cd0 	.word	0x08006cd0
 8004818:	40021000 	.word	0x40021000
 800481c:	007a1200 	.word	0x007a1200
 8004820:	003d0900 	.word	0x003d0900

08004824 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004828:	4b02      	ldr	r3, [pc, #8]	; (8004834 <HAL_RCC_GetHCLKFreq+0x10>)
 800482a:	681b      	ldr	r3, [r3, #0]
}
 800482c:	4618      	mov	r0, r3
 800482e:	46bd      	mov	sp, r7
 8004830:	bc80      	pop	{r7}
 8004832:	4770      	bx	lr
 8004834:	20000010 	.word	0x20000010

08004838 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800483c:	f7ff fff2 	bl	8004824 <HAL_RCC_GetHCLKFreq>
 8004840:	4601      	mov	r1, r0
 8004842:	4b05      	ldr	r3, [pc, #20]	; (8004858 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	0a1b      	lsrs	r3, r3, #8
 8004848:	f003 0307 	and.w	r3, r3, #7
 800484c:	4a03      	ldr	r2, [pc, #12]	; (800485c <HAL_RCC_GetPCLK1Freq+0x24>)
 800484e:	5cd3      	ldrb	r3, [r2, r3]
 8004850:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004854:	4618      	mov	r0, r3
 8004856:	bd80      	pop	{r7, pc}
 8004858:	40021000 	.word	0x40021000
 800485c:	08007464 	.word	0x08007464

08004860 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004864:	f7ff ffde 	bl	8004824 <HAL_RCC_GetHCLKFreq>
 8004868:	4601      	mov	r1, r0
 800486a:	4b05      	ldr	r3, [pc, #20]	; (8004880 <HAL_RCC_GetPCLK2Freq+0x20>)
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	0adb      	lsrs	r3, r3, #11
 8004870:	f003 0307 	and.w	r3, r3, #7
 8004874:	4a03      	ldr	r2, [pc, #12]	; (8004884 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004876:	5cd3      	ldrb	r3, [r2, r3]
 8004878:	fa21 f303 	lsr.w	r3, r1, r3
}
 800487c:	4618      	mov	r0, r3
 800487e:	bd80      	pop	{r7, pc}
 8004880:	40021000 	.word	0x40021000
 8004884:	08007464 	.word	0x08007464

08004888 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004888:	b480      	push	{r7}
 800488a:	b085      	sub	sp, #20
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004890:	4b0a      	ldr	r3, [pc, #40]	; (80048bc <RCC_Delay+0x34>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a0a      	ldr	r2, [pc, #40]	; (80048c0 <RCC_Delay+0x38>)
 8004896:	fba2 2303 	umull	r2, r3, r2, r3
 800489a:	0a5b      	lsrs	r3, r3, #9
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	fb02 f303 	mul.w	r3, r2, r3
 80048a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80048a4:	bf00      	nop
  }
  while (Delay --);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	1e5a      	subs	r2, r3, #1
 80048aa:	60fa      	str	r2, [r7, #12]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d1f9      	bne.n	80048a4 <RCC_Delay+0x1c>
}
 80048b0:	bf00      	nop
 80048b2:	3714      	adds	r7, #20
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bc80      	pop	{r7}
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	20000010 	.word	0x20000010
 80048c0:	10624dd3 	.word	0x10624dd3

080048c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80048cc:	2300      	movs	r3, #0
 80048ce:	613b      	str	r3, [r7, #16]
 80048d0:	2300      	movs	r3, #0
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d07d      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80048e0:	2300      	movs	r3, #0
 80048e2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048e4:	4b4f      	ldr	r3, [pc, #316]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048e6:	69db      	ldr	r3, [r3, #28]
 80048e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d10d      	bne.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048f0:	4b4c      	ldr	r3, [pc, #304]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048f2:	69db      	ldr	r3, [r3, #28]
 80048f4:	4a4b      	ldr	r2, [pc, #300]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048fa:	61d3      	str	r3, [r2, #28]
 80048fc:	4b49      	ldr	r3, [pc, #292]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048fe:	69db      	ldr	r3, [r3, #28]
 8004900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004904:	60bb      	str	r3, [r7, #8]
 8004906:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004908:	2301      	movs	r3, #1
 800490a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800490c:	4b46      	ldr	r3, [pc, #280]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004914:	2b00      	cmp	r3, #0
 8004916:	d118      	bne.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004918:	4b43      	ldr	r3, [pc, #268]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a42      	ldr	r2, [pc, #264]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800491e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004922:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004924:	f7fd fcb8 	bl	8002298 <HAL_GetTick>
 8004928:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800492a:	e008      	b.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800492c:	f7fd fcb4 	bl	8002298 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b64      	cmp	r3, #100	; 0x64
 8004938:	d901      	bls.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e06d      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800493e:	4b3a      	ldr	r3, [pc, #232]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004946:	2b00      	cmp	r3, #0
 8004948:	d0f0      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800494a:	4b36      	ldr	r3, [pc, #216]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004952:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d02e      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	429a      	cmp	r2, r3
 8004966:	d027      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004968:	4b2e      	ldr	r3, [pc, #184]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004970:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004972:	4b2e      	ldr	r3, [pc, #184]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004974:	2201      	movs	r2, #1
 8004976:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004978:	4b2c      	ldr	r3, [pc, #176]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800497a:	2200      	movs	r2, #0
 800497c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800497e:	4a29      	ldr	r2, [pc, #164]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d014      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800498e:	f7fd fc83 	bl	8002298 <HAL_GetTick>
 8004992:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004994:	e00a      	b.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004996:	f7fd fc7f 	bl	8002298 <HAL_GetTick>
 800499a:	4602      	mov	r2, r0
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d901      	bls.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e036      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ac:	4b1d      	ldr	r3, [pc, #116]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ae:	6a1b      	ldr	r3, [r3, #32]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0ee      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049b8:	4b1a      	ldr	r3, [pc, #104]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ba:	6a1b      	ldr	r3, [r3, #32]
 80049bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	4917      	ldr	r1, [pc, #92]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80049ca:	7dfb      	ldrb	r3, [r7, #23]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d105      	bne.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049d0:	4b14      	ldr	r3, [pc, #80]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	4a13      	ldr	r2, [pc, #76]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049da:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0302 	and.w	r3, r3, #2
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d008      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049e8:	4b0e      	ldr	r3, [pc, #56]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	490b      	ldr	r1, [pc, #44]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0310 	and.w	r3, r3, #16
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d008      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a06:	4b07      	ldr	r3, [pc, #28]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	4904      	ldr	r1, [pc, #16]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a14:	4313      	orrs	r3, r2
 8004a16:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3718      	adds	r7, #24
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	40021000 	.word	0x40021000
 8004a28:	40007000 	.word	0x40007000
 8004a2c:	42420440 	.word	0x42420440

08004a30 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004a30:	b590      	push	{r4, r7, lr}
 8004a32:	b08d      	sub	sp, #52	; 0x34
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004a38:	4b55      	ldr	r3, [pc, #340]	; (8004b90 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004a3a:	f107 040c 	add.w	r4, r7, #12
 8004a3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004a40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004a44:	4b53      	ldr	r3, [pc, #332]	; (8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004a46:	881b      	ldrh	r3, [r3, #0]
 8004a48:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	627b      	str	r3, [r7, #36]	; 0x24
 8004a4e:	2300      	movs	r3, #0
 8004a50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a52:	2300      	movs	r3, #0
 8004a54:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004a56:	2300      	movs	r3, #0
 8004a58:	61fb      	str	r3, [r7, #28]
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d07f      	beq.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8004a64:	2b10      	cmp	r3, #16
 8004a66:	d002      	beq.n	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d048      	beq.n	8004afe <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004a6c:	e08b      	b.n	8004b86 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8004a6e:	4b4a      	ldr	r3, [pc, #296]	; (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004a74:	4b48      	ldr	r3, [pc, #288]	; (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d07f      	beq.n	8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	0c9b      	lsrs	r3, r3, #18
 8004a84:	f003 030f 	and.w	r3, r3, #15
 8004a88:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004a92:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d018      	beq.n	8004ad0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a9e:	4b3e      	ldr	r3, [pc, #248]	; (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	0c5b      	lsrs	r3, r3, #17
 8004aa4:	f003 0301 	and.w	r3, r3, #1
 8004aa8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004aac:	4413      	add	r3, r2
 8004aae:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ab2:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d00d      	beq.n	8004ada <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004abe:	4a37      	ldr	r2, [pc, #220]	; (8004b9c <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac2:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ac6:	6a3b      	ldr	r3, [r7, #32]
 8004ac8:	fb02 f303 	mul.w	r3, r2, r3
 8004acc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ace:	e004      	b.n	8004ada <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ad0:	6a3b      	ldr	r3, [r7, #32]
 8004ad2:	4a33      	ldr	r2, [pc, #204]	; (8004ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004ad4:	fb02 f303 	mul.w	r3, r2, r3
 8004ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004ada:	4b2f      	ldr	r3, [pc, #188]	; (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ae2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ae6:	d102      	bne.n	8004aee <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8004ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aea:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004aec:	e048      	b.n	8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8004aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	4a2c      	ldr	r2, [pc, #176]	; (8004ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8004af4:	fba2 2303 	umull	r2, r3, r2, r3
 8004af8:	085b      	lsrs	r3, r3, #1
 8004afa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004afc:	e040      	b.n	8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8004afe:	4b26      	ldr	r3, [pc, #152]	; (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b0e:	d108      	bne.n	8004b22 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d003      	beq.n	8004b22 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8004b1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b20:	e01f      	b.n	8004b62 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b2c:	d109      	bne.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8004b2e:	4b1a      	ldr	r3, [pc, #104]	; (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d003      	beq.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8004b3a:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004b3e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b40:	e00f      	b.n	8004b62 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b4c:	d11a      	bne.n	8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8004b4e:	4b12      	ldr	r3, [pc, #72]	; (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d014      	beq.n	8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8004b5a:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004b5e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004b60:	e010      	b.n	8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8004b62:	e00f      	b.n	8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004b64:	f7ff fe7c 	bl	8004860 <HAL_RCC_GetPCLK2Freq>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	4b0b      	ldr	r3, [pc, #44]	; (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	0b9b      	lsrs	r3, r3, #14
 8004b70:	f003 0303 	and.w	r3, r3, #3
 8004b74:	3301      	adds	r3, #1
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b7c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004b7e:	e002      	b.n	8004b86 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8004b80:	bf00      	nop
 8004b82:	e000      	b.n	8004b86 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8004b84:	bf00      	nop
    }
  }
  return (frequency);
 8004b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3734      	adds	r7, #52	; 0x34
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd90      	pop	{r4, r7, pc}
 8004b90:	08006cd4 	.word	0x08006cd4
 8004b94:	08006ce4 	.word	0x08006ce4
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	007a1200 	.word	0x007a1200
 8004ba0:	003d0900 	.word	0x003d0900
 8004ba4:	aaaaaaab 	.word	0xaaaaaaab

08004ba8 <__errno>:
 8004ba8:	4b01      	ldr	r3, [pc, #4]	; (8004bb0 <__errno+0x8>)
 8004baa:	6818      	ldr	r0, [r3, #0]
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	2000001c 	.word	0x2000001c

08004bb4 <__libc_init_array>:
 8004bb4:	b570      	push	{r4, r5, r6, lr}
 8004bb6:	2500      	movs	r5, #0
 8004bb8:	4e0c      	ldr	r6, [pc, #48]	; (8004bec <__libc_init_array+0x38>)
 8004bba:	4c0d      	ldr	r4, [pc, #52]	; (8004bf0 <__libc_init_array+0x3c>)
 8004bbc:	1ba4      	subs	r4, r4, r6
 8004bbe:	10a4      	asrs	r4, r4, #2
 8004bc0:	42a5      	cmp	r5, r4
 8004bc2:	d109      	bne.n	8004bd8 <__libc_init_array+0x24>
 8004bc4:	f002 f85e 	bl	8006c84 <_init>
 8004bc8:	2500      	movs	r5, #0
 8004bca:	4e0a      	ldr	r6, [pc, #40]	; (8004bf4 <__libc_init_array+0x40>)
 8004bcc:	4c0a      	ldr	r4, [pc, #40]	; (8004bf8 <__libc_init_array+0x44>)
 8004bce:	1ba4      	subs	r4, r4, r6
 8004bd0:	10a4      	asrs	r4, r4, #2
 8004bd2:	42a5      	cmp	r5, r4
 8004bd4:	d105      	bne.n	8004be2 <__libc_init_array+0x2e>
 8004bd6:	bd70      	pop	{r4, r5, r6, pc}
 8004bd8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004bdc:	4798      	blx	r3
 8004bde:	3501      	adds	r5, #1
 8004be0:	e7ee      	b.n	8004bc0 <__libc_init_array+0xc>
 8004be2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004be6:	4798      	blx	r3
 8004be8:	3501      	adds	r5, #1
 8004bea:	e7f2      	b.n	8004bd2 <__libc_init_array+0x1e>
 8004bec:	080076c8 	.word	0x080076c8
 8004bf0:	080076c8 	.word	0x080076c8
 8004bf4:	080076c8 	.word	0x080076c8
 8004bf8:	080076cc 	.word	0x080076cc

08004bfc <memset>:
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	4402      	add	r2, r0
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d100      	bne.n	8004c06 <memset+0xa>
 8004c04:	4770      	bx	lr
 8004c06:	f803 1b01 	strb.w	r1, [r3], #1
 8004c0a:	e7f9      	b.n	8004c00 <memset+0x4>

08004c0c <__cvt>:
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c12:	461e      	mov	r6, r3
 8004c14:	bfbb      	ittet	lt
 8004c16:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004c1a:	461e      	movlt	r6, r3
 8004c1c:	2300      	movge	r3, #0
 8004c1e:	232d      	movlt	r3, #45	; 0x2d
 8004c20:	b088      	sub	sp, #32
 8004c22:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004c24:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8004c28:	f027 0720 	bic.w	r7, r7, #32
 8004c2c:	2f46      	cmp	r7, #70	; 0x46
 8004c2e:	4614      	mov	r4, r2
 8004c30:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004c32:	700b      	strb	r3, [r1, #0]
 8004c34:	d004      	beq.n	8004c40 <__cvt+0x34>
 8004c36:	2f45      	cmp	r7, #69	; 0x45
 8004c38:	d100      	bne.n	8004c3c <__cvt+0x30>
 8004c3a:	3501      	adds	r5, #1
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e000      	b.n	8004c42 <__cvt+0x36>
 8004c40:	2303      	movs	r3, #3
 8004c42:	aa07      	add	r2, sp, #28
 8004c44:	9204      	str	r2, [sp, #16]
 8004c46:	aa06      	add	r2, sp, #24
 8004c48:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004c4c:	e9cd 3500 	strd	r3, r5, [sp]
 8004c50:	4622      	mov	r2, r4
 8004c52:	4633      	mov	r3, r6
 8004c54:	f000 fcd8 	bl	8005608 <_dtoa_r>
 8004c58:	2f47      	cmp	r7, #71	; 0x47
 8004c5a:	4680      	mov	r8, r0
 8004c5c:	d102      	bne.n	8004c64 <__cvt+0x58>
 8004c5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004c60:	07db      	lsls	r3, r3, #31
 8004c62:	d526      	bpl.n	8004cb2 <__cvt+0xa6>
 8004c64:	2f46      	cmp	r7, #70	; 0x46
 8004c66:	eb08 0905 	add.w	r9, r8, r5
 8004c6a:	d111      	bne.n	8004c90 <__cvt+0x84>
 8004c6c:	f898 3000 	ldrb.w	r3, [r8]
 8004c70:	2b30      	cmp	r3, #48	; 0x30
 8004c72:	d10a      	bne.n	8004c8a <__cvt+0x7e>
 8004c74:	2200      	movs	r2, #0
 8004c76:	2300      	movs	r3, #0
 8004c78:	4620      	mov	r0, r4
 8004c7a:	4631      	mov	r1, r6
 8004c7c:	f7fb fe94 	bl	80009a8 <__aeabi_dcmpeq>
 8004c80:	b918      	cbnz	r0, 8004c8a <__cvt+0x7e>
 8004c82:	f1c5 0501 	rsb	r5, r5, #1
 8004c86:	f8ca 5000 	str.w	r5, [sl]
 8004c8a:	f8da 3000 	ldr.w	r3, [sl]
 8004c8e:	4499      	add	r9, r3
 8004c90:	2200      	movs	r2, #0
 8004c92:	2300      	movs	r3, #0
 8004c94:	4620      	mov	r0, r4
 8004c96:	4631      	mov	r1, r6
 8004c98:	f7fb fe86 	bl	80009a8 <__aeabi_dcmpeq>
 8004c9c:	b938      	cbnz	r0, 8004cae <__cvt+0xa2>
 8004c9e:	2230      	movs	r2, #48	; 0x30
 8004ca0:	9b07      	ldr	r3, [sp, #28]
 8004ca2:	454b      	cmp	r3, r9
 8004ca4:	d205      	bcs.n	8004cb2 <__cvt+0xa6>
 8004ca6:	1c59      	adds	r1, r3, #1
 8004ca8:	9107      	str	r1, [sp, #28]
 8004caa:	701a      	strb	r2, [r3, #0]
 8004cac:	e7f8      	b.n	8004ca0 <__cvt+0x94>
 8004cae:	f8cd 901c 	str.w	r9, [sp, #28]
 8004cb2:	4640      	mov	r0, r8
 8004cb4:	9b07      	ldr	r3, [sp, #28]
 8004cb6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004cb8:	eba3 0308 	sub.w	r3, r3, r8
 8004cbc:	6013      	str	r3, [r2, #0]
 8004cbe:	b008      	add	sp, #32
 8004cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004cc4 <__exponent>:
 8004cc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cc6:	2900      	cmp	r1, #0
 8004cc8:	bfb4      	ite	lt
 8004cca:	232d      	movlt	r3, #45	; 0x2d
 8004ccc:	232b      	movge	r3, #43	; 0x2b
 8004cce:	4604      	mov	r4, r0
 8004cd0:	bfb8      	it	lt
 8004cd2:	4249      	neglt	r1, r1
 8004cd4:	2909      	cmp	r1, #9
 8004cd6:	f804 2b02 	strb.w	r2, [r4], #2
 8004cda:	7043      	strb	r3, [r0, #1]
 8004cdc:	dd21      	ble.n	8004d22 <__exponent+0x5e>
 8004cde:	f10d 0307 	add.w	r3, sp, #7
 8004ce2:	461f      	mov	r7, r3
 8004ce4:	260a      	movs	r6, #10
 8004ce6:	fb91 f5f6 	sdiv	r5, r1, r6
 8004cea:	fb06 1115 	mls	r1, r6, r5, r1
 8004cee:	2d09      	cmp	r5, #9
 8004cf0:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8004cf4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004cf8:	f103 32ff 	add.w	r2, r3, #4294967295
 8004cfc:	4629      	mov	r1, r5
 8004cfe:	dc09      	bgt.n	8004d14 <__exponent+0x50>
 8004d00:	3130      	adds	r1, #48	; 0x30
 8004d02:	3b02      	subs	r3, #2
 8004d04:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004d08:	42bb      	cmp	r3, r7
 8004d0a:	4622      	mov	r2, r4
 8004d0c:	d304      	bcc.n	8004d18 <__exponent+0x54>
 8004d0e:	1a10      	subs	r0, r2, r0
 8004d10:	b003      	add	sp, #12
 8004d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d14:	4613      	mov	r3, r2
 8004d16:	e7e6      	b.n	8004ce6 <__exponent+0x22>
 8004d18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d1c:	f804 2b01 	strb.w	r2, [r4], #1
 8004d20:	e7f2      	b.n	8004d08 <__exponent+0x44>
 8004d22:	2330      	movs	r3, #48	; 0x30
 8004d24:	4419      	add	r1, r3
 8004d26:	7083      	strb	r3, [r0, #2]
 8004d28:	1d02      	adds	r2, r0, #4
 8004d2a:	70c1      	strb	r1, [r0, #3]
 8004d2c:	e7ef      	b.n	8004d0e <__exponent+0x4a>
	...

08004d30 <_printf_float>:
 8004d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d34:	b091      	sub	sp, #68	; 0x44
 8004d36:	460c      	mov	r4, r1
 8004d38:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8004d3a:	4693      	mov	fp, r2
 8004d3c:	461e      	mov	r6, r3
 8004d3e:	4605      	mov	r5, r0
 8004d40:	f001 fa16 	bl	8006170 <_localeconv_r>
 8004d44:	6803      	ldr	r3, [r0, #0]
 8004d46:	4618      	mov	r0, r3
 8004d48:	9309      	str	r3, [sp, #36]	; 0x24
 8004d4a:	f7fb fa01 	bl	8000150 <strlen>
 8004d4e:	2300      	movs	r3, #0
 8004d50:	930e      	str	r3, [sp, #56]	; 0x38
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	900a      	str	r0, [sp, #40]	; 0x28
 8004d56:	3307      	adds	r3, #7
 8004d58:	f023 0307 	bic.w	r3, r3, #7
 8004d5c:	f103 0208 	add.w	r2, r3, #8
 8004d60:	f894 8018 	ldrb.w	r8, [r4, #24]
 8004d64:	f8d4 a000 	ldr.w	sl, [r4]
 8004d68:	603a      	str	r2, [r7, #0]
 8004d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d6e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004d72:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8004d76:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004d7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d80:	4ba6      	ldr	r3, [pc, #664]	; (800501c <_printf_float+0x2ec>)
 8004d82:	4638      	mov	r0, r7
 8004d84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d86:	f7fb fe41 	bl	8000a0c <__aeabi_dcmpun>
 8004d8a:	bb68      	cbnz	r0, 8004de8 <_printf_float+0xb8>
 8004d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d90:	4ba2      	ldr	r3, [pc, #648]	; (800501c <_printf_float+0x2ec>)
 8004d92:	4638      	mov	r0, r7
 8004d94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d96:	f7fb fe1b 	bl	80009d0 <__aeabi_dcmple>
 8004d9a:	bb28      	cbnz	r0, 8004de8 <_printf_float+0xb8>
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	2300      	movs	r3, #0
 8004da0:	4638      	mov	r0, r7
 8004da2:	4649      	mov	r1, r9
 8004da4:	f7fb fe0a 	bl	80009bc <__aeabi_dcmplt>
 8004da8:	b110      	cbz	r0, 8004db0 <_printf_float+0x80>
 8004daa:	232d      	movs	r3, #45	; 0x2d
 8004dac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004db0:	4f9b      	ldr	r7, [pc, #620]	; (8005020 <_printf_float+0x2f0>)
 8004db2:	4b9c      	ldr	r3, [pc, #624]	; (8005024 <_printf_float+0x2f4>)
 8004db4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004db8:	bf98      	it	ls
 8004dba:	461f      	movls	r7, r3
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	f04f 0900 	mov.w	r9, #0
 8004dc2:	6123      	str	r3, [r4, #16]
 8004dc4:	f02a 0304 	bic.w	r3, sl, #4
 8004dc8:	6023      	str	r3, [r4, #0]
 8004dca:	9600      	str	r6, [sp, #0]
 8004dcc:	465b      	mov	r3, fp
 8004dce:	aa0f      	add	r2, sp, #60	; 0x3c
 8004dd0:	4621      	mov	r1, r4
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	f000 f9e2 	bl	800519c <_printf_common>
 8004dd8:	3001      	adds	r0, #1
 8004dda:	f040 8090 	bne.w	8004efe <_printf_float+0x1ce>
 8004dde:	f04f 30ff 	mov.w	r0, #4294967295
 8004de2:	b011      	add	sp, #68	; 0x44
 8004de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004de8:	463a      	mov	r2, r7
 8004dea:	464b      	mov	r3, r9
 8004dec:	4638      	mov	r0, r7
 8004dee:	4649      	mov	r1, r9
 8004df0:	f7fb fe0c 	bl	8000a0c <__aeabi_dcmpun>
 8004df4:	b110      	cbz	r0, 8004dfc <_printf_float+0xcc>
 8004df6:	4f8c      	ldr	r7, [pc, #560]	; (8005028 <_printf_float+0x2f8>)
 8004df8:	4b8c      	ldr	r3, [pc, #560]	; (800502c <_printf_float+0x2fc>)
 8004dfa:	e7db      	b.n	8004db4 <_printf_float+0x84>
 8004dfc:	6863      	ldr	r3, [r4, #4]
 8004dfe:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8004e02:	1c59      	adds	r1, r3, #1
 8004e04:	a80d      	add	r0, sp, #52	; 0x34
 8004e06:	a90e      	add	r1, sp, #56	; 0x38
 8004e08:	d140      	bne.n	8004e8c <_printf_float+0x15c>
 8004e0a:	2306      	movs	r3, #6
 8004e0c:	6063      	str	r3, [r4, #4]
 8004e0e:	f04f 0c00 	mov.w	ip, #0
 8004e12:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8004e16:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8004e1a:	6863      	ldr	r3, [r4, #4]
 8004e1c:	6022      	str	r2, [r4, #0]
 8004e1e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	463a      	mov	r2, r7
 8004e26:	464b      	mov	r3, r9
 8004e28:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004e2c:	4628      	mov	r0, r5
 8004e2e:	f7ff feed 	bl	8004c0c <__cvt>
 8004e32:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8004e36:	2b47      	cmp	r3, #71	; 0x47
 8004e38:	4607      	mov	r7, r0
 8004e3a:	d109      	bne.n	8004e50 <_printf_float+0x120>
 8004e3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e3e:	1cd8      	adds	r0, r3, #3
 8004e40:	db02      	blt.n	8004e48 <_printf_float+0x118>
 8004e42:	6862      	ldr	r2, [r4, #4]
 8004e44:	4293      	cmp	r3, r2
 8004e46:	dd47      	ble.n	8004ed8 <_printf_float+0x1a8>
 8004e48:	f1a8 0802 	sub.w	r8, r8, #2
 8004e4c:	fa5f f888 	uxtb.w	r8, r8
 8004e50:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004e54:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004e56:	d824      	bhi.n	8004ea2 <_printf_float+0x172>
 8004e58:	3901      	subs	r1, #1
 8004e5a:	4642      	mov	r2, r8
 8004e5c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004e60:	910d      	str	r1, [sp, #52]	; 0x34
 8004e62:	f7ff ff2f 	bl	8004cc4 <__exponent>
 8004e66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e68:	4681      	mov	r9, r0
 8004e6a:	1813      	adds	r3, r2, r0
 8004e6c:	2a01      	cmp	r2, #1
 8004e6e:	6123      	str	r3, [r4, #16]
 8004e70:	dc02      	bgt.n	8004e78 <_printf_float+0x148>
 8004e72:	6822      	ldr	r2, [r4, #0]
 8004e74:	07d1      	lsls	r1, r2, #31
 8004e76:	d501      	bpl.n	8004e7c <_printf_float+0x14c>
 8004e78:	3301      	adds	r3, #1
 8004e7a:	6123      	str	r3, [r4, #16]
 8004e7c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d0a2      	beq.n	8004dca <_printf_float+0x9a>
 8004e84:	232d      	movs	r3, #45	; 0x2d
 8004e86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e8a:	e79e      	b.n	8004dca <_printf_float+0x9a>
 8004e8c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8004e90:	f000 816e 	beq.w	8005170 <_printf_float+0x440>
 8004e94:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004e98:	d1b9      	bne.n	8004e0e <_printf_float+0xde>
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d1b7      	bne.n	8004e0e <_printf_float+0xde>
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e7b4      	b.n	8004e0c <_printf_float+0xdc>
 8004ea2:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8004ea6:	d119      	bne.n	8004edc <_printf_float+0x1ac>
 8004ea8:	2900      	cmp	r1, #0
 8004eaa:	6863      	ldr	r3, [r4, #4]
 8004eac:	dd0c      	ble.n	8004ec8 <_printf_float+0x198>
 8004eae:	6121      	str	r1, [r4, #16]
 8004eb0:	b913      	cbnz	r3, 8004eb8 <_printf_float+0x188>
 8004eb2:	6822      	ldr	r2, [r4, #0]
 8004eb4:	07d2      	lsls	r2, r2, #31
 8004eb6:	d502      	bpl.n	8004ebe <_printf_float+0x18e>
 8004eb8:	3301      	adds	r3, #1
 8004eba:	440b      	add	r3, r1
 8004ebc:	6123      	str	r3, [r4, #16]
 8004ebe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ec0:	f04f 0900 	mov.w	r9, #0
 8004ec4:	65a3      	str	r3, [r4, #88]	; 0x58
 8004ec6:	e7d9      	b.n	8004e7c <_printf_float+0x14c>
 8004ec8:	b913      	cbnz	r3, 8004ed0 <_printf_float+0x1a0>
 8004eca:	6822      	ldr	r2, [r4, #0]
 8004ecc:	07d0      	lsls	r0, r2, #31
 8004ece:	d501      	bpl.n	8004ed4 <_printf_float+0x1a4>
 8004ed0:	3302      	adds	r3, #2
 8004ed2:	e7f3      	b.n	8004ebc <_printf_float+0x18c>
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e7f1      	b.n	8004ebc <_printf_float+0x18c>
 8004ed8:	f04f 0867 	mov.w	r8, #103	; 0x67
 8004edc:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	db05      	blt.n	8004ef0 <_printf_float+0x1c0>
 8004ee4:	6822      	ldr	r2, [r4, #0]
 8004ee6:	6123      	str	r3, [r4, #16]
 8004ee8:	07d1      	lsls	r1, r2, #31
 8004eea:	d5e8      	bpl.n	8004ebe <_printf_float+0x18e>
 8004eec:	3301      	adds	r3, #1
 8004eee:	e7e5      	b.n	8004ebc <_printf_float+0x18c>
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	bfcc      	ite	gt
 8004ef4:	2301      	movgt	r3, #1
 8004ef6:	f1c3 0302 	rsble	r3, r3, #2
 8004efa:	4413      	add	r3, r2
 8004efc:	e7de      	b.n	8004ebc <_printf_float+0x18c>
 8004efe:	6823      	ldr	r3, [r4, #0]
 8004f00:	055a      	lsls	r2, r3, #21
 8004f02:	d407      	bmi.n	8004f14 <_printf_float+0x1e4>
 8004f04:	6923      	ldr	r3, [r4, #16]
 8004f06:	463a      	mov	r2, r7
 8004f08:	4659      	mov	r1, fp
 8004f0a:	4628      	mov	r0, r5
 8004f0c:	47b0      	blx	r6
 8004f0e:	3001      	adds	r0, #1
 8004f10:	d129      	bne.n	8004f66 <_printf_float+0x236>
 8004f12:	e764      	b.n	8004dde <_printf_float+0xae>
 8004f14:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004f18:	f240 80d7 	bls.w	80050ca <_printf_float+0x39a>
 8004f1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f20:	2200      	movs	r2, #0
 8004f22:	2300      	movs	r3, #0
 8004f24:	f7fb fd40 	bl	80009a8 <__aeabi_dcmpeq>
 8004f28:	b388      	cbz	r0, 8004f8e <_printf_float+0x25e>
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	4a40      	ldr	r2, [pc, #256]	; (8005030 <_printf_float+0x300>)
 8004f2e:	4659      	mov	r1, fp
 8004f30:	4628      	mov	r0, r5
 8004f32:	47b0      	blx	r6
 8004f34:	3001      	adds	r0, #1
 8004f36:	f43f af52 	beq.w	8004dde <_printf_float+0xae>
 8004f3a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	db02      	blt.n	8004f48 <_printf_float+0x218>
 8004f42:	6823      	ldr	r3, [r4, #0]
 8004f44:	07d8      	lsls	r0, r3, #31
 8004f46:	d50e      	bpl.n	8004f66 <_printf_float+0x236>
 8004f48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f4c:	4659      	mov	r1, fp
 8004f4e:	4628      	mov	r0, r5
 8004f50:	47b0      	blx	r6
 8004f52:	3001      	adds	r0, #1
 8004f54:	f43f af43 	beq.w	8004dde <_printf_float+0xae>
 8004f58:	2700      	movs	r7, #0
 8004f5a:	f104 081a 	add.w	r8, r4, #26
 8004f5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f60:	3b01      	subs	r3, #1
 8004f62:	42bb      	cmp	r3, r7
 8004f64:	dc09      	bgt.n	8004f7a <_printf_float+0x24a>
 8004f66:	6823      	ldr	r3, [r4, #0]
 8004f68:	079f      	lsls	r7, r3, #30
 8004f6a:	f100 80fd 	bmi.w	8005168 <_printf_float+0x438>
 8004f6e:	68e0      	ldr	r0, [r4, #12]
 8004f70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f72:	4298      	cmp	r0, r3
 8004f74:	bfb8      	it	lt
 8004f76:	4618      	movlt	r0, r3
 8004f78:	e733      	b.n	8004de2 <_printf_float+0xb2>
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	4642      	mov	r2, r8
 8004f7e:	4659      	mov	r1, fp
 8004f80:	4628      	mov	r0, r5
 8004f82:	47b0      	blx	r6
 8004f84:	3001      	adds	r0, #1
 8004f86:	f43f af2a 	beq.w	8004dde <_printf_float+0xae>
 8004f8a:	3701      	adds	r7, #1
 8004f8c:	e7e7      	b.n	8004f5e <_printf_float+0x22e>
 8004f8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	dc2b      	bgt.n	8004fec <_printf_float+0x2bc>
 8004f94:	2301      	movs	r3, #1
 8004f96:	4a26      	ldr	r2, [pc, #152]	; (8005030 <_printf_float+0x300>)
 8004f98:	4659      	mov	r1, fp
 8004f9a:	4628      	mov	r0, r5
 8004f9c:	47b0      	blx	r6
 8004f9e:	3001      	adds	r0, #1
 8004fa0:	f43f af1d 	beq.w	8004dde <_printf_float+0xae>
 8004fa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004fa6:	b923      	cbnz	r3, 8004fb2 <_printf_float+0x282>
 8004fa8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004faa:	b913      	cbnz	r3, 8004fb2 <_printf_float+0x282>
 8004fac:	6823      	ldr	r3, [r4, #0]
 8004fae:	07d9      	lsls	r1, r3, #31
 8004fb0:	d5d9      	bpl.n	8004f66 <_printf_float+0x236>
 8004fb2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fb6:	4659      	mov	r1, fp
 8004fb8:	4628      	mov	r0, r5
 8004fba:	47b0      	blx	r6
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	f43f af0e 	beq.w	8004dde <_printf_float+0xae>
 8004fc2:	f04f 0800 	mov.w	r8, #0
 8004fc6:	f104 091a 	add.w	r9, r4, #26
 8004fca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004fcc:	425b      	negs	r3, r3
 8004fce:	4543      	cmp	r3, r8
 8004fd0:	dc01      	bgt.n	8004fd6 <_printf_float+0x2a6>
 8004fd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004fd4:	e797      	b.n	8004f06 <_printf_float+0x1d6>
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	464a      	mov	r2, r9
 8004fda:	4659      	mov	r1, fp
 8004fdc:	4628      	mov	r0, r5
 8004fde:	47b0      	blx	r6
 8004fe0:	3001      	adds	r0, #1
 8004fe2:	f43f aefc 	beq.w	8004dde <_printf_float+0xae>
 8004fe6:	f108 0801 	add.w	r8, r8, #1
 8004fea:	e7ee      	b.n	8004fca <_printf_float+0x29a>
 8004fec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004fee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	bfa8      	it	ge
 8004ff4:	461a      	movge	r2, r3
 8004ff6:	2a00      	cmp	r2, #0
 8004ff8:	4690      	mov	r8, r2
 8004ffa:	dd07      	ble.n	800500c <_printf_float+0x2dc>
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	4659      	mov	r1, fp
 8005000:	463a      	mov	r2, r7
 8005002:	4628      	mov	r0, r5
 8005004:	47b0      	blx	r6
 8005006:	3001      	adds	r0, #1
 8005008:	f43f aee9 	beq.w	8004dde <_printf_float+0xae>
 800500c:	f104 031a 	add.w	r3, r4, #26
 8005010:	f04f 0a00 	mov.w	sl, #0
 8005014:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8005018:	930b      	str	r3, [sp, #44]	; 0x2c
 800501a:	e015      	b.n	8005048 <_printf_float+0x318>
 800501c:	7fefffff 	.word	0x7fefffff
 8005020:	08007470 	.word	0x08007470
 8005024:	0800746c 	.word	0x0800746c
 8005028:	08007478 	.word	0x08007478
 800502c:	08007474 	.word	0x08007474
 8005030:	0800747c 	.word	0x0800747c
 8005034:	2301      	movs	r3, #1
 8005036:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005038:	4659      	mov	r1, fp
 800503a:	4628      	mov	r0, r5
 800503c:	47b0      	blx	r6
 800503e:	3001      	adds	r0, #1
 8005040:	f43f aecd 	beq.w	8004dde <_printf_float+0xae>
 8005044:	f10a 0a01 	add.w	sl, sl, #1
 8005048:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800504c:	eba9 0308 	sub.w	r3, r9, r8
 8005050:	4553      	cmp	r3, sl
 8005052:	dcef      	bgt.n	8005034 <_printf_float+0x304>
 8005054:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005058:	429a      	cmp	r2, r3
 800505a:	444f      	add	r7, r9
 800505c:	db14      	blt.n	8005088 <_printf_float+0x358>
 800505e:	6823      	ldr	r3, [r4, #0]
 8005060:	07da      	lsls	r2, r3, #31
 8005062:	d411      	bmi.n	8005088 <_printf_float+0x358>
 8005064:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005066:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005068:	eba3 0209 	sub.w	r2, r3, r9
 800506c:	eba3 0901 	sub.w	r9, r3, r1
 8005070:	4591      	cmp	r9, r2
 8005072:	bfa8      	it	ge
 8005074:	4691      	movge	r9, r2
 8005076:	f1b9 0f00 	cmp.w	r9, #0
 800507a:	dc0d      	bgt.n	8005098 <_printf_float+0x368>
 800507c:	2700      	movs	r7, #0
 800507e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005082:	f104 081a 	add.w	r8, r4, #26
 8005086:	e018      	b.n	80050ba <_printf_float+0x38a>
 8005088:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800508c:	4659      	mov	r1, fp
 800508e:	4628      	mov	r0, r5
 8005090:	47b0      	blx	r6
 8005092:	3001      	adds	r0, #1
 8005094:	d1e6      	bne.n	8005064 <_printf_float+0x334>
 8005096:	e6a2      	b.n	8004dde <_printf_float+0xae>
 8005098:	464b      	mov	r3, r9
 800509a:	463a      	mov	r2, r7
 800509c:	4659      	mov	r1, fp
 800509e:	4628      	mov	r0, r5
 80050a0:	47b0      	blx	r6
 80050a2:	3001      	adds	r0, #1
 80050a4:	d1ea      	bne.n	800507c <_printf_float+0x34c>
 80050a6:	e69a      	b.n	8004dde <_printf_float+0xae>
 80050a8:	2301      	movs	r3, #1
 80050aa:	4642      	mov	r2, r8
 80050ac:	4659      	mov	r1, fp
 80050ae:	4628      	mov	r0, r5
 80050b0:	47b0      	blx	r6
 80050b2:	3001      	adds	r0, #1
 80050b4:	f43f ae93 	beq.w	8004dde <_printf_float+0xae>
 80050b8:	3701      	adds	r7, #1
 80050ba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80050be:	1a9b      	subs	r3, r3, r2
 80050c0:	eba3 0309 	sub.w	r3, r3, r9
 80050c4:	42bb      	cmp	r3, r7
 80050c6:	dcef      	bgt.n	80050a8 <_printf_float+0x378>
 80050c8:	e74d      	b.n	8004f66 <_printf_float+0x236>
 80050ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80050cc:	2a01      	cmp	r2, #1
 80050ce:	dc01      	bgt.n	80050d4 <_printf_float+0x3a4>
 80050d0:	07db      	lsls	r3, r3, #31
 80050d2:	d538      	bpl.n	8005146 <_printf_float+0x416>
 80050d4:	2301      	movs	r3, #1
 80050d6:	463a      	mov	r2, r7
 80050d8:	4659      	mov	r1, fp
 80050da:	4628      	mov	r0, r5
 80050dc:	47b0      	blx	r6
 80050de:	3001      	adds	r0, #1
 80050e0:	f43f ae7d 	beq.w	8004dde <_printf_float+0xae>
 80050e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050e8:	4659      	mov	r1, fp
 80050ea:	4628      	mov	r0, r5
 80050ec:	47b0      	blx	r6
 80050ee:	3001      	adds	r0, #1
 80050f0:	f107 0701 	add.w	r7, r7, #1
 80050f4:	f43f ae73 	beq.w	8004dde <_printf_float+0xae>
 80050f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80050fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80050fe:	2200      	movs	r2, #0
 8005100:	f103 38ff 	add.w	r8, r3, #4294967295
 8005104:	2300      	movs	r3, #0
 8005106:	f7fb fc4f 	bl	80009a8 <__aeabi_dcmpeq>
 800510a:	b9c0      	cbnz	r0, 800513e <_printf_float+0x40e>
 800510c:	4643      	mov	r3, r8
 800510e:	463a      	mov	r2, r7
 8005110:	4659      	mov	r1, fp
 8005112:	4628      	mov	r0, r5
 8005114:	47b0      	blx	r6
 8005116:	3001      	adds	r0, #1
 8005118:	d10d      	bne.n	8005136 <_printf_float+0x406>
 800511a:	e660      	b.n	8004dde <_printf_float+0xae>
 800511c:	2301      	movs	r3, #1
 800511e:	4642      	mov	r2, r8
 8005120:	4659      	mov	r1, fp
 8005122:	4628      	mov	r0, r5
 8005124:	47b0      	blx	r6
 8005126:	3001      	adds	r0, #1
 8005128:	f43f ae59 	beq.w	8004dde <_printf_float+0xae>
 800512c:	3701      	adds	r7, #1
 800512e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005130:	3b01      	subs	r3, #1
 8005132:	42bb      	cmp	r3, r7
 8005134:	dcf2      	bgt.n	800511c <_printf_float+0x3ec>
 8005136:	464b      	mov	r3, r9
 8005138:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800513c:	e6e4      	b.n	8004f08 <_printf_float+0x1d8>
 800513e:	2700      	movs	r7, #0
 8005140:	f104 081a 	add.w	r8, r4, #26
 8005144:	e7f3      	b.n	800512e <_printf_float+0x3fe>
 8005146:	2301      	movs	r3, #1
 8005148:	e7e1      	b.n	800510e <_printf_float+0x3de>
 800514a:	2301      	movs	r3, #1
 800514c:	4642      	mov	r2, r8
 800514e:	4659      	mov	r1, fp
 8005150:	4628      	mov	r0, r5
 8005152:	47b0      	blx	r6
 8005154:	3001      	adds	r0, #1
 8005156:	f43f ae42 	beq.w	8004dde <_printf_float+0xae>
 800515a:	3701      	adds	r7, #1
 800515c:	68e3      	ldr	r3, [r4, #12]
 800515e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005160:	1a9b      	subs	r3, r3, r2
 8005162:	42bb      	cmp	r3, r7
 8005164:	dcf1      	bgt.n	800514a <_printf_float+0x41a>
 8005166:	e702      	b.n	8004f6e <_printf_float+0x23e>
 8005168:	2700      	movs	r7, #0
 800516a:	f104 0819 	add.w	r8, r4, #25
 800516e:	e7f5      	b.n	800515c <_printf_float+0x42c>
 8005170:	2b00      	cmp	r3, #0
 8005172:	f43f ae94 	beq.w	8004e9e <_printf_float+0x16e>
 8005176:	f04f 0c00 	mov.w	ip, #0
 800517a:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800517e:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8005182:	6022      	str	r2, [r4, #0]
 8005184:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8005188:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	463a      	mov	r2, r7
 8005190:	464b      	mov	r3, r9
 8005192:	4628      	mov	r0, r5
 8005194:	f7ff fd3a 	bl	8004c0c <__cvt>
 8005198:	4607      	mov	r7, r0
 800519a:	e64f      	b.n	8004e3c <_printf_float+0x10c>

0800519c <_printf_common>:
 800519c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051a0:	4691      	mov	r9, r2
 80051a2:	461f      	mov	r7, r3
 80051a4:	688a      	ldr	r2, [r1, #8]
 80051a6:	690b      	ldr	r3, [r1, #16]
 80051a8:	4606      	mov	r6, r0
 80051aa:	4293      	cmp	r3, r2
 80051ac:	bfb8      	it	lt
 80051ae:	4613      	movlt	r3, r2
 80051b0:	f8c9 3000 	str.w	r3, [r9]
 80051b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80051b8:	460c      	mov	r4, r1
 80051ba:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051be:	b112      	cbz	r2, 80051c6 <_printf_common+0x2a>
 80051c0:	3301      	adds	r3, #1
 80051c2:	f8c9 3000 	str.w	r3, [r9]
 80051c6:	6823      	ldr	r3, [r4, #0]
 80051c8:	0699      	lsls	r1, r3, #26
 80051ca:	bf42      	ittt	mi
 80051cc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80051d0:	3302      	addmi	r3, #2
 80051d2:	f8c9 3000 	strmi.w	r3, [r9]
 80051d6:	6825      	ldr	r5, [r4, #0]
 80051d8:	f015 0506 	ands.w	r5, r5, #6
 80051dc:	d107      	bne.n	80051ee <_printf_common+0x52>
 80051de:	f104 0a19 	add.w	sl, r4, #25
 80051e2:	68e3      	ldr	r3, [r4, #12]
 80051e4:	f8d9 2000 	ldr.w	r2, [r9]
 80051e8:	1a9b      	subs	r3, r3, r2
 80051ea:	42ab      	cmp	r3, r5
 80051ec:	dc29      	bgt.n	8005242 <_printf_common+0xa6>
 80051ee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80051f2:	6822      	ldr	r2, [r4, #0]
 80051f4:	3300      	adds	r3, #0
 80051f6:	bf18      	it	ne
 80051f8:	2301      	movne	r3, #1
 80051fa:	0692      	lsls	r2, r2, #26
 80051fc:	d42e      	bmi.n	800525c <_printf_common+0xc0>
 80051fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005202:	4639      	mov	r1, r7
 8005204:	4630      	mov	r0, r6
 8005206:	47c0      	blx	r8
 8005208:	3001      	adds	r0, #1
 800520a:	d021      	beq.n	8005250 <_printf_common+0xb4>
 800520c:	6823      	ldr	r3, [r4, #0]
 800520e:	68e5      	ldr	r5, [r4, #12]
 8005210:	f003 0306 	and.w	r3, r3, #6
 8005214:	2b04      	cmp	r3, #4
 8005216:	bf18      	it	ne
 8005218:	2500      	movne	r5, #0
 800521a:	f8d9 2000 	ldr.w	r2, [r9]
 800521e:	f04f 0900 	mov.w	r9, #0
 8005222:	bf08      	it	eq
 8005224:	1aad      	subeq	r5, r5, r2
 8005226:	68a3      	ldr	r3, [r4, #8]
 8005228:	6922      	ldr	r2, [r4, #16]
 800522a:	bf08      	it	eq
 800522c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005230:	4293      	cmp	r3, r2
 8005232:	bfc4      	itt	gt
 8005234:	1a9b      	subgt	r3, r3, r2
 8005236:	18ed      	addgt	r5, r5, r3
 8005238:	341a      	adds	r4, #26
 800523a:	454d      	cmp	r5, r9
 800523c:	d11a      	bne.n	8005274 <_printf_common+0xd8>
 800523e:	2000      	movs	r0, #0
 8005240:	e008      	b.n	8005254 <_printf_common+0xb8>
 8005242:	2301      	movs	r3, #1
 8005244:	4652      	mov	r2, sl
 8005246:	4639      	mov	r1, r7
 8005248:	4630      	mov	r0, r6
 800524a:	47c0      	blx	r8
 800524c:	3001      	adds	r0, #1
 800524e:	d103      	bne.n	8005258 <_printf_common+0xbc>
 8005250:	f04f 30ff 	mov.w	r0, #4294967295
 8005254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005258:	3501      	adds	r5, #1
 800525a:	e7c2      	b.n	80051e2 <_printf_common+0x46>
 800525c:	2030      	movs	r0, #48	; 0x30
 800525e:	18e1      	adds	r1, r4, r3
 8005260:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005264:	1c5a      	adds	r2, r3, #1
 8005266:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800526a:	4422      	add	r2, r4
 800526c:	3302      	adds	r3, #2
 800526e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005272:	e7c4      	b.n	80051fe <_printf_common+0x62>
 8005274:	2301      	movs	r3, #1
 8005276:	4622      	mov	r2, r4
 8005278:	4639      	mov	r1, r7
 800527a:	4630      	mov	r0, r6
 800527c:	47c0      	blx	r8
 800527e:	3001      	adds	r0, #1
 8005280:	d0e6      	beq.n	8005250 <_printf_common+0xb4>
 8005282:	f109 0901 	add.w	r9, r9, #1
 8005286:	e7d8      	b.n	800523a <_printf_common+0x9e>

08005288 <_printf_i>:
 8005288:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800528c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005290:	460c      	mov	r4, r1
 8005292:	7e09      	ldrb	r1, [r1, #24]
 8005294:	b085      	sub	sp, #20
 8005296:	296e      	cmp	r1, #110	; 0x6e
 8005298:	4617      	mov	r7, r2
 800529a:	4606      	mov	r6, r0
 800529c:	4698      	mov	r8, r3
 800529e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052a0:	f000 80b3 	beq.w	800540a <_printf_i+0x182>
 80052a4:	d822      	bhi.n	80052ec <_printf_i+0x64>
 80052a6:	2963      	cmp	r1, #99	; 0x63
 80052a8:	d036      	beq.n	8005318 <_printf_i+0x90>
 80052aa:	d80a      	bhi.n	80052c2 <_printf_i+0x3a>
 80052ac:	2900      	cmp	r1, #0
 80052ae:	f000 80b9 	beq.w	8005424 <_printf_i+0x19c>
 80052b2:	2958      	cmp	r1, #88	; 0x58
 80052b4:	f000 8083 	beq.w	80053be <_printf_i+0x136>
 80052b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052bc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80052c0:	e032      	b.n	8005328 <_printf_i+0xa0>
 80052c2:	2964      	cmp	r1, #100	; 0x64
 80052c4:	d001      	beq.n	80052ca <_printf_i+0x42>
 80052c6:	2969      	cmp	r1, #105	; 0x69
 80052c8:	d1f6      	bne.n	80052b8 <_printf_i+0x30>
 80052ca:	6820      	ldr	r0, [r4, #0]
 80052cc:	6813      	ldr	r3, [r2, #0]
 80052ce:	0605      	lsls	r5, r0, #24
 80052d0:	f103 0104 	add.w	r1, r3, #4
 80052d4:	d52a      	bpl.n	800532c <_printf_i+0xa4>
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6011      	str	r1, [r2, #0]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	da03      	bge.n	80052e6 <_printf_i+0x5e>
 80052de:	222d      	movs	r2, #45	; 0x2d
 80052e0:	425b      	negs	r3, r3
 80052e2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80052e6:	486f      	ldr	r0, [pc, #444]	; (80054a4 <_printf_i+0x21c>)
 80052e8:	220a      	movs	r2, #10
 80052ea:	e039      	b.n	8005360 <_printf_i+0xd8>
 80052ec:	2973      	cmp	r1, #115	; 0x73
 80052ee:	f000 809d 	beq.w	800542c <_printf_i+0x1a4>
 80052f2:	d808      	bhi.n	8005306 <_printf_i+0x7e>
 80052f4:	296f      	cmp	r1, #111	; 0x6f
 80052f6:	d020      	beq.n	800533a <_printf_i+0xb2>
 80052f8:	2970      	cmp	r1, #112	; 0x70
 80052fa:	d1dd      	bne.n	80052b8 <_printf_i+0x30>
 80052fc:	6823      	ldr	r3, [r4, #0]
 80052fe:	f043 0320 	orr.w	r3, r3, #32
 8005302:	6023      	str	r3, [r4, #0]
 8005304:	e003      	b.n	800530e <_printf_i+0x86>
 8005306:	2975      	cmp	r1, #117	; 0x75
 8005308:	d017      	beq.n	800533a <_printf_i+0xb2>
 800530a:	2978      	cmp	r1, #120	; 0x78
 800530c:	d1d4      	bne.n	80052b8 <_printf_i+0x30>
 800530e:	2378      	movs	r3, #120	; 0x78
 8005310:	4865      	ldr	r0, [pc, #404]	; (80054a8 <_printf_i+0x220>)
 8005312:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005316:	e055      	b.n	80053c4 <_printf_i+0x13c>
 8005318:	6813      	ldr	r3, [r2, #0]
 800531a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800531e:	1d19      	adds	r1, r3, #4
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	6011      	str	r1, [r2, #0]
 8005324:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005328:	2301      	movs	r3, #1
 800532a:	e08c      	b.n	8005446 <_printf_i+0x1be>
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005332:	6011      	str	r1, [r2, #0]
 8005334:	bf18      	it	ne
 8005336:	b21b      	sxthne	r3, r3
 8005338:	e7cf      	b.n	80052da <_printf_i+0x52>
 800533a:	6813      	ldr	r3, [r2, #0]
 800533c:	6825      	ldr	r5, [r4, #0]
 800533e:	1d18      	adds	r0, r3, #4
 8005340:	6010      	str	r0, [r2, #0]
 8005342:	0628      	lsls	r0, r5, #24
 8005344:	d501      	bpl.n	800534a <_printf_i+0xc2>
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	e002      	b.n	8005350 <_printf_i+0xc8>
 800534a:	0668      	lsls	r0, r5, #25
 800534c:	d5fb      	bpl.n	8005346 <_printf_i+0xbe>
 800534e:	881b      	ldrh	r3, [r3, #0]
 8005350:	296f      	cmp	r1, #111	; 0x6f
 8005352:	bf14      	ite	ne
 8005354:	220a      	movne	r2, #10
 8005356:	2208      	moveq	r2, #8
 8005358:	4852      	ldr	r0, [pc, #328]	; (80054a4 <_printf_i+0x21c>)
 800535a:	2100      	movs	r1, #0
 800535c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005360:	6865      	ldr	r5, [r4, #4]
 8005362:	2d00      	cmp	r5, #0
 8005364:	60a5      	str	r5, [r4, #8]
 8005366:	f2c0 8095 	blt.w	8005494 <_printf_i+0x20c>
 800536a:	6821      	ldr	r1, [r4, #0]
 800536c:	f021 0104 	bic.w	r1, r1, #4
 8005370:	6021      	str	r1, [r4, #0]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d13d      	bne.n	80053f2 <_printf_i+0x16a>
 8005376:	2d00      	cmp	r5, #0
 8005378:	f040 808e 	bne.w	8005498 <_printf_i+0x210>
 800537c:	4665      	mov	r5, ip
 800537e:	2a08      	cmp	r2, #8
 8005380:	d10b      	bne.n	800539a <_printf_i+0x112>
 8005382:	6823      	ldr	r3, [r4, #0]
 8005384:	07db      	lsls	r3, r3, #31
 8005386:	d508      	bpl.n	800539a <_printf_i+0x112>
 8005388:	6923      	ldr	r3, [r4, #16]
 800538a:	6862      	ldr	r2, [r4, #4]
 800538c:	429a      	cmp	r2, r3
 800538e:	bfde      	ittt	le
 8005390:	2330      	movle	r3, #48	; 0x30
 8005392:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005396:	f105 35ff 	addle.w	r5, r5, #4294967295
 800539a:	ebac 0305 	sub.w	r3, ip, r5
 800539e:	6123      	str	r3, [r4, #16]
 80053a0:	f8cd 8000 	str.w	r8, [sp]
 80053a4:	463b      	mov	r3, r7
 80053a6:	aa03      	add	r2, sp, #12
 80053a8:	4621      	mov	r1, r4
 80053aa:	4630      	mov	r0, r6
 80053ac:	f7ff fef6 	bl	800519c <_printf_common>
 80053b0:	3001      	adds	r0, #1
 80053b2:	d14d      	bne.n	8005450 <_printf_i+0x1c8>
 80053b4:	f04f 30ff 	mov.w	r0, #4294967295
 80053b8:	b005      	add	sp, #20
 80053ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80053be:	4839      	ldr	r0, [pc, #228]	; (80054a4 <_printf_i+0x21c>)
 80053c0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80053c4:	6813      	ldr	r3, [r2, #0]
 80053c6:	6821      	ldr	r1, [r4, #0]
 80053c8:	1d1d      	adds	r5, r3, #4
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6015      	str	r5, [r2, #0]
 80053ce:	060a      	lsls	r2, r1, #24
 80053d0:	d50b      	bpl.n	80053ea <_printf_i+0x162>
 80053d2:	07ca      	lsls	r2, r1, #31
 80053d4:	bf44      	itt	mi
 80053d6:	f041 0120 	orrmi.w	r1, r1, #32
 80053da:	6021      	strmi	r1, [r4, #0]
 80053dc:	b91b      	cbnz	r3, 80053e6 <_printf_i+0x15e>
 80053de:	6822      	ldr	r2, [r4, #0]
 80053e0:	f022 0220 	bic.w	r2, r2, #32
 80053e4:	6022      	str	r2, [r4, #0]
 80053e6:	2210      	movs	r2, #16
 80053e8:	e7b7      	b.n	800535a <_printf_i+0xd2>
 80053ea:	064d      	lsls	r5, r1, #25
 80053ec:	bf48      	it	mi
 80053ee:	b29b      	uxthmi	r3, r3
 80053f0:	e7ef      	b.n	80053d2 <_printf_i+0x14a>
 80053f2:	4665      	mov	r5, ip
 80053f4:	fbb3 f1f2 	udiv	r1, r3, r2
 80053f8:	fb02 3311 	mls	r3, r2, r1, r3
 80053fc:	5cc3      	ldrb	r3, [r0, r3]
 80053fe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005402:	460b      	mov	r3, r1
 8005404:	2900      	cmp	r1, #0
 8005406:	d1f5      	bne.n	80053f4 <_printf_i+0x16c>
 8005408:	e7b9      	b.n	800537e <_printf_i+0xf6>
 800540a:	6813      	ldr	r3, [r2, #0]
 800540c:	6825      	ldr	r5, [r4, #0]
 800540e:	1d18      	adds	r0, r3, #4
 8005410:	6961      	ldr	r1, [r4, #20]
 8005412:	6010      	str	r0, [r2, #0]
 8005414:	0628      	lsls	r0, r5, #24
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	d501      	bpl.n	800541e <_printf_i+0x196>
 800541a:	6019      	str	r1, [r3, #0]
 800541c:	e002      	b.n	8005424 <_printf_i+0x19c>
 800541e:	066a      	lsls	r2, r5, #25
 8005420:	d5fb      	bpl.n	800541a <_printf_i+0x192>
 8005422:	8019      	strh	r1, [r3, #0]
 8005424:	2300      	movs	r3, #0
 8005426:	4665      	mov	r5, ip
 8005428:	6123      	str	r3, [r4, #16]
 800542a:	e7b9      	b.n	80053a0 <_printf_i+0x118>
 800542c:	6813      	ldr	r3, [r2, #0]
 800542e:	1d19      	adds	r1, r3, #4
 8005430:	6011      	str	r1, [r2, #0]
 8005432:	681d      	ldr	r5, [r3, #0]
 8005434:	6862      	ldr	r2, [r4, #4]
 8005436:	2100      	movs	r1, #0
 8005438:	4628      	mov	r0, r5
 800543a:	f000 feaf 	bl	800619c <memchr>
 800543e:	b108      	cbz	r0, 8005444 <_printf_i+0x1bc>
 8005440:	1b40      	subs	r0, r0, r5
 8005442:	6060      	str	r0, [r4, #4]
 8005444:	6863      	ldr	r3, [r4, #4]
 8005446:	6123      	str	r3, [r4, #16]
 8005448:	2300      	movs	r3, #0
 800544a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800544e:	e7a7      	b.n	80053a0 <_printf_i+0x118>
 8005450:	6923      	ldr	r3, [r4, #16]
 8005452:	462a      	mov	r2, r5
 8005454:	4639      	mov	r1, r7
 8005456:	4630      	mov	r0, r6
 8005458:	47c0      	blx	r8
 800545a:	3001      	adds	r0, #1
 800545c:	d0aa      	beq.n	80053b4 <_printf_i+0x12c>
 800545e:	6823      	ldr	r3, [r4, #0]
 8005460:	079b      	lsls	r3, r3, #30
 8005462:	d413      	bmi.n	800548c <_printf_i+0x204>
 8005464:	68e0      	ldr	r0, [r4, #12]
 8005466:	9b03      	ldr	r3, [sp, #12]
 8005468:	4298      	cmp	r0, r3
 800546a:	bfb8      	it	lt
 800546c:	4618      	movlt	r0, r3
 800546e:	e7a3      	b.n	80053b8 <_printf_i+0x130>
 8005470:	2301      	movs	r3, #1
 8005472:	464a      	mov	r2, r9
 8005474:	4639      	mov	r1, r7
 8005476:	4630      	mov	r0, r6
 8005478:	47c0      	blx	r8
 800547a:	3001      	adds	r0, #1
 800547c:	d09a      	beq.n	80053b4 <_printf_i+0x12c>
 800547e:	3501      	adds	r5, #1
 8005480:	68e3      	ldr	r3, [r4, #12]
 8005482:	9a03      	ldr	r2, [sp, #12]
 8005484:	1a9b      	subs	r3, r3, r2
 8005486:	42ab      	cmp	r3, r5
 8005488:	dcf2      	bgt.n	8005470 <_printf_i+0x1e8>
 800548a:	e7eb      	b.n	8005464 <_printf_i+0x1dc>
 800548c:	2500      	movs	r5, #0
 800548e:	f104 0919 	add.w	r9, r4, #25
 8005492:	e7f5      	b.n	8005480 <_printf_i+0x1f8>
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1ac      	bne.n	80053f2 <_printf_i+0x16a>
 8005498:	7803      	ldrb	r3, [r0, #0]
 800549a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800549e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80054a2:	e76c      	b.n	800537e <_printf_i+0xf6>
 80054a4:	0800747e 	.word	0x0800747e
 80054a8:	0800748f 	.word	0x0800748f

080054ac <siprintf>:
 80054ac:	b40e      	push	{r1, r2, r3}
 80054ae:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80054b2:	b500      	push	{lr}
 80054b4:	b09c      	sub	sp, #112	; 0x70
 80054b6:	ab1d      	add	r3, sp, #116	; 0x74
 80054b8:	9002      	str	r0, [sp, #8]
 80054ba:	9006      	str	r0, [sp, #24]
 80054bc:	9107      	str	r1, [sp, #28]
 80054be:	9104      	str	r1, [sp, #16]
 80054c0:	4808      	ldr	r0, [pc, #32]	; (80054e4 <siprintf+0x38>)
 80054c2:	4909      	ldr	r1, [pc, #36]	; (80054e8 <siprintf+0x3c>)
 80054c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80054c8:	9105      	str	r1, [sp, #20]
 80054ca:	6800      	ldr	r0, [r0, #0]
 80054cc:	a902      	add	r1, sp, #8
 80054ce:	9301      	str	r3, [sp, #4]
 80054d0:	f001 fa68 	bl	80069a4 <_svfiprintf_r>
 80054d4:	2200      	movs	r2, #0
 80054d6:	9b02      	ldr	r3, [sp, #8]
 80054d8:	701a      	strb	r2, [r3, #0]
 80054da:	b01c      	add	sp, #112	; 0x70
 80054dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80054e0:	b003      	add	sp, #12
 80054e2:	4770      	bx	lr
 80054e4:	2000001c 	.word	0x2000001c
 80054e8:	ffff0208 	.word	0xffff0208

080054ec <quorem>:
 80054ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f0:	6903      	ldr	r3, [r0, #16]
 80054f2:	690c      	ldr	r4, [r1, #16]
 80054f4:	4680      	mov	r8, r0
 80054f6:	42a3      	cmp	r3, r4
 80054f8:	f2c0 8084 	blt.w	8005604 <quorem+0x118>
 80054fc:	3c01      	subs	r4, #1
 80054fe:	f101 0714 	add.w	r7, r1, #20
 8005502:	f100 0614 	add.w	r6, r0, #20
 8005506:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800550a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800550e:	3501      	adds	r5, #1
 8005510:	fbb0 f5f5 	udiv	r5, r0, r5
 8005514:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005518:	eb06 030c 	add.w	r3, r6, ip
 800551c:	eb07 090c 	add.w	r9, r7, ip
 8005520:	9301      	str	r3, [sp, #4]
 8005522:	b39d      	cbz	r5, 800558c <quorem+0xa0>
 8005524:	f04f 0a00 	mov.w	sl, #0
 8005528:	4638      	mov	r0, r7
 800552a:	46b6      	mov	lr, r6
 800552c:	46d3      	mov	fp, sl
 800552e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005532:	b293      	uxth	r3, r2
 8005534:	fb05 a303 	mla	r3, r5, r3, sl
 8005538:	0c12      	lsrs	r2, r2, #16
 800553a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800553e:	fb05 a202 	mla	r2, r5, r2, sl
 8005542:	b29b      	uxth	r3, r3
 8005544:	ebab 0303 	sub.w	r3, fp, r3
 8005548:	f8de b000 	ldr.w	fp, [lr]
 800554c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005550:	fa1f fb8b 	uxth.w	fp, fp
 8005554:	445b      	add	r3, fp
 8005556:	fa1f fb82 	uxth.w	fp, r2
 800555a:	f8de 2000 	ldr.w	r2, [lr]
 800555e:	4581      	cmp	r9, r0
 8005560:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005564:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005568:	b29b      	uxth	r3, r3
 800556a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800556e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005572:	f84e 3b04 	str.w	r3, [lr], #4
 8005576:	d2da      	bcs.n	800552e <quorem+0x42>
 8005578:	f856 300c 	ldr.w	r3, [r6, ip]
 800557c:	b933      	cbnz	r3, 800558c <quorem+0xa0>
 800557e:	9b01      	ldr	r3, [sp, #4]
 8005580:	3b04      	subs	r3, #4
 8005582:	429e      	cmp	r6, r3
 8005584:	461a      	mov	r2, r3
 8005586:	d331      	bcc.n	80055ec <quorem+0x100>
 8005588:	f8c8 4010 	str.w	r4, [r8, #16]
 800558c:	4640      	mov	r0, r8
 800558e:	f001 f833 	bl	80065f8 <__mcmp>
 8005592:	2800      	cmp	r0, #0
 8005594:	db26      	blt.n	80055e4 <quorem+0xf8>
 8005596:	4630      	mov	r0, r6
 8005598:	f04f 0c00 	mov.w	ip, #0
 800559c:	3501      	adds	r5, #1
 800559e:	f857 1b04 	ldr.w	r1, [r7], #4
 80055a2:	f8d0 e000 	ldr.w	lr, [r0]
 80055a6:	b28b      	uxth	r3, r1
 80055a8:	ebac 0303 	sub.w	r3, ip, r3
 80055ac:	fa1f f28e 	uxth.w	r2, lr
 80055b0:	4413      	add	r3, r2
 80055b2:	0c0a      	lsrs	r2, r1, #16
 80055b4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80055b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80055bc:	b29b      	uxth	r3, r3
 80055be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055c2:	45b9      	cmp	r9, r7
 80055c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80055c8:	f840 3b04 	str.w	r3, [r0], #4
 80055cc:	d2e7      	bcs.n	800559e <quorem+0xb2>
 80055ce:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80055d2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80055d6:	b92a      	cbnz	r2, 80055e4 <quorem+0xf8>
 80055d8:	3b04      	subs	r3, #4
 80055da:	429e      	cmp	r6, r3
 80055dc:	461a      	mov	r2, r3
 80055de:	d30b      	bcc.n	80055f8 <quorem+0x10c>
 80055e0:	f8c8 4010 	str.w	r4, [r8, #16]
 80055e4:	4628      	mov	r0, r5
 80055e6:	b003      	add	sp, #12
 80055e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055ec:	6812      	ldr	r2, [r2, #0]
 80055ee:	3b04      	subs	r3, #4
 80055f0:	2a00      	cmp	r2, #0
 80055f2:	d1c9      	bne.n	8005588 <quorem+0x9c>
 80055f4:	3c01      	subs	r4, #1
 80055f6:	e7c4      	b.n	8005582 <quorem+0x96>
 80055f8:	6812      	ldr	r2, [r2, #0]
 80055fa:	3b04      	subs	r3, #4
 80055fc:	2a00      	cmp	r2, #0
 80055fe:	d1ef      	bne.n	80055e0 <quorem+0xf4>
 8005600:	3c01      	subs	r4, #1
 8005602:	e7ea      	b.n	80055da <quorem+0xee>
 8005604:	2000      	movs	r0, #0
 8005606:	e7ee      	b.n	80055e6 <quorem+0xfa>

08005608 <_dtoa_r>:
 8005608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800560c:	4616      	mov	r6, r2
 800560e:	461f      	mov	r7, r3
 8005610:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005612:	b095      	sub	sp, #84	; 0x54
 8005614:	4604      	mov	r4, r0
 8005616:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800561a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800561e:	b93d      	cbnz	r5, 8005630 <_dtoa_r+0x28>
 8005620:	2010      	movs	r0, #16
 8005622:	f000 fdb3 	bl	800618c <malloc>
 8005626:	6260      	str	r0, [r4, #36]	; 0x24
 8005628:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800562c:	6005      	str	r5, [r0, #0]
 800562e:	60c5      	str	r5, [r0, #12]
 8005630:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005632:	6819      	ldr	r1, [r3, #0]
 8005634:	b151      	cbz	r1, 800564c <_dtoa_r+0x44>
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	2301      	movs	r3, #1
 800563a:	4093      	lsls	r3, r2
 800563c:	604a      	str	r2, [r1, #4]
 800563e:	608b      	str	r3, [r1, #8]
 8005640:	4620      	mov	r0, r4
 8005642:	f000 fdf8 	bl	8006236 <_Bfree>
 8005646:	2200      	movs	r2, #0
 8005648:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800564a:	601a      	str	r2, [r3, #0]
 800564c:	1e3b      	subs	r3, r7, #0
 800564e:	bfaf      	iteee	ge
 8005650:	2300      	movge	r3, #0
 8005652:	2201      	movlt	r2, #1
 8005654:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005658:	9303      	strlt	r3, [sp, #12]
 800565a:	bfac      	ite	ge
 800565c:	f8c8 3000 	strge.w	r3, [r8]
 8005660:	f8c8 2000 	strlt.w	r2, [r8]
 8005664:	4bae      	ldr	r3, [pc, #696]	; (8005920 <_dtoa_r+0x318>)
 8005666:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800566a:	ea33 0308 	bics.w	r3, r3, r8
 800566e:	d11b      	bne.n	80056a8 <_dtoa_r+0xa0>
 8005670:	f242 730f 	movw	r3, #9999	; 0x270f
 8005674:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005676:	6013      	str	r3, [r2, #0]
 8005678:	9b02      	ldr	r3, [sp, #8]
 800567a:	b923      	cbnz	r3, 8005686 <_dtoa_r+0x7e>
 800567c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005680:	2800      	cmp	r0, #0
 8005682:	f000 8545 	beq.w	8006110 <_dtoa_r+0xb08>
 8005686:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005688:	b953      	cbnz	r3, 80056a0 <_dtoa_r+0x98>
 800568a:	4ba6      	ldr	r3, [pc, #664]	; (8005924 <_dtoa_r+0x31c>)
 800568c:	e021      	b.n	80056d2 <_dtoa_r+0xca>
 800568e:	4ba6      	ldr	r3, [pc, #664]	; (8005928 <_dtoa_r+0x320>)
 8005690:	9306      	str	r3, [sp, #24]
 8005692:	3308      	adds	r3, #8
 8005694:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005696:	6013      	str	r3, [r2, #0]
 8005698:	9806      	ldr	r0, [sp, #24]
 800569a:	b015      	add	sp, #84	; 0x54
 800569c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a0:	4ba0      	ldr	r3, [pc, #640]	; (8005924 <_dtoa_r+0x31c>)
 80056a2:	9306      	str	r3, [sp, #24]
 80056a4:	3303      	adds	r3, #3
 80056a6:	e7f5      	b.n	8005694 <_dtoa_r+0x8c>
 80056a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80056ac:	2200      	movs	r2, #0
 80056ae:	2300      	movs	r3, #0
 80056b0:	4630      	mov	r0, r6
 80056b2:	4639      	mov	r1, r7
 80056b4:	f7fb f978 	bl	80009a8 <__aeabi_dcmpeq>
 80056b8:	4682      	mov	sl, r0
 80056ba:	b160      	cbz	r0, 80056d6 <_dtoa_r+0xce>
 80056bc:	2301      	movs	r3, #1
 80056be:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80056c0:	6013      	str	r3, [r2, #0]
 80056c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	f000 8520 	beq.w	800610a <_dtoa_r+0xb02>
 80056ca:	4b98      	ldr	r3, [pc, #608]	; (800592c <_dtoa_r+0x324>)
 80056cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80056ce:	6013      	str	r3, [r2, #0]
 80056d0:	3b01      	subs	r3, #1
 80056d2:	9306      	str	r3, [sp, #24]
 80056d4:	e7e0      	b.n	8005698 <_dtoa_r+0x90>
 80056d6:	ab12      	add	r3, sp, #72	; 0x48
 80056d8:	9301      	str	r3, [sp, #4]
 80056da:	ab13      	add	r3, sp, #76	; 0x4c
 80056dc:	9300      	str	r3, [sp, #0]
 80056de:	4632      	mov	r2, r6
 80056e0:	463b      	mov	r3, r7
 80056e2:	4620      	mov	r0, r4
 80056e4:	f001 f800 	bl	80066e8 <__d2b>
 80056e8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80056ec:	4683      	mov	fp, r0
 80056ee:	2d00      	cmp	r5, #0
 80056f0:	d07d      	beq.n	80057ee <_dtoa_r+0x1e6>
 80056f2:	46b0      	mov	r8, r6
 80056f4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80056f8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80056fc:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005700:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005704:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005708:	2200      	movs	r2, #0
 800570a:	4b89      	ldr	r3, [pc, #548]	; (8005930 <_dtoa_r+0x328>)
 800570c:	4640      	mov	r0, r8
 800570e:	4649      	mov	r1, r9
 8005710:	f7fa fd2a 	bl	8000168 <__aeabi_dsub>
 8005714:	a37c      	add	r3, pc, #496	; (adr r3, 8005908 <_dtoa_r+0x300>)
 8005716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571a:	f7fa fedd 	bl	80004d8 <__aeabi_dmul>
 800571e:	a37c      	add	r3, pc, #496	; (adr r3, 8005910 <_dtoa_r+0x308>)
 8005720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005724:	f7fa fd22 	bl	800016c <__adddf3>
 8005728:	4606      	mov	r6, r0
 800572a:	4628      	mov	r0, r5
 800572c:	460f      	mov	r7, r1
 800572e:	f7fa fe69 	bl	8000404 <__aeabi_i2d>
 8005732:	a379      	add	r3, pc, #484	; (adr r3, 8005918 <_dtoa_r+0x310>)
 8005734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005738:	f7fa fece 	bl	80004d8 <__aeabi_dmul>
 800573c:	4602      	mov	r2, r0
 800573e:	460b      	mov	r3, r1
 8005740:	4630      	mov	r0, r6
 8005742:	4639      	mov	r1, r7
 8005744:	f7fa fd12 	bl	800016c <__adddf3>
 8005748:	4606      	mov	r6, r0
 800574a:	460f      	mov	r7, r1
 800574c:	f7fb f974 	bl	8000a38 <__aeabi_d2iz>
 8005750:	2200      	movs	r2, #0
 8005752:	4682      	mov	sl, r0
 8005754:	2300      	movs	r3, #0
 8005756:	4630      	mov	r0, r6
 8005758:	4639      	mov	r1, r7
 800575a:	f7fb f92f 	bl	80009bc <__aeabi_dcmplt>
 800575e:	b148      	cbz	r0, 8005774 <_dtoa_r+0x16c>
 8005760:	4650      	mov	r0, sl
 8005762:	f7fa fe4f 	bl	8000404 <__aeabi_i2d>
 8005766:	4632      	mov	r2, r6
 8005768:	463b      	mov	r3, r7
 800576a:	f7fb f91d 	bl	80009a8 <__aeabi_dcmpeq>
 800576e:	b908      	cbnz	r0, 8005774 <_dtoa_r+0x16c>
 8005770:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005774:	f1ba 0f16 	cmp.w	sl, #22
 8005778:	d85a      	bhi.n	8005830 <_dtoa_r+0x228>
 800577a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800577e:	496d      	ldr	r1, [pc, #436]	; (8005934 <_dtoa_r+0x32c>)
 8005780:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005784:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005788:	f7fb f936 	bl	80009f8 <__aeabi_dcmpgt>
 800578c:	2800      	cmp	r0, #0
 800578e:	d051      	beq.n	8005834 <_dtoa_r+0x22c>
 8005790:	2300      	movs	r3, #0
 8005792:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005796:	930d      	str	r3, [sp, #52]	; 0x34
 8005798:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800579a:	1b5d      	subs	r5, r3, r5
 800579c:	1e6b      	subs	r3, r5, #1
 800579e:	9307      	str	r3, [sp, #28]
 80057a0:	bf43      	ittte	mi
 80057a2:	2300      	movmi	r3, #0
 80057a4:	f1c5 0901 	rsbmi	r9, r5, #1
 80057a8:	9307      	strmi	r3, [sp, #28]
 80057aa:	f04f 0900 	movpl.w	r9, #0
 80057ae:	f1ba 0f00 	cmp.w	sl, #0
 80057b2:	db41      	blt.n	8005838 <_dtoa_r+0x230>
 80057b4:	9b07      	ldr	r3, [sp, #28]
 80057b6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80057ba:	4453      	add	r3, sl
 80057bc:	9307      	str	r3, [sp, #28]
 80057be:	2300      	movs	r3, #0
 80057c0:	9308      	str	r3, [sp, #32]
 80057c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80057c4:	2b09      	cmp	r3, #9
 80057c6:	f200 808f 	bhi.w	80058e8 <_dtoa_r+0x2e0>
 80057ca:	2b05      	cmp	r3, #5
 80057cc:	bfc4      	itt	gt
 80057ce:	3b04      	subgt	r3, #4
 80057d0:	931e      	strgt	r3, [sp, #120]	; 0x78
 80057d2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80057d4:	bfc8      	it	gt
 80057d6:	2500      	movgt	r5, #0
 80057d8:	f1a3 0302 	sub.w	r3, r3, #2
 80057dc:	bfd8      	it	le
 80057de:	2501      	movle	r5, #1
 80057e0:	2b03      	cmp	r3, #3
 80057e2:	f200 808d 	bhi.w	8005900 <_dtoa_r+0x2f8>
 80057e6:	e8df f003 	tbb	[pc, r3]
 80057ea:	7d7b      	.short	0x7d7b
 80057ec:	6f2f      	.short	0x6f2f
 80057ee:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80057f2:	441d      	add	r5, r3
 80057f4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80057f8:	2820      	cmp	r0, #32
 80057fa:	dd13      	ble.n	8005824 <_dtoa_r+0x21c>
 80057fc:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005800:	9b02      	ldr	r3, [sp, #8]
 8005802:	fa08 f800 	lsl.w	r8, r8, r0
 8005806:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800580a:	fa23 f000 	lsr.w	r0, r3, r0
 800580e:	ea48 0000 	orr.w	r0, r8, r0
 8005812:	f7fa fde7 	bl	80003e4 <__aeabi_ui2d>
 8005816:	2301      	movs	r3, #1
 8005818:	4680      	mov	r8, r0
 800581a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800581e:	3d01      	subs	r5, #1
 8005820:	9310      	str	r3, [sp, #64]	; 0x40
 8005822:	e771      	b.n	8005708 <_dtoa_r+0x100>
 8005824:	9b02      	ldr	r3, [sp, #8]
 8005826:	f1c0 0020 	rsb	r0, r0, #32
 800582a:	fa03 f000 	lsl.w	r0, r3, r0
 800582e:	e7f0      	b.n	8005812 <_dtoa_r+0x20a>
 8005830:	2301      	movs	r3, #1
 8005832:	e7b0      	b.n	8005796 <_dtoa_r+0x18e>
 8005834:	900d      	str	r0, [sp, #52]	; 0x34
 8005836:	e7af      	b.n	8005798 <_dtoa_r+0x190>
 8005838:	f1ca 0300 	rsb	r3, sl, #0
 800583c:	9308      	str	r3, [sp, #32]
 800583e:	2300      	movs	r3, #0
 8005840:	eba9 090a 	sub.w	r9, r9, sl
 8005844:	930c      	str	r3, [sp, #48]	; 0x30
 8005846:	e7bc      	b.n	80057c2 <_dtoa_r+0x1ba>
 8005848:	2301      	movs	r3, #1
 800584a:	9309      	str	r3, [sp, #36]	; 0x24
 800584c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800584e:	2b00      	cmp	r3, #0
 8005850:	dd74      	ble.n	800593c <_dtoa_r+0x334>
 8005852:	4698      	mov	r8, r3
 8005854:	9304      	str	r3, [sp, #16]
 8005856:	2200      	movs	r2, #0
 8005858:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800585a:	6072      	str	r2, [r6, #4]
 800585c:	2204      	movs	r2, #4
 800585e:	f102 0014 	add.w	r0, r2, #20
 8005862:	4298      	cmp	r0, r3
 8005864:	6871      	ldr	r1, [r6, #4]
 8005866:	d96e      	bls.n	8005946 <_dtoa_r+0x33e>
 8005868:	4620      	mov	r0, r4
 800586a:	f000 fcb0 	bl	80061ce <_Balloc>
 800586e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005870:	6030      	str	r0, [r6, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f1b8 0f0e 	cmp.w	r8, #14
 8005878:	9306      	str	r3, [sp, #24]
 800587a:	f200 80ed 	bhi.w	8005a58 <_dtoa_r+0x450>
 800587e:	2d00      	cmp	r5, #0
 8005880:	f000 80ea 	beq.w	8005a58 <_dtoa_r+0x450>
 8005884:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005888:	f1ba 0f00 	cmp.w	sl, #0
 800588c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005890:	dd77      	ble.n	8005982 <_dtoa_r+0x37a>
 8005892:	4a28      	ldr	r2, [pc, #160]	; (8005934 <_dtoa_r+0x32c>)
 8005894:	f00a 030f 	and.w	r3, sl, #15
 8005898:	ea4f 162a 	mov.w	r6, sl, asr #4
 800589c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80058a0:	06f0      	lsls	r0, r6, #27
 80058a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80058aa:	d568      	bpl.n	800597e <_dtoa_r+0x376>
 80058ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80058b0:	4b21      	ldr	r3, [pc, #132]	; (8005938 <_dtoa_r+0x330>)
 80058b2:	2503      	movs	r5, #3
 80058b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80058b8:	f7fa ff38 	bl	800072c <__aeabi_ddiv>
 80058bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058c0:	f006 060f 	and.w	r6, r6, #15
 80058c4:	4f1c      	ldr	r7, [pc, #112]	; (8005938 <_dtoa_r+0x330>)
 80058c6:	e04f      	b.n	8005968 <_dtoa_r+0x360>
 80058c8:	2301      	movs	r3, #1
 80058ca:	9309      	str	r3, [sp, #36]	; 0x24
 80058cc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80058ce:	4453      	add	r3, sl
 80058d0:	f103 0801 	add.w	r8, r3, #1
 80058d4:	9304      	str	r3, [sp, #16]
 80058d6:	4643      	mov	r3, r8
 80058d8:	2b01      	cmp	r3, #1
 80058da:	bfb8      	it	lt
 80058dc:	2301      	movlt	r3, #1
 80058de:	e7ba      	b.n	8005856 <_dtoa_r+0x24e>
 80058e0:	2300      	movs	r3, #0
 80058e2:	e7b2      	b.n	800584a <_dtoa_r+0x242>
 80058e4:	2300      	movs	r3, #0
 80058e6:	e7f0      	b.n	80058ca <_dtoa_r+0x2c2>
 80058e8:	2501      	movs	r5, #1
 80058ea:	2300      	movs	r3, #0
 80058ec:	9509      	str	r5, [sp, #36]	; 0x24
 80058ee:	931e      	str	r3, [sp, #120]	; 0x78
 80058f0:	f04f 33ff 	mov.w	r3, #4294967295
 80058f4:	2200      	movs	r2, #0
 80058f6:	9304      	str	r3, [sp, #16]
 80058f8:	4698      	mov	r8, r3
 80058fa:	2312      	movs	r3, #18
 80058fc:	921f      	str	r2, [sp, #124]	; 0x7c
 80058fe:	e7aa      	b.n	8005856 <_dtoa_r+0x24e>
 8005900:	2301      	movs	r3, #1
 8005902:	9309      	str	r3, [sp, #36]	; 0x24
 8005904:	e7f4      	b.n	80058f0 <_dtoa_r+0x2e8>
 8005906:	bf00      	nop
 8005908:	636f4361 	.word	0x636f4361
 800590c:	3fd287a7 	.word	0x3fd287a7
 8005910:	8b60c8b3 	.word	0x8b60c8b3
 8005914:	3fc68a28 	.word	0x3fc68a28
 8005918:	509f79fb 	.word	0x509f79fb
 800591c:	3fd34413 	.word	0x3fd34413
 8005920:	7ff00000 	.word	0x7ff00000
 8005924:	080074a9 	.word	0x080074a9
 8005928:	080074a0 	.word	0x080074a0
 800592c:	0800747d 	.word	0x0800747d
 8005930:	3ff80000 	.word	0x3ff80000
 8005934:	080074d8 	.word	0x080074d8
 8005938:	080074b0 	.word	0x080074b0
 800593c:	2301      	movs	r3, #1
 800593e:	9304      	str	r3, [sp, #16]
 8005940:	4698      	mov	r8, r3
 8005942:	461a      	mov	r2, r3
 8005944:	e7da      	b.n	80058fc <_dtoa_r+0x2f4>
 8005946:	3101      	adds	r1, #1
 8005948:	6071      	str	r1, [r6, #4]
 800594a:	0052      	lsls	r2, r2, #1
 800594c:	e787      	b.n	800585e <_dtoa_r+0x256>
 800594e:	07f1      	lsls	r1, r6, #31
 8005950:	d508      	bpl.n	8005964 <_dtoa_r+0x35c>
 8005952:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005956:	e9d7 2300 	ldrd	r2, r3, [r7]
 800595a:	f7fa fdbd 	bl	80004d8 <__aeabi_dmul>
 800595e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005962:	3501      	adds	r5, #1
 8005964:	1076      	asrs	r6, r6, #1
 8005966:	3708      	adds	r7, #8
 8005968:	2e00      	cmp	r6, #0
 800596a:	d1f0      	bne.n	800594e <_dtoa_r+0x346>
 800596c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005970:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005974:	f7fa feda 	bl	800072c <__aeabi_ddiv>
 8005978:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800597c:	e01b      	b.n	80059b6 <_dtoa_r+0x3ae>
 800597e:	2502      	movs	r5, #2
 8005980:	e7a0      	b.n	80058c4 <_dtoa_r+0x2bc>
 8005982:	f000 80a4 	beq.w	8005ace <_dtoa_r+0x4c6>
 8005986:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800598a:	f1ca 0600 	rsb	r6, sl, #0
 800598e:	4ba0      	ldr	r3, [pc, #640]	; (8005c10 <_dtoa_r+0x608>)
 8005990:	f006 020f 	and.w	r2, r6, #15
 8005994:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599c:	f7fa fd9c 	bl	80004d8 <__aeabi_dmul>
 80059a0:	2502      	movs	r5, #2
 80059a2:	2300      	movs	r3, #0
 80059a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059a8:	4f9a      	ldr	r7, [pc, #616]	; (8005c14 <_dtoa_r+0x60c>)
 80059aa:	1136      	asrs	r6, r6, #4
 80059ac:	2e00      	cmp	r6, #0
 80059ae:	f040 8083 	bne.w	8005ab8 <_dtoa_r+0x4b0>
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d1e0      	bne.n	8005978 <_dtoa_r+0x370>
 80059b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 808a 	beq.w	8005ad2 <_dtoa_r+0x4ca>
 80059be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059c2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80059c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80059ca:	2200      	movs	r2, #0
 80059cc:	4b92      	ldr	r3, [pc, #584]	; (8005c18 <_dtoa_r+0x610>)
 80059ce:	f7fa fff5 	bl	80009bc <__aeabi_dcmplt>
 80059d2:	2800      	cmp	r0, #0
 80059d4:	d07d      	beq.n	8005ad2 <_dtoa_r+0x4ca>
 80059d6:	f1b8 0f00 	cmp.w	r8, #0
 80059da:	d07a      	beq.n	8005ad2 <_dtoa_r+0x4ca>
 80059dc:	9b04      	ldr	r3, [sp, #16]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	dd36      	ble.n	8005a50 <_dtoa_r+0x448>
 80059e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80059e6:	2200      	movs	r2, #0
 80059e8:	4b8c      	ldr	r3, [pc, #560]	; (8005c1c <_dtoa_r+0x614>)
 80059ea:	f7fa fd75 	bl	80004d8 <__aeabi_dmul>
 80059ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059f2:	9e04      	ldr	r6, [sp, #16]
 80059f4:	f10a 37ff 	add.w	r7, sl, #4294967295
 80059f8:	3501      	adds	r5, #1
 80059fa:	4628      	mov	r0, r5
 80059fc:	f7fa fd02 	bl	8000404 <__aeabi_i2d>
 8005a00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a04:	f7fa fd68 	bl	80004d8 <__aeabi_dmul>
 8005a08:	2200      	movs	r2, #0
 8005a0a:	4b85      	ldr	r3, [pc, #532]	; (8005c20 <_dtoa_r+0x618>)
 8005a0c:	f7fa fbae 	bl	800016c <__adddf3>
 8005a10:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005a14:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005a18:	950b      	str	r5, [sp, #44]	; 0x2c
 8005a1a:	2e00      	cmp	r6, #0
 8005a1c:	d15c      	bne.n	8005ad8 <_dtoa_r+0x4d0>
 8005a1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a22:	2200      	movs	r2, #0
 8005a24:	4b7f      	ldr	r3, [pc, #508]	; (8005c24 <_dtoa_r+0x61c>)
 8005a26:	f7fa fb9f 	bl	8000168 <__aeabi_dsub>
 8005a2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a2c:	462b      	mov	r3, r5
 8005a2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a32:	f7fa ffe1 	bl	80009f8 <__aeabi_dcmpgt>
 8005a36:	2800      	cmp	r0, #0
 8005a38:	f040 8281 	bne.w	8005f3e <_dtoa_r+0x936>
 8005a3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a42:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005a46:	f7fa ffb9 	bl	80009bc <__aeabi_dcmplt>
 8005a4a:	2800      	cmp	r0, #0
 8005a4c:	f040 8275 	bne.w	8005f3a <_dtoa_r+0x932>
 8005a50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005a54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	f2c0 814b 	blt.w	8005cf6 <_dtoa_r+0x6ee>
 8005a60:	f1ba 0f0e 	cmp.w	sl, #14
 8005a64:	f300 8147 	bgt.w	8005cf6 <_dtoa_r+0x6ee>
 8005a68:	4b69      	ldr	r3, [pc, #420]	; (8005c10 <_dtoa_r+0x608>)
 8005a6a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a76:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f280 80d7 	bge.w	8005c2c <_dtoa_r+0x624>
 8005a7e:	f1b8 0f00 	cmp.w	r8, #0
 8005a82:	f300 80d3 	bgt.w	8005c2c <_dtoa_r+0x624>
 8005a86:	f040 8257 	bne.w	8005f38 <_dtoa_r+0x930>
 8005a8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	4b64      	ldr	r3, [pc, #400]	; (8005c24 <_dtoa_r+0x61c>)
 8005a92:	f7fa fd21 	bl	80004d8 <__aeabi_dmul>
 8005a96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a9a:	f7fa ffa3 	bl	80009e4 <__aeabi_dcmpge>
 8005a9e:	4646      	mov	r6, r8
 8005aa0:	4647      	mov	r7, r8
 8005aa2:	2800      	cmp	r0, #0
 8005aa4:	f040 822d 	bne.w	8005f02 <_dtoa_r+0x8fa>
 8005aa8:	9b06      	ldr	r3, [sp, #24]
 8005aaa:	9a06      	ldr	r2, [sp, #24]
 8005aac:	1c5d      	adds	r5, r3, #1
 8005aae:	2331      	movs	r3, #49	; 0x31
 8005ab0:	f10a 0a01 	add.w	sl, sl, #1
 8005ab4:	7013      	strb	r3, [r2, #0]
 8005ab6:	e228      	b.n	8005f0a <_dtoa_r+0x902>
 8005ab8:	07f2      	lsls	r2, r6, #31
 8005aba:	d505      	bpl.n	8005ac8 <_dtoa_r+0x4c0>
 8005abc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ac0:	f7fa fd0a 	bl	80004d8 <__aeabi_dmul>
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	3501      	adds	r5, #1
 8005ac8:	1076      	asrs	r6, r6, #1
 8005aca:	3708      	adds	r7, #8
 8005acc:	e76e      	b.n	80059ac <_dtoa_r+0x3a4>
 8005ace:	2502      	movs	r5, #2
 8005ad0:	e771      	b.n	80059b6 <_dtoa_r+0x3ae>
 8005ad2:	4657      	mov	r7, sl
 8005ad4:	4646      	mov	r6, r8
 8005ad6:	e790      	b.n	80059fa <_dtoa_r+0x3f2>
 8005ad8:	4b4d      	ldr	r3, [pc, #308]	; (8005c10 <_dtoa_r+0x608>)
 8005ada:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005ade:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d048      	beq.n	8005b7a <_dtoa_r+0x572>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	2000      	movs	r0, #0
 8005aee:	494e      	ldr	r1, [pc, #312]	; (8005c28 <_dtoa_r+0x620>)
 8005af0:	f7fa fe1c 	bl	800072c <__aeabi_ddiv>
 8005af4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005af8:	f7fa fb36 	bl	8000168 <__aeabi_dsub>
 8005afc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005b00:	9d06      	ldr	r5, [sp, #24]
 8005b02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b06:	f7fa ff97 	bl	8000a38 <__aeabi_d2iz>
 8005b0a:	9011      	str	r0, [sp, #68]	; 0x44
 8005b0c:	f7fa fc7a 	bl	8000404 <__aeabi_i2d>
 8005b10:	4602      	mov	r2, r0
 8005b12:	460b      	mov	r3, r1
 8005b14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b18:	f7fa fb26 	bl	8000168 <__aeabi_dsub>
 8005b1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b22:	3330      	adds	r3, #48	; 0x30
 8005b24:	f805 3b01 	strb.w	r3, [r5], #1
 8005b28:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b2c:	f7fa ff46 	bl	80009bc <__aeabi_dcmplt>
 8005b30:	2800      	cmp	r0, #0
 8005b32:	d163      	bne.n	8005bfc <_dtoa_r+0x5f4>
 8005b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b38:	2000      	movs	r0, #0
 8005b3a:	4937      	ldr	r1, [pc, #220]	; (8005c18 <_dtoa_r+0x610>)
 8005b3c:	f7fa fb14 	bl	8000168 <__aeabi_dsub>
 8005b40:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b44:	f7fa ff3a 	bl	80009bc <__aeabi_dcmplt>
 8005b48:	2800      	cmp	r0, #0
 8005b4a:	f040 80b5 	bne.w	8005cb8 <_dtoa_r+0x6b0>
 8005b4e:	9b06      	ldr	r3, [sp, #24]
 8005b50:	1aeb      	subs	r3, r5, r3
 8005b52:	429e      	cmp	r6, r3
 8005b54:	f77f af7c 	ble.w	8005a50 <_dtoa_r+0x448>
 8005b58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	4b2f      	ldr	r3, [pc, #188]	; (8005c1c <_dtoa_r+0x614>)
 8005b60:	f7fa fcba 	bl	80004d8 <__aeabi_dmul>
 8005b64:	2200      	movs	r2, #0
 8005b66:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005b6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b6e:	4b2b      	ldr	r3, [pc, #172]	; (8005c1c <_dtoa_r+0x614>)
 8005b70:	f7fa fcb2 	bl	80004d8 <__aeabi_dmul>
 8005b74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b78:	e7c3      	b.n	8005b02 <_dtoa_r+0x4fa>
 8005b7a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b7e:	f7fa fcab 	bl	80004d8 <__aeabi_dmul>
 8005b82:	9b06      	ldr	r3, [sp, #24]
 8005b84:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005b88:	199d      	adds	r5, r3, r6
 8005b8a:	461e      	mov	r6, r3
 8005b8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b90:	f7fa ff52 	bl	8000a38 <__aeabi_d2iz>
 8005b94:	9011      	str	r0, [sp, #68]	; 0x44
 8005b96:	f7fa fc35 	bl	8000404 <__aeabi_i2d>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ba2:	f7fa fae1 	bl	8000168 <__aeabi_dsub>
 8005ba6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ba8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bac:	3330      	adds	r3, #48	; 0x30
 8005bae:	f806 3b01 	strb.w	r3, [r6], #1
 8005bb2:	42ae      	cmp	r6, r5
 8005bb4:	f04f 0200 	mov.w	r2, #0
 8005bb8:	d124      	bne.n	8005c04 <_dtoa_r+0x5fc>
 8005bba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005bbe:	4b1a      	ldr	r3, [pc, #104]	; (8005c28 <_dtoa_r+0x620>)
 8005bc0:	f7fa fad4 	bl	800016c <__adddf3>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bcc:	f7fa ff14 	bl	80009f8 <__aeabi_dcmpgt>
 8005bd0:	2800      	cmp	r0, #0
 8005bd2:	d171      	bne.n	8005cb8 <_dtoa_r+0x6b0>
 8005bd4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005bd8:	2000      	movs	r0, #0
 8005bda:	4913      	ldr	r1, [pc, #76]	; (8005c28 <_dtoa_r+0x620>)
 8005bdc:	f7fa fac4 	bl	8000168 <__aeabi_dsub>
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005be8:	f7fa fee8 	bl	80009bc <__aeabi_dcmplt>
 8005bec:	2800      	cmp	r0, #0
 8005bee:	f43f af2f 	beq.w	8005a50 <_dtoa_r+0x448>
 8005bf2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005bf6:	1e6a      	subs	r2, r5, #1
 8005bf8:	2b30      	cmp	r3, #48	; 0x30
 8005bfa:	d001      	beq.n	8005c00 <_dtoa_r+0x5f8>
 8005bfc:	46ba      	mov	sl, r7
 8005bfe:	e04a      	b.n	8005c96 <_dtoa_r+0x68e>
 8005c00:	4615      	mov	r5, r2
 8005c02:	e7f6      	b.n	8005bf2 <_dtoa_r+0x5ea>
 8005c04:	4b05      	ldr	r3, [pc, #20]	; (8005c1c <_dtoa_r+0x614>)
 8005c06:	f7fa fc67 	bl	80004d8 <__aeabi_dmul>
 8005c0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c0e:	e7bd      	b.n	8005b8c <_dtoa_r+0x584>
 8005c10:	080074d8 	.word	0x080074d8
 8005c14:	080074b0 	.word	0x080074b0
 8005c18:	3ff00000 	.word	0x3ff00000
 8005c1c:	40240000 	.word	0x40240000
 8005c20:	401c0000 	.word	0x401c0000
 8005c24:	40140000 	.word	0x40140000
 8005c28:	3fe00000 	.word	0x3fe00000
 8005c2c:	9d06      	ldr	r5, [sp, #24]
 8005c2e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005c32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c36:	4630      	mov	r0, r6
 8005c38:	4639      	mov	r1, r7
 8005c3a:	f7fa fd77 	bl	800072c <__aeabi_ddiv>
 8005c3e:	f7fa fefb 	bl	8000a38 <__aeabi_d2iz>
 8005c42:	4681      	mov	r9, r0
 8005c44:	f7fa fbde 	bl	8000404 <__aeabi_i2d>
 8005c48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c4c:	f7fa fc44 	bl	80004d8 <__aeabi_dmul>
 8005c50:	4602      	mov	r2, r0
 8005c52:	460b      	mov	r3, r1
 8005c54:	4630      	mov	r0, r6
 8005c56:	4639      	mov	r1, r7
 8005c58:	f7fa fa86 	bl	8000168 <__aeabi_dsub>
 8005c5c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8005c60:	f805 6b01 	strb.w	r6, [r5], #1
 8005c64:	9e06      	ldr	r6, [sp, #24]
 8005c66:	4602      	mov	r2, r0
 8005c68:	1bae      	subs	r6, r5, r6
 8005c6a:	45b0      	cmp	r8, r6
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	d135      	bne.n	8005cdc <_dtoa_r+0x6d4>
 8005c70:	f7fa fa7c 	bl	800016c <__adddf3>
 8005c74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c78:	4606      	mov	r6, r0
 8005c7a:	460f      	mov	r7, r1
 8005c7c:	f7fa febc 	bl	80009f8 <__aeabi_dcmpgt>
 8005c80:	b9c8      	cbnz	r0, 8005cb6 <_dtoa_r+0x6ae>
 8005c82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c86:	4630      	mov	r0, r6
 8005c88:	4639      	mov	r1, r7
 8005c8a:	f7fa fe8d 	bl	80009a8 <__aeabi_dcmpeq>
 8005c8e:	b110      	cbz	r0, 8005c96 <_dtoa_r+0x68e>
 8005c90:	f019 0f01 	tst.w	r9, #1
 8005c94:	d10f      	bne.n	8005cb6 <_dtoa_r+0x6ae>
 8005c96:	4659      	mov	r1, fp
 8005c98:	4620      	mov	r0, r4
 8005c9a:	f000 facc 	bl	8006236 <_Bfree>
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005ca2:	702b      	strb	r3, [r5, #0]
 8005ca4:	f10a 0301 	add.w	r3, sl, #1
 8005ca8:	6013      	str	r3, [r2, #0]
 8005caa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	f43f acf3 	beq.w	8005698 <_dtoa_r+0x90>
 8005cb2:	601d      	str	r5, [r3, #0]
 8005cb4:	e4f0      	b.n	8005698 <_dtoa_r+0x90>
 8005cb6:	4657      	mov	r7, sl
 8005cb8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005cbc:	1e6b      	subs	r3, r5, #1
 8005cbe:	2a39      	cmp	r2, #57	; 0x39
 8005cc0:	d106      	bne.n	8005cd0 <_dtoa_r+0x6c8>
 8005cc2:	9a06      	ldr	r2, [sp, #24]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d107      	bne.n	8005cd8 <_dtoa_r+0x6d0>
 8005cc8:	2330      	movs	r3, #48	; 0x30
 8005cca:	7013      	strb	r3, [r2, #0]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	3701      	adds	r7, #1
 8005cd0:	781a      	ldrb	r2, [r3, #0]
 8005cd2:	3201      	adds	r2, #1
 8005cd4:	701a      	strb	r2, [r3, #0]
 8005cd6:	e791      	b.n	8005bfc <_dtoa_r+0x5f4>
 8005cd8:	461d      	mov	r5, r3
 8005cda:	e7ed      	b.n	8005cb8 <_dtoa_r+0x6b0>
 8005cdc:	2200      	movs	r2, #0
 8005cde:	4b99      	ldr	r3, [pc, #612]	; (8005f44 <_dtoa_r+0x93c>)
 8005ce0:	f7fa fbfa 	bl	80004d8 <__aeabi_dmul>
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	4606      	mov	r6, r0
 8005cea:	460f      	mov	r7, r1
 8005cec:	f7fa fe5c 	bl	80009a8 <__aeabi_dcmpeq>
 8005cf0:	2800      	cmp	r0, #0
 8005cf2:	d09e      	beq.n	8005c32 <_dtoa_r+0x62a>
 8005cf4:	e7cf      	b.n	8005c96 <_dtoa_r+0x68e>
 8005cf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cf8:	2a00      	cmp	r2, #0
 8005cfa:	f000 8088 	beq.w	8005e0e <_dtoa_r+0x806>
 8005cfe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005d00:	2a01      	cmp	r2, #1
 8005d02:	dc6d      	bgt.n	8005de0 <_dtoa_r+0x7d8>
 8005d04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005d06:	2a00      	cmp	r2, #0
 8005d08:	d066      	beq.n	8005dd8 <_dtoa_r+0x7d0>
 8005d0a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d0e:	464d      	mov	r5, r9
 8005d10:	9e08      	ldr	r6, [sp, #32]
 8005d12:	9a07      	ldr	r2, [sp, #28]
 8005d14:	2101      	movs	r1, #1
 8005d16:	441a      	add	r2, r3
 8005d18:	4620      	mov	r0, r4
 8005d1a:	4499      	add	r9, r3
 8005d1c:	9207      	str	r2, [sp, #28]
 8005d1e:	f000 fb2a 	bl	8006376 <__i2b>
 8005d22:	4607      	mov	r7, r0
 8005d24:	2d00      	cmp	r5, #0
 8005d26:	dd0b      	ble.n	8005d40 <_dtoa_r+0x738>
 8005d28:	9b07      	ldr	r3, [sp, #28]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	dd08      	ble.n	8005d40 <_dtoa_r+0x738>
 8005d2e:	42ab      	cmp	r3, r5
 8005d30:	bfa8      	it	ge
 8005d32:	462b      	movge	r3, r5
 8005d34:	9a07      	ldr	r2, [sp, #28]
 8005d36:	eba9 0903 	sub.w	r9, r9, r3
 8005d3a:	1aed      	subs	r5, r5, r3
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	9307      	str	r3, [sp, #28]
 8005d40:	9b08      	ldr	r3, [sp, #32]
 8005d42:	b1eb      	cbz	r3, 8005d80 <_dtoa_r+0x778>
 8005d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d065      	beq.n	8005e16 <_dtoa_r+0x80e>
 8005d4a:	b18e      	cbz	r6, 8005d70 <_dtoa_r+0x768>
 8005d4c:	4639      	mov	r1, r7
 8005d4e:	4632      	mov	r2, r6
 8005d50:	4620      	mov	r0, r4
 8005d52:	f000 fbaf 	bl	80064b4 <__pow5mult>
 8005d56:	465a      	mov	r2, fp
 8005d58:	4601      	mov	r1, r0
 8005d5a:	4607      	mov	r7, r0
 8005d5c:	4620      	mov	r0, r4
 8005d5e:	f000 fb13 	bl	8006388 <__multiply>
 8005d62:	4659      	mov	r1, fp
 8005d64:	900a      	str	r0, [sp, #40]	; 0x28
 8005d66:	4620      	mov	r0, r4
 8005d68:	f000 fa65 	bl	8006236 <_Bfree>
 8005d6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d6e:	469b      	mov	fp, r3
 8005d70:	9b08      	ldr	r3, [sp, #32]
 8005d72:	1b9a      	subs	r2, r3, r6
 8005d74:	d004      	beq.n	8005d80 <_dtoa_r+0x778>
 8005d76:	4659      	mov	r1, fp
 8005d78:	4620      	mov	r0, r4
 8005d7a:	f000 fb9b 	bl	80064b4 <__pow5mult>
 8005d7e:	4683      	mov	fp, r0
 8005d80:	2101      	movs	r1, #1
 8005d82:	4620      	mov	r0, r4
 8005d84:	f000 faf7 	bl	8006376 <__i2b>
 8005d88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d8a:	4606      	mov	r6, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	f000 81c6 	beq.w	800611e <_dtoa_r+0xb16>
 8005d92:	461a      	mov	r2, r3
 8005d94:	4601      	mov	r1, r0
 8005d96:	4620      	mov	r0, r4
 8005d98:	f000 fb8c 	bl	80064b4 <__pow5mult>
 8005d9c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005d9e:	4606      	mov	r6, r0
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	dc3e      	bgt.n	8005e22 <_dtoa_r+0x81a>
 8005da4:	9b02      	ldr	r3, [sp, #8]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d137      	bne.n	8005e1a <_dtoa_r+0x812>
 8005daa:	9b03      	ldr	r3, [sp, #12]
 8005dac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d134      	bne.n	8005e1e <_dtoa_r+0x816>
 8005db4:	9b03      	ldr	r3, [sp, #12]
 8005db6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005dba:	0d1b      	lsrs	r3, r3, #20
 8005dbc:	051b      	lsls	r3, r3, #20
 8005dbe:	b12b      	cbz	r3, 8005dcc <_dtoa_r+0x7c4>
 8005dc0:	9b07      	ldr	r3, [sp, #28]
 8005dc2:	f109 0901 	add.w	r9, r9, #1
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	9307      	str	r3, [sp, #28]
 8005dca:	2301      	movs	r3, #1
 8005dcc:	9308      	str	r3, [sp, #32]
 8005dce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d128      	bne.n	8005e26 <_dtoa_r+0x81e>
 8005dd4:	2001      	movs	r0, #1
 8005dd6:	e02e      	b.n	8005e36 <_dtoa_r+0x82e>
 8005dd8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005dda:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005dde:	e796      	b.n	8005d0e <_dtoa_r+0x706>
 8005de0:	9b08      	ldr	r3, [sp, #32]
 8005de2:	f108 36ff 	add.w	r6, r8, #4294967295
 8005de6:	42b3      	cmp	r3, r6
 8005de8:	bfb7      	itett	lt
 8005dea:	9b08      	ldrlt	r3, [sp, #32]
 8005dec:	1b9e      	subge	r6, r3, r6
 8005dee:	1af2      	sublt	r2, r6, r3
 8005df0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005df2:	bfbf      	itttt	lt
 8005df4:	9608      	strlt	r6, [sp, #32]
 8005df6:	189b      	addlt	r3, r3, r2
 8005df8:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005dfa:	2600      	movlt	r6, #0
 8005dfc:	f1b8 0f00 	cmp.w	r8, #0
 8005e00:	bfb9      	ittee	lt
 8005e02:	eba9 0508 	sublt.w	r5, r9, r8
 8005e06:	2300      	movlt	r3, #0
 8005e08:	464d      	movge	r5, r9
 8005e0a:	4643      	movge	r3, r8
 8005e0c:	e781      	b.n	8005d12 <_dtoa_r+0x70a>
 8005e0e:	9e08      	ldr	r6, [sp, #32]
 8005e10:	464d      	mov	r5, r9
 8005e12:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005e14:	e786      	b.n	8005d24 <_dtoa_r+0x71c>
 8005e16:	9a08      	ldr	r2, [sp, #32]
 8005e18:	e7ad      	b.n	8005d76 <_dtoa_r+0x76e>
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	e7d6      	b.n	8005dcc <_dtoa_r+0x7c4>
 8005e1e:	9b02      	ldr	r3, [sp, #8]
 8005e20:	e7d4      	b.n	8005dcc <_dtoa_r+0x7c4>
 8005e22:	2300      	movs	r3, #0
 8005e24:	9308      	str	r3, [sp, #32]
 8005e26:	6933      	ldr	r3, [r6, #16]
 8005e28:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005e2c:	6918      	ldr	r0, [r3, #16]
 8005e2e:	f000 fa54 	bl	80062da <__hi0bits>
 8005e32:	f1c0 0020 	rsb	r0, r0, #32
 8005e36:	9b07      	ldr	r3, [sp, #28]
 8005e38:	4418      	add	r0, r3
 8005e3a:	f010 001f 	ands.w	r0, r0, #31
 8005e3e:	d047      	beq.n	8005ed0 <_dtoa_r+0x8c8>
 8005e40:	f1c0 0320 	rsb	r3, r0, #32
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	dd3b      	ble.n	8005ec0 <_dtoa_r+0x8b8>
 8005e48:	9b07      	ldr	r3, [sp, #28]
 8005e4a:	f1c0 001c 	rsb	r0, r0, #28
 8005e4e:	4481      	add	r9, r0
 8005e50:	4405      	add	r5, r0
 8005e52:	4403      	add	r3, r0
 8005e54:	9307      	str	r3, [sp, #28]
 8005e56:	f1b9 0f00 	cmp.w	r9, #0
 8005e5a:	dd05      	ble.n	8005e68 <_dtoa_r+0x860>
 8005e5c:	4659      	mov	r1, fp
 8005e5e:	464a      	mov	r2, r9
 8005e60:	4620      	mov	r0, r4
 8005e62:	f000 fb75 	bl	8006550 <__lshift>
 8005e66:	4683      	mov	fp, r0
 8005e68:	9b07      	ldr	r3, [sp, #28]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	dd05      	ble.n	8005e7a <_dtoa_r+0x872>
 8005e6e:	4631      	mov	r1, r6
 8005e70:	461a      	mov	r2, r3
 8005e72:	4620      	mov	r0, r4
 8005e74:	f000 fb6c 	bl	8006550 <__lshift>
 8005e78:	4606      	mov	r6, r0
 8005e7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e7c:	b353      	cbz	r3, 8005ed4 <_dtoa_r+0x8cc>
 8005e7e:	4631      	mov	r1, r6
 8005e80:	4658      	mov	r0, fp
 8005e82:	f000 fbb9 	bl	80065f8 <__mcmp>
 8005e86:	2800      	cmp	r0, #0
 8005e88:	da24      	bge.n	8005ed4 <_dtoa_r+0x8cc>
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	4659      	mov	r1, fp
 8005e8e:	220a      	movs	r2, #10
 8005e90:	4620      	mov	r0, r4
 8005e92:	f000 f9e7 	bl	8006264 <__multadd>
 8005e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e98:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e9c:	4683      	mov	fp, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	f000 8144 	beq.w	800612c <_dtoa_r+0xb24>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	4639      	mov	r1, r7
 8005ea8:	220a      	movs	r2, #10
 8005eaa:	4620      	mov	r0, r4
 8005eac:	f000 f9da 	bl	8006264 <__multadd>
 8005eb0:	9b04      	ldr	r3, [sp, #16]
 8005eb2:	4607      	mov	r7, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	dc4d      	bgt.n	8005f54 <_dtoa_r+0x94c>
 8005eb8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	dd4a      	ble.n	8005f54 <_dtoa_r+0x94c>
 8005ebe:	e011      	b.n	8005ee4 <_dtoa_r+0x8dc>
 8005ec0:	d0c9      	beq.n	8005e56 <_dtoa_r+0x84e>
 8005ec2:	9a07      	ldr	r2, [sp, #28]
 8005ec4:	331c      	adds	r3, #28
 8005ec6:	441a      	add	r2, r3
 8005ec8:	4499      	add	r9, r3
 8005eca:	441d      	add	r5, r3
 8005ecc:	4613      	mov	r3, r2
 8005ece:	e7c1      	b.n	8005e54 <_dtoa_r+0x84c>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	e7f6      	b.n	8005ec2 <_dtoa_r+0x8ba>
 8005ed4:	f1b8 0f00 	cmp.w	r8, #0
 8005ed8:	dc36      	bgt.n	8005f48 <_dtoa_r+0x940>
 8005eda:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	dd33      	ble.n	8005f48 <_dtoa_r+0x940>
 8005ee0:	f8cd 8010 	str.w	r8, [sp, #16]
 8005ee4:	9b04      	ldr	r3, [sp, #16]
 8005ee6:	b963      	cbnz	r3, 8005f02 <_dtoa_r+0x8fa>
 8005ee8:	4631      	mov	r1, r6
 8005eea:	2205      	movs	r2, #5
 8005eec:	4620      	mov	r0, r4
 8005eee:	f000 f9b9 	bl	8006264 <__multadd>
 8005ef2:	4601      	mov	r1, r0
 8005ef4:	4606      	mov	r6, r0
 8005ef6:	4658      	mov	r0, fp
 8005ef8:	f000 fb7e 	bl	80065f8 <__mcmp>
 8005efc:	2800      	cmp	r0, #0
 8005efe:	f73f add3 	bgt.w	8005aa8 <_dtoa_r+0x4a0>
 8005f02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005f04:	9d06      	ldr	r5, [sp, #24]
 8005f06:	ea6f 0a03 	mvn.w	sl, r3
 8005f0a:	f04f 0900 	mov.w	r9, #0
 8005f0e:	4631      	mov	r1, r6
 8005f10:	4620      	mov	r0, r4
 8005f12:	f000 f990 	bl	8006236 <_Bfree>
 8005f16:	2f00      	cmp	r7, #0
 8005f18:	f43f aebd 	beq.w	8005c96 <_dtoa_r+0x68e>
 8005f1c:	f1b9 0f00 	cmp.w	r9, #0
 8005f20:	d005      	beq.n	8005f2e <_dtoa_r+0x926>
 8005f22:	45b9      	cmp	r9, r7
 8005f24:	d003      	beq.n	8005f2e <_dtoa_r+0x926>
 8005f26:	4649      	mov	r1, r9
 8005f28:	4620      	mov	r0, r4
 8005f2a:	f000 f984 	bl	8006236 <_Bfree>
 8005f2e:	4639      	mov	r1, r7
 8005f30:	4620      	mov	r0, r4
 8005f32:	f000 f980 	bl	8006236 <_Bfree>
 8005f36:	e6ae      	b.n	8005c96 <_dtoa_r+0x68e>
 8005f38:	2600      	movs	r6, #0
 8005f3a:	4637      	mov	r7, r6
 8005f3c:	e7e1      	b.n	8005f02 <_dtoa_r+0x8fa>
 8005f3e:	46ba      	mov	sl, r7
 8005f40:	4637      	mov	r7, r6
 8005f42:	e5b1      	b.n	8005aa8 <_dtoa_r+0x4a0>
 8005f44:	40240000 	.word	0x40240000
 8005f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f4a:	f8cd 8010 	str.w	r8, [sp, #16]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	f000 80f3 	beq.w	800613a <_dtoa_r+0xb32>
 8005f54:	2d00      	cmp	r5, #0
 8005f56:	dd05      	ble.n	8005f64 <_dtoa_r+0x95c>
 8005f58:	4639      	mov	r1, r7
 8005f5a:	462a      	mov	r2, r5
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	f000 faf7 	bl	8006550 <__lshift>
 8005f62:	4607      	mov	r7, r0
 8005f64:	9b08      	ldr	r3, [sp, #32]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d04c      	beq.n	8006004 <_dtoa_r+0x9fc>
 8005f6a:	6879      	ldr	r1, [r7, #4]
 8005f6c:	4620      	mov	r0, r4
 8005f6e:	f000 f92e 	bl	80061ce <_Balloc>
 8005f72:	4605      	mov	r5, r0
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	f107 010c 	add.w	r1, r7, #12
 8005f7a:	3202      	adds	r2, #2
 8005f7c:	0092      	lsls	r2, r2, #2
 8005f7e:	300c      	adds	r0, #12
 8005f80:	f000 f91a 	bl	80061b8 <memcpy>
 8005f84:	2201      	movs	r2, #1
 8005f86:	4629      	mov	r1, r5
 8005f88:	4620      	mov	r0, r4
 8005f8a:	f000 fae1 	bl	8006550 <__lshift>
 8005f8e:	46b9      	mov	r9, r7
 8005f90:	4607      	mov	r7, r0
 8005f92:	9b06      	ldr	r3, [sp, #24]
 8005f94:	9307      	str	r3, [sp, #28]
 8005f96:	9b02      	ldr	r3, [sp, #8]
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	9308      	str	r3, [sp, #32]
 8005f9e:	4631      	mov	r1, r6
 8005fa0:	4658      	mov	r0, fp
 8005fa2:	f7ff faa3 	bl	80054ec <quorem>
 8005fa6:	4649      	mov	r1, r9
 8005fa8:	4605      	mov	r5, r0
 8005faa:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005fae:	4658      	mov	r0, fp
 8005fb0:	f000 fb22 	bl	80065f8 <__mcmp>
 8005fb4:	463a      	mov	r2, r7
 8005fb6:	9002      	str	r0, [sp, #8]
 8005fb8:	4631      	mov	r1, r6
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 fb36 	bl	800662c <__mdiff>
 8005fc0:	68c3      	ldr	r3, [r0, #12]
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	bb03      	cbnz	r3, 8006008 <_dtoa_r+0xa00>
 8005fc6:	4601      	mov	r1, r0
 8005fc8:	9009      	str	r0, [sp, #36]	; 0x24
 8005fca:	4658      	mov	r0, fp
 8005fcc:	f000 fb14 	bl	80065f8 <__mcmp>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005fd4:	4611      	mov	r1, r2
 8005fd6:	4620      	mov	r0, r4
 8005fd8:	9309      	str	r3, [sp, #36]	; 0x24
 8005fda:	f000 f92c 	bl	8006236 <_Bfree>
 8005fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fe0:	b9a3      	cbnz	r3, 800600c <_dtoa_r+0xa04>
 8005fe2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005fe4:	b992      	cbnz	r2, 800600c <_dtoa_r+0xa04>
 8005fe6:	9a08      	ldr	r2, [sp, #32]
 8005fe8:	b982      	cbnz	r2, 800600c <_dtoa_r+0xa04>
 8005fea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005fee:	d029      	beq.n	8006044 <_dtoa_r+0xa3c>
 8005ff0:	9b02      	ldr	r3, [sp, #8]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	dd01      	ble.n	8005ffa <_dtoa_r+0x9f2>
 8005ff6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005ffa:	9b07      	ldr	r3, [sp, #28]
 8005ffc:	1c5d      	adds	r5, r3, #1
 8005ffe:	f883 8000 	strb.w	r8, [r3]
 8006002:	e784      	b.n	8005f0e <_dtoa_r+0x906>
 8006004:	4638      	mov	r0, r7
 8006006:	e7c2      	b.n	8005f8e <_dtoa_r+0x986>
 8006008:	2301      	movs	r3, #1
 800600a:	e7e3      	b.n	8005fd4 <_dtoa_r+0x9cc>
 800600c:	9a02      	ldr	r2, [sp, #8]
 800600e:	2a00      	cmp	r2, #0
 8006010:	db04      	blt.n	800601c <_dtoa_r+0xa14>
 8006012:	d123      	bne.n	800605c <_dtoa_r+0xa54>
 8006014:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006016:	bb0a      	cbnz	r2, 800605c <_dtoa_r+0xa54>
 8006018:	9a08      	ldr	r2, [sp, #32]
 800601a:	b9fa      	cbnz	r2, 800605c <_dtoa_r+0xa54>
 800601c:	2b00      	cmp	r3, #0
 800601e:	ddec      	ble.n	8005ffa <_dtoa_r+0x9f2>
 8006020:	4659      	mov	r1, fp
 8006022:	2201      	movs	r2, #1
 8006024:	4620      	mov	r0, r4
 8006026:	f000 fa93 	bl	8006550 <__lshift>
 800602a:	4631      	mov	r1, r6
 800602c:	4683      	mov	fp, r0
 800602e:	f000 fae3 	bl	80065f8 <__mcmp>
 8006032:	2800      	cmp	r0, #0
 8006034:	dc03      	bgt.n	800603e <_dtoa_r+0xa36>
 8006036:	d1e0      	bne.n	8005ffa <_dtoa_r+0x9f2>
 8006038:	f018 0f01 	tst.w	r8, #1
 800603c:	d0dd      	beq.n	8005ffa <_dtoa_r+0x9f2>
 800603e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006042:	d1d8      	bne.n	8005ff6 <_dtoa_r+0x9ee>
 8006044:	9b07      	ldr	r3, [sp, #28]
 8006046:	9a07      	ldr	r2, [sp, #28]
 8006048:	1c5d      	adds	r5, r3, #1
 800604a:	2339      	movs	r3, #57	; 0x39
 800604c:	7013      	strb	r3, [r2, #0]
 800604e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006052:	1e6a      	subs	r2, r5, #1
 8006054:	2b39      	cmp	r3, #57	; 0x39
 8006056:	d04d      	beq.n	80060f4 <_dtoa_r+0xaec>
 8006058:	3301      	adds	r3, #1
 800605a:	e052      	b.n	8006102 <_dtoa_r+0xafa>
 800605c:	9a07      	ldr	r2, [sp, #28]
 800605e:	2b00      	cmp	r3, #0
 8006060:	f102 0501 	add.w	r5, r2, #1
 8006064:	dd06      	ble.n	8006074 <_dtoa_r+0xa6c>
 8006066:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800606a:	d0eb      	beq.n	8006044 <_dtoa_r+0xa3c>
 800606c:	f108 0801 	add.w	r8, r8, #1
 8006070:	9b07      	ldr	r3, [sp, #28]
 8006072:	e7c4      	b.n	8005ffe <_dtoa_r+0x9f6>
 8006074:	9b06      	ldr	r3, [sp, #24]
 8006076:	9a04      	ldr	r2, [sp, #16]
 8006078:	1aeb      	subs	r3, r5, r3
 800607a:	4293      	cmp	r3, r2
 800607c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006080:	d021      	beq.n	80060c6 <_dtoa_r+0xabe>
 8006082:	4659      	mov	r1, fp
 8006084:	2300      	movs	r3, #0
 8006086:	220a      	movs	r2, #10
 8006088:	4620      	mov	r0, r4
 800608a:	f000 f8eb 	bl	8006264 <__multadd>
 800608e:	45b9      	cmp	r9, r7
 8006090:	4683      	mov	fp, r0
 8006092:	f04f 0300 	mov.w	r3, #0
 8006096:	f04f 020a 	mov.w	r2, #10
 800609a:	4649      	mov	r1, r9
 800609c:	4620      	mov	r0, r4
 800609e:	d105      	bne.n	80060ac <_dtoa_r+0xaa4>
 80060a0:	f000 f8e0 	bl	8006264 <__multadd>
 80060a4:	4681      	mov	r9, r0
 80060a6:	4607      	mov	r7, r0
 80060a8:	9507      	str	r5, [sp, #28]
 80060aa:	e778      	b.n	8005f9e <_dtoa_r+0x996>
 80060ac:	f000 f8da 	bl	8006264 <__multadd>
 80060b0:	4639      	mov	r1, r7
 80060b2:	4681      	mov	r9, r0
 80060b4:	2300      	movs	r3, #0
 80060b6:	220a      	movs	r2, #10
 80060b8:	4620      	mov	r0, r4
 80060ba:	f000 f8d3 	bl	8006264 <__multadd>
 80060be:	4607      	mov	r7, r0
 80060c0:	e7f2      	b.n	80060a8 <_dtoa_r+0xaa0>
 80060c2:	f04f 0900 	mov.w	r9, #0
 80060c6:	4659      	mov	r1, fp
 80060c8:	2201      	movs	r2, #1
 80060ca:	4620      	mov	r0, r4
 80060cc:	f000 fa40 	bl	8006550 <__lshift>
 80060d0:	4631      	mov	r1, r6
 80060d2:	4683      	mov	fp, r0
 80060d4:	f000 fa90 	bl	80065f8 <__mcmp>
 80060d8:	2800      	cmp	r0, #0
 80060da:	dcb8      	bgt.n	800604e <_dtoa_r+0xa46>
 80060dc:	d102      	bne.n	80060e4 <_dtoa_r+0xadc>
 80060de:	f018 0f01 	tst.w	r8, #1
 80060e2:	d1b4      	bne.n	800604e <_dtoa_r+0xa46>
 80060e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80060e8:	1e6a      	subs	r2, r5, #1
 80060ea:	2b30      	cmp	r3, #48	; 0x30
 80060ec:	f47f af0f 	bne.w	8005f0e <_dtoa_r+0x906>
 80060f0:	4615      	mov	r5, r2
 80060f2:	e7f7      	b.n	80060e4 <_dtoa_r+0xadc>
 80060f4:	9b06      	ldr	r3, [sp, #24]
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d105      	bne.n	8006106 <_dtoa_r+0xafe>
 80060fa:	2331      	movs	r3, #49	; 0x31
 80060fc:	9a06      	ldr	r2, [sp, #24]
 80060fe:	f10a 0a01 	add.w	sl, sl, #1
 8006102:	7013      	strb	r3, [r2, #0]
 8006104:	e703      	b.n	8005f0e <_dtoa_r+0x906>
 8006106:	4615      	mov	r5, r2
 8006108:	e7a1      	b.n	800604e <_dtoa_r+0xa46>
 800610a:	4b17      	ldr	r3, [pc, #92]	; (8006168 <_dtoa_r+0xb60>)
 800610c:	f7ff bae1 	b.w	80056d2 <_dtoa_r+0xca>
 8006110:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006112:	2b00      	cmp	r3, #0
 8006114:	f47f aabb 	bne.w	800568e <_dtoa_r+0x86>
 8006118:	4b14      	ldr	r3, [pc, #80]	; (800616c <_dtoa_r+0xb64>)
 800611a:	f7ff bada 	b.w	80056d2 <_dtoa_r+0xca>
 800611e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006120:	2b01      	cmp	r3, #1
 8006122:	f77f ae3f 	ble.w	8005da4 <_dtoa_r+0x79c>
 8006126:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006128:	9308      	str	r3, [sp, #32]
 800612a:	e653      	b.n	8005dd4 <_dtoa_r+0x7cc>
 800612c:	9b04      	ldr	r3, [sp, #16]
 800612e:	2b00      	cmp	r3, #0
 8006130:	dc03      	bgt.n	800613a <_dtoa_r+0xb32>
 8006132:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006134:	2b02      	cmp	r3, #2
 8006136:	f73f aed5 	bgt.w	8005ee4 <_dtoa_r+0x8dc>
 800613a:	9d06      	ldr	r5, [sp, #24]
 800613c:	4631      	mov	r1, r6
 800613e:	4658      	mov	r0, fp
 8006140:	f7ff f9d4 	bl	80054ec <quorem>
 8006144:	9b06      	ldr	r3, [sp, #24]
 8006146:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800614a:	f805 8b01 	strb.w	r8, [r5], #1
 800614e:	9a04      	ldr	r2, [sp, #16]
 8006150:	1aeb      	subs	r3, r5, r3
 8006152:	429a      	cmp	r2, r3
 8006154:	ddb5      	ble.n	80060c2 <_dtoa_r+0xaba>
 8006156:	4659      	mov	r1, fp
 8006158:	2300      	movs	r3, #0
 800615a:	220a      	movs	r2, #10
 800615c:	4620      	mov	r0, r4
 800615e:	f000 f881 	bl	8006264 <__multadd>
 8006162:	4683      	mov	fp, r0
 8006164:	e7ea      	b.n	800613c <_dtoa_r+0xb34>
 8006166:	bf00      	nop
 8006168:	0800747c 	.word	0x0800747c
 800616c:	080074a0 	.word	0x080074a0

08006170 <_localeconv_r>:
 8006170:	4b04      	ldr	r3, [pc, #16]	; (8006184 <_localeconv_r+0x14>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	6a18      	ldr	r0, [r3, #32]
 8006176:	4b04      	ldr	r3, [pc, #16]	; (8006188 <_localeconv_r+0x18>)
 8006178:	2800      	cmp	r0, #0
 800617a:	bf08      	it	eq
 800617c:	4618      	moveq	r0, r3
 800617e:	30f0      	adds	r0, #240	; 0xf0
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	2000001c 	.word	0x2000001c
 8006188:	20000080 	.word	0x20000080

0800618c <malloc>:
 800618c:	4b02      	ldr	r3, [pc, #8]	; (8006198 <malloc+0xc>)
 800618e:	4601      	mov	r1, r0
 8006190:	6818      	ldr	r0, [r3, #0]
 8006192:	f000 bb53 	b.w	800683c <_malloc_r>
 8006196:	bf00      	nop
 8006198:	2000001c 	.word	0x2000001c

0800619c <memchr>:
 800619c:	b510      	push	{r4, lr}
 800619e:	b2c9      	uxtb	r1, r1
 80061a0:	4402      	add	r2, r0
 80061a2:	4290      	cmp	r0, r2
 80061a4:	4603      	mov	r3, r0
 80061a6:	d101      	bne.n	80061ac <memchr+0x10>
 80061a8:	2300      	movs	r3, #0
 80061aa:	e003      	b.n	80061b4 <memchr+0x18>
 80061ac:	781c      	ldrb	r4, [r3, #0]
 80061ae:	3001      	adds	r0, #1
 80061b0:	428c      	cmp	r4, r1
 80061b2:	d1f6      	bne.n	80061a2 <memchr+0x6>
 80061b4:	4618      	mov	r0, r3
 80061b6:	bd10      	pop	{r4, pc}

080061b8 <memcpy>:
 80061b8:	b510      	push	{r4, lr}
 80061ba:	1e43      	subs	r3, r0, #1
 80061bc:	440a      	add	r2, r1
 80061be:	4291      	cmp	r1, r2
 80061c0:	d100      	bne.n	80061c4 <memcpy+0xc>
 80061c2:	bd10      	pop	{r4, pc}
 80061c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061cc:	e7f7      	b.n	80061be <memcpy+0x6>

080061ce <_Balloc>:
 80061ce:	b570      	push	{r4, r5, r6, lr}
 80061d0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80061d2:	4604      	mov	r4, r0
 80061d4:	460e      	mov	r6, r1
 80061d6:	b93d      	cbnz	r5, 80061e8 <_Balloc+0x1a>
 80061d8:	2010      	movs	r0, #16
 80061da:	f7ff ffd7 	bl	800618c <malloc>
 80061de:	6260      	str	r0, [r4, #36]	; 0x24
 80061e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80061e4:	6005      	str	r5, [r0, #0]
 80061e6:	60c5      	str	r5, [r0, #12]
 80061e8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80061ea:	68eb      	ldr	r3, [r5, #12]
 80061ec:	b183      	cbz	r3, 8006210 <_Balloc+0x42>
 80061ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80061f6:	b9b8      	cbnz	r0, 8006228 <_Balloc+0x5a>
 80061f8:	2101      	movs	r1, #1
 80061fa:	fa01 f506 	lsl.w	r5, r1, r6
 80061fe:	1d6a      	adds	r2, r5, #5
 8006200:	0092      	lsls	r2, r2, #2
 8006202:	4620      	mov	r0, r4
 8006204:	f000 fabf 	bl	8006786 <_calloc_r>
 8006208:	b160      	cbz	r0, 8006224 <_Balloc+0x56>
 800620a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800620e:	e00e      	b.n	800622e <_Balloc+0x60>
 8006210:	2221      	movs	r2, #33	; 0x21
 8006212:	2104      	movs	r1, #4
 8006214:	4620      	mov	r0, r4
 8006216:	f000 fab6 	bl	8006786 <_calloc_r>
 800621a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800621c:	60e8      	str	r0, [r5, #12]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d1e4      	bne.n	80061ee <_Balloc+0x20>
 8006224:	2000      	movs	r0, #0
 8006226:	bd70      	pop	{r4, r5, r6, pc}
 8006228:	6802      	ldr	r2, [r0, #0]
 800622a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800622e:	2300      	movs	r3, #0
 8006230:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006234:	e7f7      	b.n	8006226 <_Balloc+0x58>

08006236 <_Bfree>:
 8006236:	b570      	push	{r4, r5, r6, lr}
 8006238:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800623a:	4606      	mov	r6, r0
 800623c:	460d      	mov	r5, r1
 800623e:	b93c      	cbnz	r4, 8006250 <_Bfree+0x1a>
 8006240:	2010      	movs	r0, #16
 8006242:	f7ff ffa3 	bl	800618c <malloc>
 8006246:	6270      	str	r0, [r6, #36]	; 0x24
 8006248:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800624c:	6004      	str	r4, [r0, #0]
 800624e:	60c4      	str	r4, [r0, #12]
 8006250:	b13d      	cbz	r5, 8006262 <_Bfree+0x2c>
 8006252:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006254:	686a      	ldr	r2, [r5, #4]
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800625c:	6029      	str	r1, [r5, #0]
 800625e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006262:	bd70      	pop	{r4, r5, r6, pc}

08006264 <__multadd>:
 8006264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006268:	461f      	mov	r7, r3
 800626a:	4606      	mov	r6, r0
 800626c:	460c      	mov	r4, r1
 800626e:	2300      	movs	r3, #0
 8006270:	690d      	ldr	r5, [r1, #16]
 8006272:	f101 0c14 	add.w	ip, r1, #20
 8006276:	f8dc 0000 	ldr.w	r0, [ip]
 800627a:	3301      	adds	r3, #1
 800627c:	b281      	uxth	r1, r0
 800627e:	fb02 7101 	mla	r1, r2, r1, r7
 8006282:	0c00      	lsrs	r0, r0, #16
 8006284:	0c0f      	lsrs	r7, r1, #16
 8006286:	fb02 7000 	mla	r0, r2, r0, r7
 800628a:	b289      	uxth	r1, r1
 800628c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006290:	429d      	cmp	r5, r3
 8006292:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006296:	f84c 1b04 	str.w	r1, [ip], #4
 800629a:	dcec      	bgt.n	8006276 <__multadd+0x12>
 800629c:	b1d7      	cbz	r7, 80062d4 <__multadd+0x70>
 800629e:	68a3      	ldr	r3, [r4, #8]
 80062a0:	42ab      	cmp	r3, r5
 80062a2:	dc12      	bgt.n	80062ca <__multadd+0x66>
 80062a4:	6861      	ldr	r1, [r4, #4]
 80062a6:	4630      	mov	r0, r6
 80062a8:	3101      	adds	r1, #1
 80062aa:	f7ff ff90 	bl	80061ce <_Balloc>
 80062ae:	4680      	mov	r8, r0
 80062b0:	6922      	ldr	r2, [r4, #16]
 80062b2:	f104 010c 	add.w	r1, r4, #12
 80062b6:	3202      	adds	r2, #2
 80062b8:	0092      	lsls	r2, r2, #2
 80062ba:	300c      	adds	r0, #12
 80062bc:	f7ff ff7c 	bl	80061b8 <memcpy>
 80062c0:	4621      	mov	r1, r4
 80062c2:	4630      	mov	r0, r6
 80062c4:	f7ff ffb7 	bl	8006236 <_Bfree>
 80062c8:	4644      	mov	r4, r8
 80062ca:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80062ce:	3501      	adds	r5, #1
 80062d0:	615f      	str	r7, [r3, #20]
 80062d2:	6125      	str	r5, [r4, #16]
 80062d4:	4620      	mov	r0, r4
 80062d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080062da <__hi0bits>:
 80062da:	0c02      	lsrs	r2, r0, #16
 80062dc:	0412      	lsls	r2, r2, #16
 80062de:	4603      	mov	r3, r0
 80062e0:	b9b2      	cbnz	r2, 8006310 <__hi0bits+0x36>
 80062e2:	0403      	lsls	r3, r0, #16
 80062e4:	2010      	movs	r0, #16
 80062e6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80062ea:	bf04      	itt	eq
 80062ec:	021b      	lsleq	r3, r3, #8
 80062ee:	3008      	addeq	r0, #8
 80062f0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80062f4:	bf04      	itt	eq
 80062f6:	011b      	lsleq	r3, r3, #4
 80062f8:	3004      	addeq	r0, #4
 80062fa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80062fe:	bf04      	itt	eq
 8006300:	009b      	lsleq	r3, r3, #2
 8006302:	3002      	addeq	r0, #2
 8006304:	2b00      	cmp	r3, #0
 8006306:	db06      	blt.n	8006316 <__hi0bits+0x3c>
 8006308:	005b      	lsls	r3, r3, #1
 800630a:	d503      	bpl.n	8006314 <__hi0bits+0x3a>
 800630c:	3001      	adds	r0, #1
 800630e:	4770      	bx	lr
 8006310:	2000      	movs	r0, #0
 8006312:	e7e8      	b.n	80062e6 <__hi0bits+0xc>
 8006314:	2020      	movs	r0, #32
 8006316:	4770      	bx	lr

08006318 <__lo0bits>:
 8006318:	6803      	ldr	r3, [r0, #0]
 800631a:	4601      	mov	r1, r0
 800631c:	f013 0207 	ands.w	r2, r3, #7
 8006320:	d00b      	beq.n	800633a <__lo0bits+0x22>
 8006322:	07da      	lsls	r2, r3, #31
 8006324:	d423      	bmi.n	800636e <__lo0bits+0x56>
 8006326:	0798      	lsls	r0, r3, #30
 8006328:	bf49      	itett	mi
 800632a:	085b      	lsrmi	r3, r3, #1
 800632c:	089b      	lsrpl	r3, r3, #2
 800632e:	2001      	movmi	r0, #1
 8006330:	600b      	strmi	r3, [r1, #0]
 8006332:	bf5c      	itt	pl
 8006334:	600b      	strpl	r3, [r1, #0]
 8006336:	2002      	movpl	r0, #2
 8006338:	4770      	bx	lr
 800633a:	b298      	uxth	r0, r3
 800633c:	b9a8      	cbnz	r0, 800636a <__lo0bits+0x52>
 800633e:	2010      	movs	r0, #16
 8006340:	0c1b      	lsrs	r3, r3, #16
 8006342:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006346:	bf04      	itt	eq
 8006348:	0a1b      	lsreq	r3, r3, #8
 800634a:	3008      	addeq	r0, #8
 800634c:	071a      	lsls	r2, r3, #28
 800634e:	bf04      	itt	eq
 8006350:	091b      	lsreq	r3, r3, #4
 8006352:	3004      	addeq	r0, #4
 8006354:	079a      	lsls	r2, r3, #30
 8006356:	bf04      	itt	eq
 8006358:	089b      	lsreq	r3, r3, #2
 800635a:	3002      	addeq	r0, #2
 800635c:	07da      	lsls	r2, r3, #31
 800635e:	d402      	bmi.n	8006366 <__lo0bits+0x4e>
 8006360:	085b      	lsrs	r3, r3, #1
 8006362:	d006      	beq.n	8006372 <__lo0bits+0x5a>
 8006364:	3001      	adds	r0, #1
 8006366:	600b      	str	r3, [r1, #0]
 8006368:	4770      	bx	lr
 800636a:	4610      	mov	r0, r2
 800636c:	e7e9      	b.n	8006342 <__lo0bits+0x2a>
 800636e:	2000      	movs	r0, #0
 8006370:	4770      	bx	lr
 8006372:	2020      	movs	r0, #32
 8006374:	4770      	bx	lr

08006376 <__i2b>:
 8006376:	b510      	push	{r4, lr}
 8006378:	460c      	mov	r4, r1
 800637a:	2101      	movs	r1, #1
 800637c:	f7ff ff27 	bl	80061ce <_Balloc>
 8006380:	2201      	movs	r2, #1
 8006382:	6144      	str	r4, [r0, #20]
 8006384:	6102      	str	r2, [r0, #16]
 8006386:	bd10      	pop	{r4, pc}

08006388 <__multiply>:
 8006388:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800638c:	4614      	mov	r4, r2
 800638e:	690a      	ldr	r2, [r1, #16]
 8006390:	6923      	ldr	r3, [r4, #16]
 8006392:	4688      	mov	r8, r1
 8006394:	429a      	cmp	r2, r3
 8006396:	bfbe      	ittt	lt
 8006398:	460b      	movlt	r3, r1
 800639a:	46a0      	movlt	r8, r4
 800639c:	461c      	movlt	r4, r3
 800639e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80063a2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80063a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80063aa:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80063ae:	eb07 0609 	add.w	r6, r7, r9
 80063b2:	42b3      	cmp	r3, r6
 80063b4:	bfb8      	it	lt
 80063b6:	3101      	addlt	r1, #1
 80063b8:	f7ff ff09 	bl	80061ce <_Balloc>
 80063bc:	f100 0514 	add.w	r5, r0, #20
 80063c0:	462b      	mov	r3, r5
 80063c2:	2200      	movs	r2, #0
 80063c4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80063c8:	4573      	cmp	r3, lr
 80063ca:	d316      	bcc.n	80063fa <__multiply+0x72>
 80063cc:	f104 0214 	add.w	r2, r4, #20
 80063d0:	f108 0114 	add.w	r1, r8, #20
 80063d4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80063d8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80063dc:	9300      	str	r3, [sp, #0]
 80063de:	9b00      	ldr	r3, [sp, #0]
 80063e0:	9201      	str	r2, [sp, #4]
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d80c      	bhi.n	8006400 <__multiply+0x78>
 80063e6:	2e00      	cmp	r6, #0
 80063e8:	dd03      	ble.n	80063f2 <__multiply+0x6a>
 80063ea:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d05d      	beq.n	80064ae <__multiply+0x126>
 80063f2:	6106      	str	r6, [r0, #16]
 80063f4:	b003      	add	sp, #12
 80063f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063fa:	f843 2b04 	str.w	r2, [r3], #4
 80063fe:	e7e3      	b.n	80063c8 <__multiply+0x40>
 8006400:	f8b2 b000 	ldrh.w	fp, [r2]
 8006404:	f1bb 0f00 	cmp.w	fp, #0
 8006408:	d023      	beq.n	8006452 <__multiply+0xca>
 800640a:	4689      	mov	r9, r1
 800640c:	46ac      	mov	ip, r5
 800640e:	f04f 0800 	mov.w	r8, #0
 8006412:	f859 4b04 	ldr.w	r4, [r9], #4
 8006416:	f8dc a000 	ldr.w	sl, [ip]
 800641a:	b2a3      	uxth	r3, r4
 800641c:	fa1f fa8a 	uxth.w	sl, sl
 8006420:	fb0b a303 	mla	r3, fp, r3, sl
 8006424:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006428:	f8dc 4000 	ldr.w	r4, [ip]
 800642c:	4443      	add	r3, r8
 800642e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006432:	fb0b 840a 	mla	r4, fp, sl, r8
 8006436:	46e2      	mov	sl, ip
 8006438:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800643c:	b29b      	uxth	r3, r3
 800643e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006442:	454f      	cmp	r7, r9
 8006444:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006448:	f84a 3b04 	str.w	r3, [sl], #4
 800644c:	d82b      	bhi.n	80064a6 <__multiply+0x11e>
 800644e:	f8cc 8004 	str.w	r8, [ip, #4]
 8006452:	9b01      	ldr	r3, [sp, #4]
 8006454:	3204      	adds	r2, #4
 8006456:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800645a:	f1ba 0f00 	cmp.w	sl, #0
 800645e:	d020      	beq.n	80064a2 <__multiply+0x11a>
 8006460:	4689      	mov	r9, r1
 8006462:	46a8      	mov	r8, r5
 8006464:	f04f 0b00 	mov.w	fp, #0
 8006468:	682b      	ldr	r3, [r5, #0]
 800646a:	f8b9 c000 	ldrh.w	ip, [r9]
 800646e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006472:	b29b      	uxth	r3, r3
 8006474:	fb0a 440c 	mla	r4, sl, ip, r4
 8006478:	46c4      	mov	ip, r8
 800647a:	445c      	add	r4, fp
 800647c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006480:	f84c 3b04 	str.w	r3, [ip], #4
 8006484:	f859 3b04 	ldr.w	r3, [r9], #4
 8006488:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800648c:	0c1b      	lsrs	r3, r3, #16
 800648e:	fb0a b303 	mla	r3, sl, r3, fp
 8006492:	454f      	cmp	r7, r9
 8006494:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006498:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800649c:	d805      	bhi.n	80064aa <__multiply+0x122>
 800649e:	f8c8 3004 	str.w	r3, [r8, #4]
 80064a2:	3504      	adds	r5, #4
 80064a4:	e79b      	b.n	80063de <__multiply+0x56>
 80064a6:	46d4      	mov	ip, sl
 80064a8:	e7b3      	b.n	8006412 <__multiply+0x8a>
 80064aa:	46e0      	mov	r8, ip
 80064ac:	e7dd      	b.n	800646a <__multiply+0xe2>
 80064ae:	3e01      	subs	r6, #1
 80064b0:	e799      	b.n	80063e6 <__multiply+0x5e>
	...

080064b4 <__pow5mult>:
 80064b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064b8:	4615      	mov	r5, r2
 80064ba:	f012 0203 	ands.w	r2, r2, #3
 80064be:	4606      	mov	r6, r0
 80064c0:	460f      	mov	r7, r1
 80064c2:	d007      	beq.n	80064d4 <__pow5mult+0x20>
 80064c4:	4c21      	ldr	r4, [pc, #132]	; (800654c <__pow5mult+0x98>)
 80064c6:	3a01      	subs	r2, #1
 80064c8:	2300      	movs	r3, #0
 80064ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80064ce:	f7ff fec9 	bl	8006264 <__multadd>
 80064d2:	4607      	mov	r7, r0
 80064d4:	10ad      	asrs	r5, r5, #2
 80064d6:	d035      	beq.n	8006544 <__pow5mult+0x90>
 80064d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80064da:	b93c      	cbnz	r4, 80064ec <__pow5mult+0x38>
 80064dc:	2010      	movs	r0, #16
 80064de:	f7ff fe55 	bl	800618c <malloc>
 80064e2:	6270      	str	r0, [r6, #36]	; 0x24
 80064e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064e8:	6004      	str	r4, [r0, #0]
 80064ea:	60c4      	str	r4, [r0, #12]
 80064ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80064f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80064f4:	b94c      	cbnz	r4, 800650a <__pow5mult+0x56>
 80064f6:	f240 2171 	movw	r1, #625	; 0x271
 80064fa:	4630      	mov	r0, r6
 80064fc:	f7ff ff3b 	bl	8006376 <__i2b>
 8006500:	2300      	movs	r3, #0
 8006502:	4604      	mov	r4, r0
 8006504:	f8c8 0008 	str.w	r0, [r8, #8]
 8006508:	6003      	str	r3, [r0, #0]
 800650a:	f04f 0800 	mov.w	r8, #0
 800650e:	07eb      	lsls	r3, r5, #31
 8006510:	d50a      	bpl.n	8006528 <__pow5mult+0x74>
 8006512:	4639      	mov	r1, r7
 8006514:	4622      	mov	r2, r4
 8006516:	4630      	mov	r0, r6
 8006518:	f7ff ff36 	bl	8006388 <__multiply>
 800651c:	4681      	mov	r9, r0
 800651e:	4639      	mov	r1, r7
 8006520:	4630      	mov	r0, r6
 8006522:	f7ff fe88 	bl	8006236 <_Bfree>
 8006526:	464f      	mov	r7, r9
 8006528:	106d      	asrs	r5, r5, #1
 800652a:	d00b      	beq.n	8006544 <__pow5mult+0x90>
 800652c:	6820      	ldr	r0, [r4, #0]
 800652e:	b938      	cbnz	r0, 8006540 <__pow5mult+0x8c>
 8006530:	4622      	mov	r2, r4
 8006532:	4621      	mov	r1, r4
 8006534:	4630      	mov	r0, r6
 8006536:	f7ff ff27 	bl	8006388 <__multiply>
 800653a:	6020      	str	r0, [r4, #0]
 800653c:	f8c0 8000 	str.w	r8, [r0]
 8006540:	4604      	mov	r4, r0
 8006542:	e7e4      	b.n	800650e <__pow5mult+0x5a>
 8006544:	4638      	mov	r0, r7
 8006546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800654a:	bf00      	nop
 800654c:	080075a0 	.word	0x080075a0

08006550 <__lshift>:
 8006550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006554:	460c      	mov	r4, r1
 8006556:	4607      	mov	r7, r0
 8006558:	4616      	mov	r6, r2
 800655a:	6923      	ldr	r3, [r4, #16]
 800655c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006560:	eb0a 0903 	add.w	r9, sl, r3
 8006564:	6849      	ldr	r1, [r1, #4]
 8006566:	68a3      	ldr	r3, [r4, #8]
 8006568:	f109 0501 	add.w	r5, r9, #1
 800656c:	42ab      	cmp	r3, r5
 800656e:	db32      	blt.n	80065d6 <__lshift+0x86>
 8006570:	4638      	mov	r0, r7
 8006572:	f7ff fe2c 	bl	80061ce <_Balloc>
 8006576:	2300      	movs	r3, #0
 8006578:	4680      	mov	r8, r0
 800657a:	461a      	mov	r2, r3
 800657c:	f100 0114 	add.w	r1, r0, #20
 8006580:	4553      	cmp	r3, sl
 8006582:	db2b      	blt.n	80065dc <__lshift+0x8c>
 8006584:	6920      	ldr	r0, [r4, #16]
 8006586:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800658a:	f104 0314 	add.w	r3, r4, #20
 800658e:	f016 021f 	ands.w	r2, r6, #31
 8006592:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006596:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800659a:	d025      	beq.n	80065e8 <__lshift+0x98>
 800659c:	2000      	movs	r0, #0
 800659e:	f1c2 0e20 	rsb	lr, r2, #32
 80065a2:	468a      	mov	sl, r1
 80065a4:	681e      	ldr	r6, [r3, #0]
 80065a6:	4096      	lsls	r6, r2
 80065a8:	4330      	orrs	r0, r6
 80065aa:	f84a 0b04 	str.w	r0, [sl], #4
 80065ae:	f853 0b04 	ldr.w	r0, [r3], #4
 80065b2:	459c      	cmp	ip, r3
 80065b4:	fa20 f00e 	lsr.w	r0, r0, lr
 80065b8:	d814      	bhi.n	80065e4 <__lshift+0x94>
 80065ba:	6048      	str	r0, [r1, #4]
 80065bc:	b108      	cbz	r0, 80065c2 <__lshift+0x72>
 80065be:	f109 0502 	add.w	r5, r9, #2
 80065c2:	3d01      	subs	r5, #1
 80065c4:	4638      	mov	r0, r7
 80065c6:	f8c8 5010 	str.w	r5, [r8, #16]
 80065ca:	4621      	mov	r1, r4
 80065cc:	f7ff fe33 	bl	8006236 <_Bfree>
 80065d0:	4640      	mov	r0, r8
 80065d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065d6:	3101      	adds	r1, #1
 80065d8:	005b      	lsls	r3, r3, #1
 80065da:	e7c7      	b.n	800656c <__lshift+0x1c>
 80065dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80065e0:	3301      	adds	r3, #1
 80065e2:	e7cd      	b.n	8006580 <__lshift+0x30>
 80065e4:	4651      	mov	r1, sl
 80065e6:	e7dc      	b.n	80065a2 <__lshift+0x52>
 80065e8:	3904      	subs	r1, #4
 80065ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80065ee:	459c      	cmp	ip, r3
 80065f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80065f4:	d8f9      	bhi.n	80065ea <__lshift+0x9a>
 80065f6:	e7e4      	b.n	80065c2 <__lshift+0x72>

080065f8 <__mcmp>:
 80065f8:	6903      	ldr	r3, [r0, #16]
 80065fa:	690a      	ldr	r2, [r1, #16]
 80065fc:	b530      	push	{r4, r5, lr}
 80065fe:	1a9b      	subs	r3, r3, r2
 8006600:	d10c      	bne.n	800661c <__mcmp+0x24>
 8006602:	0092      	lsls	r2, r2, #2
 8006604:	3014      	adds	r0, #20
 8006606:	3114      	adds	r1, #20
 8006608:	1884      	adds	r4, r0, r2
 800660a:	4411      	add	r1, r2
 800660c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006610:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006614:	4295      	cmp	r5, r2
 8006616:	d003      	beq.n	8006620 <__mcmp+0x28>
 8006618:	d305      	bcc.n	8006626 <__mcmp+0x2e>
 800661a:	2301      	movs	r3, #1
 800661c:	4618      	mov	r0, r3
 800661e:	bd30      	pop	{r4, r5, pc}
 8006620:	42a0      	cmp	r0, r4
 8006622:	d3f3      	bcc.n	800660c <__mcmp+0x14>
 8006624:	e7fa      	b.n	800661c <__mcmp+0x24>
 8006626:	f04f 33ff 	mov.w	r3, #4294967295
 800662a:	e7f7      	b.n	800661c <__mcmp+0x24>

0800662c <__mdiff>:
 800662c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006630:	460d      	mov	r5, r1
 8006632:	4607      	mov	r7, r0
 8006634:	4611      	mov	r1, r2
 8006636:	4628      	mov	r0, r5
 8006638:	4614      	mov	r4, r2
 800663a:	f7ff ffdd 	bl	80065f8 <__mcmp>
 800663e:	1e06      	subs	r6, r0, #0
 8006640:	d108      	bne.n	8006654 <__mdiff+0x28>
 8006642:	4631      	mov	r1, r6
 8006644:	4638      	mov	r0, r7
 8006646:	f7ff fdc2 	bl	80061ce <_Balloc>
 800664a:	2301      	movs	r3, #1
 800664c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006654:	bfa4      	itt	ge
 8006656:	4623      	movge	r3, r4
 8006658:	462c      	movge	r4, r5
 800665a:	4638      	mov	r0, r7
 800665c:	6861      	ldr	r1, [r4, #4]
 800665e:	bfa6      	itte	ge
 8006660:	461d      	movge	r5, r3
 8006662:	2600      	movge	r6, #0
 8006664:	2601      	movlt	r6, #1
 8006666:	f7ff fdb2 	bl	80061ce <_Balloc>
 800666a:	f04f 0e00 	mov.w	lr, #0
 800666e:	60c6      	str	r6, [r0, #12]
 8006670:	692b      	ldr	r3, [r5, #16]
 8006672:	6926      	ldr	r6, [r4, #16]
 8006674:	f104 0214 	add.w	r2, r4, #20
 8006678:	f105 0914 	add.w	r9, r5, #20
 800667c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006680:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006684:	f100 0114 	add.w	r1, r0, #20
 8006688:	f852 ab04 	ldr.w	sl, [r2], #4
 800668c:	f859 5b04 	ldr.w	r5, [r9], #4
 8006690:	fa1f f38a 	uxth.w	r3, sl
 8006694:	4473      	add	r3, lr
 8006696:	b2ac      	uxth	r4, r5
 8006698:	1b1b      	subs	r3, r3, r4
 800669a:	0c2c      	lsrs	r4, r5, #16
 800669c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80066a0:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80066aa:	45c8      	cmp	r8, r9
 80066ac:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80066b0:	4694      	mov	ip, r2
 80066b2:	f841 4b04 	str.w	r4, [r1], #4
 80066b6:	d8e7      	bhi.n	8006688 <__mdiff+0x5c>
 80066b8:	45bc      	cmp	ip, r7
 80066ba:	d304      	bcc.n	80066c6 <__mdiff+0x9a>
 80066bc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80066c0:	b183      	cbz	r3, 80066e4 <__mdiff+0xb8>
 80066c2:	6106      	str	r6, [r0, #16]
 80066c4:	e7c4      	b.n	8006650 <__mdiff+0x24>
 80066c6:	f85c 4b04 	ldr.w	r4, [ip], #4
 80066ca:	b2a2      	uxth	r2, r4
 80066cc:	4472      	add	r2, lr
 80066ce:	1413      	asrs	r3, r2, #16
 80066d0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80066d4:	b292      	uxth	r2, r2
 80066d6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80066da:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80066de:	f841 2b04 	str.w	r2, [r1], #4
 80066e2:	e7e9      	b.n	80066b8 <__mdiff+0x8c>
 80066e4:	3e01      	subs	r6, #1
 80066e6:	e7e9      	b.n	80066bc <__mdiff+0x90>

080066e8 <__d2b>:
 80066e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80066ec:	461c      	mov	r4, r3
 80066ee:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80066f2:	2101      	movs	r1, #1
 80066f4:	4690      	mov	r8, r2
 80066f6:	f7ff fd6a 	bl	80061ce <_Balloc>
 80066fa:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80066fe:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006702:	4607      	mov	r7, r0
 8006704:	bb34      	cbnz	r4, 8006754 <__d2b+0x6c>
 8006706:	9201      	str	r2, [sp, #4]
 8006708:	f1b8 0200 	subs.w	r2, r8, #0
 800670c:	d027      	beq.n	800675e <__d2b+0x76>
 800670e:	a802      	add	r0, sp, #8
 8006710:	f840 2d08 	str.w	r2, [r0, #-8]!
 8006714:	f7ff fe00 	bl	8006318 <__lo0bits>
 8006718:	9900      	ldr	r1, [sp, #0]
 800671a:	b1f0      	cbz	r0, 800675a <__d2b+0x72>
 800671c:	9a01      	ldr	r2, [sp, #4]
 800671e:	f1c0 0320 	rsb	r3, r0, #32
 8006722:	fa02 f303 	lsl.w	r3, r2, r3
 8006726:	430b      	orrs	r3, r1
 8006728:	40c2      	lsrs	r2, r0
 800672a:	617b      	str	r3, [r7, #20]
 800672c:	9201      	str	r2, [sp, #4]
 800672e:	9b01      	ldr	r3, [sp, #4]
 8006730:	2b00      	cmp	r3, #0
 8006732:	bf14      	ite	ne
 8006734:	2102      	movne	r1, #2
 8006736:	2101      	moveq	r1, #1
 8006738:	61bb      	str	r3, [r7, #24]
 800673a:	6139      	str	r1, [r7, #16]
 800673c:	b1c4      	cbz	r4, 8006770 <__d2b+0x88>
 800673e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006742:	4404      	add	r4, r0
 8006744:	6034      	str	r4, [r6, #0]
 8006746:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800674a:	6028      	str	r0, [r5, #0]
 800674c:	4638      	mov	r0, r7
 800674e:	b002      	add	sp, #8
 8006750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006754:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006758:	e7d5      	b.n	8006706 <__d2b+0x1e>
 800675a:	6179      	str	r1, [r7, #20]
 800675c:	e7e7      	b.n	800672e <__d2b+0x46>
 800675e:	a801      	add	r0, sp, #4
 8006760:	f7ff fdda 	bl	8006318 <__lo0bits>
 8006764:	2101      	movs	r1, #1
 8006766:	9b01      	ldr	r3, [sp, #4]
 8006768:	6139      	str	r1, [r7, #16]
 800676a:	617b      	str	r3, [r7, #20]
 800676c:	3020      	adds	r0, #32
 800676e:	e7e5      	b.n	800673c <__d2b+0x54>
 8006770:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006774:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006778:	6030      	str	r0, [r6, #0]
 800677a:	6918      	ldr	r0, [r3, #16]
 800677c:	f7ff fdad 	bl	80062da <__hi0bits>
 8006780:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006784:	e7e1      	b.n	800674a <__d2b+0x62>

08006786 <_calloc_r>:
 8006786:	b538      	push	{r3, r4, r5, lr}
 8006788:	fb02 f401 	mul.w	r4, r2, r1
 800678c:	4621      	mov	r1, r4
 800678e:	f000 f855 	bl	800683c <_malloc_r>
 8006792:	4605      	mov	r5, r0
 8006794:	b118      	cbz	r0, 800679e <_calloc_r+0x18>
 8006796:	4622      	mov	r2, r4
 8006798:	2100      	movs	r1, #0
 800679a:	f7fe fa2f 	bl	8004bfc <memset>
 800679e:	4628      	mov	r0, r5
 80067a0:	bd38      	pop	{r3, r4, r5, pc}
	...

080067a4 <_free_r>:
 80067a4:	b538      	push	{r3, r4, r5, lr}
 80067a6:	4605      	mov	r5, r0
 80067a8:	2900      	cmp	r1, #0
 80067aa:	d043      	beq.n	8006834 <_free_r+0x90>
 80067ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067b0:	1f0c      	subs	r4, r1, #4
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	bfb8      	it	lt
 80067b6:	18e4      	addlt	r4, r4, r3
 80067b8:	f000 fa27 	bl	8006c0a <__malloc_lock>
 80067bc:	4a1e      	ldr	r2, [pc, #120]	; (8006838 <_free_r+0x94>)
 80067be:	6813      	ldr	r3, [r2, #0]
 80067c0:	4610      	mov	r0, r2
 80067c2:	b933      	cbnz	r3, 80067d2 <_free_r+0x2e>
 80067c4:	6063      	str	r3, [r4, #4]
 80067c6:	6014      	str	r4, [r2, #0]
 80067c8:	4628      	mov	r0, r5
 80067ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067ce:	f000 ba1d 	b.w	8006c0c <__malloc_unlock>
 80067d2:	42a3      	cmp	r3, r4
 80067d4:	d90b      	bls.n	80067ee <_free_r+0x4a>
 80067d6:	6821      	ldr	r1, [r4, #0]
 80067d8:	1862      	adds	r2, r4, r1
 80067da:	4293      	cmp	r3, r2
 80067dc:	bf01      	itttt	eq
 80067de:	681a      	ldreq	r2, [r3, #0]
 80067e0:	685b      	ldreq	r3, [r3, #4]
 80067e2:	1852      	addeq	r2, r2, r1
 80067e4:	6022      	streq	r2, [r4, #0]
 80067e6:	6063      	str	r3, [r4, #4]
 80067e8:	6004      	str	r4, [r0, #0]
 80067ea:	e7ed      	b.n	80067c8 <_free_r+0x24>
 80067ec:	4613      	mov	r3, r2
 80067ee:	685a      	ldr	r2, [r3, #4]
 80067f0:	b10a      	cbz	r2, 80067f6 <_free_r+0x52>
 80067f2:	42a2      	cmp	r2, r4
 80067f4:	d9fa      	bls.n	80067ec <_free_r+0x48>
 80067f6:	6819      	ldr	r1, [r3, #0]
 80067f8:	1858      	adds	r0, r3, r1
 80067fa:	42a0      	cmp	r0, r4
 80067fc:	d10b      	bne.n	8006816 <_free_r+0x72>
 80067fe:	6820      	ldr	r0, [r4, #0]
 8006800:	4401      	add	r1, r0
 8006802:	1858      	adds	r0, r3, r1
 8006804:	4282      	cmp	r2, r0
 8006806:	6019      	str	r1, [r3, #0]
 8006808:	d1de      	bne.n	80067c8 <_free_r+0x24>
 800680a:	6810      	ldr	r0, [r2, #0]
 800680c:	6852      	ldr	r2, [r2, #4]
 800680e:	4401      	add	r1, r0
 8006810:	6019      	str	r1, [r3, #0]
 8006812:	605a      	str	r2, [r3, #4]
 8006814:	e7d8      	b.n	80067c8 <_free_r+0x24>
 8006816:	d902      	bls.n	800681e <_free_r+0x7a>
 8006818:	230c      	movs	r3, #12
 800681a:	602b      	str	r3, [r5, #0]
 800681c:	e7d4      	b.n	80067c8 <_free_r+0x24>
 800681e:	6820      	ldr	r0, [r4, #0]
 8006820:	1821      	adds	r1, r4, r0
 8006822:	428a      	cmp	r2, r1
 8006824:	bf01      	itttt	eq
 8006826:	6811      	ldreq	r1, [r2, #0]
 8006828:	6852      	ldreq	r2, [r2, #4]
 800682a:	1809      	addeq	r1, r1, r0
 800682c:	6021      	streq	r1, [r4, #0]
 800682e:	6062      	str	r2, [r4, #4]
 8006830:	605c      	str	r4, [r3, #4]
 8006832:	e7c9      	b.n	80067c8 <_free_r+0x24>
 8006834:	bd38      	pop	{r3, r4, r5, pc}
 8006836:	bf00      	nop
 8006838:	20000618 	.word	0x20000618

0800683c <_malloc_r>:
 800683c:	b570      	push	{r4, r5, r6, lr}
 800683e:	1ccd      	adds	r5, r1, #3
 8006840:	f025 0503 	bic.w	r5, r5, #3
 8006844:	3508      	adds	r5, #8
 8006846:	2d0c      	cmp	r5, #12
 8006848:	bf38      	it	cc
 800684a:	250c      	movcc	r5, #12
 800684c:	2d00      	cmp	r5, #0
 800684e:	4606      	mov	r6, r0
 8006850:	db01      	blt.n	8006856 <_malloc_r+0x1a>
 8006852:	42a9      	cmp	r1, r5
 8006854:	d903      	bls.n	800685e <_malloc_r+0x22>
 8006856:	230c      	movs	r3, #12
 8006858:	6033      	str	r3, [r6, #0]
 800685a:	2000      	movs	r0, #0
 800685c:	bd70      	pop	{r4, r5, r6, pc}
 800685e:	f000 f9d4 	bl	8006c0a <__malloc_lock>
 8006862:	4a21      	ldr	r2, [pc, #132]	; (80068e8 <_malloc_r+0xac>)
 8006864:	6814      	ldr	r4, [r2, #0]
 8006866:	4621      	mov	r1, r4
 8006868:	b991      	cbnz	r1, 8006890 <_malloc_r+0x54>
 800686a:	4c20      	ldr	r4, [pc, #128]	; (80068ec <_malloc_r+0xb0>)
 800686c:	6823      	ldr	r3, [r4, #0]
 800686e:	b91b      	cbnz	r3, 8006878 <_malloc_r+0x3c>
 8006870:	4630      	mov	r0, r6
 8006872:	f000 f98f 	bl	8006b94 <_sbrk_r>
 8006876:	6020      	str	r0, [r4, #0]
 8006878:	4629      	mov	r1, r5
 800687a:	4630      	mov	r0, r6
 800687c:	f000 f98a 	bl	8006b94 <_sbrk_r>
 8006880:	1c43      	adds	r3, r0, #1
 8006882:	d124      	bne.n	80068ce <_malloc_r+0x92>
 8006884:	230c      	movs	r3, #12
 8006886:	4630      	mov	r0, r6
 8006888:	6033      	str	r3, [r6, #0]
 800688a:	f000 f9bf 	bl	8006c0c <__malloc_unlock>
 800688e:	e7e4      	b.n	800685a <_malloc_r+0x1e>
 8006890:	680b      	ldr	r3, [r1, #0]
 8006892:	1b5b      	subs	r3, r3, r5
 8006894:	d418      	bmi.n	80068c8 <_malloc_r+0x8c>
 8006896:	2b0b      	cmp	r3, #11
 8006898:	d90f      	bls.n	80068ba <_malloc_r+0x7e>
 800689a:	600b      	str	r3, [r1, #0]
 800689c:	18cc      	adds	r4, r1, r3
 800689e:	50cd      	str	r5, [r1, r3]
 80068a0:	4630      	mov	r0, r6
 80068a2:	f000 f9b3 	bl	8006c0c <__malloc_unlock>
 80068a6:	f104 000b 	add.w	r0, r4, #11
 80068aa:	1d23      	adds	r3, r4, #4
 80068ac:	f020 0007 	bic.w	r0, r0, #7
 80068b0:	1ac3      	subs	r3, r0, r3
 80068b2:	d0d3      	beq.n	800685c <_malloc_r+0x20>
 80068b4:	425a      	negs	r2, r3
 80068b6:	50e2      	str	r2, [r4, r3]
 80068b8:	e7d0      	b.n	800685c <_malloc_r+0x20>
 80068ba:	684b      	ldr	r3, [r1, #4]
 80068bc:	428c      	cmp	r4, r1
 80068be:	bf16      	itet	ne
 80068c0:	6063      	strne	r3, [r4, #4]
 80068c2:	6013      	streq	r3, [r2, #0]
 80068c4:	460c      	movne	r4, r1
 80068c6:	e7eb      	b.n	80068a0 <_malloc_r+0x64>
 80068c8:	460c      	mov	r4, r1
 80068ca:	6849      	ldr	r1, [r1, #4]
 80068cc:	e7cc      	b.n	8006868 <_malloc_r+0x2c>
 80068ce:	1cc4      	adds	r4, r0, #3
 80068d0:	f024 0403 	bic.w	r4, r4, #3
 80068d4:	42a0      	cmp	r0, r4
 80068d6:	d005      	beq.n	80068e4 <_malloc_r+0xa8>
 80068d8:	1a21      	subs	r1, r4, r0
 80068da:	4630      	mov	r0, r6
 80068dc:	f000 f95a 	bl	8006b94 <_sbrk_r>
 80068e0:	3001      	adds	r0, #1
 80068e2:	d0cf      	beq.n	8006884 <_malloc_r+0x48>
 80068e4:	6025      	str	r5, [r4, #0]
 80068e6:	e7db      	b.n	80068a0 <_malloc_r+0x64>
 80068e8:	20000618 	.word	0x20000618
 80068ec:	2000061c 	.word	0x2000061c

080068f0 <__ssputs_r>:
 80068f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068f4:	688e      	ldr	r6, [r1, #8]
 80068f6:	4682      	mov	sl, r0
 80068f8:	429e      	cmp	r6, r3
 80068fa:	460c      	mov	r4, r1
 80068fc:	4690      	mov	r8, r2
 80068fe:	4699      	mov	r9, r3
 8006900:	d837      	bhi.n	8006972 <__ssputs_r+0x82>
 8006902:	898a      	ldrh	r2, [r1, #12]
 8006904:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006908:	d031      	beq.n	800696e <__ssputs_r+0x7e>
 800690a:	2302      	movs	r3, #2
 800690c:	6825      	ldr	r5, [r4, #0]
 800690e:	6909      	ldr	r1, [r1, #16]
 8006910:	1a6f      	subs	r7, r5, r1
 8006912:	6965      	ldr	r5, [r4, #20]
 8006914:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006918:	fb95 f5f3 	sdiv	r5, r5, r3
 800691c:	f109 0301 	add.w	r3, r9, #1
 8006920:	443b      	add	r3, r7
 8006922:	429d      	cmp	r5, r3
 8006924:	bf38      	it	cc
 8006926:	461d      	movcc	r5, r3
 8006928:	0553      	lsls	r3, r2, #21
 800692a:	d530      	bpl.n	800698e <__ssputs_r+0x9e>
 800692c:	4629      	mov	r1, r5
 800692e:	f7ff ff85 	bl	800683c <_malloc_r>
 8006932:	4606      	mov	r6, r0
 8006934:	b950      	cbnz	r0, 800694c <__ssputs_r+0x5c>
 8006936:	230c      	movs	r3, #12
 8006938:	f04f 30ff 	mov.w	r0, #4294967295
 800693c:	f8ca 3000 	str.w	r3, [sl]
 8006940:	89a3      	ldrh	r3, [r4, #12]
 8006942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006946:	81a3      	strh	r3, [r4, #12]
 8006948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800694c:	463a      	mov	r2, r7
 800694e:	6921      	ldr	r1, [r4, #16]
 8006950:	f7ff fc32 	bl	80061b8 <memcpy>
 8006954:	89a3      	ldrh	r3, [r4, #12]
 8006956:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800695a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800695e:	81a3      	strh	r3, [r4, #12]
 8006960:	6126      	str	r6, [r4, #16]
 8006962:	443e      	add	r6, r7
 8006964:	6026      	str	r6, [r4, #0]
 8006966:	464e      	mov	r6, r9
 8006968:	6165      	str	r5, [r4, #20]
 800696a:	1bed      	subs	r5, r5, r7
 800696c:	60a5      	str	r5, [r4, #8]
 800696e:	454e      	cmp	r6, r9
 8006970:	d900      	bls.n	8006974 <__ssputs_r+0x84>
 8006972:	464e      	mov	r6, r9
 8006974:	4632      	mov	r2, r6
 8006976:	4641      	mov	r1, r8
 8006978:	6820      	ldr	r0, [r4, #0]
 800697a:	f000 f92d 	bl	8006bd8 <memmove>
 800697e:	68a3      	ldr	r3, [r4, #8]
 8006980:	2000      	movs	r0, #0
 8006982:	1b9b      	subs	r3, r3, r6
 8006984:	60a3      	str	r3, [r4, #8]
 8006986:	6823      	ldr	r3, [r4, #0]
 8006988:	441e      	add	r6, r3
 800698a:	6026      	str	r6, [r4, #0]
 800698c:	e7dc      	b.n	8006948 <__ssputs_r+0x58>
 800698e:	462a      	mov	r2, r5
 8006990:	f000 f93d 	bl	8006c0e <_realloc_r>
 8006994:	4606      	mov	r6, r0
 8006996:	2800      	cmp	r0, #0
 8006998:	d1e2      	bne.n	8006960 <__ssputs_r+0x70>
 800699a:	6921      	ldr	r1, [r4, #16]
 800699c:	4650      	mov	r0, sl
 800699e:	f7ff ff01 	bl	80067a4 <_free_r>
 80069a2:	e7c8      	b.n	8006936 <__ssputs_r+0x46>

080069a4 <_svfiprintf_r>:
 80069a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a8:	461d      	mov	r5, r3
 80069aa:	898b      	ldrh	r3, [r1, #12]
 80069ac:	b09d      	sub	sp, #116	; 0x74
 80069ae:	061f      	lsls	r7, r3, #24
 80069b0:	4680      	mov	r8, r0
 80069b2:	460c      	mov	r4, r1
 80069b4:	4616      	mov	r6, r2
 80069b6:	d50f      	bpl.n	80069d8 <_svfiprintf_r+0x34>
 80069b8:	690b      	ldr	r3, [r1, #16]
 80069ba:	b96b      	cbnz	r3, 80069d8 <_svfiprintf_r+0x34>
 80069bc:	2140      	movs	r1, #64	; 0x40
 80069be:	f7ff ff3d 	bl	800683c <_malloc_r>
 80069c2:	6020      	str	r0, [r4, #0]
 80069c4:	6120      	str	r0, [r4, #16]
 80069c6:	b928      	cbnz	r0, 80069d4 <_svfiprintf_r+0x30>
 80069c8:	230c      	movs	r3, #12
 80069ca:	f8c8 3000 	str.w	r3, [r8]
 80069ce:	f04f 30ff 	mov.w	r0, #4294967295
 80069d2:	e0c8      	b.n	8006b66 <_svfiprintf_r+0x1c2>
 80069d4:	2340      	movs	r3, #64	; 0x40
 80069d6:	6163      	str	r3, [r4, #20]
 80069d8:	2300      	movs	r3, #0
 80069da:	9309      	str	r3, [sp, #36]	; 0x24
 80069dc:	2320      	movs	r3, #32
 80069de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069e2:	2330      	movs	r3, #48	; 0x30
 80069e4:	f04f 0b01 	mov.w	fp, #1
 80069e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069ec:	9503      	str	r5, [sp, #12]
 80069ee:	4637      	mov	r7, r6
 80069f0:	463d      	mov	r5, r7
 80069f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80069f6:	b10b      	cbz	r3, 80069fc <_svfiprintf_r+0x58>
 80069f8:	2b25      	cmp	r3, #37	; 0x25
 80069fa:	d13e      	bne.n	8006a7a <_svfiprintf_r+0xd6>
 80069fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8006a00:	d00b      	beq.n	8006a1a <_svfiprintf_r+0x76>
 8006a02:	4653      	mov	r3, sl
 8006a04:	4632      	mov	r2, r6
 8006a06:	4621      	mov	r1, r4
 8006a08:	4640      	mov	r0, r8
 8006a0a:	f7ff ff71 	bl	80068f0 <__ssputs_r>
 8006a0e:	3001      	adds	r0, #1
 8006a10:	f000 80a4 	beq.w	8006b5c <_svfiprintf_r+0x1b8>
 8006a14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a16:	4453      	add	r3, sl
 8006a18:	9309      	str	r3, [sp, #36]	; 0x24
 8006a1a:	783b      	ldrb	r3, [r7, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	f000 809d 	beq.w	8006b5c <_svfiprintf_r+0x1b8>
 8006a22:	2300      	movs	r3, #0
 8006a24:	f04f 32ff 	mov.w	r2, #4294967295
 8006a28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a2c:	9304      	str	r3, [sp, #16]
 8006a2e:	9307      	str	r3, [sp, #28]
 8006a30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a34:	931a      	str	r3, [sp, #104]	; 0x68
 8006a36:	462f      	mov	r7, r5
 8006a38:	2205      	movs	r2, #5
 8006a3a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006a3e:	4850      	ldr	r0, [pc, #320]	; (8006b80 <_svfiprintf_r+0x1dc>)
 8006a40:	f7ff fbac 	bl	800619c <memchr>
 8006a44:	9b04      	ldr	r3, [sp, #16]
 8006a46:	b9d0      	cbnz	r0, 8006a7e <_svfiprintf_r+0xda>
 8006a48:	06d9      	lsls	r1, r3, #27
 8006a4a:	bf44      	itt	mi
 8006a4c:	2220      	movmi	r2, #32
 8006a4e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a52:	071a      	lsls	r2, r3, #28
 8006a54:	bf44      	itt	mi
 8006a56:	222b      	movmi	r2, #43	; 0x2b
 8006a58:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a5c:	782a      	ldrb	r2, [r5, #0]
 8006a5e:	2a2a      	cmp	r2, #42	; 0x2a
 8006a60:	d015      	beq.n	8006a8e <_svfiprintf_r+0xea>
 8006a62:	462f      	mov	r7, r5
 8006a64:	2000      	movs	r0, #0
 8006a66:	250a      	movs	r5, #10
 8006a68:	9a07      	ldr	r2, [sp, #28]
 8006a6a:	4639      	mov	r1, r7
 8006a6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a70:	3b30      	subs	r3, #48	; 0x30
 8006a72:	2b09      	cmp	r3, #9
 8006a74:	d94d      	bls.n	8006b12 <_svfiprintf_r+0x16e>
 8006a76:	b1b8      	cbz	r0, 8006aa8 <_svfiprintf_r+0x104>
 8006a78:	e00f      	b.n	8006a9a <_svfiprintf_r+0xf6>
 8006a7a:	462f      	mov	r7, r5
 8006a7c:	e7b8      	b.n	80069f0 <_svfiprintf_r+0x4c>
 8006a7e:	4a40      	ldr	r2, [pc, #256]	; (8006b80 <_svfiprintf_r+0x1dc>)
 8006a80:	463d      	mov	r5, r7
 8006a82:	1a80      	subs	r0, r0, r2
 8006a84:	fa0b f000 	lsl.w	r0, fp, r0
 8006a88:	4318      	orrs	r0, r3
 8006a8a:	9004      	str	r0, [sp, #16]
 8006a8c:	e7d3      	b.n	8006a36 <_svfiprintf_r+0x92>
 8006a8e:	9a03      	ldr	r2, [sp, #12]
 8006a90:	1d11      	adds	r1, r2, #4
 8006a92:	6812      	ldr	r2, [r2, #0]
 8006a94:	9103      	str	r1, [sp, #12]
 8006a96:	2a00      	cmp	r2, #0
 8006a98:	db01      	blt.n	8006a9e <_svfiprintf_r+0xfa>
 8006a9a:	9207      	str	r2, [sp, #28]
 8006a9c:	e004      	b.n	8006aa8 <_svfiprintf_r+0x104>
 8006a9e:	4252      	negs	r2, r2
 8006aa0:	f043 0302 	orr.w	r3, r3, #2
 8006aa4:	9207      	str	r2, [sp, #28]
 8006aa6:	9304      	str	r3, [sp, #16]
 8006aa8:	783b      	ldrb	r3, [r7, #0]
 8006aaa:	2b2e      	cmp	r3, #46	; 0x2e
 8006aac:	d10c      	bne.n	8006ac8 <_svfiprintf_r+0x124>
 8006aae:	787b      	ldrb	r3, [r7, #1]
 8006ab0:	2b2a      	cmp	r3, #42	; 0x2a
 8006ab2:	d133      	bne.n	8006b1c <_svfiprintf_r+0x178>
 8006ab4:	9b03      	ldr	r3, [sp, #12]
 8006ab6:	3702      	adds	r7, #2
 8006ab8:	1d1a      	adds	r2, r3, #4
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	9203      	str	r2, [sp, #12]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	bfb8      	it	lt
 8006ac2:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ac6:	9305      	str	r3, [sp, #20]
 8006ac8:	4d2e      	ldr	r5, [pc, #184]	; (8006b84 <_svfiprintf_r+0x1e0>)
 8006aca:	2203      	movs	r2, #3
 8006acc:	7839      	ldrb	r1, [r7, #0]
 8006ace:	4628      	mov	r0, r5
 8006ad0:	f7ff fb64 	bl	800619c <memchr>
 8006ad4:	b138      	cbz	r0, 8006ae6 <_svfiprintf_r+0x142>
 8006ad6:	2340      	movs	r3, #64	; 0x40
 8006ad8:	1b40      	subs	r0, r0, r5
 8006ada:	fa03 f000 	lsl.w	r0, r3, r0
 8006ade:	9b04      	ldr	r3, [sp, #16]
 8006ae0:	3701      	adds	r7, #1
 8006ae2:	4303      	orrs	r3, r0
 8006ae4:	9304      	str	r3, [sp, #16]
 8006ae6:	7839      	ldrb	r1, [r7, #0]
 8006ae8:	2206      	movs	r2, #6
 8006aea:	4827      	ldr	r0, [pc, #156]	; (8006b88 <_svfiprintf_r+0x1e4>)
 8006aec:	1c7e      	adds	r6, r7, #1
 8006aee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006af2:	f7ff fb53 	bl	800619c <memchr>
 8006af6:	2800      	cmp	r0, #0
 8006af8:	d038      	beq.n	8006b6c <_svfiprintf_r+0x1c8>
 8006afa:	4b24      	ldr	r3, [pc, #144]	; (8006b8c <_svfiprintf_r+0x1e8>)
 8006afc:	bb13      	cbnz	r3, 8006b44 <_svfiprintf_r+0x1a0>
 8006afe:	9b03      	ldr	r3, [sp, #12]
 8006b00:	3307      	adds	r3, #7
 8006b02:	f023 0307 	bic.w	r3, r3, #7
 8006b06:	3308      	adds	r3, #8
 8006b08:	9303      	str	r3, [sp, #12]
 8006b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b0c:	444b      	add	r3, r9
 8006b0e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b10:	e76d      	b.n	80069ee <_svfiprintf_r+0x4a>
 8006b12:	fb05 3202 	mla	r2, r5, r2, r3
 8006b16:	2001      	movs	r0, #1
 8006b18:	460f      	mov	r7, r1
 8006b1a:	e7a6      	b.n	8006a6a <_svfiprintf_r+0xc6>
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	250a      	movs	r5, #10
 8006b20:	4619      	mov	r1, r3
 8006b22:	3701      	adds	r7, #1
 8006b24:	9305      	str	r3, [sp, #20]
 8006b26:	4638      	mov	r0, r7
 8006b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b2c:	3a30      	subs	r2, #48	; 0x30
 8006b2e:	2a09      	cmp	r2, #9
 8006b30:	d903      	bls.n	8006b3a <_svfiprintf_r+0x196>
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d0c8      	beq.n	8006ac8 <_svfiprintf_r+0x124>
 8006b36:	9105      	str	r1, [sp, #20]
 8006b38:	e7c6      	b.n	8006ac8 <_svfiprintf_r+0x124>
 8006b3a:	fb05 2101 	mla	r1, r5, r1, r2
 8006b3e:	2301      	movs	r3, #1
 8006b40:	4607      	mov	r7, r0
 8006b42:	e7f0      	b.n	8006b26 <_svfiprintf_r+0x182>
 8006b44:	ab03      	add	r3, sp, #12
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	4622      	mov	r2, r4
 8006b4a:	4b11      	ldr	r3, [pc, #68]	; (8006b90 <_svfiprintf_r+0x1ec>)
 8006b4c:	a904      	add	r1, sp, #16
 8006b4e:	4640      	mov	r0, r8
 8006b50:	f7fe f8ee 	bl	8004d30 <_printf_float>
 8006b54:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006b58:	4681      	mov	r9, r0
 8006b5a:	d1d6      	bne.n	8006b0a <_svfiprintf_r+0x166>
 8006b5c:	89a3      	ldrh	r3, [r4, #12]
 8006b5e:	065b      	lsls	r3, r3, #25
 8006b60:	f53f af35 	bmi.w	80069ce <_svfiprintf_r+0x2a>
 8006b64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b66:	b01d      	add	sp, #116	; 0x74
 8006b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b6c:	ab03      	add	r3, sp, #12
 8006b6e:	9300      	str	r3, [sp, #0]
 8006b70:	4622      	mov	r2, r4
 8006b72:	4b07      	ldr	r3, [pc, #28]	; (8006b90 <_svfiprintf_r+0x1ec>)
 8006b74:	a904      	add	r1, sp, #16
 8006b76:	4640      	mov	r0, r8
 8006b78:	f7fe fb86 	bl	8005288 <_printf_i>
 8006b7c:	e7ea      	b.n	8006b54 <_svfiprintf_r+0x1b0>
 8006b7e:	bf00      	nop
 8006b80:	080075ac 	.word	0x080075ac
 8006b84:	080075b2 	.word	0x080075b2
 8006b88:	080075b6 	.word	0x080075b6
 8006b8c:	08004d31 	.word	0x08004d31
 8006b90:	080068f1 	.word	0x080068f1

08006b94 <_sbrk_r>:
 8006b94:	b538      	push	{r3, r4, r5, lr}
 8006b96:	2300      	movs	r3, #0
 8006b98:	4c05      	ldr	r4, [pc, #20]	; (8006bb0 <_sbrk_r+0x1c>)
 8006b9a:	4605      	mov	r5, r0
 8006b9c:	4608      	mov	r0, r1
 8006b9e:	6023      	str	r3, [r4, #0]
 8006ba0:	f7fb faca 	bl	8002138 <_sbrk>
 8006ba4:	1c43      	adds	r3, r0, #1
 8006ba6:	d102      	bne.n	8006bae <_sbrk_r+0x1a>
 8006ba8:	6823      	ldr	r3, [r4, #0]
 8006baa:	b103      	cbz	r3, 8006bae <_sbrk_r+0x1a>
 8006bac:	602b      	str	r3, [r5, #0]
 8006bae:	bd38      	pop	{r3, r4, r5, pc}
 8006bb0:	200006ec 	.word	0x200006ec

08006bb4 <__ascii_mbtowc>:
 8006bb4:	b082      	sub	sp, #8
 8006bb6:	b901      	cbnz	r1, 8006bba <__ascii_mbtowc+0x6>
 8006bb8:	a901      	add	r1, sp, #4
 8006bba:	b142      	cbz	r2, 8006bce <__ascii_mbtowc+0x1a>
 8006bbc:	b14b      	cbz	r3, 8006bd2 <__ascii_mbtowc+0x1e>
 8006bbe:	7813      	ldrb	r3, [r2, #0]
 8006bc0:	600b      	str	r3, [r1, #0]
 8006bc2:	7812      	ldrb	r2, [r2, #0]
 8006bc4:	1c10      	adds	r0, r2, #0
 8006bc6:	bf18      	it	ne
 8006bc8:	2001      	movne	r0, #1
 8006bca:	b002      	add	sp, #8
 8006bcc:	4770      	bx	lr
 8006bce:	4610      	mov	r0, r2
 8006bd0:	e7fb      	b.n	8006bca <__ascii_mbtowc+0x16>
 8006bd2:	f06f 0001 	mvn.w	r0, #1
 8006bd6:	e7f8      	b.n	8006bca <__ascii_mbtowc+0x16>

08006bd8 <memmove>:
 8006bd8:	4288      	cmp	r0, r1
 8006bda:	b510      	push	{r4, lr}
 8006bdc:	eb01 0302 	add.w	r3, r1, r2
 8006be0:	d807      	bhi.n	8006bf2 <memmove+0x1a>
 8006be2:	1e42      	subs	r2, r0, #1
 8006be4:	4299      	cmp	r1, r3
 8006be6:	d00a      	beq.n	8006bfe <memmove+0x26>
 8006be8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bec:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006bf0:	e7f8      	b.n	8006be4 <memmove+0xc>
 8006bf2:	4283      	cmp	r3, r0
 8006bf4:	d9f5      	bls.n	8006be2 <memmove+0xa>
 8006bf6:	1881      	adds	r1, r0, r2
 8006bf8:	1ad2      	subs	r2, r2, r3
 8006bfa:	42d3      	cmn	r3, r2
 8006bfc:	d100      	bne.n	8006c00 <memmove+0x28>
 8006bfe:	bd10      	pop	{r4, pc}
 8006c00:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c04:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006c08:	e7f7      	b.n	8006bfa <memmove+0x22>

08006c0a <__malloc_lock>:
 8006c0a:	4770      	bx	lr

08006c0c <__malloc_unlock>:
 8006c0c:	4770      	bx	lr

08006c0e <_realloc_r>:
 8006c0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c10:	4607      	mov	r7, r0
 8006c12:	4614      	mov	r4, r2
 8006c14:	460e      	mov	r6, r1
 8006c16:	b921      	cbnz	r1, 8006c22 <_realloc_r+0x14>
 8006c18:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006c1c:	4611      	mov	r1, r2
 8006c1e:	f7ff be0d 	b.w	800683c <_malloc_r>
 8006c22:	b922      	cbnz	r2, 8006c2e <_realloc_r+0x20>
 8006c24:	f7ff fdbe 	bl	80067a4 <_free_r>
 8006c28:	4625      	mov	r5, r4
 8006c2a:	4628      	mov	r0, r5
 8006c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c2e:	f000 f821 	bl	8006c74 <_malloc_usable_size_r>
 8006c32:	42a0      	cmp	r0, r4
 8006c34:	d20f      	bcs.n	8006c56 <_realloc_r+0x48>
 8006c36:	4621      	mov	r1, r4
 8006c38:	4638      	mov	r0, r7
 8006c3a:	f7ff fdff 	bl	800683c <_malloc_r>
 8006c3e:	4605      	mov	r5, r0
 8006c40:	2800      	cmp	r0, #0
 8006c42:	d0f2      	beq.n	8006c2a <_realloc_r+0x1c>
 8006c44:	4631      	mov	r1, r6
 8006c46:	4622      	mov	r2, r4
 8006c48:	f7ff fab6 	bl	80061b8 <memcpy>
 8006c4c:	4631      	mov	r1, r6
 8006c4e:	4638      	mov	r0, r7
 8006c50:	f7ff fda8 	bl	80067a4 <_free_r>
 8006c54:	e7e9      	b.n	8006c2a <_realloc_r+0x1c>
 8006c56:	4635      	mov	r5, r6
 8006c58:	e7e7      	b.n	8006c2a <_realloc_r+0x1c>

08006c5a <__ascii_wctomb>:
 8006c5a:	b149      	cbz	r1, 8006c70 <__ascii_wctomb+0x16>
 8006c5c:	2aff      	cmp	r2, #255	; 0xff
 8006c5e:	bf8b      	itete	hi
 8006c60:	238a      	movhi	r3, #138	; 0x8a
 8006c62:	700a      	strbls	r2, [r1, #0]
 8006c64:	6003      	strhi	r3, [r0, #0]
 8006c66:	2001      	movls	r0, #1
 8006c68:	bf88      	it	hi
 8006c6a:	f04f 30ff 	movhi.w	r0, #4294967295
 8006c6e:	4770      	bx	lr
 8006c70:	4608      	mov	r0, r1
 8006c72:	4770      	bx	lr

08006c74 <_malloc_usable_size_r>:
 8006c74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c78:	1f18      	subs	r0, r3, #4
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	bfbc      	itt	lt
 8006c7e:	580b      	ldrlt	r3, [r1, r0]
 8006c80:	18c0      	addlt	r0, r0, r3
 8006c82:	4770      	bx	lr

08006c84 <_init>:
 8006c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c86:	bf00      	nop
 8006c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c8a:	bc08      	pop	{r3}
 8006c8c:	469e      	mov	lr, r3
 8006c8e:	4770      	bx	lr

08006c90 <_fini>:
 8006c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c92:	bf00      	nop
 8006c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c96:	bc08      	pop	{r3}
 8006c98:	469e      	mov	lr, r3
 8006c9a:	4770      	bx	lr
