{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638183167809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638183167809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 18:52:47 2021 " "Processing started: Mon Nov 29 18:52:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638183167809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183167809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_hardware -c riscv_hardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_hardware -c riscv_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183167809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638183168230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638183168230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pipeline.v 10 10 " "Found 10 design units, including 10 entities, in source file cpu/pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "cpu/pipeline.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""} { "Info" "ISGN_ENTITY_NAME" "2 IF " "Found entity 2: IF" {  } { { "cpu/pipeline.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""} { "Info" "ISGN_ENTITY_NAME" "3 IF_ID_reg " "Found entity 3: IF_ID_reg" {  } { { "cpu/pipeline.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""} { "Info" "ISGN_ENTITY_NAME" "4 ID " "Found entity 4: ID" {  } { { "cpu/pipeline.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""} { "Info" "ISGN_ENTITY_NAME" "5 ID_EX_reg " "Found entity 5: ID_EX_reg" {  } { { "cpu/pipeline.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""} { "Info" "ISGN_ENTITY_NAME" "6 EX " "Found entity 6: EX" {  } { { "cpu/pipeline.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""} { "Info" "ISGN_ENTITY_NAME" "7 EX_M_reg " "Found entity 7: EX_M_reg" {  } { { "cpu/pipeline.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""} { "Info" "ISGN_ENTITY_NAME" "8 M " "Found entity 8: M" {  } { { "cpu/pipeline.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""} { "Info" "ISGN_ENTITY_NAME" "9 M_WB_reg " "Found entity 9: M_WB_reg" {  } { { "cpu/pipeline.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 392 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""} { "Info" "ISGN_ENTITY_NAME" "10 WB " "Found entity 10: WB" {  } { { "cpu/pipeline.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "cpu/regfile.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "cpu/immgen.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/immgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/define.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_ctrl.v 4 4 " "Found 4 design units, including 4 entities, in source file cpu/cpu_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_detecter " "Found entity 1: forward_detecter" {  } { { "cpu/cpu_ctrl.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""} { "Info" "ISGN_ENTITY_NAME" "2 load_store_detecter " "Found entity 2: load_store_detecter" {  } { { "cpu/cpu_ctrl.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""} { "Info" "ISGN_ENTITY_NAME" "3 PC " "Found entity 3: PC" {  } { { "cpu/cpu_ctrl.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipeline_status " "Found entity 4: pipeline_status" {  } { { "cpu/cpu_ctrl.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/contrgen.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/contrgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 contr_gen " "Found entity 1: contr_gen" {  } { { "cpu/contrgen.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/contrgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_cond.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branch_cond.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_cond " "Found entity 1: branch_cond" {  } { { "cpu/branch_cond.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/branch_cond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "cpu/alu.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/alu.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/instr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/instr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "memory/instr_rom.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/instr_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "memory/data_ram.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/data_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/char_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/char_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_ram " "Found entity 1: char_ram" {  } { { "memory/char_ram.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/char_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/color_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/color_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_ram " "Found entity 1: color_ram" {  } { { "memory/color_ram.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/color_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638183177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183177805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638183177857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_detecter forward_detecter:f_d_i " "Elaborating entity \"forward_detecter\" for hierarchy \"forward_detecter:f_d_i\"" {  } { { "cpu/pipeline.v" "f_d_i" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638183177857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_store_detecter load_store_detecter:l_s_d " "Elaborating entity \"load_store_detecter\" for hierarchy \"load_store_detecter:l_s_d\"" {  } { { "cpu/pipeline.v" "l_s_d" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638183177906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_status pipeline_status:pipeline_status_ctrl " "Elaborating entity \"pipeline_status\" for hierarchy \"pipeline_status:pipeline_status_ctrl\"" {  } { { "cpu/pipeline.v" "pipeline_status_ctrl" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638183177911 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "cpu_ctrl.v(90) " "Verilog HDL Event Control error at cpu_ctrl.v(90): mixed single- and double-edge expressions are not supported" {  } { { "cpu/cpu_ctrl.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v" 90 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1638183177911 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "branch cpu_ctrl.v(91) " "Verilog HDL Always Construct warning at cpu_ctrl.v(91): variable \"branch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu/cpu_ctrl.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638183177911 "|pipeline|pipeline_status:pipeline_status_ctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stall cpu_ctrl.v(97) " "Verilog HDL Always Construct warning at cpu_ctrl.v(97): variable \"stall\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu/cpu_ctrl.v" "" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638183177917 "|pipeline|pipeline_status:pipeline_status_ctrl"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pipeline_status:pipeline_status_ctrl " "Can't elaborate user hierarchy \"pipeline_status:pipeline_status_ctrl\"" {  } { { "cpu/pipeline.v" "pipeline_status_ctrl" { Text "D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638183177918 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638183178023 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 29 18:52:58 2021 " "Processing ended: Mon Nov 29 18:52:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638183178023 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638183178023 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638183178023 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638183178023 ""}
