HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||blink_char_RXTX.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/49||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||blink_char_RXTX.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/51||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||blink_char_RXTX.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/53||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||blink_char_RXTX.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/55||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||blink_char_RXTX.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/57||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||blink_char_RXTX.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/59||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||blink_char_RXTX.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/63||blink_char_RXTX_sb_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb_MSS\blink_char_RXTX_sb_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||blink_char_RXTX.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/79||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG775||@N: Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB||blink_char_RXTX.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/80||coretimer.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||blink_char_RXTX.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/182||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/225||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/226||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/227||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/228||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/229||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/230||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/231||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/232||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/233||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/234||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/235||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/236||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/237||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/238||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/239||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/240||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/241||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/242||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/243||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/244||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||blink_char_RXTX.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/245||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||blink_char_RXTX.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/246||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||blink_char_RXTX.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/247||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||blink_char_RXTX.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/248||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||blink_char_RXTX.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/249||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||blink_char_RXTX.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/250||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/251||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/252||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/253||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/254||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||blink_char_RXTX.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/255||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||blink_char_RXTX.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/266||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||blink_char_RXTX.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/267||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||blink_char_RXTX.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/268||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||blink_char_RXTX.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/269||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||blink_char_RXTX.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/270||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||blink_char_RXTX.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/280||blink_char_RXTX_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||blink_char_RXTX.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/281||blink_char_RXTX_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||blink_char_RXTX.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/282||blink_char_RXTX_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||blink_char_RXTX.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/283||blink_char_RXTX_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||blink_char_RXTX.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/301||blink_char_RXTX_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||blink_char_RXTX.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/310||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||blink_char_RXTX.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/311||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||blink_char_RXTX.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/312||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||blink_char_RXTX.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/313||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||blink_char_RXTX.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/314||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||blink_char_RXTX.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/321||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||blink_char_RXTX.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/328||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||blink_char_RXTX.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/335||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||blink_char_RXTX.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/342||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||blink_char_RXTX.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/352||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||blink_char_RXTX.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/353||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||blink_char_RXTX.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/354||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||blink_char_RXTX.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/355||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||blink_char_RXTX.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/356||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||blink_char_RXTX.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/357||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||blink_char_RXTX.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/358||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||blink_char_RXTX.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/359||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||blink_char_RXTX.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/360||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||blink_char_RXTX.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/361||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||blink_char_RXTX.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/362||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||blink_char_RXTX.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/363||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||blink_char_RXTX.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/364||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||blink_char_RXTX.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/365||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||blink_char_RXTX.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/366||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||blink_char_RXTX.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/367||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||blink_char_RXTX.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/368||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||blink_char_RXTX.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/369||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||blink_char_RXTX.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/370||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||blink_char_RXTX.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/371||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||blink_char_RXTX.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/372||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||blink_char_RXTX.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/373||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||blink_char_RXTX.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/374||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||blink_char_RXTX.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/375||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||blink_char_RXTX.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/376||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||blink_char_RXTX.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/377||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||blink_char_RXTX.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/378||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||blink_char_RXTX.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/379||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||blink_char_RXTX.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/380||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||blink_char_RXTX.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/381||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||blink_char_RXTX.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/382||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||blink_char_RXTX.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/383||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||blink_char_RXTX.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/384||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||blink_char_RXTX.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/387||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||blink_char_RXTX.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/388||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||blink_char_RXTX.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/389||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||blink_char_RXTX.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/390||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||blink_char_RXTX.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/391||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||blink_char_RXTX.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/392||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||blink_char_RXTX.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/393||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||blink_char_RXTX.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/394||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||blink_char_RXTX.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/395||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||blink_char_RXTX.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/396||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||blink_char_RXTX.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/397||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||blink_char_RXTX.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/398||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||blink_char_RXTX.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/399||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||blink_char_RXTX.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/400||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||blink_char_RXTX.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/401||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||blink_char_RXTX.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/402||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||blink_char_RXTX.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/403||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||blink_char_RXTX.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/404||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||blink_char_RXTX.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/405||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||blink_char_RXTX.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/406||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||blink_char_RXTX.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/407||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||blink_char_RXTX.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/408||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||blink_char_RXTX.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/409||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||blink_char_RXTX.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/410||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||blink_char_RXTX.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/411||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||blink_char_RXTX.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/412||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||blink_char_RXTX.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/413||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||blink_char_RXTX.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/414||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||blink_char_RXTX.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/415||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||blink_char_RXTX.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/416||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||blink_char_RXTX.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/417||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||blink_char_RXTX.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/418||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||blink_char_RXTX.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/419||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||blink_char_RXTX.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/420||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||blink_char_RXTX.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/421||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||blink_char_RXTX.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/422||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||blink_char_RXTX.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/423||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||blink_char_RXTX.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/424||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||blink_char_RXTX.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/425||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||blink_char_RXTX.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/426||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||blink_char_RXTX.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/427||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||blink_char_RXTX.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/428||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||blink_char_RXTX.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/429||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||blink_char_RXTX.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/430||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||blink_char_RXTX.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/431||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||blink_char_RXTX.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/432||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||blink_char_RXTX.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/433||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||blink_char_RXTX.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/434||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||BN132||@W:Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance blink_char_RXTX_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||blink_char_RXTX.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/563||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||blink_char_RXTX.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/570||blink_char_rxtx_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||blink_char_RXTX.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/571||blink_char_rxtx_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||blink_char_RXTX.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/572||blink_char_rxtx_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||blink_char_RXTX.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/573||blink_char_rxtx_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance blink_char_RXTX_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||blink_char_RXTX.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/574||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance blink_char_RXTX_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||blink_char_RXTX.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/575||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance blink_char_RXTX_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||blink_char_RXTX.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/576||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance blink_char_RXTX_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||blink_char_RXTX.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/577||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||blink_char_RXTX.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/578||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance blink_char_RXTX_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||blink_char_RXTX.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/579||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/586||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/587||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/588||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/589||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/590||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/591||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/592||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/593||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/594||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/595||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/596||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||blink_char_RXTX.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/597||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||blink_char_RXTX.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/598||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||blink_char_RXTX.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/599||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||blink_char_RXTX.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/600||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||blink_char_RXTX.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/601||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||blink_char_RXTX.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/602||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||blink_char_RXTX.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/603||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||blink_char_RXTX.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/604||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||blink_char_RXTX.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/605||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||blink_char_RXTX.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/606||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||blink_char_RXTX.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/607||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||blink_char_RXTX.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/608||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||blink_char_RXTX.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/609||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist blink_char_RXTX ||blink_char_RXTX.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/610||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock blink_char_RXTX_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 154 sequential elements including blink_char_RXTX_sb_0.blink_char_RXTX_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||blink_char_RXTX.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/640||blink_char_rxtx_sb_mss.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb_MSS\blink_char_RXTX_sb_MSS.v'/linenumber/238
Implementation;Synthesis||MT530||@W:Found inferred clock blink_char_RXTX_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including blink_char_RXTX_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||blink_char_RXTX.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/641||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||blink_char_RXTX.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/643||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||blink_char_RXTX.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/715||blink_char_rxtx_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||blink_char_RXTX.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/716||blink_char_rxtx_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||blink_char_RXTX.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/717||blink_char_rxtx_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.blink_char_RXTX_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||blink_char_RXTX.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/718||blink_char_rxtx_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\blink_char_RXTX_sb\FABOSC_0\blink_char_RXTX_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance blink_char_RXTX_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||blink_char_RXTX.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/719||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance blink_char_RXTX_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||blink_char_RXTX.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/720||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance blink_char_RXTX_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||blink_char_RXTX.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/721||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance blink_char_RXTX_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||blink_char_RXTX.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/722||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_0.iPSELS_raw_2[0] (in view: work.blink_char_RXTX_sb(verilog)) mapped in logic.||blink_char_RXTX.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/723||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_0.iPSELS_raw_2[0] (in view: work.blink_char_RXTX_sb(verilog)) with 1 words by 1 bit.||blink_char_RXTX.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/724||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] ||blink_char_RXTX.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/737||coretimer.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/262
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] ||blink_char_RXTX.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/738||coretimer.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/211
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/742||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm0_state[6] (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/743||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif2_core (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/764||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif1_core (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/766||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif0_core (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/768||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/770||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/772||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/774||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/776||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/778||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/780||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/781||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/782||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/783||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/784||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/785||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/786||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/787||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/788||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/789||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/790||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.ddr_settled (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/791||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.release_sdif3_core (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/793||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/795||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/796||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/797||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/798||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/799||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/800||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/801||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/802||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm0_state[4] (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/803||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm0_state[3] (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/804||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm0_state[2] (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/805||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm0_state[1] (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/806||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm0_state[0] (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/807||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance blink_char_RXTX_sb_0.CORERESETP_0.sm0_state[5] (in view: work.blink_char_RXTX(verilog)) because it does not drive other instances.||blink_char_RXTX.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/808||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FP130||@N: Promoting Net blink_char_RXTX_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_64 ||blink_char_RXTX.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/823||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||blink_char_RXTX.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/851||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||blink_char_RXTX.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/852||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock blink_char_RXTX_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net blink_char_RXTX_sb_0.CCC_0.GL0_net.||blink_char_RXTX.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/863||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock blink_char_RXTX_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net blink_char_RXTX_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||blink_char_RXTX.srr(864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\blink_char_RXTX.srr'/linenumber/864||null;null
Implementation;Place and Route;RootName:blink_char_RXTX
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||blink_char_RXTX_layout_log.log;liberoaction://open_report/file/blink_char_RXTX_layout_log.log||(null);(null)
