{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755270776935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755270776936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 18:12:56 2025 " "Processing started: Fri Aug 15 18:12:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755270776936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270776936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270776936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755270777404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755270777404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../src/sync.v" "" { Text "C:/VerilogNew/VGAController/src/sync.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270784556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/counter2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/counter2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2bit " "Found entity 1: counter2bit" {  } { { "../src/counter2bit.v" "" { Text "C:/VerilogNew/VGAController/src/counter2bit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270784558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/clock25mgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/clock25mgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock25MGenerator " "Found entity 1: clock25MGenerator" {  } { { "../src/clock25MGenerator.v" "" { Text "C:/VerilogNew/VGAController/src/clock25MGenerator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270784560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/horizontal_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/horizontal_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "../src/horizontal_counter.v" "" { Text "C:/VerilogNew/VGAController/src/horizontal_counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270784562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/vertical_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/vertical_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "../src/vertical_counter.v" "" { Text "C:/VerilogNew/VGAController/src/vertical_counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270784564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/horz_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/horz_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 horz_sync_generator " "Found entity 1: horz_sync_generator" {  } { { "../src/horz_sync_generator.v" "" { Text "C:/VerilogNew/VGAController/src/horz_sync_generator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270784566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/vert_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/vert_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vert_sync_generator " "Found entity 1: vert_sync_generator" {  } { { "../src/vert_sync_generator.v" "" { Text "C:/VerilogNew/VGAController/src/vert_sync_generator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270784568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/x_y_pixelgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/x_y_pixelgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_y_pixelGenerator " "Found entity 1: x_y_pixelGenerator" {  } { { "../src/x_y_pixelGenerator.v" "" { Text "C:/VerilogNew/VGAController/src/x_y_pixelGenerator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270784570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270784572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../src/vga_controller.v" "" { Text "C:/VerilogNew/VGAController/src/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270784575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_controller " "Elaborating entity \"vga_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755270784642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock25MGenerator clock25MGenerator:clock25M " "Elaborating entity \"clock25MGenerator\" for hierarchy \"clock25MGenerator:clock25M\"" {  } { { "../src/vga_controller.v" "clock25M" { Text "C:/VerilogNew/VGAController/src/vga_controller.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270784643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clock25MGenerator.v(24) " "Verilog HDL assignment warning at clock25MGenerator.v(24): truncated value with size 32 to match size of target (2)" {  } { { "../src/clock25MGenerator.v" "" { Text "C:/VerilogNew/VGAController/src/clock25MGenerator.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755270784644 "|vga_controller|clock25MGenerator:clock25M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_counter horizontal_counter:horzCounter " "Elaborating entity \"horizontal_counter\" for hierarchy \"horizontal_counter:horzCounter\"" {  } { { "../src/vga_controller.v" "horzCounter" { Text "C:/VerilogNew/VGAController/src/vga_controller.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270784645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 horizontal_counter.v(24) " "Verilog HDL assignment warning at horizontal_counter.v(24): truncated value with size 32 to match size of target (10)" {  } { { "../src/horizontal_counter.v" "" { Text "C:/VerilogNew/VGAController/src/horizontal_counter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755270784645 "|vga_controller|horizontal_counter:horzCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_counter vertical_counter:vertCounter " "Elaborating entity \"vertical_counter\" for hierarchy \"vertical_counter:vertCounter\"" {  } { { "../src/vga_controller.v" "vertCounter" { Text "C:/VerilogNew/VGAController/src/vga_controller.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270784646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vertical_counter.v(23) " "Verilog HDL assignment warning at vertical_counter.v(23): truncated value with size 32 to match size of target (10)" {  } { { "../src/vertical_counter.v" "" { Text "C:/VerilogNew/VGAController/src/vertical_counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755270784646 "|vga_controller|vertical_counter:vertCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horz_sync_generator horz_sync_generator:horzSYNC " "Elaborating entity \"horz_sync_generator\" for hierarchy \"horz_sync_generator:horzSYNC\"" {  } { { "../src/vga_controller.v" "horzSYNC" { Text "C:/VerilogNew/VGAController/src/vga_controller.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270784647 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hSYNC horz_sync_generator.v(13) " "Verilog HDL Always Construct warning at horz_sync_generator.v(13): inferring latch(es) for variable \"hSYNC\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/horz_sync_generator.v" "" { Text "C:/VerilogNew/VGAController/src/horz_sync_generator.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755270784648 "|vga_controller|horz_sync_generator:horzSYNC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hSYNC horz_sync_generator.v(14) " "Inferred latch for \"hSYNC\" at horz_sync_generator.v(14)" {  } { { "../src/horz_sync_generator.v" "" { Text "C:/VerilogNew/VGAController/src/horz_sync_generator.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784648 "|vga_controller|horz_sync_generator:horzSYNC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vert_sync_generator vert_sync_generator:vertSYNC " "Elaborating entity \"vert_sync_generator\" for hierarchy \"vert_sync_generator:vertSYNC\"" {  } { { "../src/vga_controller.v" "vertSYNC" { Text "C:/VerilogNew/VGAController/src/vga_controller.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270784648 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vSYNC vert_sync_generator.v(14) " "Verilog HDL Always Construct warning at vert_sync_generator.v(14): inferring latch(es) for variable \"vSYNC\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/vert_sync_generator.v" "" { Text "C:/VerilogNew/VGAController/src/vert_sync_generator.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755270784649 "|vga_controller|vert_sync_generator:vertSYNC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vSYNC vert_sync_generator.v(15) " "Inferred latch for \"vSYNC\" at vert_sync_generator.v(15)" {  } { { "../src/vert_sync_generator.v" "" { Text "C:/VerilogNew/VGAController/src/vert_sync_generator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784649 "|vga_controller|vert_sync_generator:vertSYNC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_y_pixelGenerator x_y_pixelGenerator:x_y_pixels " "Elaborating entity \"x_y_pixelGenerator\" for hierarchy \"x_y_pixelGenerator:x_y_pixels\"" {  } { { "../src/vga_controller.v" "x_y_pixels" { Text "C:/VerilogNew/VGAController/src/vga_controller.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270784650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_initdata " "Elaborating entity \"rom\" for hierarchy \"rom:rom_initdata\"" {  } { { "../src/vga_controller.v" "rom_initdata" { Text "C:/VerilogNew/VGAController/src/vga_controller.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270784651 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom.v(27) " "Verilog HDL warning at rom.v(27): object mem used but never assigned" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 rom.v(70) " "Verilog HDL assignment warning at rom.v(70): truncated value with size 32 to match size of target (18)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "image_offset rom.v(41) " "Verilog HDL Always Construct warning at rom.v(41): inferring latch(es) for variable \"image_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[0\] rom.v(41) " "Inferred latch for \"image_offset\[0\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[1\] rom.v(41) " "Inferred latch for \"image_offset\[1\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[2\] rom.v(41) " "Inferred latch for \"image_offset\[2\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[3\] rom.v(41) " "Inferred latch for \"image_offset\[3\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[4\] rom.v(41) " "Inferred latch for \"image_offset\[4\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[5\] rom.v(41) " "Inferred latch for \"image_offset\[5\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[6\] rom.v(41) " "Inferred latch for \"image_offset\[6\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[7\] rom.v(41) " "Inferred latch for \"image_offset\[7\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[8\] rom.v(41) " "Inferred latch for \"image_offset\[8\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[9\] rom.v(41) " "Inferred latch for \"image_offset\[9\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[10\] rom.v(41) " "Inferred latch for \"image_offset\[10\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[11\] rom.v(41) " "Inferred latch for \"image_offset\[11\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[12\] rom.v(41) " "Inferred latch for \"image_offset\[12\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[13\] rom.v(41) " "Inferred latch for \"image_offset\[13\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[14\] rom.v(41) " "Inferred latch for \"image_offset\[14\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[15\] rom.v(41) " "Inferred latch for \"image_offset\[15\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784652 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[16\] rom.v(41) " "Inferred latch for \"image_offset\[16\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270784653 "|rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:pb_sync " "Elaborating entity \"sync\" for hierarchy \"sync:pb_sync\"" {  } { { "../src/vga_controller.v" "pb_sync" { Text "C:/VerilogNew/VGAController/src/vga_controller.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270784653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2bit counter2bit:counter " "Elaborating entity \"counter2bit\" for hierarchy \"counter2bit:counter\"" {  } { { "../src/vga_controller.v" "counter" { Text "C:/VerilogNew/VGAController/src/vga_controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270784655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter2bit.v(25) " "Verilog HDL assignment warning at counter2bit.v(25): truncated value with size 32 to match size of target (2)" {  } { { "../src/counter2bit.v" "" { Text "C:/VerilogNew/VGAController/src/counter2bit.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755270784655 "|counter2bit"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom:rom_initdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom:rom_initdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270784976 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270784976 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270784976 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 262144 " "Parameter NUMWORDS_A set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270784976 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270784976 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270784976 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270784976 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270784976 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270784976 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ../sim/bitmap/many_photos.mif " "Parameter INIT_FILE set to ../sim/bitmap/many_photos.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270784976 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755270784976 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755270784976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_initdata\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"rom:rom_initdata\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270785050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_initdata\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"rom:rom_initdata\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270785050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270785050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270785050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 262144 " "Parameter \"NUMWORDS_A\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270785050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270785050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270785050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270785050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270785050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270785050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ../sim/bitmap/many_photos.mif " "Parameter \"INIT_FILE\" = \"../sim/bitmap/many_photos.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270785050 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755270785050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9d1 " "Found entity 1: altsyncram_l9d1" {  } { { "db/altsyncram_l9d1.tdf" "" { Text "C:/VerilogNew/VGAController/par/db/altsyncram_l9d1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270785119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270785119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/VerilogNew/VGAController/par/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270785170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270785170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755270785477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755270786065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270786065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "477 " "Implemented 477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755270786239 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755270786239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755270786239 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755270786239 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1755270786239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755270786239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755270786266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 18:13:06 2025 " "Processing ended: Fri Aug 15 18:13:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755270786266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755270786266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755270786266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270786266 ""}
