{
  "processor": "MIPS R4000",
  "year": 1991,
  "specifications": {
    "data_width_bits": 64,
    "address_width_bits": 64,
    "clock_mhz": 100.0,
    "transistors": 1350000,
    "technology": "0.8um CMOS",
    "package": "N/A"
  },
  "timing": {
    "cycles_per_instruction_range": [
      1.0,
      15.0
    ],
    "typical_cpi": 1.5
  },
  "validated_performance": {
    "ips_min": 33333333,
    "ips_max": 100000000,
    "mips_typical": 66.7
  },
  "notes": "First commercial 64-bit RISC, 8-stage superpipeline",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "Medium"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "MIPS R4000 Datasheet",
      "url": "N/A",
      "verified": false
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia",
      "url": "https://en.wikipedia.org/wiki/MIPS_R4000",
      "verified": false
    }
  ],
  "validation_date": "2026-01-30",
  "accuracy": {
    "expected_cpi": 1.5,
    "expected_ipc": 0.6667,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 1.5,
    "cpi_error_percent": 0.0,
    "ipc_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-30",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "external_validation": {
    "has_external_data": true,
    "benchmark_sources": [
      "dhrystone",
      "specint92"
    ],
    "primary_source": "dhrystone",
    "date_updated": "2026-01-31",
    "cpi_error_percent": 0.0
  }
}