2019-10-22 11:47:46 INFO : distributing menu...
2019-10-22 11:47:46 INFO : loading resource information from JSON: /home/bergauer/env/lib/python3.6/site-packages/tmVhdlProducer/config/resource_default.json
2019-10-22 11:47:46 INFO : :: listing resources...
2019-10-22 11:47:46 INFO : thresholds:
2019-10-22 11:47:46 INFO :  * floor: sliceLUTs=17.00%, processors=0.00%
2019-10-22 11:47:46 INFO :  * ceiling: sliceLUTs=90.00%, processors=100.00%
2019-10-22 11:47:46 INFO : instances:
2019-10-22 11:47:46 INFO :  * MuonCondition[ muon ]: sliceLUTs=0.01%, processors=0.00%
2019-10-22 11:47:46 INFO :  * MuonCondition[ muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2019-10-22 11:47:46 INFO :    * tbpt: sliceLUTs=0.08%, processors=0.33%: 
2019-10-22 11:47:46 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :  * MuonCondition[ muon, muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2019-10-22 11:47:46 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :  * MuonCondition[ muon, muon, muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2019-10-22 11:47:46 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :  * CaloCondition[ calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-22 11:47:46 INFO :  * CaloCondition[ calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-22 11:47:46 INFO :    * tbpt: sliceLUTs=0.05%, processors=0.33%: 
2019-10-22 11:47:46 INFO :  * CaloCondition[ calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-22 11:47:46 INFO :  * CaloCondition[ calo, calo, calo, calo ]: sliceLUTs=0.07%, processors=0.00%
2019-10-22 11:47:46 INFO :  * CaloConditionOvRm[ calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-22 11:47:46 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2019-10-22 11:47:46 INFO :  * CaloConditionOvRm[ calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-22 11:47:46 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2019-10-22 11:47:46 INFO :    * tbpt: sliceLUTs=0.05%, processors=0.33%: 
2019-10-22 11:47:46 INFO :  * CaloConditionOvRm[ calo, calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-22 11:47:46 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2019-10-22 11:47:46 INFO :  * CaloConditionOvRm[ calo, calo, calo, calo, calo ]: sliceLUTs=0.07%, processors=0.00%
2019-10-22 11:47:46 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2019-10-22 11:47:46 INFO :  * CorrelationCondition[ calo, calo ]: sliceLUTs=0.03%, processors=0.00%
2019-10-22 11:47:46 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2019-10-22 11:47:46 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%: 
2019-10-22 11:47:46 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%: 
2019-10-22 11:47:46 INFO :  * CorrelationCondition[ calo, muon ]: sliceLUTs=0.05%, processors=0.00%
2019-10-22 11:47:46 INFO :    * deta: sliceLUTs=0.01%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dr: sliceLUTs=0.05%, processors=0.06%: 
2019-10-22 11:47:46 INFO :    * tbpt: sliceLUTs=0.00%, processors=0.39%: 
2019-10-22 11:47:46 INFO :    * mass: sliceLUTs=0.12%, processors=0.14%: 
2019-10-22 11:47:46 INFO :  * CorrelationCondition[ calo, esum ]: sliceLUTs=0.02%, processors=0.00%
2019-10-22 11:47:46 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * tbpt: sliceLUTs=0.04%, processors=0.41%: 
2019-10-22 11:47:46 INFO :    * mass: sliceLUTs=0.01%, processors=0.08%: 
2019-10-22 11:47:46 INFO :  * CorrelationCondition[ muon, esum ]: sliceLUTs=0.08%, processors=0.00%
2019-10-22 11:47:46 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.61%: 
2019-10-22 11:47:46 INFO :    * mass: sliceLUTs=0.02%, processors=0.14%: 
2019-10-22 11:47:46 INFO :  * CorrelationCondition[ muon, muon ]: sliceLUTs=0.04%, processors=0.00%
2019-10-22 11:47:46 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dphi: sliceLUTs=0.01%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dr: sliceLUTs=0.04%, processors=0.06%: 
2019-10-22 11:47:46 INFO :    * tbpt: sliceLUTs=0.03%, processors=0.33%: 
2019-10-22 11:47:46 INFO :    * mass: sliceLUTs=0.07%, processors=0.08%: 
2019-10-22 11:47:46 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :  * CorrelationConditionOvRm[ calo, calo ]: sliceLUTs=0.03%, processors=0.00%
2019-10-22 11:47:46 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dr: sliceLUTs=0.03%, processors=0.06%: 
2019-10-22 11:47:46 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%: 
2019-10-22 11:47:46 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%: 
2019-10-22 11:47:46 INFO :  * CorrelationConditionOvRm[ calo, calo, calo ]: sliceLUTs=0.10%, processors=0.00%
2019-10-22 11:47:46 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-22 11:47:46 INFO :    * dr: sliceLUTs=0.03%, processors=0.06%: 
2019-10-22 11:47:46 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%: 
2019-10-22 11:47:46 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%: 
2019-10-22 11:47:46 INFO :  * EsumsCondition[ esum ]: sliceLUTs=0.00%, processors=0.00%
2019-10-22 11:47:46 INFO :  * MinBiasCondition[ bias ]: sliceLUTs=0.00%, processors=0.00%
2019-10-22 11:47:46 INFO :  * ExternalCondition[ ext ]: sliceLUTs=0.00%, processors=0.00%
2019-10-22 11:47:46 INFO :  * TowerCountCondition[ count ]: sliceLUTs=0.00%, processors=0.00%
2019-10-22 11:47:46 INFO :  * SignalCondition[ signal ]: sliceLUTs=0.00%, processors=0.00%
2019-10-22 11:47:46 INFO : |-----------------------------------------------------------------------------|
2019-10-22 11:47:46 INFO : |                                                                             |
2019-10-22 11:47:46 INFO : | Algorithms sorted by payload (descending)                                   |
2019-10-22 11:47:46 INFO : |                                                                             |
2019-10-22 11:47:46 INFO : |-----------------------------------------------------------------------------|
2019-10-22 11:47:46 INFO : |-------|-----------|---------|-----------------------------------------------|
2019-10-22 11:47:46 INFO : | Index | SliceLUTs | DSPs    | Name                                          |
2019-10-22 11:47:46 INFO : |-------|-----------|---------|-----------------------------------------------|
2019-10-22 11:47:46 INFO : |     0 |    3.348% | 21.978% | L1_Test_DoubleJet30_Tbpt60                    |
2019-10-22 11:47:46 INFO : |     2 |   11.652% | 30.042% | L1_Test_DoubleJet30_Tau45_Deta_ignore_...     |
2019-10-22 11:47:46 INFO : |-------|-----------|---------|-----------------------------------------------|
2019-10-22 11:47:46 INFO : |-----------------------------------------------------------------------------|
2019-10-22 11:47:46 INFO : distributing algorithms, shadow ratio: 0.0
2019-10-22 11:47:46 INFO : starting algorithm distribution for 2 algorithms on 1 modules using shadow ratio of 0.0
2019-10-22 11:47:46 INFO :  . adding L1_Test_DoubleJet30_Tbpt60 (0) to module 0
2019-10-22 11:47:46 INFO :  . adding L1_Test_DoubleJet30_Tau45_Deta_ignore_Tbpt60_OrmDr0p2 (2) to module 0
2019-10-22 11:47:46 INFO : |-----------------------------------------------------------------------------|
2019-10-22 11:47:46 INFO : |                                                                             |
2019-10-22 11:47:46 INFO : | Detailed distribition on 1 modules, shadow ratio: 0.0                       |
2019-10-22 11:47:46 INFO : |                                                                             |
2019-10-22 11:47:46 INFO : |------------|----------------------------------------------------------------|
2019-10-22 11:47:46 INFO : | Module     | Algorithm                                                      |
2019-10-22 11:47:46 INFO : | ID | Index | Index | Name                                                   |
2019-10-22 11:47:46 INFO : |----|-------|-------|--------------------------------------------------------|
2019-10-22 11:47:46 INFO : |  0 |     0 |     0 | L1_Test_DoubleJet30_Tbpt60                             |
2019-10-22 11:47:46 INFO : |  0 |     1 |     2 | L1_Test_DoubleJet30_Tau45_Deta_ignore_Tbpt60_Or...     |
2019-10-22 11:47:46 INFO : |----|-------|-------|--------------------------------------------------------|
2019-10-22 11:47:46 INFO : |-----------------------------------------------------------------------------|
2019-10-22 11:47:46 INFO : |                                                                             |
2019-10-22 11:47:46 INFO : | Condition distribution, sorted by weight (ascending)                        |
2019-10-22 11:47:46 INFO : |                                                                             |
2019-10-22 11:47:46 INFO : |-----------------------------------------------------------------------------|
2019-10-22 11:47:46 INFO : | Name                                             | Modules                  |
2019-10-22 11:47:46 INFO : |--------------------------------------------------|--------------------------|
2019-10-22 11:47:46 INFO : | DoubleJET_i0                                     | 0                        |
2019-10-22 11:47:46 INFO : | CaloCaloCorrelationOvRm_i1                       | 0                        |
2019-10-22 11:47:46 INFO : |--------------------------------------------------|--------------------------|
2019-10-22 11:47:46 INFO : |-----------------------------------------------------------------------------|
2019-10-22 11:47:46 INFO : |                                                                             |
2019-10-22 11:47:46 INFO : | Summary for distribution on 1 modules, shadow ratio: 0.0                    |
2019-10-22 11:47:46 INFO : |                                                                             |
2019-10-22 11:47:46 INFO : |-------------------------------------|---------------------------------------|
2019-10-22 11:47:46 INFO : | Module                              | Payload                               |
2019-10-22 11:47:46 INFO : | ID | Algorithms | Conditions | Rel. | SliceLUTs | DSPs    |                 |
2019-10-22 11:47:46 INFO : |----|------------|------------|------|-----------|---------|-----------------|
2019-10-22 11:47:46 INFO : |  0 |          2 |          2 | 1.00 |    32.00% |  52.02% |                 |
2019-10-22 11:47:46 INFO : |----|------------|------------|------|-----------|---------|-----------------|
2019-10-22 11:47:46 INFO : writing VHDL modules...
2019-10-22 11:47:46 INFO : writing 2 algorithms to 1 module(s)
2019-10-22 11:47:46 INFO : writing output for module: 0
2019-10-22 11:47:46 INFO : algo_index.vhd          : /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v6-d1/vhdl/module_0/src/algo_index.vhd
2019-10-22 11:47:46 INFO : gtl_module_signals.vhd  : /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v6-d1/vhdl/module_0/src/gtl_module_signals.vhd
2019-10-22 11:47:46 INFO : gtl_module_instances.vhd: /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v6-d1/vhdl/module_0/src/gtl_module_instances.vhd
2019-10-22 11:47:46 INFO : ugt_constants.vhd       : /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v6-d1/vhdl/module_0/src/ugt_constants.vhd
2019-10-22 11:47:46 INFO : writing updated XML file /home/bergauer/L1Menu_test_compare_gtl_struct_v6.xml
2019-10-22 11:47:46 INFO : reading source XML menu file /home/bergauer/L1Menu_test_compare_gtl_struct_v6.xml
2019-10-22 11:47:47 INFO : processing menu "L1Menu_test_compare_gtl_struct_v6" ... 
2019-10-22 11:47:47 INFO : updating menu information...
2019-10-22 11:47:47 INFO : uuid_menu     : fbf199b0-440e-4a10-9b8b-d4847a9b443d
2019-10-22 11:47:47 INFO : uuid_firmware : 472e5ea1-1a83-4a99-b8d1-d66a95206ce1
2019-10-22 11:47:47 INFO : n_modules     : 1
2019-10-22 11:47:47 INFO : writing target XML menu file /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v6-d1/xml/L1Menu_test_compare_gtl_struct_v6-d1.xml
2019-10-22 11:47:47 INFO : generating menu documentation...
2019-10-22 11:47:47 INFO : writing HTML documentation /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v6-d1/xml/L1Menu_test_compare_gtl_struct_v6-d1.xml
2019-10-22 11:47:48 INFO : writing TWIKI page template /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v6-d1/xml/L1Menu_test_compare_gtl_struct_v6-d1.xml
2019-10-22 11:47:49 INFO : patching filenames...
2019-10-22 11:47:49 INFO : /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v6-d1/doc/L1Menu_test_compare_gtl_struct_v6.twiki --> /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v6-d1/doc/L1Menu_test_compare_gtl_struct_v6-d1.twiki
2019-10-22 11:47:49 INFO : /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v6-d1/doc/L1Menu_test_compare_gtl_struct_v6.html --> /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v6-d1/doc/L1Menu_test_compare_gtl_struct_v6-d1.html
2019-10-22 11:47:49 INFO : done.
