(pcb /Users/mrsang/Documents/kicadocs/rpi_car/rpi_car.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.1-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 19021.7 -30451.7 115015 -135615)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Pin_Headers:Pin_Header_Straight_1x02
      (place C1 34290 -124460 front 0 (PN CP))
      (place C2 22860 -129540 front 180 (PN CP))
      (place HIT1 63500 -52070 front 90 (PN CONN_01X02))
      (place M1 90170 -54610 front 90 (PN CONN_01X02))
      (place M2 110490 -54610 front 90 (PN CONN_01X02))
      (place PWR1 40640 -125730 front 0 (PN CONN_01X02))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03
      (place ENC1 44450 -114300 front 90 (PN CONN_01X03))
      (place IR1 41910 -49530 front 90 (PN CONN_01X03))
      (place IR2 77470 -49530 front 90 (PN CONN_01X03))
      (place U1 29210 -124460 front 0 (PN MCP1826S))
    )
    (component Pin_Headers:Pin_Header_Straight_2x20
      (place RPi1 24130 -57150 front 0 (PN CONN_02X20))
    )
    (component Pin_Headers:Pin_Header_Straight_1x04
      (place SN1 68580 -35560 front 270 (PN CONN_01X04))
    )
    (component "Housings_DIP:DIP-28_W15.24mm"
      (place U2 63500 -67310 front 0 (PN LPC1114FN28/102))
    )
    (component "Housings_DIP:DIP-16_W7.62mm"
      (place U3 99060 -73660 front 0 (PN SN754410NE))
    )
  )
  (library
    (image Pin_Headers:Pin_Header_Straight_1x02
      (outline (path signal 150  1270 -1270  1270 -3810))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  -1270 -1270  -1270 -3810))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (pin Rect[A]Pad_2032x2032_um 1 0 0)
      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03
      (outline (path signal 50  -1750 1750  -1750 -6850))
      (outline (path signal 50  1750 1750  1750 -6850))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -6850  1750 -6850))
      (outline (path signal 150  -1270 -1270  -1270 -6350))
      (outline (path signal 150  -1270 -6350  1270 -6350))
      (outline (path signal 150  1270 -6350  1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
    )
    (image Pin_Headers:Pin_Header_Straight_2x20
      (outline (path signal 50  -1750 1750  -1750 -50050))
      (outline (path signal 50  4300 1750  4300 -50050))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -50050  4300 -50050))
      (outline (path signal 150  3810 -49530  3810 1270))
      (outline (path signal 150  -1270 -1270  -1270 -49530))
      (outline (path signal 150  3810 -49530  -1270 -49530))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 1550  -1550 0))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 0 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 2540 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 0 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 2540 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 0 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 26 2540 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 27 0 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 28 2540 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 29 0 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 30 2540 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 31 0 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 32 2540 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 33 0 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 34 2540 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 35 0 -43180)
      (pin Oval[A]Pad_1727.2x1727.2_um 36 2540 -43180)
      (pin Oval[A]Pad_1727.2x1727.2_um 37 0 -45720)
      (pin Oval[A]Pad_1727.2x1727.2_um 38 2540 -45720)
      (pin Oval[A]Pad_1727.2x1727.2_um 39 0 -48260)
      (pin Oval[A]Pad_1727.2x1727.2_um 40 2540 -48260)
    )
    (image Pin_Headers:Pin_Header_Straight_1x04
      (outline (path signal 50  -1750 1750  -1750 -9400))
      (outline (path signal 50  1750 1750  1750 -9400))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -9400  1750 -9400))
      (outline (path signal 150  -1270 -1270  -1270 -8890))
      (outline (path signal 150  1270 -1270  1270 -8890))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  -1270 -8890  1270 -8890))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
    )
    (image "Housings_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  -1050 2450  -1050 -35500))
      (outline (path signal 50  16300 2450  16300 -35500))
      (outline (path signal 50  -1050 2450  16300 2450))
      (outline (path signal 50  -1050 -35500  16300 -35500))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  15105 2295  15105 1025))
      (outline (path signal 150  15105 -35315  15105 -34045))
      (outline (path signal 150  135 -35315  135 -34045))
      (outline (path signal 150  135 2295  15105 2295))
      (outline (path signal 150  135 -35315  15105 -35315))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -20250))
      (outline (path signal 50  8650 2450  8650 -20250))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -20250  8650 -20250))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -20075  7485 -18805))
      (outline (path signal 150  135 -20075  135 -18805))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -20075  7485 -20075))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2032_um
      (shape (path F.Cu 2032  0 0  0 0))
      (shape (path B.Cu 2032  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x2032_um
      (shape (rect F.Cu -1016 -1016 1016 1016))
      (shape (rect B.Cu -1016 -1016 1016 1016))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins C1-1 PWR1-1 SN1-1 U1-1 U3-8)
    )
    (net GND
      (pins C1-2 C2-2 ENC1-2 IR1-2 IR2-2 PWR1-2 RPi1-6 SN1-4 U1-2 U2-8 U2-22 U3-4
        U3-5 U3-12 U3-13)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 ENC1-1 HIT1-1 IR1-1 IR2-1 RPi1-1 RPi1-2 RPi1-4 U1-3 U2-7 U2-21 U3-16)
    )
    (net "Net-(ENC1-Pad3)"
      (pins ENC1-3 U2-9)
    )
    (net "Net-(HIT1-Pad2)"
      (pins HIT1-2 U2-28)
    )
    (net "Net-(IR1-Pad3)"
      (pins IR1-3 U2-4)
    )
    (net "Net-(IR2-Pad3)"
      (pins IR2-3 U2-12)
    )
    (net "Net-(M1-Pad1)"
      (pins M1-1 U3-6)
    )
    (net "Net-(M1-Pad2)"
      (pins M1-2 U3-3)
    )
    (net "Net-(M2-Pad1)"
      (pins M2-1 U3-14)
    )
    (net "Net-(M2-Pad2)"
      (pins M2-2 U3-11)
    )
    (net "Net-(RPi1-Pad3)"
      (pins RPi1-3)
    )
    (net "Net-(RPi1-Pad5)"
      (pins RPi1-5)
    )
    (net "Net-(RPi1-Pad7)"
      (pins RPi1-7)
    )
    (net "Net-(RPi1-Pad8)"
      (pins RPi1-8 U2-15)
    )
    (net "Net-(RPi1-Pad9)"
      (pins RPi1-9)
    )
    (net "Net-(RPi1-Pad10)"
      (pins RPi1-10 U2-16)
    )
    (net "Net-(RPi1-Pad11)"
      (pins RPi1-11)
    )
    (net "Net-(RPi1-Pad12)"
      (pins RPi1-12)
    )
    (net "Net-(RPi1-Pad13)"
      (pins RPi1-13)
    )
    (net "Net-(RPi1-Pad14)"
      (pins RPi1-14)
    )
    (net "Net-(RPi1-Pad15)"
      (pins RPi1-15)
    )
    (net "Net-(RPi1-Pad16)"
      (pins RPi1-16 U2-24)
    )
    (net "Net-(RPi1-Pad17)"
      (pins RPi1-17)
    )
    (net "Net-(RPi1-Pad18)"
      (pins RPi1-18 U2-23)
    )
    (net "Net-(RPi1-Pad19)"
      (pins RPi1-19 U2-2)
    )
    (net "Net-(RPi1-Pad20)"
      (pins RPi1-20)
    )
    (net "Net-(RPi1-Pad21)"
      (pins RPi1-21 U2-1)
    )
    (net "Net-(RPi1-Pad22)"
      (pins RPi1-22)
    )
    (net "Net-(RPi1-Pad23)"
      (pins RPi1-23 U2-6)
    )
    (net "Net-(RPi1-Pad24)"
      (pins RPi1-24 U2-25)
    )
    (net "Net-(RPi1-Pad25)"
      (pins RPi1-25)
    )
    (net "Net-(RPi1-Pad26)"
      (pins RPi1-26)
    )
    (net "Net-(RPi1-Pad27)"
      (pins RPi1-27)
    )
    (net "Net-(RPi1-Pad28)"
      (pins RPi1-28)
    )
    (net "Net-(RPi1-Pad29)"
      (pins RPi1-29)
    )
    (net "Net-(RPi1-Pad30)"
      (pins RPi1-30)
    )
    (net "Net-(RPi1-Pad31)"
      (pins RPi1-31)
    )
    (net "Net-(RPi1-Pad32)"
      (pins RPi1-32)
    )
    (net "Net-(RPi1-Pad33)"
      (pins RPi1-33)
    )
    (net "Net-(RPi1-Pad34)"
      (pins RPi1-34)
    )
    (net "Net-(RPi1-Pad35)"
      (pins RPi1-35)
    )
    (net "Net-(RPi1-Pad36)"
      (pins RPi1-36)
    )
    (net "Net-(RPi1-Pad37)"
      (pins RPi1-37)
    )
    (net "Net-(RPi1-Pad38)"
      (pins RPi1-38)
    )
    (net "Net-(RPi1-Pad39)"
      (pins RPi1-39)
    )
    (net "Net-(RPi1-Pad40)"
      (pins RPi1-40)
    )
    (net "Net-(SN1-Pad2)"
      (pins SN1-2 U2-18)
    )
    (net "Net-(SN1-Pad3)"
      (pins SN1-3 U2-17)
    )
    (net "Net-(U2-Pad3)"
      (pins U2-3 U3-2)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10 U3-10)
    )
    (net "Net-(U2-Pad11)"
      (pins U2-11 U3-1)
    )
    (net "Net-(U2-Pad13)"
      (pins U2-13 U3-9)
    )
    (net "Net-(U2-Pad14)"
      (pins U2-14 U3-15)
    )
    (net "Net-(U2-Pad19)"
      (pins U2-19)
    )
    (net "Net-(U2-Pad20)"
      (pins U2-20)
    )
    (net "Net-(U2-Pad26)"
      (pins U2-26 U3-7)
    )
    (net "Net-(U2-Pad27)"
      (pins U2-27)
    )
    (class kicad_default "" GND "Net-(C2-Pad1)" "Net-(ENC1-Pad3)" "Net-(HIT1-Pad2)"
      "Net-(IR1-Pad3)" "Net-(IR2-Pad3)" "Net-(M1-Pad1)" "Net-(M1-Pad2)" "Net-(M2-Pad1)"
      "Net-(M2-Pad2)" "Net-(RPi1-Pad10)" "Net-(RPi1-Pad11)" "Net-(RPi1-Pad12)"
      "Net-(RPi1-Pad13)" "Net-(RPi1-Pad14)" "Net-(RPi1-Pad15)" "Net-(RPi1-Pad16)"
      "Net-(RPi1-Pad17)" "Net-(RPi1-Pad18)" "Net-(RPi1-Pad19)" "Net-(RPi1-Pad20)"
      "Net-(RPi1-Pad21)" "Net-(RPi1-Pad22)" "Net-(RPi1-Pad23)" "Net-(RPi1-Pad24)"
      "Net-(RPi1-Pad25)" "Net-(RPi1-Pad26)" "Net-(RPi1-Pad27)" "Net-(RPi1-Pad28)"
      "Net-(RPi1-Pad29)" "Net-(RPi1-Pad3)" "Net-(RPi1-Pad30)" "Net-(RPi1-Pad31)"
      "Net-(RPi1-Pad32)" "Net-(RPi1-Pad33)" "Net-(RPi1-Pad34)" "Net-(RPi1-Pad35)"
      "Net-(RPi1-Pad36)" "Net-(RPi1-Pad37)" "Net-(RPi1-Pad38)" "Net-(RPi1-Pad39)"
      "Net-(RPi1-Pad40)" "Net-(RPi1-Pad5)" "Net-(RPi1-Pad7)" "Net-(RPi1-Pad8)"
      "Net-(RPi1-Pad9)" "Net-(SN1-Pad2)" "Net-(SN1-Pad3)" "Net-(U2-Pad10)"
      "Net-(U2-Pad11)" "Net-(U2-Pad13)" "Net-(U2-Pad14)" "Net-(U2-Pad19)"
      "Net-(U2-Pad20)" "Net-(U2-Pad26)" "Net-(U2-Pad27)" "Net-(U2-Pad3)" "Net-(U2-Pad5)"
      VCC
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
