# do sevenseg4dig.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:16:16 on Apr 30,2021
# vlog -work work sevenseg4dig.vo 
# -- Compiling module sevenseg4dig
# -- Compiling module hard_block
# 
# Top level modules:
# 	sevenseg4dig
# End time: 00:16:16 on Apr 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:16:17 on Apr 30,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module sevenseg4dig_vlg_vec_tst
# 
# Top level modules:
# 	sevenseg4dig_vlg_vec_tst
# End time: 00:16:17 on Apr 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.sevenseg4dig_vlg_vec_tst 
# Start time: 00:16:17 on Apr 30,2021
# Loading work.sevenseg4dig_vlg_vec_tst
# Loading work.sevenseg4dig
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#24
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /sevenseg4dig_vlg_vec_tst
# End time: 00:16:18 on Apr 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
