// Seed: 1067908605
module module_0 (
    input  uwire id_0,
    input  wire  id_1
    , id_8,
    output tri   id_2,
    input  wor   id_3,
    input  uwire id_4,
    output tri0  id_5,
    input  tri   id_6
);
  assign id_5 = id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd24,
    parameter id_2  = 32'd28,
    parameter id_5  = 32'd71,
    parameter id_6  = 32'd32,
    parameter id_7  = 32'd29
) (
    output supply0 id_0,
    output wor id_1,
    output tri0 _id_2,
    input wand id_3
    , id_26,
    input uwire id_4,
    input supply1 _id_5,
    input tri _id_6,
    output supply1 _id_7,
    input tri id_8,
    output tri0 id_9,
    input supply0 _id_10
    , id_27,
    output uwire id_11,
    output tri0 id_12,
    output tri id_13,
    output supply1 id_14[id_7 : id_5],
    input tri0 id_15,
    input wor id_16,
    output tri1 id_17,
    output supply0 id_18,
    input tri0 id_19,
    input wand id_20,
    output wire id_21,
    output wire id_22,
    input tri0 id_23,
    input tri1 id_24
);
  assign id_14 = 1;
  wire id_28;
  wire [id_6 : 1] id_29;
  wire [id_10 : 1] id_30;
  logic [1 : id_5] id_31[{  id_2  {  1  }  } : id_5];
  module_0 modCall_1 (
      id_24,
      id_19,
      id_22,
      id_23,
      id_8,
      id_21,
      id_15
  );
endmodule
