;redcode
;assert 1
	SPL 0, <501
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @3, @2
	SUB <1, 5
	JMP 1, 30
	ADD 210, 30
	JMP 1, 30
	JMP 1, 30
	SUB @107, 107
	JMP 1, 30
	JMP 1, 30
	DJN -539, @-10
	SUB <1, 5
	SUB <1, 5
	ADD 213, 60
	SUB @107, 107
	SUB @121, 103
	ADD 213, 60
	ADD #270, <1
	SUB #129, -336
	ADD 27, 140
	MOV #270, <1
	SPL -270, 400
	MOV #270, <1
	SPL -270, 400
	SUB <1, 5
	SPL 270, 400
	SUB <1, 5
	MOV <-539, <-10
	SUB -7, <2
	SUB <1, 5
	JMZ @822, #305
	JMZ 822, #305
	JMP -822, @14
	JMP -822, @14
	JMZ @822, #305
	MOV -1, <-20
	JMP -822, @14
	JMZ @822, #305
	SLT 20, @12
	ADD 27, 140
	JMN -221, 57
	SLT 721, 0
	ADD #270, <1
	SLT 721, 0
	MOV -1, <-20
	SLT 20, @12
	CMP -307, <-126
	SPL 0, <501
