{"vcs1":{"timestamp_begin":1680278678.427836481, "rt":1.36, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1680278679.823532763, "rt":1.40, "ut":0.19, "st":0.10}}
{"link":{"timestamp_begin":1680278681.419316633, "rt":1.25, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680278678.156694653}
{"VCS_COMP_START_TIME": 1680278678.156694653}
{"VCS_COMP_END_TIME": 1680278683.659043788}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 339260}}
{"stitch_vcselab": {"peak_mem": 239016}}
