INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jml/Documents/src/cod5-phase2/artys7_50/vivado/vivado.sim/sim_1/synth/func/xsim/cod5_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cod5_top
INFO: [VRFC 10-311] analyzing module glbl
