{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705659210461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705659210466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 05:13:30 2024 " "Processing started: Fri Jan 19 05:13:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705659210466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659210466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMCONT -c SIMCONT " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMCONT -c SIMCONT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659210466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705659210811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705659210811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave_jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master_slave_jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_slave_jk-arc " "Found design unit 1: master_slave_jk-arc" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659218268 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_slave_jk " "Found entity 1: master_slave_jk" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659218268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659218268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simcont.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simcont.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIMCONT " "Found entity 1: SIMCONT" {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659218269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659218269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-bhv " "Found design unit 1: mux_4to1-bhv" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/mux_4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659218271 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/mux_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659218271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659218271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderBCD4to7segments-arch " "Found design unit 1: decoderBCD4to7segments-arch" {  } { { "decoder.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659218272 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderBCD4to7segments " "Found entity 1: decoderBCD4to7segments" {  } { { "decoder.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705659218272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659218272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIMCONT " "Elaborating entity \"SIMCONT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705659218297 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S1 " "Pin \"S1\" not connected" {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 712 864 880 880 "S1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1705659218315 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S2 " "Pin \"S2\" not connected" {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 712 880 896 880 "S2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1705659218317 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND4 inst " "Primitive \"NAND4\" of instance \"inst\" not used" {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 720 560 624 800 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1705659218317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:inst18 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:inst18\"" {  } { { "SIMCONT.bdf" "inst18" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 40 856 976 184 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659218325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_slave_jk master_slave_jk:inst17 " "Elaborating entity \"master_slave_jk\" for hierarchy \"master_slave_jk:inst17\"" {  } { { "SIMCONT.bdf" "inst17" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { -48 464 592 96 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659218328 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j master_slave_jk.vhd(16) " "VHDL Process Statement warning at master_slave_jk.vhd(16): signal \"j\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q2 master_slave_jk.vhd(16) " "VHDL Process Statement warning at master_slave_jk.vhd(16): signal \"q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k master_slave_jk.vhd(16) " "VHDL Process Statement warning at master_slave_jk.vhd(16): signal \"k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z1x master_slave_jk.vhd(17) " "VHDL Process Statement warning at master_slave_jk.vhd(17): signal \"z1x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z1x master_slave_jk.vhd(18) " "VHDL Process Statement warning at master_slave_jk.vhd(18): signal \"z1x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 master_slave_jk.vhd(22) " "VHDL Process Statement warning at master_slave_jk.vhd(22): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q2 master_slave_jk.vhd(22) " "VHDL Process Statement warning at master_slave_jk.vhd(22): signal \"q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1x master_slave_jk.vhd(22) " "VHDL Process Statement warning at master_slave_jk.vhd(22): signal \"q1x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z2x master_slave_jk.vhd(23) " "VHDL Process Statement warning at master_slave_jk.vhd(23): signal \"z2x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z2x master_slave_jk.vhd(24) " "VHDL Process Statement warning at master_slave_jk.vhd(24): signal \"z2x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z1x master_slave_jk.vhd(11) " "VHDL Process Statement warning at master_slave_jk.vhd(11): inferring latch(es) for signal or variable \"z1x\", which holds its previous value in one or more paths through the process" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q1 master_slave_jk.vhd(11) " "VHDL Process Statement warning at master_slave_jk.vhd(11): inferring latch(es) for signal or variable \"q1\", which holds its previous value in one or more paths through the process" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q1x master_slave_jk.vhd(11) " "VHDL Process Statement warning at master_slave_jk.vhd(11): inferring latch(es) for signal or variable \"q1x\", which holds its previous value in one or more paths through the process" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z2x master_slave_jk.vhd(11) " "VHDL Process Statement warning at master_slave_jk.vhd(11): inferring latch(es) for signal or variable \"z2x\", which holds its previous value in one or more paths through the process" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q2 master_slave_jk.vhd(11) " "VHDL Process Statement warning at master_slave_jk.vhd(11): inferring latch(es) for signal or variable \"q2\", which holds its previous value in one or more paths through the process" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q2x master_slave_jk.vhd(11) " "VHDL Process Statement warning at master_slave_jk.vhd(11): inferring latch(es) for signal or variable \"q2x\", which holds its previous value in one or more paths through the process" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2x master_slave_jk.vhd(11) " "Inferred latch for \"q2x\" at master_slave_jk.vhd(11)" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2 master_slave_jk.vhd(11) " "Inferred latch for \"q2\" at master_slave_jk.vhd(11)" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2x master_slave_jk.vhd(11) " "Inferred latch for \"z2x\" at master_slave_jk.vhd(11)" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1x master_slave_jk.vhd(11) " "Inferred latch for \"q1x\" at master_slave_jk.vhd(11)" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1 master_slave_jk.vhd(11) " "Inferred latch for \"q1\" at master_slave_jk.vhd(11)" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1x master_slave_jk.vhd(11) " "Inferred latch for \"z1x\" at master_slave_jk.vhd(11)" {  } { { "master_slave_jk.vhd" "" { Text "C:/Users/User/OneDrive/Escritorio/contadorvotos/master_slave_jk.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659218329 "|SIMCONT|master_slave_jk:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst42 " "Elaborating entity \"7485\" for hierarchy \"7485:inst42\"" {  } { { "SIMCONT.bdf" "inst42" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { -512 1688 1808 -304 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659218350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst42 " "Elaborated megafunction instantiation \"7485:inst42\"" {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { -512 1688 1808 -304 "inst42" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659218357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst42\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst42\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659218368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst42\|f7485:sub 7485:inst42 " "Elaborated megafunction instantiation \"7485:inst42\|f7485:sub\", which is child of megafunction instantiation \"7485:inst42\"" {  } { { "7485.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { -512 1688 1808 -304 "inst42" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659218378 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nl1 " "Inserted always-enabled tri-state buffer between \"nl1\" and its non-tri-state driver." {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 1016 1088 1264 1032 "nl1" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1705659218848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nl2 " "Inserted always-enabled tri-state buffer between \"nl2\" and its non-tri-state driver." {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 1064 1088 1264 1080 "nl2" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1705659218848 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1705659218848 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nl1 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nl1\" is moved to its source" {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 1016 1088 1264 1032 "nl1" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1705659218849 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nl2 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nl2\" is moved to its source" {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 1064 1088 1264 1080 "nl2" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1705659218849 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1705659218849 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "nl1~synth " "Node \"nl1~synth\"" {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 1016 1088 1264 1032 "nl1" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705659218869 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nl2~synth " "Node \"nl2~synth\"" {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 1064 1088 1264 1080 "nl2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705659218869 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1705659218869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705659218937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705659219239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705659219239 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1 " "No output dependent on input pin \"S1\"" {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 712 864 880 880 "S1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705659219311 "|SIMCONT|S1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S2 " "No output dependent on input pin \"S2\"" {  } { { "SIMCONT.bdf" "" { Schematic "C:/Users/User/OneDrive/Escritorio/contadorvotos/SIMCONT.bdf" { { 712 880 896 880 "S2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705659219311 "|SIMCONT|S2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705659219311 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705659219313 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705659219313 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705659219313 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705659219313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705659219313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705659219324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 05:13:39 2024 " "Processing ended: Fri Jan 19 05:13:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705659219324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705659219324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705659219324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705659219324 ""}
