###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:34:11 2016
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTSHold -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [44]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.601
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [44] ^ |       | 0.000 |       |   0.600 |    0.263 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D ^                 | DFFSR | 0.007 | 0.001 |   0.601 |    0.264 | 
     | _ptr][12]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.337 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.337 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.337 | 
     | _ptr][12]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [34]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.601
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [34] ^ |       | 0.000 |       |   0.600 |    0.263 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR | 0.007 | 0.001 |   0.601 |    0.264 | 
     | _ptr][2]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.337 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.337 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.337 | 
     | _ptr][2]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][26] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [58]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [58] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D ^                 | DFFSR | 0.007 | 0.002 |   0.602 |    0.264 | 
     | _ptr][26]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.338 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.338 | 
     | _ptr][26]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [44]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [44] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D ^                 | DFFSR | 0.007 | 0.002 |   0.602 |    0.264 | 
     | _ptr][12]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.338 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.338 | 
     | _ptr][12]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][26] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [58]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [58] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D ^                 | DFFSR | 0.007 | 0.002 |   0.602 |    0.264 | 
     | _ptr][26]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.338 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.338 | 
     | _ptr][26]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [38]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [38] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D ^                 | DFFSR | 0.007 | 0.002 |   0.602 |    0.264 | 
     | _ptr][6]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.338 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.338 | 
     | _ptr][6]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [33]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [33] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR | 0.008 | 0.002 |   0.602 |    0.264 | 
     | _ptr][1]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.338 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.338 | 
     | _ptr][1]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [38]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [38] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D ^                 | DFFSR | 0.008 | 0.002 |   0.602 |    0.264 | 
     | _ptr][6]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.338 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.338 | 
     | _ptr][6]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [34]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [34] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D ^                 | DFFSR | 0.007 | 0.002 |   0.602 |    0.264 | 
     | _ptr][2]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.338 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.338 | 
     | _ptr][2]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [34]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [34] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D ^                 | DFFSR | 0.007 | 0.002 |   0.602 |    0.264 | 
     | _ptr][2]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.338 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.338 | 
     | _ptr][2]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][2][head_ptr][14] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head_ptr][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [46]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [46] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | D ^                 | DFFSR | 0.008 | 0.002 |   0.602 |    0.264 | 
     | _ptr][14]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.338 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.338 | 
     | _ptr][14]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][31] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [63]                                               (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [63] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D ^                 | DFFSR | 0.008 | 0.002 |   0.602 |    0.264 | 
     | d_ptr][31]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.338 | 
     | ][13][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.338 | 
     | d_ptr][31]                                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][9][head_ptr][31] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head_ptr][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [63]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [63] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | D ^                 | DFFSR | 0.008 | 0.002 |   0.602 |    0.264 | 
     | _ptr][31]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.338 | 
     | ][9][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.338 | 
     | _ptr][31]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][14] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [46]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [46] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D ^                 | DFFSR | 0.008 | 0.002 |   0.603 |    0.264 | 
     | _ptr][14]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.339 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.339 | 
     | _ptr][14]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][14] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [46]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [46] ^ |       | 0.000 |       |   0.600 |    0.262 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D ^                 | DFFSR | 0.008 | 0.002 |   0.603 |    0.264 | 
     | _ptr][14]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.339 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.339 | 
     | _ptr][14]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][head_ptr][31] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][head_ptr][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [63]                                               (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [63] ^ |       | 0.000 |       |   0.600 |    0.261 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | D ^                 | DFFSR | 0.008 | 0.002 |   0.603 |    0.264 | 
     | d_ptr][31]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.339 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     | ][11][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.339 | 
     | d_ptr][31]                                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][9][ctrl_data][last_bvalid][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][ctrl_data][last_
bvalid][6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [14]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [14] ^ |       | 0.000 |       |   0.600 |    0.261 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][ctrl | D ^                 | DFFSR | 0.008 | 0.002 |   0.603 |    0.264 | 
     | _data][last_bvalid][6]                             |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.339 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     | ][9][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][ctrl | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.339 | 
     | _data][last_bvalid][6]                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [38]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [38] ^ |       | 0.000 |       |   0.600 |    0.261 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR | 0.009 | 0.002 |   0.602 |    0.264 | 
     | _ptr][6]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.339 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.339 | 
     | _ptr][6]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][7] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [15]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.602
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [15] ^ |       | 0.000 |       |   0.600 |    0.261 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D ^                 | DFFSR | 0.009 | 0.002 |   0.602 |    0.264 | 
     | _data][last_bvalid][7]                             |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.339 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.339 | 
     | _data][last_bvalid][7]                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [33]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [33] ^ |       | 0.000 |       |   0.600 |    0.261 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D ^                 | DFFSR | 0.009 | 0.003 |   0.603 |    0.264 | 
     | _ptr][1]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.339 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.339 | 
     | _ptr][1]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][13] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [45]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [45] ^ |       | 0.000 |       |   0.600 |    0.261 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D ^                 | DFFSR | 0.009 | 0.003 |   0.603 |    0.264 | 
     | _ptr][13]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.339 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.339 | 
     | _ptr][13]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][4] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [12]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [12] ^ |       | 0.000 |       |   0.600 |    0.261 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D ^                 | DFFSR | 0.009 | 0.003 |   0.603 |    0.264 | 
     | _data][last_bvalid][4]                             |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.339 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.339 | 
     | _data][last_bvalid][4]                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][14] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [46]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [46] ^ |       | 0.000 |       |   0.600 |    0.261 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR | 0.009 | 0.003 |   0.603 |    0.264 | 
     | _ptr][14]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.339 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.339 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.339 | 
     | _ptr][14]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][15][head_ptr][31] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][15][head_ptr][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [63]                                               (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [63] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][15][hea | D ^                 | DFFSR | 0.010 | 0.003 |   0.603 |    0.264 | 
     | d_ptr][31]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][15][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][15][hea | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | d_ptr][31]                                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][2][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head_ptr][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [34]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [34] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | D ^                 | DFFSR | 0.009 | 0.003 |   0.603 |    0.264 | 
     | _ptr][2]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _ptr][2]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][13] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [45]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [45] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D ^                 | DFFSR | 0.010 | 0.003 |   0.603 |    0.264 | 
     | _ptr][13]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _ptr][13]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][13] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [45]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [45] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR | 0.010 | 0.003 |   0.603 |    0.264 | 
     | _ptr][13]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _ptr][13]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][8][head_ptr][14] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][head_ptr][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [46]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [46] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][head | D ^                 | DFFSR | 0.009 | 0.003 |   0.603 |    0.264 | 
     | _ptr][14]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][8][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _ptr][14]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][26] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [58]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.263
  Arrival Time                  0.603
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [58] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR | 0.010 | 0.003 |   0.603 |    0.263 | 
     | _ptr][26]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _ptr][26]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][ctrl_data][last_bvalid][4] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctrl_data][last_
bvalid][4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [12]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [12] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctr | D ^                 | DFFSR | 0.010 | 0.003 |   0.603 |    0.264 | 
     | l_data][last_bvalid][4]                            |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][12][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctr | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | l_data][last_bvalid][4]                            |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][ctrl_data][last_bvalid][0] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][ctrl_data][last_
bvalid][0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [8]                                                    
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [8] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][ctrl | D ^                | DFFSR | 0.010 | 0.003 |   0.603 |    0.264 | 
     | _data][last_bvalid][0]                             |                    |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][ctrl | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _data][last_bvalid][0]                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][ctrl_data][last_bvalid][0] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][ctrl_data][last_
bvalid][0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [8]                                                    
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [8] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][ctrl | D ^                | DFFSR | 0.010 | 0.003 |   0.603 |    0.264 | 
     | _data][last_bvalid][0]                             |                    |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][ctrl | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _data][last_bvalid][0]                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][0] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [8]                                                    
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.603
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [8] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D ^                | DFFSR | 0.010 | 0.003 |   0.603 |    0.264 | 
     | _data][last_bvalid][0]                             |                    |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _data][last_bvalid][0]                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][ctrl_data][last_bvalid][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][ctrl_data][last_
bvalid][2] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [10]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [10] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][ctr | D ^                 | DFFSR | 0.010 | 0.003 |   0.604 |    0.264 | 
     | l_data][last_bvalid][2]                            |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][13][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][ctr | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | l_data][last_bvalid][2]                            |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][ctrl_data][last_bvalid][3] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][ctrl_data][last_
bvalid][3] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [11]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.263
  Arrival Time                  0.603
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [11] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][ctr | D ^                 | DFFSR | 0.012 | 0.003 |   0.603 |    0.263 | 
     | l_data][last_bvalid][3]                            |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][11][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][ctr | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | l_data][last_bvalid][3]                            |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [44]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [44] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR | 0.009 | 0.004 |   0.604 |    0.264 | 
     | _ptr][12]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _ptr][12]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][ctrl_data][last_bvalid][5] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctrl_data][last_
bvalid][5] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [13]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [13] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctr | D ^                 | DFFSR | 0.010 | 0.004 |   0.604 |    0.264 | 
     | l_data][last_bvalid][5]                            |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][12][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][ctr | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | l_data][last_bvalid][5]                            |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][ctrl_data][last_bvalid][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][ctrl_data][last_
bvalid][2] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [10]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [10] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][ctr | D ^                 | DFFSR | 0.010 | 0.004 |   0.604 |    0.264 | 
     | l_data][last_bvalid][2]                            |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][11][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][ctr | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | l_data][last_bvalid][2]                            |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][9][ctrl_data][last_bvalid][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][ctrl_data][last_
bvalid][2] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [10]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [10] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][ctrl | D ^                 | DFFSR | 0.010 | 0.004 |   0.604 |    0.264 | 
     | _data][last_bvalid][2]                             |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][9][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][ctrl | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _data][last_bvalid][2]                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][8][head_ptr][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][head_ptr][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [33]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [33] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][head | D ^                 | DFFSR | 0.009 | 0.004 |   0.604 |    0.264 | 
     | _ptr][1]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][8][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _ptr][1]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][2][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head_ptr][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [38]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [38] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | D ^                 | DFFSR | 0.010 | 0.004 |   0.604 |    0.264 | 
     | _ptr][6]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _ptr][6]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][29] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [61]                                               (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [61] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D ^                 | DFFSR | 0.010 | 0.004 |   0.604 |    0.264 | 
     | d_ptr][29]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][13][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | d_ptr][29]                                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][2][ctrl_data][last_bvalid][4] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][ctrl_data][last_
bvalid][4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [12]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [12] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][ctrl | D ^                 | DFFSR | 0.010 | 0.004 |   0.604 |    0.264 | 
     | _data][last_bvalid][4]                             |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][ctrl | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _data][last_bvalid][4]                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [33]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [33] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D ^                 | DFFSR | 0.009 | 0.004 |   0.604 |    0.264 | 
     | _ptr][1]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _ptr][1]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][2][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head_ptr][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [44]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [44] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | D ^                 | DFFSR | 0.009 | 0.004 |   0.604 |    0.264 | 
     | _ptr][12]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _ptr][12]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][ctrl_data][last_bvalid][4] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][ctrl_data][last_
bvalid][4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [12]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [12] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][ctrl | D ^                 | DFFSR | 0.010 | 0.004 |   0.604 |    0.264 | 
     | _data][last_bvalid][4]                             |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][ctrl | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _data][last_bvalid][4]                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][ctrl_data][last_bvalid][4] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][ctrl_data][last_
bvalid][4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [12]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [12] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][ctrl | D ^                 | DFFSR | 0.010 | 0.004 |   0.604 |    0.264 | 
     | _data][last_bvalid][4]                             |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][ctrl | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _data][last_bvalid][4]                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][2][head_ptr][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head_ptr][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [33]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [33] ^ |       | 0.000 |       |   0.600 |    0.260 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | D ^                 | DFFSR | 0.009 | 0.004 |   0.604 |    0.264 | 
     | _ptr][1]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.340 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.340 | 
     | _ptr][1]                                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][12][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][head_ptr][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [34]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.264
  Arrival Time                  0.604
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [34] ^ |       | 0.000 |       |   0.600 |    0.259 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | D ^                 | DFFSR | 0.010 | 0.004 |   0.604 |    0.264 | 
     | d_ptr][2]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.341 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.341 | 
     | ][12][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][12][hea | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.341 | 
     | d_ptr][2]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][9][head_ptr][29] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head_ptr][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [61]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.263
  Arrival Time                  0.604
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [61] ^ |       | 0.000 |       |   0.600 |    0.259 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | D ^                 | DFFSR | 0.010 | 0.004 |   0.604 |    0.263 | 
     | _ptr][29]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    0.341 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1 | 0.000 | 0.000 |   0.000 |    0.341 | 
     | ][9][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    0.341 | 
     | _ptr][29]                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 

