Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\FPGA\2023\from_git\ADSD_2023\tests\console_ip\all_things.qsys --block-symbol-file --output-directory=C:\FPGA\2023\from_git\ADSD_2023\tests\console_ip\all_things --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading console_ip/all_things.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_master [altera_jtag_avalon_master 22.1]
Progress: Parameterizing module jtag_master
Progress: Adding led [altera_avalon_pio 22.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sw [altera_avalon_pio 22.1]
Progress: Parameterizing module sw
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: all_things.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FPGA\2023\from_git\ADSD_2023\tests\console_ip\all_things.qsys --synthesis=VERILOG --output-directory=C:\FPGA\2023\from_git\ADSD_2023\tests\console_ip\all_things\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading console_ip/all_things.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_master [altera_jtag_avalon_master 22.1]
Progress: Parameterizing module jtag_master
Progress: Adding led [altera_avalon_pio 22.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sw [altera_avalon_pio 22.1]
Progress: Parameterizing module sw
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: all_things.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: all_things: Generating all_things "all_things" for QUARTUS_SYNTH
Info: jtag_master: "all_things" instantiated altera_jtag_avalon_master "jtag_master"
Info: led: Starting RTL generation for module 'all_things_led'
Info: led:   Generation command is [exec C:/intelfpga_lite/22.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=all_things_led --dir=C:/Users/D00D/AppData/Local/Temp/alt9689_8113096638947368568.dir/0032_led_gen/ --quartus_dir=C:/intelfpga_lite/22.1/quartus --verilog --config=C:/Users/D00D/AppData/Local/Temp/alt9689_8113096638947368568.dir/0032_led_gen//all_things_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'all_things_led'
Info: led: "all_things" instantiated altera_avalon_pio "led"
Info: nios2_gen2_0: "all_things" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'all_things_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/22.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=all_things_onchip_memory2_0 --dir=C:/Users/D00D/AppData/Local/Temp/alt9689_8113096638947368568.dir/0033_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1/quartus --verilog --config=C:/Users/D00D/AppData/Local/Temp/alt9689_8113096638947368568.dir/0033_onchip_memory2_0_gen//all_things_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'all_things_onchip_memory2_0'
Info: onchip_memory2_0: "all_things" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sw: Starting RTL generation for module 'all_things_sw'
Info: sw:   Generation command is [exec C:/intelfpga_lite/22.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=all_things_sw --dir=C:/Users/D00D/AppData/Local/Temp/alt9689_8113096638947368568.dir/0034_sw_gen/ --quartus_dir=C:/intelfpga_lite/22.1/quartus --verilog --config=C:/Users/D00D/AppData/Local/Temp/alt9689_8113096638947368568.dir/0034_sw_gen//all_things_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'all_things_sw'
Info: sw: "all_things" instantiated altera_avalon_pio "sw"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "all_things" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "all_things" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "all_things" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "jtag_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "jtag_master" instantiated timing_adapter "timing_adt"
Info: fifo: "jtag_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "jtag_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "jtag_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "jtag_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "jtag_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "jtag_master" instantiated channel_adapter "p2b_adapter"
Info: cpu: Starting RTL generation for module 'all_things_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/22.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=all_things_nios2_gen2_0_cpu --dir=C:/Users/D00D/AppData/Local/Temp/alt9689_8113096638947368568.dir/0045_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1/quartus/bin64/ --verilog --config=C:/Users/D00D/AppData/Local/Temp/alt9689_8113096638947368568.dir/0045_cpu_gen//all_things_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.11.28 15:35:46 (*) Starting Nios II generation
Info: cpu: # 2023.11.28 15:35:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.11.28 15:35:46 (*)   Creating all objects for CPU
Info: cpu: # 2023.11.28 15:35:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.11.28 15:35:46 (*)   Creating plain-text RTL
Info: cpu: # 2023.11.28 15:35:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'all_things_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: jtag_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "jtag_master_master_limiter"
Info: Reusing file C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/FPGA/2023/from_git/ADSD_2023/tests/console_ip/all_things/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: all_things: Done "all_things" with 40 modules, 64 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
