{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,2,15]],"date-time":"2019-02-15T15:34:36Z","timestamp":1550244876140},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2015,12,4]],"date-time":"2015-12-04T00:00:00Z","timestamp":1449187200000},"delay-in-days":0,"content-version":"vor"}],"funder":[{"name":"C3D:Communication Centric Computer Design","award":[]},{"name":"UK EPSRC","award":["EP\/F018649\/1"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst.","TRETS"],"published-print":{"date-parts":[[2015,12,4]]},"DOI":"10.1145\/2807702","type":"journal-article","created":{"date-parts":[[2015,12,7]],"date-time":"2015-12-07T19:33:52Z","timestamp":1449516832000},"page":"1-22","source":"Crossref","is-referenced-by-count":0,"title":["Value State Flow Graph"],"prefix":"10.1145","volume":"9","author":[{"given":"Ali Mustafa","family":"Zaidi","sequence":"first","affiliation":[{"name":"Computer Laboratory, University of Cambridge, Cambridge, UK"}]},{"given":"David","family":"Greaves","sequence":"additional","affiliation":[{"name":"Computer Laboratory, University of Cambridge, Cambridge, UK"}]}],"member":"320","reference":[{"key":"key-10.1145\/2807702-1","unstructured":"Volker Baumgarte, Gerd Ehlers, Frank May, Armin N&#252;ckel, Martin Vorbach, and Markus Weinhardt. 2003. PACT XPP&#8212;a self-reconfigurable data processing architecture. Journal of Supercomputing 26, 2, 167--184.","DOI":"10.1023\/A:1024499601571","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-2","unstructured":"Geoffrey Blake, Ronald G. Dreslinski, Trevor Mudge, and Kriszti&#225;n Flautner. 2010. Evolution of thread-level parallelism in desktop applications. In Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA&#8217;10). 302--313.","DOI":"10.1145\/1815961.1816000","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-3","unstructured":"Mihai Budiu. 2003. Spatial Computation. Ph.D. Dissertation. Computer Science Department, Carnegie Mellon University, Pittsburgh, PA. http:\/\/www.cs.cmu.edu\/&sim;mihaib\/research\/thesis.pdf Technical report CMU-CS-03-217"},{"key":"key-10.1145\/2807702-4","unstructured":"Mihai Budiu, Pedro V. Artigas, and Seth C. Goldstein. 2005. Dataflow: A complement to superscalar. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS&#8217;05). 177--186.","DOI":"10.1109\/ISPASS.2005.1430572","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-5","unstructured":"Mihai Budiu, Girish Venkataramani, Tiberiu Chelcea, and Seth Copen Goldstein. 2004. Spatial computation. In Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XI). 14--26.","DOI":"10.1145\/1024393.1024396","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-6","unstructured":"Doug Burger, Stephen W. Keckler, Kathryn S. McKinley, Mike Dahlin, Lizy K. John, Calvin Lin, Charles R. Moore, James Burrill, Robert G. McDonald, William Yoder, and the TRIPS Team. 2004. Scaling to the end of silicon with edge architectures. Computer 37, 7, 44--55.","DOI":"10.1109\/MC.2004.65","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-7","unstructured":"Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zhang, Ahmed Kammoona, Jason H. Anderson, Stephen Brown, and Tomasz Czajkowski. 2011. LegUp: High-level synthesis for FPGA-based processor\/accelerator systems. In Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA&#8217;11). 33--36.","DOI":"10.1145\/1950413.1950423","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-8","unstructured":"Trevor E. Carlson, Wim Heirman, and Lieven Eeckhout. 2011. Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations. In Proceedings of the International Conference on High Performance Computing, Networking, Storage, and Analysis (SC&#8217;11).","DOI":"10.1145\/2063384.2063454","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-9","unstructured":"Philippe Coussy and Adam Morawiec. 2008. High-Level Synthesis: From Algorithm to Digital Circuit. Springer.","DOI":"10.1007\/978-1-4020-8588-8","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-10","unstructured":"Hadi Esmaeilzadeh, Emily Blem, Renee St. Amant, Karthikeyan Sankaralingam, and Doug Burger. 2011. Dark silicon and the end of multicore scaling. In Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA&#8217;11). 365--376.","DOI":"10.1145\/2000064.2000108","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-11","unstructured":"Hagen G&#228;dke and Andreas Koch. 2008. Accelerating speculative execution in high-level synthesis with cancel tokens. In Proceedings of the 4th International Workshop on Reconfigurable Computing: Architectures, Tools, and Applications (ARC&#8217;08). Springer-Verlag, Berlin, 185--195.","DOI":"10.1007\/978-3-540-78610-8_19","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-12","unstructured":"Guang R. Gao. 1989. Algorithmic aspects of balancing techniques for pipelined data flow code generation. Journal of Parallel and Distributed Computing 6, 1, 39--61.","DOI":"10.1016\/0743-7315(89)90041-5","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-13","unstructured":"Guang R. Gao. 1991. Algorithmic aspects of pipeline balancing. In A Code Mapping Scheme for Dataflow Software Pipelining. The Kluwer International Series in Engineering and Computer Science, Vol. 125. Springer, 41--59.","DOI":"10.1007\/978-1-4615-3988-9_3","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-14","unstructured":"Venkatraman Govindaraju, Chen-Han Ho, and Karthikeyan Sankaralingam. 2011. Dynamically specialized datapaths for energy efficient computing. In Proceedings of the 17th International Conference on High Performance Computer Architecture (HPCA&#8217;11).","DOI":"10.1109\/HPCA.2011.5749755","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-15","unstructured":"Ed Grochowski and Murali Annavaram. 2006. Energy Per Instruction Trends in Intel&#174; Microprocessors. Retrieved November 10, 2015, from http:\/\/www.intel.com\/pressroom\/kits\/core2duo\/pdf\/epi-trends-final2.pdf."},{"key":"key-10.1145\/2807702-16","unstructured":"Sumit Gupta, Nikil Dutt, Rajesh Gupta, and Alexandru Nicolau. 2004a. Loop shifting and compaction for the high-level synthesis of designs with complex control flow. In Proceedings of the Conference on Design, Automation, and Test in Europe&#8212;Volume 1 (DATE&#8217;04). 114--119.","DOI":"10.1109\/DATE.2004.1268836","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-17","unstructured":"Sumit Gupta, Rajesh Kumar Gupta, Nikil D. Dutt, and Alexandru Nicolau. 2004b. Coordinated parallelizing compiler optimizations and high-level synthesis. ACM Transactions on Design Automation of Electronic Systems 9, 4, 441--470.","DOI":"10.1145\/1027084.1027087","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-18","unstructured":"Rehan Hameed, Wajahat Qadeer, Megan Wachs, Omid Azizi, Alex Solomatnikov, Benjamin C. Lee, Stephen Richardson, Christos Kozyrakis, and Mark Horowitz. 2010. Understanding sources of inefficiency in general-purpose chips. In Proceedings of the 37th International Symposium on Computer Architecture (ISCA&#8217;10). 37--47.","DOI":"10.1145\/1815961.1815968","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-19","unstructured":"Yuko Hara, Hiroyuki Tomiyama, Shinya Honda, Hiroaki Takada, and Katsuya Ishii. 2008. CHStone: A benchmark program suite for practical C-based high-level synthesis. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS&#8217;08). 1192--1195.","DOI":"10.1109\/ISCAS.2008.4541637","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-20","unstructured":"Chao Huang, Srivaths Ravi, Anand Raghunathan, and Niraj K. Jha. 2007. Generation of heterogeneous distributed architectures for memory-intensive applications through high-level synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15, 11, 1191--1204."},{"key":"key-10.1145\/2807702-21","unstructured":"Xiangyang Liang, Minh Nguyen, and Hao Che. 2013. Wimpy or brawny cores: A throughput perspective. Journal of Parallel and Distributed Computing 73, 10, 1351--1361.","DOI":"10.1016\/j.jpdc.2013.06.001","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-22","unstructured":"Wen-Mei Hwu, Shane Ryoo, Sain-Zee Ueng, John H. Kelm, Isaac Gelado, Sam S. Stone, Robert E. Kidd, Sara S. Baghsorkhi, Aqeel A. Mahesri, Stephanie C. Tsao, Nacho Navarro, Steve S. Lumetta, Matthew I. Frank, and Sanjay J. Patel. 2007. Implicitly parallel programming models for thousand-core microprocessors. In Proceedings of the 44th Annual Design Automation Conference (DAC&#8217;07). 754--759."},{"key":"key-10.1145\/2807702-23","unstructured":"Neil Johnson and Alan Mycroft. 2003. Combined code motion and register allocation using the value state dependence graph. In Proceedings of the 12th International Conference on Compiler Construction (CC&#8217;03). 1--16.","DOI":"10.1007\/3-540-36579-6_1","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-24","unstructured":"Changkyu Kim, Simha Sethumadhavan, Madhu S. Govindan, Nitya Ranganathan, Divya Gulati, Doug Burger, and Stephen W. Keckler. 2007. Composable lightweight processors. In Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 40). 381--394.","DOI":"10.1109\/MICRO.2007.41","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-25","unstructured":"Srikanth Kurra, Neeraj Kumar Singh, and Preeti Ranjan Panda. 2007. The impact of loop unrolling on controller delay in high level synthesis. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE&#8217;07). 391--396.","DOI":"10.1109\/DATE.2007.364623","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-26","unstructured":"Monica S. Lam and Robert P. Wilson. 1992. Limits of control flow on parallelism. In Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA&#8217;92). 46--57.","DOI":"10.1109\/ISCA.1992.753303","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-27","unstructured":"Alan C. Lawrence. 2007. Optimizing Compilation with the Value State Dependence Graph. Technical Report UCAM-CL-TR-705. Computer Laboratory, University of Cambridge. http:\/\/www.cl.cam.ac.uk\/techreports\/UCAM-CL-TR-705.pdf."},{"key":"key-10.1145\/2807702-28","unstructured":"Edward A. Lee. 2006. The problem with threads. Computer 39, 5, 33--42.","DOI":"10.1109\/MC.2006.180","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-29","unstructured":"Scott A. Mahlke, David C. Lin, William Y. Chen, Richard E. Hank, and Roger A. Bringmann. 1992. Effective compiler support for predicated execution using the hyperblock. In Proceedings of the 25th Annual International Symposium on Microarchitecture (MICRO 25). 45--54.","DOI":"10.1109\/MICRO.1992.696999","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-30","unstructured":"Jonathan Mak and Alan Mycroft. 2009. Limits of parallelism using dynamic dependence graphs. In Proceedings of the 7th International Workshop on Dynamic Analysis (WODA&#8217;09). 42--48."},{"key":"key-10.1145\/2807702-31","unstructured":"Daniel S. McFarlin, Charles Tucker, and Craig Zilles. 2013. Discerning the dominant out-of-order performance advantage: Is it speculation or dynamism? In Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS&#8217;13). 241--252.","DOI":"10.1145\/2451116.2451143","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-32","unstructured":"Mahim Mishra, Timothy J. Callahan, Tiberiu Chelcea, Girish Venkataramani, Seth C. Goldstein, and Mihai. Budiu. 2006. Tartan: Evaluating spatial computation for whole program execution. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems. ACM, New York, NY, 163--174.","DOI":"10.1145\/1168857.1168878","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-33","unstructured":"Rishiyur Nikhil. 2004. Bluespec system verilog: Efficient, correct RTL from high level specifications. In Proceedings of the 2nd ACM and IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE&#8217;04). 69--70. DOI:http:\/\/dx.doi.org\/10.1109\/MEMCOD.2004.1459818","DOI":"10.1109\/MEMCOD.2004.1459818","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-34","unstructured":"Andrew R. Putnam, Dave Bennett, Eric Dellinger, Jeff Mason, and Prasanna Sundararajan. 2008. CHiMPS: A high-level compilation flow for hybrid CPU-FPGA architectures. In Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays (FPGA&#8217;08). 261.","DOI":"10.1145\/1344671.1344720","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-35","unstructured":"Jack Sampson, Ganesh Venkatesh, Nathan Goulding-Hotta, Saturnino Garcia, Steven Swanson, and Michael Bedford Taylor. 2011. Efficient complex operators for irregular codes. In Proceedings of the Conference on High Performance Computing Architecture (HPCA&#8217;11).","DOI":"10.1109\/HPCA.2011.5749754","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-36","unstructured":"Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu Kim, Jaehyuk Huh, Nitya Ranganathan, Doug Burger, Stephen W. Keckler, Robert G. McDonald, and Charles R. Moore. 2004. TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP. ACM Transactions on Architecture and Code Optimization 1, 1, 62--93.","DOI":"10.1145\/980152.980156","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-37","unstructured":"Gurindar S. Sohi, Scott E. Breach, and T. N. Vijaykumar. 1995. Multiscalar processors. ACM SIGARCH Computer Architecture News 23, 2, 414--425.","DOI":"10.1145\/225830.224451","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-38","unstructured":"Steven Swanson, Andrew Schwerin, Martha Mercaldi, Andrew Petersen, Andrew Putnam, Ken Michelson, Mark Oskin, and Susan J. Eggers. 2007. The wavescalar architecture. ACM Transactions on Computer Systems 25, 2, Article No. 4."},{"key":"key-10.1145\/2807702-39","unstructured":"Girish Venkataramani, Tobias Bjerregaard, Tiberiu Chelcea, and Seth C. Goldstein. 2006. Hardware compilation of application-specific memory-access interconnect. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 25, 5, 756--771.","DOI":"10.1109\/TCAD.2006.870411","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-40","unstructured":"Girish Venkatesh, Jack Sampson, Nathan Goulding, Saturnino Garcia, Vladyslav Bryksin, Jose Lugo-Martinez, Steven Swanson, and Michael B. Taylor. 2010. Conservation cores: Reducing the energy of mature computations. ACM SIGARCH Computer Architecture News 38, 1, 205--218.","DOI":"10.1145\/1735970.1736044","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-41","unstructured":"Paraskevas Yiapanis, Demian Rosas-Ham, Gavin Brown, and Mikel Luj&#225;n. 2013. Optimizing software runtime systems for speculative parallelization. ACM Transactions on Architecture and Code Optimization 9, 4, Article No. 39.","DOI":"10.1145\/2400682.2400698","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2807702-42","unstructured":"Ali Mustafa Zaidi. 2015. Accelerating Control-Flow Intensive Code in Spatial Hardware. Technical Report UCAM-CL-TR-870. Computer Laboratory, University of Cambridge. http:\/\/www.cl.cam.ac.uk\/techreports\/UCAM-CL-TR-870.pdf."},{"key":"key-10.1145\/2807702-43","unstructured":"Ali Mustafa Zaidi and David J. Greaves. 2014. A new dataflow compiler IR for accelerating control-intensive code in spatial hardware. In Proceedings of the 2014 IEEE International Parallel and Distributed Symposium Workshops (IPDPSW&#8217;14). 122--131.","DOI":"10.1109\/IPDPSW.2014.18","doi-asserted-by":"crossref"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2807702&amp;ftid=1650726&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T01:07:37Z","timestamp":1498266457000},"score":1.0,"subtitle":["A Dataflow Compiler IR for Accelerating Control-Intensive Code in Spatial Hardware"],"short-title":[],"issued":{"date-parts":[[2015,12,4]]},"references-count":43,"journal-issue":{"published-print":{"date-parts":[[2016,2,3]]},"issue":"2"},"URL":"http:\/\/dx.doi.org\/10.1145\/2807702","relation":{"cites":[]},"ISSN":["1936-7406"],"issn-type":[{"value":"1936-7406","type":"print"}]}}