

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat May 01 15:54:47 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:           62
LUT:            125
FF:             208
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.242
CP achieved post-implementation:    5.128
Timing met
