\hypertarget{struct_d_m_a_m_u_x___mem_map}{}\section{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map Struct Reference}
\label{struct_d_m_a_m_u_x___mem_map}\index{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map@{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_d_m_a_m_u_x___mem_map_a64e588f876a699e0490628f97bb17121}{C\+H\+C\+F\+G} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+M\+A\+M\+U\+X -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_d_m_a_m_u_x___mem_map_a64e588f876a699e0490628f97bb17121}{}\index{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map@{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map}!C\+H\+C\+F\+G@{C\+H\+C\+F\+G}}
\index{C\+H\+C\+F\+G@{C\+H\+C\+F\+G}!D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map@{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map}}
\subsubsection[{C\+H\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+H\+C\+F\+G\mbox{[}4\mbox{]}}\label{struct_d_m_a_m_u_x___mem_map_a64e588f876a699e0490628f97bb17121}
Channel Configuration register, array offset\+: 0x0, array step\+: 0x1 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
