\hypertarget{group__I2C__SR1__Bit__Positions}{}\doxysection{I2\+C\+\_\+\+SR1 Bit Position Definitions}
\label{group__I2C__SR1__Bit__Positions}\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}


Bit position definitions for I2\+C\+\_\+\+SR1 register.  


Collaboration diagram for I2\+C\+\_\+\+SR1 Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__I2C__SR1__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}~0
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}~1
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}~2
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}~3
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}~4
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga2fdbf4bb93995792145e8a2dedc8a4ea}{I2\+C\+\_\+\+SR1\+\_\+\+Rx\+NE}}~6
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga48139cae20eb928299d34f7203abe678}{I2\+C\+\_\+\+SR1\+\_\+\+TxE}}~7
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}~8
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}~9
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}~10
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}~11
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR}}~12
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}}~14
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Bit__Positions_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}}~15
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for I2\+C\+\_\+\+SR1 register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_ga6faaa55a1e48aa7c1f2b69669901445d}\label{group__I2C__SR1__Bit__Positions_ga6faaa55a1e48aa7c1f2b69669901445d}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_ADD10@{I2C\_SR1\_ADD10}}
\index{I2C\_SR1\_ADD10@{I2C\_SR1\_ADD10}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ADD10}{I2C\_SR1\_ADD10}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADD10~3}

10-\/bit Header Sent (Master mode) \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_ga3db361a4d9dd84b187085a11d933b45d}\label{group__I2C__SR1__Bit__Positions_ga3db361a4d9dd84b187085a11d933b45d}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_ADDR@{I2C\_SR1\_ADDR}}
\index{I2C\_SR1\_ADDR@{I2C\_SR1\_ADDR}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ADDR}{I2C\_SR1\_ADDR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADDR~1}

Address Sent (master mode) / Address Matched (slave mode) \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_ga62aa2496d4b3955214a16a7bd998fd88}\label{group__I2C__SR1__Bit__Positions_ga62aa2496d4b3955214a16a7bd998fd88}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_AF@{I2C\_SR1\_AF}}
\index{I2C\_SR1\_AF@{I2C\_SR1\_AF}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_AF}{I2C\_SR1\_AF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+AF~10}

Acknowledge Failure \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_gacbc52f6ec6172c71d8b026a22c2f69d2}\label{group__I2C__SR1__Bit__Positions_gacbc52f6ec6172c71d8b026a22c2f69d2}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_ARLO@{I2C\_SR1\_ARLO}}
\index{I2C\_SR1\_ARLO@{I2C\_SR1\_ARLO}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ARLO}{I2C\_SR1\_ARLO}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ARLO~9}

Arbitration Lost (master mode) \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_ga1d12990c90ab0757dcfea150ea50b227}\label{group__I2C__SR1__Bit__Positions_ga1d12990c90ab0757dcfea150ea50b227}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_BERR@{I2C\_SR1\_BERR}}
\index{I2C\_SR1\_BERR@{I2C\_SR1\_BERR}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_BERR}{I2C\_SR1\_BERR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BERR~8}

Bus Error \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_gafb279f85d78cfe5abd3eeb0b40a65ab1}\label{group__I2C__SR1__Bit__Positions_gafb279f85d78cfe5abd3eeb0b40a65ab1}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_BTF@{I2C\_SR1\_BTF}}
\index{I2C\_SR1\_BTF@{I2C\_SR1\_BTF}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_BTF}{I2C\_SR1\_BTF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BTF~2}

Byte Transfer Finished \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_gad42d2435d2e64bf710c701c9b17adfb4}\label{group__I2C__SR1__Bit__Positions_gad42d2435d2e64bf710c701c9b17adfb4}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_OVR@{I2C\_SR1\_OVR}}
\index{I2C\_SR1\_OVR@{I2C\_SR1\_OVR}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_OVR}{I2C\_SR1\_OVR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+OVR~11}

Overrun/\+Underrun \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_ga4b2976279024e832e53ad12796a7bb71}\label{group__I2C__SR1__Bit__Positions_ga4b2976279024e832e53ad12796a7bb71}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_PECERR@{I2C\_SR1\_PECERR}}
\index{I2C\_SR1\_PECERR@{I2C\_SR1\_PECERR}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_PECERR}{I2C\_SR1\_PECERR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+PECERR~12}

PEC Error in reception \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_ga2fdbf4bb93995792145e8a2dedc8a4ea}\label{group__I2C__SR1__Bit__Positions_ga2fdbf4bb93995792145e8a2dedc8a4ea}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_RxNE@{I2C\_SR1\_RxNE}}
\index{I2C\_SR1\_RxNE@{I2C\_SR1\_RxNE}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_RxNE}{I2C\_SR1\_RxNE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+Rx\+NE~6}

Data Register Not Empty (receivers) \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_ga6935c920da59d755d0cf834548a70ec4}\label{group__I2C__SR1__Bit__Positions_ga6935c920da59d755d0cf834548a70ec4}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_SB@{I2C\_SR1\_SB}}
\index{I2C\_SR1\_SB@{I2C\_SR1\_SB}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_SB}{I2C\_SR1\_SB}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SB~0}

Start Bit \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_ga8df36c38deb8791d0ac3cb5881298c1c}\label{group__I2C__SR1__Bit__Positions_ga8df36c38deb8791d0ac3cb5881298c1c}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_SMBALERT@{I2C\_SR1\_SMBALERT}}
\index{I2C\_SR1\_SMBALERT@{I2C\_SR1\_SMBALERT}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_SMBALERT}{I2C\_SR1\_SMBALERT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT~15}

SMBus Alert \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_gaafcea4cdbe2f6da31566c897fa893a7c}\label{group__I2C__SR1__Bit__Positions_gaafcea4cdbe2f6da31566c897fa893a7c}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_STOPF@{I2C\_SR1\_STOPF}}
\index{I2C\_SR1\_STOPF@{I2C\_SR1\_STOPF}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_STOPF}{I2C\_SR1\_STOPF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+STOPF~4}

Stop Detection (Slave mode) \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_gaef3a1e4921d7c509d1b639c67882c4c9}\label{group__I2C__SR1__Bit__Positions_gaef3a1e4921d7c509d1b639c67882c4c9}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_TIMEOUT@{I2C\_SR1\_TIMEOUT}}
\index{I2C\_SR1\_TIMEOUT@{I2C\_SR1\_TIMEOUT}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_TIMEOUT}{I2C\_SR1\_TIMEOUT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT~14}

Timeout or Tlow Error \mbox{\Hypertarget{group__I2C__SR1__Bit__Positions_ga48139cae20eb928299d34f7203abe678}\label{group__I2C__SR1__Bit__Positions_ga48139cae20eb928299d34f7203abe678}} 
\index{I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}!I2C\_SR1\_TxE@{I2C\_SR1\_TxE}}
\index{I2C\_SR1\_TxE@{I2C\_SR1\_TxE}!I2C\_SR1 Bit Position Definitions@{I2C\_SR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_TxE}{I2C\_SR1\_TxE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TxE~7}

Data Register Empty (transmitters) 