#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
S_0000027b271d19e0 .scope module, "halton_simple_tb" "halton_simple_tb" 2 10;
 .timescale -9 -12;
P_0000027b27166b50 .param/l "CLK_PERIOD" 0 2 13, +C4<00000000000000000000000000001010>;
P_0000027b27166b88 .param/l "TEST_SCALE_0" 0 2 14, +C4<00000000000000000000000000001011>;
P_0000027b27166bc0 .param/l "TEST_SCALE_1" 0 2 15, +C4<00000000000000000000000000000111>;
v0000027b27224b30_0 .var "clk", 0 0;
v0000027b27224630_0 .net "halton_out_0", 31 0, v0000027b27224090_0;  1 drivers
v0000027b272250d0_0 .net "halton_out_1", 31 0, v0000027b272253f0_0;  1 drivers
v0000027b272257b0_0 .var "i", 31 0;
v0000027b27225210_0 .var "pop_enable", 0 0;
v0000027b27225710_0 .var "reseed_enable", 0 0;
v0000027b272246d0_0 .var "rst_n", 0 0;
v0000027b27225850_0 .var "seed", 31 0;
v0000027b27225490_0 .var "test_count", 31 0;
v0000027b272239b0_0 .net "valid", 0 0, v0000027b27225350_0;  1 drivers
E_0000027b271c9e40 .event posedge, v0000027b27225350_0;
E_0000027b271c9940 .event posedge, v0000027b271d0d50_0;
S_0000027b271cb2c0 .scope module, "dut" "halton_32bit" 2 35, 3 25 0, S_0000027b271d19e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "halton_out_0";
    .port_info 6 /OUTPUT 32 "halton_out_1";
    .port_info 7 /OUTPUT 1 "valid";
P_0000027b271a4f40 .param/l "IDLE" 1 3 48, C4<00>;
P_0000027b271a4f78 .param/l "OUTPUT" 1 3 51, C4<11>;
P_0000027b271a4fb0 .param/l "POP_0" 1 3 49, C4<01>;
P_0000027b271a4fe8 .param/l "POP_1" 1 3 50, C4<10>;
P_0000027b271a5020 .param/l "SCALE_0" 0 3 26, +C4<00000000000000000000000000001011>;
P_0000027b271a5058 .param/l "SCALE_1" 0 3 27, +C4<00000000000000000000000000000111>;
L_0000027b27197020 .functor AND 1, v0000027b27225170_0, L_0000027b27223ff0, C4<1>, C4<1>;
L_0000027b271968b0 .functor AND 1, v0000027b27225170_0, L_0000027b27224e50, C4<1>, C4<1>;
L_0000027b27250088 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027b27224950_0 .net/2u *"_ivl_0", 1 0, L_0000027b27250088;  1 drivers
v0000027b27223e10_0 .net *"_ivl_2", 0 0, L_0000027b27223ff0;  1 drivers
L_0000027b272500d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027b272252b0_0 .net/2u *"_ivl_6", 1 0, L_0000027b272500d0;  1 drivers
v0000027b27223d70_0 .net *"_ivl_8", 0 0, L_0000027b27224e50;  1 drivers
v0000027b27225530_0 .net "clk", 0 0, v0000027b27224b30_0;  1 drivers
v0000027b27224090_0 .var "halton_out_0", 31 0;
v0000027b272253f0_0 .var "halton_out_1", 31 0;
v0000027b272244f0_0 .net "pop_enable", 0 0, v0000027b27225210_0;  1 drivers
v0000027b27225170_0 .var "pop_enable_reg", 0 0;
v0000027b27224bd0_0 .net "reseed_enable", 0 0, v0000027b27225710_0;  1 drivers
v0000027b272241d0_0 .var "reseed_enable_reg", 0 0;
v0000027b272255d0_0 .net "rst_n", 0 0, v0000027b272246d0_0;  1 drivers
v0000027b27223b90_0 .net "seed", 31 0, v0000027b27225850_0;  1 drivers
v0000027b272249f0_0 .var "seed_reg", 31 0;
v0000027b27223f50_0 .var "state", 1 0;
v0000027b27225350_0 .var "valid", 0 0;
v0000027b27223eb0_0 .net "vdc0_pop_enable", 0 0, L_0000027b27197020;  1 drivers
v0000027b27224a90_0 .net "vdc1_pop_enable", 0 0, L_0000027b271968b0;  1 drivers
v0000027b27225670_0 .net "vdc_out_0", 31 0, v0000027b271d0cb0_0;  1 drivers
v0000027b27225030_0 .net "vdc_out_1", 31 0, v0000027b27223af0_0;  1 drivers
v0000027b27224c70_0 .net "vdc_valid_0", 0 0, v0000027b271d0e90_0;  1 drivers
v0000027b27223cd0_0 .net "vdc_valid_1", 0 0, v0000027b272243b0_0;  1 drivers
L_0000027b27223ff0 .cmp/eq 2, v0000027b27223f50_0, L_0000027b27250088;
L_0000027b27224e50 .cmp/eq 2, v0000027b27223f50_0, L_0000027b272500d0;
S_0000027b271a50a0 .scope module, "vdc_gen_0" "vdcorput_32bit" 3 61, 4 22 0, S_0000027b271cb2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "vdc_out";
    .port_info 6 /OUTPUT 1 "valid";
P_0000027b26e08ca0 .param/l "BASE" 0 4 23, +C4<00000000000000000000000000000010>;
P_0000027b26e08cd8 .param/l "SCALE" 0 4 24, +C4<00000000000000000000000000001011>;
v0000027b271d0d50_0 .net "clk", 0 0, v0000027b27224b30_0;  alias, 1 drivers
v0000027b271d0670_0 .var "count", 31 0;
v0000027b271cff90_0 .var "factor", 31 0;
v0000027b271d0df0_0 .net "pop_enable", 0 0, L_0000027b27197020;  alias, 1 drivers
v0000027b271d0350_0 .net "reseed_enable", 0 0, v0000027b272241d0_0;  1 drivers
v0000027b271d0990_0 .net "rst_n", 0 0, v0000027b272246d0_0;  alias, 1 drivers
v0000027b271d0c10_0 .net "seed", 31 0, v0000027b272249f0_0;  1 drivers
v0000027b271d0e90_0 .var "valid", 0 0;
v0000027b271d0cb0_0 .var "vdc_out", 31 0;
E_0000027b271c9a00/0 .event negedge, v0000027b271d0990_0;
E_0000027b271c9a00/1 .event posedge, v0000027b271d0d50_0;
E_0000027b271c9a00 .event/or E_0000027b271c9a00/0, E_0000027b271c9a00/1;
S_0000027b271a5230 .scope function.vec4.s32, "calculate_vdc_inline" "calculate_vdc_inline" 4 86, 4 86 0, S_0000027b271a50a0;
 .timescale 0 0;
; Variable calculate_vdc_inline is vec4 return value of scope S_0000027b271a5230
v0000027b271d0530_0 .var "factor_temp", 31 0;
v0000027b271d0210_0 .var "k", 31 0;
v0000027b271d0ad0_0 .var "k_temp", 31 0;
v0000027b271d0b70_0 .var "remainder", 31 0;
v0000027b271d05d0_0 .var "vdc_val", 31 0;
TD_halton_simple_tb.dut.vdc_gen_0.calculate_vdc_inline ;
    %load/vec4 v0000027b271d0210_0;
    %store/vec4 v0000027b271d0ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b271d05d0_0, 0, 32;
    %load/vec4 v0000027b271cff90_0;
    %store/vec4 v0000027b271d0530_0, 0, 32;
    %load/vec4 v0000027b271d0ad0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000027b271d0530_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v0000027b271d0530_0, 0, 32;
    %load/vec4 v0000027b271d0ad0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v0000027b271d0b70_0, 0, 32;
    %load/vec4 v0000027b271d0ad0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v0000027b271d0ad0_0, 0, 32;
    %load/vec4 v0000027b271d05d0_0;
    %load/vec4 v0000027b271d0b70_0;
    %load/vec4 v0000027b271d0530_0;
    %mul;
    %add;
    %store/vec4 v0000027b271d05d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000027b271d0ad0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000027b271d0530_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v0000027b271d0530_0, 0, 32;
    %load/vec4 v0000027b271d0ad0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v0000027b271d0b70_0, 0, 32;
    %load/vec4 v0000027b271d0ad0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v0000027b271d0ad0_0, 0, 32;
    %load/vec4 v0000027b271d05d0_0;
    %load/vec4 v0000027b271d0b70_0;
    %load/vec4 v0000027b271d0530_0;
    %mul;
    %add;
    %store/vec4 v0000027b271d05d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000027b271d0ad0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000027b271d0530_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v0000027b271d0530_0, 0, 32;
    %load/vec4 v0000027b271d0ad0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v0000027b271d0b70_0, 0, 32;
    %load/vec4 v0000027b271d0ad0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v0000027b271d0ad0_0, 0, 32;
    %load/vec4 v0000027b271d05d0_0;
    %load/vec4 v0000027b271d0b70_0;
    %load/vec4 v0000027b271d0530_0;
    %mul;
    %add;
    %store/vec4 v0000027b271d05d0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0000027b271d0ad0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0000027b271d0530_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v0000027b271d0530_0, 0, 32;
    %load/vec4 v0000027b271d0ad0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v0000027b271d0b70_0, 0, 32;
    %load/vec4 v0000027b271d0ad0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v0000027b271d0ad0_0, 0, 32;
    %load/vec4 v0000027b271d05d0_0;
    %load/vec4 v0000027b271d0b70_0;
    %load/vec4 v0000027b271d0530_0;
    %mul;
    %add;
    %store/vec4 v0000027b271d05d0_0, 0, 32;
T_0.6 ;
    %load/vec4 v0000027b271d0ad0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0000027b271d0530_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v0000027b271d0530_0, 0, 32;
    %load/vec4 v0000027b271d0ad0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v0000027b271d0b70_0, 0, 32;
    %load/vec4 v0000027b271d0ad0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v0000027b271d0ad0_0, 0, 32;
    %load/vec4 v0000027b271d05d0_0;
    %load/vec4 v0000027b271d0b70_0;
    %load/vec4 v0000027b271d0530_0;
    %mul;
    %add;
    %store/vec4 v0000027b271d05d0_0, 0, 32;
T_0.8 ;
    %load/vec4 v0000027b271d05d0_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_vdc_inline (store_vec4_to_lval)
    %end;
S_0000027b271665c0 .scope module, "vdc_gen_1" "vdcorput_32bit" 3 75, 4 22 0, S_0000027b271cb2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "vdc_out";
    .port_info 6 /OUTPUT 1 "valid";
P_0000027b26e08da0 .param/l "BASE" 0 4 23, +C4<00000000000000000000000000000011>;
P_0000027b26e08dd8 .param/l "SCALE" 0 4 24, +C4<00000000000000000000000000000111>;
v0000027b271d0490_0 .net "clk", 0 0, v0000027b27224b30_0;  alias, 1 drivers
v0000027b271d0850_0 .var "count", 31 0;
v0000027b271d08f0_0 .var "factor", 31 0;
v0000027b27223a50_0 .net "pop_enable", 0 0, L_0000027b271968b0;  alias, 1 drivers
v0000027b27223c30_0 .net "reseed_enable", 0 0, v0000027b272241d0_0;  alias, 1 drivers
v0000027b27224450_0 .net "rst_n", 0 0, v0000027b272246d0_0;  alias, 1 drivers
v0000027b272248b0_0 .net "seed", 31 0, v0000027b272249f0_0;  alias, 1 drivers
v0000027b272243b0_0 .var "valid", 0 0;
v0000027b27223af0_0 .var "vdc_out", 31 0;
S_0000027b27166750 .scope function.vec4.s32, "calculate_vdc_inline" "calculate_vdc_inline" 4 86, 4 86 0, S_0000027b271665c0;
 .timescale 0 0;
; Variable calculate_vdc_inline is vec4 return value of scope S_0000027b27166750
v0000027b271d0170_0 .var "factor_temp", 31 0;
v0000027b271d0710_0 .var "k", 31 0;
v0000027b271d07b0_0 .var "k_temp", 31 0;
v0000027b271d02b0_0 .var "remainder", 31 0;
v0000027b271d03f0_0 .var "vdc_val", 31 0;
TD_halton_simple_tb.dut.vdc_gen_1.calculate_vdc_inline ;
    %load/vec4 v0000027b271d0710_0;
    %store/vec4 v0000027b271d07b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b271d03f0_0, 0, 32;
    %load/vec4 v0000027b271d08f0_0;
    %store/vec4 v0000027b271d0170_0, 0, 32;
    %load/vec4 v0000027b271d07b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0000027b271d0170_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v0000027b271d0170_0, 0, 32;
    %load/vec4 v0000027b271d07b0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v0000027b271d02b0_0, 0, 32;
    %load/vec4 v0000027b271d07b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v0000027b271d07b0_0, 0, 32;
    %load/vec4 v0000027b271d03f0_0;
    %load/vec4 v0000027b271d02b0_0;
    %load/vec4 v0000027b271d0170_0;
    %mul;
    %add;
    %store/vec4 v0000027b271d03f0_0, 0, 32;
T_1.10 ;
    %load/vec4 v0000027b271d07b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0000027b271d0170_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v0000027b271d0170_0, 0, 32;
    %load/vec4 v0000027b271d07b0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v0000027b271d02b0_0, 0, 32;
    %load/vec4 v0000027b271d07b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v0000027b271d07b0_0, 0, 32;
    %load/vec4 v0000027b271d03f0_0;
    %load/vec4 v0000027b271d02b0_0;
    %load/vec4 v0000027b271d0170_0;
    %mul;
    %add;
    %store/vec4 v0000027b271d03f0_0, 0, 32;
T_1.12 ;
    %load/vec4 v0000027b271d07b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0000027b271d0170_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v0000027b271d0170_0, 0, 32;
    %load/vec4 v0000027b271d07b0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v0000027b271d02b0_0, 0, 32;
    %load/vec4 v0000027b271d07b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v0000027b271d07b0_0, 0, 32;
    %load/vec4 v0000027b271d03f0_0;
    %load/vec4 v0000027b271d02b0_0;
    %load/vec4 v0000027b271d0170_0;
    %mul;
    %add;
    %store/vec4 v0000027b271d03f0_0, 0, 32;
T_1.14 ;
    %load/vec4 v0000027b271d07b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0000027b271d0170_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v0000027b271d0170_0, 0, 32;
    %load/vec4 v0000027b271d07b0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v0000027b271d02b0_0, 0, 32;
    %load/vec4 v0000027b271d07b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v0000027b271d07b0_0, 0, 32;
    %load/vec4 v0000027b271d03f0_0;
    %load/vec4 v0000027b271d02b0_0;
    %load/vec4 v0000027b271d0170_0;
    %mul;
    %add;
    %store/vec4 v0000027b271d03f0_0, 0, 32;
T_1.16 ;
    %load/vec4 v0000027b271d07b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0000027b271d0170_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v0000027b271d0170_0, 0, 32;
    %load/vec4 v0000027b271d07b0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v0000027b271d02b0_0, 0, 32;
    %load/vec4 v0000027b271d07b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v0000027b271d07b0_0, 0, 32;
    %load/vec4 v0000027b271d03f0_0;
    %load/vec4 v0000027b271d02b0_0;
    %load/vec4 v0000027b271d0170_0;
    %mul;
    %add;
    %store/vec4 v0000027b271d03f0_0, 0, 32;
T_1.18 ;
    %load/vec4 v0000027b271d03f0_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_vdc_inline (store_vec4_to_lval)
    %end;
    .scope S_0000027b271a50a0;
T_2 ;
    %wait E_0000027b271c9a00;
    %load/vec4 v0000027b271d0990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 2048, 0, 32;
    %assign/vec4 v0000027b271cff90_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027b271a50a0;
T_3 ;
    %wait E_0000027b271c9a00;
    %load/vec4 v0000027b271d0990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b271d0670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b271d0cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b271d0e90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027b271d0350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000027b271d0c10_0;
    %assign/vec4 v0000027b271d0670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b271d0cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b271d0e90_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000027b271d0df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000027b271d0670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027b271d0670_0, 0;
    %load/vec4 v0000027b271d0670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027b271d0210_0, 0, 32;
    %callf/vec4 TD_halton_simple_tb.dut.vdc_gen_0.calculate_vdc_inline, S_0000027b271a5230;
    %assign/vec4 v0000027b271d0cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b271d0e90_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b271d0e90_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027b271665c0;
T_4 ;
    %wait E_0000027b271c9a00;
    %load/vec4 v0000027b27224450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 2187, 0, 32;
    %assign/vec4 v0000027b271d08f0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027b271665c0;
T_5 ;
    %wait E_0000027b271c9a00;
    %load/vec4 v0000027b27224450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b271d0850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b27223af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b272243b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027b27223c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000027b272248b0_0;
    %assign/vec4 v0000027b271d0850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b27223af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b272243b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000027b27223a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000027b271d0850_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027b271d0850_0, 0;
    %load/vec4 v0000027b271d0850_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027b271d0710_0, 0, 32;
    %callf/vec4 TD_halton_simple_tb.dut.vdc_gen_1.calculate_vdc_inline, S_0000027b27166750;
    %assign/vec4 v0000027b27223af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b272243b0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b272243b0_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027b271cb2c0;
T_6 ;
    %wait E_0000027b271c9a00;
    %load/vec4 v0000027b272255d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027b27223f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b27224090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b272253f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b27225350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b27225170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b272249f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b272241d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027b27223f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027b27223f50_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b27225350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b27225170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b272241d0_0, 0;
    %load/vec4 v0000027b27224bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0000027b27223b90_0;
    %assign/vec4 v0000027b272249f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b272241d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027b27223f50_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0000027b272244f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b27225170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b272241d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027b27223f50_0, 0;
T_6.10 ;
T_6.9 ;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b27225170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b272241d0_0, 0;
    %load/vec4 v0000027b27224c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0000027b27225670_0;
    %assign/vec4 v0000027b27224090_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027b27223f50_0, 0;
T_6.12 ;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b27225170_0, 0;
    %load/vec4 v0000027b27223cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0000027b27225030_0;
    %assign/vec4 v0000027b272253f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027b27223f50_0, 0;
T_6.14 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b27225350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027b27223f50_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027b271d19e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b27224b30_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0000027b27224b30_0;
    %inv;
    %store/vec4 v0000027b27224b30_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000027b271d19e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b272246d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b27225210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b27225710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b27225850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b27225490_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b272246d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "=== Halton 32-bit Simple Testbench ===" {0 0 0};
    %vpi_call 2 67 "$display", "Testing bases [2,3] with scales [%0d,%0d]", P_0000027b27166b88, P_0000027b27166bc0 {0 0 0};
    %vpi_call 2 70 "$display", "\012--- Test 1: Basic Halton Sequence ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b27225210_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b272257b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000027b272257b0_0;
    %cmpi/u 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %wait E_0000027b271c9e40;
    %load/vec4 v0000027b272257b0_0;
    %addi 1, 0, 32;
    %vpi_call 2 76 "$display", "k=%0d: [%0d, %0d]", S<0,vec4,u32>, v0000027b27224630_0, v0000027b272250d0_0 {1 0 0};
    %load/vec4 v0000027b272257b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027b272257b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b27225210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 83 "$display", "\012--- Test 2: Reseed Test ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b27225710_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000027b27225850_0, 0, 32;
    %wait E_0000027b271c9940;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b27225710_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b27225210_0, 0, 1;
    %wait E_0000027b271c9e40;
    %vpi_call 2 92 "$display", "After reseed to 5: [%0d, %0d]", v0000027b27224630_0, v0000027b272250d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b27225210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 98 "$display", "\012--- Test 3: Reset Test ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b272246d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b272246d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b27225210_0, 0, 1;
    %wait E_0000027b271c9e40;
    %vpi_call 2 106 "$display", "After reset: [%0d, %0d]", v0000027b27224630_0, v0000027b272250d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b27225210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 111 "$display", "\012=== Halton Simple Tests Completed ===" {0 0 0};
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000027b271d19e0;
T_9 ;
    %delay 50000000, 0;
    %vpi_call 2 118 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "halton_simple_tb.sv";
    "halton_32bit.sv";
    "vdcorput_32bit.sv";
