-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Processing_HW_retrieve_nfft_value is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    S11_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    S11_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    S11_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    S11_empty_n : IN STD_LOGIC;
    S11_read : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    out_r_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    out_r_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    out_r_empty_n : IN STD_LOGIC;
    out_r_read : OUT STD_LOGIC;
    numFFT_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    numFFT_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    numFFT_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    numFFT_empty_n : IN STD_LOGIC;
    numFFT_read : OUT STD_LOGIC );
end;


architecture behav of Processing_HW_retrieve_nfft_value is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv11_7FD : STD_LOGIC_VECTOR (10 downto 0) := "11111111101";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal out_r_blk_n : STD_LOGIC;
    signal numFFT_blk_n : STD_LOGIC;
    signal numFFT_read_reg_214 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln_reg_219 : STD_LOGIC_VECTOR (60 downto 0);
    signal sub_i_i_fu_142_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_i_i_reg_225 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal empty_fu_162_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal empty_reg_230 : STD_LOGIC_VECTOR (21 downto 0);
    signal Buff_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Buff_V_ce0 : STD_LOGIC;
    signal Buff_V_we0 : STD_LOGIC;
    signal Buff_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_start : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_done : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_idle : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_ready : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_S11_read : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_ce0 : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_we0 : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_start : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_done : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_idle : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_ready : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_Buff_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_Buff_V_ce0 : STD_LOGIC;
    signal grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln1027_1_fu_191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal sext_ln1527_fu_170_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1527_1_fu_180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_V_fu_82 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1027_fu_196_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal numFFT_cast2_fu_139_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1027_fu_148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_154_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln1027_fu_187_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Processing_HW_retrieve_nfft_value_Pipeline_retrieve_total IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        S11_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        S11_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        S11_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        S11_empty_n : IN STD_LOGIC;
        S11_read : OUT STD_LOGIC;
        Buff_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        Buff_V_ce0 : OUT STD_LOGIC;
        Buff_V_we0 : OUT STD_LOGIC;
        Buff_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Processing_HW_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln1527 : IN STD_LOGIC_VECTOR (60 downto 0);
        Buff_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        Buff_V_ce0 : OUT STD_LOGIC;
        Buff_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Processing_HW_retrieve_nfft_value_Buff_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    Buff_V_U : component Processing_HW_retrieve_nfft_value_Buff_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Buff_V_address0,
        ce0 => Buff_V_ce0,
        we0 => Buff_V_we0,
        d0 => grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_d0,
        q0 => Buff_V_q0);

    grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109 : component Processing_HW_retrieve_nfft_value_Pipeline_retrieve_total
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_start,
        ap_done => grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_done,
        ap_idle => grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_idle,
        ap_ready => grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_ready,
        S11_dout => S11_dout,
        S11_num_data_valid => ap_const_lv12_0,
        S11_fifo_cap => ap_const_lv12_0,
        S11_empty_n => S11_empty_n,
        S11_read => grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_S11_read,
        Buff_V_address0 => grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_address0,
        Buff_V_ce0 => grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_ce0,
        Buff_V_we0 => grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_we0,
        Buff_V_d0 => grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_d0);

    grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116 : component Processing_HW_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_start,
        ap_done => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_done,
        ap_idle => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_idle,
        ap_ready => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_ready,
        m_axi_gmem_AWVALID => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => m_axi_gmem_WREADY,
        m_axi_gmem_WDATA => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv64_0,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => m_axi_gmem_BVALID,
        m_axi_gmem_BREADY => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => m_axi_gmem_BRESP,
        m_axi_gmem_BID => m_axi_gmem_BID,
        m_axi_gmem_BUSER => m_axi_gmem_BUSER,
        sext_ln1527 => trunc_ln_reg_219,
        Buff_V_address0 => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_Buff_V_address0,
        Buff_V_ce0 => grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_Buff_V_ce0,
        Buff_V_q0 => Buff_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((m_axi_gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_ready = ap_const_logic_1)) then 
                    grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_1_fu_191_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_ready = ap_const_logic_1)) then 
                    grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    counter_V_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (numFFT_empty_n = ap_const_logic_0) or (out_r_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                counter_V_fu_82 <= ap_const_lv10_0;
            elsif (((icmp_ln1027_1_fu_191_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                counter_V_fu_82 <= add_ln1027_fu_196_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    empty_reg_230(21 downto 11) <= empty_fu_162_p3(21 downto 11);
                sub_i_i_reg_225 <= sub_i_i_fu_142_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                numFFT_read_reg_214 <= numFFT_dout;
                trunc_ln_reg_219 <= out_r_dout(63 downto 3);
            end if;
        end if;
    end process;
    empty_reg_230(10 downto 0) <= "00000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem_AWREADY, m_axi_gmem_BVALID, out_r_empty_n, numFFT_empty_n, ap_CS_fsm_state3, ap_CS_fsm_state12, grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_done, grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_done, ap_CS_fsm_state4, icmp_ln1027_1_fu_191_p2, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (numFFT_empty_n = ap_const_logic_0) or (out_r_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((m_axi_gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln1027_1_fu_191_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((m_axi_gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;

    Buff_V_address0_assign_proc : process(grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_address0, grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_Buff_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            Buff_V_address0 <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_Buff_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Buff_V_address0 <= grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_address0;
        else 
            Buff_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    Buff_V_ce0_assign_proc : process(grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_ce0, grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_Buff_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            Buff_V_ce0 <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_Buff_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Buff_V_ce0 <= grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_ce0;
        else 
            Buff_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Buff_V_we0_assign_proc : process(grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Buff_V_we0 <= grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_Buff_V_we0;
        else 
            Buff_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    S11_read_assign_proc : process(grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_S11_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            S11_read <= grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_S11_read;
        else 
            S11_read <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1027_fu_196_p2 <= std_logic_vector(unsigned(counter_V_fu_82) + unsigned(ap_const_lv10_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(m_axi_gmem_BVALID)
    begin
        if ((m_axi_gmem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, out_r_empty_n, numFFT_empty_n)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (numFFT_empty_n = ap_const_logic_0) or (out_r_empty_n = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(m_axi_gmem_AWREADY)
    begin
        if ((m_axi_gmem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_done)
    begin
        if ((grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_done)
    begin
        if ((grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, out_r_empty_n, numFFT_empty_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (numFFT_empty_n = ap_const_logic_0) or (out_r_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, m_axi_gmem_BVALID, ap_CS_fsm_state12)
    begin
        if (((m_axi_gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state12)
    begin
        if (((m_axi_gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_162_p3 <= 
        tmp_fu_154_p3 when (icmp_ln1027_fu_148_p2(0) = '1') else 
        ap_const_lv22_0;

    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_start <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_ap_start_reg;
    grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_start <= grp_retrieve_nfft_value_Pipeline_retrieve_total_fu_109_ap_start_reg;
    icmp_ln1027_1_fu_191_p2 <= "1" when (signed(sub_i_i_reg_225) > signed(zext_ln1027_fu_187_p1)) else "0";
    icmp_ln1027_fu_148_p2 <= "1" when (signed(sub_i_i_fu_142_p2) > signed(ap_const_lv11_0)) else "0";
    m_axi_gmem_ARADDR <= ap_const_lv64_0;
    m_axi_gmem_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_ARID <= ap_const_lv1_0;
    m_axi_gmem_ARLEN <= ap_const_lv32_0;
    m_axi_gmem_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_ARUSER <= ap_const_lv1_0;
    m_axi_gmem_ARVALID <= ap_const_logic_0;

    m_axi_gmem_AWADDR_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state3, grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWADDR, ap_CS_fsm_state6, ap_CS_fsm_state7, sext_ln1527_fu_170_p1)
    begin
        if (((m_axi_gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_AWADDR <= sext_ln1527_fu_170_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWADDR <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWADDR;
        else 
            m_axi_gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_AWBURST_assign_proc : process(grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWBURST, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWBURST <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWBURST;
        else 
            m_axi_gmem_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_AWCACHE_assign_proc : process(grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWCACHE, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWCACHE <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWCACHE;
        else 
            m_axi_gmem_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_AWID_assign_proc : process(grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWID, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWID <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWID;
        else 
            m_axi_gmem_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_AWLEN_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state3, grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWLEN, ap_CS_fsm_state6, ap_CS_fsm_state7, sext_ln1527_1_fu_180_p1)
    begin
        if (((m_axi_gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_AWLEN <= sext_ln1527_1_fu_180_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWLEN <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWLEN;
        else 
            m_axi_gmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_AWLOCK_assign_proc : process(grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWLOCK, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWLOCK <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWLOCK;
        else 
            m_axi_gmem_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_AWPROT_assign_proc : process(grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWPROT, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWPROT <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWPROT;
        else 
            m_axi_gmem_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_AWQOS_assign_proc : process(grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWQOS, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWQOS <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWQOS;
        else 
            m_axi_gmem_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_AWREGION_assign_proc : process(grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWREGION, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWREGION <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWREGION;
        else 
            m_axi_gmem_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_AWSIZE_assign_proc : process(grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWSIZE, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWSIZE <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWSIZE;
        else 
            m_axi_gmem_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_AWUSER_assign_proc : process(grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWUSER, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWUSER <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWUSER;
        else 
            m_axi_gmem_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_AWVALID_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state3, grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWVALID, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((m_axi_gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_AWVALID <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_AWVALID;
        else 
            m_axi_gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_BREADY_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state12, grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_BREADY, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((m_axi_gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_gmem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_BREADY <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_BREADY;
        else 
            m_axi_gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_RREADY <= ap_const_logic_0;
    m_axi_gmem_WDATA <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WDATA;
    m_axi_gmem_WID <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WID;
    m_axi_gmem_WLAST <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WLAST;
    m_axi_gmem_WSTRB <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WSTRB;
    m_axi_gmem_WUSER <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WUSER;

    m_axi_gmem_WVALID_assign_proc : process(grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WVALID, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem_WVALID <= grp_retrieve_nfft_value_Pipeline_VITIS_LOOP_1537_1_fu_116_m_axi_gmem_WVALID;
        else 
            m_axi_gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    numFFT_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numFFT_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numFFT_blk_n <= numFFT_empty_n;
        else 
            numFFT_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    numFFT_cast2_fu_139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(numFFT_read_reg_214),11));

    numFFT_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_r_empty_n, numFFT_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (numFFT_empty_n = ap_const_logic_0) or (out_r_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numFFT_read <= ap_const_logic_1;
        else 
            numFFT_read <= ap_const_logic_0;
        end if; 
    end process;


    out_r_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_r_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_r_blk_n <= out_r_empty_n;
        else 
            out_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_r_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_r_empty_n, numFFT_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (numFFT_empty_n = ap_const_logic_0) or (out_r_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_r_read <= ap_const_logic_1;
        else 
            out_r_read <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln1527_1_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_reg_230),32));

        sext_ln1527_fu_170_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_219),64));

    sub_i_i_fu_142_p2 <= std_logic_vector(unsigned(numFFT_cast2_fu_139_p1) + unsigned(ap_const_lv11_7FD));
    tmp_fu_154_p3 <= (sub_i_i_fu_142_p2 & ap_const_lv11_0);
    zext_ln1027_fu_187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(counter_V_fu_82),11));
end behav;
