# Output products list for <ddr_ctrl>
ddr_ctrl/docs/768c.pdf
ddr_ctrl/docs/adr_cntrl_timing_0.csv
ddr_ctrl/docs/read_data_timing_0.csv
ddr_ctrl/docs/ug086.pdf
ddr_ctrl/docs/write_data_timing_0.csv
ddr_ctrl/docs/xapp454_sp3.url
ddr_ctrl/example_design/datasheet.txt
ddr_ctrl/example_design/log.txt
ddr_ctrl/example_design/mig.prj
ddr_ctrl/example_design/par/create_ise.sh
ddr_ctrl/example_design/par/ddr_ctrl.ucf
ddr_ctrl/example_design/par/icon_coregen.xco
ddr_ctrl/example_design/par/ila_coregen.xco
ddr_ctrl/example_design/par/ise_flow.sh
ddr_ctrl/example_design/par/ise_run.txt
ddr_ctrl/example_design/par/makeproj.sh
ddr_ctrl/example_design/par/mem_interface_top.ut
ddr_ctrl/example_design/par/readme.txt
ddr_ctrl/example_design/par/rem_files.sh
ddr_ctrl/example_design/par/set_ise_prop.tcl
ddr_ctrl/example_design/par/vio_coregen.xco
ddr_ctrl/example_design/rtl/ddr_ctrl.v
ddr_ctrl/example_design/rtl/ddr_ctrl_addr_gen_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_cal_ctl.v
ddr_ctrl/example_design/rtl/ddr_ctrl_cal_top.v
ddr_ctrl/example_design/rtl/ddr_ctrl_clk_dcm.v
ddr_ctrl/example_design/rtl/ddr_ctrl_cmd_fsm_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_cmp_data_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_controller_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_controller_iobs_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_data_gen_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_data_path_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_data_path_iobs_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_data_read_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_data_read_controller_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_data_write_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_dqs_delay_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_fifo_0_wr_en_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_fifo_1_wr_en_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_infrastructure.v
ddr_ctrl/example_design/rtl/ddr_ctrl_infrastructure_iobs_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_infrastructure_top.v
ddr_ctrl/example_design/rtl/ddr_ctrl_iobs_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_main_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_parameters_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_ram8d_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_rd_gray_cntr.v
ddr_ctrl/example_design/rtl/ddr_ctrl_s3_dm_iob.v
ddr_ctrl/example_design/rtl/ddr_ctrl_s3_dq_iob.v
ddr_ctrl/example_design/rtl/ddr_ctrl_s3_dqs_iob.v
ddr_ctrl/example_design/rtl/ddr_ctrl_tap_dly.v
ddr_ctrl/example_design/rtl/ddr_ctrl_test_bench_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_top_0.v
ddr_ctrl/example_design/rtl/ddr_ctrl_wr_gray_cntr.v
ddr_ctrl/example_design/sim/ddr_model.v
ddr_ctrl/example_design/sim/ddr_model_parameters.vh
ddr_ctrl/example_design/sim/sim.do
ddr_ctrl/example_design/sim/sim_tb_top.v
ddr_ctrl/example_design/sim/wiredly.v
ddr_ctrl/example_design/synth/ddr_ctrl.lso
ddr_ctrl/example_design/synth/ddr_ctrl.prj
ddr_ctrl/example_design/synth/mem_interface_top_synp.sdc
ddr_ctrl/example_design/synth/script_synp.tcl
ddr_ctrl/user_design/datasheet.txt
ddr_ctrl/user_design/log.txt
ddr_ctrl/user_design/mig.prj
ddr_ctrl/user_design/par/create_ise.sh
ddr_ctrl/user_design/par/ddr_ctrl.ucf
ddr_ctrl/user_design/par/icon_coregen.xco
ddr_ctrl/user_design/par/ila_coregen.xco
ddr_ctrl/user_design/par/ise_flow.sh
ddr_ctrl/user_design/par/ise_run.txt
ddr_ctrl/user_design/par/makeproj.sh
ddr_ctrl/user_design/par/mem_interface_top.ut
ddr_ctrl/user_design/par/readme.txt
ddr_ctrl/user_design/par/rem_files.sh
ddr_ctrl/user_design/par/set_ise_prop.tcl
ddr_ctrl/user_design/par/vio_coregen.xco
ddr_ctrl/user_design/rtl/ddr_ctrl.v
ddr_ctrl/user_design/rtl/ddr_ctrl_cal_ctl.v
ddr_ctrl/user_design/rtl/ddr_ctrl_cal_top.v
ddr_ctrl/user_design/rtl/ddr_ctrl_clk_dcm.v
ddr_ctrl/user_design/rtl/ddr_ctrl_controller_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_controller_iobs_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_data_path_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_data_path_iobs_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_data_read_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_data_read_controller_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_data_write_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_dqs_delay_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_fifo_0_wr_en_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_fifo_1_wr_en_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_infrastructure.v
ddr_ctrl/user_design/rtl/ddr_ctrl_infrastructure_iobs_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_infrastructure_top.v
ddr_ctrl/user_design/rtl/ddr_ctrl_iobs_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_parameters_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_ram8d_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_rd_gray_cntr.v
ddr_ctrl/user_design/rtl/ddr_ctrl_s3_dm_iob.v
ddr_ctrl/user_design/rtl/ddr_ctrl_s3_dq_iob.v
ddr_ctrl/user_design/rtl/ddr_ctrl_s3_dqs_iob.v
ddr_ctrl/user_design/rtl/ddr_ctrl_tap_dly.v
ddr_ctrl/user_design/rtl/ddr_ctrl_top_0.v
ddr_ctrl/user_design/rtl/ddr_ctrl_wr_gray_cntr.v
ddr_ctrl/user_design/sim/ddr_ctrl_addr_gen_0.v
ddr_ctrl/user_design/sim/ddr_ctrl_cmd_fsm_0.v
ddr_ctrl/user_design/sim/ddr_ctrl_cmp_data_0.v
ddr_ctrl/user_design/sim/ddr_ctrl_data_gen_0.v
ddr_ctrl/user_design/sim/ddr_ctrl_test_bench_0.v
ddr_ctrl/user_design/sim/ddr_model.v
ddr_ctrl/user_design/sim/ddr_model_parameters.vh
ddr_ctrl/user_design/sim/sim.do
ddr_ctrl/user_design/sim/sim_tb_top.v
ddr_ctrl/user_design/sim/wiredly.v
ddr_ctrl/user_design/synth/ddr_ctrl.lso
ddr_ctrl/user_design/synth/ddr_ctrl.prj
ddr_ctrl/user_design/synth/mem_interface_top_synp.sdc
ddr_ctrl/user_design/synth/script_synp.tcl
ddr_ctrl.gise
ddr_ctrl.veo
ddr_ctrl.xco
ddr_ctrl.xise
ddr_ctrl_flist.txt
ddr_ctrl_xmdf.tcl
