$date
	Wed Jun  4 15:02:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2_tb $end
$var wire 1 ! y $end
$var reg 2 " d [1:0] $end
$var reg 1 # s $end
$scope module uut $end
$var wire 2 $ d [1:0] $end
$var wire 1 # s $end
$var wire 1 ! y $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
0#
b0 "
0!
$end
#5
1#
b1 %
#10
1!
b1 "
b1 $
0#
b10 %
#15
0!
1#
b11 %
#20
0!
b10 "
b10 $
0#
b100 %
#25
1!
1#
b101 %
#30
1!
b11 "
b11 $
0#
b110 %
#35
1#
b111 %
#40
b1000 %
