
STSPIN3201_Portscape-Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066c4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08006784  08006784  00016784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b88  08006b88  00020690  2**0
                  CONTENTS
  4 .ARM          00000000  08006b88  08006b88  00020690  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b88  08006b88  00020690  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b88  08006b88  00016b88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b8c  08006b8c  00016b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000690  20000000  08006b90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000044c  20000690  08007220  00020690  2**2
                  ALLOC
 10 ._user_heap_stack 00000484  20000adc  08007220  00020adc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020690  2**0
                  CONTENTS, READONLY
 12 .debug_line   00030da9  00000000  00000000  000206b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   00043a60  00000000  00000000  00051461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006bbc  00000000  00000000  00094ec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016f8  00000000  00000000  0009ba80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0007f404  00000000  00000000  0009d178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002de0  00000000  00000000  0011c580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loc    00016f90  00000000  00000000  0011f360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0001998f  00000000  00000000  001362f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000cf  00000000  00000000  0014fc7f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004284  00000000  00000000  0014fd50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000690 	.word	0x20000690
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800676c 	.word	0x0800676c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000694 	.word	0x20000694
 8000104:	0800676c 	.word	0x0800676c

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__gnu_thumb1_case_shi>:
 8000130:	b403      	push	{r0, r1}
 8000132:	4671      	mov	r1, lr
 8000134:	0849      	lsrs	r1, r1, #1
 8000136:	0040      	lsls	r0, r0, #1
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	5e09      	ldrsh	r1, [r1, r0]
 800013c:	0049      	lsls	r1, r1, #1
 800013e:	448e      	add	lr, r1
 8000140:	bc03      	pop	{r0, r1}
 8000142:	4770      	bx	lr

08000144 <__gnu_thumb1_case_uhi>:
 8000144:	b403      	push	{r0, r1}
 8000146:	4671      	mov	r1, lr
 8000148:	0849      	lsrs	r1, r1, #1
 800014a:	0040      	lsls	r0, r0, #1
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	5a09      	ldrh	r1, [r1, r0]
 8000150:	0049      	lsls	r1, r1, #1
 8000152:	448e      	add	lr, r1
 8000154:	bc03      	pop	{r0, r1}
 8000156:	4770      	bx	lr

08000158 <__udivsi3>:
 8000158:	2200      	movs	r2, #0
 800015a:	0843      	lsrs	r3, r0, #1
 800015c:	428b      	cmp	r3, r1
 800015e:	d374      	bcc.n	800024a <__udivsi3+0xf2>
 8000160:	0903      	lsrs	r3, r0, #4
 8000162:	428b      	cmp	r3, r1
 8000164:	d35f      	bcc.n	8000226 <__udivsi3+0xce>
 8000166:	0a03      	lsrs	r3, r0, #8
 8000168:	428b      	cmp	r3, r1
 800016a:	d344      	bcc.n	80001f6 <__udivsi3+0x9e>
 800016c:	0b03      	lsrs	r3, r0, #12
 800016e:	428b      	cmp	r3, r1
 8000170:	d328      	bcc.n	80001c4 <__udivsi3+0x6c>
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d30d      	bcc.n	8000194 <__udivsi3+0x3c>
 8000178:	22ff      	movs	r2, #255	; 0xff
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	ba12      	rev	r2, r2
 800017e:	0c03      	lsrs	r3, r0, #16
 8000180:	428b      	cmp	r3, r1
 8000182:	d302      	bcc.n	800018a <__udivsi3+0x32>
 8000184:	1212      	asrs	r2, r2, #8
 8000186:	0209      	lsls	r1, r1, #8
 8000188:	d065      	beq.n	8000256 <__udivsi3+0xfe>
 800018a:	0b03      	lsrs	r3, r0, #12
 800018c:	428b      	cmp	r3, r1
 800018e:	d319      	bcc.n	80001c4 <__udivsi3+0x6c>
 8000190:	e000      	b.n	8000194 <__udivsi3+0x3c>
 8000192:	0a09      	lsrs	r1, r1, #8
 8000194:	0bc3      	lsrs	r3, r0, #15
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x46>
 800019a:	03cb      	lsls	r3, r1, #15
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b83      	lsrs	r3, r0, #14
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x52>
 80001a6:	038b      	lsls	r3, r1, #14
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b43      	lsrs	r3, r0, #13
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x5e>
 80001b2:	034b      	lsls	r3, r1, #13
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0b03      	lsrs	r3, r0, #12
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x6a>
 80001be:	030b      	lsls	r3, r1, #12
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0ac3      	lsrs	r3, r0, #11
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x76>
 80001ca:	02cb      	lsls	r3, r1, #11
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a83      	lsrs	r3, r0, #10
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x82>
 80001d6:	028b      	lsls	r3, r1, #10
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a43      	lsrs	r3, r0, #9
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x8e>
 80001e2:	024b      	lsls	r3, r1, #9
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	0a03      	lsrs	r3, r0, #8
 80001ea:	428b      	cmp	r3, r1
 80001ec:	d301      	bcc.n	80001f2 <__udivsi3+0x9a>
 80001ee:	020b      	lsls	r3, r1, #8
 80001f0:	1ac0      	subs	r0, r0, r3
 80001f2:	4152      	adcs	r2, r2
 80001f4:	d2cd      	bcs.n	8000192 <__udivsi3+0x3a>
 80001f6:	09c3      	lsrs	r3, r0, #7
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xa8>
 80001fc:	01cb      	lsls	r3, r1, #7
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0983      	lsrs	r3, r0, #6
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xb4>
 8000208:	018b      	lsls	r3, r1, #6
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0943      	lsrs	r3, r0, #5
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xc0>
 8000214:	014b      	lsls	r3, r1, #5
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0903      	lsrs	r3, r0, #4
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xcc>
 8000220:	010b      	lsls	r3, r1, #4
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	08c3      	lsrs	r3, r0, #3
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xd8>
 800022c:	00cb      	lsls	r3, r1, #3
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0883      	lsrs	r3, r0, #2
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xe4>
 8000238:	008b      	lsls	r3, r1, #2
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	0843      	lsrs	r3, r0, #1
 8000240:	428b      	cmp	r3, r1
 8000242:	d301      	bcc.n	8000248 <__udivsi3+0xf0>
 8000244:	004b      	lsls	r3, r1, #1
 8000246:	1ac0      	subs	r0, r0, r3
 8000248:	4152      	adcs	r2, r2
 800024a:	1a41      	subs	r1, r0, r1
 800024c:	d200      	bcs.n	8000250 <__udivsi3+0xf8>
 800024e:	4601      	mov	r1, r0
 8000250:	4152      	adcs	r2, r2
 8000252:	4610      	mov	r0, r2
 8000254:	4770      	bx	lr
 8000256:	e7ff      	b.n	8000258 <__udivsi3+0x100>
 8000258:	b501      	push	{r0, lr}
 800025a:	2000      	movs	r0, #0
 800025c:	f000 f8f0 	bl	8000440 <__aeabi_idiv0>
 8000260:	bd02      	pop	{r1, pc}
 8000262:	46c0      	nop			; (mov r8, r8)

08000264 <__aeabi_uidivmod>:
 8000264:	2900      	cmp	r1, #0
 8000266:	d0f7      	beq.n	8000258 <__udivsi3+0x100>
 8000268:	e776      	b.n	8000158 <__udivsi3>
 800026a:	4770      	bx	lr

0800026c <__divsi3>:
 800026c:	4603      	mov	r3, r0
 800026e:	430b      	orrs	r3, r1
 8000270:	d47f      	bmi.n	8000372 <__divsi3+0x106>
 8000272:	2200      	movs	r2, #0
 8000274:	0843      	lsrs	r3, r0, #1
 8000276:	428b      	cmp	r3, r1
 8000278:	d374      	bcc.n	8000364 <__divsi3+0xf8>
 800027a:	0903      	lsrs	r3, r0, #4
 800027c:	428b      	cmp	r3, r1
 800027e:	d35f      	bcc.n	8000340 <__divsi3+0xd4>
 8000280:	0a03      	lsrs	r3, r0, #8
 8000282:	428b      	cmp	r3, r1
 8000284:	d344      	bcc.n	8000310 <__divsi3+0xa4>
 8000286:	0b03      	lsrs	r3, r0, #12
 8000288:	428b      	cmp	r3, r1
 800028a:	d328      	bcc.n	80002de <__divsi3+0x72>
 800028c:	0c03      	lsrs	r3, r0, #16
 800028e:	428b      	cmp	r3, r1
 8000290:	d30d      	bcc.n	80002ae <__divsi3+0x42>
 8000292:	22ff      	movs	r2, #255	; 0xff
 8000294:	0209      	lsls	r1, r1, #8
 8000296:	ba12      	rev	r2, r2
 8000298:	0c03      	lsrs	r3, r0, #16
 800029a:	428b      	cmp	r3, r1
 800029c:	d302      	bcc.n	80002a4 <__divsi3+0x38>
 800029e:	1212      	asrs	r2, r2, #8
 80002a0:	0209      	lsls	r1, r1, #8
 80002a2:	d065      	beq.n	8000370 <__divsi3+0x104>
 80002a4:	0b03      	lsrs	r3, r0, #12
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d319      	bcc.n	80002de <__divsi3+0x72>
 80002aa:	e000      	b.n	80002ae <__divsi3+0x42>
 80002ac:	0a09      	lsrs	r1, r1, #8
 80002ae:	0bc3      	lsrs	r3, r0, #15
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x4c>
 80002b4:	03cb      	lsls	r3, r1, #15
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b83      	lsrs	r3, r0, #14
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x58>
 80002c0:	038b      	lsls	r3, r1, #14
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0b43      	lsrs	r3, r0, #13
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x64>
 80002cc:	034b      	lsls	r3, r1, #13
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0b03      	lsrs	r3, r0, #12
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x70>
 80002d8:	030b      	lsls	r3, r1, #12
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0ac3      	lsrs	r3, r0, #11
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x7c>
 80002e4:	02cb      	lsls	r3, r1, #11
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a83      	lsrs	r3, r0, #10
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0x88>
 80002f0:	028b      	lsls	r3, r1, #10
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	0a43      	lsrs	r3, r0, #9
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d301      	bcc.n	8000300 <__divsi3+0x94>
 80002fc:	024b      	lsls	r3, r1, #9
 80002fe:	1ac0      	subs	r0, r0, r3
 8000300:	4152      	adcs	r2, r2
 8000302:	0a03      	lsrs	r3, r0, #8
 8000304:	428b      	cmp	r3, r1
 8000306:	d301      	bcc.n	800030c <__divsi3+0xa0>
 8000308:	020b      	lsls	r3, r1, #8
 800030a:	1ac0      	subs	r0, r0, r3
 800030c:	4152      	adcs	r2, r2
 800030e:	d2cd      	bcs.n	80002ac <__divsi3+0x40>
 8000310:	09c3      	lsrs	r3, r0, #7
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xae>
 8000316:	01cb      	lsls	r3, r1, #7
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0983      	lsrs	r3, r0, #6
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xba>
 8000322:	018b      	lsls	r3, r1, #6
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0943      	lsrs	r3, r0, #5
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xc6>
 800032e:	014b      	lsls	r3, r1, #5
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xd2>
 800033a:	010b      	lsls	r3, r1, #4
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	08c3      	lsrs	r3, r0, #3
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xde>
 8000346:	00cb      	lsls	r3, r1, #3
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	0883      	lsrs	r3, r0, #2
 800034e:	428b      	cmp	r3, r1
 8000350:	d301      	bcc.n	8000356 <__divsi3+0xea>
 8000352:	008b      	lsls	r3, r1, #2
 8000354:	1ac0      	subs	r0, r0, r3
 8000356:	4152      	adcs	r2, r2
 8000358:	0843      	lsrs	r3, r0, #1
 800035a:	428b      	cmp	r3, r1
 800035c:	d301      	bcc.n	8000362 <__divsi3+0xf6>
 800035e:	004b      	lsls	r3, r1, #1
 8000360:	1ac0      	subs	r0, r0, r3
 8000362:	4152      	adcs	r2, r2
 8000364:	1a41      	subs	r1, r0, r1
 8000366:	d200      	bcs.n	800036a <__divsi3+0xfe>
 8000368:	4601      	mov	r1, r0
 800036a:	4152      	adcs	r2, r2
 800036c:	4610      	mov	r0, r2
 800036e:	4770      	bx	lr
 8000370:	e05d      	b.n	800042e <__divsi3+0x1c2>
 8000372:	0fca      	lsrs	r2, r1, #31
 8000374:	d000      	beq.n	8000378 <__divsi3+0x10c>
 8000376:	4249      	negs	r1, r1
 8000378:	1003      	asrs	r3, r0, #32
 800037a:	d300      	bcc.n	800037e <__divsi3+0x112>
 800037c:	4240      	negs	r0, r0
 800037e:	4053      	eors	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	469c      	mov	ip, r3
 8000384:	0903      	lsrs	r3, r0, #4
 8000386:	428b      	cmp	r3, r1
 8000388:	d32d      	bcc.n	80003e6 <__divsi3+0x17a>
 800038a:	0a03      	lsrs	r3, r0, #8
 800038c:	428b      	cmp	r3, r1
 800038e:	d312      	bcc.n	80003b6 <__divsi3+0x14a>
 8000390:	22fc      	movs	r2, #252	; 0xfc
 8000392:	0189      	lsls	r1, r1, #6
 8000394:	ba12      	rev	r2, r2
 8000396:	0a03      	lsrs	r3, r0, #8
 8000398:	428b      	cmp	r3, r1
 800039a:	d30c      	bcc.n	80003b6 <__divsi3+0x14a>
 800039c:	0189      	lsls	r1, r1, #6
 800039e:	1192      	asrs	r2, r2, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d308      	bcc.n	80003b6 <__divsi3+0x14a>
 80003a4:	0189      	lsls	r1, r1, #6
 80003a6:	1192      	asrs	r2, r2, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d304      	bcc.n	80003b6 <__divsi3+0x14a>
 80003ac:	0189      	lsls	r1, r1, #6
 80003ae:	d03a      	beq.n	8000426 <__divsi3+0x1ba>
 80003b0:	1192      	asrs	r2, r2, #6
 80003b2:	e000      	b.n	80003b6 <__divsi3+0x14a>
 80003b4:	0989      	lsrs	r1, r1, #6
 80003b6:	09c3      	lsrs	r3, r0, #7
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x154>
 80003bc:	01cb      	lsls	r3, r1, #7
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0983      	lsrs	r3, r0, #6
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x160>
 80003c8:	018b      	lsls	r3, r1, #6
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	0943      	lsrs	r3, r0, #5
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x16c>
 80003d4:	014b      	lsls	r3, r1, #5
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0903      	lsrs	r3, r0, #4
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x178>
 80003e0:	010b      	lsls	r3, r1, #4
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	08c3      	lsrs	r3, r0, #3
 80003e8:	428b      	cmp	r3, r1
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x184>
 80003ec:	00cb      	lsls	r3, r1, #3
 80003ee:	1ac0      	subs	r0, r0, r3
 80003f0:	4152      	adcs	r2, r2
 80003f2:	0883      	lsrs	r3, r0, #2
 80003f4:	428b      	cmp	r3, r1
 80003f6:	d301      	bcc.n	80003fc <__divsi3+0x190>
 80003f8:	008b      	lsls	r3, r1, #2
 80003fa:	1ac0      	subs	r0, r0, r3
 80003fc:	4152      	adcs	r2, r2
 80003fe:	d2d9      	bcs.n	80003b4 <__divsi3+0x148>
 8000400:	0843      	lsrs	r3, r0, #1
 8000402:	428b      	cmp	r3, r1
 8000404:	d301      	bcc.n	800040a <__divsi3+0x19e>
 8000406:	004b      	lsls	r3, r1, #1
 8000408:	1ac0      	subs	r0, r0, r3
 800040a:	4152      	adcs	r2, r2
 800040c:	1a41      	subs	r1, r0, r1
 800040e:	d200      	bcs.n	8000412 <__divsi3+0x1a6>
 8000410:	4601      	mov	r1, r0
 8000412:	4663      	mov	r3, ip
 8000414:	4152      	adcs	r2, r2
 8000416:	105b      	asrs	r3, r3, #1
 8000418:	4610      	mov	r0, r2
 800041a:	d301      	bcc.n	8000420 <__divsi3+0x1b4>
 800041c:	4240      	negs	r0, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d500      	bpl.n	8000424 <__divsi3+0x1b8>
 8000422:	4249      	negs	r1, r1
 8000424:	4770      	bx	lr
 8000426:	4663      	mov	r3, ip
 8000428:	105b      	asrs	r3, r3, #1
 800042a:	d300      	bcc.n	800042e <__divsi3+0x1c2>
 800042c:	4240      	negs	r0, r0
 800042e:	b501      	push	{r0, lr}
 8000430:	2000      	movs	r0, #0
 8000432:	f000 f805 	bl	8000440 <__aeabi_idiv0>
 8000436:	bd02      	pop	{r1, pc}

08000438 <__aeabi_idivmod>:
 8000438:	2900      	cmp	r1, #0
 800043a:	d0f8      	beq.n	800042e <__divsi3+0x1c2>
 800043c:	e716      	b.n	800026c <__divsi3>
 800043e:	4770      	bx	lr

08000440 <__aeabi_idiv0>:
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000444:	480d      	ldr	r0, [pc, #52]	; (800047c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000446:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000448:	480d      	ldr	r0, [pc, #52]	; (8000480 <LoopForever+0x6>)
  ldr r1, =_edata
 800044a:	490e      	ldr	r1, [pc, #56]	; (8000484 <LoopForever+0xa>)
  ldr r2, =_sidata
 800044c:	4a0e      	ldr	r2, [pc, #56]	; (8000488 <LoopForever+0xe>)
  movs r3, #0
 800044e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000450:	e002      	b.n	8000458 <LoopCopyDataInit>

08000452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000456:	3304      	adds	r3, #4

08000458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800045a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800045c:	d3f9      	bcc.n	8000452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800045e:	4a0b      	ldr	r2, [pc, #44]	; (800048c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000460:	4c0b      	ldr	r4, [pc, #44]	; (8000490 <LoopForever+0x16>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000464:	e001      	b.n	800046a <LoopFillZerobss>

08000466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000468:	3204      	adds	r2, #4

0800046a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800046a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800046c:	d3fb      	bcc.n	8000466 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800046e:	f002 fbb3 	bl	8002bd8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000472:	f005 fce5 	bl	8005e40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000476:	f000 f9fd 	bl	8000874 <main>

0800047a <LoopForever>:

LoopForever:
    b LoopForever
 800047a:	e7fe      	b.n	800047a <LoopForever>
  ldr   r0, =_estack
 800047c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000480:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000484:	20000690 	.word	0x20000690
  ldr r2, =_sidata
 8000488:	08006b90 	.word	0x08006b90
  ldr r2, =_sbss
 800048c:	20000690 	.word	0x20000690
  ldr r4, =_ebss
 8000490:	20000adc 	.word	0x20000adc

08000494 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000494:	e7fe      	b.n	8000494 <ADC1_IRQHandler>
	...

08000498 <DACT_Init>:
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
  SET_BIT(TIMx->CCER, Channels);
 8000498:	2201      	movs	r2, #1
  */
__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800049a:	2008      	movs	r0, #8
  SET_BIT(TIMx->CCER, Channels);
 800049c:	4b05      	ldr	r3, [pc, #20]	; (80004b4 <DACT_Init+0x1c>)
 800049e:	6a19      	ldr	r1, [r3, #32]
 80004a0:	4311      	orrs	r1, r2
 80004a2:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80004a4:	6999      	ldr	r1, [r3, #24]
 80004a6:	4381      	bics	r1, r0
 80004a8:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80004aa:	6819      	ldr	r1, [r3, #0]
 80004ac:	430a      	orrs	r2, r1
 80004ae:	601a      	str	r2, [r3, #0]
  /* CH1 configuration  */
  LL_TIM_CC_EnableChannel(TIM14, LL_TIM_CHANNEL_CH1);
  LL_TIM_OC_DisablePreload(TIM14, LL_TIM_CHANNEL_CH1);
  /* start Timer */
  LL_TIM_EnableCounter(TIM14);
}
 80004b0:	4770      	bx	lr
 80004b2:	46c0      	nop			; (mov r8, r8)
 80004b4:	40002000 	.word	0x40002000

080004b8 <DACT_Exec>:
__weak void DACT_Exec(UI_Handle_t *pHandle)
{
  DAC_UI_Handle_t *pDacHandle = (DAC_UI_Handle_t *)pHandle;
  MC_Protocol_REG_t bCh1_var;

  bCh1_var = pDacHandle->bChannel_variable[DAC_CH0];
 80004b8:	0003      	movs	r3, r0
{
 80004ba:	b510      	push	{r4, lr}
  bCh1_var = pDacHandle->bChannel_variable[DAC_CH0];
 80004bc:	3330      	adds	r3, #48	; 0x30
  LL_TIM_OC_SetCompareCH1(TIM14, ((uint16_t)((int16_t)(((int16_t)UI_GetReg(pHandle,bCh1_var,MC_NULL)+32768)/32))));
 80004be:	7819      	ldrb	r1, [r3, #0]
 80004c0:	2200      	movs	r2, #0
 80004c2:	f002 f99b 	bl	80027fc <UI_GetReg>
 80004c6:	2380      	movs	r3, #128	; 0x80
 80004c8:	b200      	sxth	r0, r0
 80004ca:	021b      	lsls	r3, r3, #8
 80004cc:	18c0      	adds	r0, r0, r3
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
  WRITE_REG(TIMx->CCR1, CompareValue);
 80004ce:	4b02      	ldr	r3, [pc, #8]	; (80004d8 <DACT_Exec+0x20>)
 80004d0:	1140      	asrs	r0, r0, #5
 80004d2:	6358      	str	r0, [r3, #52]	; 0x34
}
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	40002000 	.word	0x40002000

080004dc <Mode_Home>:
  }
  /* USER CODE END 3 */
}


void Mode_Home(){
 80004dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	uint8_t HallState_Internal = HALL_M1.HallState;
 80004de:	4f64      	ldr	r7, [pc, #400]	; (8000670 <Mode_Home+0x194>)
	uint8_t HallStateCounter_Internal = (HALL_M1.HallStateCounter + (Null_Offset%72));
 80004e0:	2148      	movs	r1, #72	; 0x48
	uint8_t HallState_Internal = HALL_M1.HallState;
 80004e2:	003b      	movs	r3, r7
 80004e4:	33a6      	adds	r3, #166	; 0xa6
 80004e6:	781e      	ldrb	r6, [r3, #0]
	uint8_t HallStateCounter_Internal = (HALL_M1.HallStateCounter + (Null_Offset%72));
 80004e8:	4b62      	ldr	r3, [pc, #392]	; (8000674 <Mode_Home+0x198>)
 80004ea:	8818      	ldrh	r0, [r3, #0]
 80004ec:	f7ff feba 	bl	8000264 <__aeabi_uidivmod>
 80004f0:	003b      	movs	r3, r7
 80004f2:	33a7      	adds	r3, #167	; 0xa7
 80004f4:	781c      	ldrb	r4, [r3, #0]
	uint8_t HallState_Home = HALL_M1.HallStateHomePosition;
	uint8_t HallStateCounter_Home = HALL_M1.HallCounterHomePosition;
 80004f6:	003b      	movs	r3, r7
 80004f8:	33a8      	adds	r3, #168	; 0xa8
 80004fa:	781b      	ldrb	r3, [r3, #0]
	uint8_t HallStateCounter_Internal = (HALL_M1.HallStateCounter + (Null_Offset%72));
 80004fc:	190c      	adds	r4, r1, r4
 80004fe:	b2e4      	uxtb	r4, r4
	uint8_t HallStateCounter_Home = HALL_M1.HallCounterHomePosition;
 8000500:	9301      	str	r3, [sp, #4]

//	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t Input:  %u\r\n", HallState_Internal), 100);
	while (HallStateCounter_Internal != HallStateCounter_Home){ //&&(HallState_Home != HallState_Home)
 8000502:	9b01      	ldr	r3, [sp, #4]
 8000504:	429c      	cmp	r4, r3
 8000506:	d113      	bne.n	8000530 <Mode_Home+0x54>
		{
			HallState_Internal =1;
		}

	}
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8000508:	4b5b      	ldr	r3, [pc, #364]	; (8000678 <Mode_Home+0x19c>)
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
	  //NOte this two lines
//	  HALL_M1.HallStateCounter = 0;
	  HALL_M1.HallStateCounter = HALL_M1.HallCounterHomePosition;
 800050a:	0039      	movs	r1, r7
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 800050c:	681a      	ldr	r2, [r3, #0]
 800050e:	2300      	movs	r3, #0
 8000510:	6353      	str	r3, [r2, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8000512:	6393      	str	r3, [r2, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 8000514:	63d3      	str	r3, [r2, #60]	; 0x3c
	  HALL_M1.HallStateCounter = HALL_M1.HallCounterHomePosition;
 8000516:	003a      	movs	r2, r7
 8000518:	31a8      	adds	r1, #168	; 0xa8
 800051a:	7809      	ldrb	r1, [r1, #0]
 800051c:	32a7      	adds	r2, #167	; 0xa7
 800051e:	7011      	strb	r1, [r2, #0]
	  HALL_M1.HallStateHomePosition = HALL_M1.HallState;
 8000520:	003a      	movs	r2, r7
 8000522:	32a6      	adds	r2, #166	; 0xa6
 8000524:	7812      	ldrb	r2, [r2, #0]
 8000526:	37a9      	adds	r7, #169	; 0xa9
 8000528:	703a      	strb	r2, [r7, #0]
	  Null_Offset = 0;
 800052a:	4a52      	ldr	r2, [pc, #328]	; (8000674 <Mode_Home+0x198>)
 800052c:	8013      	strh	r3, [r2, #0]
}
 800052e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		switch(HallState_Internal){
 8000530:	1e70      	subs	r0, r6, #1
 8000532:	4d52      	ldr	r5, [pc, #328]	; (800067c <Mode_Home+0x1a0>)
 8000534:	2805      	cmp	r0, #5
 8000536:	d900      	bls.n	800053a <Mode_Home+0x5e>
 8000538:	e08e      	b.n	8000658 <Mode_Home+0x17c>
 800053a:	4b4f      	ldr	r3, [pc, #316]	; (8000678 <Mode_Home+0x19c>)
 800053c:	2200      	movs	r2, #0
 800053e:	4950      	ldr	r1, [pc, #320]	; (8000680 <Mode_Home+0x1a4>)
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 8000540:	681b      	ldr	r3, [r3, #0]
		switch(HallState_Internal){
 8000542:	f7ff fdeb 	bl	800011c <__gnu_thumb1_case_uqi>
 8000546:	3520      	.short	0x3520
 8000548:	03745f4a 	.word	0x03745f4a
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 800054c:	2200      	movs	r2, #0
 800054e:	5e8a      	ldrsh	r2, [r1, r2]
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 6, HallState:  %u\r\n", HallState_Internal), 100);
 8000550:	0028      	movs	r0, r5
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 8000552:	635a      	str	r2, [r3, #52]	; 0x34
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8000554:	2200      	movs	r2, #0
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 6, HallState:  %u\r\n", HallState_Internal), 100);
 8000556:	494b      	ldr	r1, [pc, #300]	; (8000684 <Mode_Home+0x1a8>)
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8000558:	639a      	str	r2, [r3, #56]	; 0x38
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 800055a:	63da      	str	r2, [r3, #60]	; 0x3c
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 6, HallState:  %u\r\n", HallState_Internal), 100);
 800055c:	3207      	adds	r2, #7
 800055e:	f005 fca5 	bl	8005eac <siprintf>
 8000562:	2364      	movs	r3, #100	; 0x64
 8000564:	b282      	uxth	r2, r0
 8000566:	0029      	movs	r1, r5
 8000568:	4847      	ldr	r0, [pc, #284]	; (8000688 <Mode_Home+0x1ac>)
 800056a:	f003 fe99 	bl	80042a0 <HAL_UART_Transmit>
					  HallState_Internal++;
 800056e:	2607      	movs	r6, #7
					  HallStateCounter_Internal++;
 8000570:	3401      	adds	r4, #1
 8000572:	b2e4      	uxtb	r4, r4
		HallStateCounter_Internal = HallStateCounter_Internal%72;
 8000574:	0020      	movs	r0, r4
 8000576:	2148      	movs	r1, #72	; 0x48
 8000578:	f7ff fe74 	bl	8000264 <__aeabi_uidivmod>
 800057c:	b2cc      	uxtb	r4, r1
		if(HallState_Internal ==7)
 800057e:	2e07      	cmp	r6, #7
 8000580:	d1bf      	bne.n	8000502 <Mode_Home+0x26>
			HallState_Internal =1;
 8000582:	3e06      	subs	r6, #6
 8000584:	e7bd      	b.n	8000502 <Mode_Home+0x26>
				  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 8000586:	2200      	movs	r2, #0
 8000588:	5e8a      	ldrsh	r2, [r1, r2]
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 1, HallState:  %u\r\n", HallState_Internal), 100);
 800058a:	0028      	movs	r0, r5
				  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 800058c:	635a      	str	r2, [r3, #52]	; 0x34
				  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 800058e:	639a      	str	r2, [r3, #56]	; 0x38
				  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 8000590:	2200      	movs	r2, #0
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 1, HallState:  %u\r\n", HallState_Internal), 100);
 8000592:	493e      	ldr	r1, [pc, #248]	; (800068c <Mode_Home+0x1b0>)
				  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 8000594:	63da      	str	r2, [r3, #60]	; 0x3c
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 1, HallState:  %u\r\n", HallState_Internal), 100);
 8000596:	3202      	adds	r2, #2
 8000598:	f005 fc88 	bl	8005eac <siprintf>
					  HallStateCounter_Internal++;
 800059c:	3401      	adds	r4, #1
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 1, HallState:  %u\r\n", HallState_Internal), 100);
 800059e:	b282      	uxth	r2, r0
 80005a0:	2364      	movs	r3, #100	; 0x64
 80005a2:	0029      	movs	r1, r5
 80005a4:	4838      	ldr	r0, [pc, #224]	; (8000688 <Mode_Home+0x1ac>)
 80005a6:	f003 fe7b 	bl	80042a0 <HAL_UART_Transmit>
					  HallState_Internal++;
 80005aa:	2602      	movs	r6, #2
					  HallStateCounter_Internal++;
 80005ac:	b2e4      	uxtb	r4, r4
					break;
 80005ae:	e7e1      	b.n	8000574 <Mode_Home+0x98>
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 80005b0:	4933      	ldr	r1, [pc, #204]	; (8000680 <Mode_Home+0x1a4>)
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 80005b2:	635a      	str	r2, [r3, #52]	; 0x34
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 80005b4:	2000      	movs	r0, #0
 80005b6:	5e09      	ldrsh	r1, [r1, r0]
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 2, HallState:  %u\r\n", HallState_Internal), 100);
 80005b8:	0028      	movs	r0, r5
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 80005ba:	6399      	str	r1, [r3, #56]	; 0x38
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 80005bc:	63da      	str	r2, [r3, #60]	; 0x3c
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 2, HallState:  %u\r\n", HallState_Internal), 100);
 80005be:	4934      	ldr	r1, [pc, #208]	; (8000690 <Mode_Home+0x1b4>)
 80005c0:	2203      	movs	r2, #3
 80005c2:	f005 fc73 	bl	8005eac <siprintf>
					  HallStateCounter_Internal++;
 80005c6:	3401      	adds	r4, #1
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 2, HallState:  %u\r\n", HallState_Internal), 100);
 80005c8:	b282      	uxth	r2, r0
 80005ca:	2364      	movs	r3, #100	; 0x64
 80005cc:	0029      	movs	r1, r5
 80005ce:	482e      	ldr	r0, [pc, #184]	; (8000688 <Mode_Home+0x1ac>)
 80005d0:	f003 fe66 	bl	80042a0 <HAL_UART_Transmit>
					  HallState_Internal++;
 80005d4:	2603      	movs	r6, #3
					  HallStateCounter_Internal++;
 80005d6:	b2e4      	uxtb	r4, r4
					break;
 80005d8:	e7cc      	b.n	8000574 <Mode_Home+0x98>
				  	    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 80005da:	635a      	str	r2, [r3, #52]	; 0x34
				  	    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 80005dc:	4a28      	ldr	r2, [pc, #160]	; (8000680 <Mode_Home+0x1a4>)
						  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 3, HallState:  %u\r\n", HallState_Internal), 100);
 80005de:	0028      	movs	r0, r5
				  	    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 80005e0:	2100      	movs	r1, #0
 80005e2:	5e52      	ldrsh	r2, [r2, r1]
						  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 3, HallState:  %u\r\n", HallState_Internal), 100);
 80005e4:	492b      	ldr	r1, [pc, #172]	; (8000694 <Mode_Home+0x1b8>)
				  	    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 80005e6:	639a      	str	r2, [r3, #56]	; 0x38
				  	    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,pulse);
 80005e8:	63da      	str	r2, [r3, #60]	; 0x3c
						  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 3, HallState:  %u\r\n", HallState_Internal), 100);
 80005ea:	2204      	movs	r2, #4
 80005ec:	f005 fc5e 	bl	8005eac <siprintf>
						  HallStateCounter_Internal++;
 80005f0:	3401      	adds	r4, #1
						  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 3, HallState:  %u\r\n", HallState_Internal), 100);
 80005f2:	b282      	uxth	r2, r0
 80005f4:	2364      	movs	r3, #100	; 0x64
 80005f6:	0029      	movs	r1, r5
 80005f8:	4823      	ldr	r0, [pc, #140]	; (8000688 <Mode_Home+0x1ac>)
 80005fa:	f003 fe51 	bl	80042a0 <HAL_UART_Transmit>
						  HallState_Internal++;
 80005fe:	2604      	movs	r6, #4
						  HallStateCounter_Internal++;
 8000600:	b2e4      	uxtb	r4, r4
					break;
 8000602:	e7b7      	b.n	8000574 <Mode_Home+0x98>
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8000604:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8000606:	639a      	str	r2, [r3, #56]	; 0x38
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,pulse);
 8000608:	4a1d      	ldr	r2, [pc, #116]	; (8000680 <Mode_Home+0x1a4>)
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 4, HallState:  %u\r\n", HallState_Internal), 100);
 800060a:	0028      	movs	r0, r5
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,pulse);
 800060c:	2100      	movs	r1, #0
 800060e:	5e52      	ldrsh	r2, [r2, r1]
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 4, HallState:  %u\r\n", HallState_Internal), 100);
 8000610:	4921      	ldr	r1, [pc, #132]	; (8000698 <Mode_Home+0x1bc>)
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,pulse);
 8000612:	63da      	str	r2, [r3, #60]	; 0x3c
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 4, HallState:  %u\r\n", HallState_Internal), 100);
 8000614:	2205      	movs	r2, #5
 8000616:	f005 fc49 	bl	8005eac <siprintf>
					  HallStateCounter_Internal++;
 800061a:	3401      	adds	r4, #1
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 4, HallState:  %u\r\n", HallState_Internal), 100);
 800061c:	b282      	uxth	r2, r0
 800061e:	2364      	movs	r3, #100	; 0x64
 8000620:	0029      	movs	r1, r5
 8000622:	4819      	ldr	r0, [pc, #100]	; (8000688 <Mode_Home+0x1ac>)
 8000624:	f003 fe3c 	bl	80042a0 <HAL_UART_Transmit>
					  HallState_Internal++;
 8000628:	2605      	movs	r6, #5
					  HallStateCounter_Internal++;
 800062a:	b2e4      	uxtb	r4, r4
					break;
 800062c:	e7a2      	b.n	8000574 <Mode_Home+0x98>
					 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 800062e:	2200      	movs	r2, #0
 8000630:	5e8a      	ldrsh	r2, [r1, r2]
					 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8000632:	2100      	movs	r1, #0
					 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 8000634:	635a      	str	r2, [r3, #52]	; 0x34
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 5, HallState:  %u\r\n", HallState_Internal), 100);
 8000636:	0028      	movs	r0, r5
					 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8000638:	6399      	str	r1, [r3, #56]	; 0x38
					 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,pulse);
 800063a:	63da      	str	r2, [r3, #60]	; 0x3c
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 5, HallState:  %u\r\n", HallState_Internal), 100);
 800063c:	4917      	ldr	r1, [pc, #92]	; (800069c <Mode_Home+0x1c0>)
 800063e:	2206      	movs	r2, #6
 8000640:	f005 fc34 	bl	8005eac <siprintf>
					  HallStateCounter_Internal++;
 8000644:	3401      	adds	r4, #1
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 5, HallState:  %u\r\n", HallState_Internal), 100);
 8000646:	b282      	uxth	r2, r0
 8000648:	2364      	movs	r3, #100	; 0x64
 800064a:	0029      	movs	r1, r5
 800064c:	480e      	ldr	r0, [pc, #56]	; (8000688 <Mode_Home+0x1ac>)
 800064e:	f003 fe27 	bl	80042a0 <HAL_UART_Transmit>
					  HallState_Internal++;
 8000652:	2606      	movs	r6, #6
					  HallStateCounter_Internal++;
 8000654:	b2e4      	uxtb	r4, r4
					break;
 8000656:	e78d      	b.n	8000574 <Mode_Home+0x98>
					HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t Error, HallState:  %u\r\n", HallState_Internal), 100);
 8000658:	0032      	movs	r2, r6
 800065a:	0028      	movs	r0, r5
 800065c:	4910      	ldr	r1, [pc, #64]	; (80006a0 <Mode_Home+0x1c4>)
 800065e:	f005 fc25 	bl	8005eac <siprintf>
 8000662:	2364      	movs	r3, #100	; 0x64
 8000664:	b282      	uxth	r2, r0
 8000666:	0029      	movs	r1, r5
 8000668:	4807      	ldr	r0, [pc, #28]	; (8000688 <Mode_Home+0x1ac>)
 800066a:	f003 fe19 	bl	80042a0 <HAL_UART_Transmit>
					break;
 800066e:	e781      	b.n	8000574 <Mode_Home+0x98>
 8000670:	200000f4 	.word	0x200000f4
 8000674:	200006ac 	.word	0x200006ac
 8000678:	20000748 	.word	0x20000748
 800067c:	200006ae 	.word	0x200006ae
 8000680:	20000000 	.word	0x20000000
 8000684:	08006784 	.word	0x08006784
 8000688:	20000820 	.word	0x20000820
 800068c:	0800679f 	.word	0x0800679f
 8000690:	080067ba 	.word	0x080067ba
 8000694:	080067d5 	.word	0x080067d5
 8000698:	080067f0 	.word	0x080067f0
 800069c:	0800680b 	.word	0x0800680b
 80006a0:	08006826 	.word	0x08006826

080006a4 <Mode_Home3>:
//	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t Final HAll Home COunter: %u\r\n", HALL_M1.HallCounterHomePosition), 100);
//	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t Final Hall state home POSITION: %u\r\n", HALL_M1.HallStateHomePosition), 100);
//	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t Final hall COunter: %u\r\n", HALL_M1.HallStateCounter), 100);
//	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t Final Hall POSITION: %u\r\n", HALL_M1.HallState), 100);
}
void Mode_Home3(){
 80006a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	uint8_t HallState_Internal = HALL_M1.HallState;
 80006a6:	4f3a      	ldr	r7, [pc, #232]	; (8000790 <Mode_Home3+0xec>)
	uint8_t HallStateCounter_Internal = HALL_M1.HallStateCounter;
	uint8_t HallState_Home = HALL_M1.HallStateHomePosition;
	uint8_t HallStateCounter_Home = HALL_M1.HallCounterHomePosition;

	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t Input:  %u\r\n", HallState_Internal), 100);
 80006a8:	4c3a      	ldr	r4, [pc, #232]	; (8000794 <Mode_Home3+0xf0>)
	uint8_t HallState_Internal = HALL_M1.HallState;
 80006aa:	003b      	movs	r3, r7
 80006ac:	33a6      	adds	r3, #166	; 0xa6
 80006ae:	781b      	ldrb	r3, [r3, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t Input:  %u\r\n", HallState_Internal), 100);
 80006b0:	4939      	ldr	r1, [pc, #228]	; (8000798 <Mode_Home3+0xf4>)
 80006b2:	001a      	movs	r2, r3
 80006b4:	0020      	movs	r0, r4
	uint8_t HallState_Internal = HALL_M1.HallState;
 80006b6:	9301      	str	r3, [sp, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t Input:  %u\r\n", HallState_Internal), 100);
 80006b8:	f005 fbf8 	bl	8005eac <siprintf>
 80006bc:	4d37      	ldr	r5, [pc, #220]	; (800079c <Mode_Home3+0xf8>)
 80006be:	2364      	movs	r3, #100	; 0x64
 80006c0:	b282      	uxth	r2, r0
 80006c2:	0021      	movs	r1, r4
 80006c4:	0028      	movs	r0, r5
 80006c6:	f003 fdeb 	bl	80042a0 <HAL_UART_Transmit>
//	while (HallStateCounter_Internal != HallStateCounter_Home){ //&&(HallState_Home != HallState_Home)
		switch(HallState_Internal){
 80006ca:	9b01      	ldr	r3, [sp, #4]
 80006cc:	4e34      	ldr	r6, [pc, #208]	; (80007a0 <Mode_Home3+0xfc>)
 80006ce:	1e58      	subs	r0, r3, #1
 80006d0:	2805      	cmp	r0, #5
 80006d2:	d859      	bhi.n	8000788 <Mode_Home3+0xe4>
 80006d4:	2200      	movs	r2, #0
 80006d6:	4b33      	ldr	r3, [pc, #204]	; (80007a4 <Mode_Home3+0x100>)
 80006d8:	f7ff fd20 	bl	800011c <__gnu_thumb1_case_uqi>
 80006dc:	43392f26 	.word	0x43392f26
 80006e0:	034d      	.short	0x034d
		//step 1
				case STATE_6:
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 80006e2:	6831      	ldr	r1, [r6, #0]
 80006e4:	634a      	str	r2, [r1, #52]	; 0x34
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 80006e6:	2200      	movs	r2, #0
 80006e8:	5e9b      	ldrsh	r3, [r3, r2]
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,pulse);
					  HallState_Internal++;
					  HallStateCounter_Internal++;
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 6, HallState:  %u\r\n", HallState_Internal), 100);
 80006ea:	2207      	movs	r2, #7
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 80006ec:	638b      	str	r3, [r1, #56]	; 0x38
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,pulse);
 80006ee:	63cb      	str	r3, [r1, #60]	; 0x3c
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 6, HallState:  %u\r\n", HallState_Internal), 100);
 80006f0:	492d      	ldr	r1, [pc, #180]	; (80007a8 <Mode_Home3+0x104>)
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 5, HallState:  %u\r\n", HallState_Internal), 100);
//					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 2, HallCounter:  %u\r\n", HallStateCounter_Internal), 100);
//					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 5, HallStateCounter_Home:  %u\r\n", HallStateCounter_Home), 100);
					break;
				default:
					HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t Error, HallState:  %u\r\n", HallState_Internal), 100);
 80006f2:	0020      	movs	r0, r4
 80006f4:	f005 fbda 	bl	8005eac <siprintf>
 80006f8:	2364      	movs	r3, #100	; 0x64
 80006fa:	b282      	uxth	r2, r0
 80006fc:	0021      	movs	r1, r4
 80006fe:	0028      	movs	r0, r5
 8000700:	f003 fdce 	bl	80042a0 <HAL_UART_Transmit>
		{
			HallState_Internal =1;
		}

//	}
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8000704:	2200      	movs	r2, #0
 8000706:	6833      	ldr	r3, [r6, #0]
 8000708:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 800070a:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 800070c:	63da      	str	r2, [r3, #60]	; 0x3c
	  //NOte this two lines
//	  HALL_M1.HallStateCounter = 0;
	  HALL_M1.HallStateCounter = HALL_M1.HallCounterHomePosition;
 800070e:	003a      	movs	r2, r7
 8000710:	003b      	movs	r3, r7
 8000712:	32a8      	adds	r2, #168	; 0xa8
 8000714:	7812      	ldrb	r2, [r2, #0]
 8000716:	33a7      	adds	r3, #167	; 0xa7
 8000718:	701a      	strb	r2, [r3, #0]
	  HALL_M1.HallStateHomePosition = HALL_M1.HallState;
 800071a:	003a      	movs	r2, r7
 800071c:	003b      	movs	r3, r7
 800071e:	32a6      	adds	r2, #166	; 0xa6
 8000720:	7812      	ldrb	r2, [r2, #0]
 8000722:	33a9      	adds	r3, #169	; 0xa9
 8000724:	701a      	strb	r2, [r3, #0]
}
 8000726:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
				  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8000728:	6831      	ldr	r1, [r6, #0]
 800072a:	634a      	str	r2, [r1, #52]	; 0x34
				  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 800072c:	638a      	str	r2, [r1, #56]	; 0x38
				  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,pulse);
 800072e:	2200      	movs	r2, #0
 8000730:	5e9b      	ldrsh	r3, [r3, r2]
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 1, HallState:  %u\r\n", HallState_Internal), 100);
 8000732:	2202      	movs	r2, #2
				  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,pulse);
 8000734:	63cb      	str	r3, [r1, #60]	; 0x3c
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 1, HallState:  %u\r\n", HallState_Internal), 100);
 8000736:	491d      	ldr	r1, [pc, #116]	; (80007ac <Mode_Home3+0x108>)
 8000738:	e7db      	b.n	80006f2 <Mode_Home3+0x4e>
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 800073a:	2100      	movs	r1, #0
 800073c:	5e5b      	ldrsh	r3, [r3, r1]
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 800073e:	2100      	movs	r1, #0
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 8000740:	6832      	ldr	r2, [r6, #0]
 8000742:	6353      	str	r3, [r2, #52]	; 0x34
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8000744:	6391      	str	r1, [r2, #56]	; 0x38
					  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,pulse);
 8000746:	63d3      	str	r3, [r2, #60]	; 0x3c
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 2, HallState:  %u\r\n", HallState_Internal), 100);
 8000748:	4919      	ldr	r1, [pc, #100]	; (80007b0 <Mode_Home3+0x10c>)
 800074a:	2203      	movs	r2, #3
 800074c:	e7d1      	b.n	80006f2 <Mode_Home3+0x4e>
				  	    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 800074e:	6832      	ldr	r2, [r6, #0]
 8000750:	2100      	movs	r1, #0
 8000752:	5e5b      	ldrsh	r3, [r3, r1]
						  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 3, HallState:  %u\r\n", HallState_Internal), 100);
 8000754:	4917      	ldr	r1, [pc, #92]	; (80007b4 <Mode_Home3+0x110>)
				  	    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 8000756:	6353      	str	r3, [r2, #52]	; 0x34
				  	    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8000758:	2300      	movs	r3, #0
 800075a:	6393      	str	r3, [r2, #56]	; 0x38
				  	    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 800075c:	63d3      	str	r3, [r2, #60]	; 0x3c
						  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 3, HallState:  %u\r\n", HallState_Internal), 100);
 800075e:	2204      	movs	r2, #4
 8000760:	e7c7      	b.n	80006f2 <Mode_Home3+0x4e>
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 8000762:	6832      	ldr	r2, [r6, #0]
 8000764:	2100      	movs	r1, #0
 8000766:	5e5b      	ldrsh	r3, [r3, r1]
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 4, HallState:  %u\r\n", HallState_Internal), 100);
 8000768:	4913      	ldr	r1, [pc, #76]	; (80007b8 <Mode_Home3+0x114>)
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,pulse);
 800076a:	6353      	str	r3, [r2, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 800076c:	6393      	str	r3, [r2, #56]	; 0x38
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 800076e:	2300      	movs	r3, #0
 8000770:	63d3      	str	r3, [r2, #60]	; 0x3c
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 4, HallState:  %u\r\n", HallState_Internal), 100);
 8000772:	2205      	movs	r2, #5
 8000774:	e7bd      	b.n	80006f2 <Mode_Home3+0x4e>
					 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8000776:	6831      	ldr	r1, [r6, #0]
					 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 8000778:	2000      	movs	r0, #0
 800077a:	5e1b      	ldrsh	r3, [r3, r0]
					 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 800077c:	634a      	str	r2, [r1, #52]	; 0x34
					 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,pulse);
 800077e:	638b      	str	r3, [r1, #56]	; 0x38
					 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 8000780:	63ca      	str	r2, [r1, #60]	; 0x3c
					  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 5, HallState:  %u\r\n", HallState_Internal), 100);
 8000782:	2206      	movs	r2, #6
 8000784:	490d      	ldr	r1, [pc, #52]	; (80007bc <Mode_Home3+0x118>)
 8000786:	e7b4      	b.n	80006f2 <Mode_Home3+0x4e>
					HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t Error, HallState:  %u\r\n", HallState_Internal), 100);
 8000788:	9a01      	ldr	r2, [sp, #4]
 800078a:	490d      	ldr	r1, [pc, #52]	; (80007c0 <Mode_Home3+0x11c>)
 800078c:	e7b1      	b.n	80006f2 <Mode_Home3+0x4e>
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	200000f4 	.word	0x200000f4
 8000794:	200006ae 	.word	0x200006ae
 8000798:	08006840 	.word	0x08006840
 800079c:	20000820 	.word	0x20000820
 80007a0:	20000748 	.word	0x20000748
 80007a4:	20000000 	.word	0x20000000
 80007a8:	08006784 	.word	0x08006784
 80007ac:	0800679f 	.word	0x0800679f
 80007b0:	080067ba 	.word	0x080067ba
 80007b4:	080067d5 	.word	0x080067d5
 80007b8:	080067f0 	.word	0x080067f0
 80007bc:	0800680b 	.word	0x0800680b
 80007c0:	08006826 	.word	0x08006826

080007c4 <Home_Offset>:
void Home_Offset(){
 80007c4:	b510      	push	{r4, lr}
	HALL_M1.HallCounterHomePosition = HALL_M1.HallCounterHomePosition +1;
 80007c6:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <Home_Offset+0x14>)
 80007c8:	33a8      	adds	r3, #168	; 0xa8
 80007ca:	781a      	ldrb	r2, [r3, #0]
 80007cc:	3201      	adds	r2, #1
 80007ce:	701a      	strb	r2, [r3, #0]
	Mode_Home3();
 80007d0:	f7ff ff68 	bl	80006a4 <Mode_Home3>
}
 80007d4:	bd10      	pop	{r4, pc}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	200000f4 	.word	0x200000f4

080007dc <Home_Null_Offset>:
	  HALL_M1.HallStateHomePosition = HALL_M1.HallState;
}

void Home_Null_Offset(){
//	Null_Offset = 0;
	Null_Offset = Null_Offset + HALL_M1.HallStateCounter;
 80007dc:	4b03      	ldr	r3, [pc, #12]	; (80007ec <Home_Null_Offset+0x10>)
 80007de:	4a04      	ldr	r2, [pc, #16]	; (80007f0 <Home_Null_Offset+0x14>)
 80007e0:	33a7      	adds	r3, #167	; 0xa7
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	8811      	ldrh	r1, [r2, #0]
 80007e6:	185b      	adds	r3, r3, r1
 80007e8:	8013      	strh	r3, [r2, #0]
}
 80007ea:	4770      	bx	lr
 80007ec:	200000f4 	.word	0x200000f4
 80007f0:	200006ac 	.word	0x200006ac

080007f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f4:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f6:	2510      	movs	r5, #16
{
 80007f8:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007fa:	222c      	movs	r2, #44	; 0x2c
 80007fc:	2100      	movs	r1, #0
 80007fe:	a809      	add	r0, sp, #36	; 0x24
 8000800:	f005 fb4b 	bl	8005e9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000804:	002a      	movs	r2, r5
 8000806:	2100      	movs	r1, #0
 8000808:	4668      	mov	r0, sp
 800080a:	f005 fb46 	bl	8005e9a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800080e:	002a      	movs	r2, r5
 8000810:	2100      	movs	r1, #0
 8000812:	a804      	add	r0, sp, #16
 8000814:	f005 fb41 	bl	8005e9a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000818:	2312      	movs	r3, #18
 800081a:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800081c:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800081e:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000820:	950c      	str	r5, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000822:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000824:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000826:	3d0e      	subs	r5, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000828:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800082a:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800082c:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800082e:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000830:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000832:	f002 fc97 	bl	8003164 <HAL_RCC_OscConfig>
 8000836:	2800      	cmp	r0, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800083a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800083c:	e7fe      	b.n	800083c <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083e:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000840:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000842:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000844:	0021      	movs	r1, r4
 8000846:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000848:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084a:	9501      	str	r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800084c:	f002 fec6 	bl	80035dc <HAL_RCC_ClockConfig>
 8000850:	2800      	cmp	r0, #0
 8000852:	d001      	beq.n	8000858 <SystemClock_Config+0x64>
 8000854:	b672      	cpsid	i
  while (1)
 8000856:	e7fe      	b.n	8000856 <SystemClock_Config+0x62>
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000858:	9006      	str	r0, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800085a:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800085c:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800085e:	f002 ff57 	bl	8003710 <HAL_RCCEx_PeriphCLKConfig>
 8000862:	2800      	cmp	r0, #0
 8000864:	d001      	beq.n	800086a <SystemClock_Config+0x76>
 8000866:	b672      	cpsid	i
  while (1)
 8000868:	e7fe      	b.n	8000868 <SystemClock_Config+0x74>
  HAL_RCC_EnableCSS();
 800086a:	f002 fe7b 	bl	8003564 <HAL_RCC_EnableCSS>
}
 800086e:	b015      	add	sp, #84	; 0x54
 8000870:	bd30      	pop	{r4, r5, pc}
	...

08000874 <main>:
{
 8000874:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000876:	b097      	sub	sp, #92	; 0x5c
  HAL_Init();
 8000878:	f002 f9d4 	bl	8002c24 <HAL_Init>
  SystemClock_Config();
 800087c:	f7ff ffba 	bl	80007f4 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000880:	2214      	movs	r2, #20
 8000882:	2100      	movs	r1, #0
 8000884:	a80e      	add	r0, sp, #56	; 0x38
 8000886:	f005 fb08 	bl	8005e9a <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800088a:	2180      	movs	r1, #128	; 0x80
 800088c:	4cd0      	ldr	r4, [pc, #832]	; (8000bd0 <main+0x35c>)
 800088e:	03c9      	lsls	r1, r1, #15
 8000890:	6962      	ldr	r2, [r4, #20]
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 8000892:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000894:	430a      	orrs	r2, r1
 8000896:	6162      	str	r2, [r4, #20]
 8000898:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 800089a:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800089c:	400b      	ands	r3, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089e:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008a0:	9302      	str	r3, [sp, #8]
 80008a2:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a4:	6962      	ldr	r2, [r4, #20]
 80008a6:	0289      	lsls	r1, r1, #10
 80008a8:	430a      	orrs	r2, r1
 80008aa:	6162      	str	r2, [r4, #20]
 80008ac:	6963      	ldr	r3, [r4, #20]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80008ae:	2501      	movs	r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b0:	400b      	ands	r3, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b2:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b4:	9303      	str	r3, [sp, #12]
 80008b6:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b8:	6962      	ldr	r2, [r4, #20]
 80008ba:	02c9      	lsls	r1, r1, #11
 80008bc:	430a      	orrs	r2, r1
 80008be:	6162      	str	r2, [r4, #20]
 80008c0:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 80008c2:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c4:	400b      	ands	r3, r1
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 80008c6:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c8:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 80008ca:	0109      	lsls	r1, r1, #4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008cc:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(OC_SEL_GPIO_Port, OC_SEL_Pin, GPIO_PIN_SET);
 80008ce:	f002 fc43 	bl	8003158 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_3FG_HIZ_GPIO_Port, _3FG_HIZ_Pin, GPIO_PIN_RESET);
 80008d2:	2180      	movs	r1, #128	; 0x80
 80008d4:	2090      	movs	r0, #144	; 0x90
 80008d6:	2200      	movs	r2, #0
 80008d8:	0149      	lsls	r1, r1, #5
 80008da:	05c0      	lsls	r0, r0, #23
 80008dc:	f002 fc3c 	bl	8003158 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OCTH_STBY2_GPIO_Port, OCTH_STBY2_Pin, GPIO_PIN_RESET);
 80008e0:	2200      	movs	r2, #0
 80008e2:	2140      	movs	r1, #64	; 0x40
 80008e4:	48bb      	ldr	r0, [pc, #748]	; (8000bd4 <main+0x360>)
 80008e6:	f002 fc37 	bl	8003158 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OCTH_STBY1_GPIO_Port, OCTH_STBY1_Pin, GPIO_PIN_SET);
 80008ea:	2201      	movs	r2, #1
 80008ec:	2180      	movs	r1, #128	; 0x80
 80008ee:	48b9      	ldr	r0, [pc, #740]	; (8000bd4 <main+0x360>)
 80008f0:	f002 fc32 	bl	8003158 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008f4:	2384      	movs	r3, #132	; 0x84
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80008f6:	48b7      	ldr	r0, [pc, #732]	; (8000bd4 <main+0x360>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008f8:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80008fa:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008fc:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80008fe:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000900:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000902:	f002 fb79 	bl	8002ff8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OC_SEL_Pin|_3FG_HIZ_Pin;
 8000906:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000908:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090a:	2600      	movs	r6, #0
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800090c:	2702      	movs	r7, #2
  GPIO_InitStruct.Pin = OC_SEL_Pin|_3FG_HIZ_Pin;
 800090e:	015b      	lsls	r3, r3, #5
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000910:	a90e      	add	r1, sp, #56	; 0x38
 8000912:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = OC_SEL_Pin|_3FG_HIZ_Pin;
 8000914:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000916:	9710      	str	r7, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000918:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091a:	9611      	str	r6, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800091c:	f002 fb6c 	bl	8002ff8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OCTH_STBY2_Pin|OCTH_STBY1_Pin;
 8000920:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000922:	48ac      	ldr	r0, [pc, #688]	; (8000bd4 <main+0x360>)
 8000924:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Pin = OCTH_STBY2_Pin|OCTH_STBY1_Pin;
 8000926:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000928:	9710      	str	r7, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092a:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	9611      	str	r6, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800092e:	f002 fb63 	bl	8002ff8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000932:	6963      	ldr	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000934:	220c      	movs	r2, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000936:	432b      	orrs	r3, r5
 8000938:	6163      	str	r3, [r4, #20]
 800093a:	6963      	ldr	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 800093c:	0031      	movs	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 800093e:	402b      	ands	r3, r5
 8000940:	9301      	str	r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000942:	a80e      	add	r0, sp, #56	; 0x38
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000944:	9b01      	ldr	r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000946:	f005 faa8 	bl	8005e9a <memset>
  hadc.Instance = ADC1;
 800094a:	4ca3      	ldr	r4, [pc, #652]	; (8000bd8 <main+0x364>)
 800094c:	4ba3      	ldr	r3, [pc, #652]	; (8000bdc <main+0x368>)
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800094e:	19ff      	adds	r7, r7, r7
  hadc.Instance = ADC1;
 8000950:	6023      	str	r3, [r4, #0]
  hadc.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000952:	2320      	movs	r3, #32
 8000954:	60e3      	str	r3, [r4, #12]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000956:	2380      	movs	r3, #128	; 0x80
 8000958:	00db      	lsls	r3, r3, #3
 800095a:	6223      	str	r3, [r4, #32]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800095c:	0020      	movs	r0, r4
  hadc.Init.DMAContinuousRequests = ENABLE;
 800095e:	1d63      	adds	r3, r4, #5
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000960:	61a6      	str	r6, [r4, #24]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000962:	6066      	str	r6, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000964:	60a6      	str	r6, [r4, #8]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000966:	6125      	str	r5, [r4, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000968:	6167      	str	r7, [r4, #20]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 800096a:	61e6      	str	r6, [r4, #28]
  hadc.Init.DMAContinuousRequests = ENABLE;
 800096c:	77dd      	strb	r5, [r3, #31]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800096e:	62a5      	str	r5, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000970:	f002 f98c 	bl	8002c8c <HAL_ADC_Init>
 8000974:	42b0      	cmp	r0, r6
 8000976:	d001      	beq.n	800097c <main+0x108>
 8000978:	b672      	cpsid	i
  while (1)
 800097a:	e7fe      	b.n	800097a <main+0x106>
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800097c:	2380      	movs	r3, #128	; 0x80
  sConfig.Channel = ADC_CHANNEL_3;
 800097e:	2603      	movs	r6, #3
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000980:	015b      	lsls	r3, r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000982:	0020      	movs	r0, r4
 8000984:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_3;
 8000986:	960e      	str	r6, [sp, #56]	; 0x38
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000988:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 800098a:	9510      	str	r5, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800098c:	f002 fa26 	bl	8002ddc <HAL_ADC_ConfigChannel>
 8000990:	2800      	cmp	r0, #0
 8000992:	d001      	beq.n	8000998 <main+0x124>
 8000994:	b672      	cpsid	i
  while (1)
 8000996:	e7fe      	b.n	8000996 <main+0x122>
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000998:	0020      	movs	r0, r4
 800099a:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_4;
 800099c:	970e      	str	r7, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800099e:	f002 fa1d 	bl	8002ddc <HAL_ADC_ConfigChannel>
 80009a2:	2800      	cmp	r0, #0
 80009a4:	d001      	beq.n	80009aa <main+0x136>
 80009a6:	b672      	cpsid	i
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <main+0x134>
  sConfig.Channel = ADC_CHANNEL_5;
 80009aa:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009ac:	0020      	movs	r0, r4
 80009ae:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_5;
 80009b0:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009b2:	f002 fa13 	bl	8002ddc <HAL_ADC_ConfigChannel>
 80009b6:	2800      	cmp	r0, #0
 80009b8:	d001      	beq.n	80009be <main+0x14a>
 80009ba:	b672      	cpsid	i
  while (1)
 80009bc:	e7fe      	b.n	80009bc <main+0x148>
  sConfig.Channel = ADC_CHANNEL_9;
 80009be:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009c0:	0020      	movs	r0, r4
 80009c2:	a90e      	add	r1, sp, #56	; 0x38
  sConfig.Channel = ADC_CHANNEL_9;
 80009c4:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009c6:	f002 fa09 	bl	8002ddc <HAL_ADC_ConfigChannel>
 80009ca:	1e05      	subs	r5, r0, #0
 80009cc:	d001      	beq.n	80009d2 <main+0x15e>
 80009ce:	b672      	cpsid	i
  while (1)
 80009d0:	e7fe      	b.n	80009d0 <main+0x15c>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d2:	0001      	movs	r1, r0
 80009d4:	2208      	movs	r2, #8
 80009d6:	a805      	add	r0, sp, #20
 80009d8:	f005 fa5f 	bl	8005e9a <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009dc:	221c      	movs	r2, #28
 80009de:	0029      	movs	r1, r5
 80009e0:	a807      	add	r0, sp, #28
 80009e2:	f005 fa5a 	bl	8005e9a <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009e6:	2220      	movs	r2, #32
 80009e8:	0029      	movs	r1, r5
 80009ea:	a80e      	add	r0, sp, #56	; 0x38
 80009ec:	f005 fa55 	bl	8005e9a <memset>
  htim1.Instance = TIM1;
 80009f0:	4c7b      	ldr	r4, [pc, #492]	; (8000be0 <main+0x36c>)
 80009f2:	4b7c      	ldr	r3, [pc, #496]	; (8000be4 <main+0x370>)
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80009f4:	0020      	movs	r0, r4
  htim1.Instance = TIM1;
 80009f6:	6023      	str	r3, [r4, #0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80009f8:	2320      	movs	r3, #32
 80009fa:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 80009fc:	4b7a      	ldr	r3, [pc, #488]	; (8000be8 <main+0x374>)
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 80009fe:	6065      	str	r5, [r4, #4]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8000a00:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000a02:	2380      	movs	r3, #128	; 0x80
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8000a08:	6166      	str	r6, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a0a:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a0c:	f003 f826 	bl	8003a5c <HAL_TIM_PWM_Init>
 8000a10:	2800      	cmp	r0, #0
 8000a12:	d001      	beq.n	8000a18 <main+0x1a4>
 8000a14:	b672      	cpsid	i
  while (1)
 8000a16:	e7fe      	b.n	8000a16 <main+0x1a2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000a18:	2370      	movs	r3, #112	; 0x70
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a1a:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a1c:	a905      	add	r1, sp, #20
 8000a1e:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000a20:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a22:	f003 fa89 	bl	8003f38 <HAL_TIMEx_MasterConfigSynchronization>
 8000a26:	1e02      	subs	r2, r0, #0
 8000a28:	d001      	beq.n	8000a2e <main+0x1ba>
 8000a2a:	b672      	cpsid	i
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <main+0x1b8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a2e:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 8000a30:	9008      	str	r0, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a32:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a34:	900a      	str	r0, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a36:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a38:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a3a:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a3c:	a907      	add	r1, sp, #28
 8000a3e:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a40:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a42:	f003 f86f 	bl	8003b24 <HAL_TIM_PWM_ConfigChannel>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	d001      	beq.n	8000a4e <main+0x1da>
 8000a4a:	b672      	cpsid	i
  while (1)
 8000a4c:	e7fe      	b.n	8000a4c <main+0x1d8>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a4e:	003a      	movs	r2, r7
 8000a50:	0020      	movs	r0, r4
 8000a52:	a907      	add	r1, sp, #28
 8000a54:	f003 f866 	bl	8003b24 <HAL_TIM_PWM_ConfigChannel>
 8000a58:	2800      	cmp	r0, #0
 8000a5a:	d001      	beq.n	8000a60 <main+0x1ec>
 8000a5c:	b672      	cpsid	i
  while (1)
 8000a5e:	e7fe      	b.n	8000a5e <main+0x1ea>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a60:	2208      	movs	r2, #8
 8000a62:	0020      	movs	r0, r4
 8000a64:	a907      	add	r1, sp, #28
 8000a66:	f003 f85d 	bl	8003b24 <HAL_TIM_PWM_ConfigChannel>
 8000a6a:	2800      	cmp	r0, #0
 8000a6c:	d001      	beq.n	8000a72 <main+0x1fe>
 8000a6e:	b672      	cpsid	i
  while (1)
 8000a70:	e7fe      	b.n	8000a70 <main+0x1fc>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000a72:	2370      	movs	r3, #112	; 0x70
 8000a74:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8000a76:	23e2      	movs	r3, #226	; 0xe2
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a78:	220c      	movs	r2, #12
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8000a7a:	009b      	lsls	r3, r3, #2
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a7c:	0020      	movs	r0, r4
 8000a7e:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8000a80:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a82:	f003 f84f 	bl	8003b24 <HAL_TIM_PWM_ConfigChannel>
 8000a86:	2800      	cmp	r0, #0
 8000a88:	d001      	beq.n	8000a8e <main+0x21a>
 8000a8a:	b672      	cpsid	i
  while (1)
 8000a8c:	e7fe      	b.n	8000a8c <main+0x218>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000a8e:	2380      	movs	r3, #128	; 0x80
 8000a90:	00db      	lsls	r3, r3, #3
 8000a92:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_1;
 8000a94:	2380      	movs	r3, #128	; 0x80
 8000a96:	005b      	lsls	r3, r3, #1
 8000a98:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8000a9a:	3bed      	subs	r3, #237	; 0xed
 8000a9c:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000a9e:	2680      	movs	r6, #128	; 0x80
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000aa0:	2780      	movs	r7, #128	; 0x80
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000aa2:	2380      	movs	r3, #128	; 0x80
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000aa4:	9015      	str	r0, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000aa6:	019b      	lsls	r3, r3, #6
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000aa8:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000aaa:	0136      	lsls	r6, r6, #4
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000aac:	017f      	lsls	r7, r7, #5
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000aae:	a90e      	add	r1, sp, #56	; 0x38
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000ab0:	960e      	str	r6, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000ab2:	9712      	str	r7, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ab4:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ab6:	f003 fa6b 	bl	8003f90 <HAL_TIMEx_ConfigBreakDeadTime>
 8000aba:	1e05      	subs	r5, r0, #0
 8000abc:	d001      	beq.n	8000ac2 <main+0x24e>
 8000abe:	b672      	cpsid	i
  while (1)
 8000ac0:	e7fe      	b.n	8000ac0 <main+0x24c>
  HAL_TIM_MspPostInit(&htim1);
 8000ac2:	0020      	movs	r0, r4
 8000ac4:	f001 fb16 	bl	80020f4 <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ac8:	2210      	movs	r2, #16
 8000aca:	0029      	movs	r1, r5
 8000acc:	a807      	add	r0, sp, #28
 8000ace:	f005 f9e4 	bl	8005e9a <memset>
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8000ad2:	2210      	movs	r2, #16
 8000ad4:	0029      	movs	r1, r5
 8000ad6:	a80e      	add	r0, sp, #56	; 0x38
 8000ad8:	f005 f9df 	bl	8005e9a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000adc:	2208      	movs	r2, #8
 8000ade:	0029      	movs	r1, r5
 8000ae0:	a805      	add	r0, sp, #20
 8000ae2:	f005 f9da 	bl	8005e9a <memset>
  htim2.Instance = TIM2;
 8000ae6:	2380      	movs	r3, #128	; 0x80
 8000ae8:	4c40      	ldr	r4, [pc, #256]	; (8000bec <main+0x378>)
 8000aea:	05db      	lsls	r3, r3, #23
 8000aec:	6023      	str	r3, [r4, #0]
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 8000aee:	4b40      	ldr	r3, [pc, #256]	; (8000bf0 <main+0x37c>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000af0:	0020      	movs	r0, r4
  htim2.Init.Prescaler = 0;
 8000af2:	6065      	str	r5, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000af4:	60a5      	str	r5, [r4, #8]
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 8000af6:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af8:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000afa:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000afc:	f002 ff86 	bl	8003a0c <HAL_TIM_Base_Init>
 8000b00:	2800      	cmp	r0, #0
 8000b02:	d001      	beq.n	8000b08 <main+0x294>
 8000b04:	b672      	cpsid	i
  while (1)
 8000b06:	e7fe      	b.n	8000b06 <main+0x292>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b08:	0020      	movs	r0, r4
 8000b0a:	a907      	add	r1, sp, #28
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b0c:	9707      	str	r7, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b0e:	f003 f89b 	bl	8003c48 <HAL_TIM_ConfigClockSource>
 8000b12:	2800      	cmp	r0, #0
 8000b14:	d001      	beq.n	8000b1a <main+0x2a6>
 8000b16:	b672      	cpsid	i
  while (1)
 8000b18:	e7fe      	b.n	8000b18 <main+0x2a4>
  sConfig.IC1Filter = M1_HALL_IC_FILTER;
 8000b1a:	2309      	movs	r3, #9
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000b1c:	900e      	str	r0, [sp, #56]	; 0x38
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000b1e:	900f      	str	r0, [sp, #60]	; 0x3c
  sConfig.Commutation_Delay = 0;
 8000b20:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8000b22:	a90e      	add	r1, sp, #56	; 0x38
 8000b24:	0020      	movs	r0, r4
  sConfig.IC1Filter = M1_HALL_IC_FILTER;
 8000b26:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8000b28:	f003 f9a3 	bl	8003e72 <HAL_TIMEx_HallSensor_Init>
 8000b2c:	2800      	cmp	r0, #0
 8000b2e:	d001      	beq.n	8000b34 <main+0x2c0>
 8000b30:	b672      	cpsid	i
  while (1)
 8000b32:	e7fe      	b.n	8000b32 <main+0x2be>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8000b34:	2350      	movs	r3, #80	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b36:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b38:	a905      	add	r1, sp, #20
 8000b3a:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8000b3c:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b3e:	f003 f9fb 	bl	8003f38 <HAL_TIMEx_MasterConfigSynchronization>
 8000b42:	1e05      	subs	r5, r0, #0
 8000b44:	d001      	beq.n	8000b4a <main+0x2d6>
 8000b46:	b672      	cpsid	i
  while (1)
 8000b48:	e7fe      	b.n	8000b48 <main+0x2d4>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b4a:	0001      	movs	r1, r0
 8000b4c:	221c      	movs	r2, #28
 8000b4e:	a80e      	add	r0, sp, #56	; 0x38
 8000b50:	f005 f9a3 	bl	8005e9a <memset>
  htim14.Instance = TIM14;
 8000b54:	4c27      	ldr	r4, [pc, #156]	; (8000bf4 <main+0x380>)
 8000b56:	4b28      	ldr	r3, [pc, #160]	; (8000bf8 <main+0x384>)
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000b58:	0020      	movs	r0, r4
  htim14.Instance = TIM14;
 8000b5a:	6023      	str	r3, [r4, #0]
  htim14.Init.Prescaler = 0;
 8000b5c:	6065      	str	r5, [r4, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b5e:	60a5      	str	r5, [r4, #8]
  htim14.Init.Period = 0x800;
 8000b60:	60e6      	str	r6, [r4, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b62:	6125      	str	r5, [r4, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b64:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000b66:	f002 ff51 	bl	8003a0c <HAL_TIM_Base_Init>
 8000b6a:	2800      	cmp	r0, #0
 8000b6c:	d001      	beq.n	8000b72 <main+0x2fe>
 8000b6e:	b672      	cpsid	i
  while (1)
 8000b70:	e7fe      	b.n	8000b70 <main+0x2fc>
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000b72:	0020      	movs	r0, r4
 8000b74:	f002 ff72 	bl	8003a5c <HAL_TIM_PWM_Init>
 8000b78:	1e02      	subs	r2, r0, #0
 8000b7a:	d001      	beq.n	8000b80 <main+0x30c>
 8000b7c:	b672      	cpsid	i
  while (1)
 8000b7e:	e7fe      	b.n	8000b7e <main+0x30a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b80:	2360      	movs	r3, #96	; 0x60
 8000b82:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 0x400;
 8000b84:	2380      	movs	r3, #128	; 0x80
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b86:	9010      	str	r0, [sp, #64]	; 0x40
  sConfigOC.Pulse = 0x400;
 8000b88:	00db      	lsls	r3, r3, #3
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b8a:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b8c:	a90e      	add	r1, sp, #56	; 0x38
 8000b8e:	0020      	movs	r0, r4
  sConfigOC.Pulse = 0x400;
 8000b90:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b92:	f002 ffc7 	bl	8003b24 <HAL_TIM_PWM_ConfigChannel>
 8000b96:	1e05      	subs	r5, r0, #0
 8000b98:	d001      	beq.n	8000b9e <main+0x32a>
 8000b9a:	b672      	cpsid	i
  while (1)
 8000b9c:	e7fe      	b.n	8000b9c <main+0x328>
  HAL_TIM_MspPostInit(&htim14);
 8000b9e:	0020      	movs	r0, r4
 8000ba0:	f001 faa8 	bl	80020f4 <HAL_TIM_MspPostInit>
  huart1.Instance = USART1;
 8000ba4:	4c15      	ldr	r4, [pc, #84]	; (8000bfc <main+0x388>)
 8000ba6:	4b16      	ldr	r3, [pc, #88]	; (8000c00 <main+0x38c>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ba8:	0020      	movs	r0, r4
  huart1.Instance = USART1;
 8000baa:	6023      	str	r3, [r4, #0]
  huart1.Init.BaudRate = 9600;
 8000bac:	2396      	movs	r3, #150	; 0x96
 8000bae:	019b      	lsls	r3, r3, #6
 8000bb0:	6063      	str	r3, [r4, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bb2:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bb4:	60a5      	str	r5, [r4, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bb6:	60e5      	str	r5, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bb8:	6125      	str	r5, [r4, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bba:	6163      	str	r3, [r4, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bbc:	61a5      	str	r5, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bbe:	61e5      	str	r5, [r4, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bc0:	6225      	str	r5, [r4, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bc2:	6265      	str	r5, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bc4:	f003 fc10 	bl	80043e8 <HAL_UART_Init>
 8000bc8:	2800      	cmp	r0, #0
 8000bca:	d01b      	beq.n	8000c04 <main+0x390>
 8000bcc:	b672      	cpsid	i
  while (1)
 8000bce:	e7fe      	b.n	8000bce <main+0x35a>
 8000bd0:	40021000 	.word	0x40021000
 8000bd4:	48001400 	.word	0x48001400
 8000bd8:	200006c4 	.word	0x200006c4
 8000bdc:	40012400 	.word	0x40012400
 8000be0:	20000748 	.word	0x20000748
 8000be4:	40012c00 	.word	0x40012c00
 8000be8:	00000389 	.word	0x00000389
 8000bec:	200007d8 	.word	0x200007d8
 8000bf0:	0000ffff 	.word	0x0000ffff
 8000bf4:	20000790 	.word	0x20000790
 8000bf8:	40002000 	.word	0x40002000
 8000bfc:	20000820 	.word	0x20000820
 8000c00:	40013800 	.word	0x40013800
  MX_MotorControl_Init();
 8000c04:	f001 f802 	bl	8001c0c <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	200d      	movs	r0, #13
 8000c0c:	0011      	movs	r1, r2
 8000c0e:	f002 f96b 	bl	8002ee8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000c12:	200d      	movs	r0, #13
 8000c14:	f002 f992 	bl	8002f3c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2101      	movs	r1, #1
 8000c1c:	2009      	movs	r0, #9
 8000c1e:	f002 f963 	bl	8002ee8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c22:	2009      	movs	r0, #9
 8000c24:	f002 f98a 	bl	8002f3c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2103      	movs	r1, #3
 8000c2c:	200f      	movs	r0, #15
 8000c2e:	f002 f95b 	bl	8002ee8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c32:	200f      	movs	r0, #15
 8000c34:	f002 f982 	bl	8002f3c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2103      	movs	r1, #3
 8000c3c:	201b      	movs	r0, #27
 8000c3e:	f002 f953 	bl	8002ee8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c42:	201b      	movs	r0, #27
 8000c44:	f002 f97a 	bl	8002f3c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 3, 0);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2103      	movs	r1, #3
 8000c4c:	2005      	movs	r0, #5
 8000c4e:	f002 f94b 	bl	8002ee8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000c52:	2005      	movs	r0, #5
 8000c54:	f002 f972 	bl	8002f3c <HAL_NVIC_EnableIRQ>
    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8000c58:	2100      	movs	r1, #0
 8000c5a:	4d11      	ldr	r5, [pc, #68]	; (8000ca0 <main+0x42c>)
    	HAL_Delay(1000);
 8000c5c:	26fa      	movs	r6, #250	; 0xfa
    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8000c5e:	682b      	ldr	r3, [r5, #0]
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000c60:	0028      	movs	r0, r5
    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8000c62:	6359      	str	r1, [r3, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8000c64:	6399      	str	r1, [r3, #56]	; 0x38
    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 8000c66:	63d9      	str	r1, [r3, #60]	; 0x3c
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000c68:	f003 f8fe 	bl	8003e68 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8000c6c:	2104      	movs	r1, #4
 8000c6e:	0028      	movs	r0, r5
 8000c70:	f003 f8fa 	bl	8003e68 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 8000c74:	2108      	movs	r1, #8
 8000c76:	0028      	movs	r0, r5
 8000c78:	f003 f8f6 	bl	8003e68 <HAL_TIM_PWM_Start>
    	HAL_Delay(1000);
 8000c7c:	00b6      	lsls	r6, r6, #2
    	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "\t CASE 6, HallCounterHomePosition:  %u\r\n", Null_Offset), 100);
 8000c7e:	4d09      	ldr	r5, [pc, #36]	; (8000ca4 <main+0x430>)
 8000c80:	4b09      	ldr	r3, [pc, #36]	; (8000ca8 <main+0x434>)
 8000c82:	0028      	movs	r0, r5
 8000c84:	881a      	ldrh	r2, [r3, #0]
 8000c86:	4909      	ldr	r1, [pc, #36]	; (8000cac <main+0x438>)
 8000c88:	f005 f910 	bl	8005eac <siprintf>
 8000c8c:	2364      	movs	r3, #100	; 0x64
 8000c8e:	b282      	uxth	r2, r0
 8000c90:	0029      	movs	r1, r5
 8000c92:	0020      	movs	r0, r4
 8000c94:	f003 fb04 	bl	80042a0 <HAL_UART_Transmit>
    	HAL_Delay(1000);
 8000c98:	0030      	movs	r0, r6
 8000c9a:	f001 ffe5 	bl	8002c68 <HAL_Delay>
    while (1)
 8000c9e:	e7ee      	b.n	8000c7e <main+0x40a>
 8000ca0:	20000748 	.word	0x20000748
 8000ca4:	200006ae 	.word	0x200006ae
 8000ca8:	200006ac 	.word	0x200006ac
 8000cac:	0800684f 	.word	0x0800684f

08000cb0 <Error_Handler>:
 8000cb0:	b672      	cpsid	i
  while (1)
 8000cb2:	e7fe      	b.n	8000cb2 <Error_Handler+0x2>

08000cb4 <MC_StartMotor1>:
  * check if it has reached the #RUN state. See MC_GetSTMStateMotor1() for more details.
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
 8000cb4:	b510      	push	{r4, lr}
	return MCI_StartMotor( pMCI[M1] );
 8000cb6:	4b02      	ldr	r3, [pc, #8]	; (8000cc0 <MC_StartMotor1+0xc>)
 8000cb8:	6818      	ldr	r0, [r3, #0]
 8000cba:	f000 f836 	bl	8000d2a <MCI_StartMotor>
}
 8000cbe:	bd10      	pop	{r4, pc}
 8000cc0:	20000994 	.word	0x20000994

08000cc4 <MC_StopMotor1>:
  * #IDLE state has been reached back.
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
 8000cc4:	b510      	push	{r4, lr}
	return MCI_StopMotor( pMCI[M1] );
 8000cc6:	4b02      	ldr	r3, [pc, #8]	; (8000cd0 <MC_StopMotor1+0xc>)
 8000cc8:	6818      	ldr	r0, [r3, #0]
 8000cca:	f000 f839 	bl	8000d40 <MCI_StopMotor>
}
 8000cce:	bd10      	pop	{r4, pc}
 8000cd0:	20000994 	.word	0x20000994

08000cd4 <MC_GetSTMStateMotor1>:

/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak State_t  MC_GetSTMStateMotor1(void)
{
 8000cd4:	b510      	push	{r4, lr}
	return MCI_GetSTMState( pMCI[M1] );
 8000cd6:	4b02      	ldr	r3, [pc, #8]	; (8000ce0 <MC_GetSTMStateMotor1+0xc>)
 8000cd8:	6818      	ldr	r0, [r3, #0]
 8000cda:	f000 f878 	bl	8000dce <MCI_GetSTMState>
}
 8000cde:	bd10      	pop	{r4, pc}
 8000ce0:	20000994 	.word	0x20000994

08000ce4 <MCI_Init>:
  */
__weak void MCI_Init( MCI_Handle_t * pHandle, STM_Handle_t * pSTM, SpeednTorqCtrl_Handle_t * pSTC, pFOCVars_t pFOCVars )
{
  pHandle->pSTM = pSTM;
  pHandle->pSTC = pSTC;
  pHandle->pFOCVars = pFOCVars;
 8000ce4:	6083      	str	r3, [r0, #8]

  /* Buffer related initialization */
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8000ce6:	2300      	movs	r3, #0
  pHandle->pSTM = pSTM;
 8000ce8:	6001      	str	r1, [r0, #0]
  pHandle->pSTC = pSTC;
 8000cea:	6042      	str	r2, [r0, #4]
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8000cec:	7303      	strb	r3, [r0, #12]
  pHandle->hFinalSpeed = 0;
 8000cee:	81c3      	strh	r3, [r0, #14]
  pHandle->hFinalTorque = 0;
 8000cf0:	8203      	strh	r3, [r0, #16]
  pHandle->hDurationms = 0;
 8000cf2:	82c3      	strh	r3, [r0, #22]
  pHandle->CommandState = MCI_BUFFER_EMPTY;
 8000cf4:	7603      	strb	r3, [r0, #24]
}
 8000cf6:	4770      	bx	lr

08000cf8 <MCI_ExecSpeedRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecSpeedRamp( MCI_Handle_t * pHandle,  int16_t hFinalSpeed, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	7303      	strb	r3, [r0, #12]
  pHandle->hFinalSpeed = hFinalSpeed;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	33ff      	adds	r3, #255	; 0xff
  pHandle->hFinalSpeed = hFinalSpeed;
 8000d00:	81c1      	strh	r1, [r0, #14]
  pHandle->hDurationms = hDurationms;
 8000d02:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d04:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_SPEED_MODE;
}
 8000d06:	4770      	bx	lr

08000d08 <MCI_ExecTorqueRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecTorqueRamp( MCI_Handle_t * pHandle,  int16_t hFinalTorque, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	7303      	strb	r3, [r0, #12]
  pHandle->hFinalTorque = hFinalTorque;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d0c:	3b01      	subs	r3, #1
  pHandle->hFinalTorque = hFinalTorque;
 8000d0e:	8201      	strh	r1, [r0, #16]
  pHandle->hDurationms = hDurationms;
 8000d10:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d12:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8000d14:	4770      	bx	lr

08000d16 <MCI_SetCurrentReferences>:
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences( MCI_Handle_t * pHandle, qd_t Iqdref )
{
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8000d16:	2203      	movs	r2, #3
  pHandle->Iqdref.q = Iqdref.q;
  pHandle->Iqdref.d = Iqdref.d;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d18:	2301      	movs	r3, #1
{
 8000d1a:	b082      	sub	sp, #8
  pHandle->Iqdref.q = Iqdref.q;
 8000d1c:	8241      	strh	r1, [r0, #18]
  pHandle->Iqdref.d = Iqdref.d;
 8000d1e:	0c09      	lsrs	r1, r1, #16
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8000d20:	7302      	strb	r2, [r0, #12]
  pHandle->Iqdref.d = Iqdref.d;
 8000d22:	8281      	strh	r1, [r0, #20]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d24:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8000d26:	b002      	add	sp, #8
 8000d28:	4770      	bx	lr

08000d2a <MCI_StartMotor>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StartMotor( MCI_Handle_t * pHandle )
{
 8000d2a:	b510      	push	{r4, lr}
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8000d2c:	2103      	movs	r1, #3
{
 8000d2e:	0004      	movs	r4, r0
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8000d30:	6800      	ldr	r0, [r0, #0]
 8000d32:	f004 fec9 	bl	8005ac8 <STM_NextState>

  if ( RetVal == true )
 8000d36:	2800      	cmp	r0, #0
 8000d38:	d001      	beq.n	8000d3e <MCI_StartMotor+0x14>
  {
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	7623      	strb	r3, [r4, #24]
  }

  return RetVal;
}
 8000d3e:	bd10      	pop	{r4, pc}

08000d40 <MCI_StopMotor>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StopMotor( MCI_Handle_t * pHandle )
{
 8000d40:	b510      	push	{r4, lr}
  return STM_NextState( pHandle->pSTM, ANY_STOP );
 8000d42:	2107      	movs	r1, #7
 8000d44:	6800      	ldr	r0, [r0, #0]
 8000d46:	f004 febf 	bl	8005ac8 <STM_NextState>
}
 8000d4a:	bd10      	pop	{r4, pc}

08000d4c <MCI_FaultAcknowledged>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_FaultAcknowledged( MCI_Handle_t * pHandle )
{
 8000d4c:	b510      	push	{r4, lr}
  return STM_FaultAcknowledged( pHandle->pSTM );
 8000d4e:	6800      	ldr	r0, [r0, #0]
 8000d50:	f004 ff34 	bl	8005bbc <STM_FaultAcknowledged>
}
 8000d54:	bd10      	pop	{r4, pc}

08000d56 <MCI_EncoderAlign>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_EncoderAlign( MCI_Handle_t * pHandle )
{
 8000d56:	b510      	push	{r4, lr}
  return STM_NextState( pHandle->pSTM, IDLE_ALIGNMENT );
 8000d58:	2101      	movs	r1, #1
 8000d5a:	6800      	ldr	r0, [r0, #0]
 8000d5c:	f004 feb4 	bl	8005ac8 <STM_NextState>
}
 8000d60:	bd10      	pop	{r4, pc}

08000d62 <MCI_ExecBufferedCommands>:
  *         occurs.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none.
  */
__weak void MCI_ExecBufferedCommands( MCI_Handle_t * pHandle )
{
 8000d62:	b510      	push	{r4, lr}
 8000d64:	1e04      	subs	r4, r0, #0
  if ( pHandle != MC_NULL )
 8000d66:	d01a      	beq.n	8000d9e <MCI_ExecBufferedCommands+0x3c>
  {
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8000d68:	7e03      	ldrb	r3, [r0, #24]
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d117      	bne.n	8000d9e <MCI_ExecBufferedCommands+0x3c>
    {
      bool commandHasBeenExecuted = false;
      switch ( pHandle->lastCommand )
 8000d6e:	7b01      	ldrb	r1, [r0, #12]
 8000d70:	2902      	cmp	r1, #2
 8000d72:	d015      	beq.n	8000da0 <MCI_ExecBufferedCommands+0x3e>
 8000d74:	2903      	cmp	r1, #3
 8000d76:	d01e      	beq.n	8000db6 <MCI_ExecBufferedCommands+0x54>
 8000d78:	2901      	cmp	r1, #1
 8000d7a:	d126      	bne.n	8000dca <MCI_ExecBufferedCommands+0x68>
      {
        case MCI_EXECSPEEDRAMP:
        {
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	6883      	ldr	r3, [r0, #8]
 8000d80:	3305      	adds	r3, #5
 8000d82:	77da      	strb	r2, [r3, #31]
          STC_SetControlMode( pHandle->pSTC, STC_SPEED_MODE );
 8000d84:	6840      	ldr	r0, [r0, #4]
 8000d86:	f004 fdf6 	bl	8005976 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms );
 8000d8a:	8ae2      	ldrh	r2, [r4, #22]
 8000d8c:	230e      	movs	r3, #14
 8000d8e:	5ee1      	ldrsh	r1, [r4, r3]
        break;
        case MCI_EXECTORQUERAMP:
        {
          pHandle->pFOCVars->bDriveInput = INTERNAL;
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 8000d90:	6860      	ldr	r0, [r4, #4]
 8000d92:	f004 fdf4 	bl	800597e <STC_ExecRamp>
        break;
        default:
          break;
      }

      if ( commandHasBeenExecuted )
 8000d96:	2800      	cmp	r0, #0
 8000d98:	d017      	beq.n	8000dca <MCI_ExecBufferedCommands+0x68>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8000d9a:	2302      	movs	r3, #2
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 8000d9c:	7623      	strb	r3, [r4, #24]
      }
    }
  }
}
 8000d9e:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000da0:	2100      	movs	r1, #0
 8000da2:	6883      	ldr	r3, [r0, #8]
 8000da4:	3305      	adds	r3, #5
 8000da6:	77d9      	strb	r1, [r3, #31]
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 8000da8:	6840      	ldr	r0, [r0, #4]
 8000daa:	f004 fde4 	bl	8005976 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 8000dae:	8ae2      	ldrh	r2, [r4, #22]
 8000db0:	2310      	movs	r3, #16
 8000db2:	5ee1      	ldrsh	r1, [r4, r3]
 8000db4:	e7ec      	b.n	8000d90 <MCI_ExecBufferedCommands+0x2e>
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8000db6:	0021      	movs	r1, r4
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8000db8:	6880      	ldr	r0, [r0, #8]
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8000dba:	3112      	adds	r1, #18
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8000dbc:	1d42      	adds	r2, r0, #5
 8000dbe:	77d3      	strb	r3, [r2, #31]
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8000dc0:	3010      	adds	r0, #16
 8000dc2:	2204      	movs	r2, #4
 8000dc4:	f005 f860 	bl	8005e88 <memcpy>
      if ( commandHasBeenExecuted )
 8000dc8:	e7e7      	b.n	8000d9a <MCI_ExecBufferedCommands+0x38>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	e7e6      	b.n	8000d9c <MCI_ExecBufferedCommands+0x3a>

08000dce <MCI_GetSTMState>:
  * @brief  It returns information about the state of the related pSTM object.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak State_t  MCI_GetSTMState( MCI_Handle_t * pHandle )
{
 8000dce:	b510      	push	{r4, lr}
  return STM_GetState( pHandle->pSTM );
 8000dd0:	6800      	ldr	r0, [r0, #0]
 8000dd2:	f004 fef1 	bl	8005bb8 <STM_GetState>
}
 8000dd6:	bd10      	pop	{r4, pc}

08000dd8 <MCI_GetControlMode>:
  * @retval STC_Modality_t It returns the modality of STC. It can be one of
  *         these two values: STC_TORQUE_MODE or STC_SPEED_MODE.
  */
__weak STC_Modality_t MCI_GetControlMode( MCI_Handle_t * pHandle )
{
  return pHandle->LastModalitySetByUser;
 8000dd8:	7e40      	ldrb	r0, [r0, #25]
}
 8000dda:	4770      	bx	lr

08000ddc <MCI_GetLastRampFinalSpeed>:
__weak int16_t MCI_GetLastRampFinalSpeed( MCI_Handle_t * pHandle )
{
  int16_t hRetVal = 0;

  /* Examine the last buffered commands */
  if ( pHandle->lastCommand == MCI_EXECSPEEDRAMP )
 8000ddc:	7b02      	ldrb	r2, [r0, #12]
{
 8000dde:	0003      	movs	r3, r0
  int16_t hRetVal = 0;
 8000de0:	2000      	movs	r0, #0
  if ( pHandle->lastCommand == MCI_EXECSPEEDRAMP )
 8000de2:	2a01      	cmp	r2, #1
 8000de4:	d101      	bne.n	8000dea <MCI_GetLastRampFinalSpeed+0xe>
  {
    hRetVal = pHandle->hFinalSpeed;
 8000de6:	200e      	movs	r0, #14
 8000de8:	5e18      	ldrsh	r0, [r3, r0]
  }
  return hRetVal;
}
 8000dea:	4770      	bx	lr

08000dec <MCI_StopRamp>:
/**
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp( MCI_Handle_t * pHandle)
{
 8000dec:	b510      	push	{r4, lr}
   STC_StopRamp( pHandle->pSTC );
 8000dee:	6840      	ldr	r0, [r0, #4]
 8000df0:	f004 fe07 	bl	8005a02 <STC_StopRamp>
}
 8000df4:	bd10      	pop	{r4, pc}

08000df6 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit( MCI_Handle_t * pHandle )
{
 8000df6:	b510      	push	{r4, lr}
  SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor( pHandle->pSTC );
 8000df8:	6840      	ldr	r0, [r0, #4]
 8000dfa:	f004 fda5 	bl	8005948 <STC_GetSpeedSensor>

  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
 8000dfe:	f004 fd52 	bl	80058a6 <SPD_GetAvrgMecSpeedUnit>
}
 8000e02:	bd10      	pop	{r4, pc}

08000e04 <MCI_GetMecSpeedRefUnit>:
  *
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit( MCI_Handle_t * pHandle )
{
 8000e04:	b510      	push	{r4, lr}
  return ( STC_GetMecSpeedRefUnit( pHandle->pSTC ) );
 8000e06:	6840      	ldr	r0, [r0, #4]
 8000e08:	f004 fda9 	bl	800595e <STC_GetMecSpeedRefUnit>
}
 8000e0c:	bd10      	pop	{r4, pc}

08000e0e <MCI_GetIab>:
  * @brief  It returns stator current Iab in ab_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab( MCI_Handle_t * pHandle )
{
 8000e0e:	b507      	push	{r0, r1, r2, lr}
  return ( pHandle->pFOCVars->Iab );
 8000e10:	2204      	movs	r2, #4
 8000e12:	6881      	ldr	r1, [r0, #8]
 8000e14:	a801      	add	r0, sp, #4
 8000e16:	f005 f837 	bl	8005e88 <memcpy>
 8000e1a:	466b      	mov	r3, sp
 8000e1c:	466a      	mov	r2, sp
 8000e1e:	88db      	ldrh	r3, [r3, #6]
 8000e20:	8890      	ldrh	r0, [r2, #4]
 8000e22:	041b      	lsls	r3, r3, #16
 8000e24:	4318      	orrs	r0, r3
}
 8000e26:	bd0e      	pop	{r1, r2, r3, pc}

08000e28 <MCI_GetIalphabeta>:
  * @brief  It returns stator current Ialphabeta in alphabeta_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta( MCI_Handle_t * pHandle )
{
 8000e28:	b507      	push	{r0, r1, r2, lr}
  return ( pHandle->pFOCVars->Ialphabeta );
 8000e2a:	6881      	ldr	r1, [r0, #8]
 8000e2c:	2204      	movs	r2, #4
 8000e2e:	3104      	adds	r1, #4
 8000e30:	a801      	add	r0, sp, #4
 8000e32:	f005 f829 	bl	8005e88 <memcpy>
 8000e36:	466b      	mov	r3, sp
 8000e38:	466a      	mov	r2, sp
 8000e3a:	88db      	ldrh	r3, [r3, #6]
 8000e3c:	8890      	ldrh	r0, [r2, #4]
 8000e3e:	041b      	lsls	r3, r3, #16
 8000e40:	4318      	orrs	r0, r3
}
 8000e42:	bd0e      	pop	{r1, r2, r3, pc}

08000e44 <MCI_GetIqd>:
  * @brief  It returns stator current Iqd in qd_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd( MCI_Handle_t * pHandle )
{
 8000e44:	b507      	push	{r0, r1, r2, lr}
  return ( pHandle->pFOCVars->Iqd );
 8000e46:	6881      	ldr	r1, [r0, #8]
 8000e48:	2204      	movs	r2, #4
 8000e4a:	310c      	adds	r1, #12
 8000e4c:	a801      	add	r0, sp, #4
 8000e4e:	f005 f81b 	bl	8005e88 <memcpy>
 8000e52:	466b      	mov	r3, sp
 8000e54:	466a      	mov	r2, sp
 8000e56:	88db      	ldrh	r3, [r3, #6]
 8000e58:	8890      	ldrh	r0, [r2, #4]
 8000e5a:	041b      	lsls	r3, r3, #16
 8000e5c:	4318      	orrs	r0, r3
}
 8000e5e:	bd0e      	pop	{r1, r2, r3, pc}

08000e60 <MCI_GetIqdref>:
  * @brief  It returns stator current Iqdref in qd_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref( MCI_Handle_t * pHandle )
{
 8000e60:	b507      	push	{r0, r1, r2, lr}
  return ( pHandle->pFOCVars->Iqdref );
 8000e62:	6881      	ldr	r1, [r0, #8]
 8000e64:	2204      	movs	r2, #4
 8000e66:	3110      	adds	r1, #16
 8000e68:	a801      	add	r0, sp, #4
 8000e6a:	f005 f80d 	bl	8005e88 <memcpy>
 8000e6e:	466b      	mov	r3, sp
 8000e70:	466a      	mov	r2, sp
 8000e72:	88db      	ldrh	r3, [r3, #6]
 8000e74:	8890      	ldrh	r0, [r2, #4]
 8000e76:	041b      	lsls	r3, r3, #16
 8000e78:	4318      	orrs	r0, r3
}
 8000e7a:	bd0e      	pop	{r1, r2, r3, pc}

08000e7c <MCI_GetVqd>:
  * @brief  It returns stator current Vqd in qd_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd( MCI_Handle_t * pHandle )
{
 8000e7c:	b507      	push	{r0, r1, r2, lr}
  return ( pHandle->pFOCVars->Vqd );
 8000e7e:	6881      	ldr	r1, [r0, #8]
 8000e80:	2204      	movs	r2, #4
 8000e82:	3116      	adds	r1, #22
 8000e84:	a801      	add	r0, sp, #4
 8000e86:	f004 ffff 	bl	8005e88 <memcpy>
 8000e8a:	466b      	mov	r3, sp
 8000e8c:	466a      	mov	r2, sp
 8000e8e:	88db      	ldrh	r3, [r3, #6]
 8000e90:	8890      	ldrh	r0, [r2, #4]
 8000e92:	041b      	lsls	r3, r3, #16
 8000e94:	4318      	orrs	r0, r3
}
 8000e96:	bd0e      	pop	{r1, r2, r3, pc}

08000e98 <MCI_GetValphabeta>:
  * @brief  It returns stator current Valphabeta in alphabeta_t format
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta( MCI_Handle_t * pHandle )
{
 8000e98:	b507      	push	{r0, r1, r2, lr}
  return ( pHandle->pFOCVars->Valphabeta );
 8000e9a:	6881      	ldr	r1, [r0, #8]
 8000e9c:	2204      	movs	r2, #4
 8000e9e:	311a      	adds	r1, #26
 8000ea0:	a801      	add	r0, sp, #4
 8000ea2:	f004 fff1 	bl	8005e88 <memcpy>
 8000ea6:	466b      	mov	r3, sp
 8000ea8:	466a      	mov	r2, sp
 8000eaa:	88db      	ldrh	r3, [r3, #6]
 8000eac:	8890      	ldrh	r0, [r2, #4]
 8000eae:	041b      	lsls	r3, r3, #16
 8000eb0:	4318      	orrs	r0, r3
}
 8000eb2:	bd0e      	pop	{r1, r2, r3, pc}

08000eb4 <MCI_GetTeref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval int16_t Teref
  */
__weak int16_t MCI_GetTeref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->hTeref );
 8000eb4:	6883      	ldr	r3, [r0, #8]
 8000eb6:	201e      	movs	r0, #30
 8000eb8:	5e18      	ldrsh	r0, [r3, r0]
}
 8000eba:	4770      	bx	lr

08000ebc <MCI_SetIdref>:
  * @param  int16_t New target Id value
  * @retval none
  */
__weak void MCI_SetIdref( MCI_Handle_t * pHandle, int16_t hNewIdref )
{
  pHandle->pFOCVars->Iqdref.d = hNewIdref;
 8000ebc:	6883      	ldr	r3, [r0, #8]
 8000ebe:	8259      	strh	r1, [r3, #18]
  pHandle->pFOCVars->UserIdref = hNewIdref;
 8000ec0:	8299      	strh	r1, [r3, #20]
}
 8000ec2:	4770      	bx	lr

08000ec4 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref( MCI_Handle_t * pHandle )
{
 8000ec4:	b510      	push	{r4, lr}
  pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref( pHandle->pSTC );
 8000ec6:	6884      	ldr	r4, [r0, #8]
 8000ec8:	6840      	ldr	r0, [r0, #4]
 8000eca:	f004 fdd1 	bl	8005a70 <STC_GetDefaultIqdref>
 8000ece:	8220      	strh	r0, [r4, #16]
 8000ed0:	0c00      	lsrs	r0, r0, #16
 8000ed2:	8260      	strh	r0, [r4, #18]
}
 8000ed4:	bd10      	pop	{r4, pc}

08000ed6 <MCI_Home_Osc>:

/*-- My code --*/
void MCI_Home_Osc(MCI_Handle_t * pHandle)
{
 8000ed6:	b510      	push	{r4, lr}
	Enable_BacktoHome(M1);
 8000ed8:	2000      	movs	r0, #0
 8000eda:	f000 f8e9 	bl	80010b0 <Enable_BacktoHome>
	Mode_Home();
 8000ede:	f7ff fafd 	bl	80004dc <Mode_Home>
}
 8000ee2:	bd10      	pop	{r4, pc}

08000ee4 <MCI_Home_Offset>:
/*-- My code ends --*/

/*-- My code --*/
void MCI_Home_Offset(){
 8000ee4:	b510      	push	{r4, lr}
	Enable_BacktoHome(M1);
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f000 f8e2 	bl	80010b0 <Enable_BacktoHome>
	Home_Offset();
 8000eec:	f7ff fc6a 	bl	80007c4 <Home_Offset>
}
 8000ef0:	bd10      	pop	{r4, pc}

08000ef2 <MCI_Home_Null>:
/*-- My code ends --*/

void MCI_Home_Null(){
 8000ef2:	b510      	push	{r4, lr}
	Home_Null_Offset();
 8000ef4:	f7ff fc72 	bl	80007dc <Home_Null_Offset>
}
 8000ef8:	bd10      	pop	{r4, pc}
	...

08000efc <MCM_Clarke>:
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;

  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8000efc:	4a10      	ldr	r2, [pc, #64]	; (8000f40 <MCM_Clarke+0x44>)
 8000efe:	b201      	sxth	r1, r0
 8000f00:	1400      	asrs	r0, r0, #16
 8000f02:	4350      	muls	r0, r2
  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;
 8000f04:	434a      	muls	r2, r1
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */

  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8000f06:	4253      	negs	r3, r2
                 ( b_divSQRT3_tmp ) ) >> 15;
#endif

  /* Check saturation of Ibeta */
  if ( wbeta_tmp > INT16_MAX )
 8000f08:	2280      	movs	r2, #128	; 0x80
  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8000f0a:	1a1b      	subs	r3, r3, r0
 8000f0c:	1a1b      	subs	r3, r3, r0
{
 8000f0e:	b084      	sub	sp, #16
  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8000f10:	13db      	asrs	r3, r3, #15
  if ( wbeta_tmp > INT16_MAX )
 8000f12:	0212      	lsls	r2, r2, #8
 8000f14:	4293      	cmp	r3, r2
 8000f16:	da10      	bge.n	8000f3a <MCM_Clarke+0x3e>
  {
    hbeta_tmp = INT16_MAX;
  }
  else if ( wbeta_tmp < ( -32768 ) )
 8000f18:	480a      	ldr	r0, [pc, #40]	; (8000f44 <MCM_Clarke+0x48>)
  {
    hbeta_tmp = ( -32768 );
 8000f1a:	0002      	movs	r2, r0
  else if ( wbeta_tmp < ( -32768 ) )
 8000f1c:	4283      	cmp	r3, r0
 8000f1e:	db00      	blt.n	8000f22 <MCM_Clarke+0x26>
  }
  else
  {
    hbeta_tmp = ( int16_t )( wbeta_tmp );
 8000f20:	b21a      	sxth	r2, r3
  if ( Output.beta == ( int16_t )( -32768 ) )
  {
    Output.beta = -32767;
  }

  return ( Output );
 8000f22:	ab03      	add	r3, sp, #12
 8000f24:	8019      	strh	r1, [r3, #0]
 8000f26:	4908      	ldr	r1, [pc, #32]	; (8000f48 <MCM_Clarke+0x4c>)
 8000f28:	1c10      	adds	r0, r2, #0
 8000f2a:	428a      	cmp	r2, r1
 8000f2c:	da00      	bge.n	8000f30 <MCM_Clarke+0x34>
 8000f2e:	1c08      	adds	r0, r1, #0
 8000f30:	881b      	ldrh	r3, [r3, #0]
 8000f32:	0400      	lsls	r0, r0, #16
 8000f34:	4318      	orrs	r0, r3
}
 8000f36:	b004      	add	sp, #16
 8000f38:	4770      	bx	lr
    hbeta_tmp = INT16_MAX;
 8000f3a:	4a04      	ldr	r2, [pc, #16]	; (8000f4c <MCM_Clarke+0x50>)
 8000f3c:	e7f1      	b.n	8000f22 <MCM_Clarke+0x26>
 8000f3e:	46c0      	nop			; (mov r8, r8)
 8000f40:	000049e6 	.word	0x000049e6
 8000f44:	ffff8000 	.word	0xffff8000
 8000f48:	ffff8001 	.word	0xffff8001
 8000f4c:	00007fff 	.word	0x00007fff

08000f50 <MCM_Trig_Functions>:
  * @param  hAngle: angle in q1.15 format
  * @retval Sin(angle) and Cos(angle) in Trig_Components format
  */

__weak Trig_Components MCM_Trig_Functions( int16_t hAngle )
{
 8000f50:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint16_t uhindex;

  Trig_Components Local_Components;

  /* 10 bit index computation  */
  shindex = ( ( int32_t )32768 + ( int32_t )hAngle );
 8000f52:	2180      	movs	r1, #128	; 0x80
 8000f54:	0209      	lsls	r1, r1, #8
 8000f56:	1840      	adds	r0, r0, r1
  uhindex = ( uint16_t )shindex;
 8000f58:	b280      	uxth	r0, r0
  uhindex /= ( uint16_t )64;
 8000f5a:	24c0      	movs	r4, #192	; 0xc0
 8000f5c:	0980      	lsrs	r0, r0, #6
{
 8000f5e:	2200      	movs	r2, #0
 8000f60:	0001      	movs	r1, r0

  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8000f62:	2580      	movs	r5, #128	; 0x80
 8000f64:	00a4      	lsls	r4, r4, #2
{
 8000f66:	0013      	movs	r3, r2
 8000f68:	4021      	ands	r1, r4
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8000f6a:	00ad      	lsls	r5, r5, #2
 8000f6c:	42a9      	cmp	r1, r5
 8000f6e:	d017      	beq.n	8000fa0 <MCM_Trig_Functions+0x50>
 8000f70:	d809      	bhi.n	8000f86 <MCM_Trig_Functions+0x36>
 8000f72:	4291      	cmp	r1, r2
 8000f74:	d01d      	beq.n	8000fb2 <MCM_Trig_Functions+0x62>
 8000f76:	2480      	movs	r4, #128	; 0x80
 8000f78:	0064      	lsls	r4, r4, #1
 8000f7a:	42a1      	cmp	r1, r4
 8000f7c:	d022      	beq.n	8000fc4 <MCM_Trig_Functions+0x74>
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
      break;
    default:
      break;
  }
  return ( Local_Components );
 8000f7e:	041b      	lsls	r3, r3, #16
 8000f80:	b290      	uxth	r0, r2
 8000f82:	4318      	orrs	r0, r3
}
 8000f84:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8000f86:	42a1      	cmp	r1, r4
 8000f88:	d1f9      	bne.n	8000f7e <MCM_Trig_Functions+0x2e>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000f8a:	b2c0      	uxtb	r0, r0
 8000f8c:	43c3      	mvns	r3, r0
 8000f8e:	4a12      	ldr	r2, [pc, #72]	; (8000fd8 <MCM_Trig_Functions+0x88>)
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	5e9b      	ldrsh	r3, [r3, r2]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000f96:	0040      	lsls	r0, r0, #1
 8000f98:	5a82      	ldrh	r2, [r0, r2]
 8000f9a:	4252      	negs	r2, r2
 8000f9c:	b212      	sxth	r2, r2
      break;
 8000f9e:	e7ee      	b.n	8000f7e <MCM_Trig_Functions+0x2e>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000fa0:	b2c0      	uxtb	r0, r0
 8000fa2:	0043      	lsls	r3, r0, #1
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000fa4:	43c0      	mvns	r0, r0
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000fa6:	4a0c      	ldr	r2, [pc, #48]	; (8000fd8 <MCM_Trig_Functions+0x88>)
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000fa8:	b2c0      	uxtb	r0, r0
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000faa:	5e9b      	ldrsh	r3, [r3, r2]
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 8000fac:	0040      	lsls	r0, r0, #1
 8000fae:	5e82      	ldrsh	r2, [r0, r2]
      break;
 8000fb0:	e7e5      	b.n	8000f7e <MCM_Trig_Functions+0x2e>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000fb2:	b2c0      	uxtb	r0, r0
 8000fb4:	0043      	lsls	r3, r0, #1
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000fb6:	43c0      	mvns	r0, r0
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000fb8:	4a07      	ldr	r2, [pc, #28]	; (8000fd8 <MCM_Trig_Functions+0x88>)
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000fba:	b2c0      	uxtb	r0, r0
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000fbc:	5a9b      	ldrh	r3, [r3, r2]
 8000fbe:	425b      	negs	r3, r3
 8000fc0:	b21b      	sxth	r3, r3
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000fc2:	e7e8      	b.n	8000f96 <MCM_Trig_Functions+0x46>
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000fc4:	b2c0      	uxtb	r0, r0
 8000fc6:	43c3      	mvns	r3, r0
 8000fc8:	4a03      	ldr	r2, [pc, #12]	; (8000fd8 <MCM_Trig_Functions+0x88>)
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	5a9b      	ldrh	r3, [r3, r2]
 8000fd0:	425b      	negs	r3, r3
 8000fd2:	b21b      	sxth	r3, r3
 8000fd4:	e7ea      	b.n	8000fac <MCM_Trig_Functions+0x5c>
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	0800687a 	.word	0x0800687a

08000fdc <MCM_Park>:
{
 8000fdc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8000fde:	b205      	sxth	r5, r0
 8000fe0:	9001      	str	r0, [sp, #4]
 8000fe2:	1404      	asrs	r4, r0, #16
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8000fe4:	0008      	movs	r0, r1
 8000fe6:	f7ff ffb3 	bl	8000f50 <MCM_Trig_Functions>
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 8000fea:	b202      	sxth	r2, r0
  q_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hSin;
 8000fec:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 8000fee:	0013      	movs	r3, r2
  q_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hSin;
 8000ff0:	0001      	movs	r1, r0
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 8000ff2:	436b      	muls	r3, r5
  q_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hSin;
 8000ff4:	4361      	muls	r1, r4
  wqd_tmp = ( q_tmp_1 - q_tmp_2 ) >> 15;
 8000ff6:	1a5b      	subs	r3, r3, r1
  if ( wqd_tmp > INT16_MAX )
 8000ff8:	2180      	movs	r1, #128	; 0x80
  wqd_tmp = ( q_tmp_1 - q_tmp_2 ) >> 15;
 8000ffa:	13db      	asrs	r3, r3, #15
  if ( wqd_tmp > INT16_MAX )
 8000ffc:	0209      	lsls	r1, r1, #8
 8000ffe:	428b      	cmp	r3, r1
 8001000:	da23      	bge.n	800104a <MCM_Park+0x6e>
  else if ( wqd_tmp < ( -32768 ) )
 8001002:	4914      	ldr	r1, [pc, #80]	; (8001054 <MCM_Park+0x78>)
    hqd_tmp = ( -32768 );
 8001004:	000e      	movs	r6, r1
  else if ( wqd_tmp < ( -32768 ) )
 8001006:	428b      	cmp	r3, r1
 8001008:	db00      	blt.n	800100c <MCM_Park+0x30>
    hqd_tmp = ( int16_t )( wqd_tmp );
 800100a:	b21e      	sxth	r6, r3
  if ( Output.q == ( int16_t )( -32768 ) )
 800100c:	4b12      	ldr	r3, [pc, #72]	; (8001058 <MCM_Park+0x7c>)
 800100e:	1c31      	adds	r1, r6, #0
 8001010:	429e      	cmp	r6, r3
 8001012:	da00      	bge.n	8001016 <MCM_Park+0x3a>
 8001014:	1c19      	adds	r1, r3, #0
  d_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hCos;
 8001016:	4362      	muls	r2, r4
  d_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hSin;
 8001018:	4368      	muls	r0, r5
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 800101a:	1880      	adds	r0, r0, r2
  if ( wqd_tmp > INT16_MAX )
 800101c:	2280      	movs	r2, #128	; 0x80
 800101e:	b209      	sxth	r1, r1
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8001020:	13c0      	asrs	r0, r0, #15
  if ( wqd_tmp > INT16_MAX )
 8001022:	0212      	lsls	r2, r2, #8
 8001024:	4290      	cmp	r0, r2
 8001026:	da12      	bge.n	800104e <MCM_Park+0x72>
  else if ( wqd_tmp < ( -32768 ) )
 8001028:	4c0a      	ldr	r4, [pc, #40]	; (8001054 <MCM_Park+0x78>)
    hqd_tmp = ( -32768 );
 800102a:	0022      	movs	r2, r4
  else if ( wqd_tmp < ( -32768 ) )
 800102c:	42a0      	cmp	r0, r4
 800102e:	db00      	blt.n	8001032 <MCM_Park+0x56>
    hqd_tmp = ( int16_t )( wqd_tmp );
 8001030:	b202      	sxth	r2, r0
  return ( Output );
 8001032:	ac03      	add	r4, sp, #12
 8001034:	8021      	strh	r1, [r4, #0]
 8001036:	1c10      	adds	r0, r2, #0
 8001038:	429a      	cmp	r2, r3
 800103a:	da01      	bge.n	8001040 <MCM_Park+0x64>
 800103c:	4b07      	ldr	r3, [pc, #28]	; (800105c <MCM_Park+0x80>)
 800103e:	8818      	ldrh	r0, [r3, #0]
 8001040:	8823      	ldrh	r3, [r4, #0]
 8001042:	0400      	lsls	r0, r0, #16
 8001044:	4318      	orrs	r0, r3
}
 8001046:	b004      	add	sp, #16
 8001048:	bd70      	pop	{r4, r5, r6, pc}
    hqd_tmp = INT16_MAX;
 800104a:	4e05      	ldr	r6, [pc, #20]	; (8001060 <MCM_Park+0x84>)
 800104c:	e7de      	b.n	800100c <MCM_Park+0x30>
    hqd_tmp = INT16_MAX;
 800104e:	4a04      	ldr	r2, [pc, #16]	; (8001060 <MCM_Park+0x84>)
 8001050:	e7ef      	b.n	8001032 <MCM_Park+0x56>
 8001052:	46c0      	nop			; (mov r8, r8)
 8001054:	ffff8000 	.word	0xffff8000
 8001058:	ffff8001 	.word	0xffff8001
 800105c:	08006878 	.word	0x08006878
 8001060:	00007fff 	.word	0x00007fff

08001064 <MCM_Rev_Park>:
{
 8001064:	b530      	push	{r4, r5, lr}
 8001066:	b085      	sub	sp, #20
 8001068:	b205      	sxth	r5, r0
 800106a:	9001      	str	r0, [sp, #4]
 800106c:	1404      	asrs	r4, r0, #16
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 800106e:	0008      	movs	r0, r1
 8001070:	f7ff ff6e 	bl	8000f50 <MCM_Trig_Functions>
  alpha_tmp1 = Input.q * ( int32_t )Local_Vector_Components.hCos;
 8001074:	b202      	sxth	r2, r0
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 8001076:	1400      	asrs	r0, r0, #16
  alpha_tmp1 = Input.q * ( int32_t )Local_Vector_Components.hCos;
 8001078:	0013      	movs	r3, r2
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 800107a:	0001      	movs	r1, r0
  alpha_tmp1 = Input.q * ( int32_t )Local_Vector_Components.hCos;
 800107c:	436b      	muls	r3, r5
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 800107e:	4361      	muls	r1, r4
  beta_tmp1 = Input.q * ( int32_t )Local_Vector_Components.hSin;
 8001080:	4368      	muls	r0, r5
  beta_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hCos;
 8001082:	4354      	muls	r4, r2
  Output.alpha = ( int16_t )( ( ( alpha_tmp1 ) + ( alpha_tmp2 ) ) >> 15 );
 8001084:	185b      	adds	r3, r3, r1
  Output.beta = ( int16_t )( ( beta_tmp2 - beta_tmp1 ) >> 15 );
 8001086:	1a20      	subs	r0, r4, r0
  Output.alpha = ( int16_t )( ( ( alpha_tmp1 ) + ( alpha_tmp2 ) ) >> 15 );
 8001088:	13db      	asrs	r3, r3, #15
  Output.beta = ( int16_t )( ( beta_tmp2 - beta_tmp1 ) >> 15 );
 800108a:	13c0      	asrs	r0, r0, #15
  return ( Output );
 800108c:	b29b      	uxth	r3, r3
 800108e:	0400      	lsls	r0, r0, #16
 8001090:	4318      	orrs	r0, r3
}
 8001092:	b005      	add	sp, #20
 8001094:	bd30      	pop	{r4, r5, pc}

08001096 <LL_GPIO_LockPin>:
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001096:	2380      	movs	r3, #128	; 0x80
 8001098:	025b      	lsls	r3, r3, #9
 800109a:	430b      	orrs	r3, r1
 800109c:	61c3      	str	r3, [r0, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800109e:	61c1      	str	r1, [r0, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80010a0:	61c3      	str	r3, [r0, #28]
  temp = READ_REG(GPIOx->LCKR);
 80010a2:	69c3      	ldr	r3, [r0, #28]
{
 80010a4:	b082      	sub	sp, #8
  temp = READ_REG(GPIOx->LCKR);
 80010a6:	9301      	str	r3, [sp, #4]
  (void) temp;
 80010a8:	9b01      	ldr	r3, [sp, #4]
}
 80010aa:	b002      	add	sp, #8
 80010ac:	4770      	bx	lr
	...

080010b0 <Enable_BacktoHome>:
/*-- My code ends --*/

/* USER CODE BEGIN Private Functions */

/*-- My code --*/
void Enable_BacktoHome(uint8_t bMotor){
 80010b0:	b510      	push	{r4, lr}
	R3_1_TurnOnLowSides( pwmcHandle[M1] );
 80010b2:	4b02      	ldr	r3, [pc, #8]	; (80010bc <Enable_BacktoHome+0xc>)
 80010b4:	6818      	ldr	r0, [r3, #0]
 80010b6:	f004 f9ad 	bl	8005414 <R3_1_TurnOnLowSides>
}
 80010ba:	bd10      	pop	{r4, pc}
 80010bc:	20000988 	.word	0x20000988

080010c0 <FOC_Clear>:
  /* USER CODE END FOC_Clear 0 */
  ab_t NULL_ab = {(int16_t)0, (int16_t)0};
  qd_t NULL_qd = {(int16_t)0, (int16_t)0};
  alphabeta_t NULL_alphabeta = {(int16_t)0, (int16_t)0};

  FOCVars[bMotor].Iab = NULL_ab;
 80010c0:	2226      	movs	r2, #38	; 0x26
{
 80010c2:	b570      	push	{r4, r5, r6, lr}
  FOCVars[bMotor].Iab = NULL_ab;
 80010c4:	2400      	movs	r4, #0
 80010c6:	4342      	muls	r2, r0
 80010c8:	4b11      	ldr	r3, [pc, #68]	; (8001110 <FOC_Clear+0x50>)
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 80010ca:	0085      	lsls	r5, r0, #2
  FOCVars[bMotor].Iab = NULL_ab;
 80010cc:	52d4      	strh	r4, [r2, r3]
 80010ce:	189b      	adds	r3, r3, r2
 80010d0:	805c      	strh	r4, [r3, #2]
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 80010d2:	809c      	strh	r4, [r3, #4]
 80010d4:	80dc      	strh	r4, [r3, #6]
  FOCVars[bMotor].Iqd = NULL_qd;
 80010d6:	819c      	strh	r4, [r3, #12]
 80010d8:	81dc      	strh	r4, [r3, #14]
  FOCVars[bMotor].Iqdref = NULL_qd;
 80010da:	821c      	strh	r4, [r3, #16]
 80010dc:	825c      	strh	r4, [r3, #18]
  FOCVars[bMotor].hTeref = (int16_t)0;
 80010de:	83dc      	strh	r4, [r3, #30]
  FOCVars[bMotor].Vqd = NULL_qd;
 80010e0:	82dc      	strh	r4, [r3, #22]
 80010e2:	831c      	strh	r4, [r3, #24]
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
 80010e4:	835c      	strh	r4, [r3, #26]
 80010e6:	839c      	strh	r4, [r3, #28]
  FOCVars[bMotor].hElAngle = (int16_t)0;
 80010e8:	841c      	strh	r4, [r3, #32]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 80010ea:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <FOC_Clear+0x54>)
 80010ec:	0021      	movs	r1, r4
 80010ee:	58e8      	ldr	r0, [r5, r3]
 80010f0:	f003 fe2f 	bl	8004d52 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], (int32_t)0);
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <FOC_Clear+0x58>)
 80010f6:	0021      	movs	r1, r4
 80010f8:	58e8      	ldr	r0, [r5, r3]
 80010fa:	f003 fe2a 	bl	8004d52 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 80010fe:	4b07      	ldr	r3, [pc, #28]	; (800111c <FOC_Clear+0x5c>)
 8001100:	58e8      	ldr	r0, [r5, r3]
 8001102:	f004 fc23 	bl	800594c <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001106:	4b06      	ldr	r3, [pc, #24]	; (8001120 <FOC_Clear+0x60>)
 8001108:	58e8      	ldr	r0, [r5, r3]
 800110a:	f003 ffb4 	bl	8005076 <PWMC_SwitchOffPWM>

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 800110e:	bd70      	pop	{r4, r5, r6, pc}
 8001110:	200008b8 	.word	0x200008b8
 8001114:	20000974 	.word	0x20000974
 8001118:	20000970 	.word	0x20000970
 800111c:	20000980 	.word	0x20000980
 8001120:	20000988 	.word	0x20000988

08001124 <MCboot>:
{
 8001124:	b5f0      	push	{r4, r5, r6, r7, lr}
  bMCBootCompleted = 0;
 8001126:	2400      	movs	r4, #0
{
 8001128:	b087      	sub	sp, #28
 800112a:	9002      	str	r0, [sp, #8]
  STM_Init(&STM[M1]);
 800112c:	484d      	ldr	r0, [pc, #308]	; (8001264 <MCboot+0x140>)
{
 800112e:	9103      	str	r1, [sp, #12]
  STM_Init(&STM[M1]);
 8001130:	f004 fcae 	bl	8005a90 <STM_Init>
  bMCBootCompleted = 0;
 8001134:	4b4c      	ldr	r3, [pc, #304]	; (8001268 <MCboot+0x144>)
  pCLM[M1] = &CircleLimitationM1;
 8001136:	4a4d      	ldr	r2, [pc, #308]	; (800126c <MCboot+0x148>)
  bMCBootCompleted = 0;
 8001138:	701c      	strb	r4, [r3, #0]
  pCLM[M1] = &CircleLimitationM1;
 800113a:	4b4d      	ldr	r3, [pc, #308]	; (8001270 <MCboot+0x14c>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 800113c:	484d      	ldr	r0, [pc, #308]	; (8001274 <MCboot+0x150>)
  pCLM[M1] = &CircleLimitationM1;
 800113e:	601a      	str	r2, [r3, #0]
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001140:	4b4d      	ldr	r3, [pc, #308]	; (8001278 <MCboot+0x154>)
 8001142:	6018      	str	r0, [r3, #0]
  R3_1_Init(&PWM_Handle_M1);
 8001144:	f004 f890 	bl	8005268 <R3_1_Init>
  PID_HandleInit(&PIDSpeedHandle_M1);
 8001148:	4d4c      	ldr	r5, [pc, #304]	; (800127c <MCboot+0x158>)
 800114a:	0028      	movs	r0, r5
 800114c:	f003 fdef 	bl	8004d2e <PID_HandleInit>
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8001150:	4b4b      	ldr	r3, [pc, #300]	; (8001280 <MCboot+0x15c>)
  HALL_Init (&HALL_M1);
 8001152:	484c      	ldr	r0, [pc, #304]	; (8001284 <MCboot+0x160>)
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8001154:	601d      	str	r5, [r3, #0]
  pSTC[M1] = &SpeednTorqCtrlM1;
 8001156:	4d4c      	ldr	r5, [pc, #304]	; (8001288 <MCboot+0x164>)
 8001158:	4b4c      	ldr	r3, [pc, #304]	; (800128c <MCboot+0x168>)
 800115a:	602b      	str	r3, [r5, #0]
  HALL_Init (&HALL_M1);
 800115c:	f003 fa44 	bl	80045e8 <HALL_Init>
  STC_Init(pSTC[M1],pPIDSpeed[M1], &HALL_M1._Super);
 8001160:	4b47      	ldr	r3, [pc, #284]	; (8001280 <MCboot+0x15c>)
 8001162:	4a48      	ldr	r2, [pc, #288]	; (8001284 <MCboot+0x160>)
 8001164:	6819      	ldr	r1, [r3, #0]
 8001166:	6828      	ldr	r0, [r5, #0]
 8001168:	f004 fbdb 	bl	8005922 <STC_Init>
  PID_HandleInit(&PIDIqHandle_M1);
 800116c:	4f48      	ldr	r7, [pc, #288]	; (8001290 <MCboot+0x16c>)
 800116e:	0038      	movs	r0, r7
 8001170:	f003 fddd 	bl	8004d2e <PID_HandleInit>
  PID_HandleInit(&PIDIdHandle_M1);
 8001174:	4e47      	ldr	r6, [pc, #284]	; (8001294 <MCboot+0x170>)
 8001176:	0030      	movs	r0, r6
 8001178:	f003 fdd9 	bl	8004d2e <PID_HandleInit>
  pPIDIq[M1] = &PIDIqHandle_M1;
 800117c:	4b46      	ldr	r3, [pc, #280]	; (8001298 <MCboot+0x174>)
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 800117e:	4847      	ldr	r0, [pc, #284]	; (800129c <MCboot+0x178>)
  pPIDIq[M1] = &PIDIqHandle_M1;
 8001180:	601f      	str	r7, [r3, #0]
  pPIDId[M1] = &PIDIdHandle_M1;
 8001182:	4b47      	ldr	r3, [pc, #284]	; (80012a0 <MCboot+0x17c>)
 8001184:	601e      	str	r6, [r3, #0]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8001186:	4e47      	ldr	r6, [pc, #284]	; (80012a4 <MCboot+0x180>)
 8001188:	6030      	str	r0, [r6, #0]
  RVBS_Init(pBusSensorM1);
 800118a:	f004 fb34 	bl	80057f6 <RVBS_Init>
  pMPM[M1] = &PQD_MotorPowMeasM1;
 800118e:	4b46      	ldr	r3, [pc, #280]	; (80012a8 <MCboot+0x184>)
 8001190:	4a46      	ldr	r2, [pc, #280]	; (80012ac <MCboot+0x188>)
  NTC_Init(&TempSensorParamsM1);
 8001192:	4f47      	ldr	r7, [pc, #284]	; (80012b0 <MCboot+0x18c>)
  pMPM[M1] = &PQD_MotorPowMeasM1;
 8001194:	6013      	str	r3, [r2, #0]
  pMPM[M1]->pVBS = &(pBusSensorM1->_Super);
 8001196:	6832      	ldr	r2, [r6, #0]
 8001198:	33fc      	adds	r3, #252	; 0xfc
 800119a:	615a      	str	r2, [r3, #20]
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 800119c:	4a45      	ldr	r2, [pc, #276]	; (80012b4 <MCboot+0x190>)
  NTC_Init(&TempSensorParamsM1);
 800119e:	0038      	movs	r0, r7
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 80011a0:	611a      	str	r2, [r3, #16]
  NTC_Init(&TempSensorParamsM1);
 80011a2:	f003 fd7d 	bl	8004ca0 <NTC_Init>
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 80011a6:	4b44      	ldr	r3, [pc, #272]	; (80012b8 <MCboot+0x194>)
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 80011a8:	4844      	ldr	r0, [pc, #272]	; (80012bc <MCboot+0x198>)
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 80011aa:	601f      	str	r7, [r3, #0]
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 80011ac:	4b44      	ldr	r3, [pc, #272]	; (80012c0 <MCboot+0x19c>)
 80011ae:	6018      	str	r0, [r3, #0]
  REMNG_Init(pREMNG[M1]);
 80011b0:	f004 fb6a 	bl	8005888 <REMNG_Init>
  FOC_Clear(M1);
 80011b4:	0020      	movs	r0, r4
 80011b6:	f7ff ff83 	bl	80010c0 <FOC_Clear>
  FOCVars[M1].bDriveInput = EXTERNAL;
 80011ba:	2201      	movs	r2, #1
 80011bc:	4b3d      	ldr	r3, [pc, #244]	; (80012b4 <MCboot+0x190>)
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80011be:	6828      	ldr	r0, [r5, #0]
  FOCVars[M1].bDriveInput = EXTERNAL;
 80011c0:	3305      	adds	r3, #5
 80011c2:	77da      	strb	r2, [r3, #31]
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80011c4:	f004 fc54 	bl	8005a70 <STC_GetDefaultIqdref>
 80011c8:	4b3a      	ldr	r3, [pc, #232]	; (80012b4 <MCboot+0x190>)
 80011ca:	8218      	strh	r0, [r3, #16]
 80011cc:	0c00      	lsrs	r0, r0, #16
 80011ce:	8258      	strh	r0, [r3, #18]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80011d0:	6828      	ldr	r0, [r5, #0]
 80011d2:	f004 fc4d 	bl	8005a70 <STC_GetDefaultIqdref>
 80011d6:	4b37      	ldr	r3, [pc, #220]	; (80012b4 <MCboot+0x190>)
 80011d8:	0c00      	lsrs	r0, r0, #16
  oMCInterface[M1] = & Mci[M1];
 80011da:	4f3a      	ldr	r7, [pc, #232]	; (80012c4 <MCboot+0x1a0>)
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80011dc:	8298      	strh	r0, [r3, #20]
  oMCInterface[M1] = & Mci[M1];
 80011de:	483a      	ldr	r0, [pc, #232]	; (80012c8 <MCboot+0x1a4>)
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 80011e0:	682a      	ldr	r2, [r5, #0]
 80011e2:	4920      	ldr	r1, [pc, #128]	; (8001264 <MCboot+0x140>)
  oMCInterface[M1] = & Mci[M1];
 80011e4:	6038      	str	r0, [r7, #0]
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 80011e6:	f7ff fd7d 	bl	8000ce4 <MCI_Init>
  MCI_ExecSpeedRamp(oMCInterface[M1],
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	6828      	ldr	r0, [r5, #0]
 80011ee:	9301      	str	r3, [sp, #4]
 80011f0:	f004 fc36 	bl	8005a60 <STC_GetMecSpeedRefUnitDefault>
 80011f4:	0022      	movs	r2, r4
 80011f6:	0001      	movs	r1, r0
 80011f8:	9801      	ldr	r0, [sp, #4]
 80011fa:	f7ff fd7d 	bl	8000cf8 <MCI_ExecSpeedRamp>
  pMCIList[M1] = oMCInterface[M1];
 80011fe:	683b      	ldr	r3, [r7, #0]
  bMCBootCompleted = 1;
 8001200:	2201      	movs	r2, #1
  pMCIList[M1] = oMCInterface[M1];
 8001202:	9301      	str	r3, [sp, #4]
 8001204:	9901      	ldr	r1, [sp, #4]
 8001206:	9b02      	ldr	r3, [sp, #8]
 8001208:	6019      	str	r1, [r3, #0]
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 800120a:	491d      	ldr	r1, [pc, #116]	; (8001280 <MCboot+0x15c>)
 800120c:	4b2f      	ldr	r3, [pc, #188]	; (80012cc <MCboot+0x1a8>)
 800120e:	6809      	ldr	r1, [r1, #0]
  MCT[M1].pPIDFluxWeakening = MC_NULL; /* if M1 doesn't has FW */
 8001210:	60dc      	str	r4, [r3, #12]
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 8001212:	6019      	str	r1, [r3, #0]
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001214:	4920      	ldr	r1, [pc, #128]	; (8001298 <MCboot+0x174>)
  MCT[M1].pRevupCtrl = MC_NULL;              /* only if M1 is not sensorless*/
 8001216:	615c      	str	r4, [r3, #20]
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001218:	6809      	ldr	r1, [r1, #0]
  MCT[M1].pSpeedSensorAux = MC_NULL;
 800121a:	61dc      	str	r4, [r3, #28]
  MCT[M1].pPIDIq = pPIDIq[M1];
 800121c:	6059      	str	r1, [r3, #4]
  MCT[M1].pPIDId = pPIDId[M1];
 800121e:	4920      	ldr	r1, [pc, #128]	; (80012a0 <MCboot+0x17c>)
  MCT[M1].pSpeedSensorVirtual = MC_NULL;
 8001220:	621c      	str	r4, [r3, #32]
  MCT[M1].pPIDId = pPIDId[M1];
 8001222:	6809      	ldr	r1, [r1, #0]
 8001224:	6099      	str	r1, [r3, #8]
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001226:	4914      	ldr	r1, [pc, #80]	; (8001278 <MCboot+0x154>)
 8001228:	6809      	ldr	r1, [r1, #0]
 800122a:	6119      	str	r1, [r3, #16]
  MCT[M1].pSpeedSensorMain = (SpeednPosFdbk_Handle_t *) &HALL_M1;
 800122c:	4915      	ldr	r1, [pc, #84]	; (8001284 <MCboot+0x160>)
 800122e:	6199      	str	r1, [r3, #24]
  MCT[M1].pSpeednTorqueCtrl = pSTC[M1];
 8001230:	6829      	ldr	r1, [r5, #0]
 8001232:	6259      	str	r1, [r3, #36]	; 0x24
  MCT[M1].pStateMachine = &STM[M1];
 8001234:	490b      	ldr	r1, [pc, #44]	; (8001264 <MCboot+0x140>)
 8001236:	6299      	str	r1, [r3, #40]	; 0x28
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001238:	491f      	ldr	r1, [pc, #124]	; (80012b8 <MCboot+0x194>)
 800123a:	6809      	ldr	r1, [r1, #0]
 800123c:	62d9      	str	r1, [r3, #44]	; 0x2c
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 800123e:	6831      	ldr	r1, [r6, #0]
 8001240:	6319      	str	r1, [r3, #48]	; 0x30
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001242:	491a      	ldr	r1, [pc, #104]	; (80012ac <MCboot+0x188>)
  MCT[M1].pBrakeDigitalOutput = MC_NULL;   /* brake is defined, oBrakeM1*/
 8001244:	635c      	str	r4, [r3, #52]	; 0x34
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001246:	6809      	ldr	r1, [r1, #0]
  MCT[M1].pNTCRelay = MC_NULL;             /* relay is defined, oRelayM1*/
 8001248:	639c      	str	r4, [r3, #56]	; 0x38
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 800124a:	63d9      	str	r1, [r3, #60]	; 0x3c
  pMCTList[M1] = &MCT[M1];
 800124c:	9903      	ldr	r1, [sp, #12]
  MCT[M1].pFW = MC_NULL;
 800124e:	641c      	str	r4, [r3, #64]	; 0x40
  MCT[M1].pFF = MC_NULL;
 8001250:	645c      	str	r4, [r3, #68]	; 0x44
  MCT[M1].pPosCtrl = MC_NULL;
 8001252:	649c      	str	r4, [r3, #72]	; 0x48
  MCT[M1].pSCC = MC_NULL;
 8001254:	64dc      	str	r4, [r3, #76]	; 0x4c
  MCT[M1].pOTT = MC_NULL;
 8001256:	651c      	str	r4, [r3, #80]	; 0x50
  pMCTList[M1] = &MCT[M1];
 8001258:	600b      	str	r3, [r1, #0]
  bMCBootCompleted = 1;
 800125a:	4b03      	ldr	r3, [pc, #12]	; (8001268 <MCboot+0x144>)
 800125c:	701a      	strb	r2, [r3, #0]
}
 800125e:	b007      	add	sp, #28
 8001260:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001262:	46c0      	nop			; (mov r8, r8)
 8001264:	20000950 	.word	0x20000950
 8001268:	20000956 	.word	0x20000956
 800126c:	20000002 	.word	0x20000002
 8001270:	20000968 	.word	0x20000968
 8001274:	20000354 	.word	0x20000354
 8001278:	20000988 	.word	0x20000988
 800127c:	20000214 	.word	0x20000214
 8001280:	20000978 	.word	0x20000978
 8001284:	200000f4 	.word	0x200000f4
 8001288:	20000980 	.word	0x20000980
 800128c:	20000450 	.word	0x20000450
 8001290:	200001e8 	.word	0x200001e8
 8001294:	200001bc 	.word	0x200001bc
 8001298:	20000974 	.word	0x20000974
 800129c:	20000428 	.word	0x20000428
 80012a0:	20000970 	.word	0x20000970
 80012a4:	20000964 	.word	0x20000964
 80012a8:	20000240 	.word	0x20000240
 80012ac:	2000096c 	.word	0x2000096c
 80012b0:	20000484 	.word	0x20000484
 80012b4:	200008b8 	.word	0x200008b8
 80012b8:	20000984 	.word	0x20000984
 80012bc:	200003d0 	.word	0x200003d0
 80012c0:	2000097c 	.word	0x2000097c
 80012c4:	20000960 	.word	0x20000960
 80012c8:	20000934 	.word	0x20000934
 80012cc:	200008e0 	.word	0x200008e0

080012d0 <FOC_InitAdditionalMethods>:
__weak void FOC_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 80012d0:	4770      	bx	lr
	...

080012d4 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 80012d4:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(FOCVars[bMotor].bDriveInput == INTERNAL)
 80012d6:	2426      	movs	r4, #38	; 0x26
 80012d8:	4344      	muls	r4, r0
 80012da:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <FOC_CalcCurrRef+0x24>)
 80012dc:	191c      	adds	r4, r3, r4
 80012de:	1d63      	adds	r3, r4, #5
 80012e0:	7fdb      	ldrb	r3, [r3, #31]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d106      	bne.n	80012f4 <FOC_CalcCurrRef+0x20>
  {
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 80012e6:	4b05      	ldr	r3, [pc, #20]	; (80012fc <FOC_CalcCurrRef+0x28>)
 80012e8:	0080      	lsls	r0, r0, #2
 80012ea:	58c0      	ldr	r0, [r0, r3]
 80012ec:	f004 fb8d 	bl	8005a0a <STC_CalcTorqueReference>
 80012f0:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 80012f2:	8220      	strh	r0, [r4, #16]

  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 80012f4:	bd10      	pop	{r4, pc}
 80012f6:	46c0      	nop			; (mov r8, r8)
 80012f8:	200008b8 	.word	0x200008b8
 80012fc:	20000980 	.word	0x20000980

08001300 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001300:	4b01      	ldr	r3, [pc, #4]	; (8001308 <TSK_SetChargeBootCapDelayM1+0x8>)
 8001302:	8018      	strh	r0, [r3, #0]
}
 8001304:	4770      	bx	lr
 8001306:	46c0      	nop			; (mov r8, r8)
 8001308:	20000958 	.word	0x20000958

0800130c <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (hBootCapDelayCounterM1 == 0)
 800130c:	4b02      	ldr	r3, [pc, #8]	; (8001318 <TSK_ChargeBootCapDelayHasElapsedM1+0xc>)
 800130e:	8818      	ldrh	r0, [r3, #0]
 8001310:	4243      	negs	r3, r0
 8001312:	4158      	adcs	r0, r3
  {
    retVal = true;
  }
  return (retVal);
 8001314:	b2c0      	uxtb	r0, r0
}
 8001316:	4770      	bx	lr
 8001318:	20000958 	.word	0x20000958

0800131c <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 800131c:	4b01      	ldr	r3, [pc, #4]	; (8001324 <TSK_SetStopPermanencyTimeM1+0x8>)
 800131e:	8018      	strh	r0, [r3, #0]
}
 8001320:	4770      	bx	lr
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	2000095c 	.word	0x2000095c

08001328 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (hStopPermanencyCounterM1 == 0)
 8001328:	4b02      	ldr	r3, [pc, #8]	; (8001334 <TSK_StopPermanencyTimeHasElapsedM1+0xc>)
 800132a:	8818      	ldrh	r0, [r3, #0]
 800132c:	4243      	negs	r3, r0
 800132e:	4158      	adcs	r0, r3
  {
    retVal = true;
  }
  return (retVal);
 8001330:	b2c0      	uxtb	r0, r0
}
 8001332:	4770      	bx	lr
 8001334:	2000095c 	.word	0x2000095c

08001338 <TSK_MediumFrequencyTaskM1>:
{
 8001338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  int16_t wAux = 0;
 800133a:	466b      	mov	r3, sp
 800133c:	1d99      	adds	r1, r3, #6
 800133e:	2300      	movs	r3, #0
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001340:	4f43      	ldr	r7, [pc, #268]	; (8001450 <TSK_MediumFrequencyTaskM1+0x118>)
  int16_t wAux = 0;
 8001342:	800b      	strh	r3, [r1, #0]
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001344:	0038      	movs	r0, r7
 8001346:	f003 fa2f 	bl	80047a8 <HALL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower( pMPM[M1] );
 800134a:	4e42      	ldr	r6, [pc, #264]	; (8001454 <TSK_MediumFrequencyTaskM1+0x11c>)
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 800134c:	0005      	movs	r5, r0
  PQD_CalcElMotorPower( pMPM[M1] );
 800134e:	6830      	ldr	r0, [r6, #0]
 8001350:	f003 fd48 	bl	8004de4 <PQD_CalcElMotorPower>
  StateM1 = STM_GetState( &STM[M1] );
 8001354:	4c40      	ldr	r4, [pc, #256]	; (8001458 <TSK_MediumFrequencyTaskM1+0x120>)
 8001356:	0020      	movs	r0, r4
 8001358:	f004 fc2e 	bl	8005bb8 <STM_GetState>
  switch ( StateM1 )
 800135c:	3803      	subs	r0, #3
 800135e:	280f      	cmp	r0, #15
 8001360:	d828      	bhi.n	80013b4 <TSK_MediumFrequencyTaskM1+0x7c>
 8001362:	f7fe fedb 	bl	800011c <__gnu_thumb1_case_uqi>
 8001366:	3908      	.short	0x3908
 8001368:	6d5d4e3b 	.word	0x6d5d4e3b
 800136c:	27272773 	.word	0x27272773
 8001370:	14272727 	.word	0x14272727
 8001374:	281f      	.short	0x281f
    R3_1_TurnOnLowSides( pwmcHandle[M1] );
 8001376:	4b39      	ldr	r3, [pc, #228]	; (800145c <TSK_MediumFrequencyTaskM1+0x124>)
 8001378:	6818      	ldr	r0, [r3, #0]
 800137a:	f004 f84b 	bl	8005414 <R3_1_TurnOnLowSides>
    TSK_SetChargeBootCapDelayM1( CHARGE_BOOT_CAP_TICKS );
 800137e:	2014      	movs	r0, #20
 8001380:	f7ff ffbe 	bl	8001300 <TSK_SetChargeBootCapDelayM1>
    STM_NextState( &STM[M1], CHARGE_BOOT_CAP );
 8001384:	2110      	movs	r1, #16
    STM_NextState( &STM[M1], IDLE );
 8001386:	0020      	movs	r0, r4
 8001388:	f004 fb9e 	bl	8005ac8 <STM_NextState>
}
 800138c:	e012      	b.n	80013b4 <TSK_MediumFrequencyTaskM1+0x7c>
    if ( TSK_ChargeBootCapDelayHasElapsedM1() )
 800138e:	f7ff ffbd 	bl	800130c <TSK_ChargeBootCapDelayHasElapsedM1>
 8001392:	2800      	cmp	r0, #0
 8001394:	d00e      	beq.n	80013b4 <TSK_MediumFrequencyTaskM1+0x7c>
      PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_START );
 8001396:	4b31      	ldr	r3, [pc, #196]	; (800145c <TSK_MediumFrequencyTaskM1+0x124>)
 8001398:	2100      	movs	r1, #0
 800139a:	6818      	ldr	r0, [r3, #0]
 800139c:	f003 fe6f 	bl	800507e <PWMC_CurrentReadingCalibr>
      STM_NextState(&STM[M1],OFFSET_CALIB);
 80013a0:	2111      	movs	r1, #17
 80013a2:	e7f0      	b.n	8001386 <TSK_MediumFrequencyTaskM1+0x4e>
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 80013a4:	4b2d      	ldr	r3, [pc, #180]	; (800145c <TSK_MediumFrequencyTaskM1+0x124>)
 80013a6:	2101      	movs	r1, #1
 80013a8:	6818      	ldr	r0, [r3, #0]
 80013aa:	f003 fe68 	bl	800507e <PWMC_CurrentReadingCalibr>
      STM_NextState( &STM[M1], CLEAR );
 80013ae:	2112      	movs	r1, #18
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 80013b0:	2800      	cmp	r0, #0
 80013b2:	d1e8      	bne.n	8001386 <TSK_MediumFrequencyTaskM1+0x4e>
}
 80013b4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    HALL_Clear( &HALL_M1 );
 80013b6:	0038      	movs	r0, r7
 80013b8:	f003 f9a8 	bl	800470c <HALL_Clear>
    if ( STM_NextState( &STM[M1], START ) == true )
 80013bc:	2104      	movs	r1, #4
 80013be:	0020      	movs	r0, r4
 80013c0:	f004 fb82 	bl	8005ac8 <STM_NextState>
 80013c4:	2800      	cmp	r0, #0
 80013c6:	d0f5      	beq.n	80013b4 <TSK_MediumFrequencyTaskM1+0x7c>
      FOC_Clear( M1 );
 80013c8:	2000      	movs	r0, #0
 80013ca:	f7ff fe79 	bl	80010c0 <FOC_Clear>
      R3_1_SwitchOnPWM( pwmcHandle[M1] );
 80013ce:	4b23      	ldr	r3, [pc, #140]	; (800145c <TSK_MediumFrequencyTaskM1+0x124>)
 80013d0:	6818      	ldr	r0, [r3, #0]
 80013d2:	f004 f845 	bl	8005460 <R3_1_SwitchOnPWM>
 80013d6:	e7ed      	b.n	80013b4 <TSK_MediumFrequencyTaskM1+0x7c>
        STM_NextState( &STM[M1], START_RUN ); /* only for sensored*/
 80013d8:	2105      	movs	r1, #5
 80013da:	e7d4      	b.n	8001386 <TSK_MediumFrequencyTaskM1+0x4e>
	  FOC_InitAdditionalMethods(M1);
 80013dc:	2000      	movs	r0, #0
 80013de:	f7ff ff77 	bl	80012d0 <FOC_InitAdditionalMethods>
      FOC_CalcCurrRef( M1 );
 80013e2:	2000      	movs	r0, #0
 80013e4:	f7ff ff76 	bl	80012d4 <FOC_CalcCurrRef>
      STM_NextState( &STM[M1], RUN );
 80013e8:	2106      	movs	r1, #6
 80013ea:	0020      	movs	r0, r4
 80013ec:	f004 fb6c 	bl	8005ac8 <STM_NextState>
    STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 80013f0:	4b1b      	ldr	r3, [pc, #108]	; (8001460 <TSK_MediumFrequencyTaskM1+0x128>)
 80013f2:	6818      	ldr	r0, [r3, #0]
 80013f4:	f004 fb44 	bl	8005a80 <STC_ForceSpeedReferenceToCurrentSpeed>
    MCI_ExecBufferedCommands( oMCInterface[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 80013f8:	4b1a      	ldr	r3, [pc, #104]	; (8001464 <TSK_MediumFrequencyTaskM1+0x12c>)
 80013fa:	6818      	ldr	r0, [r3, #0]
 80013fc:	f7ff fcb1 	bl	8000d62 <MCI_ExecBufferedCommands>
    break;
 8001400:	e7d8      	b.n	80013b4 <TSK_MediumFrequencyTaskM1+0x7c>
    MCI_ExecBufferedCommands( oMCInterface[M1] );
 8001402:	4b18      	ldr	r3, [pc, #96]	; (8001464 <TSK_MediumFrequencyTaskM1+0x12c>)
 8001404:	6818      	ldr	r0, [r3, #0]
 8001406:	f7ff fcac 	bl	8000d62 <MCI_ExecBufferedCommands>
    FOC_CalcCurrRef( M1 );
 800140a:	2000      	movs	r0, #0
 800140c:	f7ff ff62 	bl	80012d4 <FOC_CalcCurrRef>
    if( !IsSpeedReliable )
 8001410:	2d00      	cmp	r5, #0
 8001412:	d1cf      	bne.n	80013b4 <TSK_MediumFrequencyTaskM1+0x7c>
      STM_FaultProcessing( &STM[M1], MC_SPEED_FDBK, 0 );
 8001414:	002a      	movs	r2, r5
 8001416:	2120      	movs	r1, #32
 8001418:	0020      	movs	r0, r4
 800141a:	f004 fb3e 	bl	8005a9a <STM_FaultProcessing>
 800141e:	e7c9      	b.n	80013b4 <TSK_MediumFrequencyTaskM1+0x7c>
    R3_1_SwitchOffPWM( pwmcHandle[M1] );
 8001420:	4b0e      	ldr	r3, [pc, #56]	; (800145c <TSK_MediumFrequencyTaskM1+0x124>)
 8001422:	6818      	ldr	r0, [r3, #0]
 8001424:	f004 f890 	bl	8005548 <R3_1_SwitchOffPWM>
    FOC_Clear( M1 );
 8001428:	2000      	movs	r0, #0
 800142a:	f7ff fe49 	bl	80010c0 <FOC_Clear>
    MPM_Clear( (MotorPowMeas_Handle_t*) pMPM[M1] );
 800142e:	6830      	ldr	r0, [r6, #0]
 8001430:	f003 fbf7 	bl	8004c22 <MPM_Clear>
    TSK_SetStopPermanencyTimeM1( STOPPERMANENCY_TICKS );
 8001434:	20c8      	movs	r0, #200	; 0xc8
 8001436:	0080      	lsls	r0, r0, #2
 8001438:	f7ff ff70 	bl	800131c <TSK_SetStopPermanencyTimeM1>
    STM_NextState( &STM[M1], STOP );
 800143c:	2108      	movs	r1, #8
 800143e:	e7a2      	b.n	8001386 <TSK_MediumFrequencyTaskM1+0x4e>
    if ( TSK_StopPermanencyTimeHasElapsedM1() )
 8001440:	f7ff ff72 	bl	8001328 <TSK_StopPermanencyTimeHasElapsedM1>
      STM_NextState( &STM[M1], STOP_IDLE );
 8001444:	2109      	movs	r1, #9
    if ( TSK_StopPermanencyTimeHasElapsedM1() )
 8001446:	2800      	cmp	r0, #0
 8001448:	d0b4      	beq.n	80013b4 <TSK_MediumFrequencyTaskM1+0x7c>
 800144a:	e79c      	b.n	8001386 <TSK_MediumFrequencyTaskM1+0x4e>
    STM_NextState( &STM[M1], IDLE );
 800144c:	2100      	movs	r1, #0
 800144e:	e79a      	b.n	8001386 <TSK_MediumFrequencyTaskM1+0x4e>
 8001450:	200000f4 	.word	0x200000f4
 8001454:	2000096c 	.word	0x2000096c
 8001458:	20000950 	.word	0x20000950
 800145c:	20000988 	.word	0x20000988
 8001460:	20000980 	.word	0x20000980
 8001464:	20000960 	.word	0x20000960

08001468 <MC_Scheduler>:
{
 8001468:	b570      	push	{r4, r5, r6, lr}
  if (bMCBootCompleted == 1)
 800146a:	4b10      	ldr	r3, [pc, #64]	; (80014ac <MC_Scheduler+0x44>)
 800146c:	781d      	ldrb	r5, [r3, #0]
 800146e:	2d01      	cmp	r5, #1
 8001470:	d117      	bne.n	80014a2 <MC_Scheduler+0x3a>
    if(hMFTaskCounterM1 > 0u)
 8001472:	4c0f      	ldr	r4, [pc, #60]	; (80014b0 <MC_Scheduler+0x48>)
 8001474:	8823      	ldrh	r3, [r4, #0]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d014      	beq.n	80014a4 <MC_Scheduler+0x3c>
      hMFTaskCounterM1--;
 800147a:	8823      	ldrh	r3, [r4, #0]
 800147c:	3b01      	subs	r3, #1
 800147e:	b29b      	uxth	r3, r3
 8001480:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0u)
 8001482:	4a0c      	ldr	r2, [pc, #48]	; (80014b4 <MC_Scheduler+0x4c>)
 8001484:	8813      	ldrh	r3, [r2, #0]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d003      	beq.n	8001492 <MC_Scheduler+0x2a>
      hBootCapDelayCounterM1--;
 800148a:	8813      	ldrh	r3, [r2, #0]
 800148c:	3b01      	subs	r3, #1
 800148e:	b29b      	uxth	r3, r3
 8001490:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0u)
 8001492:	4a09      	ldr	r2, [pc, #36]	; (80014b8 <MC_Scheduler+0x50>)
 8001494:	8813      	ldrh	r3, [r2, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d003      	beq.n	80014a2 <MC_Scheduler+0x3a>
      hStopPermanencyCounterM1--;
 800149a:	8813      	ldrh	r3, [r2, #0]
 800149c:	3b01      	subs	r3, #1
 800149e:	b29b      	uxth	r3, r3
 80014a0:	8013      	strh	r3, [r2, #0]
}
 80014a2:	bd70      	pop	{r4, r5, r6, pc}
      TSK_MediumFrequencyTaskM1();
 80014a4:	f7ff ff48 	bl	8001338 <TSK_MediumFrequencyTaskM1>
      hMFTaskCounterM1 = MF_TASK_OCCURENCE_TICKS;
 80014a8:	8025      	strh	r5, [r4, #0]
 80014aa:	e7ea      	b.n	8001482 <MC_Scheduler+0x1a>
 80014ac:	20000956 	.word	0x20000956
 80014b0:	2000095a 	.word	0x2000095a
 80014b4:	20000958 	.word	0x20000958
 80014b8:	2000095c 	.word	0x2000095c

080014bc <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 80014bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* USER CODE END HighFrequencyTask 0 */

  uint8_t bMotorNbr = 0;
  uint16_t hFOCreturn;

  HALL_CalcElAngle (&HALL_M1);
 80014be:	4839      	ldr	r0, [pc, #228]	; (80015a4 <TSK_HighFrequencyTask+0xe8>)
{
 80014c0:	b089      	sub	sp, #36	; 0x24
  HALL_CalcElAngle (&HALL_M1);
 80014c2:	f003 f951 	bl	8004768 <HALL_CalcElAngle>

  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 80014c6:	4b38      	ldr	r3, [pc, #224]	; (80015a8 <TSK_HighFrequencyTask+0xec>)
 80014c8:	6818      	ldr	r0, [r3, #0]
 80014ca:	f004 fa3d 	bl	8005948 <STC_GetSpeedSensor>
 80014ce:	0006      	movs	r6, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 80014d0:	f004 f9e6 	bl	80058a0 <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 80014d4:	4f35      	ldr	r7, [pc, #212]	; (80015ac <TSK_HighFrequencyTask+0xf0>)
  hElAngle = SPD_GetElAngle(speedHandle);
 80014d6:	0005      	movs	r5, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 80014d8:	a905      	add	r1, sp, #20
 80014da:	6838      	ldr	r0, [r7, #0]
 80014dc:	f003 fccf 	bl	8004e7e <PWMC_GetPhaseCurrents>
  RCM_ExecNextConv();
 80014e0:	f000 fcbc 	bl	8001e5c <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 80014e4:	9805      	ldr	r0, [sp, #20]
 80014e6:	f7ff fd09 	bl	8000efc <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80014ea:	0029      	movs	r1, r5
  Ialphabeta = MCM_Clarke(Iab);
 80014ec:	9006      	str	r0, [sp, #24]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80014ee:	f7ff fd75 	bl	8000fdc <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1],
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80014f2:	4c2f      	ldr	r4, [pc, #188]	; (80015b0 <TSK_HighFrequencyTask+0xf4>)
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80014f4:	9003      	str	r0, [sp, #12]
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80014f6:	2310      	movs	r3, #16
 80014f8:	5ee1      	ldrsh	r1, [r4, r3]
  Vqd.q = PI_Controller(pPIDIq[M1],
 80014fa:	4b2e      	ldr	r3, [pc, #184]	; (80015b4 <TSK_HighFrequencyTask+0xf8>)
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80014fc:	b200      	sxth	r0, r0
  Vqd.q = PI_Controller(pPIDIq[M1],
 80014fe:	1a09      	subs	r1, r1, r0
 8001500:	6818      	ldr	r0, [r3, #0]
 8001502:	f003 fc31 	bl	8004d68 <PI_Controller>
 8001506:	9000      	str	r0, [sp, #0]

  Vqd.d = PI_Controller(pPIDId[M1],
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001508:	2312      	movs	r3, #18
 800150a:	5ee1      	ldrsh	r1, [r4, r3]
 800150c:	ab02      	add	r3, sp, #8
 800150e:	2206      	movs	r2, #6
 8001510:	5e9b      	ldrsh	r3, [r3, r2]
  Vqd.d = PI_Controller(pPIDId[M1],
 8001512:	1ac9      	subs	r1, r1, r3
 8001514:	4b28      	ldr	r3, [pc, #160]	; (80015b8 <TSK_HighFrequencyTask+0xfc>)
 8001516:	6818      	ldr	r0, [r3, #0]
 8001518:	f003 fc26 	bl	8004d68 <PI_Controller>

  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 800151c:	4b27      	ldr	r3, [pc, #156]	; (80015bc <TSK_HighFrequencyTask+0x100>)
 800151e:	9900      	ldr	r1, [sp, #0]
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	ab04      	add	r3, sp, #16
 8001524:	8058      	strh	r0, [r3, #2]
 8001526:	8019      	strh	r1, [r3, #0]
 8001528:	0010      	movs	r0, r2
 800152a:	9904      	ldr	r1, [sp, #16]
 800152c:	f002 ff94 	bl	8004458 <Circle_Limitation>
 8001530:	b203      	sxth	r3, r0
 8001532:	9004      	str	r0, [sp, #16]
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	1403      	asrs	r3, r0, #16
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001538:	0030      	movs	r0, r6
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 800153a:	9301      	str	r3, [sp, #4]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 800153c:	f004 f9b6 	bl	80058ac <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001540:	0029      	movs	r1, r5
 8001542:	9804      	ldr	r0, [sp, #16]
 8001544:	f7ff fd8e 	bl	8001064 <MCM_Rev_Park>
 8001548:	0001      	movs	r1, r0
 800154a:	9007      	str	r0, [sp, #28]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 800154c:	6838      	ldr	r0, [r7, #0]
 800154e:	f003 fc9a 	bl	8004e86 <PWMC_SetPhaseVoltage>
 8001552:	0006      	movs	r6, r0
  RCM_ReadOngoingConv();
 8001554:	f000 fcbe 	bl	8001ed4 <RCM_ReadOngoingConv>
  FOCVars[M1].Vqd = Vqd;
 8001558:	9b00      	ldr	r3, [sp, #0]
  FOCVars[M1].Iab = Iab;
 800155a:	2204      	movs	r2, #4
  FOCVars[M1].Vqd = Vqd;
 800155c:	82e3      	strh	r3, [r4, #22]
 800155e:	9b01      	ldr	r3, [sp, #4]
  FOCVars[M1].Iab = Iab;
 8001560:	a905      	add	r1, sp, #20
  FOCVars[M1].Vqd = Vqd;
 8001562:	8323      	strh	r3, [r4, #24]
  FOCVars[M1].Iab = Iab;
 8001564:	0020      	movs	r0, r4
 8001566:	f004 fc8f 	bl	8005e88 <memcpy>
  FOCVars[M1].Ialphabeta = Ialphabeta;
 800156a:	2204      	movs	r2, #4
 800156c:	a906      	add	r1, sp, #24
 800156e:	1d20      	adds	r0, r4, #4
 8001570:	f004 fc8a 	bl	8005e88 <memcpy>
  FOCVars[M1].Iqd = Iqd;
 8001574:	0020      	movs	r0, r4
 8001576:	2204      	movs	r2, #4
 8001578:	a903      	add	r1, sp, #12
 800157a:	300c      	adds	r0, #12
 800157c:	f004 fc84 	bl	8005e88 <memcpy>
  FOCVars[M1].Valphabeta = Valphabeta;
 8001580:	0020      	movs	r0, r4
 8001582:	2204      	movs	r2, #4
 8001584:	301a      	adds	r0, #26
 8001586:	a907      	add	r1, sp, #28
 8001588:	f004 fc7e 	bl	8005e88 <memcpy>
  FOCVars[M1].hElAngle = hElAngle;
 800158c:	8425      	strh	r5, [r4, #32]
  if(hFOCreturn == MC_FOC_DURATION)
 800158e:	2e01      	cmp	r6, #1
 8001590:	d104      	bne.n	800159c <TSK_HighFrequencyTask+0xe0>
    STM_FaultProcessing(&STM[M1], MC_FOC_DURATION, 0);
 8001592:	2200      	movs	r2, #0
 8001594:	0031      	movs	r1, r6
 8001596:	480a      	ldr	r0, [pc, #40]	; (80015c0 <TSK_HighFrequencyTask+0x104>)
 8001598:	f004 fa7f 	bl	8005a9a <STM_FaultProcessing>
}
 800159c:	2000      	movs	r0, #0
 800159e:	b009      	add	sp, #36	; 0x24
 80015a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015a2:	46c0      	nop			; (mov r8, r8)
 80015a4:	200000f4 	.word	0x200000f4
 80015a8:	20000980 	.word	0x20000980
 80015ac:	20000988 	.word	0x20000988
 80015b0:	200008b8 	.word	0x200008b8
 80015b4:	20000974 	.word	0x20000974
 80015b8:	20000970 	.word	0x20000970
 80015bc:	20000968 	.word	0x20000968
 80015c0:	20000950 	.word	0x20000950

080015c4 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 80015c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */

  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80015c6:	4b1d      	ldr	r3, [pc, #116]	; (800163c <TSK_SafetyTask_PWMOFF+0x78>)
 80015c8:	0086      	lsls	r6, r0, #2
{
 80015ca:	0005      	movs	r5, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80015cc:	58f0      	ldr	r0, [r6, r3]
 80015ce:	f003 fb7b 	bl	8004cc8 <NTC_CalcAvTemp>
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80015d2:	4b1b      	ldr	r3, [pc, #108]	; (8001640 <TSK_SafetyTask_PWMOFF+0x7c>)
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80015d4:	0004      	movs	r4, r0
 80015d6:	2708      	movs	r7, #8
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80015d8:	58f0      	ldr	r0, [r6, r3]
 80015da:	f003 fd73 	bl	80050c4 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80015de:	43bc      	bics	r4, r7
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80015e0:	4304      	orrs	r4, r0
 80015e2:	b2a4      	uxth	r4, r4
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(bMotor == M1)
 80015e4:	2d00      	cmp	r5, #0
 80015e6:	d106      	bne.n	80015f6 <TSK_SafetyTask_PWMOFF+0x32>
  {
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
 80015e8:	4b16      	ldr	r3, [pc, #88]	; (8001644 <TSK_SafetyTask_PWMOFF+0x80>)
 80015ea:	6818      	ldr	r0, [r3, #0]
 80015ec:	f004 f91a 	bl	8005824 <RVBS_CalcAvVbus>
 80015f0:	43b8      	bics	r0, r7
 80015f2:	4304      	orrs	r4, r0
 80015f4:	b2a4      	uxth	r4, r4
  }

  STM_FaultProcessing(&STM[bMotor], CodeReturn, ~CodeReturn); /* Update the STM according error code */
 80015f6:	2706      	movs	r7, #6
 80015f8:	43e2      	mvns	r2, r4
 80015fa:	436f      	muls	r7, r5
 80015fc:	4b12      	ldr	r3, [pc, #72]	; (8001648 <TSK_SafetyTask_PWMOFF+0x84>)
 80015fe:	0021      	movs	r1, r4
 8001600:	19df      	adds	r7, r3, r7
 8001602:	0038      	movs	r0, r7
 8001604:	b292      	uxth	r2, r2
 8001606:	f004 fa48 	bl	8005a9a <STM_FaultProcessing>
  switch (STM_GetState(&STM[bMotor])) /* Acts on PWM outputs in case of faults */
 800160a:	0038      	movs	r0, r7
 800160c:	f004 fad4 	bl	8005bb8 <STM_GetState>
 8001610:	280a      	cmp	r0, #10
 8001612:	d002      	beq.n	800161a <TSK_SafetyTask_PWMOFF+0x56>
 8001614:	280b      	cmp	r0, #11
 8001616:	d00c      	beq.n	8001632 <TSK_SafetyTask_PWMOFF+0x6e>
    break;
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800161a:	4b09      	ldr	r3, [pc, #36]	; (8001640 <TSK_SafetyTask_PWMOFF+0x7c>)
 800161c:	5998      	ldr	r0, [r3, r6]
 800161e:	f003 fd2a 	bl	8005076 <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 8001622:	0028      	movs	r0, r5
 8001624:	f7ff fd4c 	bl	80010c0 <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001628:	4b08      	ldr	r3, [pc, #32]	; (800164c <TSK_SafetyTask_PWMOFF+0x88>)
 800162a:	5998      	ldr	r0, [r3, r6]
 800162c:	f003 faf9 	bl	8004c22 <MPM_Clear>
    break;
 8001630:	e7f2      	b.n	8001618 <TSK_SafetyTask_PWMOFF+0x54>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001632:	4b03      	ldr	r3, [pc, #12]	; (8001640 <TSK_SafetyTask_PWMOFF+0x7c>)
 8001634:	5998      	ldr	r0, [r3, r6]
 8001636:	f003 fd1e 	bl	8005076 <PWMC_SwitchOffPWM>
}
 800163a:	e7ed      	b.n	8001618 <TSK_SafetyTask_PWMOFF+0x54>
 800163c:	20000984 	.word	0x20000984
 8001640:	20000988 	.word	0x20000988
 8001644:	20000964 	.word	0x20000964
 8001648:	20000950 	.word	0x20000950
 800164c:	2000096c 	.word	0x2000096c

08001650 <TSK_SafetyTask>:
{
 8001650:	b510      	push	{r4, lr}
  if (bMCBootCompleted == 1)
 8001652:	4b05      	ldr	r3, [pc, #20]	; (8001668 <TSK_SafetyTask+0x18>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2b01      	cmp	r3, #1
 8001658:	d104      	bne.n	8001664 <TSK_SafetyTask+0x14>
    TSK_SafetyTask_PWMOFF(M1);
 800165a:	2000      	movs	r0, #0
 800165c:	f7ff ffb2 	bl	80015c4 <TSK_SafetyTask_PWMOFF>
    RCM_ExecUserConv ();
 8001660:	f000 fbd0 	bl	8001e04 <RCM_ExecUserConv>
}
 8001664:	bd10      	pop	{r4, pc}
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	20000956 	.word	0x20000956

0800166c <MC_RunMotorControlTasks>:
{
 800166c:	b510      	push	{r4, lr}
  if ( bMCBootCompleted ) {
 800166e:	4b05      	ldr	r3, [pc, #20]	; (8001684 <MC_RunMotorControlTasks+0x18>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d005      	beq.n	8001682 <MC_RunMotorControlTasks+0x16>
    MC_Scheduler();
 8001676:	f7ff fef7 	bl	8001468 <MC_Scheduler>
    TSK_SafetyTask();
 800167a:	f7ff ffe9 	bl	8001650 <TSK_SafetyTask>
    UI_Scheduler();
 800167e:	f000 ff17 	bl	80024b0 <UI_Scheduler>
}
 8001682:	bd10      	pop	{r4, pc}
 8001684:	20000956 	.word	0x20000956

08001688 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001688:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */

  R3_1_SwitchOffPWM(pwmcHandle[M1]);
 800168a:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <TSK_HardwareFaultTask+0x18>)
 800168c:	6818      	ldr	r0, [r3, #0]
 800168e:	f003 ff5b 	bl	8005548 <R3_1_SwitchOffPWM>
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	2180      	movs	r1, #128	; 0x80
 8001696:	4803      	ldr	r0, [pc, #12]	; (80016a4 <TSK_HardwareFaultTask+0x1c>)
 8001698:	f004 f9ff 	bl	8005a9a <STM_FaultProcessing>
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 800169c:	bd10      	pop	{r4, pc}
 800169e:	46c0      	nop			; (mov r8, r8)
 80016a0:	20000988 	.word	0x20000988
 80016a4:	20000950 	.word	0x20000950

080016a8 <mc_lock_pins>:
 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 80016a8:	b570      	push	{r4, r5, r6, lr}
LL_GPIO_LockPin(M1_CURR_AMPL_W_GPIO_Port, M1_CURR_AMPL_W_Pin);
 80016aa:	2490      	movs	r4, #144	; 0x90
 80016ac:	05e4      	lsls	r4, r4, #23
 80016ae:	0020      	movs	r0, r4
 80016b0:	2108      	movs	r1, #8
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
 80016b2:	4d1f      	ldr	r5, [pc, #124]	; (8001730 <mc_lock_pins+0x88>)
LL_GPIO_LockPin(M1_CURR_AMPL_W_GPIO_Port, M1_CURR_AMPL_W_Pin);
 80016b4:	f7ff fcef 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
 80016b8:	0020      	movs	r0, r4
 80016ba:	2120      	movs	r1, #32
 80016bc:	f7ff fceb 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
 80016c0:	0020      	movs	r0, r4
 80016c2:	2110      	movs	r1, #16
 80016c4:	f7ff fce7 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
 80016c8:	0028      	movs	r0, r5
 80016ca:	2102      	movs	r1, #2
 80016cc:	f7ff fce3 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_HALL_H2_GPIO_Port, M1_HALL_H2_Pin);
 80016d0:	0020      	movs	r0, r4
 80016d2:	2102      	movs	r1, #2
 80016d4:	f7ff fcdf 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_HALL_H3_GPIO_Port, M1_HALL_H3_Pin);
 80016d8:	0020      	movs	r0, r4
 80016da:	2104      	movs	r1, #4
 80016dc:	f7ff fcdb 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_HALL_H1_GPIO_Port, M1_HALL_H1_Pin);
 80016e0:	0020      	movs	r0, r4
 80016e2:	2101      	movs	r1, #1
 80016e4:	f7ff fcd7 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_UH_GPIO_Port, M1_PWM_UH_Pin);
 80016e8:	2180      	movs	r1, #128	; 0x80
 80016ea:	0020      	movs	r0, r4
 80016ec:	0049      	lsls	r1, r1, #1
 80016ee:	f7ff fcd2 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
 80016f2:	2180      	movs	r1, #128	; 0x80
 80016f4:	0020      	movs	r0, r4
 80016f6:	0089      	lsls	r1, r1, #2
 80016f8:	f7ff fccd 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_OCP_GPIO_Port, M1_OCP_Pin);
 80016fc:	2180      	movs	r1, #128	; 0x80
 80016fe:	0028      	movs	r0, r5
 8001700:	0149      	lsls	r1, r1, #5
 8001702:	f7ff fcc8 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
 8001706:	2180      	movs	r1, #128	; 0x80
 8001708:	0028      	movs	r0, r5
 800170a:	01c9      	lsls	r1, r1, #7
 800170c:	f7ff fcc3 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
 8001710:	2180      	movs	r1, #128	; 0x80
 8001712:	0020      	movs	r0, r4
 8001714:	00c9      	lsls	r1, r1, #3
 8001716:	f7ff fcbe 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
 800171a:	2180      	movs	r1, #128	; 0x80
 800171c:	0028      	movs	r0, r5
 800171e:	0209      	lsls	r1, r1, #8
 8001720:	f7ff fcb9 	bl	8001096 <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
 8001724:	2180      	movs	r1, #128	; 0x80
 8001726:	0028      	movs	r0, r5
 8001728:	0189      	lsls	r1, r1, #6
 800172a:	f7ff fcb4 	bl	8001096 <LL_GPIO_LockPin>
}
 800172e:	bd70      	pop	{r4, r5, r6, pc}
 8001730:	48000400 	.word	0x48000400

08001734 <MCP_ReceivedFrame>:
* @param  Code code value of frame to send.
* @param  buffer frame data buffer.
* @param  Size size of data frame.
*/
__weak void MCP_ReceivedFrame(MCP_Handle_t *pHandle, uint8_t Code, uint8_t *buffer, uint8_t Size)
{
 8001734:	b5f0      	push	{r4, r5, r6, r7, lr}
  bool RequireAck = true;
  bool bNoError = false; // Default is error
 8001736:	2609      	movs	r6, #9
{
 8001738:	b08f      	sub	sp, #60	; 0x3c
 800173a:	9303      	str	r3, [sp, #12]
  bool bNoError = false; // Default is error
 800173c:	ab02      	add	r3, sp, #8
 800173e:	18f6      	adds	r6, r6, r3
 8001740:	2300      	movs	r3, #0
{
 8001742:	0004      	movs	r4, r0
  bool bNoError = false; // Default is error
 8001744:	7033      	strb	r3, [r6, #0]
{
 8001746:	000f      	movs	r7, r1
 8001748:	0015      	movs	r5, r2
  uint8_t bErrorCode;

  /* Protocol version >3.3 motor selection inside Frame ID */
  uint8_t bMotorSelection = (Code & 0xE0) >> 5; /* Mask: 1110|0000 */
 800174a:	094b      	lsrs	r3, r1, #5
  if (bMotorSelection != 0)
 800174c:	d012      	beq.n	8001774 <MCP_ReceivedFrame+0x40>
  {
    if (UI_SetReg(&pHandle->_Super, MC_PROTOCOL_REG_TARGET_MOTOR, bMotorSelection - 1))
 800174e:	3b01      	subs	r3, #1
 8001750:	001a      	movs	r2, r3
 8001752:	2100      	movs	r1, #0
 8001754:	9302      	str	r3, [sp, #8]
 8001756:	f000 ff06 	bl	8002566 <UI_SetReg>
 800175a:	2800      	cmp	r0, #0
 800175c:	d023      	beq.n	80017a6 <MCP_ReceivedFrame+0x72>
    {
      Code &= 0x1F; /* Mask: 0001|1111 */
 800175e:	231f      	movs	r3, #31
 8001760:	401f      	ands	r7, r3

      /* Change also the DAC selected motor */
      if (pHandle->pDAC)
 8001762:	0023      	movs	r3, r4
 8001764:	33c4      	adds	r3, #196	; 0xc4
 8001766:	6818      	ldr	r0, [r3, #0]
 8001768:	2800      	cmp	r0, #0
 800176a:	d003      	beq.n	8001774 <MCP_ReceivedFrame+0x40>
      {
        UI_SetReg(&pHandle->pDAC->_Super, MC_PROTOCOL_REG_TARGET_MOTOR, bMotorSelection - 1);
 800176c:	2100      	movs	r1, #0
 800176e:	9a02      	ldr	r2, [sp, #8]
 8001770:	f000 fef9 	bl	8002566 <UI_SetReg>
      Code = MC_PROTOCOL_CODE_NONE; /* Error */
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
    }
  }

  switch (Code)
 8001774:	2f12      	cmp	r7, #18
 8001776:	d900      	bls.n	800177a <MCP_ReceivedFrame+0x46>
 8001778:	e203      	b.n	8001b82 <MCP_ReceivedFrame+0x44e>
 800177a:	0038      	movs	r0, r7
 800177c:	f7fe fce2 	bl	8000144 <__gnu_thumb1_case_uhi>
 8001780:	002a0094 	.word	0x002a0094
 8001784:	013e00a6 	.word	0x013e00a6
 8001788:	02010201 	.word	0x02010201
 800178c:	016c0148 	.word	0x016c0148
 8001790:	01b6018d 	.word	0x01b6018d
 8001794:	01e201d4 	.word	0x01e201d4
 8001798:	017f0019 	.word	0x017f0019
 800179c:	02010201 	.word	0x02010201
 80017a0:	02010201 	.word	0x02010201
 80017a4:	0094      	.short	0x0094
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 80017a6:	230e      	movs	r3, #14
 80017a8:	aa02      	add	r2, sp, #8
 80017aa:	189b      	adds	r3, r3, r2
 80017ac:	220b      	movs	r2, #11
    }
    break;

  default:
    {
      bErrorCode = ERROR_BAD_FRAME_ID;
 80017ae:	701a      	strb	r2, [r3, #0]
    }
    break;
  }

  if (RequireAck)
 80017b0:	e07a      	b.n	80018a8 <MCP_ReceivedFrame+0x174>
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 80017b2:	0023      	movs	r3, r4
 80017b4:	2000      	movs	r0, #0
 80017b6:	33c0      	adds	r3, #192	; 0xc0
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	ad06      	add	r5, sp, #24
 80017bc:	5c11      	ldrb	r1, [r2, r0]
 80017be:	b2c3      	uxtb	r3, r0
 80017c0:	2900      	cmp	r1, #0
 80017c2:	d000      	beq.n	80017c6 <MCP_ReceivedFrame+0x92>
 80017c4:	e1d7      	b.n	8001b76 <MCP_ReceivedFrame+0x442>
        outBuff[i] = 0;
 80017c6:	2220      	movs	r2, #32
 80017c8:	1ad2      	subs	r2, r2, r3
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	1828      	adds	r0, r5, r0
 80017ce:	f004 fb64 	bl	8005e9a <memset>
 80017d2:	e137      	b.n	8001a44 <MCP_ReceivedFrame+0x310>
      bErrorCode = ERROR_CODE_WRONG_SET;
 80017d4:	220e      	movs	r2, #14
 80017d6:	ab02      	add	r3, sp, #8
 80017d8:	18d2      	adds	r2, r2, r3
 80017da:	2305      	movs	r3, #5
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 80017dc:	7829      	ldrb	r1, [r5, #0]
      bErrorCode = ERROR_CODE_WRONG_SET;
 80017de:	7013      	strb	r3, [r2, #0]
      switch (bRegID)
 80017e0:	291d      	cmp	r1, #29
 80017e2:	d935      	bls.n	8001850 <MCP_ReceivedFrame+0x11c>
 80017e4:	2988      	cmp	r1, #136	; 0x88
 80017e6:	d80b      	bhi.n	8001800 <MCP_ReceivedFrame+0xcc>
 80017e8:	2973      	cmp	r1, #115	; 0x73
 80017ea:	d80c      	bhi.n	8001806 <MCP_ReceivedFrame+0xd2>
 80017ec:	2965      	cmp	r1, #101	; 0x65
 80017ee:	d807      	bhi.n	8001800 <MCP_ReceivedFrame+0xcc>
 80017f0:	294e      	cmp	r1, #78	; 0x4e
 80017f2:	d819      	bhi.n	8001828 <MCP_ReceivedFrame+0xf4>
 80017f4:	2941      	cmp	r1, #65	; 0x41
 80017f6:	d064      	beq.n	80018c2 <MCP_ReceivedFrame+0x18e>
 80017f8:	000b      	movs	r3, r1
 80017fa:	3b46      	subs	r3, #70	; 0x46
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d91d      	bls.n	800183c <MCP_ReceivedFrame+0x108>
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 8001800:	2302      	movs	r3, #2
 8001802:	7013      	strb	r3, [r2, #0]
  if (RequireAck)
 8001804:	e050      	b.n	80018a8 <MCP_ReceivedFrame+0x174>
 8001806:	0008      	movs	r0, r1
 8001808:	3874      	subs	r0, #116	; 0x74
 800180a:	2814      	cmp	r0, #20
 800180c:	d8f8      	bhi.n	8001800 <MCP_ReceivedFrame+0xcc>
 800180e:	f7fe fc7b 	bl	8000108 <__gnu_thumb1_case_sqi>
 8001812:	1540      	.short	0x1540
 8001814:	15151515 	.word	0x15151515
 8001818:	15f7f7f7 	.word	0x15f7f7f7
 800181c:	f7f7f715 	.word	0xf7f7f715
 8001820:	f7f7f7f7 	.word	0xf7f7f7f7
 8001824:	5858      	.short	0x5858
 8001826:	58          	.byte	0x58
 8001827:	00          	.byte	0x00
 8001828:	0008      	movs	r0, r1
 800182a:	2301      	movs	r3, #1
 800182c:	384f      	subs	r0, #79	; 0x4f
 800182e:	b2c0      	uxtb	r0, r0
 8001830:	4083      	lsls	r3, r0
 8001832:	4871      	ldr	r0, [pc, #452]	; (80019f8 <MCP_ReceivedFrame+0x2c4>)
 8001834:	4203      	tst	r3, r0
 8001836:	d144      	bne.n	80018c2 <MCP_ReceivedFrame+0x18e>
 8001838:	04db      	lsls	r3, r3, #19
 800183a:	d5e1      	bpl.n	8001800 <MCP_ReceivedFrame+0xcc>
          int32_t wValue = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 800183c:	78aa      	ldrb	r2, [r5, #2]
 800183e:	786b      	ldrb	r3, [r5, #1]
 8001840:	0212      	lsls	r2, r2, #8
 8001842:	18d2      	adds	r2, r2, r3
 8001844:	78eb      	ldrb	r3, [r5, #3]
 8001846:	041b      	lsls	r3, r3, #16
 8001848:	18d2      	adds	r2, r2, r3
 800184a:	792b      	ldrb	r3, [r5, #4]
 800184c:	061b      	lsls	r3, r3, #24
 800184e:	e03b      	b.n	80018c8 <MCP_ReceivedFrame+0x194>
 8001850:	0008      	movs	r0, r1
 8001852:	f7fe fc59 	bl	8000108 <__gnu_thumb1_case_sqi>
 8001856:	d50f      	.short	0xd50f
 8001858:	36d51ed5 	.word	0x36d51ed5
 800185c:	36363636 	.word	0x36363636
 8001860:	36363636 	.word	0x36363636
 8001864:	f3f33636 	.word	0xf3f33636
 8001868:	3636d5d5 	.word	0x3636d5d5
 800186c:	d5363636 	.word	0xd5363636
 8001870:	3320d5d5 	.word	0x3320d5d5
          UI_SetReg(&pHandle->pDAC->_Super, bRegID, wValue);
 8001874:	0023      	movs	r3, r4
          int32_t wValue = (int32_t)(buffer[1]);
 8001876:	786d      	ldrb	r5, [r5, #1]
          UI_SetReg(&pHandle->pDAC->_Super, bRegID, wValue);
 8001878:	33c4      	adds	r3, #196	; 0xc4
 800187a:	002a      	movs	r2, r5
 800187c:	2100      	movs	r1, #0
 800187e:	6818      	ldr	r0, [r3, #0]
 8001880:	f000 fe71 	bl	8002566 <UI_SetReg>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8001884:	002a      	movs	r2, r5
 8001886:	2100      	movs	r1, #0
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8001888:	0020      	movs	r0, r4
 800188a:	f000 fe6c 	bl	8002566 <UI_SetReg>
 800188e:	7030      	strb	r0, [r6, #0]
  if (RequireAck)
 8001890:	e00a      	b.n	80018a8 <MCP_ReceivedFrame+0x174>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, (int32_t)(buffer[1]));
 8001892:	786a      	ldrb	r2, [r5, #1]
 8001894:	e7f8      	b.n	8001888 <MCP_ReceivedFrame+0x154>
          UI_SetDAC(&pHandle->pDAC->_Super, DAC_CH0, (MC_Protocol_REG_t)(buffer[1]));
 8001896:	2100      	movs	r1, #0
 8001898:	786a      	ldrb	r2, [r5, #1]
          UI_SetDAC(&pHandle->pDAC->_Super, DAC_CH1, (MC_Protocol_REG_t)(buffer[1]));
 800189a:	0023      	movs	r3, r4
 800189c:	33c4      	adds	r3, #196	; 0xc4
 800189e:	6818      	ldr	r0, [r3, #0]
 80018a0:	f000 ff9d 	bl	80027de <UI_SetDAC>
          bNoError = true; /* No check inside class return always true*/
 80018a4:	2301      	movs	r3, #1
 80018a6:	7033      	strb	r3, [r6, #0]
  {
    if (bNoError)
 80018a8:	7833      	ldrb	r3, [r6, #0]
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
 80018aa:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80018ac:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if (bNoError)
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d100      	bne.n	80018b4 <MCP_ReceivedFrame+0x180>
 80018b2:	e16b      	b.n	8001b8c <MCP_ReceivedFrame+0x458>
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
 80018b4:	2300      	movs	r3, #0
 80018b6:	21f0      	movs	r1, #240	; 0xf0
 80018b8:	001a      	movs	r2, r3
 80018ba:	e071      	b.n	80019a0 <MCP_ReceivedFrame+0x26c>
          UI_SetDAC(&pHandle->pDAC->_Super, DAC_CH1, (MC_Protocol_REG_t)(buffer[1]));
 80018bc:	2101      	movs	r1, #1
 80018be:	786a      	ldrb	r2, [r5, #1]
 80018c0:	e7eb      	b.n	800189a <MCP_ReceivedFrame+0x166>
          int32_t wValue = buffer[1] + (buffer[2] << 8);
 80018c2:	78aa      	ldrb	r2, [r5, #2]
 80018c4:	786b      	ldrb	r3, [r5, #1]
 80018c6:	0212      	lsls	r2, r2, #8
 80018c8:	18d2      	adds	r2, r2, r3
 80018ca:	e7dd      	b.n	8001888 <MCP_ReceivedFrame+0x154>
      bErrorCode = ERROR_CODE_GET_WRITE_ONLY;
 80018cc:	230e      	movs	r3, #14
 80018ce:	aa02      	add	r2, sp, #8
 80018d0:	189b      	adds	r3, r3, r2
 80018d2:	2203      	movs	r2, #3
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 80018d4:	7829      	ldrb	r1, [r5, #0]
      bErrorCode = ERROR_CODE_GET_WRITE_ONLY;
 80018d6:	701a      	strb	r2, [r3, #0]
      switch (bRegID)
 80018d8:	2988      	cmp	r1, #136	; 0x88
 80018da:	d8e5      	bhi.n	80018a8 <MCP_ReceivedFrame+0x174>
 80018dc:	0008      	movs	r0, r1
 80018de:	f7fe fc13 	bl	8000108 <__gnu_thumb1_case_sqi>
 80018e2:	7e45      	.short	0x7e45
 80018e4:	727e4545 	.word	0x727e4545
 80018e8:	72727272 	.word	0x72727272
 80018ec:	72727272 	.word	0x72727272
 80018f0:	72727272 	.word	0x72727272
 80018f4:	72727272 	.word	0x72727272
 80018f8:	72727272 	.word	0x72727272
 80018fc:	61517272 	.word	0x61517272
 8001900:	7272727e 	.word	0x7272727e
 8001904:	e3e3e345 	.word	0xe3e3e345
 8001908:	e3e3e3e3 	.word	0xe3e3e3e3
 800190c:	e3e3e3e3 	.word	0xe3e3e3e3
 8001910:	e3e3e3e3 	.word	0xe3e3e3e3
 8001914:	e3e3e3e3 	.word	0xe3e3e3e3
 8001918:	e3e3e3e3 	.word	0xe3e3e3e3
 800191c:	e3e3e3e3 	.word	0xe3e3e3e3
 8001920:	72e3e3e3 	.word	0x72e3e3e3
 8001924:	e3e3e3e3 	.word	0xe3e3e3e3
 8001928:	727e7e7e 	.word	0x727e7e7e
 800192c:	45727272 	.word	0x45727272
 8001930:	7272727e 	.word	0x7272727e
 8001934:	72727272 	.word	0x72727272
 8001938:	72727272 	.word	0x72727272
 800193c:	72e37e45 	.word	0x72e37e45
 8001940:	72727272 	.word	0x72727272
 8001944:	7272e3e3 	.word	0x7272e3e3
 8001948:	7e7e4545 	.word	0x7e7e4545
 800194c:	457e7e7e 	.word	0x457e7e7e
 8001950:	e37e7272 	.word	0xe37e7272
 8001954:	7e457272 	.word	0x7e457272
 8001958:	7e7e7e7e 	.word	0x7e7e7e7e
 800195c:	7e7e7e7e 	.word	0x7e7e7e7e
 8001960:	e3457e7e 	.word	0xe3457e7e
 8001964:	7e7e7e45 	.word	0x7e7e7e45
 8001968:	7272      	.short	0x7272
 800196a:	72          	.byte	0x72
 800196b:	00          	.byte	0x00
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 800196c:	0032      	movs	r2, r6
 800196e:	0020      	movs	r0, r4
 8001970:	f000 ff44 	bl	80027fc <UI_GetReg>
           if ( bNoError == true )
 8001974:	7833      	ldrb	r3, [r6, #0]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001976:	9006      	str	r0, [sp, #24]
           if ( bNoError == true )
 8001978:	2b00      	cmp	r3, #0
 800197a:	d095      	beq.n	80018a8 <MCP_ReceivedFrame+0x174>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 800197c:	2301      	movs	r3, #1
 800197e:	6b65      	ldr	r5, [r4, #52]	; 0x34
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 4);
 8001980:	aa06      	add	r2, sp, #24
 8001982:	e00b      	b.n	800199c <MCP_ReceivedFrame+0x268>
          if (pHandle->pDAC)
 8001984:	0023      	movs	r3, r4
 8001986:	33c4      	adds	r3, #196	; 0xc4
 8001988:	6818      	ldr	r0, [r3, #0]
 800198a:	2800      	cmp	r0, #0
 800198c:	d08c      	beq.n	80018a8 <MCP_ReceivedFrame+0x174>
            MC_Protocol_REG_t value = UI_GetDAC(&pHandle->pDAC->_Super, DAC_CH0);
 800198e:	2100      	movs	r1, #0
 8001990:	f000 ff2b 	bl	80027ea <UI_GetDAC>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 8001994:	2301      	movs	r3, #1
            MC_Protocol_REG_t value = UI_GetDAC(&pHandle->pDAC->_Super, DAC_CH0);
 8001996:	aa06      	add	r2, sp, #24
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 8001998:	6b65      	ldr	r5, [r4, #52]	; 0x34
            MC_Protocol_REG_t value = UI_GetDAC(&pHandle->pDAC->_Super, DAC_CH0);
 800199a:	7010      	strb	r0, [r2, #0]
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 4);
 800199c:	21f0      	movs	r1, #240	; 0xf0
 800199e:	6b20      	ldr	r0, [r4, #48]	; 0x30
    }
    else
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_ERROR, &bErrorCode, 1);
 80019a0:	47a8      	blx	r5
    }
  }
}
 80019a2:	e0e6      	b.n	8001b72 <MCP_ReceivedFrame+0x43e>
          if (pHandle->pDAC)
 80019a4:	0023      	movs	r3, r4
 80019a6:	33c4      	adds	r3, #196	; 0xc4
 80019a8:	6818      	ldr	r0, [r3, #0]
 80019aa:	2800      	cmp	r0, #0
 80019ac:	d100      	bne.n	80019b0 <MCP_ReceivedFrame+0x27c>
 80019ae:	e77b      	b.n	80018a8 <MCP_ReceivedFrame+0x174>
            MC_Protocol_REG_t value = UI_GetDAC(&pHandle->pDAC->_Super, DAC_CH1);
 80019b0:	2101      	movs	r1, #1
 80019b2:	f000 ff1a 	bl	80027ea <UI_GetDAC>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 80019b6:	2301      	movs	r3, #1
            MC_Protocol_REG_t value = UI_GetDAC(&pHandle->pDAC->_Super, DAC_CH1);
 80019b8:	aa06      	add	r2, sp, #24
 80019ba:	7010      	strb	r0, [r2, #0]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 80019bc:	21f0      	movs	r1, #240	; 0xf0
 80019be:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80019c0:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80019c2:	47a8      	blx	r5
      bNoError = true;
 80019c4:	e76e      	b.n	80018a4 <MCP_ReceivedFrame+0x170>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 80019c6:	0032      	movs	r2, r6
 80019c8:	0020      	movs	r0, r4
 80019ca:	f000 ff17 	bl	80027fc <UI_GetReg>
          if ( bNoError == true )
 80019ce:	7833      	ldrb	r3, [r6, #0]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 80019d0:	9006      	str	r0, [sp, #24]
          if ( bNoError == true )
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d100      	bne.n	80019d8 <MCP_ReceivedFrame+0x2a4>
 80019d6:	e767      	b.n	80018a8 <MCP_ReceivedFrame+0x174>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 2);
 80019d8:	2302      	movs	r3, #2
 80019da:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80019dc:	e7d0      	b.n	8001980 <MCP_ReceivedFrame+0x24c>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 80019de:	0032      	movs	r2, r6
 80019e0:	0020      	movs	r0, r4
 80019e2:	f000 ff0b 	bl	80027fc <UI_GetReg>
          if ( bNoError == true )
 80019e6:	7833      	ldrb	r3, [r6, #0]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 80019e8:	9006      	str	r0, [sp, #24]
          if ( bNoError == true )
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d100      	bne.n	80019f0 <MCP_ReceivedFrame+0x2bc>
 80019ee:	e75b      	b.n	80018a8 <MCP_ReceivedFrame+0x174>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 4);
 80019f0:	2304      	movs	r3, #4
 80019f2:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80019f4:	e7c4      	b.n	8001980 <MCP_ReceivedFrame+0x24c>
 80019f6:	46c0      	nop			; (mov r8, r8)
 80019f8:	006407f1 	.word	0x006407f1
      bErrorCode = ERROR_CODE_WRONG_CMD;
 80019fc:	230e      	movs	r3, #14
 80019fe:	aa02      	add	r2, sp, #8
 8001a00:	189b      	adds	r3, r3, r2
 8001a02:	2207      	movs	r2, #7
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 8001a04:	0020      	movs	r0, r4
      uint8_t bCmdID = buffer[0];
 8001a06:	7829      	ldrb	r1, [r5, #0]
      bErrorCode = ERROR_CODE_WRONG_CMD;
 8001a08:	701a      	strb	r2, [r3, #0]
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 8001a0a:	f000 fe2c 	bl	8002666 <UI_ExecCmd>
 8001a0e:	e73e      	b.n	800188e <MCP_ReceivedFrame+0x15a>
        outBuff[i] = 0;
 8001a10:	ad06      	add	r5, sp, #24
 8001a12:	2220      	movs	r2, #32
 8001a14:	2100      	movs	r1, #0
 8001a16:	0028      	movs	r0, r5
 8001a18:	f004 fa3f 	bl	8005e9a <memset>
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 8001a1c:	0023      	movs	r3, r4
 8001a1e:	2200      	movs	r2, #0
 8001a20:	33c0      	adds	r3, #192	; 0xc0
 8001a22:	6819      	ldr	r1, [r3, #0]
 8001a24:	5c88      	ldrb	r0, [r1, r2]
 8001a26:	b2d3      	uxtb	r3, r2
 8001a28:	2809      	cmp	r0, #9
 8001a2a:	d10e      	bne.n	8001a4a <MCP_ReceivedFrame+0x316>
      outBuff[0] = pHandle->s_fwVer[i+5];
 8001a2c:	1d5a      	adds	r2, r3, #5
 8001a2e:	b2d2      	uxtb	r2, r2
 8001a30:	5c8a      	ldrb	r2, [r1, r2]
 8001a32:	702a      	strb	r2, [r5, #0]
      outBuff[1] = pHandle->s_fwVer[i+7];
 8001a34:	1dda      	adds	r2, r3, #7
 8001a36:	b2d2      	uxtb	r2, r2
 8001a38:	5c8a      	ldrb	r2, [r1, r2]
      outBuff[2] = pHandle->s_fwVer[i+9];
 8001a3a:	3309      	adds	r3, #9
      outBuff[1] = pHandle->s_fwVer[i+7];
 8001a3c:	706a      	strb	r2, [r5, #1]
      outBuff[2] = pHandle->s_fwVer[i+9];
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	5ccb      	ldrb	r3, [r1, r3]
 8001a42:	70ab      	strb	r3, [r5, #2]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8001a44:	2320      	movs	r3, #32
 8001a46:	002a      	movs	r2, r5
 8001a48:	e7b8      	b.n	80019bc <MCP_ReceivedFrame+0x288>
        outBuff[3+i] = pHandle->s_fwVer[i];
 8001a4a:	18ab      	adds	r3, r5, r2
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 8001a4c:	3201      	adds	r2, #1
        outBuff[3+i] = pHandle->s_fwVer[i];
 8001a4e:	70d8      	strb	r0, [r3, #3]
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 8001a50:	2a1d      	cmp	r2, #29
 8001a52:	d1e7      	bne.n	8001a24 <MCP_ReceivedFrame+0x2f0>
 8001a54:	0013      	movs	r3, r2
 8001a56:	e7e9      	b.n	8001a2c <MCP_ReceivedFrame+0x2f8>
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8001a58:	796b      	ldrb	r3, [r5, #5]
 8001a5a:	792a      	ldrb	r2, [r5, #4]
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001a5c:	7869      	ldrb	r1, [r5, #1]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8001a5e:	021b      	lsls	r3, r3, #8
 8001a60:	18d2      	adds	r2, r2, r3
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001a62:	782b      	ldrb	r3, [r5, #0]
 8001a64:	0209      	lsls	r1, r1, #8
 8001a66:	18c9      	adds	r1, r1, r3
 8001a68:	78ab      	ldrb	r3, [r5, #2]
      bNoError = UI_ExecSpeedRamp(&pHandle->_Super, rpm,duration);
 8001a6a:	0020      	movs	r0, r4
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001a6c:	041b      	lsls	r3, r3, #16
 8001a6e:	18c9      	adds	r1, r1, r3
 8001a70:	78eb      	ldrb	r3, [r5, #3]
      bNoError = UI_ExecSpeedRamp(&pHandle->_Super, rpm,duration);
 8001a72:	b292      	uxth	r2, r2
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001a74:	061b      	lsls	r3, r3, #24
 8001a76:	18c9      	adds	r1, r1, r3
      bNoError = UI_ExecSpeedRamp(&pHandle->_Super, rpm,duration);
 8001a78:	f000 fe3b 	bl	80026f2 <UI_ExecSpeedRamp>
 8001a7c:	e707      	b.n	800188e <MCP_ReceivedFrame+0x15a>
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8001a7e:	796b      	ldrb	r3, [r5, #5]
 8001a80:	792a      	ldrb	r2, [r5, #4]
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001a82:	7869      	ldrb	r1, [r5, #1]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8001a84:	021b      	lsls	r3, r3, #8
 8001a86:	18d2      	adds	r2, r2, r3
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001a88:	782b      	ldrb	r3, [r5, #0]
 8001a8a:	0209      	lsls	r1, r1, #8
 8001a8c:	18c9      	adds	r1, r1, r3
      bNoError = UI_ExecTorqueRamp(&pHandle->_Super, torque,duration);
 8001a8e:	0020      	movs	r0, r4
 8001a90:	b292      	uxth	r2, r2
 8001a92:	b209      	sxth	r1, r1
 8001a94:	f000 fe40 	bl	8002718 <UI_ExecTorqueRamp>
 8001a98:	e6f9      	b.n	800188e <MCP_ReceivedFrame+0x15a>
      UI_GetRevupData(&pHandle->_Super, buffer[0], &Durationms, &FinalMecSpeedUnit, &FinalTorque);
 8001a9a:	7829      	ldrb	r1, [r5, #0]
 8001a9c:	250e      	movs	r5, #14
 8001a9e:	220a      	movs	r2, #10
 8001aa0:	ab02      	add	r3, sp, #8
 8001aa2:	18ed      	adds	r5, r5, r3
 8001aa4:	af05      	add	r7, sp, #20
 8001aa6:	a802      	add	r0, sp, #8
 8001aa8:	003b      	movs	r3, r7
 8001aaa:	9500      	str	r5, [sp, #0]
 8001aac:	1812      	adds	r2, r2, r0
 8001aae:	0020      	movs	r0, r4
 8001ab0:	f000 fe3d 	bl	800272e <UI_GetRevupData>
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	5efa      	ldrsh	r2, [r7, r3]
 8001ab8:	2306      	movs	r3, #6
 8001aba:	4353      	muls	r3, r2
      outBuff[0] = (uint8_t)(rpm);
 8001abc:	aa06      	add	r2, sp, #24
      outBuff[1] = (uint8_t)(rpm >> 8);
 8001abe:	1219      	asrs	r1, r3, #8
      outBuff[0] = (uint8_t)(rpm);
 8001ac0:	7013      	strb	r3, [r2, #0]
      outBuff[1] = (uint8_t)(rpm >> 8);
 8001ac2:	7051      	strb	r1, [r2, #1]
      outBuff[2] = (uint8_t)(rpm >> 16);
 8001ac4:	1419      	asrs	r1, r3, #16
      outBuff[3] = (uint8_t)(rpm >> 24);
 8001ac6:	161b      	asrs	r3, r3, #24
      outBuff[2] = (uint8_t)(rpm >> 16);
 8001ac8:	7091      	strb	r1, [r2, #2]
      outBuff[3] = (uint8_t)(rpm >> 24);
 8001aca:	70d3      	strb	r3, [r2, #3]
      outBuff[4] = (uint8_t)(FinalTorque);
 8001acc:	2100      	movs	r1, #0
 8001ace:	5e6b      	ldrsh	r3, [r5, r1]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 8001ad0:	6b20      	ldr	r0, [r4, #48]	; 0x30
      outBuff[4] = (uint8_t)(FinalTorque);
 8001ad2:	7113      	strb	r3, [r2, #4]
      outBuff[5] = (uint8_t)(FinalTorque >> 8);
 8001ad4:	121b      	asrs	r3, r3, #8
 8001ad6:	7153      	strb	r3, [r2, #5]
      outBuff[6] = (uint8_t)(Durationms);
 8001ad8:	ab02      	add	r3, sp, #8
 8001ada:	895b      	ldrh	r3, [r3, #10]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 8001adc:	21f0      	movs	r1, #240	; 0xf0
      outBuff[6] = (uint8_t)(Durationms);
 8001ade:	7193      	strb	r3, [r2, #6]
      outBuff[7] = (uint8_t)(Durationms >> 8);
 8001ae0:	0a1b      	lsrs	r3, r3, #8
 8001ae2:	71d3      	strb	r3, [r2, #7]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 8001ae4:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8001ae6:	2308      	movs	r3, #8
 8001ae8:	47a8      	blx	r5
  if (RequireAck)
 8001aea:	e6dd      	b.n	80018a8 <MCP_ReceivedFrame+0x174>
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8001aec:	78a8      	ldrb	r0, [r5, #2]
 8001aee:	786b      	ldrb	r3, [r5, #1]
 8001af0:	0200      	lsls	r0, r0, #8
 8001af2:	18c0      	adds	r0, r0, r3
 8001af4:	78eb      	ldrb	r3, [r5, #3]
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 8001af6:	2106      	movs	r1, #6
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8001af8:	041b      	lsls	r3, r3, #16
 8001afa:	18c0      	adds	r0, r0, r3
 8001afc:	792b      	ldrb	r3, [r5, #4]
 8001afe:	061b      	lsls	r3, r3, #24
 8001b00:	18c0      	adds	r0, r0, r3
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 8001b02:	f7fe fbb3 	bl	800026c <__divsi3>
      hDurationms = buffer[7] + (buffer[8] << 8);
 8001b06:	7a29      	ldrb	r1, [r5, #8]
 8001b08:	79ea      	ldrb	r2, [r5, #7]
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 8001b0a:	b203      	sxth	r3, r0
      hDurationms = buffer[7] + (buffer[8] << 8);
 8001b0c:	0209      	lsls	r1, r1, #8
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 8001b0e:	79a8      	ldrb	r0, [r5, #6]
      hDurationms = buffer[7] + (buffer[8] << 8);
 8001b10:	1852      	adds	r2, r2, r1
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 8001b12:	7829      	ldrb	r1, [r5, #0]
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 8001b14:	796d      	ldrb	r5, [r5, #5]
 8001b16:	0200      	lsls	r0, r0, #8
 8001b18:	182d      	adds	r5, r5, r0
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 8001b1a:	b22d      	sxth	r5, r5
 8001b1c:	0020      	movs	r0, r4
 8001b1e:	b292      	uxth	r2, r2
 8001b20:	9500      	str	r5, [sp, #0]
 8001b22:	f000 fe23 	bl	800276c <UI_SetRevupData>
 8001b26:	e6b2      	b.n	800188e <MCP_ReceivedFrame+0x15a>
      hIdRef = buffer[2] + (buffer[3] << 8);
 8001b28:	78eb      	ldrb	r3, [r5, #3]
 8001b2a:	78aa      	ldrb	r2, [r5, #2]
 8001b2c:	021b      	lsls	r3, r3, #8
 8001b2e:	18d2      	adds	r2, r2, r3
      hIqRef = buffer[0] + (buffer[1] << 8);
 8001b30:	786b      	ldrb	r3, [r5, #1]
 8001b32:	7829      	ldrb	r1, [r5, #0]
 8001b34:	021b      	lsls	r3, r3, #8
 8001b36:	18c9      	adds	r1, r1, r3
      UI_SetCurrentReferences(&pHandle->_Super, hIqRef, hIdRef);
 8001b38:	0020      	movs	r0, r4
 8001b3a:	b212      	sxth	r2, r2
 8001b3c:	b209      	sxth	r1, r1
 8001b3e:	f000 fe32 	bl	80027a6 <UI_SetCurrentReferences>
      bNoError = true;
 8001b42:	e6af      	b.n	80018a4 <MCP_ReceivedFrame+0x170>
      stepList.len = Size;
 8001b44:	9b03      	ldr	r3, [sp, #12]
      stepList.data = buffer;
 8001b46:	a806      	add	r0, sp, #24
 8001b48:	9506      	str	r5, [sp, #24]
      stepList.len = Size;
 8001b4a:	7103      	strb	r3, [r0, #4]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 8001b4c:	230e      	movs	r3, #14
 8001b4e:	aa02      	add	r2, sp, #8
 8001b50:	189b      	adds	r3, r3, r2
 8001b52:	220c      	movs	r2, #12
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8001b54:	4d10      	ldr	r5, [pc, #64]	; (8001b98 <MCP_ReceivedFrame+0x464>)
      bErrorCode = ERROR_MP_NOT_ENABLED;
 8001b56:	701a      	strb	r2, [r3, #0]
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8001b58:	0029      	movs	r1, r5
 8001b5a:	f000 fe32 	bl	80027c2 <UI_GetMPInfo>
 8001b5e:	7030      	strb	r0, [r6, #0]
      if (bNoError)
 8001b60:	2800      	cmp	r0, #0
 8001b62:	d100      	bne.n	8001b66 <MCP_ReceivedFrame+0x432>
 8001b64:	e6a0      	b.n	80018a8 <MCP_ReceivedFrame+0x174>
        pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MPInfo.data, MPInfo.len);
 8001b66:	21f0      	movs	r1, #240	; 0xf0
 8001b68:	792b      	ldrb	r3, [r5, #4]
 8001b6a:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8001b6c:	682a      	ldr	r2, [r5, #0]
 8001b6e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001b70:	47b0      	blx	r6
}
 8001b72:	b00f      	add	sp, #60	; 0x3c
 8001b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
        outBuff[i] = pHandle->s_fwVer[i];
 8001b76:	5429      	strb	r1, [r5, r0]
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 8001b78:	3001      	adds	r0, #1
 8001b7a:	2820      	cmp	r0, #32
 8001b7c:	d000      	beq.n	8001b80 <MCP_ReceivedFrame+0x44c>
 8001b7e:	e61d      	b.n	80017bc <MCP_ReceivedFrame+0x88>
 8001b80:	e760      	b.n	8001a44 <MCP_ReceivedFrame+0x310>
      bErrorCode = ERROR_BAD_FRAME_ID;
 8001b82:	230e      	movs	r3, #14
 8001b84:	aa02      	add	r2, sp, #8
 8001b86:	189b      	adds	r3, r3, r2
 8001b88:	2201      	movs	r2, #1
 8001b8a:	e610      	b.n	80017ae <MCP_ReceivedFrame+0x7a>
      pHandle->fFcpSend(pHandle->pFCP, ACK_ERROR, &bErrorCode, 1);
 8001b8c:	220e      	movs	r2, #14
 8001b8e:	a902      	add	r1, sp, #8
 8001b90:	1852      	adds	r2, r2, r1
 8001b92:	2301      	movs	r3, #1
 8001b94:	21ff      	movs	r1, #255	; 0xff
 8001b96:	e703      	b.n	80019a0 <MCP_ReceivedFrame+0x26c>
 8001b98:	2000098c 	.word	0x2000098c

08001b9c <MCP_WaitNextFrame>:
{
 8001b9c:	b510      	push	{r4, lr}
 8001b9e:	0004      	movs	r4, r0
  pHandle->fFcpAbortReceive(pHandle->pFCP);
 8001ba0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001ba2:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001ba4:	4798      	blx	r3
  pHandle->BufferSize = FCP_MAX_PAYLOAD_SIZE;
 8001ba6:	0023      	movs	r3, r4
 8001ba8:	2280      	movs	r2, #128	; 0x80
 8001baa:	33c8      	adds	r3, #200	; 0xc8
 8001bac:	701a      	strb	r2, [r3, #0]
  pHandle->fFcpReceive(pHandle->pFCP);
 8001bae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001bb0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001bb2:	4798      	blx	r3
}
 8001bb4:	bd10      	pop	{r4, pc}
	...

08001bb8 <MCP_Init>:
{
 8001bb8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001bba:	0004      	movs	r4, r0
 8001bbc:	001d      	movs	r5, r3
  pHandle->pDAC = pDAC;
 8001bbe:	0023      	movs	r3, r4
{
 8001bc0:	0016      	movs	r6, r2
  pHandle->pDAC = pDAC;
 8001bc2:	9a07      	ldr	r2, [sp, #28]
 8001bc4:	33c4      	adds	r3, #196	; 0xc4
  pHandle->pFCP = pFCP;
 8001bc6:	6321      	str	r1, [r4, #48]	; 0x30
  pHandle->pDAC = pDAC;
 8001bc8:	601a      	str	r2, [r3, #0]
  pHandle->s_fwVer = s_fwVer;
 8001bca:	9a08      	ldr	r2, [sp, #32]
 8001bcc:	3b04      	subs	r3, #4
 8001bce:	601a      	str	r2, [r3, #0]
  FCP_SetClient( pFCP, pHandle,
 8001bd0:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <MCP_Init+0x38>)
{
 8001bd2:	0008      	movs	r0, r1
  FCP_SetClient( pFCP, pHandle,
 8001bd4:	4a07      	ldr	r2, [pc, #28]	; (8001bf4 <MCP_Init+0x3c>)
 8001bd6:	0021      	movs	r1, r4
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	4b07      	ldr	r3, [pc, #28]	; (8001bf8 <MCP_Init+0x40>)
 8001bdc:	f002 fc86 	bl	80044ec <FCP_SetClient>
  pHandle->fFcpAbortReceive = fFcpAbortReceive;
 8001be0:	9b06      	ldr	r3, [sp, #24]
  pHandle->fFcpSend = fFcpSend;
 8001be2:	6366      	str	r6, [r4, #52]	; 0x34
  pHandle->fFcpReceive = fFcpReceive;
 8001be4:	63a5      	str	r5, [r4, #56]	; 0x38
  MCP_WaitNextFrame(pHandle);
 8001be6:	0020      	movs	r0, r4
  pHandle->fFcpAbortReceive = fFcpAbortReceive;
 8001be8:	63e3      	str	r3, [r4, #60]	; 0x3c
  MCP_WaitNextFrame(pHandle);
 8001bea:	f7ff ffd7 	bl	8001b9c <MCP_WaitNextFrame>
}
 8001bee:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 8001bf0:	08001bfd 	.word	0x08001bfd
 8001bf4:	08001c05 	.word	0x08001c05
 8001bf8:	08001735 	.word	0x08001735

08001bfc <MCP_OnTimeOut>:
{
 8001bfc:	b510      	push	{r4, lr}
     MCP_WaitNextFrame(pHandle);
 8001bfe:	f7ff ffcd 	bl	8001b9c <MCP_WaitNextFrame>
}
 8001c02:	bd10      	pop	{r4, pc}

08001c04 <MCP_SentFrame>:
{
 8001c04:	b510      	push	{r4, lr}
    MCP_WaitNextFrame(pHandle);
 8001c06:	f7ff ffc9 	bl	8001b9c <MCP_WaitNextFrame>
}
 8001c0a:	bd10      	pop	{r4, pc}

08001c0c <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8001c0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8001c0e:	f001 fd69 	bl	80036e4 <HAL_RCC_GetHCLKFreq>
 8001c12:	21fa      	movs	r1, #250	; 0xfa
 8001c14:	00c9      	lsls	r1, r1, #3
 8001c16:	f7fe fa9f 	bl	8000158 <__udivsi3>
 8001c1a:	f001 f99b 	bl	8002f54 <HAL_SYSTICK_Config>
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI,pMCT);
 8001c1e:	4d08      	ldr	r5, [pc, #32]	; (8001c40 <MX_MotorControl_Init+0x34>)
 8001c20:	4c08      	ldr	r4, [pc, #32]	; (8001c44 <MX_MotorControl_Init+0x38>)
 8001c22:	0029      	movs	r1, r5
 8001c24:	0020      	movs	r0, r4
 8001c26:	f7ff fa7d 	bl	8001124 <MCboot>
  mc_lock_pins();
 8001c2a:	f7ff fd3d 	bl	80016a8 <mc_lock_pins>

  /* Initialize the MC User Interface */
  UI_TaskInit(wConfig,NBR_OF_MOTORS,pMCI,pMCT,s_fwVer);
 8001c2e:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <MX_MotorControl_Init+0x3c>)
 8001c30:	0022      	movs	r2, r4
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	2101      	movs	r1, #1
 8001c36:	002b      	movs	r3, r5
 8001c38:	4804      	ldr	r0, [pc, #16]	; (8001c4c <MX_MotorControl_Init+0x40>)
 8001c3a:	f000 fbd9 	bl	80023f0 <UI_TaskInit>
}
 8001c3e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8001c40:	20000998 	.word	0x20000998
 8001c44:	20000994 	.word	0x20000994
 8001c48:	08006af0 	.word	0x08006af0
 8001c4c:	20000618 	.word	0x20000618

08001c50 <RCM_RegisterRegConv>:
  *         Contains ADC, Channel and sampling time to be used.
  *
  *  @retval the handle of the registered conversion or 255 if the registration failed
  */
uint8_t RCM_RegisterRegConv(RegConv_t * regConv)
{
 8001c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c52:	0002      	movs	r2, r0
  uint8_t handle=255;
  uint8_t i=0;
 8001c54:	2300      	movs	r3, #0
  uint8_t handle=255;
 8001c56:	20ff      	movs	r0, #255	; 0xff
      {
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
            (RCM_handle_array [i]->regADC == regConv->regADC))
          {
           handle =i; /* Reuse the same handle */
           i = RCM_MAX_CONV; /* we can skip the rest of the loop*/
 8001c58:	2704      	movs	r7, #4
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001c5a:	4e1d      	ldr	r6, [pc, #116]	; (8001cd0 <RCM_RegisterRegConv+0x80>)
 8001c5c:	0099      	lsls	r1, r3, #2
 8001c5e:	5989      	ldr	r1, [r1, r6]
 8001c60:	2900      	cmp	r1, #0
 8001c62:	d12a      	bne.n	8001cba <RCM_RegisterRegConv+0x6a>
 8001c64:	2804      	cmp	r0, #4
 8001c66:	d900      	bls.n	8001c6a <RCM_RegisterRegConv+0x1a>
 8001c68:	0018      	movs	r0, r3
          }
      }
      i++;
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	b2db      	uxtb	r3, r3
    while (i < RCM_MAX_CONV)
 8001c6e:	2b03      	cmp	r3, #3
 8001c70:	d9f4      	bls.n	8001c5c <RCM_RegisterRegConv+0xc>
    }
    if (handle < RCM_MAX_CONV )
 8001c72:	2803      	cmp	r0, #3
 8001c74:	d820      	bhi.n	8001cb8 <RCM_RegisterRegConv+0x68>
    {
      RCM_handle_array [handle] = regConv;
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8001c76:	2400      	movs	r4, #0
      RCM_handle_array [handle] = regConv;
 8001c78:	0083      	lsls	r3, r0, #2
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8001c7a:	4916      	ldr	r1, [pc, #88]	; (8001cd4 <RCM_RegisterRegConv+0x84>)
      RCM_handle_array [handle] = regConv;
 8001c7c:	50f2      	str	r2, [r6, r3]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8001c7e:	00c3      	lsls	r3, r0, #3
 8001c80:	505c      	str	r4, [r3, r1]
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 8001c82:	6813      	ldr	r3, [r2, #0]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 8001c84:	689a      	ldr	r2, [r3, #8]
 8001c86:	07d2      	lsls	r2, r2, #31
 8001c88:	d40e      	bmi.n	8001ca8 <RCM_RegisterRegConv+0x58>
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c8a:	2480      	movs	r4, #128	; 0x80
 8001c8c:	689d      	ldr	r5, [r3, #8]
 8001c8e:	4912      	ldr	r1, [pc, #72]	; (8001cd8 <RCM_RegisterRegConv+0x88>)
 8001c90:	0624      	lsls	r4, r4, #24
 8001c92:	400d      	ands	r5, r1
 8001c94:	432c      	orrs	r4, r5
 8001c96:	609c      	str	r4, [r3, #8]
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 8001c98:	689a      	ldr	r2, [r3, #8]
      {

        LL_ADC_StartCalibration( regConv->regADC);
        while ( LL_ADC_IsCalibrationOnGoing( regConv->regADC ) )
 8001c9a:	2a00      	cmp	r2, #0
 8001c9c:	dbfc      	blt.n	8001c98 <RCM_RegisterRegConv+0x48>
  MODIFY_REG(ADCx->CR,
 8001c9e:	689a      	ldr	r2, [r3, #8]
 8001ca0:	4011      	ands	r1, r2
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	430a      	orrs	r2, r1
 8001ca6:	609a      	str	r2, [r3, #8]
      }
      else
      {
      }
      /* conversion handler is created, will be enabled by the first call to RCM_ExecRegularConv*/
      RCM_NoInj_array [handle].enable = false;
 8001ca8:	2206      	movs	r2, #6
 8001caa:	2100      	movs	r1, #0
 8001cac:	4342      	muls	r2, r0
 8001cae:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <RCM_RegisterRegConv+0x8c>)
 8001cb0:	54d1      	strb	r1, [r2, r3]
      RCM_NoInj_array [handle].next = handle;
 8001cb2:	189b      	adds	r3, r3, r2
 8001cb4:	7158      	strb	r0, [r3, #5]
      RCM_NoInj_array [handle].prev = handle;
 8001cb6:	7118      	strb	r0, [r3, #4]
    else
    {
      /* Nothing to do handle is already set to error value : 255 */
    }
  return handle;
}
 8001cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001cba:	790d      	ldrb	r5, [r1, #4]
 8001cbc:	7914      	ldrb	r4, [r2, #4]
 8001cbe:	42a5      	cmp	r5, r4
 8001cc0:	d1d3      	bne.n	8001c6a <RCM_RegisterRegConv+0x1a>
 8001cc2:	6809      	ldr	r1, [r1, #0]
 8001cc4:	6814      	ldr	r4, [r2, #0]
 8001cc6:	42a1      	cmp	r1, r4
 8001cc8:	d1cf      	bne.n	8001c6a <RCM_RegisterRegConv+0x1a>
 8001cca:	0018      	movs	r0, r3
           i = RCM_MAX_CONV; /* we can skip the rest of the loop*/
 8001ccc:	003b      	movs	r3, r7
 8001cce:	e7cc      	b.n	8001c6a <RCM_RegisterRegConv+0x1a>
 8001cd0:	200009dc 	.word	0x200009dc
 8001cd4:	2000099c 	.word	0x2000099c
 8001cd8:	7fffffe8 	.word	0x7fffffe8
 8001cdc:	200009bc 	.word	0x200009bc

08001ce0 <RCM_ExecRegularConv>:
 * Otherwise, the latest stored conversion result will be returned.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
uint16_t RCM_ExecRegularConv (uint8_t handle)
{
 8001ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t retVal;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (RCM_NoInj_array [handle].enable == false)
 8001ce2:	2606      	movs	r6, #6
 8001ce4:	0034      	movs	r4, r6
 8001ce6:	4344      	muls	r4, r0
 8001ce8:	4a40      	ldr	r2, [pc, #256]	; (8001dec <RCM_ExecRegularConv+0x10c>)
 8001cea:	5ca3      	ldrb	r3, [r4, r2]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d132      	bne.n	8001d56 <RCM_ExecRegularConv+0x76>
  uint8_t LastEnable = RCM_MAX_CONV;
 8001cf0:	2504      	movs	r5, #4
      {
        if (RCM_NoInj_array [i].next > handle)
        /* We found a previous reg conv to link with */
        {
          formerNext = RCM_NoInj_array [i].next;
          RCM_NoInj_array [handle].next = formerNext;
 8001cf2:	1914      	adds	r4, r2, r4
      if (RCM_NoInj_array [i].enable == true)
 8001cf4:	0037      	movs	r7, r6
 8001cf6:	435f      	muls	r7, r3
 8001cf8:	5dd1      	ldrb	r1, [r2, r7]
 8001cfa:	2900      	cmp	r1, #0
 8001cfc:	d00a      	beq.n	8001d14 <RCM_ExecRegularConv+0x34>
        if (RCM_NoInj_array [i].next > handle)
 8001cfe:	19d7      	adds	r7, r2, r7
 8001d00:	7979      	ldrb	r1, [r7, #5]
 8001d02:	4281      	cmp	r1, r0
 8001d04:	d969      	bls.n	8001dda <RCM_ExecRegularConv+0xfa>
          RCM_NoInj_array [handle].prev = i;
 8001d06:	7123      	strb	r3, [r4, #4]
          RCM_NoInj_array [i].next = handle;
          RCM_NoInj_array [formerNext].prev = handle;
          i= RCM_MAX_CONV; /* stop the loop, handler inserted*/
 8001d08:	2304      	movs	r3, #4
          RCM_NoInj_array [handle].next = formerNext;
 8001d0a:	7161      	strb	r1, [r4, #5]
          RCM_NoInj_array [formerNext].prev = handle;
 8001d0c:	4371      	muls	r1, r6
 8001d0e:	1851      	adds	r1, r2, r1
          RCM_NoInj_array [i].next = handle;
 8001d10:	7178      	strb	r0, [r7, #5]
          RCM_NoInj_array [formerNext].prev = handle;
 8001d12:	7108      	strb	r0, [r1, #4]
        }
      }
      else
      { /* nothing to do */
      }
      i++;
 8001d14:	3301      	adds	r3, #1
 8001d16:	b2db      	uxtb	r3, r3
      if (i == RCM_MAX_CONV)
 8001d18:	2b04      	cmp	r3, #4
 8001d1a:	d163      	bne.n	8001de4 <RCM_ExecRegularConv+0x104>
      /* We reach end of the array without handler inserted*/
      {
       if (LastEnable != RCM_MAX_CONV )
 8001d1c:	2d04      	cmp	r5, #4
 8001d1e:	d05e      	beq.n	8001dde <RCM_ExecRegularConv+0xfe>
       /* we find a regular conversion with smaller position to be linked with */
       {
         formerNext = RCM_NoInj_array [LastEnable].next;
 8001d20:	3302      	adds	r3, #2
 8001d22:	0019      	movs	r1, r3
         RCM_NoInj_array [handle].next = formerNext;
 8001d24:	001c      	movs	r4, r3
         formerNext = RCM_NoInj_array [LastEnable].next;
 8001d26:	4369      	muls	r1, r5
 8001d28:	1851      	adds	r1, r2, r1
 8001d2a:	794e      	ldrb	r6, [r1, #5]
         RCM_NoInj_array [handle].next = formerNext;
 8001d2c:	4344      	muls	r4, r0
         RCM_NoInj_array [handle].prev = LastEnable;
         RCM_NoInj_array [LastEnable].next = handle;
         RCM_NoInj_array [formerNext].prev = handle;
 8001d2e:	4373      	muls	r3, r6
         RCM_NoInj_array [handle].next = formerNext;
 8001d30:	1914      	adds	r4, r2, r4
         RCM_NoInj_array [formerNext].prev = handle;
 8001d32:	18d3      	adds	r3, r2, r3
         RCM_NoInj_array [handle].next = formerNext;
 8001d34:	7166      	strb	r6, [r4, #5]
         RCM_NoInj_array [handle].prev = LastEnable;
 8001d36:	7125      	strb	r5, [r4, #4]
         RCM_NoInj_array [LastEnable].next = handle;
 8001d38:	7148      	strb	r0, [r1, #5]
         RCM_NoInj_array [formerNext].prev = handle;
 8001d3a:	7118      	strb	r0, [r3, #4]
      {
       /* Nothing to do we are parsing the array, nothing inserted yet*/
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array [handle].enable = true;
 8001d3c:	2306      	movs	r3, #6
 8001d3e:	0019      	movs	r1, r3
 8001d40:	2401      	movs	r4, #1
 8001d42:	4341      	muls	r1, r0
 8001d44:	5254      	strh	r4, [r2, r1]
    RCM_NoInj_array [handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 8001d46:	492a      	ldr	r1, [pc, #168]	; (8001df0 <RCM_ExecRegularConv+0x110>)
 8001d48:	780c      	ldrb	r4, [r1, #0]
 8001d4a:	4363      	muls	r3, r4
 8001d4c:	18d3      	adds	r3, r2, r3
 8001d4e:	785b      	ldrb	r3, [r3, #1]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d000      	beq.n	8001d56 <RCM_ExecRegularConv+0x76>
    {/* select the new conversion to be the next scheduled only if a conversion is not ongoing*/
      RCM_currentHandle = handle;
 8001d54:	7008      	strb	r0, [r1, #0]
  }
  else
  {
  /* Nothing to do the current handle is already scheduled */
  }
  if (PWM_Handle_M1.ADCRegularLocked == false)
 8001d56:	4b27      	ldr	r3, [pc, #156]	; (8001df4 <RCM_ExecRegularConv+0x114>)
 8001d58:	3377      	adds	r3, #119	; 0x77
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d136      	bne.n	8001dce <RCM_ExecRegularConv+0xee>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8001d60:	2603      	movs	r6, #3
  /* The ADC is free to be used asynchronously*/
  {
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[handle]->regADC, LL_ADC_REG_DMA_TRANSFER_NONE);
 8001d62:	4c25      	ldr	r4, [pc, #148]	; (8001df8 <RCM_ExecRegularConv+0x118>)
 8001d64:	0083      	lsls	r3, r0, #2
 8001d66:	591d      	ldr	r5, [r3, r4]
 8001d68:	682b      	ldr	r3, [r5, #0]
 8001d6a:	68d9      	ldr	r1, [r3, #12]
 8001d6c:	43b1      	bics	r1, r6
 8001d6e:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8001d70:	68d9      	ldr	r1, [r3, #12]
 8001d72:	4e22      	ldr	r6, [pc, #136]	; (8001dfc <RCM_ExecRegularConv+0x11c>)
 8001d74:	4031      	ands	r1, r6
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8001d76:	2607      	movs	r6, #7
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8001d78:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8001d7a:	6959      	ldr	r1, [r3, #20]
 8001d7c:	43b1      	bics	r1, r6
 8001d7e:	68ae      	ldr	r6, [r5, #8]
 8001d80:	4331      	orrs	r1, r6
 8001d82:	6159      	str	r1, [r3, #20]
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001d84:	2180      	movs	r1, #128	; 0x80
    /* Disabling External Trigger of ADC */
    LL_ADC_REG_SetTriggerSource (RCM_handle_array[handle]->regADC, LL_ADC_REG_TRIG_SOFTWARE);

    /* Set Sampling time and channel */
    LL_ADC_SetSamplingTimeCommonChannels (RCM_handle_array[handle]->regADC,  RCM_handle_array[handle]->samplingTime );
    LL_ADC_REG_SetSequencerChannels (RCM_handle_array[handle]->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel) );
 8001d86:	792d      	ldrb	r5, [r5, #4]
 8001d88:	0189      	lsls	r1, r1, #6
 8001d8a:	40a9      	lsls	r1, r5
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8001d8c:	2504      	movs	r5, #4
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001d8e:	0b49      	lsrs	r1, r1, #13
 8001d90:	6299      	str	r1, [r3, #40]	; 0x28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8001d92:	601d      	str	r5, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8001d94:	6899      	ldr	r1, [r3, #8]
 8001d96:	4e1a      	ldr	r6, [pc, #104]	; (8001e00 <RCM_ExecRegularConv+0x120>)
 8001d98:	4031      	ands	r1, r6
 8001d9a:	4329      	orrs	r1, r5
 8001d9c:	6099      	str	r1, [r3, #8]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8001d9e:	6819      	ldr	r1, [r3, #0]

    /* Start ADC conversion */
    LL_ADC_REG_StartConversion( RCM_handle_array[handle]->regADC );

    /* Wait EOC */
    while ( LL_ADC_IsActiveFlag_EOC( RCM_handle_array[handle]->regADC ) == RESET )
 8001da0:	4229      	tst	r1, r5
 8001da2:	d0fc      	beq.n	8001d9e <RCM_ExecRegularConv+0xbe>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8001da4:	6c19      	ldr	r1, [r3, #64]	; 0x40
    {
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array [handle].value = LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );
 8001da6:	2306      	movs	r3, #6
 8001da8:	4343      	muls	r3, r0
 8001daa:	18d2      	adds	r2, r2, r3
 8001dac:	8051      	strh	r1, [r2, #2]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8001dae:	2103      	movs	r1, #3
    LL_ADC_REG_SetDMATransfer( RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED );
 8001db0:	4d0f      	ldr	r5, [pc, #60]	; (8001df0 <RCM_ExecRegularConv+0x110>)
 8001db2:	782b      	ldrb	r3, [r5, #0]
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	58e3      	ldr	r3, [r4, r3]
 8001db8:	681c      	ldr	r4, [r3, #0]
 8001dba:	68e3      	ldr	r3, [r4, #12]
 8001dbc:	438b      	bics	r3, r1
 8001dbe:	0019      	movs	r1, r3
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	430b      	orrs	r3, r1
 8001dc4:	60e3      	str	r3, [r4, #12]
    RCM_currentHandle = RCM_NoInj_array [handle].next;
 8001dc6:	7953      	ldrb	r3, [r2, #5]
 8001dc8:	702b      	strb	r3, [r5, #0]
    RCM_NoInj_array [handle].status = valid;
 8001dca:	2302      	movs	r3, #2
 8001dcc:	7053      	strb	r3, [r2, #1]
  }
  retVal = RCM_NoInj_array [handle].value;
 8001dce:	2306      	movs	r3, #6
 8001dd0:	4343      	muls	r3, r0
 8001dd2:	4806      	ldr	r0, [pc, #24]	; (8001dec <RCM_ExecRegularConv+0x10c>)
 8001dd4:	18c0      	adds	r0, r0, r3
return retVal;
 8001dd6:	8840      	ldrh	r0, [r0, #2]
}
 8001dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dda:	001d      	movs	r5, r3
 8001ddc:	e79a      	b.n	8001d14 <RCM_ExecRegularConv+0x34>
         RCM_currentHandle = handle;
 8001dde:	4b04      	ldr	r3, [pc, #16]	; (8001df0 <RCM_ExecRegularConv+0x110>)
 8001de0:	7018      	strb	r0, [r3, #0]
    while (i < RCM_MAX_CONV)
 8001de2:	e7ab      	b.n	8001d3c <RCM_ExecRegularConv+0x5c>
 8001de4:	2b03      	cmp	r3, #3
 8001de6:	d800      	bhi.n	8001dea <RCM_ExecRegularConv+0x10a>
 8001de8:	e784      	b.n	8001cf4 <RCM_ExecRegularConv+0x14>
 8001dea:	e7a7      	b.n	8001d3c <RCM_ExecRegularConv+0x5c>
 8001dec:	200009bc 	.word	0x200009bc
 8001df0:	200009d8 	.word	0x200009d8
 8001df4:	20000354 	.word	0x20000354
 8001df8:	200009dc 	.word	0x200009dc
 8001dfc:	fffff23f 	.word	0xfffff23f
 8001e00:	7fffffe8 	.word	0x7fffffe8

08001e04 <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv ()
{
 8001e04:	b570      	push	{r4, r5, r6, lr}
  if (RCM_UserConvState == RCM_USERCONV_REQUESTED)
 8001e06:	4c10      	ldr	r4, [pc, #64]	; (8001e48 <RCM_ExecUserConv+0x44>)
 8001e08:	7823      	ldrb	r3, [r4, #0]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d11a      	bne.n	8001e44 <RCM_ExecUserConv+0x40>
  {
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8001e0e:	4d0f      	ldr	r5, [pc, #60]	; (8001e4c <RCM_ExecUserConv+0x48>)
 8001e10:	7828      	ldrb	r0, [r5, #0]
 8001e12:	f7ff ff65 	bl	8001ce0 <RCM_ExecRegularConv>
    /* Regular conversion is read from RCM_NoInj_array but we must take care that first conversion is done*/
    /* status could also be ongoing, but decision is taken to provide previous conversion */
    /* instead of waiting for RCM_NoInj_array [RCM_UserConvHandle].status == valid */
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8001e16:	2206      	movs	r2, #6
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8001e18:	4b0d      	ldr	r3, [pc, #52]	; (8001e50 <RCM_ExecUserConv+0x4c>)
 8001e1a:	0001      	movs	r1, r0
 8001e1c:	8018      	strh	r0, [r3, #0]
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8001e1e:	7828      	ldrb	r0, [r5, #0]
 8001e20:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <RCM_ExecUserConv+0x50>)
 8001e22:	4342      	muls	r2, r0
 8001e24:	189b      	adds	r3, r3, r2
 8001e26:	785b      	ldrb	r3, [r3, #1]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <RCM_ExecUserConv+0x2c>
    {
      RCM_UserConvState = RCM_USERCONV_EOC;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	7023      	strb	r3, [r4, #0]
    }
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8001e30:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <RCM_ExecUserConv+0x54>)
 8001e32:	00c2      	lsls	r2, r0, #3
 8001e34:	58d5      	ldr	r5, [r2, r3]
 8001e36:	2d00      	cmp	r5, #0
 8001e38:	d004      	beq.n	8001e44 <RCM_ExecUserConv+0x40>
    {
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8001e3a:	2600      	movs	r6, #0
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8001e3c:	189b      	adds	r3, r3, r2
 8001e3e:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8001e40:	7026      	strb	r6, [r4, #0]
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8001e42:	47a8      	blx	r5
    }
  }
}
 8001e44:	bd70      	pop	{r4, r5, r6, pc}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	200009d5 	.word	0x200009d5
 8001e4c:	200009d4 	.word	0x200009d4
 8001e50:	200009d6 	.word	0x200009d6
 8001e54:	200009bc 	.word	0x200009bc
 8001e58:	2000099c 	.word	0x2000099c

08001e5c <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv (void)
{
  if (RCM_NoInj_array [RCM_currentHandle].enable == true)
 8001e5c:	2006      	movs	r0, #6
 8001e5e:	0002      	movs	r2, r0
{
 8001e60:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (RCM_NoInj_array [RCM_currentHandle].enable == true)
 8001e62:	4d17      	ldr	r5, [pc, #92]	; (8001ec0 <RCM_ExecNextConv+0x64>)
 8001e64:	4917      	ldr	r1, [pc, #92]	; (8001ec4 <RCM_ExecNextConv+0x68>)
 8001e66:	782b      	ldrb	r3, [r5, #0]
 8001e68:	435a      	muls	r2, r3
 8001e6a:	5c52      	ldrb	r2, [r2, r1]
 8001e6c:	2a00      	cmp	r2, #0
 8001e6e:	d026      	beq.n	8001ebe <RCM_ExecNextConv+0x62>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8001e70:	2404      	movs	r4, #4
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8001e72:	2703      	movs	r7, #3
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped.*/

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC );
 8001e74:	4a14      	ldr	r2, [pc, #80]	; (8001ec8 <RCM_ExecNextConv+0x6c>)
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	589b      	ldr	r3, [r3, r2]
 8001e7a:	681b      	ldr	r3, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8001e7c:	601c      	str	r4, [r3, #0]
    /* Disabling ADC DMA request  */
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_NONE);
 8001e7e:	782d      	ldrb	r5, [r5, #0]
 8001e80:	00ab      	lsls	r3, r5, #2
 8001e82:	589e      	ldr	r6, [r3, r2]
    /* Set Sampling time and channel of ADC for Regular Conversion */
    LL_ADC_SetSamplingTimeCommonChannels (RCM_handle_array[RCM_currentHandle]->regADC,  RCM_handle_array[RCM_currentHandle]->samplingTime );
    LL_ADC_REG_SetSequencerChannels (RCM_handle_array[RCM_currentHandle]->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel) );
    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion( RCM_handle_array[RCM_currentHandle]->regADC );
    RCM_NoInj_array [RCM_currentHandle].status = ongoing;
 8001e84:	4368      	muls	r0, r5
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_NONE);
 8001e86:	6833      	ldr	r3, [r6, #0]
    RCM_NoInj_array [RCM_currentHandle].status = ongoing;
 8001e88:	1809      	adds	r1, r1, r0
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8001e8a:	68da      	ldr	r2, [r3, #12]
 8001e8c:	43ba      	bics	r2, r7
 8001e8e:	60da      	str	r2, [r3, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8001e90:	68da      	ldr	r2, [r3, #12]
 8001e92:	4f0e      	ldr	r7, [pc, #56]	; (8001ecc <RCM_ExecNextConv+0x70>)
 8001e94:	403a      	ands	r2, r7
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8001e96:	2707      	movs	r7, #7
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8001e98:	60da      	str	r2, [r3, #12]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8001e9a:	695a      	ldr	r2, [r3, #20]
 8001e9c:	43ba      	bics	r2, r7
 8001e9e:	68b7      	ldr	r7, [r6, #8]
 8001ea0:	433a      	orrs	r2, r7
 8001ea2:	615a      	str	r2, [r3, #20]
    LL_ADC_REG_SetSequencerChannels (RCM_handle_array[RCM_currentHandle]->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel) );
 8001ea4:	7932      	ldrb	r2, [r6, #4]
 8001ea6:	2601      	movs	r6, #1
 8001ea8:	0037      	movs	r7, r6
 8001eaa:	4097      	lsls	r7, r2
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001eac:	037a      	lsls	r2, r7, #13
 8001eae:	0b52      	lsrs	r2, r2, #13
 8001eb0:	629a      	str	r2, [r3, #40]	; 0x28
  MODIFY_REG(ADCx->CR,
 8001eb2:	689a      	ldr	r2, [r3, #8]
 8001eb4:	4f06      	ldr	r7, [pc, #24]	; (8001ed0 <RCM_ExecNextConv+0x74>)
 8001eb6:	403a      	ands	r2, r7
 8001eb8:	4314      	orrs	r4, r2
 8001eba:	609c      	str	r4, [r3, #8]
    RCM_NoInj_array [RCM_currentHandle].status = ongoing;
 8001ebc:	704e      	strb	r6, [r1, #1]
  }
  else
  {
  /* nothing to do, conversion not enabled have already notvalid status */
  }
}
 8001ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ec0:	200009d8 	.word	0x200009d8
 8001ec4:	200009bc 	.word	0x200009bc
 8001ec8:	200009dc 	.word	0x200009dc
 8001ecc:	fffff23f 	.word	0xfffff23f
 8001ed0:	7fffffe8 	.word	0x7fffffe8

08001ed4 <RCM_ReadOngoingConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv (void)
{
  if ( RCM_NoInj_array [RCM_currentHandle].status == ongoing &&
 8001ed4:	2306      	movs	r3, #6
{
 8001ed6:	b570      	push	{r4, r5, r6, lr}
  if ( RCM_NoInj_array [RCM_currentHandle].status == ongoing &&
 8001ed8:	490e      	ldr	r1, [pc, #56]	; (8001f14 <RCM_ReadOngoingConv+0x40>)
 8001eda:	480f      	ldr	r0, [pc, #60]	; (8001f18 <RCM_ReadOngoingConv+0x44>)
 8001edc:	780c      	ldrb	r4, [r1, #0]
 8001ede:	4363      	muls	r3, r4
 8001ee0:	18c3      	adds	r3, r0, r3
 8001ee2:	785e      	ldrb	r6, [r3, #1]
 8001ee4:	2e01      	cmp	r6, #1
 8001ee6:	d10f      	bne.n	8001f08 <RCM_ReadOngoingConv+0x34>
      LL_ADC_IsActiveFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC ))
 8001ee8:	4a0c      	ldr	r2, [pc, #48]	; (8001f1c <RCM_ReadOngoingConv+0x48>)
 8001eea:	00a5      	lsls	r5, r4, #2
 8001eec:	58aa      	ldr	r2, [r5, r2]
 8001eee:	6815      	ldr	r5, [r2, #0]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8001ef0:	682a      	ldr	r2, [r5, #0]
  if ( RCM_NoInj_array [RCM_currentHandle].status == ongoing &&
 8001ef2:	0752      	lsls	r2, r2, #29
 8001ef4:	d508      	bpl.n	8001f08 <RCM_ReadOngoingConv+0x34>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8001ef6:	6c2a      	ldr	r2, [r5, #64]	; 0x40
  {
    /* Reading of ADC Converted Value */
    RCM_NoInj_array [RCM_currentHandle].value = LL_ADC_REG_ReadConversionData12( RCM_handle_array[RCM_currentHandle]->regADC );
 8001ef8:	805a      	strh	r2, [r3, #2]
    RCM_NoInj_array [RCM_currentHandle].status = valid;
 8001efa:	2202      	movs	r2, #2
 8001efc:	705a      	strb	r2, [r3, #1]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8001efe:	2303      	movs	r3, #3
 8001f00:	68ea      	ldr	r2, [r5, #12]
 8001f02:	439a      	bics	r2, r3
 8001f04:	4332      	orrs	r2, r6
 8001f06:	60ea      	str	r2, [r5, #12]
    /* Restore back DMA configuration. */
    LL_ADC_REG_SetDMATransfer( RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED );
  }

  /* Prepare next conversion */
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8001f08:	2306      	movs	r3, #6
 8001f0a:	4363      	muls	r3, r4
 8001f0c:	18c3      	adds	r3, r0, r3
 8001f0e:	795b      	ldrb	r3, [r3, #5]
 8001f10:	700b      	strb	r3, [r1, #0]
}
 8001f12:	bd70      	pop	{r4, r5, r6, pc}
 8001f14:	200009d8 	.word	0x200009d8
 8001f18:	200009bc 	.word	0x200009bc
 8001f1c:	200009dc 	.word	0x200009dc

08001f20 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f20:	2001      	movs	r0, #1
 8001f22:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <HAL_MspInit+0x2c>)
{
 8001f24:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f26:	6999      	ldr	r1, [r3, #24]
 8001f28:	4301      	orrs	r1, r0
 8001f2a:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f2c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f2e:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f30:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f32:	4002      	ands	r2, r0
 8001f34:	9200      	str	r2, [sp, #0]
 8001f36:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f38:	69da      	ldr	r2, [r3, #28]
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	61da      	str	r2, [r3, #28]
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	400b      	ands	r3, r1
 8001f42:	9301      	str	r3, [sp, #4]
 8001f44:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f46:	b002      	add	sp, #8
 8001f48:	4770      	bx	lr
 8001f4a:	46c0      	nop			; (mov r8, r8)
 8001f4c:	40021000 	.word	0x40021000

08001f50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f50:	b570      	push	{r4, r5, r6, lr}
 8001f52:	0005      	movs	r5, r0
 8001f54:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f56:	2214      	movs	r2, #20
 8001f58:	2100      	movs	r1, #0
 8001f5a:	a803      	add	r0, sp, #12
 8001f5c:	f003 ff9d 	bl	8005e9a <memset>
  if(hadc->Instance==ADC1)
 8001f60:	4b26      	ldr	r3, [pc, #152]	; (8001ffc <HAL_ADC_MspInit+0xac>)
 8001f62:	682a      	ldr	r2, [r5, #0]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d147      	bne.n	8001ff8 <HAL_ADC_MspInit+0xa8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f68:	2080      	movs	r0, #128	; 0x80
 8001f6a:	4b25      	ldr	r3, [pc, #148]	; (8002000 <HAL_ADC_MspInit+0xb0>)
 8001f6c:	0080      	lsls	r0, r0, #2
 8001f6e:	6999      	ldr	r1, [r3, #24]
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin|M1_CURR_AMPL_U_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f70:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f72:	4301      	orrs	r1, r0
 8001f74:	6199      	str	r1, [r3, #24]
 8001f76:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f78:	2600      	movs	r6, #0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f7a:	4002      	ands	r2, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7c:	2080      	movs	r0, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f7e:	9200      	str	r2, [sp, #0]
 8001f80:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f82:	6959      	ldr	r1, [r3, #20]
 8001f84:	0280      	lsls	r0, r0, #10
 8001f86:	4301      	orrs	r1, r0
 8001f88:	6159      	str	r1, [r3, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8a:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8c:	695a      	ldr	r2, [r3, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8e:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f90:	4002      	ands	r2, r0
 8001f92:	9201      	str	r2, [sp, #4]
 8001f94:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f96:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f98:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	615a      	str	r2, [r3, #20]
 8001f9e:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fa2:	400b      	ands	r3, r1
 8001fa4:	9302      	str	r3, [sp, #8]
 8001fa6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin|M1_CURR_AMPL_U_Pin;
 8001fa8:	2338      	movs	r3, #56	; 0x38
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001faa:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin|M1_CURR_AMPL_U_Pin;
 8001fac:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fae:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb0:	f001 f822 	bl	8002ff8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 8001fb4:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8001fb6:	4813      	ldr	r0, [pc, #76]	; (8002004 <HAL_ADC_MspInit+0xb4>)
 8001fb8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 8001fba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fbc:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbe:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8001fc0:	f001 f81a 	bl	8002ff8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001fc4:	4c10      	ldr	r4, [pc, #64]	; (8002008 <HAL_ADC_MspInit+0xb8>)
 8001fc6:	4b11      	ldr	r3, [pc, #68]	; (800200c <HAL_ADC_MspInit+0xbc>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc.Init.Mode = DMA_CIRCULAR;
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001fc8:	0020      	movs	r0, r4
    hdma_adc.Instance = DMA1_Channel1;
 8001fca:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001fcc:	2380      	movs	r3, #128	; 0x80
 8001fce:	60e3      	str	r3, [r4, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001fd0:	18db      	adds	r3, r3, r3
 8001fd2:	6123      	str	r3, [r4, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fd4:	2380      	movs	r3, #128	; 0x80
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	6163      	str	r3, [r4, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8001fda:	2320      	movs	r3, #32
 8001fdc:	61a3      	str	r3, [r4, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8001fde:	2380      	movs	r3, #128	; 0x80
 8001fe0:	019b      	lsls	r3, r3, #6
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fe2:	6066      	str	r6, [r4, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fe4:	60a6      	str	r6, [r4, #8]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8001fe6:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001fe8:	f000 ffd4 	bl	8002f94 <HAL_DMA_Init>
 8001fec:	42b0      	cmp	r0, r6
 8001fee:	d001      	beq.n	8001ff4 <HAL_ADC_MspInit+0xa4>
    {
      Error_Handler();
 8001ff0:	f7fe fe5e 	bl	8000cb0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8001ff4:	632c      	str	r4, [r5, #48]	; 0x30
 8001ff6:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ff8:	b008      	add	sp, #32
 8001ffa:	bd70      	pop	{r4, r5, r6, pc}
 8001ffc:	40012400 	.word	0x40012400
 8002000:	40021000 	.word	0x40021000
 8002004:	48000400 	.word	0x48000400
 8002008:	20000704 	.word	0x20000704
 800200c:	40020008 	.word	0x40020008

08002010 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002010:	b510      	push	{r4, lr}
 8002012:	0004      	movs	r4, r0
 8002014:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002016:	2214      	movs	r2, #20
 8002018:	2100      	movs	r1, #0
 800201a:	a803      	add	r0, sp, #12
 800201c:	f003 ff3d 	bl	8005e9a <memset>
  if(htim_pwm->Instance==TIM1)
 8002020:	4b11      	ldr	r3, [pc, #68]	; (8002068 <HAL_TIM_PWM_MspInit+0x58>)
 8002022:	6822      	ldr	r2, [r4, #0]
 8002024:	429a      	cmp	r2, r3
 8002026:	d11d      	bne.n	8002064 <HAL_TIM_PWM_MspInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002028:	2080      	movs	r0, #128	; 0x80
 800202a:	4b10      	ldr	r3, [pc, #64]	; (800206c <HAL_TIM_PWM_MspInit+0x5c>)
 800202c:	0100      	lsls	r0, r0, #4
 800202e:	6999      	ldr	r1, [r3, #24]
 8002030:	4301      	orrs	r1, r0
 8002032:	6199      	str	r1, [r3, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002034:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002036:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002038:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_TIM1_CLK_ENABLE();
 800203a:	4002      	ands	r2, r0
 800203c:	9201      	str	r2, [sp, #4]
 800203e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002040:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8002042:	480b      	ldr	r0, [pc, #44]	; (8002070 <HAL_TIM_PWM_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002044:	430a      	orrs	r2, r1
 8002046:	615a      	str	r2, [r3, #20]
 8002048:	695b      	ldr	r3, [r3, #20]
 800204a:	400b      	ands	r3, r1
 800204c:	9302      	str	r3, [sp, #8]
 800204e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8002050:	2380      	movs	r3, #128	; 0x80
 8002052:	015b      	lsls	r3, r3, #5
 8002054:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002056:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8002058:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800205c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800205e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8002060:	f000 ffca 	bl	8002ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002064:	b008      	add	sp, #32
 8002066:	bd10      	pop	{r4, pc}
 8002068:	40012c00 	.word	0x40012c00
 800206c:	40021000 	.word	0x40021000
 8002070:	48000400 	.word	0x48000400

08002074 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002074:	b510      	push	{r4, lr}
 8002076:	0004      	movs	r4, r0
 8002078:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800207a:	2214      	movs	r2, #20
 800207c:	2100      	movs	r1, #0
 800207e:	a803      	add	r0, sp, #12
 8002080:	f003 ff0b 	bl	8005e9a <memset>
  if(htim_base->Instance==TIM2)
 8002084:	2280      	movs	r2, #128	; 0x80
 8002086:	6823      	ldr	r3, [r4, #0]
 8002088:	05d2      	lsls	r2, r2, #23
 800208a:	4293      	cmp	r3, r2
 800208c:	d11f      	bne.n	80020ce <HAL_TIM_Base_MspInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800208e:	2001      	movs	r0, #1
 8002090:	4b16      	ldr	r3, [pc, #88]	; (80020ec <HAL_TIM_Base_MspInit+0x78>)
 8002092:	69d9      	ldr	r1, [r3, #28]
 8002094:	4301      	orrs	r1, r0
 8002096:	61d9      	str	r1, [r3, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002098:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM2_CLK_ENABLE();
 800209a:	69da      	ldr	r2, [r3, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209c:	0289      	lsls	r1, r1, #10
    __HAL_RCC_TIM2_CLK_ENABLE();
 800209e:	4002      	ands	r2, r0
 80020a0:	9200      	str	r2, [sp, #0]
 80020a2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a4:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a6:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a8:	430a      	orrs	r2, r1
 80020aa:	615a      	str	r2, [r3, #20]
 80020ac:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020ae:	2203      	movs	r2, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b0:	400b      	ands	r3, r1
 80020b2:	9301      	str	r3, [sp, #4]
 80020b4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 80020b6:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 80020ba:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020bc:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020be:	3b05      	subs	r3, #5
 80020c0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020c2:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80020c4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c6:	f000 ff97 	bl	8002ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80020ca:	b008      	add	sp, #32
 80020cc:	bd10      	pop	{r4, pc}
  else if(htim_base->Instance==TIM14)
 80020ce:	4a08      	ldr	r2, [pc, #32]	; (80020f0 <HAL_TIM_Base_MspInit+0x7c>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d1fa      	bne.n	80020ca <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80020d4:	2080      	movs	r0, #128	; 0x80
 80020d6:	4a05      	ldr	r2, [pc, #20]	; (80020ec <HAL_TIM_Base_MspInit+0x78>)
 80020d8:	0040      	lsls	r0, r0, #1
 80020da:	69d1      	ldr	r1, [r2, #28]
 80020dc:	4301      	orrs	r1, r0
 80020de:	61d1      	str	r1, [r2, #28]
 80020e0:	69d3      	ldr	r3, [r2, #28]
 80020e2:	4003      	ands	r3, r0
 80020e4:	9302      	str	r3, [sp, #8]
 80020e6:	9b02      	ldr	r3, [sp, #8]
}
 80020e8:	e7ef      	b.n	80020ca <HAL_TIM_Base_MspInit+0x56>
 80020ea:	46c0      	nop			; (mov r8, r8)
 80020ec:	40021000 	.word	0x40021000
 80020f0:	40002000 	.word	0x40002000

080020f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020f4:	b530      	push	{r4, r5, lr}
 80020f6:	0004      	movs	r4, r0
 80020f8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fa:	2214      	movs	r2, #20
 80020fc:	2100      	movs	r1, #0
 80020fe:	a803      	add	r0, sp, #12
 8002100:	f003 fecb 	bl	8005e9a <memset>
  if(htim->Instance==TIM1)
 8002104:	6823      	ldr	r3, [r4, #0]
 8002106:	4a22      	ldr	r2, [pc, #136]	; (8002190 <HAL_TIM_MspPostInit+0x9c>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d12d      	bne.n	8002168 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800210c:	2080      	movs	r0, #128	; 0x80
 800210e:	4b21      	ldr	r3, [pc, #132]	; (8002194 <HAL_TIM_MspPostInit+0xa0>)
 8002110:	02c0      	lsls	r0, r0, #11
 8002112:	6959      	ldr	r1, [r3, #20]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002114:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002116:	4301      	orrs	r1, r0
 8002118:	6159      	str	r1, [r3, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211a:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800211c:	695a      	ldr	r2, [r3, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211e:	0289      	lsls	r1, r1, #10
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002120:	4002      	ands	r2, r0
 8002122:	9200      	str	r2, [sp, #0]
 8002124:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002126:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002128:	2503      	movs	r5, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800212a:	430a      	orrs	r2, r1
 800212c:	615a      	str	r2, [r3, #20]
 800212e:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002130:	4819      	ldr	r0, [pc, #100]	; (8002198 <HAL_TIM_MspPostInit+0xa4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002132:	400b      	ands	r3, r1
 8002134:	9301      	str	r3, [sp, #4]
 8002136:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8002138:	23e0      	movs	r3, #224	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800213a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 800213c:	021b      	lsls	r3, r3, #8
 800213e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002140:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002142:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002144:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002146:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002148:	f000 ff56 	bl	8002ff8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 800214c:	23e0      	movs	r3, #224	; 0xe0
 800214e:	00db      	lsls	r3, r3, #3
 8002150:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002152:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002154:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002156:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002158:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Pin = DAC_EMUL_CH1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
    HAL_GPIO_Init(DAC_EMUL_CH1_GPIO_Port, &GPIO_InitStruct);
 800215a:	2090      	movs	r0, #144	; 0x90
 800215c:	a903      	add	r1, sp, #12
 800215e:	05c0      	lsls	r0, r0, #23
 8002160:	f000 ff4a 	bl	8002ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8002164:	b009      	add	sp, #36	; 0x24
 8002166:	bd30      	pop	{r4, r5, pc}
  else if(htim->Instance==TIM14)
 8002168:	4a0c      	ldr	r2, [pc, #48]	; (800219c <HAL_TIM_MspPostInit+0xa8>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d1fa      	bne.n	8002164 <HAL_TIM_MspPostInit+0x70>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216e:	2080      	movs	r0, #128	; 0x80
 8002170:	4a08      	ldr	r2, [pc, #32]	; (8002194 <HAL_TIM_MspPostInit+0xa0>)
 8002172:	0280      	lsls	r0, r0, #10
 8002174:	6951      	ldr	r1, [r2, #20]
 8002176:	4301      	orrs	r1, r0
 8002178:	6151      	str	r1, [r2, #20]
 800217a:	6953      	ldr	r3, [r2, #20]
 800217c:	4003      	ands	r3, r0
 800217e:	9302      	str	r3, [sp, #8]
 8002180:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = DAC_EMUL_CH1_Pin;
 8002182:	2380      	movs	r3, #128	; 0x80
 8002184:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002186:	3b7e      	subs	r3, #126	; 0x7e
 8002188:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 800218a:	3302      	adds	r3, #2
 800218c:	9307      	str	r3, [sp, #28]
 800218e:	e7e4      	b.n	800215a <HAL_TIM_MspPostInit+0x66>
 8002190:	40012c00 	.word	0x40012c00
 8002194:	40021000 	.word	0x40021000
 8002198:	48000400 	.word	0x48000400
 800219c:	40002000 	.word	0x40002000

080021a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021a0:	b510      	push	{r4, lr}
 80021a2:	0004      	movs	r4, r0
 80021a4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a6:	2214      	movs	r2, #20
 80021a8:	2100      	movs	r1, #0
 80021aa:	a803      	add	r0, sp, #12
 80021ac:	f003 fe75 	bl	8005e9a <memset>
  if(huart->Instance==USART1)
 80021b0:	4b10      	ldr	r3, [pc, #64]	; (80021f4 <HAL_UART_MspInit+0x54>)
 80021b2:	6822      	ldr	r2, [r4, #0]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d11a      	bne.n	80021ee <HAL_UART_MspInit+0x4e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021b8:	2080      	movs	r0, #128	; 0x80
 80021ba:	4b0f      	ldr	r3, [pc, #60]	; (80021f8 <HAL_UART_MspInit+0x58>)
 80021bc:	01c0      	lsls	r0, r0, #7
 80021be:	6999      	ldr	r1, [r3, #24]
 80021c0:	4301      	orrs	r1, r0
 80021c2:	6199      	str	r1, [r3, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c4:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80021c6:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c8:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_USART1_CLK_ENABLE();
 80021ca:	4002      	ands	r2, r0
 80021cc:	9201      	str	r2, [sp, #4]
 80021ce:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d0:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d2:	480a      	ldr	r0, [pc, #40]	; (80021fc <HAL_UART_MspInit+0x5c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d4:	430a      	orrs	r2, r1
 80021d6:	615a      	str	r2, [r3, #20]
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	400b      	ands	r3, r1
 80021dc:	9302      	str	r3, [sp, #8]
 80021de:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80021e0:	23c0      	movs	r3, #192	; 0xc0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80021e4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e6:	3bbe      	subs	r3, #190	; 0xbe
 80021e8:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ea:	f000 ff05 	bl	8002ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80021ee:	b008      	add	sp, #32
 80021f0:	bd10      	pop	{r4, pc}
 80021f2:	46c0      	nop			; (mov r8, r8)
 80021f4:	40013800 	.word	0x40013800
 80021f8:	40021000 	.word	0x40021000
 80021fc:	48000400 	.word	0x48000400

08002200 <DMA1_Channel1_IRQHandler>:
  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 0 */

  /* USER CODE END CURRENT_REGULATION_IRQn 0 */

  /* Clear Flags */
  DMA1->IFCR = (LL_DMA_ISR_GIF1|LL_DMA_ISR_TCIF1|LL_DMA_ISR_HTIF1);
 8002200:	2207      	movs	r2, #7
{
 8002202:	b510      	push	{r4, lr}
  DMA1->IFCR = (LL_DMA_ISR_GIF1|LL_DMA_ISR_TCIF1|LL_DMA_ISR_HTIF1);
 8002204:	4b03      	ldr	r3, [pc, #12]	; (8002214 <DMA1_Channel1_IRQHandler+0x14>)
 8002206:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 1 */

  /* USER CODE END CURRENT_REGULATION_IRQn 1 */

    UI_DACUpdate(TSK_HighFrequencyTask());  /*GUI, this section is present only if DAC is enabled*/
 8002208:	f7ff f958 	bl	80014bc <TSK_HighFrequencyTask>
 800220c:	f000 f970 	bl	80024f0 <UI_DACUpdate>
  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 2 */

  /* USER CODE END CURRENT_REGULATION_IRQn 2 */
}
 8002210:	bd10      	pop	{r4, pc}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	40020000 	.word	0x40020000

08002218 <TIM1_BRK_UP_TRG_COM_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002218:	2201      	movs	r2, #1
  * @brief  This function handles first motor TIMx Update, Break-in interrupt request.
  * @param  None
  * @retval None
  */
void TIMx_UP_BRK_M1_IRQHandler(void)
{
 800221a:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIMx_UP_BRK_M1_IRQn 0 */

  /* USER CODE END TIMx_UP_BRK_M1_IRQn 0 */

  if(LL_TIM_IsActiveFlag_UPDATE(PWM_Handle_M1.pParams_str->TIMx) && LL_TIM_IsEnabledIT_UPDATE(PWM_Handle_M1.pParams_str->TIMx))
 800221c:	4c0e      	ldr	r4, [pc, #56]	; (8002258 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x40>)
 800221e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6919      	ldr	r1, [r3, #16]
 8002224:	4211      	tst	r1, r2
 8002226:	d007      	beq.n	8002238 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x20>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8002228:	68d9      	ldr	r1, [r3, #12]
 800222a:	4211      	tst	r1, r2
 800222c:	d004      	beq.n	8002238 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x20>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800222e:	3a03      	subs	r2, #3
  {
    LL_TIM_ClearFlag_UPDATE(PWM_Handle_M1.pParams_str->TIMx);
    R3_1_TIMx_UP_IRQHandler( &PWM_Handle_M1 );
 8002230:	0020      	movs	r0, r4
 8002232:	611a      	str	r2, [r3, #16]
 8002234:	f003 fa64 	bl	8005700 <R3_1_TIMx_UP_IRQHandler>
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8002238:	2280      	movs	r2, #128	; 0x80
    /* USER CODE BEGIN PWM_Update */

    /* USER CODE END PWM_Update */
  }
  if(LL_TIM_IsActiveFlag_BRK(PWM_Handle_M1.pParams_str->TIMx) && LL_TIM_IsEnabledIT_BRK(PWM_Handle_M1.pParams_str->TIMx))
 800223a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6919      	ldr	r1, [r3, #16]
 8002240:	4211      	tst	r1, r2
 8002242:	d008      	beq.n	8002256 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3e>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL);
 8002244:	68d9      	ldr	r1, [r3, #12]
 8002246:	4211      	tst	r1, r2
 8002248:	d005      	beq.n	8002256 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800224a:	3a02      	subs	r2, #2
 800224c:	3aff      	subs	r2, #255	; 0xff
  {
    LL_TIM_ClearFlag_BRK(PWM_Handle_M1.pParams_str->TIMx);
    F0XX_BRK_IRQHandler(&PWM_Handle_M1);
 800224e:	0020      	movs	r0, r4
 8002250:	611a      	str	r2, [r3, #16]
 8002252:	f003 fa95 	bl	8005780 <F0XX_BRK_IRQHandler>
   /* No other interrupts are routed to this handler */
  }
  /* USER CODE BEGIN TIMx_UP_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_UP_BRK_M1_IRQn 1 */
}
 8002256:	bd10      	pop	{r4, pc}
 8002258:	20000354 	.word	0x20000354

0800225c <DMA1_Channel4_5_IRQHandler>:
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)
{
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4));
 800225c:	2280      	movs	r2, #128	; 0x80
 800225e:	4b03      	ldr	r3, [pc, #12]	; (800226c <DMA1_Channel4_5_IRQHandler+0x10>)
 8002260:	0192      	lsls	r2, r2, #6
 8002262:	6819      	ldr	r1, [r3, #0]
{
  /* USER CODE BEGIN DMAx_R1_M1_IRQn 0 */

  /* USER CODE END DMAx_R1_M1_IRQn 0 */

  if (LL_DMA_IsActiveFlag_TC4(DMA1))
 8002264:	4211      	tst	r1, r2
 8002266:	d000      	beq.n	800226a <DMA1_Channel4_5_IRQHandler+0xe>
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
{
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
 8002268:	605a      	str	r2, [r3, #4]
    /* USER CODE END DMAx_R1_M1_TC4 */
  }
  /* USER CODE BEGIN DMAx_R1_M1_IRQn 1 */

  /* USER CODE END DMAx_R1_M1_IRQn 1 */
}
 800226a:	4770      	bx	lr
 800226c:	40020000 	.word	0x40020000

08002270 <TIM2_IRQHandler>:
  * @brief  This function handles TIMx global interrupt request for M1 Speed Sensor.
  * @param  None
  * @retval None
  */
void SPD_TIM_M1_IRQHandler(void)
{
 8002270:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

  /* HALL Timer Update IT always enabled, no need to check enable UPDATE state */
  if (LL_TIM_IsActiveFlag_UPDATE(HALL_M1.TIMx) != 0)
 8002272:	4c0b      	ldr	r4, [pc, #44]	; (80022a0 <TIM2_IRQHandler+0x30>)
 8002274:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002276:	691a      	ldr	r2, [r3, #16]
 8002278:	07d2      	lsls	r2, r2, #31
 800227a:	d505      	bpl.n	8002288 <TIM2_IRQHandler+0x18>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800227c:	2202      	movs	r2, #2
 800227e:	4252      	negs	r2, r2
  {
    LL_TIM_ClearFlag_UPDATE(HALL_M1.TIMx);
    HALL_TIMx_UP_IRQHandler(&HALL_M1);
 8002280:	0020      	movs	r0, r4
 8002282:	611a      	str	r2, [r3, #16]
 8002284:	f002 fc8a 	bl	8004b9c <HALL_TIMx_UP_IRQHandler>
  else
  {
    /* Nothing to do */
  }
  /* HALL Timer CC1 IT always enabled, no need to check enable CC1 state */
  if (LL_TIM_IsActiveFlag_CC1 (HALL_M1.TIMx))
 8002288:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800228a:	691a      	ldr	r2, [r3, #16]
 800228c:	0792      	lsls	r2, r2, #30
 800228e:	d505      	bpl.n	800229c <TIM2_IRQHandler+0x2c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8002290:	2203      	movs	r2, #3
 8002292:	4252      	negs	r2, r2
  {
    LL_TIM_ClearFlag_CC1(HALL_M1.TIMx);
    HALL_TIMx_CC_IRQHandler(&HALL_M1);
 8002294:	0020      	movs	r0, r4
 8002296:	611a      	str	r2, [r3, #16]
 8002298:	f002 fada 	bl	8004850 <HALL_TIMx_CC_IRQHandler>
  /* Nothing to do */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 800229c:	bd10      	pop	{r4, pc}
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	200000f4 	.word	0x200000f4

080022a4 <USART1_IRQHandler>:
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USART_IRQHandler(void)
{
 80022a4:	b570      	push	{r4, r5, r6, lr}
  /* USER CODE BEGIN USART_IRQn 0 */

  /* USER CODE END USART_IRQn 0 */
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 80022a6:	4c17      	ldr	r4, [pc, #92]	; (8002304 <USART1_IRQHandler+0x60>)
 80022a8:	0023      	movs	r3, r4
 80022aa:	33fc      	adds	r3, #252	; 0xfc
 80022ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 80022ae:	69da      	ldr	r2, [r3, #28]
 80022b0:	0692      	lsls	r2, r2, #26
 80022b2:	d509      	bpl.n	80022c8 <USART1_IRQHandler+0x24>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80022b4:	8c99      	ldrh	r1, [r3, #36]	; 0x24
  {
    uint16_t retVal;
    retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx)));
 80022b6:	0020      	movs	r0, r4
 80022b8:	b2c9      	uxtb	r1, r1
 80022ba:	f003 fd09 	bl	8005cd0 <UFCP_RX_IRQ_Handler>
 80022be:	8803      	ldrh	r3, [r0, #0]
    if (retVal == 1)
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d119      	bne.n	80022f8 <USART1_IRQHandler+0x54>
    {
      UI_SerialCommunicationTimeOutStart();
 80022c4:	f000 f928 	bl	8002518 <UI_SerialCommunicationTimeOutStart>
  /* USER CODE BEGIN USART_RXNE */

  /* USER CODE END USART_RXNE  */
  }

  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 80022c8:	0023      	movs	r3, r4
 80022ca:	33fc      	adds	r3, #252	; 0xfc
 80022cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 80022ce:	69db      	ldr	r3, [r3, #28]
 80022d0:	061b      	lsls	r3, r3, #24
 80022d2:	d502      	bpl.n	80022da <USART1_IRQHandler+0x36>
  {
    UFCP_TX_IRQ_Handler(&pUSART);
 80022d4:	0020      	movs	r0, r4
 80022d6:	f003 fc84 	bl	8005be2 <UFCP_TX_IRQ_Handler>
    /* USER CODE BEGIN USART_TXE */

    /* USER CODE END USART_TXE   */
  }

  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 80022da:	0026      	movs	r6, r4
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80022dc:	2508      	movs	r5, #8
 80022de:	36fc      	adds	r6, #252	; 0xfc
 80022e0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80022e2:	69db      	ldr	r3, [r3, #28]
 80022e4:	422b      	tst	r3, r5
 80022e6:	d006      	beq.n	80022f6 <USART1_IRQHandler+0x52>
  {
    /* Send Overrun message */
    UFCP_OVR_IRQ_Handler(&pUSART);
 80022e8:	0020      	movs	r0, r4
 80022ea:	f003 fd57 	bl	8005d9c <UFCP_OVR_IRQ_Handler>
    LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 80022ee:	6a73      	ldr	r3, [r6, #36]	; 0x24
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 80022f0:	621d      	str	r5, [r3, #32]
    UI_SerialCommunicationTimeOutStop();
 80022f2:	f000 f90b 	bl	800250c <UI_SerialCommunicationTimeOutStop>
    /* USER CODE END USART_ORE   */
  }
  /* USER CODE BEGIN USART_IRQn 1 */

  /* USER CODE END USART_IRQn 1 */
}
 80022f6:	bd70      	pop	{r4, r5, r6, pc}
    if (retVal == 2)
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d1e5      	bne.n	80022c8 <USART1_IRQHandler+0x24>
      UI_SerialCommunicationTimeOutStop();
 80022fc:	f000 f906 	bl	800250c <UI_SerialCommunicationTimeOutStop>
 8002300:	e7e2      	b.n	80022c8 <USART1_IRQHandler+0x24>
 8002302:	46c0      	nop			; (mov r8, r8)
 8002304:	200004dc 	.word	0x200004dc

08002308 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 800230a:	f7ff f9bd 	bl	8001688 <TSK_HardwareFaultTask>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800230e:	2508      	movs	r5, #8
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8002310:	2680      	movs	r6, #128	; 0x80

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
    {
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002312:	4c16      	ldr	r4, [pc, #88]	; (800236c <HardFault_Handler+0x64>)
 8002314:	0027      	movs	r7, r4
 8002316:	37fc      	adds	r7, #252	; 0xfc
 8002318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800231a:	69db      	ldr	r3, [r3, #28]
 800231c:	422b      	tst	r3, r5
 800231e:	d006      	beq.n	800232e <HardFault_Handler+0x26>
      {
        /* Send Overrun message */
        UFCP_OVR_IRQ_Handler(&pUSART);
 8002320:	0020      	movs	r0, r4
 8002322:	f003 fd3b 	bl	8005d9c <UFCP_OVR_IRQ_Handler>
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 8002326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8002328:	621d      	str	r5, [r3, #32]
        UI_SerialCommunicationTimeOutStop();
 800232a:	f000 f8ef 	bl	800250c <UI_SerialCommunicationTimeOutStop>
      }

      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 800232e:	0023      	movs	r3, r4
 8002330:	33fc      	adds	r3, #252	; 0xfc
 8002332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	4233      	tst	r3, r6
 8002338:	d002      	beq.n	8002340 <HardFault_Handler+0x38>
      {
        UFCP_TX_IRQ_Handler(&pUSART);
 800233a:	0020      	movs	r0, r4
 800233c:	f003 fc51 	bl	8005be2 <UFCP_TX_IRQ_Handler>
      }

      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002340:	0023      	movs	r3, r4
 8002342:	33fc      	adds	r3, #252	; 0xfc
 8002344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 8002346:	69da      	ldr	r2, [r3, #28]
 8002348:	0692      	lsls	r2, r2, #26
 800234a:	d5e2      	bpl.n	8002312 <HardFault_Handler+0xa>
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 800234c:	8c99      	ldrh	r1, [r3, #36]	; 0x24
      {
        uint16_t retVal;
        retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx)));
 800234e:	0020      	movs	r0, r4
 8002350:	b2c9      	uxtb	r1, r1
 8002352:	f003 fcbd 	bl	8005cd0 <UFCP_RX_IRQ_Handler>
 8002356:	8803      	ldrh	r3, [r0, #0]
        if (retVal == 1)
 8002358:	2b01      	cmp	r3, #1
 800235a:	d102      	bne.n	8002362 <HardFault_Handler+0x5a>
        {
          UI_SerialCommunicationTimeOutStart();
 800235c:	f000 f8dc 	bl	8002518 <UI_SerialCommunicationTimeOutStart>
        }
        if (retVal == 2)
 8002360:	e7d7      	b.n	8002312 <HardFault_Handler+0xa>
 8002362:	2b02      	cmp	r3, #2
 8002364:	d1d5      	bne.n	8002312 <HardFault_Handler+0xa>
        {
          UI_SerialCommunicationTimeOutStop();
 8002366:	f000 f8d1 	bl	800250c <UI_SerialCommunicationTimeOutStop>
 800236a:	e7d2      	b.n	8002312 <HardFault_Handler+0xa>
 800236c:	200004dc 	.word	0x200004dc

08002370 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8002370:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8002372:	4c08      	ldr	r4, [pc, #32]	; (8002394 <SysTick_Handler+0x24>)
 8002374:	7823      	ldrb	r3, [r4, #0]
 8002376:	2b02      	cmp	r3, #2
 8002378:	d105      	bne.n	8002386 <SysTick_Handler+0x16>
  {
    HAL_IncTick();
 800237a:	f000 fc63 	bl	8002c44 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 800237e:	f000 fe04 	bl	8002f8a <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 8002382:	2300      	movs	r3, #0
 8002384:	7023      	strb	r3, [r4, #0]
  }
  SystickDividerCounter ++;
 8002386:	7823      	ldrb	r3, [r4, #0]
 8002388:	3301      	adds	r3, #1
 800238a:	7023      	strb	r3, [r4, #0]
#endif /* MC_HAL_IS_USED */

  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();
 800238c:	f7ff f96e 	bl	800166c <MC_RunMotorControlTasks>

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8002390:	bd10      	pop	{r4, pc}
 8002392:	46c0      	nop			; (mov r8, r8)
 8002394:	2000061c 	.word	0x2000061c

08002398 <EXTI0_1_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
 8002398:	2201      	movs	r2, #1
 800239a:	4b04      	ldr	r3, [pc, #16]	; (80023ac <EXTI0_1_IRQHandler+0x14>)

/**
  * @brief  This function handles Button IRQ on PIN PF0.
  */
void EXTI0_1_IRQHandler (void)
{
 800239c:	b510      	push	{r4, lr}
 800239e:	6959      	ldr	r1, [r3, #20]
	/* USER CODE BEGIN START_STOP_BTN */
  if ( LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_0) )
 80023a0:	4211      	tst	r1, r2
 80023a2:	d002      	beq.n	80023aa <EXTI0_1_IRQHandler+0x12>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 80023a4:	615a      	str	r2, [r3, #20]
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_0);
    UI_HandleStartStopButton_cb ();
 80023a6:	f000 f8bd 	bl	8002524 <UI_HandleStartStopButton_cb>
  }

}
 80023aa:	bd10      	pop	{r4, pc}
 80023ac:	40010400 	.word	0x40010400

080023b0 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023b0:	4a0b      	ldr	r2, [pc, #44]	; (80023e0 <_sbrk+0x30>)
 80023b2:	490c      	ldr	r1, [pc, #48]	; (80023e4 <_sbrk+0x34>)
{
 80023b4:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023b6:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023b8:	4a0b      	ldr	r2, [pc, #44]	; (80023e8 <_sbrk+0x38>)
{
 80023ba:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80023bc:	6810      	ldr	r0, [r2, #0]
 80023be:	2800      	cmp	r0, #0
 80023c0:	d101      	bne.n	80023c6 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 80023c2:	480a      	ldr	r0, [pc, #40]	; (80023ec <_sbrk+0x3c>)
 80023c4:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023c6:	6810      	ldr	r0, [r2, #0]
 80023c8:	18c3      	adds	r3, r0, r3
 80023ca:	428b      	cmp	r3, r1
 80023cc:	d906      	bls.n	80023dc <_sbrk+0x2c>
  {
    errno = ENOMEM;
 80023ce:	f003 fd31 	bl	8005e34 <__errno>
 80023d2:	230c      	movs	r3, #12
 80023d4:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80023d6:	2001      	movs	r0, #1
 80023d8:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80023da:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80023dc:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 80023de:	e7fc      	b.n	80023da <_sbrk+0x2a>
 80023e0:	00000400 	.word	0x00000400
 80023e4:	20001000 	.word	0x20001000
 80023e8:	200009ec 	.word	0x200009ec
 80023ec:	20000ae0 	.word	0x20000ae0

080023f0 <UI_TaskInit>:
static volatile uint16_t  bCOMTimeoutCounter;
static volatile uint16_t  bCOMATRTimeCounter = SERIALCOM_ATR_TIME_TICKS;

void UI_TaskInit( uint32_t* pUICfg, uint8_t bMCNum, MCI_Handle_t* pMCIList[],
                  MCT_Handle_t* pMCTList[],const char* s_fwVer )
{
 80023f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023f2:	b089      	sub	sp, #36	; 0x24
 80023f4:	9005      	str	r0, [sp, #20]
      pDAC = &DAC_UI_Params;
 80023f6:	4825      	ldr	r0, [pc, #148]	; (800248c <UI_TaskInit+0x9c>)
{
 80023f8:	001d      	movs	r5, r3
      pDAC->_Super = UI_Params;
 80023fa:	0003      	movs	r3, r0
      pDAC = &DAC_UI_Params;
 80023fc:	4c24      	ldr	r4, [pc, #144]	; (8002490 <UI_TaskInit+0xa0>)
{
 80023fe:	9207      	str	r2, [sp, #28]
      pDAC->_Super = UI_Params;
 8002400:	4a24      	ldr	r2, [pc, #144]	; (8002494 <UI_TaskInit+0xa4>)
      pDAC = &DAC_UI_Params;
 8002402:	6020      	str	r0, [r4, #0]
{
 8002404:	9106      	str	r1, [sp, #24]
      pDAC->_Super = UI_Params;
 8002406:	cac2      	ldmia	r2!, {r1, r6, r7}
 8002408:	c3c2      	stmia	r3!, {r1, r6, r7}
 800240a:	cac2      	ldmia	r2!, {r1, r6, r7}
 800240c:	c3c2      	stmia	r3!, {r1, r6, r7}
 800240e:	cac2      	ldmia	r2!, {r1, r6, r7}
 8002410:	c3c2      	stmia	r3!, {r1, r6, r7}
 8002412:	cac2      	ldmia	r2!, {r1, r6, r7}
 8002414:	c3c2      	stmia	r3!, {r1, r6, r7}

      UI_Init( &pDAC->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Init UI and link MC obj */
 8002416:	9b05      	ldr	r3, [sp, #20]
 8002418:	9a07      	ldr	r2, [sp, #28]
 800241a:	9906      	ldr	r1, [sp, #24]
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	002b      	movs	r3, r5
 8002420:	f000 f88b 	bl	800253a <UI_Init>
      UI_DACInit( &pDAC->_Super ); /* Init DAC */
 8002424:	6820      	ldr	r0, [r4, #0]
 8002426:	f000 f9ce 	bl	80027c6 <UI_DACInit>
      UI_SetDAC( &pDAC->_Super, DAC_CH0, MC_PROTOCOL_REG_I_A );
 800242a:	6820      	ldr	r0, [r4, #0]
 800242c:	2223      	movs	r2, #35	; 0x23
 800242e:	2100      	movs	r1, #0
 8002430:	f000 f9d5 	bl	80027de <UI_SetDAC>
      UI_SetDAC( &pDAC->_Super, DAC_CH1, MC_PROTOCOL_REG_I_B );
 8002434:	2101      	movs	r1, #1
 8002436:	6820      	ldr	r0, [r4, #0]
 8002438:	2224      	movs	r2, #36	; 0x24
 800243a:	f000 f9d0 	bl	80027de <UI_SetDAC>

    pMCP = &MCP_UI_Params;
 800243e:	4a16      	ldr	r2, [pc, #88]	; (8002498 <UI_TaskInit+0xa8>)
 8002440:	4e16      	ldr	r6, [pc, #88]	; (800249c <UI_TaskInit+0xac>)
    pMCP->_Super = UI_Params;
 8002442:	0013      	movs	r3, r2
 8002444:	4f13      	ldr	r7, [pc, #76]	; (8002494 <UI_TaskInit+0xa4>)
    pMCP = &MCP_UI_Params;
 8002446:	6032      	str	r2, [r6, #0]
    pMCP->_Super = UI_Params;
 8002448:	cf07      	ldmia	r7!, {r0, r1, r2}
 800244a:	c307      	stmia	r3!, {r0, r1, r2}
 800244c:	cf07      	ldmia	r7!, {r0, r1, r2}
 800244e:	c307      	stmia	r3!, {r0, r1, r2}
 8002450:	cf07      	ldmia	r7!, {r0, r1, r2}
 8002452:	c307      	stmia	r3!, {r0, r1, r2}
 8002454:	cf07      	ldmia	r7!, {r0, r1, r2}
 8002456:	c307      	stmia	r3!, {r0, r1, r2}

    UFCP_Init( & pUSART );
 8002458:	4f11      	ldr	r7, [pc, #68]	; (80024a0 <UI_TaskInit+0xb0>)
 800245a:	0038      	movs	r0, r7
 800245c:	f003 fbbd 	bl	8005bda <UFCP_Init>
    MCP_Init(pMCP, (FCP_Handle_t *) & pUSART, & UFCP_Send, & UFCP_Receive, & UFCP_AbortReceive, pDAC, s_fwVer);
 8002460:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002462:	0039      	movs	r1, r7
 8002464:	9302      	str	r3, [sp, #8]
 8002466:	6823      	ldr	r3, [r4, #0]
 8002468:	4a0e      	ldr	r2, [pc, #56]	; (80024a4 <UI_TaskInit+0xb4>)
 800246a:	9301      	str	r3, [sp, #4]
 800246c:	4b0e      	ldr	r3, [pc, #56]	; (80024a8 <UI_TaskInit+0xb8>)
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	6830      	ldr	r0, [r6, #0]
 8002472:	4b0e      	ldr	r3, [pc, #56]	; (80024ac <UI_TaskInit+0xbc>)
 8002474:	f7ff fba0 	bl	8001bb8 <MCP_Init>
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 8002478:	9b05      	ldr	r3, [sp, #20]
 800247a:	9a07      	ldr	r2, [sp, #28]
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	9906      	ldr	r1, [sp, #24]
 8002480:	002b      	movs	r3, r5
 8002482:	6830      	ldr	r0, [r6, #0]
 8002484:	f000 f859 	bl	800253a <UI_Init>

}
 8002488:	b009      	add	sp, #36	; 0x24
 800248a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800248c:	200000b8 	.word	0x200000b8
 8002490:	20000ac0 	.word	0x20000ac0
 8002494:	200004ac 	.word	0x200004ac
 8002498:	200009f0 	.word	0x200009f0
 800249c:	20000ac4 	.word	0x20000ac4
 80024a0:	200004dc 	.word	0x200004dc
 80024a4:	08005c79 	.word	0x08005c79
 80024a8:	08005db1 	.word	0x08005db1
 80024ac:	08005c49 	.word	0x08005c49

080024b0 <UI_Scheduler>:

__weak void UI_Scheduler(void)
{
  if(bUITaskCounter > 0u)
 80024b0:	4a0c      	ldr	r2, [pc, #48]	; (80024e4 <UI_Scheduler+0x34>)
 80024b2:	8813      	ldrh	r3, [r2, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d003      	beq.n	80024c0 <UI_Scheduler+0x10>
  {
    bUITaskCounter--;
 80024b8:	8813      	ldrh	r3, [r2, #0]
 80024ba:	3b01      	subs	r3, #1
 80024bc:	b29b      	uxth	r3, r3
 80024be:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMTimeoutCounter > 1u)
 80024c0:	4a09      	ldr	r2, [pc, #36]	; (80024e8 <UI_Scheduler+0x38>)
 80024c2:	8813      	ldrh	r3, [r2, #0]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d903      	bls.n	80024d0 <UI_Scheduler+0x20>
  {
    bCOMTimeoutCounter--;
 80024c8:	8813      	ldrh	r3, [r2, #0]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMATRTimeCounter > 1u)
 80024d0:	4a06      	ldr	r2, [pc, #24]	; (80024ec <UI_Scheduler+0x3c>)
 80024d2:	8813      	ldrh	r3, [r2, #0]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d903      	bls.n	80024e0 <UI_Scheduler+0x30>
  {
    bCOMATRTimeCounter--;
 80024d8:	8813      	ldrh	r3, [r2, #0]
 80024da:	3b01      	subs	r3, #1
 80024dc:	b29b      	uxth	r3, r3
 80024de:	8013      	strh	r3, [r2, #0]
  }
}
 80024e0:	4770      	bx	lr
 80024e2:	46c0      	nop			; (mov r8, r8)
 80024e4:	20000abe 	.word	0x20000abe
 80024e8:	20000abc 	.word	0x20000abc
 80024ec:	2000061e 	.word	0x2000061e

080024f0 <UI_DACUpdate>:

__weak void UI_DACUpdate(uint8_t bMotorNbr)
{
 80024f0:	b570      	push	{r4, r5, r6, lr}
  if (UI_GetSelectedMC(&pDAC->_Super) == bMotorNbr)
 80024f2:	4d05      	ldr	r5, [pc, #20]	; (8002508 <UI_DACUpdate+0x18>)
{
 80024f4:	0004      	movs	r4, r0
  if (UI_GetSelectedMC(&pDAC->_Super) == bMotorNbr)
 80024f6:	6828      	ldr	r0, [r5, #0]
 80024f8:	f000 f832 	bl	8002560 <UI_GetSelectedMC>
 80024fc:	42a0      	cmp	r0, r4
 80024fe:	d102      	bne.n	8002506 <UI_DACUpdate+0x16>
  {
    UI_DACExec(&pDAC->_Super); /* Exec DAC update */
 8002500:	6828      	ldr	r0, [r5, #0]
 8002502:	f000 f966 	bl	80027d2 <UI_DACExec>
  }
}
 8002506:	bd70      	pop	{r4, r5, r6, pc}
 8002508:	20000ac0 	.word	0x20000ac0

0800250c <UI_SerialCommunicationTimeOutStop>:
  return (retVal);
}

__weak void UI_SerialCommunicationTimeOutStop(void)
{
  bCOMTimeoutCounter = 0u;
 800250c:	2200      	movs	r2, #0
 800250e:	4b01      	ldr	r3, [pc, #4]	; (8002514 <UI_SerialCommunicationTimeOutStop+0x8>)
 8002510:	801a      	strh	r2, [r3, #0]
}
 8002512:	4770      	bx	lr
 8002514:	20000abc 	.word	0x20000abc

08002518 <UI_SerialCommunicationTimeOutStart>:

__weak void UI_SerialCommunicationTimeOutStart(void)
{
  bCOMTimeoutCounter = SERIALCOM_TIMEOUT_OCCURENCE_TICKS;
 8002518:	224f      	movs	r2, #79	; 0x4f
 800251a:	4b01      	ldr	r3, [pc, #4]	; (8002520 <UI_SerialCommunicationTimeOutStart+0x8>)
 800251c:	801a      	strh	r2, [r3, #0]
}
 800251e:	4770      	bx	lr
 8002520:	20000abc 	.word	0x20000abc

08002524 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8002524:	b510      	push	{r4, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (MC_GetSTMStateMotor1() == IDLE)
 8002526:	f7fe fbd5 	bl	8000cd4 <MC_GetSTMStateMotor1>
 800252a:	2800      	cmp	r0, #0
 800252c:	d102      	bne.n	8002534 <UI_HandleStartStopButton_cb+0x10>
  {
    /* Ramp parameters should be tuned for the actual motor */
    MC_StartMotor1();
 800252e:	f7fe fbc1 	bl	8000cb4 <MC_StartMotor1>
  else
  {
    MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8002532:	bd10      	pop	{r4, pc}
    MC_StopMotor1();
 8002534:	f7fe fbc6 	bl	8000cc4 <MC_StopMotor1>
}
 8002538:	e7fb      	b.n	8002532 <UI_HandleStartStopButton_cb+0xe>

0800253a <UI_Init>:
  */
__weak void UI_Init(UI_Handle_t *pHandle, uint8_t bMCNum, MCI_Handle_t ** pMCI, MCT_Handle_t** pMCT, uint32_t* pUICfg)
{
  pHandle->bDriveNum = bMCNum;
  pHandle->pMCI = pMCI;
  pHandle->pMCT = pMCT;
 800253a:	6243      	str	r3, [r0, #36]	; 0x24
  pHandle->bSelectedDrive = 0u;
 800253c:	0003      	movs	r3, r0
  pHandle->pMCI = pMCI;
 800253e:	6202      	str	r2, [r0, #32]
  pHandle->bSelectedDrive = 0u;
 8002540:	2200      	movs	r2, #0
 8002542:	332c      	adds	r3, #44	; 0x2c
  pHandle->bDriveNum = bMCNum;
 8002544:	7701      	strb	r1, [r0, #28]
  pHandle->bSelectedDrive = 0u;
 8002546:	701a      	strb	r2, [r3, #0]
  pHandle->pUICfg = pUICfg;
 8002548:	9b00      	ldr	r3, [sp, #0]
 800254a:	6283      	str	r3, [r0, #40]	; 0x28
}
 800254c:	4770      	bx	lr

0800254e <UI_SelectMC>:
  * @retval Boolean set to true if the bSelectMC is valid oterwise return false.
  */
__weak bool UI_SelectMC(UI_Handle_t *pHandle,uint8_t bSelectMC)
{
  bool retVal = true;
  if (bSelectMC  >= pHandle->bDriveNum)
 800254e:	7f02      	ldrb	r2, [r0, #28]
{
 8002550:	0003      	movs	r3, r0
  {
    retVal = false;
 8002552:	2000      	movs	r0, #0
  if (bSelectMC  >= pHandle->bDriveNum)
 8002554:	428a      	cmp	r2, r1
 8002556:	d902      	bls.n	800255e <UI_SelectMC+0x10>
  }
  else
  {
    pHandle->bSelectedDrive = bSelectMC;
 8002558:	332c      	adds	r3, #44	; 0x2c
 800255a:	7019      	strb	r1, [r3, #0]
  bool retVal = true;
 800255c:	3001      	adds	r0, #1
  }
  return retVal;
}
 800255e:	4770      	bx	lr

08002560 <UI_GetSelectedMC>:
  * @param  pHandle: Pointer on Handle structure of UI component.
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak uint8_t UI_GetSelectedMC(UI_Handle_t *pHandle)
{
  return (pHandle->bSelectedDrive);
 8002560:	302c      	adds	r0, #44	; 0x2c
 8002562:	7800      	ldrb	r0, [r0, #0]
}
 8002564:	4770      	bx	lr

08002566 <UI_SetReg>:
  *         See MC_PROTOCOL_REG_xxx for code definition.
  * @param  wValue: New value to set.
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak bool UI_SetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, int32_t wValue)
{
 8002566:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002568:	0005      	movs	r5, r0
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 800256a:	002b      	movs	r3, r5
 800256c:	332c      	adds	r3, #44	; 0x2c
 800256e:	781b      	ldrb	r3, [r3, #0]
{
 8002570:	0014      	movs	r4, r2
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002572:	6a2a      	ldr	r2, [r5, #32]
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	58d6      	ldr	r6, [r2, r3]
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8002578:	6a6a      	ldr	r2, [r5, #36]	; 0x24
{
 800257a:	0008      	movs	r0, r1
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 800257c:	58d3      	ldr	r3, [r2, r3]

  bool retVal = true;
  switch (bRegID)
 800257e:	290f      	cmp	r1, #15
 8002580:	d809      	bhi.n	8002596 <UI_SetReg+0x30>
 8002582:	f7fd fdcb 	bl	800011c <__gnu_thumb1_case_uqi>
 8002586:	0c0e      	.short	0x0c0e
 8002588:	200c2f0c 	.word	0x200c2f0c
 800258c:	52472a25 	.word	0x52472a25
 8002590:	625b5855 	.word	0x625b5855
 8002594:	6865      	.short	0x6865
 8002596:	2941      	cmp	r1, #65	; 0x41
 8002598:	d060      	beq.n	800265c <UI_SetReg+0xf6>
 800259a:	295b      	cmp	r1, #91	; 0x5b
 800259c:	d008      	beq.n	80025b0 <UI_SetReg+0x4a>
 800259e:	2500      	movs	r5, #0
 80025a0:	e004      	b.n	80025ac <UI_SetReg+0x46>
  {
  case MC_PROTOCOL_REG_TARGET_MOTOR:
    {
      retVal = UI_SelectMC(pHandle,(uint8_t)wValue);
 80025a2:	0028      	movs	r0, r5
 80025a4:	b2e1      	uxtb	r1, r4
 80025a6:	f7ff ffd2 	bl	800254e <UI_SelectMC>
 80025aa:	0005      	movs	r5, r0
    retVal = false;
    break;
  }

  return retVal;
}
 80025ac:	0028      	movs	r0, r5
 80025ae:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
      MCI_ExecSpeedRamp(pMCI,(int16_t)((wValue*SPEED_UNIT)/_RPM),0);
 80025b0:	2106      	movs	r1, #6
 80025b2:	0020      	movs	r0, r4
 80025b4:	f7fd fe5a 	bl	800026c <__divsi3>
 80025b8:	2200      	movs	r2, #0
 80025ba:	b201      	sxth	r1, r0
 80025bc:	0030      	movs	r0, r6
 80025be:	f7fe fb9b 	bl	8000cf8 <MCI_ExecSpeedRamp>
  bool retVal = true;
 80025c2:	2501      	movs	r5, #1
    break;
 80025c4:	e7f2      	b.n	80025ac <UI_SetReg+0x46>
      PID_SetKP(pMCT->pPIDSpeed,(int16_t)wValue);
 80025c6:	6818      	ldr	r0, [r3, #0]
 80025c8:	b221      	sxth	r1, r4
      PID_SetKP(pMCT->pPIDId,(int16_t)wValue);
 80025ca:	f002 fbb8 	bl	8004d3e <PID_SetKP>
    break;
 80025ce:	e7f8      	b.n	80025c2 <UI_SetReg+0x5c>
      PID_SetKI(pMCT->pPIDSpeed,(int16_t)wValue);
 80025d0:	6818      	ldr	r0, [r3, #0]
 80025d2:	b221      	sxth	r1, r4
      PID_SetKI(pMCT->pPIDId,(int16_t)wValue);
 80025d4:	f002 fbb5 	bl	8004d42 <PID_SetKI>
    break;
 80025d8:	e7f3      	b.n	80025c2 <UI_SetReg+0x5c>
      PID_SetKD(pMCT->pPIDSpeed,(int16_t)wValue);
 80025da:	6818      	ldr	r0, [r3, #0]
 80025dc:	b221      	sxth	r1, r4
      PID_SetKD(pMCT->pPIDId,(int16_t)wValue);
 80025de:	f002 fbbe 	bl	8004d5e <PID_SetKD>
    break;
 80025e2:	e7ee      	b.n	80025c2 <UI_SetReg+0x5c>
      if ((STC_Modality_t)wValue == STC_TORQUE_MODE)
 80025e4:	b2e4      	uxtb	r4, r4
 80025e6:	2c00      	cmp	r4, #0
 80025e8:	d108      	bne.n	80025fc <UI_SetReg+0x96>
        MCI_ExecTorqueRamp(pMCI, MCI_GetTeref(pMCI),0);
 80025ea:	0030      	movs	r0, r6
 80025ec:	f7fe fc62 	bl	8000eb4 <MCI_GetTeref>
 80025f0:	0022      	movs	r2, r4
 80025f2:	0001      	movs	r1, r0
 80025f4:	0030      	movs	r0, r6
 80025f6:	f7fe fb87 	bl	8000d08 <MCI_ExecTorqueRamp>
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 80025fa:	e7e2      	b.n	80025c2 <UI_SetReg+0x5c>
  bool retVal = true;
 80025fc:	2501      	movs	r5, #1
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 80025fe:	42ac      	cmp	r4, r5
 8002600:	d1d4      	bne.n	80025ac <UI_SetReg+0x46>
        MCI_ExecSpeedRamp(pMCI, MCI_GetMecSpeedRefUnit(pMCI),0);
 8002602:	0030      	movs	r0, r6
 8002604:	f7fe fbfe 	bl	8000e04 <MCI_GetMecSpeedRefUnit>
 8002608:	2200      	movs	r2, #0
 800260a:	0001      	movs	r1, r0
 800260c:	0030      	movs	r0, r6
 800260e:	f7fe fb73 	bl	8000cf8 <MCI_ExecSpeedRamp>
 8002612:	e7cb      	b.n	80025ac <UI_SetReg+0x46>
      currComp = MCI_GetIqdref(pMCI);
 8002614:	0030      	movs	r0, r6
 8002616:	f7fe fc23 	bl	8000e60 <MCI_GetIqdref>
      currComp.q = (int16_t)wValue;
 800261a:	ab01      	add	r3, sp, #4
      currComp = MCI_GetIqdref(pMCI);
 800261c:	9001      	str	r0, [sp, #4]
      currComp.q = (int16_t)wValue;
 800261e:	801c      	strh	r4, [r3, #0]
      MCI_SetCurrentReferences(pMCI,currComp);
 8002620:	0030      	movs	r0, r6
 8002622:	9901      	ldr	r1, [sp, #4]
 8002624:	f7fe fb77 	bl	8000d16 <MCI_SetCurrentReferences>
    break;
 8002628:	e7cb      	b.n	80025c2 <UI_SetReg+0x5c>
      PID_SetKP(pMCT->pPIDIq,(int16_t)wValue);
 800262a:	6858      	ldr	r0, [r3, #4]
 800262c:	b221      	sxth	r1, r4
 800262e:	e7cc      	b.n	80025ca <UI_SetReg+0x64>
      PID_SetKI(pMCT->pPIDIq,(int16_t)wValue);
 8002630:	6858      	ldr	r0, [r3, #4]
 8002632:	b221      	sxth	r1, r4
 8002634:	e7ce      	b.n	80025d4 <UI_SetReg+0x6e>
      PID_SetKD(pMCT->pPIDIq,(int16_t)wValue);
 8002636:	6858      	ldr	r0, [r3, #4]
 8002638:	b221      	sxth	r1, r4
 800263a:	e7d0      	b.n	80025de <UI_SetReg+0x78>
      currComp = MCI_GetIqdref(pMCI);
 800263c:	0030      	movs	r0, r6
 800263e:	f7fe fc0f 	bl	8000e60 <MCI_GetIqdref>
      currComp.d = (int16_t)wValue;
 8002642:	ab01      	add	r3, sp, #4
      currComp = MCI_GetIqdref(pMCI);
 8002644:	9001      	str	r0, [sp, #4]
      currComp.d = (int16_t)wValue;
 8002646:	805c      	strh	r4, [r3, #2]
 8002648:	e7ea      	b.n	8002620 <UI_SetReg+0xba>
      PID_SetKP(pMCT->pPIDId,(int16_t)wValue);
 800264a:	6898      	ldr	r0, [r3, #8]
 800264c:	b221      	sxth	r1, r4
 800264e:	e7bc      	b.n	80025ca <UI_SetReg+0x64>
      PID_SetKI(pMCT->pPIDId,(int16_t)wValue);
 8002650:	6898      	ldr	r0, [r3, #8]
 8002652:	b221      	sxth	r1, r4
 8002654:	e7be      	b.n	80025d4 <UI_SetReg+0x6e>
      PID_SetKD(pMCT->pPIDId,(int16_t)wValue);
 8002656:	6898      	ldr	r0, [r3, #8]
 8002658:	b221      	sxth	r1, r4
 800265a:	e7c0      	b.n	80025de <UI_SetReg+0x78>
      MCI_SetIdref(pMCI,(int16_t)wValue);
 800265c:	0030      	movs	r0, r6
 800265e:	b221      	sxth	r1, r4
 8002660:	f7fe fc2c 	bl	8000ebc <MCI_SetIdref>
 8002664:	e7ad      	b.n	80025c2 <UI_SetReg+0x5c>

08002666 <UI_ExecCmd>:
*/
__weak bool UI_ExecCmd(UI_Handle_t *pHandle, uint8_t bCmdID)
{
  bool retVal = true;

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002666:	0003      	movs	r3, r0
{
 8002668:	b570      	push	{r4, r5, r6, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 800266a:	332c      	adds	r3, #44	; 0x2c
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	6a02      	ldr	r2, [r0, #32]
 8002670:	009b      	lsls	r3, r3, #2

  switch (bCmdID)
 8002672:	1e48      	subs	r0, r1, #1
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002674:	589d      	ldr	r5, [r3, r2]
  switch (bCmdID)
 8002676:	2810      	cmp	r0, #16
 8002678:	d80a      	bhi.n	8002690 <UI_ExecCmd+0x2a>
 800267a:	f7fd fd4f 	bl	800011c <__gnu_thumb1_case_uqi>
 800267e:	201b      	.short	0x201b
 8002680:	161e1e0c 	.word	0x161e1e0c
 8002684:	092c2824 	.word	0x092c2824
 8002688:	20090909 	.word	0x20090909
 800268c:	3430      	.short	0x3430
 800268e:	37          	.byte	0x37
 800268f:	00          	.byte	0x00
 8002690:	2400      	movs	r4, #0
    retVal = false;
	}
    break;
  }
  return retVal;
}
 8002692:	0020      	movs	r0, r4
 8002694:	bd70      	pop	{r4, r5, r6, pc}
      if (MCI_GetSTMState(pMCI) == RUN)
 8002696:	0028      	movs	r0, r5
 8002698:	f7fe fb99 	bl	8000dce <MCI_GetSTMState>
  bool retVal = true;
 800269c:	2401      	movs	r4, #1
      if (MCI_GetSTMState(pMCI) == RUN)
 800269e:	2806      	cmp	r0, #6
 80026a0:	d1f7      	bne.n	8002692 <UI_ExecCmd+0x2c>
        MCI_StopRamp(pMCI);
 80026a2:	0028      	movs	r0, r5
 80026a4:	f7fe fba2 	bl	8000dec <MCI_StopRamp>
 80026a8:	e7f3      	b.n	8002692 <UI_ExecCmd+0x2c>
      if (MCI_GetSTMState(pMCI) == IDLE)
 80026aa:	0028      	movs	r0, r5
 80026ac:	f7fe fb8f 	bl	8000dce <MCI_GetSTMState>
 80026b0:	2800      	cmp	r0, #0
 80026b2:	d104      	bne.n	80026be <UI_ExecCmd+0x58>
        MCI_StartMotor(pMCI);
 80026b4:	0028      	movs	r0, r5
 80026b6:	f7fe fb38 	bl	8000d2a <MCI_StartMotor>
  bool retVal = true;
 80026ba:	2401      	movs	r4, #1
 80026bc:	e7e9      	b.n	8002692 <UI_ExecCmd+0x2c>
        MCI_StopMotor(pMCI);
 80026be:	0028      	movs	r0, r5
 80026c0:	f7fe fb3e 	bl	8000d40 <MCI_StopMotor>
 80026c4:	e7f9      	b.n	80026ba <UI_ExecCmd+0x54>
      MCI_FaultAcknowledged(pMCI);
 80026c6:	0028      	movs	r0, r5
 80026c8:	f7fe fb40 	bl	8000d4c <MCI_FaultAcknowledged>
    break;
 80026cc:	e7f5      	b.n	80026ba <UI_ExecCmd+0x54>
      MCI_EncoderAlign(pMCI);
 80026ce:	0028      	movs	r0, r5
 80026d0:	f7fe fb41 	bl	8000d56 <MCI_EncoderAlign>
    break;
 80026d4:	e7f1      	b.n	80026ba <UI_ExecCmd+0x54>
      MCI_Clear_Iqdref(pMCI);
 80026d6:	0028      	movs	r0, r5
 80026d8:	f7fe fbf4 	bl	8000ec4 <MCI_Clear_Iqdref>
    break;
 80026dc:	e7ed      	b.n	80026ba <UI_ExecCmd+0x54>
    	MCI_Home_Osc(pMCI);
 80026de:	0028      	movs	r0, r5
 80026e0:	f7fe fbf9 	bl	8000ed6 <MCI_Home_Osc>
    break;
 80026e4:	e7e9      	b.n	80026ba <UI_ExecCmd+0x54>
    	MCI_Home_Offset();
 80026e6:	f7fe fbfd 	bl	8000ee4 <MCI_Home_Offset>
   break;
 80026ea:	e7e6      	b.n	80026ba <UI_ExecCmd+0x54>
    	MCI_Home_Null();
 80026ec:	f7fe fc01 	bl	8000ef2 <MCI_Home_Null>
    break;
 80026f0:	e7e3      	b.n	80026ba <UI_ExecCmd+0x54>

080026f2 <UI_ExecSpeedRamp>:
  * @param  hDurationms: Duration of the ramp expressed in milliseconds.
  *         It is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecSpeedRamp(UI_Handle_t *pHandle, int32_t wFinalMecSpeedUnit, uint16_t hDurationms)
{
 80026f2:	b570      	push	{r4, r5, r6, lr}
 80026f4:	0004      	movs	r4, r0
 80026f6:	0008      	movs	r0, r1
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];

  /* Call MCI Exec Ramp */
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 80026f8:	2106      	movs	r1, #6
{
 80026fa:	0015      	movs	r5, r2
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 80026fc:	f7fd fdb6 	bl	800026c <__divsi3>
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002700:	0023      	movs	r3, r4
 8002702:	332c      	adds	r3, #44	; 0x2c
 8002704:	781b      	ldrb	r3, [r3, #0]
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 8002706:	b201      	sxth	r1, r0
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002708:	6a20      	ldr	r0, [r4, #32]
 800270a:	009b      	lsls	r3, r3, #2
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 800270c:	002a      	movs	r2, r5
 800270e:	5818      	ldr	r0, [r3, r0]
 8002710:	f7fe faf2 	bl	8000cf8 <MCI_ExecSpeedRamp>
  return true;
}
 8002714:	2001      	movs	r0, #1
 8002716:	bd70      	pop	{r4, r5, r6, pc}

08002718 <UI_ExecTorqueRamp>:
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecTorqueRamp(UI_Handle_t *pHandle, int16_t hTargetFinal, uint16_t hDurationms)
{

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002718:	0003      	movs	r3, r0
{
 800271a:	b510      	push	{r4, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 800271c:	332c      	adds	r3, #44	; 0x2c
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	6a00      	ldr	r0, [r0, #32]
 8002722:	009b      	lsls	r3, r3, #2

  /* Call MCI Exec Ramp */
  MCI_ExecTorqueRamp(pMCI,hTargetFinal,hDurationms);
 8002724:	5818      	ldr	r0, [r3, r0]
 8002726:	f7fe faef 	bl	8000d08 <MCI_ExecTorqueRamp>
  return true;
}
 800272a:	2001      	movs	r0, #1
 800272c:	bd10      	pop	{r4, pc}

0800272e <UI_GetRevupData>:
  *
  *  @retval Returns true if the command executed successfully, false otherwise.
  */
__weak bool UI_GetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t* pDurationms,
                     int16_t* pFinalMecSpeedUnit, int16_t* pFinalTorque )
{
 800272e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002730:	001e      	movs	r6, r3
  bool hRetVal = true;

  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002732:	0003      	movs	r3, r0
{
 8002734:	0017      	movs	r7, r2
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002736:	6a42      	ldr	r2, [r0, #36]	; 0x24
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
  }
  else
  {
    hRetVal = false;
 8002738:	2000      	movs	r0, #0
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 800273a:	332c      	adds	r3, #44	; 0x2c
 800273c:	781b      	ldrb	r3, [r3, #0]
{
 800273e:	000c      	movs	r4, r1
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	589b      	ldr	r3, [r3, r2]
 8002744:	695d      	ldr	r5, [r3, #20]
  if (pRevupCtrl)
 8002746:	4285      	cmp	r5, r0
 8002748:	d00f      	beq.n	800276a <UI_GetRevupData+0x3c>
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 800274a:	0028      	movs	r0, r5
 800274c:	f003 fb46 	bl	8005ddc <RUC_GetPhaseDurationms>
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8002750:	0021      	movs	r1, r4
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 8002752:	8038      	strh	r0, [r7, #0]
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8002754:	0028      	movs	r0, r5
 8002756:	f003 fb47 	bl	8005de8 <RUC_GetPhaseFinalMecSpeedUnit>
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 800275a:	0021      	movs	r1, r4
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 800275c:	8030      	strh	r0, [r6, #0]
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 800275e:	0028      	movs	r0, r5
 8002760:	f003 fb4a 	bl	8005df8 <RUC_GetPhaseFinalTorque>
 8002764:	9b06      	ldr	r3, [sp, #24]
 8002766:	8018      	strh	r0, [r3, #0]
  bool hRetVal = true;
 8002768:	2001      	movs	r0, #1
  }
  return hRetVal;
}
 800276a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800276c <UI_SetRevupData>:
  *         digit.
  *  @retval Return true if the command executed successfully, otherwise false.
  */
__weak bool UI_SetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t hDurationms,
                     int16_t hFinalMecSpeedUnit, int16_t hFinalTorque )
{
 800276c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800276e:	001d      	movs	r5, r3
 8002770:	ab06      	add	r3, sp, #24
 8002772:	2600      	movs	r6, #0
 8002774:	5f9e      	ldrsh	r6, [r3, r6]
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002776:	0003      	movs	r3, r0
{
 8002778:	000c      	movs	r4, r1
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 800277a:	332c      	adds	r3, #44	; 0x2c
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	585b      	ldr	r3, [r3, r1]
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 8002784:	0021      	movs	r1, r4
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002786:	695f      	ldr	r7, [r3, #20]
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 8002788:	0038      	movs	r0, r7
 800278a:	f003 fb15 	bl	8005db8 <RUC_SetPhaseDurationms>
  RUC_SetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage, hFinalMecSpeedUnit);
 800278e:	002a      	movs	r2, r5
 8002790:	0038      	movs	r0, r7
 8002792:	0021      	movs	r1, r4
 8002794:	f003 fb16 	bl	8005dc4 <RUC_SetPhaseFinalMecSpeedUnit>
  RUC_SetPhaseFinalTorque(pRevupCtrl, bStage, hFinalTorque);
 8002798:	0038      	movs	r0, r7
 800279a:	0032      	movs	r2, r6
 800279c:	0021      	movs	r1, r4
 800279e:	f003 fb17 	bl	8005dd0 <RUC_SetPhaseFinalTorque>
  return true;
}
 80027a2:	2001      	movs	r0, #1
 80027a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080027a6 <UI_SetCurrentReferences>:
  * @retval none.
  */
__weak void UI_SetCurrentReferences(UI_Handle_t *pHandle, int16_t hIqRef, int16_t hIdRef)
{

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80027a6:	0003      	movs	r3, r0
{
 80027a8:	b507      	push	{r0, r1, r2, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80027aa:	332c      	adds	r3, #44	; 0x2c
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	6a00      	ldr	r0, [r0, #32]
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	5818      	ldr	r0, [r3, r0]
  qd_t currComp;
  currComp.q = hIqRef;
 80027b4:	ab01      	add	r3, sp, #4
 80027b6:	8019      	strh	r1, [r3, #0]
  currComp.d = hIdRef;
 80027b8:	805a      	strh	r2, [r3, #2]
  MCI_SetCurrentReferences(pMCI,currComp);
 80027ba:	9901      	ldr	r1, [sp, #4]
 80027bc:	f7fe faab 	bl	8000d16 <MCI_SetCurrentReferences>
}
 80027c0:	bd07      	pop	{r0, r1, r2, pc}

080027c2 <UI_GetMPInfo>:
  * @retval true if MP is enabled, false otherwise.
  */
__weak bool UI_GetMPInfo(pMPInfo_t stepList, pMPInfo_t pMPInfo)
{
    return false;
}
 80027c2:	2000      	movs	r0, #0
 80027c4:	4770      	bx	lr

080027c6 <UI_DACInit>:
  * @param  pHandle: Pointer on Handle structure of DACx UI component.
  * @retval none.
  */
__weak void UI_DACInit(UI_Handle_t *pHandle)
{
  if (pHandle->pFct_DACInit)
 80027c6:	6943      	ldr	r3, [r0, #20]
{
 80027c8:	b510      	push	{r4, lr}
  if (pHandle->pFct_DACInit)
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d000      	beq.n	80027d0 <UI_DACInit+0xa>
  {
	  pHandle->pFct_DACInit(pHandle);
 80027ce:	4798      	blx	r3
  }
}
 80027d0:	bd10      	pop	{r4, pc}

080027d2 <UI_DACExec>:
  * @param  pHandle: Pointer on Handle structure of DACx UI component.
  * @retval none.
  */
void UI_DACExec(UI_Handle_t *pHandle)
{
  if (pHandle->pFct_DACExec)
 80027d2:	6983      	ldr	r3, [r0, #24]
{
 80027d4:	b510      	push	{r4, lr}
  if (pHandle->pFct_DACExec)
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d000      	beq.n	80027dc <UI_DACExec+0xa>
  {
    pHandle->pFct_DACExec(pHandle);
 80027da:	4798      	blx	r3
  }
}
 80027dc:	bd10      	pop	{r4, pc}

080027de <UI_SetDAC>:
  * @retval none.
  */
void UI_SetDAC(UI_Handle_t *pHandle, DAC_Channel_t bChannel,
                         MC_Protocol_REG_t bVariable)
{
  if (pHandle->pFctDACSetChannelConfig)
 80027de:	6843      	ldr	r3, [r0, #4]
{
 80027e0:	b510      	push	{r4, lr}
  if (pHandle->pFctDACSetChannelConfig)
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d000      	beq.n	80027e8 <UI_SetDAC+0xa>
  {
	  pHandle->pFctDACSetChannelConfig(pHandle, bChannel, bVariable);
 80027e6:	4798      	blx	r3
  }
}
 80027e8:	bd10      	pop	{r4, pc}

080027ea <UI_GetDAC>:
  *         It must be one of the exported UI register (Example: MC_PROTOCOL_REG_I_A).
  */
__weak MC_Protocol_REG_t UI_GetDAC(UI_Handle_t *pHandle, DAC_Channel_t bChannel)
{
  MC_Protocol_REG_t retVal = MC_PROTOCOL_REG_UNDEFINED;
  if (pHandle->pFctDACGetChannelConfig)
 80027ea:	6882      	ldr	r2, [r0, #8]
{
 80027ec:	0003      	movs	r3, r0
 80027ee:	b510      	push	{r4, lr}
  MC_Protocol_REG_t retVal = MC_PROTOCOL_REG_UNDEFINED;
 80027f0:	2089      	movs	r0, #137	; 0x89
  if (pHandle->pFctDACGetChannelConfig)
 80027f2:	2a00      	cmp	r2, #0
 80027f4:	d001      	beq.n	80027fa <UI_GetDAC+0x10>
  {
    retVal = pHandle->pFctDACGetChannelConfig(pHandle, bChannel);
 80027f6:	0018      	movs	r0, r3
 80027f8:	4790      	blx	r2
  }
  return retVal;
}
 80027fa:	bd10      	pop	{r4, pc}

080027fc <UI_GetReg>:
{
 80027fc:	b570      	push	{r4, r5, r6, lr}
 80027fe:	0004      	movs	r4, r0
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8002800:	0023      	movs	r3, r4
 8002802:	332c      	adds	r3, #44	; 0x2c
 8002804:	781e      	ldrb	r6, [r3, #0]
{
 8002806:	0008      	movs	r0, r1
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8002808:	6a63      	ldr	r3, [r4, #36]	; 0x24
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 800280a:	6a21      	ldr	r1, [r4, #32]
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 800280c:	00b6      	lsls	r6, r6, #2
 800280e:	599b      	ldr	r3, [r3, r6]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002810:	598d      	ldr	r5, [r1, r6]
{
 8002812:	b08c      	sub	sp, #48	; 0x30
  if ( success != (bool *) 0 )
 8002814:	2a00      	cmp	r2, #0
 8002816:	d100      	bne.n	800281a <UI_GetReg+0x1e>
 8002818:	e08f      	b.n	800293a <UI_GetReg+0x13e>
    *success = true;
 800281a:	2101      	movs	r1, #1
 800281c:	7011      	strb	r1, [r2, #0]
  switch (bRegID)
 800281e:	2881      	cmp	r0, #129	; 0x81
 8002820:	d900      	bls.n	8002824 <UI_GetReg+0x28>
 8002822:	e1d5      	b.n	8002bd0 <UI_GetReg+0x3d4>
 8002824:	f7fd fc8e 	bl	8000144 <__gnu_thumb1_case_uhi>
 8002828:	01020085 	.word	0x01020085
 800282c:	012b0106 	.word	0x012b0106
 8002830:	0111010a 	.word	0x0111010a
 8002834:	01190115 	.word	0x01190115
 8002838:	014601bc 	.word	0x014601bc
 800283c:	014a0148 	.word	0x014a0148
 8002840:	014c01c0 	.word	0x014c01c0
 8002844:	0150014e 	.word	0x0150014e
 8002848:	01d401d4 	.word	0x01d401d4
 800284c:	01d401d4 	.word	0x01d401d4
 8002850:	01d401d4 	.word	0x01d401d4
 8002854:	01d401d4 	.word	0x01d401d4
 8002858:	011d01d4 	.word	0x011d01d4
 800285c:	01520121 	.word	0x01520121
 8002860:	015b0156 	.word	0x015b0156
 8002864:	01980125 	.word	0x01980125
 8002868:	01d4019d 	.word	0x01d4019d
 800286c:	01a801a2 	.word	0x01a801a2
 8002870:	01b001ac 	.word	0x01b001ac
 8002874:	019801b4 	.word	0x019801b4
 8002878:	01bc019d 	.word	0x01bc019d
 800287c:	01c401c0 	.word	0x01c401c0
 8002880:	01cc01c8 	.word	0x01cc01c8
 8002884:	016a01d0 	.word	0x016a01d0
 8002888:	01d4017d 	.word	0x01d4017d
 800288c:	01d401d4 	.word	0x01d401d4
 8002890:	01d401d4 	.word	0x01d401d4
 8002894:	01d401d4 	.word	0x01d401d4
 8002898:	01d401d4 	.word	0x01d401d4
 800289c:	01d401d4 	.word	0x01d401d4
 80028a0:	015d01d4 	.word	0x015d01d4
 80028a4:	01900163 	.word	0x01900163
 80028a8:	01c00194 	.word	0x01c00194
 80028ac:	01d401d4 	.word	0x01d401d4
 80028b0:	01d401d4 	.word	0x01d401d4
 80028b4:	01d401d4 	.word	0x01d401d4
 80028b8:	01d401d4 	.word	0x01d401d4
 80028bc:	01d401d4 	.word	0x01d401d4
 80028c0:	01d401d4 	.word	0x01d401d4
 80028c4:	01d401d4 	.word	0x01d401d4
 80028c8:	01d401d4 	.word	0x01d401d4
 80028cc:	01d401d4 	.word	0x01d401d4
 80028d0:	01d401d4 	.word	0x01d401d4
 80028d4:	01d401d4 	.word	0x01d401d4
 80028d8:	01d401d4 	.word	0x01d401d4
 80028dc:	012f01d4 	.word	0x012f01d4
 80028e0:	01d401d4 	.word	0x01d401d4
 80028e4:	01d401d4 	.word	0x01d401d4
 80028e8:	01d401d4 	.word	0x01d401d4
 80028ec:	01d401d4 	.word	0x01d401d4
 80028f0:	01d401d4 	.word	0x01d401d4
 80028f4:	01d401d4 	.word	0x01d401d4
 80028f8:	01d401d4 	.word	0x01d401d4
 80028fc:	01d401d4 	.word	0x01d401d4
 8002900:	01d401d4 	.word	0x01d401d4
 8002904:	0142013e 	.word	0x0142013e
 8002908:	01d40082 	.word	0x01d40082
 800290c:	01290129 	.word	0x01290129
 8002910:	01d401d4 	.word	0x01d401d4
 8002914:	01d401d4 	.word	0x01d401d4
 8002918:	01d401d4 	.word	0x01d401d4
 800291c:	01d401d4 	.word	0x01d401d4
 8002920:	01d401d4 	.word	0x01d401d4
 8002924:	01d401d4 	.word	0x01d401d4
 8002928:	016101d4 	.word	0x016101d4
      bRetVal = (int32_t)(MC_UID);
 800292c:	489a      	ldr	r0, [pc, #616]	; (8002b98 <UI_GetReg+0x39c>)
}
 800292e:	b00c      	add	sp, #48	; 0x30
 8002930:	bd70      	pop	{r4, r5, r6, pc}
      bRetVal = (int32_t)UI_GetSelectedMC(pHandle);
 8002932:	0020      	movs	r0, r4
 8002934:	f7ff fe14 	bl	8002560 <UI_GetSelectedMC>
    break;
 8002938:	e7f9      	b.n	800292e <UI_GetReg+0x132>
  switch (bRegID)
 800293a:	2873      	cmp	r0, #115	; 0x73
 800293c:	d900      	bls.n	8002940 <UI_GetReg+0x144>
 800293e:	e0d4      	b.n	8002aea <UI_GetReg+0x2ee>
 8002940:	f7fd fbf6 	bl	8000130 <__gnu_thumb1_case_shi>
 8002944:	0074fff7 	.word	0x0074fff7
 8002948:	009d0078 	.word	0x009d0078
 800294c:	0083007c 	.word	0x0083007c
 8002950:	008b0087 	.word	0x008b0087
 8002954:	00b8012e 	.word	0x00b8012e
 8002958:	00bc00ba 	.word	0x00bc00ba
 800295c:	00be0132 	.word	0x00be0132
 8002960:	00c200c0 	.word	0x00c200c0
 8002964:	00d300d3 	.word	0x00d300d3
 8002968:	00d300d3 	.word	0x00d300d3
 800296c:	00d300d3 	.word	0x00d300d3
 8002970:	00d300d3 	.word	0x00d300d3
 8002974:	008f00d3 	.word	0x008f00d3
 8002978:	00c40093 	.word	0x00c40093
 800297c:	00cd00c8 	.word	0x00cd00c8
 8002980:	010a0097 	.word	0x010a0097
 8002984:	00d3010f 	.word	0x00d3010f
 8002988:	011a0114 	.word	0x011a0114
 800298c:	0122011e 	.word	0x0122011e
 8002990:	010a0126 	.word	0x010a0126
 8002994:	012e010f 	.word	0x012e010f
 8002998:	01360132 	.word	0x01360132
 800299c:	013e013a 	.word	0x013e013a
 80029a0:	00dc0142 	.word	0x00dc0142
 80029a4:	00d300ef 	.word	0x00d300ef
 80029a8:	00d300d3 	.word	0x00d300d3
 80029ac:	00d300d3 	.word	0x00d300d3
 80029b0:	00d300d3 	.word	0x00d300d3
 80029b4:	00d300d3 	.word	0x00d300d3
 80029b8:	00d300d3 	.word	0x00d300d3
 80029bc:	00cf00d3 	.word	0x00cf00d3
 80029c0:	010200d5 	.word	0x010200d5
 80029c4:	01320106 	.word	0x01320106
 80029c8:	00d300d3 	.word	0x00d300d3
 80029cc:	00d300d3 	.word	0x00d300d3
 80029d0:	00d300d3 	.word	0x00d300d3
 80029d4:	00d300d3 	.word	0x00d300d3
 80029d8:	00d300d3 	.word	0x00d300d3
 80029dc:	00d300d3 	.word	0x00d300d3
 80029e0:	00d300d3 	.word	0x00d300d3
 80029e4:	00d300d3 	.word	0x00d300d3
 80029e8:	00d300d3 	.word	0x00d300d3
 80029ec:	00d300d3 	.word	0x00d300d3
 80029f0:	00d300d3 	.word	0x00d300d3
 80029f4:	00d300d3 	.word	0x00d300d3
 80029f8:	00a100d3 	.word	0x00a100d3
 80029fc:	00d300d3 	.word	0x00d300d3
 8002a00:	00d300d3 	.word	0x00d300d3
 8002a04:	00d300d3 	.word	0x00d300d3
 8002a08:	00d300d3 	.word	0x00d300d3
 8002a0c:	00d300d3 	.word	0x00d300d3
 8002a10:	00d300d3 	.word	0x00d300d3
 8002a14:	00d300d3 	.word	0x00d300d3
 8002a18:	00d300d3 	.word	0x00d300d3
 8002a1c:	00d300d3 	.word	0x00d300d3
 8002a20:	00b400b0 	.word	0x00b400b0
 8002a24:	00d3fff4 	.word	0x00d3fff4
 8002a28:	009b009b 	.word	0x009b009b
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 8002a2c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002a2e:	f003 f8cf 	bl	8005bd0 <STM_GetFaultState>
	break;
 8002a32:	e77c      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (int32_t)STM_GetState(pMCT->pStateMachine);
 8002a34:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002a36:	f003 f8bf 	bl	8005bb8 <STM_GetState>
	break;
 8002a3a:	e778      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI)*_RPM)/SPEED_UNIT);
 8002a3c:	0028      	movs	r0, r5
 8002a3e:	f7fe f9e1 	bl	8000e04 <MCI_GetMecSpeedRefUnit>
      bRetVal = (int32_t)((MCI_GetAvrgMecSpeedUnit(pMCI) * _RPM)/SPEED_UNIT);
 8002a42:	0003      	movs	r3, r0
 8002a44:	2006      	movs	r0, #6
 8002a46:	4358      	muls	r0, r3
    break;
 8002a48:	e771      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDSpeed);
 8002a4a:	6818      	ldr	r0, [r3, #0]
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDIq);
 8002a4c:	f002 f97b 	bl	8004d46 <PID_GetKP>
    break;
 8002a50:	e76d      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDSpeed);
 8002a52:	6818      	ldr	r0, [r3, #0]
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDIq);
 8002a54:	f002 f97a 	bl	8004d4c <PID_GetKI>
    break;
 8002a58:	e769      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDSpeed);
 8002a5a:	6818      	ldr	r0, [r3, #0]
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDIq);
 8002a5c:	f002 f981 	bl	8004d62 <PID_GetKD>
    break;
 8002a60:	e765      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (int32_t)VBS_GetAvBusVoltage_V(pMCT->pBusVoltageSensor);
 8002a62:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002a64:	f001 fcf2 	bl	800444c <VBS_GetAvBusVoltage_V>
    break;
 8002a68:	e761      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (int32_t)NTC_GetAvTemp_C(pMCT->pTemperatureSensor);
 8002a6a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002a6c:	f002 f94c 	bl	8004d08 <NTC_GetAvTemp_C>
    break;
 8002a70:	e75d      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (int32_t)((MCI_GetAvrgMecSpeedUnit(pMCI) * _RPM)/SPEED_UNIT);
 8002a72:	0028      	movs	r0, r5
 8002a74:	f7fe f9bf 	bl	8000df6 <MCI_GetAvrgMecSpeedUnit>
 8002a78:	e7e3      	b.n	8002a42 <UI_GetReg+0x246>
      bRetVal = CTRBDID;
 8002a7a:	4848      	ldr	r0, [pc, #288]	; (8002b9c <UI_GetReg+0x3a0>)
 8002a7c:	e757      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (int32_t)MCI_GetControlMode(pMCI);
 8002a7e:	0028      	movs	r0, r5
 8002a80:	f7fe f9aa 	bl	8000dd8 <MCI_GetControlMode>
    break;
 8002a84:	e753      	b.n	800292e <UI_GetReg+0x132>
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 8002a86:	0028      	movs	r0, r5
 8002a88:	f7fe f9a6 	bl	8000dd8 <MCI_GetControlMode>
 8002a8c:	2406      	movs	r4, #6
 8002a8e:	2801      	cmp	r0, #1
 8002a90:	d104      	bne.n	8002a9c <UI_GetReg+0x2a0>
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 8002a92:	0028      	movs	r0, r5
 8002a94:	f7fe f9a2 	bl	8000ddc <MCI_GetLastRampFinalSpeed>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI) * _RPM)/SPEED_UNIT) ;
 8002a98:	4360      	muls	r0, r4
 8002a9a:	e748      	b.n	800292e <UI_GetReg+0x132>
 8002a9c:	0028      	movs	r0, r5
 8002a9e:	f7fe f9b1 	bl	8000e04 <MCI_GetMecSpeedRefUnit>
 8002aa2:	e7f9      	b.n	8002a98 <UI_GetReg+0x29c>
      bRetVal = (int32_t)PID_GetKPDivisor(pMCT->pPIDSpeed);
 8002aa4:	6818      	ldr	r0, [r3, #0]
 8002aa6:	f002 f956 	bl	8004d56 <PID_GetKPDivisor>
    break;
 8002aaa:	e740      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (int32_t)PID_GetKIDivisor(pMCT->pPIDSpeed);
 8002aac:	6818      	ldr	r0, [r3, #0]
 8002aae:	f002 f954 	bl	8004d5a <PID_GetKIDivisor>
    break;
 8002ab2:	e73c      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDIq);
 8002ab4:	6858      	ldr	r0, [r3, #4]
 8002ab6:	e7c9      	b.n	8002a4c <UI_GetReg+0x250>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDIq);
 8002ab8:	6858      	ldr	r0, [r3, #4]
 8002aba:	e7cb      	b.n	8002a54 <UI_GetReg+0x258>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDIq);
 8002abc:	6858      	ldr	r0, [r3, #4]
 8002abe:	e7cd      	b.n	8002a5c <UI_GetReg+0x260>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDId);
 8002ac0:	6898      	ldr	r0, [r3, #8]
 8002ac2:	e7c3      	b.n	8002a4c <UI_GetReg+0x250>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDId);
 8002ac4:	6898      	ldr	r0, [r3, #8]
 8002ac6:	e7c5      	b.n	8002a54 <UI_GetReg+0x258>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDId);
 8002ac8:	6898      	ldr	r0, [r3, #8]
 8002aca:	e7c7      	b.n	8002a5c <UI_GetReg+0x260>
      bRetVal = MPM_GetAvrgElMotorPowerW(pMCT->pMPM);
 8002acc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002ace:	f002 f8d4 	bl	8004c7a <MPM_GetAvrgElMotorPowerW>
    break;
 8002ad2:	e72c      	b.n	800292e <UI_GetReg+0x132>
      MC_Protocol_REG_t value = UI_GetDAC(pHandle, DAC_CH0);
 8002ad4:	2100      	movs	r1, #0
      MC_Protocol_REG_t value = UI_GetDAC(pHandle, DAC_CH1);
 8002ad6:	0020      	movs	r0, r4
 8002ad8:	f7ff fe87 	bl	80027ea <UI_GetDAC>
    break;
 8002adc:	e727      	b.n	800292e <UI_GetReg+0x132>
      MC_Protocol_REG_t value = UI_GetDAC(pHandle, DAC_CH1);
 8002ade:	2101      	movs	r1, #1
 8002ae0:	e7f9      	b.n	8002ad6 <UI_GetReg+0x2da>
      if (pHandle->pFctDACGetUserChannelValue)
 8002ae2:	6923      	ldr	r3, [r4, #16]
        bRetVal = (int32_t) pHandle->pFctDACGetUserChannelValue(pHandle, 0);
 8002ae4:	2100      	movs	r1, #0
      if (pHandle->pFctDACGetUserChannelValue)
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d105      	bne.n	8002af6 <UI_GetReg+0x2fa>
        bRetVal = (uint32_t) 0;
 8002aea:	2000      	movs	r0, #0
 8002aec:	e71f      	b.n	800292e <UI_GetReg+0x132>
      if (pHandle->pFctDACGetUserChannelValue)
 8002aee:	6923      	ldr	r3, [r4, #16]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d0fa      	beq.n	8002aea <UI_GetReg+0x2ee>
        bRetVal = (int32_t) pHandle->pFctDACGetUserChannelValue(pHandle, 1);
 8002af4:	2101      	movs	r1, #1
 8002af6:	0020      	movs	r0, r4
 8002af8:	4798      	blx	r3
 8002afa:	e718      	b.n	800292e <UI_GetReg+0x132>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002afc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      SpeednPosFdbk_Handle_t* pSPD = MC_NULL;
 8002afe:	2000      	movs	r0, #0
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002b00:	5992      	ldr	r2, [r2, r6]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002b02:	0f11      	lsrs	r1, r2, #28
 8002b04:	3901      	subs	r1, #1
 8002b06:	2901      	cmp	r1, #1
 8002b08:	d800      	bhi.n	8002b0c <UI_GetReg+0x310>
        pSPD = pMCT->pSpeedSensorMain;
 8002b0a:	6998      	ldr	r0, [r3, #24]
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002b0c:	0112      	lsls	r2, r2, #4
 8002b0e:	0f12      	lsrs	r2, r2, #28
 8002b10:	3a01      	subs	r2, #1
 8002b12:	2a01      	cmp	r2, #1
 8002b14:	d800      	bhi.n	8002b18 <UI_GetReg+0x31c>
        pSPD = pMCT->pSpeedSensorAux;
 8002b16:	69d8      	ldr	r0, [r3, #28]
      if (pSPD != MC_NULL)
 8002b18:	2800      	cmp	r0, #0
 8002b1a:	d0e6      	beq.n	8002aea <UI_GetReg+0x2ee>
        bRetVal = SPD_GetElAngle(pSPD);
 8002b1c:	f002 fec0 	bl	80058a0 <SPD_GetElAngle>
 8002b20:	e705      	b.n	800292e <UI_GetReg+0x132>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002b22:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      SpeednPosFdbk_Handle_t* pSPD = MC_NULL;
 8002b24:	2000      	movs	r0, #0
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002b26:	5992      	ldr	r2, [r2, r6]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002b28:	0f11      	lsrs	r1, r2, #28
 8002b2a:	3901      	subs	r1, #1
 8002b2c:	2901      	cmp	r1, #1
 8002b2e:	d800      	bhi.n	8002b32 <UI_GetReg+0x336>
        pSPD = pMCT->pSpeedSensorMain;
 8002b30:	6998      	ldr	r0, [r3, #24]
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002b32:	0112      	lsls	r2, r2, #4
 8002b34:	0f12      	lsrs	r2, r2, #28
 8002b36:	3a01      	subs	r2, #1
 8002b38:	2a01      	cmp	r2, #1
 8002b3a:	d800      	bhi.n	8002b3e <UI_GetReg+0x342>
        pSPD = pMCT->pSpeedSensorAux;
 8002b3c:	69d8      	ldr	r0, [r3, #28]
      if (pSPD != MC_NULL)
 8002b3e:	2800      	cmp	r0, #0
 8002b40:	d0d3      	beq.n	8002aea <UI_GetReg+0x2ee>
        bRetVal = SPD_GetS16Speed(pSPD);
 8002b42:	f002 fee2 	bl	800590a <SPD_GetS16Speed>
 8002b46:	e6f2      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = (STC_GetMaxAppPositiveMecSpeedUnit(pMCT->pSpeednTorqueCtrl) * _RPM)/SPEED_UNIT ;
 8002b48:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002b4a:	f002 ff8c 	bl	8005a66 <STC_GetMaxAppPositiveMecSpeedUnit>
 8002b4e:	e778      	b.n	8002a42 <UI_GetReg+0x246>
      bRetVal = (STC_GetMinAppNegativeMecSpeedUnit(pMCT->pSpeednTorqueCtrl)  * _RPM)/SPEED_UNIT ;
 8002b50:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002b52:	f002 ff8a 	bl	8005a6a <STC_GetMinAppNegativeMecSpeedUnit>
 8002b56:	e774      	b.n	8002a42 <UI_GetReg+0x246>
      bRetVal = MCI_GetIqd(pMCI).q;
 8002b58:	0028      	movs	r0, r5
 8002b5a:	f7fe f973 	bl	8000e44 <MCI_GetIqd>
      bRetVal = MCI_GetValphabeta(pMCI).alpha;
 8002b5e:	b200      	sxth	r0, r0
    break;
 8002b60:	e6e5      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = MCI_GetIqd(pMCI).d;
 8002b62:	0028      	movs	r0, r5
 8002b64:	f7fe f96e 	bl	8000e44 <MCI_GetIqd>
      bRetVal = MCI_GetValphabeta(pMCI).beta;
 8002b68:	1400      	asrs	r0, r0, #16
    break;
 8002b6a:	e6e0      	b.n	800292e <UI_GetReg+0x132>
      if (pMCT->pRevupCtrl)
 8002b6c:	6958      	ldr	r0, [r3, #20]
 8002b6e:	2800      	cmp	r0, #0
 8002b70:	d0bb      	beq.n	8002aea <UI_GetReg+0x2ee>
        bRetVal = (int32_t)RUC_GetNumberOfPhases(pMCT->pRevupCtrl);
 8002b72:	f003 f949 	bl	8005e08 <RUC_GetNumberOfPhases>
 8002b76:	e6da      	b.n	800292e <UI_GetReg+0x132>
      bRetVal = MCI_GetIab(pMCI).a;
 8002b78:	0028      	movs	r0, r5
 8002b7a:	f7fe f948 	bl	8000e0e <MCI_GetIab>
 8002b7e:	e7ee      	b.n	8002b5e <UI_GetReg+0x362>
      bRetVal = MCI_GetIab(pMCI).b;
 8002b80:	0028      	movs	r0, r5
 8002b82:	f7fe f944 	bl	8000e0e <MCI_GetIab>
 8002b86:	e7ef      	b.n	8002b68 <UI_GetReg+0x36c>
      bRetVal = MCI_GetIalphabeta(pMCI).alpha;
 8002b88:	0028      	movs	r0, r5
 8002b8a:	f7fe f94d 	bl	8000e28 <MCI_GetIalphabeta>
 8002b8e:	e7e6      	b.n	8002b5e <UI_GetReg+0x362>
      bRetVal = MCI_GetIalphabeta(pMCI).beta;
 8002b90:	0028      	movs	r0, r5
 8002b92:	f7fe f949 	bl	8000e28 <MCI_GetIalphabeta>
 8002b96:	e7e7      	b.n	8002b68 <UI_GetReg+0x36c>
 8002b98:	34a6847a 	.word	0x34a6847a
 8002b9c:	0000271a 	.word	0x0000271a
      bRetVal = MCI_GetIqdref(pMCI).q;
 8002ba0:	0028      	movs	r0, r5
 8002ba2:	f7fe f95d 	bl	8000e60 <MCI_GetIqdref>
 8002ba6:	e7da      	b.n	8002b5e <UI_GetReg+0x362>
      bRetVal = MCI_GetIqdref(pMCI).d;
 8002ba8:	0028      	movs	r0, r5
 8002baa:	f7fe f959 	bl	8000e60 <MCI_GetIqdref>
 8002bae:	e7db      	b.n	8002b68 <UI_GetReg+0x36c>
      bRetVal = MCI_GetVqd(pMCI).q;
 8002bb0:	0028      	movs	r0, r5
 8002bb2:	f7fe f963 	bl	8000e7c <MCI_GetVqd>
 8002bb6:	e7d2      	b.n	8002b5e <UI_GetReg+0x362>
      bRetVal = MCI_GetVqd(pMCI).d;
 8002bb8:	0028      	movs	r0, r5
 8002bba:	f7fe f95f 	bl	8000e7c <MCI_GetVqd>
 8002bbe:	e7d3      	b.n	8002b68 <UI_GetReg+0x36c>
      bRetVal = MCI_GetValphabeta(pMCI).alpha;
 8002bc0:	0028      	movs	r0, r5
 8002bc2:	f7fe f969 	bl	8000e98 <MCI_GetValphabeta>
 8002bc6:	e7ca      	b.n	8002b5e <UI_GetReg+0x362>
      bRetVal = MCI_GetValphabeta(pMCI).beta;
 8002bc8:	0028      	movs	r0, r5
 8002bca:	f7fe f965 	bl	8000e98 <MCI_GetValphabeta>
 8002bce:	e7cb      	b.n	8002b68 <UI_GetReg+0x36c>
        *success = false;
 8002bd0:	2000      	movs	r0, #0
 8002bd2:	7010      	strb	r0, [r2, #0]
  return bRetVal;
 8002bd4:	e6ab      	b.n	800292e <UI_GetReg+0x132>
 8002bd6:	46c0      	nop			; (mov r8, r8)

08002bd8 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002bd8:	4770      	bx	lr
	...

08002bdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bdc:	b570      	push	{r4, r5, r6, lr}
 8002bde:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002be0:	20fa      	movs	r0, #250	; 0xfa
 8002be2:	4b0d      	ldr	r3, [pc, #52]	; (8002c18 <HAL_InitTick+0x3c>)
 8002be4:	0080      	lsls	r0, r0, #2
 8002be6:	7819      	ldrb	r1, [r3, #0]
 8002be8:	f7fd fab6 	bl	8000158 <__udivsi3>
 8002bec:	4b0b      	ldr	r3, [pc, #44]	; (8002c1c <HAL_InitTick+0x40>)
 8002bee:	0001      	movs	r1, r0
 8002bf0:	6818      	ldr	r0, [r3, #0]
 8002bf2:	f7fd fab1 	bl	8000158 <__udivsi3>
 8002bf6:	f000 f9ad 	bl	8002f54 <HAL_SYSTICK_Config>
 8002bfa:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8002bfc:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bfe:	2c00      	cmp	r4, #0
 8002c00:	d109      	bne.n	8002c16 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c02:	2d03      	cmp	r5, #3
 8002c04:	d807      	bhi.n	8002c16 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c06:	3802      	subs	r0, #2
 8002c08:	0022      	movs	r2, r4
 8002c0a:	0029      	movs	r1, r5
 8002c0c:	f000 f96c 	bl	8002ee8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c10:	0020      	movs	r0, r4
 8002c12:	4b03      	ldr	r3, [pc, #12]	; (8002c20 <HAL_InitTick+0x44>)
 8002c14:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8002c16:	bd70      	pop	{r4, r5, r6, pc}
 8002c18:	20000624 	.word	0x20000624
 8002c1c:	20000620 	.word	0x20000620
 8002c20:	20000628 	.word	0x20000628

08002c24 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c24:	2310      	movs	r3, #16
 8002c26:	4a06      	ldr	r2, [pc, #24]	; (8002c40 <HAL_Init+0x1c>)
{
 8002c28:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c2a:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c2c:	2002      	movs	r0, #2
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c2e:	430b      	orrs	r3, r1
 8002c30:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c32:	f7ff ffd3 	bl	8002bdc <HAL_InitTick>
  HAL_MspInit();
 8002c36:	f7ff f973 	bl	8001f20 <HAL_MspInit>
}
 8002c3a:	2000      	movs	r0, #0
 8002c3c:	bd10      	pop	{r4, pc}
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	40022000 	.word	0x40022000

08002c44 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002c44:	4a03      	ldr	r2, [pc, #12]	; (8002c54 <HAL_IncTick+0x10>)
 8002c46:	4b04      	ldr	r3, [pc, #16]	; (8002c58 <HAL_IncTick+0x14>)
 8002c48:	6811      	ldr	r1, [r2, #0]
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	185b      	adds	r3, r3, r1
 8002c4e:	6013      	str	r3, [r2, #0]
}
 8002c50:	4770      	bx	lr
 8002c52:	46c0      	nop			; (mov r8, r8)
 8002c54:	20000ac8 	.word	0x20000ac8
 8002c58:	20000624 	.word	0x20000624

08002c5c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002c5c:	4b01      	ldr	r3, [pc, #4]	; (8002c64 <HAL_GetTick+0x8>)
 8002c5e:	6818      	ldr	r0, [r3, #0]
}
 8002c60:	4770      	bx	lr
 8002c62:	46c0      	nop			; (mov r8, r8)
 8002c64:	20000ac8 	.word	0x20000ac8

08002c68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c68:	b570      	push	{r4, r5, r6, lr}
 8002c6a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002c6c:	f7ff fff6 	bl	8002c5c <HAL_GetTick>
 8002c70:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c72:	1c63      	adds	r3, r4, #1
 8002c74:	d002      	beq.n	8002c7c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c76:	4b04      	ldr	r3, [pc, #16]	; (8002c88 <HAL_Delay+0x20>)
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002c7c:	f7ff ffee 	bl	8002c5c <HAL_GetTick>
 8002c80:	1b40      	subs	r0, r0, r5
 8002c82:	42a0      	cmp	r0, r4
 8002c84:	d3fa      	bcc.n	8002c7c <HAL_Delay+0x14>
  {
  }
}
 8002c86:	bd70      	pop	{r4, r5, r6, pc}
 8002c88:	20000624 	.word	0x20000624

08002c8c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c8e:	0004      	movs	r4, r0
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 8002c90:	2001      	movs	r0, #1
  if(hadc == NULL)
 8002c92:	2c00      	cmp	r4, #0
 8002c94:	d100      	bne.n	8002c98 <HAL_ADC_Init+0xc>
 8002c96:	e080      	b.n	8002d9a <HAL_ADC_Init+0x10e>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d106      	bne.n	8002cac <HAL_ADC_Init+0x20>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c9e:	0022      	movs	r2, r4
 8002ca0:	3234      	adds	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8002ca2:	63e3      	str	r3, [r4, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ca4:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8002ca6:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8002ca8:	f7ff f952 	bl	8001f50 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002cac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002cae:	06db      	lsls	r3, r3, #27
 8002cb0:	d500      	bpl.n	8002cb4 <HAL_ADC_Init+0x28>
 8002cb2:	e087      	b.n	8002dc4 <HAL_ADC_Init+0x138>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	2204      	movs	r2, #4
 8002cb8:	6899      	ldr	r1, [r3, #8]
 8002cba:	0008      	movs	r0, r1
 8002cbc:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002cbe:	4211      	tst	r1, r2
 8002cc0:	d000      	beq.n	8002cc4 <HAL_ADC_Init+0x38>
 8002cc2:	e07f      	b.n	8002dc4 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cc4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002cc6:	4942      	ldr	r1, [pc, #264]	; (8002dd0 <HAL_ADC_Init+0x144>)
 8002cc8:	4011      	ands	r1, r2
 8002cca:	2202      	movs	r2, #2
 8002ccc:	430a      	orrs	r2, r1
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002cce:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8002cd0:	63a2      	str	r2, [r4, #56]	; 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	400a      	ands	r2, r1
 8002cd6:	2a01      	cmp	r2, #1
 8002cd8:	d105      	bne.n	8002ce6 <HAL_ADC_Init+0x5a>
 8002cda:	6819      	ldr	r1, [r3, #0]
 8002cdc:	4211      	tst	r1, r2
 8002cde:	d10e      	bne.n	8002cfe <HAL_ADC_Init+0x72>
 8002ce0:	68da      	ldr	r2, [r3, #12]
 8002ce2:	0412      	lsls	r2, r2, #16
 8002ce4:	d40b      	bmi.n	8002cfe <HAL_ADC_Init+0x72>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002ce6:	2118      	movs	r1, #24
 8002ce8:	68da      	ldr	r2, [r3, #12]
 8002cea:	438a      	bics	r2, r1
 8002cec:	68a1      	ldr	r1, [r4, #8]
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002cf2:	6919      	ldr	r1, [r3, #16]
 8002cf4:	6862      	ldr	r2, [r4, #4]
 8002cf6:	0089      	lsls	r1, r1, #2
 8002cf8:	0889      	lsrs	r1, r1, #2
 8002cfa:	4311      	orrs	r1, r2
 8002cfc:	6119      	str	r1, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002cfe:	68da      	ldr	r2, [r3, #12]
 8002d00:	4934      	ldr	r1, [pc, #208]	; (8002dd4 <HAL_ADC_Init+0x148>)
 8002d02:	400a      	ands	r2, r1
 8002d04:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002d06:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d08:	7e26      	ldrb	r6, [r4, #24]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002d0a:	1e57      	subs	r7, r2, #1
 8002d0c:	1e7a      	subs	r2, r7, #1
 8002d0e:	4197      	sbcs	r7, r2
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002d10:	7e61      	ldrb	r1, [r4, #25]
 8002d12:	68e2      	ldr	r2, [r4, #12]
 8002d14:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d16:	03b6      	lsls	r6, r6, #14
 8002d18:	430e      	orrs	r6, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002d1a:	7ea5      	ldrb	r5, [r4, #26]
 8002d1c:	4316      	orrs	r6, r2
                 hadc->Init.DataAlign                                             |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002d1e:	6922      	ldr	r2, [r4, #16]
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002d20:	0369      	lsls	r1, r5, #13
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002d22:	033f      	lsls	r7, r7, #12
 8002d24:	430e      	orrs	r6, r1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002d26:	2a02      	cmp	r2, #2
 8002d28:	d100      	bne.n	8002d2c <HAL_ADC_Init+0xa0>
 8002d2a:	2004      	movs	r0, #4
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002d2c:	1d62      	adds	r2, r4, #5
 8002d2e:	7fd2      	ldrb	r2, [r2, #31]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d30:	7ee1      	ldrb	r1, [r4, #27]
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002d32:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002d34:	4332      	orrs	r2, r6
 8002d36:	433a      	orrs	r2, r7
 8002d38:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d3a:	2901      	cmp	r1, #1
 8002d3c:	d104      	bne.n	8002d48 <HAL_ADC_Init+0xbc>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002d3e:	2d00      	cmp	r5, #0
 8002d40:	d12c      	bne.n	8002d9c <HAL_ADC_Init+0x110>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002d42:	2180      	movs	r1, #128	; 0x80
 8002d44:	0249      	lsls	r1, r1, #9
 8002d46:	430a      	orrs	r2, r1
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d48:	20c2      	movs	r0, #194	; 0xc2
 8002d4a:	69e1      	ldr	r1, [r4, #28]
 8002d4c:	30ff      	adds	r0, #255	; 0xff
 8002d4e:	4281      	cmp	r1, r0
 8002d50:	d002      	beq.n	8002d58 <HAL_ADC_Init+0xcc>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002d52:	6a20      	ldr	r0, [r4, #32]
 8002d54:	4301      	orrs	r1, r0
 8002d56:	430a      	orrs	r2, r1
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002d58:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002d5a:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002d5c:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002d5e:	4311      	orrs	r1, r2
 8002d60:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002d62:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002d64:	4281      	cmp	r1, r0
 8002d66:	d002      	beq.n	8002d6e <HAL_ADC_Init+0xe2>
 8002d68:	1e48      	subs	r0, r1, #1
 8002d6a:	2806      	cmp	r0, #6
 8002d6c:	d807      	bhi.n	8002d7e <HAL_ADC_Init+0xf2>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002d6e:	2507      	movs	r5, #7
 8002d70:	6958      	ldr	r0, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002d72:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002d74:	43a8      	bics	r0, r5
 8002d76:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002d78:	6958      	ldr	r0, [r3, #20]
 8002d7a:	4301      	orrs	r1, r0
 8002d7c:	6159      	str	r1, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	4915      	ldr	r1, [pc, #84]	; (8002dd8 <HAL_ADC_Init+0x14c>)
 8002d82:	400b      	ands	r3, r1
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d111      	bne.n	8002dac <HAL_ADC_Init+0x120>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d88:	2000      	movs	r0, #0
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002d8a:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8002d8c:	63e0      	str	r0, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8002d8e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002d90:	4393      	bics	r3, r2
 8002d92:	001a      	movs	r2, r3
 8002d94:	2301      	movs	r3, #1
 8002d96:	4313      	orrs	r3, r2
 8002d98:	63a3      	str	r3, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8002d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d9c:	2020      	movs	r0, #32
 8002d9e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8002da0:	4328      	orrs	r0, r5
 8002da2:	63a0      	str	r0, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002da4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002da6:	4301      	orrs	r1, r0
 8002da8:	63e1      	str	r1, [r4, #60]	; 0x3c
 8002daa:	e7cd      	b.n	8002d48 <HAL_ADC_Init+0xbc>
      ADC_STATE_CLR_SET(hadc->State,
 8002dac:	2212      	movs	r2, #18
 8002dae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db0:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8002db2:	4393      	bics	r3, r2
 8002db4:	001a      	movs	r2, r3
 8002db6:	2310      	movs	r3, #16
 8002db8:	4313      	orrs	r3, r2
 8002dba:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dbc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002dbe:	4303      	orrs	r3, r0
 8002dc0:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 8002dc2:	e7ea      	b.n	8002d9a <HAL_ADC_Init+0x10e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dc4:	2310      	movs	r3, #16
 8002dc6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8002dc8:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	63a3      	str	r3, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8002dce:	e7e4      	b.n	8002d9a <HAL_ADC_Init+0x10e>
 8002dd0:	fffffefd 	.word	0xfffffefd
 8002dd4:	fffe0219 	.word	0xfffe0219
 8002dd8:	833fffe7 	.word	0x833fffe7

08002ddc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ddc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8002dde:	2200      	movs	r2, #0
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002de0:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8002de2:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002de4:	3434      	adds	r4, #52	; 0x34
 8002de6:	7822      	ldrb	r2, [r4, #0]
{
 8002de8:	0003      	movs	r3, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002dea:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 8002dec:	2002      	movs	r0, #2
 8002dee:	2a01      	cmp	r2, #1
 8002df0:	d02b      	beq.n	8002e4a <HAL_ADC_ConfigChannel+0x6e>
 8002df2:	3801      	subs	r0, #1
 8002df4:	7020      	strb	r0, [r4, #0]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	6896      	ldr	r6, [r2, #8]
 8002dfa:	0776      	lsls	r6, r6, #29
 8002dfc:	d461      	bmi.n	8002ec2 <HAL_ADC_ConfigChannel+0xe6>
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002dfe:	680b      	ldr	r3, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8002e00:	4f32      	ldr	r7, [pc, #200]	; (8002ecc <HAL_ADC_ConfigChannel+0xf0>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002e02:	4098      	lsls	r0, r3
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e04:	001e      	movs	r6, r3
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002e06:	4684      	mov	ip, r0
    if (sConfig->Rank != ADC_RANK_NONE)
 8002e08:	6848      	ldr	r0, [r1, #4]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e0a:	3e10      	subs	r6, #16
    if (sConfig->Rank != ADC_RANK_NONE)
 8002e0c:	42b8      	cmp	r0, r7
 8002e0e:	d040      	beq.n	8002e92 <HAL_ADC_ConfigChannel+0xb6>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002e10:	4660      	mov	r0, ip
 8002e12:	6a97      	ldr	r7, [r2, #40]	; 0x28
 8002e14:	4338      	orrs	r0, r7
 8002e16:	6290      	str	r0, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002e18:	2080      	movs	r0, #128	; 0x80
 8002e1a:	0540      	lsls	r0, r0, #21
 8002e1c:	4285      	cmp	r5, r0
 8002e1e:	d00f      	beq.n	8002e40 <HAL_ADC_ConfigChannel+0x64>
 8002e20:	3d01      	subs	r5, #1
 8002e22:	2d06      	cmp	r5, #6
 8002e24:	d90c      	bls.n	8002e40 <HAL_ADC_ConfigChannel+0x64>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002e26:	2007      	movs	r0, #7
 8002e28:	6955      	ldr	r5, [r2, #20]
 8002e2a:	6889      	ldr	r1, [r1, #8]
 8002e2c:	4005      	ands	r5, r0
 8002e2e:	42a9      	cmp	r1, r5
 8002e30:	d006      	beq.n	8002e40 <HAL_ADC_ConfigChannel+0x64>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002e32:	6955      	ldr	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002e34:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002e36:	4385      	bics	r5, r0
 8002e38:	6155      	str	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002e3a:	6955      	ldr	r5, [r2, #20]
 8002e3c:	4329      	orrs	r1, r5
 8002e3e:	6151      	str	r1, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e40:	2e02      	cmp	r6, #2
 8002e42:	d903      	bls.n	8002e4c <HAL_ADC_ConfigChannel+0x70>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e44:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e46:	2300      	movs	r3, #0
 8002e48:	7023      	strb	r3, [r4, #0]
  
  /* Return function status */
  return tmp_hal_status;
}
 8002e4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002e4c:	4820      	ldr	r0, [pc, #128]	; (8002ed0 <HAL_ADC_ConfigChannel+0xf4>)
 8002e4e:	6801      	ldr	r1, [r0, #0]
 8002e50:	2b10      	cmp	r3, #16
 8002e52:	d01b      	beq.n	8002e8c <HAL_ADC_ConfigChannel+0xb0>
 8002e54:	001a      	movs	r2, r3
 8002e56:	3a11      	subs	r2, #17
 8002e58:	4255      	negs	r5, r2
 8002e5a:	416a      	adcs	r2, r5
 8002e5c:	4d1d      	ldr	r5, [pc, #116]	; (8002ed4 <HAL_ADC_ConfigChannel+0xf8>)
 8002e5e:	4252      	negs	r2, r2
 8002e60:	402a      	ands	r2, r5
 8002e62:	2580      	movs	r5, #128	; 0x80
 8002e64:	046d      	lsls	r5, r5, #17
 8002e66:	1952      	adds	r2, r2, r5
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	6002      	str	r2, [r0, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e6c:	2b10      	cmp	r3, #16
 8002e6e:	d1e9      	bne.n	8002e44 <HAL_ADC_ConfigChannel+0x68>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e70:	4b19      	ldr	r3, [pc, #100]	; (8002ed8 <HAL_ADC_ConfigChannel+0xfc>)
 8002e72:	491a      	ldr	r1, [pc, #104]	; (8002edc <HAL_ADC_ConfigChannel+0x100>)
 8002e74:	6818      	ldr	r0, [r3, #0]
 8002e76:	f7fd f96f 	bl	8000158 <__udivsi3>
 8002e7a:	230a      	movs	r3, #10
 8002e7c:	4343      	muls	r3, r0
            wait_loop_index--;
 8002e7e:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8002e80:	9b01      	ldr	r3, [sp, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d0de      	beq.n	8002e44 <HAL_ADC_ConfigChannel+0x68>
            wait_loop_index--;
 8002e86:	9b01      	ldr	r3, [sp, #4]
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	e7f8      	b.n	8002e7e <HAL_ADC_ConfigChannel+0xa2>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002e8c:	2280      	movs	r2, #128	; 0x80
 8002e8e:	0412      	lsls	r2, r2, #16
 8002e90:	e7ea      	b.n	8002e68 <HAL_ADC_ConfigChannel+0x8c>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002e92:	4660      	mov	r0, ip
 8002e94:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002e96:	4381      	bics	r1, r0
 8002e98:	6291      	str	r1, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e9a:	2e02      	cmp	r6, #2
 8002e9c:	d8d2      	bhi.n	8002e44 <HAL_ADC_ConfigChannel+0x68>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002e9e:	4a0c      	ldr	r2, [pc, #48]	; (8002ed0 <HAL_ADC_ConfigChannel+0xf4>)
 8002ea0:	6811      	ldr	r1, [r2, #0]
 8002ea2:	2b10      	cmp	r3, #16
 8002ea4:	d00b      	beq.n	8002ebe <HAL_ADC_ConfigChannel+0xe2>
 8002ea6:	3b11      	subs	r3, #17
 8002ea8:	4258      	negs	r0, r3
 8002eaa:	4143      	adcs	r3, r0
 8002eac:	20c0      	movs	r0, #192	; 0xc0
 8002eae:	425b      	negs	r3, r3
 8002eb0:	0400      	lsls	r0, r0, #16
 8002eb2:	4003      	ands	r3, r0
 8002eb4:	480a      	ldr	r0, [pc, #40]	; (8002ee0 <HAL_ADC_ConfigChannel+0x104>)
 8002eb6:	181b      	adds	r3, r3, r0
 8002eb8:	400b      	ands	r3, r1
 8002eba:	6013      	str	r3, [r2, #0]
 8002ebc:	e7c2      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x68>
 8002ebe:	4b09      	ldr	r3, [pc, #36]	; (8002ee4 <HAL_ADC_ConfigChannel+0x108>)
 8002ec0:	e7fa      	b.n	8002eb8 <HAL_ADC_ConfigChannel+0xdc>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	639a      	str	r2, [r3, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8002eca:	e7bc      	b.n	8002e46 <HAL_ADC_ConfigChannel+0x6a>
 8002ecc:	00001001 	.word	0x00001001
 8002ed0:	40012708 	.word	0x40012708
 8002ed4:	ff400000 	.word	0xff400000
 8002ed8:	20000620 	.word	0x20000620
 8002edc:	000f4240 	.word	0x000f4240
 8002ee0:	feffffff 	.word	0xfeffffff
 8002ee4:	ff7fffff 	.word	0xff7fffff

08002ee8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ee8:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002eea:	25ff      	movs	r5, #255	; 0xff
 8002eec:	2403      	movs	r4, #3
 8002eee:	002a      	movs	r2, r5
 8002ef0:	4004      	ands	r4, r0
 8002ef2:	00e4      	lsls	r4, r4, #3
 8002ef4:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002ef6:	0189      	lsls	r1, r1, #6
 8002ef8:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002efa:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002efc:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002efe:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8002f00:	2800      	cmp	r0, #0
 8002f02:	db0a      	blt.n	8002f1a <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f04:	24c0      	movs	r4, #192	; 0xc0
 8002f06:	4b0b      	ldr	r3, [pc, #44]	; (8002f34 <HAL_NVIC_SetPriority+0x4c>)
 8002f08:	0880      	lsrs	r0, r0, #2
 8002f0a:	0080      	lsls	r0, r0, #2
 8002f0c:	18c0      	adds	r0, r0, r3
 8002f0e:	00a4      	lsls	r4, r4, #2
 8002f10:	5903      	ldr	r3, [r0, r4]
 8002f12:	401a      	ands	r2, r3
 8002f14:	4311      	orrs	r1, r2
 8002f16:	5101      	str	r1, [r0, r4]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8002f18:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f1a:	200f      	movs	r0, #15
 8002f1c:	4003      	ands	r3, r0
 8002f1e:	3b08      	subs	r3, #8
 8002f20:	4805      	ldr	r0, [pc, #20]	; (8002f38 <HAL_NVIC_SetPriority+0x50>)
 8002f22:	089b      	lsrs	r3, r3, #2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	181b      	adds	r3, r3, r0
 8002f28:	69d8      	ldr	r0, [r3, #28]
 8002f2a:	4002      	ands	r2, r0
 8002f2c:	4311      	orrs	r1, r2
 8002f2e:	61d9      	str	r1, [r3, #28]
 8002f30:	e7f2      	b.n	8002f18 <HAL_NVIC_SetPriority+0x30>
 8002f32:	46c0      	nop			; (mov r8, r8)
 8002f34:	e000e100 	.word	0xe000e100
 8002f38:	e000ed00 	.word	0xe000ed00

08002f3c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002f3c:	2800      	cmp	r0, #0
 8002f3e:	db05      	blt.n	8002f4c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f40:	231f      	movs	r3, #31
 8002f42:	4018      	ands	r0, r3
 8002f44:	3b1e      	subs	r3, #30
 8002f46:	4083      	lsls	r3, r0
 8002f48:	4a01      	ldr	r2, [pc, #4]	; (8002f50 <HAL_NVIC_EnableIRQ+0x14>)
 8002f4a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002f4c:	4770      	bx	lr
 8002f4e:	46c0      	nop			; (mov r8, r8)
 8002f50:	e000e100 	.word	0xe000e100

08002f54 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f54:	2280      	movs	r2, #128	; 0x80
 8002f56:	1e43      	subs	r3, r0, #1
 8002f58:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f5a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d20d      	bcs.n	8002f7c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f60:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f62:	4a07      	ldr	r2, [pc, #28]	; (8002f80 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f64:	4807      	ldr	r0, [pc, #28]	; (8002f84 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f66:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f68:	6a03      	ldr	r3, [r0, #32]
 8002f6a:	0609      	lsls	r1, r1, #24
 8002f6c:	021b      	lsls	r3, r3, #8
 8002f6e:	0a1b      	lsrs	r3, r3, #8
 8002f70:	430b      	orrs	r3, r1
 8002f72:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f74:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f76:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f78:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f7a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002f7c:	4770      	bx	lr
 8002f7e:	46c0      	nop			; (mov r8, r8)
 8002f80:	e000e010 	.word	0xe000e010
 8002f84:	e000ed00 	.word	0xe000ed00

08002f88 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002f88:	4770      	bx	lr

08002f8a <HAL_SYSTICK_IRQHandler>:
{
 8002f8a:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8002f8c:	f7ff fffc 	bl	8002f88 <HAL_SYSTICK_Callback>
}
 8002f90:	bd10      	pop	{r4, pc}
	...

08002f94 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002f94:	b570      	push	{r4, r5, r6, lr}
 8002f96:	0004      	movs	r4, r0
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
  {
    return HAL_ERROR;
 8002f98:	2001      	movs	r0, #1
  if(NULL == hdma)
 8002f9a:	2c00      	cmp	r4, #0
 8002f9c:	d024      	beq.n	8002fe8 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	1ca5      	adds	r5, r4, #2
 8002fa2:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002fa4:	6820      	ldr	r0, [r4, #0]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002fa6:	4b11      	ldr	r3, [pc, #68]	; (8002fec <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8002fa8:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002faa:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002fac:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8002fae:	6863      	ldr	r3, [r4, #4]
 8002fb0:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fb2:	68e1      	ldr	r1, [r4, #12]
 8002fb4:	430b      	orrs	r3, r1
 8002fb6:	6921      	ldr	r1, [r4, #16]
 8002fb8:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fba:	6961      	ldr	r1, [r4, #20]
 8002fbc:	430b      	orrs	r3, r1
 8002fbe:	69a1      	ldr	r1, [r4, #24]
 8002fc0:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fc2:	69e1      	ldr	r1, [r4, #28]
 8002fc4:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8002fc6:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002fc8:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002fca:	4b09      	ldr	r3, [pc, #36]	; (8002ff0 <HAL_DMA_Init+0x5c>)
 8002fcc:	2114      	movs	r1, #20
 8002fce:	18c0      	adds	r0, r0, r3
 8002fd0:	f7fd f8c2 	bl	8000158 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8002fd4:	4b07      	ldr	r3, [pc, #28]	; (8002ff4 <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002fd6:	0080      	lsls	r0, r0, #2
 8002fd8:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002fda:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fdc:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002fde:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fe0:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8002fe2:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8002fe4:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8002fe6:	77e0      	strb	r0, [r4, #31]
}  
 8002fe8:	bd70      	pop	{r4, r5, r6, pc}
 8002fea:	46c0      	nop			; (mov r8, r8)
 8002fec:	ffffc00f 	.word	0xffffc00f
 8002ff0:	bffdfff8 	.word	0xbffdfff8
 8002ff4:	40020000 	.word	0x40020000

08002ff8 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8002ff8:	2300      	movs	r3, #0
{
 8002ffa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ffc:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ffe:	680a      	ldr	r2, [r1, #0]
 8003000:	0014      	movs	r4, r2
 8003002:	40dc      	lsrs	r4, r3
 8003004:	d101      	bne.n	800300a <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8003006:	b007      	add	sp, #28
 8003008:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800300a:	2501      	movs	r5, #1
 800300c:	0014      	movs	r4, r2
 800300e:	409d      	lsls	r5, r3
 8003010:	402c      	ands	r4, r5
 8003012:	9401      	str	r4, [sp, #4]
    if (iocurrent != 0x00u)
 8003014:	422a      	tst	r2, r5
 8003016:	d100      	bne.n	800301a <HAL_GPIO_Init+0x22>
 8003018:	e091      	b.n	800313e <HAL_GPIO_Init+0x146>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800301a:	684a      	ldr	r2, [r1, #4]
 800301c:	005e      	lsls	r6, r3, #1
 800301e:	4694      	mov	ip, r2
 8003020:	2203      	movs	r2, #3
 8003022:	4664      	mov	r4, ip
 8003024:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003026:	2403      	movs	r4, #3
 8003028:	40b4      	lsls	r4, r6
 800302a:	43e4      	mvns	r4, r4
 800302c:	9402      	str	r4, [sp, #8]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800302e:	1e54      	subs	r4, r2, #1
 8003030:	2c01      	cmp	r4, #1
 8003032:	d82a      	bhi.n	800308a <HAL_GPIO_Init+0x92>
        temp = GPIOx->OSPEEDR;
 8003034:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003036:	9c02      	ldr	r4, [sp, #8]
 8003038:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800303a:	68cc      	ldr	r4, [r1, #12]
 800303c:	40b4      	lsls	r4, r6
 800303e:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 8003040:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8003042:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003044:	2701      	movs	r7, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003046:	43ac      	bics	r4, r5
 8003048:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800304a:	4664      	mov	r4, ip
 800304c:	0924      	lsrs	r4, r4, #4
 800304e:	403c      	ands	r4, r7
 8003050:	409c      	lsls	r4, r3
 8003052:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8003054:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8003056:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003058:	9c02      	ldr	r4, [sp, #8]
 800305a:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800305c:	688c      	ldr	r4, [r1, #8]
 800305e:	40b4      	lsls	r4, r6
 8003060:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8003062:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003064:	2a02      	cmp	r2, #2
 8003066:	d112      	bne.n	800308e <HAL_GPIO_Init+0x96>
        temp = GPIOx->AFR[position >> 3u];
 8003068:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800306a:	2507      	movs	r5, #7
 800306c:	00a4      	lsls	r4, r4, #2
 800306e:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3u];
 8003070:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003072:	9403      	str	r4, [sp, #12]
 8003074:	240f      	movs	r4, #15
 8003076:	401d      	ands	r5, r3
 8003078:	00ad      	lsls	r5, r5, #2
 800307a:	40ac      	lsls	r4, r5
 800307c:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800307e:	690c      	ldr	r4, [r1, #16]
 8003080:	40ac      	lsls	r4, r5
 8003082:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3u] = temp;
 8003084:	9c03      	ldr	r4, [sp, #12]
 8003086:	6227      	str	r7, [r4, #32]
 8003088:	e001      	b.n	800308e <HAL_GPIO_Init+0x96>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800308a:	2a03      	cmp	r2, #3
 800308c:	d1e3      	bne.n	8003056 <HAL_GPIO_Init+0x5e>
      temp = GPIOx->MODER;
 800308e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003090:	9d02      	ldr	r5, [sp, #8]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003092:	40b2      	lsls	r2, r6
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003094:	4025      	ands	r5, r4
 8003096:	002c      	movs	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003098:	4314      	orrs	r4, r2
      GPIOx->MODER = temp;
 800309a:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800309c:	24c0      	movs	r4, #192	; 0xc0
 800309e:	4662      	mov	r2, ip
 80030a0:	02a4      	lsls	r4, r4, #10
 80030a2:	4222      	tst	r2, r4
 80030a4:	d04b      	beq.n	800313e <HAL_GPIO_Init+0x146>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030a6:	2501      	movs	r5, #1
 80030a8:	4a26      	ldr	r2, [pc, #152]	; (8003144 <HAL_GPIO_Init+0x14c>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030aa:	2790      	movs	r7, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ac:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030ae:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b0:	432c      	orrs	r4, r5
 80030b2:	6194      	str	r4, [r2, #24]
 80030b4:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 80030b6:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b8:	402a      	ands	r2, r5
 80030ba:	9205      	str	r2, [sp, #20]
 80030bc:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 80030be:	4a22      	ldr	r2, [pc, #136]	; (8003148 <HAL_GPIO_Init+0x150>)
 80030c0:	00a4      	lsls	r4, r4, #2
 80030c2:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80030c4:	220f      	movs	r2, #15
 80030c6:	3502      	adds	r5, #2
 80030c8:	401d      	ands	r5, r3
 80030ca:	00ad      	lsls	r5, r5, #2
 80030cc:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 80030ce:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80030d0:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030d2:	2200      	movs	r2, #0
 80030d4:	42b8      	cmp	r0, r7
 80030d6:	d008      	beq.n	80030ea <HAL_GPIO_Init+0xf2>
 80030d8:	4f1c      	ldr	r7, [pc, #112]	; (800314c <HAL_GPIO_Init+0x154>)
 80030da:	3201      	adds	r2, #1
 80030dc:	42b8      	cmp	r0, r7
 80030de:	d004      	beq.n	80030ea <HAL_GPIO_Init+0xf2>
 80030e0:	4f1b      	ldr	r7, [pc, #108]	; (8003150 <HAL_GPIO_Init+0x158>)
 80030e2:	3201      	adds	r2, #1
 80030e4:	42b8      	cmp	r0, r7
 80030e6:	d000      	beq.n	80030ea <HAL_GPIO_Init+0xf2>
 80030e8:	3203      	adds	r2, #3
 80030ea:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030ec:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030ee:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 80030f0:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 80030f2:	4a18      	ldr	r2, [pc, #96]	; (8003154 <HAL_GPIO_Init+0x15c>)
        temp &= ~(iocurrent);
 80030f4:	9c01      	ldr	r4, [sp, #4]
        temp = EXTI->IMR;
 80030f6:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 80030f8:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(iocurrent);
 80030fa:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 80030fc:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030fe:	03ff      	lsls	r7, r7, #15
 8003100:	d401      	bmi.n	8003106 <HAL_GPIO_Init+0x10e>
        temp &= ~(iocurrent);
 8003102:	0035      	movs	r5, r6
 8003104:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003106:	4667      	mov	r7, ip
        EXTI->IMR = temp;
 8003108:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 800310a:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 800310c:	9d01      	ldr	r5, [sp, #4]
 800310e:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003110:	03bf      	lsls	r7, r7, #14
 8003112:	d401      	bmi.n	8003118 <HAL_GPIO_Init+0x120>
        temp &= ~(iocurrent);
 8003114:	0035      	movs	r5, r6
 8003116:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003118:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 800311a:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 800311c:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 800311e:	9d01      	ldr	r5, [sp, #4]
 8003120:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003122:	02ff      	lsls	r7, r7, #11
 8003124:	d401      	bmi.n	800312a <HAL_GPIO_Init+0x132>
        temp &= ~(iocurrent);
 8003126:	0035      	movs	r5, r6
 8003128:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800312a:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 800312c:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 800312e:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8003130:	9e01      	ldr	r6, [sp, #4]
 8003132:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003134:	02bf      	lsls	r7, r7, #10
 8003136:	d401      	bmi.n	800313c <HAL_GPIO_Init+0x144>
        temp &= ~(iocurrent);
 8003138:	4025      	ands	r5, r4
 800313a:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 800313c:	60d6      	str	r6, [r2, #12]
    position++;
 800313e:	3301      	adds	r3, #1
 8003140:	e75d      	b.n	8002ffe <HAL_GPIO_Init+0x6>
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	40021000 	.word	0x40021000
 8003148:	40010000 	.word	0x40010000
 800314c:	48000400 	.word	0x48000400
 8003150:	48000800 	.word	0x48000800
 8003154:	40010400 	.word	0x40010400

08003158 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003158:	2a00      	cmp	r2, #0
 800315a:	d001      	beq.n	8003160 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800315c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800315e:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003160:	6281      	str	r1, [r0, #40]	; 0x28
}
 8003162:	e7fc      	b.n	800315e <HAL_GPIO_WritePin+0x6>

08003164 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003166:	0004      	movs	r4, r0
 8003168:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800316a:	2800      	cmp	r0, #0
 800316c:	d045      	beq.n	80031fa <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800316e:	6803      	ldr	r3, [r0, #0]
 8003170:	07db      	lsls	r3, r3, #31
 8003172:	d42f      	bmi.n	80031d4 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003174:	6823      	ldr	r3, [r4, #0]
 8003176:	079b      	lsls	r3, r3, #30
 8003178:	d500      	bpl.n	800317c <HAL_RCC_OscConfig+0x18>
 800317a:	e081      	b.n	8003280 <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	071b      	lsls	r3, r3, #28
 8003180:	d500      	bpl.n	8003184 <HAL_RCC_OscConfig+0x20>
 8003182:	e0bc      	b.n	80032fe <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003184:	6823      	ldr	r3, [r4, #0]
 8003186:	075b      	lsls	r3, r3, #29
 8003188:	d500      	bpl.n	800318c <HAL_RCC_OscConfig+0x28>
 800318a:	e0df      	b.n	800334c <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800318c:	6823      	ldr	r3, [r4, #0]
 800318e:	06db      	lsls	r3, r3, #27
 8003190:	d51a      	bpl.n	80031c8 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003192:	6962      	ldr	r2, [r4, #20]
 8003194:	2304      	movs	r3, #4
 8003196:	4db5      	ldr	r5, [pc, #724]	; (800346c <HAL_RCC_OscConfig+0x308>)
 8003198:	2a01      	cmp	r2, #1
 800319a:	d000      	beq.n	800319e <HAL_RCC_OscConfig+0x3a>
 800319c:	e14a      	b.n	8003434 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800319e:	6b69      	ldr	r1, [r5, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80031a0:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80031a2:	430b      	orrs	r3, r1
 80031a4:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80031a6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80031a8:	431a      	orrs	r2, r3
 80031aa:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80031ac:	f7ff fd56 	bl	8002c5c <HAL_GetTick>
 80031b0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80031b2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80031b4:	423b      	tst	r3, r7
 80031b6:	d100      	bne.n	80031ba <HAL_RCC_OscConfig+0x56>
 80031b8:	e135      	b.n	8003426 <HAL_RCC_OscConfig+0x2c2>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80031ba:	21f8      	movs	r1, #248	; 0xf8
 80031bc:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80031be:	69a3      	ldr	r3, [r4, #24]
 80031c0:	438a      	bics	r2, r1
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	4313      	orrs	r3, r2
 80031c6:	636b      	str	r3, [r5, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031c8:	6a23      	ldr	r3, [r4, #32]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d000      	beq.n	80031d0 <HAL_RCC_OscConfig+0x6c>
 80031ce:	e159      	b.n	8003484 <HAL_RCC_OscConfig+0x320>
        }
      }
    }
  }

  return HAL_OK;
 80031d0:	2000      	movs	r0, #0
 80031d2:	e02a      	b.n	800322a <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80031d4:	210c      	movs	r1, #12
 80031d6:	4da5      	ldr	r5, [pc, #660]	; (800346c <HAL_RCC_OscConfig+0x308>)
 80031d8:	686a      	ldr	r2, [r5, #4]
 80031da:	400a      	ands	r2, r1
 80031dc:	2a04      	cmp	r2, #4
 80031de:	d006      	beq.n	80031ee <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031e0:	686b      	ldr	r3, [r5, #4]
 80031e2:	400b      	ands	r3, r1
 80031e4:	2b08      	cmp	r3, #8
 80031e6:	d10a      	bne.n	80031fe <HAL_RCC_OscConfig+0x9a>
 80031e8:	686b      	ldr	r3, [r5, #4]
 80031ea:	03db      	lsls	r3, r3, #15
 80031ec:	d507      	bpl.n	80031fe <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ee:	682b      	ldr	r3, [r5, #0]
 80031f0:	039b      	lsls	r3, r3, #14
 80031f2:	d5bf      	bpl.n	8003174 <HAL_RCC_OscConfig+0x10>
 80031f4:	6863      	ldr	r3, [r4, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1bc      	bne.n	8003174 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 80031fa:	2001      	movs	r0, #1
 80031fc:	e015      	b.n	800322a <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031fe:	6863      	ldr	r3, [r4, #4]
 8003200:	2b01      	cmp	r3, #1
 8003202:	d114      	bne.n	800322e <HAL_RCC_OscConfig+0xca>
 8003204:	2380      	movs	r3, #128	; 0x80
 8003206:	682a      	ldr	r2, [r5, #0]
 8003208:	025b      	lsls	r3, r3, #9
 800320a:	4313      	orrs	r3, r2
 800320c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800320e:	f7ff fd25 	bl	8002c5c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003212:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8003214:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003216:	02bf      	lsls	r7, r7, #10
 8003218:	682b      	ldr	r3, [r5, #0]
 800321a:	423b      	tst	r3, r7
 800321c:	d1aa      	bne.n	8003174 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800321e:	f7ff fd1d 	bl	8002c5c <HAL_GetTick>
 8003222:	1b80      	subs	r0, r0, r6
 8003224:	2864      	cmp	r0, #100	; 0x64
 8003226:	d9f7      	bls.n	8003218 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 8003228:	2003      	movs	r0, #3
}
 800322a:	b005      	add	sp, #20
 800322c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800322e:	2b00      	cmp	r3, #0
 8003230:	d116      	bne.n	8003260 <HAL_RCC_OscConfig+0xfc>
 8003232:	682b      	ldr	r3, [r5, #0]
 8003234:	4a8e      	ldr	r2, [pc, #568]	; (8003470 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003236:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003238:	4013      	ands	r3, r2
 800323a:	602b      	str	r3, [r5, #0]
 800323c:	682b      	ldr	r3, [r5, #0]
 800323e:	4a8d      	ldr	r2, [pc, #564]	; (8003474 <HAL_RCC_OscConfig+0x310>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003240:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003242:	4013      	ands	r3, r2
 8003244:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003246:	f7ff fd09 	bl	8002c5c <HAL_GetTick>
 800324a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800324c:	682b      	ldr	r3, [r5, #0]
 800324e:	423b      	tst	r3, r7
 8003250:	d100      	bne.n	8003254 <HAL_RCC_OscConfig+0xf0>
 8003252:	e78f      	b.n	8003174 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003254:	f7ff fd02 	bl	8002c5c <HAL_GetTick>
 8003258:	1b80      	subs	r0, r0, r6
 800325a:	2864      	cmp	r0, #100	; 0x64
 800325c:	d9f6      	bls.n	800324c <HAL_RCC_OscConfig+0xe8>
 800325e:	e7e3      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003260:	2b05      	cmp	r3, #5
 8003262:	d105      	bne.n	8003270 <HAL_RCC_OscConfig+0x10c>
 8003264:	2380      	movs	r3, #128	; 0x80
 8003266:	682a      	ldr	r2, [r5, #0]
 8003268:	02db      	lsls	r3, r3, #11
 800326a:	4313      	orrs	r3, r2
 800326c:	602b      	str	r3, [r5, #0]
 800326e:	e7c9      	b.n	8003204 <HAL_RCC_OscConfig+0xa0>
 8003270:	682b      	ldr	r3, [r5, #0]
 8003272:	4a7f      	ldr	r2, [pc, #508]	; (8003470 <HAL_RCC_OscConfig+0x30c>)
 8003274:	4013      	ands	r3, r2
 8003276:	602b      	str	r3, [r5, #0]
 8003278:	682b      	ldr	r3, [r5, #0]
 800327a:	4a7e      	ldr	r2, [pc, #504]	; (8003474 <HAL_RCC_OscConfig+0x310>)
 800327c:	4013      	ands	r3, r2
 800327e:	e7c5      	b.n	800320c <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003280:	220c      	movs	r2, #12
 8003282:	4d7a      	ldr	r5, [pc, #488]	; (800346c <HAL_RCC_OscConfig+0x308>)
 8003284:	686b      	ldr	r3, [r5, #4]
 8003286:	4213      	tst	r3, r2
 8003288:	d006      	beq.n	8003298 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800328a:	686b      	ldr	r3, [r5, #4]
 800328c:	4013      	ands	r3, r2
 800328e:	2b08      	cmp	r3, #8
 8003290:	d110      	bne.n	80032b4 <HAL_RCC_OscConfig+0x150>
 8003292:	686b      	ldr	r3, [r5, #4]
 8003294:	03db      	lsls	r3, r3, #15
 8003296:	d40d      	bmi.n	80032b4 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003298:	682b      	ldr	r3, [r5, #0]
 800329a:	079b      	lsls	r3, r3, #30
 800329c:	d502      	bpl.n	80032a4 <HAL_RCC_OscConfig+0x140>
 800329e:	68e3      	ldr	r3, [r4, #12]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d1aa      	bne.n	80031fa <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032a4:	21f8      	movs	r1, #248	; 0xf8
 80032a6:	682a      	ldr	r2, [r5, #0]
 80032a8:	6923      	ldr	r3, [r4, #16]
 80032aa:	438a      	bics	r2, r1
 80032ac:	00db      	lsls	r3, r3, #3
 80032ae:	4313      	orrs	r3, r2
 80032b0:	602b      	str	r3, [r5, #0]
 80032b2:	e763      	b.n	800317c <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032b4:	68e2      	ldr	r2, [r4, #12]
 80032b6:	2301      	movs	r3, #1
 80032b8:	2a00      	cmp	r2, #0
 80032ba:	d00f      	beq.n	80032dc <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 80032bc:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032be:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 80032c0:	4313      	orrs	r3, r2
 80032c2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80032c4:	f7ff fcca 	bl	8002c5c <HAL_GetTick>
 80032c8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032ca:	682b      	ldr	r3, [r5, #0]
 80032cc:	423b      	tst	r3, r7
 80032ce:	d1e9      	bne.n	80032a4 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032d0:	f7ff fcc4 	bl	8002c5c <HAL_GetTick>
 80032d4:	1b80      	subs	r0, r0, r6
 80032d6:	2802      	cmp	r0, #2
 80032d8:	d9f7      	bls.n	80032ca <HAL_RCC_OscConfig+0x166>
 80032da:	e7a5      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 80032dc:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032de:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80032e0:	439a      	bics	r2, r3
 80032e2:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 80032e4:	f7ff fcba 	bl	8002c5c <HAL_GetTick>
 80032e8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ea:	682b      	ldr	r3, [r5, #0]
 80032ec:	423b      	tst	r3, r7
 80032ee:	d100      	bne.n	80032f2 <HAL_RCC_OscConfig+0x18e>
 80032f0:	e744      	b.n	800317c <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032f2:	f7ff fcb3 	bl	8002c5c <HAL_GetTick>
 80032f6:	1b80      	subs	r0, r0, r6
 80032f8:	2802      	cmp	r0, #2
 80032fa:	d9f6      	bls.n	80032ea <HAL_RCC_OscConfig+0x186>
 80032fc:	e794      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032fe:	69e2      	ldr	r2, [r4, #28]
 8003300:	2301      	movs	r3, #1
 8003302:	4d5a      	ldr	r5, [pc, #360]	; (800346c <HAL_RCC_OscConfig+0x308>)
 8003304:	2a00      	cmp	r2, #0
 8003306:	d010      	beq.n	800332a <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 8003308:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800330a:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 800330c:	4313      	orrs	r3, r2
 800330e:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8003310:	f7ff fca4 	bl	8002c5c <HAL_GetTick>
 8003314:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003316:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003318:	423b      	tst	r3, r7
 800331a:	d000      	beq.n	800331e <HAL_RCC_OscConfig+0x1ba>
 800331c:	e732      	b.n	8003184 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800331e:	f7ff fc9d 	bl	8002c5c <HAL_GetTick>
 8003322:	1b80      	subs	r0, r0, r6
 8003324:	2802      	cmp	r0, #2
 8003326:	d9f6      	bls.n	8003316 <HAL_RCC_OscConfig+0x1b2>
 8003328:	e77e      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 800332a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800332c:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 800332e:	439a      	bics	r2, r3
 8003330:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8003332:	f7ff fc93 	bl	8002c5c <HAL_GetTick>
 8003336:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003338:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800333a:	423b      	tst	r3, r7
 800333c:	d100      	bne.n	8003340 <HAL_RCC_OscConfig+0x1dc>
 800333e:	e721      	b.n	8003184 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003340:	f7ff fc8c 	bl	8002c5c <HAL_GetTick>
 8003344:	1b80      	subs	r0, r0, r6
 8003346:	2802      	cmp	r0, #2
 8003348:	d9f6      	bls.n	8003338 <HAL_RCC_OscConfig+0x1d4>
 800334a:	e76d      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800334c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800334e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003350:	4d46      	ldr	r5, [pc, #280]	; (800346c <HAL_RCC_OscConfig+0x308>)
 8003352:	0552      	lsls	r2, r2, #21
 8003354:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8003356:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003358:	4213      	tst	r3, r2
 800335a:	d108      	bne.n	800336e <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 800335c:	69eb      	ldr	r3, [r5, #28]
 800335e:	4313      	orrs	r3, r2
 8003360:	61eb      	str	r3, [r5, #28]
 8003362:	69eb      	ldr	r3, [r5, #28]
 8003364:	4013      	ands	r3, r2
 8003366:	9303      	str	r3, [sp, #12]
 8003368:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800336a:	2301      	movs	r3, #1
 800336c:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800336e:	2780      	movs	r7, #128	; 0x80
 8003370:	4e41      	ldr	r6, [pc, #260]	; (8003478 <HAL_RCC_OscConfig+0x314>)
 8003372:	007f      	lsls	r7, r7, #1
 8003374:	6833      	ldr	r3, [r6, #0]
 8003376:	423b      	tst	r3, r7
 8003378:	d006      	beq.n	8003388 <HAL_RCC_OscConfig+0x224>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800337a:	68a3      	ldr	r3, [r4, #8]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d113      	bne.n	80033a8 <HAL_RCC_OscConfig+0x244>
 8003380:	6a2a      	ldr	r2, [r5, #32]
 8003382:	4313      	orrs	r3, r2
 8003384:	622b      	str	r3, [r5, #32]
 8003386:	e030      	b.n	80033ea <HAL_RCC_OscConfig+0x286>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003388:	6833      	ldr	r3, [r6, #0]
 800338a:	433b      	orrs	r3, r7
 800338c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800338e:	f7ff fc65 	bl	8002c5c <HAL_GetTick>
 8003392:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003394:	6833      	ldr	r3, [r6, #0]
 8003396:	423b      	tst	r3, r7
 8003398:	d1ef      	bne.n	800337a <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800339a:	f7ff fc5f 	bl	8002c5c <HAL_GetTick>
 800339e:	9b01      	ldr	r3, [sp, #4]
 80033a0:	1ac0      	subs	r0, r0, r3
 80033a2:	2864      	cmp	r0, #100	; 0x64
 80033a4:	d9f6      	bls.n	8003394 <HAL_RCC_OscConfig+0x230>
 80033a6:	e73f      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033a8:	2201      	movs	r2, #1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d114      	bne.n	80033d8 <HAL_RCC_OscConfig+0x274>
 80033ae:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033b0:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033b2:	4393      	bics	r3, r2
 80033b4:	622b      	str	r3, [r5, #32]
 80033b6:	6a2b      	ldr	r3, [r5, #32]
 80033b8:	3203      	adds	r2, #3
 80033ba:	4393      	bics	r3, r2
 80033bc:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80033be:	f7ff fc4d 	bl	8002c5c <HAL_GetTick>
 80033c2:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033c4:	6a2b      	ldr	r3, [r5, #32]
 80033c6:	423b      	tst	r3, r7
 80033c8:	d016      	beq.n	80033f8 <HAL_RCC_OscConfig+0x294>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033ca:	f7ff fc47 	bl	8002c5c <HAL_GetTick>
 80033ce:	4b2b      	ldr	r3, [pc, #172]	; (800347c <HAL_RCC_OscConfig+0x318>)
 80033d0:	1b80      	subs	r0, r0, r6
 80033d2:	4298      	cmp	r0, r3
 80033d4:	d9f6      	bls.n	80033c4 <HAL_RCC_OscConfig+0x260>
 80033d6:	e727      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033d8:	2b05      	cmp	r3, #5
 80033da:	d116      	bne.n	800340a <HAL_RCC_OscConfig+0x2a6>
 80033dc:	6a29      	ldr	r1, [r5, #32]
 80033de:	3b01      	subs	r3, #1
 80033e0:	430b      	orrs	r3, r1
 80033e2:	622b      	str	r3, [r5, #32]
 80033e4:	6a2b      	ldr	r3, [r5, #32]
 80033e6:	431a      	orrs	r2, r3
 80033e8:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 80033ea:	f7ff fc37 	bl	8002c5c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ee:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80033f0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033f2:	6a2b      	ldr	r3, [r5, #32]
 80033f4:	423b      	tst	r3, r7
 80033f6:	d00f      	beq.n	8003418 <HAL_RCC_OscConfig+0x2b4>
    if(pwrclkchanged == SET)
 80033f8:	9b00      	ldr	r3, [sp, #0]
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d000      	beq.n	8003400 <HAL_RCC_OscConfig+0x29c>
 80033fe:	e6c5      	b.n	800318c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003400:	69eb      	ldr	r3, [r5, #28]
 8003402:	4a1f      	ldr	r2, [pc, #124]	; (8003480 <HAL_RCC_OscConfig+0x31c>)
 8003404:	4013      	ands	r3, r2
 8003406:	61eb      	str	r3, [r5, #28]
 8003408:	e6c0      	b.n	800318c <HAL_RCC_OscConfig+0x28>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800340a:	6a2b      	ldr	r3, [r5, #32]
 800340c:	4393      	bics	r3, r2
 800340e:	2204      	movs	r2, #4
 8003410:	622b      	str	r3, [r5, #32]
 8003412:	6a2b      	ldr	r3, [r5, #32]
 8003414:	4393      	bics	r3, r2
 8003416:	e7b5      	b.n	8003384 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003418:	f7ff fc20 	bl	8002c5c <HAL_GetTick>
 800341c:	4b17      	ldr	r3, [pc, #92]	; (800347c <HAL_RCC_OscConfig+0x318>)
 800341e:	1b80      	subs	r0, r0, r6
 8003420:	4298      	cmp	r0, r3
 8003422:	d9e6      	bls.n	80033f2 <HAL_RCC_OscConfig+0x28e>
 8003424:	e700      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003426:	f7ff fc19 	bl	8002c5c <HAL_GetTick>
 800342a:	1b80      	subs	r0, r0, r6
 800342c:	2802      	cmp	r0, #2
 800342e:	d800      	bhi.n	8003432 <HAL_RCC_OscConfig+0x2ce>
 8003430:	e6bf      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e>
 8003432:	e6f9      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003434:	3205      	adds	r2, #5
 8003436:	d103      	bne.n	8003440 <HAL_RCC_OscConfig+0x2dc>
      __HAL_RCC_HSI14ADC_ENABLE();
 8003438:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800343a:	439a      	bics	r2, r3
 800343c:	636a      	str	r2, [r5, #52]	; 0x34
 800343e:	e6bc      	b.n	80031ba <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 8003440:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003442:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8003444:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8003446:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8003448:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 800344a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800344c:	4393      	bics	r3, r2
 800344e:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8003450:	f7ff fc04 	bl	8002c5c <HAL_GetTick>
 8003454:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003456:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8003458:	423b      	tst	r3, r7
 800345a:	d100      	bne.n	800345e <HAL_RCC_OscConfig+0x2fa>
 800345c:	e6b4      	b.n	80031c8 <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800345e:	f7ff fbfd 	bl	8002c5c <HAL_GetTick>
 8003462:	1b80      	subs	r0, r0, r6
 8003464:	2802      	cmp	r0, #2
 8003466:	d9f6      	bls.n	8003456 <HAL_RCC_OscConfig+0x2f2>
 8003468:	e6de      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
 800346a:	46c0      	nop			; (mov r8, r8)
 800346c:	40021000 	.word	0x40021000
 8003470:	fffeffff 	.word	0xfffeffff
 8003474:	fffbffff 	.word	0xfffbffff
 8003478:	40007000 	.word	0x40007000
 800347c:	00001388 	.word	0x00001388
 8003480:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003484:	210c      	movs	r1, #12
 8003486:	4d34      	ldr	r5, [pc, #208]	; (8003558 <HAL_RCC_OscConfig+0x3f4>)
 8003488:	686a      	ldr	r2, [r5, #4]
 800348a:	400a      	ands	r2, r1
 800348c:	2a08      	cmp	r2, #8
 800348e:	d047      	beq.n	8003520 <HAL_RCC_OscConfig+0x3bc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003490:	4a32      	ldr	r2, [pc, #200]	; (800355c <HAL_RCC_OscConfig+0x3f8>)
 8003492:	2b02      	cmp	r3, #2
 8003494:	d132      	bne.n	80034fc <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_DISABLE();
 8003496:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003498:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800349a:	4013      	ands	r3, r2
 800349c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800349e:	f7ff fbdd 	bl	8002c5c <HAL_GetTick>
 80034a2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034a4:	04bf      	lsls	r7, r7, #18
 80034a6:	682b      	ldr	r3, [r5, #0]
 80034a8:	423b      	tst	r3, r7
 80034aa:	d121      	bne.n	80034f0 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034ac:	220f      	movs	r2, #15
 80034ae:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034b0:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034b2:	4393      	bics	r3, r2
 80034b4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034b6:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034b8:	4313      	orrs	r3, r2
 80034ba:	62eb      	str	r3, [r5, #44]	; 0x2c
 80034bc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80034be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80034c0:	686a      	ldr	r2, [r5, #4]
 80034c2:	430b      	orrs	r3, r1
 80034c4:	4926      	ldr	r1, [pc, #152]	; (8003560 <HAL_RCC_OscConfig+0x3fc>)
 80034c6:	400a      	ands	r2, r1
 80034c8:	4313      	orrs	r3, r2
 80034ca:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80034cc:	2380      	movs	r3, #128	; 0x80
 80034ce:	682a      	ldr	r2, [r5, #0]
 80034d0:	045b      	lsls	r3, r3, #17
 80034d2:	4313      	orrs	r3, r2
 80034d4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80034d6:	f7ff fbc1 	bl	8002c5c <HAL_GetTick>
 80034da:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034dc:	682b      	ldr	r3, [r5, #0]
 80034de:	4233      	tst	r3, r6
 80034e0:	d000      	beq.n	80034e4 <HAL_RCC_OscConfig+0x380>
 80034e2:	e675      	b.n	80031d0 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034e4:	f7ff fbba 	bl	8002c5c <HAL_GetTick>
 80034e8:	1b00      	subs	r0, r0, r4
 80034ea:	2802      	cmp	r0, #2
 80034ec:	d9f6      	bls.n	80034dc <HAL_RCC_OscConfig+0x378>
 80034ee:	e69b      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034f0:	f7ff fbb4 	bl	8002c5c <HAL_GetTick>
 80034f4:	1b80      	subs	r0, r0, r6
 80034f6:	2802      	cmp	r0, #2
 80034f8:	d9d5      	bls.n	80034a6 <HAL_RCC_OscConfig+0x342>
 80034fa:	e695      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 80034fc:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034fe:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003500:	4013      	ands	r3, r2
 8003502:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003504:	f7ff fbaa 	bl	8002c5c <HAL_GetTick>
 8003508:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800350a:	04b6      	lsls	r6, r6, #18
 800350c:	682b      	ldr	r3, [r5, #0]
 800350e:	4233      	tst	r3, r6
 8003510:	d100      	bne.n	8003514 <HAL_RCC_OscConfig+0x3b0>
 8003512:	e65d      	b.n	80031d0 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003514:	f7ff fba2 	bl	8002c5c <HAL_GetTick>
 8003518:	1b00      	subs	r0, r0, r4
 800351a:	2802      	cmp	r0, #2
 800351c:	d9f6      	bls.n	800350c <HAL_RCC_OscConfig+0x3a8>
 800351e:	e683      	b.n	8003228 <HAL_RCC_OscConfig+0xc4>
        return HAL_ERROR;
 8003520:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003522:	2b01      	cmp	r3, #1
 8003524:	d100      	bne.n	8003528 <HAL_RCC_OscConfig+0x3c4>
 8003526:	e680      	b.n	800322a <HAL_RCC_OscConfig+0xc6>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003528:	2180      	movs	r1, #128	; 0x80
        pll_config  = RCC->CFGR;
 800352a:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800352c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800352e:	0249      	lsls	r1, r1, #9
        pll_config2 = RCC->CFGR2;
 8003530:	6aea      	ldr	r2, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003532:	4019      	ands	r1, r3
 8003534:	4281      	cmp	r1, r0
 8003536:	d000      	beq.n	800353a <HAL_RCC_OscConfig+0x3d6>
 8003538:	e65f      	b.n	80031fa <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800353a:	210f      	movs	r1, #15
 800353c:	400a      	ands	r2, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800353e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003540:	428a      	cmp	r2, r1
 8003542:	d000      	beq.n	8003546 <HAL_RCC_OscConfig+0x3e2>
 8003544:	e659      	b.n	80031fa <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003546:	22f0      	movs	r2, #240	; 0xf0
 8003548:	0392      	lsls	r2, r2, #14
 800354a:	4013      	ands	r3, r2
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800354c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800354e:	4293      	cmp	r3, r2
 8003550:	d100      	bne.n	8003554 <HAL_RCC_OscConfig+0x3f0>
 8003552:	e63d      	b.n	80031d0 <HAL_RCC_OscConfig+0x6c>
 8003554:	e651      	b.n	80031fa <HAL_RCC_OscConfig+0x96>
 8003556:	46c0      	nop			; (mov r8, r8)
 8003558:	40021000 	.word	0x40021000
 800355c:	feffffff 	.word	0xfeffffff
 8003560:	ffc2ffff 	.word	0xffc2ffff

08003564 <HAL_RCC_EnableCSS>:
  *         the Cortex-M0 NMI (Non-Maskable Interrupt) exception vector.  
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8003564:	2380      	movs	r3, #128	; 0x80
 8003566:	4a03      	ldr	r2, [pc, #12]	; (8003574 <HAL_RCC_EnableCSS+0x10>)
 8003568:	031b      	lsls	r3, r3, #12
 800356a:	6811      	ldr	r1, [r2, #0]
 800356c:	430b      	orrs	r3, r1
 800356e:	6013      	str	r3, [r2, #0]
}
 8003570:	4770      	bx	lr
 8003572:	46c0      	nop			; (mov r8, r8)
 8003574:	40021000 	.word	0x40021000

08003578 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003578:	b570      	push	{r4, r5, r6, lr}
 800357a:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800357c:	2210      	movs	r2, #16
 800357e:	4912      	ldr	r1, [pc, #72]	; (80035c8 <HAL_RCC_GetSysClockFreq+0x50>)
 8003580:	4668      	mov	r0, sp
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003582:	ad04      	add	r5, sp, #16
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003584:	f002 fc80 	bl	8005e88 <memcpy>
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003588:	2210      	movs	r2, #16
 800358a:	0028      	movs	r0, r5
 800358c:	490f      	ldr	r1, [pc, #60]	; (80035cc <HAL_RCC_GetSysClockFreq+0x54>)
 800358e:	f002 fc7b 	bl	8005e88 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003592:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8003594:	4e0e      	ldr	r6, [pc, #56]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x58>)
 8003596:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003598:	401a      	ands	r2, r3
 800359a:	2a08      	cmp	r2, #8
 800359c:	d111      	bne.n	80035c2 <HAL_RCC_GetSysClockFreq+0x4a>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800359e:	200f      	movs	r0, #15
 80035a0:	466a      	mov	r2, sp
 80035a2:	0c99      	lsrs	r1, r3, #18
 80035a4:	4001      	ands	r1, r0
 80035a6:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80035a8:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80035aa:	4002      	ands	r2, r0
 80035ac:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80035ae:	03db      	lsls	r3, r3, #15
 80035b0:	d505      	bpl.n	80035be <HAL_RCC_GetSysClockFreq+0x46>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80035b2:	4808      	ldr	r0, [pc, #32]	; (80035d4 <HAL_RCC_GetSysClockFreq+0x5c>)
 80035b4:	f7fc fdd0 	bl	8000158 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80035b8:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80035ba:	b008      	add	sp, #32
 80035bc:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80035be:	4806      	ldr	r0, [pc, #24]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x60>)
 80035c0:	e7fa      	b.n	80035b8 <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = HSE_VALUE;
 80035c2:	4804      	ldr	r0, [pc, #16]	; (80035d4 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 80035c4:	e7f9      	b.n	80035ba <HAL_RCC_GetSysClockFreq+0x42>
 80035c6:	46c0      	nop			; (mov r8, r8)
 80035c8:	08006b28 	.word	0x08006b28
 80035cc:	08006b39 	.word	0x08006b39
 80035d0:	40021000 	.word	0x40021000
 80035d4:	007a1200 	.word	0x007a1200
 80035d8:	003d0900 	.word	0x003d0900

080035dc <HAL_RCC_ClockConfig>:
{
 80035dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035de:	0004      	movs	r4, r0
 80035e0:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 80035e2:	2800      	cmp	r0, #0
 80035e4:	d101      	bne.n	80035ea <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80035e6:	2001      	movs	r0, #1
}
 80035e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035ea:	2201      	movs	r2, #1
 80035ec:	4d37      	ldr	r5, [pc, #220]	; (80036cc <HAL_RCC_ClockConfig+0xf0>)
 80035ee:	682b      	ldr	r3, [r5, #0]
 80035f0:	4013      	ands	r3, r2
 80035f2:	428b      	cmp	r3, r1
 80035f4:	d31c      	bcc.n	8003630 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035f6:	6821      	ldr	r1, [r4, #0]
 80035f8:	078b      	lsls	r3, r1, #30
 80035fa:	d422      	bmi.n	8003642 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035fc:	07cb      	lsls	r3, r1, #31
 80035fe:	d42f      	bmi.n	8003660 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003600:	2301      	movs	r3, #1
 8003602:	682a      	ldr	r2, [r5, #0]
 8003604:	401a      	ands	r2, r3
 8003606:	42b2      	cmp	r2, r6
 8003608:	d851      	bhi.n	80036ae <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800360a:	6823      	ldr	r3, [r4, #0]
 800360c:	4d30      	ldr	r5, [pc, #192]	; (80036d0 <HAL_RCC_ClockConfig+0xf4>)
 800360e:	075b      	lsls	r3, r3, #29
 8003610:	d454      	bmi.n	80036bc <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003612:	f7ff ffb1 	bl	8003578 <HAL_RCC_GetSysClockFreq>
 8003616:	686b      	ldr	r3, [r5, #4]
 8003618:	4a2e      	ldr	r2, [pc, #184]	; (80036d4 <HAL_RCC_ClockConfig+0xf8>)
 800361a:	061b      	lsls	r3, r3, #24
 800361c:	0f1b      	lsrs	r3, r3, #28
 800361e:	5cd3      	ldrb	r3, [r2, r3]
 8003620:	40d8      	lsrs	r0, r3
 8003622:	4b2d      	ldr	r3, [pc, #180]	; (80036d8 <HAL_RCC_ClockConfig+0xfc>)
 8003624:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003626:	2002      	movs	r0, #2
 8003628:	f7ff fad8 	bl	8002bdc <HAL_InitTick>
  return HAL_OK;
 800362c:	2000      	movs	r0, #0
 800362e:	e7db      	b.n	80035e8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003630:	682b      	ldr	r3, [r5, #0]
 8003632:	4393      	bics	r3, r2
 8003634:	430b      	orrs	r3, r1
 8003636:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003638:	682b      	ldr	r3, [r5, #0]
 800363a:	4013      	ands	r3, r2
 800363c:	428b      	cmp	r3, r1
 800363e:	d1d2      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xa>
 8003640:	e7d9      	b.n	80035f6 <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003642:	4a23      	ldr	r2, [pc, #140]	; (80036d0 <HAL_RCC_ClockConfig+0xf4>)
 8003644:	074b      	lsls	r3, r1, #29
 8003646:	d504      	bpl.n	8003652 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003648:	23e0      	movs	r3, #224	; 0xe0
 800364a:	6850      	ldr	r0, [r2, #4]
 800364c:	00db      	lsls	r3, r3, #3
 800364e:	4303      	orrs	r3, r0
 8003650:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003652:	20f0      	movs	r0, #240	; 0xf0
 8003654:	6853      	ldr	r3, [r2, #4]
 8003656:	4383      	bics	r3, r0
 8003658:	68a0      	ldr	r0, [r4, #8]
 800365a:	4303      	orrs	r3, r0
 800365c:	6053      	str	r3, [r2, #4]
 800365e:	e7cd      	b.n	80035fc <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003660:	4f1b      	ldr	r7, [pc, #108]	; (80036d0 <HAL_RCC_ClockConfig+0xf4>)
 8003662:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003664:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003666:	2a01      	cmp	r2, #1
 8003668:	d119      	bne.n	800369e <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800366a:	039b      	lsls	r3, r3, #14
 800366c:	d5bb      	bpl.n	80035e6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800366e:	2103      	movs	r1, #3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	438b      	bics	r3, r1
 8003674:	4313      	orrs	r3, r2
 8003676:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 8003678:	f7ff faf0 	bl	8002c5c <HAL_GetTick>
 800367c:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800367e:	230c      	movs	r3, #12
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	401a      	ands	r2, r3
 8003684:	6863      	ldr	r3, [r4, #4]
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	429a      	cmp	r2, r3
 800368a:	d0b9      	beq.n	8003600 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800368c:	f7ff fae6 	bl	8002c5c <HAL_GetTick>
 8003690:	9b01      	ldr	r3, [sp, #4]
 8003692:	1ac0      	subs	r0, r0, r3
 8003694:	4b11      	ldr	r3, [pc, #68]	; (80036dc <HAL_RCC_ClockConfig+0x100>)
 8003696:	4298      	cmp	r0, r3
 8003698:	d9f1      	bls.n	800367e <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 800369a:	2003      	movs	r0, #3
 800369c:	e7a4      	b.n	80035e8 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800369e:	2a02      	cmp	r2, #2
 80036a0:	d102      	bne.n	80036a8 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036a2:	019b      	lsls	r3, r3, #6
 80036a4:	d4e3      	bmi.n	800366e <HAL_RCC_ClockConfig+0x92>
 80036a6:	e79e      	b.n	80035e6 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036a8:	079b      	lsls	r3, r3, #30
 80036aa:	d4e0      	bmi.n	800366e <HAL_RCC_ClockConfig+0x92>
 80036ac:	e79b      	b.n	80035e6 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ae:	682a      	ldr	r2, [r5, #0]
 80036b0:	439a      	bics	r2, r3
 80036b2:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b4:	682a      	ldr	r2, [r5, #0]
 80036b6:	421a      	tst	r2, r3
 80036b8:	d0a7      	beq.n	800360a <HAL_RCC_ClockConfig+0x2e>
 80036ba:	e794      	b.n	80035e6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80036bc:	686b      	ldr	r3, [r5, #4]
 80036be:	4a08      	ldr	r2, [pc, #32]	; (80036e0 <HAL_RCC_ClockConfig+0x104>)
 80036c0:	4013      	ands	r3, r2
 80036c2:	68e2      	ldr	r2, [r4, #12]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	606b      	str	r3, [r5, #4]
 80036c8:	e7a3      	b.n	8003612 <HAL_RCC_ClockConfig+0x36>
 80036ca:	46c0      	nop			; (mov r8, r8)
 80036cc:	40022000 	.word	0x40022000
 80036d0:	40021000 	.word	0x40021000
 80036d4:	08006b10 	.word	0x08006b10
 80036d8:	20000620 	.word	0x20000620
 80036dc:	00001388 	.word	0x00001388
 80036e0:	fffff8ff 	.word	0xfffff8ff

080036e4 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80036e4:	4b01      	ldr	r3, [pc, #4]	; (80036ec <HAL_RCC_GetHCLKFreq+0x8>)
 80036e6:	6818      	ldr	r0, [r3, #0]
}
 80036e8:	4770      	bx	lr
 80036ea:	46c0      	nop			; (mov r8, r8)
 80036ec:	20000620 	.word	0x20000620

080036f0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80036f0:	4b04      	ldr	r3, [pc, #16]	; (8003704 <HAL_RCC_GetPCLK1Freq+0x14>)
 80036f2:	4a05      	ldr	r2, [pc, #20]	; (8003708 <HAL_RCC_GetPCLK1Freq+0x18>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	055b      	lsls	r3, r3, #21
 80036f8:	0f5b      	lsrs	r3, r3, #29
 80036fa:	5cd3      	ldrb	r3, [r2, r3]
 80036fc:	4a03      	ldr	r2, [pc, #12]	; (800370c <HAL_RCC_GetPCLK1Freq+0x1c>)
 80036fe:	6810      	ldr	r0, [r2, #0]
 8003700:	40d8      	lsrs	r0, r3
}    
 8003702:	4770      	bx	lr
 8003704:	40021000 	.word	0x40021000
 8003708:	08006b20 	.word	0x08006b20
 800370c:	20000620 	.word	0x20000620

08003710 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003710:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003712:	6803      	ldr	r3, [r0, #0]
{
 8003714:	0005      	movs	r5, r0
 8003716:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003718:	03db      	lsls	r3, r3, #15
 800371a:	d52a      	bpl.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x62>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800371c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800371e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003720:	4c38      	ldr	r4, [pc, #224]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8003722:	0552      	lsls	r2, r2, #21
 8003724:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8003726:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003728:	4213      	tst	r3, r2
 800372a:	d108      	bne.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800372c:	69e3      	ldr	r3, [r4, #28]
 800372e:	4313      	orrs	r3, r2
 8003730:	61e3      	str	r3, [r4, #28]
 8003732:	69e3      	ldr	r3, [r4, #28]
 8003734:	4013      	ands	r3, r2
 8003736:	9303      	str	r3, [sp, #12]
 8003738:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800373a:	2301      	movs	r3, #1
 800373c:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800373e:	2780      	movs	r7, #128	; 0x80
 8003740:	4e31      	ldr	r6, [pc, #196]	; (8003808 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8003742:	007f      	lsls	r7, r7, #1
 8003744:	6833      	ldr	r3, [r6, #0]
 8003746:	423b      	tst	r3, r7
 8003748:	d028      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800374a:	6a22      	ldr	r2, [r4, #32]
 800374c:	23c0      	movs	r3, #192	; 0xc0
 800374e:	0011      	movs	r1, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4e2e      	ldr	r6, [pc, #184]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8003754:	4019      	ands	r1, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003756:	421a      	tst	r2, r3
 8003758:	d132      	bne.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0xb0>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800375a:	6a23      	ldr	r3, [r4, #32]
 800375c:	401e      	ands	r6, r3
 800375e:	686b      	ldr	r3, [r5, #4]
 8003760:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003762:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003764:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8003766:	2b01      	cmp	r3, #1
 8003768:	d103      	bne.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800376a:	69e3      	ldr	r3, [r4, #28]
 800376c:	4a28      	ldr	r2, [pc, #160]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800376e:	4013      	ands	r3, r2
 8003770:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003772:	682a      	ldr	r2, [r5, #0]
 8003774:	07d3      	lsls	r3, r2, #31
 8003776:	d506      	bpl.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003778:	2003      	movs	r0, #3
 800377a:	4922      	ldr	r1, [pc, #136]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 800377c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800377e:	4383      	bics	r3, r0
 8003780:	68a8      	ldr	r0, [r5, #8]
 8003782:	4303      	orrs	r3, r0
 8003784:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003786:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003788:	0693      	lsls	r3, r2, #26
 800378a:	d517      	bpl.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xac>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800378c:	2110      	movs	r1, #16
 800378e:	4a1d      	ldr	r2, [pc, #116]	; (8003804 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8003790:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003792:	438b      	bics	r3, r1
 8003794:	68e9      	ldr	r1, [r5, #12]
 8003796:	430b      	orrs	r3, r1
 8003798:	6313      	str	r3, [r2, #48]	; 0x30
 800379a:	e00f      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xac>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800379c:	6833      	ldr	r3, [r6, #0]
 800379e:	433b      	orrs	r3, r7
 80037a0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80037a2:	f7ff fa5b 	bl	8002c5c <HAL_GetTick>
 80037a6:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a8:	6833      	ldr	r3, [r6, #0]
 80037aa:	423b      	tst	r3, r7
 80037ac:	d1cd      	bne.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ae:	f7ff fa55 	bl	8002c5c <HAL_GetTick>
 80037b2:	9b01      	ldr	r3, [sp, #4]
 80037b4:	1ac0      	subs	r0, r0, r3
 80037b6:	2864      	cmp	r0, #100	; 0x64
 80037b8:	d9f6      	bls.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
          return HAL_TIMEOUT;
 80037ba:	2003      	movs	r0, #3
}
 80037bc:	b005      	add	sp, #20
 80037be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037c0:	686a      	ldr	r2, [r5, #4]
 80037c2:	4013      	ands	r3, r2
 80037c4:	428b      	cmp	r3, r1
 80037c6:	d0c8      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x4a>
      __HAL_RCC_BACKUPRESET_FORCE();
 80037c8:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037ca:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80037cc:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037ce:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 80037d0:	025b      	lsls	r3, r3, #9
 80037d2:	4303      	orrs	r3, r0
 80037d4:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037d6:	6a23      	ldr	r3, [r4, #32]
 80037d8:	480e      	ldr	r0, [pc, #56]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x104>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037da:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037dc:	4003      	ands	r3, r0
 80037de:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 80037e0:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037e2:	07d3      	lsls	r3, r2, #31
 80037e4:	d5b9      	bpl.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x4a>
        tickstart = HAL_GetTick();
 80037e6:	f7ff fa39 	bl	8002c5c <HAL_GetTick>
 80037ea:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ec:	2202      	movs	r2, #2
 80037ee:	6a23      	ldr	r3, [r4, #32]
 80037f0:	4213      	tst	r3, r2
 80037f2:	d1b2      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x4a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037f4:	f7ff fa32 	bl	8002c5c <HAL_GetTick>
 80037f8:	4b07      	ldr	r3, [pc, #28]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80037fa:	1bc0      	subs	r0, r0, r7
 80037fc:	4298      	cmp	r0, r3
 80037fe:	d9f5      	bls.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8003800:	e7db      	b.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0xaa>
 8003802:	46c0      	nop			; (mov r8, r8)
 8003804:	40021000 	.word	0x40021000
 8003808:	40007000 	.word	0x40007000
 800380c:	fffffcff 	.word	0xfffffcff
 8003810:	efffffff 	.word	0xefffffff
 8003814:	fffeffff 	.word	0xfffeffff
 8003818:	00001388 	.word	0x00001388

0800381c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800381c:	2201      	movs	r2, #1
 800381e:	6a03      	ldr	r3, [r0, #32]
{
 8003820:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003822:	4393      	bics	r3, r2
 8003824:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003826:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003828:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800382a:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800382c:	3272      	adds	r2, #114	; 0x72
 800382e:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003830:	680a      	ldr	r2, [r1, #0]
 8003832:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003834:	2202      	movs	r2, #2
 8003836:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003838:	688a      	ldr	r2, [r1, #8]
 800383a:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800383c:	4a11      	ldr	r2, [pc, #68]	; (8003884 <TIM_OC1_SetConfig+0x68>)
 800383e:	4290      	cmp	r0, r2
 8003840:	d005      	beq.n	800384e <TIM_OC1_SetConfig+0x32>
 8003842:	4e11      	ldr	r6, [pc, #68]	; (8003888 <TIM_OC1_SetConfig+0x6c>)
 8003844:	42b0      	cmp	r0, r6
 8003846:	d002      	beq.n	800384e <TIM_OC1_SetConfig+0x32>
 8003848:	4e10      	ldr	r6, [pc, #64]	; (800388c <TIM_OC1_SetConfig+0x70>)
 800384a:	42b0      	cmp	r0, r6
 800384c:	d113      	bne.n	8003876 <TIM_OC1_SetConfig+0x5a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800384e:	2608      	movs	r6, #8
 8003850:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003852:	68ce      	ldr	r6, [r1, #12]
 8003854:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003856:	2604      	movs	r6, #4
 8003858:	43b3      	bics	r3, r6
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800385a:	4290      	cmp	r0, r2
 800385c:	d005      	beq.n	800386a <TIM_OC1_SetConfig+0x4e>
 800385e:	4a0a      	ldr	r2, [pc, #40]	; (8003888 <TIM_OC1_SetConfig+0x6c>)
 8003860:	4290      	cmp	r0, r2
 8003862:	d002      	beq.n	800386a <TIM_OC1_SetConfig+0x4e>
 8003864:	4a09      	ldr	r2, [pc, #36]	; (800388c <TIM_OC1_SetConfig+0x70>)
 8003866:	4290      	cmp	r0, r2
 8003868:	d105      	bne.n	8003876 <TIM_OC1_SetConfig+0x5a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800386a:	4a09      	ldr	r2, [pc, #36]	; (8003890 <TIM_OC1_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800386c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800386e:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003870:	694c      	ldr	r4, [r1, #20]
 8003872:	4334      	orrs	r4, r6
 8003874:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003876:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003878:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800387a:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800387c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800387e:	6203      	str	r3, [r0, #32]
}
 8003880:	bd70      	pop	{r4, r5, r6, pc}
 8003882:	46c0      	nop			; (mov r8, r8)
 8003884:	40012c00 	.word	0x40012c00
 8003888:	40014400 	.word	0x40014400
 800388c:	40014800 	.word	0x40014800
 8003890:	fffffcff 	.word	0xfffffcff

08003894 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003894:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003896:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003898:	6a03      	ldr	r3, [r0, #32]
 800389a:	4a16      	ldr	r2, [pc, #88]	; (80038f4 <TIM_OC3_SetConfig+0x60>)
 800389c:	4013      	ands	r3, r2
 800389e:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80038a0:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80038a2:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80038a4:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80038a6:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038a8:	680d      	ldr	r5, [r1, #0]
 80038aa:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80038ac:	4d12      	ldr	r5, [pc, #72]	; (80038f8 <TIM_OC3_SetConfig+0x64>)
 80038ae:	402b      	ands	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80038b0:	688d      	ldr	r5, [r1, #8]
 80038b2:	022d      	lsls	r5, r5, #8
 80038b4:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038b6:	4d11      	ldr	r5, [pc, #68]	; (80038fc <TIM_OC3_SetConfig+0x68>)
 80038b8:	42a8      	cmp	r0, r5
 80038ba:	d10e      	bne.n	80038da <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038bc:	4d10      	ldr	r5, [pc, #64]	; (8003900 <TIM_OC3_SetConfig+0x6c>)
 80038be:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038c0:	68cb      	ldr	r3, [r1, #12]
 80038c2:	021b      	lsls	r3, r3, #8
 80038c4:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038c6:	4d0f      	ldr	r5, [pc, #60]	; (8003904 <TIM_OC3_SetConfig+0x70>)
 80038c8:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80038ca:	4d0f      	ldr	r5, [pc, #60]	; (8003908 <TIM_OC3_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80038cc:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80038ce:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80038d0:	698a      	ldr	r2, [r1, #24]
 80038d2:	4332      	orrs	r2, r6
 80038d4:	0112      	lsls	r2, r2, #4
 80038d6:	432a      	orrs	r2, r5
 80038d8:	e005      	b.n	80038e6 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038da:	4d0c      	ldr	r5, [pc, #48]	; (800390c <TIM_OC3_SetConfig+0x78>)
 80038dc:	42a8      	cmp	r0, r5
 80038de:	d0f4      	beq.n	80038ca <TIM_OC3_SetConfig+0x36>
 80038e0:	4d0b      	ldr	r5, [pc, #44]	; (8003910 <TIM_OC3_SetConfig+0x7c>)
 80038e2:	42a8      	cmp	r0, r5
 80038e4:	d0f1      	beq.n	80038ca <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038e6:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80038e8:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80038ea:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80038ec:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038ee:	6203      	str	r3, [r0, #32]
}
 80038f0:	bd70      	pop	{r4, r5, r6, pc}
 80038f2:	46c0      	nop			; (mov r8, r8)
 80038f4:	fffffeff 	.word	0xfffffeff
 80038f8:	fffffdff 	.word	0xfffffdff
 80038fc:	40012c00 	.word	0x40012c00
 8003900:	fffff7ff 	.word	0xfffff7ff
 8003904:	fffffbff 	.word	0xfffffbff
 8003908:	ffffcfff 	.word	0xffffcfff
 800390c:	40014400 	.word	0x40014400
 8003910:	40014800 	.word	0x40014800

08003914 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003914:	6a03      	ldr	r3, [r0, #32]
 8003916:	4a12      	ldr	r2, [pc, #72]	; (8003960 <TIM_OC4_SetConfig+0x4c>)
{
 8003918:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800391a:	4013      	ands	r3, r2
 800391c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800391e:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003920:	4c10      	ldr	r4, [pc, #64]	; (8003964 <TIM_OC4_SetConfig+0x50>)
  tmpcr2 =  TIMx->CR2;
 8003922:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8003924:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003926:	4025      	ands	r5, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003928:	680c      	ldr	r4, [r1, #0]
 800392a:	0224      	lsls	r4, r4, #8
 800392c:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800392e:	4c0e      	ldr	r4, [pc, #56]	; (8003968 <TIM_OC4_SetConfig+0x54>)
 8003930:	4022      	ands	r2, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003932:	688c      	ldr	r4, [r1, #8]
 8003934:	0324      	lsls	r4, r4, #12
 8003936:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003938:	4c0c      	ldr	r4, [pc, #48]	; (800396c <TIM_OC4_SetConfig+0x58>)
 800393a:	42a0      	cmp	r0, r4
 800393c:	d005      	beq.n	800394a <TIM_OC4_SetConfig+0x36>
 800393e:	4c0c      	ldr	r4, [pc, #48]	; (8003970 <TIM_OC4_SetConfig+0x5c>)
 8003940:	42a0      	cmp	r0, r4
 8003942:	d002      	beq.n	800394a <TIM_OC4_SetConfig+0x36>
 8003944:	4c0b      	ldr	r4, [pc, #44]	; (8003974 <TIM_OC4_SetConfig+0x60>)
 8003946:	42a0      	cmp	r0, r4
 8003948:	d104      	bne.n	8003954 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800394a:	4c0b      	ldr	r4, [pc, #44]	; (8003978 <TIM_OC4_SetConfig+0x64>)
 800394c:	4023      	ands	r3, r4

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800394e:	694c      	ldr	r4, [r1, #20]
 8003950:	01a4      	lsls	r4, r4, #6
 8003952:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003954:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003956:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003958:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800395a:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800395c:	6202      	str	r2, [r0, #32]
}
 800395e:	bd30      	pop	{r4, r5, pc}
 8003960:	ffffefff 	.word	0xffffefff
 8003964:	ffff8cff 	.word	0xffff8cff
 8003968:	ffffdfff 	.word	0xffffdfff
 800396c:	40012c00 	.word	0x40012c00
 8003970:	40014400 	.word	0x40014400
 8003974:	40014800 	.word	0x40014800
 8003978:	ffffbfff 	.word	0xffffbfff

0800397c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800397c:	4a1d      	ldr	r2, [pc, #116]	; (80039f4 <TIM_Base_SetConfig+0x78>)
{
 800397e:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8003980:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003982:	4290      	cmp	r0, r2
 8003984:	d006      	beq.n	8003994 <TIM_Base_SetConfig+0x18>
 8003986:	2480      	movs	r4, #128	; 0x80
 8003988:	05e4      	lsls	r4, r4, #23
 800398a:	42a0      	cmp	r0, r4
 800398c:	d002      	beq.n	8003994 <TIM_Base_SetConfig+0x18>
 800398e:	4c1a      	ldr	r4, [pc, #104]	; (80039f8 <TIM_Base_SetConfig+0x7c>)
 8003990:	42a0      	cmp	r0, r4
 8003992:	d10c      	bne.n	80039ae <TIM_Base_SetConfig+0x32>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003994:	2470      	movs	r4, #112	; 0x70
 8003996:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8003998:	684c      	ldr	r4, [r1, #4]
 800399a:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800399c:	4290      	cmp	r0, r2
 800399e:	d00f      	beq.n	80039c0 <TIM_Base_SetConfig+0x44>
 80039a0:	2480      	movs	r4, #128	; 0x80
 80039a2:	05e4      	lsls	r4, r4, #23
 80039a4:	42a0      	cmp	r0, r4
 80039a6:	d00b      	beq.n	80039c0 <TIM_Base_SetConfig+0x44>
 80039a8:	4c13      	ldr	r4, [pc, #76]	; (80039f8 <TIM_Base_SetConfig+0x7c>)
 80039aa:	42a0      	cmp	r0, r4
 80039ac:	d008      	beq.n	80039c0 <TIM_Base_SetConfig+0x44>
 80039ae:	4c13      	ldr	r4, [pc, #76]	; (80039fc <TIM_Base_SetConfig+0x80>)
 80039b0:	42a0      	cmp	r0, r4
 80039b2:	d005      	beq.n	80039c0 <TIM_Base_SetConfig+0x44>
 80039b4:	4c12      	ldr	r4, [pc, #72]	; (8003a00 <TIM_Base_SetConfig+0x84>)
 80039b6:	42a0      	cmp	r0, r4
 80039b8:	d002      	beq.n	80039c0 <TIM_Base_SetConfig+0x44>
 80039ba:	4c12      	ldr	r4, [pc, #72]	; (8003a04 <TIM_Base_SetConfig+0x88>)
 80039bc:	42a0      	cmp	r0, r4
 80039be:	d103      	bne.n	80039c8 <TIM_Base_SetConfig+0x4c>
    tmpcr1 &= ~TIM_CR1_CKD;
 80039c0:	4c11      	ldr	r4, [pc, #68]	; (8003a08 <TIM_Base_SetConfig+0x8c>)
 80039c2:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039c4:	68cc      	ldr	r4, [r1, #12]
 80039c6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039c8:	2480      	movs	r4, #128	; 0x80
 80039ca:	43a3      	bics	r3, r4
 80039cc:	694c      	ldr	r4, [r1, #20]
 80039ce:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 80039d0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039d2:	688b      	ldr	r3, [r1, #8]
 80039d4:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80039d6:	680b      	ldr	r3, [r1, #0]
 80039d8:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039da:	4290      	cmp	r0, r2
 80039dc:	d005      	beq.n	80039ea <TIM_Base_SetConfig+0x6e>
 80039de:	4b08      	ldr	r3, [pc, #32]	; (8003a00 <TIM_Base_SetConfig+0x84>)
 80039e0:	4298      	cmp	r0, r3
 80039e2:	d002      	beq.n	80039ea <TIM_Base_SetConfig+0x6e>
 80039e4:	4b07      	ldr	r3, [pc, #28]	; (8003a04 <TIM_Base_SetConfig+0x88>)
 80039e6:	4298      	cmp	r0, r3
 80039e8:	d101      	bne.n	80039ee <TIM_Base_SetConfig+0x72>
    TIMx->RCR = Structure->RepetitionCounter;
 80039ea:	690b      	ldr	r3, [r1, #16]
 80039ec:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80039ee:	2301      	movs	r3, #1
 80039f0:	6143      	str	r3, [r0, #20]
}
 80039f2:	bd10      	pop	{r4, pc}
 80039f4:	40012c00 	.word	0x40012c00
 80039f8:	40000400 	.word	0x40000400
 80039fc:	40002000 	.word	0x40002000
 8003a00:	40014400 	.word	0x40014400
 8003a04:	40014800 	.word	0x40014800
 8003a08:	fffffcff 	.word	0xfffffcff

08003a0c <HAL_TIM_Base_Init>:
{
 8003a0c:	b570      	push	{r4, r5, r6, lr}
 8003a0e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003a10:	2001      	movs	r0, #1
  if (htim == NULL)
 8003a12:	2c00      	cmp	r4, #0
 8003a14:	d021      	beq.n	8003a5a <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003a16:	0025      	movs	r5, r4
 8003a18:	353d      	adds	r5, #61	; 0x3d
 8003a1a:	782b      	ldrb	r3, [r5, #0]
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d105      	bne.n	8003a2e <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003a22:	0023      	movs	r3, r4
 8003a24:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003a26:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003a28:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8003a2a:	f7fe fb23 	bl	8002074 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003a2e:	2302      	movs	r3, #2
 8003a30:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a32:	6820      	ldr	r0, [r4, #0]
 8003a34:	1d21      	adds	r1, r4, #4
 8003a36:	f7ff ffa1 	bl	800397c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a3a:	0022      	movs	r2, r4
 8003a3c:	2301      	movs	r3, #1
  return HAL_OK;
 8003a3e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a40:	3246      	adds	r2, #70	; 0x46
 8003a42:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a44:	3445      	adds	r4, #69	; 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a46:	3a08      	subs	r2, #8
 8003a48:	7013      	strb	r3, [r2, #0]
 8003a4a:	7053      	strb	r3, [r2, #1]
 8003a4c:	7093      	strb	r3, [r2, #2]
 8003a4e:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a50:	7113      	strb	r3, [r2, #4]
 8003a52:	7153      	strb	r3, [r2, #5]
 8003a54:	7193      	strb	r3, [r2, #6]
 8003a56:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003a58:	702b      	strb	r3, [r5, #0]
}
 8003a5a:	bd70      	pop	{r4, r5, r6, pc}

08003a5c <HAL_TIM_PWM_Init>:
{
 8003a5c:	b570      	push	{r4, r5, r6, lr}
 8003a5e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003a60:	2001      	movs	r0, #1
  if (htim == NULL)
 8003a62:	2c00      	cmp	r4, #0
 8003a64:	d021      	beq.n	8003aaa <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003a66:	0025      	movs	r5, r4
 8003a68:	353d      	adds	r5, #61	; 0x3d
 8003a6a:	782b      	ldrb	r3, [r5, #0]
 8003a6c:	b2da      	uxtb	r2, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d105      	bne.n	8003a7e <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003a72:	0023      	movs	r3, r4
 8003a74:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003a76:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003a78:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8003a7a:	f7fe fac9 	bl	8002010 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003a7e:	2302      	movs	r3, #2
 8003a80:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a82:	6820      	ldr	r0, [r4, #0]
 8003a84:	1d21      	adds	r1, r4, #4
 8003a86:	f7ff ff79 	bl	800397c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a8a:	0022      	movs	r2, r4
 8003a8c:	2301      	movs	r3, #1
  return HAL_OK;
 8003a8e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a90:	3246      	adds	r2, #70	; 0x46
 8003a92:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a94:	3445      	adds	r4, #69	; 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a96:	3a08      	subs	r2, #8
 8003a98:	7013      	strb	r3, [r2, #0]
 8003a9a:	7053      	strb	r3, [r2, #1]
 8003a9c:	7093      	strb	r3, [r2, #2]
 8003a9e:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa0:	7113      	strb	r3, [r2, #4]
 8003aa2:	7153      	strb	r3, [r2, #5]
 8003aa4:	7193      	strb	r3, [r2, #6]
 8003aa6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003aa8:	702b      	strb	r3, [r5, #0]
}
 8003aaa:	bd70      	pop	{r4, r5, r6, pc}

08003aac <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003aac:	2210      	movs	r2, #16
 8003aae:	6a03      	ldr	r3, [r0, #32]
{
 8003ab0:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ab2:	4393      	bics	r3, r2
 8003ab4:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003ab6:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ab8:	4c15      	ldr	r4, [pc, #84]	; (8003b10 <TIM_OC2_SetConfig+0x64>)
  tmpcr2 =  TIMx->CR2;
 8003aba:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003abc:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003abe:	4025      	ands	r5, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ac0:	680c      	ldr	r4, [r1, #0]
 8003ac2:	0224      	lsls	r4, r4, #8
 8003ac4:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 8003ac6:	2420      	movs	r4, #32
 8003ac8:	43a2      	bics	r2, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003aca:	688c      	ldr	r4, [r1, #8]
 8003acc:	0124      	lsls	r4, r4, #4
 8003ace:	4322      	orrs	r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ad0:	4c10      	ldr	r4, [pc, #64]	; (8003b14 <TIM_OC2_SetConfig+0x68>)
 8003ad2:	42a0      	cmp	r0, r4
 8003ad4:	d10f      	bne.n	8003af6 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ad6:	2480      	movs	r4, #128	; 0x80
 8003ad8:	43a2      	bics	r2, r4
 8003ada:	0014      	movs	r4, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003adc:	68ca      	ldr	r2, [r1, #12]
 8003ade:	0112      	lsls	r2, r2, #4
 8003ae0:	4322      	orrs	r2, r4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ae2:	2440      	movs	r4, #64	; 0x40
 8003ae4:	43a2      	bics	r2, r4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ae6:	4e0c      	ldr	r6, [pc, #48]	; (8003b18 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ae8:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003aea:	401e      	ands	r6, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003aec:	698b      	ldr	r3, [r1, #24]
 8003aee:	4323      	orrs	r3, r4
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	4333      	orrs	r3, r6
 8003af4:	e005      	b.n	8003b02 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003af6:	4c09      	ldr	r4, [pc, #36]	; (8003b1c <TIM_OC2_SetConfig+0x70>)
 8003af8:	42a0      	cmp	r0, r4
 8003afa:	d0f4      	beq.n	8003ae6 <TIM_OC2_SetConfig+0x3a>
 8003afc:	4c08      	ldr	r4, [pc, #32]	; (8003b20 <TIM_OC2_SetConfig+0x74>)
 8003afe:	42a0      	cmp	r0, r4
 8003b00:	d0f1      	beq.n	8003ae6 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8003b02:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8003b04:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003b06:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003b08:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003b0a:	6202      	str	r2, [r0, #32]
}
 8003b0c:	bd70      	pop	{r4, r5, r6, pc}
 8003b0e:	46c0      	nop			; (mov r8, r8)
 8003b10:	ffff8cff 	.word	0xffff8cff
 8003b14:	40012c00 	.word	0x40012c00
 8003b18:	fffff3ff 	.word	0xfffff3ff
 8003b1c:	40014400 	.word	0x40014400
 8003b20:	40014800 	.word	0x40014800

08003b24 <HAL_TIM_PWM_ConfigChannel>:
{
 8003b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003b26:	0007      	movs	r7, r0
 8003b28:	373c      	adds	r7, #60	; 0x3c
 8003b2a:	783b      	ldrb	r3, [r7, #0]
{
 8003b2c:	0004      	movs	r4, r0
 8003b2e:	000e      	movs	r6, r1
 8003b30:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8003b32:	2002      	movs	r0, #2
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d00a      	beq.n	8003b4e <HAL_TIM_PWM_ConfigChannel+0x2a>
 8003b38:	3801      	subs	r0, #1
 8003b3a:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 8003b3c:	2a08      	cmp	r2, #8
 8003b3e:	d03d      	beq.n	8003bbc <HAL_TIM_PWM_ConfigChannel+0x98>
 8003b40:	d806      	bhi.n	8003b50 <HAL_TIM_PWM_ConfigChannel+0x2c>
 8003b42:	2a00      	cmp	r2, #0
 8003b44:	d017      	beq.n	8003b76 <HAL_TIM_PWM_ConfigChannel+0x52>
 8003b46:	2a04      	cmp	r2, #4
 8003b48:	d027      	beq.n	8003b9a <HAL_TIM_PWM_ConfigChannel+0x76>
  __HAL_UNLOCK(htim);
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	703b      	strb	r3, [r7, #0]
}
 8003b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8003b50:	2a0c      	cmp	r2, #12
 8003b52:	d1fa      	bne.n	8003b4a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b54:	6820      	ldr	r0, [r4, #0]
 8003b56:	f7ff fedd 	bl	8003914 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b5a:	2280      	movs	r2, #128	; 0x80
 8003b5c:	6823      	ldr	r3, [r4, #0]
 8003b5e:	0112      	lsls	r2, r2, #4
 8003b60:	69d9      	ldr	r1, [r3, #28]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b66:	69da      	ldr	r2, [r3, #28]
 8003b68:	491c      	ldr	r1, [pc, #112]	; (8003bdc <HAL_TIM_PWM_ConfigChannel+0xb8>)
 8003b6a:	400a      	ands	r2, r1
 8003b6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b6e:	6932      	ldr	r2, [r6, #16]
 8003b70:	69d9      	ldr	r1, [r3, #28]
 8003b72:	0212      	lsls	r2, r2, #8
 8003b74:	e02f      	b.n	8003bd6 <HAL_TIM_PWM_ConfigChannel+0xb2>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b76:	6820      	ldr	r0, [r4, #0]
 8003b78:	f7ff fe50 	bl	800381c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b7c:	2208      	movs	r2, #8
 8003b7e:	6823      	ldr	r3, [r4, #0]
 8003b80:	6999      	ldr	r1, [r3, #24]
 8003b82:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b84:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b88:	699a      	ldr	r2, [r3, #24]
 8003b8a:	438a      	bics	r2, r1
 8003b8c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b8e:	699a      	ldr	r2, [r3, #24]
 8003b90:	6931      	ldr	r1, [r6, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b92:	430a      	orrs	r2, r1
 8003b94:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003b96:	2000      	movs	r0, #0
      break;
 8003b98:	e7d7      	b.n	8003b4a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b9a:	6820      	ldr	r0, [r4, #0]
 8003b9c:	f7ff ff86 	bl	8003aac <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ba0:	2280      	movs	r2, #128	; 0x80
 8003ba2:	6823      	ldr	r3, [r4, #0]
 8003ba4:	0112      	lsls	r2, r2, #4
 8003ba6:	6999      	ldr	r1, [r3, #24]
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bac:	699a      	ldr	r2, [r3, #24]
 8003bae:	490b      	ldr	r1, [pc, #44]	; (8003bdc <HAL_TIM_PWM_ConfigChannel+0xb8>)
 8003bb0:	400a      	ands	r2, r1
 8003bb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bb4:	6932      	ldr	r2, [r6, #16]
 8003bb6:	6999      	ldr	r1, [r3, #24]
 8003bb8:	0212      	lsls	r2, r2, #8
 8003bba:	e7ea      	b.n	8003b92 <HAL_TIM_PWM_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bbc:	6820      	ldr	r0, [r4, #0]
 8003bbe:	f7ff fe69 	bl	8003894 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bc2:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bc4:	6823      	ldr	r3, [r4, #0]
 8003bc6:	69da      	ldr	r2, [r3, #28]
 8003bc8:	4315      	orrs	r5, r2
 8003bca:	61dd      	str	r5, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bcc:	69da      	ldr	r2, [r3, #28]
 8003bce:	438a      	bics	r2, r1
 8003bd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bd2:	69da      	ldr	r2, [r3, #28]
 8003bd4:	6931      	ldr	r1, [r6, #16]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	61da      	str	r2, [r3, #28]
 8003bda:	e7dc      	b.n	8003b96 <HAL_TIM_PWM_ConfigChannel+0x72>
 8003bdc:	fffffbff 	.word	0xfffffbff

08003be0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003be0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003be2:	2601      	movs	r6, #1
 8003be4:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003be6:	4f10      	ldr	r7, [pc, #64]	; (8003c28 <TIM_TI1_SetConfig+0x48>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003be8:	43b4      	bics	r4, r6
 8003bea:	6204      	str	r4, [r0, #32]
{
 8003bec:	0015      	movs	r5, r2
  tmpccmr1 = TIMx->CCMR1;
 8003bee:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8003bf0:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003bf2:	42b8      	cmp	r0, r7
 8003bf4:	d014      	beq.n	8003c20 <TIM_TI1_SetConfig+0x40>
 8003bf6:	2780      	movs	r7, #128	; 0x80
 8003bf8:	05ff      	lsls	r7, r7, #23
 8003bfa:	42b8      	cmp	r0, r7
 8003bfc:	d010      	beq.n	8003c20 <TIM_TI1_SetConfig+0x40>
 8003bfe:	4f0b      	ldr	r7, [pc, #44]	; (8003c2c <TIM_TI1_SetConfig+0x4c>)
 8003c00:	42b8      	cmp	r0, r7
 8003c02:	d00d      	beq.n	8003c20 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
    tmpccmr1 |= TIM_ICSelection;
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003c04:	4332      	orrs	r2, r6
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c06:	25f0      	movs	r5, #240	; 0xf0
 8003c08:	43aa      	bics	r2, r5
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003c0a:	011b      	lsls	r3, r3, #4
 8003c0c:	350f      	adds	r5, #15
 8003c0e:	402b      	ands	r3, r5
 8003c10:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c12:	230a      	movs	r3, #10
 8003c14:	439c      	bics	r4, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003c16:	4019      	ands	r1, r3
 8003c18:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c1a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003c1c:	6201      	str	r1, [r0, #32]
}
 8003c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003c20:	2603      	movs	r6, #3
 8003c22:	43b2      	bics	r2, r6
    tmpccmr1 |= TIM_ICSelection;
 8003c24:	432a      	orrs	r2, r5
 8003c26:	e7ee      	b.n	8003c06 <TIM_TI1_SetConfig+0x26>
 8003c28:	40012c00 	.word	0x40012c00
 8003c2c:	40000400 	.word	0x40000400

08003c30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c30:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003c32:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c34:	4d03      	ldr	r5, [pc, #12]	; (8003c44 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c36:	430a      	orrs	r2, r1
 8003c38:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c3a:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c40:	6083      	str	r3, [r0, #8]
}
 8003c42:	bd30      	pop	{r4, r5, pc}
 8003c44:	ffff00ff 	.word	0xffff00ff

08003c48 <HAL_TIM_ConfigClockSource>:
{
 8003c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003c4a:	0005      	movs	r5, r0
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	353c      	adds	r5, #60	; 0x3c
{
 8003c50:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8003c52:	7828      	ldrb	r0, [r5, #0]
 8003c54:	001a      	movs	r2, r3
 8003c56:	2801      	cmp	r0, #1
 8003c58:	d01d      	beq.n	8003c96 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8003c5a:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8003c5c:	2701      	movs	r7, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003c5e:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8003c60:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003c62:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003c64:	6820      	ldr	r0, [r4, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c66:	4a49      	ldr	r2, [pc, #292]	; (8003d8c <HAL_TIM_ConfigClockSource+0x144>)
  tmpsmcr = htim->Instance->SMCR;
 8003c68:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c6a:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8003c6c:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8003c6e:	680b      	ldr	r3, [r1, #0]
 8003c70:	2b60      	cmp	r3, #96	; 0x60
 8003c72:	d059      	beq.n	8003d28 <HAL_TIM_ConfigClockSource+0xe0>
 8003c74:	d835      	bhi.n	8003ce2 <HAL_TIM_ConfigClockSource+0x9a>
 8003c76:	2b40      	cmp	r3, #64	; 0x40
 8003c78:	d100      	bne.n	8003c7c <HAL_TIM_ConfigClockSource+0x34>
 8003c7a:	e06e      	b.n	8003d5a <HAL_TIM_ConfigClockSource+0x112>
 8003c7c:	d815      	bhi.n	8003caa <HAL_TIM_ConfigClockSource+0x62>
 8003c7e:	2b20      	cmp	r3, #32
 8003c80:	d00d      	beq.n	8003c9e <HAL_TIM_ConfigClockSource+0x56>
 8003c82:	d80a      	bhi.n	8003c9a <HAL_TIM_ConfigClockSource+0x52>
 8003c84:	2210      	movs	r2, #16
 8003c86:	0019      	movs	r1, r3
 8003c88:	4391      	bics	r1, r2
 8003c8a:	d008      	beq.n	8003c9e <HAL_TIM_ConfigClockSource+0x56>
 8003c8c:	003a      	movs	r2, r7
  htim->State = HAL_TIM_STATE_READY;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8003c92:	2300      	movs	r3, #0
 8003c94:	702b      	strb	r3, [r5, #0]
}
 8003c96:	0010      	movs	r0, r2
 8003c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8003c9a:	2b30      	cmp	r3, #48	; 0x30
 8003c9c:	d1f6      	bne.n	8003c8c <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c9e:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003ca0:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ca2:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	2207      	movs	r2, #7
 8003ca8:	e018      	b.n	8003cdc <HAL_TIM_ConfigClockSource+0x94>
  switch (sClockSourceConfig->ClockSource)
 8003caa:	2b50      	cmp	r3, #80	; 0x50
 8003cac:	d1ee      	bne.n	8003c8c <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cae:	68ca      	ldr	r2, [r1, #12]
 8003cb0:	684c      	ldr	r4, [r1, #4]
  tmpccer = TIMx->CCER;
 8003cb2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cb4:	6a03      	ldr	r3, [r0, #32]
 8003cb6:	43bb      	bics	r3, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003cb8:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cba:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cbc:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003cbe:	43bb      	bics	r3, r7
 8003cc0:	001f      	movs	r7, r3
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003cc2:	0113      	lsls	r3, r2, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cc4:	220a      	movs	r2, #10
 8003cc6:	4391      	bics	r1, r2
 8003cc8:	000a      	movs	r2, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003cca:	433b      	orrs	r3, r7
  tmpccer |= TIM_ICPolarity;
 8003ccc:	4322      	orrs	r2, r4
  TIMx->CCMR1 = tmpccmr1;
 8003cce:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003cd0:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cd2:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003cd4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cd6:	4393      	bics	r3, r2
 8003cd8:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cda:	2357      	movs	r3, #87	; 0x57
 8003cdc:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8003cde:	6083      	str	r3, [r0, #8]
 8003ce0:	e016      	b.n	8003d10 <HAL_TIM_ConfigClockSource+0xc8>
  switch (sClockSourceConfig->ClockSource)
 8003ce2:	2280      	movs	r2, #128	; 0x80
 8003ce4:	0152      	lsls	r2, r2, #5
 8003ce6:	4694      	mov	ip, r2
  HAL_StatusTypeDef status = HAL_OK;
 8003ce8:	2200      	movs	r2, #0
  switch (sClockSourceConfig->ClockSource)
 8003cea:	4563      	cmp	r3, ip
 8003cec:	d0cf      	beq.n	8003c8e <HAL_TIM_ConfigClockSource+0x46>
 8003cee:	2280      	movs	r2, #128	; 0x80
 8003cf0:	0192      	lsls	r2, r2, #6
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d00e      	beq.n	8003d14 <HAL_TIM_ConfigClockSource+0xcc>
 8003cf6:	003a      	movs	r2, r7
 8003cf8:	2b70      	cmp	r3, #112	; 0x70
 8003cfa:	d1c8      	bne.n	8003c8e <HAL_TIM_ConfigClockSource+0x46>
      TIM_ETR_SetConfig(htim->Instance,
 8003cfc:	68cb      	ldr	r3, [r1, #12]
 8003cfe:	684a      	ldr	r2, [r1, #4]
 8003d00:	6889      	ldr	r1, [r1, #8]
 8003d02:	f7ff ff95 	bl	8003c30 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d06:	2377      	movs	r3, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8003d08:	6822      	ldr	r2, [r4, #0]
 8003d0a:	6891      	ldr	r1, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d0c:	430b      	orrs	r3, r1
 8003d0e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003d10:	2200      	movs	r2, #0
}
 8003d12:	e7bc      	b.n	8003c8e <HAL_TIM_ConfigClockSource+0x46>
      TIM_ETR_SetConfig(htim->Instance,
 8003d14:	68cb      	ldr	r3, [r1, #12]
 8003d16:	684a      	ldr	r2, [r1, #4]
 8003d18:	6889      	ldr	r1, [r1, #8]
 8003d1a:	f7ff ff89 	bl	8003c30 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d1e:	2380      	movs	r3, #128	; 0x80
 8003d20:	6822      	ldr	r2, [r4, #0]
 8003d22:	01db      	lsls	r3, r3, #7
 8003d24:	6891      	ldr	r1, [r2, #8]
 8003d26:	e7f1      	b.n	8003d0c <HAL_TIM_ConfigClockSource+0xc4>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d28:	684a      	ldr	r2, [r1, #4]
 8003d2a:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d2c:	2110      	movs	r1, #16
 8003d2e:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d30:	4c17      	ldr	r4, [pc, #92]	; (8003d90 <HAL_TIM_ConfigClockSource+0x148>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d32:	438b      	bics	r3, r1
 8003d34:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d36:	6981      	ldr	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 8003d38:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d3a:	4021      	ands	r1, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d3c:	24a0      	movs	r4, #160	; 0xa0
 8003d3e:	43a3      	bics	r3, r4
 8003d40:	001c      	movs	r4, r3
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d42:	0113      	lsls	r3, r2, #4
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d44:	2270      	movs	r2, #112	; 0x70
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d46:	033f      	lsls	r7, r7, #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d48:	4323      	orrs	r3, r4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d4a:	4339      	orrs	r1, r7
  TIMx->CCMR1 = tmpccmr1 ;
 8003d4c:	6181      	str	r1, [r0, #24]
  TIMx->CCER = tmpccer;
 8003d4e:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003d50:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d52:	4393      	bics	r3, r2
 8003d54:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d56:	2367      	movs	r3, #103	; 0x67
 8003d58:	e7c0      	b.n	8003cdc <HAL_TIM_ConfigClockSource+0x94>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d5a:	68ca      	ldr	r2, [r1, #12]
 8003d5c:	684c      	ldr	r4, [r1, #4]
  tmpccer = TIMx->CCER;
 8003d5e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d60:	6a03      	ldr	r3, [r0, #32]
 8003d62:	43bb      	bics	r3, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d64:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d66:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d68:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d6a:	43bb      	bics	r3, r7
 8003d6c:	001f      	movs	r7, r3
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d6e:	0113      	lsls	r3, r2, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d70:	220a      	movs	r2, #10
 8003d72:	4391      	bics	r1, r2
 8003d74:	000a      	movs	r2, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d76:	433b      	orrs	r3, r7
  tmpccer |= TIM_ICPolarity;
 8003d78:	4322      	orrs	r2, r4
  TIMx->CCMR1 = tmpccmr1;
 8003d7a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003d7c:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d7e:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003d80:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d82:	4393      	bics	r3, r2
 8003d84:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d86:	2347      	movs	r3, #71	; 0x47
 8003d88:	e7a8      	b.n	8003cdc <HAL_TIM_ConfigClockSource+0x94>
 8003d8a:	46c0      	nop			; (mov r8, r8)
 8003d8c:	ffff0088 	.word	0xffff0088
 8003d90:	ffff0fff 	.word	0xffff0fff

08003d94 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d94:	231f      	movs	r3, #31
{
 8003d96:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d98:	2401      	movs	r4, #1
 8003d9a:	4019      	ands	r1, r3
 8003d9c:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d9e:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8003da0:	6a03      	ldr	r3, [r0, #32]
 8003da2:	43a3      	bics	r3, r4
 8003da4:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003da6:	6a03      	ldr	r3, [r0, #32]
 8003da8:	431a      	orrs	r2, r3
 8003daa:	6202      	str	r2, [r0, #32]
}
 8003dac:	bd10      	pop	{r4, pc}
	...

08003db0 <HAL_TIM_OC_Start>:
{
 8003db0:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003db2:	0003      	movs	r3, r0
{
 8003db4:	0004      	movs	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003db6:	2900      	cmp	r1, #0
 8003db8:	d105      	bne.n	8003dc6 <HAL_TIM_OC_Start+0x16>
    return HAL_ERROR;
 8003dba:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003dbc:	333e      	adds	r3, #62	; 0x3e
 8003dbe:	781a      	ldrb	r2, [r3, #0]
 8003dc0:	4282      	cmp	r2, r0
 8003dc2:	d018      	beq.n	8003df6 <HAL_TIM_OC_Start+0x46>
}
 8003dc4:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003dc6:	2904      	cmp	r1, #4
 8003dc8:	d10f      	bne.n	8003dea <HAL_TIM_OC_Start+0x3a>
 8003dca:	333f      	adds	r3, #63	; 0x3f
 8003dcc:	781b      	ldrb	r3, [r3, #0]
    return HAL_ERROR;
 8003dce:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	1e5a      	subs	r2, r3, #1
 8003dd4:	4193      	sbcs	r3, r2
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1f3      	bne.n	8003dc4 <HAL_TIM_OC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ddc:	2302      	movs	r3, #2
 8003dde:	0022      	movs	r2, r4
 8003de0:	2904      	cmp	r1, #4
 8003de2:	d123      	bne.n	8003e2c <HAL_TIM_OC_Start+0x7c>
 8003de4:	323f      	adds	r2, #63	; 0x3f
 8003de6:	7013      	strb	r3, [r2, #0]
 8003de8:	e007      	b.n	8003dfa <HAL_TIM_OC_Start+0x4a>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003dea:	2908      	cmp	r1, #8
 8003dec:	d101      	bne.n	8003df2 <HAL_TIM_OC_Start+0x42>
 8003dee:	3340      	adds	r3, #64	; 0x40
 8003df0:	e7ec      	b.n	8003dcc <HAL_TIM_OC_Start+0x1c>
 8003df2:	3341      	adds	r3, #65	; 0x41
 8003df4:	e7ea      	b.n	8003dcc <HAL_TIM_OC_Start+0x1c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003df6:	2202      	movs	r2, #2
 8003df8:	701a      	strb	r2, [r3, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	6820      	ldr	r0, [r4, #0]
 8003dfe:	f7ff ffc9 	bl	8003d94 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e02:	6823      	ldr	r3, [r4, #0]
 8003e04:	4914      	ldr	r1, [pc, #80]	; (8003e58 <HAL_TIM_OC_Start+0xa8>)
 8003e06:	428b      	cmp	r3, r1
 8003e08:	d016      	beq.n	8003e38 <HAL_TIM_OC_Start+0x88>
 8003e0a:	4a14      	ldr	r2, [pc, #80]	; (8003e5c <HAL_TIM_OC_Start+0xac>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d013      	beq.n	8003e38 <HAL_TIM_OC_Start+0x88>
 8003e10:	4a13      	ldr	r2, [pc, #76]	; (8003e60 <HAL_TIM_OC_Start+0xb0>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d010      	beq.n	8003e38 <HAL_TIM_OC_Start+0x88>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e16:	2280      	movs	r2, #128	; 0x80
 8003e18:	05d2      	lsls	r2, r2, #23
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d114      	bne.n	8003e48 <HAL_TIM_OC_Start+0x98>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e1e:	2107      	movs	r1, #7
 8003e20:	689a      	ldr	r2, [r3, #8]
 8003e22:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e24:	2a06      	cmp	r2, #6
 8003e26:	d112      	bne.n	8003e4e <HAL_TIM_OC_Start+0x9e>
  return HAL_OK;
 8003e28:	2000      	movs	r0, #0
 8003e2a:	e7cb      	b.n	8003dc4 <HAL_TIM_OC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e2c:	2908      	cmp	r1, #8
 8003e2e:	d101      	bne.n	8003e34 <HAL_TIM_OC_Start+0x84>
 8003e30:	3240      	adds	r2, #64	; 0x40
 8003e32:	e7d8      	b.n	8003de6 <HAL_TIM_OC_Start+0x36>
 8003e34:	3241      	adds	r2, #65	; 0x41
 8003e36:	e7d6      	b.n	8003de6 <HAL_TIM_OC_Start+0x36>
    __HAL_TIM_MOE_ENABLE(htim);
 8003e38:	2280      	movs	r2, #128	; 0x80
 8003e3a:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8003e3c:	0212      	lsls	r2, r2, #8
 8003e3e:	4302      	orrs	r2, r0
 8003e40:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e42:	428b      	cmp	r3, r1
 8003e44:	d1e7      	bne.n	8003e16 <HAL_TIM_OC_Start+0x66>
 8003e46:	e7ea      	b.n	8003e1e <HAL_TIM_OC_Start+0x6e>
 8003e48:	4a06      	ldr	r2, [pc, #24]	; (8003e64 <HAL_TIM_OC_Start+0xb4>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d0e7      	beq.n	8003e1e <HAL_TIM_OC_Start+0x6e>
      __HAL_TIM_ENABLE(htim);
 8003e4e:	2201      	movs	r2, #1
 8003e50:	6819      	ldr	r1, [r3, #0]
 8003e52:	430a      	orrs	r2, r1
 8003e54:	601a      	str	r2, [r3, #0]
 8003e56:	e7e7      	b.n	8003e28 <HAL_TIM_OC_Start+0x78>
 8003e58:	40012c00 	.word	0x40012c00
 8003e5c:	40014400 	.word	0x40014400
 8003e60:	40014800 	.word	0x40014800
 8003e64:	40000400 	.word	0x40000400

08003e68 <HAL_TIM_PWM_Start>:
 8003e68:	b510      	push	{r4, lr}
 8003e6a:	f7ff ffa1 	bl	8003db0 <HAL_TIM_OC_Start>
 8003e6e:	bd10      	pop	{r4, pc}

08003e70 <HAL_TIMEx_HallSensor_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8003e70:	4770      	bx	lr

08003e72 <HAL_TIMEx_HallSensor_Init>:
{
 8003e72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e74:	0004      	movs	r4, r0
 8003e76:	000e      	movs	r6, r1
    return HAL_ERROR;
 8003e78:	2001      	movs	r0, #1
{
 8003e7a:	b08b      	sub	sp, #44	; 0x2c
  if (htim == NULL)
 8003e7c:	2c00      	cmp	r4, #0
 8003e7e:	d058      	beq.n	8003f32 <HAL_TIMEx_HallSensor_Init+0xc0>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003e80:	0023      	movs	r3, r4
 8003e82:	333d      	adds	r3, #61	; 0x3d
 8003e84:	9300      	str	r3, [sp, #0]
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	b2da      	uxtb	r2, r3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d105      	bne.n	8003e9a <HAL_TIMEx_HallSensor_Init+0x28>
    htim->Lock = HAL_UNLOCKED;
 8003e8e:	0023      	movs	r3, r4
 8003e90:	333c      	adds	r3, #60	; 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 8003e92:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003e94:	701a      	strb	r2, [r3, #0]
    HAL_TIMEx_HallSensor_MspInit(htim);
 8003e96:	f7ff ffeb 	bl	8003e70 <HAL_TIMEx_HallSensor_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	9a00      	ldr	r2, [sp, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e9e:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 8003ea0:	7013      	strb	r3, [r2, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ea2:	6820      	ldr	r0, [r4, #0]
 8003ea4:	f7ff fd6a 	bl	800397c <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8003ea8:	6820      	ldr	r0, [r4, #0]
 8003eaa:	2203      	movs	r2, #3
 8003eac:	68b3      	ldr	r3, [r6, #8]
 8003eae:	6831      	ldr	r1, [r6, #0]
 8003eb0:	f7ff fe96 	bl	8003be0 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003eb4:	220c      	movs	r2, #12
 8003eb6:	6820      	ldr	r0, [r4, #0]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8003eb8:	2770      	movs	r7, #112	; 0x70
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003eba:	6983      	ldr	r3, [r0, #24]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8003ebc:	2500      	movs	r5, #0
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003ebe:	4393      	bics	r3, r2
 8003ec0:	6183      	str	r3, [r0, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8003ec2:	6983      	ldr	r3, [r0, #24]
 8003ec4:	6872      	ldr	r2, [r6, #4]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8003ec6:	a903      	add	r1, sp, #12
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	6183      	str	r3, [r0, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8003ecc:	2380      	movs	r3, #128	; 0x80
 8003ece:	6842      	ldr	r2, [r0, #4]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8003ed0:	9703      	str	r7, [sp, #12]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	6043      	str	r3, [r0, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8003ed6:	6883      	ldr	r3, [r0, #8]
 8003ed8:	43bb      	bics	r3, r7
 8003eda:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8003edc:	2340      	movs	r3, #64	; 0x40
 8003ede:	6882      	ldr	r2, [r0, #8]
 8003ee0:	4313      	orrs	r3, r2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003ee2:	2207      	movs	r2, #7
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8003ee4:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003ee6:	6883      	ldr	r3, [r0, #8]
 8003ee8:	4393      	bics	r3, r2
 8003eea:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8003eec:	2304      	movs	r3, #4
 8003eee:	6882      	ldr	r2, [r0, #8]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	6083      	str	r3, [r0, #8]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8003ef4:	68f3      	ldr	r3, [r6, #12]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8003ef6:	9507      	str	r5, [sp, #28]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8003ef8:	9301      	str	r3, [sp, #4]
 8003efa:	9304      	str	r3, [sp, #16]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003efc:	9508      	str	r5, [sp, #32]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003efe:	9509      	str	r5, [sp, #36]	; 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003f00:	9506      	str	r5, [sp, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f02:	9505      	str	r5, [sp, #20]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8003f04:	f7ff fdd2 	bl	8003aac <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003f08:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 8003f0a:	0028      	movs	r0, r5
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003f0c:	685a      	ldr	r2, [r3, #4]
 8003f0e:	43ba      	bics	r2, r7
 8003f10:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8003f12:	2250      	movs	r2, #80	; 0x50
 8003f14:	6859      	ldr	r1, [r3, #4]
 8003f16:	430a      	orrs	r2, r1
 8003f18:	605a      	str	r2, [r3, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f1a:	0022      	movs	r2, r4
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	3246      	adds	r2, #70	; 0x46
 8003f20:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f22:	3a08      	subs	r2, #8
 8003f24:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f26:	7053      	strb	r3, [r2, #1]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f28:	7113      	strb	r3, [r2, #4]
  htim->State = HAL_TIM_STATE_READY;
 8003f2a:	9a00      	ldr	r2, [sp, #0]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f2c:	3443      	adds	r4, #67	; 0x43
 8003f2e:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003f30:	7013      	strb	r3, [r2, #0]
}
 8003f32:	b00b      	add	sp, #44	; 0x2c
 8003f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003f38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f38:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f3a:	0004      	movs	r4, r0
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	343c      	adds	r4, #60	; 0x3c
 8003f40:	7825      	ldrb	r5, [r4, #0]
{
 8003f42:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003f44:	0010      	movs	r0, r2
 8003f46:	2d01      	cmp	r5, #1
 8003f48:	d01d      	beq.n	8003f86 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f4a:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f4c:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8003f4e:	353d      	adds	r5, #61	; 0x3d
 8003f50:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003f56:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f58:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f5a:	680e      	ldr	r6, [r1, #0]
 8003f5c:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f5e:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f60:	4809      	ldr	r0, [pc, #36]	; (8003f88 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 8003f62:	4283      	cmp	r3, r0
 8003f64:	d006      	beq.n	8003f74 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8003f66:	2080      	movs	r0, #128	; 0x80
 8003f68:	05c0      	lsls	r0, r0, #23
 8003f6a:	4283      	cmp	r3, r0
 8003f6c:	d002      	beq.n	8003f74 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8003f6e:	4807      	ldr	r0, [pc, #28]	; (8003f8c <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8003f70:	4283      	cmp	r3, r0
 8003f72:	d104      	bne.n	8003f7e <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f74:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f76:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f78:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f7a:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f7c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f7e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8003f80:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003f82:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8003f84:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8003f86:	bd70      	pop	{r4, r5, r6, pc}
 8003f88:	40012c00 	.word	0x40012c00
 8003f8c:	40000400 	.word	0x40000400

08003f90 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003f90:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f92:	0004      	movs	r4, r0
 8003f94:	343c      	adds	r4, #60	; 0x3c
 8003f96:	7823      	ldrb	r3, [r4, #0]
{
 8003f98:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8003f9a:	2002      	movs	r0, #2
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d01c      	beq.n	8003fda <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003fa0:	68c8      	ldr	r0, [r1, #12]
 8003fa2:	4b0e      	ldr	r3, [pc, #56]	; (8003fdc <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003fa4:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003fa6:	4003      	ands	r3, r0
 8003fa8:	6888      	ldr	r0, [r1, #8]
 8003faa:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003fac:	480c      	ldr	r0, [pc, #48]	; (8003fe0 <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 8003fae:	4003      	ands	r3, r0
 8003fb0:	6848      	ldr	r0, [r1, #4]
 8003fb2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003fb4:	480b      	ldr	r0, [pc, #44]	; (8003fe4 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 8003fb6:	4003      	ands	r3, r0
 8003fb8:	6808      	ldr	r0, [r1, #0]
 8003fba:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003fbc:	480a      	ldr	r0, [pc, #40]	; (8003fe8 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 8003fbe:	4003      	ands	r3, r0
 8003fc0:	6908      	ldr	r0, [r1, #16]
 8003fc2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003fc4:	4809      	ldr	r0, [pc, #36]	; (8003fec <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 8003fc6:	4003      	ands	r3, r0
 8003fc8:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003fca:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003fcc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003fce:	4808      	ldr	r0, [pc, #32]	; (8003ff0 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8003fd0:	4003      	ands	r3, r0

  __HAL_UNLOCK(htim);
 8003fd2:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003fd4:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8003fd6:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8003fd8:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8003fda:	bd10      	pop	{r4, pc}
 8003fdc:	fffffcff 	.word	0xfffffcff
 8003fe0:	fffffbff 	.word	0xfffffbff
 8003fe4:	fffff7ff 	.word	0xfffff7ff
 8003fe8:	ffffefff 	.word	0xffffefff
 8003fec:	ffffdfff 	.word	0xffffdfff
 8003ff0:	ffffbfff 	.word	0xffffbfff

08003ff4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ff4:	b570      	push	{r4, r5, r6, lr}
 8003ff6:	0004      	movs	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ff8:	6925      	ldr	r5, [r4, #16]
 8003ffa:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ffc:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ffe:	432a      	orrs	r2, r5
 8004000:	6965      	ldr	r5, [r4, #20]
 8004002:	69c3      	ldr	r3, [r0, #28]
 8004004:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004006:	6808      	ldr	r0, [r1, #0]
 8004008:	4d39      	ldr	r5, [pc, #228]	; (80040f0 <UART_SetConfig+0xfc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800400a:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800400c:	4028      	ands	r0, r5
 800400e:	4302      	orrs	r2, r0
 8004010:	600a      	str	r2, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004012:	684a      	ldr	r2, [r1, #4]
 8004014:	4837      	ldr	r0, [pc, #220]	; (80040f4 <UART_SetConfig+0x100>)
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  tmpreg |= huart->Init.OneBitSampling;
 8004016:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004018:	4002      	ands	r2, r0
 800401a:	68e0      	ldr	r0, [r4, #12]
 800401c:	4302      	orrs	r2, r0
 800401e:	604a      	str	r2, [r1, #4]
  tmpreg |= huart->Init.OneBitSampling;
 8004020:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004022:	6888      	ldr	r0, [r1, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8004024:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004026:	4d34      	ldr	r5, [pc, #208]	; (80040f8 <UART_SetConfig+0x104>)
 8004028:	4028      	ands	r0, r5
 800402a:	4302      	orrs	r2, r0
 800402c:	608a      	str	r2, [r1, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800402e:	2103      	movs	r1, #3
 8004030:	4a32      	ldr	r2, [pc, #200]	; (80040fc <UART_SetConfig+0x108>)
 8004032:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004034:	400a      	ands	r2, r1
 8004036:	2180      	movs	r1, #128	; 0x80
 8004038:	3a01      	subs	r2, #1
 800403a:	0209      	lsls	r1, r1, #8
 800403c:	2a02      	cmp	r2, #2
 800403e:	d84c      	bhi.n	80040da <UART_SetConfig+0xe6>
 8004040:	482f      	ldr	r0, [pc, #188]	; (8004100 <UART_SetConfig+0x10c>)
 8004042:	5c80      	ldrb	r0, [r0, r2]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004044:	428b      	cmp	r3, r1
 8004046:	d124      	bne.n	8004092 <UART_SetConfig+0x9e>
  {
    switch (clocksource)
 8004048:	2808      	cmp	r0, #8
 800404a:	d817      	bhi.n	800407c <UART_SetConfig+0x88>
 800404c:	f7fc f866 	bl	800011c <__gnu_thumb1_case_uqi>
 8004050:	16081647 	.word	0x16081647
 8004054:	16161605 	.word	0x16161605
 8004058:	09          	.byte	0x09
 8004059:	00          	.byte	0x00
        break;
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800405a:	f7ff fa8d 	bl	8003578 <HAL_RCC_GetSysClockFreq>
 800405e:	e040      	b.n	80040e2 <UART_SetConfig+0xee>
    switch (clocksource)
 8004060:	4b28      	ldr	r3, [pc, #160]	; (8004104 <UART_SetConfig+0x110>)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004062:	0058      	lsls	r0, r3, #1
 8004064:	6863      	ldr	r3, [r4, #4]
 8004066:	6861      	ldr	r1, [r4, #4]
 8004068:	085b      	lsrs	r3, r3, #1
 800406a:	18c0      	adds	r0, r0, r3
 800406c:	f7fc f874 	bl	8000158 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004070:	4925      	ldr	r1, [pc, #148]	; (8004108 <UART_SetConfig+0x114>)
 8004072:	b282      	uxth	r2, r0
 8004074:	3a10      	subs	r2, #16
 8004076:	0403      	lsls	r3, r0, #16
 8004078:	428a      	cmp	r2, r1
 800407a:	d901      	bls.n	8004080 <UART_SetConfig+0x8c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800407c:	2001      	movs	r0, #1
 800407e:	e033      	b.n	80040e8 <UART_SetConfig+0xf4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004080:	220f      	movs	r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004082:	031b      	lsls	r3, r3, #12
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004084:	4390      	bics	r0, r2
 8004086:	b280      	uxth	r0, r0
        huart->Instance->BRR = brrtemp;
 8004088:	6822      	ldr	r2, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800408a:	0f5b      	lsrs	r3, r3, #29
        huart->Instance->BRR = brrtemp;
 800408c:	4318      	orrs	r0, r3
 800408e:	60d0      	str	r0, [r2, #12]
 8004090:	e029      	b.n	80040e6 <UART_SetConfig+0xf2>
    switch (clocksource)
 8004092:	2808      	cmp	r0, #8
 8004094:	d8f2      	bhi.n	800407c <UART_SetConfig+0x88>
 8004096:	f7fc f837 	bl	8000108 <__gnu_thumb1_case_sqi>
 800409a:	f116      	.short	0xf116
 800409c:	f11bf11e 	.word	0xf11bf11e
 80040a0:	f1f1      	.short	0xf1f1
 80040a2:	05          	.byte	0x05
 80040a3:	00          	.byte	0x00
 80040a4:	2080      	movs	r0, #128	; 0x80
 80040a6:	0200      	lsls	r0, r0, #8
    }

    if (pclk != 0U)
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80040a8:	6863      	ldr	r3, [r4, #4]
 80040aa:	6861      	ldr	r1, [r4, #4]
 80040ac:	085b      	lsrs	r3, r3, #1
 80040ae:	1818      	adds	r0, r3, r0
 80040b0:	f7fc f852 	bl	8000158 <__udivsi3>
 80040b4:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040b6:	0002      	movs	r2, r0
 80040b8:	4b13      	ldr	r3, [pc, #76]	; (8004108 <UART_SetConfig+0x114>)
 80040ba:	3a10      	subs	r2, #16
 80040bc:	429a      	cmp	r2, r3
 80040be:	d8dd      	bhi.n	800407c <UART_SetConfig+0x88>
      {
        huart->Instance->BRR = usartdiv;
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	60d8      	str	r0, [r3, #12]
 80040c4:	e00f      	b.n	80040e6 <UART_SetConfig+0xf2>
        pclk = HAL_RCC_GetPCLK1Freq();
 80040c6:	f7ff fb13 	bl	80036f0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80040ca:	2800      	cmp	r0, #0
 80040cc:	d00b      	beq.n	80040e6 <UART_SetConfig+0xf2>
 80040ce:	e7eb      	b.n	80040a8 <UART_SetConfig+0xb4>
        pclk = HAL_RCC_GetSysClockFreq();
 80040d0:	f7ff fa52 	bl	8003578 <HAL_RCC_GetSysClockFreq>
        break;
 80040d4:	e7f9      	b.n	80040ca <UART_SetConfig+0xd6>
        pclk = (uint32_t) HSI_VALUE;
 80040d6:	480b      	ldr	r0, [pc, #44]	; (8004104 <UART_SetConfig+0x110>)
 80040d8:	e7e6      	b.n	80040a8 <UART_SetConfig+0xb4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040da:	428b      	cmp	r3, r1
 80040dc:	d1f3      	bne.n	80040c6 <UART_SetConfig+0xd2>
        pclk = HAL_RCC_GetPCLK1Freq();
 80040de:	f7ff fb07 	bl	80036f0 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 80040e2:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 80040e4:	d1bd      	bne.n	8004062 <UART_SetConfig+0x6e>
 80040e6:	2000      	movs	r0, #0
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040e8:	2300      	movs	r3, #0
 80040ea:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 80040ec:	66a3      	str	r3, [r4, #104]	; 0x68

  return ret;
}
 80040ee:	bd70      	pop	{r4, r5, r6, pc}
 80040f0:	ffff69f3 	.word	0xffff69f3
 80040f4:	ffffcfff 	.word	0xffffcfff
 80040f8:	fffff4ff 	.word	0xfffff4ff
 80040fc:	40021000 	.word	0x40021000
 8004100:	08006b4a 	.word	0x08006b4a
 8004104:	007a1200 	.word	0x007a1200
 8004108:	0000ffef 	.word	0x0000ffef

0800410c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800410c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800410e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004110:	07da      	lsls	r2, r3, #31
 8004112:	d506      	bpl.n	8004122 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004114:	6801      	ldr	r1, [r0, #0]
 8004116:	4c28      	ldr	r4, [pc, #160]	; (80041b8 <UART_AdvFeatureConfig+0xac>)
 8004118:	684a      	ldr	r2, [r1, #4]
 800411a:	4022      	ands	r2, r4
 800411c:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800411e:	4322      	orrs	r2, r4
 8004120:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004122:	079a      	lsls	r2, r3, #30
 8004124:	d506      	bpl.n	8004134 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004126:	6801      	ldr	r1, [r0, #0]
 8004128:	4c24      	ldr	r4, [pc, #144]	; (80041bc <UART_AdvFeatureConfig+0xb0>)
 800412a:	684a      	ldr	r2, [r1, #4]
 800412c:	4022      	ands	r2, r4
 800412e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004130:	4322      	orrs	r2, r4
 8004132:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004134:	075a      	lsls	r2, r3, #29
 8004136:	d506      	bpl.n	8004146 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004138:	6801      	ldr	r1, [r0, #0]
 800413a:	4c21      	ldr	r4, [pc, #132]	; (80041c0 <UART_AdvFeatureConfig+0xb4>)
 800413c:	684a      	ldr	r2, [r1, #4]
 800413e:	4022      	ands	r2, r4
 8004140:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004142:	4322      	orrs	r2, r4
 8004144:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004146:	071a      	lsls	r2, r3, #28
 8004148:	d506      	bpl.n	8004158 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800414a:	6801      	ldr	r1, [r0, #0]
 800414c:	4c1d      	ldr	r4, [pc, #116]	; (80041c4 <UART_AdvFeatureConfig+0xb8>)
 800414e:	684a      	ldr	r2, [r1, #4]
 8004150:	4022      	ands	r2, r4
 8004152:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004154:	4322      	orrs	r2, r4
 8004156:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004158:	06da      	lsls	r2, r3, #27
 800415a:	d506      	bpl.n	800416a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800415c:	6801      	ldr	r1, [r0, #0]
 800415e:	4c1a      	ldr	r4, [pc, #104]	; (80041c8 <UART_AdvFeatureConfig+0xbc>)
 8004160:	688a      	ldr	r2, [r1, #8]
 8004162:	4022      	ands	r2, r4
 8004164:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004166:	4322      	orrs	r2, r4
 8004168:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800416a:	069a      	lsls	r2, r3, #26
 800416c:	d506      	bpl.n	800417c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800416e:	6801      	ldr	r1, [r0, #0]
 8004170:	4c16      	ldr	r4, [pc, #88]	; (80041cc <UART_AdvFeatureConfig+0xc0>)
 8004172:	688a      	ldr	r2, [r1, #8]
 8004174:	4022      	ands	r2, r4
 8004176:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8004178:	4322      	orrs	r2, r4
 800417a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800417c:	065a      	lsls	r2, r3, #25
 800417e:	d510      	bpl.n	80041a2 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004180:	6801      	ldr	r1, [r0, #0]
 8004182:	4d13      	ldr	r5, [pc, #76]	; (80041d0 <UART_AdvFeatureConfig+0xc4>)
 8004184:	684a      	ldr	r2, [r1, #4]
 8004186:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8004188:	402a      	ands	r2, r5
 800418a:	4322      	orrs	r2, r4
 800418c:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800418e:	2280      	movs	r2, #128	; 0x80
 8004190:	0352      	lsls	r2, r2, #13
 8004192:	4294      	cmp	r4, r2
 8004194:	d105      	bne.n	80041a2 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004196:	684a      	ldr	r2, [r1, #4]
 8004198:	4c0e      	ldr	r4, [pc, #56]	; (80041d4 <UART_AdvFeatureConfig+0xc8>)
 800419a:	4022      	ands	r2, r4
 800419c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800419e:	4322      	orrs	r2, r4
 80041a0:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80041a2:	061b      	lsls	r3, r3, #24
 80041a4:	d506      	bpl.n	80041b4 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80041a6:	6802      	ldr	r2, [r0, #0]
 80041a8:	490b      	ldr	r1, [pc, #44]	; (80041d8 <UART_AdvFeatureConfig+0xcc>)
 80041aa:	6853      	ldr	r3, [r2, #4]
 80041ac:	400b      	ands	r3, r1
 80041ae:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80041b0:	430b      	orrs	r3, r1
 80041b2:	6053      	str	r3, [r2, #4]
  }
}
 80041b4:	bd30      	pop	{r4, r5, pc}
 80041b6:	46c0      	nop			; (mov r8, r8)
 80041b8:	fffdffff 	.word	0xfffdffff
 80041bc:	fffeffff 	.word	0xfffeffff
 80041c0:	fffbffff 	.word	0xfffbffff
 80041c4:	ffff7fff 	.word	0xffff7fff
 80041c8:	ffffefff 	.word	0xffffefff
 80041cc:	ffffdfff 	.word	0xffffdfff
 80041d0:	ffefffff 	.word	0xffefffff
 80041d4:	ff9fffff 	.word	0xff9fffff
 80041d8:	fff7ffff 	.word	0xfff7ffff

080041dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80041dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041de:	2780      	movs	r7, #128	; 0x80
{
 80041e0:	0004      	movs	r4, r0
 80041e2:	000d      	movs	r5, r1
 80041e4:	0016      	movs	r6, r2
 80041e6:	9301      	str	r3, [sp, #4]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041e8:	013f      	lsls	r7, r7, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041ea:	6822      	ldr	r2, [r4, #0]
 80041ec:	69d3      	ldr	r3, [r2, #28]
 80041ee:	402b      	ands	r3, r5
 80041f0:	1b5b      	subs	r3, r3, r5
 80041f2:	4259      	negs	r1, r3
 80041f4:	414b      	adcs	r3, r1
 80041f6:	42b3      	cmp	r3, r6
 80041f8:	d001      	beq.n	80041fe <UART_WaitOnFlagUntilTimeout+0x22>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 80041fa:	2000      	movs	r0, #0
 80041fc:	e028      	b.n	8004250 <UART_WaitOnFlagUntilTimeout+0x74>
    if (Timeout != HAL_MAX_DELAY)
 80041fe:	9b08      	ldr	r3, [sp, #32]
 8004200:	3301      	adds	r3, #1
 8004202:	d0f3      	beq.n	80041ec <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004204:	f7fe fd2a 	bl	8002c5c <HAL_GetTick>
 8004208:	9b01      	ldr	r3, [sp, #4]
 800420a:	1ac0      	subs	r0, r0, r3
 800420c:	9b08      	ldr	r3, [sp, #32]
 800420e:	4298      	cmp	r0, r3
 8004210:	d801      	bhi.n	8004216 <UART_WaitOnFlagUntilTimeout+0x3a>
 8004212:	2b00      	cmp	r3, #0
 8004214:	d11d      	bne.n	8004252 <UART_WaitOnFlagUntilTimeout+0x76>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004216:	f3ef 8010 	mrs	r0, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800421a:	2201      	movs	r2, #1
 800421c:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004220:	6821      	ldr	r1, [r4, #0]
 8004222:	4d1e      	ldr	r5, [pc, #120]	; (800429c <UART_WaitOnFlagUntilTimeout+0xc0>)
 8004224:	680b      	ldr	r3, [r1, #0]
 8004226:	402b      	ands	r3, r5
 8004228:	600b      	str	r3, [r1, #0]
 800422a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800422e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004232:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004236:	6821      	ldr	r1, [r4, #0]
 8004238:	688b      	ldr	r3, [r1, #8]
 800423a:	4393      	bics	r3, r2
 800423c:	608b      	str	r3, [r1, #8]
 800423e:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8004242:	2320      	movs	r3, #32
 8004244:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004246:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 8004248:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 800424a:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 800424c:	3474      	adds	r4, #116	; 0x74
 800424e:	7023      	strb	r3, [r4, #0]
}
 8004250:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004252:	2104      	movs	r1, #4
 8004254:	6823      	ldr	r3, [r4, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	420a      	tst	r2, r1
 800425a:	d0c6      	beq.n	80041ea <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800425c:	69da      	ldr	r2, [r3, #28]
 800425e:	423a      	tst	r2, r7
 8004260:	d0c3      	beq.n	80041ea <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004262:	621f      	str	r7, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004264:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004268:	2201      	movs	r2, #1
 800426a:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800426e:	6821      	ldr	r1, [r4, #0]
 8004270:	4d0a      	ldr	r5, [pc, #40]	; (800429c <UART_WaitOnFlagUntilTimeout+0xc0>)
 8004272:	680b      	ldr	r3, [r1, #0]
 8004274:	402b      	ands	r3, r5
 8004276:	600b      	str	r3, [r1, #0]
 8004278:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800427c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004280:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004284:	6821      	ldr	r1, [r4, #0]
 8004286:	688b      	ldr	r3, [r1, #8]
 8004288:	4393      	bics	r3, r2
 800428a:	608b      	str	r3, [r1, #8]
 800428c:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8004290:	2320      	movs	r3, #32
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004292:	1d22      	adds	r2, r4, #4
          huart->gState = HAL_UART_STATE_READY;
 8004294:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004296:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004298:	67d3      	str	r3, [r2, #124]	; 0x7c
 800429a:	e7d5      	b.n	8004248 <UART_WaitOnFlagUntilTimeout+0x6c>
 800429c:	fffffe5f 	.word	0xfffffe5f

080042a0 <HAL_UART_Transmit>:
{
 80042a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042a2:	b087      	sub	sp, #28
 80042a4:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 80042a6:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 80042a8:	0004      	movs	r4, r0
 80042aa:	000d      	movs	r5, r1
 80042ac:	0016      	movs	r6, r2
    return HAL_BUSY;
 80042ae:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 80042b0:	2b20      	cmp	r3, #32
 80042b2:	d151      	bne.n	8004358 <HAL_UART_Transmit+0xb8>
      return  HAL_ERROR;
 80042b4:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80042b6:	2900      	cmp	r1, #0
 80042b8:	d04e      	beq.n	8004358 <HAL_UART_Transmit+0xb8>
 80042ba:	2a00      	cmp	r2, #0
 80042bc:	d04c      	beq.n	8004358 <HAL_UART_Transmit+0xb8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042be:	2380      	movs	r3, #128	; 0x80
 80042c0:	68a2      	ldr	r2, [r4, #8]
 80042c2:	015b      	lsls	r3, r3, #5
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d104      	bne.n	80042d2 <HAL_UART_Transmit+0x32>
 80042c8:	6923      	ldr	r3, [r4, #16]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d101      	bne.n	80042d2 <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 80042ce:	4201      	tst	r1, r0
 80042d0:	d142      	bne.n	8004358 <HAL_UART_Transmit+0xb8>
    __HAL_LOCK(huart);
 80042d2:	0023      	movs	r3, r4
 80042d4:	3374      	adds	r3, #116	; 0x74
 80042d6:	9303      	str	r3, [sp, #12]
 80042d8:	781b      	ldrb	r3, [r3, #0]
    return HAL_BUSY;
 80042da:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d03b      	beq.n	8004358 <HAL_UART_Transmit+0xb8>
 80042e0:	2301      	movs	r3, #1
 80042e2:	9a03      	ldr	r2, [sp, #12]
 80042e4:	7013      	strb	r3, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042e6:	2200      	movs	r2, #0
 80042e8:	1d23      	adds	r3, r4, #4
 80042ea:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042ec:	2321      	movs	r3, #33	; 0x21
 80042ee:	67a3      	str	r3, [r4, #120]	; 0x78
    tickstart = HAL_GetTick();
 80042f0:	f7fe fcb4 	bl	8002c5c <HAL_GetTick>
    huart->TxXferSize  = Size;
 80042f4:	0023      	movs	r3, r4
 80042f6:	3350      	adds	r3, #80	; 0x50
 80042f8:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 80042fa:	3302      	adds	r3, #2
 80042fc:	801e      	strh	r6, [r3, #0]
 80042fe:	9304      	str	r3, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004300:	2380      	movs	r3, #128	; 0x80
 8004302:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8004304:	0007      	movs	r7, r0
      pdata16bits = NULL;
 8004306:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004308:	015b      	lsls	r3, r3, #5
 800430a:	429a      	cmp	r2, r3
 800430c:	d104      	bne.n	8004318 <HAL_UART_Transmit+0x78>
 800430e:	6923      	ldr	r3, [r4, #16]
 8004310:	42b3      	cmp	r3, r6
 8004312:	d101      	bne.n	8004318 <HAL_UART_Transmit+0x78>
 8004314:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8004316:	001d      	movs	r5, r3
    __HAL_UNLOCK(huart);
 8004318:	2300      	movs	r3, #0
 800431a:	9a03      	ldr	r2, [sp, #12]
 800431c:	7013      	strb	r3, [r2, #0]
    while (huart->TxXferCount > 0U)
 800431e:	0023      	movs	r3, r4
 8004320:	3352      	adds	r3, #82	; 0x52
 8004322:	881b      	ldrh	r3, [r3, #0]
 8004324:	b29a      	uxth	r2, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d10b      	bne.n	8004342 <HAL_UART_Transmit+0xa2>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800432a:	9b05      	ldr	r3, [sp, #20]
 800432c:	2140      	movs	r1, #64	; 0x40
 800432e:	9300      	str	r3, [sp, #0]
 8004330:	0020      	movs	r0, r4
 8004332:	003b      	movs	r3, r7
 8004334:	f7ff ff52 	bl	80041dc <UART_WaitOnFlagUntilTimeout>
 8004338:	2800      	cmp	r0, #0
 800433a:	d10c      	bne.n	8004356 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 800433c:	2320      	movs	r3, #32
 800433e:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 8004340:	e00a      	b.n	8004358 <HAL_UART_Transmit+0xb8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004342:	9b05      	ldr	r3, [sp, #20]
 8004344:	2200      	movs	r2, #0
 8004346:	9300      	str	r3, [sp, #0]
 8004348:	2180      	movs	r1, #128	; 0x80
 800434a:	003b      	movs	r3, r7
 800434c:	0020      	movs	r0, r4
 800434e:	f7ff ff45 	bl	80041dc <UART_WaitOnFlagUntilTimeout>
 8004352:	2800      	cmp	r0, #0
 8004354:	d002      	beq.n	800435c <HAL_UART_Transmit+0xbc>
        return HAL_TIMEOUT;
 8004356:	2003      	movs	r0, #3
}
 8004358:	b007      	add	sp, #28
 800435a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800435c:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 800435e:	2d00      	cmp	r5, #0
 8004360:	d10b      	bne.n	800437a <HAL_UART_Transmit+0xda>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004362:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8004364:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004366:	05db      	lsls	r3, r3, #23
 8004368:	0ddb      	lsrs	r3, r3, #23
 800436a:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800436c:	9b04      	ldr	r3, [sp, #16]
 800436e:	9a04      	ldr	r2, [sp, #16]
 8004370:	881b      	ldrh	r3, [r3, #0]
 8004372:	3b01      	subs	r3, #1
 8004374:	b29b      	uxth	r3, r3
 8004376:	8013      	strh	r3, [r2, #0]
 8004378:	e7d1      	b.n	800431e <HAL_UART_Transmit+0x7e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800437a:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 800437c:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800437e:	8513      	strh	r3, [r2, #40]	; 0x28
        pdata8bits++;
 8004380:	e7f4      	b.n	800436c <HAL_UART_Transmit+0xcc>
	...

08004384 <UART_CheckIdleState>:
{
 8004384:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004386:	2600      	movs	r6, #0
{
 8004388:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800438a:	1d03      	adds	r3, r0, #4
 800438c:	67de      	str	r6, [r3, #124]	; 0x7c
  tickstart = HAL_GetTick();
 800438e:	f7fe fc65 	bl	8002c5c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004392:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004394:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	071b      	lsls	r3, r3, #28
 800439a:	d416      	bmi.n	80043ca <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800439c:	6823      	ldr	r3, [r4, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	075b      	lsls	r3, r3, #29
 80043a2:	d50a      	bpl.n	80043ba <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043a4:	2180      	movs	r1, #128	; 0x80
 80043a6:	4b0f      	ldr	r3, [pc, #60]	; (80043e4 <UART_CheckIdleState+0x60>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	9300      	str	r3, [sp, #0]
 80043ac:	0020      	movs	r0, r4
 80043ae:	002b      	movs	r3, r5
 80043b0:	03c9      	lsls	r1, r1, #15
 80043b2:	f7ff ff13 	bl	80041dc <UART_WaitOnFlagUntilTimeout>
 80043b6:	2800      	cmp	r0, #0
 80043b8:	d112      	bne.n	80043e0 <UART_CheckIdleState+0x5c>
  huart->gState = HAL_UART_STATE_READY;
 80043ba:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043bc:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80043be:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80043c0:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043c2:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 80043c4:	3474      	adds	r4, #116	; 0x74
 80043c6:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 80043c8:	e00b      	b.n	80043e2 <UART_CheckIdleState+0x5e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043ca:	2180      	movs	r1, #128	; 0x80
 80043cc:	4b05      	ldr	r3, [pc, #20]	; (80043e4 <UART_CheckIdleState+0x60>)
 80043ce:	0032      	movs	r2, r6
 80043d0:	9300      	str	r3, [sp, #0]
 80043d2:	0389      	lsls	r1, r1, #14
 80043d4:	0003      	movs	r3, r0
 80043d6:	0020      	movs	r0, r4
 80043d8:	f7ff ff00 	bl	80041dc <UART_WaitOnFlagUntilTimeout>
 80043dc:	2800      	cmp	r0, #0
 80043de:	d0dd      	beq.n	800439c <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 80043e0:	2003      	movs	r0, #3
}
 80043e2:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80043e4:	01ffffff 	.word	0x01ffffff

080043e8 <HAL_UART_Init>:
{
 80043e8:	b510      	push	{r4, lr}
 80043ea:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80043ec:	d101      	bne.n	80043f2 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80043ee:	2001      	movs	r0, #1
}
 80043f0:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 80043f2:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d104      	bne.n	8004402 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 80043f8:	0002      	movs	r2, r0
 80043fa:	3274      	adds	r2, #116	; 0x74
 80043fc:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80043fe:	f7fd fecf 	bl	80021a0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8004402:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8004404:	2101      	movs	r1, #1
 8004406:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004408:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 800440a:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800440c:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800440e:	438b      	bics	r3, r1
 8004410:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004412:	f7ff fdef 	bl	8003ff4 <UART_SetConfig>
 8004416:	2801      	cmp	r0, #1
 8004418:	d0e9      	beq.n	80043ee <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800441a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800441c:	2b00      	cmp	r3, #0
 800441e:	d002      	beq.n	8004426 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8004420:	0020      	movs	r0, r4
 8004422:	f7ff fe73 	bl	800410c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004426:	6823      	ldr	r3, [r4, #0]
 8004428:	4907      	ldr	r1, [pc, #28]	; (8004448 <HAL_UART_Init+0x60>)
 800442a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800442c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800442e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004430:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004432:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004434:	689a      	ldr	r2, [r3, #8]
 8004436:	438a      	bics	r2, r1
 8004438:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800443a:	2201      	movs	r2, #1
 800443c:	6819      	ldr	r1, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8004442:	f7ff ff9f 	bl	8004384 <UART_CheckIdleState>
 8004446:	e7d3      	b.n	80043f0 <HAL_UART_Init+0x8>
 8004448:	ffffb7ff 	.word	0xffffb7ff

0800444c <VBS_GetAvBusVoltage_V>:
  * @brief  It return latest averaged Vbus measurement expressed in Volts
  * @param  pHandle related Handle of BusVoltageSensor_Handle_t
  * @retval uint16_t Latest averaged Vbus measurement in Volts
  */
__weak uint16_t VBS_GetAvBusVoltage_V( BusVoltageSensor_Handle_t * pHandle )
{
 800444c:	0003      	movs	r3, r0
  uint32_t temp;

  temp = ( uint32_t )( pHandle->AvBusVoltage_d );
 800444e:	88c0      	ldrh	r0, [r0, #6]
  temp *= pHandle->ConversionFactor;
 8004450:	885b      	ldrh	r3, [r3, #2]
 8004452:	4358      	muls	r0, r3
  temp /= 65536u;

  return ( ( uint16_t )temp );
 8004454:	0c00      	lsrs	r0, r0, #16
}
 8004456:	4770      	bx	lr

08004458 <Circle_Limitation>:
  * @param  pHandle pointer on the related component instance
  * @param  Vqd Voltage in qd reference frame
  * @retval qd_t Limited Vqd vector
  */
__weak qd_t Circle_Limitation( CircleLimitation_Handle_t * pHandle, qd_t Vqd )
{
 8004458:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800445a:	b20b      	sxth	r3, r1
 800445c:	9101      	str	r1, [sp, #4]
 800445e:	1409      	asrs	r1, r1, #16
  uint16_t table_element;
  uint32_t uw_temp;
  int32_t  sw_temp;
  qd_t local_vqd = Vqd;

  sw_temp = ( int32_t )( Vqd.q ) * Vqd.q +
 8004460:	001a      	movs	r2, r3
            ( int32_t )( Vqd.d ) * Vqd.d;
 8004462:	000c      	movs	r4, r1
  sw_temp = ( int32_t )( Vqd.q ) * Vqd.q +
 8004464:	435a      	muls	r2, r3
            ( int32_t )( Vqd.d ) * Vqd.d;
 8004466:	434c      	muls	r4, r1
  sw_temp = ( int32_t )( Vqd.q ) * Vqd.q +
 8004468:	1912      	adds	r2, r2, r4

  uw_temp = ( uint32_t ) sw_temp;

  /* uw_temp min value 0, max value 32767*32767 */
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 800446a:	8804      	ldrh	r4, [r0, #0]
 800446c:	4364      	muls	r4, r4
 800446e:	4294      	cmp	r4, r2
 8004470:	d217      	bcs.n	80044a2 <Circle_Limitation+0x4a>
  {

    uw_temp /= ( uint32_t )( 16777216 );

    /* wtemp min value pHandle->Start_index, max value 127 */
    uw_temp -= pHandle->Start_index;
 8004472:	0004      	movs	r4, r0
 8004474:	34b2      	adds	r4, #178	; 0xb2
 8004476:	7824      	ldrb	r4, [r4, #0]
    uw_temp /= ( uint32_t )( 16777216 );
 8004478:	0e12      	lsrs	r2, r2, #24
    uw_temp -= pHandle->Start_index;
 800447a:	1b12      	subs	r2, r2, r4

    /* uw_temp min value 0, max value 127 - pHandle->Start_index */
    table_element = pHandle->Circle_limit_table[( uint8_t )uw_temp];
 800447c:	b2d2      	uxtb	r2, r2
 800447e:	0052      	lsls	r2, r2, #1
 8004480:	1880      	adds	r0, r0, r2

    sw_temp = Vqd.q * ( int32_t )table_element;
 8004482:	8880      	ldrh	r0, [r0, #4]
 8004484:	4343      	muls	r3, r0
 8004486:	001c      	movs	r4, r3
    local_vqd.q = ( int16_t )( sw_temp / 32768 );

    sw_temp = Vqd.d * ( int32_t )( table_element );
 8004488:	4348      	muls	r0, r1
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 800448a:	17da      	asrs	r2, r3, #31
 800448c:	0452      	lsls	r2, r2, #17
 800448e:	0c53      	lsrs	r3, r2, #17
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 8004490:	17c2      	asrs	r2, r0, #31
 8004492:	0452      	lsls	r2, r2, #17
 8004494:	0c51      	lsrs	r1, r2, #17
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 8004496:	191b      	adds	r3, r3, r4
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 8004498:	1809      	adds	r1, r1, r0
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 800449a:	13db      	asrs	r3, r3, #15
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 800449c:	13c9      	asrs	r1, r1, #15
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 800449e:	b21b      	sxth	r3, r3
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 80044a0:	b209      	sxth	r1, r1
  }

  return ( local_vqd );
 80044a2:	0409      	lsls	r1, r1, #16
 80044a4:	b298      	uxth	r0, r3
 80044a6:	4308      	orrs	r0, r1
}
 80044a8:	b004      	add	sp, #16
 80044aa:	bd10      	pop	{r4, pc}

080044ac <DAC_SetChannelConfig>:
  */
__weak void DAC_SetChannelConfig(UI_Handle_t *pHandle, DAC_Channel_t bChannel,
                              MC_Protocol_REG_t bVariable)
{
  DAC_UI_Handle_t *pDacHandle = (DAC_UI_Handle_t *)pHandle;
  pDacHandle->bChannel_variable[bChannel] = bVariable;
 80044ac:	1840      	adds	r0, r0, r1
 80044ae:	3030      	adds	r0, #48	; 0x30
 80044b0:	7002      	strb	r2, [r0, #0]
}
 80044b2:	4770      	bx	lr

080044b4 <DAC_GetChannelConfig>:
  *         MC_PROTOCOL_REG_I_A).
  */
__weak MC_Protocol_REG_t DAC_GetChannelConfig(UI_Handle_t *pHandle, DAC_Channel_t bChannel)
{
  DAC_UI_Handle_t *pDacHandle = (DAC_UI_Handle_t *)pHandle;
  return (pDacHandle->bChannel_variable[bChannel]);
 80044b4:	1840      	adds	r0, r0, r1
 80044b6:	3030      	adds	r0, #48	; 0x30
 80044b8:	7800      	ldrb	r0, [r0, #0]
}
 80044ba:	4770      	bx	lr

080044bc <DAC_SetUserChannelValue>:
  */
__weak void DAC_SetUserChannelValue(UI_Handle_t *pHandle, uint8_t bUserChNumber,
                              int16_t hValue)
{
  DAC_UI_Handle_t *pDacHandle = (DAC_UI_Handle_t *)pHandle;
  pDacHandle->hUserValue[bUserChNumber] = hValue;
 80044bc:	3118      	adds	r1, #24
 80044be:	0049      	lsls	r1, r1, #1
 80044c0:	1841      	adds	r1, r0, r1
 80044c2:	804a      	strh	r2, [r1, #2]
}
 80044c4:	4770      	bx	lr

080044c6 <DAC_GetUserChannelValue>:
  * @retval none.
  */
__weak int16_t DAC_GetUserChannelValue(UI_Handle_t *pHandle, uint8_t bUserChNumber)
{
  DAC_UI_Handle_t *pDacHandle = (DAC_UI_Handle_t *)pHandle;
  return (pDacHandle->hUserValue[bUserChNumber]);
 80044c6:	3118      	adds	r1, #24
 80044c8:	0049      	lsls	r1, r1, #1
 80044ca:	1840      	adds	r0, r0, r1
 80044cc:	2302      	movs	r3, #2
 80044ce:	5ec0      	ldrsh	r0, [r0, r3]
}
 80044d0:	4770      	bx	lr

080044d2 <FCP_Init>:
{
  pHandle->RxTimeoutCountdown = 0;

  pHandle->TxFrame.Code = 0x0;
  pHandle->TxFrame.Size = 0;
  pHandle->TxFrame.FrameCRC = 0;
 80044d2:	0002      	movs	r2, r0
  pHandle->RxTimeoutCountdown = 0;
 80044d4:	2300      	movs	r3, #0
  pHandle->TxFrame.FrameCRC = 0;
 80044d6:	3296      	adds	r2, #150	; 0x96
  pHandle->RxTimeoutCountdown = 0;
 80044d8:	8243      	strh	r3, [r0, #18]
  pHandle->TxFrame.Code = 0x0;
 80044da:	8283      	strh	r3, [r0, #20]
  pHandle->TxFrame.FrameCRC = 0;
 80044dc:	8013      	strh	r3, [r2, #0]
  pHandle->TxFrameState = FCP_TRANSFER_IDLE;
  pHandle->TxFrameLevel = 0;
 80044de:	8053      	strh	r3, [r2, #2]

  pHandle->RxFrame.Code = 0x0;
  pHandle->RxFrame.Size = 0;
 80044e0:	7113      	strb	r3, [r2, #4]
  pHandle->RxFrame.FrameCRC = 0;
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 80044e2:	30fe      	adds	r0, #254	; 0xfe
  pHandle->RxFrame.FrameCRC = 0;
 80044e4:	3269      	adds	r2, #105	; 0x69
 80044e6:	7713      	strb	r3, [r2, #28]
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 80044e8:	83c3      	strh	r3, [r0, #30]
  pHandle->RxFrameLevel = 0;
}
 80044ea:	4770      	bx	lr

080044ec <FCP_SetClient>:
                    struct MCP_Handle_s * pClient,
                    FCP_SentFrameCallback_t pSentFrameCb,
                    FCP_ReceivedFrameCallback_t pReceviedFrameCb,
                    FCP_RxTimeoutCallback_t pRxTimeoutCb )
{
  if ( MC_NULL != pHandle )
 80044ec:	2800      	cmp	r0, #0
 80044ee:	d004      	beq.n	80044fa <FCP_SetClient+0xe>
  {
    pHandle->ClientEntity = pClient;
    pHandle->ClientFrameSentCallback = pSentFrameCb;
    pHandle->ClientFrameReceivedCallback = pReceviedFrameCb;
 80044f0:	6083      	str	r3, [r0, #8]
    pHandle->ClientRxTimeoutCallback = pRxTimeoutCb;
 80044f2:	9b00      	ldr	r3, [sp, #0]
    pHandle->ClientEntity = pClient;
 80044f4:	6001      	str	r1, [r0, #0]
    pHandle->ClientFrameSentCallback = pSentFrameCb;
 80044f6:	6042      	str	r2, [r0, #4]
    pHandle->ClientRxTimeoutCallback = pRxTimeoutCb;
 80044f8:	60c3      	str	r3, [r0, #12]
  }
}
 80044fa:	4770      	bx	lr

080044fc <FCP_CalcCRC>:
    pHandle->RxTimeout = Timeout;
  }
}

__weak uint8_t FCP_CalcCRC( FCP_Frame_t * pFrame )
{
 80044fc:	1e02      	subs	r2, r0, #0
  uint8_t nCRC = 0;
  uint16_t nSum = 0;
  uint8_t idx;

  if( MC_NULL != pFrame )
 80044fe:	d008      	beq.n	8004512 <FCP_CalcCRC+0x16>
  {
    nSum += pFrame->Code;
    nSum += pFrame->Size;
 8004500:	7841      	ldrb	r1, [r0, #1]
    nSum += pFrame->Code;
 8004502:	7803      	ldrb	r3, [r0, #0]
    nSum += pFrame->Size;
 8004504:	185b      	adds	r3, r3, r1

    for ( idx = 0; idx < pFrame->Size; idx++ )
 8004506:	1841      	adds	r1, r0, r1
 8004508:	428a      	cmp	r2, r1
 800450a:	d103      	bne.n	8004514 <FCP_CalcCRC+0x18>
    {
      nSum += pFrame->Buffer[idx];
    }

    nCRC = (uint8_t)(nSum & 0xFF) ; // Low Byte of nSum
    nCRC += (uint8_t) (nSum >> 8) ; // High Byte of nSum
 800450c:	0a18      	lsrs	r0, r3, #8
 800450e:	1818      	adds	r0, r3, r0
 8004510:	b2c0      	uxtb	r0, r0
  }

  return nCRC ;
}
 8004512:	4770      	bx	lr
      nSum += pFrame->Buffer[idx];
 8004514:	7890      	ldrb	r0, [r2, #2]
 8004516:	3201      	adds	r2, #1
 8004518:	181b      	adds	r3, r3, r0
 800451a:	b29b      	uxth	r3, r3
    for ( idx = 0; idx < pFrame->Size; idx++ )
 800451c:	e7f4      	b.n	8004508 <FCP_CalcCRC+0xc>
	...

08004520 <HALL_Init_Electrical_Angle>:
*         initialized.
* @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component
* @retval none
*/
static void HALL_Init_Electrical_Angle( HALL_Handle_t * pHandle )
{
 8004520:	0003      	movs	r3, r0
 8004522:	b5f0      	push	{r4, r5, r6, r7, lr}

  if ( pHandle->SensorPlacement == DEGREES_120 )
 8004524:	1c5e      	adds	r6, r3, #1
 8004526:	7ff6      	ldrb	r6, [r6, #31]
  {
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8004528:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800452a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 800452c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800452e:	6c47      	ldr	r7, [r0, #68]	; 0x44
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8004530:	6b5d      	ldr	r5, [r3, #52]	; 0x34
 8004532:	6b00      	ldr	r0, [r0, #48]	; 0x30
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8004534:	2e00      	cmp	r6, #0
 8004536:	d11e      	bne.n	8004576 <HALL_Init_Electrical_Angle+0x56>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8004538:	690e      	ldr	r6, [r1, #16]
 800453a:	6911      	ldr	r1, [r2, #16]
 800453c:	403e      	ands	r6, r7
 800453e:	6900      	ldr	r0, [r0, #16]
 8004540:	4021      	ands	r1, r4
 8004542:	1bf7      	subs	r7, r6, r7
 8004544:	1b09      	subs	r1, r1, r4
 8004546:	427a      	negs	r2, r7
 8004548:	4157      	adcs	r7, r2
 800454a:	424a      	negs	r2, r1
 800454c:	4151      	adcs	r1, r2
 800454e:	4028      	ands	r0, r5
 8004550:	1b40      	subs	r0, r0, r5
 8004552:	4242      	negs	r2, r0
 8004554:	4150      	adcs	r0, r2
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8004556:	00bf      	lsls	r7, r7, #2
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8004558:	0049      	lsls	r1, r1, #1
 800455a:	4339      	orrs	r1, r7
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 800455c:	4308      	orrs	r0, r1
 800455e:	001a      	movs	r2, r3
 8004560:	32a6      	adds	r2, #166	; 0xa6
 8004562:	7010      	strb	r0, [r2, #0]
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
  }

  switch ( pHandle->HallState )
 8004564:	3801      	subs	r0, #1
 8004566:	2805      	cmp	r0, #5
 8004568:	d82d      	bhi.n	80045c6 <HALL_Init_Electrical_Angle+0xa6>
 800456a:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 800456c:	f7fb fdd6 	bl	800011c <__gnu_thumb1_case_uqi>
 8004570:	29232521 	.word	0x29232521
 8004574:	2719      	.short	0x2719
 8004576:	6912      	ldr	r2, [r2, #16]
 8004578:	6909      	ldr	r1, [r1, #16]
 800457a:	6900      	ldr	r0, [r0, #16]
 800457c:	4039      	ands	r1, r7
 800457e:	4028      	ands	r0, r5
 8004580:	1bc9      	subs	r1, r1, r7
 8004582:	424e      	negs	r6, r1
 8004584:	4171      	adcs	r1, r6
 8004586:	1b40      	subs	r0, r0, r5
 8004588:	4245      	negs	r5, r0
 800458a:	4168      	adcs	r0, r5
 800458c:	4022      	ands	r2, r4
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 800458e:	0049      	lsls	r1, r1, #1
 8004590:	1b12      	subs	r2, r2, r4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8004592:	4308      	orrs	r0, r1
 8004594:	4251      	negs	r1, r2
 8004596:	414a      	adcs	r2, r1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8004598:	2104      	movs	r1, #4
 800459a:	0092      	lsls	r2, r2, #2
 800459c:	404a      	eors	r2, r1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 800459e:	4310      	orrs	r0, r2
 80045a0:	e7dd      	b.n	800455e <HALL_Init_Electrical_Angle+0x3e>
  {
    case STATE_5:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 80045a2:	490b      	ldr	r1, [pc, #44]	; (80045d0 <HALL_Init_Electrical_Angle+0xb0>)
      break;
    case STATE_1:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 80045a4:	1852      	adds	r2, r2, r1
 80045a6:	809a      	strh	r2, [r3, #4]
      pHandle->SensorIsReliable = false;
      break;
  }

  /* Initialize the measured angle */
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80045a8:	001a      	movs	r2, r3
 80045aa:	889b      	ldrh	r3, [r3, #4]
 80045ac:	32ac      	adds	r2, #172	; 0xac
 80045ae:	8013      	strh	r3, [r2, #0]

}
 80045b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 80045b2:	4908      	ldr	r1, [pc, #32]	; (80045d4 <HALL_Init_Electrical_Angle+0xb4>)
 80045b4:	e7f6      	b.n	80045a4 <HALL_Init_Electrical_Angle+0x84>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 80045b6:	4908      	ldr	r1, [pc, #32]	; (80045d8 <HALL_Init_Electrical_Angle+0xb8>)
 80045b8:	e7f4      	b.n	80045a4 <HALL_Init_Electrical_Angle+0x84>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 80045ba:	4908      	ldr	r1, [pc, #32]	; (80045dc <HALL_Init_Electrical_Angle+0xbc>)
 80045bc:	e7f2      	b.n	80045a4 <HALL_Init_Electrical_Angle+0x84>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 80045be:	4908      	ldr	r1, [pc, #32]	; (80045e0 <HALL_Init_Electrical_Angle+0xc0>)
 80045c0:	e7f0      	b.n	80045a4 <HALL_Init_Electrical_Angle+0x84>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 80045c2:	4908      	ldr	r1, [pc, #32]	; (80045e4 <HALL_Init_Electrical_Angle+0xc4>)
 80045c4:	e7ee      	b.n	80045a4 <HALL_Init_Electrical_Angle+0x84>
      pHandle->SensorIsReliable = false;
 80045c6:	001a      	movs	r2, r3
 80045c8:	2100      	movs	r1, #0
 80045ca:	3249      	adds	r2, #73	; 0x49
 80045cc:	7011      	strb	r1, [r2, #0]
      break;
 80045ce:	e7eb      	b.n	80045a8 <HALL_Init_Electrical_Angle+0x88>
 80045d0:	00001555 	.word	0x00001555
 80045d4:	00003fff 	.word	0x00003fff
 80045d8:	00006aaa 	.word	0x00006aaa
 80045dc:	ffff9556 	.word	0xffff9556
 80045e0:	ffffc001 	.word	0xffffc001
 80045e4:	ffffeaab 	.word	0xffffeaab

080045e8 <HALL_Init>:
{
 80045e8:	b5f0      	push	{r4, r5, r6, r7, lr}
                                     pHandle->_Super.bElToMecRatio;
 80045ea:	7842      	ldrb	r2, [r0, #1]
  hMaxReliableElSpeedUnit *= 2u;
 80045ec:	8a83      	ldrh	r3, [r0, #20]
{
 80045ee:	b085      	sub	sp, #20
  hMaxReliableElSpeedUnit *= 2u;
 80045f0:	4353      	muls	r3, r2
 80045f2:	005b      	lsls	r3, r3, #1
 80045f4:	b29b      	uxth	r3, r3
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 80045f6:	8ac1      	ldrh	r1, [r0, #22]
  hMaxReliableElSpeedUnit *= 2u;
 80045f8:	9301      	str	r3, [sp, #4]
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 80045fa:	0003      	movs	r3, r0
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 80045fc:	4351      	muls	r1, r2
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 80045fe:	6a87      	ldr	r7, [r0, #40]	; 0x28
 8004600:	33c2      	adds	r3, #194	; 0xc2
 8004602:	0c3e      	lsrs	r6, r7, #16
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8004604:	b289      	uxth	r1, r1
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8004606:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
{
 8004608:	0004      	movs	r4, r0
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 800460a:	801e      	strh	r6, [r3, #0]
    pHandle->HallTimeout = 150u;
 800460c:	2096      	movs	r0, #150	; 0x96
  if ( hMinReliableElSpeedUnit == 0u )
 800460e:	2903      	cmp	r1, #3
 8004610:	d906      	bls.n	8004620 <HALL_Init+0x38>
    pHandle->HallTimeout = 1000*SPEED_UNIT / ( 6u * hMinReliableElSpeedUnit );
 8004612:	2306      	movs	r3, #6
 8004614:	0889      	lsrs	r1, r1, #2
 8004616:	4359      	muls	r1, r3
 8004618:	483b      	ldr	r0, [pc, #236]	; (8004708 <HALL_Init+0x120>)
 800461a:	f7fb fd9d 	bl	8000158 <__udivsi3>
 800461e:	b280      	uxth	r0, r0
 8004620:	0023      	movs	r3, r4
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8004622:	21fa      	movs	r1, #250	; 0xfa
 8004624:	33c0      	adds	r3, #192	; 0xc0
 8004626:	8018      	strh	r0, [r3, #0]
 8004628:	0089      	lsls	r1, r1, #2
 800462a:	4370      	muls	r0, r6
 800462c:	f7fb fe1e 	bl	800026c <__divsi3>
 8004630:	0023      	movs	r3, r4
 8004632:	33b0      	adds	r3, #176	; 0xb0
 8004634:	8018      	strh	r0, [r3, #0]
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 8004636:	b283      	uxth	r3, r0
 8004638:	9303      	str	r3, [sp, #12]
 800463a:	0023      	movs	r3, r4
  pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 800463c:	9a01      	ldr	r2, [sp, #4]
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 800463e:	33b8      	adds	r3, #184	; 0xb8
 8004640:	0400      	lsls	r0, r0, #16
 8004642:	6018      	str	r0, [r3, #0]
 8004644:	9302      	str	r3, [sp, #8]
  pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 8004646:	3b06      	subs	r3, #6
 8004648:	801a      	strh	r2, [r3, #0]
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 800464a:	2106      	movs	r1, #6
 800464c:	0038      	movs	r0, r7
 800464e:	f7fb fd83 	bl	8000158 <__udivsi3>
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8004652:	8b63      	ldrh	r3, [r4, #26]
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8004654:	0007      	movs	r7, r0
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8004656:	0019      	movs	r1, r3
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	f7fb fd7d 	bl	8000158 <__udivsi3>
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 800465e:	0026      	movs	r6, r4
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8004660:	69e3      	ldr	r3, [r4, #28]
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8004662:	36b4      	adds	r6, #180	; 0xb4
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8004664:	4358      	muls	r0, r3
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8004666:	6030      	str	r0, [r6, #0]
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8004668:	200a      	movs	r0, #10
                       / hMaxReliableElSpeedUnit);
 800466a:	9901      	ldr	r1, [sp, #4]
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 800466c:	4378      	muls	r0, r7
                       / hMaxReliableElSpeedUnit);
 800466e:	f7fb fd73 	bl	8000158 <__udivsi3>
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8004672:	0023      	movs	r3, r4
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8004674:	60b0      	str	r0, [r6, #8]
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8004676:	33c6      	adds	r3, #198	; 0xc6
 8004678:	7818      	ldrb	r0, [r3, #0]
 800467a:	9b00      	ldr	r3, [sp, #0]
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 800467c:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 800467e:	4358      	muls	r0, r3
 8004680:	f7fb fdf4 	bl	800026c <__divsi3>
 8004684:	0023      	movs	r3, r4
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 8004686:	3801      	subs	r0, #1
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8004688:	33c4      	adds	r3, #196	; 0xc4
  pHandle->SensorIsReliable = true;
 800468a:	0022      	movs	r2, r4
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 800468c:	8018      	strh	r0, [r3, #0]
  pHandle->SensorIsReliable = true;
 800468e:	2301      	movs	r3, #1
  pHandle->HallStateCounter = 0;
 8004690:	2000      	movs	r0, #0
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8004692:	27f0      	movs	r7, #240	; 0xf0
  pHandle->SensorIsReliable = true;
 8004694:	3249      	adds	r2, #73	; 0x49
 8004696:	7013      	strb	r3, [r2, #0]
  pHandle->HallStateCounter = 0;
 8004698:	325e      	adds	r2, #94	; 0x5e
 800469a:	7010      	strb	r0, [r2, #0]
  LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH1, ( uint32_t )(pHandle->ICx_Filter) << 20);
 800469c:	3a5f      	subs	r2, #95	; 0x5f
 800469e:	69ae      	ldr	r6, [r5, #24]
 80046a0:	7812      	ldrb	r2, [r2, #0]
 80046a2:	43be      	bics	r6, r7
 80046a4:	0112      	lsls	r2, r2, #4
 80046a6:	4332      	orrs	r2, r6
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 80046a8:	2604      	movs	r6, #4
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80046aa:	61aa      	str	r2, [r5, #24]
  WRITE_REG(TIMx->PSC, Prescaler);
 80046ac:	9a03      	ldr	r2, [sp, #12]
  pHandle->HallStateCounter = 0;
 80046ae:	1de1      	adds	r1, r4, #7
 80046b0:	62aa      	str	r2, [r5, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80046b2:	696a      	ldr	r2, [r5, #20]
 80046b4:	431a      	orrs	r2, r3
 80046b6:	616a      	str	r2, [r5, #20]
  WRITE_REG (TIMx->SR, 0);
 80046b8:	6128      	str	r0, [r5, #16]
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 80046ba:	682a      	ldr	r2, [r5, #0]
 80046bc:	4332      	orrs	r2, r6
 80046be:	602a      	str	r2, [r5, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 80046c0:	2202      	movs	r2, #2
 80046c2:	68ee      	ldr	r6, [r5, #12]
 80046c4:	4332      	orrs	r2, r6
 80046c6:	60ea      	str	r2, [r5, #12]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80046c8:	68ea      	ldr	r2, [r5, #12]
 80046ca:	431a      	orrs	r2, r3
 80046cc:	60ea      	str	r2, [r5, #12]
  WRITE_REG(TIMx->CNT, Counter);
 80046ce:	6268      	str	r0, [r5, #36]	; 0x24
  SET_BIT(TIMx->CCER, Channels);
 80046d0:	6a2a      	ldr	r2, [r5, #32]
 80046d2:	431a      	orrs	r2, r3
 80046d4:	622a      	str	r2, [r5, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80046d6:	682a      	ldr	r2, [r5, #0]
 80046d8:	4313      	orrs	r3, r2
 80046da:	0022      	movs	r2, r4
 80046dc:	602b      	str	r3, [r5, #0]
  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 80046de:	7fcb      	ldrb	r3, [r1, #31]
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	191b      	adds	r3, r3, r4
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d109      	bne.n	80046fc <HALL_Init+0x114>
  pHandle->HallCounterHomePosition = pHandle->HallStateCounter;
 80046e8:	0023      	movs	r3, r4
 80046ea:	2200      	movs	r2, #0
 80046ec:	33a8      	adds	r3, #168	; 0xa8
 80046ee:	701a      	strb	r2, [r3, #0]
  pHandle->HallStateHomePosition = pHandle->HallState;
 80046f0:	3b02      	subs	r3, #2
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	34a9      	adds	r4, #169	; 0xa9
 80046f6:	7023      	strb	r3, [r4, #0]
}
 80046f8:	b005      	add	sp, #20
 80046fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 80046fc:	9902      	ldr	r1, [sp, #8]
 80046fe:	3204      	adds	r2, #4
 8004700:	6809      	ldr	r1, [r1, #0]
 8004702:	64d1      	str	r1, [r2, #76]	; 0x4c
 8004704:	9100      	str	r1, [sp, #0]
 8004706:	e7ed      	b.n	80046e4 <HALL_Init+0xfc>
 8004708:	00002710 	.word	0x00002710

0800470c <HALL_Clear>:
{
 800470c:	b570      	push	{r4, r5, r6, lr}
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 800470e:	2402      	movs	r4, #2
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8004710:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  pHandle->RatioDec = false;
 8004712:	0001      	movs	r1, r0
 8004714:	68d3      	ldr	r3, [r2, #12]
  pHandle->SensorIsReliable = true;
 8004716:	0005      	movs	r5, r0
 8004718:	43a3      	bics	r3, r4
 800471a:	60d3      	str	r3, [r2, #12]
  pHandle->RatioDec = false;
 800471c:	2300      	movs	r3, #0
 800471e:	314a      	adds	r1, #74	; 0x4a
 8004720:	700b      	strb	r3, [r1, #0]
  pHandle->RatioInc = false;
 8004722:	704b      	strb	r3, [r1, #1]
  pHandle->SensorIsReliable = true;
 8004724:	2101      	movs	r1, #1
  pHandle->HallCounterHomePosition = 0;
 8004726:	2680      	movs	r6, #128	; 0x80
  pHandle->SensorIsReliable = true;
 8004728:	3549      	adds	r5, #73	; 0x49
 800472a:	7029      	strb	r1, [r5, #0]
  pHandle->HallStateCounter = 0;
 800472c:	355e      	adds	r5, #94	; 0x5e
 800472e:	702b      	strb	r3, [r5, #0]
  pHandle->FirstCapt = 0u;
 8004730:	3d5b      	subs	r5, #91	; 0x5b
  pHandle->_Super.hMecAccelUnitP = 0;
 8004732:	8243      	strh	r3, [r0, #18]
  pHandle->FirstCapt = 0u;
 8004734:	702b      	strb	r3, [r5, #0]
  pHandle->BufferFilled = 0u;
 8004736:	706b      	strb	r3, [r5, #1]
  pHandle->OVFCounter = 0u;
 8004738:	70ab      	strb	r3, [r5, #2]
  pHandle->CompSpeed = 0;
 800473a:	3562      	adds	r5, #98	; 0x62
 800473c:	802b      	strh	r3, [r5, #0]
  pHandle->Direction = POSITIVE;
 800473e:	3d0c      	subs	r5, #12
 8004740:	7029      	strb	r1, [r5, #0]
  pHandle->HallCounterHomePosition = 0;
 8004742:	0076      	lsls	r6, r6, #1
  pHandle->SpeedFIFOIdx = 0u;
 8004744:	3d0a      	subs	r5, #10
 8004746:	702b      	strb	r3, [r5, #0]
  pHandle->_Super.bSpeedErrorNumber = 0;
 8004748:	7003      	strb	r3, [r0, #0]
  pHandle->HallCounterHomePosition = 0;
 800474a:	822e      	strh	r6, [r5, #16]
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
 800474c:	3518      	adds	r5, #24
 800474e:	882d      	ldrh	r5, [r5, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8004750:	6295      	str	r5, [r2, #40]	; 0x28
  WRITE_REG(TIMx->CNT, Counter);
 8004752:	6253      	str	r3, [r2, #36]	; 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004754:	6813      	ldr	r3, [r2, #0]
 8004756:	4319      	orrs	r1, r3
 8004758:	6011      	str	r1, [r2, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 800475a:	68d3      	ldr	r3, [r2, #12]
 800475c:	431c      	orrs	r4, r3
 800475e:	60d4      	str	r4, [r2, #12]
  HALL_Init_Electrical_Angle( pHandle );
 8004760:	f7ff fede 	bl	8004520 <HALL_Init_Electrical_Angle>
}
 8004764:	bd70      	pop	{r4, r5, r6, pc}
	...

08004768 <HALL_CalcElAngle>:
{
 8004768:	b570      	push	{r4, r5, r6, lr}
 800476a:	0004      	movs	r4, r0
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 800476c:	230e      	movs	r3, #14
 800476e:	5ec1      	ldrsh	r1, [r0, r3]
 8004770:	4a0c      	ldr	r2, [pc, #48]	; (80047a4 <HALL_CalcElAngle+0x3c>)
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8004772:	8883      	ldrh	r3, [r0, #4]
 8004774:	34a0      	adds	r4, #160	; 0xa0
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8004776:	4291      	cmp	r1, r2
 8004778:	d00f      	beq.n	800479a <HALL_CalcElAngle+0x32>
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 800477a:	0006      	movs	r6, r0
 800477c:	36ac      	adds	r6, #172	; 0xac
 800477e:	8835      	ldrh	r5, [r6, #0]
 8004780:	b28a      	uxth	r2, r1
 8004782:	1955      	adds	r5, r2, r5
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8004784:	18d2      	adds	r2, r2, r3
 8004786:	0003      	movs	r3, r0
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8004788:	8035      	strh	r5, [r6, #0]
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 800478a:	33ae      	adds	r3, #174	; 0xae
 800478c:	881b      	ldrh	r3, [r3, #0]
 800478e:	189a      	adds	r2, r3, r2
 8004790:	8082      	strh	r2, [r0, #4]
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8004792:	8021      	strh	r1, [r4, #0]
  return pHandle->_Super.hElAngle;
 8004794:	2304      	movs	r3, #4
 8004796:	5ec0      	ldrsh	r0, [r0, r3]
}
 8004798:	bd70      	pop	{r4, r5, r6, pc}
    pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 800479a:	8822      	ldrh	r2, [r4, #0]
 800479c:	189b      	adds	r3, r3, r2
 800479e:	8083      	strh	r3, [r0, #4]
 80047a0:	e7f8      	b.n	8004794 <HALL_CalcElAngle+0x2c>
 80047a2:	46c0      	nop			; (mov r8, r8)
 80047a4:	00007fff 	.word	0x00007fff

080047a8 <HALL_CalcAvrgMecSpeedUnit>:
{
 80047a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ( pHandle->SensorIsReliable )
 80047aa:	0003      	movs	r3, r0
 80047ac:	3349      	adds	r3, #73	; 0x49
{
 80047ae:	0004      	movs	r4, r0
  if ( pHandle->SensorIsReliable )
 80047b0:	7818      	ldrb	r0, [r3, #0]
{
 80047b2:	000d      	movs	r5, r1
  if ( pHandle->SensorIsReliable )
 80047b4:	2800      	cmp	r0, #0
 80047b6:	d043      	beq.n	8004840 <HALL_CalcAvrgMecSpeedUnit+0x98>
    if ( LL_TIM_GetPrescaler ( TIMx ) >= pHandle->HALLMaxRatio )
 80047b8:	0022      	movs	r2, r4
  TIM_TypeDef * TIMx = pHandle->TIMx;
 80047ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if ( LL_TIM_GetPrescaler ( TIMx ) >= pHandle->HALLMaxRatio )
 80047bc:	32b0      	adds	r2, #176	; 0xb0
  return (uint32_t)(READ_REG(TIMx->PSC));
 80047be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c0:	8812      	ldrh	r2, [r2, #0]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d803      	bhi.n	80047ce <HALL_CalcAvrgMecSpeedUnit+0x26>
      pHandle->_Super.hElSpeedDpp = 0;
 80047c6:	2300      	movs	r3, #0
 80047c8:	81e3      	strh	r3, [r4, #14]
          *hMecSpeedUnit = ( int16_t )pHandle->SatSpeed;
 80047ca:	802b      	strh	r3, [r5, #0]
 80047cc:	e007      	b.n	80047de <HALL_CalcAvrgMecSpeedUnit+0x36>
      pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 80047ce:	0023      	movs	r3, r4
 80047d0:	33a4      	adds	r3, #164	; 0xa4
 80047d2:	2600      	movs	r6, #0
 80047d4:	5f9e      	ldrsh	r6, [r3, r6]
 80047d6:	81e6      	strh	r6, [r4, #14]
      if (  pHandle->AvrElSpeedDpp == 0 )
 80047d8:	2e00      	cmp	r6, #0
 80047da:	d108      	bne.n	80047ee <HALL_CalcAvrgMecSpeedUnit+0x46>
        *hMecSpeedUnit = 0;
 80047dc:	800e      	strh	r6, [r1, #0]
    bReliability = SPD_IsMecSpeedReliable( &pHandle->_Super, hMecSpeedUnit );
 80047de:	0029      	movs	r1, r5
 80047e0:	0020      	movs	r0, r4
 80047e2:	f001 f866 	bl	80058b2 <SPD_IsMecSpeedReliable>
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 80047e6:	2200      	movs	r2, #0
 80047e8:	5eab      	ldrsh	r3, [r5, r2]
 80047ea:	81a3      	strh	r3, [r4, #12]
}
 80047ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (  pHandle->AvrElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 80047ee:	4b17      	ldr	r3, [pc, #92]	; (800484c <HALL_CalcAvrgMecSpeedUnit+0xa4>)
 80047f0:	429e      	cmp	r6, r3
 80047f2:	d021      	beq.n	8004838 <HALL_CalcAvrgMecSpeedUnit+0x90>
          if (pHandle->HallMtpa == true)
 80047f4:	0023      	movs	r3, r4
 80047f6:	0027      	movs	r7, r4
 80047f8:	33c7      	adds	r3, #199	; 0xc7
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	37ae      	adds	r7, #174	; 0xae
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00c      	beq.n	800481c <HALL_CalcAvrgMecSpeedUnit+0x74>
            pHandle->CompSpeed = 0;
 8004802:	2300      	movs	r3, #0
 8004804:	803b      	strh	r3, [r7, #0]
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8004806:	8b60      	ldrh	r0, [r4, #26]
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8004808:	69e3      	ldr	r3, [r4, #28]
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 800480a:	4346      	muls	r6, r0
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 800480c:	200a      	movs	r0, #10
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 800480e:	7861      	ldrb	r1, [r4, #1]
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8004810:	4370      	muls	r0, r6
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8004812:	4359      	muls	r1, r3
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8004814:	f7fb fd2a 	bl	800026c <__divsi3>
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 8004818:	8028      	strh	r0, [r5, #0]
 800481a:	e7e0      	b.n	80047de <HALL_CalcAvrgMecSpeedUnit+0x36>
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 800481c:	0023      	movs	r3, r4
 800481e:	33ac      	adds	r3, #172	; 0xac
 8004820:	8818      	ldrh	r0, [r3, #0]
 8004822:	88a3      	ldrh	r3, [r4, #4]
 8004824:	1ac0      	subs	r0, r0, r3
 8004826:	0023      	movs	r3, r4
 8004828:	b200      	sxth	r0, r0
 800482a:	33aa      	adds	r3, #170	; 0xaa
              ( int32_t )( pHandle->PWMNbrPSamplingFreq ) );
 800482c:	8b59      	ldrh	r1, [r3, #26]
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 800482e:	8018      	strh	r0, [r3, #0]
            ( ( int32_t )( pHandle->DeltaAngle ) /
 8004830:	f7fb fd1c 	bl	800026c <__divsi3>
            pHandle->CompSpeed = ( int16_t )
 8004834:	8038      	strh	r0, [r7, #0]
 8004836:	e7e6      	b.n	8004806 <HALL_CalcAvrgMecSpeedUnit+0x5e>
          *hMecSpeedUnit = ( int16_t )pHandle->SatSpeed;
 8004838:	0023      	movs	r3, r4
 800483a:	33b2      	adds	r3, #178	; 0xb2
 800483c:	881b      	ldrh	r3, [r3, #0]
 800483e:	e7c4      	b.n	80047ca <HALL_CalcAvrgMecSpeedUnit+0x22>
    pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8004840:	78e3      	ldrb	r3, [r4, #3]
    pHandle->_Super.hElSpeedDpp = 0;
 8004842:	81e0      	strh	r0, [r4, #14]
    pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8004844:	7023      	strb	r3, [r4, #0]
    *hMecSpeedUnit = 0;
 8004846:	8008      	strh	r0, [r1, #0]
 8004848:	e7cd      	b.n	80047e6 <HALL_CalcAvrgMecSpeedUnit+0x3e>
 800484a:	46c0      	nop			; (mov r8, r8)
 800484c:	00007fff 	.word	0x00007fff

08004850 <HALL_TIMx_CC_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 8004850:	0003      	movs	r3, r0
{
 8004852:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if ( pHandle->SensorIsReliable )
 8004854:	3349      	adds	r3, #73	; 0x49
 8004856:	781b      	ldrb	r3, [r3, #0]
{
 8004858:	0004      	movs	r4, r0
  if ( pHandle->SensorIsReliable )
 800485a:	2b00      	cmp	r3, #0
 800485c:	d100      	bne.n	8004860 <HALL_TIMx_CC_IRQHandler+0x10>
 800485e:	e080      	b.n	8004962 <HALL_TIMx_CC_IRQHandler+0x112>
    PrevDirection = pHandle->Direction;
 8004860:	0002      	movs	r2, r0
    bPrevHallState = pHandle->HallState;
 8004862:	0003      	movs	r3, r0
    PrevDirection = pHandle->Direction;
 8004864:	32a2      	adds	r2, #162	; 0xa2
 8004866:	7812      	ldrb	r2, [r2, #0]
    bPrevHallState = pHandle->HallState;
 8004868:	33a6      	adds	r3, #166	; 0xa6
    PrevDirection = pHandle->Direction;
 800486a:	b252      	sxtb	r2, r2
    bPrevHallState = pHandle->HallState;
 800486c:	781b      	ldrb	r3, [r3, #0]
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 800486e:	6b87      	ldr	r7, [r0, #56]	; 0x38
    PrevDirection = pHandle->Direction;
 8004870:	9201      	str	r2, [sp, #4]
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8004872:	6c06      	ldr	r6, [r0, #64]	; 0x40
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 8004874:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8004876:	6c41      	ldr	r1, [r0, #68]	; 0x44
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 8004878:	6b00      	ldr	r0, [r0, #48]	; 0x30
    if ( pHandle->SensorPlacement == DEGREES_120 )
 800487a:	1c65      	adds	r5, r4, #1
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 800487c:	9000      	str	r0, [sp, #0]
    if ( pHandle->SensorPlacement == DEGREES_120 )
 800487e:	7fed      	ldrb	r5, [r5, #31]
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 8004880:	6b60      	ldr	r0, [r4, #52]	; 0x34
    if ( pHandle->SensorPlacement == DEGREES_120 )
 8004882:	2d00      	cmp	r5, #0
 8004884:	d121      	bne.n	80048ca <HALL_TIMx_CC_IRQHandler+0x7a>
 8004886:	6936      	ldr	r6, [r6, #16]
 8004888:	693f      	ldr	r7, [r7, #16]
 800488a:	400e      	ands	r6, r1
 800488c:	4017      	ands	r7, r2
 800488e:	1a71      	subs	r1, r6, r1
 8004890:	1aba      	subs	r2, r7, r2
 8004892:	424e      	negs	r6, r1
 8004894:	4171      	adcs	r1, r6
 8004896:	4256      	negs	r6, r2
 8004898:	4172      	adcs	r2, r6
 800489a:	9d00      	ldr	r5, [sp, #0]
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 800489c:	0089      	lsls	r1, r1, #2
 800489e:	692d      	ldr	r5, [r5, #16]
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 80048a0:	0052      	lsls	r2, r2, #1
 80048a2:	4005      	ands	r5, r0
 80048a4:	1a28      	subs	r0, r5, r0
 80048a6:	430a      	orrs	r2, r1
 80048a8:	4241      	negs	r1, r0
 80048aa:	4148      	adcs	r0, r1
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 80048ac:	4310      	orrs	r0, r2
 80048ae:	0022      	movs	r2, r4
 80048b0:	32a6      	adds	r2, #166	; 0xa6
  TIM_TypeDef * TIMx = pHandle->TIMx;
 80048b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80048b4:	7010      	strb	r0, [r2, #0]
    switch ( pHandle->HallState )
 80048b6:	3801      	subs	r0, #1
 80048b8:	3a04      	subs	r2, #4
 80048ba:	2805      	cmp	r0, #5
 80048bc:	d900      	bls.n	80048c0 <HALL_TIMx_CC_IRQHandler+0x70>
 80048be:	e0b0      	b.n	8004a22 <HALL_TIMx_CC_IRQHandler+0x1d2>
 80048c0:	f7fb fc2c 	bl	800011c <__gnu_thumb1_case_uqi>
 80048c4:	9c727f5f 	.word	0x9c727f5f
 80048c8:	8d19      	.short	0x8d19
 80048ca:	9d00      	ldr	r5, [sp, #0]
 80048cc:	693f      	ldr	r7, [r7, #16]
 80048ce:	6936      	ldr	r6, [r6, #16]
 80048d0:	692d      	ldr	r5, [r5, #16]
 80048d2:	400e      	ands	r6, r1
 80048d4:	4005      	ands	r5, r0
 80048d6:	1a71      	subs	r1, r6, r1
 80048d8:	424e      	negs	r6, r1
 80048da:	4171      	adcs	r1, r6
 80048dc:	1a28      	subs	r0, r5, r0
 80048de:	4245      	negs	r5, r0
 80048e0:	4168      	adcs	r0, r5
 80048e2:	4017      	ands	r7, r2
                            | (LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1)
 80048e4:	0049      	lsls	r1, r1, #1
 80048e6:	1aba      	subs	r2, r7, r2
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 80048e8:	4308      	orrs	r0, r1
 80048ea:	4251      	negs	r1, r2
 80048ec:	414a      	adcs	r2, r1
 80048ee:	2704      	movs	r7, #4
 80048f0:	0092      	lsls	r2, r2, #2
 80048f2:	407a      	eors	r2, r7
 80048f4:	e7da      	b.n	80048ac <HALL_TIMx_CC_IRQHandler+0x5c>
        if ( bPrevHallState == STATE_4 )
 80048f6:	2b04      	cmp	r3, #4
 80048f8:	d135      	bne.n	8004966 <HALL_TIMx_CC_IRQHandler+0x116>
          pHandle->Direction = POSITIVE;
 80048fa:	3b03      	subs	r3, #3
 80048fc:	7013      	strb	r3, [r2, #0]
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 80048fe:	0023      	movs	r3, r4
 8004900:	8c61      	ldrh	r1, [r4, #34]	; 0x22
 8004902:	33ac      	adds	r3, #172	; 0xac
 8004904:	8019      	strh	r1, [r3, #0]
          pHandle->HallStateCounter++;
 8004906:	0021      	movs	r1, r4
 8004908:	31a7      	adds	r1, #167	; 0xa7
		  pHandle->HallStateCounter++;
 800490a:	780b      	ldrb	r3, [r1, #0]
 800490c:	3301      	adds	r3, #1
		  pHandle->HallStateCounter--;
 800490e:	700b      	strb	r3, [r1, #0]
    if(pHandle->Direction == POSITIVE && pHandle->HallStateCounter == 72 )
 8004910:	2500      	movs	r5, #0
 8004912:	5755      	ldrsb	r5, [r2, r5]
 8004914:	2d01      	cmp	r5, #1
 8004916:	d000      	beq.n	800491a <HALL_TIMx_CC_IRQHandler+0xca>
 8004918:	e088      	b.n	8004a2c <HALL_TIMx_CC_IRQHandler+0x1dc>
 800491a:	0023      	movs	r3, r4
 800491c:	33a7      	adds	r3, #167	; 0xa7
 800491e:	781a      	ldrb	r2, [r3, #0]
 8004920:	2a48      	cmp	r2, #72	; 0x48
 8004922:	d101      	bne.n	8004928 <HALL_TIMx_CC_IRQHandler+0xd8>
  	  pHandle->HallStateCounter = 0;
 8004924:	2200      	movs	r2, #0
 8004926:	701a      	strb	r2, [r3, #0]
    if (pHandle->Direction != PrevDirection)
 8004928:	9b01      	ldr	r3, [sp, #4]
 800492a:	429d      	cmp	r5, r3
 800492c:	d005      	beq.n	800493a <HALL_TIMx_CC_IRQHandler+0xea>
      pHandle->BufferFilled = 0 ;
 800492e:	0023      	movs	r3, r4
 8004930:	2200      	movs	r2, #0
 8004932:	334d      	adds	r3, #77	; 0x4d
 8004934:	701a      	strb	r2, [r3, #0]
      pHandle->SpeedFIFOIdx = 0;
 8004936:	334b      	adds	r3, #75	; 0x4b
 8004938:	701a      	strb	r2, [r3, #0]
    if (pHandle->HallMtpa == true)
 800493a:	0023      	movs	r3, r4
 800493c:	33c7      	adds	r3, #199	; 0xc7
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <HALL_TIMx_CC_IRQHandler+0xfc>
      pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 8004944:	0023      	movs	r3, r4
 8004946:	33ac      	adds	r3, #172	; 0xac
 8004948:	881b      	ldrh	r3, [r3, #0]
 800494a:	80a3      	strh	r3, [r4, #4]
    if ( pHandle->FirstCapt == 0u )
 800494c:	0022      	movs	r2, r4
 800494e:	324c      	adds	r2, #76	; 0x4c
 8004950:	7813      	ldrb	r3, [r2, #0]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d000      	beq.n	8004958 <HALL_TIMx_CC_IRQHandler+0x108>
 8004956:	e077      	b.n	8004a48 <HALL_TIMx_CC_IRQHandler+0x1f8>
      pHandle->FirstCapt++;
 8004958:	7813      	ldrb	r3, [r2, #0]
 800495a:	3301      	adds	r3, #1
 800495c:	b2db      	uxtb	r3, r3
 800495e:	7013      	strb	r3, [r2, #0]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8004960:	6b73      	ldr	r3, [r6, #52]	; 0x34
}
 8004962:	2000      	movs	r0, #0
 8004964:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        else if ( bPrevHallState == STATE_1 )
 8004966:	2b01      	cmp	r3, #1
 8004968:	d1d2      	bne.n	8004910 <HALL_TIMx_CC_IRQHandler+0xc0>
          pHandle->Direction = NEGATIVE;
 800496a:	33fe      	adds	r3, #254	; 0xfe
 800496c:	7013      	strb	r3, [r2, #0]
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 800496e:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 8004970:	4985      	ldr	r1, [pc, #532]	; (8004b88 <HALL_TIMx_CC_IRQHandler+0x338>)
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8004972:	185b      	adds	r3, r3, r1
 8004974:	0021      	movs	r1, r4
 8004976:	31ac      	adds	r1, #172	; 0xac
 8004978:	800b      	strh	r3, [r1, #0]
		  pHandle->HallStateCounter--;
 800497a:	3905      	subs	r1, #5
		  pHandle->HallStateCounter--;
 800497c:	780b      	ldrb	r3, [r1, #0]
 800497e:	3b01      	subs	r3, #1
 8004980:	e7c5      	b.n	800490e <HALL_TIMx_CC_IRQHandler+0xbe>
        if ( bPrevHallState == STATE_5 )
 8004982:	2b05      	cmp	r3, #5
 8004984:	d109      	bne.n	800499a <HALL_TIMx_CC_IRQHandler+0x14a>
          pHandle->Direction = POSITIVE;
 8004986:	3b04      	subs	r3, #4
 8004988:	7013      	strb	r3, [r2, #0]
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 800498a:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 800498c:	497e      	ldr	r1, [pc, #504]	; (8004b88 <HALL_TIMx_CC_IRQHandler+0x338>)
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 800498e:	185b      	adds	r3, r3, r1
 8004990:	0021      	movs	r1, r4
 8004992:	31ac      	adds	r1, #172	; 0xac
 8004994:	800b      	strh	r3, [r1, #0]
		  pHandle->HallStateCounter++;
 8004996:	3905      	subs	r1, #5
 8004998:	e7b7      	b.n	800490a <HALL_TIMx_CC_IRQHandler+0xba>
        else if ( bPrevHallState == STATE_3 )
 800499a:	2b03      	cmp	r3, #3
 800499c:	d1b8      	bne.n	8004910 <HALL_TIMx_CC_IRQHandler+0xc0>
          pHandle->Direction = NEGATIVE;
 800499e:	33fc      	adds	r3, #252	; 0xfc
 80049a0:	7013      	strb	r3, [r2, #0]
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 80049a2:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 80049a4:	4979      	ldr	r1, [pc, #484]	; (8004b8c <HALL_TIMx_CC_IRQHandler+0x33c>)
 80049a6:	e7e4      	b.n	8004972 <HALL_TIMx_CC_IRQHandler+0x122>
        if ( bPrevHallState == STATE_1 )
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d103      	bne.n	80049b4 <HALL_TIMx_CC_IRQHandler+0x164>
          pHandle->Direction = POSITIVE;
 80049ac:	7013      	strb	r3, [r2, #0]
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 80049ae:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 80049b0:	4976      	ldr	r1, [pc, #472]	; (8004b8c <HALL_TIMx_CC_IRQHandler+0x33c>)
 80049b2:	e7ec      	b.n	800498e <HALL_TIMx_CC_IRQHandler+0x13e>
        else if ( bPrevHallState == STATE_2 )
 80049b4:	2b02      	cmp	r3, #2
 80049b6:	d1ab      	bne.n	8004910 <HALL_TIMx_CC_IRQHandler+0xc0>
          pHandle->Direction = NEGATIVE;
 80049b8:	33fd      	adds	r3, #253	; 0xfd
 80049ba:	7013      	strb	r3, [r2, #0]
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 80049bc:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 80049be:	4974      	ldr	r1, [pc, #464]	; (8004b90 <HALL_TIMx_CC_IRQHandler+0x340>)
 80049c0:	e7d7      	b.n	8004972 <HALL_TIMx_CC_IRQHandler+0x122>
        if ( bPrevHallState == STATE_3 )
 80049c2:	2b03      	cmp	r3, #3
 80049c4:	d104      	bne.n	80049d0 <HALL_TIMx_CC_IRQHandler+0x180>
          pHandle->Direction = POSITIVE;
 80049c6:	3b02      	subs	r3, #2
 80049c8:	7013      	strb	r3, [r2, #0]
                                                  + S16_60_PHASE_SHIFT );
 80049ca:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 80049cc:	4970      	ldr	r1, [pc, #448]	; (8004b90 <HALL_TIMx_CC_IRQHandler+0x340>)
 80049ce:	e7de      	b.n	800498e <HALL_TIMx_CC_IRQHandler+0x13e>
        else if ( bPrevHallState == STATE_6 )
 80049d0:	2b06      	cmp	r3, #6
 80049d2:	d19d      	bne.n	8004910 <HALL_TIMx_CC_IRQHandler+0xc0>
          pHandle->Direction = NEGATIVE;
 80049d4:	33f9      	adds	r3, #249	; 0xf9
 80049d6:	7013      	strb	r3, [r2, #0]
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 80049d8:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 80049da:	496e      	ldr	r1, [pc, #440]	; (8004b94 <HALL_TIMx_CC_IRQHandler+0x344>)
 80049dc:	e7c9      	b.n	8004972 <HALL_TIMx_CC_IRQHandler+0x122>
        if ( bPrevHallState == STATE_2 )
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d104      	bne.n	80049ec <HALL_TIMx_CC_IRQHandler+0x19c>
          pHandle->Direction = POSITIVE;
 80049e2:	3b01      	subs	r3, #1
 80049e4:	7013      	strb	r3, [r2, #0]
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 80049e6:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 80049e8:	496a      	ldr	r1, [pc, #424]	; (8004b94 <HALL_TIMx_CC_IRQHandler+0x344>)
 80049ea:	e7d0      	b.n	800498e <HALL_TIMx_CC_IRQHandler+0x13e>
        else if ( bPrevHallState == STATE_4 )
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	d000      	beq.n	80049f2 <HALL_TIMx_CC_IRQHandler+0x1a2>
 80049f0:	e78e      	b.n	8004910 <HALL_TIMx_CC_IRQHandler+0xc0>
          pHandle->Direction = NEGATIVE;
 80049f2:	33fb      	adds	r3, #251	; 0xfb
 80049f4:	7013      	strb	r3, [r2, #0]
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 80049f6:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 80049f8:	4967      	ldr	r1, [pc, #412]	; (8004b98 <HALL_TIMx_CC_IRQHandler+0x348>)
 80049fa:	e7ba      	b.n	8004972 <HALL_TIMx_CC_IRQHandler+0x122>
        if ( bPrevHallState == STATE_6 )
 80049fc:	2b06      	cmp	r3, #6
 80049fe:	d104      	bne.n	8004a0a <HALL_TIMx_CC_IRQHandler+0x1ba>
          pHandle->Direction = POSITIVE;
 8004a00:	3b05      	subs	r3, #5
 8004a02:	7013      	strb	r3, [r2, #0]
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8004a04:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 8004a06:	4964      	ldr	r1, [pc, #400]	; (8004b98 <HALL_TIMx_CC_IRQHandler+0x348>)
 8004a08:	e7c1      	b.n	800498e <HALL_TIMx_CC_IRQHandler+0x13e>
        else if ( bPrevHallState == STATE_5 )
 8004a0a:	2b05      	cmp	r3, #5
 8004a0c:	d000      	beq.n	8004a10 <HALL_TIMx_CC_IRQHandler+0x1c0>
 8004a0e:	e77f      	b.n	8004910 <HALL_TIMx_CC_IRQHandler+0xc0>
          pHandle->Direction = NEGATIVE;
 8004a10:	33fa      	adds	r3, #250	; 0xfa
 8004a12:	7013      	strb	r3, [r2, #0]
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift );
 8004a14:	0023      	movs	r3, r4
 8004a16:	8c61      	ldrh	r1, [r4, #34]	; 0x22
 8004a18:	33ac      	adds	r3, #172	; 0xac
 8004a1a:	8019      	strh	r1, [r3, #0]
		  pHandle->HallStateCounter--;
 8004a1c:	0021      	movs	r1, r4
 8004a1e:	31a7      	adds	r1, #167	; 0xa7
 8004a20:	e7ac      	b.n	800497c <HALL_TIMx_CC_IRQHandler+0x12c>
        pHandle->SensorIsReliable = false;
 8004a22:	0023      	movs	r3, r4
 8004a24:	2100      	movs	r1, #0
 8004a26:	3349      	adds	r3, #73	; 0x49
 8004a28:	7019      	strb	r1, [r3, #0]
        break;
 8004a2a:	e771      	b.n	8004910 <HALL_TIMx_CC_IRQHandler+0xc0>
    else if(pHandle->Direction == NEGATIVE && (pHandle->HallStateCounter == 0 || pHandle->HallStateCounter == 255))
 8004a2c:	1c6b      	adds	r3, r5, #1
 8004a2e:	d000      	beq.n	8004a32 <HALL_TIMx_CC_IRQHandler+0x1e2>
 8004a30:	e77a      	b.n	8004928 <HALL_TIMx_CC_IRQHandler+0xd8>
 8004a32:	0022      	movs	r2, r4
 8004a34:	32a7      	adds	r2, #167	; 0xa7
 8004a36:	7813      	ldrb	r3, [r2, #0]
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	2bfd      	cmp	r3, #253	; 0xfd
 8004a3e:	d800      	bhi.n	8004a42 <HALL_TIMx_CC_IRQHandler+0x1f2>
 8004a40:	e772      	b.n	8004928 <HALL_TIMx_CC_IRQHandler+0xd8>
  	  pHandle->HallStateCounter = 71;
 8004a42:	2347      	movs	r3, #71	; 0x47
 8004a44:	7013      	strb	r3, [r2, #0]
 8004a46:	e76f      	b.n	8004928 <HALL_TIMx_CC_IRQHandler+0xd8>
      if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8004a48:	0022      	movs	r2, r4
 8004a4a:	1de1      	adds	r1, r4, #7
 8004a4c:	324d      	adds	r2, #77	; 0x4d
 8004a4e:	7813      	ldrb	r3, [r2, #0]
 8004a50:	7fc9      	ldrb	r1, [r1, #31]
 8004a52:	428b      	cmp	r3, r1
 8004a54:	d203      	bcs.n	8004a5e <HALL_TIMx_CC_IRQHandler+0x20e>
        pHandle->BufferFilled++;
 8004a56:	7813      	ldrb	r3, [r2, #0]
 8004a58:	3301      	adds	r3, #1
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	7013      	strb	r3, [r2, #0]
 8004a5e:	6b73      	ldr	r3, [r6, #52]	; 0x34
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8004a60:	4668      	mov	r0, sp
 8004a62:	9300      	str	r3, [sp, #0]
 8004a64:	234e      	movs	r3, #78	; 0x4e
 8004a66:	469c      	mov	ip, r3
 8004a68:	44a4      	add	ip, r4
 8004a6a:	4663      	mov	r3, ip
  return (uint32_t)(READ_REG(TIMx->PSC));
 8004a6c:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	8800      	ldrh	r0, [r0, #0]
 8004a72:	041b      	lsls	r3, r3, #16
 8004a74:	18c0      	adds	r0, r0, r3
      if ( pHandle->OVFCounter != 0u )
 8004a76:	4663      	mov	r3, ip
 8004a78:	781b      	ldrb	r3, [r3, #0]
      hPrscBuf =  LL_TIM_GetPrescaler ( TIMx );
 8004a7a:	b292      	uxth	r2, r2
      if ( pHandle->OVFCounter != 0u )
 8004a7c:	b2df      	uxtb	r7, r3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d04e      	beq.n	8004b20 <HALL_TIMx_CC_IRQHandler+0x2d0>
        hAux = hPrscBuf + 1u;
 8004a82:	3201      	adds	r2, #1
        wCaptBuf *= hAux;
 8004a84:	b293      	uxth	r3, r2
        if ( pHandle->RatioInc )
 8004a86:	0022      	movs	r2, r4
 8004a88:	324b      	adds	r2, #75	; 0x4b
        wCaptBuf *= hAux;
 8004a8a:	4343      	muls	r3, r0
        if ( pHandle->RatioInc )
 8004a8c:	7810      	ldrb	r0, [r2, #0]
 8004a8e:	2800      	cmp	r0, #0
 8004a90:	d03b      	beq.n	8004b0a <HALL_TIMx_CC_IRQHandler+0x2ba>
          pHandle->RatioInc = false;  /* Previous capture caused overflow */
 8004a92:	2000      	movs	r0, #0
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 8004a94:	7010      	strb	r0, [r2, #0]
        if ( wCaptBuf < pHandle->MinPeriod )
 8004a96:	0022      	movs	r2, r4
 8004a98:	32bc      	adds	r2, #188	; 0xbc
 8004a9a:	6812      	ldr	r2, [r2, #0]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d830      	bhi.n	8004b02 <HALL_TIMx_CC_IRQHandler+0x2b2>
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8004aa0:	2298      	movs	r2, #152	; 0x98
 8004aa2:	4694      	mov	ip, r2
 8004aa4:	44a4      	add	ip, r4
 8004aa6:	4662      	mov	r2, ip
 8004aa8:	0020      	movs	r0, r4
 8004aaa:	7812      	ldrb	r2, [r2, #0]
 8004aac:	309c      	adds	r0, #156	; 0x9c
 8004aae:	0096      	lsls	r6, r2, #2
 8004ab0:	19a6      	adds	r6, r4, r6
 8004ab2:	6d37      	ldr	r7, [r6, #80]	; 0x50
 8004ab4:	9200      	str	r2, [sp, #0]
 8004ab6:	6802      	ldr	r2, [r0, #0]
 8004ab8:	1bd2      	subs	r2, r2, r7
          if ( wCaptBuf >= pHandle->MaxPeriod )
 8004aba:	0027      	movs	r7, r4
 8004abc:	37b8      	adds	r7, #184	; 0xb8
 8004abe:	683f      	ldr	r7, [r7, #0]
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8004ac0:	6002      	str	r2, [r0, #0]
          if ( wCaptBuf >= pHandle->MaxPeriod )
 8004ac2:	429f      	cmp	r7, r3
 8004ac4:	d84c      	bhi.n	8004b60 <HALL_TIMx_CC_IRQHandler+0x310>
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] = pHandle->MaxPeriod*pHandle->Direction; 
 8004ac6:	436f      	muls	r7, r5
 8004ac8:	6537      	str	r7, [r6, #80]	; 0x50
          pHandle->SpeedFIFOIdx++;
 8004aca:	9a00      	ldr	r2, [sp, #0]
 8004acc:	3201      	adds	r2, #1
 8004ace:	b2d2      	uxtb	r2, r2
          if ( pHandle->SpeedFIFOIdx == pHandle->SpeedBufferSize )
 8004ad0:	4291      	cmp	r1, r2
 8004ad2:	d04b      	beq.n	8004b6c <HALL_TIMx_CC_IRQHandler+0x31c>
            pHandle->SpeedFIFOIdx = 0u;
 8004ad4:	4666      	mov	r6, ip
 8004ad6:	7032      	strb	r2, [r6, #0]
          if ( pHandle->SensorIsReliable) 
 8004ad8:	0022      	movs	r2, r4
 8004ada:	0026      	movs	r6, r4
 8004adc:	3249      	adds	r2, #73	; 0x49
 8004ade:	7812      	ldrb	r2, [r2, #0]
 8004ae0:	36a4      	adds	r6, #164	; 0xa4
 8004ae2:	2a00      	cmp	r2, #0
 8004ae4:	d04d      	beq.n	8004b82 <HALL_TIMx_CC_IRQHandler+0x332>
            if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8004ae6:	0022      	movs	r2, r4
              pHandle->AvrElSpeedDpp = ( int16_t ) (( pHandle->PseudoFreqConv / wCaptBuf )*pHandle->Direction);
 8004ae8:	0027      	movs	r7, r4
            if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8004aea:	324d      	adds	r2, #77	; 0x4d
 8004aec:	7812      	ldrb	r2, [r2, #0]
              pHandle->AvrElSpeedDpp = ( int16_t ) (( pHandle->PseudoFreqConv / wCaptBuf )*pHandle->Direction);
 8004aee:	37b4      	adds	r7, #180	; 0xb4
 8004af0:	683f      	ldr	r7, [r7, #0]
            if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8004af2:	4291      	cmp	r1, r2
 8004af4:	d93c      	bls.n	8004b70 <HALL_TIMx_CC_IRQHandler+0x320>
              pHandle->AvrElSpeedDpp = ( int16_t ) (( pHandle->PseudoFreqConv / wCaptBuf )*pHandle->Direction);
 8004af6:	0019      	movs	r1, r3
 8004af8:	0038      	movs	r0, r7
 8004afa:	f7fb fb2d 	bl	8000158 <__udivsi3>
 8004afe:	4345      	muls	r5, r0
 8004b00:	8035      	strh	r5, [r6, #0]
      pHandle->OVFCounter = 0u;
 8004b02:	2300      	movs	r3, #0
 8004b04:	344e      	adds	r4, #78	; 0x4e
 8004b06:	7023      	strb	r3, [r4, #0]
 8004b08:	e72b      	b.n	8004962 <HALL_TIMx_CC_IRQHandler+0x112>
          if ( LL_TIM_GetPrescaler ( TIMx ) < pHandle->HALLMaxRatio ) /* Avoid OVF w/ very low freq */
 8004b0a:	0027      	movs	r7, r4
 8004b0c:	37b0      	adds	r7, #176	; 0xb0
 8004b0e:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8004b10:	883f      	ldrh	r7, [r7, #0]
 8004b12:	4287      	cmp	r7, r0
 8004b14:	d9bf      	bls.n	8004a96 <HALL_TIMx_CC_IRQHandler+0x246>
 8004b16:	6ab0      	ldr	r0, [r6, #40]	; 0x28
            LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) + 1 ); /* To avoid OVF during speed decrease */
 8004b18:	3001      	adds	r0, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 8004b1a:	62b0      	str	r0, [r6, #40]	; 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 8004b1c:	2001      	movs	r0, #1
 8004b1e:	e7b9      	b.n	8004a94 <HALL_TIMx_CC_IRQHandler+0x244>
        if ( pHandle->RatioDec ) /* and don't decrease it again */
 8004b20:	234a      	movs	r3, #74	; 0x4a
 8004b22:	469c      	mov	ip, r3
 8004b24:	44a4      	add	ip, r4
 8004b26:	4663      	mov	r3, ip
 8004b28:	781b      	ldrb	r3, [r3, #0]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d005      	beq.n	8004b3a <HALL_TIMx_CC_IRQHandler+0x2ea>
          hAux = hPrscBuf + 2u;
 8004b2e:	3202      	adds	r2, #2
          wCaptBuf *= hAux;
 8004b30:	b293      	uxth	r3, r2
 8004b32:	4343      	muls	r3, r0
          pHandle->RatioDec = false;
 8004b34:	4662      	mov	r2, ip
 8004b36:	0038      	movs	r0, r7
 8004b38:	e7ac      	b.n	8004a94 <HALL_TIMx_CC_IRQHandler+0x244>
          uint16_t hAux = hPrscBuf + 1u;
 8004b3a:	3201      	adds	r2, #1
          wCaptBuf *= hAux;
 8004b3c:	b293      	uxth	r3, r2
 8004b3e:	4343      	muls	r3, r0
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8004b40:	4668      	mov	r0, sp
 8004b42:	22aa      	movs	r2, #170	; 0xaa
 8004b44:	8807      	ldrh	r7, [r0, #0]
 8004b46:	01d2      	lsls	r2, r2, #7
 8004b48:	4297      	cmp	r7, r2
 8004b4a:	d2a4      	bcs.n	8004a96 <HALL_TIMx_CC_IRQHandler+0x246>
  return (uint32_t)(READ_REG(TIMx->PSC));
 8004b4c:	6ab2      	ldr	r2, [r6, #40]	; 0x28
            if ( LL_TIM_GetPrescaler ( TIMx ) > 0u ) /* or prescaler cannot be further reduced */
 8004b4e:	2a00      	cmp	r2, #0
 8004b50:	d0a1      	beq.n	8004a96 <HALL_TIMx_CC_IRQHandler+0x246>
 8004b52:	6ab2      	ldr	r2, [r6, #40]	; 0x28
              pHandle->RatioDec = true;
 8004b54:	4660      	mov	r0, ip
              LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) - 1 ); /* Increase accuracy by decreasing prsc */
 8004b56:	3a01      	subs	r2, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 8004b58:	62b2      	str	r2, [r6, #40]	; 0x28
              pHandle->RatioDec = true;
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	7002      	strb	r2, [r0, #0]
 8004b5e:	e79a      	b.n	8004a96 <HALL_TIMx_CC_IRQHandler+0x246>
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 8004b60:	002f      	movs	r7, r5
 8004b62:	435f      	muls	r7, r3
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8004b64:	19d2      	adds	r2, r2, r7
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 8004b66:	6537      	str	r7, [r6, #80]	; 0x50
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8004b68:	6002      	str	r2, [r0, #0]
 8004b6a:	e7ae      	b.n	8004aca <HALL_TIMx_CC_IRQHandler+0x27a>
            pHandle->SpeedFIFOIdx = 0u;
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	e7b1      	b.n	8004ad4 <HALL_TIMx_CC_IRQHandler+0x284>
              pHandle->AvrElSpeedDpp = ( int16_t )((int32_t) pHandle->PseudoFreqConv / ( pHandle->ElPeriodSum / pHandle->SpeedBufferSize )); /* Average value */
 8004b70:	6800      	ldr	r0, [r0, #0]
 8004b72:	f7fb fb7b 	bl	800026c <__divsi3>
 8004b76:	0001      	movs	r1, r0
 8004b78:	0038      	movs	r0, r7
 8004b7a:	f7fb fb77 	bl	800026c <__divsi3>
 8004b7e:	8030      	strh	r0, [r6, #0]
 8004b80:	e7bf      	b.n	8004b02 <HALL_TIMx_CC_IRQHandler+0x2b2>
            pHandle->AvrElSpeedDpp = 0;
 8004b82:	8032      	strh	r2, [r6, #0]
 8004b84:	e7bd      	b.n	8004b02 <HALL_TIMx_CC_IRQHandler+0x2b2>
 8004b86:	46c0      	nop			; (mov r8, r8)
 8004b88:	00002aaa 	.word	0x00002aaa
 8004b8c:	00005555 	.word	0x00005555
 8004b90:	00007fff 	.word	0x00007fff
 8004b94:	ffffaaab 	.word	0xffffaaab
 8004b98:	ffffd556 	.word	0xffffd556

08004b9c <HALL_TIMx_UP_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 8004b9c:	0003      	movs	r3, r0
{
 8004b9e:	b570      	push	{r4, r5, r6, lr}
  if ( pHandle->SensorIsReliable )
 8004ba0:	3349      	adds	r3, #73	; 0x49
 8004ba2:	781b      	ldrb	r3, [r3, #0]
{
 8004ba4:	0004      	movs	r4, r0
  if ( pHandle->SensorIsReliable )
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d036      	beq.n	8004c18 <HALL_TIMx_UP_IRQHandler+0x7c>
    pHandle->OVFCounter++;
 8004baa:	0005      	movs	r5, r0
 8004bac:	354e      	adds	r5, #78	; 0x4e
 8004bae:	782b      	ldrb	r3, [r5, #0]
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8004bb0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    pHandle->OVFCounter++;
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	702b      	strb	r3, [r5, #0]
  return (uint32_t)(READ_REG(TIMx->PSC));
 8004bb8:	6a91      	ldr	r1, [r2, #40]	; 0x28
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 8004bba:	0003      	movs	r3, r0
 8004bbc:	0002      	movs	r2, r0
 8004bbe:	33c0      	adds	r3, #192	; 0xc0
 8004bc0:	32c2      	adds	r2, #194	; 0xc2
 8004bc2:	881b      	ldrh	r3, [r3, #0]
 8004bc4:	8810      	ldrh	r0, [r2, #0]
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 8004bc6:	782e      	ldrb	r6, [r5, #0]
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 8004bc8:	4358      	muls	r0, r3
                                      / ( ( LL_TIM_GetPrescaler ( TIMx ) + 1 ) * 1000u ) );
 8004bca:	1c4b      	adds	r3, r1, #1
 8004bcc:	21fa      	movs	r1, #250	; 0xfa
 8004bce:	0089      	lsls	r1, r1, #2
 8004bd0:	4359      	muls	r1, r3
 8004bd2:	f7fb fac1 	bl	8000158 <__udivsi3>
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 8004bd6:	b2f6      	uxtb	r6, r6
 8004bd8:	b280      	uxth	r0, r0
 8004bda:	4286      	cmp	r6, r0
 8004bdc:	d31c      	bcc.n	8004c18 <HALL_TIMx_UP_IRQHandler+0x7c>
      pHandle->_Super.hElSpeedDpp = 0;
 8004bde:	2600      	movs	r6, #0
      HALL_Init_Electrical_Angle( pHandle );
 8004be0:	0020      	movs	r0, r4
      pHandle->_Super.hElSpeedDpp = 0;
 8004be2:	81e6      	strh	r6, [r4, #14]
      HALL_Init_Electrical_Angle( pHandle );
 8004be4:	f7ff fc9c 	bl	8004520 <HALL_Init_Electrical_Angle>
      pHandle->FirstCapt = 0u;
 8004be8:	0023      	movs	r3, r4
 8004bea:	0022      	movs	r2, r4
 8004bec:	334c      	adds	r3, #76	; 0x4c
      pHandle->OVFCounter = 0u;
 8004bee:	702e      	strb	r6, [r5, #0]
      pHandle->FirstCapt = 0u;
 8004bf0:	701e      	strb	r6, [r3, #0]
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8004bf2:	1de3      	adds	r3, r4, #7
 8004bf4:	7fdb      	ldrb	r3, [r3, #31]
        pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 8004bf6:	356a      	adds	r5, #106	; 0x6a
 8004bf8:	0099      	lsls	r1, r3, #2
 8004bfa:	1909      	adds	r1, r1, r4
 8004bfc:	6828      	ldr	r0, [r5, #0]
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8004bfe:	428a      	cmp	r2, r1
 8004c00:	d10c      	bne.n	8004c1c <HALL_TIMx_UP_IRQHandler+0x80>
      pHandle->BufferFilled = 0 ;
 8004c02:	0021      	movs	r1, r4
 8004c04:	2200      	movs	r2, #0
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 8004c06:	4343      	muls	r3, r0
      pHandle->BufferFilled = 0 ;
 8004c08:	314d      	adds	r1, #77	; 0x4d
 8004c0a:	700a      	strb	r2, [r1, #0]
      pHandle->AvrElSpeedDpp = 0;
 8004c0c:	3157      	adds	r1, #87	; 0x57
 8004c0e:	800a      	strh	r2, [r1, #0]
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 8004c10:	349c      	adds	r4, #156	; 0x9c
      pHandle->SpeedFIFOIdx = 0;
 8004c12:	390c      	subs	r1, #12
 8004c14:	700a      	strb	r2, [r1, #0]
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 8004c16:	6023      	str	r3, [r4, #0]
}
 8004c18:	2000      	movs	r0, #0
 8004c1a:	bd70      	pop	{r4, r5, r6, pc}
        pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 8004c1c:	6510      	str	r0, [r2, #80]	; 0x50
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8004c1e:	3204      	adds	r2, #4
 8004c20:	e7ec      	b.n	8004bfc <HALL_TIMx_UP_IRQHandler+0x60>

08004c22 <MPM_Clear>:
__weak void MPM_Clear( MotorPowMeas_Handle_t * pHandle )
{
  uint16_t i;
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    pHandle->hMeasBuffer[i] = 0;
 8004c22:	2280      	movs	r2, #128	; 0x80
{
 8004c24:	b510      	push	{r4, lr}
    pHandle->hMeasBuffer[i] = 0;
 8004c26:	2100      	movs	r1, #0
{
 8004c28:	0004      	movs	r4, r0
    pHandle->hMeasBuffer[i] = 0;
 8004c2a:	0052      	lsls	r2, r2, #1
 8004c2c:	f001 f935 	bl	8005e9a <memset>
  }
  pHandle->hNextMeasBufferIndex = 0u;
 8004c30:	2300      	movs	r3, #0
 8004c32:	34fe      	adds	r4, #254	; 0xfe
 8004c34:	8063      	strh	r3, [r4, #2]
  pHandle->hLastMeasBufferIndex = 0u;
 8004c36:	80a3      	strh	r3, [r4, #4]

}
 8004c38:	bd10      	pop	{r4, pc}

08004c3a <MPM_CalcElMotorPower>:
  *         motor power.
  * @param pHandle pointer on the related component instance.
  * @retval int16_t The measured motor power expressed in watt.
  */
__weak int16_t MPM_CalcElMotorPower( MotorPowMeas_Handle_t * pHandle, int16_t CurrentMotorPower )
{
 8004c3a:	0003      	movs	r3, r0
 8004c3c:	b570      	push	{r4, r5, r6, lr}
  uint16_t i;
  int32_t wAux = 0;

  /* Store the measured values in the buffer.*/
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8004c3e:	001c      	movs	r4, r3
{
 8004c40:	0008      	movs	r0, r1
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8004c42:	34fe      	adds	r4, #254	; 0xfe
 8004c44:	8862      	ldrh	r2, [r4, #2]
 8004c46:	0051      	lsls	r1, r2, #1
 8004c48:	52c8      	strh	r0, [r1, r3]
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 8004c4a:	80a2      	strh	r2, [r4, #4]
  pHandle->hNextMeasBufferIndex++;
 8004c4c:	3201      	adds	r2, #1
 8004c4e:	b292      	uxth	r2, r2
  if ( pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT )
 8004c50:	2a7f      	cmp	r2, #127	; 0x7f
 8004c52:	d810      	bhi.n	8004c76 <MPM_CalcElMotorPower+0x3c>
  {
    pHandle->hNextMeasBufferIndex = 0u;
 8004c54:	8062      	strh	r2, [r4, #2]
  int32_t wAux = 0;
 8004c56:	2200      	movs	r2, #0
 8004c58:	1c59      	adds	r1, r3, #1
 8004c5a:	31ff      	adds	r1, #255	; 0xff
  }
  /* Compute the average measured motor power */
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8004c5c:	2600      	movs	r6, #0
 8004c5e:	5f9d      	ldrsh	r5, [r3, r6]
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8004c60:	3302      	adds	r3, #2
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8004c62:	1952      	adds	r2, r2, r5
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8004c64:	428b      	cmp	r3, r1
 8004c66:	d1f9      	bne.n	8004c5c <MPM_CalcElMotorPower+0x22>
  }
  wAux /= ( int32_t )MPM_BUFFER_LENGHT;
 8004c68:	217f      	movs	r1, #127	; 0x7f
 8004c6a:	17d3      	asrs	r3, r2, #31
 8004c6c:	400b      	ands	r3, r1
 8004c6e:	189b      	adds	r3, r3, r2
 8004c70:	11db      	asrs	r3, r3, #7
  pHandle->hAvrgElMotorPowerW = ( int16_t )( wAux );
 8004c72:	80e3      	strh	r3, [r4, #6]
  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 8004c74:	bd70      	pop	{r4, r5, r6, pc}
    pHandle->hNextMeasBufferIndex = 0u;
 8004c76:	2200      	movs	r2, #0
 8004c78:	e7ec      	b.n	8004c54 <MPM_CalcElMotorPower+0x1a>

08004c7a <MPM_GetAvrgElMotorPowerW>:
  * @param pHandle pointer on the related component instance.
  * @retval int16_t The average measured motor power expressed in watt.
  */
__weak int16_t MPM_GetAvrgElMotorPowerW( MotorPowMeas_Handle_t * pHandle )
{
  return ( pHandle->hAvrgElMotorPowerW );
 8004c7a:	30fe      	adds	r0, #254	; 0xfe
 8004c7c:	2306      	movs	r3, #6
 8004c7e:	5ec0      	ldrsh	r0, [r0, r3]
}
 8004c80:	4770      	bx	lr

08004c82 <NTC_SetFaultState>:
  */
__weak uint16_t NTC_SetFaultState( NTC_Handle_t * pHandle )
{
  uint16_t hFault;

  if ( pHandle->hAvTemp_d > pHandle->hOverTempThreshold )
 8004c82:	8a02      	ldrh	r2, [r0, #16]
 8004c84:	8b41      	ldrh	r1, [r0, #26]
{
 8004c86:	0003      	movs	r3, r0
  {
    hFault = MC_OVER_TEMP;
 8004c88:	2008      	movs	r0, #8
  if ( pHandle->hAvTemp_d > pHandle->hOverTempThreshold )
 8004c8a:	4291      	cmp	r1, r2
 8004c8c:	d304      	bcc.n	8004c98 <NTC_SetFaultState+0x16>
  }
  else if ( pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold )
 8004c8e:	8b99      	ldrh	r1, [r3, #28]
  {
    hFault = MC_NO_ERROR;
 8004c90:	2000      	movs	r0, #0
  else if ( pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold )
 8004c92:	4291      	cmp	r1, r2
 8004c94:	d800      	bhi.n	8004c98 <NTC_SetFaultState+0x16>
  }
  else
  {
    hFault = pHandle->hFaultState;
 8004c96:	8ad8      	ldrh	r0, [r3, #22]
  }
  return hFault;
}
 8004c98:	4770      	bx	lr

08004c9a <NTC_Clear>:
 *
 *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
 */
__weak void NTC_Clear( NTC_Handle_t * pHandle )
{
  pHandle->hAvTemp_d = 0u;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	8203      	strh	r3, [r0, #16]
}
 8004c9e:	4770      	bx	lr

08004ca0 <NTC_Init>:
  if ( pHandle->bSensorType == REAL_SENSOR )
 8004ca0:	7803      	ldrb	r3, [r0, #0]
{
 8004ca2:	b510      	push	{r4, lr}
 8004ca4:	0004      	movs	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d108      	bne.n	8004cbc <NTC_Init+0x1c>
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 8004caa:	3004      	adds	r0, #4
 8004cac:	f7fc ffd0 	bl	8001c50 <RCM_RegisterRegConv>
 8004cb0:	1de3      	adds	r3, r4, #7
 8004cb2:	77d8      	strb	r0, [r3, #31]
    NTC_Clear( pHandle );
 8004cb4:	0020      	movs	r0, r4
 8004cb6:	f7ff fff0 	bl	8004c9a <NTC_Clear>
}
 8004cba:	bd10      	pop	{r4, pc}
    pHandle->hFaultState = MC_NO_ERROR;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	82c3      	strh	r3, [r0, #22]
    pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8004cc0:	8a43      	ldrh	r3, [r0, #18]
 8004cc2:	8203      	strh	r3, [r0, #16]
}
 8004cc4:	e7f9      	b.n	8004cba <NTC_Init+0x1a>
	...

08004cc8 <NTC_CalcAvTemp>:
__weak uint16_t NTC_CalcAvTemp( NTC_Handle_t * pHandle )
{
  uint32_t wtemp;
  uint16_t hAux;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8004cc8:	7803      	ldrb	r3, [r0, #0]
{
 8004cca:	b510      	push	{r4, lr}
 8004ccc:	0004      	movs	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d114      	bne.n	8004cfc <NTC_CalcAvTemp+0x34>
  {
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8004cd2:	1dc3      	adds	r3, r0, #7
 8004cd4:	7fd8      	ldrb	r0, [r3, #31]
 8004cd6:	f7fd f803 	bl	8001ce0 <RCM_ExecRegularConv>

    if ( hAux != 0xFFFFu )
 8004cda:	4b0a      	ldr	r3, [pc, #40]	; (8004d04 <NTC_CalcAvTemp+0x3c>)
 8004cdc:	4298      	cmp	r0, r3
 8004cde:	d007      	beq.n	8004cf0 <NTC_CalcAvTemp+0x28>
    {
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 8004ce0:	8b21      	ldrh	r1, [r4, #24]
      wtemp *= ( uint32_t ) ( pHandle->hAvTemp_d );
 8004ce2:	8a22      	ldrh	r2, [r4, #16]
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 8004ce4:	1e4b      	subs	r3, r1, #1
      wtemp *= ( uint32_t ) ( pHandle->hAvTemp_d );
 8004ce6:	4353      	muls	r3, r2
      wtemp += hAux;
 8004ce8:	18c0      	adds	r0, r0, r3
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );
 8004cea:	f7fb fa35 	bl	8000158 <__udivsi3>

      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
 8004cee:	8220      	strh	r0, [r4, #16]
    }

    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 8004cf0:	0020      	movs	r0, r4
 8004cf2:	f7ff ffc6 	bl	8004c82 <NTC_SetFaultState>
 8004cf6:	82e0      	strh	r0, [r4, #22]
  else  /* case VIRTUAL_SENSOR */
  {
    pHandle->hFaultState = MC_NO_ERROR;
  }

  return ( pHandle->hFaultState );
 8004cf8:	8ae0      	ldrh	r0, [r4, #22]
}
 8004cfa:	bd10      	pop	{r4, pc}
    pHandle->hFaultState = MC_NO_ERROR;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	82c3      	strh	r3, [r0, #22]
 8004d00:	e7fa      	b.n	8004cf8 <NTC_CalcAvTemp+0x30>
 8004d02:	46c0      	nop			; (mov r8, r8)
 8004d04:	0000ffff 	.word	0x0000ffff

08004d08 <NTC_GetAvTemp_C>:
  */
__weak int16_t NTC_GetAvTemp_C( NTC_Handle_t * pHandle )
{
  int32_t wTemp;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8004d08:	7803      	ldrb	r3, [r0, #0]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10d      	bne.n	8004d2a <NTC_GetAvTemp_C+0x22>
  {
    wTemp = ( int32_t )( pHandle->hAvTemp_d );
    wTemp -= ( int32_t )( pHandle->wV0 );
 8004d0e:	6a02      	ldr	r2, [r0, #32]
    wTemp = ( int32_t )( pHandle->hAvTemp_d );
 8004d10:	8a03      	ldrh	r3, [r0, #16]
    wTemp -= ( int32_t )( pHandle->wV0 );
 8004d12:	1a9b      	subs	r3, r3, r2
    wTemp *= pHandle->hSensitivity;
 8004d14:	221e      	movs	r2, #30
 8004d16:	5e81      	ldrsh	r1, [r0, r2]
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8004d18:	8c80      	ldrh	r0, [r0, #36]	; 0x24
    wTemp *= pHandle->hSensitivity;
 8004d1a:	4359      	muls	r1, r3
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8004d1c:	17cb      	asrs	r3, r1, #31
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	185b      	adds	r3, r3, r1
 8004d22:	141b      	asrs	r3, r3, #16
 8004d24:	18c0      	adds	r0, r0, r3
  }
  else
  {
    wTemp = pHandle->hExpectedTemp_C;
  }
  return ( ( int16_t )wTemp );
 8004d26:	b200      	sxth	r0, r0
}
 8004d28:	4770      	bx	lr
    wTemp = pHandle->hExpectedTemp_C;
 8004d2a:	8a80      	ldrh	r0, [r0, #20]
 8004d2c:	e7fb      	b.n	8004d26 <NTC_GetAvTemp_C+0x1e>

08004d2e <PID_HandleInit>:
 * @param  pHandle: handler of the current instance of the PID component
 * @retval None
 */
__weak void PID_HandleInit( PID_Handle_t * pHandle )
{
  pHandle->hKpGain =  pHandle->hDefKpGain;
 8004d2e:	6803      	ldr	r3, [r0, #0]
 8004d30:	6043      	str	r3, [r0, #4]
  pHandle->hKiGain =  pHandle->hDefKiGain;
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8004d32:	8c03      	ldrh	r3, [r0, #32]
 8004d34:	8443      	strh	r3, [r0, #34]	; 0x22
  pHandle->wIntegralTerm = 0x00000000UL;
 8004d36:	2300      	movs	r3, #0
 8004d38:	6083      	str	r3, [r0, #8]
  pHandle->wPrevProcessVarError = 0x00000000UL;
 8004d3a:	6283      	str	r3, [r0, #40]	; 0x28
}
 8004d3c:	4770      	bx	lr

08004d3e <PID_SetKP>:
 * @param  hKpGain: new Kp gain
 * @retval None
 */
__weak void PID_SetKP( PID_Handle_t * pHandle, int16_t hKpGain )
{
  pHandle->hKpGain = hKpGain;
 8004d3e:	8081      	strh	r1, [r0, #4]
}
 8004d40:	4770      	bx	lr

08004d42 <PID_SetKI>:
 * @param  hKiGain: new Ki gain
 * @retval None
 */
__weak void PID_SetKI( PID_Handle_t * pHandle, int16_t hKiGain )
{
  pHandle->hKiGain = hKiGain;
 8004d42:	80c1      	strh	r1, [r0, #6]
}
 8004d44:	4770      	bx	lr

08004d46 <PID_GetKP>:
 * @param  pHandle: handler of the current instance of the PID component
 * @retval Kp gain
 */
__weak int16_t PID_GetKP( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpGain );
 8004d46:	2304      	movs	r3, #4
 8004d48:	5ec0      	ldrsh	r0, [r0, r3]
}
 8004d4a:	4770      	bx	lr

08004d4c <PID_GetKI>:
 * @param  pHandle: handler of the current instance of the PID component
 * @retval Ki gain
 */
__weak int16_t PID_GetKI( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiGain );
 8004d4c:	2306      	movs	r3, #6
 8004d4e:	5ec0      	ldrsh	r0, [r0, r3]
}
 8004d50:	4770      	bx	lr

08004d52 <PID_SetIntegralTerm>:
 * @param  wIntegralTermValue: new integral term value
 * @retval None
 */
__weak void PID_SetIntegralTerm( PID_Handle_t * pHandle, int32_t wIntegralTermValue )
{
  pHandle->wIntegralTerm = wIntegralTermValue;
 8004d52:	6081      	str	r1, [r0, #8]

  return;
}
 8004d54:	4770      	bx	lr

08004d56 <PID_GetKPDivisor>:
 * @param  pHandle: handler of the current instance of the PID component
 * @retval Kp gain divisor
 */
__weak uint16_t PID_GetKPDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpDivisor );
 8004d56:	8b00      	ldrh	r0, [r0, #24]
}
 8004d58:	4770      	bx	lr

08004d5a <PID_GetKIDivisor>:
 * @param  pHandle: handler of the current instance of the PID component
 * @retval Ki gain divisor
 */
__weak uint16_t PID_GetKIDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiDivisor );
 8004d5a:	8b40      	ldrh	r0, [r0, #26]
}
 8004d5c:	4770      	bx	lr

08004d5e <PID_SetKD>:
 * @param  hKdGain: new Kd gain
 * @retval None
 */
__weak void PID_SetKD( PID_Handle_t * pHandle, int16_t hKdGain )
{
  pHandle->hKdGain = hKdGain;
 8004d5e:	8441      	strh	r1, [r0, #34]	; 0x22
}
 8004d60:	4770      	bx	lr

08004d62 <PID_GetKD>:
 * @param  pHandle: handler of the current instance of the PID component
 * @retval Kd gain
 */
__weak int16_t PID_GetKD( PID_Handle_t * pHandle )
{
  return pHandle->hKdGain;
 8004d62:	2322      	movs	r3, #34	; 0x22
 8004d64:	5ec0      	ldrsh	r0, [r0, r3]
}
 8004d66:	4770      	bx	lr

08004d68 <PI_Controller>:
 * @param  wProcessVarError: current process variable error, intended as the reference
 *         value minus the present process variable value
 * @retval computed PI output
 */
__weak int16_t PI_Controller( PID_Handle_t * pHandle, int32_t wProcessVarError )
{
 8004d68:	b570      	push	{r4, r5, r6, lr}
  int32_t wProportional_Term, wIntegral_Term, wOutput_32, wIntegral_sum_temp;
  int32_t wDischarge = 0;
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8004d6a:	2314      	movs	r3, #20
 8004d6c:	5ec5      	ldrsh	r5, [r0, r3]
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8004d6e:	2316      	movs	r3, #22
 8004d70:	5ec4      	ldrsh	r4, [r0, r3]

  /* Proportional term computation*/
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8004d72:	2204      	movs	r2, #4
 8004d74:	5e83      	ldrsh	r3, [r0, r2]

  /* Integral term computation */
  if ( pHandle->hKiGain == 0 )
 8004d76:	2606      	movs	r6, #6
 8004d78:	5f82      	ldrsh	r2, [r0, r6]
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8004d7a:	434b      	muls	r3, r1
  if ( pHandle->hKiGain == 0 )
 8004d7c:	2a00      	cmp	r2, #0
 8004d7e:	d101      	bne.n	8004d84 <PI_Controller+0x1c>
    {
      pHandle->wIntegralTerm = pHandle->wLowerIntegralLimit;
    }
    else
    {
      pHandle->wIntegralTerm = wIntegral_sum_temp;
 8004d80:	6082      	str	r2, [r0, #8]
 8004d82:	e00c      	b.n	8004d9e <PI_Controller+0x36>
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8004d84:	4351      	muls	r1, r2
    wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 8004d86:	6886      	ldr	r6, [r0, #8]
    if ( wIntegral_sum_temp < 0 )
 8004d88:	1872      	adds	r2, r6, r1
 8004d8a:	d517      	bpl.n	8004dbc <PI_Controller+0x54>
      if ( pHandle->wIntegralTerm > 0 )
 8004d8c:	2e00      	cmp	r6, #0
 8004d8e:	dd02      	ble.n	8004d96 <PI_Controller+0x2e>
        if ( wIntegral_Term > 0 )
 8004d90:	2900      	cmp	r1, #0
 8004d92:	dd00      	ble.n	8004d96 <PI_Controller+0x2e>
          wIntegral_sum_temp = INT32_MAX;
 8004d94:	4a11      	ldr	r2, [pc, #68]	; (8004ddc <PI_Controller+0x74>)
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8004d96:	68c1      	ldr	r1, [r0, #12]
 8004d98:	4291      	cmp	r1, r2
 8004d9a:	da15      	bge.n	8004dc8 <PI_Controller+0x60>
      pHandle->wIntegralTerm = pHandle->wLowerIntegralLimit;
 8004d9c:	6081      	str	r1, [r0, #8]
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
             that Cortex-M3 assembly instruction ASR (arithmetic shift right)
             is used by the compiler to perform the shifts (instead of LSR
             logical shift right)*/
  wOutput_32 = ( wProportional_Term >> pHandle->hKpDivisorPOW2 ) + ( pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2 );
 8004d9e:	6882      	ldr	r2, [r0, #8]
 8004da0:	8b81      	ldrh	r1, [r0, #28]
 8004da2:	0016      	movs	r6, r2
 8004da4:	410b      	asrs	r3, r1
 8004da6:	8bc1      	ldrh	r1, [r0, #30]
 8004da8:	410e      	asrs	r6, r1
 8004daa:	199b      	adds	r3, r3, r6
#endif

  if ( wOutput_32 > hUpperOutputLimit )
 8004dac:	429d      	cmp	r5, r3
 8004dae:	da0f      	bge.n	8004dd0 <PI_Controller+0x68>
  {

    wDischarge = hUpperOutputLimit - wOutput_32;
 8004db0:	1ae9      	subs	r1, r5, r3
    wOutput_32 = hUpperOutputLimit;
 8004db2:	002b      	movs	r3, r5
    wDischarge = hLowerOutputLimit - wOutput_32;
    wOutput_32 = hLowerOutputLimit;
  }
  else { /* Nothing to do here */ }

  pHandle->wIntegralTerm += wDischarge;
 8004db4:	1852      	adds	r2, r2, r1
 8004db6:	6082      	str	r2, [r0, #8]

  return ( ( int16_t )( wOutput_32 ) );
 8004db8:	b218      	sxth	r0, r3
}
 8004dba:	bd70      	pop	{r4, r5, r6, pc}
      if ( pHandle->wIntegralTerm < 0 )
 8004dbc:	2e00      	cmp	r6, #0
 8004dbe:	daea      	bge.n	8004d96 <PI_Controller+0x2e>
        if ( wIntegral_Term < 0 )
 8004dc0:	2900      	cmp	r1, #0
 8004dc2:	dae8      	bge.n	8004d96 <PI_Controller+0x2e>
          wIntegral_sum_temp = -INT32_MAX;
 8004dc4:	4a06      	ldr	r2, [pc, #24]	; (8004de0 <PI_Controller+0x78>)
 8004dc6:	e7e6      	b.n	8004d96 <PI_Controller+0x2e>
    else if ( wIntegral_sum_temp < pHandle->wLowerIntegralLimit )
 8004dc8:	6901      	ldr	r1, [r0, #16]
 8004dca:	4291      	cmp	r1, r2
 8004dcc:	ddd8      	ble.n	8004d80 <PI_Controller+0x18>
 8004dce:	e7e5      	b.n	8004d9c <PI_Controller+0x34>
  int32_t wDischarge = 0;
 8004dd0:	2100      	movs	r1, #0
  else if ( wOutput_32 < hLowerOutputLimit )
 8004dd2:	429c      	cmp	r4, r3
 8004dd4:	ddee      	ble.n	8004db4 <PI_Controller+0x4c>
    wDischarge = hLowerOutputLimit - wOutput_32;
 8004dd6:	1ae1      	subs	r1, r4, r3
    wOutput_32 = hLowerOutputLimit;
 8004dd8:	0023      	movs	r3, r4
 8004dda:	e7eb      	b.n	8004db4 <PI_Controller+0x4c>
 8004ddc:	7fffffff 	.word	0x7fffffff
 8004de0:	80000001 	.word	0x80000001

08004de4 <PQD_CalcElMotorPower>:
  */
__weak void PQD_CalcElMotorPower( PQD_MotorPowMeas_Handle_t * pHandle )
{

  int32_t wAux, wAux2, wAux3;
  qd_t Iqd = pHandle->pFOCVars->Iqd;
 8004de4:	0002      	movs	r2, r0
{
 8004de6:	b570      	push	{r4, r5, r6, lr}
  qd_t Iqd = pHandle->pFOCVars->Iqd;
 8004de8:	32fc      	adds	r2, #252	; 0xfc
 8004dea:	6913      	ldr	r3, [r2, #16]
{
 8004dec:	0005      	movs	r5, r0
  qd_t Vqd = pHandle->pFOCVars->Vqd;
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8004dee:	210c      	movs	r1, #12
 8004df0:	5e5e      	ldrsh	r6, [r3, r1]
 8004df2:	2116      	movs	r1, #22
 8004df4:	5e5c      	ldrsh	r4, [r3, r1]
 8004df6:	4374      	muls	r4, r6
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8004df8:	210e      	movs	r1, #14
 8004dfa:	5e5e      	ldrsh	r6, [r3, r1]
 8004dfc:	2018      	movs	r0, #24
 8004dfe:	5e18      	ldrsh	r0, [r3, r0]
 8004e00:	4346      	muls	r6, r0
  wAux /= 65536;

  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8004e02:	6950      	ldr	r0, [r2, #20]
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8004e04:	19a6      	adds	r6, r4, r6
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8004e06:	68d4      	ldr	r4, [r2, #12]
 8004e08:	f7ff fb20 	bl	800444c <VBS_GetAvBusVoltage_V>
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8004e0c:	2196      	movs	r1, #150	; 0x96
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8004e0e:	4360      	muls	r0, r4
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8004e10:	0089      	lsls	r1, r1, #2
 8004e12:	f7fb fa2b 	bl	800026c <__divsi3>
  wAux /= 65536;
 8004e16:	17f4      	asrs	r4, r6, #31
 8004e18:	b2a4      	uxth	r4, r4
 8004e1a:	19a4      	adds	r4, r4, r6
 8004e1c:	1424      	asrs	r4, r4, #16

  wAux3 = wAux * wAux2;
 8004e1e:	4344      	muls	r4, r0
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
  wAux3 /= 10;
  wAux3 /= 65536;
 8004e20:	21a0      	movs	r1, #160	; 0xa0
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 8004e22:	2006      	movs	r0, #6
  wAux3 /= 65536;
 8004e24:	0309      	lsls	r1, r1, #12
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 8004e26:	4360      	muls	r0, r4
  wAux3 /= 65536;
 8004e28:	f7fb fa20 	bl	800026c <__divsi3>

  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 8004e2c:	b201      	sxth	r1, r0
 8004e2e:	0028      	movs	r0, r5
 8004e30:	f7ff ff03 	bl	8004c3a <MPM_CalcElMotorPower>

}
 8004e34:	bd70      	pop	{r4, r5, r6, pc}

08004e36 <waitForPolarizationEnd>:
 *         repCnt: repetition counter value
 *         cnt: polarization counter value
 * @retval none
 */
__weak void waitForPolarizationEnd( TIM_TypeDef*  TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt )
{
 8004e36:	b5f0      	push	{r4, r5, r6, r7, lr}
  counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
 8004e38:	6805      	ldr	r5, [r0, #0]
 8004e3a:	2460      	movs	r4, #96	; 0x60
 8004e3c:	002e      	movs	r6, r5
  uint16_t hCalibrationPeriodCounter;
  uint16_t hMaxPeriodsNumber;

  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
  {
    hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u));
 8004e3e:	3201      	adds	r2, #1
 8004e40:	4026      	ands	r6, r4
  if (counter_mode == 0U)
 8004e42:	4225      	tst	r5, r4
 8004e44:	d102      	bne.n	8004e4c <waitForPolarizationEnd+0x16>
    counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8004e46:	6804      	ldr	r4, [r0, #0]
  }
  else
  {
	hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u)>>1);
 8004e48:	0852      	lsrs	r2, r2, #1
 8004e4a:	e001      	b.n	8004e50 <waitForPolarizationEnd+0x1a>
  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
 8004e4c:	2e60      	cmp	r6, #96	; 0x60
 8004e4e:	d1fb      	bne.n	8004e48 <waitForPolarizationEnd+0x12>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8004e50:	2503      	movs	r5, #3
  }

  /* Wait for NB_CONVERSIONS to be executed */
  LL_TIM_ClearFlag_CC1(TIMx);
  hCalibrationPeriodCounter = 0u;
 8004e52:	2400      	movs	r4, #0
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8004e54:	2702      	movs	r7, #2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8004e56:	426d      	negs	r5, r5
	hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u)>>1);
 8004e58:	0152      	lsls	r2, r2, #5
 8004e5a:	6105      	str	r5, [r0, #16]
  while (*cnt < NB_CONVERSIONS)
 8004e5c:	781e      	ldrb	r6, [r3, #0]
 8004e5e:	2e0f      	cmp	r6, #15
 8004e60:	d80c      	bhi.n	8004e7c <waitForPolarizationEnd+0x46>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8004e62:	6906      	ldr	r6, [r0, #16]
 8004e64:	423e      	tst	r6, r7
 8004e66:	d0f9      	beq.n	8004e5c <waitForPolarizationEnd+0x26>
  {
    if (LL_TIM_IsActiveFlag_CC1(TIMx))
    {
      LL_TIM_ClearFlag_CC1(TIMx);
      hCalibrationPeriodCounter++;
 8004e68:	3401      	adds	r4, #1
 8004e6a:	b2a4      	uxth	r4, r4
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8004e6c:	6105      	str	r5, [r0, #16]
      if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8004e6e:	42a2      	cmp	r2, r4
 8004e70:	d8f4      	bhi.n	8004e5c <waitForPolarizationEnd+0x26>
      {
        if (*cnt < NB_CONVERSIONS)
 8004e72:	781e      	ldrb	r6, [r3, #0]
 8004e74:	2e0f      	cmp	r6, #15
 8004e76:	d8f1      	bhi.n	8004e5c <waitForPolarizationEnd+0x26>
        {
          *SWerror = 1u;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	800b      	strh	r3, [r1, #0]
          break;
        }
      }
    }
  }
}
 8004e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e7e <PWMC_GetPhaseCurrents>:
  * @param  pHandle handle on the target PWMC component
  * @param  pStator_Currents Pointer to the structure that will receive motor current
  *         of phase A and B in ElectricalValue format.
*/
__weak void PWMC_GetPhaseCurrents( PWMC_Handle_t * pHandle, ab_t * Iab )
{
 8004e7e:	b510      	push	{r4, lr}
  pHandle->pFctGetPhaseCurrents( pHandle, Iab );
 8004e80:	6843      	ldr	r3, [r0, #4]
 8004e82:	4798      	blx	r3
}
 8004e84:	bd10      	pop	{r4, pc}

08004e86 <PWMC_SetPhaseVoltage>:
__weak uint16_t PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, alphabeta_t Valfa_beta )
{
  int32_t wX, wY, wZ, wUAlpha, wUBeta, wTimePhA, wTimePhB, wTimePhC;

  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8004e86:	0003      	movs	r3, r0
{
 8004e88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e8a:	000d      	movs	r5, r1
 8004e8c:	0002      	movs	r2, r0
 8004e8e:	9101      	str	r1, [sp, #4]
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8004e90:	8e06      	ldrh	r6, [r0, #48]	; 0x30
 8004e92:	b209      	sxth	r1, r1
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8004e94:	3350      	adds	r3, #80	; 0x50
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8004e96:	434e      	muls	r6, r1
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8004e98:	8819      	ldrh	r1, [r3, #0]
 8004e9a:	142d      	asrs	r5, r5, #16
 8004e9c:	434d      	muls	r5, r1
 8004e9e:	006d      	lsls	r5, r5, #1
 8004ea0:	426f      	negs	r7, r5

  wX = wUBeta;
  wY = ( wUBeta + wUAlpha ) / 2;
 8004ea2:	1b75      	subs	r5, r6, r5
 8004ea4:	0feb      	lsrs	r3, r5, #31
  wZ = ( wUBeta - wUAlpha ) / 2;
 8004ea6:	1bbe      	subs	r6, r7, r6
  wY = ( wUBeta + wUAlpha ) / 2;
 8004ea8:	195b      	adds	r3, r3, r5
 8004eaa:	105b      	asrs	r3, r3, #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8004eac:	0ff4      	lsrs	r4, r6, #31
  wY = ( wUBeta + wUAlpha ) / 2;
 8004eae:	9300      	str	r3, [sp, #0]
  wZ = ( wUBeta - wUAlpha ) / 2;
 8004eb0:	19a4      	adds	r4, r4, r6
 8004eb2:	1c83      	adds	r3, r0, #2
 8004eb4:	469c      	mov	ip, r3
 8004eb6:	1064      	asrs	r4, r4, #1
  if ( wY < 0 )
  {
    if ( wZ < 0 )
    {
      pHandle->Sector = SECTOR_5;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8004eb8:	0889      	lsrs	r1, r1, #2
 8004eba:	323a      	adds	r2, #58	; 0x3a
  if ( wY < 0 )
 8004ebc:	1c6b      	adds	r3, r5, #1
 8004ebe:	db00      	blt.n	8004ec2 <PWMC_SetPhaseVoltage+0x3c>
 8004ec0:	e083      	b.n	8004fca <PWMC_SetPhaseVoltage+0x144>
    if ( wZ < 0 )
 8004ec2:	1c73      	adds	r3, r6, #1
 8004ec4:	da1a      	bge.n	8004efc <PWMC_SetPhaseVoltage+0x76>
      pHandle->Sector = SECTOR_5;
 8004ec6:	2704      	movs	r7, #4
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8004ec8:	9b00      	ldr	r3, [sp, #0]
      pHandle->Sector = SECTOR_5;
 8004eca:	7017      	strb	r7, [r2, #0]
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8004ecc:	1b1b      	subs	r3, r3, r4
 8004ece:	17da      	asrs	r2, r3, #31
 8004ed0:	0392      	lsls	r2, r2, #14
 8004ed2:	0b94      	lsrs	r4, r2, #14
 8004ed4:	18e4      	adds	r4, r4, r3
      wTimePhB = wTimePhA + wZ / 131072;
      wTimePhC = wTimePhA - wY / 131072;
 8004ed6:	17eb      	asrs	r3, r5, #31
      wTimePhB = wTimePhA + wZ / 131072;
 8004ed8:	17f2      	asrs	r2, r6, #31
      wTimePhC = wTimePhA - wY / 131072;
 8004eda:	039b      	lsls	r3, r3, #14
      wTimePhB = wTimePhA + wZ / 131072;
 8004edc:	0392      	lsls	r2, r2, #14
      wTimePhC = wTimePhA - wY / 131072;
 8004ede:	0b9b      	lsrs	r3, r3, #14
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8004ee0:	14a4      	asrs	r4, r4, #18
      wTimePhB = wTimePhA + wZ / 131072;
 8004ee2:	0b92      	lsrs	r2, r2, #14
      wTimePhC = wTimePhA - wY / 131072;
 8004ee4:	195b      	adds	r3, r3, r5
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8004ee6:	1861      	adds	r1, r4, r1
      wTimePhB = wTimePhA + wZ / 131072;
 8004ee8:	1992      	adds	r2, r2, r6
      wTimePhC = wTimePhA - wY / 131072;
 8004eea:	149b      	asrs	r3, r3, #18
      wTimePhB = wTimePhA + wZ / 131072;
 8004eec:	1492      	asrs	r2, r2, #18
      wTimePhC = wTimePhA - wY / 131072;
 8004eee:	1acb      	subs	r3, r1, r3
      wTimePhB = wTimePhA + wZ / 131072;
 8004ef0:	1852      	adds	r2, r2, r1
      pHandle->lowDuty = wTimePhC;
 8004ef2:	8783      	strh	r3, [r0, #60]	; 0x3c
      pHandle->midDuty = wTimePhA;
 8004ef4:	87c1      	strh	r1, [r0, #62]	; 0x3e
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
        wTimePhC = wTimePhA - wY / 131072;
        wTimePhB = wTimePhC + wX / 131072;
        pHandle->lowDuty = wTimePhA;
        pHandle->midDuty = wTimePhC;
        pHandle->highDuty = wTimePhB;
 8004ef6:	4664      	mov	r4, ip
 8004ef8:	87e2      	strh	r2, [r4, #62]	; 0x3e
 8004efa:	e01a      	b.n	8004f32 <PWMC_SetPhaseVoltage+0xac>
      if ( wX <= 0 )
 8004efc:	2f00      	cmp	r7, #0
 8004efe:	dc4f      	bgt.n	8004fa0 <PWMC_SetPhaseVoltage+0x11a>
        pHandle->Sector = SECTOR_4;
 8004f00:	2303      	movs	r3, #3
 8004f02:	7013      	strb	r3, [r2, #0]
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8004f04:	1b3a      	subs	r2, r7, r4
 8004f06:	17d3      	asrs	r3, r2, #31
 8004f08:	039b      	lsls	r3, r3, #14
 8004f0a:	0b9c      	lsrs	r4, r3, #14
 8004f0c:	18a4      	adds	r4, r4, r2
        wTimePhB = wTimePhA + wZ / 131072;
 8004f0e:	17f2      	asrs	r2, r6, #31
 8004f10:	0392      	lsls	r2, r2, #14
        wTimePhC = wTimePhB - wX / 131072;
 8004f12:	17fb      	asrs	r3, r7, #31
        wTimePhB = wTimePhA + wZ / 131072;
 8004f14:	0b92      	lsrs	r2, r2, #14
        wTimePhC = wTimePhB - wX / 131072;
 8004f16:	03db      	lsls	r3, r3, #15
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8004f18:	14a4      	asrs	r4, r4, #18
        wTimePhB = wTimePhA + wZ / 131072;
 8004f1a:	1992      	adds	r2, r2, r6
        wTimePhC = wTimePhB - wX / 131072;
 8004f1c:	0bdb      	lsrs	r3, r3, #15
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8004f1e:	1861      	adds	r1, r4, r1
        wTimePhB = wTimePhA + wZ / 131072;
 8004f20:	1492      	asrs	r2, r2, #18
        wTimePhC = wTimePhB - wX / 131072;
 8004f22:	19db      	adds	r3, r3, r7
        wTimePhB = wTimePhA + wZ / 131072;
 8004f24:	1852      	adds	r2, r2, r1
        wTimePhC = wTimePhB - wX / 131072;
 8004f26:	145b      	asrs	r3, r3, #17
 8004f28:	1ad3      	subs	r3, r2, r3
        pHandle->lowDuty = wTimePhC;
 8004f2a:	8783      	strh	r3, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhB;
 8004f2c:	87c2      	strh	r2, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhA;
 8004f2e:	4664      	mov	r4, ip
 8004f30:	87e1      	strh	r1, [r4, #62]	; 0x3e
        pHandle->midDuty = wTimePhB;
        pHandle->highDuty = wTimePhC;
      }
  }

  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 8004f32:	43cc      	mvns	r4, r1
 8004f34:	17e4      	asrs	r4, r4, #31
 8004f36:	4021      	ands	r1, r4
 8004f38:	43d4      	mvns	r4, r2
 8004f3a:	17e4      	asrs	r4, r4, #31
 8004f3c:	4022      	ands	r2, r4
 8004f3e:	43dc      	mvns	r4, r3
 8004f40:	17e4      	asrs	r4, r4, #31
 8004f42:	4023      	ands	r3, r4
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
  
  if ( pHandle->DTTest == 1u )
 8004f44:	0004      	movs	r4, r0
 8004f46:	b289      	uxth	r1, r1
 8004f48:	b292      	uxth	r2, r2
 8004f4a:	b29b      	uxth	r3, r3
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 8004f4c:	8641      	strh	r1, [r0, #50]	; 0x32
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 8004f4e:	8682      	strh	r2, [r0, #52]	; 0x34
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 8004f50:	86c3      	strh	r3, [r0, #54]	; 0x36
  if ( pHandle->DTTest == 1u )
 8004f52:	344e      	adds	r4, #78	; 0x4e
 8004f54:	8824      	ldrh	r4, [r4, #0]
 8004f56:	2c01      	cmp	r4, #1
 8004f58:	d11f      	bne.n	8004f9a <PWMC_SetPhaseVoltage+0x114>
  {
    /* Dead time compensation */
    if ( pHandle->Ia > 0 )
 8004f5a:	0005      	movs	r5, r0
    {
      pHandle->CntPhA += pHandle->DTCompCnt;
 8004f5c:	0004      	movs	r4, r0
    if ( pHandle->Ia > 0 )
 8004f5e:	3548      	adds	r5, #72	; 0x48
 8004f60:	2600      	movs	r6, #0
 8004f62:	5fad      	ldrsh	r5, [r5, r6]
      pHandle->CntPhA += pHandle->DTCompCnt;
 8004f64:	3454      	adds	r4, #84	; 0x54
 8004f66:	8824      	ldrh	r4, [r4, #0]
    if ( pHandle->Ia > 0 )
 8004f68:	2d00      	cmp	r5, #0
 8004f6a:	dc00      	bgt.n	8004f6e <PWMC_SetPhaseVoltage+0xe8>
 8004f6c:	e07d      	b.n	800506a <PWMC_SetPhaseVoltage+0x1e4>
      pHandle->CntPhA += pHandle->DTCompCnt;
 8004f6e:	1909      	adds	r1, r1, r4
    }
    else
    {
      pHandle->CntPhA -= pHandle->DTCompCnt;
 8004f70:	b289      	uxth	r1, r1
 8004f72:	8641      	strh	r1, [r0, #50]	; 0x32
    }

    if ( pHandle->Ib > 0 )
 8004f74:	0001      	movs	r1, r0
 8004f76:	314a      	adds	r1, #74	; 0x4a
 8004f78:	2500      	movs	r5, #0
 8004f7a:	5f49      	ldrsh	r1, [r1, r5]
 8004f7c:	2900      	cmp	r1, #0
 8004f7e:	dc00      	bgt.n	8004f82 <PWMC_SetPhaseVoltage+0xfc>
 8004f80:	e075      	b.n	800506e <PWMC_SetPhaseVoltage+0x1e8>
    {
      pHandle->CntPhB += pHandle->DTCompCnt;
 8004f82:	1912      	adds	r2, r2, r4
    }
    else
    {
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8004f84:	b292      	uxth	r2, r2
 8004f86:	8682      	strh	r2, [r0, #52]	; 0x34
    }

    if ( pHandle->Ic > 0 )
 8004f88:	0002      	movs	r2, r0
 8004f8a:	324c      	adds	r2, #76	; 0x4c
 8004f8c:	2100      	movs	r1, #0
 8004f8e:	5e52      	ldrsh	r2, [r2, r1]
 8004f90:	2a00      	cmp	r2, #0
 8004f92:	dc00      	bgt.n	8004f96 <PWMC_SetPhaseVoltage+0x110>
 8004f94:	e06d      	b.n	8005072 <PWMC_SetPhaseVoltage+0x1ec>
    {
      pHandle->CntPhC += pHandle->DTCompCnt;
 8004f96:	191b      	adds	r3, r3, r4
    }
    else
    {
      pHandle->CntPhC -= pHandle->DTCompCnt;
 8004f98:	86c3      	strh	r3, [r0, #54]	; 0x36
    }
  }

  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8004f9a:	6983      	ldr	r3, [r0, #24]
 8004f9c:	4798      	blx	r3
}
 8004f9e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        pHandle->Sector = SECTOR_3;
 8004fa0:	2402      	movs	r4, #2
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8004fa2:	9b00      	ldr	r3, [sp, #0]
        pHandle->Sector = SECTOR_3;
 8004fa4:	7014      	strb	r4, [r2, #0]
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8004fa6:	1bdc      	subs	r4, r3, r7
 8004fa8:	17e2      	asrs	r2, r4, #31
 8004faa:	0392      	lsls	r2, r2, #14
 8004fac:	0b93      	lsrs	r3, r2, #14
 8004fae:	191b      	adds	r3, r3, r4
 8004fb0:	149b      	asrs	r3, r3, #18
 8004fb2:	1859      	adds	r1, r3, r1
        wTimePhC = wTimePhA - wY / 131072;
 8004fb4:	17eb      	asrs	r3, r5, #31
 8004fb6:	039b      	lsls	r3, r3, #14
 8004fb8:	0b9b      	lsrs	r3, r3, #14
 8004fba:	195b      	adds	r3, r3, r5
 8004fbc:	149b      	asrs	r3, r3, #18
 8004fbe:	1acb      	subs	r3, r1, r3
        wTimePhB = wTimePhC + wX / 131072;
 8004fc0:	147a      	asrs	r2, r7, #17
 8004fc2:	18d2      	adds	r2, r2, r3
        pHandle->lowDuty = wTimePhB;
 8004fc4:	8782      	strh	r2, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhC;
 8004fc6:	87c3      	strh	r3, [r0, #62]	; 0x3e
 8004fc8:	e7b1      	b.n	8004f2e <PWMC_SetPhaseVoltage+0xa8>
    if ( wZ >= 0 )
 8004fca:	1c73      	adds	r3, r6, #1
 8004fcc:	db1a      	blt.n	8005004 <PWMC_SetPhaseVoltage+0x17e>
      pHandle->Sector = SECTOR_2;
 8004fce:	2701      	movs	r7, #1
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8004fd0:	9b00      	ldr	r3, [sp, #0]
      pHandle->Sector = SECTOR_2;
 8004fd2:	7017      	strb	r7, [r2, #0]
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8004fd4:	1b1b      	subs	r3, r3, r4
 8004fd6:	17da      	asrs	r2, r3, #31
 8004fd8:	0392      	lsls	r2, r2, #14
 8004fda:	0b94      	lsrs	r4, r2, #14
      wTimePhB = wTimePhA + wZ / 131072;
 8004fdc:	17f2      	asrs	r2, r6, #31
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8004fde:	18e4      	adds	r4, r4, r3
      wTimePhB = wTimePhA + wZ / 131072;
 8004fe0:	0392      	lsls	r2, r2, #14
      wTimePhC = wTimePhA - wY / 131072;
 8004fe2:	17eb      	asrs	r3, r5, #31
      wTimePhB = wTimePhA + wZ / 131072;
 8004fe4:	0b92      	lsrs	r2, r2, #14
      wTimePhC = wTimePhA - wY / 131072;
 8004fe6:	039b      	lsls	r3, r3, #14
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8004fe8:	14a4      	asrs	r4, r4, #18
      wTimePhB = wTimePhA + wZ / 131072;
 8004fea:	1992      	adds	r2, r2, r6
      wTimePhC = wTimePhA - wY / 131072;
 8004fec:	0b9b      	lsrs	r3, r3, #14
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8004fee:	1861      	adds	r1, r4, r1
      wTimePhB = wTimePhA + wZ / 131072;
 8004ff0:	1492      	asrs	r2, r2, #18
      wTimePhC = wTimePhA - wY / 131072;
 8004ff2:	195b      	adds	r3, r3, r5
      wTimePhB = wTimePhA + wZ / 131072;
 8004ff4:	1852      	adds	r2, r2, r1
      wTimePhC = wTimePhA - wY / 131072;
 8004ff6:	149b      	asrs	r3, r3, #18
 8004ff8:	1acb      	subs	r3, r1, r3
      pHandle->lowDuty = wTimePhB;
 8004ffa:	8782      	strh	r2, [r0, #60]	; 0x3c
      pHandle->midDuty = wTimePhA;
 8004ffc:	87c1      	strh	r1, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhC;
 8004ffe:	4664      	mov	r4, ip
 8005000:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005002:	e796      	b.n	8004f32 <PWMC_SetPhaseVoltage+0xac>
      if ( wX <= 0 )
 8005004:	2f00      	cmp	r7, #0
 8005006:	dc18      	bgt.n	800503a <PWMC_SetPhaseVoltage+0x1b4>
        pHandle->Sector = SECTOR_6;
 8005008:	2405      	movs	r4, #5
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 800500a:	9b00      	ldr	r3, [sp, #0]
        pHandle->Sector = SECTOR_6;
 800500c:	7014      	strb	r4, [r2, #0]
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 800500e:	1bdc      	subs	r4, r3, r7
 8005010:	17e2      	asrs	r2, r4, #31
 8005012:	0392      	lsls	r2, r2, #14
 8005014:	0b93      	lsrs	r3, r2, #14
 8005016:	191b      	adds	r3, r3, r4
 8005018:	149b      	asrs	r3, r3, #18
 800501a:	1859      	adds	r1, r3, r1
        wTimePhC = wTimePhA - wY / 131072;
 800501c:	17eb      	asrs	r3, r5, #31
 800501e:	039b      	lsls	r3, r3, #14
        wTimePhB = wTimePhC + wX / 131072;
 8005020:	17fa      	asrs	r2, r7, #31
        wTimePhC = wTimePhA - wY / 131072;
 8005022:	0b9b      	lsrs	r3, r3, #14
        wTimePhB = wTimePhC + wX / 131072;
 8005024:	03d2      	lsls	r2, r2, #15
        wTimePhC = wTimePhA - wY / 131072;
 8005026:	195b      	adds	r3, r3, r5
        wTimePhB = wTimePhC + wX / 131072;
 8005028:	0bd2      	lsrs	r2, r2, #15
        wTimePhC = wTimePhA - wY / 131072;
 800502a:	149b      	asrs	r3, r3, #18
        wTimePhB = wTimePhC + wX / 131072;
 800502c:	19d2      	adds	r2, r2, r7
        wTimePhC = wTimePhA - wY / 131072;
 800502e:	1acb      	subs	r3, r1, r3
        wTimePhB = wTimePhC + wX / 131072;
 8005030:	1452      	asrs	r2, r2, #17
 8005032:	18d2      	adds	r2, r2, r3
        pHandle->lowDuty = wTimePhA;
 8005034:	8781      	strh	r1, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhC;
 8005036:	87c3      	strh	r3, [r0, #62]	; 0x3e
 8005038:	e75d      	b.n	8004ef6 <PWMC_SetPhaseVoltage+0x70>
        pHandle->Sector = SECTOR_1;
 800503a:	2300      	movs	r3, #0
 800503c:	7013      	strb	r3, [r2, #0]
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 800503e:	1b3a      	subs	r2, r7, r4
 8005040:	17d3      	asrs	r3, r2, #31
 8005042:	039b      	lsls	r3, r3, #14
 8005044:	0b9c      	lsrs	r4, r3, #14
 8005046:	18a4      	adds	r4, r4, r2
        wTimePhB = wTimePhA + wZ / 131072;
 8005048:	17f2      	asrs	r2, r6, #31
 800504a:	0392      	lsls	r2, r2, #14
        wTimePhC = wTimePhB - wX / 131072;
 800504c:	17fb      	asrs	r3, r7, #31
        wTimePhB = wTimePhA + wZ / 131072;
 800504e:	0b92      	lsrs	r2, r2, #14
        wTimePhC = wTimePhB - wX / 131072;
 8005050:	03db      	lsls	r3, r3, #15
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8005052:	14a4      	asrs	r4, r4, #18
        wTimePhB = wTimePhA + wZ / 131072;
 8005054:	1992      	adds	r2, r2, r6
        wTimePhC = wTimePhB - wX / 131072;
 8005056:	0bdb      	lsrs	r3, r3, #15
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8005058:	1861      	adds	r1, r4, r1
        wTimePhB = wTimePhA + wZ / 131072;
 800505a:	1492      	asrs	r2, r2, #18
        wTimePhC = wTimePhB - wX / 131072;
 800505c:	19db      	adds	r3, r3, r7
        wTimePhB = wTimePhA + wZ / 131072;
 800505e:	1852      	adds	r2, r2, r1
        wTimePhC = wTimePhB - wX / 131072;
 8005060:	145b      	asrs	r3, r3, #17
 8005062:	1ad3      	subs	r3, r2, r3
        pHandle->lowDuty = wTimePhA;
 8005064:	8781      	strh	r1, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhB;
 8005066:	87c2      	strh	r2, [r0, #62]	; 0x3e
 8005068:	e7c9      	b.n	8004ffe <PWMC_SetPhaseVoltage+0x178>
      pHandle->CntPhA -= pHandle->DTCompCnt;
 800506a:	1b09      	subs	r1, r1, r4
 800506c:	e780      	b.n	8004f70 <PWMC_SetPhaseVoltage+0xea>
      pHandle->CntPhB -= pHandle->DTCompCnt;
 800506e:	1b12      	subs	r2, r2, r4
 8005070:	e788      	b.n	8004f84 <PWMC_SetPhaseVoltage+0xfe>
      pHandle->CntPhC -= pHandle->DTCompCnt;
 8005072:	1b1b      	subs	r3, r3, r4
 8005074:	e790      	b.n	8004f98 <PWMC_SetPhaseVoltage+0x112>

08005076 <PWMC_SwitchOffPWM>:
/**
  * @brief  Switches PWM generation off, inactivating the outputs.
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOffPWM( PWMC_Handle_t * pHandle )
{
 8005076:	b510      	push	{r4, lr}
  pHandle->pFctSwitchOffPwm( pHandle );
 8005078:	6883      	ldr	r3, [r0, #8]
 800507a:	4798      	blx	r3
}
 800507c:	bd10      	pop	{r4, pc}

0800507e <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr( PWMC_Handle_t * pHandle, CRCAction_t action )
{
 800507e:	b570      	push	{r4, r5, r6, lr}
 8005080:	0004      	movs	r4, r0
 8005082:	1e0d      	subs	r5, r1, #0
  bool retVal = false;
  if ( action == CRC_START )
 8005084:	d110      	bne.n	80050a8 <PWMC_CurrentReadingCalibr+0x2a>
  {
    PWMC_SwitchOffPWM( pHandle );
 8005086:	f7ff fff6 	bl	8005076 <PWMC_SwitchOffPWM>
    pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 800508a:	0023      	movs	r3, r4
 800508c:	3352      	adds	r3, #82	; 0x52
 800508e:	881b      	ldrh	r3, [r3, #0]
 8005090:	1da2      	adds	r2, r4, #6
 8005092:	87d3      	strh	r3, [r2, #62]	; 0x3e
    if ( pHandle->OffCalibrWaitTicks == 0u )
 8005094:	2b00      	cmp	r3, #0
 8005096:	d002      	beq.n	800509e <PWMC_CurrentReadingCalibr+0x20>
  bool retVal = false;
 8005098:	2500      	movs	r5, #0
  }
  else
  {
  }
  return retVal;
}
 800509a:	0028      	movs	r0, r5
 800509c:	bd70      	pop	{r4, r5, r6, pc}
      pHandle->pFctCurrReadingCalib( pHandle );
 800509e:	0020      	movs	r0, r4
 80050a0:	6923      	ldr	r3, [r4, #16]
 80050a2:	4798      	blx	r3
      retVal = true;
 80050a4:	2501      	movs	r5, #1
 80050a6:	e7f8      	b.n	800509a <PWMC_CurrentReadingCalibr+0x1c>
  else if ( action == CRC_EXEC )
 80050a8:	2901      	cmp	r1, #1
 80050aa:	d1f5      	bne.n	8005098 <PWMC_CurrentReadingCalibr+0x1a>
    if ( pHandle->OffCalibrWaitTimeCounter > 0u )
 80050ac:	1d82      	adds	r2, r0, #6
 80050ae:	8fd3      	ldrh	r3, [r2, #62]	; 0x3e
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d0f2      	beq.n	800509a <PWMC_CurrentReadingCalibr+0x1c>
      pHandle->OffCalibrWaitTimeCounter--;
 80050b4:	3b01      	subs	r3, #1
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	87d3      	strh	r3, [r2, #62]	; 0x3e
      if ( pHandle->OffCalibrWaitTimeCounter == 0u )
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1ec      	bne.n	8005098 <PWMC_CurrentReadingCalibr+0x1a>
        pHandle->pFctCurrReadingCalib( pHandle );
 80050be:	6903      	ldr	r3, [r0, #16]
 80050c0:	4798      	blx	r3
        retVal = true;
 80050c2:	e7ea      	b.n	800509a <PWMC_CurrentReadingCalibr+0x1c>

080050c4 <PWMC_CheckOverCurrent>:

/** @brief Returns #MC_BREAK_IN if an over current condition was detected on the power stage
 *         controlled by the PWMC component pointed by  @p pHandle, since the last call to this function;
 *         returns #MC_NO_FAULTS otherwise. */
__weak uint16_t PWMC_CheckOverCurrent( PWMC_Handle_t * pHandle )
{
 80050c4:	b510      	push	{r4, lr}
  return pHandle->pFctIsOverCurrentOccurred( pHandle );
 80050c6:	69c3      	ldr	r3, [r0, #28]
 80050c8:	4798      	blx	r3
}
 80050ca:	bd10      	pop	{r4, pc}

080050cc <R3_1_GetPhaseCurrents>:
 * @brief  It computes and return latest converted motor phase currents
 * @param  pHdl: handler of the current instance of the PWM component
 * @retval ab_t Ia and Ib current in ab_t format
 */
__weak void R3_1_GetPhaseCurrents( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
 80050cc:	b530      	push	{r4, r5, lr}
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80050ce:	2470      	movs	r4, #112	; 0x70
 80050d0:	0003      	movs	r3, r0
 80050d2:	483c      	ldr	r0, [pc, #240]	; (80051c4 <R3_1_GetPhaseCurrents+0xf8>)
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 80050d4:	2504      	movs	r5, #4
 80050d6:	6842      	ldr	r2, [r0, #4]
 80050d8:	43a2      	bics	r2, r4
 80050da:	6042      	str	r2, [r0, #4]
  uint8_t bSector;

  /* disable ADC trigger source */
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);

  bSector = ( uint8_t ) pHandle->_Super.Sector;
 80050dc:	001a      	movs	r2, r3
 80050de:	4c3a      	ldr	r4, [pc, #232]	; (80051c8 <R3_1_GetPhaseCurrents+0xfc>)
 80050e0:	323a      	adds	r2, #58	; 0x3a
 80050e2:	7810      	ldrb	r0, [r2, #0]
 80050e4:	68e2      	ldr	r2, [r4, #12]
 80050e6:	43aa      	bics	r2, r5
 80050e8:	60e2      	str	r2, [r4, #12]

  LL_ADC_REG_SetSequencerScanDirection(ADC1, LL_ADC_REG_SEQ_SCAN_DIR_FORWARD);
  hReg1 = *pHandle->pParams_str->ADCDataReg1[bSector];
 80050ea:	6f9c      	ldr	r4, [r3, #120]	; 0x78
 80050ec:	0082      	lsls	r2, r0, #2
 80050ee:	18a2      	adds	r2, r4, r2
 80050f0:	6b54      	ldr	r4, [r2, #52]	; 0x34
  hReg2 = *pHandle->pParams_str->ADCDataReg2[bSector];
 80050f2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
  hReg1 = *pHandle->pParams_str->ADCDataReg1[bSector];
 80050f4:	8825      	ldrh	r5, [r4, #0]
  hReg2 = *pHandle->pParams_str->ADCDataReg2[bSector];
 80050f6:	8812      	ldrh	r2, [r2, #0]
  hReg1 = *pHandle->pParams_str->ADCDataReg1[bSector];
 80050f8:	b2ad      	uxth	r5, r5
  hReg2 = *pHandle->pParams_str->ADCDataReg2[bSector];
 80050fa:	b292      	uxth	r2, r2
  
  switch ( bSector )
 80050fc:	2805      	cmp	r0, #5
 80050fe:	d80f      	bhi.n	8005120 <R3_1_GetPhaseCurrents+0x54>
 8005100:	4c32      	ldr	r4, [pc, #200]	; (80051cc <R3_1_GetPhaseCurrents+0x100>)
 8005102:	f7fb f80b 	bl	800011c <__gnu_thumb1_case_uqi>
 8005106:	462a      	.short	0x462a
 8005108:	2a030346 	.word	0x2a030346
    case SECTOR_4:
    case SECTOR_5:
      /* Current on Phase C is not accessible     */
      /* Ia = PhaseAOffset - ADC converted value) ------------------------------*/

      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 800510c:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 800510e:	1b40      	subs	r0, r0, r5

      /* Saturation of Ia */
      if ( wAux < -INT16_MAX )
 8005110:	42a0      	cmp	r0, r4
 8005112:	da14      	bge.n	800513e <R3_1_GetPhaseCurrents+0x72>
      {
        pStator_Currents->a = -INT16_MAX;
 8005114:	800c      	strh	r4, [r1, #0]
        pStator_Currents->a = ( int16_t )wAux;
      }

      /* Ib = PhaseBOffset - ADC converted value) ------------------------------*/

      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 8005116:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8005118:	1a82      	subs	r2, r0, r2

      /* Saturation of Ib */
      if ( wAux < -INT16_MAX )
 800511a:	42a2      	cmp	r2, r4
 800511c:	da16      	bge.n	800514c <R3_1_GetPhaseCurrents+0x80>
      {
        pStator_Currents->b = -INT16_MAX;
 800511e:	804c      	strh	r4, [r1, #2]

    default:
      break;
  }

  pHandle->_Super.Ia = pStator_Currents->a;
 8005120:	2000      	movs	r0, #0
 8005122:	5e0a      	ldrsh	r2, [r1, r0]
 8005124:	0018      	movs	r0, r3
 8005126:	3048      	adds	r0, #72	; 0x48
 8005128:	8002      	strh	r2, [r0, #0]
  pHandle->_Super.Ib = pStator_Currents->b;
 800512a:	2002      	movs	r0, #2
 800512c:	5e09      	ldrsh	r1, [r1, r0]
 800512e:	0018      	movs	r0, r3
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8005130:	1852      	adds	r2, r2, r1
  pHandle->_Super.Ib = pStator_Currents->b;
 8005132:	304a      	adds	r0, #74	; 0x4a
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8005134:	4252      	negs	r2, r2
 8005136:	334c      	adds	r3, #76	; 0x4c
  pHandle->_Super.Ib = pStator_Currents->b;
 8005138:	8001      	strh	r1, [r0, #0]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 800513a:	801a      	strh	r2, [r3, #0]
}
 800513c:	bd30      	pop	{r4, r5, pc}
      else  if ( wAux > INT16_MAX )
 800513e:	2580      	movs	r5, #128	; 0x80
 8005140:	022d      	lsls	r5, r5, #8
 8005142:	42a8      	cmp	r0, r5
 8005144:	db00      	blt.n	8005148 <R3_1_GetPhaseCurrents+0x7c>
        pStator_Currents->a = INT16_MAX;
 8005146:	4822      	ldr	r0, [pc, #136]	; (80051d0 <R3_1_GetPhaseCurrents+0x104>)
        pStator_Currents->a = ( int16_t )wAux;
 8005148:	8008      	strh	r0, [r1, #0]
 800514a:	e7e4      	b.n	8005116 <R3_1_GetPhaseCurrents+0x4a>
      else  if ( wAux > INT16_MAX )
 800514c:	2080      	movs	r0, #128	; 0x80
 800514e:	0200      	lsls	r0, r0, #8
 8005150:	4282      	cmp	r2, r0
 8005152:	db00      	blt.n	8005156 <R3_1_GetPhaseCurrents+0x8a>
        pStator_Currents->b = INT16_MAX;
 8005154:	4a1e      	ldr	r2, [pc, #120]	; (80051d0 <R3_1_GetPhaseCurrents+0x104>)
        pStator_Currents->b = ( int16_t )wAux;
 8005156:	804a      	strh	r2, [r1, #2]
 8005158:	e7e2      	b.n	8005120 <R3_1_GetPhaseCurrents+0x54>
      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg1 );
 800515a:	6e18      	ldr	r0, [r3, #96]	; 0x60
 800515c:	1b40      	subs	r0, r0, r5
      if ( wAux < -INT16_MAX )
 800515e:	42a0      	cmp	r0, r4
 8005160:	da0c      	bge.n	800517c <R3_1_GetPhaseCurrents+0xb0>
        pStator_Currents->b = -INT16_MAX;
 8005162:	804c      	strh	r4, [r1, #2]
      wAux = -wAux - ( int32_t )pStator_Currents->b;
 8005164:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8005166:	1a12      	subs	r2, r2, r0
 8005168:	2502      	movs	r5, #2
 800516a:	5f48      	ldrsh	r0, [r1, r5]
 800516c:	1a12      	subs	r2, r2, r0
      if ( wAux > INT16_MAX )
 800516e:	2080      	movs	r0, #128	; 0x80
 8005170:	0200      	lsls	r0, r0, #8
 8005172:	4282      	cmp	r2, r0
 8005174:	db09      	blt.n	800518a <R3_1_GetPhaseCurrents+0xbe>
        pStator_Currents->a = INT16_MAX;
 8005176:	4a16      	ldr	r2, [pc, #88]	; (80051d0 <R3_1_GetPhaseCurrents+0x104>)
        pStator_Currents->a = ( int16_t )wAux;
 8005178:	800a      	strh	r2, [r1, #0]
 800517a:	e7d1      	b.n	8005120 <R3_1_GetPhaseCurrents+0x54>
      else  if ( wAux > INT16_MAX )
 800517c:	2580      	movs	r5, #128	; 0x80
 800517e:	022d      	lsls	r5, r5, #8
 8005180:	42a8      	cmp	r0, r5
 8005182:	db00      	blt.n	8005186 <R3_1_GetPhaseCurrents+0xba>
        pStator_Currents->b = INT16_MAX;
 8005184:	4812      	ldr	r0, [pc, #72]	; (80051d0 <R3_1_GetPhaseCurrents+0x104>)
        pStator_Currents->b = ( int16_t )wAux;
 8005186:	8048      	strh	r0, [r1, #2]
 8005188:	e7ec      	b.n	8005164 <R3_1_GetPhaseCurrents+0x98>
      else  if ( wAux < -INT16_MAX )
 800518a:	42a2      	cmp	r2, r4
 800518c:	daf4      	bge.n	8005178 <R3_1_GetPhaseCurrents+0xac>
        pStator_Currents->a = -INT16_MAX;
 800518e:	800c      	strh	r4, [r1, #0]
 8005190:	e7c6      	b.n	8005120 <R3_1_GetPhaseCurrents+0x54>
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 8005192:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8005194:	1b40      	subs	r0, r0, r5
      if ( wAux < -INT16_MAX )
 8005196:	42a0      	cmp	r0, r4
 8005198:	da0c      	bge.n	80051b4 <R3_1_GetPhaseCurrents+0xe8>
        pStator_Currents->a = -INT16_MAX;
 800519a:	800c      	strh	r4, [r1, #0]
      wAux = -wAux -  ( int32_t )pStator_Currents->a;         /* Ib  */
 800519c:	6e58      	ldr	r0, [r3, #100]	; 0x64
 800519e:	1a12      	subs	r2, r2, r0
 80051a0:	2500      	movs	r5, #0
 80051a2:	5f48      	ldrsh	r0, [r1, r5]
 80051a4:	1a12      	subs	r2, r2, r0
      if ( wAux > INT16_MAX )
 80051a6:	2080      	movs	r0, #128	; 0x80
 80051a8:	0200      	lsls	r0, r0, #8
 80051aa:	4282      	cmp	r2, r0
 80051ac:	dad2      	bge.n	8005154 <R3_1_GetPhaseCurrents+0x88>
      else  if ( wAux < -INT16_MAX )
 80051ae:	42a2      	cmp	r2, r4
 80051b0:	dbb5      	blt.n	800511e <R3_1_GetPhaseCurrents+0x52>
 80051b2:	e7d0      	b.n	8005156 <R3_1_GetPhaseCurrents+0x8a>
      else  if ( wAux > INT16_MAX )
 80051b4:	2580      	movs	r5, #128	; 0x80
 80051b6:	022d      	lsls	r5, r5, #8
 80051b8:	42a8      	cmp	r0, r5
 80051ba:	db00      	blt.n	80051be <R3_1_GetPhaseCurrents+0xf2>
        pStator_Currents->a = INT16_MAX;
 80051bc:	4804      	ldr	r0, [pc, #16]	; (80051d0 <R3_1_GetPhaseCurrents+0x104>)
        pStator_Currents->a = ( int16_t )wAux;
 80051be:	8008      	strh	r0, [r1, #0]
 80051c0:	e7ec      	b.n	800519c <R3_1_GetPhaseCurrents+0xd0>
 80051c2:	46c0      	nop			; (mov r8, r8)
 80051c4:	40012c00 	.word	0x40012c00
 80051c8:	40012400 	.word	0x40012400
 80051cc:	ffff8001 	.word	0xffff8001
 80051d0:	00007fff 	.word	0x00007fff

080051d4 <R3_1_HFCurrentsCalibrationAB>:
*         the offset computation.
* @param  pHandle Pointer on the target component instance.
* @retval It always returns {0,0} in ab_t format
*/
__weak void R3_1_HFCurrentsCalibrationAB( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
 80051d4:	b530      	push	{r4, r5, lr}
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = TIM1;
  uint8_t bSector = pHandle->CalibSector;
 80051d6:	0003      	movs	r3, r0
 80051d8:	2570      	movs	r5, #112	; 0x70
 80051da:	4c10      	ldr	r4, [pc, #64]	; (800521c <R3_1_HFCurrentsCalibrationAB+0x48>)
 80051dc:	3373      	adds	r3, #115	; 0x73
 80051de:	6862      	ldr	r2, [r4, #4]
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	43aa      	bics	r2, r5
 80051e4:	6062      	str	r2, [r4, #4]

  /* disable ADC trigger source */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 80051e6:	0002      	movs	r2, r0
 80051e8:	3272      	adds	r2, #114	; 0x72
 80051ea:	7814      	ldrb	r4, [r2, #0]
 80051ec:	2c0f      	cmp	r4, #15
 80051ee:	d810      	bhi.n	8005212 <R3_1_HFCurrentsCalibrationAB+0x3e>
  {
    pHandle->PhaseAOffset += *pHandle->pParams_str->ADCDataReg1[bSector];
 80051f0:	6f84      	ldr	r4, [r0, #120]	; 0x78
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	18e3      	adds	r3, r4, r3
 80051f6:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 80051f8:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80051fa:	8824      	ldrh	r4, [r4, #0]
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[bSector];
 80051fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    pHandle->PhaseAOffset += *pHandle->pParams_str->ADCDataReg1[bSector];
 80051fe:	192c      	adds	r4, r5, r4
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[bSector];
 8005200:	881b      	ldrh	r3, [r3, #0]
    pHandle->PhaseAOffset += *pHandle->pParams_str->ADCDataReg1[bSector];
 8005202:	65c4      	str	r4, [r0, #92]	; 0x5c
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[bSector];
 8005204:	6e04      	ldr	r4, [r0, #96]	; 0x60
 8005206:	18e3      	adds	r3, r4, r3
 8005208:	6603      	str	r3, [r0, #96]	; 0x60
    pHandle->PolarizationCounter++;
 800520a:	7813      	ldrb	r3, [r2, #0]
 800520c:	3301      	adds	r3, #1
 800520e:	b2db      	uxtb	r3, r3
 8005210:	7013      	strb	r3, [r2, #0]
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8005212:	2300      	movs	r3, #0
 8005214:	800b      	strh	r3, [r1, #0]
  pStator_Currents->b = 0;
 8005216:	804b      	strh	r3, [r1, #2]
}
 8005218:	bd30      	pop	{r4, r5, pc}
 800521a:	46c0      	nop			; (mov r8, r8)
 800521c:	40012c00 	.word	0x40012c00

08005220 <R3_1_HFCurrentsCalibrationC>:
*         the offset computation.
* @param  pHandle Pointer on the target component instance.
* @retval It always returns {0,0} in ab_t format
*/
__weak void R3_1_HFCurrentsCalibrationC( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
 8005220:	b530      	push	{r4, r5, lr}
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = TIM1;
  uint8_t bSector = pHandle->CalibSector;
 8005222:	0003      	movs	r3, r0
 8005224:	2570      	movs	r5, #112	; 0x70
 8005226:	4c0f      	ldr	r4, [pc, #60]	; (8005264 <R3_1_HFCurrentsCalibrationC+0x44>)
 8005228:	3373      	adds	r3, #115	; 0x73
 800522a:	6862      	ldr	r2, [r4, #4]
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	43aa      	bics	r2, r5
 8005230:	6062      	str	r2, [r4, #4]

  /* disable ADC trigger source */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
  
  pHandle->_Super.Sector = SECTOR_1;
 8005232:	0002      	movs	r2, r0
 8005234:	2400      	movs	r4, #0
 8005236:	323a      	adds	r2, #58	; 0x3a
 8005238:	7014      	strb	r4, [r2, #0]
  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 800523a:	3238      	adds	r2, #56	; 0x38
 800523c:	7814      	ldrb	r4, [r2, #0]
 800523e:	2c0f      	cmp	r4, #15
 8005240:	d80c      	bhi.n	800525c <R3_1_HFCurrentsCalibrationC+0x3c>
  {
    pHandle->PhaseCOffset += *pHandle->pParams_str->ADCDataReg2[bSector];
 8005242:	6f84      	ldr	r4, [r0, #120]	; 0x78
 8005244:	3312      	adds	r3, #18
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	18e3      	adds	r3, r4, r3
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	6e44      	ldr	r4, [r0, #100]	; 0x64
 800524e:	881b      	ldrh	r3, [r3, #0]
 8005250:	18e3      	adds	r3, r4, r3
 8005252:	6643      	str	r3, [r0, #100]	; 0x64
    pHandle->PolarizationCounter++;
 8005254:	7813      	ldrb	r3, [r2, #0]
 8005256:	3301      	adds	r3, #1
 8005258:	b2db      	uxtb	r3, r3
 800525a:	7013      	strb	r3, [r2, #0]
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 800525c:	2300      	movs	r3, #0
 800525e:	800b      	strh	r3, [r1, #0]
  pStator_Currents->b = 0;
 8005260:	804b      	strh	r3, [r1, #2]
}
 8005262:	bd30      	pop	{r4, r5, pc}
 8005264:	40012c00 	.word	0x40012c00

08005268 <R3_1_Init>:
{
 8005268:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800526a:	2504      	movs	r5, #4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 800526c:	2108      	movs	r1, #8
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800526e:	4b37      	ldr	r3, [pc, #220]	; (800534c <R3_1_Init+0xe4>)
  MODIFY_REG(ADCx->CR,
 8005270:	4f37      	ldr	r7, [pc, #220]	; (8005350 <R3_1_Init+0xe8>)
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8005272:	685a      	ldr	r2, [r3, #4]
 8005274:	43aa      	bics	r2, r5
 8005276:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8005278:	601d      	str	r5, [r3, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 800527a:	685a      	ldr	r2, [r3, #4]
 800527c:	438a      	bics	r2, r1
 800527e:	605a      	str	r2, [r3, #4]
  * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
{
  SET_BIT(RCC->CR, RCC_CR_CSSON);
 8005280:	2280      	movs	r2, #128	; 0x80
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 8005282:	6019      	str	r1, [r3, #0]
 8005284:	4933      	ldr	r1, [pc, #204]	; (8005354 <R3_1_Init+0xec>)
 8005286:	0312      	lsls	r2, r2, #12
 8005288:	680c      	ldr	r4, [r1, #0]
 800528a:	4322      	orrs	r2, r4
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800528c:	2481      	movs	r4, #129	; 0x81
 800528e:	600a      	str	r2, [r1, #0]
 8005290:	4a31      	ldr	r2, [pc, #196]	; (8005358 <R3_1_Init+0xf0>)
 8005292:	4264      	negs	r4, r4
 8005294:	6114      	str	r4, [r2, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8005296:	68d6      	ldr	r6, [r2, #12]
 8005298:	3402      	adds	r4, #2
 800529a:	34ff      	adds	r4, #255	; 0xff
 800529c:	4334      	orrs	r4, r6
 800529e:	60d4      	str	r4, [r2, #12]
    LL_TIM_SetCounter( TIM1, ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u );
 80052a0:	0004      	movs	r4, r0
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80052a2:	2680      	movs	r6, #128	; 0x80
 80052a4:	346c      	adds	r4, #108	; 0x6c
 80052a6:	8824      	ldrh	r4, [r4, #0]
 80052a8:	03f6      	lsls	r6, r6, #15
 80052aa:	3c01      	subs	r4, #1
  WRITE_REG(TIMx->CNT, Counter);
 80052ac:	6254      	str	r4, [r2, #36]	; 0x24
 80052ae:	698c      	ldr	r4, [r1, #24]
 80052b0:	4334      	orrs	r4, r6
 80052b2:	618c      	str	r4, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80052b4:	6989      	ldr	r1, [r1, #24]
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 80052b6:	4c29      	ldr	r4, [pc, #164]	; (800535c <R3_1_Init+0xf4>)
 80052b8:	4031      	ands	r1, r6
 80052ba:	9101      	str	r1, [sp, #4]
  (void)tmpreg;
 80052bc:	9901      	ldr	r1, [sp, #4]
 80052be:	2180      	movs	r1, #128	; 0x80
 80052c0:	68e6      	ldr	r6, [r4, #12]
 80052c2:	0109      	lsls	r1, r1, #4
 80052c4:	4331      	orrs	r1, r6
 80052c6:	60e1      	str	r1, [r4, #12]
  MODIFY_REG(ADCx->CR,
 80052c8:	2180      	movs	r1, #128	; 0x80
 80052ca:	689e      	ldr	r6, [r3, #8]
 80052cc:	0609      	lsls	r1, r1, #24
 80052ce:	403e      	ands	r6, r7
 80052d0:	4331      	orrs	r1, r6
 80052d2:	6099      	str	r1, [r3, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 80052d4:	2610      	movs	r6, #16
  return (READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS));
 80052d6:	2102      	movs	r1, #2
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 80052d8:	689c      	ldr	r4, [r3, #8]
    while ((LL_ADC_IsCalibrationOnGoing(ADC1) == SET) ||
 80052da:	2c00      	cmp	r4, #0
 80052dc:	dbfc      	blt.n	80052d8 <R3_1_Init+0x70>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 80052de:	689c      	ldr	r4, [r3, #8]
 80052e0:	422c      	tst	r4, r5
 80052e2:	d1f9      	bne.n	80052d8 <R3_1_Init+0x70>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 80052e4:	689c      	ldr	r4, [r3, #8]
           (LL_ADC_REG_IsConversionOngoing(ADC1) == SET) ||
 80052e6:	4234      	tst	r4, r6
 80052e8:	d1f6      	bne.n	80052d8 <R3_1_Init+0x70>
  return (READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS));
 80052ea:	689c      	ldr	r4, [r3, #8]
           (LL_ADC_REG_IsStopConversionOngoing(ADC1) == SET) ||
 80052ec:	420c      	tst	r4, r1
 80052ee:	d1f3      	bne.n	80052d8 <R3_1_Init+0x70>
  MODIFY_REG(ADCx->CR,
 80052f0:	2101      	movs	r1, #1
 80052f2:	689c      	ldr	r4, [r3, #8]
 80052f4:	403c      	ands	r4, r7
 80052f6:	430c      	orrs	r4, r1
 80052f8:	609c      	str	r4, [r3, #8]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 80052fa:	681c      	ldr	r4, [r3, #0]
    while ( LL_ADC_IsActiveFlag_ADRDY( ADC1 ) == RESET )
 80052fc:	420c      	tst	r4, r1
 80052fe:	d0fc      	beq.n	80052fa <R3_1_Init+0x92>
    LL_DMA_SetMemoryAddress( DMA1, LL_DMA_CHANNEL_1, ( uint32_t )pHandle->ADC1_DMA_converted );
 8005300:	0004      	movs	r4, r0
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8005302:	2503      	movs	r5, #3
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8005304:	4b16      	ldr	r3, [pc, #88]	; (8005360 <R3_1_Init+0xf8>)
 8005306:	346e      	adds	r4, #110	; 0x6e
 8005308:	60dc      	str	r4, [r3, #12]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 800530a:	4c16      	ldr	r4, [pc, #88]	; (8005364 <R3_1_Init+0xfc>)
 800530c:	609c      	str	r4, [r3, #8]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 800530e:	685c      	ldr	r4, [r3, #4]
 8005310:	0c24      	lsrs	r4, r4, #16
 8005312:	0424      	lsls	r4, r4, #16
 8005314:	432c      	orrs	r4, r5
 8005316:	605c      	str	r4, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8005318:	681c      	ldr	r4, [r3, #0]
 800531a:	430c      	orrs	r4, r1
 800531c:	601c      	str	r4, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800531e:	2470      	movs	r4, #112	; 0x70
 8005320:	6853      	ldr	r3, [r2, #4]
 8005322:	43a3      	bics	r3, r4
 8005324:	6053      	str	r3, [r2, #4]
  SET_BIT(TIMx->CCER, Channels);
 8005326:	6a14      	ldr	r4, [r2, #32]
 8005328:	4b0f      	ldr	r3, [pc, #60]	; (8005368 <R3_1_Init+0x100>)
 800532a:	4323      	orrs	r3, r4
 800532c:	6213      	str	r3, [r2, #32]
    pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_RISING;
 800532e:	2380      	movs	r3, #128	; 0x80
    pHandle->OverCurrentFlag = false;
 8005330:	0004      	movs	r4, r0
    pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_RISING;
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	6683      	str	r3, [r0, #104]	; 0x68
    pHandle->OverCurrentFlag = false;
 8005336:	2300      	movs	r3, #0
 8005338:	3474      	adds	r4, #116	; 0x74
    pHandle->_Super.DTTest = 0u;
 800533a:	304e      	adds	r0, #78	; 0x4e
    pHandle->OverCurrentFlag = false;
 800533c:	8023      	strh	r3, [r4, #0]
    pHandle->ADCRegularLocked=false; 
 800533e:	70e3      	strb	r3, [r4, #3]
    pHandle->_Super.DTTest = 0u;
 8005340:	8003      	strh	r3, [r0, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005342:	6813      	ldr	r3, [r2, #0]
 8005344:	4319      	orrs	r1, r3
 8005346:	6011      	str	r1, [r2, #0]
}
 8005348:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800534a:	46c0      	nop			; (mov r8, r8)
 800534c:	40012400 	.word	0x40012400
 8005350:	7fffffe8 	.word	0x7fffffe8
 8005354:	40021000 	.word	0x40021000
 8005358:	40012c00 	.word	0x40012c00
 800535c:	40015800 	.word	0x40015800
 8005360:	40020008 	.word	0x40020008
 8005364:	40012440 	.word	0x40012440
 8005368:	00000555 	.word	0x00000555

0800536c <R3_1_WriteTIMRegisters>:
{
 800536c:	0003      	movs	r3, r0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800536e:	6f82      	ldr	r2, [r0, #120]	; 0x78
  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t)pHandle->_Super.CntPhA );
 8005370:	8e40      	ldrh	r0, [r0, #50]	; 0x32
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005372:	6812      	ldr	r2, [r2, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005374:	6350      	str	r0, [r2, #52]	; 0x34
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t)pHandle->_Super.CntPhB );
 8005376:	8e98      	ldrh	r0, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005378:	6390      	str	r0, [r2, #56]	; 0x38
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t)pHandle->_Super.CntPhC );
 800537a:	8ed8      	ldrh	r0, [r3, #54]	; 0x36
  WRITE_REG(TIMx->CCR3, CompareValue);
 800537c:	63d0      	str	r0, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800537e:	6411      	str	r1, [r2, #64]	; 0x40
  if ( pHandle->_Super.SWerror == 1u )
 8005380:	8f18      	ldrh	r0, [r3, #56]	; 0x38
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8005382:	6852      	ldr	r2, [r2, #4]
  if ( pHandle->_Super.SWerror == 1u )
 8005384:	2801      	cmp	r0, #1
 8005386:	d005      	beq.n	8005394 <R3_1_WriteTIMRegisters+0x28>
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8005388:	2070      	movs	r0, #112	; 0x70
 800538a:	4002      	ands	r2, r0
 800538c:	1e53      	subs	r3, r2, #1
 800538e:	419a      	sbcs	r2, r3
    hAux = MC_FOC_DURATION;
 8005390:	b290      	uxth	r0, r2
}
 8005392:	4770      	bx	lr
    pHandle->_Super.SWerror = 0u;
 8005394:	2200      	movs	r2, #0
 8005396:	871a      	strh	r2, [r3, #56]	; 0x38
 8005398:	e7fb      	b.n	8005392 <R3_1_WriteTIMRegisters+0x26>

0800539a <R3_1_SetADCSampPointCalibration>:
  pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_RISING;
 800539a:	2380      	movs	r3, #128	; 0x80
 800539c:	00db      	lsls	r3, r3, #3
{
 800539e:	b510      	push	{r4, lr}
  pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_RISING;
 80053a0:	6683      	str	r3, [r0, #104]	; 0x68
  pHandle->_Super.Sector = pHandle->CalibSector;
 80053a2:	0003      	movs	r3, r0
 80053a4:	0002      	movs	r2, r0
 80053a6:	333a      	adds	r3, #58	; 0x3a
  return R3_1_WriteTIMRegisters( pHdl,  ( uint16_t )( pHandle->Half_PWMPeriod ) - 1u);
 80053a8:	8e59      	ldrh	r1, [r3, #50]	; 0x32
  pHandle->_Super.Sector = pHandle->CalibSector;
 80053aa:	3273      	adds	r2, #115	; 0x73
 80053ac:	7812      	ldrb	r2, [r2, #0]
  return R3_1_WriteTIMRegisters( pHdl,  ( uint16_t )( pHandle->Half_PWMPeriod ) - 1u);
 80053ae:	3901      	subs	r1, #1
  pHandle->_Super.Sector = pHandle->CalibSector;
 80053b0:	701a      	strb	r2, [r3, #0]
  return R3_1_WriteTIMRegisters( pHdl,  ( uint16_t )( pHandle->Half_PWMPeriod ) - 1u);
 80053b2:	b289      	uxth	r1, r1
 80053b4:	f7ff ffda 	bl	800536c <R3_1_WriteTIMRegisters>
}
 80053b8:	bd10      	pop	{r4, pc}

080053ba <R3_1_SetADCSampPointSectX>:
{
 80053ba:	b570      	push	{r4, r5, r6, lr}
  if ( ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) > pHandle->pParams_str->hTafter )
 80053bc:	0003      	movs	r3, r0
 80053be:	6f86      	ldr	r6, [r0, #120]	; 0x78
 80053c0:	336c      	adds	r3, #108	; 0x6c
 80053c2:	0031      	movs	r1, r6
  register uint16_t lowDuty = pHdl->lowDuty;
 80053c4:	8f85      	ldrh	r5, [r0, #60]	; 0x3c
  if ( ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) > pHandle->pParams_str->hTafter )
 80053c6:	881b      	ldrh	r3, [r3, #0]
 80053c8:	3166      	adds	r1, #102	; 0x66
 80053ca:	1b5a      	subs	r2, r3, r5
 80053cc:	8809      	ldrh	r1, [r1, #0]
 80053ce:	b292      	uxth	r2, r2
 80053d0:	428a      	cmp	r2, r1
 80053d2:	d908      	bls.n	80053e6 <R3_1_SetADCSampPointSectX+0x2c>
    pHandle->_Super.Sector = SECTOR_5;
 80053d4:	0002      	movs	r2, r0
 80053d6:	2104      	movs	r1, #4
 80053d8:	323a      	adds	r2, #58	; 0x3a
    hCntSmp = ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u;
 80053da:	3b01      	subs	r3, #1
    pHandle->_Super.Sector = SECTOR_5;
 80053dc:	7011      	strb	r1, [r2, #0]
    hCntSmp = ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u;
 80053de:	b299      	uxth	r1, r3
  return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp );
 80053e0:	f7ff ffc4 	bl	800536c <R3_1_WriteTIMRegisters>
}
 80053e4:	bd70      	pop	{r4, r5, r6, pc}
    hDeltaDuty = ( uint16_t )( lowDuty - midDuty );
 80053e6:	8fc4      	ldrh	r4, [r0, #62]	; 0x3e
    if ( hDeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) * 2u )
 80053e8:	0052      	lsls	r2, r2, #1
    hDeltaDuty = ( uint16_t )( lowDuty - midDuty );
 80053ea:	1b2c      	subs	r4, r5, r4
    if ( hDeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) * 2u )
 80053ec:	b2a4      	uxth	r4, r4
 80053ee:	4294      	cmp	r4, r2
 80053f0:	d904      	bls.n	80053fc <R3_1_SetADCSampPointSectX+0x42>
      hCntSmp = lowDuty - pHandle->pParams_str->hTbefore;
 80053f2:	3668      	adds	r6, #104	; 0x68
 80053f4:	8831      	ldrh	r1, [r6, #0]
 80053f6:	1a69      	subs	r1, r5, r1
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 80053f8:	b289      	uxth	r1, r1
 80053fa:	e7f1      	b.n	80053e0 <R3_1_SetADCSampPointSectX+0x26>
      hCntSmp = lowDuty + pHandle->pParams_str->hTafter;
 80053fc:	1949      	adds	r1, r1, r5
 80053fe:	b289      	uxth	r1, r1
      if ( hCntSmp >= pHandle->Half_PWMPeriod )
 8005400:	428b      	cmp	r3, r1
 8005402:	d8ed      	bhi.n	80053e0 <R3_1_SetADCSampPointSectX+0x26>
        pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_FALLING;
 8005404:	2280      	movs	r2, #128	; 0x80
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 8005406:	005b      	lsls	r3, r3, #1
        pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_FALLING;
 8005408:	0112      	lsls	r2, r2, #4
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 800540a:	3b01      	subs	r3, #1
        pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_FALLING;
 800540c:	6682      	str	r2, [r0, #104]	; 0x68
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 800540e:	1a59      	subs	r1, r3, r1
 8005410:	e7f2      	b.n	80053f8 <R3_1_SetADCSampPointSectX+0x3e>
	...

08005414 <R3_1_TurnOnLowSides>:
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = TIM1;

  pHandle->_Super.TurnOnLowSidesAction = true;
 8005414:	0003      	movs	r3, r0
 8005416:	2101      	movs	r1, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005418:	2202      	movs	r2, #2
 800541a:	3342      	adds	r3, #66	; 0x42
 800541c:	7019      	strb	r1, [r3, #0]
 800541e:	4b0f      	ldr	r3, [pc, #60]	; (800545c <R3_1_TurnOnLowSides+0x48>)
 8005420:	4252      	negs	r2, r2
 8005422:	611a      	str	r2, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005424:	2200      	movs	r2, #0
 8005426:	635a      	str	r2, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8005428:	639a      	str	r2, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800542a:	63da      	str	r2, [r3, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800542c:	691a      	ldr	r2, [r3, #16]
  LL_TIM_OC_SetCompareCH1(TIMx, 0u);
  LL_TIM_OC_SetCompareCH2(TIMx, 0u);
  LL_TIM_OC_SetCompareCH3(TIMx, 0u);

  /* Wait until next update */
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == RESET )
 800542e:	420a      	tst	r2, r1
 8005430:	d0fc      	beq.n	800542c <R3_1_TurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8005432:	2280      	movs	r2, #128	; 0x80
 8005434:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8005436:	0212      	lsls	r2, r2, #8
 8005438:	430a      	orrs	r2, r1
 800543a:	645a      	str	r2, [r3, #68]	; 0x44
  {}

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800543c:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800543e:	001a      	movs	r2, r3
 8005440:	3272      	adds	r2, #114	; 0x72
 8005442:	7812      	ldrb	r2, [r2, #0]
 8005444:	2a02      	cmp	r2, #2
 8005446:	d108      	bne.n	800545a <R3_1_TurnOnLowSides+0x46>
  {
    /* Enable signals activation */
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8005448:	685a      	ldr	r2, [r3, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 800544a:	6919      	ldr	r1, [r3, #16]
 800544c:	6191      	str	r1, [r2, #24]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800544e:	689a      	ldr	r2, [r3, #8]
 8005450:	6959      	ldr	r1, [r3, #20]
 8005452:	6191      	str	r1, [r2, #24]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8005454:	68da      	ldr	r2, [r3, #12]
 8005456:	699b      	ldr	r3, [r3, #24]
 8005458:	6193      	str	r3, [r2, #24]

  }
  return;
}
 800545a:	4770      	bx	lr
 800545c:	40012c00 	.word	0x40012c00

08005460 <R3_1_SwitchOnPWM>:
#if defined (__ICCARM__)
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  TIM_TypeDef * TIMx = TIM1;

  pHandle->_Super.TurnOnLowSidesAction = false;
 8005460:	0003      	movs	r3, r0
{
 8005462:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  pHandle->_Super.TurnOnLowSidesAction = false;
 8005464:	2200      	movs	r2, #0

  /* We forbid ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked=true; 
 8005466:	2401      	movs	r4, #1
  pHandle->_Super.TurnOnLowSidesAction = false;
 8005468:	3342      	adds	r3, #66	; 0x42
 800546a:	701a      	strb	r2, [r3, #0]
  pHandle->ADCRegularLocked=true; 
 800546c:	3335      	adds	r3, #53	; 0x35
 800546e:	701c      	strb	r4, [r3, #0]
  
  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod >> 1));
 8005470:	3b0b      	subs	r3, #11
 8005472:	881a      	ldrh	r2, [r3, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005474:	4b2f      	ldr	r3, [pc, #188]	; (8005534 <R3_1_SwitchOnPWM+0xd4>)
 8005476:	0851      	lsrs	r1, r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t)(pHandle->Half_PWMPeriod >> 1));
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)(pHandle->Half_PWMPeriod >> 1));
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod - 5u));
 8005478:	3a05      	subs	r2, #5
 800547a:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800547c:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800547e:	63d9      	str	r1, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8005480:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005482:	2202      	movs	r2, #2
 8005484:	4252      	negs	r2, r2
 8005486:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8005488:	6919      	ldr	r1, [r3, #16]

  /* Wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == RESET )
 800548a:	4221      	tst	r1, r4
 800548c:	d0fc      	beq.n	8005488 <R3_1_SwitchOnPWM+0x28>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800548e:	611a      	str	r2, [r3, #16]
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8005490:	2280      	movs	r2, #128	; 0x80
 8005492:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8005494:	00d2      	lsls	r2, r2, #3
 8005496:	430a      	orrs	r2, r1
 8005498:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800549a:	2280      	movs	r2, #128	; 0x80
 800549c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800549e:	0212      	lsls	r2, r2, #8
 80054a0:	430a      	orrs	r2, r1
 80054a2:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80054a4:	6f82      	ldr	r2, [r0, #120]	; 0x78
 80054a6:	0011      	movs	r1, r2
 80054a8:	3172      	adds	r1, #114	; 0x72
 80054aa:	7809      	ldrb	r1, [r1, #0]
 80054ac:	2902      	cmp	r1, #2
 80054ae:	d112      	bne.n	80054d6 <R3_1_SwitchOnPWM+0x76>
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 80054b0:	6a19      	ldr	r1, [r3, #32]
  {
    if ( LL_TIM_CC_IsEnabledChannel(TIMx, TIMxCCER_MASK_CH123) != 0u )
    {
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80054b2:	6856      	ldr	r6, [r2, #4]
 80054b4:	0008      	movs	r0, r1
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80054b6:	68d1      	ldr	r1, [r2, #12]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80054b8:	6917      	ldr	r7, [r2, #16]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80054ba:	9100      	str	r1, [sp, #0]
 80054bc:	6991      	ldr	r1, [r2, #24]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80054be:	6894      	ldr	r4, [r2, #8]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80054c0:	9101      	str	r1, [sp, #4]
 80054c2:	491d      	ldr	r1, [pc, #116]	; (8005538 <R3_1_SwitchOnPWM+0xd8>)
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80054c4:	6955      	ldr	r5, [r2, #20]
 80054c6:	4008      	ands	r0, r1
 80054c8:	4288      	cmp	r0, r1
 80054ca:	d12d      	bne.n	8005528 <R3_1_SwitchOnPWM+0xc8>
 80054cc:	9901      	ldr	r1, [sp, #4]
 80054ce:	9800      	ldr	r0, [sp, #0]
 80054d0:	61b7      	str	r7, [r6, #24]
 80054d2:	61a5      	str	r5, [r4, #24]
 80054d4:	6181      	str	r1, [r0, #24]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80054d6:	2407      	movs	r4, #7
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80054d8:	2502      	movs	r5, #2
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80054da:	2604      	movs	r6, #4
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80054dc:	2703      	movs	r7, #3
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80054de:	4817      	ldr	r0, [pc, #92]	; (800553c <R3_1_SwitchOnPWM+0xdc>)

	  
    /* Configuration of DMA and ADC to next conversions */
    /* It's possible write the CHSELR resgister because the ADC conversion
       is stopped by the R3_1_SwitchOffPWM function */
    LL_ADC_SetSamplingTimeCommonChannels ( ADC1, pHandle->pParams_str->b_ISamplingTime );
 80054e0:	326a      	adds	r2, #106	; 0x6a
 80054e2:	6941      	ldr	r1, [r0, #20]
 80054e4:	7812      	ldrb	r2, [r2, #0]
 80054e6:	43a1      	bics	r1, r4
 80054e8:	430a      	orrs	r2, r1
 80054ea:	6142      	str	r2, [r0, #20]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80054ec:	4a14      	ldr	r2, [pc, #80]	; (8005540 <R3_1_SwitchOnPWM+0xe0>)
 80054ee:	3c06      	subs	r4, #6
 80054f0:	6811      	ldr	r1, [r2, #0]
 80054f2:	43a1      	bics	r1, r4
 80054f4:	6011      	str	r1, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80054f6:	6851      	ldr	r1, [r2, #4]
 80054f8:	0c09      	lsrs	r1, r1, #16
 80054fa:	0409      	lsls	r1, r1, #16
 80054fc:	4329      	orrs	r1, r5
 80054fe:	6051      	str	r1, [r2, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8005500:	6811      	ldr	r1, [r2, #0]
 8005502:	4321      	orrs	r1, r4
 8005504:	6011      	str	r1, [r2, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8005506:	6006      	str	r6, [r0, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8005508:	68c1      	ldr	r1, [r0, #12]
 800550a:	43b9      	bics	r1, r7
 800550c:	4321      	orrs	r1, r4
 800550e:	60c1      	str	r1, [r0, #12]
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)
{
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1);
 8005510:	490c      	ldr	r1, [pc, #48]	; (8005544 <R3_1_SwitchOnPWM+0xe4>)
 8005512:	604e      	str	r6, [r1, #4]
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8005514:	6811      	ldr	r1, [r2, #0]
 8005516:	430d      	orrs	r5, r1
 8005518:	6015      	str	r5, [r2, #0]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800551a:	2202      	movs	r2, #2
 800551c:	4252      	negs	r2, r2
 800551e:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005520:	68da      	ldr	r2, [r3, #12]
 8005522:	4314      	orrs	r4, r2
 8005524:	60dc      	str	r4, [r3, #12]
    LL_TIM_ClearFlag_UPDATE( TIMx );
    /* Enable Update IRQ */
    LL_TIM_EnableIT_UPDATE( TIMx );
  
  return;
}
 8005526:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8005528:	9901      	ldr	r1, [sp, #4]
 800552a:	9800      	ldr	r0, [sp, #0]
 800552c:	62b7      	str	r7, [r6, #40]	; 0x28
 800552e:	62a5      	str	r5, [r4, #40]	; 0x28
 8005530:	6281      	str	r1, [r0, #40]	; 0x28
}
 8005532:	e7d0      	b.n	80054d6 <R3_1_SwitchOnPWM+0x76>
 8005534:	40012c00 	.word	0x40012c00
 8005538:	00000555 	.word	0x00000555
 800553c:	40012400 	.word	0x40012400
 8005540:	40020008 	.word	0x40020008
 8005544:	40020000 	.word	0x40020000

08005548 <R3_1_SwitchOffPWM>:
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005548:	2101      	movs	r1, #1
 800554a:	4a21      	ldr	r2, [pc, #132]	; (80055d0 <R3_1_SwitchOffPWM+0x88>)
  *         MOE bit and reset the TIM status
  * @param  pHdl: handler of the current instance of the PWM component
  * @retval none
  */
__weak void R3_1_SwitchOffPWM( PWMC_Handle_t * pHdl )
{
 800554c:	b530      	push	{r4, r5, lr}
 800554e:	68d3      	ldr	r3, [r2, #12]
 8005550:	438b      	bics	r3, r1
 8005552:	60d3      	str	r3, [r2, #12]
  TIM_TypeDef * TIMx = TIM1;

  /* Enable Update IRQ */
  LL_TIM_DisableIT_UPDATE( TIMx );

  pHandle->_Super.TurnOnLowSidesAction = false;
 8005554:	0003      	movs	r3, r0
 8005556:	2100      	movs	r1, #0
 8005558:	3342      	adds	r3, #66	; 0x42
 800555a:	7019      	strb	r1, [r3, #0]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800555c:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800555e:	491d      	ldr	r1, [pc, #116]	; (80055d4 <R3_1_SwitchOffPWM+0x8c>)
 8005560:	400b      	ands	r3, r1
 8005562:	6453      	str	r3, [r2, #68]	; 0x44

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if ( pHandle->BrakeActionLock == true )
 8005564:	0003      	movs	r3, r0
 8005566:	3376      	adds	r3, #118	; 0x76
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d10e      	bne.n	800558c <R3_1_SwitchOffPWM+0x44>
  {
  }
  else
  {
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800556e:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005570:	0019      	movs	r1, r3
 8005572:	3172      	adds	r1, #114	; 0x72
 8005574:	7809      	ldrb	r1, [r1, #0]
 8005576:	2902      	cmp	r1, #2
 8005578:	d108      	bne.n	800558c <R3_1_SwitchOffPWM+0x44>
    {
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 800557a:	6859      	ldr	r1, [r3, #4]
  WRITE_REG(GPIOx->BRR, PinMask);
 800557c:	691c      	ldr	r4, [r3, #16]
 800557e:	628c      	str	r4, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8005580:	6899      	ldr	r1, [r3, #8]
 8005582:	695c      	ldr	r4, [r3, #20]
 8005584:	628c      	str	r4, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8005586:	68d9      	ldr	r1, [r3, #12]
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	628b      	str	r3, [r1, #40]	; 0x28
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 800558c:	2502      	movs	r5, #2
 800558e:	4912      	ldr	r1, [pc, #72]	; (80055d8 <R3_1_SwitchOffPWM+0x90>)
  MODIFY_REG(ADCx->CR,
 8005590:	4c12      	ldr	r4, [pc, #72]	; (80055dc <R3_1_SwitchOffPWM+0x94>)
 8005592:	680b      	ldr	r3, [r1, #0]

  /* The ADC is not triggered anymore by the PWM timer */
  LL_ADC_REG_SetTriggerSource (ADC1, LL_ADC_REG_TRIG_SOFTWARE);
  
 /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked=false; 
 8005594:	3077      	adds	r0, #119	; 0x77
 8005596:	43ab      	bics	r3, r5
 8005598:	600b      	str	r3, [r1, #0]
 800559a:	4b11      	ldr	r3, [pc, #68]	; (80055e0 <R3_1_SwitchOffPWM+0x98>)
 800559c:	6899      	ldr	r1, [r3, #8]
 800559e:	400c      	ands	r4, r1
 80055a0:	2110      	movs	r1, #16
 80055a2:	4321      	orrs	r1, r4
  ADC1->CFGR1 &= ~ADC_CFGR1_DMAEN;
 80055a4:	2401      	movs	r4, #1
 80055a6:	6099      	str	r1, [r3, #8]
 80055a8:	68d9      	ldr	r1, [r3, #12]
 80055aa:	43a1      	bics	r1, r4
 80055ac:	60d9      	str	r1, [r3, #12]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 80055ae:	490d      	ldr	r1, [pc, #52]	; (80055e4 <R3_1_SwitchOffPWM+0x9c>)
 80055b0:	604d      	str	r5, [r1, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80055b2:	2104      	movs	r1, #4
 80055b4:	6019      	str	r1, [r3, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80055b6:	68d9      	ldr	r1, [r3, #12]
 80055b8:	4d0b      	ldr	r5, [pc, #44]	; (80055e8 <R3_1_SwitchOffPWM+0xa0>)
 80055ba:	4029      	ands	r1, r5
 80055bc:	60d9      	str	r1, [r3, #12]
  pHandle->ADCRegularLocked=false; 
 80055be:	2300      	movs	r3, #0
 80055c0:	7003      	strb	r3, [r0, #0]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80055c2:	3b02      	subs	r3, #2
 80055c4:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80055c6:	6911      	ldr	r1, [r2, #16]

  /* Wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == RESET )
 80055c8:	4221      	tst	r1, r4
 80055ca:	d0fc      	beq.n	80055c6 <R3_1_SwitchOffPWM+0x7e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80055cc:	6113      	str	r3, [r2, #16]
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  return;
}
 80055ce:	bd30      	pop	{r4, r5, pc}
 80055d0:	40012c00 	.word	0x40012c00
 80055d4:	ffff7fff 	.word	0xffff7fff
 80055d8:	40020008 	.word	0x40020008
 80055dc:	7fffffe8 	.word	0x7fffffe8
 80055e0:	40012400 	.word	0x40012400
 80055e4:	40020000 	.word	0x40020000
 80055e8:	fffff23f 	.word	0xfffff23f

080055ec <R3_1_CurrentReadingCalibration>:
{
 80055ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  pHandle->PolarizationCounter = 0u;
 80055ee:	0007      	movs	r7, r0
  pHandle-> PhaseAOffset = 0u;
 80055f0:	2600      	movs	r6, #0
  CLEAR_BIT(TIMx->CCER, Channels);
 80055f2:	4d39      	ldr	r5, [pc, #228]	; (80056d8 <R3_1_CurrentReadingCalibration+0xec>)
  pHandle->PolarizationCounter = 0u;
 80055f4:	3772      	adds	r7, #114	; 0x72
  pHandle-> PhaseAOffset = 0u;
 80055f6:	65c6      	str	r6, [r0, #92]	; 0x5c
  pHandle-> PhaseBOffset = 0u;
 80055f8:	6606      	str	r6, [r0, #96]	; 0x60
  pHandle-> PhaseCOffset = 0u;
 80055fa:	6646      	str	r6, [r0, #100]	; 0x64
  pHandle->PolarizationCounter = 0u;
 80055fc:	703e      	strb	r6, [r7, #0]
 80055fe:	6a2b      	ldr	r3, [r5, #32]
 8005600:	4a36      	ldr	r2, [pc, #216]	; (80056dc <R3_1_CurrentReadingCalibration+0xf0>)
{
 8005602:	b085      	sub	sp, #20
 8005604:	4013      	ands	r3, r2
 8005606:	622b      	str	r3, [r5, #32]
  pHandle->_Super.pFctGetPhaseCurrents     = &R3_1_HFCurrentsCalibrationAB;
 8005608:	4b35      	ldr	r3, [pc, #212]	; (80056e0 <R3_1_CurrentReadingCalibration+0xf4>)
{
 800560a:	0004      	movs	r4, r0
  pHandle->_Super.pFctGetPhaseCurrents     = &R3_1_HFCurrentsCalibrationAB;
 800560c:	6043      	str	r3, [r0, #4]
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_1_SetADCSampPointCalibration;
 800560e:	4b35      	ldr	r3, [pc, #212]	; (80056e4 <R3_1_CurrentReadingCalibration+0xf8>)
 8005610:	6183      	str	r3, [r0, #24]
  pHandle->CalibSector = SECTOR_5;
 8005612:	0003      	movs	r3, r0
 8005614:	3373      	adds	r3, #115	; 0x73
 8005616:	001a      	movs	r2, r3
 8005618:	9303      	str	r3, [sp, #12]
 800561a:	2304      	movs	r3, #4
 800561c:	7013      	strb	r3, [r2, #0]
  pHandle->_Super.Sector = SECTOR_5;
 800561e:	3a39      	subs	r2, #57	; 0x39
 8005620:	7013      	strb	r3, [r2, #0]
 8005622:	9201      	str	r2, [sp, #4]
  R3_1_SwitchOnPWM( &pHandle->_Super );
 8005624:	f7ff ff1c 	bl	8005460 <R3_1_SwitchOnPWM>
  waitForPolarizationEnd( TIMx,
 8005628:	0022      	movs	r2, r4
 800562a:	3238      	adds	r2, #56	; 0x38
 800562c:	9202      	str	r2, [sp, #8]
 800562e:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8005630:	9902      	ldr	r1, [sp, #8]
 8005632:	326b      	adds	r2, #107	; 0x6b
 8005634:	003b      	movs	r3, r7
 8005636:	0028      	movs	r0, r5
 8005638:	7812      	ldrb	r2, [r2, #0]
 800563a:	f7ff fbfc 	bl	8004e36 <waitForPolarizationEnd>
  R3_1_SwitchOffPWM( &pHandle->_Super );
 800563e:	0020      	movs	r0, r4
 8005640:	f7ff ff82 	bl	8005548 <R3_1_SwitchOffPWM>
  pHandle->CalibSector = SECTOR_1;
 8005644:	9a03      	ldr	r2, [sp, #12]
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationC;
 8005646:	4b28      	ldr	r3, [pc, #160]	; (80056e8 <R3_1_CurrentReadingCalibration+0xfc>)
  R3_1_SwitchOnPWM( &pHandle->_Super );
 8005648:	0020      	movs	r0, r4
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationC;
 800564a:	6063      	str	r3, [r4, #4]
  pHandle->CalibSector = SECTOR_1;
 800564c:	7016      	strb	r6, [r2, #0]
  pHandle->_Super.Sector = SECTOR_1;
 800564e:	9a01      	ldr	r2, [sp, #4]
 8005650:	7016      	strb	r6, [r2, #0]
  pHandle->PolarizationCounter = 0;
 8005652:	703e      	strb	r6, [r7, #0]
  R3_1_SwitchOnPWM( &pHandle->_Super );
 8005654:	f7ff ff04 	bl	8005460 <R3_1_SwitchOnPWM>
  waitForPolarizationEnd( TIMx,
 8005658:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800565a:	003b      	movs	r3, r7
 800565c:	326b      	adds	r2, #107	; 0x6b
 800565e:	9902      	ldr	r1, [sp, #8]
 8005660:	0028      	movs	r0, r5
 8005662:	7812      	ldrb	r2, [r2, #0]
 8005664:	f7ff fbe7 	bl	8004e36 <waitForPolarizationEnd>
  R3_1_SwitchOffPWM( &pHandle->_Super );
 8005668:	0020      	movs	r0, r4
 800566a:	f7ff ff6d 	bl	8005548 <R3_1_SwitchOffPWM>
  pHandle->_Super.Sector = SECTOR_5;
 800566e:	2304      	movs	r3, #4
 8005670:	9a01      	ldr	r2, [sp, #4]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8005672:	491e      	ldr	r1, [pc, #120]	; (80056ec <R3_1_CurrentReadingCalibration+0x100>)
  pHandle->_Super.Sector = SECTOR_5;
 8005674:	7013      	strb	r3, [r2, #0]
  pHandle->PhaseAOffset = pHandle->PhaseAOffset / NB_CONVERSIONS;
 8005676:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005678:	091b      	lsrs	r3, r3, #4
 800567a:	65e3      	str	r3, [r4, #92]	; 0x5c
  pHandle->PhaseBOffset = pHandle->PhaseBOffset / NB_CONVERSIONS;
 800567c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800567e:	091b      	lsrs	r3, r3, #4
 8005680:	6623      	str	r3, [r4, #96]	; 0x60
  pHandle->PhaseCOffset = pHandle->PhaseCOffset / NB_CONVERSIONS;
 8005682:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005684:	091b      	lsrs	r3, r3, #4
 8005686:	6663      	str	r3, [r4, #100]	; 0x64
  pHandle->_Super.pFctGetPhaseCurrents     = &R3_1_GetPhaseCurrents;
 8005688:	4b19      	ldr	r3, [pc, #100]	; (80056f0 <R3_1_CurrentReadingCalibration+0x104>)
 800568a:	6063      	str	r3, [r4, #4]
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_1_SetADCSampPointSectX;
 800568c:	4b19      	ldr	r3, [pc, #100]	; (80056f4 <R3_1_CurrentReadingCalibration+0x108>)
 800568e:	61a3      	str	r3, [r4, #24]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8005690:	4b19      	ldr	r3, [pc, #100]	; (80056f8 <R3_1_CurrentReadingCalibration+0x10c>)
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	400a      	ands	r2, r1
 8005696:	601a      	str	r2, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	400a      	ands	r2, r1
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	400a      	ands	r2, r1
 80056a2:	601a      	str	r2, [r3, #0]
  LL_TIM_OC_SetCompareCH1( TIMx, pHandle->Half_PWMPeriod );
 80056a4:	0022      	movs	r2, r4
 80056a6:	326c      	adds	r2, #108	; 0x6c
 80056a8:	8812      	ldrh	r2, [r2, #0]
  pHandle->BrakeActionLock = false;
 80056aa:	3476      	adds	r4, #118	; 0x76
  WRITE_REG(TIMx->CCR1, CompareValue);
 80056ac:	636a      	str	r2, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80056ae:	63aa      	str	r2, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80056b0:	63ea      	str	r2, [r5, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80056b2:	2208      	movs	r2, #8
 80056b4:	69a9      	ldr	r1, [r5, #24]
 80056b6:	4311      	orrs	r1, r2
 80056b8:	61a9      	str	r1, [r5, #24]
 80056ba:	2180      	movs	r1, #128	; 0x80
 80056bc:	69a8      	ldr	r0, [r5, #24]
 80056be:	0109      	lsls	r1, r1, #4
 80056c0:	4301      	orrs	r1, r0
 80056c2:	61a9      	str	r1, [r5, #24]
 80056c4:	6819      	ldr	r1, [r3, #0]
 80056c6:	430a      	orrs	r2, r1
 80056c8:	601a      	str	r2, [r3, #0]
  SET_BIT(TIMx->CCER, Channels);
 80056ca:	6a2a      	ldr	r2, [r5, #32]
 80056cc:	4b0b      	ldr	r3, [pc, #44]	; (80056fc <R3_1_CurrentReadingCalibration+0x110>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	622b      	str	r3, [r5, #32]
  pHandle->BrakeActionLock = false;
 80056d2:	7026      	strb	r6, [r4, #0]
}
 80056d4:	b005      	add	sp, #20
 80056d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056d8:	40012c00 	.word	0x40012c00
 80056dc:	fffffaaa 	.word	0xfffffaaa
 80056e0:	080051d5 	.word	0x080051d5
 80056e4:	0800539b 	.word	0x0800539b
 80056e8:	08005221 	.word	0x08005221
 80056ec:	fffff7ff 	.word	0xfffff7ff
 80056f0:	080050cd 	.word	0x080050cd
 80056f4:	080053bb 	.word	0x080053bb
 80056f8:	40012c1c 	.word	0x40012c1c
 80056fc:	00000555 	.word	0x00000555

08005700 <R3_1_TIMx_UP_IRQHandler>:
  * @brief  It contains the TIMx Update event interrupt
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval none
  */
void * R3_1_TIMx_UP_IRQHandler( PWMC_R3_1_Handle_t * pHandle )
{
 8005700:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005702:	2580      	movs	r5, #128	; 0x80
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN, ExternalTriggerEdge);
 8005704:	4b19      	ldr	r3, [pc, #100]	; (800576c <R3_1_TIMx_UP_IRQHandler+0x6c>)
  
  /* Set the trigger polarity as computed inside SetADCSampPointSectX*/
  LL_ADC_REG_SetTriggerEdge (ADC1, pHandle->ADCTriggerEdge);
 8005706:	6e81      	ldr	r1, [r0, #104]	; 0x68
 8005708:	4c19      	ldr	r4, [pc, #100]	; (8005770 <R3_1_TIMx_UP_IRQHandler+0x70>)
 800570a:	68da      	ldr	r2, [r3, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 800570c:	00ed      	lsls	r5, r5, #3
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN, ExternalTriggerEdge);
 800570e:	4022      	ands	r2, r4
 8005710:	430a      	orrs	r2, r1
 8005712:	60da      	str	r2, [r3, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8005714:	68da      	ldr	r2, [r3, #12]
 8005716:	4917      	ldr	r1, [pc, #92]	; (8005774 <R3_1_TIMx_UP_IRQHandler+0x74>)
 8005718:	400a      	ands	r2, r1
 800571a:	432a      	orrs	r2, r5
 800571c:	60da      	str	r2, [r3, #12]
  /* set ADC trigger source */
  LL_ADC_REG_SetTriggerSource(ADC1, LL_ADC_REG_TRIG_EXT_TIM1_TRGO);
  /* Set scan direction according to the sector */  
  LL_ADC_REG_SetSequencerScanDirection(ADC1, pHandle->pParams_str->ADCScandir[pHandle->_Super.Sector]<<ADC_CFGR1_SCANDIR_Pos);
 800571e:	0002      	movs	r2, r0
 8005720:	323a      	adds	r2, #58	; 0x3a
 8005722:	6f81      	ldr	r1, [r0, #120]	; 0x78
 8005724:	7812      	ldrb	r2, [r2, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 8005726:	68df      	ldr	r7, [r3, #12]
 8005728:	188c      	adds	r4, r1, r2
 800572a:	346c      	adds	r4, #108	; 0x6c
 800572c:	7826      	ldrb	r6, [r4, #0]
 800572e:	2404      	movs	r4, #4
 8005730:	00b6      	lsls	r6, r6, #2
 8005732:	43a7      	bics	r7, r4
  /* Configure the ADC scheduler as selected inside SetADCSampPointSectX*/
  ADC1->CHSELR = pHandle->pParams_str->ADCConfig[pHandle->_Super.Sector];
 8005734:	3206      	adds	r2, #6
 8005736:	433e      	orrs	r6, r7
 8005738:	0092      	lsls	r2, r2, #2
 800573a:	60de      	str	r6, [r3, #12]
 800573c:	188a      	adds	r2, r1, r2
 800573e:	6852      	ldr	r2, [r2, #4]
  /* ReConfigure sampling time, as deconfigured by reg_conv_manager */
  LL_ADC_SetSamplingTimeCommonChannels ( ADC1, pHandle->pParams_str->b_ISamplingTime );
 8005740:	316a      	adds	r1, #106	; 0x6a
  ADC1->CHSELR = pHandle->pParams_str->ADCConfig[pHandle->_Super.Sector];
 8005742:	629a      	str	r2, [r3, #40]	; 0x28
  LL_ADC_SetSamplingTimeCommonChannels ( ADC1, pHandle->pParams_str->b_ISamplingTime );
 8005744:	780a      	ldrb	r2, [r1, #0]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8005746:	2107      	movs	r1, #7
 8005748:	695e      	ldr	r6, [r3, #20]
 800574a:	438e      	bics	r6, r1
 800574c:	4332      	orrs	r2, r6
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800574e:	2670      	movs	r6, #112	; 0x70
 8005750:	4909      	ldr	r1, [pc, #36]	; (8005778 <R3_1_TIMx_UP_IRQHandler+0x78>)
 8005752:	615a      	str	r2, [r3, #20]
 8005754:	684a      	ldr	r2, [r1, #4]
 8005756:	4332      	orrs	r2, r6
 8005758:	604a      	str	r2, [r1, #4]
  MODIFY_REG(ADCx->CR,
 800575a:	689a      	ldr	r2, [r3, #8]
 800575c:	4907      	ldr	r1, [pc, #28]	; (800577c <R3_1_TIMx_UP_IRQHandler+0x7c>)
 800575e:	400a      	ands	r2, r1
 8005760:	4314      	orrs	r4, r2
 8005762:	609c      	str	r4, [r3, #8]
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_OC4REF);
  /* ADC needs to be restarted because DMA is configured as limited */
  LL_ADC_REG_StartConversion( ADC1 );

  /* Reset the ADC trigger edge for next conversion */
  pHandle->ADCTriggerEdge = LL_ADC_REG_TRIG_EXT_RISING;
 8005764:	6685      	str	r5, [r0, #104]	; 0x68

  return &pHandle->_Super.Motor;
 8005766:	3046      	adds	r0, #70	; 0x46
}
 8005768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800576a:	46c0      	nop			; (mov r8, r8)
 800576c:	40012400 	.word	0x40012400
 8005770:	fffff3ff 	.word	0xfffff3ff
 8005774:	fffff23f 	.word	0xfffff23f
 8005778:	40012c00 	.word	0x40012c00
 800577c:	7fffffe8 	.word	0x7fffffe8

08005780 <F0XX_BRK_IRQHandler>:
 * @param  pHandle: handler of the current instance of the PWM component
 * @retval none
 */
__weak void * F0XX_BRK_IRQHandler( PWMC_R3_1_Handle_t * pHandle )
{
  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8005780:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005782:	001a      	movs	r2, r3
 8005784:	3272      	adds	r2, #114	; 0x72
 8005786:	7812      	ldrb	r2, [r2, #0]
 8005788:	2a02      	cmp	r2, #2
 800578a:	d108      	bne.n	800579e <F0XX_BRK_IRQHandler+0x1e>
  {
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 800578c:	685a      	ldr	r2, [r3, #4]
 800578e:	6919      	ldr	r1, [r3, #16]
 8005790:	6291      	str	r1, [r2, #40]	; 0x28
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8005792:	689a      	ldr	r2, [r3, #8]
 8005794:	6959      	ldr	r1, [r3, #20]
 8005796:	6291      	str	r1, [r2, #40]	; 0x28
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8005798:	68da      	ldr	r2, [r3, #12]
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	6293      	str	r3, [r2, #40]	; 0x28
  }
  pHandle->OverCurrentFlag = true;
 800579e:	2301      	movs	r3, #1
 80057a0:	3074      	adds	r0, #116	; 0x74
 80057a2:	7003      	strb	r3, [r0, #0]

  return MC_NULL;
}
 80057a4:	2000      	movs	r0, #0
 80057a6:	4770      	bx	lr

080057a8 <R3_1_IsOverCurrentOccurred>:
#pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif
  uint16_t retVal = MC_NO_FAULTS;


  if ( pHandle->OverVoltageFlag == true )
 80057a8:	0002      	movs	r2, r0
{
 80057aa:	0003      	movs	r3, r0
 80057ac:	2000      	movs	r0, #0
  if ( pHandle->OverVoltageFlag == true )
 80057ae:	3275      	adds	r2, #117	; 0x75
 80057b0:	7811      	ldrb	r1, [r2, #0]
 80057b2:	4281      	cmp	r1, r0
 80057b4:	d001      	beq.n	80057ba <R3_1_IsOverCurrentOccurred+0x12>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 80057b6:	7010      	strb	r0, [r2, #0]
    retVal = MC_OVER_VOLT;
 80057b8:	3002      	adds	r0, #2
  }

  if ( pHandle->OverCurrentFlag == true )
 80057ba:	3374      	adds	r3, #116	; 0x74
 80057bc:	781a      	ldrb	r2, [r3, #0]
 80057be:	2a00      	cmp	r2, #0
 80057c0:	d003      	beq.n	80057ca <R3_1_IsOverCurrentOccurred+0x22>
  {
    retVal |= MC_BREAK_IN;
 80057c2:	2240      	movs	r2, #64	; 0x40
 80057c4:	4310      	orrs	r0, r2
    pHandle->OverCurrentFlag = false;
 80057c6:	2200      	movs	r2, #0
 80057c8:	701a      	strb	r2, [r3, #0]
  }
  return retVal;
}
 80057ca:	4770      	bx	lr

080057cc <RVBS_Clear>:
  *         value
  * @param  pHandle related RDivider_Handle_t
  * @retval none
  */
__weak void RVBS_Clear( RDivider_Handle_t * pHandle )
{
 80057cc:	b510      	push	{r4, lr}
  uint16_t aux;
  uint16_t index;

  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 80057ce:	8b82      	ldrh	r2, [r0, #28]
 80057d0:	8b43      	ldrh	r3, [r0, #26]
 80057d2:	189b      	adds	r3, r3, r2
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 80057d4:	2200      	movs	r2, #0
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 80057d6:	085b      	lsrs	r3, r3, #1
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 80057d8:	8b01      	ldrh	r1, [r0, #24]
 80057da:	4291      	cmp	r1, r2
 80057dc:	d805      	bhi.n	80057ea <RVBS_Clear+0x1e>
  {
    pHandle->aBuffer[index] = aux;
  }
  pHandle->_Super.LatestConv = aux;
  pHandle->_Super.AvBusVoltage_d = aux;
 80057de:	80c3      	strh	r3, [r0, #6]
  pHandle->_Super.LatestConv = aux;
 80057e0:	8083      	strh	r3, [r0, #4]
  pHandle->index = 0;
 80057e2:	2300      	movs	r3, #0
 80057e4:	3006      	adds	r0, #6
 80057e6:	77c3      	strb	r3, [r0, #31]
}
 80057e8:	bd10      	pop	{r4, pc}
    pHandle->aBuffer[index] = aux;
 80057ea:	6a04      	ldr	r4, [r0, #32]
 80057ec:	0051      	lsls	r1, r2, #1
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 80057ee:	3201      	adds	r2, #1
    pHandle->aBuffer[index] = aux;
 80057f0:	530b      	strh	r3, [r1, r4]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 80057f2:	b292      	uxth	r2, r2
 80057f4:	e7f0      	b.n	80057d8 <RVBS_Clear+0xc>

080057f6 <RVBS_Init>:
{
 80057f6:	b510      	push	{r4, lr}
 80057f8:	0004      	movs	r4, r0
  pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 80057fa:	300c      	adds	r0, #12
 80057fc:	f7fc fa28 	bl	8001c50 <RCM_RegisterRegConv>
 8005800:	1de3      	adds	r3, r4, #7
 8005802:	77d8      	strb	r0, [r3, #31]
  RVBS_Clear( pHandle );
 8005804:	0020      	movs	r0, r4
 8005806:	f7ff ffe1 	bl	80057cc <RVBS_Clear>
}
 800580a:	bd10      	pop	{r4, pc}

0800580c <RVBS_CheckFaultState>:
  */
__weak uint16_t RVBS_CheckFaultState( RDivider_Handle_t * pHandle )
{
  uint16_t fault;

  if ( pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold )
 800580c:	88c3      	ldrh	r3, [r0, #6]
 800580e:	8b41      	ldrh	r1, [r0, #26]
{
 8005810:	0002      	movs	r2, r0
  {
    fault = MC_OVER_VOLT;
 8005812:	2002      	movs	r0, #2
  if ( pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold )
 8005814:	4299      	cmp	r1, r3
 8005816:	d304      	bcc.n	8005822 <RVBS_CheckFaultState+0x16>
  }
  else if ( pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold )
 8005818:	8b90      	ldrh	r0, [r2, #28]
  {
    fault = MC_UNDER_VOLT;
  }
  else
  {
    fault = MC_NO_ERROR;
 800581a:	4283      	cmp	r3, r0
 800581c:	4180      	sbcs	r0, r0
 800581e:	4240      	negs	r0, r0
 8005820:	0080      	lsls	r0, r0, #2
  }
  return fault;
}
 8005822:	4770      	bx	lr

08005824 <RVBS_CalcAvVbus>:
{
 8005824:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8005826:	1dc3      	adds	r3, r0, #7
{
 8005828:	0004      	movs	r4, r0
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 800582a:	7fd8      	ldrb	r0, [r3, #31]
 800582c:	f7fc fa58 	bl	8001ce0 <RCM_ExecRegularConv>
  if ( hAux != 0xFFFF )
 8005830:	4b14      	ldr	r3, [pc, #80]	; (8005884 <RVBS_CalcAvVbus+0x60>)
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8005832:	0007      	movs	r7, r0
  if ( hAux != 0xFFFF )
 8005834:	4298      	cmp	r0, r3
 8005836:	d015      	beq.n	8005864 <RVBS_CalcAvVbus+0x40>
    pHandle->aBuffer[pHandle->index] = hAux;
 8005838:	1da3      	adds	r3, r4, #6
 800583a:	9301      	str	r3, [sp, #4]
 800583c:	7fdd      	ldrb	r5, [r3, #31]
 800583e:	6a22      	ldr	r2, [r4, #32]
 8005840:	006b      	lsls	r3, r5, #1
 8005842:	5298      	strh	r0, [r3, r2]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8005844:	2300      	movs	r3, #0
    wtemp = 0;
 8005846:	0018      	movs	r0, r3
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8005848:	8b26      	ldrh	r6, [r4, #24]
 800584a:	42b3      	cmp	r3, r6
 800584c:	d30f      	bcc.n	800586e <RVBS_CalcAvVbus+0x4a>
    wtemp /= pHandle->LowPassFilterBW;
 800584e:	0031      	movs	r1, r6
 8005850:	f7fa fc82 	bl	8000158 <__udivsi3>
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8005854:	3e01      	subs	r6, #1
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8005856:	80e0      	strh	r0, [r4, #6]
    pHandle->_Super.LatestConv = hAux;
 8005858:	80a7      	strh	r7, [r4, #4]
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 800585a:	42b5      	cmp	r5, r6
 800585c:	da0d      	bge.n	800587a <RVBS_CalcAvVbus+0x56>
      pHandle->index++;
 800585e:	9b01      	ldr	r3, [sp, #4]
 8005860:	3501      	adds	r5, #1
 8005862:	77dd      	strb	r5, [r3, #31]
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 8005864:	0020      	movs	r0, r4
 8005866:	f7ff ffd1 	bl	800580c <RVBS_CheckFaultState>
 800586a:	8120      	strh	r0, [r4, #8]
}
 800586c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      wtemp += pHandle->aBuffer[i];
 800586e:	0059      	lsls	r1, r3, #1
 8005870:	5a89      	ldrh	r1, [r1, r2]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8005872:	3301      	adds	r3, #1
      wtemp += pHandle->aBuffer[i];
 8005874:	1840      	adds	r0, r0, r1
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8005876:	b2db      	uxtb	r3, r3
 8005878:	e7e7      	b.n	800584a <RVBS_CalcAvVbus+0x26>
      pHandle->index = 0;
 800587a:	2300      	movs	r3, #0
 800587c:	9a01      	ldr	r2, [sp, #4]
 800587e:	77d3      	strb	r3, [r2, #31]
 8005880:	e7f0      	b.n	8005864 <RVBS_CalcAvVbus+0x40>
 8005882:	46c0      	nop			; (mov r8, r8)
 8005884:	0000ffff 	.word	0x0000ffff

08005888 <REMNG_Init>:
  * @param  pHandle related Handle of struct RampMngr_Handle_t
  * @retval none.
  */
void REMNG_Init( RampExtMngr_Handle_t * pHandle )
{
  pHandle->Ext = 0;
 8005888:	2300      	movs	r3, #0
{
 800588a:	b510      	push	{r4, lr}
  pHandle->Ext = 0;
 800588c:	6083      	str	r3, [r0, #8]
  pHandle->TargetFinal = 0;
 800588e:	6043      	str	r3, [r0, #4]
  pHandle->RampRemainingStep = 0u;
 8005890:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8005892:	6103      	str	r3, [r0, #16]
  pHandle->ScalingFactor = 1u;
 8005894:	3301      	adds	r3, #1
 8005896:	6143      	str	r3, [r0, #20]

#ifdef FASTDIV
  FD_Init( & ( pHandle->fd ) );
 8005898:	3018      	adds	r0, #24
 800589a:	f000 fab9 	bl	8005e10 <FD_Init>
#endif

}
 800589e:	bd10      	pop	{r4, pc}

080058a0 <SPD_GetElAngle>:
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  * @retval int16_t rotor electrical angle (s16degrees)
  */
__weak int16_t SPD_GetElAngle( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hElAngle );
 80058a0:	2304      	movs	r3, #4
 80058a2:	5ec0      	ldrsh	r0, [r0, r3]
}
 80058a4:	4770      	bx	lr

080058a6 <SPD_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT.
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  */
__weak int16_t SPD_GetAvrgMecSpeedUnit( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hAvrMecSpeedUnit );
 80058a6:	230c      	movs	r3, #12
 80058a8:	5ec0      	ldrsh	r0, [r0, r3]
}
 80058aa:	4770      	bx	lr

080058ac <SPD_GetInstElSpeedDpp>:
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  * @retval int16_t rotor instantaneous electrical speed (Dpp)
  */
__weak int16_t SPD_GetInstElSpeedDpp( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->InstantaneousElSpeedDpp );
 80058ac:	2310      	movs	r3, #16
 80058ae:	5ec0      	ldrsh	r0, [r0, r3]
}
 80058b0:	4770      	bx	lr

080058b2 <SPD_IsMecSpeedReliable>:
  * @param  pMecSpeedUnit pointer to int16_t, used to return the rotor average
  *         mechanical speed (expressed in the unit defined by #SPEED_UNIT)
  * @retval none
  */
__weak bool SPD_IsMecSpeedReliable( SpeednPosFdbk_Handle_t * pHandle, int16_t * pMecSpeedUnit )
{
 80058b2:	b570      	push	{r4, r5, r6, lr}
  int16_t hAux;

  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

  /* Compute absoulte value of mechanical speed */
  if ( *pMecSpeedUnit < 0 )
 80058b4:	2200      	movs	r2, #0
 80058b6:	5e89      	ldrsh	r1, [r1, r2]
  uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 80058b8:	78c4      	ldrb	r4, [r0, #3]
  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 80058ba:	7803      	ldrb	r3, [r0, #0]
  {
    hAux = -( *pMecSpeedUnit );
 80058bc:	b28a      	uxth	r2, r1
  if ( *pMecSpeedUnit < 0 )
 80058be:	2900      	cmp	r1, #0
 80058c0:	da01      	bge.n	80058c6 <SPD_IsMecSpeedReliable+0x14>
    hAux = -( *pMecSpeedUnit );
 80058c2:	4252      	negs	r2, r2
 80058c4:	b292      	uxth	r2, r2
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
  {
    SpeedError = true;
  }

  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 80058c6:	8ac6      	ldrh	r6, [r0, #22]
  {
    SpeedError = true;
 80058c8:	2501      	movs	r5, #1
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 80058ca:	8a81      	ldrh	r1, [r0, #20]
  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 80058cc:	4296      	cmp	r6, r2
 80058ce:	d802      	bhi.n	80058d6 <SPD_IsMecSpeedReliable+0x24>
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 80058d0:	4291      	cmp	r1, r2
 80058d2:	4192      	sbcs	r2, r2
 80058d4:	4255      	negs	r5, r2
  }

  /* Compute absoulte value of mechanical acceleration */
  if ( pHandle->hMecAccelUnitP < 0 )
 80058d6:	2112      	movs	r1, #18
 80058d8:	5e42      	ldrsh	r2, [r0, r1]
  {
    hAux = -( pHandle->hMecAccelUnitP );
 80058da:	b291      	uxth	r1, r2
  if ( pHandle->hMecAccelUnitP < 0 )
 80058dc:	2a00      	cmp	r2, #0
 80058de:	da01      	bge.n	80058e4 <SPD_IsMecSpeedReliable+0x32>
    hAux = -( pHandle->hMecAccelUnitP );
 80058e0:	4249      	negs	r1, r1
 80058e2:	b289      	uxth	r1, r1
  else
  {
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
  }

  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 80058e4:	8b02      	ldrh	r2, [r0, #24]
 80058e6:	428a      	cmp	r2, r1
 80058e8:	d301      	bcc.n	80058ee <SPD_IsMecSpeedReliable+0x3c>
  {
    SpeedError = true;
  }

  if ( SpeedError == true )
 80058ea:	2d00      	cmp	r5, #0
 80058ec:	d009      	beq.n	8005902 <SPD_IsMecSpeedReliable+0x50>
  {
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 80058ee:	429c      	cmp	r4, r3
 80058f0:	d901      	bls.n	80058f6 <SPD_IsMecSpeedReliable+0x44>
    {
      bSpeedErrorNumber++;
 80058f2:	3301      	adds	r3, #1
 80058f4:	b2db      	uxtb	r3, r3
  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
  {
    SpeedSensorReliability = false;
  }

  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 80058f6:	7003      	strb	r3, [r0, #0]
  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
 80058f8:	1b18      	subs	r0, r3, r4
 80058fa:	1e42      	subs	r2, r0, #1
 80058fc:	4190      	sbcs	r0, r2

  return ( SpeedSensorReliability );
 80058fe:	b2c0      	uxtb	r0, r0
}
 8005900:	bd70      	pop	{r4, r5, r6, pc}
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 8005902:	429c      	cmp	r4, r3
 8005904:	d9f7      	bls.n	80058f6 <SPD_IsMecSpeedReliable+0x44>
      bSpeedErrorNumber = 0u;
 8005906:	002b      	movs	r3, r5
 8005908:	e7f5      	b.n	80058f6 <SPD_IsMecSpeedReliable+0x44>

0800590a <SPD_GetS16Speed>:
  *         -hMaxReliableMecSpeedUnit.
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  * @retval int16_t The average mechanical rotor speed expressed in "S16Speed".
  */
__weak int16_t SPD_GetS16Speed( SpeednPosFdbk_Handle_t * pHandle )
{
 800590a:	0003      	movs	r3, r0
 800590c:	b510      	push	{r4, lr}
  int32_t wAux = ( int32_t ) pHandle->hAvrMecSpeedUnit;
 800590e:	210c      	movs	r1, #12
 8005910:	5e42      	ldrsh	r2, [r0, r1]
  wAux *= INT16_MAX;
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 8005912:	2114      	movs	r1, #20
 8005914:	5e59      	ldrsh	r1, [r3, r1]
  wAux *= INT16_MAX;
 8005916:	03d0      	lsls	r0, r2, #15
 8005918:	1a80      	subs	r0, r0, r2
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 800591a:	f7fa fca7 	bl	800026c <__divsi3>
  return ( int16_t )wAux;
 800591e:	b200      	sxth	r0, r0
}
 8005920:	bd10      	pop	{r4, pc}

08005922 <STC_Init>:
__weak void STC_Init( SpeednTorqCtrl_Handle_t * pHandle, PID_Handle_t * pPI, SpeednPosFdbk_Handle_t * SPD_Handle )
{

  pHandle->PISpeed = pPI;
  pHandle->SPD = SPD_Handle;
  pHandle->Mode = pHandle->ModeDefault;
 8005922:	0003      	movs	r3, r0
  pHandle->SPD = SPD_Handle;
 8005924:	6142      	str	r2, [r0, #20]
  pHandle->PISpeed = pPI;
 8005926:	6101      	str	r1, [r0, #16]
  pHandle->Mode = pHandle->ModeDefault;
 8005928:	332a      	adds	r3, #42	; 0x2a
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	7003      	strb	r3, [r0, #0]
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 800592e:	222c      	movs	r2, #44	; 0x2c
 8005930:	5e83      	ldrsh	r3, [r0, r2]
 8005932:	041b      	lsls	r3, r3, #16
 8005934:	6043      	str	r3, [r0, #4]
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 8005936:	222e      	movs	r2, #46	; 0x2e
 8005938:	5e83      	ldrsh	r3, [r0, r2]
 800593a:	041b      	lsls	r3, r3, #16
 800593c:	6083      	str	r3, [r0, #8]
  pHandle->TargetFinal = 0;
 800593e:	2300      	movs	r3, #0
 8005940:	8043      	strh	r3, [r0, #2]
  pHandle->RampRemainingStep = 0u;
 8005942:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8005944:	6183      	str	r3, [r0, #24]
}
 8005946:	4770      	bx	lr

08005948 <STC_GetSpeedSensor>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
__weak SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( pHandle->SPD );
 8005948:	6940      	ldr	r0, [r0, #20]
}
 800594a:	4770      	bx	lr

0800594c <STC_Clear>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
  if ( pHandle->Mode == STC_SPEED_MODE )
 800594c:	7803      	ldrb	r3, [r0, #0]
{
 800594e:	b510      	push	{r4, lr}
  if ( pHandle->Mode == STC_SPEED_MODE )
 8005950:	2b01      	cmp	r3, #1
 8005952:	d103      	bne.n	800595c <STC_Clear+0x10>
  {
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
 8005954:	2100      	movs	r1, #0
 8005956:	6900      	ldr	r0, [r0, #16]
 8005958:	f7ff f9fb 	bl	8004d52 <PID_SetIntegralTerm>
  }
}
 800595c:	bd10      	pop	{r4, pc}

0800595e <STC_GetMecSpeedRefUnit>:
  * @retval int16_t current mechanical rotor speed reference expressed in tenths
  *         of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->SpeedRefUnitExt / 65536 ) );
 800595e:	6842      	ldr	r2, [r0, #4]
 8005960:	17d0      	asrs	r0, r2, #31
 8005962:	b280      	uxth	r0, r0
 8005964:	1880      	adds	r0, r0, r2
 8005966:	1400      	asrs	r0, r0, #16
}
 8005968:	4770      	bx	lr

0800596a <STC_GetTorqueRef>:
  * @retval int16_t current motor torque reference. This value represents
  *         actually the Iq current expressed in digit.
  */
__weak int16_t STC_GetTorqueRef( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->TorqueRef / 65536 ) );
 800596a:	6882      	ldr	r2, [r0, #8]
 800596c:	17d0      	asrs	r0, r2, #31
 800596e:	b280      	uxth	r0, r0
 8005970:	1880      	adds	r0, r0, r2
 8005972:	1400      	asrs	r0, r0, #16
}
 8005974:	4770      	bx	lr

08005976 <STC_SetControlMode>:
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, STC_Modality_t bMode )
{
  pHandle->Mode = bMode;
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8005976:	2300      	movs	r3, #0
  pHandle->Mode = bMode;
 8005978:	7001      	strb	r1, [r0, #0]
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 800597a:	60c3      	str	r3, [r0, #12]
}
 800597c:	4770      	bx	lr

0800597e <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp( SpeednTorqCtrl_Handle_t * pHandle, int16_t hTargetFinal, uint32_t hDurationms )
{
 800597e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t wAux;
  int32_t wAux1;
  int16_t hCurrentReference;

  /* Check if the hTargetFinal is out of the bound of application. */
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8005980:	7803      	ldrb	r3, [r0, #0]
{
 8005982:	0004      	movs	r4, r0
 8005984:	000d      	movs	r5, r1
 8005986:	0017      	movs	r7, r2
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8005988:	2b00      	cmp	r3, #0
 800598a:	d108      	bne.n	800599e <STC_ExecRamp+0x20>
  {
    hCurrentReference = STC_GetTorqueRef( pHandle );
 800598c:	f7ff ffed 	bl	800596a <STC_GetTorqueRef>
#ifdef CHECK_BOUNDARY
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxPositiveTorque )
    {
      AllowedRange = false;
    }
    if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinNegativeTorque )
 8005990:	2228      	movs	r2, #40	; 0x28
 8005992:	5ea3      	ldrsh	r3, [r4, r2]
    hCurrentReference = STC_GetTorqueRef( pHandle );
 8005994:	0006      	movs	r6, r0
    if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinNegativeTorque )
 8005996:	42ab      	cmp	r3, r5
 8005998:	dd20      	ble.n	80059dc <STC_ExecRamp+0x5e>
    {
      AllowedRange = false;
 800599a:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
    }
  }

  return AllowedRange;
}
 800599c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 800599e:	6840      	ldr	r0, [r0, #4]
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 80059a0:	8be3      	ldrh	r3, [r4, #30]
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 80059a2:	17c6      	asrs	r6, r0, #31
 80059a4:	b2b6      	uxth	r6, r6
 80059a6:	1836      	adds	r6, r6, r0
 80059a8:	1436      	asrs	r6, r6, #16
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 80059aa:	428b      	cmp	r3, r1
 80059ac:	dbf5      	blt.n	800599a <STC_ExecRamp+0x1c>
    else if ( hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit )
 80059ae:	2224      	movs	r2, #36	; 0x24
 80059b0:	5ea3      	ldrsh	r3, [r4, r2]
 80059b2:	428b      	cmp	r3, r1
 80059b4:	dcf1      	bgt.n	800599a <STC_ExecRamp+0x1c>
    else if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinAppPositiveMecSpeedUnit )
 80059b6:	8c23      	ldrh	r3, [r4, #32]
 80059b8:	428b      	cmp	r3, r1
 80059ba:	dd03      	ble.n	80059c4 <STC_ExecRamp+0x46>
      if ( hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit )
 80059bc:	2222      	movs	r2, #34	; 0x22
 80059be:	5ea3      	ldrsh	r3, [r4, r2]
  if ( AllowedRange == true )
 80059c0:	42ab      	cmp	r3, r5
 80059c2:	dbea      	blt.n	800599a <STC_ExecRamp+0x1c>
    if ( hDurationms == 0u )
 80059c4:	2f00      	cmp	r7, #0
 80059c6:	d10d      	bne.n	80059e4 <STC_ExecRamp+0x66>
      if ( pHandle->Mode == STC_SPEED_MODE )
 80059c8:	7823      	ldrb	r3, [r4, #0]
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 80059ca:	042d      	lsls	r5, r5, #16
      if ( pHandle->Mode == STC_SPEED_MODE )
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d107      	bne.n	80059e0 <STC_ExecRamp+0x62>
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 80059d0:	6065      	str	r5, [r4, #4]
      pHandle->RampRemainingStep = 0u;
 80059d2:	2300      	movs	r3, #0
 80059d4:	60e3      	str	r3, [r4, #12]
      pHandle->IncDecAmount = 0;
 80059d6:	61a3      	str	r3, [r4, #24]
      pHandle->IncDecAmount = wAux1;
 80059d8:	2001      	movs	r0, #1
 80059da:	e7df      	b.n	800599c <STC_ExecRamp+0x1e>
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxPositiveTorque )
 80059dc:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80059de:	e7ef      	b.n	80059c0 <STC_ExecRamp+0x42>
        pHandle->TorqueRef = ( int32_t )hTargetFinal * 65536;
 80059e0:	60a5      	str	r5, [r4, #8]
 80059e2:	e7f6      	b.n	80059d2 <STC_ExecRamp+0x54>
      wAux /= 1000u;
 80059e4:	21fa      	movs	r1, #250	; 0xfa
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 80059e6:	8ba0      	ldrh	r0, [r4, #28]
      pHandle->TargetFinal = hTargetFinal;
 80059e8:	8065      	strh	r5, [r4, #2]
      wAux /= 1000u;
 80059ea:	0089      	lsls	r1, r1, #2
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 80059ec:	4378      	muls	r0, r7
      wAux /= 1000u;
 80059ee:	f7fa fbb3 	bl	8000158 <__udivsi3>
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 80059f2:	1bad      	subs	r5, r5, r6
      pHandle->RampRemainingStep++;
 80059f4:	1c41      	adds	r1, r0, #1
 80059f6:	60e1      	str	r1, [r4, #12]
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 80059f8:	0428      	lsls	r0, r5, #16
      wAux1 /= ( int32_t )pHandle->RampRemainingStep;
 80059fa:	f7fa fc37 	bl	800026c <__divsi3>
      pHandle->IncDecAmount = wAux1;
 80059fe:	61a0      	str	r0, [r4, #24]
 8005a00:	e7ea      	b.n	80059d8 <STC_ExecRamp+0x5a>

08005a02 <STC_StopRamp>:
  * @retval none
  */
__weak void STC_StopRamp( SpeednTorqCtrl_Handle_t * pHandle )
{

  pHandle->RampRemainingStep = 0u;
 8005a02:	2300      	movs	r3, #0
 8005a04:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8005a06:	6183      	str	r3, [r0, #24]
}
 8005a08:	4770      	bx	lr

08005a0a <STC_CalcTorqueReference>:
  int16_t hTorqueReference = 0;
  int16_t hMeasuredSpeed;
  int16_t hTargetSpeed;
  int16_t hError;

  if ( pHandle->Mode == STC_TORQUE_MODE )
 8005a0a:	7802      	ldrb	r2, [r0, #0]
{
 8005a0c:	b570      	push	{r4, r5, r6, lr}
 8005a0e:	0004      	movs	r4, r0
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8005a10:	2a00      	cmp	r2, #0
 8005a12:	d119      	bne.n	8005a48 <STC_CalcTorqueReference+0x3e>
  {
    wCurrentReference = pHandle->TorqueRef;
 8005a14:	6886      	ldr	r6, [r0, #8]
    wCurrentReference = pHandle->SpeedRefUnitExt;
  }

  /* Update the speed reference or the torque reference according to the mode
     and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 8005a16:	68e3      	ldr	r3, [r4, #12]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d917      	bls.n	8005a4c <STC_CalcTorqueReference+0x42>
  {
    /* Increment/decrement the reference value. */
    wCurrentReference += pHandle->IncDecAmount;
 8005a1c:	69a1      	ldr	r1, [r4, #24]

    /* Decrement the number of remaining steps */
    pHandle->RampRemainingStep--;
 8005a1e:	3b01      	subs	r3, #1
    wCurrentReference += pHandle->IncDecAmount;
 8005a20:	1876      	adds	r6, r6, r1
  }
  else if ( pHandle->RampRemainingStep == 1u )
  {
    /* Set the backup value of hTargetFinal. */
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
    pHandle->RampRemainingStep = 0u;
 8005a22:	60e3      	str	r3, [r4, #12]
  if ( pHandle->Mode == STC_SPEED_MODE )
  {
    /* Run the speed control loop */

    /* Compute speed error */
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8005a24:	17f0      	asrs	r0, r6, #31
 8005a26:	b280      	uxth	r0, r0
 8005a28:	1980      	adds	r0, r0, r6
 8005a2a:	1405      	asrs	r5, r0, #16
  if ( pHandle->Mode == STC_SPEED_MODE )
 8005a2c:	2a01      	cmp	r2, #1
 8005a2e:	d114      	bne.n	8005a5a <STC_CalcTorqueReference+0x50>
    hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit( pHandle->SPD );
 8005a30:	6960      	ldr	r0, [r4, #20]
 8005a32:	f7ff ff38 	bl	80058a6 <SPD_GetAvrgMecSpeedUnit>
    hError = hTargetSpeed - hMeasuredSpeed;
 8005a36:	1a28      	subs	r0, r5, r0
    hTorqueReference = PI_Controller( pHandle->PISpeed, ( int32_t )hError );
 8005a38:	b201      	sxth	r1, r0
 8005a3a:	6920      	ldr	r0, [r4, #16]
 8005a3c:	f7ff f994 	bl	8004d68 <PI_Controller>

    pHandle->SpeedRefUnitExt = wCurrentReference;
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 8005a40:	0403      	lsls	r3, r0, #16
    pHandle->SpeedRefUnitExt = wCurrentReference;
 8005a42:	6066      	str	r6, [r4, #4]
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 8005a44:	60a3      	str	r3, [r4, #8]
    pHandle->TorqueRef = wCurrentReference;
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
  }

  return hTorqueReference;
}
 8005a46:	bd70      	pop	{r4, r5, r6, pc}
    wCurrentReference = pHandle->SpeedRefUnitExt;
 8005a48:	6846      	ldr	r6, [r0, #4]
 8005a4a:	e7e4      	b.n	8005a16 <STC_CalcTorqueReference+0xc>
  else if ( pHandle->RampRemainingStep == 1u )
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d1e9      	bne.n	8005a24 <STC_CalcTorqueReference+0x1a>
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8005a50:	2302      	movs	r3, #2
 8005a52:	5ee6      	ldrsh	r6, [r4, r3]
    pHandle->RampRemainingStep = 0u;
 8005a54:	2300      	movs	r3, #0
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8005a56:	0436      	lsls	r6, r6, #16
    pHandle->RampRemainingStep = 0u;
 8005a58:	e7e3      	b.n	8005a22 <STC_CalcTorqueReference+0x18>
    pHandle->TorqueRef = wCurrentReference;
 8005a5a:	60a6      	str	r6, [r4, #8]
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 8005a5c:	b228      	sxth	r0, r5
 8005a5e:	e7f2      	b.n	8005a46 <STC_CalcTorqueReference+0x3c>

08005a60 <STC_GetMecSpeedRefUnitDefault>:
  * @retval int16_t It returns the Default mechanical rotor speed. reference
  *         expressed in tenths of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MecSpeedRefUnitDefault;
 8005a60:	232c      	movs	r3, #44	; 0x2c
 8005a62:	5ec0      	ldrsh	r0, [r0, r3]
}
 8005a64:	4770      	bx	lr

08005a66 <STC_GetMaxAppPositiveMecSpeedUnit>:
  * @brief  Returns the Application maximum positive value of rotor speed. Expressed in the unit defined by #SPEED_UNIT.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak uint16_t STC_GetMaxAppPositiveMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MaxAppPositiveMecSpeedUnit;
 8005a66:	8bc0      	ldrh	r0, [r0, #30]
}
 8005a68:	4770      	bx	lr

08005a6a <STC_GetMinAppNegativeMecSpeedUnit>:
  * @brief  Returns the Application minimum negative value of rotor speed. Expressed in the unit defined by #SPEED_UNIT.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak int16_t STC_GetMinAppNegativeMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MinAppNegativeMecSpeedUnit;
 8005a6a:	2324      	movs	r3, #36	; 0x24
 8005a6c:	5ec0      	ldrsh	r0, [r0, r3]
}
 8005a6e:	4770      	bx	lr

08005a70 <STC_GetDefaultIqdref>:
__weak qd_t STC_GetDefaultIqdref( SpeednTorqCtrl_Handle_t * pHandle )
{
  qd_t IqdRefDefault;
  IqdRefDefault.q = pHandle->TorqueRefDefault;
  IqdRefDefault.d = pHandle->IdrefDefault;
  return IqdRefDefault;
 8005a70:	8e02      	ldrh	r2, [r0, #48]	; 0x30
 8005a72:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8005a74:	0412      	lsls	r2, r2, #16
 8005a76:	b298      	uxth	r0, r3
{
 8005a78:	b082      	sub	sp, #8
  return IqdRefDefault;
 8005a7a:	4310      	orrs	r0, r2
}
 8005a7c:	b002      	add	sp, #8
 8005a7e:	4770      	bx	lr

08005a80 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed( SpeednTorqCtrl_Handle_t * pHandle )
{
 8005a80:	b510      	push	{r4, lr}
 8005a82:	0004      	movs	r4, r0
  pHandle->SpeedRefUnitExt = ( int32_t )SPD_GetAvrgMecSpeedUnit( pHandle->SPD ) * ( int32_t )65536;
 8005a84:	6940      	ldr	r0, [r0, #20]
 8005a86:	f7ff ff0e 	bl	80058a6 <SPD_GetAvrgMecSpeedUnit>
 8005a8a:	0400      	lsls	r0, r0, #16
 8005a8c:	6060      	str	r0, [r4, #4]
}
 8005a8e:	bd10      	pop	{r4, pc}

08005a90 <STM_Init>:
  * @retval none.
  */
__weak void STM_Init( STM_Handle_t * pHandle )
{

  pHandle->bState = IDLE;
 8005a90:	2300      	movs	r3, #0
 8005a92:	7003      	strb	r3, [r0, #0]
  pHandle->hFaultNow = MC_NO_FAULTS;
 8005a94:	8043      	strh	r3, [r0, #2]
  pHandle->hFaultOccurred = MC_NO_FAULTS;
 8005a96:	8083      	strh	r3, [r0, #4]
}
 8005a98:	4770      	bx	lr

08005a9a <STM_FaultProcessing>:
  * @param hResetErrors Bit field reporting faults to be cleared
  * @retval State_t New state machine state after fault processing
  */
__weak State_t STM_FaultProcessing( STM_Handle_t * pHandle, uint16_t hSetErrors, uint16_t
                             hResetErrors )
{
 8005a9a:	0003      	movs	r3, r0
 8005a9c:	b510      	push	{r4, lr}
  State_t LocalState =  pHandle->bState;

  /* Set current errors */
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8005a9e:	885c      	ldrh	r4, [r3, #2]
  State_t LocalState =  pHandle->bState;
 8005aa0:	7800      	ldrb	r0, [r0, #0]
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8005aa2:	430c      	orrs	r4, r1
 8005aa4:	4394      	bics	r4, r2
 8005aa6:	0022      	movs	r2, r4
 8005aa8:	805c      	strh	r4, [r3, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 8005aaa:	889c      	ldrh	r4, [r3, #4]
 8005aac:	4321      	orrs	r1, r4
 8005aae:	8099      	strh	r1, [r3, #4]

  if ( LocalState == FAULT_NOW )
 8005ab0:	280a      	cmp	r0, #10
 8005ab2:	d104      	bne.n	8005abe <STM_FaultProcessing+0x24>
  {
    if ( pHandle->hFaultNow == MC_NO_FAULTS )
 8005ab4:	2a00      	cmp	r2, #0
 8005ab6:	d101      	bne.n	8005abc <STM_FaultProcessing+0x22>
    {
      pHandle->bState = FAULT_OVER;
 8005ab8:	3001      	adds	r0, #1
  }
  else
  {
    if ( pHandle->hFaultNow != MC_NO_FAULTS )
    {
      pHandle->bState = FAULT_NOW;
 8005aba:	7018      	strb	r0, [r3, #0]
      LocalState = FAULT_NOW;
    }
  }

  return ( LocalState );
}
 8005abc:	bd10      	pop	{r4, pc}
    if ( pHandle->hFaultNow != MC_NO_FAULTS )
 8005abe:	2a00      	cmp	r2, #0
 8005ac0:	d0fc      	beq.n	8005abc <STM_FaultProcessing+0x22>
      pHandle->bState = FAULT_NOW;
 8005ac2:	200a      	movs	r0, #10
 8005ac4:	e7f9      	b.n	8005aba <STM_FaultProcessing+0x20>
	...

08005ac8 <STM_NextState>:
{
 8005ac8:	0003      	movs	r3, r0
  switch ( bCurrentState )
 8005aca:	7800      	ldrb	r0, [r0, #0]
{
 8005acc:	b510      	push	{r4, lr}
  switch ( bCurrentState )
 8005ace:	2814      	cmp	r0, #20
 8005ad0:	d80e      	bhi.n	8005af0 <STM_NextState+0x28>
 8005ad2:	f7fa fb23 	bl	800011c <__gnu_thumb1_case_uqi>
 8005ad6:	281e      	.short	0x281e
 8005ad8:	61553d31 	.word	0x61553d31
 8005adc:	69666331 	.word	0x69666331
 8005ae0:	2f0b0d0d 	.word	0x2f0b0d0d
 8005ae4:	49463a34 	.word	0x49463a34
 8005ae8:	5d52      	.short	0x5d52
 8005aea:	4f          	.byte	0x4f
 8005aeb:	00          	.byte	0x00
      if ( bState == IDLE )
 8005aec:	2900      	cmp	r1, #0
 8005aee:	d017      	beq.n	8005b20 <STM_NextState+0x58>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8005af0:	2202      	movs	r2, #2
 8005af2:	0008      	movs	r0, r1
 8005af4:	4390      	bics	r0, r2
 8005af6:	0002      	movs	r2, r0
 8005af8:	2000      	movs	r0, #0
 8005afa:	2a01      	cmp	r2, #1
 8005afc:	d012      	beq.n	8005b24 <STM_NextState+0x5c>
 8005afe:	2000      	movs	r0, #0
 8005b00:	2907      	cmp	r1, #7
 8005b02:	d00f      	beq.n	8005b24 <STM_NextState+0x5c>
      STM_FaultProcessing( pHandle, MC_SW_ERROR, 0u );
 8005b04:	2200      	movs	r2, #0
 8005b06:	2180      	movs	r1, #128	; 0x80
 8005b08:	0018      	movs	r0, r3
 8005b0a:	f7ff ffc6 	bl	8005a9a <STM_FaultProcessing>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8005b0e:	2000      	movs	r0, #0
  return ( bChangeState );
 8005b10:	e008      	b.n	8005b24 <STM_NextState+0x5c>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8005b12:	2202      	movs	r2, #2
 8005b14:	0008      	movs	r0, r1
 8005b16:	4390      	bics	r0, r2
 8005b18:	2801      	cmp	r0, #1
 8005b1a:	d001      	beq.n	8005b20 <STM_NextState+0x58>
           || ( bState == ICLWAIT ) )
 8005b1c:	290c      	cmp	r1, #12
 8005b1e:	d1ee      	bne.n	8005afe <STM_NextState+0x36>
    pHandle->bState = bNewState;
 8005b20:	2001      	movs	r0, #1
 8005b22:	7019      	strb	r1, [r3, #0]
}
 8005b24:	bd10      	pop	{r4, pc}
      if ( ( bState == ANY_STOP ) || ( bState == ALIGN_CHARGE_BOOT_CAP )
 8005b26:	2907      	cmp	r1, #7
 8005b28:	d0fa      	beq.n	8005b20 <STM_NextState+0x58>
 8005b2a:	000a      	movs	r2, r1
 8005b2c:	3a0d      	subs	r2, #13
      if ( ( bState == RUN ) || ( bState == ANY_STOP ) )
 8005b2e:	2a01      	cmp	r2, #1
 8005b30:	d8de      	bhi.n	8005af0 <STM_NextState+0x28>
 8005b32:	e7f5      	b.n	8005b20 <STM_NextState+0x58>
      if ( ( bState == ALIGN_OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8005b34:	290e      	cmp	r1, #14
 8005b36:	d0f3      	beq.n	8005b20 <STM_NextState+0x58>
      if ( bState == ANY_STOP )
 8005b38:	2907      	cmp	r1, #7
 8005b3a:	d1d9      	bne.n	8005af0 <STM_NextState+0x28>
 8005b3c:	e7f0      	b.n	8005b20 <STM_NextState+0x58>
      if ( ( bState == ALIGN_CLEAR ) || ( bState == ANY_STOP ) )
 8005b3e:	2208      	movs	r2, #8
 8005b40:	0008      	movs	r0, r1
 8005b42:	4390      	bics	r0, r2
 8005b44:	2807      	cmp	r0, #7
 8005b46:	d1d3      	bne.n	8005af0 <STM_NextState+0x28>
 8005b48:	e7ea      	b.n	8005b20 <STM_NextState+0x58>
      if ( ( bState == ALIGNMENT ) || ( bState == ANY_STOP ) )
 8005b4a:	2902      	cmp	r1, #2
 8005b4c:	d1f4      	bne.n	8005b38 <STM_NextState+0x70>
 8005b4e:	e7e7      	b.n	8005b20 <STM_NextState+0x58>
           ( bState == OFFSET_CALIB ) || ( bState == IDLE_ALIGNMENT ) )
 8005b50:	2911      	cmp	r1, #17
 8005b52:	d8d7      	bhi.n	8005b04 <STM_NextState+0x3c>
 8005b54:	4a17      	ldr	r2, [pc, #92]	; (8005bb4 <STM_NextState+0xec>)
 8005b56:	40ca      	lsrs	r2, r1
 8005b58:	07d2      	lsls	r2, r2, #31
 8005b5a:	d4e1      	bmi.n	8005b20 <STM_NextState+0x58>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8005b5c:	2903      	cmp	r1, #3
 8005b5e:	d0d6      	beq.n	8005b0e <STM_NextState+0x46>
 8005b60:	e7d0      	b.n	8005b04 <STM_NextState+0x3c>
      if ( ( bState == OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8005b62:	2911      	cmp	r1, #17
 8005b64:	d1e8      	bne.n	8005b38 <STM_NextState+0x70>
 8005b66:	e7db      	b.n	8005b20 <STM_NextState+0x58>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) || ( bState == WAIT_STOP_MOTOR ) )
 8005b68:	000a      	movs	r2, r1
 8005b6a:	20fd      	movs	r0, #253	; 0xfd
 8005b6c:	3a12      	subs	r2, #18
 8005b6e:	4202      	tst	r2, r0
 8005b70:	d1e2      	bne.n	8005b38 <STM_NextState+0x70>
 8005b72:	e7d5      	b.n	8005b20 <STM_NextState+0x58>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) )
 8005b74:	2912      	cmp	r1, #18
 8005b76:	d1df      	bne.n	8005b38 <STM_NextState+0x70>
 8005b78:	e7d2      	b.n	8005b20 <STM_NextState+0x58>
      if ( ( bState == START ) || ( bState == ANY_STOP ) )
 8005b7a:	2904      	cmp	r1, #4
 8005b7c:	d1dc      	bne.n	8005b38 <STM_NextState+0x70>
 8005b7e:	e7cf      	b.n	8005b20 <STM_NextState+0x58>
      if ( ( bState == SWITCH_OVER ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8005b80:	2913      	cmp	r1, #19
 8005b82:	d0cd      	beq.n	8005b20 <STM_NextState+0x58>
 8005b84:	2202      	movs	r2, #2
 8005b86:	0008      	movs	r0, r1
 8005b88:	4390      	bics	r0, r2
 8005b8a:	2805      	cmp	r0, #5
 8005b8c:	d1b0      	bne.n	8005af0 <STM_NextState+0x28>
 8005b8e:	e7c7      	b.n	8005b20 <STM_NextState+0x58>
      if ( ( bState == START ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8005b90:	1f0a      	subs	r2, r1, #4
 8005b92:	2a01      	cmp	r2, #1
 8005b94:	d8d0      	bhi.n	8005b38 <STM_NextState+0x70>
 8005b96:	e7c3      	b.n	8005b20 <STM_NextState+0x58>
      if ( ( bState == RUN ) || ( bState == ANY_STOP ) )
 8005b98:	1f8a      	subs	r2, r1, #6
 8005b9a:	e7c8      	b.n	8005b2e <STM_NextState+0x66>
      if ( bState == STOP )
 8005b9c:	2908      	cmp	r1, #8
 8005b9e:	d1a7      	bne.n	8005af0 <STM_NextState+0x28>
 8005ba0:	e7be      	b.n	8005b20 <STM_NextState+0x58>
      if ( bState == STOP_IDLE )
 8005ba2:	2909      	cmp	r1, #9
 8005ba4:	d1a4      	bne.n	8005af0 <STM_NextState+0x28>
 8005ba6:	e7bb      	b.n	8005b20 <STM_NextState+0x58>
      if ( ( bState == IDLE ) || ( bState == ICLWAIT ) )
 8005ba8:	2900      	cmp	r1, #0
 8005baa:	d0b9      	beq.n	8005b20 <STM_NextState+0x58>
 8005bac:	290c      	cmp	r1, #12
 8005bae:	d19f      	bne.n	8005af0 <STM_NextState+0x28>
 8005bb0:	e7b6      	b.n	8005b20 <STM_NextState+0x58>
 8005bb2:	46c0      	nop			; (mov r8, r8)
 8005bb4:	00030092 	.word	0x00030092

08005bb8 <STM_GetState>:
  * @param  pHanlde pointer of type  STM_Handle_t
  * @retval State_t Current state machine state
  */
__weak State_t STM_GetState( STM_Handle_t * pHandle )
{
  return ( pHandle->bState );
 8005bb8:	7800      	ldrb	r0, [r0, #0]
}
 8005bba:	4770      	bx	lr

08005bbc <STM_FaultAcknowledged>:
  */
__weak bool STM_FaultAcknowledged( STM_Handle_t * pHandle )
{
  bool bToBeReturned = false;

  if ( pHandle->bState == FAULT_OVER )
 8005bbc:	7802      	ldrb	r2, [r0, #0]
{
 8005bbe:	0003      	movs	r3, r0
 8005bc0:	2000      	movs	r0, #0
  if ( pHandle->bState == FAULT_OVER )
 8005bc2:	2a0b      	cmp	r2, #11
 8005bc4:	d103      	bne.n	8005bce <STM_FaultAcknowledged+0x12>
  {
    pHandle->bState = STOP_IDLE;
 8005bc6:	3a02      	subs	r2, #2
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 8005bc8:	8098      	strh	r0, [r3, #4]
    pHandle->bState = STOP_IDLE;
 8005bca:	701a      	strb	r2, [r3, #0]
    bToBeReturned = true;
 8005bcc:	3001      	adds	r0, #1
  }

  return ( bToBeReturned );
}
 8005bce:	4770      	bx	lr

08005bd0 <STM_GetFaultState>:
  */
__weak uint32_t STM_GetFaultState( STM_Handle_t * pHandle )
{
  uint32_t LocalFaultState;

  LocalFaultState = ( uint32_t )( pHandle->hFaultOccurred );
 8005bd0:	8883      	ldrh	r3, [r0, #4]
  LocalFaultState |= ( uint32_t )( pHandle->hFaultNow ) << 16;
 8005bd2:	8840      	ldrh	r0, [r0, #2]
 8005bd4:	0400      	lsls	r0, r0, #16
 8005bd6:	4318      	orrs	r0, r3

  return LocalFaultState;
}
 8005bd8:	4770      	bx	lr

08005bda <UFCP_Init>:
static const uint16_t UFCP_Usart_Timeout_stop = 2;

/* Functions ---------------------------------------------------------*/

__weak void UFCP_Init( UFCP_Handle_t * pHandle )
{
 8005bda:	b510      	push	{r4, lr}

  /* Initialize generic component part */
  FCP_Init( & pHandle->_Super );
 8005bdc:	f7fe fc79 	bl	80044d2 <FCP_Init>
}
 8005be0:	bd10      	pop	{r4, pc}

08005be2 <UFCP_TX_IRQ_Handler>:

/*
 *
 */
__weak void UFCP_TX_IRQ_Handler( UFCP_Handle_t * pHandle )
{
 8005be2:	b570      	push	{r4, r5, r6, lr}
  FCP_Handle_t * pBaseHandle = & pHandle->_Super;

  if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState )
 8005be4:	0004      	movs	r4, r0
 8005be6:	3497      	adds	r4, #151	; 0x97
 8005be8:	7823      	ldrb	r3, [r4, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d017      	beq.n	8005c1e <UFCP_TX_IRQ_Handler+0x3c>
  {
    uint16_t tx_data;

    switch ( pBaseHandle->TxFrameLevel )
 8005bee:	0005      	movs	r5, r0
 8005bf0:	3598      	adds	r5, #152	; 0x98
      case 0:
        tx_data = (uint16_t) pBaseHandle->TxFrame.Code;
        break;

      case 1:
        tx_data = (uint16_t) pBaseHandle->TxFrame.Size;
 8005bf2:	7d42      	ldrb	r2, [r0, #21]
    switch ( pBaseHandle->TxFrameLevel )
 8005bf4:	782b      	ldrb	r3, [r5, #0]
        break;

      default:
        if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8005bf6:	1c56      	adds	r6, r2, #1
    switch ( pBaseHandle->TxFrameLevel )
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d007      	beq.n	8005c0c <UFCP_TX_IRQ_Handler+0x2a>
        tx_data = (uint16_t) pBaseHandle->TxFrame.Size;
 8005bfc:	b292      	uxth	r2, r2
    switch ( pBaseHandle->TxFrameLevel )
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d005      	beq.n	8005c0e <UFCP_TX_IRQ_Handler+0x2c>
        if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8005c02:	42b3      	cmp	r3, r6
 8005c04:	dc0c      	bgt.n	8005c20 <UFCP_TX_IRQ_Handler+0x3e>
        {
          tx_data = (uint16_t) pBaseHandle->TxFrame.Buffer[ pBaseHandle->TxFrameLevel - FCP_HEADER_SIZE ];
 8005c06:	18c2      	adds	r2, r0, r3
 8005c08:	7d12      	ldrb	r2, [r2, #20]
 8005c0a:	e000      	b.n	8005c0e <UFCP_TX_IRQ_Handler+0x2c>
        tx_data = (uint16_t) pBaseHandle->TxFrame.Code;
 8005c0c:	7d02      	ldrb	r2, [r0, #20]
          tx_data = (uint16_t) pBaseHandle->TxFrame.FrameCRC;
        }
    } /* end of switch ( pBaseHandle->TxFrameLevel ) */

    /* Send the data byte */
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 8005c0e:	0001      	movs	r1, r0
 8005c10:	31fc      	adds	r1, #252	; 0xfc
 8005c12:	6a49      	ldr	r1, [r1, #36]	; 0x24
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 8005c14:	850a      	strh	r2, [r1, #40]	; 0x28

    if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8005c16:	42b3      	cmp	r3, r6
 8005c18:	dc06      	bgt.n	8005c28 <UFCP_TX_IRQ_Handler+0x46>
    {
      pBaseHandle->TxFrameLevel++;
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	702b      	strb	r3, [r5, #0]

      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
    }

  } /* end of if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState ) */
}
 8005c1e:	bd70      	pop	{r4, r5, r6, pc}
          tx_data = (uint16_t) pBaseHandle->TxFrame.FrameCRC;
 8005c20:	0002      	movs	r2, r0
 8005c22:	3296      	adds	r2, #150	; 0x96
 8005c24:	7812      	ldrb	r2, [r2, #0]
 8005c26:	e7f2      	b.n	8005c0e <UFCP_TX_IRQ_Handler+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c28:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8005c32:	2580      	movs	r5, #128	; 0x80
 8005c34:	680b      	ldr	r3, [r1, #0]
 8005c36:	43ab      	bics	r3, r5
 8005c38:	600b      	str	r3, [r1, #0]
 8005c3a:	f382 8810 	msr	PRIMASK, r2
      pBaseHandle->TxFrameState = FCP_TRANSFER_IDLE;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	7023      	strb	r3, [r4, #0]
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 8005c42:	c809      	ldmia	r0, {r0, r3}
 8005c44:	4798      	blx	r3
}
 8005c46:	e7ea      	b.n	8005c1e <UFCP_TX_IRQ_Handler+0x3c>

08005c48 <UFCP_Receive>:

__weak uint8_t UFCP_Receive( FCP_Handle_t * pHandle )
{
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->RxFrameState )
 8005c48:	0002      	movs	r2, r0
 8005c4a:	32ff      	adds	r2, #255	; 0xff
 8005c4c:	7f52      	ldrb	r2, [r2, #29]
{
 8005c4e:	0003      	movs	r3, r0
 8005c50:	2001      	movs	r0, #1
  if ( FCP_TRANSFER_IDLE == pHandle->RxFrameState )
 8005c52:	2a00      	cmp	r2, #0
 8005c54:	d10f      	bne.n	8005c76 <UFCP_Receive+0x2e>
  {
    UFCP_Handle_t * pActualHandle = (UFCP_Handle_t *) pHandle;

    pHandle->RxFrameLevel = 0;
    pHandle->RxFrameState = FCP_TRANSFER_ONGOING;
 8005c56:	001a      	movs	r2, r3
 8005c58:	32fe      	adds	r2, #254	; 0xfe
 8005c5a:	83d0      	strh	r0, [r2, #30]

    LL_USART_EnableIT_RXNE(pActualHandle->USARTx);
 8005c5c:	33fc      	adds	r3, #252	; 0xfc
 8005c5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c60:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c64:	f380 8810 	msr	PRIMASK, r0
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8005c68:	2320      	movs	r3, #32
 8005c6a:	6810      	ldr	r0, [r2, #0]
 8005c6c:	4303      	orrs	r3, r0
 8005c6e:	6013      	str	r3, [r2, #0]
 8005c70:	f381 8810 	msr	PRIMASK, r1
    ret_val = FCP_STATUS_WAITING_TRANSFER;
 8005c74:	2002      	movs	r0, #2
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
  }

  return ret_val;
}
 8005c76:	4770      	bx	lr

08005c78 <UFCP_Send>:

__weak uint8_t UFCP_Send( FCP_Handle_t * pHandle, uint8_t code, uint8_t *buffer, uint8_t size)
{
 8005c78:	b570      	push	{r4, r5, r6, lr}
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->TxFrameState )
 8005c7a:	0005      	movs	r5, r0
 8005c7c:	3597      	adds	r5, #151	; 0x97
{
 8005c7e:	000e      	movs	r6, r1
  if ( FCP_TRANSFER_IDLE == pHandle->TxFrameState )
 8005c80:	7829      	ldrb	r1, [r5, #0]
{
 8005c82:	0004      	movs	r4, r0
    LL_USART_EnableIT_TXE(pActualHandle->USARTx);
    ret_val = FCP_STATUS_WAITING_TRANSFER;
  }
  else
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 8005c84:	2001      	movs	r0, #1
  if ( FCP_TRANSFER_IDLE == pHandle->TxFrameState )
 8005c86:	2900      	cmp	r1, #0
 8005c88:	d11d      	bne.n	8005cc6 <UFCP_Send+0x4e>
    while ( size-- ) *dest++ = *buffer++;
 8005c8a:	0020      	movs	r0, r4
    pHandle->TxFrame.Code = code;
 8005c8c:	7526      	strb	r6, [r4, #20]
    pHandle->TxFrame.Size = size;
 8005c8e:	7563      	strb	r3, [r4, #21]
    while ( size-- ) *dest++ = *buffer++;
 8005c90:	3016      	adds	r0, #22
 8005c92:	4299      	cmp	r1, r3
 8005c94:	d118      	bne.n	8005cc8 <UFCP_Send+0x50>
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 8005c96:	0020      	movs	r0, r4
 8005c98:	3014      	adds	r0, #20
 8005c9a:	f7fe fc2f 	bl	80044fc <FCP_CalcCRC>
 8005c9e:	0023      	movs	r3, r4
    pHandle->TxFrameLevel = 0;
 8005ca0:	2200      	movs	r2, #0
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 8005ca2:	3396      	adds	r3, #150	; 0x96
 8005ca4:	7018      	strb	r0, [r3, #0]
    pHandle->TxFrameLevel = 0;
 8005ca6:	709a      	strb	r2, [r3, #2]
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 8005ca8:	2301      	movs	r3, #1
    LL_USART_EnableIT_TXE(pActualHandle->USARTx);
 8005caa:	34fc      	adds	r4, #252	; 0xfc
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 8005cac:	702b      	strb	r3, [r5, #0]
    LL_USART_EnableIT_TXE(pActualHandle->USARTx);
 8005cae:	6a62      	ldr	r2, [r4, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cb0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cb4:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8005cb8:	6810      	ldr	r0, [r2, #0]
 8005cba:	337f      	adds	r3, #127	; 0x7f
 8005cbc:	4303      	orrs	r3, r0
 8005cbe:	6013      	str	r3, [r2, #0]
 8005cc0:	f381 8810 	msr	PRIMASK, r1
 8005cc4:	2002      	movs	r0, #2
  }

  return ret_val;
}
 8005cc6:	bd70      	pop	{r4, r5, r6, pc}
    while ( size-- ) *dest++ = *buffer++;
 8005cc8:	5c56      	ldrb	r6, [r2, r1]
 8005cca:	5446      	strb	r6, [r0, r1]
 8005ccc:	3101      	adds	r1, #1
 8005cce:	e7e0      	b.n	8005c92 <UFCP_Send+0x1a>

08005cd0 <UFCP_RX_IRQ_Handler>:
{
 8005cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if ( FCP_TRANSFER_IDLE != pBaseHandle->RxFrameState )
 8005cd2:	0005      	movs	r5, r0
 8005cd4:	35ff      	adds	r5, #255	; 0xff
 8005cd6:	7f6b      	ldrb	r3, [r5, #29]
{
 8005cd8:	0004      	movs	r4, r0
 8005cda:	b085      	sub	sp, #20
  if ( FCP_TRANSFER_IDLE != pBaseHandle->RxFrameState )
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d101      	bne.n	8005ce4 <UFCP_RX_IRQ_Handler+0x14>
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8005ce0:	482b      	ldr	r0, [pc, #172]	; (8005d90 <UFCP_RX_IRQ_Handler+0xc0>)
 8005ce2:	e018      	b.n	8005d16 <UFCP_RX_IRQ_Handler+0x46>
    switch ( pBaseHandle->RxFrameLevel )
 8005ce4:	7fab      	ldrb	r3, [r5, #30]
    uint8_t rx_byte = (uint8_t) rx_data;
 8005ce6:	b2ca      	uxtb	r2, r1
    switch ( pBaseHandle->RxFrameLevel )
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00c      	beq.n	8005d06 <UFCP_RX_IRQ_Handler+0x36>
 8005cec:	0006      	movs	r6, r0
 8005cee:	369a      	adds	r6, #154	; 0x9a
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d012      	beq.n	8005d1a <UFCP_RX_IRQ_Handler+0x4a>
        if ( pBaseHandle->RxFrameLevel < pBaseHandle->RxFrame.Size + FCP_HEADER_SIZE )
 8005cf4:	7831      	ldrb	r1, [r6, #0]
 8005cf6:	3101      	adds	r1, #1
 8005cf8:	428b      	cmp	r3, r1
 8005cfa:	dc16      	bgt.n	8005d2a <UFCP_RX_IRQ_Handler+0x5a>
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 8005cfc:	18c4      	adds	r4, r0, r3
 8005cfe:	3499      	adds	r4, #153	; 0x99
 8005d00:	7022      	strb	r2, [r4, #0]
          pBaseHandle->RxFrameLevel++;
 8005d02:	3301      	adds	r3, #1
 8005d04:	e00d      	b.n	8005d22 <UFCP_RX_IRQ_Handler+0x52>
        pBaseHandle->RxFrame.Code = rx_byte;
 8005d06:	0003      	movs	r3, r0
 8005d08:	3399      	adds	r3, #153	; 0x99
 8005d0a:	701a      	strb	r2, [r3, #0]
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 8005d0c:	8a03      	ldrh	r3, [r0, #16]
 8005d0e:	8243      	strh	r3, [r0, #18]
        pBaseHandle->RxFrameLevel++;
 8005d10:	2301      	movs	r3, #1
        ret_val = (void *) & UFCP_Usart_Timeout_start;
 8005d12:	4820      	ldr	r0, [pc, #128]	; (8005d94 <UFCP_RX_IRQ_Handler+0xc4>)
        pBaseHandle->RxFrameLevel++;
 8005d14:	77ab      	strb	r3, [r5, #30]
}
 8005d16:	b005      	add	sp, #20
 8005d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pBaseHandle->RxFrame.Size = rx_byte;
 8005d1a:	7032      	strb	r2, [r6, #0]
        if ( pBaseHandle->RxFrame.Size >= FCP_MAX_PAYLOAD_SIZE)
 8005d1c:	060b      	lsls	r3, r1, #24
 8005d1e:	d402      	bmi.n	8005d26 <UFCP_RX_IRQ_Handler+0x56>
        pBaseHandle->RxFrameLevel++;
 8005d20:	2302      	movs	r3, #2
          pBaseHandle->RxFrameLevel++;
 8005d22:	77ab      	strb	r3, [r5, #30]
 8005d24:	e7dc      	b.n	8005ce0 <UFCP_RX_IRQ_Handler+0x10>
          pBaseHandle->RxFrameLevel =0 ;
 8005d26:	2300      	movs	r3, #0
 8005d28:	e7fb      	b.n	8005d22 <UFCP_RX_IRQ_Handler+0x52>
          pBaseHandle->RxTimeoutCountdown = 0;
 8005d2a:	2300      	movs	r3, #0
          pBaseHandle->RxFrame.FrameCRC = rx_byte;
 8005d2c:	772a      	strb	r2, [r5, #28]
          pBaseHandle->RxTimeoutCountdown = 0;
 8005d2e:	8243      	strh	r3, [r0, #18]
          LL_USART_DisableIT_RXNE(pHandle->USARTx);
 8005d30:	0003      	movs	r3, r0
 8005d32:	33fc      	adds	r3, #252	; 0xfc
 8005d34:	6a59      	ldr	r1, [r3, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d36:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d3a:	2701      	movs	r7, #1
 8005d3c:	f387 8810 	msr	PRIMASK, r7
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8005d40:	680b      	ldr	r3, [r1, #0]
 8005d42:	001a      	movs	r2, r3
 8005d44:	2320      	movs	r3, #32
 8005d46:	439a      	bics	r2, r3
 8005d48:	600a      	str	r2, [r1, #0]
 8005d4a:	f380 8810 	msr	PRIMASK, r0
          pBaseHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	776b      	strb	r3, [r5, #29]
          if ( FCP_CalcCRC( & pBaseHandle->RxFrame ) == pBaseHandle->RxFrame.FrameCRC )
 8005d52:	0023      	movs	r3, r4
 8005d54:	3399      	adds	r3, #153	; 0x99
 8005d56:	0018      	movs	r0, r3
 8005d58:	9301      	str	r3, [sp, #4]
 8005d5a:	f7fe fbcf 	bl	80044fc <FCP_CalcCRC>
 8005d5e:	7f2b      	ldrb	r3, [r5, #28]
 8005d60:	4d0d      	ldr	r5, [pc, #52]	; (8005d98 <UFCP_RX_IRQ_Handler+0xc8>)
 8005d62:	4283      	cmp	r3, r0
 8005d64:	d109      	bne.n	8005d7a <UFCP_RX_IRQ_Handler+0xaa>
                                                      pBaseHandle->RxFrame.Buffer,
 8005d66:	0022      	movs	r2, r4
            pBaseHandle->ClientFrameReceivedCallback( pBaseHandle->ClientEntity,
 8005d68:	9901      	ldr	r1, [sp, #4]
 8005d6a:	7833      	ldrb	r3, [r6, #0]
 8005d6c:	7809      	ldrb	r1, [r1, #0]
 8005d6e:	68a6      	ldr	r6, [r4, #8]
 8005d70:	6820      	ldr	r0, [r4, #0]
                                                      pBaseHandle->RxFrame.Buffer,
 8005d72:	329b      	adds	r2, #155	; 0x9b
            pBaseHandle->ClientFrameReceivedCallback( pBaseHandle->ClientEntity,
 8005d74:	47b0      	blx	r6
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 8005d76:	0028      	movs	r0, r5
  return ret_val;
 8005d78:	e7cd      	b.n	8005d16 <UFCP_RX_IRQ_Handler+0x46>
            error_code = FCP_MSG_RX_BAD_CRC;
 8005d7a:	ab02      	add	r3, sp, #8
 8005d7c:	1dda      	adds	r2, r3, #7
 8005d7e:	230a      	movs	r3, #10
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8005d80:	21ff      	movs	r1, #255	; 0xff
            error_code = FCP_MSG_RX_BAD_CRC;
 8005d82:	7013      	strb	r3, [r2, #0]
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8005d84:	0020      	movs	r0, r4
 8005d86:	003b      	movs	r3, r7
 8005d88:	f7ff ff76 	bl	8005c78 <UFCP_Send>
 8005d8c:	e7f3      	b.n	8005d76 <UFCP_RX_IRQ_Handler+0xa6>
 8005d8e:	46c0      	nop			; (mov r8, r8)
 8005d90:	08006b4e 	.word	0x08006b4e
 8005d94:	08006b50 	.word	0x08006b50
 8005d98:	08006b52 	.word	0x08006b52

08005d9c <UFCP_OVR_IRQ_Handler>:
{
 8005d9c:	b507      	push	{r0, r1, r2, lr}
  error_code = UFCP_MSG_OVERRUN;
 8005d9e:	466b      	mov	r3, sp
 8005da0:	1dda      	adds	r2, r3, #7
 8005da2:	2308      	movs	r3, #8
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8005da4:	21ff      	movs	r1, #255	; 0xff
  error_code = UFCP_MSG_OVERRUN;
 8005da6:	7013      	strb	r3, [r2, #0]
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8005da8:	3b07      	subs	r3, #7
 8005daa:	f7ff ff65 	bl	8005c78 <UFCP_Send>
}
 8005dae:	bd07      	pop	{r0, r1, r2, pc}

08005db0 <UFCP_AbortReceive>:

__weak void UFCP_AbortReceive( FCP_Handle_t * pHandle )
{
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8005db0:	2300      	movs	r3, #0
 8005db2:	30ff      	adds	r0, #255	; 0xff
 8005db4:	7743      	strb	r3, [r0, #29]
}
 8005db6:	4770      	bx	lr

08005db8 <RUC_SetPhaseDurationms>:
 8005db8:	004b      	lsls	r3, r1, #1
 8005dba:	1859      	adds	r1, r3, r1
 8005dbc:	0089      	lsls	r1, r1, #2
 8005dbe:	1841      	adds	r1, r0, r1
 8005dc0:	818a      	strh	r2, [r1, #12]
 8005dc2:	4770      	bx	lr

08005dc4 <RUC_SetPhaseFinalMecSpeedUnit>:
 8005dc4:	004b      	lsls	r3, r1, #1
 8005dc6:	1859      	adds	r1, r3, r1
 8005dc8:	0089      	lsls	r1, r1, #2
 8005dca:	1841      	adds	r1, r0, r1
 8005dcc:	81ca      	strh	r2, [r1, #14]
 8005dce:	4770      	bx	lr

08005dd0 <RUC_SetPhaseFinalTorque>:
 8005dd0:	004b      	lsls	r3, r1, #1
 8005dd2:	1859      	adds	r1, r3, r1
 8005dd4:	0089      	lsls	r1, r1, #2
 8005dd6:	1841      	adds	r1, r0, r1
 8005dd8:	820a      	strh	r2, [r1, #16]
 8005dda:	4770      	bx	lr

08005ddc <RUC_GetPhaseDurationms>:
 8005ddc:	004b      	lsls	r3, r1, #1
 8005dde:	1859      	adds	r1, r3, r1
 8005de0:	0089      	lsls	r1, r1, #2
 8005de2:	1841      	adds	r1, r0, r1
 8005de4:	8988      	ldrh	r0, [r1, #12]
 8005de6:	4770      	bx	lr

08005de8 <RUC_GetPhaseFinalMecSpeedUnit>:
 8005de8:	004b      	lsls	r3, r1, #1
 8005dea:	1859      	adds	r1, r3, r1
 8005dec:	0089      	lsls	r1, r1, #2
 8005dee:	1841      	adds	r1, r0, r1
 8005df0:	230e      	movs	r3, #14
 8005df2:	5ec8      	ldrsh	r0, [r1, r3]
 8005df4:	4770      	bx	lr
 8005df6:	46c0      	nop			; (mov r8, r8)

08005df8 <RUC_GetPhaseFinalTorque>:
 8005df8:	004b      	lsls	r3, r1, #1
 8005dfa:	1859      	adds	r1, r3, r1
 8005dfc:	0089      	lsls	r1, r1, #2
 8005dfe:	1841      	adds	r1, r0, r1
 8005e00:	2310      	movs	r3, #16
 8005e02:	5ec8      	ldrsh	r0, [r1, r3]
 8005e04:	4770      	bx	lr
 8005e06:	46c0      	nop			; (mov r8, r8)

08005e08 <RUC_GetNumberOfPhases>:
 8005e08:	2348      	movs	r3, #72	; 0x48
 8005e0a:	5cc0      	ldrb	r0, [r0, r3]
 8005e0c:	4770      	bx	lr
 8005e0e:	46c0      	nop			; (mov r8, r8)

08005e10 <FD_Init>:
 8005e10:	2300      	movs	r3, #0
 8005e12:	7003      	strb	r3, [r0, #0]
 8005e14:	6043      	str	r3, [r0, #4]
 8005e16:	6083      	str	r3, [r0, #8]
 8005e18:	60c3      	str	r3, [r0, #12]
 8005e1a:	6103      	str	r3, [r0, #16]
 8005e1c:	6143      	str	r3, [r0, #20]
 8005e1e:	6183      	str	r3, [r0, #24]
 8005e20:	61c3      	str	r3, [r0, #28]
 8005e22:	6203      	str	r3, [r0, #32]
 8005e24:	6243      	str	r3, [r0, #36]	; 0x24
 8005e26:	6283      	str	r3, [r0, #40]	; 0x28
 8005e28:	62c3      	str	r3, [r0, #44]	; 0x2c
 8005e2a:	6303      	str	r3, [r0, #48]	; 0x30
 8005e2c:	6343      	str	r3, [r0, #52]	; 0x34
 8005e2e:	6383      	str	r3, [r0, #56]	; 0x38
 8005e30:	63c3      	str	r3, [r0, #60]	; 0x3c
 8005e32:	4770      	bx	lr

08005e34 <__errno>:
 8005e34:	4b01      	ldr	r3, [pc, #4]	; (8005e3c <__errno+0x8>)
 8005e36:	6818      	ldr	r0, [r3, #0]
 8005e38:	4770      	bx	lr
 8005e3a:	46c0      	nop			; (mov r8, r8)
 8005e3c:	2000062c 	.word	0x2000062c

08005e40 <__libc_init_array>:
 8005e40:	b570      	push	{r4, r5, r6, lr}
 8005e42:	2600      	movs	r6, #0
 8005e44:	4d0c      	ldr	r5, [pc, #48]	; (8005e78 <__libc_init_array+0x38>)
 8005e46:	4c0d      	ldr	r4, [pc, #52]	; (8005e7c <__libc_init_array+0x3c>)
 8005e48:	1b64      	subs	r4, r4, r5
 8005e4a:	10a4      	asrs	r4, r4, #2
 8005e4c:	42a6      	cmp	r6, r4
 8005e4e:	d109      	bne.n	8005e64 <__libc_init_array+0x24>
 8005e50:	2600      	movs	r6, #0
 8005e52:	f000 fc8b 	bl	800676c <_init>
 8005e56:	4d0a      	ldr	r5, [pc, #40]	; (8005e80 <__libc_init_array+0x40>)
 8005e58:	4c0a      	ldr	r4, [pc, #40]	; (8005e84 <__libc_init_array+0x44>)
 8005e5a:	1b64      	subs	r4, r4, r5
 8005e5c:	10a4      	asrs	r4, r4, #2
 8005e5e:	42a6      	cmp	r6, r4
 8005e60:	d105      	bne.n	8005e6e <__libc_init_array+0x2e>
 8005e62:	bd70      	pop	{r4, r5, r6, pc}
 8005e64:	00b3      	lsls	r3, r6, #2
 8005e66:	58eb      	ldr	r3, [r5, r3]
 8005e68:	4798      	blx	r3
 8005e6a:	3601      	adds	r6, #1
 8005e6c:	e7ee      	b.n	8005e4c <__libc_init_array+0xc>
 8005e6e:	00b3      	lsls	r3, r6, #2
 8005e70:	58eb      	ldr	r3, [r5, r3]
 8005e72:	4798      	blx	r3
 8005e74:	3601      	adds	r6, #1
 8005e76:	e7f2      	b.n	8005e5e <__libc_init_array+0x1e>
 8005e78:	08006b88 	.word	0x08006b88
 8005e7c:	08006b88 	.word	0x08006b88
 8005e80:	08006b88 	.word	0x08006b88
 8005e84:	08006b8c 	.word	0x08006b8c

08005e88 <memcpy>:
 8005e88:	2300      	movs	r3, #0
 8005e8a:	b510      	push	{r4, lr}
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d100      	bne.n	8005e92 <memcpy+0xa>
 8005e90:	bd10      	pop	{r4, pc}
 8005e92:	5ccc      	ldrb	r4, [r1, r3]
 8005e94:	54c4      	strb	r4, [r0, r3]
 8005e96:	3301      	adds	r3, #1
 8005e98:	e7f8      	b.n	8005e8c <memcpy+0x4>

08005e9a <memset>:
 8005e9a:	0003      	movs	r3, r0
 8005e9c:	1882      	adds	r2, r0, r2
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d100      	bne.n	8005ea4 <memset+0xa>
 8005ea2:	4770      	bx	lr
 8005ea4:	7019      	strb	r1, [r3, #0]
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	e7f9      	b.n	8005e9e <memset+0x4>
	...

08005eac <siprintf>:
 8005eac:	b40e      	push	{r1, r2, r3}
 8005eae:	b500      	push	{lr}
 8005eb0:	490b      	ldr	r1, [pc, #44]	; (8005ee0 <siprintf+0x34>)
 8005eb2:	b09c      	sub	sp, #112	; 0x70
 8005eb4:	ab1d      	add	r3, sp, #116	; 0x74
 8005eb6:	9002      	str	r0, [sp, #8]
 8005eb8:	9006      	str	r0, [sp, #24]
 8005eba:	9107      	str	r1, [sp, #28]
 8005ebc:	9104      	str	r1, [sp, #16]
 8005ebe:	4809      	ldr	r0, [pc, #36]	; (8005ee4 <siprintf+0x38>)
 8005ec0:	4909      	ldr	r1, [pc, #36]	; (8005ee8 <siprintf+0x3c>)
 8005ec2:	cb04      	ldmia	r3!, {r2}
 8005ec4:	9105      	str	r1, [sp, #20]
 8005ec6:	6800      	ldr	r0, [r0, #0]
 8005ec8:	a902      	add	r1, sp, #8
 8005eca:	9301      	str	r3, [sp, #4]
 8005ecc:	f000 f870 	bl	8005fb0 <_svfiprintf_r>
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	9a02      	ldr	r2, [sp, #8]
 8005ed4:	7013      	strb	r3, [r2, #0]
 8005ed6:	b01c      	add	sp, #112	; 0x70
 8005ed8:	bc08      	pop	{r3}
 8005eda:	b003      	add	sp, #12
 8005edc:	4718      	bx	r3
 8005ede:	46c0      	nop			; (mov r8, r8)
 8005ee0:	7fffffff 	.word	0x7fffffff
 8005ee4:	2000062c 	.word	0x2000062c
 8005ee8:	ffff0208 	.word	0xffff0208

08005eec <__ssputs_r>:
 8005eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005eee:	688e      	ldr	r6, [r1, #8]
 8005ef0:	b085      	sub	sp, #20
 8005ef2:	0007      	movs	r7, r0
 8005ef4:	000c      	movs	r4, r1
 8005ef6:	9203      	str	r2, [sp, #12]
 8005ef8:	9301      	str	r3, [sp, #4]
 8005efa:	429e      	cmp	r6, r3
 8005efc:	d83c      	bhi.n	8005f78 <__ssputs_r+0x8c>
 8005efe:	2390      	movs	r3, #144	; 0x90
 8005f00:	898a      	ldrh	r2, [r1, #12]
 8005f02:	00db      	lsls	r3, r3, #3
 8005f04:	421a      	tst	r2, r3
 8005f06:	d034      	beq.n	8005f72 <__ssputs_r+0x86>
 8005f08:	6909      	ldr	r1, [r1, #16]
 8005f0a:	6823      	ldr	r3, [r4, #0]
 8005f0c:	6960      	ldr	r0, [r4, #20]
 8005f0e:	1a5b      	subs	r3, r3, r1
 8005f10:	9302      	str	r3, [sp, #8]
 8005f12:	2303      	movs	r3, #3
 8005f14:	4343      	muls	r3, r0
 8005f16:	0fdd      	lsrs	r5, r3, #31
 8005f18:	18ed      	adds	r5, r5, r3
 8005f1a:	9b01      	ldr	r3, [sp, #4]
 8005f1c:	9802      	ldr	r0, [sp, #8]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	181b      	adds	r3, r3, r0
 8005f22:	106d      	asrs	r5, r5, #1
 8005f24:	42ab      	cmp	r3, r5
 8005f26:	d900      	bls.n	8005f2a <__ssputs_r+0x3e>
 8005f28:	001d      	movs	r5, r3
 8005f2a:	0553      	lsls	r3, r2, #21
 8005f2c:	d532      	bpl.n	8005f94 <__ssputs_r+0xa8>
 8005f2e:	0029      	movs	r1, r5
 8005f30:	0038      	movs	r0, r7
 8005f32:	f000 fb49 	bl	80065c8 <_malloc_r>
 8005f36:	1e06      	subs	r6, r0, #0
 8005f38:	d109      	bne.n	8005f4e <__ssputs_r+0x62>
 8005f3a:	230c      	movs	r3, #12
 8005f3c:	603b      	str	r3, [r7, #0]
 8005f3e:	2340      	movs	r3, #64	; 0x40
 8005f40:	2001      	movs	r0, #1
 8005f42:	89a2      	ldrh	r2, [r4, #12]
 8005f44:	4240      	negs	r0, r0
 8005f46:	4313      	orrs	r3, r2
 8005f48:	81a3      	strh	r3, [r4, #12]
 8005f4a:	b005      	add	sp, #20
 8005f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f4e:	9a02      	ldr	r2, [sp, #8]
 8005f50:	6921      	ldr	r1, [r4, #16]
 8005f52:	f7ff ff99 	bl	8005e88 <memcpy>
 8005f56:	89a3      	ldrh	r3, [r4, #12]
 8005f58:	4a14      	ldr	r2, [pc, #80]	; (8005fac <__ssputs_r+0xc0>)
 8005f5a:	401a      	ands	r2, r3
 8005f5c:	2380      	movs	r3, #128	; 0x80
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	81a3      	strh	r3, [r4, #12]
 8005f62:	9b02      	ldr	r3, [sp, #8]
 8005f64:	6126      	str	r6, [r4, #16]
 8005f66:	18f6      	adds	r6, r6, r3
 8005f68:	6026      	str	r6, [r4, #0]
 8005f6a:	6165      	str	r5, [r4, #20]
 8005f6c:	9e01      	ldr	r6, [sp, #4]
 8005f6e:	1aed      	subs	r5, r5, r3
 8005f70:	60a5      	str	r5, [r4, #8]
 8005f72:	9b01      	ldr	r3, [sp, #4]
 8005f74:	429e      	cmp	r6, r3
 8005f76:	d900      	bls.n	8005f7a <__ssputs_r+0x8e>
 8005f78:	9e01      	ldr	r6, [sp, #4]
 8005f7a:	0032      	movs	r2, r6
 8005f7c:	9903      	ldr	r1, [sp, #12]
 8005f7e:	6820      	ldr	r0, [r4, #0]
 8005f80:	f000 faa3 	bl	80064ca <memmove>
 8005f84:	68a3      	ldr	r3, [r4, #8]
 8005f86:	2000      	movs	r0, #0
 8005f88:	1b9b      	subs	r3, r3, r6
 8005f8a:	60a3      	str	r3, [r4, #8]
 8005f8c:	6823      	ldr	r3, [r4, #0]
 8005f8e:	199e      	adds	r6, r3, r6
 8005f90:	6026      	str	r6, [r4, #0]
 8005f92:	e7da      	b.n	8005f4a <__ssputs_r+0x5e>
 8005f94:	002a      	movs	r2, r5
 8005f96:	0038      	movs	r0, r7
 8005f98:	f000 fb8c 	bl	80066b4 <_realloc_r>
 8005f9c:	1e06      	subs	r6, r0, #0
 8005f9e:	d1e0      	bne.n	8005f62 <__ssputs_r+0x76>
 8005fa0:	0038      	movs	r0, r7
 8005fa2:	6921      	ldr	r1, [r4, #16]
 8005fa4:	f000 faa4 	bl	80064f0 <_free_r>
 8005fa8:	e7c7      	b.n	8005f3a <__ssputs_r+0x4e>
 8005faa:	46c0      	nop			; (mov r8, r8)
 8005fac:	fffffb7f 	.word	0xfffffb7f

08005fb0 <_svfiprintf_r>:
 8005fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fb2:	b0a1      	sub	sp, #132	; 0x84
 8005fb4:	9003      	str	r0, [sp, #12]
 8005fb6:	001d      	movs	r5, r3
 8005fb8:	898b      	ldrh	r3, [r1, #12]
 8005fba:	000f      	movs	r7, r1
 8005fbc:	0016      	movs	r6, r2
 8005fbe:	061b      	lsls	r3, r3, #24
 8005fc0:	d511      	bpl.n	8005fe6 <_svfiprintf_r+0x36>
 8005fc2:	690b      	ldr	r3, [r1, #16]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d10e      	bne.n	8005fe6 <_svfiprintf_r+0x36>
 8005fc8:	2140      	movs	r1, #64	; 0x40
 8005fca:	f000 fafd 	bl	80065c8 <_malloc_r>
 8005fce:	6038      	str	r0, [r7, #0]
 8005fd0:	6138      	str	r0, [r7, #16]
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	d105      	bne.n	8005fe2 <_svfiprintf_r+0x32>
 8005fd6:	230c      	movs	r3, #12
 8005fd8:	9a03      	ldr	r2, [sp, #12]
 8005fda:	3801      	subs	r0, #1
 8005fdc:	6013      	str	r3, [r2, #0]
 8005fde:	b021      	add	sp, #132	; 0x84
 8005fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fe2:	2340      	movs	r3, #64	; 0x40
 8005fe4:	617b      	str	r3, [r7, #20]
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	ac08      	add	r4, sp, #32
 8005fea:	6163      	str	r3, [r4, #20]
 8005fec:	3320      	adds	r3, #32
 8005fee:	7663      	strb	r3, [r4, #25]
 8005ff0:	3310      	adds	r3, #16
 8005ff2:	76a3      	strb	r3, [r4, #26]
 8005ff4:	9507      	str	r5, [sp, #28]
 8005ff6:	0035      	movs	r5, r6
 8005ff8:	782b      	ldrb	r3, [r5, #0]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <_svfiprintf_r+0x52>
 8005ffe:	2b25      	cmp	r3, #37	; 0x25
 8006000:	d147      	bne.n	8006092 <_svfiprintf_r+0xe2>
 8006002:	1bab      	subs	r3, r5, r6
 8006004:	9305      	str	r3, [sp, #20]
 8006006:	42b5      	cmp	r5, r6
 8006008:	d00c      	beq.n	8006024 <_svfiprintf_r+0x74>
 800600a:	0032      	movs	r2, r6
 800600c:	0039      	movs	r1, r7
 800600e:	9803      	ldr	r0, [sp, #12]
 8006010:	f7ff ff6c 	bl	8005eec <__ssputs_r>
 8006014:	1c43      	adds	r3, r0, #1
 8006016:	d100      	bne.n	800601a <_svfiprintf_r+0x6a>
 8006018:	e0ae      	b.n	8006178 <_svfiprintf_r+0x1c8>
 800601a:	6962      	ldr	r2, [r4, #20]
 800601c:	9b05      	ldr	r3, [sp, #20]
 800601e:	4694      	mov	ip, r2
 8006020:	4463      	add	r3, ip
 8006022:	6163      	str	r3, [r4, #20]
 8006024:	782b      	ldrb	r3, [r5, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d100      	bne.n	800602c <_svfiprintf_r+0x7c>
 800602a:	e0a5      	b.n	8006178 <_svfiprintf_r+0x1c8>
 800602c:	2201      	movs	r2, #1
 800602e:	2300      	movs	r3, #0
 8006030:	4252      	negs	r2, r2
 8006032:	6062      	str	r2, [r4, #4]
 8006034:	a904      	add	r1, sp, #16
 8006036:	3254      	adds	r2, #84	; 0x54
 8006038:	1852      	adds	r2, r2, r1
 800603a:	1c6e      	adds	r6, r5, #1
 800603c:	6023      	str	r3, [r4, #0]
 800603e:	60e3      	str	r3, [r4, #12]
 8006040:	60a3      	str	r3, [r4, #8]
 8006042:	7013      	strb	r3, [r2, #0]
 8006044:	65a3      	str	r3, [r4, #88]	; 0x58
 8006046:	2205      	movs	r2, #5
 8006048:	7831      	ldrb	r1, [r6, #0]
 800604a:	4854      	ldr	r0, [pc, #336]	; (800619c <_svfiprintf_r+0x1ec>)
 800604c:	f000 fa32 	bl	80064b4 <memchr>
 8006050:	1c75      	adds	r5, r6, #1
 8006052:	2800      	cmp	r0, #0
 8006054:	d11f      	bne.n	8006096 <_svfiprintf_r+0xe6>
 8006056:	6822      	ldr	r2, [r4, #0]
 8006058:	06d3      	lsls	r3, r2, #27
 800605a:	d504      	bpl.n	8006066 <_svfiprintf_r+0xb6>
 800605c:	2353      	movs	r3, #83	; 0x53
 800605e:	a904      	add	r1, sp, #16
 8006060:	185b      	adds	r3, r3, r1
 8006062:	2120      	movs	r1, #32
 8006064:	7019      	strb	r1, [r3, #0]
 8006066:	0713      	lsls	r3, r2, #28
 8006068:	d504      	bpl.n	8006074 <_svfiprintf_r+0xc4>
 800606a:	2353      	movs	r3, #83	; 0x53
 800606c:	a904      	add	r1, sp, #16
 800606e:	185b      	adds	r3, r3, r1
 8006070:	212b      	movs	r1, #43	; 0x2b
 8006072:	7019      	strb	r1, [r3, #0]
 8006074:	7833      	ldrb	r3, [r6, #0]
 8006076:	2b2a      	cmp	r3, #42	; 0x2a
 8006078:	d016      	beq.n	80060a8 <_svfiprintf_r+0xf8>
 800607a:	0035      	movs	r5, r6
 800607c:	2100      	movs	r1, #0
 800607e:	200a      	movs	r0, #10
 8006080:	68e3      	ldr	r3, [r4, #12]
 8006082:	782a      	ldrb	r2, [r5, #0]
 8006084:	1c6e      	adds	r6, r5, #1
 8006086:	3a30      	subs	r2, #48	; 0x30
 8006088:	2a09      	cmp	r2, #9
 800608a:	d94e      	bls.n	800612a <_svfiprintf_r+0x17a>
 800608c:	2900      	cmp	r1, #0
 800608e:	d111      	bne.n	80060b4 <_svfiprintf_r+0x104>
 8006090:	e017      	b.n	80060c2 <_svfiprintf_r+0x112>
 8006092:	3501      	adds	r5, #1
 8006094:	e7b0      	b.n	8005ff8 <_svfiprintf_r+0x48>
 8006096:	4b41      	ldr	r3, [pc, #260]	; (800619c <_svfiprintf_r+0x1ec>)
 8006098:	6822      	ldr	r2, [r4, #0]
 800609a:	1ac0      	subs	r0, r0, r3
 800609c:	2301      	movs	r3, #1
 800609e:	4083      	lsls	r3, r0
 80060a0:	4313      	orrs	r3, r2
 80060a2:	002e      	movs	r6, r5
 80060a4:	6023      	str	r3, [r4, #0]
 80060a6:	e7ce      	b.n	8006046 <_svfiprintf_r+0x96>
 80060a8:	9b07      	ldr	r3, [sp, #28]
 80060aa:	1d19      	adds	r1, r3, #4
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	9107      	str	r1, [sp, #28]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	db01      	blt.n	80060b8 <_svfiprintf_r+0x108>
 80060b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80060b6:	e004      	b.n	80060c2 <_svfiprintf_r+0x112>
 80060b8:	425b      	negs	r3, r3
 80060ba:	60e3      	str	r3, [r4, #12]
 80060bc:	2302      	movs	r3, #2
 80060be:	4313      	orrs	r3, r2
 80060c0:	6023      	str	r3, [r4, #0]
 80060c2:	782b      	ldrb	r3, [r5, #0]
 80060c4:	2b2e      	cmp	r3, #46	; 0x2e
 80060c6:	d10a      	bne.n	80060de <_svfiprintf_r+0x12e>
 80060c8:	786b      	ldrb	r3, [r5, #1]
 80060ca:	2b2a      	cmp	r3, #42	; 0x2a
 80060cc:	d135      	bne.n	800613a <_svfiprintf_r+0x18a>
 80060ce:	9b07      	ldr	r3, [sp, #28]
 80060d0:	3502      	adds	r5, #2
 80060d2:	1d1a      	adds	r2, r3, #4
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	9207      	str	r2, [sp, #28]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	db2b      	blt.n	8006134 <_svfiprintf_r+0x184>
 80060dc:	9309      	str	r3, [sp, #36]	; 0x24
 80060de:	4e30      	ldr	r6, [pc, #192]	; (80061a0 <_svfiprintf_r+0x1f0>)
 80060e0:	2203      	movs	r2, #3
 80060e2:	0030      	movs	r0, r6
 80060e4:	7829      	ldrb	r1, [r5, #0]
 80060e6:	f000 f9e5 	bl	80064b4 <memchr>
 80060ea:	2800      	cmp	r0, #0
 80060ec:	d006      	beq.n	80060fc <_svfiprintf_r+0x14c>
 80060ee:	2340      	movs	r3, #64	; 0x40
 80060f0:	1b80      	subs	r0, r0, r6
 80060f2:	4083      	lsls	r3, r0
 80060f4:	6822      	ldr	r2, [r4, #0]
 80060f6:	3501      	adds	r5, #1
 80060f8:	4313      	orrs	r3, r2
 80060fa:	6023      	str	r3, [r4, #0]
 80060fc:	7829      	ldrb	r1, [r5, #0]
 80060fe:	2206      	movs	r2, #6
 8006100:	4828      	ldr	r0, [pc, #160]	; (80061a4 <_svfiprintf_r+0x1f4>)
 8006102:	1c6e      	adds	r6, r5, #1
 8006104:	7621      	strb	r1, [r4, #24]
 8006106:	f000 f9d5 	bl	80064b4 <memchr>
 800610a:	2800      	cmp	r0, #0
 800610c:	d03c      	beq.n	8006188 <_svfiprintf_r+0x1d8>
 800610e:	4b26      	ldr	r3, [pc, #152]	; (80061a8 <_svfiprintf_r+0x1f8>)
 8006110:	2b00      	cmp	r3, #0
 8006112:	d125      	bne.n	8006160 <_svfiprintf_r+0x1b0>
 8006114:	2207      	movs	r2, #7
 8006116:	9b07      	ldr	r3, [sp, #28]
 8006118:	3307      	adds	r3, #7
 800611a:	4393      	bics	r3, r2
 800611c:	3308      	adds	r3, #8
 800611e:	9307      	str	r3, [sp, #28]
 8006120:	6963      	ldr	r3, [r4, #20]
 8006122:	9a04      	ldr	r2, [sp, #16]
 8006124:	189b      	adds	r3, r3, r2
 8006126:	6163      	str	r3, [r4, #20]
 8006128:	e765      	b.n	8005ff6 <_svfiprintf_r+0x46>
 800612a:	4343      	muls	r3, r0
 800612c:	0035      	movs	r5, r6
 800612e:	2101      	movs	r1, #1
 8006130:	189b      	adds	r3, r3, r2
 8006132:	e7a6      	b.n	8006082 <_svfiprintf_r+0xd2>
 8006134:	2301      	movs	r3, #1
 8006136:	425b      	negs	r3, r3
 8006138:	e7d0      	b.n	80060dc <_svfiprintf_r+0x12c>
 800613a:	2300      	movs	r3, #0
 800613c:	200a      	movs	r0, #10
 800613e:	001a      	movs	r2, r3
 8006140:	3501      	adds	r5, #1
 8006142:	6063      	str	r3, [r4, #4]
 8006144:	7829      	ldrb	r1, [r5, #0]
 8006146:	1c6e      	adds	r6, r5, #1
 8006148:	3930      	subs	r1, #48	; 0x30
 800614a:	2909      	cmp	r1, #9
 800614c:	d903      	bls.n	8006156 <_svfiprintf_r+0x1a6>
 800614e:	2b00      	cmp	r3, #0
 8006150:	d0c5      	beq.n	80060de <_svfiprintf_r+0x12e>
 8006152:	9209      	str	r2, [sp, #36]	; 0x24
 8006154:	e7c3      	b.n	80060de <_svfiprintf_r+0x12e>
 8006156:	4342      	muls	r2, r0
 8006158:	0035      	movs	r5, r6
 800615a:	2301      	movs	r3, #1
 800615c:	1852      	adds	r2, r2, r1
 800615e:	e7f1      	b.n	8006144 <_svfiprintf_r+0x194>
 8006160:	ab07      	add	r3, sp, #28
 8006162:	9300      	str	r3, [sp, #0]
 8006164:	003a      	movs	r2, r7
 8006166:	0021      	movs	r1, r4
 8006168:	4b10      	ldr	r3, [pc, #64]	; (80061ac <_svfiprintf_r+0x1fc>)
 800616a:	9803      	ldr	r0, [sp, #12]
 800616c:	e000      	b.n	8006170 <_svfiprintf_r+0x1c0>
 800616e:	bf00      	nop
 8006170:	9004      	str	r0, [sp, #16]
 8006172:	9b04      	ldr	r3, [sp, #16]
 8006174:	3301      	adds	r3, #1
 8006176:	d1d3      	bne.n	8006120 <_svfiprintf_r+0x170>
 8006178:	89bb      	ldrh	r3, [r7, #12]
 800617a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800617c:	065b      	lsls	r3, r3, #25
 800617e:	d400      	bmi.n	8006182 <_svfiprintf_r+0x1d2>
 8006180:	e72d      	b.n	8005fde <_svfiprintf_r+0x2e>
 8006182:	2001      	movs	r0, #1
 8006184:	4240      	negs	r0, r0
 8006186:	e72a      	b.n	8005fde <_svfiprintf_r+0x2e>
 8006188:	ab07      	add	r3, sp, #28
 800618a:	9300      	str	r3, [sp, #0]
 800618c:	003a      	movs	r2, r7
 800618e:	0021      	movs	r1, r4
 8006190:	4b06      	ldr	r3, [pc, #24]	; (80061ac <_svfiprintf_r+0x1fc>)
 8006192:	9803      	ldr	r0, [sp, #12]
 8006194:	f000 f87c 	bl	8006290 <_printf_i>
 8006198:	e7ea      	b.n	8006170 <_svfiprintf_r+0x1c0>
 800619a:	46c0      	nop			; (mov r8, r8)
 800619c:	08006b54 	.word	0x08006b54
 80061a0:	08006b5a 	.word	0x08006b5a
 80061a4:	08006b5e 	.word	0x08006b5e
 80061a8:	00000000 	.word	0x00000000
 80061ac:	08005eed 	.word	0x08005eed

080061b0 <_printf_common>:
 80061b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061b2:	0015      	movs	r5, r2
 80061b4:	9301      	str	r3, [sp, #4]
 80061b6:	688a      	ldr	r2, [r1, #8]
 80061b8:	690b      	ldr	r3, [r1, #16]
 80061ba:	000c      	movs	r4, r1
 80061bc:	9000      	str	r0, [sp, #0]
 80061be:	4293      	cmp	r3, r2
 80061c0:	da00      	bge.n	80061c4 <_printf_common+0x14>
 80061c2:	0013      	movs	r3, r2
 80061c4:	0022      	movs	r2, r4
 80061c6:	602b      	str	r3, [r5, #0]
 80061c8:	3243      	adds	r2, #67	; 0x43
 80061ca:	7812      	ldrb	r2, [r2, #0]
 80061cc:	2a00      	cmp	r2, #0
 80061ce:	d001      	beq.n	80061d4 <_printf_common+0x24>
 80061d0:	3301      	adds	r3, #1
 80061d2:	602b      	str	r3, [r5, #0]
 80061d4:	6823      	ldr	r3, [r4, #0]
 80061d6:	069b      	lsls	r3, r3, #26
 80061d8:	d502      	bpl.n	80061e0 <_printf_common+0x30>
 80061da:	682b      	ldr	r3, [r5, #0]
 80061dc:	3302      	adds	r3, #2
 80061de:	602b      	str	r3, [r5, #0]
 80061e0:	6822      	ldr	r2, [r4, #0]
 80061e2:	2306      	movs	r3, #6
 80061e4:	0017      	movs	r7, r2
 80061e6:	401f      	ands	r7, r3
 80061e8:	421a      	tst	r2, r3
 80061ea:	d027      	beq.n	800623c <_printf_common+0x8c>
 80061ec:	0023      	movs	r3, r4
 80061ee:	3343      	adds	r3, #67	; 0x43
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	1e5a      	subs	r2, r3, #1
 80061f4:	4193      	sbcs	r3, r2
 80061f6:	6822      	ldr	r2, [r4, #0]
 80061f8:	0692      	lsls	r2, r2, #26
 80061fa:	d430      	bmi.n	800625e <_printf_common+0xae>
 80061fc:	0022      	movs	r2, r4
 80061fe:	9901      	ldr	r1, [sp, #4]
 8006200:	9800      	ldr	r0, [sp, #0]
 8006202:	9e08      	ldr	r6, [sp, #32]
 8006204:	3243      	adds	r2, #67	; 0x43
 8006206:	47b0      	blx	r6
 8006208:	1c43      	adds	r3, r0, #1
 800620a:	d025      	beq.n	8006258 <_printf_common+0xa8>
 800620c:	2306      	movs	r3, #6
 800620e:	6820      	ldr	r0, [r4, #0]
 8006210:	682a      	ldr	r2, [r5, #0]
 8006212:	68e1      	ldr	r1, [r4, #12]
 8006214:	2500      	movs	r5, #0
 8006216:	4003      	ands	r3, r0
 8006218:	2b04      	cmp	r3, #4
 800621a:	d103      	bne.n	8006224 <_printf_common+0x74>
 800621c:	1a8d      	subs	r5, r1, r2
 800621e:	43eb      	mvns	r3, r5
 8006220:	17db      	asrs	r3, r3, #31
 8006222:	401d      	ands	r5, r3
 8006224:	68a3      	ldr	r3, [r4, #8]
 8006226:	6922      	ldr	r2, [r4, #16]
 8006228:	4293      	cmp	r3, r2
 800622a:	dd01      	ble.n	8006230 <_printf_common+0x80>
 800622c:	1a9b      	subs	r3, r3, r2
 800622e:	18ed      	adds	r5, r5, r3
 8006230:	2700      	movs	r7, #0
 8006232:	42bd      	cmp	r5, r7
 8006234:	d120      	bne.n	8006278 <_printf_common+0xc8>
 8006236:	2000      	movs	r0, #0
 8006238:	e010      	b.n	800625c <_printf_common+0xac>
 800623a:	3701      	adds	r7, #1
 800623c:	68e3      	ldr	r3, [r4, #12]
 800623e:	682a      	ldr	r2, [r5, #0]
 8006240:	1a9b      	subs	r3, r3, r2
 8006242:	42bb      	cmp	r3, r7
 8006244:	ddd2      	ble.n	80061ec <_printf_common+0x3c>
 8006246:	0022      	movs	r2, r4
 8006248:	2301      	movs	r3, #1
 800624a:	9901      	ldr	r1, [sp, #4]
 800624c:	9800      	ldr	r0, [sp, #0]
 800624e:	9e08      	ldr	r6, [sp, #32]
 8006250:	3219      	adds	r2, #25
 8006252:	47b0      	blx	r6
 8006254:	1c43      	adds	r3, r0, #1
 8006256:	d1f0      	bne.n	800623a <_printf_common+0x8a>
 8006258:	2001      	movs	r0, #1
 800625a:	4240      	negs	r0, r0
 800625c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800625e:	2030      	movs	r0, #48	; 0x30
 8006260:	18e1      	adds	r1, r4, r3
 8006262:	3143      	adds	r1, #67	; 0x43
 8006264:	7008      	strb	r0, [r1, #0]
 8006266:	0021      	movs	r1, r4
 8006268:	1c5a      	adds	r2, r3, #1
 800626a:	3145      	adds	r1, #69	; 0x45
 800626c:	7809      	ldrb	r1, [r1, #0]
 800626e:	18a2      	adds	r2, r4, r2
 8006270:	3243      	adds	r2, #67	; 0x43
 8006272:	3302      	adds	r3, #2
 8006274:	7011      	strb	r1, [r2, #0]
 8006276:	e7c1      	b.n	80061fc <_printf_common+0x4c>
 8006278:	0022      	movs	r2, r4
 800627a:	2301      	movs	r3, #1
 800627c:	9901      	ldr	r1, [sp, #4]
 800627e:	9800      	ldr	r0, [sp, #0]
 8006280:	9e08      	ldr	r6, [sp, #32]
 8006282:	321a      	adds	r2, #26
 8006284:	47b0      	blx	r6
 8006286:	1c43      	adds	r3, r0, #1
 8006288:	d0e6      	beq.n	8006258 <_printf_common+0xa8>
 800628a:	3701      	adds	r7, #1
 800628c:	e7d1      	b.n	8006232 <_printf_common+0x82>
	...

08006290 <_printf_i>:
 8006290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006292:	b08b      	sub	sp, #44	; 0x2c
 8006294:	9206      	str	r2, [sp, #24]
 8006296:	000a      	movs	r2, r1
 8006298:	3243      	adds	r2, #67	; 0x43
 800629a:	9307      	str	r3, [sp, #28]
 800629c:	9005      	str	r0, [sp, #20]
 800629e:	9204      	str	r2, [sp, #16]
 80062a0:	7e0a      	ldrb	r2, [r1, #24]
 80062a2:	000c      	movs	r4, r1
 80062a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80062a6:	2a78      	cmp	r2, #120	; 0x78
 80062a8:	d807      	bhi.n	80062ba <_printf_i+0x2a>
 80062aa:	2a62      	cmp	r2, #98	; 0x62
 80062ac:	d809      	bhi.n	80062c2 <_printf_i+0x32>
 80062ae:	2a00      	cmp	r2, #0
 80062b0:	d100      	bne.n	80062b4 <_printf_i+0x24>
 80062b2:	e0c1      	b.n	8006438 <_printf_i+0x1a8>
 80062b4:	2a58      	cmp	r2, #88	; 0x58
 80062b6:	d100      	bne.n	80062ba <_printf_i+0x2a>
 80062b8:	e08c      	b.n	80063d4 <_printf_i+0x144>
 80062ba:	0026      	movs	r6, r4
 80062bc:	3642      	adds	r6, #66	; 0x42
 80062be:	7032      	strb	r2, [r6, #0]
 80062c0:	e022      	b.n	8006308 <_printf_i+0x78>
 80062c2:	0010      	movs	r0, r2
 80062c4:	3863      	subs	r0, #99	; 0x63
 80062c6:	2815      	cmp	r0, #21
 80062c8:	d8f7      	bhi.n	80062ba <_printf_i+0x2a>
 80062ca:	f7f9 ff31 	bl	8000130 <__gnu_thumb1_case_shi>
 80062ce:	0016      	.short	0x0016
 80062d0:	fff6001f 	.word	0xfff6001f
 80062d4:	fff6fff6 	.word	0xfff6fff6
 80062d8:	001ffff6 	.word	0x001ffff6
 80062dc:	fff6fff6 	.word	0xfff6fff6
 80062e0:	fff6fff6 	.word	0xfff6fff6
 80062e4:	003600a8 	.word	0x003600a8
 80062e8:	fff6009a 	.word	0xfff6009a
 80062ec:	00b9fff6 	.word	0x00b9fff6
 80062f0:	0036fff6 	.word	0x0036fff6
 80062f4:	fff6fff6 	.word	0xfff6fff6
 80062f8:	009e      	.short	0x009e
 80062fa:	0026      	movs	r6, r4
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	3642      	adds	r6, #66	; 0x42
 8006300:	1d11      	adds	r1, r2, #4
 8006302:	6019      	str	r1, [r3, #0]
 8006304:	6813      	ldr	r3, [r2, #0]
 8006306:	7033      	strb	r3, [r6, #0]
 8006308:	2301      	movs	r3, #1
 800630a:	e0a7      	b.n	800645c <_printf_i+0x1cc>
 800630c:	6808      	ldr	r0, [r1, #0]
 800630e:	6819      	ldr	r1, [r3, #0]
 8006310:	1d0a      	adds	r2, r1, #4
 8006312:	0605      	lsls	r5, r0, #24
 8006314:	d50b      	bpl.n	800632e <_printf_i+0x9e>
 8006316:	680d      	ldr	r5, [r1, #0]
 8006318:	601a      	str	r2, [r3, #0]
 800631a:	2d00      	cmp	r5, #0
 800631c:	da03      	bge.n	8006326 <_printf_i+0x96>
 800631e:	232d      	movs	r3, #45	; 0x2d
 8006320:	9a04      	ldr	r2, [sp, #16]
 8006322:	426d      	negs	r5, r5
 8006324:	7013      	strb	r3, [r2, #0]
 8006326:	4b61      	ldr	r3, [pc, #388]	; (80064ac <_printf_i+0x21c>)
 8006328:	270a      	movs	r7, #10
 800632a:	9303      	str	r3, [sp, #12]
 800632c:	e01b      	b.n	8006366 <_printf_i+0xd6>
 800632e:	680d      	ldr	r5, [r1, #0]
 8006330:	601a      	str	r2, [r3, #0]
 8006332:	0641      	lsls	r1, r0, #25
 8006334:	d5f1      	bpl.n	800631a <_printf_i+0x8a>
 8006336:	b22d      	sxth	r5, r5
 8006338:	e7ef      	b.n	800631a <_printf_i+0x8a>
 800633a:	680d      	ldr	r5, [r1, #0]
 800633c:	6819      	ldr	r1, [r3, #0]
 800633e:	1d08      	adds	r0, r1, #4
 8006340:	6018      	str	r0, [r3, #0]
 8006342:	062e      	lsls	r6, r5, #24
 8006344:	d501      	bpl.n	800634a <_printf_i+0xba>
 8006346:	680d      	ldr	r5, [r1, #0]
 8006348:	e003      	b.n	8006352 <_printf_i+0xc2>
 800634a:	066d      	lsls	r5, r5, #25
 800634c:	d5fb      	bpl.n	8006346 <_printf_i+0xb6>
 800634e:	680d      	ldr	r5, [r1, #0]
 8006350:	b2ad      	uxth	r5, r5
 8006352:	4b56      	ldr	r3, [pc, #344]	; (80064ac <_printf_i+0x21c>)
 8006354:	2708      	movs	r7, #8
 8006356:	9303      	str	r3, [sp, #12]
 8006358:	2a6f      	cmp	r2, #111	; 0x6f
 800635a:	d000      	beq.n	800635e <_printf_i+0xce>
 800635c:	3702      	adds	r7, #2
 800635e:	0023      	movs	r3, r4
 8006360:	2200      	movs	r2, #0
 8006362:	3343      	adds	r3, #67	; 0x43
 8006364:	701a      	strb	r2, [r3, #0]
 8006366:	6863      	ldr	r3, [r4, #4]
 8006368:	60a3      	str	r3, [r4, #8]
 800636a:	2b00      	cmp	r3, #0
 800636c:	db03      	blt.n	8006376 <_printf_i+0xe6>
 800636e:	2204      	movs	r2, #4
 8006370:	6821      	ldr	r1, [r4, #0]
 8006372:	4391      	bics	r1, r2
 8006374:	6021      	str	r1, [r4, #0]
 8006376:	2d00      	cmp	r5, #0
 8006378:	d102      	bne.n	8006380 <_printf_i+0xf0>
 800637a:	9e04      	ldr	r6, [sp, #16]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00c      	beq.n	800639a <_printf_i+0x10a>
 8006380:	9e04      	ldr	r6, [sp, #16]
 8006382:	0028      	movs	r0, r5
 8006384:	0039      	movs	r1, r7
 8006386:	f7f9 ff6d 	bl	8000264 <__aeabi_uidivmod>
 800638a:	9b03      	ldr	r3, [sp, #12]
 800638c:	3e01      	subs	r6, #1
 800638e:	5c5b      	ldrb	r3, [r3, r1]
 8006390:	7033      	strb	r3, [r6, #0]
 8006392:	002b      	movs	r3, r5
 8006394:	0005      	movs	r5, r0
 8006396:	429f      	cmp	r7, r3
 8006398:	d9f3      	bls.n	8006382 <_printf_i+0xf2>
 800639a:	2f08      	cmp	r7, #8
 800639c:	d109      	bne.n	80063b2 <_printf_i+0x122>
 800639e:	6823      	ldr	r3, [r4, #0]
 80063a0:	07db      	lsls	r3, r3, #31
 80063a2:	d506      	bpl.n	80063b2 <_printf_i+0x122>
 80063a4:	6863      	ldr	r3, [r4, #4]
 80063a6:	6922      	ldr	r2, [r4, #16]
 80063a8:	4293      	cmp	r3, r2
 80063aa:	dc02      	bgt.n	80063b2 <_printf_i+0x122>
 80063ac:	2330      	movs	r3, #48	; 0x30
 80063ae:	3e01      	subs	r6, #1
 80063b0:	7033      	strb	r3, [r6, #0]
 80063b2:	9b04      	ldr	r3, [sp, #16]
 80063b4:	1b9b      	subs	r3, r3, r6
 80063b6:	6123      	str	r3, [r4, #16]
 80063b8:	9b07      	ldr	r3, [sp, #28]
 80063ba:	0021      	movs	r1, r4
 80063bc:	9300      	str	r3, [sp, #0]
 80063be:	9805      	ldr	r0, [sp, #20]
 80063c0:	9b06      	ldr	r3, [sp, #24]
 80063c2:	aa09      	add	r2, sp, #36	; 0x24
 80063c4:	f7ff fef4 	bl	80061b0 <_printf_common>
 80063c8:	1c43      	adds	r3, r0, #1
 80063ca:	d14c      	bne.n	8006466 <_printf_i+0x1d6>
 80063cc:	2001      	movs	r0, #1
 80063ce:	4240      	negs	r0, r0
 80063d0:	b00b      	add	sp, #44	; 0x2c
 80063d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063d4:	3145      	adds	r1, #69	; 0x45
 80063d6:	700a      	strb	r2, [r1, #0]
 80063d8:	4a34      	ldr	r2, [pc, #208]	; (80064ac <_printf_i+0x21c>)
 80063da:	9203      	str	r2, [sp, #12]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	6821      	ldr	r1, [r4, #0]
 80063e0:	ca20      	ldmia	r2!, {r5}
 80063e2:	601a      	str	r2, [r3, #0]
 80063e4:	0608      	lsls	r0, r1, #24
 80063e6:	d516      	bpl.n	8006416 <_printf_i+0x186>
 80063e8:	07cb      	lsls	r3, r1, #31
 80063ea:	d502      	bpl.n	80063f2 <_printf_i+0x162>
 80063ec:	2320      	movs	r3, #32
 80063ee:	4319      	orrs	r1, r3
 80063f0:	6021      	str	r1, [r4, #0]
 80063f2:	2710      	movs	r7, #16
 80063f4:	2d00      	cmp	r5, #0
 80063f6:	d1b2      	bne.n	800635e <_printf_i+0xce>
 80063f8:	2320      	movs	r3, #32
 80063fa:	6822      	ldr	r2, [r4, #0]
 80063fc:	439a      	bics	r2, r3
 80063fe:	6022      	str	r2, [r4, #0]
 8006400:	e7ad      	b.n	800635e <_printf_i+0xce>
 8006402:	2220      	movs	r2, #32
 8006404:	6809      	ldr	r1, [r1, #0]
 8006406:	430a      	orrs	r2, r1
 8006408:	6022      	str	r2, [r4, #0]
 800640a:	0022      	movs	r2, r4
 800640c:	2178      	movs	r1, #120	; 0x78
 800640e:	3245      	adds	r2, #69	; 0x45
 8006410:	7011      	strb	r1, [r2, #0]
 8006412:	4a27      	ldr	r2, [pc, #156]	; (80064b0 <_printf_i+0x220>)
 8006414:	e7e1      	b.n	80063da <_printf_i+0x14a>
 8006416:	0648      	lsls	r0, r1, #25
 8006418:	d5e6      	bpl.n	80063e8 <_printf_i+0x158>
 800641a:	b2ad      	uxth	r5, r5
 800641c:	e7e4      	b.n	80063e8 <_printf_i+0x158>
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	680d      	ldr	r5, [r1, #0]
 8006422:	1d10      	adds	r0, r2, #4
 8006424:	6949      	ldr	r1, [r1, #20]
 8006426:	6018      	str	r0, [r3, #0]
 8006428:	6813      	ldr	r3, [r2, #0]
 800642a:	062e      	lsls	r6, r5, #24
 800642c:	d501      	bpl.n	8006432 <_printf_i+0x1a2>
 800642e:	6019      	str	r1, [r3, #0]
 8006430:	e002      	b.n	8006438 <_printf_i+0x1a8>
 8006432:	066d      	lsls	r5, r5, #25
 8006434:	d5fb      	bpl.n	800642e <_printf_i+0x19e>
 8006436:	8019      	strh	r1, [r3, #0]
 8006438:	2300      	movs	r3, #0
 800643a:	9e04      	ldr	r6, [sp, #16]
 800643c:	6123      	str	r3, [r4, #16]
 800643e:	e7bb      	b.n	80063b8 <_printf_i+0x128>
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	1d11      	adds	r1, r2, #4
 8006444:	6019      	str	r1, [r3, #0]
 8006446:	6816      	ldr	r6, [r2, #0]
 8006448:	2100      	movs	r1, #0
 800644a:	0030      	movs	r0, r6
 800644c:	6862      	ldr	r2, [r4, #4]
 800644e:	f000 f831 	bl	80064b4 <memchr>
 8006452:	2800      	cmp	r0, #0
 8006454:	d001      	beq.n	800645a <_printf_i+0x1ca>
 8006456:	1b80      	subs	r0, r0, r6
 8006458:	6060      	str	r0, [r4, #4]
 800645a:	6863      	ldr	r3, [r4, #4]
 800645c:	6123      	str	r3, [r4, #16]
 800645e:	2300      	movs	r3, #0
 8006460:	9a04      	ldr	r2, [sp, #16]
 8006462:	7013      	strb	r3, [r2, #0]
 8006464:	e7a8      	b.n	80063b8 <_printf_i+0x128>
 8006466:	6923      	ldr	r3, [r4, #16]
 8006468:	0032      	movs	r2, r6
 800646a:	9906      	ldr	r1, [sp, #24]
 800646c:	9805      	ldr	r0, [sp, #20]
 800646e:	9d07      	ldr	r5, [sp, #28]
 8006470:	47a8      	blx	r5
 8006472:	1c43      	adds	r3, r0, #1
 8006474:	d0aa      	beq.n	80063cc <_printf_i+0x13c>
 8006476:	6823      	ldr	r3, [r4, #0]
 8006478:	079b      	lsls	r3, r3, #30
 800647a:	d415      	bmi.n	80064a8 <_printf_i+0x218>
 800647c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800647e:	68e0      	ldr	r0, [r4, #12]
 8006480:	4298      	cmp	r0, r3
 8006482:	daa5      	bge.n	80063d0 <_printf_i+0x140>
 8006484:	0018      	movs	r0, r3
 8006486:	e7a3      	b.n	80063d0 <_printf_i+0x140>
 8006488:	0022      	movs	r2, r4
 800648a:	2301      	movs	r3, #1
 800648c:	9906      	ldr	r1, [sp, #24]
 800648e:	9805      	ldr	r0, [sp, #20]
 8006490:	9e07      	ldr	r6, [sp, #28]
 8006492:	3219      	adds	r2, #25
 8006494:	47b0      	blx	r6
 8006496:	1c43      	adds	r3, r0, #1
 8006498:	d098      	beq.n	80063cc <_printf_i+0x13c>
 800649a:	3501      	adds	r5, #1
 800649c:	68e3      	ldr	r3, [r4, #12]
 800649e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064a0:	1a9b      	subs	r3, r3, r2
 80064a2:	42ab      	cmp	r3, r5
 80064a4:	dcf0      	bgt.n	8006488 <_printf_i+0x1f8>
 80064a6:	e7e9      	b.n	800647c <_printf_i+0x1ec>
 80064a8:	2500      	movs	r5, #0
 80064aa:	e7f7      	b.n	800649c <_printf_i+0x20c>
 80064ac:	08006b65 	.word	0x08006b65
 80064b0:	08006b76 	.word	0x08006b76

080064b4 <memchr>:
 80064b4:	b2c9      	uxtb	r1, r1
 80064b6:	1882      	adds	r2, r0, r2
 80064b8:	4290      	cmp	r0, r2
 80064ba:	d101      	bne.n	80064c0 <memchr+0xc>
 80064bc:	2000      	movs	r0, #0
 80064be:	4770      	bx	lr
 80064c0:	7803      	ldrb	r3, [r0, #0]
 80064c2:	428b      	cmp	r3, r1
 80064c4:	d0fb      	beq.n	80064be <memchr+0xa>
 80064c6:	3001      	adds	r0, #1
 80064c8:	e7f6      	b.n	80064b8 <memchr+0x4>

080064ca <memmove>:
 80064ca:	b510      	push	{r4, lr}
 80064cc:	4288      	cmp	r0, r1
 80064ce:	d902      	bls.n	80064d6 <memmove+0xc>
 80064d0:	188b      	adds	r3, r1, r2
 80064d2:	4298      	cmp	r0, r3
 80064d4:	d303      	bcc.n	80064de <memmove+0x14>
 80064d6:	2300      	movs	r3, #0
 80064d8:	e007      	b.n	80064ea <memmove+0x20>
 80064da:	5c8b      	ldrb	r3, [r1, r2]
 80064dc:	5483      	strb	r3, [r0, r2]
 80064de:	3a01      	subs	r2, #1
 80064e0:	d2fb      	bcs.n	80064da <memmove+0x10>
 80064e2:	bd10      	pop	{r4, pc}
 80064e4:	5ccc      	ldrb	r4, [r1, r3]
 80064e6:	54c4      	strb	r4, [r0, r3]
 80064e8:	3301      	adds	r3, #1
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d1fa      	bne.n	80064e4 <memmove+0x1a>
 80064ee:	e7f8      	b.n	80064e2 <memmove+0x18>

080064f0 <_free_r>:
 80064f0:	b570      	push	{r4, r5, r6, lr}
 80064f2:	0005      	movs	r5, r0
 80064f4:	2900      	cmp	r1, #0
 80064f6:	d010      	beq.n	800651a <_free_r+0x2a>
 80064f8:	1f0c      	subs	r4, r1, #4
 80064fa:	6823      	ldr	r3, [r4, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	da00      	bge.n	8006502 <_free_r+0x12>
 8006500:	18e4      	adds	r4, r4, r3
 8006502:	0028      	movs	r0, r5
 8006504:	f000 f918 	bl	8006738 <__malloc_lock>
 8006508:	4a1d      	ldr	r2, [pc, #116]	; (8006580 <_free_r+0x90>)
 800650a:	6813      	ldr	r3, [r2, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d105      	bne.n	800651c <_free_r+0x2c>
 8006510:	6063      	str	r3, [r4, #4]
 8006512:	6014      	str	r4, [r2, #0]
 8006514:	0028      	movs	r0, r5
 8006516:	f000 f917 	bl	8006748 <__malloc_unlock>
 800651a:	bd70      	pop	{r4, r5, r6, pc}
 800651c:	42a3      	cmp	r3, r4
 800651e:	d908      	bls.n	8006532 <_free_r+0x42>
 8006520:	6821      	ldr	r1, [r4, #0]
 8006522:	1860      	adds	r0, r4, r1
 8006524:	4283      	cmp	r3, r0
 8006526:	d1f3      	bne.n	8006510 <_free_r+0x20>
 8006528:	6818      	ldr	r0, [r3, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	1841      	adds	r1, r0, r1
 800652e:	6021      	str	r1, [r4, #0]
 8006530:	e7ee      	b.n	8006510 <_free_r+0x20>
 8006532:	001a      	movs	r2, r3
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d001      	beq.n	800653e <_free_r+0x4e>
 800653a:	42a3      	cmp	r3, r4
 800653c:	d9f9      	bls.n	8006532 <_free_r+0x42>
 800653e:	6811      	ldr	r1, [r2, #0]
 8006540:	1850      	adds	r0, r2, r1
 8006542:	42a0      	cmp	r0, r4
 8006544:	d10b      	bne.n	800655e <_free_r+0x6e>
 8006546:	6820      	ldr	r0, [r4, #0]
 8006548:	1809      	adds	r1, r1, r0
 800654a:	1850      	adds	r0, r2, r1
 800654c:	6011      	str	r1, [r2, #0]
 800654e:	4283      	cmp	r3, r0
 8006550:	d1e0      	bne.n	8006514 <_free_r+0x24>
 8006552:	6818      	ldr	r0, [r3, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	1841      	adds	r1, r0, r1
 8006558:	6011      	str	r1, [r2, #0]
 800655a:	6053      	str	r3, [r2, #4]
 800655c:	e7da      	b.n	8006514 <_free_r+0x24>
 800655e:	42a0      	cmp	r0, r4
 8006560:	d902      	bls.n	8006568 <_free_r+0x78>
 8006562:	230c      	movs	r3, #12
 8006564:	602b      	str	r3, [r5, #0]
 8006566:	e7d5      	b.n	8006514 <_free_r+0x24>
 8006568:	6821      	ldr	r1, [r4, #0]
 800656a:	1860      	adds	r0, r4, r1
 800656c:	4283      	cmp	r3, r0
 800656e:	d103      	bne.n	8006578 <_free_r+0x88>
 8006570:	6818      	ldr	r0, [r3, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	1841      	adds	r1, r0, r1
 8006576:	6021      	str	r1, [r4, #0]
 8006578:	6063      	str	r3, [r4, #4]
 800657a:	6054      	str	r4, [r2, #4]
 800657c:	e7ca      	b.n	8006514 <_free_r+0x24>
 800657e:	46c0      	nop			; (mov r8, r8)
 8006580:	20000acc 	.word	0x20000acc

08006584 <sbrk_aligned>:
 8006584:	b570      	push	{r4, r5, r6, lr}
 8006586:	4e0f      	ldr	r6, [pc, #60]	; (80065c4 <sbrk_aligned+0x40>)
 8006588:	000d      	movs	r5, r1
 800658a:	6831      	ldr	r1, [r6, #0]
 800658c:	0004      	movs	r4, r0
 800658e:	2900      	cmp	r1, #0
 8006590:	d102      	bne.n	8006598 <sbrk_aligned+0x14>
 8006592:	f000 f8bf 	bl	8006714 <_sbrk_r>
 8006596:	6030      	str	r0, [r6, #0]
 8006598:	0029      	movs	r1, r5
 800659a:	0020      	movs	r0, r4
 800659c:	f000 f8ba 	bl	8006714 <_sbrk_r>
 80065a0:	1c43      	adds	r3, r0, #1
 80065a2:	d00a      	beq.n	80065ba <sbrk_aligned+0x36>
 80065a4:	2303      	movs	r3, #3
 80065a6:	1cc5      	adds	r5, r0, #3
 80065a8:	439d      	bics	r5, r3
 80065aa:	42a8      	cmp	r0, r5
 80065ac:	d007      	beq.n	80065be <sbrk_aligned+0x3a>
 80065ae:	1a29      	subs	r1, r5, r0
 80065b0:	0020      	movs	r0, r4
 80065b2:	f000 f8af 	bl	8006714 <_sbrk_r>
 80065b6:	1c43      	adds	r3, r0, #1
 80065b8:	d101      	bne.n	80065be <sbrk_aligned+0x3a>
 80065ba:	2501      	movs	r5, #1
 80065bc:	426d      	negs	r5, r5
 80065be:	0028      	movs	r0, r5
 80065c0:	bd70      	pop	{r4, r5, r6, pc}
 80065c2:	46c0      	nop			; (mov r8, r8)
 80065c4:	20000ad0 	.word	0x20000ad0

080065c8 <_malloc_r>:
 80065c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065ca:	2203      	movs	r2, #3
 80065cc:	1ccb      	adds	r3, r1, #3
 80065ce:	4393      	bics	r3, r2
 80065d0:	3308      	adds	r3, #8
 80065d2:	0006      	movs	r6, r0
 80065d4:	001f      	movs	r7, r3
 80065d6:	2b0c      	cmp	r3, #12
 80065d8:	d232      	bcs.n	8006640 <_malloc_r+0x78>
 80065da:	270c      	movs	r7, #12
 80065dc:	42b9      	cmp	r1, r7
 80065de:	d831      	bhi.n	8006644 <_malloc_r+0x7c>
 80065e0:	0030      	movs	r0, r6
 80065e2:	f000 f8a9 	bl	8006738 <__malloc_lock>
 80065e6:	4d32      	ldr	r5, [pc, #200]	; (80066b0 <_malloc_r+0xe8>)
 80065e8:	682b      	ldr	r3, [r5, #0]
 80065ea:	001c      	movs	r4, r3
 80065ec:	2c00      	cmp	r4, #0
 80065ee:	d12e      	bne.n	800664e <_malloc_r+0x86>
 80065f0:	0039      	movs	r1, r7
 80065f2:	0030      	movs	r0, r6
 80065f4:	f7ff ffc6 	bl	8006584 <sbrk_aligned>
 80065f8:	0004      	movs	r4, r0
 80065fa:	1c43      	adds	r3, r0, #1
 80065fc:	d11e      	bne.n	800663c <_malloc_r+0x74>
 80065fe:	682c      	ldr	r4, [r5, #0]
 8006600:	0025      	movs	r5, r4
 8006602:	2d00      	cmp	r5, #0
 8006604:	d14a      	bne.n	800669c <_malloc_r+0xd4>
 8006606:	6823      	ldr	r3, [r4, #0]
 8006608:	0029      	movs	r1, r5
 800660a:	18e3      	adds	r3, r4, r3
 800660c:	0030      	movs	r0, r6
 800660e:	9301      	str	r3, [sp, #4]
 8006610:	f000 f880 	bl	8006714 <_sbrk_r>
 8006614:	9b01      	ldr	r3, [sp, #4]
 8006616:	4283      	cmp	r3, r0
 8006618:	d143      	bne.n	80066a2 <_malloc_r+0xda>
 800661a:	6823      	ldr	r3, [r4, #0]
 800661c:	3703      	adds	r7, #3
 800661e:	1aff      	subs	r7, r7, r3
 8006620:	2303      	movs	r3, #3
 8006622:	439f      	bics	r7, r3
 8006624:	3708      	adds	r7, #8
 8006626:	2f0c      	cmp	r7, #12
 8006628:	d200      	bcs.n	800662c <_malloc_r+0x64>
 800662a:	270c      	movs	r7, #12
 800662c:	0039      	movs	r1, r7
 800662e:	0030      	movs	r0, r6
 8006630:	f7ff ffa8 	bl	8006584 <sbrk_aligned>
 8006634:	1c43      	adds	r3, r0, #1
 8006636:	d034      	beq.n	80066a2 <_malloc_r+0xda>
 8006638:	6823      	ldr	r3, [r4, #0]
 800663a:	19df      	adds	r7, r3, r7
 800663c:	6027      	str	r7, [r4, #0]
 800663e:	e013      	b.n	8006668 <_malloc_r+0xa0>
 8006640:	2b00      	cmp	r3, #0
 8006642:	dacb      	bge.n	80065dc <_malloc_r+0x14>
 8006644:	230c      	movs	r3, #12
 8006646:	2500      	movs	r5, #0
 8006648:	6033      	str	r3, [r6, #0]
 800664a:	0028      	movs	r0, r5
 800664c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800664e:	6822      	ldr	r2, [r4, #0]
 8006650:	1bd1      	subs	r1, r2, r7
 8006652:	d420      	bmi.n	8006696 <_malloc_r+0xce>
 8006654:	290b      	cmp	r1, #11
 8006656:	d917      	bls.n	8006688 <_malloc_r+0xc0>
 8006658:	19e2      	adds	r2, r4, r7
 800665a:	6027      	str	r7, [r4, #0]
 800665c:	42a3      	cmp	r3, r4
 800665e:	d111      	bne.n	8006684 <_malloc_r+0xbc>
 8006660:	602a      	str	r2, [r5, #0]
 8006662:	6863      	ldr	r3, [r4, #4]
 8006664:	6011      	str	r1, [r2, #0]
 8006666:	6053      	str	r3, [r2, #4]
 8006668:	0030      	movs	r0, r6
 800666a:	0025      	movs	r5, r4
 800666c:	f000 f86c 	bl	8006748 <__malloc_unlock>
 8006670:	2207      	movs	r2, #7
 8006672:	350b      	adds	r5, #11
 8006674:	1d23      	adds	r3, r4, #4
 8006676:	4395      	bics	r5, r2
 8006678:	1aea      	subs	r2, r5, r3
 800667a:	429d      	cmp	r5, r3
 800667c:	d0e5      	beq.n	800664a <_malloc_r+0x82>
 800667e:	1b5b      	subs	r3, r3, r5
 8006680:	50a3      	str	r3, [r4, r2]
 8006682:	e7e2      	b.n	800664a <_malloc_r+0x82>
 8006684:	605a      	str	r2, [r3, #4]
 8006686:	e7ec      	b.n	8006662 <_malloc_r+0x9a>
 8006688:	6862      	ldr	r2, [r4, #4]
 800668a:	42a3      	cmp	r3, r4
 800668c:	d101      	bne.n	8006692 <_malloc_r+0xca>
 800668e:	602a      	str	r2, [r5, #0]
 8006690:	e7ea      	b.n	8006668 <_malloc_r+0xa0>
 8006692:	605a      	str	r2, [r3, #4]
 8006694:	e7e8      	b.n	8006668 <_malloc_r+0xa0>
 8006696:	0023      	movs	r3, r4
 8006698:	6864      	ldr	r4, [r4, #4]
 800669a:	e7a7      	b.n	80065ec <_malloc_r+0x24>
 800669c:	002c      	movs	r4, r5
 800669e:	686d      	ldr	r5, [r5, #4]
 80066a0:	e7af      	b.n	8006602 <_malloc_r+0x3a>
 80066a2:	230c      	movs	r3, #12
 80066a4:	0030      	movs	r0, r6
 80066a6:	6033      	str	r3, [r6, #0]
 80066a8:	f000 f84e 	bl	8006748 <__malloc_unlock>
 80066ac:	e7cd      	b.n	800664a <_malloc_r+0x82>
 80066ae:	46c0      	nop			; (mov r8, r8)
 80066b0:	20000acc 	.word	0x20000acc

080066b4 <_realloc_r>:
 80066b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066b6:	0007      	movs	r7, r0
 80066b8:	000e      	movs	r6, r1
 80066ba:	0014      	movs	r4, r2
 80066bc:	2900      	cmp	r1, #0
 80066be:	d105      	bne.n	80066cc <_realloc_r+0x18>
 80066c0:	0011      	movs	r1, r2
 80066c2:	f7ff ff81 	bl	80065c8 <_malloc_r>
 80066c6:	0005      	movs	r5, r0
 80066c8:	0028      	movs	r0, r5
 80066ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80066cc:	2a00      	cmp	r2, #0
 80066ce:	d103      	bne.n	80066d8 <_realloc_r+0x24>
 80066d0:	f7ff ff0e 	bl	80064f0 <_free_r>
 80066d4:	0025      	movs	r5, r4
 80066d6:	e7f7      	b.n	80066c8 <_realloc_r+0x14>
 80066d8:	f000 f83e 	bl	8006758 <_malloc_usable_size_r>
 80066dc:	9001      	str	r0, [sp, #4]
 80066de:	4284      	cmp	r4, r0
 80066e0:	d803      	bhi.n	80066ea <_realloc_r+0x36>
 80066e2:	0035      	movs	r5, r6
 80066e4:	0843      	lsrs	r3, r0, #1
 80066e6:	42a3      	cmp	r3, r4
 80066e8:	d3ee      	bcc.n	80066c8 <_realloc_r+0x14>
 80066ea:	0021      	movs	r1, r4
 80066ec:	0038      	movs	r0, r7
 80066ee:	f7ff ff6b 	bl	80065c8 <_malloc_r>
 80066f2:	1e05      	subs	r5, r0, #0
 80066f4:	d0e8      	beq.n	80066c8 <_realloc_r+0x14>
 80066f6:	9b01      	ldr	r3, [sp, #4]
 80066f8:	0022      	movs	r2, r4
 80066fa:	429c      	cmp	r4, r3
 80066fc:	d900      	bls.n	8006700 <_realloc_r+0x4c>
 80066fe:	001a      	movs	r2, r3
 8006700:	0031      	movs	r1, r6
 8006702:	0028      	movs	r0, r5
 8006704:	f7ff fbc0 	bl	8005e88 <memcpy>
 8006708:	0031      	movs	r1, r6
 800670a:	0038      	movs	r0, r7
 800670c:	f7ff fef0 	bl	80064f0 <_free_r>
 8006710:	e7da      	b.n	80066c8 <_realloc_r+0x14>
	...

08006714 <_sbrk_r>:
 8006714:	2300      	movs	r3, #0
 8006716:	b570      	push	{r4, r5, r6, lr}
 8006718:	4d06      	ldr	r5, [pc, #24]	; (8006734 <_sbrk_r+0x20>)
 800671a:	0004      	movs	r4, r0
 800671c:	0008      	movs	r0, r1
 800671e:	602b      	str	r3, [r5, #0]
 8006720:	f7fb fe46 	bl	80023b0 <_sbrk>
 8006724:	1c43      	adds	r3, r0, #1
 8006726:	d103      	bne.n	8006730 <_sbrk_r+0x1c>
 8006728:	682b      	ldr	r3, [r5, #0]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d000      	beq.n	8006730 <_sbrk_r+0x1c>
 800672e:	6023      	str	r3, [r4, #0]
 8006730:	bd70      	pop	{r4, r5, r6, pc}
 8006732:	46c0      	nop			; (mov r8, r8)
 8006734:	20000ad4 	.word	0x20000ad4

08006738 <__malloc_lock>:
 8006738:	b510      	push	{r4, lr}
 800673a:	4802      	ldr	r0, [pc, #8]	; (8006744 <__malloc_lock+0xc>)
 800673c:	f000 f814 	bl	8006768 <__retarget_lock_acquire_recursive>
 8006740:	bd10      	pop	{r4, pc}
 8006742:	46c0      	nop			; (mov r8, r8)
 8006744:	20000ad8 	.word	0x20000ad8

08006748 <__malloc_unlock>:
 8006748:	b510      	push	{r4, lr}
 800674a:	4802      	ldr	r0, [pc, #8]	; (8006754 <__malloc_unlock+0xc>)
 800674c:	f000 f80d 	bl	800676a <__retarget_lock_release_recursive>
 8006750:	bd10      	pop	{r4, pc}
 8006752:	46c0      	nop			; (mov r8, r8)
 8006754:	20000ad8 	.word	0x20000ad8

08006758 <_malloc_usable_size_r>:
 8006758:	1f0b      	subs	r3, r1, #4
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	1f18      	subs	r0, r3, #4
 800675e:	2b00      	cmp	r3, #0
 8006760:	da01      	bge.n	8006766 <_malloc_usable_size_r+0xe>
 8006762:	580b      	ldr	r3, [r1, r0]
 8006764:	18c0      	adds	r0, r0, r3
 8006766:	4770      	bx	lr

08006768 <__retarget_lock_acquire_recursive>:
 8006768:	4770      	bx	lr

0800676a <__retarget_lock_release_recursive>:
 800676a:	4770      	bx	lr

0800676c <_init>:
 800676c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676e:	46c0      	nop			; (mov r8, r8)
 8006770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006772:	bc08      	pop	{r3}
 8006774:	469e      	mov	lr, r3
 8006776:	4770      	bx	lr

08006778 <_fini>:
 8006778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800677a:	46c0      	nop			; (mov r8, r8)
 800677c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800677e:	bc08      	pop	{r3}
 8006780:	469e      	mov	lr, r3
 8006782:	4770      	bx	lr
