// Seed: 1993688877
module module_0 (
    input uwire id_0,
    input tri1  id_1
);
endmodule
module module_1 (
    input wor  id_0,
    input tri0 id_1
);
  wire id_3;
  module_0(
      id_0, id_1
  );
endmodule
macromodule module_2 (
    output tri id_0,
    input wire id_1,
    input wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    output wor id_7,
    input wire id_8,
    input tri0 id_9,
    output wor id_10,
    input supply1 id_11,
    output supply0 id_12,
    output supply0 id_13,
    input uwire id_14,
    input tri id_15,
    input wand id_16,
    input wire id_17,
    output wire id_18,
    input tri1 id_19,
    input tri1 id_20,
    input uwire id_21,
    output tri1 id_22,
    output tri id_23,
    input uwire id_24,
    output supply0 id_25
);
  module_0(
      id_2, id_2
  );
  wire id_27;
endmodule
