
VehicleController_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000054dc  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  200054dc  200054dc  0000d4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000520  200054e4  200054e4  0000d4e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000009c  20005a04  20005a04  0000da04  2**2
                  ALLOC
  4 .stack        00003000  20005aa0  20005aa0  0000da04  2**0
                  ALLOC
  5 .comment      000000d7  00000000  00000000  0000da04  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000230  00000000  00000000  0000dadb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000004b1  00000000  00000000  0000dd0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000039ba  00000000  00000000  0000e1bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000007ce  00000000  00000000  00011b76  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000168d  00000000  00000000  00012344  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000010c4  00000000  00000000  000139d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000018b0  00000000  00000000  00014a98  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00000b95  00000000  00000000  00016348  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000252cd  00000000  00000000  00016edd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0003c1aa  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000208  00000000  00000000  0003c1cf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001151 	.word	0x20001151
2000006c:	2000117d 	.word	0x2000117d
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	200011a9 	.word	0x200011a9
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200054e4 	.word	0x200054e4
20000450:	200054e4 	.word	0x200054e4
20000454:	200054e4 	.word	0x200054e4
20000458:	20005a04 	.word	0x20005a04
2000045c:	00000000 	.word	0x00000000
20000460:	20005a04 	.word	0x20005a04
20000464:	20005aa0 	.word	0x20005aa0
20000468:	20001c6d 	.word	0x20001c6d
2000046c:	20000615 	.word	0x20000615

20000470 <__do_global_dtors_aux>:
20000470:	f645 2304 	movw	r3, #23044	; 0x5a04
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f245 40e4 	movw	r0, #21732	; 0x54e4
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <uart1_rx_handler>:
/******** Interrupt Handlers ********/
/************************************/


//UART RX Interrupt Handler
void uart1_rx_handler( mss_uart_instance_t * this_uart ){
200004a0:	b580      	push	{r7, lr}
200004a2:	b084      	sub	sp, #16
200004a4:	af00      	add	r7, sp, #0
200004a6:	6078      	str	r0, [r7, #4]
	int data_received = 0;
200004a8:	f04f 0300 	mov.w	r3, #0
200004ac:	60fb      	str	r3, [r7, #12]

	//data_received = the number of bytes that were saved into g_rx_buff
	//This value should be 2, since we are receiving 2 bytes of data at a time
    data_received = MSS_UART_get_rx( this_uart, g_rx_buff, sizeof(g_rx_buff) );
200004ae:	6878      	ldr	r0, [r7, #4]
200004b0:	f645 2144 	movw	r1, #23108	; 0x5a44
200004b4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200004b8:	f04f 0202 	mov.w	r2, #2
200004bc:	f000 fc74 	bl	20000da8 <MSS_UART_get_rx>
200004c0:	4603      	mov	r3, r0
200004c2:	60fb      	str	r3, [r7, #12]


    //If this value is 0, an interrupt should NOT have been thrown
    if (data_received == 0){
200004c4:	68fb      	ldr	r3, [r7, #12]
200004c6:	2b00      	cmp	r3, #0
200004c8:	d106      	bne.n	200004d8 <uart1_rx_handler+0x38>
    	printf("I'm not sure how this happened, but you probably should check it out.\r\n");
200004ca:	f245 20a0 	movw	r0, #21152	; 0x52a0
200004ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004d2:	f001 fc2f 	bl	20001d34 <puts>
200004d6:	e099      	b.n	2000060c <uart1_rx_handler+0x16c>
    }

    //If we received more than 2 bytes, there is a problem with the uart input
    else if (data_received > 2){
200004d8:	68fb      	ldr	r3, [r7, #12]
200004da:	2b02      	cmp	r3, #2
200004dc:	dd06      	ble.n	200004ec <uart1_rx_handler+0x4c>
    	printf("No idea how this happened either. Check it out.\r\n");
200004de:	f245 20e8 	movw	r0, #21224	; 0x52e8
200004e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004e6:	f001 fc25 	bl	20001d34 <puts>
200004ea:	e08f      	b.n	2000060c <uart1_rx_handler+0x16c>
    }

	//The data was received at least partially correctly
    else if(data_received == 1){
200004ec:	68fb      	ldr	r3, [r7, #12]
200004ee:	2b01      	cmp	r3, #1
200004f0:	d106      	bne.n	20000500 <uart1_rx_handler+0x60>
        		printf("received incomplete data, processing anyway\r\n");
200004f2:	f245 301c 	movw	r0, #21276	; 0x531c
200004f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004fa:	f001 fc1b 	bl	20001d34 <puts>
200004fe:	e085      	b.n	2000060c <uart1_rx_handler+0x16c>

    //Otherwise, the data was received correctly
    else{

    	//If we are trying to control the right wheel with the first byte (LSB is 0)
		if(!(g_rx_buff[0] & 0x01)){
20000500:	f645 2344 	movw	r3, #23108	; 0x5a44
20000504:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000508:	781b      	ldrb	r3, [r3, #0]
2000050a:	f003 0301 	and.w	r3, r3, #1
2000050e:	2b00      	cmp	r3, #0
20000510:	d117      	bne.n	20000542 <uart1_rx_handler+0xa2>

			setPWMDutyRight(calc_duty(g_rx_buff[0]));
20000512:	f645 2344 	movw	r3, #23108	; 0x5a44
20000516:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000051a:	781b      	ldrb	r3, [r3, #0]
2000051c:	4618      	mov	r0, r3
2000051e:	f000 f923 	bl	20000768 <calc_duty>
20000522:	4603      	mov	r3, r0
20000524:	4618      	mov	r0, r3
20000526:	f000 f8a5 	bl	20000674 <setPWMDutyRight>
			setHBridgeInputs(calc_HBridgeRight(g_rx_buff[0]));
2000052a:	f645 2344 	movw	r3, #23108	; 0x5a44
2000052e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000532:	781b      	ldrb	r3, [r3, #0]
20000534:	4618      	mov	r0, r3
20000536:	f000 f96b 	bl	20000810 <calc_HBridgeRight>
2000053a:	4603      	mov	r3, r0
2000053c:	4618      	mov	r0, r3
2000053e:	f000 f8e3 	bl	20000708 <setHBridgeInputs>
		}

		//Trying to control the left wheel with the first byte (LSB is 1)
		if(g_rx_buff[0] & 0x01){
20000542:	f645 2344 	movw	r3, #23108	; 0x5a44
20000546:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000054a:	781b      	ldrb	r3, [r3, #0]
2000054c:	f003 0301 	and.w	r3, r3, #1
20000550:	b2db      	uxtb	r3, r3
20000552:	2b00      	cmp	r3, #0
20000554:	d017      	beq.n	20000586 <uart1_rx_handler+0xe6>

			setPWMDutyLeft(calc_duty(g_rx_buff[0]));
20000556:	f645 2344 	movw	r3, #23108	; 0x5a44
2000055a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000055e:	781b      	ldrb	r3, [r3, #0]
20000560:	4618      	mov	r0, r3
20000562:	f000 f901 	bl	20000768 <calc_duty>
20000566:	4603      	mov	r3, r0
20000568:	4618      	mov	r0, r3
2000056a:	f000 f8a7 	bl	200006bc <setPWMDutyLeft>
			setHBridgeInputs(calc_HBridgeLeft(g_rx_buff[0]));
2000056e:	f645 2344 	movw	r3, #23108	; 0x5a44
20000572:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000576:	781b      	ldrb	r3, [r3, #0]
20000578:	4618      	mov	r0, r3
2000057a:	f000 f969 	bl	20000850 <calc_HBridgeLeft>
2000057e:	4603      	mov	r3, r0
20000580:	4618      	mov	r0, r3
20000582:	f000 f8c1 	bl	20000708 <setHBridgeInputs>

		}

		//Trying to control the right wheel with the second byte (LSB is 0)
		if(!(g_rx_buff[1] & 0x01)){
20000586:	f645 2344 	movw	r3, #23108	; 0x5a44
2000058a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000058e:	785b      	ldrb	r3, [r3, #1]
20000590:	f003 0301 	and.w	r3, r3, #1
20000594:	2b00      	cmp	r3, #0
20000596:	d117      	bne.n	200005c8 <uart1_rx_handler+0x128>

			setPWMDutyRight(calc_duty(g_rx_buff[1]));
20000598:	f645 2344 	movw	r3, #23108	; 0x5a44
2000059c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005a0:	785b      	ldrb	r3, [r3, #1]
200005a2:	4618      	mov	r0, r3
200005a4:	f000 f8e0 	bl	20000768 <calc_duty>
200005a8:	4603      	mov	r3, r0
200005aa:	4618      	mov	r0, r3
200005ac:	f000 f862 	bl	20000674 <setPWMDutyRight>
			setHBridgeInputs(calc_HBridgeRight(g_rx_buff[1]));
200005b0:	f645 2344 	movw	r3, #23108	; 0x5a44
200005b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005b8:	785b      	ldrb	r3, [r3, #1]
200005ba:	4618      	mov	r0, r3
200005bc:	f000 f928 	bl	20000810 <calc_HBridgeRight>
200005c0:	4603      	mov	r3, r0
200005c2:	4618      	mov	r0, r3
200005c4:	f000 f8a0 	bl	20000708 <setHBridgeInputs>
		}

		//Trying to control the left wheel with the second byte (LSB is 1)
		if(g_rx_buff[1] & 0x01){
200005c8:	f645 2344 	movw	r3, #23108	; 0x5a44
200005cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005d0:	785b      	ldrb	r3, [r3, #1]
200005d2:	f003 0301 	and.w	r3, r3, #1
200005d6:	b2db      	uxtb	r3, r3
200005d8:	2b00      	cmp	r3, #0
200005da:	d017      	beq.n	2000060c <uart1_rx_handler+0x16c>

			setPWMDutyLeft(calc_duty(g_rx_buff[1]));
200005dc:	f645 2344 	movw	r3, #23108	; 0x5a44
200005e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005e4:	785b      	ldrb	r3, [r3, #1]
200005e6:	4618      	mov	r0, r3
200005e8:	f000 f8be 	bl	20000768 <calc_duty>
200005ec:	4603      	mov	r3, r0
200005ee:	4618      	mov	r0, r3
200005f0:	f000 f864 	bl	200006bc <setPWMDutyLeft>
			setHBridgeInputs(calc_HBridgeLeft(g_rx_buff[1]));
200005f4:	f645 2344 	movw	r3, #23108	; 0x5a44
200005f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005fc:	785b      	ldrb	r3, [r3, #1]
200005fe:	4618      	mov	r0, r3
20000600:	f000 f926 	bl	20000850 <calc_HBridgeLeft>
20000604:	4603      	mov	r3, r0
20000606:	4618      	mov	r0, r3
20000608:	f000 f87e 	bl	20000708 <setHBridgeInputs>

		}

    }
    // printf("Data received! %x\r\n", g_rx_buff[g_rx_idx]);
}
2000060c:	f107 0710 	add.w	r7, r7, #16
20000610:	46bd      	mov	sp, r7
20000612:	bd80      	pop	{r7, pc}

20000614 <main>:

/************************************/
/*************** MAIN ***************/
/************************************/

int main() {
20000614:	b580      	push	{r7, lr}
20000616:	b082      	sub	sp, #8
20000618:	af00      	add	r7, sp, #0
	/********** INITIALIZATION **********/
	/************************************/

	// printf("\r\n\r\nHBridge: %x\r\n", (int) getHBridgeInputs());

	setHBridgeInputs(0);
2000061a:	f04f 0000 	mov.w	r0, #0
2000061e:	f000 f873 	bl	20000708 <setHBridgeInputs>


	int i = 0;
20000622:	f04f 0300 	mov.w	r3, #0
20000626:	607b      	str	r3, [r7, #4]
	for (i = 0; i < 1000000; ++i);
20000628:	f04f 0300 	mov.w	r3, #0
2000062c:	607b      	str	r3, [r7, #4]
2000062e:	e003      	b.n	20000638 <main+0x24>
20000630:	687b      	ldr	r3, [r7, #4]
20000632:	f103 0301 	add.w	r3, r3, #1
20000636:	607b      	str	r3, [r7, #4]
20000638:	687a      	ldr	r2, [r7, #4]
2000063a:	f244 233f 	movw	r3, #16959	; 0x423f
2000063e:	f2c0 030f 	movt	r3, #15
20000642:	429a      	cmp	r2, r3
20000644:	ddf4      	ble.n	20000630 <main+0x1c>

	/********************************/
	/********** SETUP UART **********/
	/********************************/

	MSS_UART_init (
20000646:	f645 2048 	movw	r0, #23112	; 0x5a48
2000064a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000064e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
20000652:	f04f 0203 	mov.w	r2, #3
20000656:	f000 fa33 	bl	20000ac0 <MSS_UART_init>
		(MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT)
	);

	//MSS_UART_FIFO_EIGHT_BYTES
	//MSS_UART_FIFO_SINGLE_BYTE
	MSS_UART_set_rx_handler
2000065a:	f645 2048 	movw	r0, #23112	; 0x5a48
2000065e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000662:	f240 41a1 	movw	r1, #1185	; 0x4a1
20000666:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000066a:	f04f 0220 	mov.w	r2, #32
2000066e:	f000 fd1b 	bl	200010a8 <MSS_UART_set_rx_handler>

		//printf("\r\nResponses %d:\r\n", i);

		/* No code needed here, all in interrupt handlers */

	}
20000672:	e7fe      	b.n	20000672 <main+0x5e>

20000674 <setPWMDutyRight>:
#include <assert.h>
#include <math.h>


// Set the duty cycle to a value between 0 and 100
void setPWMDutyRight(uint32_t duty) {
20000674:	b580      	push	{r7, lr}
20000676:	b084      	sub	sp, #16
20000678:	af00      	add	r7, sp, #0
2000067a:	6078      	str	r0, [r7, #4]

	// Duty should be between 0 and 100
	assert(duty >= 0 && duty <= 100);
2000067c:	687b      	ldr	r3, [r7, #4]
2000067e:	2b64      	cmp	r3, #100	; 0x64
20000680:	d90f      	bls.n	200006a2 <setPWMDutyRight+0x2e>
20000682:	f245 304c 	movw	r0, #21324	; 0x534c
20000686:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000068a:	f04f 0118 	mov.w	r1, #24
2000068e:	f245 3284 	movw	r2, #21380	; 0x5384
20000692:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000696:	f245 3358 	movw	r3, #21336	; 0x5358
2000069a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000069e:	f001 fa8f 	bl	20001bc0 <__assert_func>

	// Write to offset 0
	volatile uint32_t * addr_ptr = (uint32_t *) APB_BASE_ADDR;
200006a2:	f240 0300 	movw	r3, #0
200006a6:	f2c4 0305 	movt	r3, #16389	; 0x4005
200006aa:	60fb      	str	r3, [r7, #12]
	*addr_ptr = duty;
200006ac:	68fb      	ldr	r3, [r7, #12]
200006ae:	687a      	ldr	r2, [r7, #4]
200006b0:	601a      	str	r2, [r3, #0]
}
200006b2:	f107 0710 	add.w	r7, r7, #16
200006b6:	46bd      	mov	sp, r7
200006b8:	bd80      	pop	{r7, pc}
200006ba:	bf00      	nop

200006bc <setPWMDutyLeft>:

// Set the duty cycle to a value between 0 and 100
void setPWMDutyLeft(uint32_t duty) {
200006bc:	b580      	push	{r7, lr}
200006be:	b084      	sub	sp, #16
200006c0:	af00      	add	r7, sp, #0
200006c2:	6078      	str	r0, [r7, #4]

	// Duty should be between 0 and 100
	assert(duty >= 0 && duty <= 100);
200006c4:	687b      	ldr	r3, [r7, #4]
200006c6:	2b64      	cmp	r3, #100	; 0x64
200006c8:	d90f      	bls.n	200006ea <setPWMDutyLeft+0x2e>
200006ca:	f245 304c 	movw	r0, #21324	; 0x534c
200006ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006d2:	f04f 0123 	mov.w	r1, #35	; 0x23
200006d6:	f245 3274 	movw	r2, #21364	; 0x5374
200006da:	f2c2 0200 	movt	r2, #8192	; 0x2000
200006de:	f245 3358 	movw	r3, #21336	; 0x5358
200006e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e6:	f001 fa6b 	bl	20001bc0 <__assert_func>

	// Write to offset 0
	volatile uint32_t * addr_ptr = (uint32_t *) APB_BASE_ADDR;
200006ea:	f240 0300 	movw	r3, #0
200006ee:	f2c4 0305 	movt	r3, #16389	; 0x4005
200006f2:	60fb      	str	r3, [r7, #12]
	*addr_ptr = (duty << 8);
200006f4:	687b      	ldr	r3, [r7, #4]
200006f6:	ea4f 2203 	mov.w	r2, r3, lsl #8
200006fa:	68fb      	ldr	r3, [r7, #12]
200006fc:	601a      	str	r2, [r3, #0]
}
200006fe:	f107 0710 	add.w	r7, r7, #16
20000702:	46bd      	mov	sp, r7
20000704:	bd80      	pop	{r7, pc}
20000706:	bf00      	nop

20000708 <setHBridgeInputs>:
	volatile uint32_t * addr_ptr = (uint32_t *) APB_BASE_ADDR;
	return *addr_ptr;
}

// Set the H-Bridge bits
void setHBridgeInputs(uint32_t H_in) {
20000708:	b480      	push	{r7}
2000070a:	b085      	sub	sp, #20
2000070c:	af00      	add	r7, sp, #0
2000070e:	6078      	str	r0, [r7, #4]
	// These are invalid values and will harm the H-bridge
	assert(!((H_in & H_BRIDGE_RIGHT_MASK) == 0x3));
	assert(!((H_in & H_BRIDGE_LEFT_MASK) == 0xC));

	// First read value to do error checking, offset 4
	volatile uint32_t * addr_ptr = (uint32_t *) APB_BASE_ADDR;
20000710:	f240 0300 	movw	r3, #0
20000714:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000718:	60fb      	str	r3, [r7, #12]
	addr_ptr += 1;
2000071a:	68fb      	ldr	r3, [r7, #12]
2000071c:	f103 0304 	add.w	r3, r3, #4
20000720:	60fb      	str	r3, [r7, #12]

	// Write to offset 4
	// Write 0 first for safety with h-bridge
	*addr_ptr = 0;
20000722:	68fb      	ldr	r3, [r7, #12]
20000724:	f04f 0200 	mov.w	r2, #0
20000728:	601a      	str	r2, [r3, #0]
	*addr_ptr = H_in;
2000072a:	68fb      	ldr	r3, [r7, #12]
2000072c:	687a      	ldr	r2, [r7, #4]
2000072e:	601a      	str	r2, [r3, #0]
}
20000730:	f107 0714 	add.w	r7, r7, #20
20000734:	46bd      	mov	sp, r7
20000736:	bc80      	pop	{r7}
20000738:	4770      	bx	lr
2000073a:	bf00      	nop

2000073c <getHBridgeInputs>:


// Get the duty cycle
uint32_t getHBridgeInputs(void) {
2000073c:	b480      	push	{r7}
2000073e:	b083      	sub	sp, #12
20000740:	af00      	add	r7, sp, #0

	// Read from offset 4
	volatile uint32_t * addr_ptr = (uint32_t *) APB_BASE_ADDR;
20000742:	f240 0300 	movw	r3, #0
20000746:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000074a:	607b      	str	r3, [r7, #4]
	++addr_ptr;
2000074c:	687b      	ldr	r3, [r7, #4]
2000074e:	f103 0304 	add.w	r3, r3, #4
20000752:	607b      	str	r3, [r7, #4]
	return *addr_ptr;
20000754:	687b      	ldr	r3, [r7, #4]
20000756:	681b      	ldr	r3, [r3, #0]
}
20000758:	4618      	mov	r0, r3
2000075a:	f107 070c 	add.w	r7, r7, #12
2000075e:	46bd      	mov	sp, r7
20000760:	bc80      	pop	{r7}
20000762:	4770      	bx	lr
20000764:	0000      	lsls	r0, r0, #0
	...

20000768 <calc_duty>:


//Calculates the duty cycle
uint32_t calc_duty(uint8_t input){
20000768:	b580      	push	{r7, lr}
2000076a:	b082      	sub	sp, #8
2000076c:	af00      	add	r7, sp, #0
2000076e:	4603      	mov	r3, r0
20000770:	71fb      	strb	r3, [r7, #7]
	if(input < 128){
20000772:	79fb      	ldrb	r3, [r7, #7]
20000774:	b25b      	sxtb	r3, r3
20000776:	2b00      	cmp	r3, #0
20000778:	db1c      	blt.n	200007b4 <calc_duty+0x4c>
		return (uint32_t)ceil((double)((128 - input) / 1.27));
2000077a:	79fb      	ldrb	r3, [r7, #7]
2000077c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
20000780:	4618      	mov	r0, r3
20000782:	f000 ff85 	bl	20001690 <__aeabi_i2d>
20000786:	4602      	mov	r2, r0
20000788:	460b      	mov	r3, r1
2000078a:	4610      	mov	r0, r2
2000078c:	4619      	mov	r1, r3
2000078e:	a31e      	add	r3, pc, #120	; (adr r3, 20000808 <calc_duty+0xa0>)
20000790:	e9d3 2300 	ldrd	r2, r3, [r3]
20000794:	f001 f90c 	bl	200019b0 <__aeabi_ddiv>
20000798:	4602      	mov	r2, r0
2000079a:	460b      	mov	r3, r1
2000079c:	4610      	mov	r0, r2
2000079e:	4619      	mov	r1, r3
200007a0:	f004 fc66 	bl	20005070 <ceil>
200007a4:	4602      	mov	r2, r0
200007a6:	460b      	mov	r3, r1
200007a8:	4610      	mov	r0, r2
200007aa:	4619      	mov	r1, r3
200007ac:	f001 f9e8 	bl	20001b80 <__aeabi_d2uiz>
200007b0:	4603      	mov	r3, r0
200007b2:	e021      	b.n	200007f8 <calc_duty+0x90>
	}

	else if(input > 128){
200007b4:	79fb      	ldrb	r3, [r7, #7]
200007b6:	2b80      	cmp	r3, #128	; 0x80
200007b8:	d91c      	bls.n	200007f4 <calc_duty+0x8c>
		return (uint32_t)ceil((double)((input - 128) / 1.27));
200007ba:	79fb      	ldrb	r3, [r7, #7]
200007bc:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
200007c0:	4618      	mov	r0, r3
200007c2:	f000 ff65 	bl	20001690 <__aeabi_i2d>
200007c6:	4602      	mov	r2, r0
200007c8:	460b      	mov	r3, r1
200007ca:	4610      	mov	r0, r2
200007cc:	4619      	mov	r1, r3
200007ce:	a30e      	add	r3, pc, #56	; (adr r3, 20000808 <calc_duty+0xa0>)
200007d0:	e9d3 2300 	ldrd	r2, r3, [r3]
200007d4:	f001 f8ec 	bl	200019b0 <__aeabi_ddiv>
200007d8:	4602      	mov	r2, r0
200007da:	460b      	mov	r3, r1
200007dc:	4610      	mov	r0, r2
200007de:	4619      	mov	r1, r3
200007e0:	f004 fc46 	bl	20005070 <ceil>
200007e4:	4602      	mov	r2, r0
200007e6:	460b      	mov	r3, r1
200007e8:	4610      	mov	r0, r2
200007ea:	4619      	mov	r1, r3
200007ec:	f001 f9c8 	bl	20001b80 <__aeabi_d2uiz>
200007f0:	4603      	mov	r3, r0
200007f2:	e001      	b.n	200007f8 <calc_duty+0x90>
	}

	else{
		return 0;
200007f4:	f04f 0300 	mov.w	r3, #0
	}
}
200007f8:	4618      	mov	r0, r3
200007fa:	f107 0708 	add.w	r7, r7, #8
200007fe:	46bd      	mov	sp, r7
20000800:	bd80      	pop	{r7, pc}
20000802:	bf00      	nop
20000804:	f3af 8000 	nop.w
20000808:	851eb852 	.word	0x851eb852
2000080c:	3ff451eb 	.word	0x3ff451eb

20000810 <calc_HBridgeRight>:


//Calculates the H Bridge Inputs for the right side of the car
uint32_t calc_HBridgeRight(uint8_t input){
20000810:	b580      	push	{r7, lr}
20000812:	b084      	sub	sp, #16
20000814:	af00      	add	r7, sp, #0
20000816:	4603      	mov	r3, r0
20000818:	71fb      	strb	r3, [r7, #7]

	uint32_t current_H = H_BRIDGE_RIGHT_MASK & getHBridgeInputs();
2000081a:	f7ff ff8f 	bl	2000073c <getHBridgeInputs>
2000081e:	4603      	mov	r3, r0
20000820:	f003 030c 	and.w	r3, r3, #12
20000824:	60fb      	str	r3, [r7, #12]

	if(input > 128){
20000826:	79fb      	ldrb	r3, [r7, #7]
20000828:	2b80      	cmp	r3, #128	; 0x80
2000082a:	d903      	bls.n	20000834 <calc_HBridgeRight+0x24>
		return current_H + 0x1;
2000082c:	68fb      	ldr	r3, [r7, #12]
2000082e:	f103 0301 	add.w	r3, r3, #1
20000832:	e008      	b.n	20000846 <calc_HBridgeRight+0x36>
	}

	else if(input < 128){
20000834:	79fb      	ldrb	r3, [r7, #7]
20000836:	b25b      	sxtb	r3, r3
20000838:	2b00      	cmp	r3, #0
2000083a:	db03      	blt.n	20000844 <calc_HBridgeRight+0x34>
		return current_H + 0x2;
2000083c:	68fb      	ldr	r3, [r7, #12]
2000083e:	f103 0302 	add.w	r3, r3, #2
20000842:	e000      	b.n	20000846 <calc_HBridgeRight+0x36>
	}

	else{
		return current_H;
20000844:	68fb      	ldr	r3, [r7, #12]
	}
}
20000846:	4618      	mov	r0, r3
20000848:	f107 0710 	add.w	r7, r7, #16
2000084c:	46bd      	mov	sp, r7
2000084e:	bd80      	pop	{r7, pc}

20000850 <calc_HBridgeLeft>:


//Calculates the H Bridge Inputs for the left side of the car
uint32_t calc_HBridgeLeft(uint8_t input){
20000850:	b580      	push	{r7, lr}
20000852:	b084      	sub	sp, #16
20000854:	af00      	add	r7, sp, #0
20000856:	4603      	mov	r3, r0
20000858:	71fb      	strb	r3, [r7, #7]

	uint32_t current_H = H_BRIDGE_LEFT_MASK & getHBridgeInputs();
2000085a:	f7ff ff6f 	bl	2000073c <getHBridgeInputs>
2000085e:	4603      	mov	r3, r0
20000860:	f003 0303 	and.w	r3, r3, #3
20000864:	60fb      	str	r3, [r7, #12]

	if(input > 128){
20000866:	79fb      	ldrb	r3, [r7, #7]
20000868:	2b80      	cmp	r3, #128	; 0x80
2000086a:	d903      	bls.n	20000874 <calc_HBridgeLeft+0x24>
		return current_H + 0x8;
2000086c:	68fb      	ldr	r3, [r7, #12]
2000086e:	f103 0308 	add.w	r3, r3, #8
20000872:	e008      	b.n	20000886 <calc_HBridgeLeft+0x36>
	}

	else if(input < 128){
20000874:	79fb      	ldrb	r3, [r7, #7]
20000876:	b25b      	sxtb	r3, r3
20000878:	2b00      	cmp	r3, #0
2000087a:	db03      	blt.n	20000884 <calc_HBridgeLeft+0x34>
		return current_H + 0x4;
2000087c:	68fb      	ldr	r3, [r7, #12]
2000087e:	f103 0304 	add.w	r3, r3, #4
20000882:	e000      	b.n	20000886 <calc_HBridgeLeft+0x36>
	}

	else{
		return current_H;
20000884:	68fb      	ldr	r3, [r7, #12]
	}
}
20000886:	4618      	mov	r0, r3
20000888:	f107 0710 	add.w	r7, r7, #16
2000088c:	46bd      	mov	sp, r7
2000088e:	bd80      	pop	{r7, pc}

20000890 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20000890:	b480      	push	{r7}
20000892:	b083      	sub	sp, #12
20000894:	af00      	add	r7, sp, #0
20000896:	6078      	str	r0, [r7, #4]
    return -1;
20000898:	f04f 33ff 	mov.w	r3, #4294967295
}
2000089c:	4618      	mov	r0, r3
2000089e:	f107 070c 	add.w	r7, r7, #12
200008a2:	46bd      	mov	sp, r7
200008a4:	bc80      	pop	{r7}
200008a6:	4770      	bx	lr

200008a8 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200008a8:	b480      	push	{r7}
200008aa:	b083      	sub	sp, #12
200008ac:	af00      	add	r7, sp, #0
200008ae:	6078      	str	r0, [r7, #4]
200008b0:	e7fe      	b.n	200008b0 <_exit+0x8>
200008b2:	bf00      	nop

200008b4 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
200008b4:	b480      	push	{r7}
200008b6:	b083      	sub	sp, #12
200008b8:	af00      	add	r7, sp, #0
200008ba:	6078      	str	r0, [r7, #4]
200008bc:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
200008be:	683b      	ldr	r3, [r7, #0]
200008c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
200008c4:	605a      	str	r2, [r3, #4]
    return 0;
200008c6:	f04f 0300 	mov.w	r3, #0
}
200008ca:	4618      	mov	r0, r3
200008cc:	f107 070c 	add.w	r7, r7, #12
200008d0:	46bd      	mov	sp, r7
200008d2:	bc80      	pop	{r7}
200008d4:	4770      	bx	lr
200008d6:	bf00      	nop

200008d8 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
200008d8:	b480      	push	{r7}
200008da:	af00      	add	r7, sp, #0
    return 1;
200008dc:	f04f 0301 	mov.w	r3, #1
}
200008e0:	4618      	mov	r0, r3
200008e2:	46bd      	mov	sp, r7
200008e4:	bc80      	pop	{r7}
200008e6:	4770      	bx	lr

200008e8 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
200008e8:	b480      	push	{r7}
200008ea:	b083      	sub	sp, #12
200008ec:	af00      	add	r7, sp, #0
200008ee:	6078      	str	r0, [r7, #4]
    return 1;
200008f0:	f04f 0301 	mov.w	r3, #1
}
200008f4:	4618      	mov	r0, r3
200008f6:	f107 070c 	add.w	r7, r7, #12
200008fa:	46bd      	mov	sp, r7
200008fc:	bc80      	pop	{r7}
200008fe:	4770      	bx	lr

20000900 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
20000900:	b580      	push	{r7, lr}
20000902:	b082      	sub	sp, #8
20000904:	af00      	add	r7, sp, #0
20000906:	6078      	str	r0, [r7, #4]
20000908:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
2000090a:	f001 f983 	bl	20001c14 <__errno>
2000090e:	4603      	mov	r3, r0
20000910:	f04f 0216 	mov.w	r2, #22
20000914:	601a      	str	r2, [r3, #0]
    return -1;
20000916:	f04f 33ff 	mov.w	r3, #4294967295
}
2000091a:	4618      	mov	r0, r3
2000091c:	f107 0708 	add.w	r7, r7, #8
20000920:	46bd      	mov	sp, r7
20000922:	bd80      	pop	{r7, pc}

20000924 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20000924:	b480      	push	{r7}
20000926:	b085      	sub	sp, #20
20000928:	af00      	add	r7, sp, #0
2000092a:	60f8      	str	r0, [r7, #12]
2000092c:	60b9      	str	r1, [r7, #8]
2000092e:	607a      	str	r2, [r7, #4]
    return 0;
20000930:	f04f 0300 	mov.w	r3, #0
}
20000934:	4618      	mov	r0, r3
20000936:	f107 0714 	add.w	r7, r7, #20
2000093a:	46bd      	mov	sp, r7
2000093c:	bc80      	pop	{r7}
2000093e:	4770      	bx	lr

20000940 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20000940:	b480      	push	{r7}
20000942:	b085      	sub	sp, #20
20000944:	af00      	add	r7, sp, #0
20000946:	60f8      	str	r0, [r7, #12]
20000948:	60b9      	str	r1, [r7, #8]
2000094a:	607a      	str	r2, [r7, #4]
    return 0;
2000094c:	f04f 0300 	mov.w	r3, #0
}
20000950:	4618      	mov	r0, r3
20000952:	f107 0714 	add.w	r7, r7, #20
20000956:	46bd      	mov	sp, r7
20000958:	bc80      	pop	{r7}
2000095a:	4770      	bx	lr

2000095c <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
2000095c:	b580      	push	{r7, lr}
2000095e:	b084      	sub	sp, #16
20000960:	af00      	add	r7, sp, #0
20000962:	60f8      	str	r0, [r7, #12]
20000964:	60b9      	str	r1, [r7, #8]
20000966:	607a      	str	r2, [r7, #4]
20000968:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000096a:	f645 2308 	movw	r3, #23048	; 0x5a08
2000096e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000972:	681b      	ldr	r3, [r3, #0]
20000974:	2b00      	cmp	r3, #0
20000976:	d110      	bne.n	2000099a <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20000978:	f645 2070 	movw	r0, #23152	; 0x5a70
2000097c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000980:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20000984:	f04f 0203 	mov.w	r2, #3
20000988:	f000 f89a 	bl	20000ac0 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
2000098c:	f645 2308 	movw	r3, #23048	; 0x5a08
20000990:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000994:	f04f 0201 	mov.w	r2, #1
20000998:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
2000099a:	683b      	ldr	r3, [r7, #0]
2000099c:	f645 2070 	movw	r0, #23152	; 0x5a70
200009a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009a4:	6879      	ldr	r1, [r7, #4]
200009a6:	461a      	mov	r2, r3
200009a8:	f000 f98c 	bl	20000cc4 <MSS_UART_polled_tx>
    
    return len;
200009ac:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200009ae:	4618      	mov	r0, r3
200009b0:	f107 0710 	add.w	r7, r7, #16
200009b4:	46bd      	mov	sp, r7
200009b6:	bd80      	pop	{r7, pc}

200009b8 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200009b8:	b580      	push	{r7, lr}
200009ba:	b084      	sub	sp, #16
200009bc:	af00      	add	r7, sp, #0
200009be:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200009c0:	f645 230c 	movw	r3, #23052	; 0x5a0c
200009c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009c8:	681b      	ldr	r3, [r3, #0]
200009ca:	2b00      	cmp	r3, #0
200009cc:	d108      	bne.n	200009e0 <_sbrk+0x28>
    {
      heap_end = &_end;
200009ce:	f645 230c 	movw	r3, #23052	; 0x5a0c
200009d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009d6:	f645 22a0 	movw	r2, #23200	; 0x5aa0
200009da:	f2c2 0200 	movt	r2, #8192	; 0x2000
200009de:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
200009e0:	f645 230c 	movw	r3, #23052	; 0x5a0c
200009e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009e8:	681b      	ldr	r3, [r3, #0]
200009ea:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200009ec:	f3ef 8308 	mrs	r3, MSP
200009f0:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
200009f2:	f645 230c 	movw	r3, #23052	; 0x5a0c
200009f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009fa:	681a      	ldr	r2, [r3, #0]
200009fc:	687b      	ldr	r3, [r7, #4]
200009fe:	441a      	add	r2, r3
20000a00:	68fb      	ldr	r3, [r7, #12]
20000a02:	429a      	cmp	r2, r3
20000a04:	d90f      	bls.n	20000a26 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20000a06:	f04f 0000 	mov.w	r0, #0
20000a0a:	f04f 0101 	mov.w	r1, #1
20000a0e:	f245 3294 	movw	r2, #21396	; 0x5394
20000a12:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000a16:	f04f 0319 	mov.w	r3, #25
20000a1a:	f7ff ff9f 	bl	2000095c <_write_r>
      _exit (1);
20000a1e:	f04f 0001 	mov.w	r0, #1
20000a22:	f7ff ff41 	bl	200008a8 <_exit>
    }
  
    heap_end += incr;
20000a26:	f645 230c 	movw	r3, #23052	; 0x5a0c
20000a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a2e:	681a      	ldr	r2, [r3, #0]
20000a30:	687b      	ldr	r3, [r7, #4]
20000a32:	441a      	add	r2, r3
20000a34:	f645 230c 	movw	r3, #23052	; 0x5a0c
20000a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a3c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20000a3e:	68bb      	ldr	r3, [r7, #8]
}
20000a40:	4618      	mov	r0, r3
20000a42:	f107 0710 	add.w	r7, r7, #16
20000a46:	46bd      	mov	sp, r7
20000a48:	bd80      	pop	{r7, pc}
20000a4a:	bf00      	nop

20000a4c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000a4c:	b480      	push	{r7}
20000a4e:	b083      	sub	sp, #12
20000a50:	af00      	add	r7, sp, #0
20000a52:	4603      	mov	r3, r0
20000a54:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000a56:	f24e 1300 	movw	r3, #57600	; 0xe100
20000a5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000a5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000a62:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000a66:	88f9      	ldrh	r1, [r7, #6]
20000a68:	f001 011f 	and.w	r1, r1, #31
20000a6c:	f04f 0001 	mov.w	r0, #1
20000a70:	fa00 f101 	lsl.w	r1, r0, r1
20000a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000a78:	f107 070c 	add.w	r7, r7, #12
20000a7c:	46bd      	mov	sp, r7
20000a7e:	bc80      	pop	{r7}
20000a80:	4770      	bx	lr
20000a82:	bf00      	nop

20000a84 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000a84:	b480      	push	{r7}
20000a86:	b083      	sub	sp, #12
20000a88:	af00      	add	r7, sp, #0
20000a8a:	4603      	mov	r3, r0
20000a8c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000a8e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000a92:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000a96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000a9a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000a9e:	88f9      	ldrh	r1, [r7, #6]
20000aa0:	f001 011f 	and.w	r1, r1, #31
20000aa4:	f04f 0001 	mov.w	r0, #1
20000aa8:	fa00 f101 	lsl.w	r1, r0, r1
20000aac:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000ab0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000ab4:	f107 070c 	add.w	r7, r7, #12
20000ab8:	46bd      	mov	sp, r7
20000aba:	bc80      	pop	{r7}
20000abc:	4770      	bx	lr
20000abe:	bf00      	nop

20000ac0 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000ac0:	b580      	push	{r7, lr}
20000ac2:	b088      	sub	sp, #32
20000ac4:	af00      	add	r7, sp, #0
20000ac6:	60f8      	str	r0, [r7, #12]
20000ac8:	60b9      	str	r1, [r7, #8]
20000aca:	4613      	mov	r3, r2
20000acc:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20000ace:	f04f 0301 	mov.w	r3, #1
20000ad2:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20000ad4:	f04f 0300 	mov.w	r3, #0
20000ad8:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000ada:	68fa      	ldr	r2, [r7, #12]
20000adc:	f645 2370 	movw	r3, #23152	; 0x5a70
20000ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae4:	429a      	cmp	r2, r3
20000ae6:	d007      	beq.n	20000af8 <MSS_UART_init+0x38>
20000ae8:	68fa      	ldr	r2, [r7, #12]
20000aea:	f645 2348 	movw	r3, #23112	; 0x5a48
20000aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000af2:	429a      	cmp	r2, r3
20000af4:	d000      	beq.n	20000af8 <MSS_UART_init+0x38>
20000af6:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000af8:	68bb      	ldr	r3, [r7, #8]
20000afa:	2b00      	cmp	r3, #0
20000afc:	d100      	bne.n	20000b00 <MSS_UART_init+0x40>
20000afe:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000b00:	f000 fb58 	bl	200011b4 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000b04:	68fa      	ldr	r2, [r7, #12]
20000b06:	f645 2370 	movw	r3, #23152	; 0x5a70
20000b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b0e:	429a      	cmp	r2, r3
20000b10:	d12e      	bne.n	20000b70 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000b12:	68fb      	ldr	r3, [r7, #12]
20000b14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000b18:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20000b1a:	68fb      	ldr	r3, [r7, #12]
20000b1c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000b20:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000b22:	68fb      	ldr	r3, [r7, #12]
20000b24:	f04f 020a 	mov.w	r2, #10
20000b28:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20000b2a:	f245 43f0 	movw	r3, #21744	; 0x54f0
20000b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b32:	681b      	ldr	r3, [r3, #0]
20000b34:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000b36:	f242 0300 	movw	r3, #8192	; 0x2000
20000b3a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000b3e:	f242 0200 	movw	r2, #8192	; 0x2000
20000b42:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000b46:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000b48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000b4c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000b4e:	f04f 000a 	mov.w	r0, #10
20000b52:	f7ff ff97 	bl	20000a84 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000b56:	f242 0300 	movw	r3, #8192	; 0x2000
20000b5a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000b5e:	f242 0200 	movw	r2, #8192	; 0x2000
20000b62:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000b66:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000b68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000b6c:	631a      	str	r2, [r3, #48]	; 0x30
20000b6e:	e031      	b.n	20000bd4 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000b70:	68fa      	ldr	r2, [r7, #12]
20000b72:	f240 0300 	movw	r3, #0
20000b76:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000b7a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000b7c:	68fa      	ldr	r2, [r7, #12]
20000b7e:	f240 0300 	movw	r3, #0
20000b82:	f2c4 2320 	movt	r3, #16928	; 0x4220
20000b86:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20000b88:	68fb      	ldr	r3, [r7, #12]
20000b8a:	f04f 020b 	mov.w	r2, #11
20000b8e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20000b90:	f245 43f4 	movw	r3, #21748	; 0x54f4
20000b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b98:	681b      	ldr	r3, [r3, #0]
20000b9a:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000b9c:	f242 0300 	movw	r3, #8192	; 0x2000
20000ba0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000ba4:	f242 0200 	movw	r2, #8192	; 0x2000
20000ba8:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000bac:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000bae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20000bb2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20000bb4:	f04f 000b 	mov.w	r0, #11
20000bb8:	f7ff ff64 	bl	20000a84 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000bbc:	f242 0300 	movw	r3, #8192	; 0x2000
20000bc0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000bc4:	f242 0200 	movw	r2, #8192	; 0x2000
20000bc8:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000bcc:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000bce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000bd2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000bd4:	68fb      	ldr	r3, [r7, #12]
20000bd6:	681b      	ldr	r3, [r3, #0]
20000bd8:	f04f 0200 	mov.w	r2, #0
20000bdc:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000bde:	68bb      	ldr	r3, [r7, #8]
20000be0:	2b00      	cmp	r3, #0
20000be2:	d021      	beq.n	20000c28 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000be4:	69ba      	ldr	r2, [r7, #24]
20000be6:	68bb      	ldr	r3, [r7, #8]
20000be8:	fbb2 f3f3 	udiv	r3, r2, r3
20000bec:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20000bee:	69fb      	ldr	r3, [r7, #28]
20000bf0:	f003 0308 	and.w	r3, r3, #8
20000bf4:	2b00      	cmp	r3, #0
20000bf6:	d006      	beq.n	20000c06 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000bf8:	69fb      	ldr	r3, [r7, #28]
20000bfa:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000bfe:	f103 0301 	add.w	r3, r3, #1
20000c02:	61fb      	str	r3, [r7, #28]
20000c04:	e003      	b.n	20000c0e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20000c06:	69fb      	ldr	r3, [r7, #28]
20000c08:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000c0c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000c0e:	69fa      	ldr	r2, [r7, #28]
20000c10:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000c14:	429a      	cmp	r2, r3
20000c16:	d900      	bls.n	20000c1a <MSS_UART_init+0x15a>
20000c18:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20000c1a:	69fa      	ldr	r2, [r7, #28]
20000c1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000c20:	429a      	cmp	r2, r3
20000c22:	d801      	bhi.n	20000c28 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000c24:	69fb      	ldr	r3, [r7, #28]
20000c26:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000c28:	68fb      	ldr	r3, [r7, #12]
20000c2a:	685b      	ldr	r3, [r3, #4]
20000c2c:	f04f 0201 	mov.w	r2, #1
20000c30:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000c34:	68fb      	ldr	r3, [r7, #12]
20000c36:	681b      	ldr	r3, [r3, #0]
20000c38:	8afa      	ldrh	r2, [r7, #22]
20000c3a:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000c3e:	b292      	uxth	r2, r2
20000c40:	b2d2      	uxtb	r2, r2
20000c42:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000c44:	68fb      	ldr	r3, [r7, #12]
20000c46:	681b      	ldr	r3, [r3, #0]
20000c48:	8afa      	ldrh	r2, [r7, #22]
20000c4a:	b2d2      	uxtb	r2, r2
20000c4c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000c4e:	68fb      	ldr	r3, [r7, #12]
20000c50:	685b      	ldr	r3, [r3, #4]
20000c52:	f04f 0200 	mov.w	r2, #0
20000c56:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000c5a:	68fb      	ldr	r3, [r7, #12]
20000c5c:	681b      	ldr	r3, [r3, #0]
20000c5e:	79fa      	ldrb	r2, [r7, #7]
20000c60:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000c62:	68fb      	ldr	r3, [r7, #12]
20000c64:	681b      	ldr	r3, [r3, #0]
20000c66:	f04f 020e 	mov.w	r2, #14
20000c6a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000c6c:	68fb      	ldr	r3, [r7, #12]
20000c6e:	685b      	ldr	r3, [r3, #4]
20000c70:	f04f 0200 	mov.w	r2, #0
20000c74:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000c78:	68fb      	ldr	r3, [r7, #12]
20000c7a:	f04f 0200 	mov.w	r2, #0
20000c7e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000c80:	68fb      	ldr	r3, [r7, #12]
20000c82:	f04f 0200 	mov.w	r2, #0
20000c86:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20000c88:	68fb      	ldr	r3, [r7, #12]
20000c8a:	f04f 0200 	mov.w	r2, #0
20000c8e:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000c90:	68fb      	ldr	r3, [r7, #12]
20000c92:	f04f 0200 	mov.w	r2, #0
20000c96:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20000c98:	68fa      	ldr	r2, [r7, #12]
20000c9a:	f640 73a1 	movw	r3, #4001	; 0xfa1
20000c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ca2:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000ca4:	68fb      	ldr	r3, [r7, #12]
20000ca6:	f04f 0200 	mov.w	r2, #0
20000caa:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000cac:	68fb      	ldr	r3, [r7, #12]
20000cae:	f04f 0200 	mov.w	r2, #0
20000cb2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000cb4:	68fb      	ldr	r3, [r7, #12]
20000cb6:	f04f 0200 	mov.w	r2, #0
20000cba:	729a      	strb	r2, [r3, #10]
}
20000cbc:	f107 0720 	add.w	r7, r7, #32
20000cc0:	46bd      	mov	sp, r7
20000cc2:	bd80      	pop	{r7, pc}

20000cc4 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000cc4:	b480      	push	{r7}
20000cc6:	b089      	sub	sp, #36	; 0x24
20000cc8:	af00      	add	r7, sp, #0
20000cca:	60f8      	str	r0, [r7, #12]
20000ccc:	60b9      	str	r1, [r7, #8]
20000cce:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20000cd0:	f04f 0300 	mov.w	r3, #0
20000cd4:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000cd6:	68fa      	ldr	r2, [r7, #12]
20000cd8:	f645 2370 	movw	r3, #23152	; 0x5a70
20000cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce0:	429a      	cmp	r2, r3
20000ce2:	d007      	beq.n	20000cf4 <MSS_UART_polled_tx+0x30>
20000ce4:	68fa      	ldr	r2, [r7, #12]
20000ce6:	f645 2348 	movw	r3, #23112	; 0x5a48
20000cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cee:	429a      	cmp	r2, r3
20000cf0:	d000      	beq.n	20000cf4 <MSS_UART_polled_tx+0x30>
20000cf2:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000cf4:	68bb      	ldr	r3, [r7, #8]
20000cf6:	2b00      	cmp	r3, #0
20000cf8:	d100      	bne.n	20000cfc <MSS_UART_polled_tx+0x38>
20000cfa:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000cfc:	687b      	ldr	r3, [r7, #4]
20000cfe:	2b00      	cmp	r3, #0
20000d00:	d100      	bne.n	20000d04 <MSS_UART_polled_tx+0x40>
20000d02:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000d04:	68fa      	ldr	r2, [r7, #12]
20000d06:	f645 2370 	movw	r3, #23152	; 0x5a70
20000d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d0e:	429a      	cmp	r2, r3
20000d10:	d006      	beq.n	20000d20 <MSS_UART_polled_tx+0x5c>
20000d12:	68fa      	ldr	r2, [r7, #12]
20000d14:	f645 2348 	movw	r3, #23112	; 0x5a48
20000d18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d1c:	429a      	cmp	r2, r3
20000d1e:	d13d      	bne.n	20000d9c <MSS_UART_polled_tx+0xd8>
20000d20:	68bb      	ldr	r3, [r7, #8]
20000d22:	2b00      	cmp	r3, #0
20000d24:	d03a      	beq.n	20000d9c <MSS_UART_polled_tx+0xd8>
20000d26:	687b      	ldr	r3, [r7, #4]
20000d28:	2b00      	cmp	r3, #0
20000d2a:	d037      	beq.n	20000d9c <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000d2c:	68fb      	ldr	r3, [r7, #12]
20000d2e:	681b      	ldr	r3, [r3, #0]
20000d30:	7d1b      	ldrb	r3, [r3, #20]
20000d32:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000d34:	68fb      	ldr	r3, [r7, #12]
20000d36:	7a9a      	ldrb	r2, [r3, #10]
20000d38:	7efb      	ldrb	r3, [r7, #27]
20000d3a:	ea42 0303 	orr.w	r3, r2, r3
20000d3e:	b2da      	uxtb	r2, r3
20000d40:	68fb      	ldr	r3, [r7, #12]
20000d42:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000d44:	7efb      	ldrb	r3, [r7, #27]
20000d46:	f003 0320 	and.w	r3, r3, #32
20000d4a:	2b00      	cmp	r3, #0
20000d4c:	d023      	beq.n	20000d96 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000d4e:	f04f 0310 	mov.w	r3, #16
20000d52:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000d54:	687b      	ldr	r3, [r7, #4]
20000d56:	2b0f      	cmp	r3, #15
20000d58:	d801      	bhi.n	20000d5e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000d5a:	687b      	ldr	r3, [r7, #4]
20000d5c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000d5e:	f04f 0300 	mov.w	r3, #0
20000d62:	617b      	str	r3, [r7, #20]
20000d64:	e00e      	b.n	20000d84 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000d66:	68fb      	ldr	r3, [r7, #12]
20000d68:	681b      	ldr	r3, [r3, #0]
20000d6a:	68b9      	ldr	r1, [r7, #8]
20000d6c:	693a      	ldr	r2, [r7, #16]
20000d6e:	440a      	add	r2, r1
20000d70:	7812      	ldrb	r2, [r2, #0]
20000d72:	701a      	strb	r2, [r3, #0]
20000d74:	693b      	ldr	r3, [r7, #16]
20000d76:	f103 0301 	add.w	r3, r3, #1
20000d7a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000d7c:	697b      	ldr	r3, [r7, #20]
20000d7e:	f103 0301 	add.w	r3, r3, #1
20000d82:	617b      	str	r3, [r7, #20]
20000d84:	697a      	ldr	r2, [r7, #20]
20000d86:	69fb      	ldr	r3, [r7, #28]
20000d88:	429a      	cmp	r2, r3
20000d8a:	d3ec      	bcc.n	20000d66 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000d8c:	687a      	ldr	r2, [r7, #4]
20000d8e:	697b      	ldr	r3, [r7, #20]
20000d90:	ebc3 0302 	rsb	r3, r3, r2
20000d94:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000d96:	687b      	ldr	r3, [r7, #4]
20000d98:	2b00      	cmp	r3, #0
20000d9a:	d1c7      	bne.n	20000d2c <MSS_UART_polled_tx+0x68>
    }
}
20000d9c:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000da0:	46bd      	mov	sp, r7
20000da2:	bc80      	pop	{r7}
20000da4:	4770      	bx	lr
20000da6:	bf00      	nop

20000da8 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000da8:	b480      	push	{r7}
20000daa:	b087      	sub	sp, #28
20000dac:	af00      	add	r7, sp, #0
20000dae:	60f8      	str	r0, [r7, #12]
20000db0:	60b9      	str	r1, [r7, #8]
20000db2:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20000db4:	f04f 0300 	mov.w	r3, #0
20000db8:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20000dba:	f04f 0300 	mov.w	r3, #0
20000dbe:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000dc0:	68fa      	ldr	r2, [r7, #12]
20000dc2:	f645 2370 	movw	r3, #23152	; 0x5a70
20000dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dca:	429a      	cmp	r2, r3
20000dcc:	d007      	beq.n	20000dde <MSS_UART_get_rx+0x36>
20000dce:	68fa      	ldr	r2, [r7, #12]
20000dd0:	f645 2348 	movw	r3, #23112	; 0x5a48
20000dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dd8:	429a      	cmp	r2, r3
20000dda:	d000      	beq.n	20000dde <MSS_UART_get_rx+0x36>
20000ddc:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000dde:	68bb      	ldr	r3, [r7, #8]
20000de0:	2b00      	cmp	r3, #0
20000de2:	d100      	bne.n	20000de6 <MSS_UART_get_rx+0x3e>
20000de4:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000de6:	687b      	ldr	r3, [r7, #4]
20000de8:	2b00      	cmp	r3, #0
20000dea:	d100      	bne.n	20000dee <MSS_UART_get_rx+0x46>
20000dec:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000dee:	68fa      	ldr	r2, [r7, #12]
20000df0:	f645 2370 	movw	r3, #23152	; 0x5a70
20000df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000df8:	429a      	cmp	r2, r3
20000dfa:	d006      	beq.n	20000e0a <MSS_UART_get_rx+0x62>
20000dfc:	68fa      	ldr	r2, [r7, #12]
20000dfe:	f645 2348 	movw	r3, #23112	; 0x5a48
20000e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e06:	429a      	cmp	r2, r3
20000e08:	d134      	bne.n	20000e74 <MSS_UART_get_rx+0xcc>
20000e0a:	68bb      	ldr	r3, [r7, #8]
20000e0c:	2b00      	cmp	r3, #0
20000e0e:	d031      	beq.n	20000e74 <MSS_UART_get_rx+0xcc>
20000e10:	687b      	ldr	r3, [r7, #4]
20000e12:	2b00      	cmp	r3, #0
20000e14:	d02e      	beq.n	20000e74 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000e16:	68fb      	ldr	r3, [r7, #12]
20000e18:	681b      	ldr	r3, [r3, #0]
20000e1a:	7d1b      	ldrb	r3, [r3, #20]
20000e1c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20000e1e:	68fb      	ldr	r3, [r7, #12]
20000e20:	7a9a      	ldrb	r2, [r3, #10]
20000e22:	7dfb      	ldrb	r3, [r7, #23]
20000e24:	ea42 0303 	orr.w	r3, r2, r3
20000e28:	b2da      	uxtb	r2, r3
20000e2a:	68fb      	ldr	r3, [r7, #12]
20000e2c:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000e2e:	e017      	b.n	20000e60 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20000e30:	68ba      	ldr	r2, [r7, #8]
20000e32:	693b      	ldr	r3, [r7, #16]
20000e34:	4413      	add	r3, r2
20000e36:	68fa      	ldr	r2, [r7, #12]
20000e38:	6812      	ldr	r2, [r2, #0]
20000e3a:	7812      	ldrb	r2, [r2, #0]
20000e3c:	b2d2      	uxtb	r2, r2
20000e3e:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20000e40:	693b      	ldr	r3, [r7, #16]
20000e42:	f103 0301 	add.w	r3, r3, #1
20000e46:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20000e48:	68fb      	ldr	r3, [r7, #12]
20000e4a:	681b      	ldr	r3, [r3, #0]
20000e4c:	7d1b      	ldrb	r3, [r3, #20]
20000e4e:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20000e50:	68fb      	ldr	r3, [r7, #12]
20000e52:	7a9a      	ldrb	r2, [r3, #10]
20000e54:	7dfb      	ldrb	r3, [r7, #23]
20000e56:	ea42 0303 	orr.w	r3, r2, r3
20000e5a:	b2da      	uxtb	r2, r3
20000e5c:	68fb      	ldr	r3, [r7, #12]
20000e5e:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000e60:	7dfb      	ldrb	r3, [r7, #23]
20000e62:	f003 0301 	and.w	r3, r3, #1
20000e66:	b2db      	uxtb	r3, r3
20000e68:	2b00      	cmp	r3, #0
20000e6a:	d003      	beq.n	20000e74 <MSS_UART_get_rx+0xcc>
20000e6c:	693a      	ldr	r2, [r7, #16]
20000e6e:	687b      	ldr	r3, [r7, #4]
20000e70:	429a      	cmp	r2, r3
20000e72:	d3dd      	bcc.n	20000e30 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20000e74:	693b      	ldr	r3, [r7, #16]
}
20000e76:	4618      	mov	r0, r3
20000e78:	f107 071c 	add.w	r7, r7, #28
20000e7c:	46bd      	mov	sp, r7
20000e7e:	bc80      	pop	{r7}
20000e80:	4770      	bx	lr
20000e82:	bf00      	nop

20000e84 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000e84:	b580      	push	{r7, lr}
20000e86:	b084      	sub	sp, #16
20000e88:	af00      	add	r7, sp, #0
20000e8a:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000e8c:	687a      	ldr	r2, [r7, #4]
20000e8e:	f645 2370 	movw	r3, #23152	; 0x5a70
20000e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e96:	429a      	cmp	r2, r3
20000e98:	d007      	beq.n	20000eaa <MSS_UART_isr+0x26>
20000e9a:	687a      	ldr	r2, [r7, #4]
20000e9c:	f645 2348 	movw	r3, #23112	; 0x5a48
20000ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ea4:	429a      	cmp	r2, r3
20000ea6:	d000      	beq.n	20000eaa <MSS_UART_isr+0x26>
20000ea8:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20000eaa:	687a      	ldr	r2, [r7, #4]
20000eac:	f645 2370 	movw	r3, #23152	; 0x5a70
20000eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eb4:	429a      	cmp	r2, r3
20000eb6:	d006      	beq.n	20000ec6 <MSS_UART_isr+0x42>
20000eb8:	687a      	ldr	r2, [r7, #4]
20000eba:	f645 2348 	movw	r3, #23112	; 0x5a48
20000ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ec2:	429a      	cmp	r2, r3
20000ec4:	d167      	bne.n	20000f96 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000ec6:	687b      	ldr	r3, [r7, #4]
20000ec8:	681b      	ldr	r3, [r3, #0]
20000eca:	7a1b      	ldrb	r3, [r3, #8]
20000ecc:	b2db      	uxtb	r3, r3
20000ece:	f003 030f 	and.w	r3, r3, #15
20000ed2:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20000ed4:	7bfb      	ldrb	r3, [r7, #15]
20000ed6:	2b0c      	cmp	r3, #12
20000ed8:	d854      	bhi.n	20000f84 <MSS_UART_isr+0x100>
20000eda:	a201      	add	r2, pc, #4	; (adr r2, 20000ee0 <MSS_UART_isr+0x5c>)
20000edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000ee0:	20000f15 	.word	0x20000f15
20000ee4:	20000f85 	.word	0x20000f85
20000ee8:	20000f31 	.word	0x20000f31
20000eec:	20000f85 	.word	0x20000f85
20000ef0:	20000f4d 	.word	0x20000f4d
20000ef4:	20000f85 	.word	0x20000f85
20000ef8:	20000f69 	.word	0x20000f69
20000efc:	20000f85 	.word	0x20000f85
20000f00:	20000f85 	.word	0x20000f85
20000f04:	20000f85 	.word	0x20000f85
20000f08:	20000f85 	.word	0x20000f85
20000f0c:	20000f85 	.word	0x20000f85
20000f10:	20000f4d 	.word	0x20000f4d
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000f14:	687b      	ldr	r3, [r7, #4]
20000f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000f18:	2b00      	cmp	r3, #0
20000f1a:	d100      	bne.n	20000f1e <MSS_UART_isr+0x9a>
20000f1c:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20000f1e:	687b      	ldr	r3, [r7, #4]
20000f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000f22:	2b00      	cmp	r3, #0
20000f24:	d030      	beq.n	20000f88 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20000f26:	687b      	ldr	r3, [r7, #4]
20000f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000f2a:	6878      	ldr	r0, [r7, #4]
20000f2c:	4798      	blx	r3
                }
            }
            break;
20000f2e:	e032      	b.n	20000f96 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20000f30:	687b      	ldr	r3, [r7, #4]
20000f32:	6a1b      	ldr	r3, [r3, #32]
20000f34:	2b00      	cmp	r3, #0
20000f36:	d100      	bne.n	20000f3a <MSS_UART_isr+0xb6>
20000f38:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20000f3a:	687b      	ldr	r3, [r7, #4]
20000f3c:	6a1b      	ldr	r3, [r3, #32]
20000f3e:	2b00      	cmp	r3, #0
20000f40:	d024      	beq.n	20000f8c <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20000f42:	687b      	ldr	r3, [r7, #4]
20000f44:	6a1b      	ldr	r3, [r3, #32]
20000f46:	6878      	ldr	r0, [r7, #4]
20000f48:	4798      	blx	r3
                }
            }
            break;
20000f4a:	e024      	b.n	20000f96 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20000f4c:	687b      	ldr	r3, [r7, #4]
20000f4e:	69db      	ldr	r3, [r3, #28]
20000f50:	2b00      	cmp	r3, #0
20000f52:	d100      	bne.n	20000f56 <MSS_UART_isr+0xd2>
20000f54:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20000f56:	687b      	ldr	r3, [r7, #4]
20000f58:	69db      	ldr	r3, [r3, #28]
20000f5a:	2b00      	cmp	r3, #0
20000f5c:	d018      	beq.n	20000f90 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20000f5e:	687b      	ldr	r3, [r7, #4]
20000f60:	69db      	ldr	r3, [r3, #28]
20000f62:	6878      	ldr	r0, [r7, #4]
20000f64:	4798      	blx	r3
                }
            }
            break;
20000f66:	e016      	b.n	20000f96 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20000f68:	687b      	ldr	r3, [r7, #4]
20000f6a:	699b      	ldr	r3, [r3, #24]
20000f6c:	2b00      	cmp	r3, #0
20000f6e:	d100      	bne.n	20000f72 <MSS_UART_isr+0xee>
20000f70:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20000f72:	687b      	ldr	r3, [r7, #4]
20000f74:	699b      	ldr	r3, [r3, #24]
20000f76:	2b00      	cmp	r3, #0
20000f78:	d00c      	beq.n	20000f94 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20000f7a:	687b      	ldr	r3, [r7, #4]
20000f7c:	699b      	ldr	r3, [r3, #24]
20000f7e:	6878      	ldr	r0, [r7, #4]
20000f80:	4798      	blx	r3
                }
            }
            break;
20000f82:	e008      	b.n	20000f96 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20000f84:	be00      	bkpt	0x0000
20000f86:	e006      	b.n	20000f96 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20000f88:	bf00      	nop
20000f8a:	e004      	b.n	20000f96 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20000f8c:	bf00      	nop
20000f8e:	e002      	b.n	20000f96 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20000f90:	bf00      	nop
20000f92:	e000      	b.n	20000f96 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20000f94:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20000f96:	f107 0710 	add.w	r7, r7, #16
20000f9a:	46bd      	mov	sp, r7
20000f9c:	bd80      	pop	{r7, pc}
20000f9e:	bf00      	nop

20000fa0 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20000fa0:	b480      	push	{r7}
20000fa2:	b087      	sub	sp, #28
20000fa4:	af00      	add	r7, sp, #0
20000fa6:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000fa8:	687a      	ldr	r2, [r7, #4]
20000faa:	f645 2370 	movw	r3, #23152	; 0x5a70
20000fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fb2:	429a      	cmp	r2, r3
20000fb4:	d007      	beq.n	20000fc6 <default_tx_handler+0x26>
20000fb6:	687a      	ldr	r2, [r7, #4]
20000fb8:	f645 2348 	movw	r3, #23112	; 0x5a48
20000fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fc0:	429a      	cmp	r2, r3
20000fc2:	d000      	beq.n	20000fc6 <default_tx_handler+0x26>
20000fc4:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20000fc6:	687b      	ldr	r3, [r7, #4]
20000fc8:	68db      	ldr	r3, [r3, #12]
20000fca:	2b00      	cmp	r3, #0
20000fcc:	d100      	bne.n	20000fd0 <default_tx_handler+0x30>
20000fce:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20000fd0:	687b      	ldr	r3, [r7, #4]
20000fd2:	691b      	ldr	r3, [r3, #16]
20000fd4:	2b00      	cmp	r3, #0
20000fd6:	d100      	bne.n	20000fda <default_tx_handler+0x3a>
20000fd8:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000fda:	687a      	ldr	r2, [r7, #4]
20000fdc:	f645 2370 	movw	r3, #23152	; 0x5a70
20000fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fe4:	429a      	cmp	r2, r3
20000fe6:	d006      	beq.n	20000ff6 <default_tx_handler+0x56>
20000fe8:	687a      	ldr	r2, [r7, #4]
20000fea:	f645 2348 	movw	r3, #23112	; 0x5a48
20000fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff2:	429a      	cmp	r2, r3
20000ff4:	d152      	bne.n	2000109c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20000ff6:	687b      	ldr	r3, [r7, #4]
20000ff8:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000ffa:	2b00      	cmp	r3, #0
20000ffc:	d04e      	beq.n	2000109c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20000ffe:	687b      	ldr	r3, [r7, #4]
20001000:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001002:	2b00      	cmp	r3, #0
20001004:	d04a      	beq.n	2000109c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001006:	687b      	ldr	r3, [r7, #4]
20001008:	681b      	ldr	r3, [r3, #0]
2000100a:	7d1b      	ldrb	r3, [r3, #20]
2000100c:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
2000100e:	687b      	ldr	r3, [r7, #4]
20001010:	7a9a      	ldrb	r2, [r3, #10]
20001012:	7afb      	ldrb	r3, [r7, #11]
20001014:	ea42 0303 	orr.w	r3, r2, r3
20001018:	b2da      	uxtb	r2, r3
2000101a:	687b      	ldr	r3, [r7, #4]
2000101c:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
2000101e:	7afb      	ldrb	r3, [r7, #11]
20001020:	f003 0320 	and.w	r3, r3, #32
20001024:	2b00      	cmp	r3, #0
20001026:	d029      	beq.n	2000107c <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001028:	f04f 0310 	mov.w	r3, #16
2000102c:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000102e:	687b      	ldr	r3, [r7, #4]
20001030:	691a      	ldr	r2, [r3, #16]
20001032:	687b      	ldr	r3, [r7, #4]
20001034:	695b      	ldr	r3, [r3, #20]
20001036:	ebc3 0302 	rsb	r3, r3, r2
2000103a:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
2000103c:	697b      	ldr	r3, [r7, #20]
2000103e:	2b0f      	cmp	r3, #15
20001040:	d801      	bhi.n	20001046 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20001042:	697b      	ldr	r3, [r7, #20]
20001044:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001046:	f04f 0300 	mov.w	r3, #0
2000104a:	60fb      	str	r3, [r7, #12]
2000104c:	e012      	b.n	20001074 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000104e:	687b      	ldr	r3, [r7, #4]
20001050:	681b      	ldr	r3, [r3, #0]
20001052:	687a      	ldr	r2, [r7, #4]
20001054:	68d1      	ldr	r1, [r2, #12]
20001056:	687a      	ldr	r2, [r7, #4]
20001058:	6952      	ldr	r2, [r2, #20]
2000105a:	440a      	add	r2, r1
2000105c:	7812      	ldrb	r2, [r2, #0]
2000105e:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20001060:	687b      	ldr	r3, [r7, #4]
20001062:	695b      	ldr	r3, [r3, #20]
20001064:	f103 0201 	add.w	r2, r3, #1
20001068:	687b      	ldr	r3, [r7, #4]
2000106a:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000106c:	68fb      	ldr	r3, [r7, #12]
2000106e:	f103 0301 	add.w	r3, r3, #1
20001072:	60fb      	str	r3, [r7, #12]
20001074:	68fa      	ldr	r2, [r7, #12]
20001076:	693b      	ldr	r3, [r7, #16]
20001078:	429a      	cmp	r2, r3
2000107a:	d3e8      	bcc.n	2000104e <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
2000107c:	687b      	ldr	r3, [r7, #4]
2000107e:	695a      	ldr	r2, [r3, #20]
20001080:	687b      	ldr	r3, [r7, #4]
20001082:	691b      	ldr	r3, [r3, #16]
20001084:	429a      	cmp	r2, r3
20001086:	d109      	bne.n	2000109c <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001088:	687b      	ldr	r3, [r7, #4]
2000108a:	f04f 0200 	mov.w	r2, #0
2000108e:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001090:	687b      	ldr	r3, [r7, #4]
20001092:	685b      	ldr	r3, [r3, #4]
20001094:	f04f 0200 	mov.w	r2, #0
20001098:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
2000109c:	f107 071c 	add.w	r7, r7, #28
200010a0:	46bd      	mov	sp, r7
200010a2:	bc80      	pop	{r7}
200010a4:	4770      	bx	lr
200010a6:	bf00      	nop

200010a8 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
200010a8:	b580      	push	{r7, lr}
200010aa:	b084      	sub	sp, #16
200010ac:	af00      	add	r7, sp, #0
200010ae:	60f8      	str	r0, [r7, #12]
200010b0:	60b9      	str	r1, [r7, #8]
200010b2:	4613      	mov	r3, r2
200010b4:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200010b6:	68fa      	ldr	r2, [r7, #12]
200010b8:	f645 2370 	movw	r3, #23152	; 0x5a70
200010bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010c0:	429a      	cmp	r2, r3
200010c2:	d007      	beq.n	200010d4 <MSS_UART_set_rx_handler+0x2c>
200010c4:	68fa      	ldr	r2, [r7, #12]
200010c6:	f645 2348 	movw	r3, #23112	; 0x5a48
200010ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ce:	429a      	cmp	r2, r3
200010d0:	d000      	beq.n	200010d4 <MSS_UART_set_rx_handler+0x2c>
200010d2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200010d4:	68bb      	ldr	r3, [r7, #8]
200010d6:	2b00      	cmp	r3, #0
200010d8:	d100      	bne.n	200010dc <MSS_UART_set_rx_handler+0x34>
200010da:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
200010dc:	79fb      	ldrb	r3, [r7, #7]
200010de:	2bc0      	cmp	r3, #192	; 0xc0
200010e0:	d900      	bls.n	200010e4 <MSS_UART_set_rx_handler+0x3c>
200010e2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200010e4:	68fa      	ldr	r2, [r7, #12]
200010e6:	f645 2370 	movw	r3, #23152	; 0x5a70
200010ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ee:	429a      	cmp	r2, r3
200010f0:	d006      	beq.n	20001100 <MSS_UART_set_rx_handler+0x58>
200010f2:	68fa      	ldr	r2, [r7, #12]
200010f4:	f645 2348 	movw	r3, #23112	; 0x5a48
200010f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010fc:	429a      	cmp	r2, r3
200010fe:	d123      	bne.n	20001148 <MSS_UART_set_rx_handler+0xa0>
20001100:	68bb      	ldr	r3, [r7, #8]
20001102:	2b00      	cmp	r3, #0
20001104:	d020      	beq.n	20001148 <MSS_UART_set_rx_handler+0xa0>
20001106:	79fb      	ldrb	r3, [r7, #7]
20001108:	2bc0      	cmp	r3, #192	; 0xc0
2000110a:	d81d      	bhi.n	20001148 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
2000110c:	68fb      	ldr	r3, [r7, #12]
2000110e:	68ba      	ldr	r2, [r7, #8]
20001110:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20001112:	68fb      	ldr	r3, [r7, #12]
20001114:	681a      	ldr	r2, [r3, #0]
20001116:	79fb      	ldrb	r3, [r7, #7]
20001118:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
2000111c:	f043 030a 	orr.w	r3, r3, #10
20001120:	b2db      	uxtb	r3, r3
20001122:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001124:	68fb      	ldr	r3, [r7, #12]
20001126:	891b      	ldrh	r3, [r3, #8]
20001128:	b21b      	sxth	r3, r3
2000112a:	4618      	mov	r0, r3
2000112c:	f7ff fcaa 	bl	20000a84 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20001130:	68fb      	ldr	r3, [r7, #12]
20001132:	685b      	ldr	r3, [r3, #4]
20001134:	f04f 0201 	mov.w	r2, #1
20001138:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000113c:	68fb      	ldr	r3, [r7, #12]
2000113e:	891b      	ldrh	r3, [r3, #8]
20001140:	b21b      	sxth	r3, r3
20001142:	4618      	mov	r0, r3
20001144:	f7ff fc82 	bl	20000a4c <NVIC_EnableIRQ>
    }
}
20001148:	f107 0710 	add.w	r7, r7, #16
2000114c:	46bd      	mov	sp, r7
2000114e:	bd80      	pop	{r7, pc}

20001150 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001150:	4668      	mov	r0, sp
20001152:	f020 0107 	bic.w	r1, r0, #7
20001156:	468d      	mov	sp, r1
20001158:	b589      	push	{r0, r3, r7, lr}
2000115a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
2000115c:	f645 2070 	movw	r0, #23152	; 0x5a70
20001160:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001164:	f7ff fe8e 	bl	20000e84 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001168:	f04f 000a 	mov.w	r0, #10
2000116c:	f7ff fc8a 	bl	20000a84 <NVIC_ClearPendingIRQ>
}
20001170:	46bd      	mov	sp, r7
20001172:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001176:	4685      	mov	sp, r0
20001178:	4770      	bx	lr
2000117a:	bf00      	nop

2000117c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
2000117c:	4668      	mov	r0, sp
2000117e:	f020 0107 	bic.w	r1, r0, #7
20001182:	468d      	mov	sp, r1
20001184:	b589      	push	{r0, r3, r7, lr}
20001186:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001188:	f645 2048 	movw	r0, #23112	; 0x5a48
2000118c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001190:	f7ff fe78 	bl	20000e84 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001194:	f04f 000b 	mov.w	r0, #11
20001198:	f7ff fc74 	bl	20000a84 <NVIC_ClearPendingIRQ>
}
2000119c:	46bd      	mov	sp, r7
2000119e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200011a2:	4685      	mov	sp, r0
200011a4:	4770      	bx	lr
200011a6:	bf00      	nop

200011a8 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200011a8:	b480      	push	{r7}
200011aa:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200011ac:	46bd      	mov	sp, r7
200011ae:	bc80      	pop	{r7}
200011b0:	4770      	bx	lr
200011b2:	bf00      	nop

200011b4 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200011b4:	b580      	push	{r7, lr}
200011b6:	b08a      	sub	sp, #40	; 0x28
200011b8:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200011ba:	f245 33b0 	movw	r3, #21424	; 0x53b0
200011be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c2:	46bc      	mov	ip, r7
200011c4:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200011c6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200011ca:	f242 0300 	movw	r3, #8192	; 0x2000
200011ce:	f2ce 0304 	movt	r3, #57348	; 0xe004
200011d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200011d4:	ea4f 0393 	mov.w	r3, r3, lsr #2
200011d8:	f003 0303 	and.w	r3, r3, #3
200011dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
200011e0:	f107 0228 	add.w	r2, r7, #40	; 0x28
200011e4:	4413      	add	r3, r2
200011e6:	f853 3c28 	ldr.w	r3, [r3, #-40]
200011ea:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200011ec:	f242 0300 	movw	r3, #8192	; 0x2000
200011f0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200011f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200011f6:	ea4f 1313 	mov.w	r3, r3, lsr #4
200011fa:	f003 0303 	and.w	r3, r3, #3
200011fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001202:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001206:	4413      	add	r3, r2
20001208:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000120c:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
2000120e:	f242 0300 	movw	r3, #8192	; 0x2000
20001212:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001216:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001218:	ea4f 1393 	mov.w	r3, r3, lsr #6
2000121c:	f003 0303 	and.w	r3, r3, #3
20001220:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001224:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001228:	4413      	add	r3, r2
2000122a:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000122e:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20001230:	f242 0300 	movw	r3, #8192	; 0x2000
20001234:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000123a:	ea4f 2313 	mov.w	r3, r3, lsr #8
2000123e:	f003 031f 	and.w	r3, r3, #31
20001242:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20001244:	f242 0300 	movw	r3, #8192	; 0x2000
20001248:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000124c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000124e:	ea4f 3353 	mov.w	r3, r3, lsr #13
20001252:	f003 0301 	and.w	r3, r3, #1
20001256:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20001258:	6a3b      	ldr	r3, [r7, #32]
2000125a:	f103 0301 	add.w	r3, r3, #1
2000125e:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20001260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001262:	2b00      	cmp	r3, #0
20001264:	d003      	beq.n	2000126e <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20001266:	69fb      	ldr	r3, [r7, #28]
20001268:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000126c:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
2000126e:	f000 f849 	bl	20001304 <GetSystemClock>
20001272:	4602      	mov	r2, r0
20001274:	f245 43ec 	movw	r3, #21740	; 0x54ec
20001278:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000127c:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
2000127e:	f245 43ec 	movw	r3, #21740	; 0x54ec
20001282:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001286:	681a      	ldr	r2, [r3, #0]
20001288:	693b      	ldr	r3, [r7, #16]
2000128a:	fbb2 f2f3 	udiv	r2, r2, r3
2000128e:	f245 43f0 	movw	r3, #21744	; 0x54f0
20001292:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001296:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001298:	f245 43ec 	movw	r3, #21740	; 0x54ec
2000129c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a0:	681a      	ldr	r2, [r3, #0]
200012a2:	697b      	ldr	r3, [r7, #20]
200012a4:	fbb2 f2f3 	udiv	r2, r2, r3
200012a8:	f245 43f4 	movw	r3, #21748	; 0x54f4
200012ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012b0:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200012b2:	f245 43ec 	movw	r3, #21740	; 0x54ec
200012b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ba:	681a      	ldr	r2, [r3, #0]
200012bc:	69bb      	ldr	r3, [r7, #24]
200012be:	fbb2 f2f3 	udiv	r2, r2, r3
200012c2:	f245 43f8 	movw	r3, #21752	; 0x54f8
200012c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ca:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200012cc:	f245 43ec 	movw	r3, #21740	; 0x54ec
200012d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012d4:	681a      	ldr	r2, [r3, #0]
200012d6:	69fb      	ldr	r3, [r7, #28]
200012d8:	fbb2 f2f3 	udiv	r2, r2, r3
200012dc:	f245 43fc 	movw	r3, #21756	; 0x54fc
200012e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012e4:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200012e6:	f245 43ec 	movw	r3, #21740	; 0x54ec
200012ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ee:	681a      	ldr	r2, [r3, #0]
200012f0:	f245 43e8 	movw	r3, #21736	; 0x54e8
200012f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012f8:	601a      	str	r2, [r3, #0]
}
200012fa:	f107 0728 	add.w	r7, r7, #40	; 0x28
200012fe:	46bd      	mov	sp, r7
20001300:	bd80      	pop	{r7, pc}
20001302:	bf00      	nop

20001304 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20001304:	b480      	push	{r7}
20001306:	b08b      	sub	sp, #44	; 0x2c
20001308:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
2000130a:	f04f 0300 	mov.w	r3, #0
2000130e:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20001310:	f640 031c 	movw	r3, #2076	; 0x81c
20001314:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001318:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
2000131a:	f240 2330 	movw	r3, #560	; 0x230
2000131e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001322:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20001324:	68fb      	ldr	r3, [r7, #12]
20001326:	681b      	ldr	r3, [r3, #0]
20001328:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
2000132c:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
2000132e:	693a      	ldr	r2, [r7, #16]
20001330:	f241 13cf 	movw	r3, #4559	; 0x11cf
20001334:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001338:	429a      	cmp	r2, r3
2000133a:	d108      	bne.n	2000134e <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
2000133c:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001340:	f2c6 0301 	movt	r3, #24577	; 0x6001
20001344:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20001346:	697b      	ldr	r3, [r7, #20]
20001348:	681b      	ldr	r3, [r3, #0]
2000134a:	607b      	str	r3, [r7, #4]
2000134c:	e03d      	b.n	200013ca <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
2000134e:	68bb      	ldr	r3, [r7, #8]
20001350:	681a      	ldr	r2, [r3, #0]
20001352:	f244 3341 	movw	r3, #17217	; 0x4341
20001356:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000135a:	429a      	cmp	r2, r3
2000135c:	d135      	bne.n	200013ca <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
2000135e:	f640 0340 	movw	r3, #2112	; 0x840
20001362:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001366:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20001368:	69bb      	ldr	r3, [r7, #24]
2000136a:	681b      	ldr	r3, [r3, #0]
2000136c:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
2000136e:	69fb      	ldr	r3, [r7, #28]
20001370:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20001374:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20001376:	69fa      	ldr	r2, [r7, #28]
20001378:	f240 3300 	movw	r3, #768	; 0x300
2000137c:	f2c0 0301 	movt	r3, #1
20001380:	429a      	cmp	r2, r3
20001382:	d922      	bls.n	200013ca <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20001384:	69fa      	ldr	r2, [r7, #28]
20001386:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000138a:	f2c0 0301 	movt	r3, #1
2000138e:	429a      	cmp	r2, r3
20001390:	d808      	bhi.n	200013a4 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20001392:	f241 632c 	movw	r3, #5676	; 0x162c
20001396:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000139a:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
2000139c:	6a3b      	ldr	r3, [r7, #32]
2000139e:	681b      	ldr	r3, [r3, #0]
200013a0:	607b      	str	r3, [r7, #4]
200013a2:	e012      	b.n	200013ca <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200013a4:	69fa      	ldr	r2, [r7, #28]
200013a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
200013aa:	f2c0 0302 	movt	r3, #2
200013ae:	429a      	cmp	r2, r3
200013b0:	d808      	bhi.n	200013c4 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200013b2:	f641 63ac 	movw	r3, #7852	; 0x1eac
200013b6:	f2c6 0308 	movt	r3, #24584	; 0x6008
200013ba:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200013bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200013be:	681b      	ldr	r3, [r3, #0]
200013c0:	607b      	str	r3, [r7, #4]
200013c2:	e002      	b.n	200013ca <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200013c4:	f04f 0300 	mov.w	r3, #0
200013c8:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200013ca:	687b      	ldr	r3, [r7, #4]
200013cc:	2b00      	cmp	r3, #0
200013ce:	d105      	bne.n	200013dc <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200013d0:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200013d2:	f647 0340 	movw	r3, #30784	; 0x7840
200013d6:	f2c0 137d 	movt	r3, #381	; 0x17d
200013da:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200013dc:	687b      	ldr	r3, [r7, #4]
}
200013de:	4618      	mov	r0, r3
200013e0:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200013e4:	46bd      	mov	sp, r7
200013e6:	bc80      	pop	{r7}
200013e8:	4770      	bx	lr
200013ea:	bf00      	nop

200013ec <__aeabi_drsub>:
200013ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
200013f0:	e002      	b.n	200013f8 <__adddf3>
200013f2:	bf00      	nop

200013f4 <__aeabi_dsub>:
200013f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

200013f8 <__adddf3>:
200013f8:	b530      	push	{r4, r5, lr}
200013fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
200013fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
20001402:	ea94 0f05 	teq	r4, r5
20001406:	bf08      	it	eq
20001408:	ea90 0f02 	teqeq	r0, r2
2000140c:	bf1f      	itttt	ne
2000140e:	ea54 0c00 	orrsne.w	ip, r4, r0
20001412:	ea55 0c02 	orrsne.w	ip, r5, r2
20001416:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000141a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000141e:	f000 80e2 	beq.w	200015e6 <__adddf3+0x1ee>
20001422:	ea4f 5454 	mov.w	r4, r4, lsr #21
20001426:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
2000142a:	bfb8      	it	lt
2000142c:	426d      	neglt	r5, r5
2000142e:	dd0c      	ble.n	2000144a <__adddf3+0x52>
20001430:	442c      	add	r4, r5
20001432:	ea80 0202 	eor.w	r2, r0, r2
20001436:	ea81 0303 	eor.w	r3, r1, r3
2000143a:	ea82 0000 	eor.w	r0, r2, r0
2000143e:	ea83 0101 	eor.w	r1, r3, r1
20001442:	ea80 0202 	eor.w	r2, r0, r2
20001446:	ea81 0303 	eor.w	r3, r1, r3
2000144a:	2d36      	cmp	r5, #54	; 0x36
2000144c:	bf88      	it	hi
2000144e:	bd30      	pophi	{r4, r5, pc}
20001450:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20001454:	ea4f 3101 	mov.w	r1, r1, lsl #12
20001458:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
2000145c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20001460:	d002      	beq.n	20001468 <__adddf3+0x70>
20001462:	4240      	negs	r0, r0
20001464:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20001468:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
2000146c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20001470:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20001474:	d002      	beq.n	2000147c <__adddf3+0x84>
20001476:	4252      	negs	r2, r2
20001478:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000147c:	ea94 0f05 	teq	r4, r5
20001480:	f000 80a7 	beq.w	200015d2 <__adddf3+0x1da>
20001484:	f1a4 0401 	sub.w	r4, r4, #1
20001488:	f1d5 0e20 	rsbs	lr, r5, #32
2000148c:	db0d      	blt.n	200014aa <__adddf3+0xb2>
2000148e:	fa02 fc0e 	lsl.w	ip, r2, lr
20001492:	fa22 f205 	lsr.w	r2, r2, r5
20001496:	1880      	adds	r0, r0, r2
20001498:	f141 0100 	adc.w	r1, r1, #0
2000149c:	fa03 f20e 	lsl.w	r2, r3, lr
200014a0:	1880      	adds	r0, r0, r2
200014a2:	fa43 f305 	asr.w	r3, r3, r5
200014a6:	4159      	adcs	r1, r3
200014a8:	e00e      	b.n	200014c8 <__adddf3+0xd0>
200014aa:	f1a5 0520 	sub.w	r5, r5, #32
200014ae:	f10e 0e20 	add.w	lr, lr, #32
200014b2:	2a01      	cmp	r2, #1
200014b4:	fa03 fc0e 	lsl.w	ip, r3, lr
200014b8:	bf28      	it	cs
200014ba:	f04c 0c02 	orrcs.w	ip, ip, #2
200014be:	fa43 f305 	asr.w	r3, r3, r5
200014c2:	18c0      	adds	r0, r0, r3
200014c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200014c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200014cc:	d507      	bpl.n	200014de <__adddf3+0xe6>
200014ce:	f04f 0e00 	mov.w	lr, #0
200014d2:	f1dc 0c00 	rsbs	ip, ip, #0
200014d6:	eb7e 0000 	sbcs.w	r0, lr, r0
200014da:	eb6e 0101 	sbc.w	r1, lr, r1
200014de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200014e2:	d31b      	bcc.n	2000151c <__adddf3+0x124>
200014e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
200014e8:	d30c      	bcc.n	20001504 <__adddf3+0x10c>
200014ea:	0849      	lsrs	r1, r1, #1
200014ec:	ea5f 0030 	movs.w	r0, r0, rrx
200014f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
200014f4:	f104 0401 	add.w	r4, r4, #1
200014f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
200014fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20001500:	f080 809a 	bcs.w	20001638 <__adddf3+0x240>
20001504:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20001508:	bf08      	it	eq
2000150a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000150e:	f150 0000 	adcs.w	r0, r0, #0
20001512:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20001516:	ea41 0105 	orr.w	r1, r1, r5
2000151a:	bd30      	pop	{r4, r5, pc}
2000151c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20001520:	4140      	adcs	r0, r0
20001522:	eb41 0101 	adc.w	r1, r1, r1
20001526:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000152a:	f1a4 0401 	sub.w	r4, r4, #1
2000152e:	d1e9      	bne.n	20001504 <__adddf3+0x10c>
20001530:	f091 0f00 	teq	r1, #0
20001534:	bf04      	itt	eq
20001536:	4601      	moveq	r1, r0
20001538:	2000      	moveq	r0, #0
2000153a:	fab1 f381 	clz	r3, r1
2000153e:	bf08      	it	eq
20001540:	3320      	addeq	r3, #32
20001542:	f1a3 030b 	sub.w	r3, r3, #11
20001546:	f1b3 0220 	subs.w	r2, r3, #32
2000154a:	da0c      	bge.n	20001566 <__adddf3+0x16e>
2000154c:	320c      	adds	r2, #12
2000154e:	dd08      	ble.n	20001562 <__adddf3+0x16a>
20001550:	f102 0c14 	add.w	ip, r2, #20
20001554:	f1c2 020c 	rsb	r2, r2, #12
20001558:	fa01 f00c 	lsl.w	r0, r1, ip
2000155c:	fa21 f102 	lsr.w	r1, r1, r2
20001560:	e00c      	b.n	2000157c <__adddf3+0x184>
20001562:	f102 0214 	add.w	r2, r2, #20
20001566:	bfd8      	it	le
20001568:	f1c2 0c20 	rsble	ip, r2, #32
2000156c:	fa01 f102 	lsl.w	r1, r1, r2
20001570:	fa20 fc0c 	lsr.w	ip, r0, ip
20001574:	bfdc      	itt	le
20001576:	ea41 010c 	orrle.w	r1, r1, ip
2000157a:	4090      	lslle	r0, r2
2000157c:	1ae4      	subs	r4, r4, r3
2000157e:	bfa2      	ittt	ge
20001580:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20001584:	4329      	orrge	r1, r5
20001586:	bd30      	popge	{r4, r5, pc}
20001588:	ea6f 0404 	mvn.w	r4, r4
2000158c:	3c1f      	subs	r4, #31
2000158e:	da1c      	bge.n	200015ca <__adddf3+0x1d2>
20001590:	340c      	adds	r4, #12
20001592:	dc0e      	bgt.n	200015b2 <__adddf3+0x1ba>
20001594:	f104 0414 	add.w	r4, r4, #20
20001598:	f1c4 0220 	rsb	r2, r4, #32
2000159c:	fa20 f004 	lsr.w	r0, r0, r4
200015a0:	fa01 f302 	lsl.w	r3, r1, r2
200015a4:	ea40 0003 	orr.w	r0, r0, r3
200015a8:	fa21 f304 	lsr.w	r3, r1, r4
200015ac:	ea45 0103 	orr.w	r1, r5, r3
200015b0:	bd30      	pop	{r4, r5, pc}
200015b2:	f1c4 040c 	rsb	r4, r4, #12
200015b6:	f1c4 0220 	rsb	r2, r4, #32
200015ba:	fa20 f002 	lsr.w	r0, r0, r2
200015be:	fa01 f304 	lsl.w	r3, r1, r4
200015c2:	ea40 0003 	orr.w	r0, r0, r3
200015c6:	4629      	mov	r1, r5
200015c8:	bd30      	pop	{r4, r5, pc}
200015ca:	fa21 f004 	lsr.w	r0, r1, r4
200015ce:	4629      	mov	r1, r5
200015d0:	bd30      	pop	{r4, r5, pc}
200015d2:	f094 0f00 	teq	r4, #0
200015d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200015da:	bf06      	itte	eq
200015dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200015e0:	3401      	addeq	r4, #1
200015e2:	3d01      	subne	r5, #1
200015e4:	e74e      	b.n	20001484 <__adddf3+0x8c>
200015e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200015ea:	bf18      	it	ne
200015ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200015f0:	d029      	beq.n	20001646 <__adddf3+0x24e>
200015f2:	ea94 0f05 	teq	r4, r5
200015f6:	bf08      	it	eq
200015f8:	ea90 0f02 	teqeq	r0, r2
200015fc:	d005      	beq.n	2000160a <__adddf3+0x212>
200015fe:	ea54 0c00 	orrs.w	ip, r4, r0
20001602:	bf04      	itt	eq
20001604:	4619      	moveq	r1, r3
20001606:	4610      	moveq	r0, r2
20001608:	bd30      	pop	{r4, r5, pc}
2000160a:	ea91 0f03 	teq	r1, r3
2000160e:	bf1e      	ittt	ne
20001610:	2100      	movne	r1, #0
20001612:	2000      	movne	r0, #0
20001614:	bd30      	popne	{r4, r5, pc}
20001616:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000161a:	d105      	bne.n	20001628 <__adddf3+0x230>
2000161c:	0040      	lsls	r0, r0, #1
2000161e:	4149      	adcs	r1, r1
20001620:	bf28      	it	cs
20001622:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20001626:	bd30      	pop	{r4, r5, pc}
20001628:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
2000162c:	bf3c      	itt	cc
2000162e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20001632:	bd30      	popcc	{r4, r5, pc}
20001634:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20001638:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
2000163c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20001640:	f04f 0000 	mov.w	r0, #0
20001644:	bd30      	pop	{r4, r5, pc}
20001646:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000164a:	bf1a      	itte	ne
2000164c:	4619      	movne	r1, r3
2000164e:	4610      	movne	r0, r2
20001650:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20001654:	bf1c      	itt	ne
20001656:	460b      	movne	r3, r1
20001658:	4602      	movne	r2, r0
2000165a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000165e:	bf06      	itte	eq
20001660:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20001664:	ea91 0f03 	teqeq	r1, r3
20001668:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
2000166c:	bd30      	pop	{r4, r5, pc}
2000166e:	bf00      	nop

20001670 <__aeabi_ui2d>:
20001670:	f090 0f00 	teq	r0, #0
20001674:	bf04      	itt	eq
20001676:	2100      	moveq	r1, #0
20001678:	4770      	bxeq	lr
2000167a:	b530      	push	{r4, r5, lr}
2000167c:	f44f 6480 	mov.w	r4, #1024	; 0x400
20001680:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001684:	f04f 0500 	mov.w	r5, #0
20001688:	f04f 0100 	mov.w	r1, #0
2000168c:	e750      	b.n	20001530 <__adddf3+0x138>
2000168e:	bf00      	nop

20001690 <__aeabi_i2d>:
20001690:	f090 0f00 	teq	r0, #0
20001694:	bf04      	itt	eq
20001696:	2100      	moveq	r1, #0
20001698:	4770      	bxeq	lr
2000169a:	b530      	push	{r4, r5, lr}
2000169c:	f44f 6480 	mov.w	r4, #1024	; 0x400
200016a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
200016a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200016a8:	bf48      	it	mi
200016aa:	4240      	negmi	r0, r0
200016ac:	f04f 0100 	mov.w	r1, #0
200016b0:	e73e      	b.n	20001530 <__adddf3+0x138>
200016b2:	bf00      	nop

200016b4 <__aeabi_f2d>:
200016b4:	0042      	lsls	r2, r0, #1
200016b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
200016ba:	ea4f 0131 	mov.w	r1, r1, rrx
200016be:	ea4f 7002 	mov.w	r0, r2, lsl #28
200016c2:	bf1f      	itttt	ne
200016c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200016c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200016cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200016d0:	4770      	bxne	lr
200016d2:	f092 0f00 	teq	r2, #0
200016d6:	bf14      	ite	ne
200016d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200016dc:	4770      	bxeq	lr
200016de:	b530      	push	{r4, r5, lr}
200016e0:	f44f 7460 	mov.w	r4, #896	; 0x380
200016e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200016e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200016ec:	e720      	b.n	20001530 <__adddf3+0x138>
200016ee:	bf00      	nop

200016f0 <__aeabi_ul2d>:
200016f0:	ea50 0201 	orrs.w	r2, r0, r1
200016f4:	bf08      	it	eq
200016f6:	4770      	bxeq	lr
200016f8:	b530      	push	{r4, r5, lr}
200016fa:	f04f 0500 	mov.w	r5, #0
200016fe:	e00a      	b.n	20001716 <__aeabi_l2d+0x16>

20001700 <__aeabi_l2d>:
20001700:	ea50 0201 	orrs.w	r2, r0, r1
20001704:	bf08      	it	eq
20001706:	4770      	bxeq	lr
20001708:	b530      	push	{r4, r5, lr}
2000170a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000170e:	d502      	bpl.n	20001716 <__aeabi_l2d+0x16>
20001710:	4240      	negs	r0, r0
20001712:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20001716:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000171a:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000171e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20001722:	f43f aedc 	beq.w	200014de <__adddf3+0xe6>
20001726:	f04f 0203 	mov.w	r2, #3
2000172a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000172e:	bf18      	it	ne
20001730:	3203      	addne	r2, #3
20001732:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20001736:	bf18      	it	ne
20001738:	3203      	addne	r2, #3
2000173a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
2000173e:	f1c2 0320 	rsb	r3, r2, #32
20001742:	fa00 fc03 	lsl.w	ip, r0, r3
20001746:	fa20 f002 	lsr.w	r0, r0, r2
2000174a:	fa01 fe03 	lsl.w	lr, r1, r3
2000174e:	ea40 000e 	orr.w	r0, r0, lr
20001752:	fa21 f102 	lsr.w	r1, r1, r2
20001756:	4414      	add	r4, r2
20001758:	e6c1      	b.n	200014de <__adddf3+0xe6>
2000175a:	bf00      	nop

2000175c <__aeabi_dmul>:
2000175c:	b570      	push	{r4, r5, r6, lr}
2000175e:	f04f 0cff 	mov.w	ip, #255	; 0xff
20001762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20001766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000176a:	bf1d      	ittte	ne
2000176c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20001770:	ea94 0f0c 	teqne	r4, ip
20001774:	ea95 0f0c 	teqne	r5, ip
20001778:	f000 f8de 	bleq	20001938 <__aeabi_dmul+0x1dc>
2000177c:	442c      	add	r4, r5
2000177e:	ea81 0603 	eor.w	r6, r1, r3
20001782:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20001786:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
2000178a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
2000178e:	bf18      	it	ne
20001790:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20001794:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20001798:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
2000179c:	d038      	beq.n	20001810 <__aeabi_dmul+0xb4>
2000179e:	fba0 ce02 	umull	ip, lr, r0, r2
200017a2:	f04f 0500 	mov.w	r5, #0
200017a6:	fbe1 e502 	umlal	lr, r5, r1, r2
200017aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200017ae:	fbe0 e503 	umlal	lr, r5, r0, r3
200017b2:	f04f 0600 	mov.w	r6, #0
200017b6:	fbe1 5603 	umlal	r5, r6, r1, r3
200017ba:	f09c 0f00 	teq	ip, #0
200017be:	bf18      	it	ne
200017c0:	f04e 0e01 	orrne.w	lr, lr, #1
200017c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200017c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200017cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
200017d0:	d204      	bcs.n	200017dc <__aeabi_dmul+0x80>
200017d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
200017d6:	416d      	adcs	r5, r5
200017d8:	eb46 0606 	adc.w	r6, r6, r6
200017dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200017e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
200017e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
200017e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
200017ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
200017f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200017f4:	bf88      	it	hi
200017f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200017fa:	d81e      	bhi.n	2000183a <__aeabi_dmul+0xde>
200017fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20001800:	bf08      	it	eq
20001802:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20001806:	f150 0000 	adcs.w	r0, r0, #0
2000180a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000180e:	bd70      	pop	{r4, r5, r6, pc}
20001810:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20001814:	ea46 0101 	orr.w	r1, r6, r1
20001818:	ea40 0002 	orr.w	r0, r0, r2
2000181c:	ea81 0103 	eor.w	r1, r1, r3
20001820:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20001824:	bfc2      	ittt	gt
20001826:	ebd4 050c 	rsbsgt	r5, r4, ip
2000182a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000182e:	bd70      	popgt	{r4, r5, r6, pc}
20001830:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20001834:	f04f 0e00 	mov.w	lr, #0
20001838:	3c01      	subs	r4, #1
2000183a:	f300 80ab 	bgt.w	20001994 <__aeabi_dmul+0x238>
2000183e:	f114 0f36 	cmn.w	r4, #54	; 0x36
20001842:	bfde      	ittt	le
20001844:	2000      	movle	r0, #0
20001846:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
2000184a:	bd70      	pople	{r4, r5, r6, pc}
2000184c:	f1c4 0400 	rsb	r4, r4, #0
20001850:	3c20      	subs	r4, #32
20001852:	da35      	bge.n	200018c0 <__aeabi_dmul+0x164>
20001854:	340c      	adds	r4, #12
20001856:	dc1b      	bgt.n	20001890 <__aeabi_dmul+0x134>
20001858:	f104 0414 	add.w	r4, r4, #20
2000185c:	f1c4 0520 	rsb	r5, r4, #32
20001860:	fa00 f305 	lsl.w	r3, r0, r5
20001864:	fa20 f004 	lsr.w	r0, r0, r4
20001868:	fa01 f205 	lsl.w	r2, r1, r5
2000186c:	ea40 0002 	orr.w	r0, r0, r2
20001870:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20001874:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20001878:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
2000187c:	fa21 f604 	lsr.w	r6, r1, r4
20001880:	eb42 0106 	adc.w	r1, r2, r6
20001884:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20001888:	bf08      	it	eq
2000188a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000188e:	bd70      	pop	{r4, r5, r6, pc}
20001890:	f1c4 040c 	rsb	r4, r4, #12
20001894:	f1c4 0520 	rsb	r5, r4, #32
20001898:	fa00 f304 	lsl.w	r3, r0, r4
2000189c:	fa20 f005 	lsr.w	r0, r0, r5
200018a0:	fa01 f204 	lsl.w	r2, r1, r4
200018a4:	ea40 0002 	orr.w	r0, r0, r2
200018a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200018ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200018b0:	f141 0100 	adc.w	r1, r1, #0
200018b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200018b8:	bf08      	it	eq
200018ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200018be:	bd70      	pop	{r4, r5, r6, pc}
200018c0:	f1c4 0520 	rsb	r5, r4, #32
200018c4:	fa00 f205 	lsl.w	r2, r0, r5
200018c8:	ea4e 0e02 	orr.w	lr, lr, r2
200018cc:	fa20 f304 	lsr.w	r3, r0, r4
200018d0:	fa01 f205 	lsl.w	r2, r1, r5
200018d4:	ea43 0302 	orr.w	r3, r3, r2
200018d8:	fa21 f004 	lsr.w	r0, r1, r4
200018dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200018e0:	fa21 f204 	lsr.w	r2, r1, r4
200018e4:	ea20 0002 	bic.w	r0, r0, r2
200018e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
200018ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200018f0:	bf08      	it	eq
200018f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200018f6:	bd70      	pop	{r4, r5, r6, pc}
200018f8:	f094 0f00 	teq	r4, #0
200018fc:	d10f      	bne.n	2000191e <__aeabi_dmul+0x1c2>
200018fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20001902:	0040      	lsls	r0, r0, #1
20001904:	eb41 0101 	adc.w	r1, r1, r1
20001908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000190c:	bf08      	it	eq
2000190e:	3c01      	subeq	r4, #1
20001910:	d0f7      	beq.n	20001902 <__aeabi_dmul+0x1a6>
20001912:	ea41 0106 	orr.w	r1, r1, r6
20001916:	f095 0f00 	teq	r5, #0
2000191a:	bf18      	it	ne
2000191c:	4770      	bxne	lr
2000191e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20001922:	0052      	lsls	r2, r2, #1
20001924:	eb43 0303 	adc.w	r3, r3, r3
20001928:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
2000192c:	bf08      	it	eq
2000192e:	3d01      	subeq	r5, #1
20001930:	d0f7      	beq.n	20001922 <__aeabi_dmul+0x1c6>
20001932:	ea43 0306 	orr.w	r3, r3, r6
20001936:	4770      	bx	lr
20001938:	ea94 0f0c 	teq	r4, ip
2000193c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20001940:	bf18      	it	ne
20001942:	ea95 0f0c 	teqne	r5, ip
20001946:	d00c      	beq.n	20001962 <__aeabi_dmul+0x206>
20001948:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000194c:	bf18      	it	ne
2000194e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20001952:	d1d1      	bne.n	200018f8 <__aeabi_dmul+0x19c>
20001954:	ea81 0103 	eor.w	r1, r1, r3
20001958:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000195c:	f04f 0000 	mov.w	r0, #0
20001960:	bd70      	pop	{r4, r5, r6, pc}
20001962:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20001966:	bf06      	itte	eq
20001968:	4610      	moveq	r0, r2
2000196a:	4619      	moveq	r1, r3
2000196c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20001970:	d019      	beq.n	200019a6 <__aeabi_dmul+0x24a>
20001972:	ea94 0f0c 	teq	r4, ip
20001976:	d102      	bne.n	2000197e <__aeabi_dmul+0x222>
20001978:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
2000197c:	d113      	bne.n	200019a6 <__aeabi_dmul+0x24a>
2000197e:	ea95 0f0c 	teq	r5, ip
20001982:	d105      	bne.n	20001990 <__aeabi_dmul+0x234>
20001984:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20001988:	bf1c      	itt	ne
2000198a:	4610      	movne	r0, r2
2000198c:	4619      	movne	r1, r3
2000198e:	d10a      	bne.n	200019a6 <__aeabi_dmul+0x24a>
20001990:	ea81 0103 	eor.w	r1, r1, r3
20001994:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20001998:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
2000199c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200019a0:	f04f 0000 	mov.w	r0, #0
200019a4:	bd70      	pop	{r4, r5, r6, pc}
200019a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200019aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200019ae:	bd70      	pop	{r4, r5, r6, pc}

200019b0 <__aeabi_ddiv>:
200019b0:	b570      	push	{r4, r5, r6, lr}
200019b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
200019b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200019ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200019be:	bf1d      	ittte	ne
200019c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200019c4:	ea94 0f0c 	teqne	r4, ip
200019c8:	ea95 0f0c 	teqne	r5, ip
200019cc:	f000 f8a7 	bleq	20001b1e <__aeabi_ddiv+0x16e>
200019d0:	eba4 0405 	sub.w	r4, r4, r5
200019d4:	ea81 0e03 	eor.w	lr, r1, r3
200019d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200019dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
200019e0:	f000 8088 	beq.w	20001af4 <__aeabi_ddiv+0x144>
200019e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
200019e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
200019ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
200019f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
200019f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
200019f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
200019fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20001a00:	ea4f 2600 	mov.w	r6, r0, lsl #8
20001a04:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20001a08:	429d      	cmp	r5, r3
20001a0a:	bf08      	it	eq
20001a0c:	4296      	cmpeq	r6, r2
20001a0e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20001a12:	f504 7440 	add.w	r4, r4, #768	; 0x300
20001a16:	d202      	bcs.n	20001a1e <__aeabi_ddiv+0x6e>
20001a18:	085b      	lsrs	r3, r3, #1
20001a1a:	ea4f 0232 	mov.w	r2, r2, rrx
20001a1e:	1ab6      	subs	r6, r6, r2
20001a20:	eb65 0503 	sbc.w	r5, r5, r3
20001a24:	085b      	lsrs	r3, r3, #1
20001a26:	ea4f 0232 	mov.w	r2, r2, rrx
20001a2a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20001a2e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20001a32:	ebb6 0e02 	subs.w	lr, r6, r2
20001a36:	eb75 0e03 	sbcs.w	lr, r5, r3
20001a3a:	bf22      	ittt	cs
20001a3c:	1ab6      	subcs	r6, r6, r2
20001a3e:	4675      	movcs	r5, lr
20001a40:	ea40 000c 	orrcs.w	r0, r0, ip
20001a44:	085b      	lsrs	r3, r3, #1
20001a46:	ea4f 0232 	mov.w	r2, r2, rrx
20001a4a:	ebb6 0e02 	subs.w	lr, r6, r2
20001a4e:	eb75 0e03 	sbcs.w	lr, r5, r3
20001a52:	bf22      	ittt	cs
20001a54:	1ab6      	subcs	r6, r6, r2
20001a56:	4675      	movcs	r5, lr
20001a58:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20001a5c:	085b      	lsrs	r3, r3, #1
20001a5e:	ea4f 0232 	mov.w	r2, r2, rrx
20001a62:	ebb6 0e02 	subs.w	lr, r6, r2
20001a66:	eb75 0e03 	sbcs.w	lr, r5, r3
20001a6a:	bf22      	ittt	cs
20001a6c:	1ab6      	subcs	r6, r6, r2
20001a6e:	4675      	movcs	r5, lr
20001a70:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20001a74:	085b      	lsrs	r3, r3, #1
20001a76:	ea4f 0232 	mov.w	r2, r2, rrx
20001a7a:	ebb6 0e02 	subs.w	lr, r6, r2
20001a7e:	eb75 0e03 	sbcs.w	lr, r5, r3
20001a82:	bf22      	ittt	cs
20001a84:	1ab6      	subcs	r6, r6, r2
20001a86:	4675      	movcs	r5, lr
20001a88:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20001a8c:	ea55 0e06 	orrs.w	lr, r5, r6
20001a90:	d018      	beq.n	20001ac4 <__aeabi_ddiv+0x114>
20001a92:	ea4f 1505 	mov.w	r5, r5, lsl #4
20001a96:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20001a9a:	ea4f 1606 	mov.w	r6, r6, lsl #4
20001a9e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001aa2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20001aa6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001aaa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20001aae:	d1c0      	bne.n	20001a32 <__aeabi_ddiv+0x82>
20001ab0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001ab4:	d10b      	bne.n	20001ace <__aeabi_ddiv+0x11e>
20001ab6:	ea41 0100 	orr.w	r1, r1, r0
20001aba:	f04f 0000 	mov.w	r0, #0
20001abe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20001ac2:	e7b6      	b.n	20001a32 <__aeabi_ddiv+0x82>
20001ac4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001ac8:	bf04      	itt	eq
20001aca:	4301      	orreq	r1, r0
20001acc:	2000      	moveq	r0, #0
20001ace:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20001ad2:	bf88      	it	hi
20001ad4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20001ad8:	f63f aeaf 	bhi.w	2000183a <__aeabi_dmul+0xde>
20001adc:	ebb5 0c03 	subs.w	ip, r5, r3
20001ae0:	bf04      	itt	eq
20001ae2:	ebb6 0c02 	subseq.w	ip, r6, r2
20001ae6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20001aea:	f150 0000 	adcs.w	r0, r0, #0
20001aee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20001af2:	bd70      	pop	{r4, r5, r6, pc}
20001af4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20001af8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20001afc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20001b00:	bfc2      	ittt	gt
20001b02:	ebd4 050c 	rsbsgt	r5, r4, ip
20001b06:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20001b0a:	bd70      	popgt	{r4, r5, r6, pc}
20001b0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20001b10:	f04f 0e00 	mov.w	lr, #0
20001b14:	3c01      	subs	r4, #1
20001b16:	e690      	b.n	2000183a <__aeabi_dmul+0xde>
20001b18:	ea45 0e06 	orr.w	lr, r5, r6
20001b1c:	e68d      	b.n	2000183a <__aeabi_dmul+0xde>
20001b1e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20001b22:	ea94 0f0c 	teq	r4, ip
20001b26:	bf08      	it	eq
20001b28:	ea95 0f0c 	teqeq	r5, ip
20001b2c:	f43f af3b 	beq.w	200019a6 <__aeabi_dmul+0x24a>
20001b30:	ea94 0f0c 	teq	r4, ip
20001b34:	d10a      	bne.n	20001b4c <__aeabi_ddiv+0x19c>
20001b36:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20001b3a:	f47f af34 	bne.w	200019a6 <__aeabi_dmul+0x24a>
20001b3e:	ea95 0f0c 	teq	r5, ip
20001b42:	f47f af25 	bne.w	20001990 <__aeabi_dmul+0x234>
20001b46:	4610      	mov	r0, r2
20001b48:	4619      	mov	r1, r3
20001b4a:	e72c      	b.n	200019a6 <__aeabi_dmul+0x24a>
20001b4c:	ea95 0f0c 	teq	r5, ip
20001b50:	d106      	bne.n	20001b60 <__aeabi_ddiv+0x1b0>
20001b52:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20001b56:	f43f aefd 	beq.w	20001954 <__aeabi_dmul+0x1f8>
20001b5a:	4610      	mov	r0, r2
20001b5c:	4619      	mov	r1, r3
20001b5e:	e722      	b.n	200019a6 <__aeabi_dmul+0x24a>
20001b60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20001b64:	bf18      	it	ne
20001b66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20001b6a:	f47f aec5 	bne.w	200018f8 <__aeabi_dmul+0x19c>
20001b6e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20001b72:	f47f af0d 	bne.w	20001990 <__aeabi_dmul+0x234>
20001b76:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20001b7a:	f47f aeeb 	bne.w	20001954 <__aeabi_dmul+0x1f8>
20001b7e:	e712      	b.n	200019a6 <__aeabi_dmul+0x24a>

20001b80 <__aeabi_d2uiz>:
20001b80:	004a      	lsls	r2, r1, #1
20001b82:	d211      	bcs.n	20001ba8 <__aeabi_d2uiz+0x28>
20001b84:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20001b88:	d211      	bcs.n	20001bae <__aeabi_d2uiz+0x2e>
20001b8a:	d50d      	bpl.n	20001ba8 <__aeabi_d2uiz+0x28>
20001b8c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20001b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20001b94:	d40e      	bmi.n	20001bb4 <__aeabi_d2uiz+0x34>
20001b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20001b9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20001b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20001ba2:	fa23 f002 	lsr.w	r0, r3, r2
20001ba6:	4770      	bx	lr
20001ba8:	f04f 0000 	mov.w	r0, #0
20001bac:	4770      	bx	lr
20001bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20001bb2:	d102      	bne.n	20001bba <__aeabi_d2uiz+0x3a>
20001bb4:	f04f 30ff 	mov.w	r0, #4294967295
20001bb8:	4770      	bx	lr
20001bba:	f04f 0000 	mov.w	r0, #0
20001bbe:	4770      	bx	lr

20001bc0 <__assert_func>:
20001bc0:	f245 5400 	movw	r4, #21760	; 0x5500
20001bc4:	460e      	mov	r6, r1
20001bc6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001bca:	4684      	mov	ip, r0
20001bcc:	b500      	push	{lr}
20001bce:	6821      	ldr	r1, [r4, #0]
20001bd0:	b085      	sub	sp, #20
20001bd2:	4615      	mov	r5, r2
20001bd4:	68c8      	ldr	r0, [r1, #12]
20001bd6:	b182      	cbz	r2, 20001bfa <__assert_func+0x3a>
20001bd8:	f245 34c0 	movw	r4, #21440	; 0x53c0
20001bdc:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001be0:	f245 31d0 	movw	r1, #21456	; 0x53d0
20001be4:	461a      	mov	r2, r3
20001be6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001bea:	4663      	mov	r3, ip
20001bec:	9600      	str	r6, [sp, #0]
20001bee:	9401      	str	r4, [sp, #4]
20001bf0:	9502      	str	r5, [sp, #8]
20001bf2:	f000 f815 	bl	20001c20 <fiprintf>
20001bf6:	f000 fff3 	bl	20002be0 <abort>
20001bfa:	f245 34cc 	movw	r4, #21452	; 0x53cc
20001bfe:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001c02:	4625      	mov	r5, r4
20001c04:	e7ec      	b.n	20001be0 <__assert_func+0x20>
20001c06:	bf00      	nop

20001c08 <__assert>:
20001c08:	b508      	push	{r3, lr}
20001c0a:	4613      	mov	r3, r2
20001c0c:	2200      	movs	r2, #0
20001c0e:	f7ff ffd7 	bl	20001bc0 <__assert_func>
20001c12:	bf00      	nop

20001c14 <__errno>:
20001c14:	f245 5300 	movw	r3, #21760	; 0x5500
20001c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c1c:	6818      	ldr	r0, [r3, #0]
20001c1e:	4770      	bx	lr

20001c20 <fiprintf>:
20001c20:	b40e      	push	{r1, r2, r3}
20001c22:	f245 5300 	movw	r3, #21760	; 0x5500
20001c26:	b510      	push	{r4, lr}
20001c28:	b083      	sub	sp, #12
20001c2a:	ac05      	add	r4, sp, #20
20001c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c30:	4601      	mov	r1, r0
20001c32:	f854 2b04 	ldr.w	r2, [r4], #4
20001c36:	6818      	ldr	r0, [r3, #0]
20001c38:	4623      	mov	r3, r4
20001c3a:	9401      	str	r4, [sp, #4]
20001c3c:	f000 f8c0 	bl	20001dc0 <_vfiprintf_r>
20001c40:	b003      	add	sp, #12
20001c42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20001c46:	b003      	add	sp, #12
20001c48:	4770      	bx	lr
20001c4a:	bf00      	nop

20001c4c <_fiprintf_r>:
20001c4c:	b40c      	push	{r2, r3}
20001c4e:	b510      	push	{r4, lr}
20001c50:	b082      	sub	sp, #8
20001c52:	ac04      	add	r4, sp, #16
20001c54:	f854 2b04 	ldr.w	r2, [r4], #4
20001c58:	4623      	mov	r3, r4
20001c5a:	9401      	str	r4, [sp, #4]
20001c5c:	f000 f8b0 	bl	20001dc0 <_vfiprintf_r>
20001c60:	b002      	add	sp, #8
20001c62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20001c66:	b002      	add	sp, #8
20001c68:	4770      	bx	lr
20001c6a:	bf00      	nop

20001c6c <__libc_init_array>:
20001c6c:	b570      	push	{r4, r5, r6, lr}
20001c6e:	f245 46d4 	movw	r6, #21716	; 0x54d4
20001c72:	f245 45d4 	movw	r5, #21716	; 0x54d4
20001c76:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001c7a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001c7e:	1b76      	subs	r6, r6, r5
20001c80:	10b6      	asrs	r6, r6, #2
20001c82:	d006      	beq.n	20001c92 <__libc_init_array+0x26>
20001c84:	2400      	movs	r4, #0
20001c86:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001c8a:	3401      	adds	r4, #1
20001c8c:	4798      	blx	r3
20001c8e:	42a6      	cmp	r6, r4
20001c90:	d8f9      	bhi.n	20001c86 <__libc_init_array+0x1a>
20001c92:	f245 45d4 	movw	r5, #21716	; 0x54d4
20001c96:	f245 46d8 	movw	r6, #21720	; 0x54d8
20001c9a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001c9e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001ca2:	1b76      	subs	r6, r6, r5
20001ca4:	f003 fc0a 	bl	200054bc <_init>
20001ca8:	10b6      	asrs	r6, r6, #2
20001caa:	d006      	beq.n	20001cba <__libc_init_array+0x4e>
20001cac:	2400      	movs	r4, #0
20001cae:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001cb2:	3401      	adds	r4, #1
20001cb4:	4798      	blx	r3
20001cb6:	42a6      	cmp	r6, r4
20001cb8:	d8f9      	bhi.n	20001cae <__libc_init_array+0x42>
20001cba:	bd70      	pop	{r4, r5, r6, pc}

20001cbc <_puts_r>:
20001cbc:	b530      	push	{r4, r5, lr}
20001cbe:	4604      	mov	r4, r0
20001cc0:	b089      	sub	sp, #36	; 0x24
20001cc2:	4608      	mov	r0, r1
20001cc4:	460d      	mov	r5, r1
20001cc6:	f000 f83d 	bl	20001d44 <strlen>
20001cca:	f245 4308 	movw	r3, #21512	; 0x5408
20001cce:	9501      	str	r5, [sp, #4]
20001cd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cd4:	9303      	str	r3, [sp, #12]
20001cd6:	9002      	str	r0, [sp, #8]
20001cd8:	1c43      	adds	r3, r0, #1
20001cda:	9307      	str	r3, [sp, #28]
20001cdc:	2301      	movs	r3, #1
20001cde:	9304      	str	r3, [sp, #16]
20001ce0:	ab01      	add	r3, sp, #4
20001ce2:	9305      	str	r3, [sp, #20]
20001ce4:	2302      	movs	r3, #2
20001ce6:	9306      	str	r3, [sp, #24]
20001ce8:	b10c      	cbz	r4, 20001cee <_puts_r+0x32>
20001cea:	69a3      	ldr	r3, [r4, #24]
20001cec:	b1eb      	cbz	r3, 20001d2a <_puts_r+0x6e>
20001cee:	f245 5300 	movw	r3, #21760	; 0x5500
20001cf2:	4620      	mov	r0, r4
20001cf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cf8:	681b      	ldr	r3, [r3, #0]
20001cfa:	689b      	ldr	r3, [r3, #8]
20001cfc:	899a      	ldrh	r2, [r3, #12]
20001cfe:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20001d02:	bf01      	itttt	eq
20001d04:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20001d08:	819a      	strheq	r2, [r3, #12]
20001d0a:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20001d0c:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20001d10:	68a1      	ldr	r1, [r4, #8]
20001d12:	bf08      	it	eq
20001d14:	665a      	streq	r2, [r3, #100]	; 0x64
20001d16:	aa05      	add	r2, sp, #20
20001d18:	f001 fa3e 	bl	20003198 <__sfvwrite_r>
20001d1c:	2800      	cmp	r0, #0
20001d1e:	bf14      	ite	ne
20001d20:	f04f 30ff 	movne.w	r0, #4294967295
20001d24:	200a      	moveq	r0, #10
20001d26:	b009      	add	sp, #36	; 0x24
20001d28:	bd30      	pop	{r4, r5, pc}
20001d2a:	4620      	mov	r0, r4
20001d2c:	f001 f8d0 	bl	20002ed0 <__sinit>
20001d30:	e7dd      	b.n	20001cee <_puts_r+0x32>
20001d32:	bf00      	nop

20001d34 <puts>:
20001d34:	f245 5300 	movw	r3, #21760	; 0x5500
20001d38:	4601      	mov	r1, r0
20001d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d3e:	6818      	ldr	r0, [r3, #0]
20001d40:	e7bc      	b.n	20001cbc <_puts_r>
20001d42:	bf00      	nop

20001d44 <strlen>:
20001d44:	f020 0103 	bic.w	r1, r0, #3
20001d48:	f010 0003 	ands.w	r0, r0, #3
20001d4c:	f1c0 0000 	rsb	r0, r0, #0
20001d50:	f851 3b04 	ldr.w	r3, [r1], #4
20001d54:	f100 0c04 	add.w	ip, r0, #4
20001d58:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20001d5c:	f06f 0200 	mvn.w	r2, #0
20001d60:	bf1c      	itt	ne
20001d62:	fa22 f20c 	lsrne.w	r2, r2, ip
20001d66:	4313      	orrne	r3, r2
20001d68:	f04f 0c01 	mov.w	ip, #1
20001d6c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20001d70:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20001d74:	eba3 020c 	sub.w	r2, r3, ip
20001d78:	ea22 0203 	bic.w	r2, r2, r3
20001d7c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20001d80:	bf04      	itt	eq
20001d82:	f851 3b04 	ldreq.w	r3, [r1], #4
20001d86:	3004      	addeq	r0, #4
20001d88:	d0f4      	beq.n	20001d74 <strlen+0x30>
20001d8a:	f013 0fff 	tst.w	r3, #255	; 0xff
20001d8e:	bf1f      	itttt	ne
20001d90:	3001      	addne	r0, #1
20001d92:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20001d96:	3001      	addne	r0, #1
20001d98:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20001d9c:	bf18      	it	ne
20001d9e:	3001      	addne	r0, #1
20001da0:	4770      	bx	lr
20001da2:	bf00      	nop

20001da4 <__sprint_r>:
20001da4:	6893      	ldr	r3, [r2, #8]
20001da6:	b510      	push	{r4, lr}
20001da8:	4614      	mov	r4, r2
20001daa:	b913      	cbnz	r3, 20001db2 <__sprint_r+0xe>
20001dac:	6053      	str	r3, [r2, #4]
20001dae:	4618      	mov	r0, r3
20001db0:	bd10      	pop	{r4, pc}
20001db2:	f001 f9f1 	bl	20003198 <__sfvwrite_r>
20001db6:	2300      	movs	r3, #0
20001db8:	6063      	str	r3, [r4, #4]
20001dba:	60a3      	str	r3, [r4, #8]
20001dbc:	bd10      	pop	{r4, pc}
20001dbe:	bf00      	nop

20001dc0 <_vfiprintf_r>:
20001dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20001dc4:	f5ad 6da2 	sub.w	sp, sp, #1296	; 0x510
20001dc8:	b083      	sub	sp, #12
20001dca:	460e      	mov	r6, r1
20001dcc:	4615      	mov	r5, r2
20001dce:	469b      	mov	fp, r3
20001dd0:	9002      	str	r0, [sp, #8]
20001dd2:	b118      	cbz	r0, 20001ddc <_vfiprintf_r+0x1c>
20001dd4:	6983      	ldr	r3, [r0, #24]
20001dd6:	2b00      	cmp	r3, #0
20001dd8:	f000 84ed 	beq.w	200027b6 <_vfiprintf_r+0x9f6>
20001ddc:	f245 435c 	movw	r3, #21596	; 0x545c
20001de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001de4:	429e      	cmp	r6, r3
20001de6:	f000 84ef 	beq.w	200027c8 <_vfiprintf_r+0xa08>
20001dea:	f245 437c 	movw	r3, #21628	; 0x547c
20001dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001df2:	429e      	cmp	r6, r3
20001df4:	f000 8604 	beq.w	20002a00 <_vfiprintf_r+0xc40>
20001df8:	f245 439c 	movw	r3, #21660	; 0x549c
20001dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e00:	429e      	cmp	r6, r3
20001e02:	bf04      	itt	eq
20001e04:	9a02      	ldreq	r2, [sp, #8]
20001e06:	68d6      	ldreq	r6, [r2, #12]
20001e08:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20001e0c:	fa1f f38c 	uxth.w	r3, ip
20001e10:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20001e14:	d109      	bne.n	20001e2a <_vfiprintf_r+0x6a>
20001e16:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20001e1a:	6e72      	ldr	r2, [r6, #100]	; 0x64
20001e1c:	f8a6 c00c 	strh.w	ip, [r6, #12]
20001e20:	fa1f f38c 	uxth.w	r3, ip
20001e24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20001e28:	6672      	str	r2, [r6, #100]	; 0x64
20001e2a:	f013 0f08 	tst.w	r3, #8
20001e2e:	f000 862c 	beq.w	20002a8a <_vfiprintf_r+0xcca>
20001e32:	6932      	ldr	r2, [r6, #16]
20001e34:	2a00      	cmp	r2, #0
20001e36:	f000 8628 	beq.w	20002a8a <_vfiprintf_r+0xcca>
20001e3a:	f003 031a 	and.w	r3, r3, #26
20001e3e:	2b0a      	cmp	r3, #10
20001e40:	f000 8477 	beq.w	20002732 <_vfiprintf_r+0x972>
20001e44:	f245 490c 	movw	r9, #21516	; 0x540c
20001e48:	2300      	movs	r3, #0
20001e4a:	f2c2 0900 	movt	r9, #8192	; 0x2000
20001e4e:	930a      	str	r3, [sp, #40]	; 0x28
20001e50:	9306      	str	r3, [sp, #24]
20001e52:	f50d 629c 	add.w	r2, sp, #1248	; 0x4e0
20001e56:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20001e5a:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20001e5e:	f8cd 350c 	str.w	r3, [sp, #1292]	; 0x50c
20001e62:	464b      	mov	r3, r9
20001e64:	46b1      	mov	r9, r6
20001e66:	461e      	mov	r6, r3
20001e68:	3228      	adds	r2, #40	; 0x28
20001e6a:	f8cd 4508 	str.w	r4, [sp, #1288]	; 0x508
20001e6e:	920d      	str	r2, [sp, #52]	; 0x34
20001e70:	782b      	ldrb	r3, [r5, #0]
20001e72:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
20001e76:	bf18      	it	ne
20001e78:	2201      	movne	r2, #1
20001e7a:	2b00      	cmp	r3, #0
20001e7c:	bf0c      	ite	eq
20001e7e:	2200      	moveq	r2, #0
20001e80:	f002 0201 	andne.w	r2, r2, #1
20001e84:	b33a      	cbz	r2, 20001ed6 <_vfiprintf_r+0x116>
20001e86:	462f      	mov	r7, r5
20001e88:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20001e8c:	1e1a      	subs	r2, r3, #0
20001e8e:	bf18      	it	ne
20001e90:	2201      	movne	r2, #1
20001e92:	2b25      	cmp	r3, #37	; 0x25
20001e94:	bf0c      	ite	eq
20001e96:	2200      	moveq	r2, #0
20001e98:	f002 0201 	andne.w	r2, r2, #1
20001e9c:	2a00      	cmp	r2, #0
20001e9e:	d1f3      	bne.n	20001e88 <_vfiprintf_r+0xc8>
20001ea0:	ebb7 0805 	subs.w	r8, r7, r5
20001ea4:	bf08      	it	eq
20001ea6:	463d      	moveq	r5, r7
20001ea8:	d015      	beq.n	20001ed6 <_vfiprintf_r+0x116>
20001eaa:	f8c4 8004 	str.w	r8, [r4, #4]
20001eae:	f8dd 350c 	ldr.w	r3, [sp, #1292]	; 0x50c
20001eb2:	f8dd 2510 	ldr.w	r2, [sp, #1296]	; 0x510
20001eb6:	3301      	adds	r3, #1
20001eb8:	6025      	str	r5, [r4, #0]
20001eba:	2b07      	cmp	r3, #7
20001ebc:	4442      	add	r2, r8
20001ebe:	f8cd 350c 	str.w	r3, [sp, #1292]	; 0x50c
20001ec2:	f8cd 2510 	str.w	r2, [sp, #1296]	; 0x510
20001ec6:	f300 83f4 	bgt.w	200026b2 <_vfiprintf_r+0x8f2>
20001eca:	3408      	adds	r4, #8
20001ecc:	9b06      	ldr	r3, [sp, #24]
20001ece:	463d      	mov	r5, r7
20001ed0:	4443      	add	r3, r8
20001ed2:	9306      	str	r3, [sp, #24]
20001ed4:	783b      	ldrb	r3, [r7, #0]
20001ed6:	2b00      	cmp	r3, #0
20001ed8:	f000 85a4 	beq.w	20002a24 <_vfiprintf_r+0xc64>
20001edc:	1c6a      	adds	r2, r5, #1
20001ede:	f04f 37ff 	mov.w	r7, #4294967295
20001ee2:	f04f 0c2b 	mov.w	ip, #43	; 0x2b
20001ee6:	f04f 0820 	mov.w	r8, #32
20001eea:	2000      	movs	r0, #0
20001eec:	f04f 0100 	mov.w	r1, #0
20001ef0:	9004      	str	r0, [sp, #16]
20001ef2:	f88d 1517 	strb.w	r1, [sp, #1303]	; 0x517
20001ef6:	786b      	ldrb	r3, [r5, #1]
20001ef8:	9001      	str	r0, [sp, #4]
20001efa:	1c55      	adds	r5, r2, #1
20001efc:	f1a3 0220 	sub.w	r2, r3, #32
20001f00:	2a58      	cmp	r2, #88	; 0x58
20001f02:	f200 8224 	bhi.w	2000234e <_vfiprintf_r+0x58e>
20001f06:	e8df f012 	tbh	[pc, r2, lsl #1]
20001f0a:	0218      	.short	0x0218
20001f0c:	02220222 	.word	0x02220222
20001f10:	02220211 	.word	0x02220211
20001f14:	02220222 	.word	0x02220222
20001f18:	02220222 	.word	0x02220222
20001f1c:	00de0222 	.word	0x00de0222
20001f20:	02220256 	.word	0x02220256
20001f24:	023900e8 	.word	0x023900e8
20001f28:	02320222 	.word	0x02320222
20001f2c:	01540154 	.word	0x01540154
20001f30:	01540154 	.word	0x01540154
20001f34:	01540154 	.word	0x01540154
20001f38:	01540154 	.word	0x01540154
20001f3c:	02220154 	.word	0x02220154
20001f40:	02220222 	.word	0x02220222
20001f44:	02220222 	.word	0x02220222
20001f48:	02220222 	.word	0x02220222
20001f4c:	02220222 	.word	0x02220222
20001f50:	00bd0222 	.word	0x00bd0222
20001f54:	02220222 	.word	0x02220222
20001f58:	02220222 	.word	0x02220222
20001f5c:	02220222 	.word	0x02220222
20001f60:	02220222 	.word	0x02220222
20001f64:	02220222 	.word	0x02220222
20001f68:	022200b0 	.word	0x022200b0
20001f6c:	02220222 	.word	0x02220222
20001f70:	02220222 	.word	0x02220222
20001f74:	02220059 	.word	0x02220059
20001f78:	01d50222 	.word	0x01d50222
20001f7c:	02220222 	.word	0x02220222
20001f80:	02220222 	.word	0x02220222
20001f84:	02220222 	.word	0x02220222
20001f88:	02220222 	.word	0x02220222
20001f8c:	02220222 	.word	0x02220222
20001f90:	00c10166 	.word	0x00c10166
20001f94:	02220222 	.word	0x02220222
20001f98:	01ce0222 	.word	0x01ce0222
20001f9c:	022200c1 	.word	0x022200c1
20001fa0:	01220222 	.word	0x01220222
20001fa4:	010c0222 	.word	0x010c0222
20001fa8:	00ef00b4 	.word	0x00ef00b4
20001fac:	0222014d 	.word	0x0222014d
20001fb0:	0222012c 	.word	0x0222012c
20001fb4:	0222005d 	.word	0x0222005d
20001fb8:	01f20222 	.word	0x01f20222
20001fbc:	9a01      	ldr	r2, [sp, #4]
20001fbe:	f042 0210 	orr.w	r2, r2, #16
20001fc2:	9201      	str	r2, [sp, #4]
20001fc4:	9b01      	ldr	r3, [sp, #4]
20001fc6:	f013 0f20 	tst.w	r3, #32
20001fca:	f000 844d 	beq.w	20002868 <_vfiprintf_r+0xaa8>
20001fce:	f10b 0307 	add.w	r3, fp, #7
20001fd2:	2101      	movs	r1, #1
20001fd4:	f023 0307 	bic.w	r3, r3, #7
20001fd8:	f103 0c08 	add.w	ip, r3, #8
20001fdc:	f8cd c00c 	str.w	ip, [sp, #12]
20001fe0:	e9d3 ab00 	ldrd	sl, fp, [r3]
20001fe4:	ea5a 000b 	orrs.w	r0, sl, fp
20001fe8:	bf0c      	ite	eq
20001fea:	2200      	moveq	r2, #0
20001fec:	2201      	movne	r2, #1
20001fee:	f04f 0300 	mov.w	r3, #0
20001ff2:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
20001ff6:	2f00      	cmp	r7, #0
20001ff8:	bfa2      	ittt	ge
20001ffa:	f8dd c004 	ldrge.w	ip, [sp, #4]
20001ffe:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20002002:	f8cd c004 	strge.w	ip, [sp, #4]
20002006:	2f00      	cmp	r7, #0
20002008:	bf18      	it	ne
2000200a:	f042 0201 	orrne.w	r2, r2, #1
2000200e:	2a00      	cmp	r2, #0
20002010:	f000 82bb 	beq.w	2000258a <_vfiprintf_r+0x7ca>
20002014:	2901      	cmp	r1, #1
20002016:	f000 83f4 	beq.w	20002802 <_vfiprintf_r+0xa42>
2000201a:	2902      	cmp	r1, #2
2000201c:	f000 83d8 	beq.w	200027d0 <_vfiprintf_r+0xa10>
20002020:	990d      	ldr	r1, [sp, #52]	; 0x34
20002022:	9108      	str	r1, [sp, #32]
20002024:	ea4f 08da 	mov.w	r8, sl, lsr #3
20002028:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
2000202c:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20002030:	f00a 0007 	and.w	r0, sl, #7
20002034:	46e3      	mov	fp, ip
20002036:	46c2      	mov	sl, r8
20002038:	3030      	adds	r0, #48	; 0x30
2000203a:	ea5a 020b 	orrs.w	r2, sl, fp
2000203e:	f801 0d01 	strb.w	r0, [r1, #-1]!
20002042:	d1ef      	bne.n	20002024 <_vfiprintf_r+0x264>
20002044:	f8dd c004 	ldr.w	ip, [sp, #4]
20002048:	9108      	str	r1, [sp, #32]
2000204a:	f01c 0f01 	tst.w	ip, #1
2000204e:	f000 846a 	beq.w	20002926 <_vfiprintf_r+0xb66>
20002052:	2830      	cmp	r0, #48	; 0x30
20002054:	f000 8514 	beq.w	20002a80 <_vfiprintf_r+0xcc0>
20002058:	9808      	ldr	r0, [sp, #32]
2000205a:	2330      	movs	r3, #48	; 0x30
2000205c:	f800 3d01 	strb.w	r3, [r0, #-1]!
20002060:	990d      	ldr	r1, [sp, #52]	; 0x34
20002062:	9008      	str	r0, [sp, #32]
20002064:	1a09      	subs	r1, r1, r0
20002066:	9105      	str	r1, [sp, #20]
20002068:	e29e      	b.n	200025a8 <_vfiprintf_r+0x7e8>
2000206a:	9901      	ldr	r1, [sp, #4]
2000206c:	f041 0110 	orr.w	r1, r1, #16
20002070:	9101      	str	r1, [sp, #4]
20002072:	9a01      	ldr	r2, [sp, #4]
20002074:	f012 0120 	ands.w	r1, r2, #32
20002078:	f000 8421 	beq.w	200028be <_vfiprintf_r+0xafe>
2000207c:	f10b 0307 	add.w	r3, fp, #7
20002080:	2100      	movs	r1, #0
20002082:	e7a7      	b.n	20001fd4 <_vfiprintf_r+0x214>
20002084:	9b01      	ldr	r3, [sp, #4]
20002086:	f043 0310 	orr.w	r3, r3, #16
2000208a:	9301      	str	r3, [sp, #4]
2000208c:	f8dd c004 	ldr.w	ip, [sp, #4]
20002090:	f01c 0f20 	tst.w	ip, #32
20002094:	f000 8400 	beq.w	20002898 <_vfiprintf_r+0xad8>
20002098:	f10b 0307 	add.w	r3, fp, #7
2000209c:	f023 0307 	bic.w	r3, r3, #7
200020a0:	f103 0008 	add.w	r0, r3, #8
200020a4:	9003      	str	r0, [sp, #12]
200020a6:	e9d3 ab00 	ldrd	sl, fp, [r3]
200020aa:	f1ba 0f00 	cmp.w	sl, #0
200020ae:	f17b 0300 	sbcs.w	r3, fp, #0
200020b2:	f2c0 844b 	blt.w	2000294c <_vfiprintf_r+0xb8c>
200020b6:	ea5a 0c0b 	orrs.w	ip, sl, fp
200020ba:	f04f 0101 	mov.w	r1, #1
200020be:	bf0c      	ite	eq
200020c0:	2200      	moveq	r2, #0
200020c2:	2201      	movne	r2, #1
200020c4:	e797      	b.n	20001ff6 <_vfiprintf_r+0x236>
200020c6:	f8db 3000 	ldr.w	r3, [fp]
200020ca:	f10b 0b04 	add.w	fp, fp, #4
200020ce:	2b00      	cmp	r3, #0
200020d0:	9304      	str	r3, [sp, #16]
200020d2:	da06      	bge.n	200020e2 <_vfiprintf_r+0x322>
200020d4:	9804      	ldr	r0, [sp, #16]
200020d6:	4240      	negs	r0, r0
200020d8:	9004      	str	r0, [sp, #16]
200020da:	9901      	ldr	r1, [sp, #4]
200020dc:	f041 0104 	orr.w	r1, r1, #4
200020e0:	9101      	str	r1, [sp, #4]
200020e2:	462a      	mov	r2, r5
200020e4:	782b      	ldrb	r3, [r5, #0]
200020e6:	e708      	b.n	20001efa <_vfiprintf_r+0x13a>
200020e8:	f8db 3000 	ldr.w	r3, [fp]
200020ec:	f245 4040 	movw	r0, #21568	; 0x5440
200020f0:	9901      	ldr	r1, [sp, #4]
200020f2:	f10b 0b04 	add.w	fp, fp, #4
200020f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200020fa:	f8cd b00c 	str.w	fp, [sp, #12]
200020fe:	f041 0102 	orr.w	r1, r1, #2
20002102:	900a      	str	r0, [sp, #40]	; 0x28
20002104:	9101      	str	r1, [sp, #4]
20002106:	1e1a      	subs	r2, r3, #0
20002108:	bf18      	it	ne
2000210a:	2201      	movne	r2, #1
2000210c:	2130      	movs	r1, #48	; 0x30
2000210e:	469a      	mov	sl, r3
20002110:	f04f 0b00 	mov.w	fp, #0
20002114:	f88d 1514 	strb.w	r1, [sp, #1300]	; 0x514
20002118:	2178      	movs	r1, #120	; 0x78
2000211a:	f88d 1515 	strb.w	r1, [sp, #1301]	; 0x515
2000211e:	2102      	movs	r1, #2
20002120:	e765      	b.n	20001fee <_vfiprintf_r+0x22e>
20002122:	9901      	ldr	r1, [sp, #4]
20002124:	f011 0f20 	tst.w	r1, #32
20002128:	f040 844a 	bne.w	200029c0 <_vfiprintf_r+0xc00>
2000212c:	9b01      	ldr	r3, [sp, #4]
2000212e:	f013 0f10 	tst.w	r3, #16
20002132:	f040 8459 	bne.w	200029e8 <_vfiprintf_r+0xc28>
20002136:	9901      	ldr	r1, [sp, #4]
20002138:	f011 0f40 	tst.w	r1, #64	; 0x40
2000213c:	f000 8454 	beq.w	200029e8 <_vfiprintf_r+0xc28>
20002140:	f8db 3000 	ldr.w	r3, [fp]
20002144:	f10b 0b04 	add.w	fp, fp, #4
20002148:	9a06      	ldr	r2, [sp, #24]
2000214a:	801a      	strh	r2, [r3, #0]
2000214c:	e690      	b.n	20001e70 <_vfiprintf_r+0xb0>
2000214e:	782b      	ldrb	r3, [r5, #0]
20002150:	2b6c      	cmp	r3, #108	; 0x6c
20002152:	f000 8441 	beq.w	200029d8 <_vfiprintf_r+0xc18>
20002156:	9901      	ldr	r1, [sp, #4]
20002158:	462a      	mov	r2, r5
2000215a:	f041 0110 	orr.w	r1, r1, #16
2000215e:	9101      	str	r1, [sp, #4]
20002160:	e6cb      	b.n	20001efa <_vfiprintf_r+0x13a>
20002162:	465b      	mov	r3, fp
20002164:	f04f 0200 	mov.w	r2, #0
20002168:	f88d 2517 	strb.w	r2, [sp, #1303]	; 0x517
2000216c:	f10b 0b04 	add.w	fp, fp, #4
20002170:	681b      	ldr	r3, [r3, #0]
20002172:	9308      	str	r3, [sp, #32]
20002174:	2b00      	cmp	r3, #0
20002176:	f000 8468 	beq.w	20002a4a <_vfiprintf_r+0xc8a>
2000217a:	2f00      	cmp	r7, #0
2000217c:	9808      	ldr	r0, [sp, #32]
2000217e:	f2c0 845e 	blt.w	20002a3e <_vfiprintf_r+0xc7e>
20002182:	2100      	movs	r1, #0
20002184:	463a      	mov	r2, r7
20002186:	f001 fd31 	bl	20003bec <memchr>
2000218a:	4603      	mov	r3, r0
2000218c:	2800      	cmp	r0, #0
2000218e:	f000 8433 	beq.w	200029f8 <_vfiprintf_r+0xc38>
20002192:	9808      	ldr	r0, [sp, #32]
20002194:	1a1b      	subs	r3, r3, r0
20002196:	9305      	str	r3, [sp, #20]
20002198:	42bb      	cmp	r3, r7
2000219a:	f300 842d 	bgt.w	200029f8 <_vfiprintf_r+0xc38>
2000219e:	2100      	movs	r1, #0
200021a0:	9107      	str	r1, [sp, #28]
200021a2:	e204      	b.n	200025ae <_vfiprintf_r+0x7ee>
200021a4:	9a01      	ldr	r2, [sp, #4]
200021a6:	f042 0220 	orr.w	r2, r2, #32
200021aa:	9201      	str	r2, [sp, #4]
200021ac:	462a      	mov	r2, r5
200021ae:	782b      	ldrb	r3, [r5, #0]
200021b0:	e6a3      	b.n	20001efa <_vfiprintf_r+0x13a>
200021b2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
200021b6:	2000      	movs	r0, #0
200021b8:	462a      	mov	r2, r5
200021ba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
200021be:	f812 3b01 	ldrb.w	r3, [r2], #1
200021c2:	eb01 0040 	add.w	r0, r1, r0, lsl #1
200021c6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
200021ca:	4615      	mov	r5, r2
200021cc:	2909      	cmp	r1, #9
200021ce:	d9f3      	bls.n	200021b8 <_vfiprintf_r+0x3f8>
200021d0:	9004      	str	r0, [sp, #16]
200021d2:	4615      	mov	r5, r2
200021d4:	e692      	b.n	20001efc <_vfiprintf_r+0x13c>
200021d6:	465b      	mov	r3, fp
200021d8:	f10b 0b04 	add.w	fp, fp, #4
200021dc:	f04f 0c01 	mov.w	ip, #1
200021e0:	f50d 619c 	add.w	r1, sp, #1248	; 0x4e0
200021e4:	681b      	ldr	r3, [r3, #0]
200021e6:	f04f 0200 	mov.w	r2, #0
200021ea:	f8cd c00c 	str.w	ip, [sp, #12]
200021ee:	f8cd c014 	str.w	ip, [sp, #20]
200021f2:	9108      	str	r1, [sp, #32]
200021f4:	f88d 2517 	strb.w	r2, [sp, #1303]	; 0x517
200021f8:	f88d 34e0 	strb.w	r3, [sp, #1248]	; 0x4e0
200021fc:	2200      	movs	r2, #0
200021fe:	9207      	str	r2, [sp, #28]
20002200:	9901      	ldr	r1, [sp, #4]
20002202:	f011 0102 	ands.w	r1, r1, #2
20002206:	910c      	str	r1, [sp, #48]	; 0x30
20002208:	d002      	beq.n	20002210 <_vfiprintf_r+0x450>
2000220a:	9a03      	ldr	r2, [sp, #12]
2000220c:	3202      	adds	r2, #2
2000220e:	9203      	str	r2, [sp, #12]
20002210:	9b01      	ldr	r3, [sp, #4]
20002212:	f013 0384 	ands.w	r3, r3, #132	; 0x84
20002216:	930b      	str	r3, [sp, #44]	; 0x2c
20002218:	f040 80d2 	bne.w	200023c0 <_vfiprintf_r+0x600>
2000221c:	9804      	ldr	r0, [sp, #16]
2000221e:	9903      	ldr	r1, [sp, #12]
20002220:	1a47      	subs	r7, r0, r1
20002222:	2f00      	cmp	r7, #0
20002224:	f340 80cc 	ble.w	200023c0 <_vfiprintf_r+0x600>
20002228:	2f10      	cmp	r7, #16
2000222a:	f340 8421 	ble.w	20002a70 <_vfiprintf_r+0xcb0>
2000222e:	f245 400c 	movw	r0, #21516	; 0x540c
20002232:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20002236:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000223a:	f04f 0810 	mov.w	r8, #16
2000223e:	9009      	str	r0, [sp, #36]	; 0x24
20002240:	f50d 6aa1 	add.w	sl, sp, #1288	; 0x508
20002244:	e002      	b.n	2000224c <_vfiprintf_r+0x48c>
20002246:	3f10      	subs	r7, #16
20002248:	2f10      	cmp	r7, #16
2000224a:	dd1c      	ble.n	20002286 <_vfiprintf_r+0x4c6>
2000224c:	f8c4 8004 	str.w	r8, [r4, #4]
20002250:	3310      	adds	r3, #16
20002252:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
20002256:	6026      	str	r6, [r4, #0]
20002258:	3408      	adds	r4, #8
2000225a:	3201      	adds	r2, #1
2000225c:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20002260:	2a07      	cmp	r2, #7
20002262:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
20002266:	ddee      	ble.n	20002246 <_vfiprintf_r+0x486>
20002268:	9802      	ldr	r0, [sp, #8]
2000226a:	4649      	mov	r1, r9
2000226c:	4652      	mov	r2, sl
2000226e:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20002272:	f7ff fd97 	bl	20001da4 <__sprint_r>
20002276:	2800      	cmp	r0, #0
20002278:	f040 81b3 	bne.w	200025e2 <_vfiprintf_r+0x822>
2000227c:	3f10      	subs	r7, #16
2000227e:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20002282:	2f10      	cmp	r7, #16
20002284:	dce2      	bgt.n	2000224c <_vfiprintf_r+0x48c>
20002286:	6067      	str	r7, [r4, #4]
20002288:	19db      	adds	r3, r3, r7
2000228a:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
2000228e:	9909      	ldr	r1, [sp, #36]	; 0x24
20002290:	3201      	adds	r2, #1
20002292:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20002296:	2a07      	cmp	r2, #7
20002298:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
2000229c:	6021      	str	r1, [r4, #0]
2000229e:	f300 8334 	bgt.w	2000290a <_vfiprintf_r+0xb4a>
200022a2:	3408      	adds	r4, #8
200022a4:	e08e      	b.n	200023c4 <_vfiprintf_r+0x604>
200022a6:	9b01      	ldr	r3, [sp, #4]
200022a8:	462a      	mov	r2, r5
200022aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200022ae:	9301      	str	r3, [sp, #4]
200022b0:	782b      	ldrb	r3, [r5, #0]
200022b2:	e622      	b.n	20001efa <_vfiprintf_r+0x13a>
200022b4:	9801      	ldr	r0, [sp, #4]
200022b6:	f245 412c 	movw	r1, #21548	; 0x542c
200022ba:	f2c2 0100 	movt	r1, #8192	; 0x2000
200022be:	910a      	str	r1, [sp, #40]	; 0x28
200022c0:	f010 0f20 	tst.w	r0, #32
200022c4:	d01d      	beq.n	20002302 <_vfiprintf_r+0x542>
200022c6:	f10b 0207 	add.w	r2, fp, #7
200022ca:	f022 0207 	bic.w	r2, r2, #7
200022ce:	f102 0108 	add.w	r1, r2, #8
200022d2:	9103      	str	r1, [sp, #12]
200022d4:	e9d2 ab00 	ldrd	sl, fp, [r2]
200022d8:	ea5a 000b 	orrs.w	r0, sl, fp
200022dc:	9901      	ldr	r1, [sp, #4]
200022de:	bf0c      	ite	eq
200022e0:	2200      	moveq	r2, #0
200022e2:	2201      	movne	r2, #1
200022e4:	4211      	tst	r1, r2
200022e6:	f040 8303 	bne.w	200028f0 <_vfiprintf_r+0xb30>
200022ea:	2102      	movs	r1, #2
200022ec:	e67f      	b.n	20001fee <_vfiprintf_r+0x22e>
200022ee:	9801      	ldr	r0, [sp, #4]
200022f0:	f245 4c40 	movw	ip, #21568	; 0x5440
200022f4:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200022f8:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200022fc:	f010 0f20 	tst.w	r0, #32
20002300:	d1e1      	bne.n	200022c6 <_vfiprintf_r+0x506>
20002302:	9a01      	ldr	r2, [sp, #4]
20002304:	f012 0f10 	tst.w	r2, #16
20002308:	f040 833e 	bne.w	20002988 <_vfiprintf_r+0xbc8>
2000230c:	f8dd c004 	ldr.w	ip, [sp, #4]
20002310:	f01c 0f40 	tst.w	ip, #64	; 0x40
20002314:	f000 8338 	beq.w	20002988 <_vfiprintf_r+0xbc8>
20002318:	f8bb a000 	ldrh.w	sl, [fp]
2000231c:	f10b 0b04 	add.w	fp, fp, #4
20002320:	f8cd b00c 	str.w	fp, [sp, #12]
20002324:	46d2      	mov	sl, sl
20002326:	f04f 0b00 	mov.w	fp, #0
2000232a:	e7d5      	b.n	200022d8 <_vfiprintf_r+0x518>
2000232c:	9a01      	ldr	r2, [sp, #4]
2000232e:	f042 0201 	orr.w	r2, r2, #1
20002332:	9201      	str	r2, [sp, #4]
20002334:	462a      	mov	r2, r5
20002336:	782b      	ldrb	r3, [r5, #0]
20002338:	e5df      	b.n	20001efa <_vfiprintf_r+0x13a>
2000233a:	f89d 3517 	ldrb.w	r3, [sp, #1303]	; 0x517
2000233e:	2b00      	cmp	r3, #0
20002340:	f040 833a 	bne.w	200029b8 <_vfiprintf_r+0xbf8>
20002344:	f88d 8517 	strb.w	r8, [sp, #1303]	; 0x517
20002348:	462a      	mov	r2, r5
2000234a:	782b      	ldrb	r3, [r5, #0]
2000234c:	e5d5      	b.n	20001efa <_vfiprintf_r+0x13a>
2000234e:	2b00      	cmp	r3, #0
20002350:	f000 8368 	beq.w	20002a24 <_vfiprintf_r+0xc64>
20002354:	2201      	movs	r2, #1
20002356:	f88d 34e0 	strb.w	r3, [sp, #1248]	; 0x4e0
2000235a:	f50d 609c 	add.w	r0, sp, #1248	; 0x4e0
2000235e:	f04f 0300 	mov.w	r3, #0
20002362:	9203      	str	r2, [sp, #12]
20002364:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
20002368:	9205      	str	r2, [sp, #20]
2000236a:	9008      	str	r0, [sp, #32]
2000236c:	e746      	b.n	200021fc <_vfiprintf_r+0x43c>
2000236e:	9a01      	ldr	r2, [sp, #4]
20002370:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002374:	9201      	str	r2, [sp, #4]
20002376:	462a      	mov	r2, r5
20002378:	782b      	ldrb	r3, [r5, #0]
2000237a:	e5be      	b.n	20001efa <_vfiprintf_r+0x13a>
2000237c:	462a      	mov	r2, r5
2000237e:	f812 3b01 	ldrb.w	r3, [r2], #1
20002382:	2b2a      	cmp	r3, #42	; 0x2a
20002384:	f000 838e 	beq.w	20002aa4 <_vfiprintf_r+0xce4>
20002388:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
2000238c:	2909      	cmp	r1, #9
2000238e:	f200 836b 	bhi.w	20002a68 <_vfiprintf_r+0xca8>
20002392:	3502      	adds	r5, #2
20002394:	2700      	movs	r7, #0
20002396:	f815 3c01 	ldrb.w	r3, [r5, #-1]
2000239a:	eb07 0787 	add.w	r7, r7, r7, lsl #2
2000239e:	462a      	mov	r2, r5
200023a0:	3501      	adds	r5, #1
200023a2:	eb01 0747 	add.w	r7, r1, r7, lsl #1
200023a6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
200023aa:	2909      	cmp	r1, #9
200023ac:	d9f3      	bls.n	20002396 <_vfiprintf_r+0x5d6>
200023ae:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
200023b2:	4615      	mov	r5, r2
200023b4:	e5a2      	b.n	20001efc <_vfiprintf_r+0x13c>
200023b6:	f88d c517 	strb.w	ip, [sp, #1303]	; 0x517
200023ba:	462a      	mov	r2, r5
200023bc:	782b      	ldrb	r3, [r5, #0]
200023be:	e59c      	b.n	20001efa <_vfiprintf_r+0x13a>
200023c0:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200023c4:	f89d 2517 	ldrb.w	r2, [sp, #1303]	; 0x517
200023c8:	b18a      	cbz	r2, 200023ee <_vfiprintf_r+0x62e>
200023ca:	2201      	movs	r2, #1
200023cc:	6062      	str	r2, [r4, #4]
200023ce:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
200023d2:	189b      	adds	r3, r3, r2
200023d4:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200023d8:	1889      	adds	r1, r1, r2
200023da:	f50d 62a2 	add.w	r2, sp, #1296	; 0x510
200023de:	3207      	adds	r2, #7
200023e0:	2907      	cmp	r1, #7
200023e2:	6022      	str	r2, [r4, #0]
200023e4:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
200023e8:	f300 8195 	bgt.w	20002716 <_vfiprintf_r+0x956>
200023ec:	3408      	adds	r4, #8
200023ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200023f0:	b18a      	cbz	r2, 20002416 <_vfiprintf_r+0x656>
200023f2:	2202      	movs	r2, #2
200023f4:	6062      	str	r2, [r4, #4]
200023f6:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
200023fa:	189b      	adds	r3, r3, r2
200023fc:	f50d 62a2 	add.w	r2, sp, #1296	; 0x510
20002400:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20002404:	3101      	adds	r1, #1
20002406:	3204      	adds	r2, #4
20002408:	2907      	cmp	r1, #7
2000240a:	6022      	str	r2, [r4, #0]
2000240c:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
20002410:	f300 8173 	bgt.w	200026fa <_vfiprintf_r+0x93a>
20002414:	3408      	adds	r4, #8
20002416:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
2000241a:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
2000241e:	f000 80f3 	beq.w	20002608 <_vfiprintf_r+0x848>
20002422:	f8dd c01c 	ldr.w	ip, [sp, #28]
20002426:	9a05      	ldr	r2, [sp, #20]
20002428:	ebc2 070c 	rsb	r7, r2, ip
2000242c:	2f00      	cmp	r7, #0
2000242e:	dd3e      	ble.n	200024ae <_vfiprintf_r+0x6ee>
20002430:	2f10      	cmp	r7, #16
20002432:	f8df 8688 	ldr.w	r8, [pc, #1672]	; 20002abc <_vfiprintf_r+0xcfc>
20002436:	dd2b      	ble.n	20002490 <_vfiprintf_r+0x6d0>
20002438:	4642      	mov	r2, r8
2000243a:	f04f 0a10 	mov.w	sl, #16
2000243e:	46a8      	mov	r8, r5
20002440:	4615      	mov	r5, r2
20002442:	e004      	b.n	2000244e <_vfiprintf_r+0x68e>
20002444:	3f10      	subs	r7, #16
20002446:	2f10      	cmp	r7, #16
20002448:	dd1f      	ble.n	2000248a <_vfiprintf_r+0x6ca>
2000244a:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
2000244e:	f8c4 a004 	str.w	sl, [r4, #4]
20002452:	3310      	adds	r3, #16
20002454:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
20002458:	6025      	str	r5, [r4, #0]
2000245a:	3408      	adds	r4, #8
2000245c:	3201      	adds	r2, #1
2000245e:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20002462:	2a07      	cmp	r2, #7
20002464:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
20002468:	ddec      	ble.n	20002444 <_vfiprintf_r+0x684>
2000246a:	9802      	ldr	r0, [sp, #8]
2000246c:	4649      	mov	r1, r9
2000246e:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20002472:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20002476:	f7ff fc95 	bl	20001da4 <__sprint_r>
2000247a:	2800      	cmp	r0, #0
2000247c:	f040 80b1 	bne.w	200025e2 <_vfiprintf_r+0x822>
20002480:	3f10      	subs	r7, #16
20002482:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20002486:	2f10      	cmp	r7, #16
20002488:	dcdf      	bgt.n	2000244a <_vfiprintf_r+0x68a>
2000248a:	462a      	mov	r2, r5
2000248c:	4645      	mov	r5, r8
2000248e:	4690      	mov	r8, r2
20002490:	6067      	str	r7, [r4, #4]
20002492:	19db      	adds	r3, r3, r7
20002494:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
20002498:	f8c4 8000 	str.w	r8, [r4]
2000249c:	3201      	adds	r2, #1
2000249e:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200024a2:	2a07      	cmp	r2, #7
200024a4:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
200024a8:	f300 8119 	bgt.w	200026de <_vfiprintf_r+0x91e>
200024ac:	3408      	adds	r4, #8
200024ae:	9805      	ldr	r0, [sp, #20]
200024b0:	9908      	ldr	r1, [sp, #32]
200024b2:	181b      	adds	r3, r3, r0
200024b4:	6060      	str	r0, [r4, #4]
200024b6:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
200024ba:	6021      	str	r1, [r4, #0]
200024bc:	3201      	adds	r2, #1
200024be:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200024c2:	2a07      	cmp	r2, #7
200024c4:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
200024c8:	bfd8      	it	le
200024ca:	f104 0208 	addle.w	r2, r4, #8
200024ce:	f300 80e3 	bgt.w	20002698 <_vfiprintf_r+0x8d8>
200024d2:	f8dd c004 	ldr.w	ip, [sp, #4]
200024d6:	f01c 0f04 	tst.w	ip, #4
200024da:	d046      	beq.n	2000256a <_vfiprintf_r+0x7aa>
200024dc:	9804      	ldr	r0, [sp, #16]
200024de:	9903      	ldr	r1, [sp, #12]
200024e0:	1a47      	subs	r7, r0, r1
200024e2:	2f00      	cmp	r7, #0
200024e4:	f340 80f8 	ble.w	200026d8 <_vfiprintf_r+0x918>
200024e8:	2f10      	cmp	r7, #16
200024ea:	bfde      	ittt	le
200024ec:	f245 400c 	movwle	r0, #21516	; 0x540c
200024f0:	f2c2 0000 	movtle	r0, #8192	; 0x2000
200024f4:	9009      	strle	r0, [sp, #36]	; 0x24
200024f6:	dd2a      	ble.n	2000254e <_vfiprintf_r+0x78e>
200024f8:	f245 410c 	movw	r1, #21516	; 0x540c
200024fc:	2410      	movs	r4, #16
200024fe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002502:	f50d 68a1 	add.w	r8, sp, #1288	; 0x508
20002506:	9109      	str	r1, [sp, #36]	; 0x24
20002508:	f8dd a008 	ldr.w	sl, [sp, #8]
2000250c:	e004      	b.n	20002518 <_vfiprintf_r+0x758>
2000250e:	3f10      	subs	r7, #16
20002510:	2f10      	cmp	r7, #16
20002512:	dd1c      	ble.n	2000254e <_vfiprintf_r+0x78e>
20002514:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20002518:	6054      	str	r4, [r2, #4]
2000251a:	3310      	adds	r3, #16
2000251c:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
20002520:	6016      	str	r6, [r2, #0]
20002522:	3208      	adds	r2, #8
20002524:	3101      	adds	r1, #1
20002526:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
2000252a:	2907      	cmp	r1, #7
2000252c:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
20002530:	dded      	ble.n	2000250e <_vfiprintf_r+0x74e>
20002532:	4642      	mov	r2, r8
20002534:	4650      	mov	r0, sl
20002536:	4649      	mov	r1, r9
20002538:	f7ff fc34 	bl	20001da4 <__sprint_r>
2000253c:	f50d 6294 	add.w	r2, sp, #1184	; 0x4a0
20002540:	2800      	cmp	r0, #0
20002542:	d14e      	bne.n	200025e2 <_vfiprintf_r+0x822>
20002544:	3f10      	subs	r7, #16
20002546:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
2000254a:	2f10      	cmp	r7, #16
2000254c:	dce2      	bgt.n	20002514 <_vfiprintf_r+0x754>
2000254e:	9809      	ldr	r0, [sp, #36]	; 0x24
20002550:	19db      	adds	r3, r3, r7
20002552:	6057      	str	r7, [r2, #4]
20002554:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20002558:	6010      	str	r0, [r2, #0]
2000255a:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
2000255e:	3201      	adds	r2, #1
20002560:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
20002564:	2a07      	cmp	r2, #7
20002566:	f300 80af 	bgt.w	200026c8 <_vfiprintf_r+0x908>
2000256a:	9906      	ldr	r1, [sp, #24]
2000256c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20002570:	9a04      	ldr	r2, [sp, #16]
20002572:	4594      	cmp	ip, r2
20002574:	bfac      	ite	ge
20002576:	4461      	addge	r1, ip
20002578:	1889      	addlt	r1, r1, r2
2000257a:	9106      	str	r1, [sp, #24]
2000257c:	bb4b      	cbnz	r3, 200025d2 <_vfiprintf_r+0x812>
2000257e:	2000      	movs	r0, #0
20002580:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20002584:	f8cd 050c 	str.w	r0, [sp, #1292]	; 0x50c
20002588:	e472      	b.n	20001e70 <_vfiprintf_r+0xb0>
2000258a:	2900      	cmp	r1, #0
2000258c:	d137      	bne.n	200025fe <_vfiprintf_r+0x83e>
2000258e:	9901      	ldr	r1, [sp, #4]
20002590:	f011 0f01 	tst.w	r1, #1
20002594:	d033      	beq.n	200025fe <_vfiprintf_r+0x83e>
20002596:	f50d 629c 	add.w	r2, sp, #1248	; 0x4e0
2000259a:	2330      	movs	r3, #48	; 0x30
2000259c:	3227      	adds	r2, #39	; 0x27
2000259e:	f88d 3507 	strb.w	r3, [sp, #1287]	; 0x507
200025a2:	9208      	str	r2, [sp, #32]
200025a4:	2301      	movs	r3, #1
200025a6:	9305      	str	r3, [sp, #20]
200025a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
200025ac:	9707      	str	r7, [sp, #28]
200025ae:	f8dd c014 	ldr.w	ip, [sp, #20]
200025b2:	9807      	ldr	r0, [sp, #28]
200025b4:	f89d 3517 	ldrb.w	r3, [sp, #1303]	; 0x517
200025b8:	4584      	cmp	ip, r0
200025ba:	bfb8      	it	lt
200025bc:	4684      	movlt	ip, r0
200025be:	f8cd c00c 	str.w	ip, [sp, #12]
200025c2:	2b00      	cmp	r3, #0
200025c4:	f43f ae1c 	beq.w	20002200 <_vfiprintf_r+0x440>
200025c8:	f10c 0c01 	add.w	ip, ip, #1
200025cc:	f8cd c00c 	str.w	ip, [sp, #12]
200025d0:	e616      	b.n	20002200 <_vfiprintf_r+0x440>
200025d2:	9802      	ldr	r0, [sp, #8]
200025d4:	4649      	mov	r1, r9
200025d6:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200025da:	f7ff fbe3 	bl	20001da4 <__sprint_r>
200025de:	2800      	cmp	r0, #0
200025e0:	d0cd      	beq.n	2000257e <_vfiprintf_r+0x7be>
200025e2:	464e      	mov	r6, r9
200025e4:	89b3      	ldrh	r3, [r6, #12]
200025e6:	f013 0f40 	tst.w	r3, #64	; 0x40
200025ea:	d002      	beq.n	200025f2 <_vfiprintf_r+0x832>
200025ec:	f04f 31ff 	mov.w	r1, #4294967295
200025f0:	9106      	str	r1, [sp, #24]
200025f2:	9806      	ldr	r0, [sp, #24]
200025f4:	b047      	add	sp, #284	; 0x11c
200025f6:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
200025fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200025fe:	980d      	ldr	r0, [sp, #52]	; 0x34
20002600:	2100      	movs	r1, #0
20002602:	9105      	str	r1, [sp, #20]
20002604:	9008      	str	r0, [sp, #32]
20002606:	e7cf      	b.n	200025a8 <_vfiprintf_r+0x7e8>
20002608:	9804      	ldr	r0, [sp, #16]
2000260a:	9903      	ldr	r1, [sp, #12]
2000260c:	1a47      	subs	r7, r0, r1
2000260e:	2f00      	cmp	r7, #0
20002610:	bfd8      	it	le
20002612:	f8dd 3510 	ldrle.w	r3, [sp, #1296]	; 0x510
20002616:	f77f af04 	ble.w	20002422 <_vfiprintf_r+0x662>
2000261a:	2f10      	cmp	r7, #16
2000261c:	f8df 849c 	ldr.w	r8, [pc, #1180]	; 20002abc <_vfiprintf_r+0xcfc>
20002620:	dd2a      	ble.n	20002678 <_vfiprintf_r+0x8b8>
20002622:	4642      	mov	r2, r8
20002624:	f04f 0a10 	mov.w	sl, #16
20002628:	46a8      	mov	r8, r5
2000262a:	4615      	mov	r5, r2
2000262c:	e004      	b.n	20002638 <_vfiprintf_r+0x878>
2000262e:	3f10      	subs	r7, #16
20002630:	2f10      	cmp	r7, #16
20002632:	dd1e      	ble.n	20002672 <_vfiprintf_r+0x8b2>
20002634:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20002638:	f8c4 a004 	str.w	sl, [r4, #4]
2000263c:	3310      	adds	r3, #16
2000263e:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
20002642:	6025      	str	r5, [r4, #0]
20002644:	3408      	adds	r4, #8
20002646:	3201      	adds	r2, #1
20002648:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
2000264c:	2a07      	cmp	r2, #7
2000264e:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
20002652:	ddec      	ble.n	2000262e <_vfiprintf_r+0x86e>
20002654:	9802      	ldr	r0, [sp, #8]
20002656:	4649      	mov	r1, r9
20002658:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
2000265c:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20002660:	f7ff fba0 	bl	20001da4 <__sprint_r>
20002664:	2800      	cmp	r0, #0
20002666:	d1bc      	bne.n	200025e2 <_vfiprintf_r+0x822>
20002668:	3f10      	subs	r7, #16
2000266a:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
2000266e:	2f10      	cmp	r7, #16
20002670:	dce0      	bgt.n	20002634 <_vfiprintf_r+0x874>
20002672:	462a      	mov	r2, r5
20002674:	4645      	mov	r5, r8
20002676:	4690      	mov	r8, r2
20002678:	6067      	str	r7, [r4, #4]
2000267a:	19db      	adds	r3, r3, r7
2000267c:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
20002680:	f8c4 8000 	str.w	r8, [r4]
20002684:	3201      	adds	r2, #1
20002686:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
2000268a:	2a07      	cmp	r2, #7
2000268c:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
20002690:	f300 81ba 	bgt.w	20002a08 <_vfiprintf_r+0xc48>
20002694:	3408      	adds	r4, #8
20002696:	e6c4      	b.n	20002422 <_vfiprintf_r+0x662>
20002698:	9802      	ldr	r0, [sp, #8]
2000269a:	4649      	mov	r1, r9
2000269c:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200026a0:	f7ff fb80 	bl	20001da4 <__sprint_r>
200026a4:	2800      	cmp	r0, #0
200026a6:	d19c      	bne.n	200025e2 <_vfiprintf_r+0x822>
200026a8:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200026ac:	f50d 6294 	add.w	r2, sp, #1184	; 0x4a0
200026b0:	e70f      	b.n	200024d2 <_vfiprintf_r+0x712>
200026b2:	9802      	ldr	r0, [sp, #8]
200026b4:	4649      	mov	r1, r9
200026b6:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200026ba:	f7ff fb73 	bl	20001da4 <__sprint_r>
200026be:	2800      	cmp	r0, #0
200026c0:	d18f      	bne.n	200025e2 <_vfiprintf_r+0x822>
200026c2:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
200026c6:	e401      	b.n	20001ecc <_vfiprintf_r+0x10c>
200026c8:	9802      	ldr	r0, [sp, #8]
200026ca:	4649      	mov	r1, r9
200026cc:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200026d0:	f7ff fb68 	bl	20001da4 <__sprint_r>
200026d4:	2800      	cmp	r0, #0
200026d6:	d184      	bne.n	200025e2 <_vfiprintf_r+0x822>
200026d8:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200026dc:	e745      	b.n	2000256a <_vfiprintf_r+0x7aa>
200026de:	9802      	ldr	r0, [sp, #8]
200026e0:	4649      	mov	r1, r9
200026e2:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200026e6:	f7ff fb5d 	bl	20001da4 <__sprint_r>
200026ea:	2800      	cmp	r0, #0
200026ec:	f47f af79 	bne.w	200025e2 <_vfiprintf_r+0x822>
200026f0:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200026f4:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
200026f8:	e6d9      	b.n	200024ae <_vfiprintf_r+0x6ee>
200026fa:	9802      	ldr	r0, [sp, #8]
200026fc:	4649      	mov	r1, r9
200026fe:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20002702:	f7ff fb4f 	bl	20001da4 <__sprint_r>
20002706:	2800      	cmp	r0, #0
20002708:	f47f af6b 	bne.w	200025e2 <_vfiprintf_r+0x822>
2000270c:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20002710:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20002714:	e67f      	b.n	20002416 <_vfiprintf_r+0x656>
20002716:	9802      	ldr	r0, [sp, #8]
20002718:	4649      	mov	r1, r9
2000271a:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
2000271e:	f7ff fb41 	bl	20001da4 <__sprint_r>
20002722:	2800      	cmp	r0, #0
20002724:	f47f af5d 	bne.w	200025e2 <_vfiprintf_r+0x822>
20002728:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
2000272c:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20002730:	e65d      	b.n	200023ee <_vfiprintf_r+0x62e>
20002732:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20002736:	2b00      	cmp	r3, #0
20002738:	f6ff ab84 	blt.w	20001e44 <_vfiprintf_r+0x84>
2000273c:	6a37      	ldr	r7, [r6, #32]
2000273e:	f02c 0c02 	bic.w	ip, ip, #2
20002742:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20002746:	f50d 6487 	add.w	r4, sp, #1080	; 0x438
2000274a:	f8ad c444 	strh.w	ip, [sp, #1092]	; 0x444
2000274e:	462a      	mov	r2, r5
20002750:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20002754:	465b      	mov	r3, fp
20002756:	9802      	ldr	r0, [sp, #8]
20002758:	4621      	mov	r1, r4
2000275a:	ad0e      	add	r5, sp, #56	; 0x38
2000275c:	f8cd 7458 	str.w	r7, [sp, #1112]	; 0x458
20002760:	f8cd 5448 	str.w	r5, [sp, #1096]	; 0x448
20002764:	2700      	movs	r7, #0
20002766:	f8cd 5438 	str.w	r5, [sp, #1080]	; 0x438
2000276a:	f44f 6580 	mov.w	r5, #1024	; 0x400
2000276e:	f8cd e460 	str.w	lr, [sp, #1120]	; 0x460
20002772:	f8ad c446 	strh.w	ip, [sp, #1094]	; 0x446
20002776:	f8cd 544c 	str.w	r5, [sp, #1100]	; 0x44c
2000277a:	f8cd 7450 	str.w	r7, [sp, #1104]	; 0x450
2000277e:	f8cd 5440 	str.w	r5, [sp, #1088]	; 0x440
20002782:	f7ff fb1d 	bl	20001dc0 <_vfiprintf_r>
20002786:	2800      	cmp	r0, #0
20002788:	9006      	str	r0, [sp, #24]
2000278a:	db09      	blt.n	200027a0 <_vfiprintf_r+0x9e0>
2000278c:	4621      	mov	r1, r4
2000278e:	9802      	ldr	r0, [sp, #8]
20002790:	f000 fa2e 	bl	20002bf0 <_fflush_r>
20002794:	9906      	ldr	r1, [sp, #24]
20002796:	42b8      	cmp	r0, r7
20002798:	bf18      	it	ne
2000279a:	f04f 31ff 	movne.w	r1, #4294967295
2000279e:	9106      	str	r1, [sp, #24]
200027a0:	f8bd 3444 	ldrh.w	r3, [sp, #1092]	; 0x444
200027a4:	f013 0f40 	tst.w	r3, #64	; 0x40
200027a8:	f43f af23 	beq.w	200025f2 <_vfiprintf_r+0x832>
200027ac:	89b3      	ldrh	r3, [r6, #12]
200027ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200027b2:	81b3      	strh	r3, [r6, #12]
200027b4:	e71d      	b.n	200025f2 <_vfiprintf_r+0x832>
200027b6:	f000 fb8b 	bl	20002ed0 <__sinit>
200027ba:	f245 435c 	movw	r3, #21596	; 0x545c
200027be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027c2:	429e      	cmp	r6, r3
200027c4:	f47f ab11 	bne.w	20001dea <_vfiprintf_r+0x2a>
200027c8:	9802      	ldr	r0, [sp, #8]
200027ca:	6846      	ldr	r6, [r0, #4]
200027cc:	f7ff bb1c 	b.w	20001e08 <_vfiprintf_r+0x48>
200027d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
200027d2:	980a      	ldr	r0, [sp, #40]	; 0x28
200027d4:	4613      	mov	r3, r2
200027d6:	9208      	str	r2, [sp, #32]
200027d8:	f00a 020f 	and.w	r2, sl, #15
200027dc:	ea4f 111a 	mov.w	r1, sl, lsr #4
200027e0:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
200027e4:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
200027e8:	5c82      	ldrb	r2, [r0, r2]
200027ea:	468a      	mov	sl, r1
200027ec:	46e3      	mov	fp, ip
200027ee:	ea5a 0c0b 	orrs.w	ip, sl, fp
200027f2:	f803 2d01 	strb.w	r2, [r3, #-1]!
200027f6:	d1ef      	bne.n	200027d8 <_vfiprintf_r+0xa18>
200027f8:	980d      	ldr	r0, [sp, #52]	; 0x34
200027fa:	9308      	str	r3, [sp, #32]
200027fc:	1ac0      	subs	r0, r0, r3
200027fe:	9005      	str	r0, [sp, #20]
20002800:	e6d2      	b.n	200025a8 <_vfiprintf_r+0x7e8>
20002802:	2209      	movs	r2, #9
20002804:	2300      	movs	r3, #0
20002806:	4552      	cmp	r2, sl
20002808:	eb73 000b 	sbcs.w	r0, r3, fp
2000280c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
20002810:	d21f      	bcs.n	20002852 <_vfiprintf_r+0xa92>
20002812:	4623      	mov	r3, r4
20002814:	4644      	mov	r4, r8
20002816:	46b8      	mov	r8, r7
20002818:	461f      	mov	r7, r3
2000281a:	4650      	mov	r0, sl
2000281c:	4659      	mov	r1, fp
2000281e:	220a      	movs	r2, #10
20002820:	2300      	movs	r3, #0
20002822:	f001 ff73 	bl	2000470c <__aeabi_uldivmod>
20002826:	2300      	movs	r3, #0
20002828:	4650      	mov	r0, sl
2000282a:	4659      	mov	r1, fp
2000282c:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20002830:	220a      	movs	r2, #10
20002832:	f804 cd01 	strb.w	ip, [r4, #-1]!
20002836:	f001 ff69 	bl	2000470c <__aeabi_uldivmod>
2000283a:	2209      	movs	r2, #9
2000283c:	2300      	movs	r3, #0
2000283e:	4682      	mov	sl, r0
20002840:	468b      	mov	fp, r1
20002842:	4552      	cmp	r2, sl
20002844:	eb73 030b 	sbcs.w	r3, r3, fp
20002848:	d3e7      	bcc.n	2000281a <_vfiprintf_r+0xa5a>
2000284a:	463b      	mov	r3, r7
2000284c:	4647      	mov	r7, r8
2000284e:	46a0      	mov	r8, r4
20002850:	461c      	mov	r4, r3
20002852:	f108 30ff 	add.w	r0, r8, #4294967295
20002856:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
2000285a:	9008      	str	r0, [sp, #32]
2000285c:	f808 ac01 	strb.w	sl, [r8, #-1]
20002860:	990d      	ldr	r1, [sp, #52]	; 0x34
20002862:	1a09      	subs	r1, r1, r0
20002864:	9105      	str	r1, [sp, #20]
20002866:	e69f      	b.n	200025a8 <_vfiprintf_r+0x7e8>
20002868:	9901      	ldr	r1, [sp, #4]
2000286a:	f011 0f10 	tst.w	r1, #16
2000286e:	d17c      	bne.n	2000296a <_vfiprintf_r+0xbaa>
20002870:	9a01      	ldr	r2, [sp, #4]
20002872:	f012 0f40 	tst.w	r2, #64	; 0x40
20002876:	d078      	beq.n	2000296a <_vfiprintf_r+0xbaa>
20002878:	f8bb a000 	ldrh.w	sl, [fp]
2000287c:	2101      	movs	r1, #1
2000287e:	f10b 0b04 	add.w	fp, fp, #4
20002882:	f8cd b00c 	str.w	fp, [sp, #12]
20002886:	f1ba 0200 	subs.w	r2, sl, #0
2000288a:	bf18      	it	ne
2000288c:	2201      	movne	r2, #1
2000288e:	46d2      	mov	sl, sl
20002890:	f04f 0b00 	mov.w	fp, #0
20002894:	f7ff bbab 	b.w	20001fee <_vfiprintf_r+0x22e>
20002898:	9901      	ldr	r1, [sp, #4]
2000289a:	f011 0f10 	tst.w	r1, #16
2000289e:	d146      	bne.n	2000292e <_vfiprintf_r+0xb6e>
200028a0:	9a01      	ldr	r2, [sp, #4]
200028a2:	f012 0f40 	tst.w	r2, #64	; 0x40
200028a6:	d042      	beq.n	2000292e <_vfiprintf_r+0xb6e>
200028a8:	f9bb a000 	ldrsh.w	sl, [fp]
200028ac:	f10b 0b04 	add.w	fp, fp, #4
200028b0:	f8cd b00c 	str.w	fp, [sp, #12]
200028b4:	46d2      	mov	sl, sl
200028b6:	ea4f 7bea 	mov.w	fp, sl, asr #31
200028ba:	f7ff bbf6 	b.w	200020aa <_vfiprintf_r+0x2ea>
200028be:	9a01      	ldr	r2, [sp, #4]
200028c0:	f012 0310 	ands.w	r3, r2, #16
200028c4:	d16a      	bne.n	2000299c <_vfiprintf_r+0xbdc>
200028c6:	f8dd c004 	ldr.w	ip, [sp, #4]
200028ca:	f01c 0140 	ands.w	r1, ip, #64	; 0x40
200028ce:	d065      	beq.n	2000299c <_vfiprintf_r+0xbdc>
200028d0:	f8bb a000 	ldrh.w	sl, [fp]
200028d4:	4619      	mov	r1, r3
200028d6:	f10b 0b04 	add.w	fp, fp, #4
200028da:	f8cd b00c 	str.w	fp, [sp, #12]
200028de:	f1ba 0200 	subs.w	r2, sl, #0
200028e2:	bf18      	it	ne
200028e4:	2201      	movne	r2, #1
200028e6:	46d2      	mov	sl, sl
200028e8:	f04f 0b00 	mov.w	fp, #0
200028ec:	f7ff bb7f 	b.w	20001fee <_vfiprintf_r+0x22e>
200028f0:	9a01      	ldr	r2, [sp, #4]
200028f2:	2102      	movs	r1, #2
200028f4:	f88d 3515 	strb.w	r3, [sp, #1301]	; 0x515
200028f8:	2330      	movs	r3, #48	; 0x30
200028fa:	f042 0202 	orr.w	r2, r2, #2
200028fe:	f88d 3514 	strb.w	r3, [sp, #1300]	; 0x514
20002902:	9201      	str	r2, [sp, #4]
20002904:	2201      	movs	r2, #1
20002906:	f7ff bb72 	b.w	20001fee <_vfiprintf_r+0x22e>
2000290a:	9802      	ldr	r0, [sp, #8]
2000290c:	4649      	mov	r1, r9
2000290e:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20002912:	f7ff fa47 	bl	20001da4 <__sprint_r>
20002916:	2800      	cmp	r0, #0
20002918:	f47f ae63 	bne.w	200025e2 <_vfiprintf_r+0x822>
2000291c:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20002920:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20002924:	e54e      	b.n	200023c4 <_vfiprintf_r+0x604>
20002926:	980d      	ldr	r0, [sp, #52]	; 0x34
20002928:	1a40      	subs	r0, r0, r1
2000292a:	9005      	str	r0, [sp, #20]
2000292c:	e63c      	b.n	200025a8 <_vfiprintf_r+0x7e8>
2000292e:	f8db 3000 	ldr.w	r3, [fp]
20002932:	f10b 0b04 	add.w	fp, fp, #4
20002936:	f8cd b00c 	str.w	fp, [sp, #12]
2000293a:	469a      	mov	sl, r3
2000293c:	ea4f 7bea 	mov.w	fp, sl, asr #31
20002940:	f1ba 0f00 	cmp.w	sl, #0
20002944:	f17b 0300 	sbcs.w	r3, fp, #0
20002948:	f6bf abb5 	bge.w	200020b6 <_vfiprintf_r+0x2f6>
2000294c:	f1da 0a00 	rsbs	sl, sl, #0
20002950:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20002954:	232d      	movs	r3, #45	; 0x2d
20002956:	ea5a 000b 	orrs.w	r0, sl, fp
2000295a:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
2000295e:	bf0c      	ite	eq
20002960:	2200      	moveq	r2, #0
20002962:	2201      	movne	r2, #1
20002964:	2101      	movs	r1, #1
20002966:	f7ff bb46 	b.w	20001ff6 <_vfiprintf_r+0x236>
2000296a:	f8db 3000 	ldr.w	r3, [fp]
2000296e:	2101      	movs	r1, #1
20002970:	f10b 0b04 	add.w	fp, fp, #4
20002974:	f8cd b00c 	str.w	fp, [sp, #12]
20002978:	1e1a      	subs	r2, r3, #0
2000297a:	bf18      	it	ne
2000297c:	2201      	movne	r2, #1
2000297e:	469a      	mov	sl, r3
20002980:	f04f 0b00 	mov.w	fp, #0
20002984:	f7ff bb33 	b.w	20001fee <_vfiprintf_r+0x22e>
20002988:	f8db 2000 	ldr.w	r2, [fp]
2000298c:	f10b 0b04 	add.w	fp, fp, #4
20002990:	f8cd b00c 	str.w	fp, [sp, #12]
20002994:	4692      	mov	sl, r2
20002996:	f04f 0b00 	mov.w	fp, #0
2000299a:	e49d      	b.n	200022d8 <_vfiprintf_r+0x518>
2000299c:	f8db 3000 	ldr.w	r3, [fp]
200029a0:	f10b 0b04 	add.w	fp, fp, #4
200029a4:	f8cd b00c 	str.w	fp, [sp, #12]
200029a8:	1e1a      	subs	r2, r3, #0
200029aa:	bf18      	it	ne
200029ac:	2201      	movne	r2, #1
200029ae:	469a      	mov	sl, r3
200029b0:	f04f 0b00 	mov.w	fp, #0
200029b4:	f7ff bb1b 	b.w	20001fee <_vfiprintf_r+0x22e>
200029b8:	782b      	ldrb	r3, [r5, #0]
200029ba:	462a      	mov	r2, r5
200029bc:	f7ff ba9d 	b.w	20001efa <_vfiprintf_r+0x13a>
200029c0:	f8db 3000 	ldr.w	r3, [fp]
200029c4:	f10b 0b04 	add.w	fp, fp, #4
200029c8:	9a06      	ldr	r2, [sp, #24]
200029ca:	4610      	mov	r0, r2
200029cc:	ea4f 71e0 	mov.w	r1, r0, asr #31
200029d0:	e9c3 0100 	strd	r0, r1, [r3]
200029d4:	f7ff ba4c 	b.w	20001e70 <_vfiprintf_r+0xb0>
200029d8:	9801      	ldr	r0, [sp, #4]
200029da:	1c6a      	adds	r2, r5, #1
200029dc:	f040 0020 	orr.w	r0, r0, #32
200029e0:	9001      	str	r0, [sp, #4]
200029e2:	786b      	ldrb	r3, [r5, #1]
200029e4:	f7ff ba89 	b.w	20001efa <_vfiprintf_r+0x13a>
200029e8:	f8db 3000 	ldr.w	r3, [fp]
200029ec:	f10b 0b04 	add.w	fp, fp, #4
200029f0:	9806      	ldr	r0, [sp, #24]
200029f2:	6018      	str	r0, [r3, #0]
200029f4:	f7ff ba3c 	b.w	20001e70 <_vfiprintf_r+0xb0>
200029f8:	2200      	movs	r2, #0
200029fa:	9705      	str	r7, [sp, #20]
200029fc:	9207      	str	r2, [sp, #28]
200029fe:	e5d6      	b.n	200025ae <_vfiprintf_r+0x7ee>
20002a00:	9902      	ldr	r1, [sp, #8]
20002a02:	688e      	ldr	r6, [r1, #8]
20002a04:	f7ff ba00 	b.w	20001e08 <_vfiprintf_r+0x48>
20002a08:	9802      	ldr	r0, [sp, #8]
20002a0a:	4649      	mov	r1, r9
20002a0c:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20002a10:	f7ff f9c8 	bl	20001da4 <__sprint_r>
20002a14:	2800      	cmp	r0, #0
20002a16:	f47f ade4 	bne.w	200025e2 <_vfiprintf_r+0x822>
20002a1a:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20002a1e:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20002a22:	e4fe      	b.n	20002422 <_vfiprintf_r+0x662>
20002a24:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20002a28:	464e      	mov	r6, r9
20002a2a:	2b00      	cmp	r3, #0
20002a2c:	f43f adda 	beq.w	200025e4 <_vfiprintf_r+0x824>
20002a30:	9802      	ldr	r0, [sp, #8]
20002a32:	4649      	mov	r1, r9
20002a34:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20002a38:	f7ff f9b4 	bl	20001da4 <__sprint_r>
20002a3c:	e5d2      	b.n	200025e4 <_vfiprintf_r+0x824>
20002a3e:	2100      	movs	r1, #0
20002a40:	9107      	str	r1, [sp, #28]
20002a42:	f7ff f97f 	bl	20001d44 <strlen>
20002a46:	9005      	str	r0, [sp, #20]
20002a48:	e5b1      	b.n	200025ae <_vfiprintf_r+0x7ee>
20002a4a:	2f06      	cmp	r7, #6
20002a4c:	bf28      	it	cs
20002a4e:	2706      	movcs	r7, #6
20002a50:	f245 4354 	movw	r3, #21588	; 0x5454
20002a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a58:	ea27 7ce7 	bic.w	ip, r7, r7, asr #31
20002a5c:	9705      	str	r7, [sp, #20]
20002a5e:	9308      	str	r3, [sp, #32]
20002a60:	f8cd c00c 	str.w	ip, [sp, #12]
20002a64:	f7ff bbca 	b.w	200021fc <_vfiprintf_r+0x43c>
20002a68:	2700      	movs	r7, #0
20002a6a:	4615      	mov	r5, r2
20002a6c:	f7ff ba46 	b.w	20001efc <_vfiprintf_r+0x13c>
20002a70:	f245 420c 	movw	r2, #21516	; 0x540c
20002a74:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20002a78:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002a7c:	9209      	str	r2, [sp, #36]	; 0x24
20002a7e:	e402      	b.n	20002286 <_vfiprintf_r+0x4c6>
20002a80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
20002a82:	9908      	ldr	r1, [sp, #32]
20002a84:	1a51      	subs	r1, r2, r1
20002a86:	9105      	str	r1, [sp, #20]
20002a88:	e58e      	b.n	200025a8 <_vfiprintf_r+0x7e8>
20002a8a:	9802      	ldr	r0, [sp, #8]
20002a8c:	4631      	mov	r1, r6
20002a8e:	f000 f825 	bl	20002adc <__swsetup_r>
20002a92:	2800      	cmp	r0, #0
20002a94:	f47f adaa 	bne.w	200025ec <_vfiprintf_r+0x82c>
20002a98:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20002a9c:	fa1f f38c 	uxth.w	r3, ip
20002aa0:	f7ff b9cb 	b.w	20001e3a <_vfiprintf_r+0x7a>
20002aa4:	f8db 7000 	ldr.w	r7, [fp]
20002aa8:	f10b 0b04 	add.w	fp, fp, #4
20002aac:	7813      	ldrb	r3, [r2, #0]
20002aae:	2f00      	cmp	r7, #0
20002ab0:	bfb8      	it	lt
20002ab2:	f04f 37ff 	movlt.w	r7, #4294967295
20002ab6:	f7ff ba20 	b.w	20001efa <_vfiprintf_r+0x13a>
20002aba:	bf00      	nop
20002abc:	2000541c 	.word	0x2000541c

20002ac0 <vfiprintf>:
20002ac0:	b410      	push	{r4}
20002ac2:	f245 5400 	movw	r4, #21760	; 0x5500
20002ac6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002aca:	468c      	mov	ip, r1
20002acc:	4613      	mov	r3, r2
20002ace:	4601      	mov	r1, r0
20002ad0:	4662      	mov	r2, ip
20002ad2:	6820      	ldr	r0, [r4, #0]
20002ad4:	bc10      	pop	{r4}
20002ad6:	f7ff b973 	b.w	20001dc0 <_vfiprintf_r>
20002ada:	bf00      	nop

20002adc <__swsetup_r>:
20002adc:	b570      	push	{r4, r5, r6, lr}
20002ade:	f245 5500 	movw	r5, #21760	; 0x5500
20002ae2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002ae6:	4606      	mov	r6, r0
20002ae8:	460c      	mov	r4, r1
20002aea:	6828      	ldr	r0, [r5, #0]
20002aec:	b110      	cbz	r0, 20002af4 <__swsetup_r+0x18>
20002aee:	6983      	ldr	r3, [r0, #24]
20002af0:	2b00      	cmp	r3, #0
20002af2:	d036      	beq.n	20002b62 <__swsetup_r+0x86>
20002af4:	f245 435c 	movw	r3, #21596	; 0x545c
20002af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002afc:	429c      	cmp	r4, r3
20002afe:	d038      	beq.n	20002b72 <__swsetup_r+0x96>
20002b00:	f245 437c 	movw	r3, #21628	; 0x547c
20002b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b08:	429c      	cmp	r4, r3
20002b0a:	d041      	beq.n	20002b90 <__swsetup_r+0xb4>
20002b0c:	f245 439c 	movw	r3, #21660	; 0x549c
20002b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b14:	429c      	cmp	r4, r3
20002b16:	bf04      	itt	eq
20002b18:	682b      	ldreq	r3, [r5, #0]
20002b1a:	68dc      	ldreq	r4, [r3, #12]
20002b1c:	89a2      	ldrh	r2, [r4, #12]
20002b1e:	4611      	mov	r1, r2
20002b20:	b293      	uxth	r3, r2
20002b22:	f013 0f08 	tst.w	r3, #8
20002b26:	4618      	mov	r0, r3
20002b28:	bf18      	it	ne
20002b2a:	6922      	ldrne	r2, [r4, #16]
20002b2c:	d033      	beq.n	20002b96 <__swsetup_r+0xba>
20002b2e:	b31a      	cbz	r2, 20002b78 <__swsetup_r+0x9c>
20002b30:	f013 0101 	ands.w	r1, r3, #1
20002b34:	d007      	beq.n	20002b46 <__swsetup_r+0x6a>
20002b36:	6963      	ldr	r3, [r4, #20]
20002b38:	2100      	movs	r1, #0
20002b3a:	60a1      	str	r1, [r4, #8]
20002b3c:	425b      	negs	r3, r3
20002b3e:	61a3      	str	r3, [r4, #24]
20002b40:	b142      	cbz	r2, 20002b54 <__swsetup_r+0x78>
20002b42:	2000      	movs	r0, #0
20002b44:	bd70      	pop	{r4, r5, r6, pc}
20002b46:	f013 0f02 	tst.w	r3, #2
20002b4a:	bf08      	it	eq
20002b4c:	6961      	ldreq	r1, [r4, #20]
20002b4e:	60a1      	str	r1, [r4, #8]
20002b50:	2a00      	cmp	r2, #0
20002b52:	d1f6      	bne.n	20002b42 <__swsetup_r+0x66>
20002b54:	89a3      	ldrh	r3, [r4, #12]
20002b56:	f013 0f80 	tst.w	r3, #128	; 0x80
20002b5a:	d0f2      	beq.n	20002b42 <__swsetup_r+0x66>
20002b5c:	f04f 30ff 	mov.w	r0, #4294967295
20002b60:	bd70      	pop	{r4, r5, r6, pc}
20002b62:	f000 f9b5 	bl	20002ed0 <__sinit>
20002b66:	f245 435c 	movw	r3, #21596	; 0x545c
20002b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b6e:	429c      	cmp	r4, r3
20002b70:	d1c6      	bne.n	20002b00 <__swsetup_r+0x24>
20002b72:	682b      	ldr	r3, [r5, #0]
20002b74:	685c      	ldr	r4, [r3, #4]
20002b76:	e7d1      	b.n	20002b1c <__swsetup_r+0x40>
20002b78:	f403 7120 	and.w	r1, r3, #640	; 0x280
20002b7c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20002b80:	d0d6      	beq.n	20002b30 <__swsetup_r+0x54>
20002b82:	4630      	mov	r0, r6
20002b84:	4621      	mov	r1, r4
20002b86:	f000 fcf1 	bl	2000356c <__smakebuf_r>
20002b8a:	89a3      	ldrh	r3, [r4, #12]
20002b8c:	6922      	ldr	r2, [r4, #16]
20002b8e:	e7cf      	b.n	20002b30 <__swsetup_r+0x54>
20002b90:	682b      	ldr	r3, [r5, #0]
20002b92:	689c      	ldr	r4, [r3, #8]
20002b94:	e7c2      	b.n	20002b1c <__swsetup_r+0x40>
20002b96:	f013 0f10 	tst.w	r3, #16
20002b9a:	d0df      	beq.n	20002b5c <__swsetup_r+0x80>
20002b9c:	f013 0f04 	tst.w	r3, #4
20002ba0:	bf08      	it	eq
20002ba2:	6922      	ldreq	r2, [r4, #16]
20002ba4:	d017      	beq.n	20002bd6 <__swsetup_r+0xfa>
20002ba6:	6b61      	ldr	r1, [r4, #52]	; 0x34
20002ba8:	b151      	cbz	r1, 20002bc0 <__swsetup_r+0xe4>
20002baa:	f104 0344 	add.w	r3, r4, #68	; 0x44
20002bae:	4299      	cmp	r1, r3
20002bb0:	d003      	beq.n	20002bba <__swsetup_r+0xde>
20002bb2:	4630      	mov	r0, r6
20002bb4:	f000 fa10 	bl	20002fd8 <_free_r>
20002bb8:	89a2      	ldrh	r2, [r4, #12]
20002bba:	b290      	uxth	r0, r2
20002bbc:	2300      	movs	r3, #0
20002bbe:	6363      	str	r3, [r4, #52]	; 0x34
20002bc0:	6922      	ldr	r2, [r4, #16]
20002bc2:	f64f 71db 	movw	r1, #65499	; 0xffdb
20002bc6:	f2c0 0100 	movt	r1, #0
20002bca:	2300      	movs	r3, #0
20002bcc:	ea00 0101 	and.w	r1, r0, r1
20002bd0:	6063      	str	r3, [r4, #4]
20002bd2:	81a1      	strh	r1, [r4, #12]
20002bd4:	6022      	str	r2, [r4, #0]
20002bd6:	f041 0308 	orr.w	r3, r1, #8
20002bda:	81a3      	strh	r3, [r4, #12]
20002bdc:	b29b      	uxth	r3, r3
20002bde:	e7a6      	b.n	20002b2e <__swsetup_r+0x52>

20002be0 <abort>:
20002be0:	b508      	push	{r3, lr}
20002be2:	2006      	movs	r0, #6
20002be4:	f001 fbe8 	bl	200043b8 <raise>
20002be8:	2001      	movs	r0, #1
20002bea:	f7fd fe5d 	bl	200008a8 <_exit>
20002bee:	bf00      	nop

20002bf0 <_fflush_r>:
20002bf0:	690b      	ldr	r3, [r1, #16]
20002bf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002bf6:	460c      	mov	r4, r1
20002bf8:	4680      	mov	r8, r0
20002bfa:	2b00      	cmp	r3, #0
20002bfc:	d071      	beq.n	20002ce2 <_fflush_r+0xf2>
20002bfe:	b110      	cbz	r0, 20002c06 <_fflush_r+0x16>
20002c00:	6983      	ldr	r3, [r0, #24]
20002c02:	2b00      	cmp	r3, #0
20002c04:	d078      	beq.n	20002cf8 <_fflush_r+0x108>
20002c06:	f245 435c 	movw	r3, #21596	; 0x545c
20002c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c0e:	429c      	cmp	r4, r3
20002c10:	bf08      	it	eq
20002c12:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20002c16:	d010      	beq.n	20002c3a <_fflush_r+0x4a>
20002c18:	f245 437c 	movw	r3, #21628	; 0x547c
20002c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c20:	429c      	cmp	r4, r3
20002c22:	bf08      	it	eq
20002c24:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20002c28:	d007      	beq.n	20002c3a <_fflush_r+0x4a>
20002c2a:	f245 439c 	movw	r3, #21660	; 0x549c
20002c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c32:	429c      	cmp	r4, r3
20002c34:	bf08      	it	eq
20002c36:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20002c3a:	89a3      	ldrh	r3, [r4, #12]
20002c3c:	b21a      	sxth	r2, r3
20002c3e:	f012 0f08 	tst.w	r2, #8
20002c42:	d135      	bne.n	20002cb0 <_fflush_r+0xc0>
20002c44:	6862      	ldr	r2, [r4, #4]
20002c46:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20002c4a:	81a3      	strh	r3, [r4, #12]
20002c4c:	2a00      	cmp	r2, #0
20002c4e:	dd5e      	ble.n	20002d0e <_fflush_r+0x11e>
20002c50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20002c52:	2e00      	cmp	r6, #0
20002c54:	d045      	beq.n	20002ce2 <_fflush_r+0xf2>
20002c56:	b29b      	uxth	r3, r3
20002c58:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20002c5c:	bf18      	it	ne
20002c5e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20002c60:	d059      	beq.n	20002d16 <_fflush_r+0x126>
20002c62:	f013 0f04 	tst.w	r3, #4
20002c66:	d14a      	bne.n	20002cfe <_fflush_r+0x10e>
20002c68:	2300      	movs	r3, #0
20002c6a:	4640      	mov	r0, r8
20002c6c:	6a21      	ldr	r1, [r4, #32]
20002c6e:	462a      	mov	r2, r5
20002c70:	47b0      	blx	r6
20002c72:	4285      	cmp	r5, r0
20002c74:	d138      	bne.n	20002ce8 <_fflush_r+0xf8>
20002c76:	89a1      	ldrh	r1, [r4, #12]
20002c78:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20002c7c:	6922      	ldr	r2, [r4, #16]
20002c7e:	f2c0 0300 	movt	r3, #0
20002c82:	ea01 0303 	and.w	r3, r1, r3
20002c86:	2100      	movs	r1, #0
20002c88:	6061      	str	r1, [r4, #4]
20002c8a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20002c8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20002c90:	81a3      	strh	r3, [r4, #12]
20002c92:	6022      	str	r2, [r4, #0]
20002c94:	bf18      	it	ne
20002c96:	6565      	strne	r5, [r4, #84]	; 0x54
20002c98:	b319      	cbz	r1, 20002ce2 <_fflush_r+0xf2>
20002c9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
20002c9e:	4299      	cmp	r1, r3
20002ca0:	d002      	beq.n	20002ca8 <_fflush_r+0xb8>
20002ca2:	4640      	mov	r0, r8
20002ca4:	f000 f998 	bl	20002fd8 <_free_r>
20002ca8:	2000      	movs	r0, #0
20002caa:	6360      	str	r0, [r4, #52]	; 0x34
20002cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002cb0:	6926      	ldr	r6, [r4, #16]
20002cb2:	b1b6      	cbz	r6, 20002ce2 <_fflush_r+0xf2>
20002cb4:	6825      	ldr	r5, [r4, #0]
20002cb6:	6026      	str	r6, [r4, #0]
20002cb8:	1bad      	subs	r5, r5, r6
20002cba:	f012 0f03 	tst.w	r2, #3
20002cbe:	bf0c      	ite	eq
20002cc0:	6963      	ldreq	r3, [r4, #20]
20002cc2:	2300      	movne	r3, #0
20002cc4:	60a3      	str	r3, [r4, #8]
20002cc6:	e00a      	b.n	20002cde <_fflush_r+0xee>
20002cc8:	4632      	mov	r2, r6
20002cca:	462b      	mov	r3, r5
20002ccc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20002cce:	4640      	mov	r0, r8
20002cd0:	6a21      	ldr	r1, [r4, #32]
20002cd2:	47b8      	blx	r7
20002cd4:	2800      	cmp	r0, #0
20002cd6:	ebc0 0505 	rsb	r5, r0, r5
20002cda:	4406      	add	r6, r0
20002cdc:	dd04      	ble.n	20002ce8 <_fflush_r+0xf8>
20002cde:	2d00      	cmp	r5, #0
20002ce0:	dcf2      	bgt.n	20002cc8 <_fflush_r+0xd8>
20002ce2:	2000      	movs	r0, #0
20002ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002ce8:	89a3      	ldrh	r3, [r4, #12]
20002cea:	f04f 30ff 	mov.w	r0, #4294967295
20002cee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002cf2:	81a3      	strh	r3, [r4, #12]
20002cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002cf8:	f000 f8ea 	bl	20002ed0 <__sinit>
20002cfc:	e783      	b.n	20002c06 <_fflush_r+0x16>
20002cfe:	6862      	ldr	r2, [r4, #4]
20002d00:	6b63      	ldr	r3, [r4, #52]	; 0x34
20002d02:	1aad      	subs	r5, r5, r2
20002d04:	2b00      	cmp	r3, #0
20002d06:	d0af      	beq.n	20002c68 <_fflush_r+0x78>
20002d08:	6c23      	ldr	r3, [r4, #64]	; 0x40
20002d0a:	1aed      	subs	r5, r5, r3
20002d0c:	e7ac      	b.n	20002c68 <_fflush_r+0x78>
20002d0e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20002d10:	2a00      	cmp	r2, #0
20002d12:	dc9d      	bgt.n	20002c50 <_fflush_r+0x60>
20002d14:	e7e5      	b.n	20002ce2 <_fflush_r+0xf2>
20002d16:	2301      	movs	r3, #1
20002d18:	4640      	mov	r0, r8
20002d1a:	6a21      	ldr	r1, [r4, #32]
20002d1c:	47b0      	blx	r6
20002d1e:	f1b0 3fff 	cmp.w	r0, #4294967295
20002d22:	4605      	mov	r5, r0
20002d24:	d002      	beq.n	20002d2c <_fflush_r+0x13c>
20002d26:	89a3      	ldrh	r3, [r4, #12]
20002d28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20002d2a:	e79a      	b.n	20002c62 <_fflush_r+0x72>
20002d2c:	f8d8 3000 	ldr.w	r3, [r8]
20002d30:	2b1d      	cmp	r3, #29
20002d32:	d0d6      	beq.n	20002ce2 <_fflush_r+0xf2>
20002d34:	89a3      	ldrh	r3, [r4, #12]
20002d36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002d3a:	81a3      	strh	r3, [r4, #12]
20002d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20002d40 <fflush>:
20002d40:	4601      	mov	r1, r0
20002d42:	b128      	cbz	r0, 20002d50 <fflush+0x10>
20002d44:	f245 5300 	movw	r3, #21760	; 0x5500
20002d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d4c:	6818      	ldr	r0, [r3, #0]
20002d4e:	e74f      	b.n	20002bf0 <_fflush_r>
20002d50:	f245 4300 	movw	r3, #21504	; 0x5400
20002d54:	f642 31f1 	movw	r1, #11249	; 0x2bf1
20002d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d5c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002d60:	6818      	ldr	r0, [r3, #0]
20002d62:	f000 bbb3 	b.w	200034cc <_fwalk_reent>
20002d66:	bf00      	nop

20002d68 <__sfp_lock_acquire>:
20002d68:	4770      	bx	lr
20002d6a:	bf00      	nop

20002d6c <__sfp_lock_release>:
20002d6c:	4770      	bx	lr
20002d6e:	bf00      	nop

20002d70 <__sinit_lock_acquire>:
20002d70:	4770      	bx	lr
20002d72:	bf00      	nop

20002d74 <__sinit_lock_release>:
20002d74:	4770      	bx	lr
20002d76:	bf00      	nop

20002d78 <__fp_lock>:
20002d78:	2000      	movs	r0, #0
20002d7a:	4770      	bx	lr

20002d7c <__fp_unlock>:
20002d7c:	2000      	movs	r0, #0
20002d7e:	4770      	bx	lr

20002d80 <__fp_unlock_all>:
20002d80:	f245 5300 	movw	r3, #21760	; 0x5500
20002d84:	f642 517d 	movw	r1, #11645	; 0x2d7d
20002d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d8c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002d90:	6818      	ldr	r0, [r3, #0]
20002d92:	f000 bbc5 	b.w	20003520 <_fwalk>
20002d96:	bf00      	nop

20002d98 <__fp_lock_all>:
20002d98:	f245 5300 	movw	r3, #21760	; 0x5500
20002d9c:	f642 5179 	movw	r1, #11641	; 0x2d79
20002da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002da4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002da8:	6818      	ldr	r0, [r3, #0]
20002daa:	f000 bbb9 	b.w	20003520 <_fwalk>
20002dae:	bf00      	nop

20002db0 <_cleanup_r>:
20002db0:	f244 6151 	movw	r1, #18001	; 0x4651
20002db4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002db8:	f000 bbb2 	b.w	20003520 <_fwalk>

20002dbc <_cleanup>:
20002dbc:	f245 4300 	movw	r3, #21504	; 0x5400
20002dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dc4:	6818      	ldr	r0, [r3, #0]
20002dc6:	e7f3      	b.n	20002db0 <_cleanup_r>

20002dc8 <std>:
20002dc8:	b510      	push	{r4, lr}
20002dca:	4604      	mov	r4, r0
20002dcc:	2300      	movs	r3, #0
20002dce:	305c      	adds	r0, #92	; 0x5c
20002dd0:	81a1      	strh	r1, [r4, #12]
20002dd2:	4619      	mov	r1, r3
20002dd4:	81e2      	strh	r2, [r4, #14]
20002dd6:	2208      	movs	r2, #8
20002dd8:	6023      	str	r3, [r4, #0]
20002dda:	6063      	str	r3, [r4, #4]
20002ddc:	60a3      	str	r3, [r4, #8]
20002dde:	6663      	str	r3, [r4, #100]	; 0x64
20002de0:	6123      	str	r3, [r4, #16]
20002de2:	6163      	str	r3, [r4, #20]
20002de4:	61a3      	str	r3, [r4, #24]
20002de6:	f001 f85f 	bl	20003ea8 <memset>
20002dea:	f244 5049 	movw	r0, #17737	; 0x4549
20002dee:	f244 510d 	movw	r1, #17677	; 0x450d
20002df2:	f244 42e5 	movw	r2, #17637	; 0x44e5
20002df6:	f244 43dd 	movw	r3, #17629	; 0x44dd
20002dfa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002dfe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002e02:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e0a:	6260      	str	r0, [r4, #36]	; 0x24
20002e0c:	62a1      	str	r1, [r4, #40]	; 0x28
20002e0e:	62e2      	str	r2, [r4, #44]	; 0x2c
20002e10:	6323      	str	r3, [r4, #48]	; 0x30
20002e12:	6224      	str	r4, [r4, #32]
20002e14:	bd10      	pop	{r4, pc}
20002e16:	bf00      	nop

20002e18 <__sfmoreglue>:
20002e18:	b570      	push	{r4, r5, r6, lr}
20002e1a:	2568      	movs	r5, #104	; 0x68
20002e1c:	460e      	mov	r6, r1
20002e1e:	fb05 f501 	mul.w	r5, r5, r1
20002e22:	f105 010c 	add.w	r1, r5, #12
20002e26:	f000 fc0f 	bl	20003648 <_malloc_r>
20002e2a:	4604      	mov	r4, r0
20002e2c:	b148      	cbz	r0, 20002e42 <__sfmoreglue+0x2a>
20002e2e:	f100 030c 	add.w	r3, r0, #12
20002e32:	2100      	movs	r1, #0
20002e34:	6046      	str	r6, [r0, #4]
20002e36:	462a      	mov	r2, r5
20002e38:	4618      	mov	r0, r3
20002e3a:	6021      	str	r1, [r4, #0]
20002e3c:	60a3      	str	r3, [r4, #8]
20002e3e:	f001 f833 	bl	20003ea8 <memset>
20002e42:	4620      	mov	r0, r4
20002e44:	bd70      	pop	{r4, r5, r6, pc}
20002e46:	bf00      	nop

20002e48 <__sfp>:
20002e48:	f245 4300 	movw	r3, #21504	; 0x5400
20002e4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e50:	b570      	push	{r4, r5, r6, lr}
20002e52:	681d      	ldr	r5, [r3, #0]
20002e54:	4606      	mov	r6, r0
20002e56:	69ab      	ldr	r3, [r5, #24]
20002e58:	2b00      	cmp	r3, #0
20002e5a:	d02a      	beq.n	20002eb2 <__sfp+0x6a>
20002e5c:	35d8      	adds	r5, #216	; 0xd8
20002e5e:	686b      	ldr	r3, [r5, #4]
20002e60:	68ac      	ldr	r4, [r5, #8]
20002e62:	3b01      	subs	r3, #1
20002e64:	d503      	bpl.n	20002e6e <__sfp+0x26>
20002e66:	e020      	b.n	20002eaa <__sfp+0x62>
20002e68:	3468      	adds	r4, #104	; 0x68
20002e6a:	3b01      	subs	r3, #1
20002e6c:	d41d      	bmi.n	20002eaa <__sfp+0x62>
20002e6e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20002e72:	2a00      	cmp	r2, #0
20002e74:	d1f8      	bne.n	20002e68 <__sfp+0x20>
20002e76:	2500      	movs	r5, #0
20002e78:	f04f 33ff 	mov.w	r3, #4294967295
20002e7c:	6665      	str	r5, [r4, #100]	; 0x64
20002e7e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20002e82:	81e3      	strh	r3, [r4, #14]
20002e84:	4629      	mov	r1, r5
20002e86:	f04f 0301 	mov.w	r3, #1
20002e8a:	6025      	str	r5, [r4, #0]
20002e8c:	81a3      	strh	r3, [r4, #12]
20002e8e:	2208      	movs	r2, #8
20002e90:	60a5      	str	r5, [r4, #8]
20002e92:	6065      	str	r5, [r4, #4]
20002e94:	6125      	str	r5, [r4, #16]
20002e96:	6165      	str	r5, [r4, #20]
20002e98:	61a5      	str	r5, [r4, #24]
20002e9a:	f001 f805 	bl	20003ea8 <memset>
20002e9e:	64e5      	str	r5, [r4, #76]	; 0x4c
20002ea0:	6365      	str	r5, [r4, #52]	; 0x34
20002ea2:	63a5      	str	r5, [r4, #56]	; 0x38
20002ea4:	64a5      	str	r5, [r4, #72]	; 0x48
20002ea6:	4620      	mov	r0, r4
20002ea8:	bd70      	pop	{r4, r5, r6, pc}
20002eaa:	6828      	ldr	r0, [r5, #0]
20002eac:	b128      	cbz	r0, 20002eba <__sfp+0x72>
20002eae:	4605      	mov	r5, r0
20002eb0:	e7d5      	b.n	20002e5e <__sfp+0x16>
20002eb2:	4628      	mov	r0, r5
20002eb4:	f000 f80c 	bl	20002ed0 <__sinit>
20002eb8:	e7d0      	b.n	20002e5c <__sfp+0x14>
20002eba:	4630      	mov	r0, r6
20002ebc:	2104      	movs	r1, #4
20002ebe:	f7ff ffab 	bl	20002e18 <__sfmoreglue>
20002ec2:	6028      	str	r0, [r5, #0]
20002ec4:	2800      	cmp	r0, #0
20002ec6:	d1f2      	bne.n	20002eae <__sfp+0x66>
20002ec8:	230c      	movs	r3, #12
20002eca:	4604      	mov	r4, r0
20002ecc:	6033      	str	r3, [r6, #0]
20002ece:	e7ea      	b.n	20002ea6 <__sfp+0x5e>

20002ed0 <__sinit>:
20002ed0:	b570      	push	{r4, r5, r6, lr}
20002ed2:	6986      	ldr	r6, [r0, #24]
20002ed4:	4604      	mov	r4, r0
20002ed6:	b106      	cbz	r6, 20002eda <__sinit+0xa>
20002ed8:	bd70      	pop	{r4, r5, r6, pc}
20002eda:	f642 53b1 	movw	r3, #11697	; 0x2db1
20002ede:	2501      	movs	r5, #1
20002ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ee4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20002ee8:	6283      	str	r3, [r0, #40]	; 0x28
20002eea:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20002eee:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20002ef2:	6185      	str	r5, [r0, #24]
20002ef4:	f7ff ffa8 	bl	20002e48 <__sfp>
20002ef8:	6060      	str	r0, [r4, #4]
20002efa:	4620      	mov	r0, r4
20002efc:	f7ff ffa4 	bl	20002e48 <__sfp>
20002f00:	60a0      	str	r0, [r4, #8]
20002f02:	4620      	mov	r0, r4
20002f04:	f7ff ffa0 	bl	20002e48 <__sfp>
20002f08:	4632      	mov	r2, r6
20002f0a:	2104      	movs	r1, #4
20002f0c:	4623      	mov	r3, r4
20002f0e:	60e0      	str	r0, [r4, #12]
20002f10:	6860      	ldr	r0, [r4, #4]
20002f12:	f7ff ff59 	bl	20002dc8 <std>
20002f16:	462a      	mov	r2, r5
20002f18:	68a0      	ldr	r0, [r4, #8]
20002f1a:	2109      	movs	r1, #9
20002f1c:	4623      	mov	r3, r4
20002f1e:	f7ff ff53 	bl	20002dc8 <std>
20002f22:	4623      	mov	r3, r4
20002f24:	68e0      	ldr	r0, [r4, #12]
20002f26:	2112      	movs	r1, #18
20002f28:	2202      	movs	r2, #2
20002f2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20002f2e:	e74b      	b.n	20002dc8 <std>

20002f30 <_malloc_trim_r>:
20002f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002f32:	f245 54f4 	movw	r4, #22004	; 0x55f4
20002f36:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002f3a:	460f      	mov	r7, r1
20002f3c:	4605      	mov	r5, r0
20002f3e:	f001 f81d 	bl	20003f7c <__malloc_lock>
20002f42:	68a3      	ldr	r3, [r4, #8]
20002f44:	685e      	ldr	r6, [r3, #4]
20002f46:	f026 0603 	bic.w	r6, r6, #3
20002f4a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20002f4e:	330f      	adds	r3, #15
20002f50:	1bdf      	subs	r7, r3, r7
20002f52:	0b3f      	lsrs	r7, r7, #12
20002f54:	3f01      	subs	r7, #1
20002f56:	033f      	lsls	r7, r7, #12
20002f58:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20002f5c:	db07      	blt.n	20002f6e <_malloc_trim_r+0x3e>
20002f5e:	2100      	movs	r1, #0
20002f60:	4628      	mov	r0, r5
20002f62:	f001 f9e9 	bl	20004338 <_sbrk_r>
20002f66:	68a3      	ldr	r3, [r4, #8]
20002f68:	18f3      	adds	r3, r6, r3
20002f6a:	4283      	cmp	r3, r0
20002f6c:	d004      	beq.n	20002f78 <_malloc_trim_r+0x48>
20002f6e:	4628      	mov	r0, r5
20002f70:	f001 f806 	bl	20003f80 <__malloc_unlock>
20002f74:	2000      	movs	r0, #0
20002f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002f78:	4279      	negs	r1, r7
20002f7a:	4628      	mov	r0, r5
20002f7c:	f001 f9dc 	bl	20004338 <_sbrk_r>
20002f80:	f1b0 3fff 	cmp.w	r0, #4294967295
20002f84:	d010      	beq.n	20002fa8 <_malloc_trim_r+0x78>
20002f86:	68a2      	ldr	r2, [r4, #8]
20002f88:	f645 2314 	movw	r3, #23060	; 0x5a14
20002f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f90:	1bf6      	subs	r6, r6, r7
20002f92:	f046 0601 	orr.w	r6, r6, #1
20002f96:	4628      	mov	r0, r5
20002f98:	6056      	str	r6, [r2, #4]
20002f9a:	681a      	ldr	r2, [r3, #0]
20002f9c:	1bd7      	subs	r7, r2, r7
20002f9e:	601f      	str	r7, [r3, #0]
20002fa0:	f000 ffee 	bl	20003f80 <__malloc_unlock>
20002fa4:	2001      	movs	r0, #1
20002fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002fa8:	2100      	movs	r1, #0
20002faa:	4628      	mov	r0, r5
20002fac:	f001 f9c4 	bl	20004338 <_sbrk_r>
20002fb0:	68a3      	ldr	r3, [r4, #8]
20002fb2:	1ac2      	subs	r2, r0, r3
20002fb4:	2a0f      	cmp	r2, #15
20002fb6:	ddda      	ble.n	20002f6e <_malloc_trim_r+0x3e>
20002fb8:	f645 14fc 	movw	r4, #23036	; 0x59fc
20002fbc:	f645 2114 	movw	r1, #23060	; 0x5a14
20002fc0:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002fc4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002fc8:	f042 0201 	orr.w	r2, r2, #1
20002fcc:	6824      	ldr	r4, [r4, #0]
20002fce:	1b00      	subs	r0, r0, r4
20002fd0:	6008      	str	r0, [r1, #0]
20002fd2:	605a      	str	r2, [r3, #4]
20002fd4:	e7cb      	b.n	20002f6e <_malloc_trim_r+0x3e>
20002fd6:	bf00      	nop

20002fd8 <_free_r>:
20002fd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002fdc:	4605      	mov	r5, r0
20002fde:	460c      	mov	r4, r1
20002fe0:	2900      	cmp	r1, #0
20002fe2:	f000 8088 	beq.w	200030f6 <_free_r+0x11e>
20002fe6:	f000 ffc9 	bl	20003f7c <__malloc_lock>
20002fea:	f1a4 0208 	sub.w	r2, r4, #8
20002fee:	f245 50f4 	movw	r0, #22004	; 0x55f4
20002ff2:	6856      	ldr	r6, [r2, #4]
20002ff4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002ff8:	f026 0301 	bic.w	r3, r6, #1
20002ffc:	f8d0 c008 	ldr.w	ip, [r0, #8]
20003000:	18d1      	adds	r1, r2, r3
20003002:	458c      	cmp	ip, r1
20003004:	684f      	ldr	r7, [r1, #4]
20003006:	f027 0703 	bic.w	r7, r7, #3
2000300a:	f000 8095 	beq.w	20003138 <_free_r+0x160>
2000300e:	f016 0601 	ands.w	r6, r6, #1
20003012:	604f      	str	r7, [r1, #4]
20003014:	d05f      	beq.n	200030d6 <_free_r+0xfe>
20003016:	2600      	movs	r6, #0
20003018:	19cc      	adds	r4, r1, r7
2000301a:	6864      	ldr	r4, [r4, #4]
2000301c:	f014 0f01 	tst.w	r4, #1
20003020:	d106      	bne.n	20003030 <_free_r+0x58>
20003022:	19db      	adds	r3, r3, r7
20003024:	2e00      	cmp	r6, #0
20003026:	d07a      	beq.n	2000311e <_free_r+0x146>
20003028:	688c      	ldr	r4, [r1, #8]
2000302a:	68c9      	ldr	r1, [r1, #12]
2000302c:	608c      	str	r4, [r1, #8]
2000302e:	60e1      	str	r1, [r4, #12]
20003030:	f043 0101 	orr.w	r1, r3, #1
20003034:	50d3      	str	r3, [r2, r3]
20003036:	6051      	str	r1, [r2, #4]
20003038:	2e00      	cmp	r6, #0
2000303a:	d147      	bne.n	200030cc <_free_r+0xf4>
2000303c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20003040:	d35b      	bcc.n	200030fa <_free_r+0x122>
20003042:	0a59      	lsrs	r1, r3, #9
20003044:	2904      	cmp	r1, #4
20003046:	bf9e      	ittt	ls
20003048:	ea4f 1c93 	movls.w	ip, r3, lsr #6
2000304c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20003050:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003054:	d928      	bls.n	200030a8 <_free_r+0xd0>
20003056:	2914      	cmp	r1, #20
20003058:	bf9c      	itt	ls
2000305a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
2000305e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003062:	d921      	bls.n	200030a8 <_free_r+0xd0>
20003064:	2954      	cmp	r1, #84	; 0x54
20003066:	bf9e      	ittt	ls
20003068:	ea4f 3c13 	movls.w	ip, r3, lsr #12
2000306c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20003070:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003074:	d918      	bls.n	200030a8 <_free_r+0xd0>
20003076:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
2000307a:	bf9e      	ittt	ls
2000307c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20003080:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20003084:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003088:	d90e      	bls.n	200030a8 <_free_r+0xd0>
2000308a:	f240 5c54 	movw	ip, #1364	; 0x554
2000308e:	4561      	cmp	r1, ip
20003090:	bf95      	itete	ls
20003092:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20003096:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
2000309a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
2000309e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200030a2:	bf98      	it	ls
200030a4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200030a8:	1904      	adds	r4, r0, r4
200030aa:	68a1      	ldr	r1, [r4, #8]
200030ac:	42a1      	cmp	r1, r4
200030ae:	d103      	bne.n	200030b8 <_free_r+0xe0>
200030b0:	e064      	b.n	2000317c <_free_r+0x1a4>
200030b2:	6889      	ldr	r1, [r1, #8]
200030b4:	428c      	cmp	r4, r1
200030b6:	d004      	beq.n	200030c2 <_free_r+0xea>
200030b8:	6848      	ldr	r0, [r1, #4]
200030ba:	f020 0003 	bic.w	r0, r0, #3
200030be:	4283      	cmp	r3, r0
200030c0:	d3f7      	bcc.n	200030b2 <_free_r+0xda>
200030c2:	68cb      	ldr	r3, [r1, #12]
200030c4:	60d3      	str	r3, [r2, #12]
200030c6:	6091      	str	r1, [r2, #8]
200030c8:	60ca      	str	r2, [r1, #12]
200030ca:	609a      	str	r2, [r3, #8]
200030cc:	4628      	mov	r0, r5
200030ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200030d2:	f000 bf55 	b.w	20003f80 <__malloc_unlock>
200030d6:	f854 4c08 	ldr.w	r4, [r4, #-8]
200030da:	f100 0c08 	add.w	ip, r0, #8
200030de:	1b12      	subs	r2, r2, r4
200030e0:	191b      	adds	r3, r3, r4
200030e2:	6894      	ldr	r4, [r2, #8]
200030e4:	4564      	cmp	r4, ip
200030e6:	d047      	beq.n	20003178 <_free_r+0x1a0>
200030e8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200030ec:	f8cc 4008 	str.w	r4, [ip, #8]
200030f0:	f8c4 c00c 	str.w	ip, [r4, #12]
200030f4:	e790      	b.n	20003018 <_free_r+0x40>
200030f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200030fa:	08db      	lsrs	r3, r3, #3
200030fc:	f04f 0c01 	mov.w	ip, #1
20003100:	6846      	ldr	r6, [r0, #4]
20003102:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20003106:	109b      	asrs	r3, r3, #2
20003108:	fa0c f303 	lsl.w	r3, ip, r3
2000310c:	60d1      	str	r1, [r2, #12]
2000310e:	688c      	ldr	r4, [r1, #8]
20003110:	ea46 0303 	orr.w	r3, r6, r3
20003114:	6043      	str	r3, [r0, #4]
20003116:	6094      	str	r4, [r2, #8]
20003118:	60e2      	str	r2, [r4, #12]
2000311a:	608a      	str	r2, [r1, #8]
2000311c:	e7d6      	b.n	200030cc <_free_r+0xf4>
2000311e:	688c      	ldr	r4, [r1, #8]
20003120:	4f1c      	ldr	r7, [pc, #112]	; (20003194 <_free_r+0x1bc>)
20003122:	42bc      	cmp	r4, r7
20003124:	d181      	bne.n	2000302a <_free_r+0x52>
20003126:	50d3      	str	r3, [r2, r3]
20003128:	f043 0301 	orr.w	r3, r3, #1
2000312c:	60e2      	str	r2, [r4, #12]
2000312e:	60a2      	str	r2, [r4, #8]
20003130:	6053      	str	r3, [r2, #4]
20003132:	6094      	str	r4, [r2, #8]
20003134:	60d4      	str	r4, [r2, #12]
20003136:	e7c9      	b.n	200030cc <_free_r+0xf4>
20003138:	18fb      	adds	r3, r7, r3
2000313a:	f016 0f01 	tst.w	r6, #1
2000313e:	d107      	bne.n	20003150 <_free_r+0x178>
20003140:	f854 1c08 	ldr.w	r1, [r4, #-8]
20003144:	1a52      	subs	r2, r2, r1
20003146:	185b      	adds	r3, r3, r1
20003148:	68d4      	ldr	r4, [r2, #12]
2000314a:	6891      	ldr	r1, [r2, #8]
2000314c:	60a1      	str	r1, [r4, #8]
2000314e:	60cc      	str	r4, [r1, #12]
20003150:	f645 2100 	movw	r1, #23040	; 0x5a00
20003154:	6082      	str	r2, [r0, #8]
20003156:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000315a:	f043 0001 	orr.w	r0, r3, #1
2000315e:	6050      	str	r0, [r2, #4]
20003160:	680a      	ldr	r2, [r1, #0]
20003162:	4293      	cmp	r3, r2
20003164:	d3b2      	bcc.n	200030cc <_free_r+0xf4>
20003166:	f645 2310 	movw	r3, #23056	; 0x5a10
2000316a:	4628      	mov	r0, r5
2000316c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003170:	6819      	ldr	r1, [r3, #0]
20003172:	f7ff fedd 	bl	20002f30 <_malloc_trim_r>
20003176:	e7a9      	b.n	200030cc <_free_r+0xf4>
20003178:	2601      	movs	r6, #1
2000317a:	e74d      	b.n	20003018 <_free_r+0x40>
2000317c:	2601      	movs	r6, #1
2000317e:	6844      	ldr	r4, [r0, #4]
20003180:	ea4f 0cac 	mov.w	ip, ip, asr #2
20003184:	460b      	mov	r3, r1
20003186:	fa06 fc0c 	lsl.w	ip, r6, ip
2000318a:	ea44 040c 	orr.w	r4, r4, ip
2000318e:	6044      	str	r4, [r0, #4]
20003190:	e798      	b.n	200030c4 <_free_r+0xec>
20003192:	bf00      	nop
20003194:	200055fc 	.word	0x200055fc

20003198 <__sfvwrite_r>:
20003198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000319c:	6893      	ldr	r3, [r2, #8]
2000319e:	b085      	sub	sp, #20
200031a0:	4690      	mov	r8, r2
200031a2:	460c      	mov	r4, r1
200031a4:	9003      	str	r0, [sp, #12]
200031a6:	2b00      	cmp	r3, #0
200031a8:	d064      	beq.n	20003274 <__sfvwrite_r+0xdc>
200031aa:	8988      	ldrh	r0, [r1, #12]
200031ac:	fa1f fa80 	uxth.w	sl, r0
200031b0:	f01a 0f08 	tst.w	sl, #8
200031b4:	f000 80a0 	beq.w	200032f8 <__sfvwrite_r+0x160>
200031b8:	690b      	ldr	r3, [r1, #16]
200031ba:	2b00      	cmp	r3, #0
200031bc:	f000 809c 	beq.w	200032f8 <__sfvwrite_r+0x160>
200031c0:	f01a 0b02 	ands.w	fp, sl, #2
200031c4:	f8d8 5000 	ldr.w	r5, [r8]
200031c8:	bf1c      	itt	ne
200031ca:	f04f 0a00 	movne.w	sl, #0
200031ce:	4657      	movne	r7, sl
200031d0:	d136      	bne.n	20003240 <__sfvwrite_r+0xa8>
200031d2:	f01a 0a01 	ands.w	sl, sl, #1
200031d6:	bf1d      	ittte	ne
200031d8:	46dc      	movne	ip, fp
200031da:	46d9      	movne	r9, fp
200031dc:	465f      	movne	r7, fp
200031de:	4656      	moveq	r6, sl
200031e0:	d152      	bne.n	20003288 <__sfvwrite_r+0xf0>
200031e2:	b326      	cbz	r6, 2000322e <__sfvwrite_r+0x96>
200031e4:	b280      	uxth	r0, r0
200031e6:	68a7      	ldr	r7, [r4, #8]
200031e8:	f410 7f00 	tst.w	r0, #512	; 0x200
200031ec:	f000 808f 	beq.w	2000330e <__sfvwrite_r+0x176>
200031f0:	42be      	cmp	r6, r7
200031f2:	46bb      	mov	fp, r7
200031f4:	f080 80a7 	bcs.w	20003346 <__sfvwrite_r+0x1ae>
200031f8:	6820      	ldr	r0, [r4, #0]
200031fa:	4637      	mov	r7, r6
200031fc:	46b3      	mov	fp, r6
200031fe:	465a      	mov	r2, fp
20003200:	4651      	mov	r1, sl
20003202:	f000 fdf5 	bl	20003df0 <memmove>
20003206:	68a2      	ldr	r2, [r4, #8]
20003208:	6823      	ldr	r3, [r4, #0]
2000320a:	46b1      	mov	r9, r6
2000320c:	1bd7      	subs	r7, r2, r7
2000320e:	60a7      	str	r7, [r4, #8]
20003210:	4637      	mov	r7, r6
20003212:	445b      	add	r3, fp
20003214:	6023      	str	r3, [r4, #0]
20003216:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000321a:	ebc9 0606 	rsb	r6, r9, r6
2000321e:	44ca      	add	sl, r9
20003220:	1bdf      	subs	r7, r3, r7
20003222:	f8c8 7008 	str.w	r7, [r8, #8]
20003226:	b32f      	cbz	r7, 20003274 <__sfvwrite_r+0xdc>
20003228:	89a0      	ldrh	r0, [r4, #12]
2000322a:	2e00      	cmp	r6, #0
2000322c:	d1da      	bne.n	200031e4 <__sfvwrite_r+0x4c>
2000322e:	f8d5 a000 	ldr.w	sl, [r5]
20003232:	686e      	ldr	r6, [r5, #4]
20003234:	3508      	adds	r5, #8
20003236:	e7d4      	b.n	200031e2 <__sfvwrite_r+0x4a>
20003238:	f8d5 a000 	ldr.w	sl, [r5]
2000323c:	686f      	ldr	r7, [r5, #4]
2000323e:	3508      	adds	r5, #8
20003240:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20003244:	bf34      	ite	cc
20003246:	463b      	movcc	r3, r7
20003248:	f44f 6380 	movcs.w	r3, #1024	; 0x400
2000324c:	4652      	mov	r2, sl
2000324e:	9803      	ldr	r0, [sp, #12]
20003250:	2f00      	cmp	r7, #0
20003252:	d0f1      	beq.n	20003238 <__sfvwrite_r+0xa0>
20003254:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20003256:	6a21      	ldr	r1, [r4, #32]
20003258:	47b0      	blx	r6
2000325a:	2800      	cmp	r0, #0
2000325c:	4482      	add	sl, r0
2000325e:	ebc0 0707 	rsb	r7, r0, r7
20003262:	f340 80ec 	ble.w	2000343e <__sfvwrite_r+0x2a6>
20003266:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000326a:	1a18      	subs	r0, r3, r0
2000326c:	f8c8 0008 	str.w	r0, [r8, #8]
20003270:	2800      	cmp	r0, #0
20003272:	d1e5      	bne.n	20003240 <__sfvwrite_r+0xa8>
20003274:	2000      	movs	r0, #0
20003276:	b005      	add	sp, #20
20003278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000327c:	f8d5 9000 	ldr.w	r9, [r5]
20003280:	f04f 0c00 	mov.w	ip, #0
20003284:	686f      	ldr	r7, [r5, #4]
20003286:	3508      	adds	r5, #8
20003288:	2f00      	cmp	r7, #0
2000328a:	d0f7      	beq.n	2000327c <__sfvwrite_r+0xe4>
2000328c:	f1bc 0f00 	cmp.w	ip, #0
20003290:	f000 80b5 	beq.w	200033fe <__sfvwrite_r+0x266>
20003294:	6963      	ldr	r3, [r4, #20]
20003296:	45bb      	cmp	fp, r7
20003298:	bf34      	ite	cc
2000329a:	46da      	movcc	sl, fp
2000329c:	46ba      	movcs	sl, r7
2000329e:	68a6      	ldr	r6, [r4, #8]
200032a0:	6820      	ldr	r0, [r4, #0]
200032a2:	6922      	ldr	r2, [r4, #16]
200032a4:	199e      	adds	r6, r3, r6
200032a6:	4290      	cmp	r0, r2
200032a8:	bf94      	ite	ls
200032aa:	2200      	movls	r2, #0
200032ac:	2201      	movhi	r2, #1
200032ae:	45b2      	cmp	sl, r6
200032b0:	bfd4      	ite	le
200032b2:	2200      	movle	r2, #0
200032b4:	f002 0201 	andgt.w	r2, r2, #1
200032b8:	2a00      	cmp	r2, #0
200032ba:	f040 80ae 	bne.w	2000341a <__sfvwrite_r+0x282>
200032be:	459a      	cmp	sl, r3
200032c0:	f2c0 8082 	blt.w	200033c8 <__sfvwrite_r+0x230>
200032c4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200032c6:	464a      	mov	r2, r9
200032c8:	f8cd c004 	str.w	ip, [sp, #4]
200032cc:	9803      	ldr	r0, [sp, #12]
200032ce:	6a21      	ldr	r1, [r4, #32]
200032d0:	47b0      	blx	r6
200032d2:	f8dd c004 	ldr.w	ip, [sp, #4]
200032d6:	1e06      	subs	r6, r0, #0
200032d8:	f340 80b1 	ble.w	2000343e <__sfvwrite_r+0x2a6>
200032dc:	ebbb 0b06 	subs.w	fp, fp, r6
200032e0:	f000 8086 	beq.w	200033f0 <__sfvwrite_r+0x258>
200032e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
200032e8:	44b1      	add	r9, r6
200032ea:	1bbf      	subs	r7, r7, r6
200032ec:	1b9e      	subs	r6, r3, r6
200032ee:	f8c8 6008 	str.w	r6, [r8, #8]
200032f2:	2e00      	cmp	r6, #0
200032f4:	d1c8      	bne.n	20003288 <__sfvwrite_r+0xf0>
200032f6:	e7bd      	b.n	20003274 <__sfvwrite_r+0xdc>
200032f8:	9803      	ldr	r0, [sp, #12]
200032fa:	4621      	mov	r1, r4
200032fc:	f7ff fbee 	bl	20002adc <__swsetup_r>
20003300:	2800      	cmp	r0, #0
20003302:	f040 80d4 	bne.w	200034ae <__sfvwrite_r+0x316>
20003306:	89a0      	ldrh	r0, [r4, #12]
20003308:	fa1f fa80 	uxth.w	sl, r0
2000330c:	e758      	b.n	200031c0 <__sfvwrite_r+0x28>
2000330e:	6820      	ldr	r0, [r4, #0]
20003310:	46b9      	mov	r9, r7
20003312:	6923      	ldr	r3, [r4, #16]
20003314:	4298      	cmp	r0, r3
20003316:	bf94      	ite	ls
20003318:	2300      	movls	r3, #0
2000331a:	2301      	movhi	r3, #1
2000331c:	42b7      	cmp	r7, r6
2000331e:	bf2c      	ite	cs
20003320:	2300      	movcs	r3, #0
20003322:	f003 0301 	andcc.w	r3, r3, #1
20003326:	2b00      	cmp	r3, #0
20003328:	f040 809d 	bne.w	20003466 <__sfvwrite_r+0x2ce>
2000332c:	6963      	ldr	r3, [r4, #20]
2000332e:	429e      	cmp	r6, r3
20003330:	f0c0 808c 	bcc.w	2000344c <__sfvwrite_r+0x2b4>
20003334:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20003336:	4652      	mov	r2, sl
20003338:	9803      	ldr	r0, [sp, #12]
2000333a:	6a21      	ldr	r1, [r4, #32]
2000333c:	47b8      	blx	r7
2000333e:	1e07      	subs	r7, r0, #0
20003340:	dd7d      	ble.n	2000343e <__sfvwrite_r+0x2a6>
20003342:	46b9      	mov	r9, r7
20003344:	e767      	b.n	20003216 <__sfvwrite_r+0x7e>
20003346:	f410 6f90 	tst.w	r0, #1152	; 0x480
2000334a:	bf08      	it	eq
2000334c:	6820      	ldreq	r0, [r4, #0]
2000334e:	f43f af56 	beq.w	200031fe <__sfvwrite_r+0x66>
20003352:	6962      	ldr	r2, [r4, #20]
20003354:	6921      	ldr	r1, [r4, #16]
20003356:	6823      	ldr	r3, [r4, #0]
20003358:	eb02 0942 	add.w	r9, r2, r2, lsl #1
2000335c:	1a5b      	subs	r3, r3, r1
2000335e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20003362:	f103 0c01 	add.w	ip, r3, #1
20003366:	44b4      	add	ip, r6
20003368:	ea4f 0969 	mov.w	r9, r9, asr #1
2000336c:	45e1      	cmp	r9, ip
2000336e:	464a      	mov	r2, r9
20003370:	bf3c      	itt	cc
20003372:	46e1      	movcc	r9, ip
20003374:	464a      	movcc	r2, r9
20003376:	f410 6f80 	tst.w	r0, #1024	; 0x400
2000337a:	f000 8083 	beq.w	20003484 <__sfvwrite_r+0x2ec>
2000337e:	4611      	mov	r1, r2
20003380:	9803      	ldr	r0, [sp, #12]
20003382:	9302      	str	r3, [sp, #8]
20003384:	f000 f960 	bl	20003648 <_malloc_r>
20003388:	9b02      	ldr	r3, [sp, #8]
2000338a:	2800      	cmp	r0, #0
2000338c:	f000 8099 	beq.w	200034c2 <__sfvwrite_r+0x32a>
20003390:	461a      	mov	r2, r3
20003392:	6921      	ldr	r1, [r4, #16]
20003394:	9302      	str	r3, [sp, #8]
20003396:	9001      	str	r0, [sp, #4]
20003398:	f000 fc62 	bl	20003c60 <memcpy>
2000339c:	89a2      	ldrh	r2, [r4, #12]
2000339e:	9b02      	ldr	r3, [sp, #8]
200033a0:	f8dd c004 	ldr.w	ip, [sp, #4]
200033a4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200033a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200033ac:	81a2      	strh	r2, [r4, #12]
200033ae:	ebc3 0209 	rsb	r2, r3, r9
200033b2:	eb0c 0003 	add.w	r0, ip, r3
200033b6:	4637      	mov	r7, r6
200033b8:	46b3      	mov	fp, r6
200033ba:	60a2      	str	r2, [r4, #8]
200033bc:	f8c4 c010 	str.w	ip, [r4, #16]
200033c0:	6020      	str	r0, [r4, #0]
200033c2:	f8c4 9014 	str.w	r9, [r4, #20]
200033c6:	e71a      	b.n	200031fe <__sfvwrite_r+0x66>
200033c8:	4652      	mov	r2, sl
200033ca:	4649      	mov	r1, r9
200033cc:	4656      	mov	r6, sl
200033ce:	f8cd c004 	str.w	ip, [sp, #4]
200033d2:	f000 fd0d 	bl	20003df0 <memmove>
200033d6:	68a2      	ldr	r2, [r4, #8]
200033d8:	6823      	ldr	r3, [r4, #0]
200033da:	ebbb 0b06 	subs.w	fp, fp, r6
200033de:	ebca 0202 	rsb	r2, sl, r2
200033e2:	f8dd c004 	ldr.w	ip, [sp, #4]
200033e6:	4453      	add	r3, sl
200033e8:	60a2      	str	r2, [r4, #8]
200033ea:	6023      	str	r3, [r4, #0]
200033ec:	f47f af7a 	bne.w	200032e4 <__sfvwrite_r+0x14c>
200033f0:	9803      	ldr	r0, [sp, #12]
200033f2:	4621      	mov	r1, r4
200033f4:	f7ff fbfc 	bl	20002bf0 <_fflush_r>
200033f8:	bb08      	cbnz	r0, 2000343e <__sfvwrite_r+0x2a6>
200033fa:	46dc      	mov	ip, fp
200033fc:	e772      	b.n	200032e4 <__sfvwrite_r+0x14c>
200033fe:	4648      	mov	r0, r9
20003400:	210a      	movs	r1, #10
20003402:	463a      	mov	r2, r7
20003404:	f000 fbf2 	bl	20003bec <memchr>
20003408:	2800      	cmp	r0, #0
2000340a:	d04b      	beq.n	200034a4 <__sfvwrite_r+0x30c>
2000340c:	f100 0b01 	add.w	fp, r0, #1
20003410:	f04f 0c01 	mov.w	ip, #1
20003414:	ebc9 0b0b 	rsb	fp, r9, fp
20003418:	e73c      	b.n	20003294 <__sfvwrite_r+0xfc>
2000341a:	4649      	mov	r1, r9
2000341c:	4632      	mov	r2, r6
2000341e:	f8cd c004 	str.w	ip, [sp, #4]
20003422:	f000 fce5 	bl	20003df0 <memmove>
20003426:	6823      	ldr	r3, [r4, #0]
20003428:	4621      	mov	r1, r4
2000342a:	9803      	ldr	r0, [sp, #12]
2000342c:	199b      	adds	r3, r3, r6
2000342e:	6023      	str	r3, [r4, #0]
20003430:	f7ff fbde 	bl	20002bf0 <_fflush_r>
20003434:	f8dd c004 	ldr.w	ip, [sp, #4]
20003438:	2800      	cmp	r0, #0
2000343a:	f43f af4f 	beq.w	200032dc <__sfvwrite_r+0x144>
2000343e:	89a3      	ldrh	r3, [r4, #12]
20003440:	f04f 30ff 	mov.w	r0, #4294967295
20003444:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003448:	81a3      	strh	r3, [r4, #12]
2000344a:	e714      	b.n	20003276 <__sfvwrite_r+0xde>
2000344c:	4632      	mov	r2, r6
2000344e:	4651      	mov	r1, sl
20003450:	f000 fcce 	bl	20003df0 <memmove>
20003454:	68a2      	ldr	r2, [r4, #8]
20003456:	6823      	ldr	r3, [r4, #0]
20003458:	4637      	mov	r7, r6
2000345a:	1b92      	subs	r2, r2, r6
2000345c:	46b1      	mov	r9, r6
2000345e:	199b      	adds	r3, r3, r6
20003460:	60a2      	str	r2, [r4, #8]
20003462:	6023      	str	r3, [r4, #0]
20003464:	e6d7      	b.n	20003216 <__sfvwrite_r+0x7e>
20003466:	4651      	mov	r1, sl
20003468:	463a      	mov	r2, r7
2000346a:	f000 fcc1 	bl	20003df0 <memmove>
2000346e:	6823      	ldr	r3, [r4, #0]
20003470:	9803      	ldr	r0, [sp, #12]
20003472:	4621      	mov	r1, r4
20003474:	19db      	adds	r3, r3, r7
20003476:	6023      	str	r3, [r4, #0]
20003478:	f7ff fbba 	bl	20002bf0 <_fflush_r>
2000347c:	2800      	cmp	r0, #0
2000347e:	f43f aeca 	beq.w	20003216 <__sfvwrite_r+0x7e>
20003482:	e7dc      	b.n	2000343e <__sfvwrite_r+0x2a6>
20003484:	9803      	ldr	r0, [sp, #12]
20003486:	9302      	str	r3, [sp, #8]
20003488:	f000 fd7c 	bl	20003f84 <_realloc_r>
2000348c:	9b02      	ldr	r3, [sp, #8]
2000348e:	4684      	mov	ip, r0
20003490:	2800      	cmp	r0, #0
20003492:	d18c      	bne.n	200033ae <__sfvwrite_r+0x216>
20003494:	6921      	ldr	r1, [r4, #16]
20003496:	9803      	ldr	r0, [sp, #12]
20003498:	f7ff fd9e 	bl	20002fd8 <_free_r>
2000349c:	9903      	ldr	r1, [sp, #12]
2000349e:	230c      	movs	r3, #12
200034a0:	600b      	str	r3, [r1, #0]
200034a2:	e7cc      	b.n	2000343e <__sfvwrite_r+0x2a6>
200034a4:	f107 0b01 	add.w	fp, r7, #1
200034a8:	f04f 0c01 	mov.w	ip, #1
200034ac:	e6f2      	b.n	20003294 <__sfvwrite_r+0xfc>
200034ae:	9903      	ldr	r1, [sp, #12]
200034b0:	2209      	movs	r2, #9
200034b2:	89a3      	ldrh	r3, [r4, #12]
200034b4:	f04f 30ff 	mov.w	r0, #4294967295
200034b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200034bc:	600a      	str	r2, [r1, #0]
200034be:	81a3      	strh	r3, [r4, #12]
200034c0:	e6d9      	b.n	20003276 <__sfvwrite_r+0xde>
200034c2:	9a03      	ldr	r2, [sp, #12]
200034c4:	230c      	movs	r3, #12
200034c6:	6013      	str	r3, [r2, #0]
200034c8:	e7b9      	b.n	2000343e <__sfvwrite_r+0x2a6>
200034ca:	bf00      	nop

200034cc <_fwalk_reent>:
200034cc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200034d0:	4607      	mov	r7, r0
200034d2:	468a      	mov	sl, r1
200034d4:	f7ff fc48 	bl	20002d68 <__sfp_lock_acquire>
200034d8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200034dc:	bf08      	it	eq
200034de:	46b0      	moveq	r8, r6
200034e0:	d018      	beq.n	20003514 <_fwalk_reent+0x48>
200034e2:	f04f 0800 	mov.w	r8, #0
200034e6:	6875      	ldr	r5, [r6, #4]
200034e8:	68b4      	ldr	r4, [r6, #8]
200034ea:	3d01      	subs	r5, #1
200034ec:	d40f      	bmi.n	2000350e <_fwalk_reent+0x42>
200034ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200034f2:	b14b      	cbz	r3, 20003508 <_fwalk_reent+0x3c>
200034f4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200034f8:	4621      	mov	r1, r4
200034fa:	4638      	mov	r0, r7
200034fc:	f1b3 3fff 	cmp.w	r3, #4294967295
20003500:	d002      	beq.n	20003508 <_fwalk_reent+0x3c>
20003502:	47d0      	blx	sl
20003504:	ea48 0800 	orr.w	r8, r8, r0
20003508:	3468      	adds	r4, #104	; 0x68
2000350a:	3d01      	subs	r5, #1
2000350c:	d5ef      	bpl.n	200034ee <_fwalk_reent+0x22>
2000350e:	6836      	ldr	r6, [r6, #0]
20003510:	2e00      	cmp	r6, #0
20003512:	d1e8      	bne.n	200034e6 <_fwalk_reent+0x1a>
20003514:	f7ff fc2a 	bl	20002d6c <__sfp_lock_release>
20003518:	4640      	mov	r0, r8
2000351a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000351e:	bf00      	nop

20003520 <_fwalk>:
20003520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20003524:	4606      	mov	r6, r0
20003526:	4688      	mov	r8, r1
20003528:	f7ff fc1e 	bl	20002d68 <__sfp_lock_acquire>
2000352c:	36d8      	adds	r6, #216	; 0xd8
2000352e:	bf08      	it	eq
20003530:	4637      	moveq	r7, r6
20003532:	d015      	beq.n	20003560 <_fwalk+0x40>
20003534:	2700      	movs	r7, #0
20003536:	6875      	ldr	r5, [r6, #4]
20003538:	68b4      	ldr	r4, [r6, #8]
2000353a:	3d01      	subs	r5, #1
2000353c:	d40d      	bmi.n	2000355a <_fwalk+0x3a>
2000353e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20003542:	b13b      	cbz	r3, 20003554 <_fwalk+0x34>
20003544:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20003548:	4620      	mov	r0, r4
2000354a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000354e:	d001      	beq.n	20003554 <_fwalk+0x34>
20003550:	47c0      	blx	r8
20003552:	4307      	orrs	r7, r0
20003554:	3468      	adds	r4, #104	; 0x68
20003556:	3d01      	subs	r5, #1
20003558:	d5f1      	bpl.n	2000353e <_fwalk+0x1e>
2000355a:	6836      	ldr	r6, [r6, #0]
2000355c:	2e00      	cmp	r6, #0
2000355e:	d1ea      	bne.n	20003536 <_fwalk+0x16>
20003560:	f7ff fc04 	bl	20002d6c <__sfp_lock_release>
20003564:	4638      	mov	r0, r7
20003566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000356a:	bf00      	nop

2000356c <__smakebuf_r>:
2000356c:	898b      	ldrh	r3, [r1, #12]
2000356e:	b5f0      	push	{r4, r5, r6, r7, lr}
20003570:	460c      	mov	r4, r1
20003572:	b29a      	uxth	r2, r3
20003574:	b091      	sub	sp, #68	; 0x44
20003576:	f012 0f02 	tst.w	r2, #2
2000357a:	4605      	mov	r5, r0
2000357c:	d141      	bne.n	20003602 <__smakebuf_r+0x96>
2000357e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20003582:	2900      	cmp	r1, #0
20003584:	db18      	blt.n	200035b8 <__smakebuf_r+0x4c>
20003586:	aa01      	add	r2, sp, #4
20003588:	f001 f86a 	bl	20004660 <_fstat_r>
2000358c:	2800      	cmp	r0, #0
2000358e:	db11      	blt.n	200035b4 <__smakebuf_r+0x48>
20003590:	9b02      	ldr	r3, [sp, #8]
20003592:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20003596:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000359a:	bf14      	ite	ne
2000359c:	2700      	movne	r7, #0
2000359e:	2701      	moveq	r7, #1
200035a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200035a4:	d040      	beq.n	20003628 <__smakebuf_r+0xbc>
200035a6:	89a3      	ldrh	r3, [r4, #12]
200035a8:	f44f 6680 	mov.w	r6, #1024	; 0x400
200035ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200035b0:	81a3      	strh	r3, [r4, #12]
200035b2:	e00b      	b.n	200035cc <__smakebuf_r+0x60>
200035b4:	89a3      	ldrh	r3, [r4, #12]
200035b6:	b29a      	uxth	r2, r3
200035b8:	f012 0f80 	tst.w	r2, #128	; 0x80
200035bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200035c0:	bf0c      	ite	eq
200035c2:	f44f 6680 	moveq.w	r6, #1024	; 0x400
200035c6:	2640      	movne	r6, #64	; 0x40
200035c8:	2700      	movs	r7, #0
200035ca:	81a3      	strh	r3, [r4, #12]
200035cc:	4628      	mov	r0, r5
200035ce:	4631      	mov	r1, r6
200035d0:	f000 f83a 	bl	20003648 <_malloc_r>
200035d4:	b170      	cbz	r0, 200035f4 <__smakebuf_r+0x88>
200035d6:	89a1      	ldrh	r1, [r4, #12]
200035d8:	f642 52b1 	movw	r2, #11697	; 0x2db1
200035dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
200035e0:	6120      	str	r0, [r4, #16]
200035e2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200035e6:	6166      	str	r6, [r4, #20]
200035e8:	62aa      	str	r2, [r5, #40]	; 0x28
200035ea:	81a1      	strh	r1, [r4, #12]
200035ec:	6020      	str	r0, [r4, #0]
200035ee:	b97f      	cbnz	r7, 20003610 <__smakebuf_r+0xa4>
200035f0:	b011      	add	sp, #68	; 0x44
200035f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
200035f4:	89a3      	ldrh	r3, [r4, #12]
200035f6:	f413 7f00 	tst.w	r3, #512	; 0x200
200035fa:	d1f9      	bne.n	200035f0 <__smakebuf_r+0x84>
200035fc:	f043 0302 	orr.w	r3, r3, #2
20003600:	81a3      	strh	r3, [r4, #12]
20003602:	f104 0347 	add.w	r3, r4, #71	; 0x47
20003606:	6123      	str	r3, [r4, #16]
20003608:	6023      	str	r3, [r4, #0]
2000360a:	2301      	movs	r3, #1
2000360c:	6163      	str	r3, [r4, #20]
2000360e:	e7ef      	b.n	200035f0 <__smakebuf_r+0x84>
20003610:	4628      	mov	r0, r5
20003612:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20003616:	f001 f839 	bl	2000468c <_isatty_r>
2000361a:	2800      	cmp	r0, #0
2000361c:	d0e8      	beq.n	200035f0 <__smakebuf_r+0x84>
2000361e:	89a3      	ldrh	r3, [r4, #12]
20003620:	f043 0301 	orr.w	r3, r3, #1
20003624:	81a3      	strh	r3, [r4, #12]
20003626:	e7e3      	b.n	200035f0 <__smakebuf_r+0x84>
20003628:	f244 43e5 	movw	r3, #17637	; 0x44e5
2000362c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
2000362e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003632:	429a      	cmp	r2, r3
20003634:	d1b7      	bne.n	200035a6 <__smakebuf_r+0x3a>
20003636:	89a2      	ldrh	r2, [r4, #12]
20003638:	f44f 6380 	mov.w	r3, #1024	; 0x400
2000363c:	461e      	mov	r6, r3
2000363e:	6523      	str	r3, [r4, #80]	; 0x50
20003640:	ea42 0303 	orr.w	r3, r2, r3
20003644:	81a3      	strh	r3, [r4, #12]
20003646:	e7c1      	b.n	200035cc <__smakebuf_r+0x60>

20003648 <_malloc_r>:
20003648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000364c:	f101 040b 	add.w	r4, r1, #11
20003650:	2c16      	cmp	r4, #22
20003652:	b083      	sub	sp, #12
20003654:	4606      	mov	r6, r0
20003656:	d82f      	bhi.n	200036b8 <_malloc_r+0x70>
20003658:	2300      	movs	r3, #0
2000365a:	2410      	movs	r4, #16
2000365c:	428c      	cmp	r4, r1
2000365e:	bf2c      	ite	cs
20003660:	4619      	movcs	r1, r3
20003662:	f043 0101 	orrcc.w	r1, r3, #1
20003666:	2900      	cmp	r1, #0
20003668:	d130      	bne.n	200036cc <_malloc_r+0x84>
2000366a:	4630      	mov	r0, r6
2000366c:	f000 fc86 	bl	20003f7c <__malloc_lock>
20003670:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20003674:	d22e      	bcs.n	200036d4 <_malloc_r+0x8c>
20003676:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000367a:	f245 55f4 	movw	r5, #22004	; 0x55f4
2000367e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003682:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20003686:	68d3      	ldr	r3, [r2, #12]
20003688:	4293      	cmp	r3, r2
2000368a:	f000 8206 	beq.w	20003a9a <_malloc_r+0x452>
2000368e:	685a      	ldr	r2, [r3, #4]
20003690:	f103 0508 	add.w	r5, r3, #8
20003694:	68d9      	ldr	r1, [r3, #12]
20003696:	4630      	mov	r0, r6
20003698:	f022 0c03 	bic.w	ip, r2, #3
2000369c:	689a      	ldr	r2, [r3, #8]
2000369e:	4463      	add	r3, ip
200036a0:	685c      	ldr	r4, [r3, #4]
200036a2:	608a      	str	r2, [r1, #8]
200036a4:	f044 0401 	orr.w	r4, r4, #1
200036a8:	60d1      	str	r1, [r2, #12]
200036aa:	605c      	str	r4, [r3, #4]
200036ac:	f000 fc68 	bl	20003f80 <__malloc_unlock>
200036b0:	4628      	mov	r0, r5
200036b2:	b003      	add	sp, #12
200036b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200036b8:	f024 0407 	bic.w	r4, r4, #7
200036bc:	0fe3      	lsrs	r3, r4, #31
200036be:	428c      	cmp	r4, r1
200036c0:	bf2c      	ite	cs
200036c2:	4619      	movcs	r1, r3
200036c4:	f043 0101 	orrcc.w	r1, r3, #1
200036c8:	2900      	cmp	r1, #0
200036ca:	d0ce      	beq.n	2000366a <_malloc_r+0x22>
200036cc:	230c      	movs	r3, #12
200036ce:	2500      	movs	r5, #0
200036d0:	6033      	str	r3, [r6, #0]
200036d2:	e7ed      	b.n	200036b0 <_malloc_r+0x68>
200036d4:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200036d8:	bf04      	itt	eq
200036da:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200036de:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200036e2:	f040 8090 	bne.w	20003806 <_malloc_r+0x1be>
200036e6:	f245 55f4 	movw	r5, #22004	; 0x55f4
200036ea:	f2c2 0500 	movt	r5, #8192	; 0x2000
200036ee:	1828      	adds	r0, r5, r0
200036f0:	68c3      	ldr	r3, [r0, #12]
200036f2:	4298      	cmp	r0, r3
200036f4:	d106      	bne.n	20003704 <_malloc_r+0xbc>
200036f6:	e00d      	b.n	20003714 <_malloc_r+0xcc>
200036f8:	2a00      	cmp	r2, #0
200036fa:	f280 816f 	bge.w	200039dc <_malloc_r+0x394>
200036fe:	68db      	ldr	r3, [r3, #12]
20003700:	4298      	cmp	r0, r3
20003702:	d007      	beq.n	20003714 <_malloc_r+0xcc>
20003704:	6859      	ldr	r1, [r3, #4]
20003706:	f021 0103 	bic.w	r1, r1, #3
2000370a:	1b0a      	subs	r2, r1, r4
2000370c:	2a0f      	cmp	r2, #15
2000370e:	ddf3      	ble.n	200036f8 <_malloc_r+0xb0>
20003710:	f10e 3eff 	add.w	lr, lr, #4294967295
20003714:	f10e 0e01 	add.w	lr, lr, #1
20003718:	f245 57f4 	movw	r7, #22004	; 0x55f4
2000371c:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003720:	f107 0108 	add.w	r1, r7, #8
20003724:	688b      	ldr	r3, [r1, #8]
20003726:	4299      	cmp	r1, r3
20003728:	bf08      	it	eq
2000372a:	687a      	ldreq	r2, [r7, #4]
2000372c:	d026      	beq.n	2000377c <_malloc_r+0x134>
2000372e:	685a      	ldr	r2, [r3, #4]
20003730:	f022 0c03 	bic.w	ip, r2, #3
20003734:	ebc4 020c 	rsb	r2, r4, ip
20003738:	2a0f      	cmp	r2, #15
2000373a:	f300 8194 	bgt.w	20003a66 <_malloc_r+0x41e>
2000373e:	2a00      	cmp	r2, #0
20003740:	60c9      	str	r1, [r1, #12]
20003742:	6089      	str	r1, [r1, #8]
20003744:	f280 8099 	bge.w	2000387a <_malloc_r+0x232>
20003748:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
2000374c:	f080 8165 	bcs.w	20003a1a <_malloc_r+0x3d2>
20003750:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20003754:	f04f 0a01 	mov.w	sl, #1
20003758:	687a      	ldr	r2, [r7, #4]
2000375a:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000375e:	ea4f 0cac 	mov.w	ip, ip, asr #2
20003762:	fa0a fc0c 	lsl.w	ip, sl, ip
20003766:	60d8      	str	r0, [r3, #12]
20003768:	f8d0 8008 	ldr.w	r8, [r0, #8]
2000376c:	ea4c 0202 	orr.w	r2, ip, r2
20003770:	607a      	str	r2, [r7, #4]
20003772:	f8c3 8008 	str.w	r8, [r3, #8]
20003776:	f8c8 300c 	str.w	r3, [r8, #12]
2000377a:	6083      	str	r3, [r0, #8]
2000377c:	f04f 0c01 	mov.w	ip, #1
20003780:	ea4f 03ae 	mov.w	r3, lr, asr #2
20003784:	fa0c fc03 	lsl.w	ip, ip, r3
20003788:	4594      	cmp	ip, r2
2000378a:	f200 8082 	bhi.w	20003892 <_malloc_r+0x24a>
2000378e:	ea12 0f0c 	tst.w	r2, ip
20003792:	d108      	bne.n	200037a6 <_malloc_r+0x15e>
20003794:	f02e 0e03 	bic.w	lr, lr, #3
20003798:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000379c:	f10e 0e04 	add.w	lr, lr, #4
200037a0:	ea12 0f0c 	tst.w	r2, ip
200037a4:	d0f8      	beq.n	20003798 <_malloc_r+0x150>
200037a6:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200037aa:	46f2      	mov	sl, lr
200037ac:	46c8      	mov	r8, r9
200037ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
200037b2:	4598      	cmp	r8, r3
200037b4:	d107      	bne.n	200037c6 <_malloc_r+0x17e>
200037b6:	e168      	b.n	20003a8a <_malloc_r+0x442>
200037b8:	2a00      	cmp	r2, #0
200037ba:	f280 8178 	bge.w	20003aae <_malloc_r+0x466>
200037be:	68db      	ldr	r3, [r3, #12]
200037c0:	4598      	cmp	r8, r3
200037c2:	f000 8162 	beq.w	20003a8a <_malloc_r+0x442>
200037c6:	6858      	ldr	r0, [r3, #4]
200037c8:	f020 0003 	bic.w	r0, r0, #3
200037cc:	1b02      	subs	r2, r0, r4
200037ce:	2a0f      	cmp	r2, #15
200037d0:	ddf2      	ble.n	200037b8 <_malloc_r+0x170>
200037d2:	461d      	mov	r5, r3
200037d4:	191f      	adds	r7, r3, r4
200037d6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200037da:	f044 0e01 	orr.w	lr, r4, #1
200037de:	f855 4f08 	ldr.w	r4, [r5, #8]!
200037e2:	4630      	mov	r0, r6
200037e4:	50ba      	str	r2, [r7, r2]
200037e6:	f042 0201 	orr.w	r2, r2, #1
200037ea:	f8c3 e004 	str.w	lr, [r3, #4]
200037ee:	f8cc 4008 	str.w	r4, [ip, #8]
200037f2:	f8c4 c00c 	str.w	ip, [r4, #12]
200037f6:	608f      	str	r7, [r1, #8]
200037f8:	60cf      	str	r7, [r1, #12]
200037fa:	607a      	str	r2, [r7, #4]
200037fc:	60b9      	str	r1, [r7, #8]
200037fe:	60f9      	str	r1, [r7, #12]
20003800:	f000 fbbe 	bl	20003f80 <__malloc_unlock>
20003804:	e754      	b.n	200036b0 <_malloc_r+0x68>
20003806:	f1be 0f04 	cmp.w	lr, #4
2000380a:	bf9e      	ittt	ls
2000380c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20003810:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20003814:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003818:	f67f af65 	bls.w	200036e6 <_malloc_r+0x9e>
2000381c:	f1be 0f14 	cmp.w	lr, #20
20003820:	bf9c      	itt	ls
20003822:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20003826:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000382a:	f67f af5c 	bls.w	200036e6 <_malloc_r+0x9e>
2000382e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20003832:	bf9e      	ittt	ls
20003834:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20003838:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
2000383c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003840:	f67f af51 	bls.w	200036e6 <_malloc_r+0x9e>
20003844:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20003848:	bf9e      	ittt	ls
2000384a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000384e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20003852:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003856:	f67f af46 	bls.w	200036e6 <_malloc_r+0x9e>
2000385a:	f240 5354 	movw	r3, #1364	; 0x554
2000385e:	459e      	cmp	lr, r3
20003860:	bf95      	itete	ls
20003862:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20003866:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000386a:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000386e:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20003872:	bf98      	it	ls
20003874:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003878:	e735      	b.n	200036e6 <_malloc_r+0x9e>
2000387a:	eb03 020c 	add.w	r2, r3, ip
2000387e:	f103 0508 	add.w	r5, r3, #8
20003882:	4630      	mov	r0, r6
20003884:	6853      	ldr	r3, [r2, #4]
20003886:	f043 0301 	orr.w	r3, r3, #1
2000388a:	6053      	str	r3, [r2, #4]
2000388c:	f000 fb78 	bl	20003f80 <__malloc_unlock>
20003890:	e70e      	b.n	200036b0 <_malloc_r+0x68>
20003892:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003896:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000389a:	f023 0903 	bic.w	r9, r3, #3
2000389e:	ebc4 0209 	rsb	r2, r4, r9
200038a2:	454c      	cmp	r4, r9
200038a4:	bf94      	ite	ls
200038a6:	2300      	movls	r3, #0
200038a8:	2301      	movhi	r3, #1
200038aa:	2a0f      	cmp	r2, #15
200038ac:	bfd8      	it	le
200038ae:	f043 0301 	orrle.w	r3, r3, #1
200038b2:	2b00      	cmp	r3, #0
200038b4:	f000 80a1 	beq.w	200039fa <_malloc_r+0x3b2>
200038b8:	f645 2b10 	movw	fp, #23056	; 0x5a10
200038bc:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200038c0:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200038c4:	f8db 3000 	ldr.w	r3, [fp]
200038c8:	3310      	adds	r3, #16
200038ca:	191b      	adds	r3, r3, r4
200038cc:	f1b2 3fff 	cmp.w	r2, #4294967295
200038d0:	d006      	beq.n	200038e0 <_malloc_r+0x298>
200038d2:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200038d6:	331f      	adds	r3, #31
200038d8:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200038dc:	f023 031f 	bic.w	r3, r3, #31
200038e0:	4619      	mov	r1, r3
200038e2:	4630      	mov	r0, r6
200038e4:	9301      	str	r3, [sp, #4]
200038e6:	f000 fd27 	bl	20004338 <_sbrk_r>
200038ea:	9b01      	ldr	r3, [sp, #4]
200038ec:	f1b0 3fff 	cmp.w	r0, #4294967295
200038f0:	4682      	mov	sl, r0
200038f2:	f000 80f4 	beq.w	20003ade <_malloc_r+0x496>
200038f6:	eb08 0109 	add.w	r1, r8, r9
200038fa:	4281      	cmp	r1, r0
200038fc:	f200 80ec 	bhi.w	20003ad8 <_malloc_r+0x490>
20003900:	f8db 2004 	ldr.w	r2, [fp, #4]
20003904:	189a      	adds	r2, r3, r2
20003906:	4551      	cmp	r1, sl
20003908:	f8cb 2004 	str.w	r2, [fp, #4]
2000390c:	f000 8145 	beq.w	20003b9a <_malloc_r+0x552>
20003910:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20003914:	f245 50f4 	movw	r0, #22004	; 0x55f4
20003918:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000391c:	f1b5 3fff 	cmp.w	r5, #4294967295
20003920:	bf08      	it	eq
20003922:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20003926:	d003      	beq.n	20003930 <_malloc_r+0x2e8>
20003928:	4452      	add	r2, sl
2000392a:	1a51      	subs	r1, r2, r1
2000392c:	f8cb 1004 	str.w	r1, [fp, #4]
20003930:	f01a 0507 	ands.w	r5, sl, #7
20003934:	4630      	mov	r0, r6
20003936:	bf17      	itett	ne
20003938:	f1c5 0508 	rsbne	r5, r5, #8
2000393c:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20003940:	44aa      	addne	sl, r5
20003942:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20003946:	4453      	add	r3, sl
20003948:	051b      	lsls	r3, r3, #20
2000394a:	0d1b      	lsrs	r3, r3, #20
2000394c:	1aed      	subs	r5, r5, r3
2000394e:	4629      	mov	r1, r5
20003950:	f000 fcf2 	bl	20004338 <_sbrk_r>
20003954:	f1b0 3fff 	cmp.w	r0, #4294967295
20003958:	f000 812c 	beq.w	20003bb4 <_malloc_r+0x56c>
2000395c:	ebca 0100 	rsb	r1, sl, r0
20003960:	1949      	adds	r1, r1, r5
20003962:	f041 0101 	orr.w	r1, r1, #1
20003966:	f8db 2004 	ldr.w	r2, [fp, #4]
2000396a:	f645 2310 	movw	r3, #23056	; 0x5a10
2000396e:	f8c7 a008 	str.w	sl, [r7, #8]
20003972:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003976:	18aa      	adds	r2, r5, r2
20003978:	45b8      	cmp	r8, r7
2000397a:	f8cb 2004 	str.w	r2, [fp, #4]
2000397e:	f8ca 1004 	str.w	r1, [sl, #4]
20003982:	d017      	beq.n	200039b4 <_malloc_r+0x36c>
20003984:	f1b9 0f0f 	cmp.w	r9, #15
20003988:	f240 80df 	bls.w	20003b4a <_malloc_r+0x502>
2000398c:	f1a9 010c 	sub.w	r1, r9, #12
20003990:	2505      	movs	r5, #5
20003992:	f021 0107 	bic.w	r1, r1, #7
20003996:	eb08 0001 	add.w	r0, r8, r1
2000399a:	290f      	cmp	r1, #15
2000399c:	6085      	str	r5, [r0, #8]
2000399e:	6045      	str	r5, [r0, #4]
200039a0:	f8d8 0004 	ldr.w	r0, [r8, #4]
200039a4:	f000 0001 	and.w	r0, r0, #1
200039a8:	ea41 0000 	orr.w	r0, r1, r0
200039ac:	f8c8 0004 	str.w	r0, [r8, #4]
200039b0:	f200 80ac 	bhi.w	20003b0c <_malloc_r+0x4c4>
200039b4:	46d0      	mov	r8, sl
200039b6:	f645 2310 	movw	r3, #23056	; 0x5a10
200039ba:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200039be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039c2:	428a      	cmp	r2, r1
200039c4:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200039c8:	bf88      	it	hi
200039ca:	62da      	strhi	r2, [r3, #44]	; 0x2c
200039cc:	f645 2310 	movw	r3, #23056	; 0x5a10
200039d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039d4:	428a      	cmp	r2, r1
200039d6:	bf88      	it	hi
200039d8:	631a      	strhi	r2, [r3, #48]	; 0x30
200039da:	e082      	b.n	20003ae2 <_malloc_r+0x49a>
200039dc:	185c      	adds	r4, r3, r1
200039de:	689a      	ldr	r2, [r3, #8]
200039e0:	68d9      	ldr	r1, [r3, #12]
200039e2:	4630      	mov	r0, r6
200039e4:	6866      	ldr	r6, [r4, #4]
200039e6:	f103 0508 	add.w	r5, r3, #8
200039ea:	608a      	str	r2, [r1, #8]
200039ec:	f046 0301 	orr.w	r3, r6, #1
200039f0:	60d1      	str	r1, [r2, #12]
200039f2:	6063      	str	r3, [r4, #4]
200039f4:	f000 fac4 	bl	20003f80 <__malloc_unlock>
200039f8:	e65a      	b.n	200036b0 <_malloc_r+0x68>
200039fa:	eb08 0304 	add.w	r3, r8, r4
200039fe:	f042 0201 	orr.w	r2, r2, #1
20003a02:	f044 0401 	orr.w	r4, r4, #1
20003a06:	4630      	mov	r0, r6
20003a08:	f8c8 4004 	str.w	r4, [r8, #4]
20003a0c:	f108 0508 	add.w	r5, r8, #8
20003a10:	605a      	str	r2, [r3, #4]
20003a12:	60bb      	str	r3, [r7, #8]
20003a14:	f000 fab4 	bl	20003f80 <__malloc_unlock>
20003a18:	e64a      	b.n	200036b0 <_malloc_r+0x68>
20003a1a:	ea4f 225c 	mov.w	r2, ip, lsr #9
20003a1e:	2a04      	cmp	r2, #4
20003a20:	d954      	bls.n	20003acc <_malloc_r+0x484>
20003a22:	2a14      	cmp	r2, #20
20003a24:	f200 8089 	bhi.w	20003b3a <_malloc_r+0x4f2>
20003a28:	325b      	adds	r2, #91	; 0x5b
20003a2a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003a2e:	44a8      	add	r8, r5
20003a30:	f245 57f4 	movw	r7, #22004	; 0x55f4
20003a34:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003a38:	f8d8 0008 	ldr.w	r0, [r8, #8]
20003a3c:	4540      	cmp	r0, r8
20003a3e:	d103      	bne.n	20003a48 <_malloc_r+0x400>
20003a40:	e06f      	b.n	20003b22 <_malloc_r+0x4da>
20003a42:	6880      	ldr	r0, [r0, #8]
20003a44:	4580      	cmp	r8, r0
20003a46:	d004      	beq.n	20003a52 <_malloc_r+0x40a>
20003a48:	6842      	ldr	r2, [r0, #4]
20003a4a:	f022 0203 	bic.w	r2, r2, #3
20003a4e:	4594      	cmp	ip, r2
20003a50:	d3f7      	bcc.n	20003a42 <_malloc_r+0x3fa>
20003a52:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20003a56:	f8c3 c00c 	str.w	ip, [r3, #12]
20003a5a:	6098      	str	r0, [r3, #8]
20003a5c:	687a      	ldr	r2, [r7, #4]
20003a5e:	60c3      	str	r3, [r0, #12]
20003a60:	f8cc 3008 	str.w	r3, [ip, #8]
20003a64:	e68a      	b.n	2000377c <_malloc_r+0x134>
20003a66:	191f      	adds	r7, r3, r4
20003a68:	4630      	mov	r0, r6
20003a6a:	f044 0401 	orr.w	r4, r4, #1
20003a6e:	60cf      	str	r7, [r1, #12]
20003a70:	605c      	str	r4, [r3, #4]
20003a72:	f103 0508 	add.w	r5, r3, #8
20003a76:	50ba      	str	r2, [r7, r2]
20003a78:	f042 0201 	orr.w	r2, r2, #1
20003a7c:	608f      	str	r7, [r1, #8]
20003a7e:	607a      	str	r2, [r7, #4]
20003a80:	60b9      	str	r1, [r7, #8]
20003a82:	60f9      	str	r1, [r7, #12]
20003a84:	f000 fa7c 	bl	20003f80 <__malloc_unlock>
20003a88:	e612      	b.n	200036b0 <_malloc_r+0x68>
20003a8a:	f10a 0a01 	add.w	sl, sl, #1
20003a8e:	f01a 0f03 	tst.w	sl, #3
20003a92:	d05f      	beq.n	20003b54 <_malloc_r+0x50c>
20003a94:	f103 0808 	add.w	r8, r3, #8
20003a98:	e689      	b.n	200037ae <_malloc_r+0x166>
20003a9a:	f103 0208 	add.w	r2, r3, #8
20003a9e:	68d3      	ldr	r3, [r2, #12]
20003aa0:	429a      	cmp	r2, r3
20003aa2:	bf08      	it	eq
20003aa4:	f10e 0e02 	addeq.w	lr, lr, #2
20003aa8:	f43f ae36 	beq.w	20003718 <_malloc_r+0xd0>
20003aac:	e5ef      	b.n	2000368e <_malloc_r+0x46>
20003aae:	461d      	mov	r5, r3
20003ab0:	1819      	adds	r1, r3, r0
20003ab2:	68da      	ldr	r2, [r3, #12]
20003ab4:	4630      	mov	r0, r6
20003ab6:	f855 3f08 	ldr.w	r3, [r5, #8]!
20003aba:	684c      	ldr	r4, [r1, #4]
20003abc:	6093      	str	r3, [r2, #8]
20003abe:	f044 0401 	orr.w	r4, r4, #1
20003ac2:	60da      	str	r2, [r3, #12]
20003ac4:	604c      	str	r4, [r1, #4]
20003ac6:	f000 fa5b 	bl	20003f80 <__malloc_unlock>
20003aca:	e5f1      	b.n	200036b0 <_malloc_r+0x68>
20003acc:	ea4f 129c 	mov.w	r2, ip, lsr #6
20003ad0:	3238      	adds	r2, #56	; 0x38
20003ad2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003ad6:	e7aa      	b.n	20003a2e <_malloc_r+0x3e6>
20003ad8:	45b8      	cmp	r8, r7
20003ada:	f43f af11 	beq.w	20003900 <_malloc_r+0x2b8>
20003ade:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003ae2:	f8d8 2004 	ldr.w	r2, [r8, #4]
20003ae6:	f022 0203 	bic.w	r2, r2, #3
20003aea:	4294      	cmp	r4, r2
20003aec:	bf94      	ite	ls
20003aee:	2300      	movls	r3, #0
20003af0:	2301      	movhi	r3, #1
20003af2:	1b12      	subs	r2, r2, r4
20003af4:	2a0f      	cmp	r2, #15
20003af6:	bfd8      	it	le
20003af8:	f043 0301 	orrle.w	r3, r3, #1
20003afc:	2b00      	cmp	r3, #0
20003afe:	f43f af7c 	beq.w	200039fa <_malloc_r+0x3b2>
20003b02:	4630      	mov	r0, r6
20003b04:	2500      	movs	r5, #0
20003b06:	f000 fa3b 	bl	20003f80 <__malloc_unlock>
20003b0a:	e5d1      	b.n	200036b0 <_malloc_r+0x68>
20003b0c:	f108 0108 	add.w	r1, r8, #8
20003b10:	4630      	mov	r0, r6
20003b12:	9301      	str	r3, [sp, #4]
20003b14:	f7ff fa60 	bl	20002fd8 <_free_r>
20003b18:	9b01      	ldr	r3, [sp, #4]
20003b1a:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003b1e:	685a      	ldr	r2, [r3, #4]
20003b20:	e749      	b.n	200039b6 <_malloc_r+0x36e>
20003b22:	f04f 0a01 	mov.w	sl, #1
20003b26:	f8d7 8004 	ldr.w	r8, [r7, #4]
20003b2a:	1092      	asrs	r2, r2, #2
20003b2c:	4684      	mov	ip, r0
20003b2e:	fa0a f202 	lsl.w	r2, sl, r2
20003b32:	ea48 0202 	orr.w	r2, r8, r2
20003b36:	607a      	str	r2, [r7, #4]
20003b38:	e78d      	b.n	20003a56 <_malloc_r+0x40e>
20003b3a:	2a54      	cmp	r2, #84	; 0x54
20003b3c:	d824      	bhi.n	20003b88 <_malloc_r+0x540>
20003b3e:	ea4f 321c 	mov.w	r2, ip, lsr #12
20003b42:	326e      	adds	r2, #110	; 0x6e
20003b44:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003b48:	e771      	b.n	20003a2e <_malloc_r+0x3e6>
20003b4a:	2301      	movs	r3, #1
20003b4c:	46d0      	mov	r8, sl
20003b4e:	f8ca 3004 	str.w	r3, [sl, #4]
20003b52:	e7c6      	b.n	20003ae2 <_malloc_r+0x49a>
20003b54:	464a      	mov	r2, r9
20003b56:	f01e 0f03 	tst.w	lr, #3
20003b5a:	4613      	mov	r3, r2
20003b5c:	f10e 3eff 	add.w	lr, lr, #4294967295
20003b60:	d033      	beq.n	20003bca <_malloc_r+0x582>
20003b62:	f853 2908 	ldr.w	r2, [r3], #-8
20003b66:	429a      	cmp	r2, r3
20003b68:	d0f5      	beq.n	20003b56 <_malloc_r+0x50e>
20003b6a:	687b      	ldr	r3, [r7, #4]
20003b6c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003b70:	459c      	cmp	ip, r3
20003b72:	f63f ae8e 	bhi.w	20003892 <_malloc_r+0x24a>
20003b76:	f1bc 0f00 	cmp.w	ip, #0
20003b7a:	f43f ae8a 	beq.w	20003892 <_malloc_r+0x24a>
20003b7e:	ea1c 0f03 	tst.w	ip, r3
20003b82:	d027      	beq.n	20003bd4 <_malloc_r+0x58c>
20003b84:	46d6      	mov	lr, sl
20003b86:	e60e      	b.n	200037a6 <_malloc_r+0x15e>
20003b88:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20003b8c:	d815      	bhi.n	20003bba <_malloc_r+0x572>
20003b8e:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20003b92:	3277      	adds	r2, #119	; 0x77
20003b94:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003b98:	e749      	b.n	20003a2e <_malloc_r+0x3e6>
20003b9a:	0508      	lsls	r0, r1, #20
20003b9c:	0d00      	lsrs	r0, r0, #20
20003b9e:	2800      	cmp	r0, #0
20003ba0:	f47f aeb6 	bne.w	20003910 <_malloc_r+0x2c8>
20003ba4:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003ba8:	444b      	add	r3, r9
20003baa:	f043 0301 	orr.w	r3, r3, #1
20003bae:	f8c8 3004 	str.w	r3, [r8, #4]
20003bb2:	e700      	b.n	200039b6 <_malloc_r+0x36e>
20003bb4:	2101      	movs	r1, #1
20003bb6:	2500      	movs	r5, #0
20003bb8:	e6d5      	b.n	20003966 <_malloc_r+0x31e>
20003bba:	f240 5054 	movw	r0, #1364	; 0x554
20003bbe:	4282      	cmp	r2, r0
20003bc0:	d90d      	bls.n	20003bde <_malloc_r+0x596>
20003bc2:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20003bc6:	227e      	movs	r2, #126	; 0x7e
20003bc8:	e731      	b.n	20003a2e <_malloc_r+0x3e6>
20003bca:	687b      	ldr	r3, [r7, #4]
20003bcc:	ea23 030c 	bic.w	r3, r3, ip
20003bd0:	607b      	str	r3, [r7, #4]
20003bd2:	e7cb      	b.n	20003b6c <_malloc_r+0x524>
20003bd4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003bd8:	f10a 0a04 	add.w	sl, sl, #4
20003bdc:	e7cf      	b.n	20003b7e <_malloc_r+0x536>
20003bde:	ea4f 429c 	mov.w	r2, ip, lsr #18
20003be2:	327c      	adds	r2, #124	; 0x7c
20003be4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003be8:	e721      	b.n	20003a2e <_malloc_r+0x3e6>
20003bea:	bf00      	nop

20003bec <memchr>:
20003bec:	f010 0f03 	tst.w	r0, #3
20003bf0:	b2c9      	uxtb	r1, r1
20003bf2:	b410      	push	{r4}
20003bf4:	d010      	beq.n	20003c18 <memchr+0x2c>
20003bf6:	2a00      	cmp	r2, #0
20003bf8:	d02f      	beq.n	20003c5a <memchr+0x6e>
20003bfa:	7803      	ldrb	r3, [r0, #0]
20003bfc:	428b      	cmp	r3, r1
20003bfe:	d02a      	beq.n	20003c56 <memchr+0x6a>
20003c00:	3a01      	subs	r2, #1
20003c02:	e005      	b.n	20003c10 <memchr+0x24>
20003c04:	2a00      	cmp	r2, #0
20003c06:	d028      	beq.n	20003c5a <memchr+0x6e>
20003c08:	7803      	ldrb	r3, [r0, #0]
20003c0a:	3a01      	subs	r2, #1
20003c0c:	428b      	cmp	r3, r1
20003c0e:	d022      	beq.n	20003c56 <memchr+0x6a>
20003c10:	3001      	adds	r0, #1
20003c12:	f010 0f03 	tst.w	r0, #3
20003c16:	d1f5      	bne.n	20003c04 <memchr+0x18>
20003c18:	2a03      	cmp	r2, #3
20003c1a:	d911      	bls.n	20003c40 <memchr+0x54>
20003c1c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20003c20:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20003c24:	6803      	ldr	r3, [r0, #0]
20003c26:	ea84 0303 	eor.w	r3, r4, r3
20003c2a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20003c2e:	ea2c 0303 	bic.w	r3, ip, r3
20003c32:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20003c36:	d103      	bne.n	20003c40 <memchr+0x54>
20003c38:	3a04      	subs	r2, #4
20003c3a:	3004      	adds	r0, #4
20003c3c:	2a03      	cmp	r2, #3
20003c3e:	d8f1      	bhi.n	20003c24 <memchr+0x38>
20003c40:	b15a      	cbz	r2, 20003c5a <memchr+0x6e>
20003c42:	7803      	ldrb	r3, [r0, #0]
20003c44:	428b      	cmp	r3, r1
20003c46:	d006      	beq.n	20003c56 <memchr+0x6a>
20003c48:	3a01      	subs	r2, #1
20003c4a:	b132      	cbz	r2, 20003c5a <memchr+0x6e>
20003c4c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20003c50:	3a01      	subs	r2, #1
20003c52:	428b      	cmp	r3, r1
20003c54:	d1f9      	bne.n	20003c4a <memchr+0x5e>
20003c56:	bc10      	pop	{r4}
20003c58:	4770      	bx	lr
20003c5a:	2000      	movs	r0, #0
20003c5c:	e7fb      	b.n	20003c56 <memchr+0x6a>
20003c5e:	bf00      	nop

20003c60 <memcpy>:
20003c60:	2a03      	cmp	r2, #3
20003c62:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20003c66:	d80b      	bhi.n	20003c80 <memcpy+0x20>
20003c68:	b13a      	cbz	r2, 20003c7a <memcpy+0x1a>
20003c6a:	2300      	movs	r3, #0
20003c6c:	f811 c003 	ldrb.w	ip, [r1, r3]
20003c70:	f800 c003 	strb.w	ip, [r0, r3]
20003c74:	3301      	adds	r3, #1
20003c76:	4293      	cmp	r3, r2
20003c78:	d1f8      	bne.n	20003c6c <memcpy+0xc>
20003c7a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20003c7e:	4770      	bx	lr
20003c80:	1882      	adds	r2, r0, r2
20003c82:	460c      	mov	r4, r1
20003c84:	4603      	mov	r3, r0
20003c86:	e003      	b.n	20003c90 <memcpy+0x30>
20003c88:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20003c8c:	f803 1c01 	strb.w	r1, [r3, #-1]
20003c90:	f003 0603 	and.w	r6, r3, #3
20003c94:	4619      	mov	r1, r3
20003c96:	46a4      	mov	ip, r4
20003c98:	3301      	adds	r3, #1
20003c9a:	3401      	adds	r4, #1
20003c9c:	2e00      	cmp	r6, #0
20003c9e:	d1f3      	bne.n	20003c88 <memcpy+0x28>
20003ca0:	f01c 0403 	ands.w	r4, ip, #3
20003ca4:	4663      	mov	r3, ip
20003ca6:	bf08      	it	eq
20003ca8:	ebc1 0c02 	rsbeq	ip, r1, r2
20003cac:	d068      	beq.n	20003d80 <memcpy+0x120>
20003cae:	4265      	negs	r5, r4
20003cb0:	f1c4 0a04 	rsb	sl, r4, #4
20003cb4:	eb0c 0705 	add.w	r7, ip, r5
20003cb8:	4633      	mov	r3, r6
20003cba:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20003cbe:	f85c 6005 	ldr.w	r6, [ip, r5]
20003cc2:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20003cc6:	1a55      	subs	r5, r2, r1
20003cc8:	e008      	b.n	20003cdc <memcpy+0x7c>
20003cca:	f857 4f04 	ldr.w	r4, [r7, #4]!
20003cce:	4626      	mov	r6, r4
20003cd0:	fa04 f40a 	lsl.w	r4, r4, sl
20003cd4:	ea49 0404 	orr.w	r4, r9, r4
20003cd8:	50cc      	str	r4, [r1, r3]
20003cda:	3304      	adds	r3, #4
20003cdc:	185c      	adds	r4, r3, r1
20003cde:	2d03      	cmp	r5, #3
20003ce0:	fa26 f908 	lsr.w	r9, r6, r8
20003ce4:	f1a5 0504 	sub.w	r5, r5, #4
20003ce8:	eb0c 0603 	add.w	r6, ip, r3
20003cec:	dced      	bgt.n	20003cca <memcpy+0x6a>
20003cee:	2300      	movs	r3, #0
20003cf0:	e002      	b.n	20003cf8 <memcpy+0x98>
20003cf2:	5cf1      	ldrb	r1, [r6, r3]
20003cf4:	54e1      	strb	r1, [r4, r3]
20003cf6:	3301      	adds	r3, #1
20003cf8:	1919      	adds	r1, r3, r4
20003cfa:	4291      	cmp	r1, r2
20003cfc:	d3f9      	bcc.n	20003cf2 <memcpy+0x92>
20003cfe:	e7bc      	b.n	20003c7a <memcpy+0x1a>
20003d00:	f853 4c40 	ldr.w	r4, [r3, #-64]
20003d04:	f841 4c40 	str.w	r4, [r1, #-64]
20003d08:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20003d0c:	f841 4c3c 	str.w	r4, [r1, #-60]
20003d10:	f853 4c38 	ldr.w	r4, [r3, #-56]
20003d14:	f841 4c38 	str.w	r4, [r1, #-56]
20003d18:	f853 4c34 	ldr.w	r4, [r3, #-52]
20003d1c:	f841 4c34 	str.w	r4, [r1, #-52]
20003d20:	f853 4c30 	ldr.w	r4, [r3, #-48]
20003d24:	f841 4c30 	str.w	r4, [r1, #-48]
20003d28:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20003d2c:	f841 4c2c 	str.w	r4, [r1, #-44]
20003d30:	f853 4c28 	ldr.w	r4, [r3, #-40]
20003d34:	f841 4c28 	str.w	r4, [r1, #-40]
20003d38:	f853 4c24 	ldr.w	r4, [r3, #-36]
20003d3c:	f841 4c24 	str.w	r4, [r1, #-36]
20003d40:	f853 4c20 	ldr.w	r4, [r3, #-32]
20003d44:	f841 4c20 	str.w	r4, [r1, #-32]
20003d48:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20003d4c:	f841 4c1c 	str.w	r4, [r1, #-28]
20003d50:	f853 4c18 	ldr.w	r4, [r3, #-24]
20003d54:	f841 4c18 	str.w	r4, [r1, #-24]
20003d58:	f853 4c14 	ldr.w	r4, [r3, #-20]
20003d5c:	f841 4c14 	str.w	r4, [r1, #-20]
20003d60:	f853 4c10 	ldr.w	r4, [r3, #-16]
20003d64:	f841 4c10 	str.w	r4, [r1, #-16]
20003d68:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20003d6c:	f841 4c0c 	str.w	r4, [r1, #-12]
20003d70:	f853 4c08 	ldr.w	r4, [r3, #-8]
20003d74:	f841 4c08 	str.w	r4, [r1, #-8]
20003d78:	f853 4c04 	ldr.w	r4, [r3, #-4]
20003d7c:	f841 4c04 	str.w	r4, [r1, #-4]
20003d80:	461c      	mov	r4, r3
20003d82:	460d      	mov	r5, r1
20003d84:	3340      	adds	r3, #64	; 0x40
20003d86:	3140      	adds	r1, #64	; 0x40
20003d88:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20003d8c:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20003d90:	dcb6      	bgt.n	20003d00 <memcpy+0xa0>
20003d92:	4621      	mov	r1, r4
20003d94:	462b      	mov	r3, r5
20003d96:	1b54      	subs	r4, r2, r5
20003d98:	e00f      	b.n	20003dba <memcpy+0x15a>
20003d9a:	f851 5c10 	ldr.w	r5, [r1, #-16]
20003d9e:	f843 5c10 	str.w	r5, [r3, #-16]
20003da2:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20003da6:	f843 5c0c 	str.w	r5, [r3, #-12]
20003daa:	f851 5c08 	ldr.w	r5, [r1, #-8]
20003dae:	f843 5c08 	str.w	r5, [r3, #-8]
20003db2:	f851 5c04 	ldr.w	r5, [r1, #-4]
20003db6:	f843 5c04 	str.w	r5, [r3, #-4]
20003dba:	2c0f      	cmp	r4, #15
20003dbc:	460d      	mov	r5, r1
20003dbe:	469c      	mov	ip, r3
20003dc0:	f101 0110 	add.w	r1, r1, #16
20003dc4:	f103 0310 	add.w	r3, r3, #16
20003dc8:	f1a4 0410 	sub.w	r4, r4, #16
20003dcc:	dce5      	bgt.n	20003d9a <memcpy+0x13a>
20003dce:	ebcc 0102 	rsb	r1, ip, r2
20003dd2:	2300      	movs	r3, #0
20003dd4:	e003      	b.n	20003dde <memcpy+0x17e>
20003dd6:	58ec      	ldr	r4, [r5, r3]
20003dd8:	f84c 4003 	str.w	r4, [ip, r3]
20003ddc:	3304      	adds	r3, #4
20003dde:	195e      	adds	r6, r3, r5
20003de0:	2903      	cmp	r1, #3
20003de2:	eb03 040c 	add.w	r4, r3, ip
20003de6:	f1a1 0104 	sub.w	r1, r1, #4
20003dea:	dcf4      	bgt.n	20003dd6 <memcpy+0x176>
20003dec:	e77f      	b.n	20003cee <memcpy+0x8e>
20003dee:	bf00      	nop

20003df0 <memmove>:
20003df0:	4288      	cmp	r0, r1
20003df2:	468c      	mov	ip, r1
20003df4:	b470      	push	{r4, r5, r6}
20003df6:	4605      	mov	r5, r0
20003df8:	4614      	mov	r4, r2
20003dfa:	d90e      	bls.n	20003e1a <memmove+0x2a>
20003dfc:	188b      	adds	r3, r1, r2
20003dfe:	4298      	cmp	r0, r3
20003e00:	d20b      	bcs.n	20003e1a <memmove+0x2a>
20003e02:	b142      	cbz	r2, 20003e16 <memmove+0x26>
20003e04:	ebc2 0c03 	rsb	ip, r2, r3
20003e08:	4601      	mov	r1, r0
20003e0a:	1e53      	subs	r3, r2, #1
20003e0c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20003e10:	54ca      	strb	r2, [r1, r3]
20003e12:	3b01      	subs	r3, #1
20003e14:	d2fa      	bcs.n	20003e0c <memmove+0x1c>
20003e16:	bc70      	pop	{r4, r5, r6}
20003e18:	4770      	bx	lr
20003e1a:	2a0f      	cmp	r2, #15
20003e1c:	d809      	bhi.n	20003e32 <memmove+0x42>
20003e1e:	2c00      	cmp	r4, #0
20003e20:	d0f9      	beq.n	20003e16 <memmove+0x26>
20003e22:	2300      	movs	r3, #0
20003e24:	f81c 2003 	ldrb.w	r2, [ip, r3]
20003e28:	54ea      	strb	r2, [r5, r3]
20003e2a:	3301      	adds	r3, #1
20003e2c:	42a3      	cmp	r3, r4
20003e2e:	d1f9      	bne.n	20003e24 <memmove+0x34>
20003e30:	e7f1      	b.n	20003e16 <memmove+0x26>
20003e32:	ea41 0300 	orr.w	r3, r1, r0
20003e36:	f013 0f03 	tst.w	r3, #3
20003e3a:	d1f0      	bne.n	20003e1e <memmove+0x2e>
20003e3c:	4694      	mov	ip, r2
20003e3e:	460c      	mov	r4, r1
20003e40:	4603      	mov	r3, r0
20003e42:	6825      	ldr	r5, [r4, #0]
20003e44:	f1ac 0c10 	sub.w	ip, ip, #16
20003e48:	601d      	str	r5, [r3, #0]
20003e4a:	6865      	ldr	r5, [r4, #4]
20003e4c:	605d      	str	r5, [r3, #4]
20003e4e:	68a5      	ldr	r5, [r4, #8]
20003e50:	609d      	str	r5, [r3, #8]
20003e52:	68e5      	ldr	r5, [r4, #12]
20003e54:	3410      	adds	r4, #16
20003e56:	60dd      	str	r5, [r3, #12]
20003e58:	3310      	adds	r3, #16
20003e5a:	f1bc 0f0f 	cmp.w	ip, #15
20003e5e:	d8f0      	bhi.n	20003e42 <memmove+0x52>
20003e60:	3a10      	subs	r2, #16
20003e62:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20003e66:	f10c 0501 	add.w	r5, ip, #1
20003e6a:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20003e6e:	012d      	lsls	r5, r5, #4
20003e70:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20003e74:	eb01 0c05 	add.w	ip, r1, r5
20003e78:	1945      	adds	r5, r0, r5
20003e7a:	2e03      	cmp	r6, #3
20003e7c:	4634      	mov	r4, r6
20003e7e:	d9ce      	bls.n	20003e1e <memmove+0x2e>
20003e80:	2300      	movs	r3, #0
20003e82:	f85c 2003 	ldr.w	r2, [ip, r3]
20003e86:	50ea      	str	r2, [r5, r3]
20003e88:	3304      	adds	r3, #4
20003e8a:	1af2      	subs	r2, r6, r3
20003e8c:	2a03      	cmp	r2, #3
20003e8e:	d8f8      	bhi.n	20003e82 <memmove+0x92>
20003e90:	3e04      	subs	r6, #4
20003e92:	08b3      	lsrs	r3, r6, #2
20003e94:	1c5a      	adds	r2, r3, #1
20003e96:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20003e9a:	0092      	lsls	r2, r2, #2
20003e9c:	4494      	add	ip, r2
20003e9e:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20003ea2:	18ad      	adds	r5, r5, r2
20003ea4:	e7bb      	b.n	20003e1e <memmove+0x2e>
20003ea6:	bf00      	nop

20003ea8 <memset>:
20003ea8:	2a03      	cmp	r2, #3
20003eaa:	b2c9      	uxtb	r1, r1
20003eac:	b430      	push	{r4, r5}
20003eae:	d807      	bhi.n	20003ec0 <memset+0x18>
20003eb0:	b122      	cbz	r2, 20003ebc <memset+0x14>
20003eb2:	2300      	movs	r3, #0
20003eb4:	54c1      	strb	r1, [r0, r3]
20003eb6:	3301      	adds	r3, #1
20003eb8:	4293      	cmp	r3, r2
20003eba:	d1fb      	bne.n	20003eb4 <memset+0xc>
20003ebc:	bc30      	pop	{r4, r5}
20003ebe:	4770      	bx	lr
20003ec0:	eb00 0c02 	add.w	ip, r0, r2
20003ec4:	4603      	mov	r3, r0
20003ec6:	e001      	b.n	20003ecc <memset+0x24>
20003ec8:	f803 1c01 	strb.w	r1, [r3, #-1]
20003ecc:	f003 0403 	and.w	r4, r3, #3
20003ed0:	461a      	mov	r2, r3
20003ed2:	3301      	adds	r3, #1
20003ed4:	2c00      	cmp	r4, #0
20003ed6:	d1f7      	bne.n	20003ec8 <memset+0x20>
20003ed8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003edc:	ebc2 040c 	rsb	r4, r2, ip
20003ee0:	fb03 f301 	mul.w	r3, r3, r1
20003ee4:	e01f      	b.n	20003f26 <memset+0x7e>
20003ee6:	f842 3c40 	str.w	r3, [r2, #-64]
20003eea:	f842 3c3c 	str.w	r3, [r2, #-60]
20003eee:	f842 3c38 	str.w	r3, [r2, #-56]
20003ef2:	f842 3c34 	str.w	r3, [r2, #-52]
20003ef6:	f842 3c30 	str.w	r3, [r2, #-48]
20003efa:	f842 3c2c 	str.w	r3, [r2, #-44]
20003efe:	f842 3c28 	str.w	r3, [r2, #-40]
20003f02:	f842 3c24 	str.w	r3, [r2, #-36]
20003f06:	f842 3c20 	str.w	r3, [r2, #-32]
20003f0a:	f842 3c1c 	str.w	r3, [r2, #-28]
20003f0e:	f842 3c18 	str.w	r3, [r2, #-24]
20003f12:	f842 3c14 	str.w	r3, [r2, #-20]
20003f16:	f842 3c10 	str.w	r3, [r2, #-16]
20003f1a:	f842 3c0c 	str.w	r3, [r2, #-12]
20003f1e:	f842 3c08 	str.w	r3, [r2, #-8]
20003f22:	f842 3c04 	str.w	r3, [r2, #-4]
20003f26:	4615      	mov	r5, r2
20003f28:	3240      	adds	r2, #64	; 0x40
20003f2a:	2c3f      	cmp	r4, #63	; 0x3f
20003f2c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003f30:	dcd9      	bgt.n	20003ee6 <memset+0x3e>
20003f32:	462a      	mov	r2, r5
20003f34:	ebc5 040c 	rsb	r4, r5, ip
20003f38:	e007      	b.n	20003f4a <memset+0xa2>
20003f3a:	f842 3c10 	str.w	r3, [r2, #-16]
20003f3e:	f842 3c0c 	str.w	r3, [r2, #-12]
20003f42:	f842 3c08 	str.w	r3, [r2, #-8]
20003f46:	f842 3c04 	str.w	r3, [r2, #-4]
20003f4a:	4615      	mov	r5, r2
20003f4c:	3210      	adds	r2, #16
20003f4e:	2c0f      	cmp	r4, #15
20003f50:	f1a4 0410 	sub.w	r4, r4, #16
20003f54:	dcf1      	bgt.n	20003f3a <memset+0x92>
20003f56:	462a      	mov	r2, r5
20003f58:	ebc5 050c 	rsb	r5, r5, ip
20003f5c:	e001      	b.n	20003f62 <memset+0xba>
20003f5e:	f842 3c04 	str.w	r3, [r2, #-4]
20003f62:	4614      	mov	r4, r2
20003f64:	3204      	adds	r2, #4
20003f66:	2d03      	cmp	r5, #3
20003f68:	f1a5 0504 	sub.w	r5, r5, #4
20003f6c:	dcf7      	bgt.n	20003f5e <memset+0xb6>
20003f6e:	e001      	b.n	20003f74 <memset+0xcc>
20003f70:	f804 1b01 	strb.w	r1, [r4], #1
20003f74:	4564      	cmp	r4, ip
20003f76:	d3fb      	bcc.n	20003f70 <memset+0xc8>
20003f78:	e7a0      	b.n	20003ebc <memset+0x14>
20003f7a:	bf00      	nop

20003f7c <__malloc_lock>:
20003f7c:	4770      	bx	lr
20003f7e:	bf00      	nop

20003f80 <__malloc_unlock>:
20003f80:	4770      	bx	lr
20003f82:	bf00      	nop

20003f84 <_realloc_r>:
20003f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003f88:	4691      	mov	r9, r2
20003f8a:	b083      	sub	sp, #12
20003f8c:	4607      	mov	r7, r0
20003f8e:	460e      	mov	r6, r1
20003f90:	2900      	cmp	r1, #0
20003f92:	f000 813a 	beq.w	2000420a <_realloc_r+0x286>
20003f96:	f1a1 0808 	sub.w	r8, r1, #8
20003f9a:	f109 040b 	add.w	r4, r9, #11
20003f9e:	f7ff ffed 	bl	20003f7c <__malloc_lock>
20003fa2:	2c16      	cmp	r4, #22
20003fa4:	f8d8 1004 	ldr.w	r1, [r8, #4]
20003fa8:	460b      	mov	r3, r1
20003faa:	f200 80a0 	bhi.w	200040ee <_realloc_r+0x16a>
20003fae:	2210      	movs	r2, #16
20003fb0:	2500      	movs	r5, #0
20003fb2:	4614      	mov	r4, r2
20003fb4:	454c      	cmp	r4, r9
20003fb6:	bf38      	it	cc
20003fb8:	f045 0501 	orrcc.w	r5, r5, #1
20003fbc:	2d00      	cmp	r5, #0
20003fbe:	f040 812a 	bne.w	20004216 <_realloc_r+0x292>
20003fc2:	f021 0a03 	bic.w	sl, r1, #3
20003fc6:	4592      	cmp	sl, r2
20003fc8:	bfa2      	ittt	ge
20003fca:	4640      	movge	r0, r8
20003fcc:	4655      	movge	r5, sl
20003fce:	f108 0808 	addge.w	r8, r8, #8
20003fd2:	da75      	bge.n	200040c0 <_realloc_r+0x13c>
20003fd4:	f245 53f4 	movw	r3, #22004	; 0x55f4
20003fd8:	eb08 000a 	add.w	r0, r8, sl
20003fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003fe0:	f8d3 e008 	ldr.w	lr, [r3, #8]
20003fe4:	4586      	cmp	lr, r0
20003fe6:	f000 811a 	beq.w	2000421e <_realloc_r+0x29a>
20003fea:	f8d0 c004 	ldr.w	ip, [r0, #4]
20003fee:	f02c 0b01 	bic.w	fp, ip, #1
20003ff2:	4483      	add	fp, r0
20003ff4:	f8db b004 	ldr.w	fp, [fp, #4]
20003ff8:	f01b 0f01 	tst.w	fp, #1
20003ffc:	d07c      	beq.n	200040f8 <_realloc_r+0x174>
20003ffe:	46ac      	mov	ip, r5
20004000:	4628      	mov	r0, r5
20004002:	f011 0f01 	tst.w	r1, #1
20004006:	f040 809b 	bne.w	20004140 <_realloc_r+0x1bc>
2000400a:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000400e:	ebc1 0b08 	rsb	fp, r1, r8
20004012:	f8db 5004 	ldr.w	r5, [fp, #4]
20004016:	f025 0503 	bic.w	r5, r5, #3
2000401a:	2800      	cmp	r0, #0
2000401c:	f000 80dd 	beq.w	200041da <_realloc_r+0x256>
20004020:	4570      	cmp	r0, lr
20004022:	f000 811f 	beq.w	20004264 <_realloc_r+0x2e0>
20004026:	eb05 030a 	add.w	r3, r5, sl
2000402a:	eb0c 0503 	add.w	r5, ip, r3
2000402e:	4295      	cmp	r5, r2
20004030:	bfb8      	it	lt
20004032:	461d      	movlt	r5, r3
20004034:	f2c0 80d2 	blt.w	200041dc <_realloc_r+0x258>
20004038:	6881      	ldr	r1, [r0, #8]
2000403a:	465b      	mov	r3, fp
2000403c:	68c0      	ldr	r0, [r0, #12]
2000403e:	f1aa 0204 	sub.w	r2, sl, #4
20004042:	2a24      	cmp	r2, #36	; 0x24
20004044:	6081      	str	r1, [r0, #8]
20004046:	60c8      	str	r0, [r1, #12]
20004048:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000404c:	f8db 000c 	ldr.w	r0, [fp, #12]
20004050:	6081      	str	r1, [r0, #8]
20004052:	60c8      	str	r0, [r1, #12]
20004054:	f200 80d0 	bhi.w	200041f8 <_realloc_r+0x274>
20004058:	2a13      	cmp	r2, #19
2000405a:	469c      	mov	ip, r3
2000405c:	d921      	bls.n	200040a2 <_realloc_r+0x11e>
2000405e:	4631      	mov	r1, r6
20004060:	f10b 0c10 	add.w	ip, fp, #16
20004064:	f851 0b04 	ldr.w	r0, [r1], #4
20004068:	f8cb 0008 	str.w	r0, [fp, #8]
2000406c:	6870      	ldr	r0, [r6, #4]
2000406e:	1d0e      	adds	r6, r1, #4
20004070:	2a1b      	cmp	r2, #27
20004072:	f8cb 000c 	str.w	r0, [fp, #12]
20004076:	d914      	bls.n	200040a2 <_realloc_r+0x11e>
20004078:	6848      	ldr	r0, [r1, #4]
2000407a:	1d31      	adds	r1, r6, #4
2000407c:	f10b 0c18 	add.w	ip, fp, #24
20004080:	f8cb 0010 	str.w	r0, [fp, #16]
20004084:	6870      	ldr	r0, [r6, #4]
20004086:	1d0e      	adds	r6, r1, #4
20004088:	2a24      	cmp	r2, #36	; 0x24
2000408a:	f8cb 0014 	str.w	r0, [fp, #20]
2000408e:	d108      	bne.n	200040a2 <_realloc_r+0x11e>
20004090:	684a      	ldr	r2, [r1, #4]
20004092:	f10b 0c20 	add.w	ip, fp, #32
20004096:	f8cb 2018 	str.w	r2, [fp, #24]
2000409a:	6872      	ldr	r2, [r6, #4]
2000409c:	3608      	adds	r6, #8
2000409e:	f8cb 201c 	str.w	r2, [fp, #28]
200040a2:	4631      	mov	r1, r6
200040a4:	4698      	mov	r8, r3
200040a6:	4662      	mov	r2, ip
200040a8:	4658      	mov	r0, fp
200040aa:	f851 3b04 	ldr.w	r3, [r1], #4
200040ae:	f842 3b04 	str.w	r3, [r2], #4
200040b2:	6873      	ldr	r3, [r6, #4]
200040b4:	f8cc 3004 	str.w	r3, [ip, #4]
200040b8:	684b      	ldr	r3, [r1, #4]
200040ba:	6053      	str	r3, [r2, #4]
200040bc:	f8db 3004 	ldr.w	r3, [fp, #4]
200040c0:	ebc4 0c05 	rsb	ip, r4, r5
200040c4:	f1bc 0f0f 	cmp.w	ip, #15
200040c8:	d826      	bhi.n	20004118 <_realloc_r+0x194>
200040ca:	1942      	adds	r2, r0, r5
200040cc:	f003 0301 	and.w	r3, r3, #1
200040d0:	ea43 0505 	orr.w	r5, r3, r5
200040d4:	6045      	str	r5, [r0, #4]
200040d6:	6853      	ldr	r3, [r2, #4]
200040d8:	f043 0301 	orr.w	r3, r3, #1
200040dc:	6053      	str	r3, [r2, #4]
200040de:	4638      	mov	r0, r7
200040e0:	4645      	mov	r5, r8
200040e2:	f7ff ff4d 	bl	20003f80 <__malloc_unlock>
200040e6:	4628      	mov	r0, r5
200040e8:	b003      	add	sp, #12
200040ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200040ee:	f024 0407 	bic.w	r4, r4, #7
200040f2:	4622      	mov	r2, r4
200040f4:	0fe5      	lsrs	r5, r4, #31
200040f6:	e75d      	b.n	20003fb4 <_realloc_r+0x30>
200040f8:	f02c 0c03 	bic.w	ip, ip, #3
200040fc:	eb0c 050a 	add.w	r5, ip, sl
20004100:	4295      	cmp	r5, r2
20004102:	f6ff af7e 	blt.w	20004002 <_realloc_r+0x7e>
20004106:	6882      	ldr	r2, [r0, #8]
20004108:	460b      	mov	r3, r1
2000410a:	68c1      	ldr	r1, [r0, #12]
2000410c:	4640      	mov	r0, r8
2000410e:	f108 0808 	add.w	r8, r8, #8
20004112:	608a      	str	r2, [r1, #8]
20004114:	60d1      	str	r1, [r2, #12]
20004116:	e7d3      	b.n	200040c0 <_realloc_r+0x13c>
20004118:	1901      	adds	r1, r0, r4
2000411a:	f003 0301 	and.w	r3, r3, #1
2000411e:	eb01 020c 	add.w	r2, r1, ip
20004122:	ea43 0404 	orr.w	r4, r3, r4
20004126:	f04c 0301 	orr.w	r3, ip, #1
2000412a:	6044      	str	r4, [r0, #4]
2000412c:	604b      	str	r3, [r1, #4]
2000412e:	4638      	mov	r0, r7
20004130:	6853      	ldr	r3, [r2, #4]
20004132:	3108      	adds	r1, #8
20004134:	f043 0301 	orr.w	r3, r3, #1
20004138:	6053      	str	r3, [r2, #4]
2000413a:	f7fe ff4d 	bl	20002fd8 <_free_r>
2000413e:	e7ce      	b.n	200040de <_realloc_r+0x15a>
20004140:	4649      	mov	r1, r9
20004142:	4638      	mov	r0, r7
20004144:	f7ff fa80 	bl	20003648 <_malloc_r>
20004148:	4605      	mov	r5, r0
2000414a:	2800      	cmp	r0, #0
2000414c:	d041      	beq.n	200041d2 <_realloc_r+0x24e>
2000414e:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004152:	f1a0 0208 	sub.w	r2, r0, #8
20004156:	f023 0101 	bic.w	r1, r3, #1
2000415a:	4441      	add	r1, r8
2000415c:	428a      	cmp	r2, r1
2000415e:	f000 80d7 	beq.w	20004310 <_realloc_r+0x38c>
20004162:	f1aa 0204 	sub.w	r2, sl, #4
20004166:	4631      	mov	r1, r6
20004168:	2a24      	cmp	r2, #36	; 0x24
2000416a:	d878      	bhi.n	2000425e <_realloc_r+0x2da>
2000416c:	2a13      	cmp	r2, #19
2000416e:	4603      	mov	r3, r0
20004170:	d921      	bls.n	200041b6 <_realloc_r+0x232>
20004172:	4634      	mov	r4, r6
20004174:	f854 3b04 	ldr.w	r3, [r4], #4
20004178:	1d21      	adds	r1, r4, #4
2000417a:	f840 3b04 	str.w	r3, [r0], #4
2000417e:	1d03      	adds	r3, r0, #4
20004180:	f8d6 c004 	ldr.w	ip, [r6, #4]
20004184:	2a1b      	cmp	r2, #27
20004186:	f8c5 c004 	str.w	ip, [r5, #4]
2000418a:	d914      	bls.n	200041b6 <_realloc_r+0x232>
2000418c:	f8d4 e004 	ldr.w	lr, [r4, #4]
20004190:	1d1c      	adds	r4, r3, #4
20004192:	f101 0c04 	add.w	ip, r1, #4
20004196:	f8c0 e004 	str.w	lr, [r0, #4]
2000419a:	6848      	ldr	r0, [r1, #4]
2000419c:	f10c 0104 	add.w	r1, ip, #4
200041a0:	6058      	str	r0, [r3, #4]
200041a2:	1d23      	adds	r3, r4, #4
200041a4:	2a24      	cmp	r2, #36	; 0x24
200041a6:	d106      	bne.n	200041b6 <_realloc_r+0x232>
200041a8:	f8dc 2004 	ldr.w	r2, [ip, #4]
200041ac:	6062      	str	r2, [r4, #4]
200041ae:	684a      	ldr	r2, [r1, #4]
200041b0:	3108      	adds	r1, #8
200041b2:	605a      	str	r2, [r3, #4]
200041b4:	3308      	adds	r3, #8
200041b6:	4608      	mov	r0, r1
200041b8:	461a      	mov	r2, r3
200041ba:	f850 4b04 	ldr.w	r4, [r0], #4
200041be:	f842 4b04 	str.w	r4, [r2], #4
200041c2:	6849      	ldr	r1, [r1, #4]
200041c4:	6059      	str	r1, [r3, #4]
200041c6:	6843      	ldr	r3, [r0, #4]
200041c8:	6053      	str	r3, [r2, #4]
200041ca:	4631      	mov	r1, r6
200041cc:	4638      	mov	r0, r7
200041ce:	f7fe ff03 	bl	20002fd8 <_free_r>
200041d2:	4638      	mov	r0, r7
200041d4:	f7ff fed4 	bl	20003f80 <__malloc_unlock>
200041d8:	e785      	b.n	200040e6 <_realloc_r+0x162>
200041da:	4455      	add	r5, sl
200041dc:	4295      	cmp	r5, r2
200041de:	dbaf      	blt.n	20004140 <_realloc_r+0x1bc>
200041e0:	465b      	mov	r3, fp
200041e2:	f8db 000c 	ldr.w	r0, [fp, #12]
200041e6:	f1aa 0204 	sub.w	r2, sl, #4
200041ea:	f853 1f08 	ldr.w	r1, [r3, #8]!
200041ee:	2a24      	cmp	r2, #36	; 0x24
200041f0:	6081      	str	r1, [r0, #8]
200041f2:	60c8      	str	r0, [r1, #12]
200041f4:	f67f af30 	bls.w	20004058 <_realloc_r+0xd4>
200041f8:	4618      	mov	r0, r3
200041fa:	4631      	mov	r1, r6
200041fc:	4698      	mov	r8, r3
200041fe:	f7ff fdf7 	bl	20003df0 <memmove>
20004202:	4658      	mov	r0, fp
20004204:	f8db 3004 	ldr.w	r3, [fp, #4]
20004208:	e75a      	b.n	200040c0 <_realloc_r+0x13c>
2000420a:	4611      	mov	r1, r2
2000420c:	b003      	add	sp, #12
2000420e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004212:	f7ff ba19 	b.w	20003648 <_malloc_r>
20004216:	230c      	movs	r3, #12
20004218:	2500      	movs	r5, #0
2000421a:	603b      	str	r3, [r7, #0]
2000421c:	e763      	b.n	200040e6 <_realloc_r+0x162>
2000421e:	f8de 5004 	ldr.w	r5, [lr, #4]
20004222:	f104 0b10 	add.w	fp, r4, #16
20004226:	f025 0c03 	bic.w	ip, r5, #3
2000422a:	eb0c 000a 	add.w	r0, ip, sl
2000422e:	4558      	cmp	r0, fp
20004230:	bfb8      	it	lt
20004232:	4670      	movlt	r0, lr
20004234:	f6ff aee5 	blt.w	20004002 <_realloc_r+0x7e>
20004238:	eb08 0204 	add.w	r2, r8, r4
2000423c:	1b01      	subs	r1, r0, r4
2000423e:	f041 0101 	orr.w	r1, r1, #1
20004242:	609a      	str	r2, [r3, #8]
20004244:	6051      	str	r1, [r2, #4]
20004246:	4638      	mov	r0, r7
20004248:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000424c:	4635      	mov	r5, r6
2000424e:	f001 0301 	and.w	r3, r1, #1
20004252:	431c      	orrs	r4, r3
20004254:	f8c8 4004 	str.w	r4, [r8, #4]
20004258:	f7ff fe92 	bl	20003f80 <__malloc_unlock>
2000425c:	e743      	b.n	200040e6 <_realloc_r+0x162>
2000425e:	f7ff fdc7 	bl	20003df0 <memmove>
20004262:	e7b2      	b.n	200041ca <_realloc_r+0x246>
20004264:	4455      	add	r5, sl
20004266:	f104 0110 	add.w	r1, r4, #16
2000426a:	44ac      	add	ip, r5
2000426c:	458c      	cmp	ip, r1
2000426e:	dbb5      	blt.n	200041dc <_realloc_r+0x258>
20004270:	465d      	mov	r5, fp
20004272:	f8db 000c 	ldr.w	r0, [fp, #12]
20004276:	f1aa 0204 	sub.w	r2, sl, #4
2000427a:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000427e:	2a24      	cmp	r2, #36	; 0x24
20004280:	6081      	str	r1, [r0, #8]
20004282:	60c8      	str	r0, [r1, #12]
20004284:	d84c      	bhi.n	20004320 <_realloc_r+0x39c>
20004286:	2a13      	cmp	r2, #19
20004288:	4628      	mov	r0, r5
2000428a:	d924      	bls.n	200042d6 <_realloc_r+0x352>
2000428c:	4631      	mov	r1, r6
2000428e:	f10b 0010 	add.w	r0, fp, #16
20004292:	f851 eb04 	ldr.w	lr, [r1], #4
20004296:	f8cb e008 	str.w	lr, [fp, #8]
2000429a:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000429e:	1d0e      	adds	r6, r1, #4
200042a0:	2a1b      	cmp	r2, #27
200042a2:	f8cb e00c 	str.w	lr, [fp, #12]
200042a6:	d916      	bls.n	200042d6 <_realloc_r+0x352>
200042a8:	f8d1 e004 	ldr.w	lr, [r1, #4]
200042ac:	1d31      	adds	r1, r6, #4
200042ae:	f10b 0018 	add.w	r0, fp, #24
200042b2:	f8cb e010 	str.w	lr, [fp, #16]
200042b6:	f8d6 e004 	ldr.w	lr, [r6, #4]
200042ba:	1d0e      	adds	r6, r1, #4
200042bc:	2a24      	cmp	r2, #36	; 0x24
200042be:	f8cb e014 	str.w	lr, [fp, #20]
200042c2:	d108      	bne.n	200042d6 <_realloc_r+0x352>
200042c4:	684a      	ldr	r2, [r1, #4]
200042c6:	f10b 0020 	add.w	r0, fp, #32
200042ca:	f8cb 2018 	str.w	r2, [fp, #24]
200042ce:	6872      	ldr	r2, [r6, #4]
200042d0:	3608      	adds	r6, #8
200042d2:	f8cb 201c 	str.w	r2, [fp, #28]
200042d6:	4631      	mov	r1, r6
200042d8:	4602      	mov	r2, r0
200042da:	f851 eb04 	ldr.w	lr, [r1], #4
200042de:	f842 eb04 	str.w	lr, [r2], #4
200042e2:	6876      	ldr	r6, [r6, #4]
200042e4:	6046      	str	r6, [r0, #4]
200042e6:	6849      	ldr	r1, [r1, #4]
200042e8:	6051      	str	r1, [r2, #4]
200042ea:	eb0b 0204 	add.w	r2, fp, r4
200042ee:	ebc4 010c 	rsb	r1, r4, ip
200042f2:	f041 0101 	orr.w	r1, r1, #1
200042f6:	609a      	str	r2, [r3, #8]
200042f8:	6051      	str	r1, [r2, #4]
200042fa:	4638      	mov	r0, r7
200042fc:	f8db 1004 	ldr.w	r1, [fp, #4]
20004300:	f001 0301 	and.w	r3, r1, #1
20004304:	431c      	orrs	r4, r3
20004306:	f8cb 4004 	str.w	r4, [fp, #4]
2000430a:	f7ff fe39 	bl	20003f80 <__malloc_unlock>
2000430e:	e6ea      	b.n	200040e6 <_realloc_r+0x162>
20004310:	6855      	ldr	r5, [r2, #4]
20004312:	4640      	mov	r0, r8
20004314:	f108 0808 	add.w	r8, r8, #8
20004318:	f025 0503 	bic.w	r5, r5, #3
2000431c:	4455      	add	r5, sl
2000431e:	e6cf      	b.n	200040c0 <_realloc_r+0x13c>
20004320:	4631      	mov	r1, r6
20004322:	4628      	mov	r0, r5
20004324:	9300      	str	r3, [sp, #0]
20004326:	f8cd c004 	str.w	ip, [sp, #4]
2000432a:	f7ff fd61 	bl	20003df0 <memmove>
2000432e:	f8dd c004 	ldr.w	ip, [sp, #4]
20004332:	9b00      	ldr	r3, [sp, #0]
20004334:	e7d9      	b.n	200042ea <_realloc_r+0x366>
20004336:	bf00      	nop

20004338 <_sbrk_r>:
20004338:	b538      	push	{r3, r4, r5, lr}
2000433a:	f645 2498 	movw	r4, #23192	; 0x5a98
2000433e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004342:	4605      	mov	r5, r0
20004344:	4608      	mov	r0, r1
20004346:	2300      	movs	r3, #0
20004348:	6023      	str	r3, [r4, #0]
2000434a:	f7fc fb35 	bl	200009b8 <_sbrk>
2000434e:	f1b0 3fff 	cmp.w	r0, #4294967295
20004352:	d000      	beq.n	20004356 <_sbrk_r+0x1e>
20004354:	bd38      	pop	{r3, r4, r5, pc}
20004356:	6823      	ldr	r3, [r4, #0]
20004358:	2b00      	cmp	r3, #0
2000435a:	d0fb      	beq.n	20004354 <_sbrk_r+0x1c>
2000435c:	602b      	str	r3, [r5, #0]
2000435e:	bd38      	pop	{r3, r4, r5, pc}

20004360 <_raise_r>:
20004360:	291f      	cmp	r1, #31
20004362:	b570      	push	{r4, r5, r6, lr}
20004364:	460c      	mov	r4, r1
20004366:	4605      	mov	r5, r0
20004368:	d820      	bhi.n	200043ac <_raise_r+0x4c>
2000436a:	6c42      	ldr	r2, [r0, #68]	; 0x44
2000436c:	b1a2      	cbz	r2, 20004398 <_raise_r+0x38>
2000436e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
20004372:	b18b      	cbz	r3, 20004398 <_raise_r+0x38>
20004374:	2b01      	cmp	r3, #1
20004376:	d00d      	beq.n	20004394 <_raise_r+0x34>
20004378:	f1b3 3fff 	cmp.w	r3, #4294967295
2000437c:	d006      	beq.n	2000438c <_raise_r+0x2c>
2000437e:	4608      	mov	r0, r1
20004380:	2500      	movs	r5, #0
20004382:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
20004386:	4798      	blx	r3
20004388:	4628      	mov	r0, r5
2000438a:	bd70      	pop	{r4, r5, r6, pc}
2000438c:	2316      	movs	r3, #22
2000438e:	6003      	str	r3, [r0, #0]
20004390:	2001      	movs	r0, #1
20004392:	bd70      	pop	{r4, r5, r6, pc}
20004394:	2000      	movs	r0, #0
20004396:	bd70      	pop	{r4, r5, r6, pc}
20004398:	4628      	mov	r0, r5
2000439a:	f000 f887 	bl	200044ac <_getpid_r>
2000439e:	4622      	mov	r2, r4
200043a0:	4601      	mov	r1, r0
200043a2:	4628      	mov	r0, r5
200043a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200043a8:	f000 b882 	b.w	200044b0 <_kill_r>
200043ac:	2316      	movs	r3, #22
200043ae:	6003      	str	r3, [r0, #0]
200043b0:	f04f 30ff 	mov.w	r0, #4294967295
200043b4:	bd70      	pop	{r4, r5, r6, pc}
200043b6:	bf00      	nop

200043b8 <raise>:
200043b8:	f245 5300 	movw	r3, #21760	; 0x5500
200043bc:	4601      	mov	r1, r0
200043be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200043c2:	6818      	ldr	r0, [r3, #0]
200043c4:	e7cc      	b.n	20004360 <_raise_r>
200043c6:	bf00      	nop

200043c8 <_init_signal_r>:
200043c8:	b538      	push	{r3, r4, r5, lr}
200043ca:	6c45      	ldr	r5, [r0, #68]	; 0x44
200043cc:	4604      	mov	r4, r0
200043ce:	b10d      	cbz	r5, 200043d4 <_init_signal_r+0xc>
200043d0:	2000      	movs	r0, #0
200043d2:	bd38      	pop	{r3, r4, r5, pc}
200043d4:	2180      	movs	r1, #128	; 0x80
200043d6:	f7ff f937 	bl	20003648 <_malloc_r>
200043da:	6460      	str	r0, [r4, #68]	; 0x44
200043dc:	b128      	cbz	r0, 200043ea <_init_signal_r+0x22>
200043de:	462b      	mov	r3, r5
200043e0:	5143      	str	r3, [r0, r5]
200043e2:	3504      	adds	r5, #4
200043e4:	2d80      	cmp	r5, #128	; 0x80
200043e6:	d1fb      	bne.n	200043e0 <_init_signal_r+0x18>
200043e8:	e7f2      	b.n	200043d0 <_init_signal_r+0x8>
200043ea:	3801      	subs	r0, #1
200043ec:	bd38      	pop	{r3, r4, r5, pc}
200043ee:	bf00      	nop

200043f0 <_init_signal>:
200043f0:	f245 5300 	movw	r3, #21760	; 0x5500
200043f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200043f8:	6818      	ldr	r0, [r3, #0]
200043fa:	e7e5      	b.n	200043c8 <_init_signal_r>

200043fc <__sigtramp_r>:
200043fc:	291f      	cmp	r1, #31
200043fe:	b510      	push	{r4, lr}
20004400:	4604      	mov	r4, r0
20004402:	b082      	sub	sp, #8
20004404:	d812      	bhi.n	2000442c <__sigtramp_r+0x30>
20004406:	6c42      	ldr	r2, [r0, #68]	; 0x44
20004408:	b1ca      	cbz	r2, 2000443e <__sigtramp_r+0x42>
2000440a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
2000440e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
20004412:	b183      	cbz	r3, 20004436 <__sigtramp_r+0x3a>
20004414:	f1b3 3fff 	cmp.w	r3, #4294967295
20004418:	d00f      	beq.n	2000443a <__sigtramp_r+0x3e>
2000441a:	2b01      	cmp	r3, #1
2000441c:	d009      	beq.n	20004432 <__sigtramp_r+0x36>
2000441e:	4608      	mov	r0, r1
20004420:	2400      	movs	r4, #0
20004422:	6014      	str	r4, [r2, #0]
20004424:	4798      	blx	r3
20004426:	4620      	mov	r0, r4
20004428:	b002      	add	sp, #8
2000442a:	bd10      	pop	{r4, pc}
2000442c:	f04f 30ff 	mov.w	r0, #4294967295
20004430:	e7fa      	b.n	20004428 <__sigtramp_r+0x2c>
20004432:	2003      	movs	r0, #3
20004434:	e7f8      	b.n	20004428 <__sigtramp_r+0x2c>
20004436:	2001      	movs	r0, #1
20004438:	e7f6      	b.n	20004428 <__sigtramp_r+0x2c>
2000443a:	2002      	movs	r0, #2
2000443c:	e7f4      	b.n	20004428 <__sigtramp_r+0x2c>
2000443e:	9101      	str	r1, [sp, #4]
20004440:	f7ff ffc2 	bl	200043c8 <_init_signal_r>
20004444:	9901      	ldr	r1, [sp, #4]
20004446:	2800      	cmp	r0, #0
20004448:	d1f0      	bne.n	2000442c <__sigtramp_r+0x30>
2000444a:	6c62      	ldr	r2, [r4, #68]	; 0x44
2000444c:	e7dd      	b.n	2000440a <__sigtramp_r+0xe>
2000444e:	bf00      	nop

20004450 <__sigtramp>:
20004450:	f245 5300 	movw	r3, #21760	; 0x5500
20004454:	4601      	mov	r1, r0
20004456:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000445a:	6818      	ldr	r0, [r3, #0]
2000445c:	e7ce      	b.n	200043fc <__sigtramp_r>
2000445e:	bf00      	nop

20004460 <_signal_r>:
20004460:	291f      	cmp	r1, #31
20004462:	b510      	push	{r4, lr}
20004464:	4604      	mov	r4, r0
20004466:	b082      	sub	sp, #8
20004468:	d807      	bhi.n	2000447a <_signal_r+0x1a>
2000446a:	6c43      	ldr	r3, [r0, #68]	; 0x44
2000446c:	b153      	cbz	r3, 20004484 <_signal_r+0x24>
2000446e:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
20004472:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
20004476:	b002      	add	sp, #8
20004478:	bd10      	pop	{r4, pc}
2000447a:	2316      	movs	r3, #22
2000447c:	6003      	str	r3, [r0, #0]
2000447e:	f04f 30ff 	mov.w	r0, #4294967295
20004482:	e7f8      	b.n	20004476 <_signal_r+0x16>
20004484:	9101      	str	r1, [sp, #4]
20004486:	9200      	str	r2, [sp, #0]
20004488:	f7ff ff9e 	bl	200043c8 <_init_signal_r>
2000448c:	9901      	ldr	r1, [sp, #4]
2000448e:	9a00      	ldr	r2, [sp, #0]
20004490:	b908      	cbnz	r0, 20004496 <_signal_r+0x36>
20004492:	6c63      	ldr	r3, [r4, #68]	; 0x44
20004494:	e7eb      	b.n	2000446e <_signal_r+0xe>
20004496:	f04f 30ff 	mov.w	r0, #4294967295
2000449a:	e7ec      	b.n	20004476 <_signal_r+0x16>

2000449c <signal>:
2000449c:	f245 5300 	movw	r3, #21760	; 0x5500
200044a0:	460a      	mov	r2, r1
200044a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200044a6:	4601      	mov	r1, r0
200044a8:	6818      	ldr	r0, [r3, #0]
200044aa:	e7d9      	b.n	20004460 <_signal_r>

200044ac <_getpid_r>:
200044ac:	f7fc ba14 	b.w	200008d8 <_getpid>

200044b0 <_kill_r>:
200044b0:	b538      	push	{r3, r4, r5, lr}
200044b2:	f645 2498 	movw	r4, #23192	; 0x5a98
200044b6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200044ba:	4605      	mov	r5, r0
200044bc:	4608      	mov	r0, r1
200044be:	4611      	mov	r1, r2
200044c0:	2300      	movs	r3, #0
200044c2:	6023      	str	r3, [r4, #0]
200044c4:	f7fc fa1c 	bl	20000900 <_kill>
200044c8:	f1b0 3fff 	cmp.w	r0, #4294967295
200044cc:	d000      	beq.n	200044d0 <_kill_r+0x20>
200044ce:	bd38      	pop	{r3, r4, r5, pc}
200044d0:	6823      	ldr	r3, [r4, #0]
200044d2:	2b00      	cmp	r3, #0
200044d4:	d0fb      	beq.n	200044ce <_kill_r+0x1e>
200044d6:	602b      	str	r3, [r5, #0]
200044d8:	bd38      	pop	{r3, r4, r5, pc}
200044da:	bf00      	nop

200044dc <__sclose>:
200044dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200044e0:	f000 b844 	b.w	2000456c <_close_r>

200044e4 <__sseek>:
200044e4:	b510      	push	{r4, lr}
200044e6:	460c      	mov	r4, r1
200044e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200044ec:	f000 f8e2 	bl	200046b4 <_lseek_r>
200044f0:	89a3      	ldrh	r3, [r4, #12]
200044f2:	f1b0 3fff 	cmp.w	r0, #4294967295
200044f6:	bf15      	itete	ne
200044f8:	6560      	strne	r0, [r4, #84]	; 0x54
200044fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
200044fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20004502:	81a3      	strheq	r3, [r4, #12]
20004504:	bf18      	it	ne
20004506:	81a3      	strhne	r3, [r4, #12]
20004508:	bd10      	pop	{r4, pc}
2000450a:	bf00      	nop

2000450c <__swrite>:
2000450c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20004510:	461d      	mov	r5, r3
20004512:	898b      	ldrh	r3, [r1, #12]
20004514:	460c      	mov	r4, r1
20004516:	4616      	mov	r6, r2
20004518:	4607      	mov	r7, r0
2000451a:	f413 7f80 	tst.w	r3, #256	; 0x100
2000451e:	d006      	beq.n	2000452e <__swrite+0x22>
20004520:	2302      	movs	r3, #2
20004522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20004526:	2200      	movs	r2, #0
20004528:	f000 f8c4 	bl	200046b4 <_lseek_r>
2000452c:	89a3      	ldrh	r3, [r4, #12]
2000452e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20004532:	4638      	mov	r0, r7
20004534:	81a3      	strh	r3, [r4, #12]
20004536:	4632      	mov	r2, r6
20004538:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000453c:	462b      	mov	r3, r5
2000453e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20004542:	f7fc ba0b 	b.w	2000095c <_write_r>
20004546:	bf00      	nop

20004548 <__sread>:
20004548:	b510      	push	{r4, lr}
2000454a:	460c      	mov	r4, r1
2000454c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20004550:	f000 f8c6 	bl	200046e0 <_read_r>
20004554:	2800      	cmp	r0, #0
20004556:	db03      	blt.n	20004560 <__sread+0x18>
20004558:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000455a:	181b      	adds	r3, r3, r0
2000455c:	6563      	str	r3, [r4, #84]	; 0x54
2000455e:	bd10      	pop	{r4, pc}
20004560:	89a3      	ldrh	r3, [r4, #12]
20004562:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20004566:	81a3      	strh	r3, [r4, #12]
20004568:	bd10      	pop	{r4, pc}
2000456a:	bf00      	nop

2000456c <_close_r>:
2000456c:	b538      	push	{r3, r4, r5, lr}
2000456e:	f645 2498 	movw	r4, #23192	; 0x5a98
20004572:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004576:	4605      	mov	r5, r0
20004578:	4608      	mov	r0, r1
2000457a:	2300      	movs	r3, #0
2000457c:	6023      	str	r3, [r4, #0]
2000457e:	f7fc f987 	bl	20000890 <_close>
20004582:	f1b0 3fff 	cmp.w	r0, #4294967295
20004586:	d000      	beq.n	2000458a <_close_r+0x1e>
20004588:	bd38      	pop	{r3, r4, r5, pc}
2000458a:	6823      	ldr	r3, [r4, #0]
2000458c:	2b00      	cmp	r3, #0
2000458e:	d0fb      	beq.n	20004588 <_close_r+0x1c>
20004590:	602b      	str	r3, [r5, #0]
20004592:	bd38      	pop	{r3, r4, r5, pc}

20004594 <_fclose_r>:
20004594:	b570      	push	{r4, r5, r6, lr}
20004596:	4605      	mov	r5, r0
20004598:	460c      	mov	r4, r1
2000459a:	2900      	cmp	r1, #0
2000459c:	d04b      	beq.n	20004636 <_fclose_r+0xa2>
2000459e:	f7fe fbe3 	bl	20002d68 <__sfp_lock_acquire>
200045a2:	b115      	cbz	r5, 200045aa <_fclose_r+0x16>
200045a4:	69ab      	ldr	r3, [r5, #24]
200045a6:	2b00      	cmp	r3, #0
200045a8:	d048      	beq.n	2000463c <_fclose_r+0xa8>
200045aa:	f245 435c 	movw	r3, #21596	; 0x545c
200045ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045b2:	429c      	cmp	r4, r3
200045b4:	bf08      	it	eq
200045b6:	686c      	ldreq	r4, [r5, #4]
200045b8:	d00e      	beq.n	200045d8 <_fclose_r+0x44>
200045ba:	f245 437c 	movw	r3, #21628	; 0x547c
200045be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045c2:	429c      	cmp	r4, r3
200045c4:	bf08      	it	eq
200045c6:	68ac      	ldreq	r4, [r5, #8]
200045c8:	d006      	beq.n	200045d8 <_fclose_r+0x44>
200045ca:	f245 439c 	movw	r3, #21660	; 0x549c
200045ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045d2:	429c      	cmp	r4, r3
200045d4:	bf08      	it	eq
200045d6:	68ec      	ldreq	r4, [r5, #12]
200045d8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
200045dc:	b33e      	cbz	r6, 2000462e <_fclose_r+0x9a>
200045de:	4628      	mov	r0, r5
200045e0:	4621      	mov	r1, r4
200045e2:	f7fe fb05 	bl	20002bf0 <_fflush_r>
200045e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
200045e8:	4606      	mov	r6, r0
200045ea:	b13b      	cbz	r3, 200045fc <_fclose_r+0x68>
200045ec:	4628      	mov	r0, r5
200045ee:	6a21      	ldr	r1, [r4, #32]
200045f0:	4798      	blx	r3
200045f2:	ea36 0620 	bics.w	r6, r6, r0, asr #32
200045f6:	bf28      	it	cs
200045f8:	f04f 36ff 	movcs.w	r6, #4294967295
200045fc:	89a3      	ldrh	r3, [r4, #12]
200045fe:	f013 0f80 	tst.w	r3, #128	; 0x80
20004602:	d11f      	bne.n	20004644 <_fclose_r+0xb0>
20004604:	6b61      	ldr	r1, [r4, #52]	; 0x34
20004606:	b141      	cbz	r1, 2000461a <_fclose_r+0x86>
20004608:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000460c:	4299      	cmp	r1, r3
2000460e:	d002      	beq.n	20004616 <_fclose_r+0x82>
20004610:	4628      	mov	r0, r5
20004612:	f7fe fce1 	bl	20002fd8 <_free_r>
20004616:	2300      	movs	r3, #0
20004618:	6363      	str	r3, [r4, #52]	; 0x34
2000461a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
2000461c:	b121      	cbz	r1, 20004628 <_fclose_r+0x94>
2000461e:	4628      	mov	r0, r5
20004620:	f7fe fcda 	bl	20002fd8 <_free_r>
20004624:	2300      	movs	r3, #0
20004626:	64a3      	str	r3, [r4, #72]	; 0x48
20004628:	f04f 0300 	mov.w	r3, #0
2000462c:	81a3      	strh	r3, [r4, #12]
2000462e:	f7fe fb9d 	bl	20002d6c <__sfp_lock_release>
20004632:	4630      	mov	r0, r6
20004634:	bd70      	pop	{r4, r5, r6, pc}
20004636:	460e      	mov	r6, r1
20004638:	4630      	mov	r0, r6
2000463a:	bd70      	pop	{r4, r5, r6, pc}
2000463c:	4628      	mov	r0, r5
2000463e:	f7fe fc47 	bl	20002ed0 <__sinit>
20004642:	e7b2      	b.n	200045aa <_fclose_r+0x16>
20004644:	4628      	mov	r0, r5
20004646:	6921      	ldr	r1, [r4, #16]
20004648:	f7fe fcc6 	bl	20002fd8 <_free_r>
2000464c:	e7da      	b.n	20004604 <_fclose_r+0x70>
2000464e:	bf00      	nop

20004650 <fclose>:
20004650:	f245 5300 	movw	r3, #21760	; 0x5500
20004654:	4601      	mov	r1, r0
20004656:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000465a:	6818      	ldr	r0, [r3, #0]
2000465c:	e79a      	b.n	20004594 <_fclose_r>
2000465e:	bf00      	nop

20004660 <_fstat_r>:
20004660:	b538      	push	{r3, r4, r5, lr}
20004662:	f645 2498 	movw	r4, #23192	; 0x5a98
20004666:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000466a:	4605      	mov	r5, r0
2000466c:	4608      	mov	r0, r1
2000466e:	4611      	mov	r1, r2
20004670:	2300      	movs	r3, #0
20004672:	6023      	str	r3, [r4, #0]
20004674:	f7fc f91e 	bl	200008b4 <_fstat>
20004678:	f1b0 3fff 	cmp.w	r0, #4294967295
2000467c:	d000      	beq.n	20004680 <_fstat_r+0x20>
2000467e:	bd38      	pop	{r3, r4, r5, pc}
20004680:	6823      	ldr	r3, [r4, #0]
20004682:	2b00      	cmp	r3, #0
20004684:	d0fb      	beq.n	2000467e <_fstat_r+0x1e>
20004686:	602b      	str	r3, [r5, #0]
20004688:	bd38      	pop	{r3, r4, r5, pc}
2000468a:	bf00      	nop

2000468c <_isatty_r>:
2000468c:	b538      	push	{r3, r4, r5, lr}
2000468e:	f645 2498 	movw	r4, #23192	; 0x5a98
20004692:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004696:	4605      	mov	r5, r0
20004698:	4608      	mov	r0, r1
2000469a:	2300      	movs	r3, #0
2000469c:	6023      	str	r3, [r4, #0]
2000469e:	f7fc f923 	bl	200008e8 <_isatty>
200046a2:	f1b0 3fff 	cmp.w	r0, #4294967295
200046a6:	d000      	beq.n	200046aa <_isatty_r+0x1e>
200046a8:	bd38      	pop	{r3, r4, r5, pc}
200046aa:	6823      	ldr	r3, [r4, #0]
200046ac:	2b00      	cmp	r3, #0
200046ae:	d0fb      	beq.n	200046a8 <_isatty_r+0x1c>
200046b0:	602b      	str	r3, [r5, #0]
200046b2:	bd38      	pop	{r3, r4, r5, pc}

200046b4 <_lseek_r>:
200046b4:	b538      	push	{r3, r4, r5, lr}
200046b6:	f645 2498 	movw	r4, #23192	; 0x5a98
200046ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
200046be:	4605      	mov	r5, r0
200046c0:	4608      	mov	r0, r1
200046c2:	4611      	mov	r1, r2
200046c4:	461a      	mov	r2, r3
200046c6:	2300      	movs	r3, #0
200046c8:	6023      	str	r3, [r4, #0]
200046ca:	f7fc f92b 	bl	20000924 <_lseek>
200046ce:	f1b0 3fff 	cmp.w	r0, #4294967295
200046d2:	d000      	beq.n	200046d6 <_lseek_r+0x22>
200046d4:	bd38      	pop	{r3, r4, r5, pc}
200046d6:	6823      	ldr	r3, [r4, #0]
200046d8:	2b00      	cmp	r3, #0
200046da:	d0fb      	beq.n	200046d4 <_lseek_r+0x20>
200046dc:	602b      	str	r3, [r5, #0]
200046de:	bd38      	pop	{r3, r4, r5, pc}

200046e0 <_read_r>:
200046e0:	b538      	push	{r3, r4, r5, lr}
200046e2:	f645 2498 	movw	r4, #23192	; 0x5a98
200046e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200046ea:	4605      	mov	r5, r0
200046ec:	4608      	mov	r0, r1
200046ee:	4611      	mov	r1, r2
200046f0:	461a      	mov	r2, r3
200046f2:	2300      	movs	r3, #0
200046f4:	6023      	str	r3, [r4, #0]
200046f6:	f7fc f923 	bl	20000940 <_read>
200046fa:	f1b0 3fff 	cmp.w	r0, #4294967295
200046fe:	d000      	beq.n	20004702 <_read_r+0x22>
20004700:	bd38      	pop	{r3, r4, r5, pc}
20004702:	6823      	ldr	r3, [r4, #0]
20004704:	2b00      	cmp	r3, #0
20004706:	d0fb      	beq.n	20004700 <_read_r+0x20>
20004708:	602b      	str	r3, [r5, #0]
2000470a:	bd38      	pop	{r3, r4, r5, pc}

2000470c <__aeabi_uldivmod>:
2000470c:	b94b      	cbnz	r3, 20004722 <__aeabi_uldivmod+0x16>
2000470e:	b942      	cbnz	r2, 20004722 <__aeabi_uldivmod+0x16>
20004710:	2900      	cmp	r1, #0
20004712:	bf08      	it	eq
20004714:	2800      	cmpeq	r0, #0
20004716:	d002      	beq.n	2000471e <__aeabi_uldivmod+0x12>
20004718:	f04f 31ff 	mov.w	r1, #4294967295
2000471c:	4608      	mov	r0, r1
2000471e:	f000 b837 	b.w	20004790 <__aeabi_idiv0>
20004722:	b082      	sub	sp, #8
20004724:	46ec      	mov	ip, sp
20004726:	e92d 5000 	stmdb	sp!, {ip, lr}
2000472a:	f000 f805 	bl	20004738 <__gnu_uldivmod_helper>
2000472e:	f8dd e004 	ldr.w	lr, [sp, #4]
20004732:	b002      	add	sp, #8
20004734:	bc0c      	pop	{r2, r3}
20004736:	4770      	bx	lr

20004738 <__gnu_uldivmod_helper>:
20004738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000473a:	4614      	mov	r4, r2
2000473c:	461d      	mov	r5, r3
2000473e:	4606      	mov	r6, r0
20004740:	460f      	mov	r7, r1
20004742:	f000 f9d9 	bl	20004af8 <__udivdi3>
20004746:	fb00 f505 	mul.w	r5, r0, r5
2000474a:	fba0 2304 	umull	r2, r3, r0, r4
2000474e:	fb04 5401 	mla	r4, r4, r1, r5
20004752:	18e3      	adds	r3, r4, r3
20004754:	1ab6      	subs	r6, r6, r2
20004756:	eb67 0703 	sbc.w	r7, r7, r3
2000475a:	9b06      	ldr	r3, [sp, #24]
2000475c:	e9c3 6700 	strd	r6, r7, [r3]
20004760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20004762:	bf00      	nop

20004764 <__gnu_ldivmod_helper>:
20004764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20004766:	4614      	mov	r4, r2
20004768:	461d      	mov	r5, r3
2000476a:	4606      	mov	r6, r0
2000476c:	460f      	mov	r7, r1
2000476e:	f000 f811 	bl	20004794 <__divdi3>
20004772:	fb00 f505 	mul.w	r5, r0, r5
20004776:	fba0 2304 	umull	r2, r3, r0, r4
2000477a:	fb04 5401 	mla	r4, r4, r1, r5
2000477e:	18e3      	adds	r3, r4, r3
20004780:	1ab6      	subs	r6, r6, r2
20004782:	eb67 0703 	sbc.w	r7, r7, r3
20004786:	9b06      	ldr	r3, [sp, #24]
20004788:	e9c3 6700 	strd	r6, r7, [r3]
2000478c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000478e:	bf00      	nop

20004790 <__aeabi_idiv0>:
20004790:	4770      	bx	lr
20004792:	bf00      	nop

20004794 <__divdi3>:
20004794:	2900      	cmp	r1, #0
20004796:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000479a:	b085      	sub	sp, #20
2000479c:	f2c0 80c8 	blt.w	20004930 <__divdi3+0x19c>
200047a0:	2600      	movs	r6, #0
200047a2:	2b00      	cmp	r3, #0
200047a4:	f2c0 80bf 	blt.w	20004926 <__divdi3+0x192>
200047a8:	4689      	mov	r9, r1
200047aa:	4614      	mov	r4, r2
200047ac:	4605      	mov	r5, r0
200047ae:	469b      	mov	fp, r3
200047b0:	2b00      	cmp	r3, #0
200047b2:	d14a      	bne.n	2000484a <__divdi3+0xb6>
200047b4:	428a      	cmp	r2, r1
200047b6:	d957      	bls.n	20004868 <__divdi3+0xd4>
200047b8:	fab2 f382 	clz	r3, r2
200047bc:	b153      	cbz	r3, 200047d4 <__divdi3+0x40>
200047be:	f1c3 0020 	rsb	r0, r3, #32
200047c2:	fa01 f903 	lsl.w	r9, r1, r3
200047c6:	fa25 f800 	lsr.w	r8, r5, r0
200047ca:	fa12 f403 	lsls.w	r4, r2, r3
200047ce:	409d      	lsls	r5, r3
200047d0:	ea48 0909 	orr.w	r9, r8, r9
200047d4:	0c27      	lsrs	r7, r4, #16
200047d6:	4648      	mov	r0, r9
200047d8:	4639      	mov	r1, r7
200047da:	fa1f fb84 	uxth.w	fp, r4
200047de:	f000 fb0b 	bl	20004df8 <__aeabi_uidiv>
200047e2:	4639      	mov	r1, r7
200047e4:	4682      	mov	sl, r0
200047e6:	4648      	mov	r0, r9
200047e8:	f000 fc34 	bl	20005054 <__aeabi_uidivmod>
200047ec:	0c2a      	lsrs	r2, r5, #16
200047ee:	fb0b f30a 	mul.w	r3, fp, sl
200047f2:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
200047f6:	454b      	cmp	r3, r9
200047f8:	d909      	bls.n	2000480e <__divdi3+0x7a>
200047fa:	eb19 0904 	adds.w	r9, r9, r4
200047fe:	f10a 3aff 	add.w	sl, sl, #4294967295
20004802:	d204      	bcs.n	2000480e <__divdi3+0x7a>
20004804:	454b      	cmp	r3, r9
20004806:	bf84      	itt	hi
20004808:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000480c:	44a1      	addhi	r9, r4
2000480e:	ebc3 0909 	rsb	r9, r3, r9
20004812:	4639      	mov	r1, r7
20004814:	4648      	mov	r0, r9
20004816:	b2ad      	uxth	r5, r5
20004818:	f000 faee 	bl	20004df8 <__aeabi_uidiv>
2000481c:	4639      	mov	r1, r7
2000481e:	4680      	mov	r8, r0
20004820:	4648      	mov	r0, r9
20004822:	f000 fc17 	bl	20005054 <__aeabi_uidivmod>
20004826:	fb0b fb08 	mul.w	fp, fp, r8
2000482a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000482e:	45ab      	cmp	fp, r5
20004830:	d907      	bls.n	20004842 <__divdi3+0xae>
20004832:	192d      	adds	r5, r5, r4
20004834:	f108 38ff 	add.w	r8, r8, #4294967295
20004838:	d203      	bcs.n	20004842 <__divdi3+0xae>
2000483a:	45ab      	cmp	fp, r5
2000483c:	bf88      	it	hi
2000483e:	f108 38ff 	addhi.w	r8, r8, #4294967295
20004842:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20004846:	2700      	movs	r7, #0
20004848:	e003      	b.n	20004852 <__divdi3+0xbe>
2000484a:	428b      	cmp	r3, r1
2000484c:	d957      	bls.n	200048fe <__divdi3+0x16a>
2000484e:	2700      	movs	r7, #0
20004850:	46b8      	mov	r8, r7
20004852:	4642      	mov	r2, r8
20004854:	463b      	mov	r3, r7
20004856:	b116      	cbz	r6, 2000485e <__divdi3+0xca>
20004858:	4252      	negs	r2, r2
2000485a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000485e:	4619      	mov	r1, r3
20004860:	4610      	mov	r0, r2
20004862:	b005      	add	sp, #20
20004864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004868:	b922      	cbnz	r2, 20004874 <__divdi3+0xe0>
2000486a:	4611      	mov	r1, r2
2000486c:	2001      	movs	r0, #1
2000486e:	f000 fac3 	bl	20004df8 <__aeabi_uidiv>
20004872:	4604      	mov	r4, r0
20004874:	fab4 f884 	clz	r8, r4
20004878:	f1b8 0f00 	cmp.w	r8, #0
2000487c:	d15e      	bne.n	2000493c <__divdi3+0x1a8>
2000487e:	ebc4 0809 	rsb	r8, r4, r9
20004882:	0c27      	lsrs	r7, r4, #16
20004884:	fa1f f984 	uxth.w	r9, r4
20004888:	2101      	movs	r1, #1
2000488a:	9102      	str	r1, [sp, #8]
2000488c:	4639      	mov	r1, r7
2000488e:	4640      	mov	r0, r8
20004890:	f000 fab2 	bl	20004df8 <__aeabi_uidiv>
20004894:	4639      	mov	r1, r7
20004896:	4682      	mov	sl, r0
20004898:	4640      	mov	r0, r8
2000489a:	f000 fbdb 	bl	20005054 <__aeabi_uidivmod>
2000489e:	ea4f 4815 	mov.w	r8, r5, lsr #16
200048a2:	fb09 f30a 	mul.w	r3, r9, sl
200048a6:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
200048aa:	455b      	cmp	r3, fp
200048ac:	d909      	bls.n	200048c2 <__divdi3+0x12e>
200048ae:	eb1b 0b04 	adds.w	fp, fp, r4
200048b2:	f10a 3aff 	add.w	sl, sl, #4294967295
200048b6:	d204      	bcs.n	200048c2 <__divdi3+0x12e>
200048b8:	455b      	cmp	r3, fp
200048ba:	bf84      	itt	hi
200048bc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200048c0:	44a3      	addhi	fp, r4
200048c2:	ebc3 0b0b 	rsb	fp, r3, fp
200048c6:	4639      	mov	r1, r7
200048c8:	4658      	mov	r0, fp
200048ca:	b2ad      	uxth	r5, r5
200048cc:	f000 fa94 	bl	20004df8 <__aeabi_uidiv>
200048d0:	4639      	mov	r1, r7
200048d2:	4680      	mov	r8, r0
200048d4:	4658      	mov	r0, fp
200048d6:	f000 fbbd 	bl	20005054 <__aeabi_uidivmod>
200048da:	fb09 f908 	mul.w	r9, r9, r8
200048de:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200048e2:	45a9      	cmp	r9, r5
200048e4:	d907      	bls.n	200048f6 <__divdi3+0x162>
200048e6:	192d      	adds	r5, r5, r4
200048e8:	f108 38ff 	add.w	r8, r8, #4294967295
200048ec:	d203      	bcs.n	200048f6 <__divdi3+0x162>
200048ee:	45a9      	cmp	r9, r5
200048f0:	bf88      	it	hi
200048f2:	f108 38ff 	addhi.w	r8, r8, #4294967295
200048f6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200048fa:	9f02      	ldr	r7, [sp, #8]
200048fc:	e7a9      	b.n	20004852 <__divdi3+0xbe>
200048fe:	fab3 f783 	clz	r7, r3
20004902:	2f00      	cmp	r7, #0
20004904:	d168      	bne.n	200049d8 <__divdi3+0x244>
20004906:	428b      	cmp	r3, r1
20004908:	bf2c      	ite	cs
2000490a:	f04f 0900 	movcs.w	r9, #0
2000490e:	f04f 0901 	movcc.w	r9, #1
20004912:	4282      	cmp	r2, r0
20004914:	bf8c      	ite	hi
20004916:	464c      	movhi	r4, r9
20004918:	f049 0401 	orrls.w	r4, r9, #1
2000491c:	2c00      	cmp	r4, #0
2000491e:	d096      	beq.n	2000484e <__divdi3+0xba>
20004920:	f04f 0801 	mov.w	r8, #1
20004924:	e795      	b.n	20004852 <__divdi3+0xbe>
20004926:	4252      	negs	r2, r2
20004928:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000492c:	43f6      	mvns	r6, r6
2000492e:	e73b      	b.n	200047a8 <__divdi3+0x14>
20004930:	4240      	negs	r0, r0
20004932:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004936:	f04f 36ff 	mov.w	r6, #4294967295
2000493a:	e732      	b.n	200047a2 <__divdi3+0xe>
2000493c:	fa04 f408 	lsl.w	r4, r4, r8
20004940:	f1c8 0720 	rsb	r7, r8, #32
20004944:	fa35 f307 	lsrs.w	r3, r5, r7
20004948:	fa29 fa07 	lsr.w	sl, r9, r7
2000494c:	0c27      	lsrs	r7, r4, #16
2000494e:	fa09 fb08 	lsl.w	fp, r9, r8
20004952:	4639      	mov	r1, r7
20004954:	4650      	mov	r0, sl
20004956:	ea43 020b 	orr.w	r2, r3, fp
2000495a:	9202      	str	r2, [sp, #8]
2000495c:	f000 fa4c 	bl	20004df8 <__aeabi_uidiv>
20004960:	4639      	mov	r1, r7
20004962:	fa1f f984 	uxth.w	r9, r4
20004966:	4683      	mov	fp, r0
20004968:	4650      	mov	r0, sl
2000496a:	f000 fb73 	bl	20005054 <__aeabi_uidivmod>
2000496e:	9802      	ldr	r0, [sp, #8]
20004970:	fb09 f20b 	mul.w	r2, r9, fp
20004974:	0c03      	lsrs	r3, r0, #16
20004976:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000497a:	429a      	cmp	r2, r3
2000497c:	d904      	bls.n	20004988 <__divdi3+0x1f4>
2000497e:	191b      	adds	r3, r3, r4
20004980:	f10b 3bff 	add.w	fp, fp, #4294967295
20004984:	f0c0 80b1 	bcc.w	20004aea <__divdi3+0x356>
20004988:	1a9b      	subs	r3, r3, r2
2000498a:	4639      	mov	r1, r7
2000498c:	4618      	mov	r0, r3
2000498e:	9301      	str	r3, [sp, #4]
20004990:	f000 fa32 	bl	20004df8 <__aeabi_uidiv>
20004994:	9901      	ldr	r1, [sp, #4]
20004996:	4682      	mov	sl, r0
20004998:	4608      	mov	r0, r1
2000499a:	4639      	mov	r1, r7
2000499c:	f000 fb5a 	bl	20005054 <__aeabi_uidivmod>
200049a0:	f8dd c008 	ldr.w	ip, [sp, #8]
200049a4:	fb09 f30a 	mul.w	r3, r9, sl
200049a8:	fa1f f08c 	uxth.w	r0, ip
200049ac:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
200049b0:	4293      	cmp	r3, r2
200049b2:	d908      	bls.n	200049c6 <__divdi3+0x232>
200049b4:	1912      	adds	r2, r2, r4
200049b6:	f10a 3aff 	add.w	sl, sl, #4294967295
200049ba:	d204      	bcs.n	200049c6 <__divdi3+0x232>
200049bc:	4293      	cmp	r3, r2
200049be:	bf84      	itt	hi
200049c0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200049c4:	1912      	addhi	r2, r2, r4
200049c6:	fa05 f508 	lsl.w	r5, r5, r8
200049ca:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
200049ce:	ebc3 0802 	rsb	r8, r3, r2
200049d2:	f8cd e008 	str.w	lr, [sp, #8]
200049d6:	e759      	b.n	2000488c <__divdi3+0xf8>
200049d8:	f1c7 0020 	rsb	r0, r7, #32
200049dc:	fa03 fa07 	lsl.w	sl, r3, r7
200049e0:	40c2      	lsrs	r2, r0
200049e2:	fa35 f300 	lsrs.w	r3, r5, r0
200049e6:	ea42 0b0a 	orr.w	fp, r2, sl
200049ea:	fa21 f800 	lsr.w	r8, r1, r0
200049ee:	fa01 f907 	lsl.w	r9, r1, r7
200049f2:	4640      	mov	r0, r8
200049f4:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
200049f8:	ea43 0109 	orr.w	r1, r3, r9
200049fc:	9102      	str	r1, [sp, #8]
200049fe:	4651      	mov	r1, sl
20004a00:	fa1f f28b 	uxth.w	r2, fp
20004a04:	9203      	str	r2, [sp, #12]
20004a06:	f000 f9f7 	bl	20004df8 <__aeabi_uidiv>
20004a0a:	4651      	mov	r1, sl
20004a0c:	4681      	mov	r9, r0
20004a0e:	4640      	mov	r0, r8
20004a10:	f000 fb20 	bl	20005054 <__aeabi_uidivmod>
20004a14:	9b03      	ldr	r3, [sp, #12]
20004a16:	f8dd c008 	ldr.w	ip, [sp, #8]
20004a1a:	fb03 f209 	mul.w	r2, r3, r9
20004a1e:	ea4f 401c 	mov.w	r0, ip, lsr #16
20004a22:	fa14 f307 	lsls.w	r3, r4, r7
20004a26:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20004a2a:	42a2      	cmp	r2, r4
20004a2c:	d904      	bls.n	20004a38 <__divdi3+0x2a4>
20004a2e:	eb14 040b 	adds.w	r4, r4, fp
20004a32:	f109 39ff 	add.w	r9, r9, #4294967295
20004a36:	d352      	bcc.n	20004ade <__divdi3+0x34a>
20004a38:	1aa4      	subs	r4, r4, r2
20004a3a:	4651      	mov	r1, sl
20004a3c:	4620      	mov	r0, r4
20004a3e:	9301      	str	r3, [sp, #4]
20004a40:	f000 f9da 	bl	20004df8 <__aeabi_uidiv>
20004a44:	4651      	mov	r1, sl
20004a46:	4680      	mov	r8, r0
20004a48:	4620      	mov	r0, r4
20004a4a:	f000 fb03 	bl	20005054 <__aeabi_uidivmod>
20004a4e:	9803      	ldr	r0, [sp, #12]
20004a50:	f8dd c008 	ldr.w	ip, [sp, #8]
20004a54:	fb00 f208 	mul.w	r2, r0, r8
20004a58:	fa1f f38c 	uxth.w	r3, ip
20004a5c:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20004a60:	9b01      	ldr	r3, [sp, #4]
20004a62:	4282      	cmp	r2, r0
20004a64:	d904      	bls.n	20004a70 <__divdi3+0x2dc>
20004a66:	eb10 000b 	adds.w	r0, r0, fp
20004a6a:	f108 38ff 	add.w	r8, r8, #4294967295
20004a6e:	d330      	bcc.n	20004ad2 <__divdi3+0x33e>
20004a70:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20004a74:	fa1f fc83 	uxth.w	ip, r3
20004a78:	0c1b      	lsrs	r3, r3, #16
20004a7a:	1a80      	subs	r0, r0, r2
20004a7c:	fa1f fe88 	uxth.w	lr, r8
20004a80:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20004a84:	fb0c f90e 	mul.w	r9, ip, lr
20004a88:	fb0c fc0a 	mul.w	ip, ip, sl
20004a8c:	fb03 c10e 	mla	r1, r3, lr, ip
20004a90:	fb03 f20a 	mul.w	r2, r3, sl
20004a94:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20004a98:	458c      	cmp	ip, r1
20004a9a:	bf88      	it	hi
20004a9c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20004aa0:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20004aa4:	4570      	cmp	r0, lr
20004aa6:	d310      	bcc.n	20004aca <__divdi3+0x336>
20004aa8:	fa1f f989 	uxth.w	r9, r9
20004aac:	fa05 f707 	lsl.w	r7, r5, r7
20004ab0:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20004ab4:	bf14      	ite	ne
20004ab6:	2200      	movne	r2, #0
20004ab8:	2201      	moveq	r2, #1
20004aba:	4287      	cmp	r7, r0
20004abc:	bf2c      	ite	cs
20004abe:	2700      	movcs	r7, #0
20004ac0:	f002 0701 	andcc.w	r7, r2, #1
20004ac4:	2f00      	cmp	r7, #0
20004ac6:	f43f aec4 	beq.w	20004852 <__divdi3+0xbe>
20004aca:	f108 38ff 	add.w	r8, r8, #4294967295
20004ace:	2700      	movs	r7, #0
20004ad0:	e6bf      	b.n	20004852 <__divdi3+0xbe>
20004ad2:	4282      	cmp	r2, r0
20004ad4:	bf84      	itt	hi
20004ad6:	4458      	addhi	r0, fp
20004ad8:	f108 38ff 	addhi.w	r8, r8, #4294967295
20004adc:	e7c8      	b.n	20004a70 <__divdi3+0x2dc>
20004ade:	42a2      	cmp	r2, r4
20004ae0:	bf84      	itt	hi
20004ae2:	f109 39ff 	addhi.w	r9, r9, #4294967295
20004ae6:	445c      	addhi	r4, fp
20004ae8:	e7a6      	b.n	20004a38 <__divdi3+0x2a4>
20004aea:	429a      	cmp	r2, r3
20004aec:	bf84      	itt	hi
20004aee:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20004af2:	191b      	addhi	r3, r3, r4
20004af4:	e748      	b.n	20004988 <__divdi3+0x1f4>
20004af6:	bf00      	nop

20004af8 <__udivdi3>:
20004af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004afc:	460c      	mov	r4, r1
20004afe:	b083      	sub	sp, #12
20004b00:	4680      	mov	r8, r0
20004b02:	4616      	mov	r6, r2
20004b04:	4689      	mov	r9, r1
20004b06:	461f      	mov	r7, r3
20004b08:	4615      	mov	r5, r2
20004b0a:	468a      	mov	sl, r1
20004b0c:	2b00      	cmp	r3, #0
20004b0e:	d14b      	bne.n	20004ba8 <__udivdi3+0xb0>
20004b10:	428a      	cmp	r2, r1
20004b12:	d95c      	bls.n	20004bce <__udivdi3+0xd6>
20004b14:	fab2 f382 	clz	r3, r2
20004b18:	b15b      	cbz	r3, 20004b32 <__udivdi3+0x3a>
20004b1a:	f1c3 0020 	rsb	r0, r3, #32
20004b1e:	fa01 fa03 	lsl.w	sl, r1, r3
20004b22:	fa28 f200 	lsr.w	r2, r8, r0
20004b26:	fa16 f503 	lsls.w	r5, r6, r3
20004b2a:	fa08 f803 	lsl.w	r8, r8, r3
20004b2e:	ea42 0a0a 	orr.w	sl, r2, sl
20004b32:	0c2e      	lsrs	r6, r5, #16
20004b34:	4650      	mov	r0, sl
20004b36:	4631      	mov	r1, r6
20004b38:	b2af      	uxth	r7, r5
20004b3a:	f000 f95d 	bl	20004df8 <__aeabi_uidiv>
20004b3e:	4631      	mov	r1, r6
20004b40:	ea4f 4418 	mov.w	r4, r8, lsr #16
20004b44:	4681      	mov	r9, r0
20004b46:	4650      	mov	r0, sl
20004b48:	f000 fa84 	bl	20005054 <__aeabi_uidivmod>
20004b4c:	fb07 f309 	mul.w	r3, r7, r9
20004b50:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20004b54:	4553      	cmp	r3, sl
20004b56:	d909      	bls.n	20004b6c <__udivdi3+0x74>
20004b58:	eb1a 0a05 	adds.w	sl, sl, r5
20004b5c:	f109 39ff 	add.w	r9, r9, #4294967295
20004b60:	d204      	bcs.n	20004b6c <__udivdi3+0x74>
20004b62:	4553      	cmp	r3, sl
20004b64:	bf84      	itt	hi
20004b66:	f109 39ff 	addhi.w	r9, r9, #4294967295
20004b6a:	44aa      	addhi	sl, r5
20004b6c:	ebc3 0a0a 	rsb	sl, r3, sl
20004b70:	4631      	mov	r1, r6
20004b72:	4650      	mov	r0, sl
20004b74:	fa1f f888 	uxth.w	r8, r8
20004b78:	f000 f93e 	bl	20004df8 <__aeabi_uidiv>
20004b7c:	4631      	mov	r1, r6
20004b7e:	4604      	mov	r4, r0
20004b80:	4650      	mov	r0, sl
20004b82:	f000 fa67 	bl	20005054 <__aeabi_uidivmod>
20004b86:	fb07 f704 	mul.w	r7, r7, r4
20004b8a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20004b8e:	4547      	cmp	r7, r8
20004b90:	d906      	bls.n	20004ba0 <__udivdi3+0xa8>
20004b92:	3c01      	subs	r4, #1
20004b94:	eb18 0805 	adds.w	r8, r8, r5
20004b98:	d202      	bcs.n	20004ba0 <__udivdi3+0xa8>
20004b9a:	4547      	cmp	r7, r8
20004b9c:	bf88      	it	hi
20004b9e:	3c01      	subhi	r4, #1
20004ba0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20004ba4:	2600      	movs	r6, #0
20004ba6:	e05c      	b.n	20004c62 <__udivdi3+0x16a>
20004ba8:	428b      	cmp	r3, r1
20004baa:	d858      	bhi.n	20004c5e <__udivdi3+0x166>
20004bac:	fab3 f683 	clz	r6, r3
20004bb0:	2e00      	cmp	r6, #0
20004bb2:	d15b      	bne.n	20004c6c <__udivdi3+0x174>
20004bb4:	428b      	cmp	r3, r1
20004bb6:	bf2c      	ite	cs
20004bb8:	2200      	movcs	r2, #0
20004bba:	2201      	movcc	r2, #1
20004bbc:	4285      	cmp	r5, r0
20004bbe:	bf8c      	ite	hi
20004bc0:	4615      	movhi	r5, r2
20004bc2:	f042 0501 	orrls.w	r5, r2, #1
20004bc6:	2d00      	cmp	r5, #0
20004bc8:	d049      	beq.n	20004c5e <__udivdi3+0x166>
20004bca:	2401      	movs	r4, #1
20004bcc:	e049      	b.n	20004c62 <__udivdi3+0x16a>
20004bce:	b922      	cbnz	r2, 20004bda <__udivdi3+0xe2>
20004bd0:	4611      	mov	r1, r2
20004bd2:	2001      	movs	r0, #1
20004bd4:	f000 f910 	bl	20004df8 <__aeabi_uidiv>
20004bd8:	4605      	mov	r5, r0
20004bda:	fab5 f685 	clz	r6, r5
20004bde:	2e00      	cmp	r6, #0
20004be0:	f040 80ba 	bne.w	20004d58 <__udivdi3+0x260>
20004be4:	1b64      	subs	r4, r4, r5
20004be6:	0c2f      	lsrs	r7, r5, #16
20004be8:	fa1f fa85 	uxth.w	sl, r5
20004bec:	2601      	movs	r6, #1
20004bee:	4639      	mov	r1, r7
20004bf0:	4620      	mov	r0, r4
20004bf2:	f000 f901 	bl	20004df8 <__aeabi_uidiv>
20004bf6:	4639      	mov	r1, r7
20004bf8:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20004bfc:	4681      	mov	r9, r0
20004bfe:	4620      	mov	r0, r4
20004c00:	f000 fa28 	bl	20005054 <__aeabi_uidivmod>
20004c04:	fb0a f309 	mul.w	r3, sl, r9
20004c08:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20004c0c:	455b      	cmp	r3, fp
20004c0e:	d909      	bls.n	20004c24 <__udivdi3+0x12c>
20004c10:	eb1b 0b05 	adds.w	fp, fp, r5
20004c14:	f109 39ff 	add.w	r9, r9, #4294967295
20004c18:	d204      	bcs.n	20004c24 <__udivdi3+0x12c>
20004c1a:	455b      	cmp	r3, fp
20004c1c:	bf84      	itt	hi
20004c1e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20004c22:	44ab      	addhi	fp, r5
20004c24:	ebc3 0b0b 	rsb	fp, r3, fp
20004c28:	4639      	mov	r1, r7
20004c2a:	4658      	mov	r0, fp
20004c2c:	fa1f f888 	uxth.w	r8, r8
20004c30:	f000 f8e2 	bl	20004df8 <__aeabi_uidiv>
20004c34:	4639      	mov	r1, r7
20004c36:	4604      	mov	r4, r0
20004c38:	4658      	mov	r0, fp
20004c3a:	f000 fa0b 	bl	20005054 <__aeabi_uidivmod>
20004c3e:	fb0a fa04 	mul.w	sl, sl, r4
20004c42:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20004c46:	45c2      	cmp	sl, r8
20004c48:	d906      	bls.n	20004c58 <__udivdi3+0x160>
20004c4a:	3c01      	subs	r4, #1
20004c4c:	eb18 0805 	adds.w	r8, r8, r5
20004c50:	d202      	bcs.n	20004c58 <__udivdi3+0x160>
20004c52:	45c2      	cmp	sl, r8
20004c54:	bf88      	it	hi
20004c56:	3c01      	subhi	r4, #1
20004c58:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20004c5c:	e001      	b.n	20004c62 <__udivdi3+0x16a>
20004c5e:	2600      	movs	r6, #0
20004c60:	4634      	mov	r4, r6
20004c62:	4631      	mov	r1, r6
20004c64:	4620      	mov	r0, r4
20004c66:	b003      	add	sp, #12
20004c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004c6c:	f1c6 0020 	rsb	r0, r6, #32
20004c70:	40b3      	lsls	r3, r6
20004c72:	fa32 f700 	lsrs.w	r7, r2, r0
20004c76:	fa21 fb00 	lsr.w	fp, r1, r0
20004c7a:	431f      	orrs	r7, r3
20004c7c:	fa14 f206 	lsls.w	r2, r4, r6
20004c80:	fa28 f100 	lsr.w	r1, r8, r0
20004c84:	4658      	mov	r0, fp
20004c86:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20004c8a:	4311      	orrs	r1, r2
20004c8c:	9100      	str	r1, [sp, #0]
20004c8e:	4651      	mov	r1, sl
20004c90:	b2bb      	uxth	r3, r7
20004c92:	9301      	str	r3, [sp, #4]
20004c94:	f000 f8b0 	bl	20004df8 <__aeabi_uidiv>
20004c98:	4651      	mov	r1, sl
20004c9a:	40b5      	lsls	r5, r6
20004c9c:	4681      	mov	r9, r0
20004c9e:	4658      	mov	r0, fp
20004ca0:	f000 f9d8 	bl	20005054 <__aeabi_uidivmod>
20004ca4:	9c01      	ldr	r4, [sp, #4]
20004ca6:	9800      	ldr	r0, [sp, #0]
20004ca8:	fb04 f309 	mul.w	r3, r4, r9
20004cac:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20004cb0:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20004cb4:	455b      	cmp	r3, fp
20004cb6:	d905      	bls.n	20004cc4 <__udivdi3+0x1cc>
20004cb8:	eb1b 0b07 	adds.w	fp, fp, r7
20004cbc:	f109 39ff 	add.w	r9, r9, #4294967295
20004cc0:	f0c0 808e 	bcc.w	20004de0 <__udivdi3+0x2e8>
20004cc4:	ebc3 0b0b 	rsb	fp, r3, fp
20004cc8:	4651      	mov	r1, sl
20004cca:	4658      	mov	r0, fp
20004ccc:	f000 f894 	bl	20004df8 <__aeabi_uidiv>
20004cd0:	4651      	mov	r1, sl
20004cd2:	4604      	mov	r4, r0
20004cd4:	4658      	mov	r0, fp
20004cd6:	f000 f9bd 	bl	20005054 <__aeabi_uidivmod>
20004cda:	9801      	ldr	r0, [sp, #4]
20004cdc:	9a00      	ldr	r2, [sp, #0]
20004cde:	fb00 f304 	mul.w	r3, r0, r4
20004ce2:	fa1f fc82 	uxth.w	ip, r2
20004ce6:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20004cea:	4293      	cmp	r3, r2
20004cec:	d906      	bls.n	20004cfc <__udivdi3+0x204>
20004cee:	3c01      	subs	r4, #1
20004cf0:	19d2      	adds	r2, r2, r7
20004cf2:	d203      	bcs.n	20004cfc <__udivdi3+0x204>
20004cf4:	4293      	cmp	r3, r2
20004cf6:	d901      	bls.n	20004cfc <__udivdi3+0x204>
20004cf8:	19d2      	adds	r2, r2, r7
20004cfa:	3c01      	subs	r4, #1
20004cfc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20004d00:	b2a8      	uxth	r0, r5
20004d02:	1ad2      	subs	r2, r2, r3
20004d04:	0c2d      	lsrs	r5, r5, #16
20004d06:	fa1f fc84 	uxth.w	ip, r4
20004d0a:	0c23      	lsrs	r3, r4, #16
20004d0c:	fb00 f70c 	mul.w	r7, r0, ip
20004d10:	fb00 fe03 	mul.w	lr, r0, r3
20004d14:	fb05 e10c 	mla	r1, r5, ip, lr
20004d18:	fb05 f503 	mul.w	r5, r5, r3
20004d1c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20004d20:	458e      	cmp	lr, r1
20004d22:	bf88      	it	hi
20004d24:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20004d28:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20004d2c:	42aa      	cmp	r2, r5
20004d2e:	d310      	bcc.n	20004d52 <__udivdi3+0x25a>
20004d30:	b2bf      	uxth	r7, r7
20004d32:	fa08 f606 	lsl.w	r6, r8, r6
20004d36:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20004d3a:	bf14      	ite	ne
20004d3c:	f04f 0e00 	movne.w	lr, #0
20004d40:	f04f 0e01 	moveq.w	lr, #1
20004d44:	4296      	cmp	r6, r2
20004d46:	bf2c      	ite	cs
20004d48:	2600      	movcs	r6, #0
20004d4a:	f00e 0601 	andcc.w	r6, lr, #1
20004d4e:	2e00      	cmp	r6, #0
20004d50:	d087      	beq.n	20004c62 <__udivdi3+0x16a>
20004d52:	3c01      	subs	r4, #1
20004d54:	2600      	movs	r6, #0
20004d56:	e784      	b.n	20004c62 <__udivdi3+0x16a>
20004d58:	40b5      	lsls	r5, r6
20004d5a:	f1c6 0120 	rsb	r1, r6, #32
20004d5e:	fa24 f901 	lsr.w	r9, r4, r1
20004d62:	fa28 f201 	lsr.w	r2, r8, r1
20004d66:	0c2f      	lsrs	r7, r5, #16
20004d68:	40b4      	lsls	r4, r6
20004d6a:	4639      	mov	r1, r7
20004d6c:	4648      	mov	r0, r9
20004d6e:	4322      	orrs	r2, r4
20004d70:	9200      	str	r2, [sp, #0]
20004d72:	f000 f841 	bl	20004df8 <__aeabi_uidiv>
20004d76:	4639      	mov	r1, r7
20004d78:	fa1f fa85 	uxth.w	sl, r5
20004d7c:	4683      	mov	fp, r0
20004d7e:	4648      	mov	r0, r9
20004d80:	f000 f968 	bl	20005054 <__aeabi_uidivmod>
20004d84:	9b00      	ldr	r3, [sp, #0]
20004d86:	0c1a      	lsrs	r2, r3, #16
20004d88:	fb0a f30b 	mul.w	r3, sl, fp
20004d8c:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20004d90:	42a3      	cmp	r3, r4
20004d92:	d903      	bls.n	20004d9c <__udivdi3+0x2a4>
20004d94:	1964      	adds	r4, r4, r5
20004d96:	f10b 3bff 	add.w	fp, fp, #4294967295
20004d9a:	d327      	bcc.n	20004dec <__udivdi3+0x2f4>
20004d9c:	1ae4      	subs	r4, r4, r3
20004d9e:	4639      	mov	r1, r7
20004da0:	4620      	mov	r0, r4
20004da2:	f000 f829 	bl	20004df8 <__aeabi_uidiv>
20004da6:	4639      	mov	r1, r7
20004da8:	4681      	mov	r9, r0
20004daa:	4620      	mov	r0, r4
20004dac:	f000 f952 	bl	20005054 <__aeabi_uidivmod>
20004db0:	9800      	ldr	r0, [sp, #0]
20004db2:	fb0a f309 	mul.w	r3, sl, r9
20004db6:	fa1f fc80 	uxth.w	ip, r0
20004dba:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20004dbe:	42a3      	cmp	r3, r4
20004dc0:	d908      	bls.n	20004dd4 <__udivdi3+0x2dc>
20004dc2:	1964      	adds	r4, r4, r5
20004dc4:	f109 39ff 	add.w	r9, r9, #4294967295
20004dc8:	d204      	bcs.n	20004dd4 <__udivdi3+0x2dc>
20004dca:	42a3      	cmp	r3, r4
20004dcc:	bf84      	itt	hi
20004dce:	f109 39ff 	addhi.w	r9, r9, #4294967295
20004dd2:	1964      	addhi	r4, r4, r5
20004dd4:	fa08 f806 	lsl.w	r8, r8, r6
20004dd8:	1ae4      	subs	r4, r4, r3
20004dda:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20004dde:	e706      	b.n	20004bee <__udivdi3+0xf6>
20004de0:	455b      	cmp	r3, fp
20004de2:	bf84      	itt	hi
20004de4:	f109 39ff 	addhi.w	r9, r9, #4294967295
20004de8:	44bb      	addhi	fp, r7
20004dea:	e76b      	b.n	20004cc4 <__udivdi3+0x1cc>
20004dec:	42a3      	cmp	r3, r4
20004dee:	bf84      	itt	hi
20004df0:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20004df4:	1964      	addhi	r4, r4, r5
20004df6:	e7d1      	b.n	20004d9c <__udivdi3+0x2a4>

20004df8 <__aeabi_uidiv>:
20004df8:	1e4a      	subs	r2, r1, #1
20004dfa:	bf08      	it	eq
20004dfc:	4770      	bxeq	lr
20004dfe:	f0c0 8124 	bcc.w	2000504a <__aeabi_uidiv+0x252>
20004e02:	4288      	cmp	r0, r1
20004e04:	f240 8116 	bls.w	20005034 <__aeabi_uidiv+0x23c>
20004e08:	4211      	tst	r1, r2
20004e0a:	f000 8117 	beq.w	2000503c <__aeabi_uidiv+0x244>
20004e0e:	fab0 f380 	clz	r3, r0
20004e12:	fab1 f281 	clz	r2, r1
20004e16:	eba2 0303 	sub.w	r3, r2, r3
20004e1a:	f1c3 031f 	rsb	r3, r3, #31
20004e1e:	a204      	add	r2, pc, #16	; (adr r2, 20004e30 <__aeabi_uidiv+0x38>)
20004e20:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20004e24:	f04f 0200 	mov.w	r2, #0
20004e28:	469f      	mov	pc, r3
20004e2a:	bf00      	nop
20004e2c:	f3af 8000 	nop.w
20004e30:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20004e34:	bf00      	nop
20004e36:	eb42 0202 	adc.w	r2, r2, r2
20004e3a:	bf28      	it	cs
20004e3c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20004e40:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20004e44:	bf00      	nop
20004e46:	eb42 0202 	adc.w	r2, r2, r2
20004e4a:	bf28      	it	cs
20004e4c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20004e50:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20004e54:	bf00      	nop
20004e56:	eb42 0202 	adc.w	r2, r2, r2
20004e5a:	bf28      	it	cs
20004e5c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20004e60:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20004e64:	bf00      	nop
20004e66:	eb42 0202 	adc.w	r2, r2, r2
20004e6a:	bf28      	it	cs
20004e6c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20004e70:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20004e74:	bf00      	nop
20004e76:	eb42 0202 	adc.w	r2, r2, r2
20004e7a:	bf28      	it	cs
20004e7c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20004e80:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20004e84:	bf00      	nop
20004e86:	eb42 0202 	adc.w	r2, r2, r2
20004e8a:	bf28      	it	cs
20004e8c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20004e90:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20004e94:	bf00      	nop
20004e96:	eb42 0202 	adc.w	r2, r2, r2
20004e9a:	bf28      	it	cs
20004e9c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20004ea0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20004ea4:	bf00      	nop
20004ea6:	eb42 0202 	adc.w	r2, r2, r2
20004eaa:	bf28      	it	cs
20004eac:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20004eb0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20004eb4:	bf00      	nop
20004eb6:	eb42 0202 	adc.w	r2, r2, r2
20004eba:	bf28      	it	cs
20004ebc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20004ec0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20004ec4:	bf00      	nop
20004ec6:	eb42 0202 	adc.w	r2, r2, r2
20004eca:	bf28      	it	cs
20004ecc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20004ed0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20004ed4:	bf00      	nop
20004ed6:	eb42 0202 	adc.w	r2, r2, r2
20004eda:	bf28      	it	cs
20004edc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20004ee0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20004ee4:	bf00      	nop
20004ee6:	eb42 0202 	adc.w	r2, r2, r2
20004eea:	bf28      	it	cs
20004eec:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20004ef0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20004ef4:	bf00      	nop
20004ef6:	eb42 0202 	adc.w	r2, r2, r2
20004efa:	bf28      	it	cs
20004efc:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20004f00:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20004f04:	bf00      	nop
20004f06:	eb42 0202 	adc.w	r2, r2, r2
20004f0a:	bf28      	it	cs
20004f0c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20004f10:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20004f14:	bf00      	nop
20004f16:	eb42 0202 	adc.w	r2, r2, r2
20004f1a:	bf28      	it	cs
20004f1c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20004f20:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20004f24:	bf00      	nop
20004f26:	eb42 0202 	adc.w	r2, r2, r2
20004f2a:	bf28      	it	cs
20004f2c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20004f30:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20004f34:	bf00      	nop
20004f36:	eb42 0202 	adc.w	r2, r2, r2
20004f3a:	bf28      	it	cs
20004f3c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20004f40:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20004f44:	bf00      	nop
20004f46:	eb42 0202 	adc.w	r2, r2, r2
20004f4a:	bf28      	it	cs
20004f4c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20004f50:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20004f54:	bf00      	nop
20004f56:	eb42 0202 	adc.w	r2, r2, r2
20004f5a:	bf28      	it	cs
20004f5c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20004f60:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20004f64:	bf00      	nop
20004f66:	eb42 0202 	adc.w	r2, r2, r2
20004f6a:	bf28      	it	cs
20004f6c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20004f70:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20004f74:	bf00      	nop
20004f76:	eb42 0202 	adc.w	r2, r2, r2
20004f7a:	bf28      	it	cs
20004f7c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20004f80:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20004f84:	bf00      	nop
20004f86:	eb42 0202 	adc.w	r2, r2, r2
20004f8a:	bf28      	it	cs
20004f8c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20004f90:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20004f94:	bf00      	nop
20004f96:	eb42 0202 	adc.w	r2, r2, r2
20004f9a:	bf28      	it	cs
20004f9c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20004fa0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20004fa4:	bf00      	nop
20004fa6:	eb42 0202 	adc.w	r2, r2, r2
20004faa:	bf28      	it	cs
20004fac:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20004fb0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20004fb4:	bf00      	nop
20004fb6:	eb42 0202 	adc.w	r2, r2, r2
20004fba:	bf28      	it	cs
20004fbc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20004fc0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20004fc4:	bf00      	nop
20004fc6:	eb42 0202 	adc.w	r2, r2, r2
20004fca:	bf28      	it	cs
20004fcc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20004fd0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20004fd4:	bf00      	nop
20004fd6:	eb42 0202 	adc.w	r2, r2, r2
20004fda:	bf28      	it	cs
20004fdc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20004fe0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20004fe4:	bf00      	nop
20004fe6:	eb42 0202 	adc.w	r2, r2, r2
20004fea:	bf28      	it	cs
20004fec:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20004ff0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20004ff4:	bf00      	nop
20004ff6:	eb42 0202 	adc.w	r2, r2, r2
20004ffa:	bf28      	it	cs
20004ffc:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20005000:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20005004:	bf00      	nop
20005006:	eb42 0202 	adc.w	r2, r2, r2
2000500a:	bf28      	it	cs
2000500c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20005010:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20005014:	bf00      	nop
20005016:	eb42 0202 	adc.w	r2, r2, r2
2000501a:	bf28      	it	cs
2000501c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20005020:	ebb0 0f01 	cmp.w	r0, r1
20005024:	bf00      	nop
20005026:	eb42 0202 	adc.w	r2, r2, r2
2000502a:	bf28      	it	cs
2000502c:	eba0 0001 	subcs.w	r0, r0, r1
20005030:	4610      	mov	r0, r2
20005032:	4770      	bx	lr
20005034:	bf0c      	ite	eq
20005036:	2001      	moveq	r0, #1
20005038:	2000      	movne	r0, #0
2000503a:	4770      	bx	lr
2000503c:	fab1 f281 	clz	r2, r1
20005040:	f1c2 021f 	rsb	r2, r2, #31
20005044:	fa20 f002 	lsr.w	r0, r0, r2
20005048:	4770      	bx	lr
2000504a:	b108      	cbz	r0, 20005050 <__aeabi_uidiv+0x258>
2000504c:	f04f 30ff 	mov.w	r0, #4294967295
20005050:	f7ff bb9e 	b.w	20004790 <__aeabi_idiv0>

20005054 <__aeabi_uidivmod>:
20005054:	2900      	cmp	r1, #0
20005056:	d0f8      	beq.n	2000504a <__aeabi_uidiv+0x252>
20005058:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000505c:	f7ff fecc 	bl	20004df8 <__aeabi_uidiv>
20005060:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20005064:	fb02 f300 	mul.w	r3, r2, r0
20005068:	eba1 0103 	sub.w	r1, r1, r3
2000506c:	4770      	bx	lr
2000506e:	bf00      	nop

20005070 <ceil>:
20005070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20005074:	f3c1 540a 	ubfx	r4, r1, #20, #11
20005078:	f5a4 747e 	sub.w	r4, r4, #1016	; 0x3f8
2000507c:	4602      	mov	r2, r0
2000507e:	3c07      	subs	r4, #7
20005080:	460b      	mov	r3, r1
20005082:	2c13      	cmp	r4, #19
20005084:	4606      	mov	r6, r0
20005086:	460f      	mov	r7, r1
20005088:	460d      	mov	r5, r1
2000508a:	468a      	mov	sl, r1
2000508c:	4680      	mov	r8, r0
2000508e:	dc27      	bgt.n	200050e0 <ceil+0x70>
20005090:	2c00      	cmp	r4, #0
20005092:	db53      	blt.n	2000513c <ceil+0xcc>
20005094:	f64f 7cff 	movw	ip, #65535	; 0xffff
20005098:	f2c0 0c0f 	movt	ip, #15
2000509c:	fa4c f904 	asr.w	r9, ip, r4
200050a0:	ea09 0501 	and.w	r5, r9, r1
200050a4:	4305      	orrs	r5, r0
200050a6:	d017      	beq.n	200050d8 <ceil+0x68>
200050a8:	a337      	add	r3, pc, #220	; (adr r3, 20005188 <ceil+0x118>)
200050aa:	e9d3 2300 	ldrd	r2, r3, [r3]
200050ae:	f7fc f9a3 	bl	200013f8 <__adddf3>
200050b2:	2200      	movs	r2, #0
200050b4:	2300      	movs	r3, #0
200050b6:	f000 f8e9 	bl	2000528c <__aeabi_dcmpgt>
200050ba:	2800      	cmp	r0, #0
200050bc:	d04f      	beq.n	2000515e <ceil+0xee>
200050be:	2f00      	cmp	r7, #0
200050c0:	dd05      	ble.n	200050ce <ceil+0x5e>
200050c2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
200050c6:	fa53 f404 	asrs.w	r4, r3, r4
200050ca:	eb07 0a04 	add.w	sl, r7, r4
200050ce:	ea2a 0a09 	bic.w	sl, sl, r9
200050d2:	2500      	movs	r5, #0
200050d4:	4653      	mov	r3, sl
200050d6:	462a      	mov	r2, r5
200050d8:	4610      	mov	r0, r2
200050da:	4619      	mov	r1, r3
200050dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
200050e0:	2c33      	cmp	r4, #51	; 0x33
200050e2:	dd07      	ble.n	200050f4 <ceil+0x84>
200050e4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
200050e8:	d1f6      	bne.n	200050d8 <ceil+0x68>
200050ea:	f7fc f985 	bl	200013f8 <__adddf3>
200050ee:	4602      	mov	r2, r0
200050f0:	460b      	mov	r3, r1
200050f2:	e7f1      	b.n	200050d8 <ceil+0x68>
200050f4:	f04f 35ff 	mov.w	r5, #4294967295
200050f8:	f1a4 0c14 	sub.w	ip, r4, #20
200050fc:	fa25 f50c 	lsr.w	r5, r5, ip
20005100:	4205      	tst	r5, r0
20005102:	d0e9      	beq.n	200050d8 <ceil+0x68>
20005104:	a320      	add	r3, pc, #128	; (adr r3, 20005188 <ceil+0x118>)
20005106:	e9d3 2300 	ldrd	r2, r3, [r3]
2000510a:	f7fc f975 	bl	200013f8 <__adddf3>
2000510e:	2200      	movs	r2, #0
20005110:	2300      	movs	r3, #0
20005112:	f000 f8bb 	bl	2000528c <__aeabi_dcmpgt>
20005116:	b310      	cbz	r0, 2000515e <ceil+0xee>
20005118:	2f00      	cmp	r7, #0
2000511a:	dd0c      	ble.n	20005136 <ceil+0xc6>
2000511c:	2c14      	cmp	r4, #20
2000511e:	bf08      	it	eq
20005120:	f107 0a01 	addeq.w	sl, r7, #1
20005124:	d007      	beq.n	20005136 <ceil+0xc6>
20005126:	2301      	movs	r3, #1
20005128:	f1c4 0434 	rsb	r4, r4, #52	; 0x34
2000512c:	fa13 f404 	lsls.w	r4, r3, r4
20005130:	19a6      	adds	r6, r4, r6
20005132:	bf28      	it	cs
20005134:	449a      	addcs	sl, r3
20005136:	ea26 0505 	bic.w	r5, r6, r5
2000513a:	e00a      	b.n	20005152 <ceil+0xe2>
2000513c:	a312      	add	r3, pc, #72	; (adr r3, 20005188 <ceil+0x118>)
2000513e:	e9d3 2300 	ldrd	r2, r3, [r3]
20005142:	f7fc f959 	bl	200013f8 <__adddf3>
20005146:	2200      	movs	r2, #0
20005148:	2300      	movs	r3, #0
2000514a:	f000 f89f 	bl	2000528c <__aeabi_dcmpgt>
2000514e:	b948      	cbnz	r0, 20005164 <ceil+0xf4>
20005150:	4635      	mov	r5, r6
20005152:	4653      	mov	r3, sl
20005154:	462a      	mov	r2, r5
20005156:	4610      	mov	r0, r2
20005158:	4619      	mov	r1, r3
2000515a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
2000515e:	4635      	mov	r5, r6
20005160:	46ba      	mov	sl, r7
20005162:	e7f6      	b.n	20005152 <ceil+0xe2>
20005164:	2f00      	cmp	r7, #0
20005166:	db0a      	blt.n	2000517e <ceil+0x10e>
20005168:	ea56 0507 	orrs.w	r5, r6, r7
2000516c:	bf08      	it	eq
2000516e:	46aa      	moveq	sl, r5
20005170:	d0ef      	beq.n	20005152 <ceil+0xe2>
20005172:	f240 0a00 	movw	sl, #0
20005176:	2500      	movs	r5, #0
20005178:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
2000517c:	e7e9      	b.n	20005152 <ceil+0xe2>
2000517e:	2500      	movs	r5, #0
20005180:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
20005184:	e7e5      	b.n	20005152 <ceil+0xe2>
20005186:	bf00      	nop
20005188:	8800759c 	.word	0x8800759c
2000518c:	7e37e43c 	.word	0x7e37e43c

20005190 <__gedf2>:
20005190:	f04f 3cff 	mov.w	ip, #4294967295
20005194:	e006      	b.n	200051a4 <__cmpdf2+0x4>
20005196:	bf00      	nop

20005198 <__ledf2>:
20005198:	f04f 0c01 	mov.w	ip, #1
2000519c:	e002      	b.n	200051a4 <__cmpdf2+0x4>
2000519e:	bf00      	nop

200051a0 <__cmpdf2>:
200051a0:	f04f 0c01 	mov.w	ip, #1
200051a4:	f84d cd04 	str.w	ip, [sp, #-4]!
200051a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200051ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200051b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200051b4:	bf18      	it	ne
200051b6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
200051ba:	d01b      	beq.n	200051f4 <__cmpdf2+0x54>
200051bc:	b001      	add	sp, #4
200051be:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
200051c2:	bf0c      	ite	eq
200051c4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
200051c8:	ea91 0f03 	teqne	r1, r3
200051cc:	bf02      	ittt	eq
200051ce:	ea90 0f02 	teqeq	r0, r2
200051d2:	2000      	moveq	r0, #0
200051d4:	4770      	bxeq	lr
200051d6:	f110 0f00 	cmn.w	r0, #0
200051da:	ea91 0f03 	teq	r1, r3
200051de:	bf58      	it	pl
200051e0:	4299      	cmppl	r1, r3
200051e2:	bf08      	it	eq
200051e4:	4290      	cmpeq	r0, r2
200051e6:	bf2c      	ite	cs
200051e8:	17d8      	asrcs	r0, r3, #31
200051ea:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
200051ee:	f040 0001 	orr.w	r0, r0, #1
200051f2:	4770      	bx	lr
200051f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200051f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200051fc:	d102      	bne.n	20005204 <__cmpdf2+0x64>
200051fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20005202:	d107      	bne.n	20005214 <__cmpdf2+0x74>
20005204:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20005208:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000520c:	d1d6      	bne.n	200051bc <__cmpdf2+0x1c>
2000520e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20005212:	d0d3      	beq.n	200051bc <__cmpdf2+0x1c>
20005214:	f85d 0b04 	ldr.w	r0, [sp], #4
20005218:	4770      	bx	lr
2000521a:	bf00      	nop

2000521c <__aeabi_cdrcmple>:
2000521c:	4684      	mov	ip, r0
2000521e:	4610      	mov	r0, r2
20005220:	4662      	mov	r2, ip
20005222:	468c      	mov	ip, r1
20005224:	4619      	mov	r1, r3
20005226:	4663      	mov	r3, ip
20005228:	e000      	b.n	2000522c <__aeabi_cdcmpeq>
2000522a:	bf00      	nop

2000522c <__aeabi_cdcmpeq>:
2000522c:	b501      	push	{r0, lr}
2000522e:	f7ff ffb7 	bl	200051a0 <__cmpdf2>
20005232:	2800      	cmp	r0, #0
20005234:	bf48      	it	mi
20005236:	f110 0f00 	cmnmi.w	r0, #0
2000523a:	bd01      	pop	{r0, pc}

2000523c <__aeabi_dcmpeq>:
2000523c:	f84d ed08 	str.w	lr, [sp, #-8]!
20005240:	f7ff fff4 	bl	2000522c <__aeabi_cdcmpeq>
20005244:	bf0c      	ite	eq
20005246:	2001      	moveq	r0, #1
20005248:	2000      	movne	r0, #0
2000524a:	f85d fb08 	ldr.w	pc, [sp], #8
2000524e:	bf00      	nop

20005250 <__aeabi_dcmplt>:
20005250:	f84d ed08 	str.w	lr, [sp, #-8]!
20005254:	f7ff ffea 	bl	2000522c <__aeabi_cdcmpeq>
20005258:	bf34      	ite	cc
2000525a:	2001      	movcc	r0, #1
2000525c:	2000      	movcs	r0, #0
2000525e:	f85d fb08 	ldr.w	pc, [sp], #8
20005262:	bf00      	nop

20005264 <__aeabi_dcmple>:
20005264:	f84d ed08 	str.w	lr, [sp, #-8]!
20005268:	f7ff ffe0 	bl	2000522c <__aeabi_cdcmpeq>
2000526c:	bf94      	ite	ls
2000526e:	2001      	movls	r0, #1
20005270:	2000      	movhi	r0, #0
20005272:	f85d fb08 	ldr.w	pc, [sp], #8
20005276:	bf00      	nop

20005278 <__aeabi_dcmpge>:
20005278:	f84d ed08 	str.w	lr, [sp, #-8]!
2000527c:	f7ff ffce 	bl	2000521c <__aeabi_cdrcmple>
20005280:	bf94      	ite	ls
20005282:	2001      	movls	r0, #1
20005284:	2000      	movhi	r0, #0
20005286:	f85d fb08 	ldr.w	pc, [sp], #8
2000528a:	bf00      	nop

2000528c <__aeabi_dcmpgt>:
2000528c:	f84d ed08 	str.w	lr, [sp, #-8]!
20005290:	f7ff ffc4 	bl	2000521c <__aeabi_cdrcmple>
20005294:	bf34      	ite	cc
20005296:	2001      	movcc	r0, #1
20005298:	2000      	movcs	r0, #0
2000529a:	f85d fb08 	ldr.w	pc, [sp], #8
2000529e:	bf00      	nop
200052a0:	206d2749 	.word	0x206d2749
200052a4:	20746f6e 	.word	0x20746f6e
200052a8:	65727573 	.word	0x65727573
200052ac:	776f6820 	.word	0x776f6820
200052b0:	69687420 	.word	0x69687420
200052b4:	61682073 	.word	0x61682073
200052b8:	6e657070 	.word	0x6e657070
200052bc:	202c6465 	.word	0x202c6465
200052c0:	20747562 	.word	0x20747562
200052c4:	20756f79 	.word	0x20756f79
200052c8:	626f7270 	.word	0x626f7270
200052cc:	796c6261 	.word	0x796c6261
200052d0:	6f687320 	.word	0x6f687320
200052d4:	20646c75 	.word	0x20646c75
200052d8:	63656863 	.word	0x63656863
200052dc:	7469206b 	.word	0x7469206b
200052e0:	74756f20 	.word	0x74756f20
200052e4:	00000d2e 	.word	0x00000d2e
200052e8:	69206f4e 	.word	0x69206f4e
200052ec:	20616564 	.word	0x20616564
200052f0:	20776f68 	.word	0x20776f68
200052f4:	73696874 	.word	0x73696874
200052f8:	70616820 	.word	0x70616820
200052fc:	656e6570 	.word	0x656e6570
20005300:	69652064 	.word	0x69652064
20005304:	72656874 	.word	0x72656874
20005308:	6843202e 	.word	0x6843202e
2000530c:	206b6365 	.word	0x206b6365
20005310:	6f207469 	.word	0x6f207469
20005314:	0d2e7475 	.word	0x0d2e7475
20005318:	00000000 	.word	0x00000000
2000531c:	65636572 	.word	0x65636572
20005320:	64657669 	.word	0x64657669
20005324:	636e6920 	.word	0x636e6920
20005328:	6c706d6f 	.word	0x6c706d6f
2000532c:	20657465 	.word	0x20657465
20005330:	61746164 	.word	0x61746164
20005334:	7270202c 	.word	0x7270202c
20005338:	7365636f 	.word	0x7365636f
2000533c:	676e6973 	.word	0x676e6973
20005340:	796e6120 	.word	0x796e6120
20005344:	0d796177 	.word	0x0d796177
20005348:	00000000 	.word	0x00000000
2000534c:	702f2e2e 	.word	0x702f2e2e
20005350:	632e6d77 	.word	0x632e6d77
20005354:	00000000 	.word	0x00000000
20005358:	79747564 	.word	0x79747564
2000535c:	203d3e20 	.word	0x203d3e20
20005360:	26262030 	.word	0x26262030
20005364:	74756420 	.word	0x74756420
20005368:	3d3c2079 	.word	0x3d3c2079
2000536c:	30303120 	.word	0x30303120
20005370:	00000000 	.word	0x00000000

20005374 <__FUNCTION__.3000>:
20005374:	50746573 75444d57 654c7974 00007466     setPWMDutyLeft..

20005384 <__FUNCTION__.2991>:
20005384:	50746573 75444d57 69527974 00746867     setPWMDutyRight.
20005394:	70616548 646e6120 61747320 63206b63     Heap and stack c
200053a4:	696c6c6f 6e6f6973 0000000a              ollision....

200053b0 <C.18.2576>:
200053b0:	00000001 00000002 00000004 00000001     ................
200053c0:	7566202c 6974636e 203a6e6f 00000000     , function: ....
200053d0:	65737361 6f697472 2522206e 66202273     assertion "%s" f
200053e0:	656c6961 66203a64 20656c69 22732522     ailed: file "%s"
200053f0:	696c202c 2520656e 25732564 00000a73     , line %d%s%s...

20005400 <_global_impure_ptr>:
20005400:	20005504 00000043 0000000a              .U. C.......

2000540c <blanks.3515>:
2000540c:	20202020 20202020 20202020 20202020                     

2000541c <zeroes.3516>:
2000541c:	30303030 30303030 30303030 30303030     0000000000000000
2000542c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000543c:	00000000 33323130 37363534 62613938     ....0123456789ab
2000544c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

2000545c <__sf_fake_stdin>:
	...

2000547c <__sf_fake_stdout>:
	...

2000549c <__sf_fake_stderr>:
	...

200054bc <_init>:
200054bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200054be:	bf00      	nop
200054c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
200054c2:	bc08      	pop	{r3}
200054c4:	469e      	mov	lr, r3
200054c6:	4770      	bx	lr

200054c8 <_fini>:
200054c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200054ca:	bf00      	nop
200054cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
200054ce:	bc08      	pop	{r3}
200054d0:	469e      	mov	lr, r3
200054d2:	4770      	bx	lr

200054d4 <__frame_dummy_init_array_entry>:
200054d4:	0485 2000                                   ... 

200054d8 <__do_global_dtors_aux_fini_array_entry>:
200054d8:	0471 2000                                   q.. 
