LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY smac_rx_controller IS
	PORT ( clk: IN STD_LOGIC;
			 reset: IN STD_LOGIC;
			 
			 payload_address: OUT STD_LOGIC_VECTOR(8 DOWNTO 0);
			 payload_data: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			 payload_len: IN STD_LOGIC_VECTOR(8 DOWNTO 0);
			 
			 buffer_reset: OUT STD_LOGIC;
			 buffer_address: OUT STD_LOGIC_VECTOR(8 DOWNTO 0);
			 buffer_data: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			 buffer_wren: OUT STD_LOGIC;
			 buffer_len: OUT STD_LOGIC_VECTOR(8 DOWNTO 0);
			 buffer_send: OUT STD_LOGIC;
			 buffer_ready: IN STD_LOGIC;
			 
			 packet_type: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			 packet_src: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			 packet_dst: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			 packet_dur: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			 packet_seq: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			 packet_sleeptime: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			 
			 send: OUT STD_LOGIC;
			 ready: IN STD_LOGIC );
END smac_rx_controller;
