layout: true
class: typo, typo-selection

---

class: nord-dark, middle, center

Lecture 1a: å¯åˆ¶é€ æ€§è®¾è®¡ç®—æ³•
============================

.pull-left[

@luk036
-------

2023-09-06

] .pull-right[

![image](figs/dfm.svg)

]

---

è¯¾ç¨‹æ¦‚è¦
--------

-   ä»»è¯¾æ•™å¸ˆ: é™†ä¼Ÿæˆ, ğŸ“ª è”ç³»æ–¹å¼: <luk@fudan.edu.cn>, ğŸ“ åŠå…¬åœ°å€:
    å¾®ç”µå­æ¥¼ 383 å®¤. ğŸ“† åŠå…¬æ—¶é—´ F6-F8 æˆ–é¢„çº¦
-   Lecture: ğŸ“† W8-W10, ğŸ“Z2212
-   Lecture notes will be available at
    <https://luk036.github.io/algo4dfm/>

---

ğŸ‘“ æ•™å­¦ç›®çš„
----------

-   äº†è§£è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯å¯åˆ¶é€ æ€§è®¾è®¡çš„å‘å±•
-   æŒæ¡å¯åˆ¶é€ æ€§è®¾è®¡è‡ªåŠ¨åŒ–çš„ä¸€äº›å®ç”¨ç®—æ³•åŠå…¶åŸºæœ¬åŸç†
-   *å®ç¼ºå‹¿æ»¥* -- avoid "no-time-to-think" syndrome

---

æ•™å­¦å†…å®¹
--------

-   ç®€ä»‹ï¼šå¯åˆ¶é€ æ€§è®¾è®¡çš„å‘å±•æ¦‚å†µï¼Œå·¥è‰ºå‚æ•°å˜åŠ¨å¯¹èŠ¯ç‰‡æ€§èƒ½å½±å“çš„é—®é¢˜
-   åŸºæœ¬è½¯ä»¶å¼€å‘åŸç†ï¼Œç”µå­è®¾è®¡è‡ªåŠ¨åŒ–ï¼Œ
-   åŸºæœ¬ç®—æ³•åŸç†ï¼šç®—æ³•èŒƒå¼ã€ç®—æ³•å¤æ‚åº¦ï¼Œä¼˜åŒ–ç®—æ³•ç®€ä»‹
-   ç»Ÿè®¡ä¸ç©ºé—´ç›¸å…³æ€§æå–ï¼šå‚æ•°ä¸éå‚æ•°æ–¹æ³•
-   é²æ£’æ€§ç”µè·¯ä¼˜åŒ–ç®—æ³•ï¼Œä»¿å°„ç®—æœ¯ã€é²æ£’å‡ ä½•è§„åˆ’é—®é¢˜ã€‚
-   åŸºäºç»Ÿè®¡æ—¶åºåˆ†æçš„æ—¶é’Ÿåå·®å®‰æ’
-   äº¤æ›¿ç›¸ç§»æ©æ¨¡ç®€ä»‹ï¼Œç‰ˆå›¾ç›¸ä½åˆ†é…é—®é¢˜ï¼ŒHadlock ç®—æ³•
-   å…‰åˆ»é—®é¢˜ï¼ŒåŒ/å¤šå›¾æ¡ˆæŠ€æœ¯ï¼Œ
-   æ··åˆå…‰åˆ»æŠ€æœ¯
-   Redundant Via Insertion

---

ğŸ“š Reference books
-----------------

-   Michael Orshansky, Sani R. Nassif, and Duane Boning (2008) [Design
    for Manufacturability and Statistical Design: A Constructive
    Approach](https://rd.springer.com/book/10.1007/978-0-387-69011-7)
-   Artur Balasinski (2014) [Design for
    Manufacturability](https://rd.springer.com/book/10.1007/978-1-4614-1761-3)
-   Bei Yu and David Z. Pan (2016) [Design for Manufacturability with
    Advanced
    Lithography](https://rd.springer.com/book/10.1007/978-3-319-20385-0)
-   G. Ausiello et al.Â Complexity and Approximation: Combinatorial
    Optimization Problems and Their Approximability Properties,
    Springer-Verlag, 1999.
-   N. Sherwani, Algorithms for VLSI Physical Design Automation (3rd
    version), KAP, 2004.

---

è¯¾ç¨‹è€ƒæ ¸åŠæˆç»©è¯„å®š
------------------

| è€ƒæ ¸æŒ‡æ ‡  | æƒé‡ | è¯„å®šæ ‡å‡†           |
| --------- | ---- | ------------------ |
| å‡ºå‹¤      | 10%  | å¹³æ—¶ä¸Šè¯¾çš„å‚ä¸åº¦   |
| è¯¾å ‚è¡¨ç°  | 10%  | ä¸Šè¯¾æé—®å’Œé—®é¢˜å›ç­” |
| ä½œä¸š/å®éªŒ | 40%  | PPT è®²æ¼”           |
| è¯¾ç¨‹è®ºæ–‡  | 40%  | è®ºæ–‡é˜…è¯»æŠ¥å‘Š       |

---

ä»»è¯¾æ•™å¸ˆç®€ä»‹
------------

-   Working on "DfM" for over 10 years.
-   Working on large-scale software development for almost 20 years.
-   Working on algorithm design for over 20 years.

---

ğŸ“œ My Publications (DfM related) I
------------------------------------

-   Ye Zhang, Wai-Shing Luk et al.Â Network flow based cut redistribution
    and insertion for advanced 1D layout design, Proceedings of 2017
    Asia and South Pacific Design Automation Conference (ASP-DAC),
    (**awarded best paper nomination**)
-   Yunfeng Yang, Wai-Shing Luk et al.Â Layout Decomposition
    Co-optimization for Hybrid E-beam and Multiple Patterning
    Lithography, in Proceeding of the 20th Asia and South Pacific Design
    Automation Conference (2015)
-   Xingbao Zhou, Wai-Shing Luk, et. al.Â "Multi-Parameter Clock Skew
    Scheduling." Integration, the VLSI Journal (accepted).
-   Ye Zhang, Wai-Shing Luk et al.Â Layout Decomposition with Pairwise
    Coloring for Multiple Patterning Lithography, Proceedings of 2013
    International Conference on Computer Aided-Design (**awarded best
    paper nomination**)
-   é­æ™—ä¸€ï¼Œé™†ä¼Ÿæˆï¼Œä¸€ç§ç”¨äºåŒæˆåƒå…‰åˆ»ä¸­çš„ç‰ˆå›¾åˆ†è§£ç®—æ³•ï¼Œã€Šå¤æ—¦å­¦æŠ¥(è‡ªç„¶ç§‘å­¦ç‰ˆ)ã€‹ï¼Œ2013

---

ğŸ“œ My Publications (DfM related) II
-------------------------------------

-   Yanling Zhi, Wai-Shing Luk, Yi Wang, Changhao Yan, Xuan Zeng,
    Yield-Driven Clock Skew Scheduling for Arbitrary Distributions of
    Critical Path Delays, IEICE TRANSACTIONS on Fundamentals of
    Electronics, Communications and Computer Sciences, Vol. E95-A,
    No.12, pp.2172-2181, 2012.
-   æä½³å®ï¼Œé™†ä¼Ÿæˆï¼Œç‰‡å†…åå·®ç©ºé—´ç›¸å…³æ€§çš„éå‚æ•°åŒ–ä¼°è®¡æ–¹æ³•ï¼Œã€Šå¤æ—¦å­¦æŠ¥(è‡ªç„¶ç§‘å­¦ç‰ˆ)ã€‹
    Non-parametric Approach for Spatial Correlation Estimation of
    Intra-die Variation, 2012ï¼Œvol.Â 51, no 1, pp.Â 27-32
-   Wai-Shing Luk and Huiping Huang, Fast and Lossless Graph Division
    Method for Layout Decomposition Using SPQR-Tree, Proceedings of 2010
    International Conference on Computer Aided-Design, pp.Â 112-115, 2010

---

ğŸ“œ My Publications (DfM related) III
--------------------------------------

-   Qiang Fu, Wai-Shing Luk et al., Intra-die Spatial Correlation
    Extraction with Maximum Likelihood Estimation Method for Multiple
    Test Chips, IEICE TRANSACTIONS on Fundamentals of Electronics,
    Communications and Computer Sciences,
    Vol.E92-A,No.12,pp.-,Dec.Â 2009.
-   Qiang Fu, Wai-Shing Luk et al., Characterizing Intra-Die Spatial
    Correlation Using Spectral Density Fitting Method, IEICE
    TRANSACTIONS on Fundamentals of Electronics, Communications and
    Computer Sciences, Vol. 92-A(7): 1652-1659, 2009.
-   Yi Wang, Wai-Shing Luk, et al., Timing Yield Driven Clock Skew
    Scheduling Considering non-Gaussian Distributions of Critical Path
    Delays, Proceedings of the 45th Design Automation Conference, USA,
    pp.Â 223-226, 2008.
-   å®‹å®‡, åˆ˜å­¦æ¬£, é™†ä¼Ÿæˆ, å”ç’å±±, ä¸€ç§é²æ£’æ€§å‡ ä½•è§„åˆ’æ–°æ–¹æ³•è®¾è®¡ä¸¤çº§è¿æ”¾,
    å¾®ç”µå­å­¦ä¸è®¡ç®—æœº, 2008 å¹´ 25 å· 3 æœŸ, 175-181 é¡µ.

---

ğŸ“œ My Publications (DfM related) IV
-------------------------------------

-   æ–¹å›, é™†ä¼Ÿæˆ, èµµæ–‡åº†.
    å·¥è‰ºå‚æ•°å˜åŒ–ä¸‹çš„åŸºäºç»Ÿè®¡æ—¶åºåˆ†æçš„æ—¶é’Ÿåå·®å®‰æ’,
    è®¡ç®—æœºè¾…åŠ©è®¾è®¡ä¸å›¾å½¢å­¦æŠ¥ï¼Œç¬¬ 19 å·ï¼Œç¬¬ 9 æœŸï¼Œpp.1172\~1177ï¼Œ2007 å¹´
    9 æœˆ
-   FANG Jun, LUK Wai-Shing et al., True Worst-Case Clock Skew
    Estimation under Process Variations Using Affine Arithmetic, Chinese
    Journal of Electronics, vol.Â 16, no. 4, pages 631-636, 2007.
-   Xuexin Liu, Wai-Shing Luk et al., Robust Analog Circuit Sizing Using
    Ellipsoid Method and Affine Arithmetic, in Proceeding of the 12th
    Asia and South Pacific Design Automation Conference, pages
    203-208, 2007.
-   J. Fang, W.-S. Luk and W. Zhao. A Novel Statistical Clock Skew
    Estimation Method, in The Proceedings of 8th International
    Conference on Solid-state and Integrated Circuit Technology,
    pp.1928-1930, 2006.

---

class: nord-dark, middle, center

.pull-left[

Q & A ğŸ™‹ï¸
========

] .pull-right[

![image](figs/questions-and-answers.svg)

]
