Classic Timing Analyzer report for projetoSD
Fri Aug 19 00:04:50 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+--------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.014 ns   ; SinalB ; S  ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5AF256A7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+--------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To ;
+-------+-------------------+-----------------+--------+----+
; N/A   ; None              ; 12.014 ns       ; SinalB ; S  ;
; N/A   ; None              ; 11.909 ns       ; B[0]   ; S  ;
; N/A   ; None              ; 11.899 ns       ; A[0]   ; S  ;
; N/A   ; None              ; 11.571 ns       ; A[2]   ; S  ;
; N/A   ; None              ; 11.514 ns       ; SinalA ; S  ;
; N/A   ; None              ; 11.321 ns       ; B[2]   ; S  ;
; N/A   ; None              ; 11.080 ns       ; A[3]   ; S  ;
; N/A   ; None              ; 11.011 ns       ; A[1]   ; S  ;
; N/A   ; None              ; 10.216 ns       ; B[3]   ; S  ;
; N/A   ; None              ; 7.334 ns        ; B[1]   ; S  ;
+-------+-------------------+-----------------+--------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Aug 19 00:04:50 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only
Info: Longest tpd from source pin "SinalB" to destination pin "S" is 12.014 ns
    Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_T3; Fanout = 2; PIN Node = 'SinalB'
    Info: 2: + IC(5.853 ns) + CELL(0.184 ns) = 6.917 ns; Loc. = LCCOMB_X1_Y12_N8; Fanout = 1; COMB Node = 'inst22~6'
    Info: 3: + IC(0.300 ns) + CELL(0.539 ns) = 7.756 ns; Loc. = LCCOMB_X1_Y12_N2; Fanout = 1; COMB Node = 'inst22~3'
    Info: 4: + IC(0.295 ns) + CELL(0.183 ns) = 8.234 ns; Loc. = LCCOMB_X1_Y12_N6; Fanout = 1; COMB Node = 'inst22~5'
    Info: 5: + IC(0.845 ns) + CELL(2.935 ns) = 12.014 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'S'
    Info: Total cell delay = 4.721 ns ( 39.30 % )
    Info: Total interconnect delay = 7.293 ns ( 60.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Fri Aug 19 00:04:50 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


