;****************************************************************
;* Dies ist ein kleines Beispielprogramm, um zu demonstrieren,  *
;* wie man in Assembler eine Interrupt-Serviceroutine schreibt. *
;*  																											      *
;* Autor: Joerg Friedrich                                       *
;* Copyright: FHT Esslingen                                     *
;* Letzte Aenderung: 25.9.2005                                  *
;****************************************************************

; Exportierte Symbole
            XDEF main, rtiISR
            ; wir benutzen 'Entry' als externes Symbol. Damit koennen
            ; wir in der Linker-Kommando-Datei "(Monitor_linker.prm fuer
            ; das Board, Simulator_linker.prm fuer den Simulator) den
            ; Reset-Vektor auf diese Stelle lenken oder dieses kleine
            ; Programm von einem C/C++-Programm aus aufrufen.

; wir lesen die speziellen Register-Definitionen und Makros
; fuer unseren Prozessortyp ein. Sie liegen im Include-Verzeichnis
; der Entwicklungsumgebung.

         INCLUDE 'mc9s12dp256.inc'
; Based on CPU DB MC9S12DP256, version 2.87.292 (RegistersPrg V1.052)

; ###################################################################
;     Filename  : MC9S12DP256.h
;     Processor : MC9S12DP256BCPV
;     FileFormat: V1.052
;     DataSheet : 9S12DP256BDGV2/D V02.14
;     Compiler  : Metrowerks C compiler
;     Date/Time : 12.02.2004, 17:23
;     Abstract  :
;         This implements an IO devices mapping.
;
;     (c) Copyright UNIS, spol. s r.o. 1997-2003
;     UNIS, spol. s r.o.
;     Jundrovska 33
;     624 00 Brno
;     Czech Republic
;     http      : www.processorexpert.com
;     mail      : info@processorexpert.com
; ###################################################################

;*** Memory Map and Interrupt Vectors
;******************************************
RAMStart:           equ   $00001000
RAMEnd:             equ   $00003FFF
ROM_C000Start:      equ   $0000C000
ROM_C000End:        equ   $0000FF7F
ROM_4000Start:      equ   $00004000
ROM_4000End:        equ   $00007FFF
ROM_PAGE30Start:    equ   $00308000
ROM_PAGE30End:      equ   $0030BFFF
ROM_PAGE31Start:    equ   $00318000
ROM_PAGE31End:      equ   $0031BFFF
ROM_PAGE32Start:    equ   $00328000
ROM_PAGE32End:      equ   $0032BFFF
ROM_PAGE33Start:    equ   $00338000
ROM_PAGE33End:      equ   $0033BFFF
ROM_PAGE34Start:    equ   $00348000
ROM_PAGE34End:      equ   $0034BFFF
ROM_PAGE35Start:    equ   $00358000
ROM_PAGE35End:      equ   $0035BFFF
ROM_PAGE36Start:    equ   $00368000
ROM_PAGE36End:      equ   $0036BFFF
ROM_PAGE37Start:    equ   $00378000
ROM_PAGE37End:      equ   $0037BFFF
ROM_PAGE38Start:    equ   $00388000
ROM_PAGE38End:      equ   $0038BFFF
ROM_PAGE39Start:    equ   $00398000
ROM_PAGE39End:      equ   $0039BFFF
ROM_PAGE3AStart:    equ   $003A8000
ROM_PAGE3AEnd:      equ   $003ABFFF
ROM_PAGE3BStart:    equ   $003B8000
ROM_PAGE3BEnd:      equ   $003BBFFF
ROM_PAGE3CStart:    equ   $003C8000
ROM_PAGE3CEnd:      equ   $003CBFFF
ROM_PAGE3DStart:    equ   $003D8000
ROM_PAGE3DEnd:      equ   $003DBFFF
;
VReserved63:        equ   $0000FF80
VReserved62:        equ   $0000FF82
VReserved61:        equ   $0000FF84
VReserved60:        equ   $0000FF86
VReserved59:        equ   $0000FF88
VReserved58:        equ   $0000FF8A
Vpwmesdn:           equ   $0000FF8C
Vportp:             equ   $0000FF8E
Vcan4tx:            equ   $0000FF90
Vcan4rx:            equ   $0000FF92
Vcan4err:           equ   $0000FF94
Vcan4wkup:          equ   $0000FF96
Vcan3tx:            equ   $0000FF98
Vcan3rx:            equ   $0000FF9A
Vcan3err:           equ   $0000FF9C
Vcan3wkup:          equ   $0000FF9E
Vcan2tx:            equ   $0000FFA0
Vcan2rx:            equ   $0000FFA2
Vcan2err:           equ   $0000FFA4
Vcan2wkup:          equ   $0000FFA6
Vcan1tx:            equ   $0000FFA8
Vcan1rx:            equ   $0000FFAA
Vcan1err:           equ   $0000FFAC
Vcan1wkup:          equ   $0000FFAE
Vcan0tx:            equ   $0000FFB0
Vcan0rx:            equ   $0000FFB2
Vcan0err:           equ   $0000FFB4
Vcan0wkup:          equ   $0000FFB6
Vflash:             equ   $0000FFB8
Veeprom:            equ   $0000FFBA
Vspi2:              equ   $0000FFBC
Vspi1:              equ   $0000FFBE
Viic:               equ   $0000FFC0
Vbdlc:              equ   $0000FFC2
Vcrgscm:            equ   $0000FFC4
Vcrgplllck:         equ   $0000FFC6
Vtimpabovf:         equ   $0000FFC8
Vtimmdcu:           equ   $0000FFCA
Vporth:             equ   $0000FFCC
Vportj:             equ   $0000FFCE
Vatd1:              equ   $0000FFD0
Vatd0:              equ   $0000FFD2
Vsci1:              equ   $0000FFD4
Vsci0:              equ   $0000FFD6
Vspi0:              equ   $0000FFD8
Vtimpaie:           equ   $0000FFDA
Vtimpaaovf:         equ   $0000FFDC
Vtimovf:            equ   $0000FFDE
Vtimch7:            equ   $0000FFE0
Vtimch6:            equ   $0000FFE2
Vtimch5:            equ   $0000FFE4
Vtimch4:            equ   $0000FFE6
Vtimch3:            equ   $0000FFE8
Vtimch2:            equ   $0000FFEA
Vtimch1:            equ   $0000FFEC
Vtimch0:            equ   $0000FFEE
Vrti:               equ   $0000FFF0
Virq:               equ   $0000FFF2
Vxirq:              equ   $0000FFF4
Vswi:               equ   $0000FFF6
Vtrap:              equ   $0000FFF8
Vcop:               equ   $0000FFFA
Vclkmon:            equ   $0000FFFC
Vreset:             equ   $0000FFFE
;
;*** PORTAB - Port AB Register; 0x00000000 ***
PORTAB:             equ    $00000000                                ;*** PORTAB - Port AB Register; 0x00000000 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PORTAB_BIT0:        equ    0                                         ; Port B Bit 0, ADDR0, DATA0
PORTAB_BIT1:        equ    1                                         ; Port B Bit1, ADDR1, DATA1
PORTAB_BIT2:        equ    2                                         ; Port B Bit2, ADDR2, DATA2
PORTAB_BIT3:        equ    3                                         ; Port B Bit3, ADDR3, DATA3
PORTAB_BIT4:        equ    4                                         ; Port B Bit4, ADDR4, DATA4
PORTAB_BIT5:        equ    5                                         ; Port B Bit5, ADDR5, DATA5
PORTAB_BIT6:        equ    6                                         ; Port B Bit6, ADDR6, DATA6
PORTAB_BIT7:        equ    7                                         ; Port B Bit7, ADDR7, DATA7
PORTAB_BIT8:        equ    8                                         ; Port A Bit0, ADDR8, DATA8, DATA0
PORTAB_BIT9:        equ    9                                         ; Port A Bit1, ADDR9, DATA9 DATA1
PORTAB_BIT10:       equ    10                                        ; Port A Bit2, ADDR10, DATA10, DATA2
PORTAB_BIT11:       equ    11                                        ; Port A Bit3, ADDR11, DATA11, DATA3
PORTAB_BIT12:       equ    12                                        ; Port A Bit4, ADDR12, DATA12, DATA4
PORTAB_BIT13:       equ    13                                        ; Port A Bit5, ADDR13, DATA13, DATA5
PORTAB_BIT14:       equ    14                                        ; Port A Bit6, ADDR14, DATA14, DATA6
PORTAB_BIT15:       equ    15                                        ; Port A Bit7, ADDR15, DATA15, DATA7
; bit position masks
mPORTAB_BIT0:       equ    %00000001                                ; Port B Bit 0, ADDR0, DATA0
mPORTAB_BIT1:       equ    %00000010                                ; Port B Bit1, ADDR1, DATA1
mPORTAB_BIT2:       equ    %00000100                                ; Port B Bit2, ADDR2, DATA2
mPORTAB_BIT3:       equ    %00001000                                ; Port B Bit3, ADDR3, DATA3
mPORTAB_BIT4:       equ    %00010000                                ; Port B Bit4, ADDR4, DATA4
mPORTAB_BIT5:       equ    %00100000                                ; Port B Bit5, ADDR5, DATA5
mPORTAB_BIT6:       equ    %01000000                                ; Port B Bit6, ADDR6, DATA6
mPORTAB_BIT7:       equ    %10000000                                ; Port B Bit7, ADDR7, DATA7
mPORTAB_BIT8:       equ    %100000000                               ; Port A Bit0, ADDR8, DATA8, DATA0
mPORTAB_BIT9:       equ    %1000000000                              ; Port A Bit1, ADDR9, DATA9 DATA1
mPORTAB_BIT10:      equ    %10000000000                             ; Port A Bit2, ADDR10, DATA10, DATA2
mPORTAB_BIT11:      equ    %100000000000                            ; Port A Bit3, ADDR11, DATA11, DATA3
mPORTAB_BIT12:      equ    %1000000000000                           ; Port A Bit4, ADDR12, DATA12, DATA4
mPORTAB_BIT13:      equ    %10000000000000                          ; Port A Bit5, ADDR13, DATA13, DATA5
mPORTAB_BIT14:      equ    %100000000000000                         ; Port A Bit6, ADDR14, DATA14, DATA6
mPORTAB_BIT15:      equ    %1000000000000000                        ; Port A Bit7, ADDR15, DATA15, DATA7


;*** PORTA - Port A Register; 0x00000000 ***
PORTA:              equ    $00000000                                ;*** PORTA - Port A Register; 0x00000000 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PORTA_BIT0:         equ    0                                         ; Port A Bit0, ADDR8, DATA8, DATA0
PORTA_BIT1:         equ    1                                         ; Port A Bit1, ADDR9, DATA9 DATA1
PORTA_BIT2:         equ    2                                         ; Port A Bit2, ADDR10, DATA10, DATA2
PORTA_BIT3:         equ    3                                         ; Port A Bit3, ADDR11, DATA11, DATA3
PORTA_BIT4:         equ    4                                         ; Port A Bit4, ADDR12, DATA12, DATA4
PORTA_BIT5:         equ    5                                         ; Port A Bit5, ADDR13, DATA13, DATA5
PORTA_BIT6:         equ    6                                         ; Port A Bit6, ADDR14, DATA14, DATA6
PORTA_BIT7:         equ    7                                         ; Port A Bit7, ADDR15, DATA15, DATA7
; bit position masks
mPORTA_BIT0:        equ    %00000001                                ; Port A Bit0, ADDR8, DATA8, DATA0
mPORTA_BIT1:        equ    %00000010                                ; Port A Bit1, ADDR9, DATA9 DATA1
mPORTA_BIT2:        equ    %00000100                                ; Port A Bit2, ADDR10, DATA10, DATA2
mPORTA_BIT3:        equ    %00001000                                ; Port A Bit3, ADDR11, DATA11, DATA3
mPORTA_BIT4:        equ    %00010000                                ; Port A Bit4, ADDR12, DATA12, DATA4
mPORTA_BIT5:        equ    %00100000                                ; Port A Bit5, ADDR13, DATA13, DATA5
mPORTA_BIT6:        equ    %01000000                                ; Port A Bit6, ADDR14, DATA14, DATA6
mPORTA_BIT7:        equ    %10000000                                ; Port A Bit7, ADDR15, DATA15, DATA7


;*** PORTB - Port B Register; 0x00000001 ***
PORTB:              equ    $00000001                                ;*** PORTB - Port B Register; 0x00000001 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PORTB_BIT0:         equ    0                                         ; Port B Bit 0, ADDR0, DATA0
PORTB_BIT1:         equ    1                                         ; Port B Bit1, ADDR1, DATA1
PORTB_BIT2:         equ    2                                         ; Port B Bit2, ADDR2, DATA2
PORTB_BIT3:         equ    3                                         ; Port B Bit3, ADDR3, DATA3
PORTB_BIT4:         equ    4                                         ; Port B Bit4, ADDR4, DATA4
PORTB_BIT5:         equ    5                                         ; Port B Bit5, ADDR5, DATA5
PORTB_BIT6:         equ    6                                         ; Port B Bit6, ADDR6, DATA6
PORTB_BIT7:         equ    7                                         ; Port B Bit7, ADDR7, DATA7
; bit position masks
mPORTB_BIT0:        equ    %00000001                                ; Port B Bit 0, ADDR0, DATA0
mPORTB_BIT1:        equ    %00000010                                ; Port B Bit1, ADDR1, DATA1
mPORTB_BIT2:        equ    %00000100                                ; Port B Bit2, ADDR2, DATA2
mPORTB_BIT3:        equ    %00001000                                ; Port B Bit3, ADDR3, DATA3
mPORTB_BIT4:        equ    %00010000                                ; Port B Bit4, ADDR4, DATA4
mPORTB_BIT5:        equ    %00100000                                ; Port B Bit5, ADDR5, DATA5
mPORTB_BIT6:        equ    %01000000                                ; Port B Bit6, ADDR6, DATA6
mPORTB_BIT7:        equ    %10000000                                ; Port B Bit7, ADDR7, DATA7


;*** DDRAB - Port AB Data Direction Register; 0x00000002 ***
DDRAB:              equ    $00000002                                ;*** DDRAB - Port AB Data Direction Register; 0x00000002 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DDRAB_BIT0:         equ    0                                         ; Data Direction Port B Bit 0
DDRAB_BIT1:         equ    1                                         ; Data Direction Port B Bit 1
DDRAB_BIT2:         equ    2                                         ; Data Direction Port B Bit 2
DDRAB_BIT3:         equ    3                                         ; Data Direction Port B Bit 3
DDRAB_BIT4:         equ    4                                         ; Data Direction Port B Bit 4
DDRAB_BIT5:         equ    5                                         ; Data Direction Port B Bit 5
DDRAB_BIT6:         equ    6                                         ; Data Direction Port B Bit 6
DDRAB_BIT7:         equ    7                                         ; Data Direction Port B Bit 7
DDRAB_BIT8:         equ    8                                         ; Data Direction Port A Bit 8
DDRAB_BIT9:         equ    9                                         ; Data Direction Port A Bit 9
DDRAB_BIT10:        equ    10                                        ; Data Direction Port A Bit 10
DDRAB_BIT11:        equ    11                                        ; Data Direction Port A Bit 11
DDRAB_BIT12:        equ    12                                        ; Data Direction Port A Bit 12
DDRAB_BIT13:        equ    13                                        ; Data Direction Port A Bit 13
DDRAB_BIT14:        equ    14                                        ; Data Direction Port A Bit 14
DDRAB_BIT15:        equ    15                                        ; Data Direction Port A Bit 15
; bit position masks
mDDRAB_BIT0:        equ    %00000001                                ; Data Direction Port B Bit 0
mDDRAB_BIT1:        equ    %00000010                                ; Data Direction Port B Bit 1
mDDRAB_BIT2:        equ    %00000100                                ; Data Direction Port B Bit 2
mDDRAB_BIT3:        equ    %00001000                                ; Data Direction Port B Bit 3
mDDRAB_BIT4:        equ    %00010000                                ; Data Direction Port B Bit 4
mDDRAB_BIT5:        equ    %00100000                                ; Data Direction Port B Bit 5
mDDRAB_BIT6:        equ    %01000000                                ; Data Direction Port B Bit 6
mDDRAB_BIT7:        equ    %10000000                                ; Data Direction Port B Bit 7
mDDRAB_BIT8:        equ    %100000000                               ; Data Direction Port A Bit 8
mDDRAB_BIT9:        equ    %1000000000                              ; Data Direction Port A Bit 9
mDDRAB_BIT10:       equ    %10000000000                             ; Data Direction Port A Bit 10
mDDRAB_BIT11:       equ    %100000000000                            ; Data Direction Port A Bit 11
mDDRAB_BIT12:       equ    %1000000000000                           ; Data Direction Port A Bit 12
mDDRAB_BIT13:       equ    %10000000000000                          ; Data Direction Port A Bit 13
mDDRAB_BIT14:       equ    %100000000000000                         ; Data Direction Port A Bit 14
mDDRAB_BIT15:       equ    %1000000000000000                        ; Data Direction Port A Bit 15


;*** DDRA - Port A Data Direction Register; 0x00000002 ***
DDRA:               equ    $00000002                                ;*** DDRA - Port A Data Direction Register; 0x00000002 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DDRA_BIT0:          equ    0                                         ; Data Direction Port A Bit 0
DDRA_BIT1:          equ    1                                         ; Data Direction Port A Bit 1
DDRA_BIT2:          equ    2                                         ; Data Direction Port A Bit 2
DDRA_BIT3:          equ    3                                         ; Data Direction Port A Bit 3
DDRA_BIT4:          equ    4                                         ; Data Direction Port A Bit 4
DDRA_BIT5:          equ    5                                         ; Data Direction Port A Bit 5
DDRA_BIT6:          equ    6                                         ; Data Direction Port A Bit 6
DDRA_BIT7:          equ    7                                         ; Data Direction Port A Bit 7
; bit position masks
mDDRA_BIT0:         equ    %00000001                                ; Data Direction Port A Bit 0
mDDRA_BIT1:         equ    %00000010                                ; Data Direction Port A Bit 1
mDDRA_BIT2:         equ    %00000100                                ; Data Direction Port A Bit 2
mDDRA_BIT3:         equ    %00001000                                ; Data Direction Port A Bit 3
mDDRA_BIT4:         equ    %00010000                                ; Data Direction Port A Bit 4
mDDRA_BIT5:         equ    %00100000                                ; Data Direction Port A Bit 5
mDDRA_BIT6:         equ    %01000000                                ; Data Direction Port A Bit 6
mDDRA_BIT7:         equ    %10000000                                ; Data Direction Port A Bit 7


;*** DDRB - Port B Data Direction Register; 0x00000003 ***
DDRB:               equ    $00000003                                ;*** DDRB - Port B Data Direction Register; 0x00000003 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DDRB_BIT0:          equ    0                                         ; Data Direction Port B Bit 0
DDRB_BIT1:          equ    1                                         ; Data Direction Port B Bit 1
DDRB_BIT2:          equ    2                                         ; Data Direction Port B Bit 2
DDRB_BIT3:          equ    3                                         ; Data Direction Port B Bit 3
DDRB_BIT4:          equ    4                                         ; Data Direction Port B Bit 4
DDRB_BIT5:          equ    5                                         ; Data Direction Port B Bit 5
DDRB_BIT6:          equ    6                                         ; Data Direction Port B Bit 6
DDRB_BIT7:          equ    7                                         ; Data Direction Port B Bit 7
; bit position masks
mDDRB_BIT0:         equ    %00000001                                ; Data Direction Port B Bit 0
mDDRB_BIT1:         equ    %00000010                                ; Data Direction Port B Bit 1
mDDRB_BIT2:         equ    %00000100                                ; Data Direction Port B Bit 2
mDDRB_BIT3:         equ    %00001000                                ; Data Direction Port B Bit 3
mDDRB_BIT4:         equ    %00010000                                ; Data Direction Port B Bit 4
mDDRB_BIT5:         equ    %00100000                                ; Data Direction Port B Bit 5
mDDRB_BIT6:         equ    %01000000                                ; Data Direction Port B Bit 6
mDDRB_BIT7:         equ    %10000000                                ; Data Direction Port B Bit 7


;*** PORTE - Port E Register; 0x00000008 ***
PORTE:              equ    $00000008                                ;*** PORTE - Port E Register; 0x00000008 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PORTE_BIT0:         equ    0                                         ; Port E Bit 0, XIRQ
PORTE_BIT1:         equ    1                                         ; Port E Bit 1, IRQ
PORTE_BIT2:         equ    2                                         ; Port E Bit 2, R/W
PORTE_BIT3:         equ    3                                         ; Port E Bit 3, LSTRB, TAGLO
PORTE_BIT4:         equ    4                                         ; Port E Bit 4, ECLK
PORTE_BIT5:         equ    5                                         ; Port E Bit 5, MODA, IPIPE0, RCRTO
PORTE_BIT6:         equ    6                                         ; Port E Bit 6, MODB, IPIPE1, SCGTO
PORTE_BIT7:         equ    7                                         ; Port E Bit 7, XCLKS, NOACC
; bit position masks
mPORTE_BIT0:        equ    %00000001                                ; Port E Bit 0, XIRQ
mPORTE_BIT1:        equ    %00000010                                ; Port E Bit 1, IRQ
mPORTE_BIT2:        equ    %00000100                                ; Port E Bit 2, R/W
mPORTE_BIT3:        equ    %00001000                                ; Port E Bit 3, LSTRB, TAGLO
mPORTE_BIT4:        equ    %00010000                                ; Port E Bit 4, ECLK
mPORTE_BIT5:        equ    %00100000                                ; Port E Bit 5, MODA, IPIPE0, RCRTO
mPORTE_BIT6:        equ    %01000000                                ; Port E Bit 6, MODB, IPIPE1, SCGTO
mPORTE_BIT7:        equ    %10000000                                ; Port E Bit 7, XCLKS, NOACC


;*** DDRE - Port E Data Direction Register; 0x00000009 ***
DDRE:               equ    $00000009                                ;*** DDRE - Port E Data Direction Register; 0x00000009 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DDRE_BIT0:          equ    0                                         ; Data Direction Port A Bit 0
DDRE_BIT1:          equ    1                                         ; Data Direction Port A Bit 1
DDRE_BIT2:          equ    2                                         ; Data Direction Port A Bit 2
DDRE_BIT3:          equ    3                                         ; Data Direction Port A Bit 3
DDRE_BIT4:          equ    4                                         ; Data Direction Port A Bit 4
DDRE_BIT5:          equ    5                                         ; Data Direction Port A Bit 5
DDRE_BIT6:          equ    6                                         ; Data Direction Port A Bit 6
DDRE_BIT7:          equ    7                                         ; Data Direction Port A Bit 7
; bit position masks
mDDRE_BIT0:         equ    %00000001                                ; Data Direction Port A Bit 0
mDDRE_BIT1:         equ    %00000010                                ; Data Direction Port A Bit 1
mDDRE_BIT2:         equ    %00000100                                ; Data Direction Port A Bit 2
mDDRE_BIT3:         equ    %00001000                                ; Data Direction Port A Bit 3
mDDRE_BIT4:         equ    %00010000                                ; Data Direction Port A Bit 4
mDDRE_BIT5:         equ    %00100000                                ; Data Direction Port A Bit 5
mDDRE_BIT6:         equ    %01000000                                ; Data Direction Port A Bit 6
mDDRE_BIT7:         equ    %10000000                                ; Data Direction Port A Bit 7


;*** PEAR - Port E Assignment Register; 0x0000000A ***
PEAR:               equ    $0000000A                                ;*** PEAR - Port E Assignment Register; 0x0000000A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PEAR_RDWE:          equ    2                                         ; Read / Write Enable
PEAR_LSTRE:         equ    3                                         ; Low Strobe (LSTRB) Enable
PEAR_NECLK:         equ    4                                         ; No External E Clock
PEAR_PIPOE:         equ    5                                         ; Pipe Status Signal Output Enable
PEAR_NOACCE:        equ    7                                         ; CPU No Access Output Enable
; bit position masks
mPEAR_RDWE:         equ    %00000100                                ; Read / Write Enable
mPEAR_LSTRE:        equ    %00001000                                ; Low Strobe (LSTRB) Enable
mPEAR_NECLK:        equ    %00010000                                ; No External E Clock
mPEAR_PIPOE:        equ    %00100000                                ; Pipe Status Signal Output Enable
mPEAR_NOACCE:       equ    %10000000                                ; CPU No Access Output Enable


;*** MODE - Mode Register; 0x0000000B ***
MODE:               equ    $0000000B                                ;*** MODE - Mode Register; 0x0000000B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
MODE_EME:           equ    0                                         ; Emulate Port E
MODE_EMK:           equ    1                                         ; Emulate Port K
MODE_IVIS:          equ    3                                         ; Internal Visibility
MODE_MODA:          equ    5                                         ; Mode Select Bit A
MODE_MODB:          equ    6                                         ; Mode Select Bit B
MODE_MODC:          equ    7                                         ; Mode Select Bit C
; bit position masks
mMODE_EME:          equ    %00000001                                ; Emulate Port E
mMODE_EMK:          equ    %00000010                                ; Emulate Port K
mMODE_IVIS:         equ    %00001000                                ; Internal Visibility
mMODE_MODA:         equ    %00100000                                ; Mode Select Bit A
mMODE_MODB:         equ    %01000000                                ; Mode Select Bit B
mMODE_MODC:         equ    %10000000                                ; Mode Select Bit C


;*** PUCR - Pull-Up Control Register; 0x0000000C ***
PUCR:               equ    $0000000C                                ;*** PUCR - Pull-Up Control Register; 0x0000000C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PUCR_PUPAE:         equ    0                                         ; Pull-Up Port A Enable
PUCR_PUPBE:         equ    1                                         ; Pull-Up Port B Enable
PUCR_PUPEE:         equ    4                                         ; Pull-Up Port E Enable
PUCR_PUPKE:         equ    7                                         ; Pull-Up Port K Enable
; bit position masks
mPUCR_PUPAE:        equ    %00000001                                ; Pull-Up Port A Enable
mPUCR_PUPBE:        equ    %00000010                                ; Pull-Up Port B Enable
mPUCR_PUPEE:        equ    %00010000                                ; Pull-Up Port E Enable
mPUCR_PUPKE:        equ    %10000000                                ; Pull-Up Port K Enable


;*** RDRIV - Reduced Drive of I/O Lines; 0x0000000D ***
RDRIV:              equ    $0000000D                                ;*** RDRIV - Reduced Drive of I/O Lines; 0x0000000D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
RDRIV_RDPA:         equ    0                                         ; Reduced Drive of Port A
RDRIV_RDPB:         equ    1                                         ; Reduced Drive of Port B
RDRIV_RDPE:         equ    4                                         ; Reduced Drive of Port E
RDRIV_RDPK:         equ    7                                         ; Reduced Drive of Port K
; bit position masks
mRDRIV_RDPA:        equ    %00000001                                ; Reduced Drive of Port A
mRDRIV_RDPB:        equ    %00000010                                ; Reduced Drive of Port B
mRDRIV_RDPE:        equ    %00010000                                ; Reduced Drive of Port E
mRDRIV_RDPK:        equ    %10000000                                ; Reduced Drive of Port K


;*** EBICTL - External Bus Interface Control; 0x0000000E ***
EBICTL:             equ    $0000000E                                ;*** EBICTL - External Bus Interface Control; 0x0000000E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
EBICTL_ESTR:        equ    0                                         ; E Stretches
; bit position masks
mEBICTL_ESTR:       equ    %00000001                                ; E Stretches


;*** INITRM - Initialization of Internal RAM Position Register; 0x00000010 ***
INITRM:             equ    $00000010                                ;*** INITRM - Initialization of Internal RAM Position Register; 0x00000010 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
INITRM_RAMHAL:      equ    0                                         ; Internal RAM map alignment
INITRM_RAM11:       equ    3                                         ; Internal RAM map position Bit 11
INITRM_RAM12:       equ    4                                         ; Internal RAM map position Bit 12
INITRM_RAM13:       equ    5                                         ; Internal RAM map position Bit 13
INITRM_RAM14:       equ    6                                         ; Internal RAM map position Bit 14
INITRM_RAM15:       equ    7                                         ; Internal RAM map position Bit 15
; bit position masks
mINITRM_RAMHAL:     equ    %00000001                                ; Internal RAM map alignment
mINITRM_RAM11:      equ    %00001000                                ; Internal RAM map position Bit 11
mINITRM_RAM12:      equ    %00010000                                ; Internal RAM map position Bit 12
mINITRM_RAM13:      equ    %00100000                                ; Internal RAM map position Bit 13
mINITRM_RAM14:      equ    %01000000                                ; Internal RAM map position Bit 14
mINITRM_RAM15:      equ    %10000000                                ; Internal RAM map position Bit 15


;*** INITRG - Initialization of Internal Register Position Register; 0x00000011 ***
INITRG:             equ    $00000011                                ;*** INITRG - Initialization of Internal Register Position Register; 0x00000011 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
INITRG_REG11:       equ    3                                         ; Internal register map position REG11
INITRG_REG12:       equ    4                                         ; Internal register map position REG12
INITRG_REG13:       equ    5                                         ; Internal register map position REG13
INITRG_REG14:       equ    6                                         ; Internal register map position REG14
; bit position masks
mINITRG_REG11:      equ    %00001000                                ; Internal register map position REG11
mINITRG_REG12:      equ    %00010000                                ; Internal register map position REG12
mINITRG_REG13:      equ    %00100000                                ; Internal register map position REG13
mINITRG_REG14:      equ    %01000000                                ; Internal register map position REG14


;*** INITEE - Initialization of Internal EEPROM Position Register; 0x00000012 ***
INITEE:             equ    $00000012                                ;*** INITEE - Initialization of Internal EEPROM Position Register; 0x00000012 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
INITEE_EEON:        equ    0                                         ; Internal EEPROM On
INITEE_EE12:        equ    4                                         ; Internal EEPROM map position Bit 12
INITEE_EE13:        equ    5                                         ; Internal EEPROM map position Bit 13
INITEE_EE14:        equ    6                                         ; Internal EEPROM map position Bit 14
INITEE_EE15:        equ    7                                         ; Internal EEPROM map position Bit 15
; bit position masks
mINITEE_EEON:       equ    %00000001                                ; Internal EEPROM On
mINITEE_EE12:       equ    %00010000                                ; Internal EEPROM map position Bit 12
mINITEE_EE13:       equ    %00100000                                ; Internal EEPROM map position Bit 13
mINITEE_EE14:       equ    %01000000                                ; Internal EEPROM map position Bit 14
mINITEE_EE15:       equ    %10000000                                ; Internal EEPROM map position Bit 15


;*** MISC - Miscellaneous Mapping Control Register; 0x00000013 ***
MISC:               equ    $00000013                                ;*** MISC - Miscellaneous Mapping Control Register; 0x00000013 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
MISC_ROMON:         equ    0                                         ; Enable Flash EEPROM
MISC_ROMHM:         equ    1                                         ; Flash EEPROM only in second half of memory map
MISC_EXSTR0:        equ    2                                         ; External Access Stretch Bit 0
MISC_EXSTR1:        equ    3                                         ; External Access Stretch Bit 1
; bit position masks
mMISC_ROMON:        equ    %00000001                                ; Enable Flash EEPROM
mMISC_ROMHM:        equ    %00000010                                ; Flash EEPROM only in second half of memory map
mMISC_EXSTR0:       equ    %00000100                                ; External Access Stretch Bit 0
mMISC_EXSTR1:       equ    %00001000                                ; External Access Stretch Bit 1


;*** MTST0 - MTST0; 0x00000014 ***
MTST0:              equ    $00000014                                ;*** MTST0 - MTST0; 0x00000014 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
MTST0_BIT0:         equ    0                                         ; MTST0 Bit 0
MTST0_BIT1:         equ    1                                         ; MTST0 Bit 1
MTST0_BIT2:         equ    2                                         ; MTST0 Bit 2
MTST0_BIT3:         equ    3                                         ; MTST0 Bit 3
MTST0_BIT4:         equ    4                                         ; MTST0 Bit 4
MTST0_BIT5:         equ    5                                         ; MTST0 Bit 5
MTST0_BIT6:         equ    6                                         ; MTST0 Bit 6
MTST0_BIT7:         equ    7                                         ; MTST0 Bit 7
; bit position masks
mMTST0_BIT0:        equ    %00000001                                ; MTST0 Bit 0
mMTST0_BIT1:        equ    %00000010                                ; MTST0 Bit 1
mMTST0_BIT2:        equ    %00000100                                ; MTST0 Bit 2
mMTST0_BIT3:        equ    %00001000                                ; MTST0 Bit 3
mMTST0_BIT4:        equ    %00010000                                ; MTST0 Bit 4
mMTST0_BIT5:        equ    %00100000                                ; MTST0 Bit 5
mMTST0_BIT6:        equ    %01000000                                ; MTST0 Bit 6
mMTST0_BIT7:        equ    %10000000                                ; MTST0 Bit 7


;*** ITCR - Interrupt Test Control Register; 0x00000015 ***
ITCR:               equ    $00000015                                ;*** ITCR - Interrupt Test Control Register; 0x00000015 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ITCR_ADR0:          equ    0                                         ; Test register select Bit 0
ITCR_ADR1:          equ    1                                         ; Test register select Bit 1
ITCR_ADR2:          equ    2                                         ; Test register select Bit 2
ITCR_ADR3:          equ    3                                         ; Test register select Bit 3
ITCR_WRTINT:        equ    4                                         ; Write to the Interrupt Test Registers
; bit position masks
mITCR_ADR0:         equ    %00000001                                ; Test register select Bit 0
mITCR_ADR1:         equ    %00000010                                ; Test register select Bit 1
mITCR_ADR2:         equ    %00000100                                ; Test register select Bit 2
mITCR_ADR3:         equ    %00001000                                ; Test register select Bit 3
mITCR_WRTINT:       equ    %00010000                                ; Write to the Interrupt Test Registers


;*** ITEST - Interrupt Test Register; 0x00000016 ***
ITEST:              equ    $00000016                                ;*** ITEST - Interrupt Test Register; 0x00000016 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ITEST_INT0:         equ    0                                         ; Interrupt Test Register Bit 0
ITEST_INT2:         equ    1                                         ; Interrupt Test Register Bit 1
ITEST_INT4:         equ    2                                         ; Interrupt Test Register Bit 2
ITEST_INT6:         equ    3                                         ; Interrupt Test Register Bit 3
ITEST_INT8:         equ    4                                         ; Interrupt Test Register Bit 4
ITEST_INTA:         equ    5                                         ; Interrupt Test Register Bit 5
ITEST_INTC:         equ    6                                         ; Interrupt Test Register Bit 6
ITEST_INTE:         equ    7                                         ; Interrupt Test Register Bit 7
; bit position masks
mITEST_INT0:        equ    %00000001                                ; Interrupt Test Register Bit 0
mITEST_INT2:        equ    %00000010                                ; Interrupt Test Register Bit 1
mITEST_INT4:        equ    %00000100                                ; Interrupt Test Register Bit 2
mITEST_INT6:        equ    %00001000                                ; Interrupt Test Register Bit 3
mITEST_INT8:        equ    %00010000                                ; Interrupt Test Register Bit 4
mITEST_INTA:        equ    %00100000                                ; Interrupt Test Register Bit 5
mITEST_INTC:        equ    %01000000                                ; Interrupt Test Register Bit 6
mITEST_INTE:        equ    %10000000                                ; Interrupt Test Register Bit 7


;*** MTST1 - MTST1; 0x00000017 ***
MTST1:              equ    $00000017                                ;*** MTST1 - MTST1; 0x00000017 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
MTST1_BIT0:         equ    0                                         ; MTST1 Bit 0
MTST1_BIT1:         equ    1                                         ; MTST1 Bit 1
MTST1_BIT2:         equ    2                                         ; MTST1 Bit 2
MTST1_BIT3:         equ    3                                         ; MTST1 Bit 3
MTST1_BIT4:         equ    4                                         ; MTST1 Bit 4
MTST1_BIT5:         equ    5                                         ; MTST1 Bit 5
MTST1_BIT6:         equ    6                                         ; MTST1 Bit 6
MTST1_BIT7:         equ    7                                         ; MTST1 Bit 7
; bit position masks
mMTST1_BIT0:        equ    %00000001                                ; MTST1 Bit 0
mMTST1_BIT1:        equ    %00000010                                ; MTST1 Bit 1
mMTST1_BIT2:        equ    %00000100                                ; MTST1 Bit 2
mMTST1_BIT3:        equ    %00001000                                ; MTST1 Bit 3
mMTST1_BIT4:        equ    %00010000                                ; MTST1 Bit 4
mMTST1_BIT5:        equ    %00100000                                ; MTST1 Bit 5
mMTST1_BIT6:        equ    %01000000                                ; MTST1 Bit 6
mMTST1_BIT7:        equ    %10000000                                ; MTST1 Bit 7


;*** PARTIDH - Part ID Register High; 0x0000001A ***
PARTIDH:            equ    $0000001A                                ;*** PARTIDH - Part ID Register High; 0x0000001A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PARTIDH_ID15:       equ    0                                         ; Part ID Register Bit 15
PARTIDH_ID14:       equ    1                                         ; Part ID Register Bit 14
PARTIDH_ID13:       equ    2                                         ; Part ID Register Bit 13
PARTIDH_ID12:       equ    3                                         ; Part ID Register Bit 12
PARTIDH_ID11:       equ    4                                         ; Part ID Register Bit 11
PARTIDH_ID10:       equ    5                                         ; Part ID Register Bit 10
PARTIDH_ID9:        equ    6                                         ; Part ID Register Bit 9
PARTIDH_ID8:        equ    7                                         ; Part ID Register Bit 8
; bit position masks
mPARTIDH_ID15:      equ    %00000001                                ; Part ID Register Bit 15
mPARTIDH_ID14:      equ    %00000010                                ; Part ID Register Bit 14
mPARTIDH_ID13:      equ    %00000100                                ; Part ID Register Bit 13
mPARTIDH_ID12:      equ    %00001000                                ; Part ID Register Bit 12
mPARTIDH_ID11:      equ    %00010000                                ; Part ID Register Bit 11
mPARTIDH_ID10:      equ    %00100000                                ; Part ID Register Bit 10
mPARTIDH_ID9:       equ    %01000000                                ; Part ID Register Bit 9
mPARTIDH_ID8:       equ    %10000000                                ; Part ID Register Bit 8


;*** PARTIDL - Part ID Register Low; 0x0000001B ***
PARTIDL:            equ    $0000001B                                ;*** PARTIDL - Part ID Register Low; 0x0000001B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PARTIDL_ID0:        equ    0                                         ; Part ID Register Bit 0
PARTIDL_ID1:        equ    1                                         ; Part ID Register Bit 1
PARTIDL_ID2:        equ    2                                         ; Part ID Register Bit 2
PARTIDL_ID3:        equ    3                                         ; Part ID Register Bit 3
PARTIDL_ID4:        equ    4                                         ; Part ID Register Bit 4
PARTIDL_ID5:        equ    5                                         ; Part ID Register Bit 5
PARTIDL_ID6:        equ    6                                         ; Part ID Register Bit 6
PARTIDL_ID7:        equ    7                                         ; Part ID Register Bit 7
; bit position masks
mPARTIDL_ID0:       equ    %00000001                                ; Part ID Register Bit 0
mPARTIDL_ID1:       equ    %00000010                                ; Part ID Register Bit 1
mPARTIDL_ID2:       equ    %00000100                                ; Part ID Register Bit 2
mPARTIDL_ID3:       equ    %00001000                                ; Part ID Register Bit 3
mPARTIDL_ID4:       equ    %00010000                                ; Part ID Register Bit 4
mPARTIDL_ID5:       equ    %00100000                                ; Part ID Register Bit 5
mPARTIDL_ID6:       equ    %01000000                                ; Part ID Register Bit 6
mPARTIDL_ID7:       equ    %10000000                                ; Part ID Register Bit 7


;*** MEMSIZ0 - Memory Size Register Zero; 0x0000001C ***
MEMSIZ0:            equ    $0000001C                                ;*** MEMSIZ0 - Memory Size Register Zero; 0x0000001C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
MEMSIZ0_ram_sw0:    equ    0                                         ; Allocated RAM Memory Space Bit 0
MEMSIZ0_ram_sw1:    equ    1                                         ; Allocated RAM Memory Space Bit 1
MEMSIZ0_ram_sw2:    equ    2                                         ; Allocated RAM Memory Space Bit 2
MEMSIZ0_eep_sw0:    equ    4                                         ; Allocated EEPROM Memory Space Bit 0
MEMSIZ0_eep_sw1:    equ    5                                         ; Allocated EEPROM Memory Space Bit 1
MEMSIZ0_reg_sw0:    equ    7                                         ; Allocated System Register Space
; bit position masks
mMEMSIZ0_ram_sw0:   equ    %00000001                                ; Allocated RAM Memory Space Bit 0
mMEMSIZ0_ram_sw1:   equ    %00000010                                ; Allocated RAM Memory Space Bit 1
mMEMSIZ0_ram_sw2:   equ    %00000100                                ; Allocated RAM Memory Space Bit 2
mMEMSIZ0_eep_sw0:   equ    %00010000                                ; Allocated EEPROM Memory Space Bit 0
mMEMSIZ0_eep_sw1:   equ    %00100000                                ; Allocated EEPROM Memory Space Bit 1
mMEMSIZ0_reg_sw0:   equ    %10000000                                ; Allocated System Register Space


;*** MEMSIZ1 - Memory Size Register One; 0x0000001D ***
MEMSIZ1:            equ    $0000001D                                ;*** MEMSIZ1 - Memory Size Register One; 0x0000001D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
MEMSIZ1_pag_sw0:    equ    0                                         ; Allocated Off-Chip Memory Options Bit 0
MEMSIZ1_pag_sw1:    equ    1                                         ; Allocated Off-Chip Memory Options Bit 1
MEMSIZ1_rom_sw0:    equ    6                                         ; Allocated Flash EEPROM/ROM Physical Memory Space Bit 0
MEMSIZ1_rom_sw1:    equ    7                                         ; Allocated Flash EEPROM/ROM Physical Memory Space Bit 1
; bit position masks
mMEMSIZ1_pag_sw0:   equ    %00000001                                ; Allocated Off-Chip Memory Options Bit 0
mMEMSIZ1_pag_sw1:   equ    %00000010                                ; Allocated Off-Chip Memory Options Bit 1
mMEMSIZ1_rom_sw0:   equ    %01000000                                ; Allocated Flash EEPROM/ROM Physical Memory Space Bit 0
mMEMSIZ1_rom_sw1:   equ    %10000000                                ; Allocated Flash EEPROM/ROM Physical Memory Space Bit 1


;*** INTCR - Interrupt Control Register; 0x0000001E ***
INTCR:              equ    $0000001E                                ;*** INTCR - Interrupt Control Register; 0x0000001E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
INTCR_IRQEN:        equ    6                                         ; External IRQ Enable
INTCR_IRQE:         equ    7                                         ; IRQ Select Edge Sensitive Only
; bit position masks
mINTCR_IRQEN:       equ    %01000000                                ; External IRQ Enable
mINTCR_IRQE:        equ    %10000000                                ; IRQ Select Edge Sensitive Only


;*** HPRIO - Highest Priority I Interrupt; 0x0000001F ***
HPRIO:              equ    $0000001F                                ;*** HPRIO - Highest Priority I Interrupt; 0x0000001F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
HPRIO_PSEL1:        equ    1                                         ; Highest Priority I Interrupt Bit 1
HPRIO_PSEL2:        equ    2                                         ; Highest Priority I Interrupt Bit 2
HPRIO_PSEL3:        equ    3                                         ; Highest Priority I Interrupt Bit 3
HPRIO_PSEL4:        equ    4                                         ; Highest Priority I Interrupt Bit 4
HPRIO_PSEL5:        equ    5                                         ; Highest Priority I Interrupt Bit 5
HPRIO_PSEL6:        equ    6                                         ; Highest Priority I Interrupt Bit 6
HPRIO_PSEL7:        equ    7                                         ; Highest Priority I Interrupt Bit 7
; bit position masks
mHPRIO_PSEL1:       equ    %00000010                                ; Highest Priority I Interrupt Bit 1
mHPRIO_PSEL2:       equ    %00000100                                ; Highest Priority I Interrupt Bit 2
mHPRIO_PSEL3:       equ    %00001000                                ; Highest Priority I Interrupt Bit 3
mHPRIO_PSEL4:       equ    %00010000                                ; Highest Priority I Interrupt Bit 4
mHPRIO_PSEL5:       equ    %00100000                                ; Highest Priority I Interrupt Bit 5
mHPRIO_PSEL6:       equ    %01000000                                ; Highest Priority I Interrupt Bit 6
mHPRIO_PSEL7:       equ    %10000000                                ; Highest Priority I Interrupt Bit 7


;*** BKPCT0 - Breakpoint Control Register 0; 0x00000028 ***
BKPCT0:             equ    $00000028                                ;*** BKPCT0 - Breakpoint Control Register 0; 0x00000028 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
BKPCT0_BKTAG:       equ    4                                         ; Breakpoint on Tag
BKPCT0_BKBDM:       equ    5                                         ; Breakpoint Background Debug Mode Enable
BKPCT0_BKFULL:      equ    6                                         ; Full Breakpoint Mode Enable
BKPCT0_BKEN:        equ    7                                         ; Breakpoint Enable
; bit position masks
mBKPCT0_BKTAG:      equ    %00010000                                ; Breakpoint on Tag
mBKPCT0_BKBDM:      equ    %00100000                                ; Breakpoint Background Debug Mode Enable
mBKPCT0_BKFULL:     equ    %01000000                                ; Full Breakpoint Mode Enable
mBKPCT0_BKEN:       equ    %10000000                                ; Breakpoint Enable


;*** BKPCT1 - Breakpoint Control Register 1; 0x00000029 ***
BKPCT1:             equ    $00000029                                ;*** BKPCT1 - Breakpoint Control Register 1; 0x00000029 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
BKPCT1_BK1RW:       equ    0                                         ; R/W Compare Value 1
BKPCT1_BK1RWE:      equ    1                                         ; R/W Compare Enable 1
BKPCT1_BK0RW:       equ    2                                         ; R/W Compare Value 0
BKPCT1_BK0RWE:      equ    3                                         ; R/W Compare Enable 0
BKPCT1_BK1MBL:      equ    4                                         ; Breakpoint Mask Low Byte for Second Address
BKPCT1_BK1MBH:      equ    5                                         ; Breakpoint Mask High Byte for Second Address
BKPCT1_BK0MBL:      equ    6                                         ; Breakpoint Mask Low Byte for First Address
BKPCT1_BK0MBH:      equ    7                                         ; Breakpoint Mask High Byte for First Address
; bit position masks
mBKPCT1_BK1RW:      equ    %00000001                                ; R/W Compare Value 1
mBKPCT1_BK1RWE:     equ    %00000010                                ; R/W Compare Enable 1
mBKPCT1_BK0RW:      equ    %00000100                                ; R/W Compare Value 0
mBKPCT1_BK0RWE:     equ    %00001000                                ; R/W Compare Enable 0
mBKPCT1_BK1MBL:     equ    %00010000                                ; Breakpoint Mask Low Byte for Second Address
mBKPCT1_BK1MBH:     equ    %00100000                                ; Breakpoint Mask High Byte for Second Address
mBKPCT1_BK0MBL:     equ    %01000000                                ; Breakpoint Mask Low Byte for First Address
mBKPCT1_BK0MBH:     equ    %10000000                                ; Breakpoint Mask High Byte for First Address


;*** BKP0X - First Address Memory Expansion Breakpoint Register; 0x0000002A ***
BKP0X:              equ    $0000002A                                ;*** BKP0X - First Address Memory Expansion Breakpoint Register; 0x0000002A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
BKP0X_BK0V0:        equ    0                                         ; First Address Breakpoint Expansion Address Value Bit 0
BKP0X_BK0V1:        equ    1                                         ; First Address Breakpoint Expansion Address Value Bit 1
BKP0X_BK0V2:        equ    2                                         ; First Address Breakpoint Expansion Address Value Bit 2
BKP0X_BK0V3:        equ    3                                         ; First Address Breakpoint Expansion Address Value Bit 3
BKP0X_BK0V4:        equ    4                                         ; First Address Breakpoint Expansion Address Value Bit 4
BKP0X_BK0V5:        equ    5                                         ; First Address Breakpoint Expansion Address Value Bit 5
; bit position masks
mBKP0X_BK0V0:       equ    %00000001                                ; First Address Breakpoint Expansion Address Value Bit 0
mBKP0X_BK0V1:       equ    %00000010                                ; First Address Breakpoint Expansion Address Value Bit 1
mBKP0X_BK0V2:       equ    %00000100                                ; First Address Breakpoint Expansion Address Value Bit 2
mBKP0X_BK0V3:       equ    %00001000                                ; First Address Breakpoint Expansion Address Value Bit 3
mBKP0X_BK0V4:       equ    %00010000                                ; First Address Breakpoint Expansion Address Value Bit 4
mBKP0X_BK0V5:       equ    %00100000                                ; First Address Breakpoint Expansion Address Value Bit 5


;*** BKP0H - First Address High Byte Breakpoint Register; 0x0000002B ***
BKP0H:              equ    $0000002B                                ;*** BKP0H - First Address High Byte Breakpoint Register; 0x0000002B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
BKP0H_BIT8:         equ    0                                         ; First Address Breakpoint Register Bit 8
BKP0H_BIT9:         equ    1                                         ; First Address Breakpoint Register Bit 9
BKP0H_BIT10:        equ    2                                         ; First Address Breakpoint Register Bit 10
BKP0H_BIT11:        equ    3                                         ; First Address Breakpoint Register Bit 11
BKP0H_BIT12:        equ    4                                         ; First Address Breakpoint Register Bit 12
BKP0H_BIT13:        equ    5                                         ; First Address Breakpoint Register Bit 13
BKP0H_BIT14:        equ    6                                         ; First Address Breakpoint Register Bit 14
BKP0H_BIT15:        equ    7                                         ; First Address Breakpoint Register Bit 15
; bit position masks
mBKP0H_BIT8:        equ    %00000001                                ; First Address Breakpoint Register Bit 8
mBKP0H_BIT9:        equ    %00000010                                ; First Address Breakpoint Register Bit 9
mBKP0H_BIT10:       equ    %00000100                                ; First Address Breakpoint Register Bit 10
mBKP0H_BIT11:       equ    %00001000                                ; First Address Breakpoint Register Bit 11
mBKP0H_BIT12:       equ    %00010000                                ; First Address Breakpoint Register Bit 12
mBKP0H_BIT13:       equ    %00100000                                ; First Address Breakpoint Register Bit 13
mBKP0H_BIT14:       equ    %01000000                                ; First Address Breakpoint Register Bit 14
mBKP0H_BIT15:       equ    %10000000                                ; First Address Breakpoint Register Bit 15


;*** BKP0L - First Address Low Byte Breakpoint Register; 0x0000002C ***
BKP0L:              equ    $0000002C                                ;*** BKP0L - First Address Low Byte Breakpoint Register; 0x0000002C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
BKP0L_BIT0:         equ    0                                         ; First Address Breakpoint Register Bit 0
BKP0L_BIT1:         equ    1                                         ; First Address Breakpoint Register Bit 1
BKP0L_BIT2:         equ    2                                         ; First Address Breakpoint Register Bit 2
BKP0L_BIT3:         equ    3                                         ; First Address Breakpoint Register Bit 3
BKP0L_BIT4:         equ    4                                         ; First Address Breakpoint Register Bit 4
BKP0L_BIT5:         equ    5                                         ; First Address Breakpoint Register Bit 5
BKP0L_BIT6:         equ    6                                         ; First Address Breakpoint Register Bit 6
BKP0L_BIT7:         equ    7                                         ; First Address Breakpoint Register Bit 7
; bit position masks
mBKP0L_BIT0:        equ    %00000001                                ; First Address Breakpoint Register Bit 0
mBKP0L_BIT1:        equ    %00000010                                ; First Address Breakpoint Register Bit 1
mBKP0L_BIT2:        equ    %00000100                                ; First Address Breakpoint Register Bit 2
mBKP0L_BIT3:        equ    %00001000                                ; First Address Breakpoint Register Bit 3
mBKP0L_BIT4:        equ    %00010000                                ; First Address Breakpoint Register Bit 4
mBKP0L_BIT5:        equ    %00100000                                ; First Address Breakpoint Register Bit 5
mBKP0L_BIT6:        equ    %01000000                                ; First Address Breakpoint Register Bit 6
mBKP0L_BIT7:        equ    %10000000                                ; First Address Breakpoint Register Bit 7


;*** BKP1X - Second Address Memory Expansion Breakpoint Register; 0x0000002D ***
BKP1X:              equ    $0000002D                                ;*** BKP1X - Second Address Memory Expansion Breakpoint Register; 0x0000002D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
BKP1X_BK1V0:        equ    0                                         ; Second Address Breakpoint Expansion Address Value Bit 0
BKP1X_BK1V1:        equ    1                                         ; Second Address Breakpoint Expansion Address Value Bit 1
BKP1X_BK1V2:        equ    2                                         ; Second Address Breakpoint Expansion Address Value Bit 2
BKP1X_BK1V3:        equ    3                                         ; Second Address Breakpoint Expansion Address Value Bit 3
BKP1X_BK1V4:        equ    4                                         ; Second Address Breakpoint Expansion Address Value Bit 4
BKP1X_BK1V5:        equ    5                                         ; Second Address Breakpoint Expansion Address Value Bit 5
; bit position masks
mBKP1X_BK1V0:       equ    %00000001                                ; Second Address Breakpoint Expansion Address Value Bit 0
mBKP1X_BK1V1:       equ    %00000010                                ; Second Address Breakpoint Expansion Address Value Bit 1
mBKP1X_BK1V2:       equ    %00000100                                ; Second Address Breakpoint Expansion Address Value Bit 2
mBKP1X_BK1V3:       equ    %00001000                                ; Second Address Breakpoint Expansion Address Value Bit 3
mBKP1X_BK1V4:       equ    %00010000                                ; Second Address Breakpoint Expansion Address Value Bit 4
mBKP1X_BK1V5:       equ    %00100000                                ; Second Address Breakpoint Expansion Address Value Bit 5


;*** BKP1H - Data (Second Address) High Byte Breakpoint Register; 0x0000002E ***
BKP1H:              equ    $0000002E                                ;*** BKP1H - Data (Second Address) High Byte Breakpoint Register; 0x0000002E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
BKP1H_BIT8:         equ    0                                         ; Data (Second Address) Breakpoint Register Bit 8
BKP1H_BIT9:         equ    1                                         ; Data (Second Address) Breakpoint Register Bit 9
BKP1H_BIT10:        equ    2                                         ; Data (Second Address) Breakpoint Register Bit 10
BKP1H_BIT11:        equ    3                                         ; Data (Second Address) Breakpoint Register Bit 11
BKP1H_BIT12:        equ    4                                         ; Data (Second Address) Breakpoint Register Bit 12
BKP1H_BIT13:        equ    5                                         ; Data (Second Address) Breakpoint Register Bit 13
BKP1H_BIT14:        equ    6                                         ; Data (Second Address) Breakpoint Register Bit 14
BKP1H_BIT15:        equ    7                                         ; Data (Second Address) Breakpoint Register Bit 15
; bit position masks
mBKP1H_BIT8:        equ    %00000001                                ; Data (Second Address) Breakpoint Register Bit 8
mBKP1H_BIT9:        equ    %00000010                                ; Data (Second Address) Breakpoint Register Bit 9
mBKP1H_BIT10:       equ    %00000100                                ; Data (Second Address) Breakpoint Register Bit 10
mBKP1H_BIT11:       equ    %00001000                                ; Data (Second Address) Breakpoint Register Bit 11
mBKP1H_BIT12:       equ    %00010000                                ; Data (Second Address) Breakpoint Register Bit 12
mBKP1H_BIT13:       equ    %00100000                                ; Data (Second Address) Breakpoint Register Bit 13
mBKP1H_BIT14:       equ    %01000000                                ; Data (Second Address) Breakpoint Register Bit 14
mBKP1H_BIT15:       equ    %10000000                                ; Data (Second Address) Breakpoint Register Bit 15


;*** BKP1L - Data (Second Address) Low Byte Breakpoint Register; 0x0000002F ***
BKP1L:              equ    $0000002F                                ;*** BKP1L - Data (Second Address) Low Byte Breakpoint Register; 0x0000002F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
BKP1L_BIT0:         equ    0                                         ; Data (Second Address) Breakpoint Register Bit 0
BKP1L_BIT1:         equ    1                                         ; Data (Second Address) Breakpoint Register Bit 1
BKP1L_BIT2:         equ    2                                         ; Data (Second Address) Breakpoint Register Bit 2
BKP1L_BIT3:         equ    3                                         ; Data (Second Address) Breakpoint Register Bit 3
BKP1L_BIT4:         equ    4                                         ; Data (Second Address) Breakpoint Register Bit 4
BKP1L_BIT5:         equ    5                                         ; Data (Second Address) Breakpoint Register Bit 5
BKP1L_BIT6:         equ    6                                         ; Data (Second Address) Breakpoint Register Bit 6
BKP1L_BIT7:         equ    7                                         ; Data (Second Address) Breakpoint Register Bit 7
; bit position masks
mBKP1L_BIT0:        equ    %00000001                                ; Data (Second Address) Breakpoint Register Bit 0
mBKP1L_BIT1:        equ    %00000010                                ; Data (Second Address) Breakpoint Register Bit 1
mBKP1L_BIT2:        equ    %00000100                                ; Data (Second Address) Breakpoint Register Bit 2
mBKP1L_BIT3:        equ    %00001000                                ; Data (Second Address) Breakpoint Register Bit 3
mBKP1L_BIT4:        equ    %00010000                                ; Data (Second Address) Breakpoint Register Bit 4
mBKP1L_BIT5:        equ    %00100000                                ; Data (Second Address) Breakpoint Register Bit 5
mBKP1L_BIT6:        equ    %01000000                                ; Data (Second Address) Breakpoint Register Bit 6
mBKP1L_BIT7:        equ    %10000000                                ; Data (Second Address) Breakpoint Register Bit 7


;*** PPAGE - Page Index Register; 0x00000030 ***
PPAGE:              equ    $00000030                                ;*** PPAGE - Page Index Register; 0x00000030 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PPAGE_PIX0:         equ    0                                         ; Page Index Register Bit 0
PPAGE_PIX1:         equ    1                                         ; Page Index Register Bit 1
PPAGE_PIX2:         equ    2                                         ; Page Index Register Bit 2
PPAGE_PIX3:         equ    3                                         ; Page Index Register Bit 3
PPAGE_PIX4:         equ    4                                         ; Page Index Register Bit 4
PPAGE_PIX5:         equ    5                                         ; Page Index Register Bit 5
; bit position masks
mPPAGE_PIX0:        equ    %00000001                                ; Page Index Register Bit 0
mPPAGE_PIX1:        equ    %00000010                                ; Page Index Register Bit 1
mPPAGE_PIX2:        equ    %00000100                                ; Page Index Register Bit 2
mPPAGE_PIX3:        equ    %00001000                                ; Page Index Register Bit 3
mPPAGE_PIX4:        equ    %00010000                                ; Page Index Register Bit 4
mPPAGE_PIX5:        equ    %00100000                                ; Page Index Register Bit 5


;*** PORTK - Port K Data Register; 0x00000032 ***
PORTK:              equ    $00000032                                ;*** PORTK - Port K Data Register; 0x00000032 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PORTK_BIT0:         equ    0                                         ; Port K Bit 0
PORTK_BIT1:         equ    1                                         ; Port K Bit 1
PORTK_BIT2:         equ    2                                         ; Port K Bit 2
PORTK_BIT3:         equ    3                                         ; Port K Bit 3
PORTK_BIT4:         equ    4                                         ; Port K Bit 4
PORTK_BIT5:         equ    5                                         ; Port K Bit 5
PORTK_BIT7:         equ    7                                         ; Port K Bit 7
; bit position masks
mPORTK_BIT0:        equ    %00000001                                ; Port K Bit 0
mPORTK_BIT1:        equ    %00000010                                ; Port K Bit 1
mPORTK_BIT2:        equ    %00000100                                ; Port K Bit 2
mPORTK_BIT3:        equ    %00001000                                ; Port K Bit 3
mPORTK_BIT4:        equ    %00010000                                ; Port K Bit 4
mPORTK_BIT5:        equ    %00100000                                ; Port K Bit 5
mPORTK_BIT7:        equ    %10000000                                ; Port K Bit 7


;*** DDRK - Port K Data Direction Register; 0x00000033 ***
DDRK:               equ    $00000033                                ;*** DDRK - Port K Data Direction Register; 0x00000033 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DDRK_DDK0:          equ    0                                         ; Port K Data Direction Bit 0
DDRK_DDK1:          equ    1                                         ; Port K Data Direction Bit 1
DDRK_DDK2:          equ    2                                         ; Port K Data Direction Bit 2
DDRK_DDK3:          equ    3                                         ; Port K Data Direction Bit 3
DDRK_DDK4:          equ    4                                         ; Port K Data Direction Bit 4
DDRK_DDK5:          equ    5                                         ; Port K Data Direction Bit 5
DDRK_DDK7:          equ    7                                         ; Port K Data Direction Bit 7
; bit position masks
mDDRK_DDK0:         equ    %00000001                                ; Port K Data Direction Bit 0
mDDRK_DDK1:         equ    %00000010                                ; Port K Data Direction Bit 1
mDDRK_DDK2:         equ    %00000100                                ; Port K Data Direction Bit 2
mDDRK_DDK3:         equ    %00001000                                ; Port K Data Direction Bit 3
mDDRK_DDK4:         equ    %00010000                                ; Port K Data Direction Bit 4
mDDRK_DDK5:         equ    %00100000                                ; Port K Data Direction Bit 5
mDDRK_DDK7:         equ    %10000000                                ; Port K Data Direction Bit 7


;*** SYNR - CRG Synthesizer Register; 0x00000034 ***
SYNR:               equ    $00000034                                ;*** SYNR - CRG Synthesizer Register; 0x00000034 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SYNR_SYN0:          equ    0                                         ; CRG Synthesizer Bit 0
SYNR_SYN1:          equ    1                                         ; CRG Synthesizer Bit 1
SYNR_SYN2:          equ    2                                         ; CRG Synthesizer Bit 2
SYNR_SYN3:          equ    3                                         ; CRG Synthesizer Bit 3
SYNR_SYN4:          equ    4                                         ; CRG Synthesizer Bit 4
SYNR_SYN5:          equ    5                                         ; CRG Synthesizer Bit 5
; bit position masks
mSYNR_SYN0:         equ    %00000001                                ; CRG Synthesizer Bit 0
mSYNR_SYN1:         equ    %00000010                                ; CRG Synthesizer Bit 1
mSYNR_SYN2:         equ    %00000100                                ; CRG Synthesizer Bit 2
mSYNR_SYN3:         equ    %00001000                                ; CRG Synthesizer Bit 3
mSYNR_SYN4:         equ    %00010000                                ; CRG Synthesizer Bit 4
mSYNR_SYN5:         equ    %00100000                                ; CRG Synthesizer Bit 5


;*** REFDV - CRG Reference Divider Register; 0x00000035 ***
REFDV:              equ    $00000035                                ;*** REFDV - CRG Reference Divider Register; 0x00000035 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
REFDV_REFDV0:       equ    0                                         ; CRG Reference Divider Bit 0
REFDV_REFDV1:       equ    1                                         ; CRG Reference Divider Bit 1
REFDV_REFDV2:       equ    2                                         ; CRG Reference Divider Bit 2
REFDV_REFDV3:       equ    3                                         ; CRG Reference Divider Bit 3
; bit position masks
mREFDV_REFDV0:      equ    %00000001                                ; CRG Reference Divider Bit 0
mREFDV_REFDV1:      equ    %00000010                                ; CRG Reference Divider Bit 1
mREFDV_REFDV2:      equ    %00000100                                ; CRG Reference Divider Bit 2
mREFDV_REFDV3:      equ    %00001000                                ; CRG Reference Divider Bit 3


;*** CRGFLG - CRG Flags Register; 0x00000037 ***
CRGFLG:             equ    $00000037                                ;*** CRGFLG - CRG Flags Register; 0x00000037 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CRGFLG_SCM:         equ    0                                         ; Self-clock mode Status
CRGFLG_SCMIF:       equ    1                                         ; Self-clock mode Interrupt Flag
CRGFLG_TRACK:       equ    2                                         ; Track Status
CRGFLG_LOCK:        equ    3                                         ; Lock Status
CRGFLG_LOCKIF:      equ    4                                         ; PLL Lock Interrupt Flag
CRGFLG_PORF:        equ    6                                         ; Power on Reset Flag
CRGFLG_RTIF:        equ    7                                         ; Real Time Interrupt Flag
; bit position masks
mCRGFLG_SCM:        equ    %00000001                                ; Self-clock mode Status
mCRGFLG_SCMIF:      equ    %00000010                                ; Self-clock mode Interrupt Flag
mCRGFLG_TRACK:      equ    %00000100                                ; Track Status
mCRGFLG_LOCK:       equ    %00001000                                ; Lock Status
mCRGFLG_LOCKIF:     equ    %00010000                                ; PLL Lock Interrupt Flag
mCRGFLG_PORF:       equ    %01000000                                ; Power on Reset Flag
mCRGFLG_RTIF:       equ    %10000000                                ; Real Time Interrupt Flag


;*** CRGINT - CRG Interrupt Enable Register; 0x00000038 ***
CRGINT:             equ    $00000038                                ;*** CRGINT - CRG Interrupt Enable Register; 0x00000038 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CRGINT_SCMIE:       equ    1                                         ; Self-clock mode Interrupt Enable
CRGINT_LOCKIE:      equ    4                                         ; Lock Interrupt Enable
CRGINT_RTIE:        equ    7                                         ; Real Time Interrupt Enable
; bit position masks
mCRGINT_SCMIE:      equ    %00000010                                ; Self-clock mode Interrupt Enable
mCRGINT_LOCKIE:     equ    %00010000                                ; Lock Interrupt Enable
mCRGINT_RTIE:       equ    %10000000                                ; Real Time Interrupt Enable


;*** CLKSEL - CRG Clock Select Register; 0x00000039 ***
CLKSEL:             equ    $00000039                                ;*** CLKSEL - CRG Clock Select Register; 0x00000039 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CLKSEL_COPWAI:      equ    0                                         ; COP stops in WAIT mode
CLKSEL_RTIWAI:      equ    1                                         ; RTI stops in WAIT mode
CLKSEL_CWAI:        equ    2                                         ; CLK24 and CLK23 stop in WAIT mode
CLKSEL_PLLWAI:      equ    3                                         ; PLL stops in WAIT mode
CLKSEL_ROAWAI:      equ    4                                         ; Reduced Oscillator Amplitude in WAIT mode
CLKSEL_SYSWAI:      equ    5                                         ; System clocks stop in WAIT mode
CLKSEL_PSTP:        equ    6                                         ; Pseudo Stop
CLKSEL_PLLSEL:      equ    7                                         ; PLL selected for system clock
; bit position masks
mCLKSEL_COPWAI:     equ    %00000001                                ; COP stops in WAIT mode
mCLKSEL_RTIWAI:     equ    %00000010                                ; RTI stops in WAIT mode
mCLKSEL_CWAI:       equ    %00000100                                ; CLK24 and CLK23 stop in WAIT mode
mCLKSEL_PLLWAI:     equ    %00001000                                ; PLL stops in WAIT mode
mCLKSEL_ROAWAI:     equ    %00010000                                ; Reduced Oscillator Amplitude in WAIT mode
mCLKSEL_SYSWAI:     equ    %00100000                                ; System clocks stop in WAIT mode
mCLKSEL_PSTP:       equ    %01000000                                ; Pseudo Stop
mCLKSEL_PLLSEL:     equ    %10000000                                ; PLL selected for system clock


;*** PLLCTL - CRG PLL Control Register; 0x0000003A ***
PLLCTL:             equ    $0000003A                                ;*** PLLCTL - CRG PLL Control Register; 0x0000003A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PLLCTL_SCME:        equ    0                                         ; Self-clock mode enable
PLLCTL_ACQ:         equ    4                                         ; Acquisition
PLLCTL_AUTO:        equ    5                                         ; Automatic Bandwidth Control
PLLCTL_PLLON:       equ    6                                         ; Phase Lock Loop On
PLLCTL_CME:         equ    7                                         ; Crystal Monitor Enable
; bit position masks
mPLLCTL_SCME:       equ    %00000001                                ; Self-clock mode enable
mPLLCTL_ACQ:        equ    %00010000                                ; Acquisition
mPLLCTL_AUTO:       equ    %00100000                                ; Automatic Bandwidth Control
mPLLCTL_PLLON:      equ    %01000000                                ; Phase Lock Loop On
mPLLCTL_CME:        equ    %10000000                                ; Crystal Monitor Enable


;*** RTICTL - CRG RTI Control Register; 0x0000003B ***
RTICTL:             equ    $0000003B                                ;*** RTICTL - CRG RTI Control Register; 0x0000003B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
RTICTL_RTR0:        equ    0                                         ; Real Time Interrupt Modulus Counter Select
RTICTL_RTR1:        equ    1                                         ; Real Time Interrupt Modulus Counter Select
RTICTL_RTR2:        equ    2                                         ; Real Time Interrupt Modulus Counter Select
RTICTL_RTR3:        equ    3                                         ; Real Time Interrupt Modulus Counter Select
RTICTL_RTR4:        equ    4                                         ; Real Time Interrupt Prescale Rate Select
RTICTL_RTR5:        equ    5                                         ; Real Time Interrupt Prescale Rate Select
RTICTL_RTR6:        equ    6                                         ; Real Time Interrupt Prescale Rate Select
; bit position masks
mRTICTL_RTR0:       equ    %00000001                                ; Real Time Interrupt Modulus Counter Select
mRTICTL_RTR1:       equ    %00000010                                ; Real Time Interrupt Modulus Counter Select
mRTICTL_RTR2:       equ    %00000100                                ; Real Time Interrupt Modulus Counter Select
mRTICTL_RTR3:       equ    %00001000                                ; Real Time Interrupt Modulus Counter Select
mRTICTL_RTR4:       equ    %00010000                                ; Real Time Interrupt Prescale Rate Select
mRTICTL_RTR5:       equ    %00100000                                ; Real Time Interrupt Prescale Rate Select
mRTICTL_RTR6:       equ    %01000000                                ; Real Time Interrupt Prescale Rate Select


;*** COPCTL - CRG COP Control Register; 0x0000003C ***
COPCTL:             equ    $0000003C                                ;*** COPCTL - CRG COP Control Register; 0x0000003C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
COPCTL_CR0:         equ    0                                         ; COP Watchdog Timer Rate select Bit 0
COPCTL_CR1:         equ    1                                         ; COP Watchdog Timer Rate select Bit 1
COPCTL_CR2:         equ    2                                         ; COP Watchdog Timer Rate select Bit 2
COPCTL_RSBCK:       equ    6                                         ; COP and RTI stop in Active BDM mode Bit
COPCTL_WCOP:        equ    7                                         ; Window COP mode
; bit position masks
mCOPCTL_CR0:        equ    %00000001                                ; COP Watchdog Timer Rate select Bit 0
mCOPCTL_CR1:        equ    %00000010                                ; COP Watchdog Timer Rate select Bit 1
mCOPCTL_CR2:        equ    %00000100                                ; COP Watchdog Timer Rate select Bit 2
mCOPCTL_RSBCK:      equ    %01000000                                ; COP and RTI stop in Active BDM mode Bit
mCOPCTL_WCOP:       equ    %10000000                                ; Window COP mode


;*** ARMCOP - CRG COP Timer Arm/Reset Register; 0x0000003F ***
ARMCOP:             equ    $0000003F                                ;*** ARMCOP - CRG COP Timer Arm/Reset Register; 0x0000003F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ARMCOP_BIT0:        equ    0                                         ; CRG COP Timer Arm/Reset Bit 0
ARMCOP_BIT1:        equ    1                                         ; CRG COP Timer Arm/Reset Bit 1
ARMCOP_BIT2:        equ    2                                         ; CRG COP Timer Arm/Reset Bit 2
ARMCOP_BIT3:        equ    3                                         ; CRG COP Timer Arm/Reset Bit 3
ARMCOP_BIT4:        equ    4                                         ; CRG COP Timer Arm/Reset Bit 4
ARMCOP_BIT5:        equ    5                                         ; CRG COP Timer Arm/Reset Bit 5
ARMCOP_BIT6:        equ    6                                         ; CRG COP Timer Arm/Reset Bit 6
ARMCOP_BIT7:        equ    7                                         ; CRG COP Timer Arm/Reset Bit 7
; bit position masks
mARMCOP_BIT0:       equ    %00000001                                ; CRG COP Timer Arm/Reset Bit 0
mARMCOP_BIT1:       equ    %00000010                                ; CRG COP Timer Arm/Reset Bit 1
mARMCOP_BIT2:       equ    %00000100                                ; CRG COP Timer Arm/Reset Bit 2
mARMCOP_BIT3:       equ    %00001000                                ; CRG COP Timer Arm/Reset Bit 3
mARMCOP_BIT4:       equ    %00010000                                ; CRG COP Timer Arm/Reset Bit 4
mARMCOP_BIT5:       equ    %00100000                                ; CRG COP Timer Arm/Reset Bit 5
mARMCOP_BIT6:       equ    %01000000                                ; CRG COP Timer Arm/Reset Bit 6
mARMCOP_BIT7:       equ    %10000000                                ; CRG COP Timer Arm/Reset Bit 7


;*** TIOS - Timer Input Capture/Output Compare Select; 0x00000040 ***
TIOS:               equ    $00000040                                ;*** TIOS - Timer Input Capture/Output Compare Select; 0x00000040 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TIOS_IOS0:          equ    0                                         ; Input Capture or Output Compare Channel Configuration Bit 0
TIOS_IOS1:          equ    1                                         ; Input Capture or Output Compare Channel Configuration Bit 1
TIOS_IOS2:          equ    2                                         ; Input Capture or Output Compare Channel Configuration Bit 2
TIOS_IOS3:          equ    3                                         ; Input Capture or Output Compare Channel Configuration Bit 3
TIOS_IOS4:          equ    4                                         ; Input Capture or Output Compare Channel Configuration Bit 4
TIOS_IOS5:          equ    5                                         ; Input Capture or Output Compare Channel Configuration Bit 5
TIOS_IOS6:          equ    6                                         ; Input Capture or Output Compare Channel Configuration Bit 6
TIOS_IOS7:          equ    7                                         ; Input Capture or Output Compare Channel Configuration Bit 7
; bit position masks
mTIOS_IOS0:         equ    %00000001                                ; Input Capture or Output Compare Channel Configuration Bit 0
mTIOS_IOS1:         equ    %00000010                                ; Input Capture or Output Compare Channel Configuration Bit 1
mTIOS_IOS2:         equ    %00000100                                ; Input Capture or Output Compare Channel Configuration Bit 2
mTIOS_IOS3:         equ    %00001000                                ; Input Capture or Output Compare Channel Configuration Bit 3
mTIOS_IOS4:         equ    %00010000                                ; Input Capture or Output Compare Channel Configuration Bit 4
mTIOS_IOS5:         equ    %00100000                                ; Input Capture or Output Compare Channel Configuration Bit 5
mTIOS_IOS6:         equ    %01000000                                ; Input Capture or Output Compare Channel Configuration Bit 6
mTIOS_IOS7:         equ    %10000000                                ; Input Capture or Output Compare Channel Configuration Bit 7


;*** CFORC - Timer Compare Force Register; 0x00000041 ***
CFORC:              equ    $00000041                                ;*** CFORC - Timer Compare Force Register; 0x00000041 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CFORC_FOC0:         equ    0                                         ; Force Output Compare Action for Channel 0
CFORC_FOC1:         equ    1                                         ; Force Output Compare Action for Channel 1
CFORC_FOC2:         equ    2                                         ; Force Output Compare Action for Channel 2
CFORC_FOC3:         equ    3                                         ; Force Output Compare Action for Channel 3
CFORC_FOC4:         equ    4                                         ; Force Output Compare Action for Channel 4
CFORC_FOC5:         equ    5                                         ; Force Output Compare Action for Channel 5
CFORC_FOC6:         equ    6                                         ; Force Output Compare Action for Channel 6
CFORC_FOC7:         equ    7                                         ; Force Output Compare Action for Channel 7
; bit position masks
mCFORC_FOC0:        equ    %00000001                                ; Force Output Compare Action for Channel 0
mCFORC_FOC1:        equ    %00000010                                ; Force Output Compare Action for Channel 1
mCFORC_FOC2:        equ    %00000100                                ; Force Output Compare Action for Channel 2
mCFORC_FOC3:        equ    %00001000                                ; Force Output Compare Action for Channel 3
mCFORC_FOC4:        equ    %00010000                                ; Force Output Compare Action for Channel 4
mCFORC_FOC5:        equ    %00100000                                ; Force Output Compare Action for Channel 5
mCFORC_FOC6:        equ    %01000000                                ; Force Output Compare Action for Channel 6
mCFORC_FOC7:        equ    %10000000                                ; Force Output Compare Action for Channel 7


;*** OC7M - Output Compare 7 Mask Register; 0x00000042 ***
OC7M:               equ    $00000042                                ;*** OC7M - Output Compare 7 Mask Register; 0x00000042 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
OC7M_OC7M0:         equ    0                                         ; Output Compare 7 Mask Bit 0
OC7M_OC7M1:         equ    1                                         ; Output Compare 7 Mask Bit 1
OC7M_OC7M2:         equ    2                                         ; Output Compare 7 Mask Bit 2
OC7M_OC7M3:         equ    3                                         ; Output Compare 7 Mask Bit 3
OC7M_OC7M4:         equ    4                                         ; Output Compare 7 Mask Bit 4
OC7M_OC7M5:         equ    5                                         ; Output Compare 7 Mask Bit 5
OC7M_OC7M6:         equ    6                                         ; Output Compare 7 Mask Bit 6
OC7M_OC7M7:         equ    7                                         ; Output Compare 7 Mask Bit 7
; bit position masks
mOC7M_OC7M0:        equ    %00000001                                ; Output Compare 7 Mask Bit 0
mOC7M_OC7M1:        equ    %00000010                                ; Output Compare 7 Mask Bit 1
mOC7M_OC7M2:        equ    %00000100                                ; Output Compare 7 Mask Bit 2
mOC7M_OC7M3:        equ    %00001000                                ; Output Compare 7 Mask Bit 3
mOC7M_OC7M4:        equ    %00010000                                ; Output Compare 7 Mask Bit 4
mOC7M_OC7M5:        equ    %00100000                                ; Output Compare 7 Mask Bit 5
mOC7M_OC7M6:        equ    %01000000                                ; Output Compare 7 Mask Bit 6
mOC7M_OC7M7:        equ    %10000000                                ; Output Compare 7 Mask Bit 7


;*** OC7D - Output Compare 7 Data Register; 0x00000043 ***
OC7D:               equ    $00000043                                ;*** OC7D - Output Compare 7 Data Register; 0x00000043 ***


;*** TCNT - Timer Count Register; 0x00000044 ***
TCNT:               equ    $00000044                                ;*** TCNT - Timer Count Register; 0x00000044 ***


;*** TCNTHi - Timer Count Register High; 0x00000044 ***
TCNTHi:             equ    $00000044                                ;*** TCNTHi - Timer Count Register High; 0x00000044 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TCNTHi_BIT15:       equ    0                                         ; Timer Count Register Bit 15
TCNTHi_BIT14:       equ    1                                         ; Timer Count Register Bit 14
TCNTHi_BIT13:       equ    2                                         ; Timer Count Register Bit 13
TCNTHi_BIT12:       equ    3                                         ; Timer Count Register Bit 12
TCNTHi_BIT11:       equ    4                                         ; Timer Count Register Bit 11
TCNTHi_BIT10:       equ    5                                         ; Timer Count Register Bit 10
TCNTHi_BIT9:        equ    6                                         ; Timer Count Register Bit 9
TCNTHi_BIT8:        equ    7                                         ; Timer Count Register Bit 8
; bit position masks
mTCNTHi_BIT15:      equ    %00000001                                ; Timer Count Register Bit 15
mTCNTHi_BIT14:      equ    %00000010                                ; Timer Count Register Bit 14
mTCNTHi_BIT13:      equ    %00000100                                ; Timer Count Register Bit 13
mTCNTHi_BIT12:      equ    %00001000                                ; Timer Count Register Bit 12
mTCNTHi_BIT11:      equ    %00010000                                ; Timer Count Register Bit 11
mTCNTHi_BIT10:      equ    %00100000                                ; Timer Count Register Bit 10
mTCNTHi_BIT9:       equ    %01000000                                ; Timer Count Register Bit 9
mTCNTHi_BIT8:       equ    %10000000                                ; Timer Count Register Bit 8


;*** TCNTLo - Timer Count Register Low; 0x00000045 ***
TCNTLo:             equ    $00000045                                ;*** TCNTLo - Timer Count Register Low; 0x00000045 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TCNTLo_BIT0:        equ    0                                         ; Timer Count Register Bit 0
TCNTLo_BIT1:        equ    1                                         ; Timer Count Register Bit 1
TCNTLo_BIT2:        equ    2                                         ; Timer Count Register Bit 2
TCNTLo_BIT3:        equ    3                                         ; Timer Count Register Bit 3
TCNTLo_BIT4:        equ    4                                         ; Timer Count Bit Register 4
TCNTLo_BIT5:        equ    5                                         ; Timer Count Bit Register 5
TCNTLo_BIT6:        equ    6                                         ; Timer Count Bit Register 6
TCNTLo_BIT7:        equ    7                                         ; Timer Count Bit Register 7
; bit position masks
mTCNTLo_BIT0:       equ    %00000001                                ; Timer Count Register Bit 0
mTCNTLo_BIT1:       equ    %00000010                                ; Timer Count Register Bit 1
mTCNTLo_BIT2:       equ    %00000100                                ; Timer Count Register Bit 2
mTCNTLo_BIT3:       equ    %00001000                                ; Timer Count Register Bit 3
mTCNTLo_BIT4:       equ    %00010000                                ; Timer Count Bit Register 4
mTCNTLo_BIT5:       equ    %00100000                                ; Timer Count Bit Register 5
mTCNTLo_BIT6:       equ    %01000000                                ; Timer Count Bit Register 6
mTCNTLo_BIT7:       equ    %10000000                                ; Timer Count Bit Register 7


;*** TSCR1 - Timer System Control Register1; 0x00000046 ***
TSCR1:              equ    $00000046                                ;*** TSCR1 - Timer System Control Register1; 0x00000046 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TSCR1_TFFCA:        equ    4                                         ; Timer Fast Flag Clear All
TSCR1_TSFRZ:        equ    5                                         ; Timer and Modulus Counter Stop While in Freeze Mode
TSCR1_TSWAI:        equ    6                                         ; Timer Module Stops While in Wait
TSCR1_TEN:          equ    7                                         ; Timer Enable
; bit position masks
mTSCR1_TFFCA:       equ    %00010000                                ; Timer Fast Flag Clear All
mTSCR1_TSFRZ:       equ    %00100000                                ; Timer and Modulus Counter Stop While in Freeze Mode
mTSCR1_TSWAI:       equ    %01000000                                ; Timer Module Stops While in Wait
mTSCR1_TEN:         equ    %10000000                                ; Timer Enable


;*** TTOV - Timer Toggle On Overflow Register; 0x00000047 ***
TTOV:               equ    $00000047                                ;*** TTOV - Timer Toggle On Overflow Register; 0x00000047 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TTOV_TOV0:          equ    0                                         ; Toggle On Overflow Bit 0
TTOV_TOV1:          equ    1                                         ; Toggle On Overflow Bit 1
TTOV_TOV2:          equ    2                                         ; Toggle On Overflow Bit 2
TTOV_TOV3:          equ    3                                         ; Toggle On Overflow Bit 3
TTOV_TOV4:          equ    4                                         ; Toggle On Overflow Bit 4
TTOV_TOV5:          equ    5                                         ; Toggle On Overflow Bit 5
TTOV_TOV6:          equ    6                                         ; Toggle On Overflow Bit 6
TTOV_TOV7:          equ    7                                         ; Toggle On Overflow Bit 7
; bit position masks
mTTOV_TOV0:         equ    %00000001                                ; Toggle On Overflow Bit 0
mTTOV_TOV1:         equ    %00000010                                ; Toggle On Overflow Bit 1
mTTOV_TOV2:         equ    %00000100                                ; Toggle On Overflow Bit 2
mTTOV_TOV3:         equ    %00001000                                ; Toggle On Overflow Bit 3
mTTOV_TOV4:         equ    %00010000                                ; Toggle On Overflow Bit 4
mTTOV_TOV5:         equ    %00100000                                ; Toggle On Overflow Bit 5
mTTOV_TOV6:         equ    %01000000                                ; Toggle On Overflow Bit 6
mTTOV_TOV7:         equ    %10000000                                ; Toggle On Overflow Bit 7


;*** TCTL1 - Timer Control Registers 1; 0x00000048 ***
TCTL1:              equ    $00000048                                ;*** TCTL1 - Timer Control Registers 1; 0x00000048 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TCTL1_OL4:          equ    0                                         ; Output Level Bit 4
TCTL1_OM4:          equ    1                                         ; Output Mode Bit 4
TCTL1_OL5:          equ    2                                         ; Output Level Bit 5
TCTL1_OM5:          equ    3                                         ; Output Mode Bit 5
TCTL1_OL6:          equ    4                                         ; Output Level Bit 6
TCTL1_OM6:          equ    5                                         ; Output Mode Bit 6
TCTL1_OL7:          equ    6                                         ; Output Level Bit 7
TCTL1_OM7:          equ    7                                         ; Output Mode Bit 7
; bit position masks
mTCTL1_OL4:         equ    %00000001                                ; Output Level Bit 4
mTCTL1_OM4:         equ    %00000010                                ; Output Mode Bit 4
mTCTL1_OL5:         equ    %00000100                                ; Output Level Bit 5
mTCTL1_OM5:         equ    %00001000                                ; Output Mode Bit 5
mTCTL1_OL6:         equ    %00010000                                ; Output Level Bit 6
mTCTL1_OM6:         equ    %00100000                                ; Output Mode Bit 6
mTCTL1_OL7:         equ    %01000000                                ; Output Level Bit 7
mTCTL1_OM7:         equ    %10000000                                ; Output Mode Bit 7


;*** TCTL2 - Timer Control Registers 2; 0x00000049 ***
TCTL2:              equ    $00000049                                ;*** TCTL2 - Timer Control Registers 2; 0x00000049 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TCTL2_OL0:          equ    0                                         ; Output Level Bit 0
TCTL2_OM0:          equ    1                                         ; Output Mode Bit 0
TCTL2_OL1:          equ    2                                         ; Output Level Bit 1
TCTL2_OM1:          equ    3                                         ; Output Mode Bit 1
TCTL2_OL2:          equ    4                                         ; Output Level Bit 2
TCTL2_OM2:          equ    5                                         ; Output Mode Bit 2
TCTL2_OL3:          equ    6                                         ; Output Level Bit 3
TCTL2_OM3:          equ    7                                         ; Output Mode Bit 3
; bit position masks
mTCTL2_OL0:         equ    %00000001                                ; Output Level Bit 0
mTCTL2_OM0:         equ    %00000010                                ; Output Mode Bit 0
mTCTL2_OL1:         equ    %00000100                                ; Output Level Bit 1
mTCTL2_OM1:         equ    %00001000                                ; Output Mode Bit 1
mTCTL2_OL2:         equ    %00010000                                ; Output Level Bit 2
mTCTL2_OM2:         equ    %00100000                                ; Output Mode Bit 2
mTCTL2_OL3:         equ    %01000000                                ; Output Level Bit 3
mTCTL2_OM3:         equ    %10000000                                ; Output Mode Bit 3


;*** TCTL3 - Timer Control Register 3; 0x0000004A ***
TCTL3:              equ    $0000004A                                ;*** TCTL3 - Timer Control Register 3; 0x0000004A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TCTL3_EDG4A:        equ    0                                         ; Input Capture Edge Control 4A
TCTL3_EDG4B:        equ    1                                         ; Input Capture Edge Control 4B
TCTL3_EDG5A:        equ    2                                         ; Input Capture Edge Control 5A
TCTL3_EDG5B:        equ    3                                         ; Input Capture Edge Control 5B
TCTL3_EDG6A:        equ    4                                         ; Input Capture Edge Control 6A
TCTL3_EDG6B:        equ    5                                         ; Input Capture Edge Control 6B
TCTL3_EDG7A:        equ    6                                         ; Input Capture Edge Control 7A
TCTL3_EDG7B:        equ    7                                         ; Input Capture Edge Control 7B
; bit position masks
mTCTL3_EDG4A:       equ    %00000001                                ; Input Capture Edge Control 4A
mTCTL3_EDG4B:       equ    %00000010                                ; Input Capture Edge Control 4B
mTCTL3_EDG5A:       equ    %00000100                                ; Input Capture Edge Control 5A
mTCTL3_EDG5B:       equ    %00001000                                ; Input Capture Edge Control 5B
mTCTL3_EDG6A:       equ    %00010000                                ; Input Capture Edge Control 6A
mTCTL3_EDG6B:       equ    %00100000                                ; Input Capture Edge Control 6B
mTCTL3_EDG7A:       equ    %01000000                                ; Input Capture Edge Control 7A
mTCTL3_EDG7B:       equ    %10000000                                ; Input Capture Edge Control 7B


;*** TCTL4 - Timer Control Register 4; 0x0000004B ***
TCTL4:              equ    $0000004B                                ;*** TCTL4 - Timer Control Register 4; 0x0000004B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TCTL4_EDG0A:        equ    0                                         ; Input Capture Edge Control 0A
TCTL4_EDG0B:        equ    1                                         ; Input Capture Edge Control 0B
TCTL4_EDG1A:        equ    2                                         ; Input Capture Edge Control 1A
TCTL4_EDG1B:        equ    3                                         ; Input Capture Edge Control 1B
TCTL4_EDG2A:        equ    4                                         ; Input Capture Edge Control 2A
TCTL4_EDG2B:        equ    5                                         ; Input Capture Edge Control 2B
TCTL4_EDG3A:        equ    6                                         ; Input Capture Edge Control 3A
TCTL4_EDG3B:        equ    7                                         ; Input Capture Edge Control 3B
; bit position masks
mTCTL4_EDG0A:       equ    %00000001                                ; Input Capture Edge Control 0A
mTCTL4_EDG0B:       equ    %00000010                                ; Input Capture Edge Control 0B
mTCTL4_EDG1A:       equ    %00000100                                ; Input Capture Edge Control 1A
mTCTL4_EDG1B:       equ    %00001000                                ; Input Capture Edge Control 1B
mTCTL4_EDG2A:       equ    %00010000                                ; Input Capture Edge Control 2A
mTCTL4_EDG2B:       equ    %00100000                                ; Input Capture Edge Control 2B
mTCTL4_EDG3A:       equ    %01000000                                ; Input Capture Edge Control 3A
mTCTL4_EDG3B:       equ    %10000000                                ; Input Capture Edge Control 3B


;*** TIE - Timer Interrupt Enable Register; 0x0000004C ***
TIE:                equ    $0000004C                                ;*** TIE - Timer Interrupt Enable Register; 0x0000004C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TIE_C0I:            equ    0                                         ; Input Capture/Output Compare Interrupt Enable Bit 0
TIE_C1I:            equ    1                                         ; Input Capture/Output Compare Interrupt Enable Bit 1
TIE_C2I:            equ    2                                         ; Input Capture/Output Compare Interrupt Enable Bit 2
TIE_C3I:            equ    3                                         ; Input Capture/Output Compare Interrupt Enable Bit 3
TIE_C4I:            equ    4                                         ; Input Capture/Output Compare Interrupt Enable Bit 4
TIE_C5I:            equ    5                                         ; Input Capture/Output Compare Interrupt Enable Bit 5
TIE_C6I:            equ    6                                         ; Input Capture/Output Compare Interrupt Enable Bit 6
TIE_C7I:            equ    7                                         ; Input Capture/Output Compare Interrupt Enable Bit 7
; bit position masks
mTIE_C0I:           equ    %00000001                                ; Input Capture/Output Compare Interrupt Enable Bit 0
mTIE_C1I:           equ    %00000010                                ; Input Capture/Output Compare Interrupt Enable Bit 1
mTIE_C2I:           equ    %00000100                                ; Input Capture/Output Compare Interrupt Enable Bit 2
mTIE_C3I:           equ    %00001000                                ; Input Capture/Output Compare Interrupt Enable Bit 3
mTIE_C4I:           equ    %00010000                                ; Input Capture/Output Compare Interrupt Enable Bit 4
mTIE_C5I:           equ    %00100000                                ; Input Capture/Output Compare Interrupt Enable Bit 5
mTIE_C6I:           equ    %01000000                                ; Input Capture/Output Compare Interrupt Enable Bit 6
mTIE_C7I:           equ    %10000000                                ; Input Capture/Output Compare Interrupt Enable Bit 7


;*** TSCR2 - Timer System Control Register 2; 0x0000004D ***
TSCR2:              equ    $0000004D                                ;*** TSCR2 - Timer System Control Register 2; 0x0000004D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TSCR2_PR0:          equ    0                                         ; Timer Prescaler Select Bit 0
TSCR2_PR1:          equ    1                                         ; Timer Prescaler Select Bit 1
TSCR2_PR2:          equ    2                                         ; Timer Prescaler Select Bit 2
TSCR2_TCRE:         equ    3                                         ; Timer Counter Reset Enable
TSCR2_TOI:          equ    7                                         ; Timer Overflow Interrupt Enable
; bit position masks
mTSCR2_PR0:         equ    %00000001                                ; Timer Prescaler Select Bit 0
mTSCR2_PR1:         equ    %00000010                                ; Timer Prescaler Select Bit 1
mTSCR2_PR2:         equ    %00000100                                ; Timer Prescaler Select Bit 2
mTSCR2_TCRE:        equ    %00001000                                ; Timer Counter Reset Enable
mTSCR2_TOI:         equ    %10000000                                ; Timer Overflow Interrupt Enable


;*** TFLG1 - Main Timer Interrupt Flag 1; 0x0000004E ***
TFLG1:              equ    $0000004E                                ;*** TFLG1 - Main Timer Interrupt Flag 1; 0x0000004E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TFLG1_C0F:          equ    0                                         ; Input Capture/Output Compare Channel Flag 0
TFLG1_C1F:          equ    1                                         ; Input Capture/Output Compare Channel Flag 1
TFLG1_C2F:          equ    2                                         ; Input Capture/Output Compare Channel Flag 2
TFLG1_C3F:          equ    3                                         ; Input Capture/Output Compare Channel Flag 3
TFLG1_C4F:          equ    4                                         ; Input Capture/Output Compare Channel Flag 4
TFLG1_C5F:          equ    5                                         ; Input Capture/Output Compare Channel Flag 5
TFLG1_C6F:          equ    6                                         ; Input Capture/Output Compare Channel Flag 6
TFLG1_C7F:          equ    7                                         ; Input Capture/Output Compare Channel Flag 7
; bit position masks
mTFLG1_C0F:         equ    %00000001                                ; Input Capture/Output Compare Channel Flag 0
mTFLG1_C1F:         equ    %00000010                                ; Input Capture/Output Compare Channel Flag 1
mTFLG1_C2F:         equ    %00000100                                ; Input Capture/Output Compare Channel Flag 2
mTFLG1_C3F:         equ    %00001000                                ; Input Capture/Output Compare Channel Flag 3
mTFLG1_C4F:         equ    %00010000                                ; Input Capture/Output Compare Channel Flag 4
mTFLG1_C5F:         equ    %00100000                                ; Input Capture/Output Compare Channel Flag 5
mTFLG1_C6F:         equ    %01000000                                ; Input Capture/Output Compare Channel Flag 6
mTFLG1_C7F:         equ    %10000000                                ; Input Capture/Output Compare Channel Flag 7


;*** TFLG2 - Main Timer Interrupt Flag 2; 0x0000004F ***
TFLG2:              equ    $0000004F                                ;*** TFLG2 - Main Timer Interrupt Flag 2; 0x0000004F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TFLG2_TOF:          equ    7                                         ; Timer Overflow Flag
; bit position masks
mTFLG2_TOF:         equ    %10000000                                ; Timer Overflow Flag


;*** TC0 - Timer Input Capture/Output Compare Register 0; 0x00000050 ***
TC0:                equ    $00000050                                ;*** TC0 - Timer Input Capture/Output Compare Register 0; 0x00000050 ***


;*** TC0Hi - Timer Input Capture/Output Compare Register 0 High; 0x00000050 ***
TC0Hi:              equ    $00000050                                ;*** TC0Hi - Timer Input Capture/Output Compare Register 0 High; 0x00000050 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC0Hi_BIT8:         equ    0                                         ; Timer Input Capture/Output Compare Register 0 Bit 8
TC0Hi_BIT9:         equ    1                                         ; Timer Input Capture/Output Compare Register 0 Bit 9
TC0Hi_BIT10:        equ    2                                         ; Timer Input Capture/Output Compare Register 0 Bit 10
TC0Hi_BIT11:        equ    3                                         ; Timer Input Capture/Output Compare Register 0 Bit 11
TC0Hi_BIT12:        equ    4                                         ; Timer Input Capture/Output Compare Register 0 Bit 12
TC0Hi_BIT13:        equ    5                                         ; Timer Input Capture/Output Compare Register 0 Bit 13
TC0Hi_BIT14:        equ    6                                         ; Timer Input Capture/Output Compare Register 0 Bit 14
TC0Hi_BIT15:        equ    7                                         ; Timer Input Capture/Output Compare Register 0 Bit 15
; bit position masks
mTC0Hi_BIT8:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 0 Bit 8
mTC0Hi_BIT9:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 0 Bit 9
mTC0Hi_BIT10:       equ    %00000100                                ; Timer Input Capture/Output Compare Register 0 Bit 10
mTC0Hi_BIT11:       equ    %00001000                                ; Timer Input Capture/Output Compare Register 0 Bit 11
mTC0Hi_BIT12:       equ    %00010000                                ; Timer Input Capture/Output Compare Register 0 Bit 12
mTC0Hi_BIT13:       equ    %00100000                                ; Timer Input Capture/Output Compare Register 0 Bit 13
mTC0Hi_BIT14:       equ    %01000000                                ; Timer Input Capture/Output Compare Register 0 Bit 14
mTC0Hi_BIT15:       equ    %10000000                                ; Timer Input Capture/Output Compare Register 0 Bit 15


;*** TC0Lo - Timer Input Capture/Output Compare Register 0 Low; 0x00000051 ***
TC0Lo:              equ    $00000051                                ;*** TC0Lo - Timer Input Capture/Output Compare Register 0 Low; 0x00000051 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC0Lo_BIT0:         equ    0                                         ; Timer Input Capture/Output Compare Register 0 Bit 0
TC0Lo_BIT1:         equ    1                                         ; Timer Input Capture/Output Compare Register 0 Bit 1
TC0Lo_BIT2:         equ    2                                         ; Timer Input Capture/Output Compare Register 0 Bit 2
TC0Lo_BIT3:         equ    3                                         ; Timer Input Capture/Output Compare Register 0 Bit 3
TC0Lo_BIT4:         equ    4                                         ; Timer Input Capture/Output Compare Register 0 Bit 4
TC0Lo_BIT5:         equ    5                                         ; Timer Input Capture/Output Compare Register 0 Bit 5
TC0Lo_BIT6:         equ    6                                         ; Timer Input Capture/Output Compare Register 0 Bit 6
TC0Lo_BIT7:         equ    7                                         ; Timer Input Capture/Output Compare Register 0 Bit 7
; bit position masks
mTC0Lo_BIT0:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 0 Bit 0
mTC0Lo_BIT1:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 0 Bit 1
mTC0Lo_BIT2:        equ    %00000100                                ; Timer Input Capture/Output Compare Register 0 Bit 2
mTC0Lo_BIT3:        equ    %00001000                                ; Timer Input Capture/Output Compare Register 0 Bit 3
mTC0Lo_BIT4:        equ    %00010000                                ; Timer Input Capture/Output Compare Register 0 Bit 4
mTC0Lo_BIT5:        equ    %00100000                                ; Timer Input Capture/Output Compare Register 0 Bit 5
mTC0Lo_BIT6:        equ    %01000000                                ; Timer Input Capture/Output Compare Register 0 Bit 6
mTC0Lo_BIT7:        equ    %10000000                                ; Timer Input Capture/Output Compare Register 0 Bit 7


;*** TC1 - Timer Input Capture/Output Compare Register 1; 0x00000052 ***
TC1:                equ    $00000052                                ;*** TC1 - Timer Input Capture/Output Compare Register 1; 0x00000052 ***


;*** TC1Hi - Timer Input Capture/Output Compare Register 1 High; 0x00000052 ***
TC1Hi:              equ    $00000052                                ;*** TC1Hi - Timer Input Capture/Output Compare Register 1 High; 0x00000052 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC1Hi_BIT8:         equ    0                                         ; Timer Input Capture/Output Compare Register 1 Bit 8
TC1Hi_BIT9:         equ    1                                         ; Timer Input Capture/Output Compare Register 1 Bit 9
TC1Hi_BIT10:        equ    2                                         ; Timer Input Capture/Output Compare Register 1 Bit 10
TC1Hi_BIT11:        equ    3                                         ; Timer Input Capture/Output Compare Register 1 Bit 11
TC1Hi_BIT12:        equ    4                                         ; Timer Input Capture/Output Compare Register 1 Bit 12
TC1Hi_BIT13:        equ    5                                         ; Timer Input Capture/Output Compare Register 1 Bit 13
TC1Hi_BIT14:        equ    6                                         ; Timer Input Capture/Output Compare Register 1 Bit 14
TC1Hi_BIT15:        equ    7                                         ; Timer Input Capture/Output Compare Register 1 Bit 15
; bit position masks
mTC1Hi_BIT8:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 1 Bit 8
mTC1Hi_BIT9:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 1 Bit 9
mTC1Hi_BIT10:       equ    %00000100                                ; Timer Input Capture/Output Compare Register 1 Bit 10
mTC1Hi_BIT11:       equ    %00001000                                ; Timer Input Capture/Output Compare Register 1 Bit 11
mTC1Hi_BIT12:       equ    %00010000                                ; Timer Input Capture/Output Compare Register 1 Bit 12
mTC1Hi_BIT13:       equ    %00100000                                ; Timer Input Capture/Output Compare Register 1 Bit 13
mTC1Hi_BIT14:       equ    %01000000                                ; Timer Input Capture/Output Compare Register 1 Bit 14
mTC1Hi_BIT15:       equ    %10000000                                ; Timer Input Capture/Output Compare Register 1 Bit 15


;*** TC1Lo - Timer Input Capture/Output Compare Register 1 Low; 0x00000053 ***
TC1Lo:              equ    $00000053                                ;*** TC1Lo - Timer Input Capture/Output Compare Register 1 Low; 0x00000053 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC1Lo_BIT0:         equ    0                                         ; Timer Input Capture/Output Compare Register 1 Bit 0
TC1Lo_BIT1:         equ    1                                         ; Timer Input Capture/Output Compare Register 1 Bit 1
TC1Lo_BIT2:         equ    2                                         ; Timer Input Capture/Output Compare Register 1 Bit 2
TC1Lo_BIT3:         equ    3                                         ; Timer Input Capture/Output Compare Register 1 Bit 3
TC1Lo_BIT4:         equ    4                                         ; Timer Input Capture/Output Compare Register 1 Bit 4
TC1Lo_BIT5:         equ    5                                         ; Timer Input Capture/Output Compare Register 1 Bit 5
TC1Lo_BIT6:         equ    6                                         ; Timer Input Capture/Output Compare Register 1 Bit 6
TC1Lo_BIT7:         equ    7                                         ; Timer Input Capture/Output Compare Register 1 Bit 7
; bit position masks
mTC1Lo_BIT0:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 1 Bit 0
mTC1Lo_BIT1:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 1 Bit 1
mTC1Lo_BIT2:        equ    %00000100                                ; Timer Input Capture/Output Compare Register 1 Bit 2
mTC1Lo_BIT3:        equ    %00001000                                ; Timer Input Capture/Output Compare Register 1 Bit 3
mTC1Lo_BIT4:        equ    %00010000                                ; Timer Input Capture/Output Compare Register 1 Bit 4
mTC1Lo_BIT5:        equ    %00100000                                ; Timer Input Capture/Output Compare Register 1 Bit 5
mTC1Lo_BIT6:        equ    %01000000                                ; Timer Input Capture/Output Compare Register 1 Bit 6
mTC1Lo_BIT7:        equ    %10000000                                ; Timer Input Capture/Output Compare Register 1 Bit 7


;*** TC2 - Timer Input Capture/Output Compare Register 2; 0x00000054 ***
TC2:                equ    $00000054                                ;*** TC2 - Timer Input Capture/Output Compare Register 2; 0x00000054 ***


;*** TC2Hi - Timer Input Capture/Output Compare Register 2 High; 0x00000054 ***
TC2Hi:              equ    $00000054                                ;*** TC2Hi - Timer Input Capture/Output Compare Register 2 High; 0x00000054 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC2Hi_BIT8:         equ    0                                         ; Timer Input Capture/Output Compare Register 2 Bit 8
TC2Hi_BIT9:         equ    1                                         ; Timer Input Capture/Output Compare Register 2 Bit 9
TC2Hi_BIT10:        equ    2                                         ; Timer Input Capture/Output Compare Register 2 Bit 10
TC2Hi_BIT11:        equ    3                                         ; Timer Input Capture/Output Compare Register 2 Bit 11
TC2Hi_BIT12:        equ    4                                         ; Timer Input Capture/Output Compare Register 2 Bit 12
TC2Hi_BIT13:        equ    5                                         ; Timer Input Capture/Output Compare Register 2 Bit 13
TC2Hi_BIT14:        equ    6                                         ; Timer Input Capture/Output Compare Register 2 Bit 14
TC2Hi_BIT15:        equ    7                                         ; Timer Input Capture/Output Compare Register 2 Bit 15
; bit position masks
mTC2Hi_BIT8:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 2 Bit 8
mTC2Hi_BIT9:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 2 Bit 9
mTC2Hi_BIT10:       equ    %00000100                                ; Timer Input Capture/Output Compare Register 2 Bit 10
mTC2Hi_BIT11:       equ    %00001000                                ; Timer Input Capture/Output Compare Register 2 Bit 11
mTC2Hi_BIT12:       equ    %00010000                                ; Timer Input Capture/Output Compare Register 2 Bit 12
mTC2Hi_BIT13:       equ    %00100000                                ; Timer Input Capture/Output Compare Register 2 Bit 13
mTC2Hi_BIT14:       equ    %01000000                                ; Timer Input Capture/Output Compare Register 2 Bit 14
mTC2Hi_BIT15:       equ    %10000000                                ; Timer Input Capture/Output Compare Register 2 Bit 15


;*** TC2Lo - Timer Input Capture/Output Compare Register 2 Low; 0x00000055 ***
TC2Lo:              equ    $00000055                                ;*** TC2Lo - Timer Input Capture/Output Compare Register 2 Low; 0x00000055 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC2Lo_BIT0:         equ    0                                         ; Timer Input Capture/Output Compare Register 2 Bit 0
TC2Lo_BIT1:         equ    1                                         ; Timer Input Capture/Output Compare Register 2 Bit 1
TC2Lo_BIT2:         equ    2                                         ; Timer Input Capture/Output Compare Register 2 Bit 2
TC2Lo_BIT3:         equ    3                                         ; Timer Input Capture/Output Compare Register 2 Bit 3
TC2Lo_BIT4:         equ    4                                         ; Timer Input Capture/Output Compare Register 2 Bit 4
TC2Lo_BIT5:         equ    5                                         ; Timer Input Capture/Output Compare Register 2 Bit 5
TC2Lo_BIT6:         equ    6                                         ; Timer Input Capture/Output Compare Register 2 Bit 6
TC2Lo_BIT7:         equ    7                                         ; Timer Input Capture/Output Compare Register 2 Bit 7
; bit position masks
mTC2Lo_BIT0:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 2 Bit 0
mTC2Lo_BIT1:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 2 Bit 1
mTC2Lo_BIT2:        equ    %00000100                                ; Timer Input Capture/Output Compare Register 2 Bit 2
mTC2Lo_BIT3:        equ    %00001000                                ; Timer Input Capture/Output Compare Register 2 Bit 3
mTC2Lo_BIT4:        equ    %00010000                                ; Timer Input Capture/Output Compare Register 2 Bit 4
mTC2Lo_BIT5:        equ    %00100000                                ; Timer Input Capture/Output Compare Register 2 Bit 5
mTC2Lo_BIT6:        equ    %01000000                                ; Timer Input Capture/Output Compare Register 2 Bit 6
mTC2Lo_BIT7:        equ    %10000000                                ; Timer Input Capture/Output Compare Register 2 Bit 7


;*** TC3 - Timer Input Capture/Output Compare Register 3; 0x00000056 ***
TC3:                equ    $00000056                                ;*** TC3 - Timer Input Capture/Output Compare Register 3; 0x00000056 ***


;*** TC3Hi - Timer Input Capture/Output Compare Register 3 High; 0x00000056 ***
TC3Hi:              equ    $00000056                                ;*** TC3Hi - Timer Input Capture/Output Compare Register 3 High; 0x00000056 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC3Hi_BIT8:         equ    0                                         ; Timer Input Capture/Output Compare Register 3 Bit 8
TC3Hi_BIT9:         equ    1                                         ; Timer Input Capture/Output Compare Register 3 Bit 9
TC3Hi_BIT10:        equ    2                                         ; Timer Input Capture/Output Compare Register 3 Bit 10
TC3Hi_BIT11:        equ    3                                         ; Timer Input Capture/Output Compare Register 3 Bit 11
TC3Hi_BIT12:        equ    4                                         ; Timer Input Capture/Output Compare Register 3 Bit 12
TC3Hi_BIT13:        equ    5                                         ; Timer Input Capture/Output Compare Register 3 Bit 13
TC3Hi_BIT14:        equ    6                                         ; Timer Input Capture/Output Compare Register 3 Bit 14
TC3Hi_BIT15:        equ    7                                         ; Timer Input Capture/Output Compare Register 3 Bit 15
; bit position masks
mTC3Hi_BIT8:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 3 Bit 8
mTC3Hi_BIT9:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 3 Bit 9
mTC3Hi_BIT10:       equ    %00000100                                ; Timer Input Capture/Output Compare Register 3 Bit 10
mTC3Hi_BIT11:       equ    %00001000                                ; Timer Input Capture/Output Compare Register 3 Bit 11
mTC3Hi_BIT12:       equ    %00010000                                ; Timer Input Capture/Output Compare Register 3 Bit 12
mTC3Hi_BIT13:       equ    %00100000                                ; Timer Input Capture/Output Compare Register 3 Bit 13
mTC3Hi_BIT14:       equ    %01000000                                ; Timer Input Capture/Output Compare Register 3 Bit 14
mTC3Hi_BIT15:       equ    %10000000                                ; Timer Input Capture/Output Compare Register 3 Bit 15


;*** TC3Lo - Timer Input Capture/Output Compare Register 3 Low; 0x00000057 ***
TC3Lo:              equ    $00000057                                ;*** TC3Lo - Timer Input Capture/Output Compare Register 3 Low; 0x00000057 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC3Lo_BIT0:         equ    0                                         ; Timer Input Capture/Output Compare Register 3 Bit 0
TC3Lo_BIT1:         equ    1                                         ; Timer Input Capture/Output Compare Register 3 Bit 1
TC3Lo_BIT2:         equ    2                                         ; Timer Input Capture/Output Compare Register 3 Bit 2
TC3Lo_BIT3:         equ    3                                         ; Timer Input Capture/Output Compare Register 3 Bit 3
TC3Lo_BIT4:         equ    4                                         ; Timer Input Capture/Output Compare Register 3 Bit 4
TC3Lo_BIT5:         equ    5                                         ; Timer Input Capture/Output Compare Register 3 Bit 5
TC3Lo_BIT6:         equ    6                                         ; Timer Input Capture/Output Compare Register 3 Bit 6
TC3Lo_BIT7:         equ    7                                         ; Timer Input Capture/Output Compare Register 3 Bit 7
; bit position masks
mTC3Lo_BIT0:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 3 Bit 0
mTC3Lo_BIT1:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 3 Bit 1
mTC3Lo_BIT2:        equ    %00000100                                ; Timer Input Capture/Output Compare Register 3 Bit 2
mTC3Lo_BIT3:        equ    %00001000                                ; Timer Input Capture/Output Compare Register 3 Bit 3
mTC3Lo_BIT4:        equ    %00010000                                ; Timer Input Capture/Output Compare Register 3 Bit 4
mTC3Lo_BIT5:        equ    %00100000                                ; Timer Input Capture/Output Compare Register 3 Bit 5
mTC3Lo_BIT6:        equ    %01000000                                ; Timer Input Capture/Output Compare Register 3 Bit 6
mTC3Lo_BIT7:        equ    %10000000                                ; Timer Input Capture/Output Compare Register 3 Bit 7


;*** TC4 - Timer Input Capture/Output Compare Register 4; 0x00000058 ***
TC4:                equ    $00000058                                ;*** TC4 - Timer Input Capture/Output Compare Register 4; 0x00000058 ***


;*** TC4Hi - Timer Input Capture/Output Compare Register 4 High; 0x00000058 ***
TC4Hi:              equ    $00000058                                ;*** TC4Hi - Timer Input Capture/Output Compare Register 4 High; 0x00000058 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC4Hi_BIT8:         equ    0                                         ; Timer Input Capture/Output Compare Register 4 Bit 8
TC4Hi_BIT9:         equ    1                                         ; Timer Input Capture/Output Compare Register 4 Bit 9
TC4Hi_BIT10:        equ    2                                         ; Timer Input Capture/Output Compare Register 4 Bit 10
TC4Hi_BIT11:        equ    3                                         ; Timer Input Capture/Output Compare Register 4 Bit 11
TC4Hi_BIT12:        equ    4                                         ; Timer Input Capture/Output Compare Register 4 Bit 12
TC4Hi_BIT13:        equ    5                                         ; Timer Input Capture/Output Compare Register 4 Bit 13
TC4Hi_BIT14:        equ    6                                         ; Timer Input Capture/Output Compare Register 4 Bit 14
TC4Hi_BIT15:        equ    7                                         ; Timer Input Capture/Output Compare Register 4 Bit 15
; bit position masks
mTC4Hi_BIT8:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 4 Bit 8
mTC4Hi_BIT9:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 4 Bit 9
mTC4Hi_BIT10:       equ    %00000100                                ; Timer Input Capture/Output Compare Register 4 Bit 10
mTC4Hi_BIT11:       equ    %00001000                                ; Timer Input Capture/Output Compare Register 4 Bit 11
mTC4Hi_BIT12:       equ    %00010000                                ; Timer Input Capture/Output Compare Register 4 Bit 12
mTC4Hi_BIT13:       equ    %00100000                                ; Timer Input Capture/Output Compare Register 4 Bit 13
mTC4Hi_BIT14:       equ    %01000000                                ; Timer Input Capture/Output Compare Register 4 Bit 14
mTC4Hi_BIT15:       equ    %10000000                                ; Timer Input Capture/Output Compare Register 4 Bit 15


;*** TC4Lo - Timer Input Capture/Output Compare Register 4 Low; 0x00000059 ***
TC4Lo:              equ    $00000059                                ;*** TC4Lo - Timer Input Capture/Output Compare Register 4 Low; 0x00000059 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC4Lo_BIT0:         equ    0                                         ; Timer Input Capture/Output Compare Register 4 Bit 0
TC4Lo_BIT1:         equ    1                                         ; Timer Input Capture/Output Compare Register 4 Bit 1
TC4Lo_BIT2:         equ    2                                         ; Timer Input Capture/Output Compare Register 4 Bit 2
TC4Lo_BIT3:         equ    3                                         ; Timer Input Capture/Output Compare Register 4 Bit 3
TC4Lo_BIT4:         equ    4                                         ; Timer Input Capture/Output Compare Register 4 Bit 4
TC4Lo_BIT5:         equ    5                                         ; Timer Input Capture/Output Compare Register 4 Bit 5
TC4Lo_BIT6:         equ    6                                         ; Timer Input Capture/Output Compare Register 4 Bit 6
TC4Lo_BIT7:         equ    7                                         ; Timer Input Capture/Output Compare Register 4 Bit 7
; bit position masks
mTC4Lo_BIT0:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 4 Bit 0
mTC4Lo_BIT1:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 4 Bit 1
mTC4Lo_BIT2:        equ    %00000100                                ; Timer Input Capture/Output Compare Register 4 Bit 2
mTC4Lo_BIT3:        equ    %00001000                                ; Timer Input Capture/Output Compare Register 4 Bit 3
mTC4Lo_BIT4:        equ    %00010000                                ; Timer Input Capture/Output Compare Register 4 Bit 4
mTC4Lo_BIT5:        equ    %00100000                                ; Timer Input Capture/Output Compare Register 4 Bit 5
mTC4Lo_BIT6:        equ    %01000000                                ; Timer Input Capture/Output Compare Register 4 Bit 6
mTC4Lo_BIT7:        equ    %10000000                                ; Timer Input Capture/Output Compare Register 4 Bit 7


;*** TC5 - Timer Input Capture/Output Compare Register 5; 0x0000005A ***
TC5:                equ    $0000005A                                ;*** TC5 - Timer Input Capture/Output Compare Register 5; 0x0000005A ***


;*** TC5Hi - Timer Input Capture/Output Compare Register 5 High; 0x0000005A ***
TC5Hi:              equ    $0000005A                                ;*** TC5Hi - Timer Input Capture/Output Compare Register 5 High; 0x0000005A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC5Hi_BIT8:         equ    0                                         ; Timer Input Capture/Output Compare Register 5 Bit 8
TC5Hi_BIT9:         equ    1                                         ; Timer Input Capture/Output Compare Register 5 Bit 9
TC5Hi_BIT10:        equ    2                                         ; Timer Input Capture/Output Compare Register 5 Bit 10
TC5Hi_BIT11:        equ    3                                         ; Timer Input Capture/Output Compare Register 5 Bit 11
TC5Hi_BIT12:        equ    4                                         ; Timer Input Capture/Output Compare Register 5 Bit 12
TC5Hi_BIT13:        equ    5                                         ; Timer Input Capture/Output Compare Register 5 Bit 13
TC5Hi_BIT14:        equ    6                                         ; Timer Input Capture/Output Compare Register 5 Bit 14
TC5Hi_BIT15:        equ    7                                         ; Timer Input Capture/Output Compare Register 5 Bit 15
; bit position masks
mTC5Hi_BIT8:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 5 Bit 8
mTC5Hi_BIT9:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 5 Bit 9
mTC5Hi_BIT10:       equ    %00000100                                ; Timer Input Capture/Output Compare Register 5 Bit 10
mTC5Hi_BIT11:       equ    %00001000                                ; Timer Input Capture/Output Compare Register 5 Bit 11
mTC5Hi_BIT12:       equ    %00010000                                ; Timer Input Capture/Output Compare Register 5 Bit 12
mTC5Hi_BIT13:       equ    %00100000                                ; Timer Input Capture/Output Compare Register 5 Bit 13
mTC5Hi_BIT14:       equ    %01000000                                ; Timer Input Capture/Output Compare Register 5 Bit 14
mTC5Hi_BIT15:       equ    %10000000                                ; Timer Input Capture/Output Compare Register 5 Bit 15


;*** TC5Lo - Timer Input Capture/Output Compare Register 5 Low; 0x0000005B ***
TC5Lo:              equ    $0000005B                                ;*** TC5Lo - Timer Input Capture/Output Compare Register 5 Low; 0x0000005B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC5Lo_BIT0:         equ    0                                         ; Timer Input Capture/Output Compare Register 5 Bit 0
TC5Lo_BIT1:         equ    1                                         ; Timer Input Capture/Output Compare Register 5 Bit 1
TC5Lo_BIT2:         equ    2                                         ; Timer Input Capture/Output Compare Register 5 Bit 2
TC5Lo_BIT3:         equ    3                                         ; Timer Input Capture/Output Compare Register 5 Bit 3
TC5Lo_BIT4:         equ    4                                         ; Timer Input Capture/Output Compare Register 5 Bit 4
TC5Lo_BIT5:         equ    5                                         ; Timer Input Capture/Output Compare Register 5 Bit 5
TC5Lo_BIT6:         equ    6                                         ; Timer Input Capture/Output Compare Register 5 Bit 6
TC5Lo_BIT7:         equ    7                                         ; Timer Input Capture/Output Compare Register 5 Bit 7
; bit position masks
mTC5Lo_BIT0:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 5 Bit 0
mTC5Lo_BIT1:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 5 Bit 1
mTC5Lo_BIT2:        equ    %00000100                                ; Timer Input Capture/Output Compare Register 5 Bit 2
mTC5Lo_BIT3:        equ    %00001000                                ; Timer Input Capture/Output Compare Register 5 Bit 3
mTC5Lo_BIT4:        equ    %00010000                                ; Timer Input Capture/Output Compare Register 5 Bit 4
mTC5Lo_BIT5:        equ    %00100000                                ; Timer Input Capture/Output Compare Register 5 Bit 5
mTC5Lo_BIT6:        equ    %01000000                                ; Timer Input Capture/Output Compare Register 5 Bit 6
mTC5Lo_BIT7:        equ    %10000000                                ; Timer Input Capture/Output Compare Register 5 Bit 7


;*** TC6 - Timer Input Capture/Output Compare Register 6; 0x0000005C ***
TC6:                equ    $0000005C                                ;*** TC6 - Timer Input Capture/Output Compare Register 6; 0x0000005C ***


;*** TC6Hi - Timer Input Capture/Output Compare Register 6 High; 0x0000005C ***
TC6Hi:              equ    $0000005C                                ;*** TC6Hi - Timer Input Capture/Output Compare Register 6 High; 0x0000005C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC6Hi_BIT8:         equ    0                                         ; Timer Input Capture/Output Compare Register 6 Bit 8
TC6Hi_BIT9:         equ    1                                         ; Timer Input Capture/Output Compare Register 6 Bit 9
TC6Hi_BIT10:        equ    2                                         ; Timer Input Capture/Output Compare Register 6 Bit 10
TC6Hi_BIT11:        equ    3                                         ; Timer Input Capture/Output Compare Register 6 Bit 11
TC6Hi_BIT12:        equ    4                                         ; Timer Input Capture/Output Compare Register 6 Bit 12
TC6Hi_BIT13:        equ    5                                         ; Timer Input Capture/Output Compare Register 6 Bit 13
TC6Hi_BIT14:        equ    6                                         ; Timer Input Capture/Output Compare Register 6 Bit 14
TC6Hi_BIT15:        equ    7                                         ; Timer Input Capture/Output Compare Register 6 Bit 15
; bit position masks
mTC6Hi_BIT8:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 6 Bit 8
mTC6Hi_BIT9:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 6 Bit 9
mTC6Hi_BIT10:       equ    %00000100                                ; Timer Input Capture/Output Compare Register 6 Bit 10
mTC6Hi_BIT11:       equ    %00001000                                ; Timer Input Capture/Output Compare Register 6 Bit 11
mTC6Hi_BIT12:       equ    %00010000                                ; Timer Input Capture/Output Compare Register 6 Bit 12
mTC6Hi_BIT13:       equ    %00100000                                ; Timer Input Capture/Output Compare Register 6 Bit 13
mTC6Hi_BIT14:       equ    %01000000                                ; Timer Input Capture/Output Compare Register 6 Bit 14
mTC6Hi_BIT15:       equ    %10000000                                ; Timer Input Capture/Output Compare Register 6 Bit 15


;*** TC6Lo - Timer Input Capture/Output Compare Register 6 Low; 0x0000005D ***
TC6Lo:              equ    $0000005D                                ;*** TC6Lo - Timer Input Capture/Output Compare Register 6 Low; 0x0000005D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC6Lo_BIT0:         equ    0                                         ; Timer Input Capture/Output Compare Register 6 Bit 0
TC6Lo_BIT1:         equ    1                                         ; Timer Input Capture/Output Compare Register 6 Bit 1
TC6Lo_BIT2:         equ    2                                         ; Timer Input Capture/Output Compare Register 6 Bit 2
TC6Lo_BIT3:         equ    3                                         ; Timer Input Capture/Output Compare Register 6 Bit 3
TC6Lo_BIT4:         equ    4                                         ; Timer Input Capture/Output Compare Register 6 Bit 4
TC6Lo_BIT5:         equ    5                                         ; Timer Input Capture/Output Compare Register 6 Bit 5
TC6Lo_BIT6:         equ    6                                         ; Timer Input Capture/Output Compare Register 6 Bit 6
TC6Lo_BIT7:         equ    7                                         ; Timer Input Capture/Output Compare Register 6 Bit 7
; bit position masks
mTC6Lo_BIT0:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 6 Bit 0
mTC6Lo_BIT1:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 6 Bit 1
mTC6Lo_BIT2:        equ    %00000100                                ; Timer Input Capture/Output Compare Register 6 Bit 2
mTC6Lo_BIT3:        equ    %00001000                                ; Timer Input Capture/Output Compare Register 6 Bit 3
mTC6Lo_BIT4:        equ    %00010000                                ; Timer Input Capture/Output Compare Register 6 Bit 4
mTC6Lo_BIT5:        equ    %00100000                                ; Timer Input Capture/Output Compare Register 6 Bit 5
mTC6Lo_BIT6:        equ    %01000000                                ; Timer Input Capture/Output Compare Register 6 Bit 6
mTC6Lo_BIT7:        equ    %10000000                                ; Timer Input Capture/Output Compare Register 6 Bit 7


;*** TC7 - Timer Input Capture/Output Compare Register 7; 0x0000005E ***
TC7:                equ    $0000005E                                ;*** TC7 - Timer Input Capture/Output Compare Register 7; 0x0000005E ***


;*** TC7Hi - Timer Input Capture/Output Compare Register 7 High; 0x0000005E ***
TC7Hi:              equ    $0000005E                                ;*** TC7Hi - Timer Input Capture/Output Compare Register 7 High; 0x0000005E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC7Hi_BIT8:         equ    0                                         ; Timer Input Capture/Output Compare Register 7 Bit 8
TC7Hi_BIT9:         equ    1                                         ; Timer Input Capture/Output Compare Register 7 Bit 9
TC7Hi_BIT10:        equ    2                                         ; Timer Input Capture/Output Compare Register 7 Bit 10
TC7Hi_BIT11:        equ    3                                         ; Timer Input Capture/Output Compare Register 7 Bit 11
TC7Hi_BIT12:        equ    4                                         ; Timer Input Capture/Output Compare Register 7 Bit 12
TC7Hi_BIT13:        equ    5                                         ; Timer Input Capture/Output Compare Register 7 Bit 13
TC7Hi_BIT14:        equ    6                                         ; Timer Input Capture/Output Compare Register 7 Bit 14
TC7Hi_BIT15:        equ    7                                         ; Timer Input Capture/Output Compare Register 7 Bit 15
; bit position masks
mTC7Hi_BIT8:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 7 Bit 8
mTC7Hi_BIT9:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 7 Bit 9
mTC7Hi_BIT10:       equ    %00000100                                ; Timer Input Capture/Output Compare Register 7 Bit 10
mTC7Hi_BIT11:       equ    %00001000                                ; Timer Input Capture/Output Compare Register 7 Bit 11
mTC7Hi_BIT12:       equ    %00010000                                ; Timer Input Capture/Output Compare Register 7 Bit 12
mTC7Hi_BIT13:       equ    %00100000                                ; Timer Input Capture/Output Compare Register 7 Bit 13
mTC7Hi_BIT14:       equ    %01000000                                ; Timer Input Capture/Output Compare Register 7 Bit 14
mTC7Hi_BIT15:       equ    %10000000                                ; Timer Input Capture/Output Compare Register 7 Bit 15


;*** TC7Lo - Timer Input Capture/Output Compare Register 7 Low; 0x0000005F ***
TC7Lo:              equ    $0000005F                                ;*** TC7Lo - Timer Input Capture/Output Compare Register 7 Low; 0x0000005F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC7Lo_BIT0:         equ    0                                         ; Timer Input Capture/Output Compare Register 7 Bit 0
TC7Lo_BIT1:         equ    1                                         ; Timer Input Capture/Output Compare Register 7 Bit 1
TC7Lo_BIT2:         equ    2                                         ; Timer Input Capture/Output Compare Register 7 Bit 2
TC7Lo_BIT3:         equ    3                                         ; Timer Input Capture/Output Compare Register 7 Bit 3
TC7Lo_BIT4:         equ    4                                         ; Timer Input Capture/Output Compare Register 7 Bit 4
TC7Lo_BIT5:         equ    5                                         ; Timer Input Capture/Output Compare Register 7 Bit 5
TC7Lo_BIT6:         equ    6                                         ; Timer Input Capture/Output Compare Register 7 Bit 6
TC7Lo_BIT7:         equ    7                                         ; Timer Input Capture/Output Compare Register 7 Bit 7
; bit position masks
mTC7Lo_BIT0:        equ    %00000001                                ; Timer Input Capture/Output Compare Register 7 Bit 0
mTC7Lo_BIT1:        equ    %00000010                                ; Timer Input Capture/Output Compare Register 7 Bit 1
mTC7Lo_BIT2:        equ    %00000100                                ; Timer Input Capture/Output Compare Register 7 Bit 2
mTC7Lo_BIT3:        equ    %00001000                                ; Timer Input Capture/Output Compare Register 7 Bit 3
mTC7Lo_BIT4:        equ    %00010000                                ; Timer Input Capture/Output Compare Register 7 Bit 4
mTC7Lo_BIT5:        equ    %00100000                                ; Timer Input Capture/Output Compare Register 7 Bit 5
mTC7Lo_BIT6:        equ    %01000000                                ; Timer Input Capture/Output Compare Register 7 Bit 6
mTC7Lo_BIT7:        equ    %10000000                                ; Timer Input Capture/Output Compare Register 7 Bit 7


;*** PACTL - 16-Bit Pulse Accumulator A Control Register; 0x00000060 ***
PACTL:              equ    $00000060                                ;*** PACTL - 16-Bit Pulse Accumulator A Control Register; 0x00000060 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PACTL_PAI:          equ    0                                         ; Pulse Accumulator Input Interrupt enable
PACTL_PAOVI:        equ    1                                         ; Pulse Accumulator A Overflow Interrupt enable
PACTL_CLK0:         equ    2                                         ; Clock Select Bit 0
PACTL_CLK1:         equ    3                                         ; Clock Select Bit 1
PACTL_PEDGE:        equ    4                                         ; Pulse Accumulator Edge Control
PACTL_PAMOD:        equ    5                                         ; Pulse Accumulator Mode
PACTL_PAEN:         equ    6                                         ; Pulse Accumulator A System Enable
; bit position masks
mPACTL_PAI:         equ    %00000001                                ; Pulse Accumulator Input Interrupt enable
mPACTL_PAOVI:       equ    %00000010                                ; Pulse Accumulator A Overflow Interrupt enable
mPACTL_CLK0:        equ    %00000100                                ; Clock Select Bit 0
mPACTL_CLK1:        equ    %00001000                                ; Clock Select Bit 1
mPACTL_PEDGE:       equ    %00010000                                ; Pulse Accumulator Edge Control
mPACTL_PAMOD:       equ    %00100000                                ; Pulse Accumulator Mode
mPACTL_PAEN:        equ    %01000000                                ; Pulse Accumulator A System Enable


;*** PAFLG - Pulse Accumulator A Flag Register; 0x00000061 ***
PAFLG:              equ    $00000061                                ;*** PAFLG - Pulse Accumulator A Flag Register; 0x00000061 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PAFLG_PAIF:         equ    0                                         ; Pulse Accumulator Input edge Flag
PAFLG_PAOVF:        equ    1                                         ; Pulse Accumulator A Overflow Flag
; bit position masks
mPAFLG_PAIF:        equ    %00000001                                ; Pulse Accumulator Input edge Flag
mPAFLG_PAOVF:       equ    %00000010                                ; Pulse Accumulator A Overflow Flag


;*** PACN32 - Pulse Accumulators Count 32 Register; 0x00000062 ***
PACN32:             equ    $00000062                                ;*** PACN32 - Pulse Accumulators Count 32 Register; 0x00000062 ***


;*** PACN3 - Pulse Accumulators Count 3 Register; 0x00000062 ***
PACN3:              equ    $00000062                                ;*** PACN3 - Pulse Accumulators Count 3 Register; 0x00000062 ***


;*** PACN2 - Pulse Accumulators Count 2 Register; 0x00000063 ***
PACN2:              equ    $00000063                                ;*** PACN2 - Pulse Accumulators Count 2 Register; 0x00000063 ***


;*** PACN10 - Pulse Accumulators Count 10 Register; 0x00000064 ***
PACN10:             equ    $00000064                                ;*** PACN10 - Pulse Accumulators Count 10 Register; 0x00000064 ***


;*** PACN1 - Pulse Accumulators Count 1 Register; 0x00000064 ***
PACN1:              equ    $00000064                                ;*** PACN1 - Pulse Accumulators Count 1 Register; 0x00000064 ***


;*** PACN0 - Pulse Accumulators Count 0 Register; 0x00000065 ***
PACN0:              equ    $00000065                                ;*** PACN0 - Pulse Accumulators Count 0 Register; 0x00000065 ***


;*** MCCTL - Modulus Down Counter underflow; 0x00000066 ***
MCCTL:              equ    $00000066                                ;*** MCCTL - Modulus Down Counter underflow; 0x00000066 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
MCCTL_MCPR0:        equ    0                                         ; Modulus Counter Prescaler select 0
MCCTL_MCPR1:        equ    1                                         ; Modulus Counter Prescaler select 1
MCCTL_MCEN:         equ    2                                         ; Modulus Down-Counter Enable
MCCTL_FLMC:         equ    3                                         ; Force Load Register into the Modulus Counter Count Register
MCCTL_ICLAT:        equ    4                                         ; Input Capture Force Latch Action
MCCTL_RDMCL:        equ    5                                         ; Read Modulus Down-Counter Load
MCCTL_MODMC:        equ    6                                         ; Modulus Mode Enable
MCCTL_MCZI:         equ    7                                         ; Modulus Counter Underflow Interrupt Enable
; bit position masks
mMCCTL_MCPR0:       equ    %00000001                                ; Modulus Counter Prescaler select 0
mMCCTL_MCPR1:       equ    %00000010                                ; Modulus Counter Prescaler select 1
mMCCTL_MCEN:        equ    %00000100                                ; Modulus Down-Counter Enable
mMCCTL_FLMC:        equ    %00001000                                ; Force Load Register into the Modulus Counter Count Register
mMCCTL_ICLAT:       equ    %00010000                                ; Input Capture Force Latch Action
mMCCTL_RDMCL:       equ    %00100000                                ; Read Modulus Down-Counter Load
mMCCTL_MODMC:       equ    %01000000                                ; Modulus Mode Enable
mMCCTL_MCZI:        equ    %10000000                                ; Modulus Counter Underflow Interrupt Enable


;*** MCFLG - 16-Bit Modulus Down Counter Flag Register; 0x00000067 ***
MCFLG:              equ    $00000067                                ;*** MCFLG - 16-Bit Modulus Down Counter Flag Register; 0x00000067 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
MCFLG_POLF0:        equ    0                                         ; First Input Capture Polarity Status 0
MCFLG_POLF1:        equ    1                                         ; First Input Capture Polarity Status 1
MCFLG_POLF2:        equ    2                                         ; First Input Capture Polarity Status 2
MCFLG_POLF3:        equ    3                                         ; First Input Capture Polarity Status 3
MCFLG_MCZF:         equ    7                                         ; Modulus Counter Underflow Flag
; bit position masks
mMCFLG_POLF0:       equ    %00000001                                ; First Input Capture Polarity Status 0
mMCFLG_POLF1:       equ    %00000010                                ; First Input Capture Polarity Status 1
mMCFLG_POLF2:       equ    %00000100                                ; First Input Capture Polarity Status 2
mMCFLG_POLF3:       equ    %00001000                                ; First Input Capture Polarity Status 3
mMCFLG_MCZF:        equ    %10000000                                ; Modulus Counter Underflow Flag


;*** ICPAR - Input Control Pulse Accumulator Register; 0x00000068 ***
ICPAR:              equ    $00000068                                ;*** ICPAR - Input Control Pulse Accumulator Register; 0x00000068 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ICPAR_PA0EN:        equ    0                                         ; 8-Bit Pulse Accumulator 0 Enable
ICPAR_PA1EN:        equ    1                                         ; 8-Bit Pulse Accumulator 1 Enable
ICPAR_PA2EN:        equ    2                                         ; 8-Bit Pulse Accumulator 2 Enable
ICPAR_PA3EN:        equ    3                                         ; 8-Bit Pulse Accumulator 3 Enable
; bit position masks
mICPAR_PA0EN:       equ    %00000001                                ; 8-Bit Pulse Accumulator 0 Enable
mICPAR_PA1EN:       equ    %00000010                                ; 8-Bit Pulse Accumulator 1 Enable
mICPAR_PA2EN:       equ    %00000100                                ; 8-Bit Pulse Accumulator 2 Enable
mICPAR_PA3EN:       equ    %00001000                                ; 8-Bit Pulse Accumulator 3 Enable


;*** DLYCT - Delay Counter Control Register; 0x00000069 ***
DLYCT:              equ    $00000069                                ;*** DLYCT - Delay Counter Control Register; 0x00000069 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DLYCT_DLY0:         equ    0                                         ; Delay Counter Select 0
DLYCT_DLY1:         equ    1                                         ; Delay Counter Select 1
; bit position masks
mDLYCT_DLY0:        equ    %00000001                                ; Delay Counter Select 0
mDLYCT_DLY1:        equ    %00000010                                ; Delay Counter Select 1


;*** ICOVW - Input Control Overwrite Register; 0x0000006A ***
ICOVW:              equ    $0000006A                                ;*** ICOVW - Input Control Overwrite Register; 0x0000006A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ICOVW_NOVW0:        equ    0                                         ; No Input Capture Overwrite 0
ICOVW_NOVW1:        equ    1                                         ; No Input Capture Overwrite 1
ICOVW_NOVW2:        equ    2                                         ; No Input Capture Overwrite 2
ICOVW_NOVW3:        equ    3                                         ; No Input Capture Overwrite 3
ICOVW_NOVW4:        equ    4                                         ; No Input Capture Overwrite 4
ICOVW_NOVW5:        equ    5                                         ; No Input Capture Overwrite 5
ICOVW_NOVW6:        equ    6                                         ; No Input Capture Overwrite 6
ICOVW_NOVW7:        equ    7                                         ; No Input Capture Overwrite 7
; bit position masks
mICOVW_NOVW0:       equ    %00000001                                ; No Input Capture Overwrite 0
mICOVW_NOVW1:       equ    %00000010                                ; No Input Capture Overwrite 1
mICOVW_NOVW2:       equ    %00000100                                ; No Input Capture Overwrite 2
mICOVW_NOVW3:       equ    %00001000                                ; No Input Capture Overwrite 3
mICOVW_NOVW4:       equ    %00010000                                ; No Input Capture Overwrite 4
mICOVW_NOVW5:       equ    %00100000                                ; No Input Capture Overwrite 5
mICOVW_NOVW6:       equ    %01000000                                ; No Input Capture Overwrite 6
mICOVW_NOVW7:       equ    %10000000                                ; No Input Capture Overwrite 7


;*** ICSYS - Input Control System Control Register; 0x0000006B ***
ICSYS:              equ    $0000006B                                ;*** ICSYS - Input Control System Control Register; 0x0000006B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ICSYS_LATQ:         equ    0                                         ; Input Control Latch or Queue Mode Enable
ICSYS_BUFEN:        equ    1                                         ; IC Buffer Enable
ICSYS_PACMX:        equ    2                                         ; 8-Bit Pulse Accumulators Maximum Count
ICSYS_TFMOD:        equ    3                                         ; Timer Flag-setting Mode
ICSYS_SH04:         equ    4                                         ; Share Input action of Input Capture Channels 0 and 4
ICSYS_SH15:         equ    5                                         ; Share Input action of Input Capture Channels 1 and 5
ICSYS_SH26:         equ    6                                         ; Share Input action of Input Capture Channels 2 and 6
ICSYS_SH37:         equ    7                                         ; Share Input action of Input Capture Channels 3 and 7
; bit position masks
mICSYS_LATQ:        equ    %00000001                                ; Input Control Latch or Queue Mode Enable
mICSYS_BUFEN:       equ    %00000010                                ; IC Buffer Enable
mICSYS_PACMX:       equ    %00000100                                ; 8-Bit Pulse Accumulators Maximum Count
mICSYS_TFMOD:       equ    %00001000                                ; Timer Flag-setting Mode
mICSYS_SH04:        equ    %00010000                                ; Share Input action of Input Capture Channels 0 and 4
mICSYS_SH15:        equ    %00100000                                ; Share Input action of Input Capture Channels 1 and 5
mICSYS_SH26:        equ    %01000000                                ; Share Input action of Input Capture Channels 2 and 6
mICSYS_SH37:        equ    %10000000                                ; Share Input action of Input Capture Channels 3 and 7


;*** PBCTL - 16-Bit Pulse Accumulator B Control Register; 0x00000070 ***
PBCTL:              equ    $00000070                                ;*** PBCTL - 16-Bit Pulse Accumulator B Control Register; 0x00000070 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PBCTL_PBOVI:        equ    1                                         ; Pulse Accumulator B Overflow Interrupt enable
PBCTL_PBEN:         equ    6                                         ; Pulse Accumulator B System Enable
; bit position masks
mPBCTL_PBOVI:       equ    %00000010                                ; Pulse Accumulator B Overflow Interrupt enable
mPBCTL_PBEN:        equ    %01000000                                ; Pulse Accumulator B System Enable


;*** PBFLG - Pulse Accumulator B Flag Register; 0x00000071 ***
PBFLG:              equ    $00000071                                ;*** PBFLG - Pulse Accumulator B Flag Register; 0x00000071 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PBFLG_PBOVF:        equ    1                                         ; Pulse Accumulator B Overflow Flag
; bit position masks
mPBFLG_PBOVF:       equ    %00000010                                ; Pulse Accumulator B Overflow Flag


;*** PA32H - 8-Bit Pulse Accumulators Holding 32 Register; 0x00000072 ***
PA32H:              equ    $00000072                                ;*** PA32H - 8-Bit Pulse Accumulators Holding 32 Register; 0x00000072 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PA32H_BIT0:         equ    0                                         ; Pulse Accumulator Bit 0
PA32H_BIT1:         equ    1                                         ; Pulse Accumulator Bit 1
PA32H_BIT2:         equ    2                                         ; Pulse Accumulator Bit 2
PA32H_BIT3:         equ    3                                         ; Pulse Accumulator Bit 3
PA32H_BIT4:         equ    4                                         ; Pulse Accumulator Bit 4
PA32H_BIT5:         equ    5                                         ; Pulse Accumulator Bit 5
PA32H_BIT6:         equ    6                                         ; Pulse Accumulator Bit 6
PA32H_BIT7:         equ    7                                         ; Pulse Accumulator Bit 7
PA32H_BIT8:         equ    8                                         ; Pulse Accumulator Bit 8
PA32H_BIT9:         equ    9                                         ; Pulse Accumulator Bit 9
PA32H_BIT10:        equ    10                                        ; Pulse Accumulator Bit 10
PA32H_BIT11:        equ    11                                        ; Pulse Accumulator Bit 11
PA32H_BIT12:        equ    12                                        ; Pulse Accumulator Bit 12
PA32H_BIT13:        equ    13                                        ; Pulse Accumulator Bit 13
PA32H_BIT14:        equ    14                                        ; Pulse Accumulator Bit 14
PA32H_BIT15:        equ    15                                        ; Pulse Accumulator Bit 15
; bit position masks
mPA32H_BIT0:        equ    %00000001                                ; Pulse Accumulator Bit 0
mPA32H_BIT1:        equ    %00000010                                ; Pulse Accumulator Bit 1
mPA32H_BIT2:        equ    %00000100                                ; Pulse Accumulator Bit 2
mPA32H_BIT3:        equ    %00001000                                ; Pulse Accumulator Bit 3
mPA32H_BIT4:        equ    %00010000                                ; Pulse Accumulator Bit 4
mPA32H_BIT5:        equ    %00100000                                ; Pulse Accumulator Bit 5
mPA32H_BIT6:        equ    %01000000                                ; Pulse Accumulator Bit 6
mPA32H_BIT7:        equ    %10000000                                ; Pulse Accumulator Bit 7
mPA32H_BIT8:        equ    %100000000                               ; Pulse Accumulator Bit 8
mPA32H_BIT9:        equ    %1000000000                              ; Pulse Accumulator Bit 9
mPA32H_BIT10:       equ    %10000000000                             ; Pulse Accumulator Bit 10
mPA32H_BIT11:       equ    %100000000000                            ; Pulse Accumulator Bit 11
mPA32H_BIT12:       equ    %1000000000000                           ; Pulse Accumulator Bit 12
mPA32H_BIT13:       equ    %10000000000000                          ; Pulse Accumulator Bit 13
mPA32H_BIT14:       equ    %100000000000000                         ; Pulse Accumulator Bit 14
mPA32H_BIT15:       equ    %1000000000000000                        ; Pulse Accumulator Bit 15


;*** PA3H - 8-Bit Pulse Accumulators Holding 3 Register; 0x00000072 ***
PA3H:               equ    $00000072                                ;*** PA3H - 8-Bit Pulse Accumulators Holding 3 Register; 0x00000072 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PA3H_BIT0:          equ    0                                         ; Pulse Accumulator Bit 0
PA3H_BIT1:          equ    1                                         ; Pulse Accumulator Bit 1
PA3H_BIT2:          equ    2                                         ; Pulse Accumulator Bit 2
PA3H_BIT3:          equ    3                                         ; Pulse Accumulator Bit 3
PA3H_BIT4:          equ    4                                         ; Pulse Accumulator Bit 4
PA3H_BIT5:          equ    5                                         ; Pulse Accumulator Bit 5
PA3H_BIT6:          equ    6                                         ; Pulse Accumulator Bit 6
PA3H_BIT7:          equ    7                                         ; Pulse Accumulator Bit 7
; bit position masks
mPA3H_BIT0:         equ    %00000001                                ; Pulse Accumulator Bit 0
mPA3H_BIT1:         equ    %00000010                                ; Pulse Accumulator Bit 1
mPA3H_BIT2:         equ    %00000100                                ; Pulse Accumulator Bit 2
mPA3H_BIT3:         equ    %00001000                                ; Pulse Accumulator Bit 3
mPA3H_BIT4:         equ    %00010000                                ; Pulse Accumulator Bit 4
mPA3H_BIT5:         equ    %00100000                                ; Pulse Accumulator Bit 5
mPA3H_BIT6:         equ    %01000000                                ; Pulse Accumulator Bit 6
mPA3H_BIT7:         equ    %10000000                                ; Pulse Accumulator Bit 7


;*** PA2H - 8-Bit Pulse Accumulators Holding 2 Register; 0x00000073 ***
PA2H:               equ    $00000073                                ;*** PA2H - 8-Bit Pulse Accumulators Holding 2 Register; 0x00000073 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PA2H_BIT0:          equ    0                                         ; Pulse Accumulator Bit 0
PA2H_BIT1:          equ    1                                         ; Pulse Accumulator Bit 1
PA2H_BIT2:          equ    2                                         ; Pulse Accumulator Bit 2
PA2H_BIT3:          equ    3                                         ; Pulse Accumulator Bit 3
PA2H_BIT4:          equ    4                                         ; Pulse Accumulator Bit 4
PA2H_BIT5:          equ    5                                         ; Pulse Accumulator Bit 5
PA2H_BIT6:          equ    6                                         ; Pulse Accumulator Bit 6
PA2H_BIT7:          equ    7                                         ; Pulse Accumulator Bit 7
; bit position masks
mPA2H_BIT0:         equ    %00000001                                ; Pulse Accumulator Bit 0
mPA2H_BIT1:         equ    %00000010                                ; Pulse Accumulator Bit 1
mPA2H_BIT2:         equ    %00000100                                ; Pulse Accumulator Bit 2
mPA2H_BIT3:         equ    %00001000                                ; Pulse Accumulator Bit 3
mPA2H_BIT4:         equ    %00010000                                ; Pulse Accumulator Bit 4
mPA2H_BIT5:         equ    %00100000                                ; Pulse Accumulator Bit 5
mPA2H_BIT6:         equ    %01000000                                ; Pulse Accumulator Bit 6
mPA2H_BIT7:         equ    %10000000                                ; Pulse Accumulator Bit 7


;*** PA10H - 8-Bit Pulse Accumulators Holding 10 Register; 0x00000074 ***
PA10H:              equ    $00000074                                ;*** PA10H - 8-Bit Pulse Accumulators Holding 10 Register; 0x00000074 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PA10H_BIT0:         equ    0                                         ; Pulse Accumulator Bit 0
PA10H_BIT1:         equ    1                                         ; Pulse Accumulator Bit 1
PA10H_BIT2:         equ    2                                         ; Pulse Accumulator Bit 2
PA10H_BIT3:         equ    3                                         ; Pulse Accumulator Bit 3
PA10H_BIT4:         equ    4                                         ; Pulse Accumulator Bit 4
PA10H_BIT5:         equ    5                                         ; Pulse Accumulator Bit 5
PA10H_BIT6:         equ    6                                         ; Pulse Accumulator Bit 6
PA10H_BIT7:         equ    7                                         ; Pulse Accumulator Bit 7
PA10H_BIT8:         equ    8                                         ; Pulse Accumulator Bit 8
PA10H_BIT9:         equ    9                                         ; Pulse Accumulator Bit 9
PA10H_BIT10:        equ    10                                        ; Pulse Accumulator Bit 10
PA10H_BIT11:        equ    11                                        ; Pulse Accumulator Bit 11
PA10H_BIT12:        equ    12                                        ; Pulse Accumulator Bit 12
PA10H_BIT13:        equ    13                                        ; Pulse Accumulator Bit 13
PA10H_BIT14:        equ    14                                        ; Pulse Accumulator Bit 14
PA10H_BIT15:        equ    15                                        ; Pulse Accumulator Bit 15
; bit position masks
mPA10H_BIT0:        equ    %00000001                                ; Pulse Accumulator Bit 0
mPA10H_BIT1:        equ    %00000010                                ; Pulse Accumulator Bit 1
mPA10H_BIT2:        equ    %00000100                                ; Pulse Accumulator Bit 2
mPA10H_BIT3:        equ    %00001000                                ; Pulse Accumulator Bit 3
mPA10H_BIT4:        equ    %00010000                                ; Pulse Accumulator Bit 4
mPA10H_BIT5:        equ    %00100000                                ; Pulse Accumulator Bit 5
mPA10H_BIT6:        equ    %01000000                                ; Pulse Accumulator Bit 6
mPA10H_BIT7:        equ    %10000000                                ; Pulse Accumulator Bit 7
mPA10H_BIT8:        equ    %100000000                               ; Pulse Accumulator Bit 8
mPA10H_BIT9:        equ    %1000000000                              ; Pulse Accumulator Bit 9
mPA10H_BIT10:       equ    %10000000000                             ; Pulse Accumulator Bit 10
mPA10H_BIT11:       equ    %100000000000                            ; Pulse Accumulator Bit 11
mPA10H_BIT12:       equ    %1000000000000                           ; Pulse Accumulator Bit 12
mPA10H_BIT13:       equ    %10000000000000                          ; Pulse Accumulator Bit 13
mPA10H_BIT14:       equ    %100000000000000                         ; Pulse Accumulator Bit 14
mPA10H_BIT15:       equ    %1000000000000000                        ; Pulse Accumulator Bit 15


;*** PA1H - 8-Bit Pulse Accumulators Holding 1 Register; 0x00000074 ***
PA1H:               equ    $00000074                                ;*** PA1H - 8-Bit Pulse Accumulators Holding 1 Register; 0x00000074 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PA1H_BIT0:          equ    0                                         ; Pulse Accumulator Bit 0
PA1H_BIT1:          equ    1                                         ; Pulse Accumulator Bit 1
PA1H_BIT2:          equ    2                                         ; Pulse Accumulator Bit 2
PA1H_BIT3:          equ    3                                         ; Pulse Accumulator Bit 3
PA1H_BIT4:          equ    4                                         ; Pulse Accumulator Bit 4
PA1H_BIT5:          equ    5                                         ; Pulse Accumulator Bit 5
PA1H_BIT6:          equ    6                                         ; Pulse Accumulator Bit 6
PA1H_BIT7:          equ    7                                         ; Pulse Accumulator Bit 7
; bit position masks
mPA1H_BIT0:         equ    %00000001                                ; Pulse Accumulator Bit 0
mPA1H_BIT1:         equ    %00000010                                ; Pulse Accumulator Bit 1
mPA1H_BIT2:         equ    %00000100                                ; Pulse Accumulator Bit 2
mPA1H_BIT3:         equ    %00001000                                ; Pulse Accumulator Bit 3
mPA1H_BIT4:         equ    %00010000                                ; Pulse Accumulator Bit 4
mPA1H_BIT5:         equ    %00100000                                ; Pulse Accumulator Bit 5
mPA1H_BIT6:         equ    %01000000                                ; Pulse Accumulator Bit 6
mPA1H_BIT7:         equ    %10000000                                ; Pulse Accumulator Bit 7


;*** PA0H - 8-Bit Pulse Accumulators Holding 0 Register; 0x00000075 ***
PA0H:               equ    $00000075                                ;*** PA0H - 8-Bit Pulse Accumulators Holding 0 Register; 0x00000075 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PA0H_BIT0:          equ    0                                         ; Pulse Accumulator Bit 0
PA0H_BIT1:          equ    1                                         ; Pulse Accumulator Bit 1
PA0H_BIT2:          equ    2                                         ; Pulse Accumulator Bit 2
PA0H_BIT3:          equ    3                                         ; Pulse Accumulator Bit 3
PA0H_BIT4:          equ    4                                         ; Pulse Accumulator Bit 4
PA0H_BIT5:          equ    5                                         ; Pulse Accumulator Bit 5
PA0H_BIT6:          equ    6                                         ; Pulse Accumulator Bit 6
PA0H_BIT7:          equ    7                                         ; Pulse Accumulator Bit 7
; bit position masks
mPA0H_BIT0:         equ    %00000001                                ; Pulse Accumulator Bit 0
mPA0H_BIT1:         equ    %00000010                                ; Pulse Accumulator Bit 1
mPA0H_BIT2:         equ    %00000100                                ; Pulse Accumulator Bit 2
mPA0H_BIT3:         equ    %00001000                                ; Pulse Accumulator Bit 3
mPA0H_BIT4:         equ    %00010000                                ; Pulse Accumulator Bit 4
mPA0H_BIT5:         equ    %00100000                                ; Pulse Accumulator Bit 5
mPA0H_BIT6:         equ    %01000000                                ; Pulse Accumulator Bit 6
mPA0H_BIT7:         equ    %10000000                                ; Pulse Accumulator Bit 7


;*** MCCNT - Modulus Down-Counter Count Register; 0x00000076 ***
MCCNT:              equ    $00000076                                ;*** MCCNT - Modulus Down-Counter Count Register; 0x00000076 ***


;*** MCCNThi - Modulus Down-Counter Count Register High; 0x00000076 ***
MCCNThi:            equ    $00000076                                ;*** MCCNThi - Modulus Down-Counter Count Register High; 0x00000076 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
MCCNThi_BIT8:       equ    0                                         ; Modulus Down-Counter Bit 8
MCCNThi_BIT9:       equ    1                                         ; Modulus Down-Counter Bit 9
MCCNThi_BIT10:      equ    2                                         ; Modulus Down-Counter Bit 10
MCCNThi_BIT11:      equ    3                                         ; Modulus Down-Counter Bit 11
MCCNThi_BIT12:      equ    4                                         ; Modulus Down-Counter Bit 12
MCCNThi_BIT13:      equ    5                                         ; Modulus Down-Counter Bit 13
MCCNThi_BIT14:      equ    6                                         ; Modulus Down-Counter Bit 14
MCCNThi_BIT15:      equ    7                                         ; Modulus Down-Counter Bit 15
; bit position masks
mMCCNThi_BIT8:      equ    %00000001                                ; Modulus Down-Counter Bit 8
mMCCNThi_BIT9:      equ    %00000010                                ; Modulus Down-Counter Bit 9
mMCCNThi_BIT10:     equ    %00000100                                ; Modulus Down-Counter Bit 10
mMCCNThi_BIT11:     equ    %00001000                                ; Modulus Down-Counter Bit 11
mMCCNThi_BIT12:     equ    %00010000                                ; Modulus Down-Counter Bit 12
mMCCNThi_BIT13:     equ    %00100000                                ; Modulus Down-Counter Bit 13
mMCCNThi_BIT14:     equ    %01000000                                ; Modulus Down-Counter Bit 14
mMCCNThi_BIT15:     equ    %10000000                                ; Modulus Down-Counter Bit 15


;*** MCCNTlo - Modulus Down-Counter Count Register Low; 0x00000077 ***
MCCNTlo:            equ    $00000077                                ;*** MCCNTlo - Modulus Down-Counter Count Register Low; 0x00000077 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
MCCNTlo_BIT0:       equ    0                                         ; Modulus Down-Counter Bit 0
MCCNTlo_BIT1:       equ    1                                         ; Modulus Down-Counter Bit 1
MCCNTlo_BIT2:       equ    2                                         ; Modulus Down-Counter Bit 2
MCCNTlo_BIT3:       equ    3                                         ; Modulus Down-Counter Bit 3
MCCNTlo_BIT4:       equ    4                                         ; Modulus Down-Counter Bit 4
MCCNTlo_BIT5:       equ    5                                         ; Modulus Down-Counter Bit 5
MCCNTlo_BIT6:       equ    6                                         ; Modulus Down-Counter Bit 6
MCCNTlo_BIT7:       equ    7                                         ; Modulus Down-Counter Bit 7
; bit position masks
mMCCNTlo_BIT0:      equ    %00000001                                ; Modulus Down-Counter Bit 0
mMCCNTlo_BIT1:      equ    %00000010                                ; Modulus Down-Counter Bit 1
mMCCNTlo_BIT2:      equ    %00000100                                ; Modulus Down-Counter Bit 2
mMCCNTlo_BIT3:      equ    %00001000                                ; Modulus Down-Counter Bit 3
mMCCNTlo_BIT4:      equ    %00010000                                ; Modulus Down-Counter Bit 4
mMCCNTlo_BIT5:      equ    %00100000                                ; Modulus Down-Counter Bit 5
mMCCNTlo_BIT6:      equ    %01000000                                ; Modulus Down-Counter Bit 6
mMCCNTlo_BIT7:      equ    %10000000                                ; Modulus Down-Counter Bit 7


;*** TC0H - Timer Input Capture Holding Registers 0; 0x00000078 ***
TC0H:               equ    $00000078                                ;*** TC0H - Timer Input Capture Holding Registers 0; 0x00000078 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC0H_BIT0:          equ    0                                         ; Timer Input Capture Holding Bit 0
TC0H_BIT1:          equ    1                                         ; Timer Input Capture Holding Bit 1
TC0H_BIT2:          equ    2                                         ; Timer Input Capture Holding Bit 2
TC0H_BIT3:          equ    3                                         ; Timer Input Capture Holding Bit 3
TC0H_BIT4:          equ    4                                         ; Timer Input Capture Holding Bit 4
TC0H_BIT5:          equ    5                                         ; Timer Input Capture Holding Bit 5
TC0H_BIT6:          equ    6                                         ; Timer Input Capture Holding Bit 6
TC0H_BIT7:          equ    7                                         ; Timer Input Capture Holding Bit 7
TC0H_BIT8:          equ    8                                         ; Timer Input Capture Holding Bit 8
TC0H_BIT9:          equ    9                                         ; Timer Input Capture Holding Bit 9
TC0H_BIT10:         equ    10                                        ; Timer Input Capture Holding Bit 10
TC0H_BIT11:         equ    11                                        ; Timer Input Capture Holding Bit 11
TC0H_BIT12:         equ    12                                        ; Timer Input Capture Holding Bit 12
TC0H_BIT13:         equ    13                                        ; Timer Input Capture Holding Bit 13
TC0H_BIT14:         equ    14                                        ; Timer Input Capture Holding Bit 14
TC0H_BIT15:         equ    15                                        ; Timer Input Capture Holding Bit 15
; bit position masks
mTC0H_BIT0:         equ    %00000001                                ; Timer Input Capture Holding Bit 0
mTC0H_BIT1:         equ    %00000010                                ; Timer Input Capture Holding Bit 1
mTC0H_BIT2:         equ    %00000100                                ; Timer Input Capture Holding Bit 2
mTC0H_BIT3:         equ    %00001000                                ; Timer Input Capture Holding Bit 3
mTC0H_BIT4:         equ    %00010000                                ; Timer Input Capture Holding Bit 4
mTC0H_BIT5:         equ    %00100000                                ; Timer Input Capture Holding Bit 5
mTC0H_BIT6:         equ    %01000000                                ; Timer Input Capture Holding Bit 6
mTC0H_BIT7:         equ    %10000000                                ; Timer Input Capture Holding Bit 7
mTC0H_BIT8:         equ    %100000000                               ; Timer Input Capture Holding Bit 8
mTC0H_BIT9:         equ    %1000000000                              ; Timer Input Capture Holding Bit 9
mTC0H_BIT10:        equ    %10000000000                             ; Timer Input Capture Holding Bit 10
mTC0H_BIT11:        equ    %100000000000                            ; Timer Input Capture Holding Bit 11
mTC0H_BIT12:        equ    %1000000000000                           ; Timer Input Capture Holding Bit 12
mTC0H_BIT13:        equ    %10000000000000                          ; Timer Input Capture Holding Bit 13
mTC0H_BIT14:        equ    %100000000000000                         ; Timer Input Capture Holding Bit 14
mTC0H_BIT15:        equ    %1000000000000000                        ; Timer Input Capture Holding Bit 15


;*** TC0Hhi - Timer Input Capture Holding Registers 0 High; 0x00000078 ***
TC0Hhi:             equ    $00000078                                ;*** TC0Hhi - Timer Input Capture Holding Registers 0 High; 0x00000078 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC0Hhi_BIT8:        equ    0                                         ; Timer Input Capture Holding Bit 8
TC0Hhi_BIT9:        equ    1                                         ; Timer Input Capture Holding Bit 9
TC0Hhi_BIT10:       equ    2                                         ; Timer Input Capture Holding Bit 10
TC0Hhi_BIT11:       equ    3                                         ; Timer Input Capture Holding Bit 11
TC0Hhi_BIT12:       equ    4                                         ; Timer Input Capture Holding Bit 12
TC0Hhi_BIT13:       equ    5                                         ; Timer Input Capture Holding Bit 13
TC0Hhi_BIT14:       equ    6                                         ; Timer Input Capture Holding Bit 14
TC0Hhi_BIT15:       equ    7                                         ; Timer Input Capture Holding Bit 15
; bit position masks
mTC0Hhi_BIT8:       equ    %00000001                                ; Timer Input Capture Holding Bit 8
mTC0Hhi_BIT9:       equ    %00000010                                ; Timer Input Capture Holding Bit 9
mTC0Hhi_BIT10:      equ    %00000100                                ; Timer Input Capture Holding Bit 10
mTC0Hhi_BIT11:      equ    %00001000                                ; Timer Input Capture Holding Bit 11
mTC0Hhi_BIT12:      equ    %00010000                                ; Timer Input Capture Holding Bit 12
mTC0Hhi_BIT13:      equ    %00100000                                ; Timer Input Capture Holding Bit 13
mTC0Hhi_BIT14:      equ    %01000000                                ; Timer Input Capture Holding Bit 14
mTC0Hhi_BIT15:      equ    %10000000                                ; Timer Input Capture Holding Bit 15


;*** TC0Hlo - Timer Input Capture Holding Registers 0 Low; 0x00000079 ***
TC0Hlo:             equ    $00000079                                ;*** TC0Hlo - Timer Input Capture Holding Registers 0 Low; 0x00000079 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC0Hlo_BIT0:        equ    0                                         ; Timer Input Capture Holding Bit 0
TC0Hlo_BIT1:        equ    1                                         ; Timer Input Capture Holding Bit 1
TC0Hlo_BIT2:        equ    2                                         ; Timer Input Capture Holding Bit 2
TC0Hlo_BIT3:        equ    3                                         ; Timer Input Capture Holding Bit 3
TC0Hlo_BIT4:        equ    4                                         ; Timer Input Capture Holding Bit 4
TC0Hlo_BIT5:        equ    5                                         ; Timer Input Capture Holding Bit 5
TC0Hlo_BIT6:        equ    6                                         ; Timer Input Capture Holding Bit 6
TC0Hlo_BIT7:        equ    7                                         ; Timer Input Capture Holding Bit 7
; bit position masks
mTC0Hlo_BIT0:       equ    %00000001                                ; Timer Input Capture Holding Bit 0
mTC0Hlo_BIT1:       equ    %00000010                                ; Timer Input Capture Holding Bit 1
mTC0Hlo_BIT2:       equ    %00000100                                ; Timer Input Capture Holding Bit 2
mTC0Hlo_BIT3:       equ    %00001000                                ; Timer Input Capture Holding Bit 3
mTC0Hlo_BIT4:       equ    %00010000                                ; Timer Input Capture Holding Bit 4
mTC0Hlo_BIT5:       equ    %00100000                                ; Timer Input Capture Holding Bit 5
mTC0Hlo_BIT6:       equ    %01000000                                ; Timer Input Capture Holding Bit 6
mTC0Hlo_BIT7:       equ    %10000000                                ; Timer Input Capture Holding Bit 7


;*** TC1H - Timer Input Capture Holding Registers 1; 0x0000007A ***
TC1H:               equ    $0000007A                                ;*** TC1H - Timer Input Capture Holding Registers 1; 0x0000007A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC1H_BIT0:          equ    0                                         ; Timer Input Capture Holding Bit 0
TC1H_BIT1:          equ    1                                         ; Timer Input Capture Holding Bit 1
TC1H_BIT2:          equ    2                                         ; Timer Input Capture Holding Bit 2
TC1H_BIT3:          equ    3                                         ; Timer Input Capture Holding Bit 3
TC1H_BIT4:          equ    4                                         ; Timer Input Capture Holding Bit 4
TC1H_BIT5:          equ    5                                         ; Timer Input Capture Holding Bit 5
TC1H_BIT6:          equ    6                                         ; Timer Input Capture Holding Bit 6
TC1H_BIT7:          equ    7                                         ; Timer Input Capture Holding Bit 7
TC1H_BIT8:          equ    8                                         ; Timer Input Capture Holding Bit 8
TC1H_BIT9:          equ    9                                         ; Timer Input Capture Holding Bit 9
TC1H_BIT10:         equ    10                                        ; Timer Input Capture Holding Bit 10
TC1H_BIT11:         equ    11                                        ; Timer Input Capture Holding Bit 11
TC1H_BIT12:         equ    12                                        ; Timer Input Capture Holding Bit 12
TC1H_BIT13:         equ    13                                        ; Timer Input Capture Holding Bit 13
TC1H_BIT14:         equ    14                                        ; Timer Input Capture Holding Bit 14
TC1H_BIT15:         equ    15                                        ; Timer Input Capture Holding Bit 15
; bit position masks
mTC1H_BIT0:         equ    %00000001                                ; Timer Input Capture Holding Bit 0
mTC1H_BIT1:         equ    %00000010                                ; Timer Input Capture Holding Bit 1
mTC1H_BIT2:         equ    %00000100                                ; Timer Input Capture Holding Bit 2
mTC1H_BIT3:         equ    %00001000                                ; Timer Input Capture Holding Bit 3
mTC1H_BIT4:         equ    %00010000                                ; Timer Input Capture Holding Bit 4
mTC1H_BIT5:         equ    %00100000                                ; Timer Input Capture Holding Bit 5
mTC1H_BIT6:         equ    %01000000                                ; Timer Input Capture Holding Bit 6
mTC1H_BIT7:         equ    %10000000                                ; Timer Input Capture Holding Bit 7
mTC1H_BIT8:         equ    %100000000                               ; Timer Input Capture Holding Bit 8
mTC1H_BIT9:         equ    %1000000000                              ; Timer Input Capture Holding Bit 9
mTC1H_BIT10:        equ    %10000000000                             ; Timer Input Capture Holding Bit 10
mTC1H_BIT11:        equ    %100000000000                            ; Timer Input Capture Holding Bit 11
mTC1H_BIT12:        equ    %1000000000000                           ; Timer Input Capture Holding Bit 12
mTC1H_BIT13:        equ    %10000000000000                          ; Timer Input Capture Holding Bit 13
mTC1H_BIT14:        equ    %100000000000000                         ; Timer Input Capture Holding Bit 14
mTC1H_BIT15:        equ    %1000000000000000                        ; Timer Input Capture Holding Bit 15


;*** TC1Hhi - Timer Input Capture Holding Registers 1 High; 0x0000007A ***
TC1Hhi:             equ    $0000007A                                ;*** TC1Hhi - Timer Input Capture Holding Registers 1 High; 0x0000007A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC1Hhi_BIT8:        equ    0                                         ; Timer Input Capture Holding Bit 8
TC1Hhi_BIT9:        equ    1                                         ; Timer Input Capture Holding Bit 9
TC1Hhi_BIT10:       equ    2                                         ; Timer Input Capture Holding Bit 10
TC1Hhi_BIT11:       equ    3                                         ; Timer Input Capture Holding Bit 11
TC1Hhi_BIT12:       equ    4                                         ; Timer Input Capture Holding Bit 12
TC1Hhi_BIT13:       equ    5                                         ; Timer Input Capture Holding Bit 13
TC1Hhi_BIT14:       equ    6                                         ; Timer Input Capture Holding Bit 14
TC1Hhi_BIT15:       equ    7                                         ; Timer Input Capture Holding Bit 15
; bit position masks
mTC1Hhi_BIT8:       equ    %00000001                                ; Timer Input Capture Holding Bit 8
mTC1Hhi_BIT9:       equ    %00000010                                ; Timer Input Capture Holding Bit 9
mTC1Hhi_BIT10:      equ    %00000100                                ; Timer Input Capture Holding Bit 10
mTC1Hhi_BIT11:      equ    %00001000                                ; Timer Input Capture Holding Bit 11
mTC1Hhi_BIT12:      equ    %00010000                                ; Timer Input Capture Holding Bit 12
mTC1Hhi_BIT13:      equ    %00100000                                ; Timer Input Capture Holding Bit 13
mTC1Hhi_BIT14:      equ    %01000000                                ; Timer Input Capture Holding Bit 14
mTC1Hhi_BIT15:      equ    %10000000                                ; Timer Input Capture Holding Bit 15


;*** TC1Hlo - Timer Input Capture Holding Registers 1 Low; 0x0000007B ***
TC1Hlo:             equ    $0000007B                                ;*** TC1Hlo - Timer Input Capture Holding Registers 1 Low; 0x0000007B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC1Hlo_BIT0:        equ    0                                         ; Timer Input Capture Holding Bit 0
TC1Hlo_BIT1:        equ    1                                         ; Timer Input Capture Holding Bit 1
TC1Hlo_BIT2:        equ    2                                         ; Timer Input Capture Holding Bit 2
TC1Hlo_BIT3:        equ    3                                         ; Timer Input Capture Holding Bit 3
TC1Hlo_BIT4:        equ    4                                         ; Timer Input Capture Holding Bit 4
TC1Hlo_BIT5:        equ    5                                         ; Timer Input Capture Holding Bit 5
TC1Hlo_BIT6:        equ    6                                         ; Timer Input Capture Holding Bit 6
TC1Hlo_BIT7:        equ    7                                         ; Timer Input Capture Holding Bit 7
; bit position masks
mTC1Hlo_BIT0:       equ    %00000001                                ; Timer Input Capture Holding Bit 0
mTC1Hlo_BIT1:       equ    %00000010                                ; Timer Input Capture Holding Bit 1
mTC1Hlo_BIT2:       equ    %00000100                                ; Timer Input Capture Holding Bit 2
mTC1Hlo_BIT3:       equ    %00001000                                ; Timer Input Capture Holding Bit 3
mTC1Hlo_BIT4:       equ    %00010000                                ; Timer Input Capture Holding Bit 4
mTC1Hlo_BIT5:       equ    %00100000                                ; Timer Input Capture Holding Bit 5
mTC1Hlo_BIT6:       equ    %01000000                                ; Timer Input Capture Holding Bit 6
mTC1Hlo_BIT7:       equ    %10000000                                ; Timer Input Capture Holding Bit 7


;*** TC2H - Timer Input Capture Holding Registers 2; 0x0000007C ***
TC2H:               equ    $0000007C                                ;*** TC2H - Timer Input Capture Holding Registers 2; 0x0000007C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC2H_BIT0:          equ    0                                         ; Timer Input Capture Holding Bit 0
TC2H_BIT1:          equ    1                                         ; Timer Input Capture Holding Bit 1
TC2H_BIT2:          equ    2                                         ; Timer Input Capture Holding Bit 2
TC2H_BIT3:          equ    3                                         ; Timer Input Capture Holding Bit 3
TC2H_BIT4:          equ    4                                         ; Timer Input Capture Holding Bit 4
TC2H_BIT5:          equ    5                                         ; Timer Input Capture Holding Bit 5
TC2H_BIT6:          equ    6                                         ; Timer Input Capture Holding Bit 6
TC2H_BIT7:          equ    7                                         ; Timer Input Capture Holding Bit 7
TC2H_BIT8:          equ    8                                         ; Timer Input Capture Holding Bit 8
TC2H_BIT9:          equ    9                                         ; Timer Input Capture Holding Bit 9
TC2H_BIT10:         equ    10                                        ; Timer Input Capture Holding Bit 10
TC2H_BIT11:         equ    11                                        ; Timer Input Capture Holding Bit 11
TC2H_BIT12:         equ    12                                        ; Timer Input Capture Holding Bit 12
TC2H_BIT13:         equ    13                                        ; Timer Input Capture Holding Bit 13
TC2H_BIT14:         equ    14                                        ; Timer Input Capture Holding Bit 14
TC2H_BIT15:         equ    15                                        ; Timer Input Capture Holding Bit 15
; bit position masks
mTC2H_BIT0:         equ    %00000001                                ; Timer Input Capture Holding Bit 0
mTC2H_BIT1:         equ    %00000010                                ; Timer Input Capture Holding Bit 1
mTC2H_BIT2:         equ    %00000100                                ; Timer Input Capture Holding Bit 2
mTC2H_BIT3:         equ    %00001000                                ; Timer Input Capture Holding Bit 3
mTC2H_BIT4:         equ    %00010000                                ; Timer Input Capture Holding Bit 4
mTC2H_BIT5:         equ    %00100000                                ; Timer Input Capture Holding Bit 5
mTC2H_BIT6:         equ    %01000000                                ; Timer Input Capture Holding Bit 6
mTC2H_BIT7:         equ    %10000000                                ; Timer Input Capture Holding Bit 7
mTC2H_BIT8:         equ    %100000000                               ; Timer Input Capture Holding Bit 8
mTC2H_BIT9:         equ    %1000000000                              ; Timer Input Capture Holding Bit 9
mTC2H_BIT10:        equ    %10000000000                             ; Timer Input Capture Holding Bit 10
mTC2H_BIT11:        equ    %100000000000                            ; Timer Input Capture Holding Bit 11
mTC2H_BIT12:        equ    %1000000000000                           ; Timer Input Capture Holding Bit 12
mTC2H_BIT13:        equ    %10000000000000                          ; Timer Input Capture Holding Bit 13
mTC2H_BIT14:        equ    %100000000000000                         ; Timer Input Capture Holding Bit 14
mTC2H_BIT15:        equ    %1000000000000000                        ; Timer Input Capture Holding Bit 15


;*** TC2Hhi - Timer Input Capture Holding Registers 2 High; 0x0000007C ***
TC2Hhi:             equ    $0000007C                                ;*** TC2Hhi - Timer Input Capture Holding Registers 2 High; 0x0000007C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC2Hhi_BIT8:        equ    0                                         ; Timer Input Capture Holding Bit 8
TC2Hhi_BIT9:        equ    1                                         ; Timer Input Capture Holding Bit 9
TC2Hhi_BIT10:       equ    2                                         ; Timer Input Capture Holding Bit 10
TC2Hhi_BIT11:       equ    3                                         ; Timer Input Capture Holding Bit 11
TC2Hhi_BIT12:       equ    4                                         ; Timer Input Capture Holding Bit 12
TC2Hhi_BIT13:       equ    5                                         ; Timer Input Capture Holding Bit 13
TC2Hhi_BIT14:       equ    6                                         ; Timer Input Capture Holding Bit 14
TC2Hhi_BIT15:       equ    7                                         ; Timer Input Capture Holding Bit 15
; bit position masks
mTC2Hhi_BIT8:       equ    %00000001                                ; Timer Input Capture Holding Bit 8
mTC2Hhi_BIT9:       equ    %00000010                                ; Timer Input Capture Holding Bit 9
mTC2Hhi_BIT10:      equ    %00000100                                ; Timer Input Capture Holding Bit 10
mTC2Hhi_BIT11:      equ    %00001000                                ; Timer Input Capture Holding Bit 11
mTC2Hhi_BIT12:      equ    %00010000                                ; Timer Input Capture Holding Bit 12
mTC2Hhi_BIT13:      equ    %00100000                                ; Timer Input Capture Holding Bit 13
mTC2Hhi_BIT14:      equ    %01000000                                ; Timer Input Capture Holding Bit 14
mTC2Hhi_BIT15:      equ    %10000000                                ; Timer Input Capture Holding Bit 15


;*** TC2Hlo - Timer Input Capture Holding Registers 2 Low; 0x0000007D ***
TC2Hlo:             equ    $0000007D                                ;*** TC2Hlo - Timer Input Capture Holding Registers 2 Low; 0x0000007D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC2Hlo_BIT0:        equ    0                                         ; Timer Input Capture Holding Bit 0
TC2Hlo_BIT1:        equ    1                                         ; Timer Input Capture Holding Bit 1
TC2Hlo_BIT2:        equ    2                                         ; Timer Input Capture Holding Bit 2
TC2Hlo_BIT3:        equ    3                                         ; Timer Input Capture Holding Bit 3
TC2Hlo_BIT4:        equ    4                                         ; Timer Input Capture Holding Bit 4
TC2Hlo_BIT5:        equ    5                                         ; Timer Input Capture Holding Bit 5
TC2Hlo_BIT6:        equ    6                                         ; Timer Input Capture Holding Bit 6
TC2Hlo_BIT7:        equ    7                                         ; Timer Input Capture Holding Bit 7
; bit position masks
mTC2Hlo_BIT0:       equ    %00000001                                ; Timer Input Capture Holding Bit 0
mTC2Hlo_BIT1:       equ    %00000010                                ; Timer Input Capture Holding Bit 1
mTC2Hlo_BIT2:       equ    %00000100                                ; Timer Input Capture Holding Bit 2
mTC2Hlo_BIT3:       equ    %00001000                                ; Timer Input Capture Holding Bit 3
mTC2Hlo_BIT4:       equ    %00010000                                ; Timer Input Capture Holding Bit 4
mTC2Hlo_BIT5:       equ    %00100000                                ; Timer Input Capture Holding Bit 5
mTC2Hlo_BIT6:       equ    %01000000                                ; Timer Input Capture Holding Bit 6
mTC2Hlo_BIT7:       equ    %10000000                                ; Timer Input Capture Holding Bit 7


;*** TC3H - Timer Input Capture Holding Registers 3; 0x0000007E ***
TC3H:               equ    $0000007E                                ;*** TC3H - Timer Input Capture Holding Registers 3; 0x0000007E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC3H_BIT0:          equ    0                                         ; Timer Input Capture Holding Bit 0
TC3H_BIT1:          equ    1                                         ; Timer Input Capture Holding Bit 1
TC3H_BIT2:          equ    2                                         ; Timer Input Capture Holding Bit 2
TC3H_BIT3:          equ    3                                         ; Timer Input Capture Holding Bit 3
TC3H_BIT4:          equ    4                                         ; Timer Input Capture Holding Bit 4
TC3H_BIT5:          equ    5                                         ; Timer Input Capture Holding Bit 5
TC3H_BIT6:          equ    6                                         ; Timer Input Capture Holding Bit 6
TC3H_BIT7:          equ    7                                         ; Timer Input Capture Holding Bit 7
TC3H_BIT8:          equ    8                                         ; Timer Input Capture Holding Bit 8
TC3H_BIT9:          equ    9                                         ; Timer Input Capture Holding Bit 9
TC3H_BIT10:         equ    10                                        ; Timer Input Capture Holding Bit 10
TC3H_BIT11:         equ    11                                        ; Timer Input Capture Holding Bit 11
TC3H_BIT12:         equ    12                                        ; Timer Input Capture Holding Bit 12
TC3H_BIT13:         equ    13                                        ; Timer Input Capture Holding Bit 13
TC3H_BIT14:         equ    14                                        ; Timer Input Capture Holding Bit 14
TC3H_BIT15:         equ    15                                        ; Timer Input Capture Holding Bit 15
; bit position masks
mTC3H_BIT0:         equ    %00000001                                ; Timer Input Capture Holding Bit 0
mTC3H_BIT1:         equ    %00000010                                ; Timer Input Capture Holding Bit 1
mTC3H_BIT2:         equ    %00000100                                ; Timer Input Capture Holding Bit 2
mTC3H_BIT3:         equ    %00001000                                ; Timer Input Capture Holding Bit 3
mTC3H_BIT4:         equ    %00010000                                ; Timer Input Capture Holding Bit 4
mTC3H_BIT5:         equ    %00100000                                ; Timer Input Capture Holding Bit 5
mTC3H_BIT6:         equ    %01000000                                ; Timer Input Capture Holding Bit 6
mTC3H_BIT7:         equ    %10000000                                ; Timer Input Capture Holding Bit 7
mTC3H_BIT8:         equ    %100000000                               ; Timer Input Capture Holding Bit 8
mTC3H_BIT9:         equ    %1000000000                              ; Timer Input Capture Holding Bit 9
mTC3H_BIT10:        equ    %10000000000                             ; Timer Input Capture Holding Bit 10
mTC3H_BIT11:        equ    %100000000000                            ; Timer Input Capture Holding Bit 11
mTC3H_BIT12:        equ    %1000000000000                           ; Timer Input Capture Holding Bit 12
mTC3H_BIT13:        equ    %10000000000000                          ; Timer Input Capture Holding Bit 13
mTC3H_BIT14:        equ    %100000000000000                         ; Timer Input Capture Holding Bit 14
mTC3H_BIT15:        equ    %1000000000000000                        ; Timer Input Capture Holding Bit 15


;*** TC3Hhi - Timer Input Capture Holding Registers 3 High; 0x0000007E ***
TC3Hhi:             equ    $0000007E                                ;*** TC3Hhi - Timer Input Capture Holding Registers 3 High; 0x0000007E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC3Hhi_BIT8:        equ    0                                         ; Timer Input Capture Holding Bit 8
TC3Hhi_BIT9:        equ    1                                         ; Timer Input Capture Holding Bit 9
TC3Hhi_BIT10:       equ    2                                         ; Timer Input Capture Holding Bit 10
TC3Hhi_BIT11:       equ    3                                         ; Timer Input Capture Holding Bit 11
TC3Hhi_BIT12:       equ    4                                         ; Timer Input Capture Holding Bit 12
TC3Hhi_BIT13:       equ    5                                         ; Timer Input Capture Holding Bit 13
TC3Hhi_BIT14:       equ    6                                         ; Timer Input Capture Holding Bit 14
TC3Hhi_BIT15:       equ    7                                         ; Timer Input Capture Holding Bit 15
; bit position masks
mTC3Hhi_BIT8:       equ    %00000001                                ; Timer Input Capture Holding Bit 8
mTC3Hhi_BIT9:       equ    %00000010                                ; Timer Input Capture Holding Bit 9
mTC3Hhi_BIT10:      equ    %00000100                                ; Timer Input Capture Holding Bit 10
mTC3Hhi_BIT11:      equ    %00001000                                ; Timer Input Capture Holding Bit 11
mTC3Hhi_BIT12:      equ    %00010000                                ; Timer Input Capture Holding Bit 12
mTC3Hhi_BIT13:      equ    %00100000                                ; Timer Input Capture Holding Bit 13
mTC3Hhi_BIT14:      equ    %01000000                                ; Timer Input Capture Holding Bit 14
mTC3Hhi_BIT15:      equ    %10000000                                ; Timer Input Capture Holding Bit 15


;*** TC3Hlo - Timer Input Capture Holding Registers 3 Low; 0x0000007F ***
TC3Hlo:             equ    $0000007F                                ;*** TC3Hlo - Timer Input Capture Holding Registers 3 Low; 0x0000007F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
TC3Hlo_BIT0:        equ    0                                         ; Timer Input Capture Holding Bit 0
TC3Hlo_BIT1:        equ    1                                         ; Timer Input Capture Holding Bit 1
TC3Hlo_BIT2:        equ    2                                         ; Timer Input Capture Holding Bit 2
TC3Hlo_BIT3:        equ    3                                         ; Timer Input Capture Holding Bit 3
TC3Hlo_BIT4:        equ    4                                         ; Timer Input Capture Holding Bit 4
TC3Hlo_BIT5:        equ    5                                         ; Timer Input Capture Holding Bit 5
TC3Hlo_BIT6:        equ    6                                         ; Timer Input Capture Holding Bit 6
TC3Hlo_BIT7:        equ    7                                         ; Timer Input Capture Holding Bit 7
; bit position masks
mTC3Hlo_BIT0:       equ    %00000001                                ; Timer Input Capture Holding Bit 0
mTC3Hlo_BIT1:       equ    %00000010                                ; Timer Input Capture Holding Bit 1
mTC3Hlo_BIT2:       equ    %00000100                                ; Timer Input Capture Holding Bit 2
mTC3Hlo_BIT3:       equ    %00001000                                ; Timer Input Capture Holding Bit 3
mTC3Hlo_BIT4:       equ    %00010000                                ; Timer Input Capture Holding Bit 4
mTC3Hlo_BIT5:       equ    %00100000                                ; Timer Input Capture Holding Bit 5
mTC3Hlo_BIT6:       equ    %01000000                                ; Timer Input Capture Holding Bit 6
mTC3Hlo_BIT7:       equ    %10000000                                ; Timer Input Capture Holding Bit 7


;*** ATD0CTL23 - ATD 0 Control Register 23; 0x00000082 ***
ATD0CTL23:          equ    $00000082                                ;*** ATD0CTL23 - ATD 0 Control Register 23; 0x00000082 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0CTL23_FRZ0:     equ    0                                         ; Background Debug Freeze Enable
ATD0CTL23_FRZ1:     equ    1                                         ; Background Debug Freeze Enable
ATD0CTL23_FIFO:     equ    2                                         ; Result Register FIFO Mode
ATD0CTL23_S1C:      equ    3                                         ; Conversion Sequence Length 1
ATD0CTL23_S2C:      equ    4                                         ; Conversion Sequence Length 2
ATD0CTL23_S4C:      equ    5                                         ; Conversion Sequence Length 4
ATD0CTL23_S8C:      equ    6                                         ; Conversion Sequence Length 8
ATD0CTL23_ASCIF:    equ    8                                         ; ATD 0 Sequence Complete Interrupt Flag
ATD0CTL23_ASCIE:    equ    9                                         ; ATD 0 Sequence Complete Interrupt Enable
ATD0CTL23_ETRIGE:   equ    10                                        ; External Trigger Mode enable
ATD0CTL23_ETRIGP:   equ    11                                        ; External Trigger Polarity
ATD0CTL23_ETRIGLE:  equ    12                                        ; External Trigger Level/Edge control
ATD0CTL23_AWAI:     equ    13                                        ; ATD 0 Wait Mode
ATD0CTL23_AFFC:     equ    14                                        ; ATD 0 Fast Conversion Complete Flag Clear
ATD0CTL23_ADPU:     equ    15                                        ; ATD 0 Disable / Power Down
; bit position masks
mATD0CTL23_FRZ0:    equ    %00000001                                ; Background Debug Freeze Enable
mATD0CTL23_FRZ1:    equ    %00000010                                ; Background Debug Freeze Enable
mATD0CTL23_FIFO:    equ    %00000100                                ; Result Register FIFO Mode
mATD0CTL23_S1C:     equ    %00001000                                ; Conversion Sequence Length 1
mATD0CTL23_S2C:     equ    %00010000                                ; Conversion Sequence Length 2
mATD0CTL23_S4C:     equ    %00100000                                ; Conversion Sequence Length 4
mATD0CTL23_S8C:     equ    %01000000                                ; Conversion Sequence Length 8
mATD0CTL23_ASCIF:   equ    %100000000                               ; ATD 0 Sequence Complete Interrupt Flag
mATD0CTL23_ASCIE:   equ    %1000000000                              ; ATD 0 Sequence Complete Interrupt Enable
mATD0CTL23_ETRIGE:  equ    %10000000000                             ; External Trigger Mode enable
mATD0CTL23_ETRIGP:  equ    %100000000000                            ; External Trigger Polarity
mATD0CTL23_ETRIGLE: equ    %1000000000000                           ; External Trigger Level/Edge control
mATD0CTL23_AWAI:    equ    %10000000000000                          ; ATD 0 Wait Mode
mATD0CTL23_AFFC:    equ    %100000000000000                         ; ATD 0 Fast Conversion Complete Flag Clear
mATD0CTL23_ADPU:    equ    %1000000000000000                        ; ATD 0 Disable / Power Down


;*** ATD0CTL2 - ATD 0 Control Register 2; 0x00000082 ***
ATD0CTL2:           equ    $00000082                                ;*** ATD0CTL2 - ATD 0 Control Register 2; 0x00000082 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0CTL2_ASCIF:     equ    0                                         ; ATD 0 Sequence Complete Interrupt Flag
ATD0CTL2_ASCIE:     equ    1                                         ; ATD 0 Sequence Complete Interrupt Enable
ATD0CTL2_ETRIGE:    equ    2                                         ; External Trigger Mode enable
ATD0CTL2_ETRIGP:    equ    3                                         ; External Trigger Polarity
ATD0CTL2_ETRIGLE:   equ    4                                         ; External Trigger Level/Edge control
ATD0CTL2_AWAI:      equ    5                                         ; ATD 0 Wait Mode
ATD0CTL2_AFFC:      equ    6                                         ; ATD 0 Fast Conversion Complete Flag Clear
ATD0CTL2_ADPU:      equ    7                                         ; ATD 0 Disable / Power Down
; bit position masks
mATD0CTL2_ASCIF:    equ    %00000001                                ; ATD 0 Sequence Complete Interrupt Flag
mATD0CTL2_ASCIE:    equ    %00000010                                ; ATD 0 Sequence Complete Interrupt Enable
mATD0CTL2_ETRIGE:   equ    %00000100                                ; External Trigger Mode enable
mATD0CTL2_ETRIGP:   equ    %00001000                                ; External Trigger Polarity
mATD0CTL2_ETRIGLE:  equ    %00010000                                ; External Trigger Level/Edge control
mATD0CTL2_AWAI:     equ    %00100000                                ; ATD 0 Wait Mode
mATD0CTL2_AFFC:     equ    %01000000                                ; ATD 0 Fast Conversion Complete Flag Clear
mATD0CTL2_ADPU:     equ    %10000000                                ; ATD 0 Disable / Power Down


;*** ATD0CTL3 - ATD 0 Control Register 3; 0x00000083 ***
ATD0CTL3:           equ    $00000083                                ;*** ATD0CTL3 - ATD 0 Control Register 3; 0x00000083 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0CTL3_FRZ0:      equ    0                                         ; Background Debug Freeze Enable
ATD0CTL3_FRZ1:      equ    1                                         ; Background Debug Freeze Enable
ATD0CTL3_FIFO:      equ    2                                         ; Result Register FIFO Mode
ATD0CTL3_S1C:       equ    3                                         ; Conversion Sequence Length 1
ATD0CTL3_S2C:       equ    4                                         ; Conversion Sequence Length 2
ATD0CTL3_S4C:       equ    5                                         ; Conversion Sequence Length 4
ATD0CTL3_S8C:       equ    6                                         ; Conversion Sequence Length 8
; bit position masks
mATD0CTL3_FRZ0:     equ    %00000001                                ; Background Debug Freeze Enable
mATD0CTL3_FRZ1:     equ    %00000010                                ; Background Debug Freeze Enable
mATD0CTL3_FIFO:     equ    %00000100                                ; Result Register FIFO Mode
mATD0CTL3_S1C:      equ    %00001000                                ; Conversion Sequence Length 1
mATD0CTL3_S2C:      equ    %00010000                                ; Conversion Sequence Length 2
mATD0CTL3_S4C:      equ    %00100000                                ; Conversion Sequence Length 4
mATD0CTL3_S8C:      equ    %01000000                                ; Conversion Sequence Length 8


;*** ATD0CTL45 - ATD 0 Control Register 45; 0x00000084 ***
ATD0CTL45:          equ    $00000084                                ;*** ATD0CTL45 - ATD 0 Control Register 45; 0x00000084 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0CTL45_CA:       equ    0                                         ; Analog Input Channel Select Code A
ATD0CTL45_CB:       equ    1                                         ; Analog Input Channel Select Code B
ATD0CTL45_CC:       equ    2                                         ; Analog Input Channel Select Code C
ATD0CTL45_MULT:     equ    4                                         ; Multi-Channel Sample Mode
ATD0CTL45_SCAN:     equ    5                                         ; Continuous Conversion Sequence Mode
ATD0CTL45_DSGN:     equ    6                                         ; Signed/Unsigned Result Data Mode
ATD0CTL45_DJM:      equ    7                                         ; Result Register Data Justification Mode
ATD0CTL45_PRS0:     equ    8                                         ; ATD 0 Clock Prescaler 0
ATD0CTL45_PRS1:     equ    9                                         ; ATD 0 Clock Prescaler 1
ATD0CTL45_PRS2:     equ    10                                        ; ATD 0 Clock Prescaler 2
ATD0CTL45_PRS3:     equ    11                                        ; ATD 0 Clock Prescaler 3
ATD0CTL45_PRS4:     equ    12                                        ; ATD 0 Clock Prescaler 4
ATD0CTL45_SMP0:     equ    13                                        ; Sample Time Select 0
ATD0CTL45_SMP1:     equ    14                                        ; Sample Time Select 1
ATD0CTL45_SRES8:    equ    15                                        ; ATD 0 Resolution Select
; bit position masks
mATD0CTL45_CA:      equ    %00000001                                ; Analog Input Channel Select Code A
mATD0CTL45_CB:      equ    %00000010                                ; Analog Input Channel Select Code B
mATD0CTL45_CC:      equ    %00000100                                ; Analog Input Channel Select Code C
mATD0CTL45_MULT:    equ    %00010000                                ; Multi-Channel Sample Mode
mATD0CTL45_SCAN:    equ    %00100000                                ; Continuous Conversion Sequence Mode
mATD0CTL45_DSGN:    equ    %01000000                                ; Signed/Unsigned Result Data Mode
mATD0CTL45_DJM:     equ    %10000000                                ; Result Register Data Justification Mode
mATD0CTL45_PRS0:    equ    %100000000                               ; ATD 0 Clock Prescaler 0
mATD0CTL45_PRS1:    equ    %1000000000                              ; ATD 0 Clock Prescaler 1
mATD0CTL45_PRS2:    equ    %10000000000                             ; ATD 0 Clock Prescaler 2
mATD0CTL45_PRS3:    equ    %100000000000                            ; ATD 0 Clock Prescaler 3
mATD0CTL45_PRS4:    equ    %1000000000000                           ; ATD 0 Clock Prescaler 4
mATD0CTL45_SMP0:    equ    %10000000000000                          ; Sample Time Select 0
mATD0CTL45_SMP1:    equ    %100000000000000                         ; Sample Time Select 1
mATD0CTL45_SRES8:   equ    %1000000000000000                        ; ATD 0 Resolution Select


;*** ATD0CTL4 - ATD 0 Control Register 4; 0x00000084 ***
ATD0CTL4:           equ    $00000084                                ;*** ATD0CTL4 - ATD 0 Control Register 4; 0x00000084 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0CTL4_PRS0:      equ    0                                         ; ATD 0 Clock Prescaler 0
ATD0CTL4_PRS1:      equ    1                                         ; ATD 0 Clock Prescaler 1
ATD0CTL4_PRS2:      equ    2                                         ; ATD 0 Clock Prescaler 2
ATD0CTL4_PRS3:      equ    3                                         ; ATD 0 Clock Prescaler 3
ATD0CTL4_PRS4:      equ    4                                         ; ATD 0 Clock Prescaler 4
ATD0CTL4_SMP0:      equ    5                                         ; Sample Time Select 0
ATD0CTL4_SMP1:      equ    6                                         ; Sample Time Select 1
ATD0CTL4_SRES8:     equ    7                                         ; ATD 0 Resolution Select
; bit position masks
mATD0CTL4_PRS0:     equ    %00000001                                ; ATD 0 Clock Prescaler 0
mATD0CTL4_PRS1:     equ    %00000010                                ; ATD 0 Clock Prescaler 1
mATD0CTL4_PRS2:     equ    %00000100                                ; ATD 0 Clock Prescaler 2
mATD0CTL4_PRS3:     equ    %00001000                                ; ATD 0 Clock Prescaler 3
mATD0CTL4_PRS4:     equ    %00010000                                ; ATD 0 Clock Prescaler 4
mATD0CTL4_SMP0:     equ    %00100000                                ; Sample Time Select 0
mATD0CTL4_SMP1:     equ    %01000000                                ; Sample Time Select 1
mATD0CTL4_SRES8:    equ    %10000000                                ; ATD 0 Resolution Select


;*** ATD0CTL5 - ATD 0 Control Register 5; 0x00000085 ***
ATD0CTL5:           equ    $00000085                                ;*** ATD0CTL5 - ATD 0 Control Register 5; 0x00000085 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0CTL5_CA:        equ    0                                         ; Analog Input Channel Select Code A
ATD0CTL5_CB:        equ    1                                         ; Analog Input Channel Select Code B
ATD0CTL5_CC:        equ    2                                         ; Analog Input Channel Select Code C
ATD0CTL5_MULT:      equ    4                                         ; Multi-Channel Sample Mode
ATD0CTL5_SCAN:      equ    5                                         ; Continuous Conversion Sequence Mode
ATD0CTL5_DSGN:      equ    6                                         ; Signed/Unsigned Result Data Mode
ATD0CTL5_DJM:       equ    7                                         ; Result Register Data Justification Mode
; bit position masks
mATD0CTL5_CA:       equ    %00000001                                ; Analog Input Channel Select Code A
mATD0CTL5_CB:       equ    %00000010                                ; Analog Input Channel Select Code B
mATD0CTL5_CC:       equ    %00000100                                ; Analog Input Channel Select Code C
mATD0CTL5_MULT:     equ    %00010000                                ; Multi-Channel Sample Mode
mATD0CTL5_SCAN:     equ    %00100000                                ; Continuous Conversion Sequence Mode
mATD0CTL5_DSGN:     equ    %01000000                                ; Signed/Unsigned Result Data Mode
mATD0CTL5_DJM:      equ    %10000000                                ; Result Register Data Justification Mode


;*** ATD0STAT0 - ATD 0 Status Register 0; 0x00000086 ***
ATD0STAT0:          equ    $00000086                                ;*** ATD0STAT0 - ATD 0 Status Register 0; 0x00000086 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0STAT0_CC0:      equ    0                                         ; Conversion Counter 0
ATD0STAT0_CC1:      equ    1                                         ; Conversion Counter 1
ATD0STAT0_CC2:      equ    2                                         ; Conversion Counter 2
ATD0STAT0_FIFOR:    equ    4                                         ; FIFO Over Run Flag
ATD0STAT0_ETORF:    equ    5                                         ; External Trigger Overrun Flag
ATD0STAT0_SCF:      equ    7                                         ; Sequence Complete Flag
; bit position masks
mATD0STAT0_CC0:     equ    %00000001                                ; Conversion Counter 0
mATD0STAT0_CC1:     equ    %00000010                                ; Conversion Counter 1
mATD0STAT0_CC2:     equ    %00000100                                ; Conversion Counter 2
mATD0STAT0_FIFOR:   equ    %00010000                                ; FIFO Over Run Flag
mATD0STAT0_ETORF:   equ    %00100000                                ; External Trigger Overrun Flag
mATD0STAT0_SCF:     equ    %10000000                                ; Sequence Complete Flag


;*** ATD0STAT1 - ATD 0 Status Register 1; 0x0000008B ***
ATD0STAT1:          equ    $0000008B                                ;*** ATD0STAT1 - ATD 0 Status Register 1; 0x0000008B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0STAT1_CCF0:     equ    0                                         ; Conversion Complete Flag 0
ATD0STAT1_CCF1:     equ    1                                         ; Conversion Complete Flag 1
ATD0STAT1_CCF2:     equ    2                                         ; Conversion Complete Flag 2
ATD0STAT1_CCF3:     equ    3                                         ; Conversion Complete Flag 3
ATD0STAT1_CCF4:     equ    4                                         ; Conversion Complete Flag 4
ATD0STAT1_CCF5:     equ    5                                         ; Conversion Complete Flag 5
ATD0STAT1_CCF6:     equ    6                                         ; Conversion Complete Flag 6
ATD0STAT1_CCF7:     equ    7                                         ; Conversion Complete Flag 7
; bit position masks
mATD0STAT1_CCF0:    equ    %00000001                                ; Conversion Complete Flag 0
mATD0STAT1_CCF1:    equ    %00000010                                ; Conversion Complete Flag 1
mATD0STAT1_CCF2:    equ    %00000100                                ; Conversion Complete Flag 2
mATD0STAT1_CCF3:    equ    %00001000                                ; Conversion Complete Flag 3
mATD0STAT1_CCF4:    equ    %00010000                                ; Conversion Complete Flag 4
mATD0STAT1_CCF5:    equ    %00100000                                ; Conversion Complete Flag 5
mATD0STAT1_CCF6:    equ    %01000000                                ; Conversion Complete Flag 6
mATD0STAT1_CCF7:    equ    %10000000                                ; Conversion Complete Flag 7


;*** ATD0DIEN - ATD 0 Input Enable Mask Register; 0x0000008D ***
ATD0DIEN:           equ    $0000008D                                ;*** ATD0DIEN - ATD 0 Input Enable Mask Register; 0x0000008D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DIEN_BIT0:      equ    0                                         ; Disable/Enable Digital Input Buffer Bit 0
ATD0DIEN_BIT1:      equ    1                                         ; Disable/Enable Digital Input Buffer Bit 1
ATD0DIEN_BIT2:      equ    2                                         ; Disable/Enable Digital Input Buffer Bit 2
ATD0DIEN_BIT3:      equ    3                                         ; Disable/Enable Digital Input Buffer Bit 3
ATD0DIEN_BIT4:      equ    4                                         ; Disable/Enable Digital Input Buffer Bit 4
ATD0DIEN_BIT5:      equ    5                                         ; Disable/Enable Digital Input Buffer Bit 5
ATD0DIEN_BIT6:      equ    6                                         ; Disable/Enable Digital Input Buffer Bit 6
ATD0DIEN_BIT7:      equ    7                                         ; Disable/Enable Digital Input Buffer Bit 7
; bit position masks
mATD0DIEN_BIT0:     equ    %00000001                                ; Disable/Enable Digital Input Buffer Bit 0
mATD0DIEN_BIT1:     equ    %00000010                                ; Disable/Enable Digital Input Buffer Bit 1
mATD0DIEN_BIT2:     equ    %00000100                                ; Disable/Enable Digital Input Buffer Bit 2
mATD0DIEN_BIT3:     equ    %00001000                                ; Disable/Enable Digital Input Buffer Bit 3
mATD0DIEN_BIT4:     equ    %00010000                                ; Disable/Enable Digital Input Buffer Bit 4
mATD0DIEN_BIT5:     equ    %00100000                                ; Disable/Enable Digital Input Buffer Bit 5
mATD0DIEN_BIT6:     equ    %01000000                                ; Disable/Enable Digital Input Buffer Bit 6
mATD0DIEN_BIT7:     equ    %10000000                                ; Disable/Enable Digital Input Buffer Bit 7


;*** PORTAD0 - Port AD0 Register; 0x0000008F ***
PORTAD0:            equ    $0000008F                                ;*** PORTAD0 - Port AD0 Register; 0x0000008F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PORTAD0_BIT0:       equ    0                                         ; AN0
PORTAD0_BIT1:       equ    1                                         ; AN1
PORTAD0_BIT2:       equ    2                                         ; AN2
PORTAD0_BIT3:       equ    3                                         ; AN3
PORTAD0_BIT4:       equ    4                                         ; AN4
PORTAD0_BIT5:       equ    5                                         ; AN5
PORTAD0_BIT6:       equ    6                                         ; AN6
PORTAD0_BIT7:       equ    7                                         ; AN7
; bit position masks
mPORTAD0_BIT0:      equ    %00000001                                ; AN0
mPORTAD0_BIT1:      equ    %00000010                                ; AN1
mPORTAD0_BIT2:      equ    %00000100                                ; AN2
mPORTAD0_BIT3:      equ    %00001000                                ; AN3
mPORTAD0_BIT4:      equ    %00010000                                ; AN4
mPORTAD0_BIT5:      equ    %00100000                                ; AN5
mPORTAD0_BIT6:      equ    %01000000                                ; AN6
mPORTAD0_BIT7:      equ    %10000000                                ; AN7


;*** ATD0DR0 - ATD 0 Conversion Result Register 0; 0x00000090 ***
ATD0DR0:            equ    $00000090                                ;*** ATD0DR0 - ATD 0 Conversion Result Register 0; 0x00000090 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR0_BIT6:       equ    6                                         ; Bit 6
ATD0DR0_BIT7:       equ    7                                         ; Bit 7
ATD0DR0_BIT8:       equ    8                                         ; Bit 8
ATD0DR0_BIT9:       equ    9                                         ; Bit 9
ATD0DR0_BIT10:      equ    10                                        ; Bit 10
ATD0DR0_BIT11:      equ    11                                        ; Bit 11
ATD0DR0_BIT12:      equ    12                                        ; Bit 12
ATD0DR0_BIT13:      equ    13                                        ; Bit 13
ATD0DR0_BIT14:      equ    14                                        ; Bit 14
ATD0DR0_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD0DR0_BIT6:      equ    %01000000                                ; Bit 6
mATD0DR0_BIT7:      equ    %10000000                                ; Bit 7
mATD0DR0_BIT8:      equ    %100000000                               ; Bit 8
mATD0DR0_BIT9:      equ    %1000000000                              ; Bit 9
mATD0DR0_BIT10:     equ    %10000000000                             ; Bit 10
mATD0DR0_BIT11:     equ    %100000000000                            ; Bit 11
mATD0DR0_BIT12:     equ    %1000000000000                           ; Bit 12
mATD0DR0_BIT13:     equ    %10000000000000                          ; Bit 13
mATD0DR0_BIT14:     equ    %100000000000000                         ; Bit 14
mATD0DR0_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD0DR0H - ATD 0 Conversion Result Register 0 High; 0x00000090 ***
ATD0DR0H:           equ    $00000090                                ;*** ATD0DR0H - ATD 0 Conversion Result Register 0 High; 0x00000090 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR0H_BIT8:      equ    0                                         ; Bit 8
ATD0DR0H_BIT9:      equ    1                                         ; Bit 9
ATD0DR0H_BIT10:     equ    2                                         ; Bit 10
ATD0DR0H_BIT11:     equ    3                                         ; Bit 11
ATD0DR0H_BIT12:     equ    4                                         ; Bit 12
ATD0DR0H_BIT13:     equ    5                                         ; Bit 13
ATD0DR0H_BIT14:     equ    6                                         ; Bit 14
ATD0DR0H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD0DR0H_BIT8:     equ    %00000001                                ; Bit 8
mATD0DR0H_BIT9:     equ    %00000010                                ; Bit 9
mATD0DR0H_BIT10:    equ    %00000100                                ; Bit 10
mATD0DR0H_BIT11:    equ    %00001000                                ; Bit 11
mATD0DR0H_BIT12:    equ    %00010000                                ; Bit 12
mATD0DR0H_BIT13:    equ    %00100000                                ; Bit 13
mATD0DR0H_BIT14:    equ    %01000000                                ; Bit 14
mATD0DR0H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD0DR0L - ATD 0 Conversion Result Register 0 Low; 0x00000091 ***
ATD0DR0L:           equ    $00000091                                ;*** ATD0DR0L - ATD 0 Conversion Result Register 0 Low; 0x00000091 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR0L_BIT6:      equ    6                                         ; Bit 6
ATD0DR0L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD0DR0L_BIT6:     equ    %01000000                                ; Bit 6
mATD0DR0L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD0DR1 - ATD 0 Conversion Result Register 1; 0x00000092 ***
ATD0DR1:            equ    $00000092                                ;*** ATD0DR1 - ATD 0 Conversion Result Register 1; 0x00000092 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR1_BIT6:       equ    6                                         ; Bit 6
ATD0DR1_BIT7:       equ    7                                         ; Bit 7
ATD0DR1_BIT8:       equ    8                                         ; Bit 8
ATD0DR1_BIT9:       equ    9                                         ; Bit 9
ATD0DR1_BIT10:      equ    10                                        ; Bit 10
ATD0DR1_BIT11:      equ    11                                        ; Bit 11
ATD0DR1_BIT12:      equ    12                                        ; Bit 12
ATD0DR1_BIT13:      equ    13                                        ; Bit 13
ATD0DR1_BIT14:      equ    14                                        ; Bit 14
ATD0DR1_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD0DR1_BIT6:      equ    %01000000                                ; Bit 6
mATD0DR1_BIT7:      equ    %10000000                                ; Bit 7
mATD0DR1_BIT8:      equ    %100000000                               ; Bit 8
mATD0DR1_BIT9:      equ    %1000000000                              ; Bit 9
mATD0DR1_BIT10:     equ    %10000000000                             ; Bit 10
mATD0DR1_BIT11:     equ    %100000000000                            ; Bit 11
mATD0DR1_BIT12:     equ    %1000000000000                           ; Bit 12
mATD0DR1_BIT13:     equ    %10000000000000                          ; Bit 13
mATD0DR1_BIT14:     equ    %100000000000000                         ; Bit 14
mATD0DR1_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD0DR1H - ATD 0 Conversion Result Register 1 High; 0x00000092 ***
ATD0DR1H:           equ    $00000092                                ;*** ATD0DR1H - ATD 0 Conversion Result Register 1 High; 0x00000092 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR1H_BIT8:      equ    0                                         ; Bit 8
ATD0DR1H_BIT9:      equ    1                                         ; Bit 9
ATD0DR1H_BIT10:     equ    2                                         ; Bit 10
ATD0DR1H_BIT11:     equ    3                                         ; Bit 11
ATD0DR1H_BIT12:     equ    4                                         ; Bit 12
ATD0DR1H_BIT13:     equ    5                                         ; Bit 13
ATD0DR1H_BIT14:     equ    6                                         ; Bit 14
ATD0DR1H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD0DR1H_BIT8:     equ    %00000001                                ; Bit 8
mATD0DR1H_BIT9:     equ    %00000010                                ; Bit 9
mATD0DR1H_BIT10:    equ    %00000100                                ; Bit 10
mATD0DR1H_BIT11:    equ    %00001000                                ; Bit 11
mATD0DR1H_BIT12:    equ    %00010000                                ; Bit 12
mATD0DR1H_BIT13:    equ    %00100000                                ; Bit 13
mATD0DR1H_BIT14:    equ    %01000000                                ; Bit 14
mATD0DR1H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD0DR1L - ATD 0 Conversion Result Register 1 Low; 0x00000093 ***
ATD0DR1L:           equ    $00000093                                ;*** ATD0DR1L - ATD 0 Conversion Result Register 1 Low; 0x00000093 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR1L_BIT6:      equ    6                                         ; Bit 6
ATD0DR1L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD0DR1L_BIT6:     equ    %01000000                                ; Bit 6
mATD0DR1L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD0DR2 - ATD 0 Conversion Result Register 2; 0x00000094 ***
ATD0DR2:            equ    $00000094                                ;*** ATD0DR2 - ATD 0 Conversion Result Register 2; 0x00000094 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR2_BIT6:       equ    6                                         ; Bit 6
ATD0DR2_BIT7:       equ    7                                         ; Bit 7
ATD0DR2_BIT8:       equ    8                                         ; Bit 8
ATD0DR2_BIT9:       equ    9                                         ; Bit 9
ATD0DR2_BIT10:      equ    10                                        ; Bit 10
ATD0DR2_BIT11:      equ    11                                        ; Bit 11
ATD0DR2_BIT12:      equ    12                                        ; Bit 12
ATD0DR2_BIT13:      equ    13                                        ; Bit 13
ATD0DR2_BIT14:      equ    14                                        ; Bit 14
ATD0DR2_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD0DR2_BIT6:      equ    %01000000                                ; Bit 6
mATD0DR2_BIT7:      equ    %10000000                                ; Bit 7
mATD0DR2_BIT8:      equ    %100000000                               ; Bit 8
mATD0DR2_BIT9:      equ    %1000000000                              ; Bit 9
mATD0DR2_BIT10:     equ    %10000000000                             ; Bit 10
mATD0DR2_BIT11:     equ    %100000000000                            ; Bit 11
mATD0DR2_BIT12:     equ    %1000000000000                           ; Bit 12
mATD0DR2_BIT13:     equ    %10000000000000                          ; Bit 13
mATD0DR2_BIT14:     equ    %100000000000000                         ; Bit 14
mATD0DR2_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD0DR2H - ATD 0 Conversion Result Register 2 High; 0x00000094 ***
ATD0DR2H:           equ    $00000094                                ;*** ATD0DR2H - ATD 0 Conversion Result Register 2 High; 0x00000094 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR2H_BIT8:      equ    0                                         ; Bit 8
ATD0DR2H_BIT9:      equ    1                                         ; Bit 9
ATD0DR2H_BIT10:     equ    2                                         ; Bit 10
ATD0DR2H_BIT11:     equ    3                                         ; Bit 11
ATD0DR2H_BIT12:     equ    4                                         ; Bit 12
ATD0DR2H_BIT13:     equ    5                                         ; Bit 13
ATD0DR2H_BIT14:     equ    6                                         ; Bit 14
ATD0DR2H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD0DR2H_BIT8:     equ    %00000001                                ; Bit 8
mATD0DR2H_BIT9:     equ    %00000010                                ; Bit 9
mATD0DR2H_BIT10:    equ    %00000100                                ; Bit 10
mATD0DR2H_BIT11:    equ    %00001000                                ; Bit 11
mATD0DR2H_BIT12:    equ    %00010000                                ; Bit 12
mATD0DR2H_BIT13:    equ    %00100000                                ; Bit 13
mATD0DR2H_BIT14:    equ    %01000000                                ; Bit 14
mATD0DR2H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD0DR2L - ATD 0 Conversion Result Register 2 Low; 0x00000095 ***
ATD0DR2L:           equ    $00000095                                ;*** ATD0DR2L - ATD 0 Conversion Result Register 2 Low; 0x00000095 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR2L_BIT6:      equ    6                                         ; Bit 6
ATD0DR2L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD0DR2L_BIT6:     equ    %01000000                                ; Bit 6
mATD0DR2L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD0DR3 - ATD 0 Conversion Result Register 3; 0x00000096 ***
ATD0DR3:            equ    $00000096                                ;*** ATD0DR3 - ATD 0 Conversion Result Register 3; 0x00000096 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR3_BIT6:       equ    6                                         ; Bit 6
ATD0DR3_BIT7:       equ    7                                         ; Bit 7
ATD0DR3_BIT8:       equ    8                                         ; Bit 8
ATD0DR3_BIT9:       equ    9                                         ; Bit 9
ATD0DR3_BIT10:      equ    10                                        ; Bit 10
ATD0DR3_BIT11:      equ    11                                        ; Bit 11
ATD0DR3_BIT12:      equ    12                                        ; Bit 12
ATD0DR3_BIT13:      equ    13                                        ; Bit 13
ATD0DR3_BIT14:      equ    14                                        ; Bit 14
ATD0DR3_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD0DR3_BIT6:      equ    %01000000                                ; Bit 6
mATD0DR3_BIT7:      equ    %10000000                                ; Bit 7
mATD0DR3_BIT8:      equ    %100000000                               ; Bit 8
mATD0DR3_BIT9:      equ    %1000000000                              ; Bit 9
mATD0DR3_BIT10:     equ    %10000000000                             ; Bit 10
mATD0DR3_BIT11:     equ    %100000000000                            ; Bit 11
mATD0DR3_BIT12:     equ    %1000000000000                           ; Bit 12
mATD0DR3_BIT13:     equ    %10000000000000                          ; Bit 13
mATD0DR3_BIT14:     equ    %100000000000000                         ; Bit 14
mATD0DR3_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD0DR3H - ATD 0 Conversion Result Register 3 High; 0x00000096 ***
ATD0DR3H:           equ    $00000096                                ;*** ATD0DR3H - ATD 0 Conversion Result Register 3 High; 0x00000096 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR3H_BIT8:      equ    0                                         ; Bit 8
ATD0DR3H_BIT9:      equ    1                                         ; Bit 9
ATD0DR3H_BIT10:     equ    2                                         ; Bit 10
ATD0DR3H_BIT11:     equ    3                                         ; Bit 11
ATD0DR3H_BIT12:     equ    4                                         ; Bit 12
ATD0DR3H_BIT13:     equ    5                                         ; Bit 13
ATD0DR3H_BIT14:     equ    6                                         ; Bit 14
ATD0DR3H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD0DR3H_BIT8:     equ    %00000001                                ; Bit 8
mATD0DR3H_BIT9:     equ    %00000010                                ; Bit 9
mATD0DR3H_BIT10:    equ    %00000100                                ; Bit 10
mATD0DR3H_BIT11:    equ    %00001000                                ; Bit 11
mATD0DR3H_BIT12:    equ    %00010000                                ; Bit 12
mATD0DR3H_BIT13:    equ    %00100000                                ; Bit 13
mATD0DR3H_BIT14:    equ    %01000000                                ; Bit 14
mATD0DR3H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD0DR3L - ATD 0 Conversion Result Register 3 Low; 0x00000097 ***
ATD0DR3L:           equ    $00000097                                ;*** ATD0DR3L - ATD 0 Conversion Result Register 3 Low; 0x00000097 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR3L_BIT6:      equ    6                                         ; Bit 6
ATD0DR3L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD0DR3L_BIT6:     equ    %01000000                                ; Bit 6
mATD0DR3L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD0DR4 - ATD 0 Conversion Result Register 4; 0x00000098 ***
ATD0DR4:            equ    $00000098                                ;*** ATD0DR4 - ATD 0 Conversion Result Register 4; 0x00000098 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR4_BIT6:       equ    6                                         ; Bit 6
ATD0DR4_BIT7:       equ    7                                         ; Bit 7
ATD0DR4_BIT8:       equ    8                                         ; Bit 8
ATD0DR4_BIT9:       equ    9                                         ; Bit 9
ATD0DR4_BIT10:      equ    10                                        ; Bit 10
ATD0DR4_BIT11:      equ    11                                        ; Bit 11
ATD0DR4_BIT12:      equ    12                                        ; Bit 12
ATD0DR4_BIT13:      equ    13                                        ; Bit 13
ATD0DR4_BIT14:      equ    14                                        ; Bit 14
ATD0DR4_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD0DR4_BIT6:      equ    %01000000                                ; Bit 6
mATD0DR4_BIT7:      equ    %10000000                                ; Bit 7
mATD0DR4_BIT8:      equ    %100000000                               ; Bit 8
mATD0DR4_BIT9:      equ    %1000000000                              ; Bit 9
mATD0DR4_BIT10:     equ    %10000000000                             ; Bit 10
mATD0DR4_BIT11:     equ    %100000000000                            ; Bit 11
mATD0DR4_BIT12:     equ    %1000000000000                           ; Bit 12
mATD0DR4_BIT13:     equ    %10000000000000                          ; Bit 13
mATD0DR4_BIT14:     equ    %100000000000000                         ; Bit 14
mATD0DR4_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD0DR4H - ATD 0 Conversion Result Register 4 High; 0x00000098 ***
ATD0DR4H:           equ    $00000098                                ;*** ATD0DR4H - ATD 0 Conversion Result Register 4 High; 0x00000098 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR4H_BIT8:      equ    0                                         ; Bit 8
ATD0DR4H_BIT9:      equ    1                                         ; Bit 9
ATD0DR4H_BIT10:     equ    2                                         ; Bit 10
ATD0DR4H_BIT11:     equ    3                                         ; Bit 11
ATD0DR4H_BIT12:     equ    4                                         ; Bit 12
ATD0DR4H_BIT13:     equ    5                                         ; Bit 13
ATD0DR4H_BIT14:     equ    6                                         ; Bit 14
ATD0DR4H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD0DR4H_BIT8:     equ    %00000001                                ; Bit 8
mATD0DR4H_BIT9:     equ    %00000010                                ; Bit 9
mATD0DR4H_BIT10:    equ    %00000100                                ; Bit 10
mATD0DR4H_BIT11:    equ    %00001000                                ; Bit 11
mATD0DR4H_BIT12:    equ    %00010000                                ; Bit 12
mATD0DR4H_BIT13:    equ    %00100000                                ; Bit 13
mATD0DR4H_BIT14:    equ    %01000000                                ; Bit 14
mATD0DR4H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD0DR4L - ATD 0 Conversion Result Register 4 Low; 0x00000099 ***
ATD0DR4L:           equ    $00000099                                ;*** ATD0DR4L - ATD 0 Conversion Result Register 4 Low; 0x00000099 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR4L_BIT6:      equ    6                                         ; Bit 6
ATD0DR4L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD0DR4L_BIT6:     equ    %01000000                                ; Bit 6
mATD0DR4L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD0DR5 - ATD 0 Conversion Result Register 5; 0x0000009A ***
ATD0DR5:            equ    $0000009A                                ;*** ATD0DR5 - ATD 0 Conversion Result Register 5; 0x0000009A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR5_BIT6:       equ    6                                         ; Bit 6
ATD0DR5_BIT7:       equ    7                                         ; Bit 7
ATD0DR5_BIT8:       equ    8                                         ; Bit 8
ATD0DR5_BIT9:       equ    9                                         ; Bit 9
ATD0DR5_BIT10:      equ    10                                        ; Bit 10
ATD0DR5_BIT11:      equ    11                                        ; Bit 11
ATD0DR5_BIT12:      equ    12                                        ; Bit 12
ATD0DR5_BIT13:      equ    13                                        ; Bit 13
ATD0DR5_BIT14:      equ    14                                        ; Bit 14
ATD0DR5_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD0DR5_BIT6:      equ    %01000000                                ; Bit 6
mATD0DR5_BIT7:      equ    %10000000                                ; Bit 7
mATD0DR5_BIT8:      equ    %100000000                               ; Bit 8
mATD0DR5_BIT9:      equ    %1000000000                              ; Bit 9
mATD0DR5_BIT10:     equ    %10000000000                             ; Bit 10
mATD0DR5_BIT11:     equ    %100000000000                            ; Bit 11
mATD0DR5_BIT12:     equ    %1000000000000                           ; Bit 12
mATD0DR5_BIT13:     equ    %10000000000000                          ; Bit 13
mATD0DR5_BIT14:     equ    %100000000000000                         ; Bit 14
mATD0DR5_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD0DR5H - ATD 0 Conversion Result Register 5 High; 0x0000009A ***
ATD0DR5H:           equ    $0000009A                                ;*** ATD0DR5H - ATD 0 Conversion Result Register 5 High; 0x0000009A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR5H_BIT8:      equ    0                                         ; Bit 8
ATD0DR5H_BIT9:      equ    1                                         ; Bit 9
ATD0DR5H_BIT10:     equ    2                                         ; Bit 10
ATD0DR5H_BIT11:     equ    3                                         ; Bit 11
ATD0DR5H_BIT12:     equ    4                                         ; Bit 12
ATD0DR5H_BIT13:     equ    5                                         ; Bit 13
ATD0DR5H_BIT14:     equ    6                                         ; Bit 14
ATD0DR5H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD0DR5H_BIT8:     equ    %00000001                                ; Bit 8
mATD0DR5H_BIT9:     equ    %00000010                                ; Bit 9
mATD0DR5H_BIT10:    equ    %00000100                                ; Bit 10
mATD0DR5H_BIT11:    equ    %00001000                                ; Bit 11
mATD0DR5H_BIT12:    equ    %00010000                                ; Bit 12
mATD0DR5H_BIT13:    equ    %00100000                                ; Bit 13
mATD0DR5H_BIT14:    equ    %01000000                                ; Bit 14
mATD0DR5H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD0DR5L - ATD 0 Conversion Result Register 5 Low; 0x0000009B ***
ATD0DR5L:           equ    $0000009B                                ;*** ATD0DR5L - ATD 0 Conversion Result Register 5 Low; 0x0000009B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR5L_BIT6:      equ    6                                         ; Bit 6
ATD0DR5L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD0DR5L_BIT6:     equ    %01000000                                ; Bit 6
mATD0DR5L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD0DR6 - ATD 0 Conversion Result Register 6; 0x0000009C ***
ATD0DR6:            equ    $0000009C                                ;*** ATD0DR6 - ATD 0 Conversion Result Register 6; 0x0000009C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR6_BIT6:       equ    6                                         ; Bit 6
ATD0DR6_BIT7:       equ    7                                         ; Bit 7
ATD0DR6_BIT8:       equ    8                                         ; Bit 8
ATD0DR6_BIT9:       equ    9                                         ; Bit 9
ATD0DR6_BIT10:      equ    10                                        ; Bit 10
ATD0DR6_BIT11:      equ    11                                        ; Bit 11
ATD0DR6_BIT12:      equ    12                                        ; Bit 12
ATD0DR6_BIT13:      equ    13                                        ; Bit 13
ATD0DR6_BIT14:      equ    14                                        ; Bit 14
ATD0DR6_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD0DR6_BIT6:      equ    %01000000                                ; Bit 6
mATD0DR6_BIT7:      equ    %10000000                                ; Bit 7
mATD0DR6_BIT8:      equ    %100000000                               ; Bit 8
mATD0DR6_BIT9:      equ    %1000000000                              ; Bit 9
mATD0DR6_BIT10:     equ    %10000000000                             ; Bit 10
mATD0DR6_BIT11:     equ    %100000000000                            ; Bit 11
mATD0DR6_BIT12:     equ    %1000000000000                           ; Bit 12
mATD0DR6_BIT13:     equ    %10000000000000                          ; Bit 13
mATD0DR6_BIT14:     equ    %100000000000000                         ; Bit 14
mATD0DR6_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD0DR6H - ATD 0 Conversion Result Register 6 High; 0x0000009C ***
ATD0DR6H:           equ    $0000009C                                ;*** ATD0DR6H - ATD 0 Conversion Result Register 6 High; 0x0000009C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR6H_BIT8:      equ    0                                         ; Bit 8
ATD0DR6H_BIT9:      equ    1                                         ; Bit 9
ATD0DR6H_BIT10:     equ    2                                         ; Bit 10
ATD0DR6H_BIT11:     equ    3                                         ; Bit 11
ATD0DR6H_BIT12:     equ    4                                         ; Bit 12
ATD0DR6H_BIT13:     equ    5                                         ; Bit 13
ATD0DR6H_BIT14:     equ    6                                         ; Bit 14
ATD0DR6H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD0DR6H_BIT8:     equ    %00000001                                ; Bit 8
mATD0DR6H_BIT9:     equ    %00000010                                ; Bit 9
mATD0DR6H_BIT10:    equ    %00000100                                ; Bit 10
mATD0DR6H_BIT11:    equ    %00001000                                ; Bit 11
mATD0DR6H_BIT12:    equ    %00010000                                ; Bit 12
mATD0DR6H_BIT13:    equ    %00100000                                ; Bit 13
mATD0DR6H_BIT14:    equ    %01000000                                ; Bit 14
mATD0DR6H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD0DR6L - ATD 0 Conversion Result Register 6 Low; 0x0000009D ***
ATD0DR6L:           equ    $0000009D                                ;*** ATD0DR6L - ATD 0 Conversion Result Register 6 Low; 0x0000009D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR6L_BIT6:      equ    6                                         ; Bit 6
ATD0DR6L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD0DR6L_BIT6:     equ    %01000000                                ; Bit 6
mATD0DR6L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD0DR7 - ATD 0 Conversion Result Register 7; 0x0000009E ***
ATD0DR7:            equ    $0000009E                                ;*** ATD0DR7 - ATD 0 Conversion Result Register 7; 0x0000009E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR7_BIT6:       equ    6                                         ; Bit 6
ATD0DR7_BIT7:       equ    7                                         ; Bit 7
ATD0DR7_BIT8:       equ    8                                         ; Bit 8
ATD0DR7_BIT9:       equ    9                                         ; Bit 9
ATD0DR7_BIT10:      equ    10                                        ; Bit 10
ATD0DR7_BIT11:      equ    11                                        ; Bit 11
ATD0DR7_BIT12:      equ    12                                        ; Bit 12
ATD0DR7_BIT13:      equ    13                                        ; Bit 13
ATD0DR7_BIT14:      equ    14                                        ; Bit 14
ATD0DR7_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD0DR7_BIT6:      equ    %01000000                                ; Bit 6
mATD0DR7_BIT7:      equ    %10000000                                ; Bit 7
mATD0DR7_BIT8:      equ    %100000000                               ; Bit 8
mATD0DR7_BIT9:      equ    %1000000000                              ; Bit 9
mATD0DR7_BIT10:     equ    %10000000000                             ; Bit 10
mATD0DR7_BIT11:     equ    %100000000000                            ; Bit 11
mATD0DR7_BIT12:     equ    %1000000000000                           ; Bit 12
mATD0DR7_BIT13:     equ    %10000000000000                          ; Bit 13
mATD0DR7_BIT14:     equ    %100000000000000                         ; Bit 14
mATD0DR7_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD0DR7H - ATD 0 Conversion Result Register 7 High; 0x0000009E ***
ATD0DR7H:           equ    $0000009E                                ;*** ATD0DR7H - ATD 0 Conversion Result Register 7 High; 0x0000009E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR7H_BIT8:      equ    0                                         ; Bit 8
ATD0DR7H_BIT9:      equ    1                                         ; Bit 9
ATD0DR7H_BIT10:     equ    2                                         ; Bit 10
ATD0DR7H_BIT11:     equ    3                                         ; Bit 11
ATD0DR7H_BIT12:     equ    4                                         ; Bit 12
ATD0DR7H_BIT13:     equ    5                                         ; Bit 13
ATD0DR7H_BIT14:     equ    6                                         ; Bit 14
ATD0DR7H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD0DR7H_BIT8:     equ    %00000001                                ; Bit 8
mATD0DR7H_BIT9:     equ    %00000010                                ; Bit 9
mATD0DR7H_BIT10:    equ    %00000100                                ; Bit 10
mATD0DR7H_BIT11:    equ    %00001000                                ; Bit 11
mATD0DR7H_BIT12:    equ    %00010000                                ; Bit 12
mATD0DR7H_BIT13:    equ    %00100000                                ; Bit 13
mATD0DR7H_BIT14:    equ    %01000000                                ; Bit 14
mATD0DR7H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD0DR7L - ATD 0 Conversion Result Register 7 Low; 0x0000009F ***
ATD0DR7L:           equ    $0000009F                                ;*** ATD0DR7L - ATD 0 Conversion Result Register 7 Low; 0x0000009F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD0DR7L_BIT6:      equ    6                                         ; Bit 6
ATD0DR7L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD0DR7L_BIT6:     equ    %01000000                                ; Bit 6
mATD0DR7L_BIT7:     equ    %10000000                                ; Bit 7


;*** PWME - PWM Enable Register; 0x000000A0 ***
PWME:               equ    $000000A0                                ;*** PWME - PWM Enable Register; 0x000000A0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PWME_PWME0:         equ    0                                         ; Pulse Width Channel 0 Enable
PWME_PWME1:         equ    1                                         ; Pulse Width Channel 1 Enable
PWME_PWME2:         equ    2                                         ; Pulse Width Channel 2 Enable
PWME_PWME3:         equ    3                                         ; Pulse Width Channel 3 Enable
PWME_PWME4:         equ    4                                         ; Pulse Width Channel 4 Enable
PWME_PWME5:         equ    5                                         ; Pulse Width Channel 5 Enable
PWME_PWME6:         equ    6                                         ; Pulse Width Channel 6 Enable
PWME_PWME7:         equ    7                                         ; Pulse Width Channel 7 Enable
; bit position masks
mPWME_PWME0:        equ    %00000001                                ; Pulse Width Channel 0 Enable
mPWME_PWME1:        equ    %00000010                                ; Pulse Width Channel 1 Enable
mPWME_PWME2:        equ    %00000100                                ; Pulse Width Channel 2 Enable
mPWME_PWME3:        equ    %00001000                                ; Pulse Width Channel 3 Enable
mPWME_PWME4:        equ    %00010000                                ; Pulse Width Channel 4 Enable
mPWME_PWME5:        equ    %00100000                                ; Pulse Width Channel 5 Enable
mPWME_PWME6:        equ    %01000000                                ; Pulse Width Channel 6 Enable
mPWME_PWME7:        equ    %10000000                                ; Pulse Width Channel 7 Enable


;*** PWMPOL - PWM Polarity Register; 0x000000A1 ***
PWMPOL:             equ    $000000A1                                ;*** PWMPOL - PWM Polarity Register; 0x000000A1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PWMPOL_PPOL0:       equ    0                                         ; Pulse Width Channel 0 Polarity
PWMPOL_PPOL1:       equ    1                                         ; Pulse Width Channel 1 Polarity
PWMPOL_PPOL2:       equ    2                                         ; Pulse Width Channel 2 Polarity
PWMPOL_PPOL3:       equ    3                                         ; Pulse Width Channel 3 Polarity
PWMPOL_PPOL4:       equ    4                                         ; Pulse Width Channel 4 Polarity
PWMPOL_PPOL5:       equ    5                                         ; Pulse Width Channel 5 Polarity
PWMPOL_PPOL6:       equ    6                                         ; Pulse Width Channel 6 Polarity
PWMPOL_PPOL7:       equ    7                                         ; Pulse Width Channel 7 Polarity
; bit position masks
mPWMPOL_PPOL0:      equ    %00000001                                ; Pulse Width Channel 0 Polarity
mPWMPOL_PPOL1:      equ    %00000010                                ; Pulse Width Channel 1 Polarity
mPWMPOL_PPOL2:      equ    %00000100                                ; Pulse Width Channel 2 Polarity
mPWMPOL_PPOL3:      equ    %00001000                                ; Pulse Width Channel 3 Polarity
mPWMPOL_PPOL4:      equ    %00010000                                ; Pulse Width Channel 4 Polarity
mPWMPOL_PPOL5:      equ    %00100000                                ; Pulse Width Channel 5 Polarity
mPWMPOL_PPOL6:      equ    %01000000                                ; Pulse Width Channel 6 Polarity
mPWMPOL_PPOL7:      equ    %10000000                                ; Pulse Width Channel 7 Polarity


;*** PWMCLK - PWM Clock Select Register; 0x000000A2 ***
PWMCLK:             equ    $000000A2                                ;*** PWMCLK - PWM Clock Select Register; 0x000000A2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PWMCLK_PCLK0:       equ    0                                         ; Pulse Width Channel 0 Clock Select
PWMCLK_PCLK1:       equ    1                                         ; Pulse Width Channel 1 Clock Select
PWMCLK_PCLK2:       equ    2                                         ; Pulse Width Channel 2 Clock Select
PWMCLK_PCLK3:       equ    3                                         ; Pulse Width Channel 3 Clock Select
PWMCLK_PCLK4:       equ    4                                         ; Pulse Width Channel 4 Clock Select
PWMCLK_PCLK5:       equ    5                                         ; Pulse Width Channel 5 Clock Select
PWMCLK_PCLK6:       equ    6                                         ; Pulse Width Channel 6 Clock Select
PWMCLK_PCLK7:       equ    7                                         ; Pulse Width Channel 7 Clock Select
; bit position masks
mPWMCLK_PCLK0:      equ    %00000001                                ; Pulse Width Channel 0 Clock Select
mPWMCLK_PCLK1:      equ    %00000010                                ; Pulse Width Channel 1 Clock Select
mPWMCLK_PCLK2:      equ    %00000100                                ; Pulse Width Channel 2 Clock Select
mPWMCLK_PCLK3:      equ    %00001000                                ; Pulse Width Channel 3 Clock Select
mPWMCLK_PCLK4:      equ    %00010000                                ; Pulse Width Channel 4 Clock Select
mPWMCLK_PCLK5:      equ    %00100000                                ; Pulse Width Channel 5 Clock Select
mPWMCLK_PCLK6:      equ    %01000000                                ; Pulse Width Channel 6 Clock Select
mPWMCLK_PCLK7:      equ    %10000000                                ; Pulse Width Channel 7 Clock Select


;*** PWMPRCLK - PWM Prescale Clock Select Register; 0x000000A3 ***
PWMPRCLK:           equ    $000000A3                                ;*** PWMPRCLK - PWM Prescale Clock Select Register; 0x000000A3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PWMPRCLK_PCKA0:     equ    0                                         ; Prescaler Select for Clock A 0
PWMPRCLK_PCKA1:     equ    1                                         ; Prescaler Select for Clock A 1
PWMPRCLK_PCKA2:     equ    2                                         ; Prescaler Select for Clock A 2
PWMPRCLK_PCKB0:     equ    4                                         ; Prescaler Select for Clock B 0
PWMPRCLK_PCKB1:     equ    5                                         ; Prescaler Select for Clock B 1
PWMPRCLK_PCKB2:     equ    6                                         ; Prescaler Select for Clock B 2
; bit position masks
mPWMPRCLK_PCKA0:    equ    %00000001                                ; Prescaler Select for Clock A 0
mPWMPRCLK_PCKA1:    equ    %00000010                                ; Prescaler Select for Clock A 1
mPWMPRCLK_PCKA2:    equ    %00000100                                ; Prescaler Select for Clock A 2
mPWMPRCLK_PCKB0:    equ    %00010000                                ; Prescaler Select for Clock B 0
mPWMPRCLK_PCKB1:    equ    %00100000                                ; Prescaler Select for Clock B 1
mPWMPRCLK_PCKB2:    equ    %01000000                                ; Prescaler Select for Clock B 2


;*** PWMCAE - PWM Center Align Enable Register; 0x000000A4 ***
PWMCAE:             equ    $000000A4                                ;*** PWMCAE - PWM Center Align Enable Register; 0x000000A4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PWMCAE_CAE0:        equ    0                                         ; Center Aligned Output Mode on channel 0
PWMCAE_CAE1:        equ    1                                         ; Center Aligned Output Mode on channel 1
PWMCAE_CAE2:        equ    2                                         ; Center Aligned Output Mode on channel 2
PWMCAE_CAE3:        equ    3                                         ; Center Aligned Output Mode on channel 3
PWMCAE_CAE4:        equ    4                                         ; Center Aligned Output Mode on channel 4
PWMCAE_CAE5:        equ    5                                         ; Center Aligned Output Mode on channel 5
PWMCAE_CAE6:        equ    6                                         ; Center Aligned Output Mode on channel 6
PWMCAE_CAE7:        equ    7                                         ; Center Aligned Output Mode on channel 7
; bit position masks
mPWMCAE_CAE0:       equ    %00000001                                ; Center Aligned Output Mode on channel 0
mPWMCAE_CAE1:       equ    %00000010                                ; Center Aligned Output Mode on channel 1
mPWMCAE_CAE2:       equ    %00000100                                ; Center Aligned Output Mode on channel 2
mPWMCAE_CAE3:       equ    %00001000                                ; Center Aligned Output Mode on channel 3
mPWMCAE_CAE4:       equ    %00010000                                ; Center Aligned Output Mode on channel 4
mPWMCAE_CAE5:       equ    %00100000                                ; Center Aligned Output Mode on channel 5
mPWMCAE_CAE6:       equ    %01000000                                ; Center Aligned Output Mode on channel 6
mPWMCAE_CAE7:       equ    %10000000                                ; Center Aligned Output Mode on channel 7


;*** PWMCTL - PWM Control Register; 0x000000A5 ***
PWMCTL:             equ    $000000A5                                ;*** PWMCTL - PWM Control Register; 0x000000A5 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PWMCTL_PFRZ:        equ    2                                         ; PWM Counters Stop in Freeze Mode
PWMCTL_PSWAI:       equ    3                                         ; PWM Stops in Wait Mode
PWMCTL_CON01:       equ    4                                         ; Concatenate channels 0 and 1
PWMCTL_CON23:       equ    5                                         ; Concatenate channels 2 and 3
PWMCTL_CON45:       equ    6                                         ; Concatenate channels 4 and 5
PWMCTL_CON67:       equ    7                                         ; Concatenate channels 6 and 7
; bit position masks
mPWMCTL_PFRZ:       equ    %00000100                                ; PWM Counters Stop in Freeze Mode
mPWMCTL_PSWAI:      equ    %00001000                                ; PWM Stops in Wait Mode
mPWMCTL_CON01:      equ    %00010000                                ; Concatenate channels 0 and 1
mPWMCTL_CON23:      equ    %00100000                                ; Concatenate channels 2 and 3
mPWMCTL_CON45:      equ    %01000000                                ; Concatenate channels 4 and 5
mPWMCTL_CON67:      equ    %10000000                                ; Concatenate channels 6 and 7


;*** PWMSCLA - PWM Scale A Register; 0x000000A8 ***
PWMSCLA:            equ    $000000A8                                ;*** PWMSCLA - PWM Scale A Register; 0x000000A8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PWMSCLA_BIT0:       equ    0                                         ; PWM Scale A Bit 0
PWMSCLA_BIT1:       equ    1                                         ; PWM Scale A Bit 1
PWMSCLA_BIT2:       equ    2                                         ; PWM Scale A Bit 2
PWMSCLA_BIT3:       equ    3                                         ; PWM Scale A Bit 3
PWMSCLA_BIT4:       equ    4                                         ; PWM Scale A Bit 4
PWMSCLA_BIT5:       equ    5                                         ; PWM Scale A Bit 5
PWMSCLA_BIT6:       equ    6                                         ; PWM Scale A Bit 6
PWMSCLA_BIT7:       equ    7                                         ; PWM Scale A Bit 7
; bit position masks
mPWMSCLA_BIT0:      equ    %00000001                                ; PWM Scale A Bit 0
mPWMSCLA_BIT1:      equ    %00000010                                ; PWM Scale A Bit 1
mPWMSCLA_BIT2:      equ    %00000100                                ; PWM Scale A Bit 2
mPWMSCLA_BIT3:      equ    %00001000                                ; PWM Scale A Bit 3
mPWMSCLA_BIT4:      equ    %00010000                                ; PWM Scale A Bit 4
mPWMSCLA_BIT5:      equ    %00100000                                ; PWM Scale A Bit 5
mPWMSCLA_BIT6:      equ    %01000000                                ; PWM Scale A Bit 6
mPWMSCLA_BIT7:      equ    %10000000                                ; PWM Scale A Bit 7


;*** PWMSCLB - PWM Scale B Register; 0x000000A9 ***
PWMSCLB:            equ    $000000A9                                ;*** PWMSCLB - PWM Scale B Register; 0x000000A9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PWMSCLB_BIT0:       equ    0                                         ; PWM Scale B Bit 0
PWMSCLB_BIT1:       equ    1                                         ; PWM Scale B Bit 1
PWMSCLB_BIT2:       equ    2                                         ; PWM Scale B Bit 2
PWMSCLB_BIT3:       equ    3                                         ; PWM Scale B Bit 3
PWMSCLB_BIT4:       equ    4                                         ; PWM Scale B Bit 4
PWMSCLB_BIT5:       equ    5                                         ; PWM Scale B Bit 5
PWMSCLB_BIT6:       equ    6                                         ; PWM Scale B Bit 6
PWMSCLB_BIT7:       equ    7                                         ; PWM Scale B Bit 7
; bit position masks
mPWMSCLB_BIT0:      equ    %00000001                                ; PWM Scale B Bit 0
mPWMSCLB_BIT1:      equ    %00000010                                ; PWM Scale B Bit 1
mPWMSCLB_BIT2:      equ    %00000100                                ; PWM Scale B Bit 2
mPWMSCLB_BIT3:      equ    %00001000                                ; PWM Scale B Bit 3
mPWMSCLB_BIT4:      equ    %00010000                                ; PWM Scale B Bit 4
mPWMSCLB_BIT5:      equ    %00100000                                ; PWM Scale B Bit 5
mPWMSCLB_BIT6:      equ    %01000000                                ; PWM Scale B Bit 6
mPWMSCLB_BIT7:      equ    %10000000                                ; PWM Scale B Bit 7


;*** PWMCNT01 - PWM Channel Counter 01 Register; 0x000000AC ***
PWMCNT01:           equ    $000000AC                                ;*** PWMCNT01 - PWM Channel Counter 01 Register; 0x000000AC ***


;*** PWMCNT0 - PWM Channel Counter 0 Register; 0x000000AC ***
PWMCNT0:            equ    $000000AC                                ;*** PWMCNT0 - PWM Channel Counter 0 Register; 0x000000AC ***


;*** PWMCNT1 - PWM Channel Counter 1 Register; 0x000000AD ***
PWMCNT1:            equ    $000000AD                                ;*** PWMCNT1 - PWM Channel Counter 1 Register; 0x000000AD ***


;*** PWMCNT23 - PWM Channel Counter 23 Register; 0x000000AE ***
PWMCNT23:           equ    $000000AE                                ;*** PWMCNT23 - PWM Channel Counter 23 Register; 0x000000AE ***


;*** PWMCNT2 - PWM Channel Counter 2 Register; 0x000000AE ***
PWMCNT2:            equ    $000000AE                                ;*** PWMCNT2 - PWM Channel Counter 2 Register; 0x000000AE ***


;*** PWMCNT3 - PWM Channel Counter 3 Register; 0x000000AF ***
PWMCNT3:            equ    $000000AF                                ;*** PWMCNT3 - PWM Channel Counter 3 Register; 0x000000AF ***


;*** PWMCNT45 - PWM Channel Counter 45 Register; 0x000000B0 ***
PWMCNT45:           equ    $000000B0                                ;*** PWMCNT45 - PWM Channel Counter 45 Register; 0x000000B0 ***


;*** PWMCNT4 - PWM Channel Counter 4 Register; 0x000000B0 ***
PWMCNT4:            equ    $000000B0                                ;*** PWMCNT4 - PWM Channel Counter 4 Register; 0x000000B0 ***


;*** PWMCNT5 - PWM Channel Counter 5 Register; 0x000000B1 ***
PWMCNT5:            equ    $000000B1                                ;*** PWMCNT5 - PWM Channel Counter 5 Register; 0x000000B1 ***


;*** PWMCNT67 - PWM Channel Counter 67 Register; 0x000000B2 ***
PWMCNT67:           equ    $000000B2                                ;*** PWMCNT67 - PWM Channel Counter 67 Register; 0x000000B2 ***


;*** PWMCNT6 - PWM Channel Counter 6 Register; 0x000000B2 ***
PWMCNT6:            equ    $000000B2                                ;*** PWMCNT6 - PWM Channel Counter 6 Register; 0x000000B2 ***


;*** PWMCNT7 - PWM Channel Counter 7 Register; 0x000000B3 ***
PWMCNT7:            equ    $000000B3                                ;*** PWMCNT7 - PWM Channel Counter 7 Register; 0x000000B3 ***


;*** PWMPER01 - PWM Channel Period 01 Register; 0x000000B4 ***
PWMPER01:           equ    $000000B4                                ;*** PWMPER01 - PWM Channel Period 01 Register; 0x000000B4 ***


;*** PWMPER0 - PWM Channel Period 0 Register; 0x000000B4 ***
PWMPER0:            equ    $000000B4                                ;*** PWMPER0 - PWM Channel Period 0 Register; 0x000000B4 ***


;*** PWMPER1 - PWM Channel Period 1 Register; 0x000000B5 ***
PWMPER1:            equ    $000000B5                                ;*** PWMPER1 - PWM Channel Period 1 Register; 0x000000B5 ***


;*** PWMPER23 - PWM Channel Period 23 Register; 0x000000B6 ***
PWMPER23:           equ    $000000B6                                ;*** PWMPER23 - PWM Channel Period 23 Register; 0x000000B6 ***


;*** PWMPER2 - PWM Channel Period 2 Register; 0x000000B6 ***
PWMPER2:            equ    $000000B6                                ;*** PWMPER2 - PWM Channel Period 2 Register; 0x000000B6 ***


;*** PWMPER3 - PWM Channel Period 3 Register; 0x000000B7 ***
PWMPER3:            equ    $000000B7                                ;*** PWMPER3 - PWM Channel Period 3 Register; 0x000000B7 ***


;*** PWMPER45 - PWM Channel Period 45 Register; 0x000000B8 ***
PWMPER45:           equ    $000000B8                                ;*** PWMPER45 - PWM Channel Period 45 Register; 0x000000B8 ***


;*** PWMPER4 - PWM Channel Period 4 Register; 0x000000B8 ***
PWMPER4:            equ    $000000B8                                ;*** PWMPER4 - PWM Channel Period 4 Register; 0x000000B8 ***


;*** PWMPER5 - PWM Channel Period 5 Register; 0x000000B9 ***
PWMPER5:            equ    $000000B9                                ;*** PWMPER5 - PWM Channel Period 5 Register; 0x000000B9 ***


;*** PWMPER67 - PWM Channel Period 67 Register; 0x000000BA ***
PWMPER67:           equ    $000000BA                                ;*** PWMPER67 - PWM Channel Period 67 Register; 0x000000BA ***


;*** PWMPER6 - PWM Channel Period 6 Register; 0x000000BA ***
PWMPER6:            equ    $000000BA                                ;*** PWMPER6 - PWM Channel Period 6 Register; 0x000000BA ***


;*** PWMPER7 - PWM Channel Period 7 Register; 0x000000BB ***
PWMPER7:            equ    $000000BB                                ;*** PWMPER7 - PWM Channel Period 7 Register; 0x000000BB ***


;*** PWMDTY01 - PWM Channel Duty 01 Register; 0x000000BC ***
PWMDTY01:           equ    $000000BC                                ;*** PWMDTY01 - PWM Channel Duty 01 Register; 0x000000BC ***


;*** PWMDTY0 - PWM Channel Duty 0 Register; 0x000000BC ***
PWMDTY0:            equ    $000000BC                                ;*** PWMDTY0 - PWM Channel Duty 0 Register; 0x000000BC ***


;*** PWMDTY1 - PWM Channel Duty 1 Register; 0x000000BD ***
PWMDTY1:            equ    $000000BD                                ;*** PWMDTY1 - PWM Channel Duty 1 Register; 0x000000BD ***


;*** PWMDTY23 - PWM Channel Duty 23 Register; 0x000000BE ***
PWMDTY23:           equ    $000000BE                                ;*** PWMDTY23 - PWM Channel Duty 23 Register; 0x000000BE ***


;*** PWMDTY2 - PWM Channel Duty 2 Register; 0x000000BE ***
PWMDTY2:            equ    $000000BE                                ;*** PWMDTY2 - PWM Channel Duty 2 Register; 0x000000BE ***


;*** PWMDTY3 - PWM Channel Duty 3 Register; 0x000000BF ***
PWMDTY3:            equ    $000000BF                                ;*** PWMDTY3 - PWM Channel Duty 3 Register; 0x000000BF ***


;*** PWMDTY45 - PWM Channel Duty 45 Register; 0x000000C0 ***
PWMDTY45:           equ    $000000C0                                ;*** PWMDTY45 - PWM Channel Duty 45 Register; 0x000000C0 ***


;*** PWMDTY4 - PWM Channel Duty 4 Register; 0x000000C0 ***
PWMDTY4:            equ    $000000C0                                ;*** PWMDTY4 - PWM Channel Duty 4 Register; 0x000000C0 ***


;*** PWMDTY5 - PWM Channel Duty 5 Register; 0x000000C1 ***
PWMDTY5:            equ    $000000C1                                ;*** PWMDTY5 - PWM Channel Duty 5 Register; 0x000000C1 ***


;*** PWMDTY67 - PWM Channel Duty 67 Register; 0x000000C2 ***
PWMDTY67:           equ    $000000C2                                ;*** PWMDTY67 - PWM Channel Duty 67 Register; 0x000000C2 ***


;*** PWMDTY6 - PWM Channel Duty 6 Register; 0x000000C2 ***
PWMDTY6:            equ    $000000C2                                ;*** PWMDTY6 - PWM Channel Duty 6 Register; 0x000000C2 ***


;*** PWMDTY7 - PWM Channel Duty 7 Register; 0x000000C3 ***
PWMDTY7:            equ    $000000C3                                ;*** PWMDTY7 - PWM Channel Duty 7 Register; 0x000000C3 ***


;*** PWMSDN - PWM Shutdown Register; 0x000000C4 ***
PWMSDN:             equ    $000000C4                                ;*** PWMSDN - PWM Shutdown Register; 0x000000C4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PWMSDN_PWM7ENA:     equ    0                                         ; PWM emergency shutdown Enable
PWMSDN_PWM7INL:     equ    1                                         ; PWM shutdown active input level for ch. 7
PWMSDN_PWM7IN:      equ    2                                         ; PWM channel 7 input status
PWMSDN_PWMLVL:      equ    4                                         ; PWM shutdown output Level
PWMSDN_PWMRSTRT:    equ    5                                         ; PWM Restart
PWMSDN_PWMIE:       equ    6                                         ; PWM Interrupt Enable
PWMSDN_PWMIF:       equ    7                                         ; PWM Interrupt Flag
; bit position masks
mPWMSDN_PWM7ENA:    equ    %00000001                                ; PWM emergency shutdown Enable
mPWMSDN_PWM7INL:    equ    %00000010                                ; PWM shutdown active input level for ch. 7
mPWMSDN_PWM7IN:     equ    %00000100                                ; PWM channel 7 input status
mPWMSDN_PWMLVL:     equ    %00010000                                ; PWM shutdown output Level
mPWMSDN_PWMRSTRT:   equ    %00100000                                ; PWM Restart
mPWMSDN_PWMIE:      equ    %01000000                                ; PWM Interrupt Enable
mPWMSDN_PWMIF:      equ    %10000000                                ; PWM Interrupt Flag


;*** SCI0BD - SCI 0 Baud Rate Register; 0x000000C8 ***
SCI0BD:             equ    $000000C8                                ;*** SCI0BD - SCI 0 Baud Rate Register; 0x000000C8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI0BD_SBR0:        equ    0                                         ; SCI 0 baud rate Bit 0
SCI0BD_SBR1:        equ    1                                         ; SCI 0 baud rate Bit 1
SCI0BD_SBR2:        equ    2                                         ; SCI 0 baud rate Bit 2
SCI0BD_SBR3:        equ    3                                         ; SCI 0 baud rate Bit 3
SCI0BD_SBR4:        equ    4                                         ; SCI 0 baud rate Bit 4
SCI0BD_SBR5:        equ    5                                         ; SCI 0 baud rate Bit 5
SCI0BD_SBR6:        equ    6                                         ; SCI 0 baud rate Bit 6
SCI0BD_SBR7:        equ    7                                         ; SCI 0 baud rate Bit 7
SCI0BD_SBR8:        equ    8                                         ; SCI 0 baud rate Bit 8
SCI0BD_SBR9:        equ    9                                         ; SCI 0 baud rate Bit 9
SCI0BD_SBR10:       equ    10                                        ; SCI 0 baud rate Bit 10
SCI0BD_SBR11:       equ    11                                        ; SCI 0 baud rate Bit 11
SCI0BD_SBR12:       equ    12                                        ; SCI 0 baud rate Bit 12
; bit position masks
mSCI0BD_SBR0:       equ    %00000001                                ; SCI 0 baud rate Bit 0
mSCI0BD_SBR1:       equ    %00000010                                ; SCI 0 baud rate Bit 1
mSCI0BD_SBR2:       equ    %00000100                                ; SCI 0 baud rate Bit 2
mSCI0BD_SBR3:       equ    %00001000                                ; SCI 0 baud rate Bit 3
mSCI0BD_SBR4:       equ    %00010000                                ; SCI 0 baud rate Bit 4
mSCI0BD_SBR5:       equ    %00100000                                ; SCI 0 baud rate Bit 5
mSCI0BD_SBR6:       equ    %01000000                                ; SCI 0 baud rate Bit 6
mSCI0BD_SBR7:       equ    %10000000                                ; SCI 0 baud rate Bit 7
mSCI0BD_SBR8:       equ    %100000000                               ; SCI 0 baud rate Bit 8
mSCI0BD_SBR9:       equ    %1000000000                              ; SCI 0 baud rate Bit 9
mSCI0BD_SBR10:      equ    %10000000000                             ; SCI 0 baud rate Bit 10
mSCI0BD_SBR11:      equ    %100000000000                            ; SCI 0 baud rate Bit 11
mSCI0BD_SBR12:      equ    %1000000000000                           ; SCI 0 baud rate Bit 12


;*** SCI0BDH - SCI 0 Baud Rate Register High; 0x000000C8 ***
SCI0BDH:            equ    $000000C8                                ;*** SCI0BDH - SCI 0 Baud Rate Register High; 0x000000C8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI0BDH_SBR8:       equ    0                                         ; SCI 0 baud rate Bit 8
SCI0BDH_SBR9:       equ    1                                         ; SCI 0 baud rate Bit 9
SCI0BDH_SBR10:      equ    2                                         ; SCI 0 baud rate Bit 10
SCI0BDH_SBR11:      equ    3                                         ; SCI 0 baud rate Bit 11
SCI0BDH_SBR12:      equ    4                                         ; SCI 0 baud rate Bit 12
; bit position masks
mSCI0BDH_SBR8:      equ    %00000001                                ; SCI 0 baud rate Bit 8
mSCI0BDH_SBR9:      equ    %00000010                                ; SCI 0 baud rate Bit 9
mSCI0BDH_SBR10:     equ    %00000100                                ; SCI 0 baud rate Bit 10
mSCI0BDH_SBR11:     equ    %00001000                                ; SCI 0 baud rate Bit 11
mSCI0BDH_SBR12:     equ    %00010000                                ; SCI 0 baud rate Bit 12


;*** SCI0BDL - SCI 0 Baud Rate Register Low; 0x000000C9 ***
SCI0BDL:            equ    $000000C9                                ;*** SCI0BDL - SCI 0 Baud Rate Register Low; 0x000000C9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI0BDL_SBR0:       equ    0                                         ; SCI 0 baud rate Bit 0
SCI0BDL_SBR1:       equ    1                                         ; SCI 0 baud rate Bit 1
SCI0BDL_SBR2:       equ    2                                         ; SCI 0 baud rate Bit 2
SCI0BDL_SBR3:       equ    3                                         ; SCI 0 baud rate Bit 3
SCI0BDL_SBR4:       equ    4                                         ; SCI 0 baud rate Bit 4
SCI0BDL_SBR5:       equ    5                                         ; SCI 0 baud rate Bit 5
SCI0BDL_SBR6:       equ    6                                         ; SCI 0 baud rate Bit 6
SCI0BDL_SBR7:       equ    7                                         ; SCI 0 baud rate Bit 7
; bit position masks
mSCI0BDL_SBR0:      equ    %00000001                                ; SCI 0 baud rate Bit 0
mSCI0BDL_SBR1:      equ    %00000010                                ; SCI 0 baud rate Bit 1
mSCI0BDL_SBR2:      equ    %00000100                                ; SCI 0 baud rate Bit 2
mSCI0BDL_SBR3:      equ    %00001000                                ; SCI 0 baud rate Bit 3
mSCI0BDL_SBR4:      equ    %00010000                                ; SCI 0 baud rate Bit 4
mSCI0BDL_SBR5:      equ    %00100000                                ; SCI 0 baud rate Bit 5
mSCI0BDL_SBR6:      equ    %01000000                                ; SCI 0 baud rate Bit 6
mSCI0BDL_SBR7:      equ    %10000000                                ; SCI 0 baud rate Bit 7


;*** SCI0CR1 - SCI 0 Control Register 1; 0x000000CA ***
SCI0CR1:            equ    $000000CA                                ;*** SCI0CR1 - SCI 0 Control Register 1; 0x000000CA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI0CR1_PT:         equ    0                                         ; Parity Type Bit
SCI0CR1_PE:         equ    1                                         ; Parity Enable Bit
SCI0CR1_ILT:        equ    2                                         ; Idle Line Type Bit
SCI0CR1_WAKE:       equ    3                                         ; Wakeup Condition Bit
SCI0CR1_M:          equ    4                                         ; Data Format Mode Bit
SCI0CR1_RSRC:       equ    5                                         ; Receiver Source Bit
SCI0CR1_SCISWAI:    equ    6                                         ; SCI 0 Stop in Wait Mode Bit
SCI0CR1_LOOPS:      equ    7                                         ; Loop Select Bit
; bit position masks
mSCI0CR1_PT:        equ    %00000001                                ; Parity Type Bit
mSCI0CR1_PE:        equ    %00000010                                ; Parity Enable Bit
mSCI0CR1_ILT:       equ    %00000100                                ; Idle Line Type Bit
mSCI0CR1_WAKE:      equ    %00001000                                ; Wakeup Condition Bit
mSCI0CR1_M:         equ    %00010000                                ; Data Format Mode Bit
mSCI0CR1_RSRC:      equ    %00100000                                ; Receiver Source Bit
mSCI0CR1_SCISWAI:   equ    %01000000                                ; SCI 0 Stop in Wait Mode Bit
mSCI0CR1_LOOPS:     equ    %10000000                                ; Loop Select Bit


;*** SCI0CR2 - SCI 0 Control Register 2; 0x000000CB ***
SCI0CR2:            equ    $000000CB                                ;*** SCI0CR2 - SCI 0 Control Register 2; 0x000000CB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI0CR2_SBK:        equ    0                                         ; Send Break Bit
SCI0CR2_RWU:        equ    1                                         ; Receiver Wakeup Bit
SCI0CR2_RE:         equ    2                                         ; Receiver Enable Bit
SCI0CR2_TE:         equ    3                                         ; Transmitter Enable Bit
SCI0CR2_ILIE:       equ    4                                         ; Idle Line Interrupt Enable Bit
SCI0CR2_RIE:        equ    5                                         ; Receiver Full Interrupt Enable Bit
SCI0CR2_TCIE:       equ    6                                         ; Transmission Complete Interrupt Enable Bit
SCI0CR2_SCTIE:      equ    7                                         ; Transmitter Interrupt Enable Bit
; bit position masks
mSCI0CR2_SBK:       equ    %00000001                                ; Send Break Bit
mSCI0CR2_RWU:       equ    %00000010                                ; Receiver Wakeup Bit
mSCI0CR2_RE:        equ    %00000100                                ; Receiver Enable Bit
mSCI0CR2_TE:        equ    %00001000                                ; Transmitter Enable Bit
mSCI0CR2_ILIE:      equ    %00010000                                ; Idle Line Interrupt Enable Bit
mSCI0CR2_RIE:       equ    %00100000                                ; Receiver Full Interrupt Enable Bit
mSCI0CR2_TCIE:      equ    %01000000                                ; Transmission Complete Interrupt Enable Bit
mSCI0CR2_SCTIE:     equ    %10000000                                ; Transmitter Interrupt Enable Bit


;*** SCI0SR1 - SCI 0 Status Register 1; 0x000000CC ***
SCI0SR1:            equ    $000000CC                                ;*** SCI0SR1 - SCI 0 Status Register 1; 0x000000CC ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI0SR1_PF:         equ    0                                         ; Parity Error Flag
SCI0SR1_FE:         equ    1                                         ; Framing Error Flag
SCI0SR1_NF:         equ    2                                         ; Noise Flag
SCI0SR1_OR:         equ    3                                         ; Overrun Flag
SCI0SR1_IDLE:       equ    4                                         ; Idle Line Flag
SCI0SR1_RDRF:       equ    5                                         ; Receive Data Register Full Flag
SCI0SR1_TC:         equ    6                                         ; Transmit Complete Flag
SCI0SR1_TDRE:       equ    7                                         ; Transmit Data Register Empty Flag
; bit position masks
mSCI0SR1_PF:        equ    %00000001                                ; Parity Error Flag
mSCI0SR1_FE:        equ    %00000010                                ; Framing Error Flag
mSCI0SR1_NF:        equ    %00000100                                ; Noise Flag
mSCI0SR1_OR:        equ    %00001000                                ; Overrun Flag
mSCI0SR1_IDLE:      equ    %00010000                                ; Idle Line Flag
mSCI0SR1_RDRF:      equ    %00100000                                ; Receive Data Register Full Flag
mSCI0SR1_TC:        equ    %01000000                                ; Transmit Complete Flag
mSCI0SR1_TDRE:      equ    %10000000                                ; Transmit Data Register Empty Flag


;*** SCI0SR2 - SCI 0 Status Register 2; 0x000000CD ***
SCI0SR2:            equ    $000000CD                                ;*** SCI0SR2 - SCI 0 Status Register 2; 0x000000CD ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI0SR2_RAF:        equ    0                                         ; Receiver Active Flag
SCI0SR2_TXDIR:      equ    1                                         ; Transmitter pin data direction in Single-Wire mode
SCI0SR2_BRK13:      equ    2                                         ; Break Transmit character length
; bit position masks
mSCI0SR2_RAF:       equ    %00000001                                ; Receiver Active Flag
mSCI0SR2_TXDIR:     equ    %00000010                                ; Transmitter pin data direction in Single-Wire mode
mSCI0SR2_BRK13:     equ    %00000100                                ; Break Transmit character length


;*** SCI0DRH - SCI 0 Data Register High; 0x000000CE ***
SCI0DRH:            equ    $000000CE                                ;*** SCI0DRH - SCI 0 Data Register High; 0x000000CE ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI0DRH_T8:         equ    6                                         ; Transmit Bit 8
SCI0DRH_R8:         equ    7                                         ; Received Bit 8
; bit position masks
mSCI0DRH_T8:        equ    %01000000                                ; Transmit Bit 8
mSCI0DRH_R8:        equ    %10000000                                ; Received Bit 8


;*** SCI0DRL - SCI 0 Data Register Low; 0x000000CF ***
SCI0DRL:            equ    $000000CF                                ;*** SCI0DRL - SCI 0 Data Register Low; 0x000000CF ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI0DRL_R0_T0:      equ    0                                         ; Received bit 0 or Transmit bit 0
SCI0DRL_R1_T1:      equ    1                                         ; Received bit 1 or Transmit bit 1
SCI0DRL_R2_T2:      equ    2                                         ; Received bit 2 or Transmit bit 2
SCI0DRL_R3_T3:      equ    3                                         ; Received bit 3 or Transmit bit 3
SCI0DRL_R4_T4:      equ    4                                         ; Received bit 4 or Transmit bit 4
SCI0DRL_R5_T5:      equ    5                                         ; Received bit 5 or Transmit bit 5
SCI0DRL_R6_T6:      equ    6                                         ; Received bit 6 or Transmit bit 6
SCI0DRL_R7_T7:      equ    7                                         ; Received bit 7 or Transmit bit 7
; bit position masks
mSCI0DRL_R0_T0:     equ    %00000001                                ; Received bit 0 or Transmit bit 0
mSCI0DRL_R1_T1:     equ    %00000010                                ; Received bit 1 or Transmit bit 1
mSCI0DRL_R2_T2:     equ    %00000100                                ; Received bit 2 or Transmit bit 2
mSCI0DRL_R3_T3:     equ    %00001000                                ; Received bit 3 or Transmit bit 3
mSCI0DRL_R4_T4:     equ    %00010000                                ; Received bit 4 or Transmit bit 4
mSCI0DRL_R5_T5:     equ    %00100000                                ; Received bit 5 or Transmit bit 5
mSCI0DRL_R6_T6:     equ    %01000000                                ; Received bit 6 or Transmit bit 6
mSCI0DRL_R7_T7:     equ    %10000000                                ; Received bit 7 or Transmit bit 7


;*** SCI1BD - SCI 1 Baud Rate Register; 0x000000D0 ***
SCI1BD:             equ    $000000D0                                ;*** SCI1BD - SCI 1 Baud Rate Register; 0x000000D0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI1BD_SBR0:        equ    0                                         ; SCI 1 baud rate Bit 0
SCI1BD_SBR1:        equ    1                                         ; SCI 1 baud rate Bit 1
SCI1BD_SBR2:        equ    2                                         ; SCI 1 baud rate Bit 2
SCI1BD_SBR3:        equ    3                                         ; SCI 1 baud rate Bit 3
SCI1BD_SBR4:        equ    4                                         ; SCI 1 baud rate Bit 4
SCI1BD_SBR5:        equ    5                                         ; SCI 1 baud rate Bit 5
SCI1BD_SBR6:        equ    6                                         ; SCI 1 baud rate Bit 6
SCI1BD_SBR7:        equ    7                                         ; SCI 1 baud rate Bit 7
SCI1BD_SBR8:        equ    8                                         ; SCI 1 baud rate Bit 8
SCI1BD_SBR9:        equ    9                                         ; SCI 1 baud rate Bit 9
SCI1BD_SBR10:       equ    10                                        ; SCI 1 baud rate Bit 10
SCI1BD_SBR11:       equ    11                                        ; SCI 1 baud rate Bit 11
SCI1BD_SBR12:       equ    12                                        ; SCI 1 baud rate Bit 12
; bit position masks
mSCI1BD_SBR0:       equ    %00000001                                ; SCI 1 baud rate Bit 0
mSCI1BD_SBR1:       equ    %00000010                                ; SCI 1 baud rate Bit 1
mSCI1BD_SBR2:       equ    %00000100                                ; SCI 1 baud rate Bit 2
mSCI1BD_SBR3:       equ    %00001000                                ; SCI 1 baud rate Bit 3
mSCI1BD_SBR4:       equ    %00010000                                ; SCI 1 baud rate Bit 4
mSCI1BD_SBR5:       equ    %00100000                                ; SCI 1 baud rate Bit 5
mSCI1BD_SBR6:       equ    %01000000                                ; SCI 1 baud rate Bit 6
mSCI1BD_SBR7:       equ    %10000000                                ; SCI 1 baud rate Bit 7
mSCI1BD_SBR8:       equ    %100000000                               ; SCI 1 baud rate Bit 8
mSCI1BD_SBR9:       equ    %1000000000                              ; SCI 1 baud rate Bit 9
mSCI1BD_SBR10:      equ    %10000000000                             ; SCI 1 baud rate Bit 10
mSCI1BD_SBR11:      equ    %100000000000                            ; SCI 1 baud rate Bit 11
mSCI1BD_SBR12:      equ    %1000000000000                           ; SCI 1 baud rate Bit 12


;*** SCI1BDH - SCI 1 Baud Rate Register High; 0x000000D0 ***
SCI1BDH:            equ    $000000D0                                ;*** SCI1BDH - SCI 1 Baud Rate Register High; 0x000000D0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI1BDH_SBR8:       equ    0                                         ; SCI 1 baud rate Bit 8
SCI1BDH_SBR9:       equ    1                                         ; SCI 1 baud rate Bit 9
SCI1BDH_SBR10:      equ    2                                         ; SCI 1 baud rate Bit 10
SCI1BDH_SBR11:      equ    3                                         ; SCI 1 baud rate Bit 11
SCI1BDH_SBR12:      equ    4                                         ; SCI 1 baud rate Bit 12
; bit position masks
mSCI1BDH_SBR8:      equ    %00000001                                ; SCI 1 baud rate Bit 8
mSCI1BDH_SBR9:      equ    %00000010                                ; SCI 1 baud rate Bit 9
mSCI1BDH_SBR10:     equ    %00000100                                ; SCI 1 baud rate Bit 10
mSCI1BDH_SBR11:     equ    %00001000                                ; SCI 1 baud rate Bit 11
mSCI1BDH_SBR12:     equ    %00010000                                ; SCI 1 baud rate Bit 12


;*** SCI1BDL - SCI 1 Baud Rate Register Low; 0x000000D1 ***
SCI1BDL:            equ    $000000D1                                ;*** SCI1BDL - SCI 1 Baud Rate Register Low; 0x000000D1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI1BDL_SBR0:       equ    0                                         ; SCI 1 baud rate Bit 0
SCI1BDL_SBR1:       equ    1                                         ; SCI 1 baud rate Bit 1
SCI1BDL_SBR2:       equ    2                                         ; SCI 1 baud rate Bit 2
SCI1BDL_SBR3:       equ    3                                         ; SCI 1 baud rate Bit 3
SCI1BDL_SBR4:       equ    4                                         ; SCI 1 baud rate Bit 4
SCI1BDL_SBR5:       equ    5                                         ; SCI 1 baud rate Bit 5
SCI1BDL_SBR6:       equ    6                                         ; SCI 1 baud rate Bit 6
SCI1BDL_SBR7:       equ    7                                         ; SCI 1 baud rate Bit 7
; bit position masks
mSCI1BDL_SBR0:      equ    %00000001                                ; SCI 1 baud rate Bit 0
mSCI1BDL_SBR1:      equ    %00000010                                ; SCI 1 baud rate Bit 1
mSCI1BDL_SBR2:      equ    %00000100                                ; SCI 1 baud rate Bit 2
mSCI1BDL_SBR3:      equ    %00001000                                ; SCI 1 baud rate Bit 3
mSCI1BDL_SBR4:      equ    %00010000                                ; SCI 1 baud rate Bit 4
mSCI1BDL_SBR5:      equ    %00100000                                ; SCI 1 baud rate Bit 5
mSCI1BDL_SBR6:      equ    %01000000                                ; SCI 1 baud rate Bit 6
mSCI1BDL_SBR7:      equ    %10000000                                ; SCI 1 baud rate Bit 7


;*** SCI1CR1 - SCI 1 Control Register 1; 0x000000D2 ***
SCI1CR1:            equ    $000000D2                                ;*** SCI1CR1 - SCI 1 Control Register 1; 0x000000D2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI1CR1_PT:         equ    0                                         ; Parity Type Bit
SCI1CR1_PE:         equ    1                                         ; Parity Enable Bit
SCI1CR1_ILT:        equ    2                                         ; Idle Line Type Bit
SCI1CR1_WAKE:       equ    3                                         ; Wakeup Condition Bit
SCI1CR1_M:          equ    4                                         ; Data Format Mode Bit
SCI1CR1_RSRC:       equ    5                                         ; Receiver Source Bit
SCI1CR1_SCISWAI:    equ    6                                         ; SCI 1 Stop in Wait Mode Bit
SCI1CR1_LOOPS:      equ    7                                         ; Loop Select Bit
; bit position masks
mSCI1CR1_PT:        equ    %00000001                                ; Parity Type Bit
mSCI1CR1_PE:        equ    %00000010                                ; Parity Enable Bit
mSCI1CR1_ILT:       equ    %00000100                                ; Idle Line Type Bit
mSCI1CR1_WAKE:      equ    %00001000                                ; Wakeup Condition Bit
mSCI1CR1_M:         equ    %00010000                                ; Data Format Mode Bit
mSCI1CR1_RSRC:      equ    %00100000                                ; Receiver Source Bit
mSCI1CR1_SCISWAI:   equ    %01000000                                ; SCI 1 Stop in Wait Mode Bit
mSCI1CR1_LOOPS:     equ    %10000000                                ; Loop Select Bit


;*** SCI1CR2 - SCI 1 Control Register 2; 0x000000D3 ***
SCI1CR2:            equ    $000000D3                                ;*** SCI1CR2 - SCI 1 Control Register 2; 0x000000D3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI1CR2_SBK:        equ    0                                         ; Send Break Bit
SCI1CR2_RWU:        equ    1                                         ; Receiver Wakeup Bit
SCI1CR2_RE:         equ    2                                         ; Receiver Enable Bit
SCI1CR2_TE:         equ    3                                         ; Transmitter Enable Bit
SCI1CR2_ILIE:       equ    4                                         ; Idle Line Interrupt Enable Bit
SCI1CR2_RIE:        equ    5                                         ; Receiver Full Interrupt Enable Bit
SCI1CR2_TCIE:       equ    6                                         ; Transmission Complete Interrupt Enable Bit
SCI1CR2_SCTIE:      equ    7                                         ; Transmitter Interrupt Enable Bit
; bit position masks
mSCI1CR2_SBK:       equ    %00000001                                ; Send Break Bit
mSCI1CR2_RWU:       equ    %00000010                                ; Receiver Wakeup Bit
mSCI1CR2_RE:        equ    %00000100                                ; Receiver Enable Bit
mSCI1CR2_TE:        equ    %00001000                                ; Transmitter Enable Bit
mSCI1CR2_ILIE:      equ    %00010000                                ; Idle Line Interrupt Enable Bit
mSCI1CR2_RIE:       equ    %00100000                                ; Receiver Full Interrupt Enable Bit
mSCI1CR2_TCIE:      equ    %01000000                                ; Transmission Complete Interrupt Enable Bit
mSCI1CR2_SCTIE:     equ    %10000000                                ; Transmitter Interrupt Enable Bit


;*** SCI1SR1 - SCI 1 Status Register 1; 0x000000D4 ***
SCI1SR1:            equ    $000000D4                                ;*** SCI1SR1 - SCI 1 Status Register 1; 0x000000D4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI1SR1_PF:         equ    0                                         ; Parity Error Flag
SCI1SR1_FE:         equ    1                                         ; Framing Error Flag
SCI1SR1_NF:         equ    2                                         ; Noise Flag
SCI1SR1_OR:         equ    3                                         ; Overrun Flag
SCI1SR1_IDLE:       equ    4                                         ; Idle Line Flag
SCI1SR1_RDRF:       equ    5                                         ; Receive Data Register Full Flag
SCI1SR1_TC:         equ    6                                         ; Transmit Complete Flag
SCI1SR1_TDRE:       equ    7                                         ; Transmit Data Register Empty Flag
; bit position masks
mSCI1SR1_PF:        equ    %00000001                                ; Parity Error Flag
mSCI1SR1_FE:        equ    %00000010                                ; Framing Error Flag
mSCI1SR1_NF:        equ    %00000100                                ; Noise Flag
mSCI1SR1_OR:        equ    %00001000                                ; Overrun Flag
mSCI1SR1_IDLE:      equ    %00010000                                ; Idle Line Flag
mSCI1SR1_RDRF:      equ    %00100000                                ; Receive Data Register Full Flag
mSCI1SR1_TC:        equ    %01000000                                ; Transmit Complete Flag
mSCI1SR1_TDRE:      equ    %10000000                                ; Transmit Data Register Empty Flag


;*** SCI1SR2 - SCI 1 Status Register 2; 0x000000D5 ***
SCI1SR2:            equ    $000000D5                                ;*** SCI1SR2 - SCI 1 Status Register 2; 0x000000D5 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI1SR2_RAF:        equ    0                                         ; Receiver Active Flag
SCI1SR2_TXDIR:      equ    1                                         ; Transmitter pin data direction in Single-Wire mode
SCI1SR2_BRK13:      equ    2                                         ; Break Transmit character length
; bit position masks
mSCI1SR2_RAF:       equ    %00000001                                ; Receiver Active Flag
mSCI1SR2_TXDIR:     equ    %00000010                                ; Transmitter pin data direction in Single-Wire mode
mSCI1SR2_BRK13:     equ    %00000100                                ; Break Transmit character length


;*** SCI1DRH - SCI 1 Data Register High; 0x000000D6 ***
SCI1DRH:            equ    $000000D6                                ;*** SCI1DRH - SCI 1 Data Register High; 0x000000D6 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI1DRH_T8:         equ    6                                         ; Transmit Bit 8
SCI1DRH_R8:         equ    7                                         ; Received Bit 8
; bit position masks
mSCI1DRH_T8:        equ    %01000000                                ; Transmit Bit 8
mSCI1DRH_R8:        equ    %10000000                                ; Received Bit 8


;*** SCI1DRL - SCI 1 Data Register Low; 0x000000D7 ***
SCI1DRL:            equ    $000000D7                                ;*** SCI1DRL - SCI 1 Data Register Low; 0x000000D7 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SCI1DRL_R0_T0:      equ    0                                         ; Received bit 0 or Transmit bit 0
SCI1DRL_R1_T1:      equ    1                                         ; Received bit 1 or Transmit bit 1
SCI1DRL_R2_T2:      equ    2                                         ; Received bit 2 or Transmit bit 2
SCI1DRL_R3_T3:      equ    3                                         ; Received bit 3 or Transmit bit 3
SCI1DRL_R4_T4:      equ    4                                         ; Received bit 4 or Transmit bit 4
SCI1DRL_R5_T5:      equ    5                                         ; Received bit 5 or Transmit bit 5
SCI1DRL_R6_T6:      equ    6                                         ; Received bit 6 or Transmit bit 6
SCI1DRL_R7_T7:      equ    7                                         ; Received bit 7 or Transmit bit 7
; bit position masks
mSCI1DRL_R0_T0:     equ    %00000001                                ; Received bit 0 or Transmit bit 0
mSCI1DRL_R1_T1:     equ    %00000010                                ; Received bit 1 or Transmit bit 1
mSCI1DRL_R2_T2:     equ    %00000100                                ; Received bit 2 or Transmit bit 2
mSCI1DRL_R3_T3:     equ    %00001000                                ; Received bit 3 or Transmit bit 3
mSCI1DRL_R4_T4:     equ    %00010000                                ; Received bit 4 or Transmit bit 4
mSCI1DRL_R5_T5:     equ    %00100000                                ; Received bit 5 or Transmit bit 5
mSCI1DRL_R6_T6:     equ    %01000000                                ; Received bit 6 or Transmit bit 6
mSCI1DRL_R7_T7:     equ    %10000000                                ; Received bit 7 or Transmit bit 7


;*** SPI0CR1 - SPI 0 Control Register; 0x000000D8 ***
SPI0CR1:            equ    $000000D8                                ;*** SPI0CR1 - SPI 0 Control Register; 0x000000D8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI0CR1_LSBFE:      equ    0                                         ; SPI 0 LSB-First Enable
SPI0CR1_SSOE:       equ    1                                         ; Slave Select Output Enable
SPI0CR1_CPHA:       equ    2                                         ; SPI 0 Clock Phase Bit
SPI0CR1_CPOL:       equ    3                                         ; SPI 0 Clock Polarity Bit
SPI0CR1_MSTR:       equ    4                                         ; SPI 0 Master/Slave Mode Select Bit
SPI0CR1_SPTIE:      equ    5                                         ; SPI 0 Transmit Interrupt Enable
SPI0CR1_SPE:        equ    6                                         ; SPI 0 System Enable Bit
SPI0CR1_SPIE:       equ    7                                         ; SPI 0 Interrupt Enable Bit
; bit position masks
mSPI0CR1_LSBFE:     equ    %00000001                                ; SPI 0 LSB-First Enable
mSPI0CR1_SSOE:      equ    %00000010                                ; Slave Select Output Enable
mSPI0CR1_CPHA:      equ    %00000100                                ; SPI 0 Clock Phase Bit
mSPI0CR1_CPOL:      equ    %00001000                                ; SPI 0 Clock Polarity Bit
mSPI0CR1_MSTR:      equ    %00010000                                ; SPI 0 Master/Slave Mode Select Bit
mSPI0CR1_SPTIE:     equ    %00100000                                ; SPI 0 Transmit Interrupt Enable
mSPI0CR1_SPE:       equ    %01000000                                ; SPI 0 System Enable Bit
mSPI0CR1_SPIE:      equ    %10000000                                ; SPI 0 Interrupt Enable Bit


;*** SPI0CR2 - SPI 0 Control Register 2; 0x000000D9 ***
SPI0CR2:            equ    $000000D9                                ;*** SPI0CR2 - SPI 0 Control Register 2; 0x000000D9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI0CR2_SPC0:       equ    0                                         ; Serial Pin Control Bit 0
SPI0CR2_SPISWAI:    equ    1                                         ; SPI 0 Stop in Wait Mode Bit
SPI0CR2_BIDIROE:    equ    3                                         ; Output enable in the Bidirectional mode of operation
SPI0CR2_MODFEN:     equ    4                                         ; Mode Fault Enable Bit
; bit position masks
mSPI0CR2_SPC0:      equ    %00000001                                ; Serial Pin Control Bit 0
mSPI0CR2_SPISWAI:   equ    %00000010                                ; SPI 0 Stop in Wait Mode Bit
mSPI0CR2_BIDIROE:   equ    %00001000                                ; Output enable in the Bidirectional mode of operation
mSPI0CR2_MODFEN:    equ    %00010000                                ; Mode Fault Enable Bit


;*** SPI0BR - SPI 0 Baud Rate Register; 0x000000DA ***
SPI0BR:             equ    $000000DA                                ;*** SPI0BR - SPI 0 Baud Rate Register; 0x000000DA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI0BR_SPR0:        equ    0                                         ; SPI 0 Baud Rate Selection Bit 0
SPI0BR_SPR1:        equ    1                                         ; SPI 0 Baud Rate Selection Bit 1
SPI0BR_SPR2:        equ    2                                         ; SPI 0 Baud Rate Selection Bit 2
SPI0BR_SPPR0:       equ    4                                         ; SPI 0 Baud Rate Preselection Bits 0
SPI0BR_SPPR1:       equ    5                                         ; SPI 0 Baud Rate Preselection Bits 1
SPI0BR_SPPR2:       equ    6                                         ; SPI 0 Baud Rate Preselection Bits 2
; bit position masks
mSPI0BR_SPR0:       equ    %00000001                                ; SPI 0 Baud Rate Selection Bit 0
mSPI0BR_SPR1:       equ    %00000010                                ; SPI 0 Baud Rate Selection Bit 1
mSPI0BR_SPR2:       equ    %00000100                                ; SPI 0 Baud Rate Selection Bit 2
mSPI0BR_SPPR0:      equ    %00010000                                ; SPI 0 Baud Rate Preselection Bits 0
mSPI0BR_SPPR1:      equ    %00100000                                ; SPI 0 Baud Rate Preselection Bits 1
mSPI0BR_SPPR2:      equ    %01000000                                ; SPI 0 Baud Rate Preselection Bits 2


;*** SPI0SR - SPI 0 Status Register; 0x000000DB ***
SPI0SR:             equ    $000000DB                                ;*** SPI0SR - SPI 0 Status Register; 0x000000DB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI0SR_MODF:        equ    4                                         ; Mode Fault Flag
SPI0SR_SPTEF:       equ    5                                         ; SPI 0 Transmit Empty Interrupt Flag
SPI0SR_SPIF:        equ    7                                         ; SPIF Receive Interrupt Flag
; bit position masks
mSPI0SR_MODF:       equ    %00010000                                ; Mode Fault Flag
mSPI0SR_SPTEF:      equ    %00100000                                ; SPI 0 Transmit Empty Interrupt Flag
mSPI0SR_SPIF:       equ    %10000000                                ; SPIF Receive Interrupt Flag


;*** SPI0DR - SPI 0 Data Register; 0x000000DD ***
SPI0DR:             equ    $000000DD                                ;*** SPI0DR - SPI 0 Data Register; 0x000000DD ***


;*** IBAD - IIC Address Register; 0x000000E0 ***
IBAD:               equ    $000000E0                                ;*** IBAD - IIC Address Register; 0x000000E0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
IBAD_ADR1:          equ    1                                         ; Slave Address Bit 1
IBAD_ADR2:          equ    2                                         ; Slave Address Bit 2
IBAD_ADR3:          equ    3                                         ; Slave Address Bit 3
IBAD_ADR4:          equ    4                                         ; Slave Address Bit 4
IBAD_ADR5:          equ    5                                         ; Slave Address Bit 5
IBAD_ADR6:          equ    6                                         ; Slave Address Bit 6
IBAD_ADR7:          equ    7                                         ; Slave Address Bit 7
; bit position masks
mIBAD_ADR1:         equ    %00000010                                ; Slave Address Bit 1
mIBAD_ADR2:         equ    %00000100                                ; Slave Address Bit 2
mIBAD_ADR3:         equ    %00001000                                ; Slave Address Bit 3
mIBAD_ADR4:         equ    %00010000                                ; Slave Address Bit 4
mIBAD_ADR5:         equ    %00100000                                ; Slave Address Bit 5
mIBAD_ADR6:         equ    %01000000                                ; Slave Address Bit 6
mIBAD_ADR7:         equ    %10000000                                ; Slave Address Bit 7


;*** IBFD - IIC Frequency Divider Register; 0x000000E1 ***
IBFD:               equ    $000000E1                                ;*** IBFD - IIC Frequency Divider Register; 0x000000E1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
IBFD_IBC0:          equ    0                                         ; I-Bus Clock Rate 0
IBFD_IBC1:          equ    1                                         ; I-Bus Clock Rate 1
IBFD_IBC2:          equ    2                                         ; I-Bus Clock Rate 2
IBFD_IBC3:          equ    3                                         ; I-Bus Clock Rate 3
IBFD_IBC4:          equ    4                                         ; I-Bus Clock Rate 4
IBFD_IBC5:          equ    5                                         ; I-Bus Clock Rate 5
IBFD_IBC6:          equ    6                                         ; I-Bus Clock Rate 6
IBFD_IBC7:          equ    7                                         ; I-Bus Clock Rate 7
; bit position masks
mIBFD_IBC0:         equ    %00000001                                ; I-Bus Clock Rate 0
mIBFD_IBC1:         equ    %00000010                                ; I-Bus Clock Rate 1
mIBFD_IBC2:         equ    %00000100                                ; I-Bus Clock Rate 2
mIBFD_IBC3:         equ    %00001000                                ; I-Bus Clock Rate 3
mIBFD_IBC4:         equ    %00010000                                ; I-Bus Clock Rate 4
mIBFD_IBC5:         equ    %00100000                                ; I-Bus Clock Rate 5
mIBFD_IBC6:         equ    %01000000                                ; I-Bus Clock Rate 6
mIBFD_IBC7:         equ    %10000000                                ; I-Bus Clock Rate 7


;*** IBCR - IIC Control Register; 0x000000E2 ***
IBCR:               equ    $000000E2                                ;*** IBCR - IIC Control Register; 0x000000E2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
IBCR_IBSWAI:        equ    0                                         ; I-Bus Interface Stop in WAIT mode
IBCR_RSTA:          equ    2                                         ; Repeat Start
IBCR_TXAK:          equ    3                                         ; Transmit Acknowledge enable
IBCR_TX_RX:         equ    4                                         ; Transmit/Receive mode select bit
IBCR_MS_SL:         equ    5                                         ; Master/Slave mode select bit
IBCR_IBIE:          equ    6                                         ; I-Bus Interrupt Enable
IBCR_IBEN:          equ    7                                         ; I-Bus Enable
; bit position masks
mIBCR_IBSWAI:       equ    %00000001                                ; I-Bus Interface Stop in WAIT mode
mIBCR_RSTA:         equ    %00000100                                ; Repeat Start
mIBCR_TXAK:         equ    %00001000                                ; Transmit Acknowledge enable
mIBCR_TX_RX:        equ    %00010000                                ; Transmit/Receive mode select bit
mIBCR_MS_SL:        equ    %00100000                                ; Master/Slave mode select bit
mIBCR_IBIE:         equ    %01000000                                ; I-Bus Interrupt Enable
mIBCR_IBEN:         equ    %10000000                                ; I-Bus Enable


;*** IBSR - IIC Status Register; 0x000000E3 ***
IBSR:               equ    $000000E3                                ;*** IBSR - IIC Status Register; 0x000000E3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
IBSR_RXAK:          equ    0                                         ; Received Acknowledge
IBSR_IBIF:          equ    1                                         ; I-Bus Interrupt
IBSR_SRW:           equ    2                                         ; Slave Read/Write
IBSR_IBAL:          equ    4                                         ; Arbitration Lost
IBSR_IBB:           equ    5                                         ; Bus busy bit
IBSR_IAAS:          equ    6                                         ; Addressed as a slave bit
IBSR_TCF:           equ    7                                         ; Data transferring bit
; bit position masks
mIBSR_RXAK:         equ    %00000001                                ; Received Acknowledge
mIBSR_IBIF:         equ    %00000010                                ; I-Bus Interrupt
mIBSR_SRW:          equ    %00000100                                ; Slave Read/Write
mIBSR_IBAL:         equ    %00010000                                ; Arbitration Lost
mIBSR_IBB:          equ    %00100000                                ; Bus busy bit
mIBSR_IAAS:         equ    %01000000                                ; Addressed as a slave bit
mIBSR_TCF:          equ    %10000000                                ; Data transferring bit


;*** IBDR - IIC Data I/O Register; 0x000000E4 ***
IBDR:               equ    $000000E4                                ;*** IBDR - IIC Data I/O Register; 0x000000E4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
IBDR_D0:            equ    0                                         ; IIC Data Bit 0
IBDR_D1:            equ    1                                         ; IIC Data Bit 1
IBDR_D2:            equ    2                                         ; IIC Data Bit 2
IBDR_D3:            equ    3                                         ; IIC Data Bit 3
IBDR_D4:            equ    4                                         ; IIC Data Bit 4
IBDR_D5:            equ    5                                         ; IIC Data Bit 5
IBDR_D6:            equ    6                                         ; IIC Data Bit 6
IBDR_D7:            equ    7                                         ; IIC Data Bit 7
; bit position masks
mIBDR_D0:           equ    %00000001                                ; IIC Data Bit 0
mIBDR_D1:           equ    %00000010                                ; IIC Data Bit 1
mIBDR_D2:           equ    %00000100                                ; IIC Data Bit 2
mIBDR_D3:           equ    %00001000                                ; IIC Data Bit 3
mIBDR_D4:           equ    %00010000                                ; IIC Data Bit 4
mIBDR_D5:           equ    %00100000                                ; IIC Data Bit 5
mIBDR_D6:           equ    %01000000                                ; IIC Data Bit 6
mIBDR_D7:           equ    %10000000                                ; IIC Data Bit 7


;*** DLCBCR1 - BDLC Control Register 1; 0x000000E8 ***
DLCBCR1:            equ    $000000E8                                ;*** DLCBCR1 - BDLC Control Register 1; 0x000000E8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DLCBCR1_WCM:        equ    0                                         ; Wait Clock Mode
DLCBCR1_IE:         equ    1                                         ; Interrupt Enable
DLCBCR1_CLKS:       equ    6                                         ; Clock Select
DLCBCR1_IMSG:       equ    7                                         ; Ignore Message
; bit position masks
mDLCBCR1_WCM:       equ    %00000001                                ; Wait Clock Mode
mDLCBCR1_IE:        equ    %00000010                                ; Interrupt Enable
mDLCBCR1_CLKS:      equ    %01000000                                ; Clock Select
mDLCBCR1_IMSG:      equ    %10000000                                ; Ignore Message


;*** DLCBSVR - BDLC State Vector Register; 0x000000E9 ***
DLCBSVR:            equ    $000000E9                                ;*** DLCBSVR - BDLC State Vector Register; 0x000000E9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DLCBSVR_I0:         equ    2                                         ; Interrupt State Vector Bit 0
DLCBSVR_I1:         equ    3                                         ; Interrupt State Vector Bit 1
DLCBSVR_I2:         equ    4                                         ; Interrupt State Vector Bit 2
DLCBSVR_I3:         equ    5                                         ; Interrupt State Vector Bit 3
; bit position masks
mDLCBSVR_I0:        equ    %00000100                                ; Interrupt State Vector Bit 0
mDLCBSVR_I1:        equ    %00001000                                ; Interrupt State Vector Bit 1
mDLCBSVR_I2:        equ    %00010000                                ; Interrupt State Vector Bit 2
mDLCBSVR_I3:        equ    %00100000                                ; Interrupt State Vector Bit 3


;*** DLCBCR2 - BDLC Control Register 2; 0x000000EA ***
DLCBCR2:            equ    $000000EA                                ;*** DLCBCR2 - BDLC Control Register 2; 0x000000EA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DLCBCR2_TMIFR0:     equ    0                                         ; Transmit In-Frame Response Control 0
DLCBCR2_TMIFR1:     equ    1                                         ; Transmit In-Frame Response Control 1
DLCBCR2_TSIFR:      equ    2                                         ; Transmit In-Frame Response Control 2
DLCBCR2_TEOD:       equ    3                                         ; Transmit End of Data
DLCBCR2_NBFS:       equ    4                                         ; Normalization Bit Format Select
DLCBCR2_RX4XE:      equ    5                                         ; Receive 4X Enable
DLCBCR2_DLOOP:      equ    6                                         ; Digital Loopback Mode
DLCBCR2_SMRST:      equ    7                                         ; State Machine Reset
; bit position masks
mDLCBCR2_TMIFR0:    equ    %00000001                                ; Transmit In-Frame Response Control 0
mDLCBCR2_TMIFR1:    equ    %00000010                                ; Transmit In-Frame Response Control 1
mDLCBCR2_TSIFR:     equ    %00000100                                ; Transmit In-Frame Response Control 2
mDLCBCR2_TEOD:      equ    %00001000                                ; Transmit End of Data
mDLCBCR2_NBFS:      equ    %00010000                                ; Normalization Bit Format Select
mDLCBCR2_RX4XE:     equ    %00100000                                ; Receive 4X Enable
mDLCBCR2_DLOOP:     equ    %01000000                                ; Digital Loopback Mode
mDLCBCR2_SMRST:     equ    %10000000                                ; State Machine Reset


;*** DLCBDR - BDLC Data Register; 0x000000EB ***
DLCBDR:             equ    $000000EB                                ;*** DLCBDR - BDLC Data Register; 0x000000EB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DLCBDR_D0:          equ    0                                         ; Receive/Transmit Data Bit 0
DLCBDR_D1:          equ    1                                         ; Receive/Transmit Data Bit 1
DLCBDR_D2:          equ    2                                         ; Receive/Transmit Data Bit 2
DLCBDR_D3:          equ    3                                         ; Receive/Transmit Data Bit 3
DLCBDR_D4:          equ    4                                         ; Receive/Transmit Data Bit 4
DLCBDR_D5:          equ    5                                         ; Receive/Transmit Data Bit 5
DLCBDR_D6:          equ    6                                         ; Receive/Transmit Data Bit 6
DLCBDR_D7:          equ    7                                         ; Receive/Transmit Data Bit 7
; bit position masks
mDLCBDR_D0:         equ    %00000001                                ; Receive/Transmit Data Bit 0
mDLCBDR_D1:         equ    %00000010                                ; Receive/Transmit Data Bit 1
mDLCBDR_D2:         equ    %00000100                                ; Receive/Transmit Data Bit 2
mDLCBDR_D3:         equ    %00001000                                ; Receive/Transmit Data Bit 3
mDLCBDR_D4:         equ    %00010000                                ; Receive/Transmit Data Bit 4
mDLCBDR_D5:         equ    %00100000                                ; Receive/Transmit Data Bit 5
mDLCBDR_D6:         equ    %01000000                                ; Receive/Transmit Data Bit 6
mDLCBDR_D7:         equ    %10000000                                ; Receive/Transmit Data Bit 7


;*** DLCBARD - BDLC Analog Round Trip Delay Register; 0x000000EC ***
DLCBARD:            equ    $000000EC                                ;*** DLCBARD - BDLC Analog Round Trip Delay Register; 0x000000EC ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DLCBARD_BO0:        equ    0                                         ; BDLC Analog Roundtrip Delay Offset Field 0
DLCBARD_BO1:        equ    1                                         ; BDLC Analog Roundtrip Delay Offset Field 1
DLCBARD_BO2:        equ    2                                         ; BDLC Analog Roundtrip Delay Offset Field 2
DLCBARD_BO3:        equ    3                                         ; BDLC Analog Roundtrip Delay Offset Field 3
DLCBARD_RXPOL:      equ    6                                         ; Receive Pin Polarity
; bit position masks
mDLCBARD_BO0:       equ    %00000001                                ; BDLC Analog Roundtrip Delay Offset Field 0
mDLCBARD_BO1:       equ    %00000010                                ; BDLC Analog Roundtrip Delay Offset Field 1
mDLCBARD_BO2:       equ    %00000100                                ; BDLC Analog Roundtrip Delay Offset Field 2
mDLCBARD_BO3:       equ    %00001000                                ; BDLC Analog Roundtrip Delay Offset Field 3
mDLCBARD_RXPOL:     equ    %01000000                                ; Receive Pin Polarity


;*** DLCBRSR - BDLC Rate Select Register; 0x000000ED ***
DLCBRSR:            equ    $000000ED                                ;*** DLCBRSR - BDLC Rate Select Register; 0x000000ED ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DLCBRSR_R0:         equ    0                                         ; Rate Select 0
DLCBRSR_R1:         equ    1                                         ; Rate Select 1
DLCBRSR_R2:         equ    2                                         ; Rate Select 2
DLCBRSR_R3:         equ    3                                         ; Rate Select 3
DLCBRSR_R4:         equ    4                                         ; Rate Select 4
DLCBRSR_R5:         equ    5                                         ; Rate Select 5
; bit position masks
mDLCBRSR_R0:        equ    %00000001                                ; Rate Select 0
mDLCBRSR_R1:        equ    %00000010                                ; Rate Select 1
mDLCBRSR_R2:        equ    %00000100                                ; Rate Select 2
mDLCBRSR_R3:        equ    %00001000                                ; Rate Select 3
mDLCBRSR_R4:        equ    %00010000                                ; Rate Select 4
mDLCBRSR_R5:        equ    %00100000                                ; Rate Select 5


;*** DLCSCR - BDLC Control Register; 0x000000EE ***
DLCSCR:             equ    $000000EE                                ;*** DLCSCR - BDLC Control Register; 0x000000EE ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DLCSCR_BDLCE:       equ    4                                         ; BDLC Enable
; bit position masks
mDLCSCR_BDLCE:      equ    %00010000                                ; BDLC Enable


;*** SPI1CR1 - SPI 1 Control Register; 0x000000F0 ***
SPI1CR1:            equ    $000000F0                                ;*** SPI1CR1 - SPI 1 Control Register; 0x000000F0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI1CR1_LSBFE:      equ    0                                         ; SPI 1 LSB-First Enable
SPI1CR1_SSOE:       equ    1                                         ; Slave Select Output Enable
SPI1CR1_CPHA:       equ    2                                         ; SPI 1 Clock Phase Bit
SPI1CR1_CPOL:       equ    3                                         ; SPI 1 Clock Polarity Bit
SPI1CR1_MSTR:       equ    4                                         ; SPI 1 Master/Slave Mode Select Bit
SPI1CR1_SPTIE:      equ    5                                         ; SPI 1 Transmit Interrupt Enable
SPI1CR1_SPE:        equ    6                                         ; SPI 1 System Enable Bit
SPI1CR1_SPIE:       equ    7                                         ; SPI 1 Interrupt Enable Bit
; bit position masks
mSPI1CR1_LSBFE:     equ    %00000001                                ; SPI 1 LSB-First Enable
mSPI1CR1_SSOE:      equ    %00000010                                ; Slave Select Output Enable
mSPI1CR1_CPHA:      equ    %00000100                                ; SPI 1 Clock Phase Bit
mSPI1CR1_CPOL:      equ    %00001000                                ; SPI 1 Clock Polarity Bit
mSPI1CR1_MSTR:      equ    %00010000                                ; SPI 1 Master/Slave Mode Select Bit
mSPI1CR1_SPTIE:     equ    %00100000                                ; SPI 1 Transmit Interrupt Enable
mSPI1CR1_SPE:       equ    %01000000                                ; SPI 1 System Enable Bit
mSPI1CR1_SPIE:      equ    %10000000                                ; SPI 1 Interrupt Enable Bit


;*** SPI1CR2 - SPI 1 Control Register 2; 0x000000F1 ***
SPI1CR2:            equ    $000000F1                                ;*** SPI1CR2 - SPI 1 Control Register 2; 0x000000F1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI1CR2_SPC0:       equ    0                                         ; Serial Pin Control Bit 0
SPI1CR2_SPISWAI:    equ    1                                         ; SPI 1 Stop in Wait Mode Bit
SPI1CR2_BIDIROE:    equ    3                                         ; Output enable in the Bidirectional mode of operation
SPI1CR2_MODFEN:     equ    4                                         ; Mode Fault Enable Bit
; bit position masks
mSPI1CR2_SPC0:      equ    %00000001                                ; Serial Pin Control Bit 0
mSPI1CR2_SPISWAI:   equ    %00000010                                ; SPI 1 Stop in Wait Mode Bit
mSPI1CR2_BIDIROE:   equ    %00001000                                ; Output enable in the Bidirectional mode of operation
mSPI1CR2_MODFEN:    equ    %00010000                                ; Mode Fault Enable Bit


;*** SPI1BR - SPI 1 Baud Rate Register; 0x000000F2 ***
SPI1BR:             equ    $000000F2                                ;*** SPI1BR - SPI 1 Baud Rate Register; 0x000000F2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI1BR_SPR0:        equ    0                                         ; SPI 1 Baud Rate Selection Bit 0
SPI1BR_SPR1:        equ    1                                         ; SPI 1 Baud Rate Selection Bit 1
SPI1BR_SPR2:        equ    2                                         ; SPI 1 Baud Rate Selection Bit 2
SPI1BR_SPPR0:       equ    4                                         ; SPI 1 Baud Rate Preselection Bits 0
SPI1BR_SPPR1:       equ    5                                         ; SPI 1 Baud Rate Preselection Bits 1
SPI1BR_SPPR2:       equ    6                                         ; SPI 1 Baud Rate Preselection Bits 2
; bit position masks
mSPI1BR_SPR0:       equ    %00000001                                ; SPI 1 Baud Rate Selection Bit 0
mSPI1BR_SPR1:       equ    %00000010                                ; SPI 1 Baud Rate Selection Bit 1
mSPI1BR_SPR2:       equ    %00000100                                ; SPI 1 Baud Rate Selection Bit 2
mSPI1BR_SPPR0:      equ    %00010000                                ; SPI 1 Baud Rate Preselection Bits 0
mSPI1BR_SPPR1:      equ    %00100000                                ; SPI 1 Baud Rate Preselection Bits 1
mSPI1BR_SPPR2:      equ    %01000000                                ; SPI 1 Baud Rate Preselection Bits 2


;*** SPI1SR - SPI 1 Status Register; 0x000000F3 ***
SPI1SR:             equ    $000000F3                                ;*** SPI1SR - SPI 1 Status Register; 0x000000F3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI1SR_MODF:        equ    4                                         ; Mode Fault Flag
SPI1SR_SPTEF:       equ    5                                         ; SPI 1 Transmit Empty Interrupt Flag
SPI1SR_SPIF:        equ    7                                         ; SPIF Receive Interrupt Flag
; bit position masks
mSPI1SR_MODF:       equ    %00010000                                ; Mode Fault Flag
mSPI1SR_SPTEF:      equ    %00100000                                ; SPI 1 Transmit Empty Interrupt Flag
mSPI1SR_SPIF:       equ    %10000000                                ; SPIF Receive Interrupt Flag


;*** SPI1DR - SPI 1 Data Register; 0x000000F5 ***
SPI1DR:             equ    $000000F5                                ;*** SPI1DR - SPI 1 Data Register; 0x000000F5 ***


;*** SPI2CR1 - SPI 2 Control Register; 0x000000F8 ***
SPI2CR1:            equ    $000000F8                                ;*** SPI2CR1 - SPI 2 Control Register; 0x000000F8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI2CR1_LSBFE:      equ    0                                         ; SPI 2 LSB-First Enable
SPI2CR1_SSOE:       equ    1                                         ; Slave Select Output Enable
SPI2CR1_CPHA:       equ    2                                         ; SPI 2 Clock Phase Bit
SPI2CR1_CPOL:       equ    3                                         ; SPI 2 Clock Polarity Bit
SPI2CR1_MSTR:       equ    4                                         ; SPI 2 Master/Slave Mode Select Bit
SPI2CR1_SPTIE:      equ    5                                         ; SPI 2 Transmit Interrupt Enable
SPI2CR1_SPE:        equ    6                                         ; SPI 2 System Enable Bit
SPI2CR1_SPIE:       equ    7                                         ; SPI 2 Interrupt Enable Bit
; bit position masks
mSPI2CR1_LSBFE:     equ    %00000001                                ; SPI 2 LSB-First Enable
mSPI2CR1_SSOE:      equ    %00000010                                ; Slave Select Output Enable
mSPI2CR1_CPHA:      equ    %00000100                                ; SPI 2 Clock Phase Bit
mSPI2CR1_CPOL:      equ    %00001000                                ; SPI 2 Clock Polarity Bit
mSPI2CR1_MSTR:      equ    %00010000                                ; SPI 2 Master/Slave Mode Select Bit
mSPI2CR1_SPTIE:     equ    %00100000                                ; SPI 2 Transmit Interrupt Enable
mSPI2CR1_SPE:       equ    %01000000                                ; SPI 2 System Enable Bit
mSPI2CR1_SPIE:      equ    %10000000                                ; SPI 2 Interrupt Enable Bit


;*** SPI2CR2 - SPI 2 Control Register 2; 0x000000F9 ***
SPI2CR2:            equ    $000000F9                                ;*** SPI2CR2 - SPI 2 Control Register 2; 0x000000F9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI2CR2_SPC0:       equ    0                                         ; Serial Pin Control Bit 0
SPI2CR2_SPISWAI:    equ    1                                         ; SPI 2 Stop in Wait Mode Bit
SPI2CR2_BIDIROE:    equ    3                                         ; Output enable in the Bidirectional mode of operation
SPI2CR2_MODFEN:     equ    4                                         ; Mode Fault Enable Bit
; bit position masks
mSPI2CR2_SPC0:      equ    %00000001                                ; Serial Pin Control Bit 0
mSPI2CR2_SPISWAI:   equ    %00000010                                ; SPI 2 Stop in Wait Mode Bit
mSPI2CR2_BIDIROE:   equ    %00001000                                ; Output enable in the Bidirectional mode of operation
mSPI2CR2_MODFEN:    equ    %00010000                                ; Mode Fault Enable Bit


;*** SPI2BR - SPI 2 Baud Rate Register; 0x000000FA ***
SPI2BR:             equ    $000000FA                                ;*** SPI2BR - SPI 2 Baud Rate Register; 0x000000FA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI2BR_SPR0:        equ    0                                         ; SPI 2 Baud Rate Selection Bit 0
SPI2BR_SPR1:        equ    1                                         ; SPI 2 Baud Rate Selection Bit 1
SPI2BR_SPR2:        equ    2                                         ; SPI 2 Baud Rate Selection Bit 2
SPI2BR_SPPR0:       equ    4                                         ; SPI 2 Baud Rate Preselection Bits 0
SPI2BR_SPPR1:       equ    5                                         ; SPI 2 Baud Rate Preselection Bits 1
SPI2BR_SPPR2:       equ    6                                         ; SPI 2 Baud Rate Preselection Bits 2
; bit position masks
mSPI2BR_SPR0:       equ    %00000001                                ; SPI 2 Baud Rate Selection Bit 0
mSPI2BR_SPR1:       equ    %00000010                                ; SPI 2 Baud Rate Selection Bit 1
mSPI2BR_SPR2:       equ    %00000100                                ; SPI 2 Baud Rate Selection Bit 2
mSPI2BR_SPPR0:      equ    %00010000                                ; SPI 2 Baud Rate Preselection Bits 0
mSPI2BR_SPPR1:      equ    %00100000                                ; SPI 2 Baud Rate Preselection Bits 1
mSPI2BR_SPPR2:      equ    %01000000                                ; SPI 2 Baud Rate Preselection Bits 2


;*** SPI2SR - SPI 2 Status Register; 0x000000FB ***
SPI2SR:             equ    $000000FB                                ;*** SPI2SR - SPI 2 Status Register; 0x000000FB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
SPI2SR_MODF:        equ    4                                         ; Mode Fault Flag
SPI2SR_SPTEF:       equ    5                                         ; SPI 2 Transmit Empty Interrupt Flag
SPI2SR_SPIF:        equ    7                                         ; SPIF Receive Interrupt Flag
; bit position masks
mSPI2SR_MODF:       equ    %00010000                                ; Mode Fault Flag
mSPI2SR_SPTEF:      equ    %00100000                                ; SPI 2 Transmit Empty Interrupt Flag
mSPI2SR_SPIF:       equ    %10000000                                ; SPIF Receive Interrupt Flag


;*** SPI2DR - SPI 2 Data Register; 0x000000FD ***
SPI2DR:             equ    $000000FD                                ;*** SPI2DR - SPI 2 Data Register; 0x000000FD ***


;*** FCLKDIV - Flash Clock Divider Register; 0x00000100 ***
FCLKDIV:            equ    $00000100                                ;*** FCLKDIV - Flash Clock Divider Register; 0x00000100 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
FCLKDIV_FDIV0:      equ    0                                         ; Flash Clock Divider Bit 0
FCLKDIV_FDIV1:      equ    1                                         ; Flash Clock Divider Bit 1
FCLKDIV_FDIV2:      equ    2                                         ; Flash Clock Divider Bit 2
FCLKDIV_FDIV3:      equ    3                                         ; Flash Clock Divider Bit 3
FCLKDIV_FDIV4:      equ    4                                         ; Flash Clock Divider Bit 4
FCLKDIV_FDIV5:      equ    5                                         ; Flash Clock Divider Bit 5
FCLKDIV_PRDIV8:     equ    6                                         ; Enable Prescaler by 8
FCLKDIV_FDIVLD:     equ    7                                         ; Flash Clock Divider Loaded
; bit position masks
mFCLKDIV_FDIV0:     equ    %00000001                                ; Flash Clock Divider Bit 0
mFCLKDIV_FDIV1:     equ    %00000010                                ; Flash Clock Divider Bit 1
mFCLKDIV_FDIV2:     equ    %00000100                                ; Flash Clock Divider Bit 2
mFCLKDIV_FDIV3:     equ    %00001000                                ; Flash Clock Divider Bit 3
mFCLKDIV_FDIV4:     equ    %00010000                                ; Flash Clock Divider Bit 4
mFCLKDIV_FDIV5:     equ    %00100000                                ; Flash Clock Divider Bit 5
mFCLKDIV_PRDIV8:    equ    %01000000                                ; Enable Prescaler by 8
mFCLKDIV_FDIVLD:    equ    %10000000                                ; Flash Clock Divider Loaded


;*** FSEC - Flash Security Register; 0x00000101 ***
FSEC:               equ    $00000101                                ;*** FSEC - Flash Security Register; 0x00000101 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
FSEC_SEC0:          equ    0                                         ; Memory security bit 0
FSEC_SEC1:          equ    1                                         ; Memory security bit 1
FSEC_NV2:           equ    2                                         ; Non Volatile flag bit 2
FSEC_NV3:           equ    3                                         ; Non Volatile flag bit 3
FSEC_NV4:           equ    4                                         ; Non Volatile flag bit 4
FSEC_NV5:           equ    5                                         ; Non Volatile flag bit 5
FSEC_NV6:           equ    6                                         ; Non Volatile flag bit 6
FSEC_KEYEN:         equ    7                                         ; Enable backdoor key to security
; bit position masks
mFSEC_SEC0:         equ    %00000001                                ; Memory security bit 0
mFSEC_SEC1:         equ    %00000010                                ; Memory security bit 1
mFSEC_NV2:          equ    %00000100                                ; Non Volatile flag bit 2
mFSEC_NV3:          equ    %00001000                                ; Non Volatile flag bit 3
mFSEC_NV4:          equ    %00010000                                ; Non Volatile flag bit 4
mFSEC_NV5:          equ    %00100000                                ; Non Volatile flag bit 5
mFSEC_NV6:          equ    %01000000                                ; Non Volatile flag bit 6
mFSEC_KEYEN:        equ    %10000000                                ; Enable backdoor key to security


;*** FCNFG - Flash Configuration Register; 0x00000103 ***
FCNFG:              equ    $00000103                                ;*** FCNFG - Flash Configuration Register; 0x00000103 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
FCNFG_BKSEL0:       equ    0                                         ; Register bank select 0
FCNFG_BKSEL1:       equ    1                                         ; Register bank select 1
FCNFG_KEYACC:       equ    5                                         ; Enable Security Key Writing
FCNFG_CCIE:         equ    6                                         ; Command Complete Interrupt Enable
FCNFG_CBEIE:        equ    7                                         ; Command Buffers Empty Interrupt Enable
; bit position masks
mFCNFG_BKSEL0:      equ    %00000001                                ; Register bank select 0
mFCNFG_BKSEL1:      equ    %00000010                                ; Register bank select 1
mFCNFG_KEYACC:      equ    %00100000                                ; Enable Security Key Writing
mFCNFG_CCIE:        equ    %01000000                                ; Command Complete Interrupt Enable
mFCNFG_CBEIE:       equ    %10000000                                ; Command Buffers Empty Interrupt Enable


;*** FPROT - Flash Protection Register; 0x00000104 ***
FPROT:              equ    $00000104                                ;*** FPROT - Flash Protection Register; 0x00000104 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
FPROT_FPLS0:        equ    0                                         ; Flash Protection Lower Address size 0
FPROT_FPLS1:        equ    1                                         ; Flash Protection Lower Address size 1
FPROT_FPLDIS:       equ    2                                         ; Flash Protection Lower address range disable
FPROT_FPHS0:        equ    3                                         ; Flash Protection Higher address size 0
FPROT_FPHS1:        equ    4                                         ; Flash Protection Higher address size 1
FPROT_FPHDIS:       equ    5                                         ; Flash Protection Higher address range disable
FPROT_NV6:          equ    6                                         ; Non Volatile Flag Bit
FPROT_FPOPEN:       equ    7                                         ; Opens the flash block or subsections of it for program or erase
; bit position masks
mFPROT_FPLS0:       equ    %00000001                                ; Flash Protection Lower Address size 0
mFPROT_FPLS1:       equ    %00000010                                ; Flash Protection Lower Address size 1
mFPROT_FPLDIS:      equ    %00000100                                ; Flash Protection Lower address range disable
mFPROT_FPHS0:       equ    %00001000                                ; Flash Protection Higher address size 0
mFPROT_FPHS1:       equ    %00010000                                ; Flash Protection Higher address size 1
mFPROT_FPHDIS:      equ    %00100000                                ; Flash Protection Higher address range disable
mFPROT_NV6:         equ    %01000000                                ; Non Volatile Flag Bit
mFPROT_FPOPEN:      equ    %10000000                                ; Opens the flash block or subsections of it for program or erase


;*** FSTAT - Flash Status Register; 0x00000105 ***
FSTAT:              equ    $00000105                                ;*** FSTAT - Flash Status Register; 0x00000105 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
FSTAT_BLANK:        equ    2                                         ; Blank Verify Flag
FSTAT_ACCERR:       equ    4                                         ; Access error
FSTAT_PVIOL:        equ    5                                         ; Protection violation
FSTAT_CCIF:         equ    6                                         ; Command Complete Interrupt Flag
FSTAT_CBEIF:        equ    7                                         ; Command Buffers Empty Interrupt Flag
; bit position masks
mFSTAT_BLANK:       equ    %00000100                                ; Blank Verify Flag
mFSTAT_ACCERR:      equ    %00010000                                ; Access error
mFSTAT_PVIOL:       equ    %00100000                                ; Protection violation
mFSTAT_CCIF:        equ    %01000000                                ; Command Complete Interrupt Flag
mFSTAT_CBEIF:       equ    %10000000                                ; Command Buffers Empty Interrupt Flag


;*** FCMD - Flash Command Buffer and Register; 0x00000106 ***
FCMD:               equ    $00000106                                ;*** FCMD - Flash Command Buffer and Register; 0x00000106 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
FCMD_CMDB0:         equ    0                                         ; NVM User Mode Command Bit 0
FCMD_CMDB2:         equ    2                                         ; NVM User Mode Command Bit 2
FCMD_CMDB5:         equ    5                                         ; NVM User Mode Command Bit 5
FCMD_CMDB6:         equ    6                                         ; NVM User Mode Command Bit 6
; bit position masks
mFCMD_CMDB0:        equ    %00000001                                ; NVM User Mode Command Bit 0
mFCMD_CMDB2:        equ    %00000100                                ; NVM User Mode Command Bit 2
mFCMD_CMDB5:        equ    %00100000                                ; NVM User Mode Command Bit 5
mFCMD_CMDB6:        equ    %01000000                                ; NVM User Mode Command Bit 6


;*** ECLKDIV - EEPROM Clock Divider Register; 0x00000110 ***
ECLKDIV:            equ    $00000110                                ;*** ECLKDIV - EEPROM Clock Divider Register; 0x00000110 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ECLKDIV_EDIV0:      equ    0                                         ; EEPROM Clock Divider 0
ECLKDIV_EDIV1:      equ    1                                         ; EEPROM Clock Divider 1
ECLKDIV_EDIV2:      equ    2                                         ; EEPROM Clock Divider 2
ECLKDIV_EDIV3:      equ    3                                         ; EEPROM Clock Divider 3
ECLKDIV_EDIV4:      equ    4                                         ; EEPROM Clock Divider 4
ECLKDIV_EDIV5:      equ    5                                         ; EEPROM Clock Divider 5
ECLKDIV_PRDIV8:     equ    6                                         ; Enable Prescaler by 8
ECLKDIV_EDIVLD:     equ    7                                         ; EEPROM Clock Divider Loaded
; bit position masks
mECLKDIV_EDIV0:     equ    %00000001                                ; EEPROM Clock Divider 0
mECLKDIV_EDIV1:     equ    %00000010                                ; EEPROM Clock Divider 1
mECLKDIV_EDIV2:     equ    %00000100                                ; EEPROM Clock Divider 2
mECLKDIV_EDIV3:     equ    %00001000                                ; EEPROM Clock Divider 3
mECLKDIV_EDIV4:     equ    %00010000                                ; EEPROM Clock Divider 4
mECLKDIV_EDIV5:     equ    %00100000                                ; EEPROM Clock Divider 5
mECLKDIV_PRDIV8:    equ    %01000000                                ; Enable Prescaler by 8
mECLKDIV_EDIVLD:    equ    %10000000                                ; EEPROM Clock Divider Loaded


;*** ECNFG - EEPROM Configuration Register; 0x00000113 ***
ECNFG:              equ    $00000113                                ;*** ECNFG - EEPROM Configuration Register; 0x00000113 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ECNFG_CCIE:         equ    6                                         ; Command Complete Interrupt Enable
ECNFG_CBEIE:        equ    7                                         ; Command Buffers Empty Interrupt Enable
; bit position masks
mECNFG_CCIE:        equ    %01000000                                ; Command Complete Interrupt Enable
mECNFG_CBEIE:       equ    %10000000                                ; Command Buffers Empty Interrupt Enable


;*** EPROT - EEPROM Protection Register; 0x00000114 ***
EPROT:              equ    $00000114                                ;*** EPROT - EEPROM Protection Register; 0x00000114 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
EPROT_EP0:          equ    0                                         ; EEPROM Protection address size 0
EPROT_EP1:          equ    1                                         ; EEPROM Protection address size 1
EPROT_EP2:          equ    2                                         ; EEPROM Protection address size 2
EPROT_EPDIS:        equ    3                                         ; EEPROM Protection disable
EPROT_EPOPEN:       equ    7                                         ; Opens the EEPROM block or a subsection of it for program or erase
; bit position masks
mEPROT_EP0:         equ    %00000001                                ; EEPROM Protection address size 0
mEPROT_EP1:         equ    %00000010                                ; EEPROM Protection address size 1
mEPROT_EP2:         equ    %00000100                                ; EEPROM Protection address size 2
mEPROT_EPDIS:       equ    %00001000                                ; EEPROM Protection disable
mEPROT_EPOPEN:      equ    %10000000                                ; Opens the EEPROM block or a subsection of it for program or erase


;*** ESTAT - EEPROM Status Register; 0x00000115 ***
ESTAT:              equ    $00000115                                ;*** ESTAT - EEPROM Status Register; 0x00000115 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ESTAT_BLANK:        equ    2                                         ; Blank Verify Flag
ESTAT_ACCERR:       equ    4                                         ; Access error
ESTAT_PVIOL:        equ    5                                         ; Protection violation
ESTAT_CCIF:         equ    6                                         ; Command Complete Interrupt Flag
ESTAT_CBEIF:        equ    7                                         ; Command Buffer Empty Interrupt Flag
; bit position masks
mESTAT_BLANK:       equ    %00000100                                ; Blank Verify Flag
mESTAT_ACCERR:      equ    %00010000                                ; Access error
mESTAT_PVIOL:       equ    %00100000                                ; Protection violation
mESTAT_CCIF:        equ    %01000000                                ; Command Complete Interrupt Flag
mESTAT_CBEIF:       equ    %10000000                                ; Command Buffer Empty Interrupt Flag


;*** ECMD - EEPROM Command Buffer and Register; 0x00000116 ***
ECMD:               equ    $00000116                                ;*** ECMD - EEPROM Command Buffer and Register; 0x00000116 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ECMD_CMDB0:         equ    0                                         ; EEPROM User Mode Command 0
ECMD_CMDB2:         equ    2                                         ; EEPROM User Mode Command 2
ECMD_CMDB5:         equ    5                                         ; EEPROM User Mode Command 5
ECMD_CMDB6:         equ    6                                         ; EEPROM User Mode Command 6
; bit position masks
mECMD_CMDB0:        equ    %00000001                                ; EEPROM User Mode Command 0
mECMD_CMDB2:        equ    %00000100                                ; EEPROM User Mode Command 2
mECMD_CMDB5:        equ    %00100000                                ; EEPROM User Mode Command 5
mECMD_CMDB6:        equ    %01000000                                ; EEPROM User Mode Command 6


;*** ATD1CTL23 - ATD 1 Control Register 23; 0x00000122 ***
ATD1CTL23:          equ    $00000122                                ;*** ATD1CTL23 - ATD 1 Control Register 23; 0x00000122 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1CTL23_FRZ0:     equ    0                                         ; Background Debug Freeze Enable
ATD1CTL23_FRZ1:     equ    1                                         ; Background Debug Freeze Enable
ATD1CTL23_FIFO:     equ    2                                         ; Result Register FIFO Mode
ATD1CTL23_S1C:      equ    3                                         ; Conversion Sequence Length 1
ATD1CTL23_S2C:      equ    4                                         ; Conversion Sequence Length 2
ATD1CTL23_S4C:      equ    5                                         ; Conversion Sequence Length 4
ATD1CTL23_S8C:      equ    6                                         ; Conversion Sequence Length 8
ATD1CTL23_ASCIF:    equ    8                                         ; ATD 1 Sequence Complete Interrupt Flag
ATD1CTL23_ASCIE:    equ    9                                         ; ATD 1 Sequence Complete Interrupt Enable
ATD1CTL23_ETRIGE:   equ    10                                        ; External Trigger Mode enable
ATD1CTL23_ETRIGP:   equ    11                                        ; External Trigger Polarity
ATD1CTL23_ETRIGLE:  equ    12                                        ; External Trigger Level/Edge control
ATD1CTL23_AWAI:     equ    13                                        ; ATD 1 Wait Mode
ATD1CTL23_AFFC:     equ    14                                        ; ATD 1 Fast Conversion Complete Flag Clear
ATD1CTL23_ADPU:     equ    15                                        ; ATD 1 Disable / Power Down
; bit position masks
mATD1CTL23_FRZ0:    equ    %00000001                                ; Background Debug Freeze Enable
mATD1CTL23_FRZ1:    equ    %00000010                                ; Background Debug Freeze Enable
mATD1CTL23_FIFO:    equ    %00000100                                ; Result Register FIFO Mode
mATD1CTL23_S1C:     equ    %00001000                                ; Conversion Sequence Length 1
mATD1CTL23_S2C:     equ    %00010000                                ; Conversion Sequence Length 2
mATD1CTL23_S4C:     equ    %00100000                                ; Conversion Sequence Length 4
mATD1CTL23_S8C:     equ    %01000000                                ; Conversion Sequence Length 8
mATD1CTL23_ASCIF:   equ    %100000000                               ; ATD 1 Sequence Complete Interrupt Flag
mATD1CTL23_ASCIE:   equ    %1000000000                              ; ATD 1 Sequence Complete Interrupt Enable
mATD1CTL23_ETRIGE:  equ    %10000000000                             ; External Trigger Mode enable
mATD1CTL23_ETRIGP:  equ    %100000000000                            ; External Trigger Polarity
mATD1CTL23_ETRIGLE: equ    %1000000000000                           ; External Trigger Level/Edge control
mATD1CTL23_AWAI:    equ    %10000000000000                          ; ATD 1 Wait Mode
mATD1CTL23_AFFC:    equ    %100000000000000                         ; ATD 1 Fast Conversion Complete Flag Clear
mATD1CTL23_ADPU:    equ    %1000000000000000                        ; ATD 1 Disable / Power Down


;*** ATD1CTL2 - ATD 1 Control Register 2; 0x00000122 ***
ATD1CTL2:           equ    $00000122                                ;*** ATD1CTL2 - ATD 1 Control Register 2; 0x00000122 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1CTL2_ASCIF:     equ    0                                         ; ATD 1 Sequence Complete Interrupt Flag
ATD1CTL2_ASCIE:     equ    1                                         ; ATD 1 Sequence Complete Interrupt Enable
ATD1CTL2_ETRIGE:    equ    2                                         ; External Trigger Mode enable
ATD1CTL2_ETRIGP:    equ    3                                         ; External Trigger Polarity
ATD1CTL2_ETRIGLE:   equ    4                                         ; External Trigger Level/Edge control
ATD1CTL2_AWAI:      equ    5                                         ; ATD 1 Wait Mode
ATD1CTL2_AFFC:      equ    6                                         ; ATD 1 Fast Conversion Complete Flag Clear
ATD1CTL2_ADPU:      equ    7                                         ; ATD 1 Disable / Power Down
; bit position masks
mATD1CTL2_ASCIF:    equ    %00000001                                ; ATD 1 Sequence Complete Interrupt Flag
mATD1CTL2_ASCIE:    equ    %00000010                                ; ATD 1 Sequence Complete Interrupt Enable
mATD1CTL2_ETRIGE:   equ    %00000100                                ; External Trigger Mode enable
mATD1CTL2_ETRIGP:   equ    %00001000                                ; External Trigger Polarity
mATD1CTL2_ETRIGLE:  equ    %00010000                                ; External Trigger Level/Edge control
mATD1CTL2_AWAI:     equ    %00100000                                ; ATD 1 Wait Mode
mATD1CTL2_AFFC:     equ    %01000000                                ; ATD 1 Fast Conversion Complete Flag Clear
mATD1CTL2_ADPU:     equ    %10000000                                ; ATD 1 Disable / Power Down


;*** ATD1CTL3 - ATD 1 Control Register 3; 0x00000123 ***
ATD1CTL3:           equ    $00000123                                ;*** ATD1CTL3 - ATD 1 Control Register 3; 0x00000123 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1CTL3_FRZ0:      equ    0                                         ; Background Debug Freeze Enable
ATD1CTL3_FRZ1:      equ    1                                         ; Background Debug Freeze Enable
ATD1CTL3_FIFO:      equ    2                                         ; Result Register FIFO Mode
ATD1CTL3_S1C:       equ    3                                         ; Conversion Sequence Length 1
ATD1CTL3_S2C:       equ    4                                         ; Conversion Sequence Length 2
ATD1CTL3_S4C:       equ    5                                         ; Conversion Sequence Length 4
ATD1CTL3_S8C:       equ    6                                         ; Conversion Sequence Length 8
; bit position masks
mATD1CTL3_FRZ0:     equ    %00000001                                ; Background Debug Freeze Enable
mATD1CTL3_FRZ1:     equ    %00000010                                ; Background Debug Freeze Enable
mATD1CTL3_FIFO:     equ    %00000100                                ; Result Register FIFO Mode
mATD1CTL3_S1C:      equ    %00001000                                ; Conversion Sequence Length 1
mATD1CTL3_S2C:      equ    %00010000                                ; Conversion Sequence Length 2
mATD1CTL3_S4C:      equ    %00100000                                ; Conversion Sequence Length 4
mATD1CTL3_S8C:      equ    %01000000                                ; Conversion Sequence Length 8


;*** ATD1CTL45 - ATD 1 Control Register 45; 0x00000124 ***
ATD1CTL45:          equ    $00000124                                ;*** ATD1CTL45 - ATD 1 Control Register 45; 0x00000124 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1CTL45_CA:       equ    0                                         ; Analog Input Channel Select Code A
ATD1CTL45_CB:       equ    1                                         ; Analog Input Channel Select Code B
ATD1CTL45_CC:       equ    2                                         ; Analog Input Channel Select Code C
ATD1CTL45_MULT:     equ    4                                         ; Multi-Channel Sample Mode
ATD1CTL45_SCAN:     equ    5                                         ; Continuous Conversion Sequence Mode
ATD1CTL45_DSGN:     equ    6                                         ; Signed/Unsigned Result Data Mode
ATD1CTL45_DJM:      equ    7                                         ; Result Register Data Justification Mode
ATD1CTL45_PRS0:     equ    8                                         ; ATD 1 Clock Prescaler 0
ATD1CTL45_PRS1:     equ    9                                         ; ATD 1 Clock Prescaler 1
ATD1CTL45_PRS2:     equ    10                                        ; ATD 1 Clock Prescaler 2
ATD1CTL45_PRS3:     equ    11                                        ; ATD 1 Clock Prescaler 3
ATD1CTL45_PRS4:     equ    12                                        ; ATD 1 Clock Prescaler 4
ATD1CTL45_SMP0:     equ    13                                        ; Sample Time Select 0
ATD1CTL45_SMP1:     equ    14                                        ; Sample Time Select 1
ATD1CTL45_SRES8:    equ    15                                        ; ATD 1 Resolution Select
; bit position masks
mATD1CTL45_CA:      equ    %00000001                                ; Analog Input Channel Select Code A
mATD1CTL45_CB:      equ    %00000010                                ; Analog Input Channel Select Code B
mATD1CTL45_CC:      equ    %00000100                                ; Analog Input Channel Select Code C
mATD1CTL45_MULT:    equ    %00010000                                ; Multi-Channel Sample Mode
mATD1CTL45_SCAN:    equ    %00100000                                ; Continuous Conversion Sequence Mode
mATD1CTL45_DSGN:    equ    %01000000                                ; Signed/Unsigned Result Data Mode
mATD1CTL45_DJM:     equ    %10000000                                ; Result Register Data Justification Mode
mATD1CTL45_PRS0:    equ    %100000000                               ; ATD 1 Clock Prescaler 0
mATD1CTL45_PRS1:    equ    %1000000000                              ; ATD 1 Clock Prescaler 1
mATD1CTL45_PRS2:    equ    %10000000000                             ; ATD 1 Clock Prescaler 2
mATD1CTL45_PRS3:    equ    %100000000000                            ; ATD 1 Clock Prescaler 3
mATD1CTL45_PRS4:    equ    %1000000000000                           ; ATD 1 Clock Prescaler 4
mATD1CTL45_SMP0:    equ    %10000000000000                          ; Sample Time Select 0
mATD1CTL45_SMP1:    equ    %100000000000000                         ; Sample Time Select 1
mATD1CTL45_SRES8:   equ    %1000000000000000                        ; ATD 1 Resolution Select


;*** ATD1CTL4 - ATD 1 Control Register 4; 0x00000124 ***
ATD1CTL4:           equ    $00000124                                ;*** ATD1CTL4 - ATD 1 Control Register 4; 0x00000124 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1CTL4_PRS0:      equ    0                                         ; ATD 1 Clock Prescaler 0
ATD1CTL4_PRS1:      equ    1                                         ; ATD 1 Clock Prescaler 1
ATD1CTL4_PRS2:      equ    2                                         ; ATD 1 Clock Prescaler 2
ATD1CTL4_PRS3:      equ    3                                         ; ATD 1 Clock Prescaler 3
ATD1CTL4_PRS4:      equ    4                                         ; ATD 1 Clock Prescaler 4
ATD1CTL4_SMP0:      equ    5                                         ; Sample Time Select 0
ATD1CTL4_SMP1:      equ    6                                         ; Sample Time Select 1
ATD1CTL4_SRES8:     equ    7                                         ; ATD 1 Resolution Select
; bit position masks
mATD1CTL4_PRS0:     equ    %00000001                                ; ATD 1 Clock Prescaler 0
mATD1CTL4_PRS1:     equ    %00000010                                ; ATD 1 Clock Prescaler 1
mATD1CTL4_PRS2:     equ    %00000100                                ; ATD 1 Clock Prescaler 2
mATD1CTL4_PRS3:     equ    %00001000                                ; ATD 1 Clock Prescaler 3
mATD1CTL4_PRS4:     equ    %00010000                                ; ATD 1 Clock Prescaler 4
mATD1CTL4_SMP0:     equ    %00100000                                ; Sample Time Select 0
mATD1CTL4_SMP1:     equ    %01000000                                ; Sample Time Select 1
mATD1CTL4_SRES8:    equ    %10000000                                ; ATD 1 Resolution Select


;*** ATD1CTL5 - ATD 1 Control Register 5; 0x00000125 ***
ATD1CTL5:           equ    $00000125                                ;*** ATD1CTL5 - ATD 1 Control Register 5; 0x00000125 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1CTL5_CA:        equ    0                                         ; Analog Input Channel Select Code A
ATD1CTL5_CB:        equ    1                                         ; Analog Input Channel Select Code B
ATD1CTL5_CC:        equ    2                                         ; Analog Input Channel Select Code C
ATD1CTL5_MULT:      equ    4                                         ; Multi-Channel Sample Mode
ATD1CTL5_SCAN:      equ    5                                         ; Continuous Conversion Sequence Mode
ATD1CTL5_DSGN:      equ    6                                         ; Signed/Unsigned Result Data Mode
ATD1CTL5_DJM:       equ    7                                         ; Result Register Data Justification Mode
; bit position masks
mATD1CTL5_CA:       equ    %00000001                                ; Analog Input Channel Select Code A
mATD1CTL5_CB:       equ    %00000010                                ; Analog Input Channel Select Code B
mATD1CTL5_CC:       equ    %00000100                                ; Analog Input Channel Select Code C
mATD1CTL5_MULT:     equ    %00010000                                ; Multi-Channel Sample Mode
mATD1CTL5_SCAN:     equ    %00100000                                ; Continuous Conversion Sequence Mode
mATD1CTL5_DSGN:     equ    %01000000                                ; Signed/Unsigned Result Data Mode
mATD1CTL5_DJM:      equ    %10000000                                ; Result Register Data Justification Mode


;*** ATD1STAT0 - ATD 1 Status Register 0; 0x00000126 ***
ATD1STAT0:          equ    $00000126                                ;*** ATD1STAT0 - ATD 1 Status Register 0; 0x00000126 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1STAT0_CC0:      equ    0                                         ; Conversion Counter 0
ATD1STAT0_CC1:      equ    1                                         ; Conversion Counter 1
ATD1STAT0_CC2:      equ    2                                         ; Conversion Counter 2
ATD1STAT0_FIFOR:    equ    4                                         ; FIFO Over Run Flag
ATD1STAT0_ETORF:    equ    5                                         ; External Trigger Overrun Flag
ATD1STAT0_SCF:      equ    7                                         ; Sequence Complete Flag
; bit position masks
mATD1STAT0_CC0:     equ    %00000001                                ; Conversion Counter 0
mATD1STAT0_CC1:     equ    %00000010                                ; Conversion Counter 1
mATD1STAT0_CC2:     equ    %00000100                                ; Conversion Counter 2
mATD1STAT0_FIFOR:   equ    %00010000                                ; FIFO Over Run Flag
mATD1STAT0_ETORF:   equ    %00100000                                ; External Trigger Overrun Flag
mATD1STAT0_SCF:     equ    %10000000                                ; Sequence Complete Flag


;*** ATD1STAT1 - ATD 1 Status Register 1; 0x0000012B ***
ATD1STAT1:          equ    $0000012B                                ;*** ATD1STAT1 - ATD 1 Status Register 1; 0x0000012B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1STAT1_CCF0:     equ    0                                         ; Conversion Complete Flag 0
ATD1STAT1_CCF1:     equ    1                                         ; Conversion Complete Flag 1
ATD1STAT1_CCF2:     equ    2                                         ; Conversion Complete Flag 2
ATD1STAT1_CCF3:     equ    3                                         ; Conversion Complete Flag 3
ATD1STAT1_CCF4:     equ    4                                         ; Conversion Complete Flag 4
ATD1STAT1_CCF5:     equ    5                                         ; Conversion Complete Flag 5
ATD1STAT1_CCF6:     equ    6                                         ; Conversion Complete Flag 6
ATD1STAT1_CCF7:     equ    7                                         ; Conversion Complete Flag 7
; bit position masks
mATD1STAT1_CCF0:    equ    %00000001                                ; Conversion Complete Flag 0
mATD1STAT1_CCF1:    equ    %00000010                                ; Conversion Complete Flag 1
mATD1STAT1_CCF2:    equ    %00000100                                ; Conversion Complete Flag 2
mATD1STAT1_CCF3:    equ    %00001000                                ; Conversion Complete Flag 3
mATD1STAT1_CCF4:    equ    %00010000                                ; Conversion Complete Flag 4
mATD1STAT1_CCF5:    equ    %00100000                                ; Conversion Complete Flag 5
mATD1STAT1_CCF6:    equ    %01000000                                ; Conversion Complete Flag 6
mATD1STAT1_CCF7:    equ    %10000000                                ; Conversion Complete Flag 7


;*** ATD1DIEN - ATD 1 Input Enable Mask Register; 0x0000012D ***
ATD1DIEN:           equ    $0000012D                                ;*** ATD1DIEN - ATD 1 Input Enable Mask Register; 0x0000012D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DIEN_BIT0:      equ    0                                         ; Disable/Enable Digital Input Buffer Bit 0
ATD1DIEN_BIT1:      equ    1                                         ; Disable/Enable Digital Input Buffer Bit 1
ATD1DIEN_BIT2:      equ    2                                         ; Disable/Enable Digital Input Buffer Bit 2
ATD1DIEN_BIT3:      equ    3                                         ; Disable/Enable Digital Input Buffer Bit 3
ATD1DIEN_BIT4:      equ    4                                         ; Disable/Enable Digital Input Buffer Bit 4
ATD1DIEN_BIT5:      equ    5                                         ; Disable/Enable Digital Input Buffer Bit 5
ATD1DIEN_BIT6:      equ    6                                         ; Disable/Enable Digital Input Buffer Bit 6
ATD1DIEN_BIT7:      equ    7                                         ; Disable/Enable Digital Input Buffer Bit 7
; bit position masks
mATD1DIEN_BIT0:     equ    %00000001                                ; Disable/Enable Digital Input Buffer Bit 0
mATD1DIEN_BIT1:     equ    %00000010                                ; Disable/Enable Digital Input Buffer Bit 1
mATD1DIEN_BIT2:     equ    %00000100                                ; Disable/Enable Digital Input Buffer Bit 2
mATD1DIEN_BIT3:     equ    %00001000                                ; Disable/Enable Digital Input Buffer Bit 3
mATD1DIEN_BIT4:     equ    %00010000                                ; Disable/Enable Digital Input Buffer Bit 4
mATD1DIEN_BIT5:     equ    %00100000                                ; Disable/Enable Digital Input Buffer Bit 5
mATD1DIEN_BIT6:     equ    %01000000                                ; Disable/Enable Digital Input Buffer Bit 6
mATD1DIEN_BIT7:     equ    %10000000                                ; Disable/Enable Digital Input Buffer Bit 7


;*** PORTAD1 - Port AD1 Register; 0x0000012F ***
PORTAD1:            equ    $0000012F                                ;*** PORTAD1 - Port AD1 Register; 0x0000012F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PORTAD1_BIT0:       equ    0                                         ; AN0
PORTAD1_BIT1:       equ    1                                         ; AN1
PORTAD1_BIT2:       equ    2                                         ; AN2
PORTAD1_BIT3:       equ    3                                         ; AN3
PORTAD1_BIT4:       equ    4                                         ; AN4
PORTAD1_BIT5:       equ    5                                         ; AN5
PORTAD1_BIT6:       equ    6                                         ; AN6
PORTAD1_BIT7:       equ    7                                         ; AN7
; bit position masks
mPORTAD1_BIT0:      equ    %00000001                                ; AN0
mPORTAD1_BIT1:      equ    %00000010                                ; AN1
mPORTAD1_BIT2:      equ    %00000100                                ; AN2
mPORTAD1_BIT3:      equ    %00001000                                ; AN3
mPORTAD1_BIT4:      equ    %00010000                                ; AN4
mPORTAD1_BIT5:      equ    %00100000                                ; AN5
mPORTAD1_BIT6:      equ    %01000000                                ; AN6
mPORTAD1_BIT7:      equ    %10000000                                ; AN7


;*** ATD1DR0 - ATD 1 Conversion Result Register 0; 0x00000130 ***
ATD1DR0:            equ    $00000130                                ;*** ATD1DR0 - ATD 1 Conversion Result Register 0; 0x00000130 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR0_BIT6:       equ    6                                         ; Bit 6
ATD1DR0_BIT7:       equ    7                                         ; Bit 7
ATD1DR0_BIT8:       equ    8                                         ; Bit 8
ATD1DR0_BIT9:       equ    9                                         ; Bit 9
ATD1DR0_BIT10:      equ    10                                        ; Bit 10
ATD1DR0_BIT11:      equ    11                                        ; Bit 11
ATD1DR0_BIT12:      equ    12                                        ; Bit 12
ATD1DR0_BIT13:      equ    13                                        ; Bit 13
ATD1DR0_BIT14:      equ    14                                        ; Bit 14
ATD1DR0_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD1DR0_BIT6:      equ    %01000000                                ; Bit 6
mATD1DR0_BIT7:      equ    %10000000                                ; Bit 7
mATD1DR0_BIT8:      equ    %100000000                               ; Bit 8
mATD1DR0_BIT9:      equ    %1000000000                              ; Bit 9
mATD1DR0_BIT10:     equ    %10000000000                             ; Bit 10
mATD1DR0_BIT11:     equ    %100000000000                            ; Bit 11
mATD1DR0_BIT12:     equ    %1000000000000                           ; Bit 12
mATD1DR0_BIT13:     equ    %10000000000000                          ; Bit 13
mATD1DR0_BIT14:     equ    %100000000000000                         ; Bit 14
mATD1DR0_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD1DR0H - ATD 1 Conversion Result Register 0 High; 0x00000130 ***
ATD1DR0H:           equ    $00000130                                ;*** ATD1DR0H - ATD 1 Conversion Result Register 0 High; 0x00000130 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR0H_BIT8:      equ    0                                         ; Bit 8
ATD1DR0H_BIT9:      equ    1                                         ; Bit 9
ATD1DR0H_BIT10:     equ    2                                         ; Bit 10
ATD1DR0H_BIT11:     equ    3                                         ; Bit 11
ATD1DR0H_BIT12:     equ    4                                         ; Bit 12
ATD1DR0H_BIT13:     equ    5                                         ; Bit 13
ATD1DR0H_BIT14:     equ    6                                         ; Bit 14
ATD1DR0H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD1DR0H_BIT8:     equ    %00000001                                ; Bit 8
mATD1DR0H_BIT9:     equ    %00000010                                ; Bit 9
mATD1DR0H_BIT10:    equ    %00000100                                ; Bit 10
mATD1DR0H_BIT11:    equ    %00001000                                ; Bit 11
mATD1DR0H_BIT12:    equ    %00010000                                ; Bit 12
mATD1DR0H_BIT13:    equ    %00100000                                ; Bit 13
mATD1DR0H_BIT14:    equ    %01000000                                ; Bit 14
mATD1DR0H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD1DR0L - ATD 1 Conversion Result Register 0 Low; 0x00000131 ***
ATD1DR0L:           equ    $00000131                                ;*** ATD1DR0L - ATD 1 Conversion Result Register 0 Low; 0x00000131 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR0L_BIT6:      equ    6                                         ; Bit 6
ATD1DR0L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD1DR0L_BIT6:     equ    %01000000                                ; Bit 6
mATD1DR0L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD1DR1 - ATD 1 Conversion Result Register 1; 0x00000132 ***
ATD1DR1:            equ    $00000132                                ;*** ATD1DR1 - ATD 1 Conversion Result Register 1; 0x00000132 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR1_BIT6:       equ    6                                         ; Bit 6
ATD1DR1_BIT7:       equ    7                                         ; Bit 7
ATD1DR1_BIT8:       equ    8                                         ; Bit 8
ATD1DR1_BIT9:       equ    9                                         ; Bit 9
ATD1DR1_BIT10:      equ    10                                        ; Bit 10
ATD1DR1_BIT11:      equ    11                                        ; Bit 11
ATD1DR1_BIT12:      equ    12                                        ; Bit 12
ATD1DR1_BIT13:      equ    13                                        ; Bit 13
ATD1DR1_BIT14:      equ    14                                        ; Bit 14
ATD1DR1_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD1DR1_BIT6:      equ    %01000000                                ; Bit 6
mATD1DR1_BIT7:      equ    %10000000                                ; Bit 7
mATD1DR1_BIT8:      equ    %100000000                               ; Bit 8
mATD1DR1_BIT9:      equ    %1000000000                              ; Bit 9
mATD1DR1_BIT10:     equ    %10000000000                             ; Bit 10
mATD1DR1_BIT11:     equ    %100000000000                            ; Bit 11
mATD1DR1_BIT12:     equ    %1000000000000                           ; Bit 12
mATD1DR1_BIT13:     equ    %10000000000000                          ; Bit 13
mATD1DR1_BIT14:     equ    %100000000000000                         ; Bit 14
mATD1DR1_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD1DR1H - ATD 1 Conversion Result Register 1 High; 0x00000132 ***
ATD1DR1H:           equ    $00000132                                ;*** ATD1DR1H - ATD 1 Conversion Result Register 1 High; 0x00000132 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR1H_BIT8:      equ    0                                         ; Bit 8
ATD1DR1H_BIT9:      equ    1                                         ; Bit 9
ATD1DR1H_BIT10:     equ    2                                         ; Bit 10
ATD1DR1H_BIT11:     equ    3                                         ; Bit 11
ATD1DR1H_BIT12:     equ    4                                         ; Bit 12
ATD1DR1H_BIT13:     equ    5                                         ; Bit 13
ATD1DR1H_BIT14:     equ    6                                         ; Bit 14
ATD1DR1H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD1DR1H_BIT8:     equ    %00000001                                ; Bit 8
mATD1DR1H_BIT9:     equ    %00000010                                ; Bit 9
mATD1DR1H_BIT10:    equ    %00000100                                ; Bit 10
mATD1DR1H_BIT11:    equ    %00001000                                ; Bit 11
mATD1DR1H_BIT12:    equ    %00010000                                ; Bit 12
mATD1DR1H_BIT13:    equ    %00100000                                ; Bit 13
mATD1DR1H_BIT14:    equ    %01000000                                ; Bit 14
mATD1DR1H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD1DR1L - ATD 1 Conversion Result Register 1 Low; 0x00000133 ***
ATD1DR1L:           equ    $00000133                                ;*** ATD1DR1L - ATD 1 Conversion Result Register 1 Low; 0x00000133 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR1L_BIT6:      equ    6                                         ; Bit 6
ATD1DR1L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD1DR1L_BIT6:     equ    %01000000                                ; Bit 6
mATD1DR1L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD1DR2 - ATD 1 Conversion Result Register 2; 0x00000134 ***
ATD1DR2:            equ    $00000134                                ;*** ATD1DR2 - ATD 1 Conversion Result Register 2; 0x00000134 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR2_BIT6:       equ    6                                         ; Bit 6
ATD1DR2_BIT7:       equ    7                                         ; Bit 7
ATD1DR2_BIT8:       equ    8                                         ; Bit 8
ATD1DR2_BIT9:       equ    9                                         ; Bit 9
ATD1DR2_BIT10:      equ    10                                        ; Bit 10
ATD1DR2_BIT11:      equ    11                                        ; Bit 11
ATD1DR2_BIT12:      equ    12                                        ; Bit 12
ATD1DR2_BIT13:      equ    13                                        ; Bit 13
ATD1DR2_BIT14:      equ    14                                        ; Bit 14
ATD1DR2_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD1DR2_BIT6:      equ    %01000000                                ; Bit 6
mATD1DR2_BIT7:      equ    %10000000                                ; Bit 7
mATD1DR2_BIT8:      equ    %100000000                               ; Bit 8
mATD1DR2_BIT9:      equ    %1000000000                              ; Bit 9
mATD1DR2_BIT10:     equ    %10000000000                             ; Bit 10
mATD1DR2_BIT11:     equ    %100000000000                            ; Bit 11
mATD1DR2_BIT12:     equ    %1000000000000                           ; Bit 12
mATD1DR2_BIT13:     equ    %10000000000000                          ; Bit 13
mATD1DR2_BIT14:     equ    %100000000000000                         ; Bit 14
mATD1DR2_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD1DR2H - ATD 1 Conversion Result Register 2 High; 0x00000134 ***
ATD1DR2H:           equ    $00000134                                ;*** ATD1DR2H - ATD 1 Conversion Result Register 2 High; 0x00000134 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR2H_BIT8:      equ    0                                         ; Bit 8
ATD1DR2H_BIT9:      equ    1                                         ; Bit 9
ATD1DR2H_BIT10:     equ    2                                         ; Bit 10
ATD1DR2H_BIT11:     equ    3                                         ; Bit 11
ATD1DR2H_BIT12:     equ    4                                         ; Bit 12
ATD1DR2H_BIT13:     equ    5                                         ; Bit 13
ATD1DR2H_BIT14:     equ    6                                         ; Bit 14
ATD1DR2H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD1DR2H_BIT8:     equ    %00000001                                ; Bit 8
mATD1DR2H_BIT9:     equ    %00000010                                ; Bit 9
mATD1DR2H_BIT10:    equ    %00000100                                ; Bit 10
mATD1DR2H_BIT11:    equ    %00001000                                ; Bit 11
mATD1DR2H_BIT12:    equ    %00010000                                ; Bit 12
mATD1DR2H_BIT13:    equ    %00100000                                ; Bit 13
mATD1DR2H_BIT14:    equ    %01000000                                ; Bit 14
mATD1DR2H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD1DR2L - ATD 1 Conversion Result Register 2 Low; 0x00000135 ***
ATD1DR2L:           equ    $00000135                                ;*** ATD1DR2L - ATD 1 Conversion Result Register 2 Low; 0x00000135 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR2L_BIT6:      equ    6                                         ; Bit 6
ATD1DR2L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD1DR2L_BIT6:     equ    %01000000                                ; Bit 6
mATD1DR2L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD1DR3 - ATD 1 Conversion Result Register 3; 0x00000136 ***
ATD1DR3:            equ    $00000136                                ;*** ATD1DR3 - ATD 1 Conversion Result Register 3; 0x00000136 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR3_BIT6:       equ    6                                         ; Bit 6
ATD1DR3_BIT7:       equ    7                                         ; Bit 7
ATD1DR3_BIT8:       equ    8                                         ; Bit 8
ATD1DR3_BIT9:       equ    9                                         ; Bit 9
ATD1DR3_BIT10:      equ    10                                        ; Bit 10
ATD1DR3_BIT11:      equ    11                                        ; Bit 11
ATD1DR3_BIT12:      equ    12                                        ; Bit 12
ATD1DR3_BIT13:      equ    13                                        ; Bit 13
ATD1DR3_BIT14:      equ    14                                        ; Bit 14
ATD1DR3_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD1DR3_BIT6:      equ    %01000000                                ; Bit 6
mATD1DR3_BIT7:      equ    %10000000                                ; Bit 7
mATD1DR3_BIT8:      equ    %100000000                               ; Bit 8
mATD1DR3_BIT9:      equ    %1000000000                              ; Bit 9
mATD1DR3_BIT10:     equ    %10000000000                             ; Bit 10
mATD1DR3_BIT11:     equ    %100000000000                            ; Bit 11
mATD1DR3_BIT12:     equ    %1000000000000                           ; Bit 12
mATD1DR3_BIT13:     equ    %10000000000000                          ; Bit 13
mATD1DR3_BIT14:     equ    %100000000000000                         ; Bit 14
mATD1DR3_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD1DR3H - ATD 1 Conversion Result Register 3 High; 0x00000136 ***
ATD1DR3H:           equ    $00000136                                ;*** ATD1DR3H - ATD 1 Conversion Result Register 3 High; 0x00000136 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR3H_BIT8:      equ    0                                         ; Bit 8
ATD1DR3H_BIT9:      equ    1                                         ; Bit 9
ATD1DR3H_BIT10:     equ    2                                         ; Bit 10
ATD1DR3H_BIT11:     equ    3                                         ; Bit 11
ATD1DR3H_BIT12:     equ    4                                         ; Bit 12
ATD1DR3H_BIT13:     equ    5                                         ; Bit 13
ATD1DR3H_BIT14:     equ    6                                         ; Bit 14
ATD1DR3H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD1DR3H_BIT8:     equ    %00000001                                ; Bit 8
mATD1DR3H_BIT9:     equ    %00000010                                ; Bit 9
mATD1DR3H_BIT10:    equ    %00000100                                ; Bit 10
mATD1DR3H_BIT11:    equ    %00001000                                ; Bit 11
mATD1DR3H_BIT12:    equ    %00010000                                ; Bit 12
mATD1DR3H_BIT13:    equ    %00100000                                ; Bit 13
mATD1DR3H_BIT14:    equ    %01000000                                ; Bit 14
mATD1DR3H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD1DR3L - ATD 1 Conversion Result Register 3 Low; 0x00000137 ***
ATD1DR3L:           equ    $00000137                                ;*** ATD1DR3L - ATD 1 Conversion Result Register 3 Low; 0x00000137 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR3L_BIT6:      equ    6                                         ; Bit 6
ATD1DR3L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD1DR3L_BIT6:     equ    %01000000                                ; Bit 6
mATD1DR3L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD1DR4 - ATD 1 Conversion Result Register 4; 0x00000138 ***
ATD1DR4:            equ    $00000138                                ;*** ATD1DR4 - ATD 1 Conversion Result Register 4; 0x00000138 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR4_BIT6:       equ    6                                         ; Bit 6
ATD1DR4_BIT7:       equ    7                                         ; Bit 7
ATD1DR4_BIT8:       equ    8                                         ; Bit 8
ATD1DR4_BIT9:       equ    9                                         ; Bit 9
ATD1DR4_BIT10:      equ    10                                        ; Bit 10
ATD1DR4_BIT11:      equ    11                                        ; Bit 11
ATD1DR4_BIT12:      equ    12                                        ; Bit 12
ATD1DR4_BIT13:      equ    13                                        ; Bit 13
ATD1DR4_BIT14:      equ    14                                        ; Bit 14
ATD1DR4_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD1DR4_BIT6:      equ    %01000000                                ; Bit 6
mATD1DR4_BIT7:      equ    %10000000                                ; Bit 7
mATD1DR4_BIT8:      equ    %100000000                               ; Bit 8
mATD1DR4_BIT9:      equ    %1000000000                              ; Bit 9
mATD1DR4_BIT10:     equ    %10000000000                             ; Bit 10
mATD1DR4_BIT11:     equ    %100000000000                            ; Bit 11
mATD1DR4_BIT12:     equ    %1000000000000                           ; Bit 12
mATD1DR4_BIT13:     equ    %10000000000000                          ; Bit 13
mATD1DR4_BIT14:     equ    %100000000000000                         ; Bit 14
mATD1DR4_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD1DR4H - ATD 1 Conversion Result Register 4 High; 0x00000138 ***
ATD1DR4H:           equ    $00000138                                ;*** ATD1DR4H - ATD 1 Conversion Result Register 4 High; 0x00000138 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR4H_BIT8:      equ    0                                         ; Bit 8
ATD1DR4H_BIT9:      equ    1                                         ; Bit 9
ATD1DR4H_BIT10:     equ    2                                         ; Bit 10
ATD1DR4H_BIT11:     equ    3                                         ; Bit 11
ATD1DR4H_BIT12:     equ    4                                         ; Bit 12
ATD1DR4H_BIT13:     equ    5                                         ; Bit 13
ATD1DR4H_BIT14:     equ    6                                         ; Bit 14
ATD1DR4H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD1DR4H_BIT8:     equ    %00000001                                ; Bit 8
mATD1DR4H_BIT9:     equ    %00000010                                ; Bit 9
mATD1DR4H_BIT10:    equ    %00000100                                ; Bit 10
mATD1DR4H_BIT11:    equ    %00001000                                ; Bit 11
mATD1DR4H_BIT12:    equ    %00010000                                ; Bit 12
mATD1DR4H_BIT13:    equ    %00100000                                ; Bit 13
mATD1DR4H_BIT14:    equ    %01000000                                ; Bit 14
mATD1DR4H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD1DR4L - ATD 1 Conversion Result Register 4 Low; 0x00000139 ***
ATD1DR4L:           equ    $00000139                                ;*** ATD1DR4L - ATD 1 Conversion Result Register 4 Low; 0x00000139 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR4L_BIT6:      equ    6                                         ; Bit 6
ATD1DR4L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD1DR4L_BIT6:     equ    %01000000                                ; Bit 6
mATD1DR4L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD1DR5 - ATD 1 Conversion Result Register 5; 0x0000013A ***
ATD1DR5:            equ    $0000013A                                ;*** ATD1DR5 - ATD 1 Conversion Result Register 5; 0x0000013A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR5_BIT6:       equ    6                                         ; Bit 6
ATD1DR5_BIT7:       equ    7                                         ; Bit 7
ATD1DR5_BIT8:       equ    8                                         ; Bit 8
ATD1DR5_BIT9:       equ    9                                         ; Bit 9
ATD1DR5_BIT10:      equ    10                                        ; Bit 10
ATD1DR5_BIT11:      equ    11                                        ; Bit 11
ATD1DR5_BIT12:      equ    12                                        ; Bit 12
ATD1DR5_BIT13:      equ    13                                        ; Bit 13
ATD1DR5_BIT14:      equ    14                                        ; Bit 14
ATD1DR5_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD1DR5_BIT6:      equ    %01000000                                ; Bit 6
mATD1DR5_BIT7:      equ    %10000000                                ; Bit 7
mATD1DR5_BIT8:      equ    %100000000                               ; Bit 8
mATD1DR5_BIT9:      equ    %1000000000                              ; Bit 9
mATD1DR5_BIT10:     equ    %10000000000                             ; Bit 10
mATD1DR5_BIT11:     equ    %100000000000                            ; Bit 11
mATD1DR5_BIT12:     equ    %1000000000000                           ; Bit 12
mATD1DR5_BIT13:     equ    %10000000000000                          ; Bit 13
mATD1DR5_BIT14:     equ    %100000000000000                         ; Bit 14
mATD1DR5_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD1DR5H - ATD 1 Conversion Result Register 5 High; 0x0000013A ***
ATD1DR5H:           equ    $0000013A                                ;*** ATD1DR5H - ATD 1 Conversion Result Register 5 High; 0x0000013A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR5H_BIT8:      equ    0                                         ; Bit 8
ATD1DR5H_BIT9:      equ    1                                         ; Bit 9
ATD1DR5H_BIT10:     equ    2                                         ; Bit 10
ATD1DR5H_BIT11:     equ    3                                         ; Bit 11
ATD1DR5H_BIT12:     equ    4                                         ; Bit 12
ATD1DR5H_BIT13:     equ    5                                         ; Bit 13
ATD1DR5H_BIT14:     equ    6                                         ; Bit 14
ATD1DR5H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD1DR5H_BIT8:     equ    %00000001                                ; Bit 8
mATD1DR5H_BIT9:     equ    %00000010                                ; Bit 9
mATD1DR5H_BIT10:    equ    %00000100                                ; Bit 10
mATD1DR5H_BIT11:    equ    %00001000                                ; Bit 11
mATD1DR5H_BIT12:    equ    %00010000                                ; Bit 12
mATD1DR5H_BIT13:    equ    %00100000                                ; Bit 13
mATD1DR5H_BIT14:    equ    %01000000                                ; Bit 14
mATD1DR5H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD1DR5L - ATD 1 Conversion Result Register 5 Low; 0x0000013B ***
ATD1DR5L:           equ    $0000013B                                ;*** ATD1DR5L - ATD 1 Conversion Result Register 5 Low; 0x0000013B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR5L_BIT6:      equ    6                                         ; Bit 6
ATD1DR5L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD1DR5L_BIT6:     equ    %01000000                                ; Bit 6
mATD1DR5L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD1DR6 - ATD 1 Conversion Result Register 6; 0x0000013C ***
ATD1DR6:            equ    $0000013C                                ;*** ATD1DR6 - ATD 1 Conversion Result Register 6; 0x0000013C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR6_BIT6:       equ    6                                         ; Bit 6
ATD1DR6_BIT7:       equ    7                                         ; Bit 7
ATD1DR6_BIT8:       equ    8                                         ; Bit 8
ATD1DR6_BIT9:       equ    9                                         ; Bit 9
ATD1DR6_BIT10:      equ    10                                        ; Bit 10
ATD1DR6_BIT11:      equ    11                                        ; Bit 11
ATD1DR6_BIT12:      equ    12                                        ; Bit 12
ATD1DR6_BIT13:      equ    13                                        ; Bit 13
ATD1DR6_BIT14:      equ    14                                        ; Bit 14
ATD1DR6_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD1DR6_BIT6:      equ    %01000000                                ; Bit 6
mATD1DR6_BIT7:      equ    %10000000                                ; Bit 7
mATD1DR6_BIT8:      equ    %100000000                               ; Bit 8
mATD1DR6_BIT9:      equ    %1000000000                              ; Bit 9
mATD1DR6_BIT10:     equ    %10000000000                             ; Bit 10
mATD1DR6_BIT11:     equ    %100000000000                            ; Bit 11
mATD1DR6_BIT12:     equ    %1000000000000                           ; Bit 12
mATD1DR6_BIT13:     equ    %10000000000000                          ; Bit 13
mATD1DR6_BIT14:     equ    %100000000000000                         ; Bit 14
mATD1DR6_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD1DR6H - ATD 1 Conversion Result Register 6 High; 0x0000013C ***
ATD1DR6H:           equ    $0000013C                                ;*** ATD1DR6H - ATD 1 Conversion Result Register 6 High; 0x0000013C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR6H_BIT8:      equ    0                                         ; Bit 8
ATD1DR6H_BIT9:      equ    1                                         ; Bit 9
ATD1DR6H_BIT10:     equ    2                                         ; Bit 10
ATD1DR6H_BIT11:     equ    3                                         ; Bit 11
ATD1DR6H_BIT12:     equ    4                                         ; Bit 12
ATD1DR6H_BIT13:     equ    5                                         ; Bit 13
ATD1DR6H_BIT14:     equ    6                                         ; Bit 14
ATD1DR6H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD1DR6H_BIT8:     equ    %00000001                                ; Bit 8
mATD1DR6H_BIT9:     equ    %00000010                                ; Bit 9
mATD1DR6H_BIT10:    equ    %00000100                                ; Bit 10
mATD1DR6H_BIT11:    equ    %00001000                                ; Bit 11
mATD1DR6H_BIT12:    equ    %00010000                                ; Bit 12
mATD1DR6H_BIT13:    equ    %00100000                                ; Bit 13
mATD1DR6H_BIT14:    equ    %01000000                                ; Bit 14
mATD1DR6H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD1DR6L - ATD 1 Conversion Result Register 6 Low; 0x0000013D ***
ATD1DR6L:           equ    $0000013D                                ;*** ATD1DR6L - ATD 1 Conversion Result Register 6 Low; 0x0000013D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR6L_BIT6:      equ    6                                         ; Bit 6
ATD1DR6L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD1DR6L_BIT6:     equ    %01000000                                ; Bit 6
mATD1DR6L_BIT7:     equ    %10000000                                ; Bit 7


;*** ATD1DR7 - ATD 1 Conversion Result Register 7; 0x0000013E ***
ATD1DR7:            equ    $0000013E                                ;*** ATD1DR7 - ATD 1 Conversion Result Register 7; 0x0000013E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR7_BIT6:       equ    6                                         ; Bit 6
ATD1DR7_BIT7:       equ    7                                         ; Bit 7
ATD1DR7_BIT8:       equ    8                                         ; Bit 8
ATD1DR7_BIT9:       equ    9                                         ; Bit 9
ATD1DR7_BIT10:      equ    10                                        ; Bit 10
ATD1DR7_BIT11:      equ    11                                        ; Bit 11
ATD1DR7_BIT12:      equ    12                                        ; Bit 12
ATD1DR7_BIT13:      equ    13                                        ; Bit 13
ATD1DR7_BIT14:      equ    14                                        ; Bit 14
ATD1DR7_BIT15:      equ    15                                        ; Bit 15
; bit position masks
mATD1DR7_BIT6:      equ    %01000000                                ; Bit 6
mATD1DR7_BIT7:      equ    %10000000                                ; Bit 7
mATD1DR7_BIT8:      equ    %100000000                               ; Bit 8
mATD1DR7_BIT9:      equ    %1000000000                              ; Bit 9
mATD1DR7_BIT10:     equ    %10000000000                             ; Bit 10
mATD1DR7_BIT11:     equ    %100000000000                            ; Bit 11
mATD1DR7_BIT12:     equ    %1000000000000                           ; Bit 12
mATD1DR7_BIT13:     equ    %10000000000000                          ; Bit 13
mATD1DR7_BIT14:     equ    %100000000000000                         ; Bit 14
mATD1DR7_BIT15:     equ    %1000000000000000                        ; Bit 15


;*** ATD1DR7H - ATD 1 Conversion Result Register 7 High; 0x0000013E ***
ATD1DR7H:           equ    $0000013E                                ;*** ATD1DR7H - ATD 1 Conversion Result Register 7 High; 0x0000013E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR7H_BIT8:      equ    0                                         ; Bit 8
ATD1DR7H_BIT9:      equ    1                                         ; Bit 9
ATD1DR7H_BIT10:     equ    2                                         ; Bit 10
ATD1DR7H_BIT11:     equ    3                                         ; Bit 11
ATD1DR7H_BIT12:     equ    4                                         ; Bit 12
ATD1DR7H_BIT13:     equ    5                                         ; Bit 13
ATD1DR7H_BIT14:     equ    6                                         ; Bit 14
ATD1DR7H_BIT15:     equ    7                                         ; Bit 15
; bit position masks
mATD1DR7H_BIT8:     equ    %00000001                                ; Bit 8
mATD1DR7H_BIT9:     equ    %00000010                                ; Bit 9
mATD1DR7H_BIT10:    equ    %00000100                                ; Bit 10
mATD1DR7H_BIT11:    equ    %00001000                                ; Bit 11
mATD1DR7H_BIT12:    equ    %00010000                                ; Bit 12
mATD1DR7H_BIT13:    equ    %00100000                                ; Bit 13
mATD1DR7H_BIT14:    equ    %01000000                                ; Bit 14
mATD1DR7H_BIT15:    equ    %10000000                                ; Bit 15


;*** ATD1DR7L - ATD 1 Conversion Result Register 7 Low; 0x0000013F ***
ATD1DR7L:           equ    $0000013F                                ;*** ATD1DR7L - ATD 1 Conversion Result Register 7 Low; 0x0000013F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
ATD1DR7L_BIT6:      equ    6                                         ; Bit 6
ATD1DR7L_BIT7:      equ    7                                         ; Bit 7
; bit position masks
mATD1DR7L_BIT6:     equ    %01000000                                ; Bit 6
mATD1DR7L_BIT7:     equ    %10000000                                ; Bit 7


;*** CAN0CTL0 - MSCAN 0 Control 0 Register; 0x00000140 ***
CAN0CTL0:           equ    $00000140                                ;*** CAN0CTL0 - MSCAN 0 Control 0 Register; 0x00000140 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0CTL0_INITRQ:    equ    0                                         ; Initialization Mode Request
CAN0CTL0_SLPRQ:     equ    1                                         ; Sleep Mode Request
CAN0CTL0_WUPE:      equ    2                                         ; Wake-Up Enable
CAN0CTL0_TIME:      equ    3                                         ; Timer Enable
CAN0CTL0_SYNCH:     equ    4                                         ; Synchronized Status
CAN0CTL0_CSWAI:     equ    5                                         ; CAN Stops in Wait Mode
CAN0CTL0_RXACT:     equ    6                                         ; Receiver Active Status
CAN0CTL0_RXFRM:     equ    7                                         ; Received Frame Flag
; bit position masks
mCAN0CTL0_INITRQ:   equ    %00000001                                ; Initialization Mode Request
mCAN0CTL0_SLPRQ:    equ    %00000010                                ; Sleep Mode Request
mCAN0CTL0_WUPE:     equ    %00000100                                ; Wake-Up Enable
mCAN0CTL0_TIME:     equ    %00001000                                ; Timer Enable
mCAN0CTL0_SYNCH:    equ    %00010000                                ; Synchronized Status
mCAN0CTL0_CSWAI:    equ    %00100000                                ; CAN Stops in Wait Mode
mCAN0CTL0_RXACT:    equ    %01000000                                ; Receiver Active Status
mCAN0CTL0_RXFRM:    equ    %10000000                                ; Received Frame Flag


;*** CAN0CTL1 - MSCAN 0 Control 1 Register; 0x00000141 ***
CAN0CTL1:           equ    $00000141                                ;*** CAN0CTL1 - MSCAN 0 Control 1 Register; 0x00000141 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0CTL1_INITAK:    equ    0                                         ; Initialization Mode Acknowledge
CAN0CTL1_SLPAK:     equ    1                                         ; Sleep Mode Acknowledge
CAN0CTL1_WUPM:      equ    2                                         ; Wake-Up Mode
CAN0CTL1_LISTEN:    equ    4                                         ; Listen Only Mode
CAN0CTL1_LOOPB:     equ    5                                         ; Loop Back Self Test Mode
CAN0CTL1_CLKSRC:    equ    6                                         ; MSCAN 0 Clock Source
CAN0CTL1_CANE:      equ    7                                         ; MSCAN 0 Enable
; bit position masks
mCAN0CTL1_INITAK:   equ    %00000001                                ; Initialization Mode Acknowledge
mCAN0CTL1_SLPAK:    equ    %00000010                                ; Sleep Mode Acknowledge
mCAN0CTL1_WUPM:     equ    %00000100                                ; Wake-Up Mode
mCAN0CTL1_LISTEN:   equ    %00010000                                ; Listen Only Mode
mCAN0CTL1_LOOPB:    equ    %00100000                                ; Loop Back Self Test Mode
mCAN0CTL1_CLKSRC:   equ    %01000000                                ; MSCAN 0 Clock Source
mCAN0CTL1_CANE:     equ    %10000000                                ; MSCAN 0 Enable


;*** CAN0BTR0 - MSCAN 0 Bus Timing Register 0; 0x00000142 ***
CAN0BTR0:           equ    $00000142                                ;*** CAN0BTR0 - MSCAN 0 Bus Timing Register 0; 0x00000142 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0BTR0_BRP0:      equ    0                                         ; Baud Rate Prescaler 0
CAN0BTR0_BRP1:      equ    1                                         ; Baud Rate Prescaler 1
CAN0BTR0_BRP2:      equ    2                                         ; Baud Rate Prescaler 2
CAN0BTR0_BRP3:      equ    3                                         ; Baud Rate Prescaler 3
CAN0BTR0_BRP4:      equ    4                                         ; Baud Rate Prescaler 4
CAN0BTR0_BRP5:      equ    5                                         ; Baud Rate Prescaler 5
CAN0BTR0_SJW0:      equ    6                                         ; Synchronization Jump Width 0
CAN0BTR0_SJW1:      equ    7                                         ; Synchronization Jump Width 1
; bit position masks
mCAN0BTR0_BRP0:     equ    %00000001                                ; Baud Rate Prescaler 0
mCAN0BTR0_BRP1:     equ    %00000010                                ; Baud Rate Prescaler 1
mCAN0BTR0_BRP2:     equ    %00000100                                ; Baud Rate Prescaler 2
mCAN0BTR0_BRP3:     equ    %00001000                                ; Baud Rate Prescaler 3
mCAN0BTR0_BRP4:     equ    %00010000                                ; Baud Rate Prescaler 4
mCAN0BTR0_BRP5:     equ    %00100000                                ; Baud Rate Prescaler 5
mCAN0BTR0_SJW0:     equ    %01000000                                ; Synchronization Jump Width 0
mCAN0BTR0_SJW1:     equ    %10000000                                ; Synchronization Jump Width 1


;*** CAN0BTR1 - MSCAN 0 Bus Timing Register 1; 0x00000143 ***
CAN0BTR1:           equ    $00000143                                ;*** CAN0BTR1 - MSCAN 0 Bus Timing Register 1; 0x00000143 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0BTR1_TSEG10:    equ    0                                         ; Time Segment 1
CAN0BTR1_TSEG11:    equ    1                                         ; Time Segment 1
CAN0BTR1_TSEG12:    equ    2                                         ; Time Segment 1
CAN0BTR1_TSEG13:    equ    3                                         ; Time Segment 1
CAN0BTR1_TSEG20:    equ    4                                         ; Time Segment 2
CAN0BTR1_TSEG21:    equ    5                                         ; Time Segment 2
CAN0BTR1_TSEG22:    equ    6                                         ; Time Segment 2
CAN0BTR1_SAMP:      equ    7                                         ; Sampling
; bit position masks
mCAN0BTR1_TSEG10:   equ    %00000001                                ; Time Segment 1
mCAN0BTR1_TSEG11:   equ    %00000010                                ; Time Segment 1
mCAN0BTR1_TSEG12:   equ    %00000100                                ; Time Segment 1
mCAN0BTR1_TSEG13:   equ    %00001000                                ; Time Segment 1
mCAN0BTR1_TSEG20:   equ    %00010000                                ; Time Segment 2
mCAN0BTR1_TSEG21:   equ    %00100000                                ; Time Segment 2
mCAN0BTR1_TSEG22:   equ    %01000000                                ; Time Segment 2
mCAN0BTR1_SAMP:     equ    %10000000                                ; Sampling


;*** CAN0RFLG - MSCAN 0 Receiver Flag Register; 0x00000144 ***
CAN0RFLG:           equ    $00000144                                ;*** CAN0RFLG - MSCAN 0 Receiver Flag Register; 0x00000144 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RFLG_RXF:       equ    0                                         ; Receive Buffer Full
CAN0RFLG_OVRIF:     equ    1                                         ; Overrun Interrupt Flag
CAN0RFLG_TSTAT0:    equ    2                                         ; Transmitter Status Bit 0
CAN0RFLG_TSTAT1:    equ    3                                         ; Transmitter Status Bit 1
CAN0RFLG_RSTAT0:    equ    4                                         ; Receiver Status Bit 0
CAN0RFLG_RSTAT1:    equ    5                                         ; Receiver Status Bit 1
CAN0RFLG_CSCIF:     equ    6                                         ; CAN Status Change Interrupt Flag
CAN0RFLG_WUPIF:     equ    7                                         ; Wake-up Interrupt Flag
; bit position masks
mCAN0RFLG_RXF:      equ    %00000001                                ; Receive Buffer Full
mCAN0RFLG_OVRIF:    equ    %00000010                                ; Overrun Interrupt Flag
mCAN0RFLG_TSTAT0:   equ    %00000100                                ; Transmitter Status Bit 0
mCAN0RFLG_TSTAT1:   equ    %00001000                                ; Transmitter Status Bit 1
mCAN0RFLG_RSTAT0:   equ    %00010000                                ; Receiver Status Bit 0
mCAN0RFLG_RSTAT1:   equ    %00100000                                ; Receiver Status Bit 1
mCAN0RFLG_CSCIF:    equ    %01000000                                ; CAN Status Change Interrupt Flag
mCAN0RFLG_WUPIF:    equ    %10000000                                ; Wake-up Interrupt Flag


;*** CAN0RIER - MSCAN 0 Receiver Interrupt Enable Register; 0x00000145 ***
CAN0RIER:           equ    $00000145                                ;*** CAN0RIER - MSCAN 0 Receiver Interrupt Enable Register; 0x00000145 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RIER_RXFIE:     equ    0                                         ; Receiver Full Interrupt Enable
CAN0RIER_OVRIE:     equ    1                                         ; Overrun Interrupt Enable
CAN0RIER_TSTATE0:   equ    2                                         ; Transmitter Status Change Enable 0
CAN0RIER_TSTATE1:   equ    3                                         ; Transmitter Status Change Enable 1
CAN0RIER_RSTATE0:   equ    4                                         ; Receiver Status Change Enable 0
CAN0RIER_RSTATE1:   equ    5                                         ; Receiver Status Change Enable 1
CAN0RIER_CSCIE:     equ    6                                         ; CAN Status Change Interrupt Enable
CAN0RIER_WUPIE:     equ    7                                         ; Wake-up Interrupt Enable
; bit position masks
mCAN0RIER_RXFIE:    equ    %00000001                                ; Receiver Full Interrupt Enable
mCAN0RIER_OVRIE:    equ    %00000010                                ; Overrun Interrupt Enable
mCAN0RIER_TSTATE0:  equ    %00000100                                ; Transmitter Status Change Enable 0
mCAN0RIER_TSTATE1:  equ    %00001000                                ; Transmitter Status Change Enable 1
mCAN0RIER_RSTATE0:  equ    %00010000                                ; Receiver Status Change Enable 0
mCAN0RIER_RSTATE1:  equ    %00100000                                ; Receiver Status Change Enable 1
mCAN0RIER_CSCIE:    equ    %01000000                                ; CAN Status Change Interrupt Enable
mCAN0RIER_WUPIE:    equ    %10000000                                ; Wake-up Interrupt Enable


;*** CAN0TFLG - MSCAN 0 Transmitter Flag Register; 0x00000146 ***
CAN0TFLG:           equ    $00000146                                ;*** CAN0TFLG - MSCAN 0 Transmitter Flag Register; 0x00000146 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TFLG_TXE0:      equ    0                                         ; Transmitter Buffer Empty 0
CAN0TFLG_TXE1:      equ    1                                         ; Transmitter Buffer Empty 1
CAN0TFLG_TXE2:      equ    2                                         ; Transmitter Buffer Empty 2
; bit position masks
mCAN0TFLG_TXE0:     equ    %00000001                                ; Transmitter Buffer Empty 0
mCAN0TFLG_TXE1:     equ    %00000010                                ; Transmitter Buffer Empty 1
mCAN0TFLG_TXE2:     equ    %00000100                                ; Transmitter Buffer Empty 2


;*** CAN0TIER - MSCAN 0 Transmitter Interrupt Enable Register; 0x00000147 ***
CAN0TIER:           equ    $00000147                                ;*** CAN0TIER - MSCAN 0 Transmitter Interrupt Enable Register; 0x00000147 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TIER_TXEIE0:    equ    0                                         ; Transmitter Empty Interrupt Enable 0
CAN0TIER_TXEIE1:    equ    1                                         ; Transmitter Empty Interrupt Enable 1
CAN0TIER_TXEIE2:    equ    2                                         ; Transmitter Empty Interrupt Enable 2
; bit position masks
mCAN0TIER_TXEIE0:   equ    %00000001                                ; Transmitter Empty Interrupt Enable 0
mCAN0TIER_TXEIE1:   equ    %00000010                                ; Transmitter Empty Interrupt Enable 1
mCAN0TIER_TXEIE2:   equ    %00000100                                ; Transmitter Empty Interrupt Enable 2


;*** CAN0TARQ - MSCAN 0 Transmitter Message Abort Request; 0x00000148 ***
CAN0TARQ:           equ    $00000148                                ;*** CAN0TARQ - MSCAN 0 Transmitter Message Abort Request; 0x00000148 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TARQ_ABTRQ0:    equ    0                                         ; Abort Request 0
CAN0TARQ_ABTRQ1:    equ    1                                         ; Abort Request 1
CAN0TARQ_ABTRQ2:    equ    2                                         ; Abort Request 2
; bit position masks
mCAN0TARQ_ABTRQ0:   equ    %00000001                                ; Abort Request 0
mCAN0TARQ_ABTRQ1:   equ    %00000010                                ; Abort Request 1
mCAN0TARQ_ABTRQ2:   equ    %00000100                                ; Abort Request 2


;*** CAN0TAAK - MSCAN 0 Transmitter Message Abort Control; 0x00000149 ***
CAN0TAAK:           equ    $00000149                                ;*** CAN0TAAK - MSCAN 0 Transmitter Message Abort Control; 0x00000149 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TAAK_ABTAK0:    equ    0                                         ; Abort Acknowledge 0
CAN0TAAK_ABTAK1:    equ    1                                         ; Abort Acknowledge 1
CAN0TAAK_ABTAK2:    equ    2                                         ; Abort Acknowledge 2
; bit position masks
mCAN0TAAK_ABTAK0:   equ    %00000001                                ; Abort Acknowledge 0
mCAN0TAAK_ABTAK1:   equ    %00000010                                ; Abort Acknowledge 1
mCAN0TAAK_ABTAK2:   equ    %00000100                                ; Abort Acknowledge 2


;*** CAN0TBSEL - MSCAN 0 Transmit Buffer Selection; 0x0000014A ***
CAN0TBSEL:          equ    $0000014A                                ;*** CAN0TBSEL - MSCAN 0 Transmit Buffer Selection; 0x0000014A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TBSEL_TX0:      equ    0                                         ; Transmit Buffer Select 0
CAN0TBSEL_TX1:      equ    1                                         ; Transmit Buffer Select 1
CAN0TBSEL_TX2:      equ    2                                         ; Transmit Buffer Select 2
; bit position masks
mCAN0TBSEL_TX0:     equ    %00000001                                ; Transmit Buffer Select 0
mCAN0TBSEL_TX1:     equ    %00000010                                ; Transmit Buffer Select 1
mCAN0TBSEL_TX2:     equ    %00000100                                ; Transmit Buffer Select 2


;*** CAN0IDAC - MSCAN 0 Identifier Acceptance Control Register; 0x0000014B ***
CAN0IDAC:           equ    $0000014B                                ;*** CAN0IDAC - MSCAN 0 Identifier Acceptance Control Register; 0x0000014B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDAC_IDHIT0:    equ    0                                         ; Identifier Acceptance Hit Indicator 0
CAN0IDAC_IDHIT1:    equ    1                                         ; Identifier Acceptance Hit Indicator 1
CAN0IDAC_IDHIT2:    equ    2                                         ; Identifier Acceptance Hit Indicator 2
CAN0IDAC_IDAM0:     equ    4                                         ; Identifier Acceptance Mode 0
CAN0IDAC_IDAM1:     equ    5                                         ; Identifier Acceptance Mode 1
; bit position masks
mCAN0IDAC_IDHIT0:   equ    %00000001                                ; Identifier Acceptance Hit Indicator 0
mCAN0IDAC_IDHIT1:   equ    %00000010                                ; Identifier Acceptance Hit Indicator 1
mCAN0IDAC_IDHIT2:   equ    %00000100                                ; Identifier Acceptance Hit Indicator 2
mCAN0IDAC_IDAM0:    equ    %00010000                                ; Identifier Acceptance Mode 0
mCAN0IDAC_IDAM1:    equ    %00100000                                ; Identifier Acceptance Mode 1


;*** CAN0RXERR - MSCAN 0 Receive Error Counter Register; 0x0000014E ***
CAN0RXERR:          equ    $0000014E                                ;*** CAN0RXERR - MSCAN 0 Receive Error Counter Register; 0x0000014E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXERR_RXERR0:   equ    0                                         ; Bit 0
CAN0RXERR_RXERR1:   equ    1                                         ; Bit 1
CAN0RXERR_RXERR2:   equ    2                                         ; Bit 2
CAN0RXERR_RXERR3:   equ    3                                         ; Bit 3
CAN0RXERR_RXERR4:   equ    4                                         ; Bit 4
CAN0RXERR_RXERR5:   equ    5                                         ; Bit 5
CAN0RXERR_RXERR6:   equ    6                                         ; Bit 6
CAN0RXERR_RXERR7:   equ    7                                         ; Bit 7
; bit position masks
mCAN0RXERR_RXERR0:  equ    %00000001                                ; Bit 0
mCAN0RXERR_RXERR1:  equ    %00000010                                ; Bit 1
mCAN0RXERR_RXERR2:  equ    %00000100                                ; Bit 2
mCAN0RXERR_RXERR3:  equ    %00001000                                ; Bit 3
mCAN0RXERR_RXERR4:  equ    %00010000                                ; Bit 4
mCAN0RXERR_RXERR5:  equ    %00100000                                ; Bit 5
mCAN0RXERR_RXERR6:  equ    %01000000                                ; Bit 6
mCAN0RXERR_RXERR7:  equ    %10000000                                ; Bit 7


;*** CAN0TXERR - MSCAN 0 Transmit Error Counter Register; 0x0000014F ***
CAN0TXERR:          equ    $0000014F                                ;*** CAN0TXERR - MSCAN 0 Transmit Error Counter Register; 0x0000014F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXERR_TXERR0:   equ    0                                         ; Bit 0
CAN0TXERR_TXERR1:   equ    1                                         ; Bit 1
CAN0TXERR_TXERR2:   equ    2                                         ; Bit 2
CAN0TXERR_TXERR3:   equ    3                                         ; Bit 3
CAN0TXERR_TXERR4:   equ    4                                         ; Bit 4
CAN0TXERR_TXERR5:   equ    5                                         ; Bit 5
CAN0TXERR_TXERR6:   equ    6                                         ; Bit 6
CAN0TXERR_TXERR7:   equ    7                                         ; Bit 7
; bit position masks
mCAN0TXERR_TXERR0:  equ    %00000001                                ; Bit 0
mCAN0TXERR_TXERR1:  equ    %00000010                                ; Bit 1
mCAN0TXERR_TXERR2:  equ    %00000100                                ; Bit 2
mCAN0TXERR_TXERR3:  equ    %00001000                                ; Bit 3
mCAN0TXERR_TXERR4:  equ    %00010000                                ; Bit 4
mCAN0TXERR_TXERR5:  equ    %00100000                                ; Bit 5
mCAN0TXERR_TXERR6:  equ    %01000000                                ; Bit 6
mCAN0TXERR_TXERR7:  equ    %10000000                                ; Bit 7


;*** CAN0IDAR0 - MSCAN 0 Identifier Acceptance Register 0; 0x00000150 ***
CAN0IDAR0:          equ    $00000150                                ;*** CAN0IDAR0 - MSCAN 0 Identifier Acceptance Register 0; 0x00000150 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDAR0_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN0IDAR0_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN0IDAR0_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN0IDAR0_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN0IDAR0_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN0IDAR0_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN0IDAR0_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN0IDAR0_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN0IDAR0_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN0IDAR0_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN0IDAR0_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN0IDAR0_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN0IDAR0_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN0IDAR0_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN0IDAR0_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN0IDAR0_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN0IDAR1 - MSCAN 0 Identifier Acceptance Register 1; 0x00000151 ***
CAN0IDAR1:          equ    $00000151                                ;*** CAN0IDAR1 - MSCAN 0 Identifier Acceptance Register 1; 0x00000151 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDAR1_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN0IDAR1_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN0IDAR1_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN0IDAR1_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN0IDAR1_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN0IDAR1_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN0IDAR1_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN0IDAR1_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN0IDAR1_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN0IDAR1_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN0IDAR1_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN0IDAR1_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN0IDAR1_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN0IDAR1_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN0IDAR1_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN0IDAR1_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN0IDAR2 - MSCAN 0 Identifier Acceptance Register 2; 0x00000152 ***
CAN0IDAR2:          equ    $00000152                                ;*** CAN0IDAR2 - MSCAN 0 Identifier Acceptance Register 2; 0x00000152 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDAR2_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN0IDAR2_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN0IDAR2_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN0IDAR2_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN0IDAR2_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN0IDAR2_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN0IDAR2_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN0IDAR2_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN0IDAR2_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN0IDAR2_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN0IDAR2_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN0IDAR2_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN0IDAR2_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN0IDAR2_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN0IDAR2_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN0IDAR2_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN0IDAR3 - MSCAN 0 Identifier Acceptance Register 3; 0x00000153 ***
CAN0IDAR3:          equ    $00000153                                ;*** CAN0IDAR3 - MSCAN 0 Identifier Acceptance Register 3; 0x00000153 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDAR3_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN0IDAR3_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN0IDAR3_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN0IDAR3_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN0IDAR3_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN0IDAR3_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN0IDAR3_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN0IDAR3_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN0IDAR3_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN0IDAR3_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN0IDAR3_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN0IDAR3_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN0IDAR3_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN0IDAR3_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN0IDAR3_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN0IDAR3_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN0IDMR0 - MSCAN 0 Identifier Mask Register 0; 0x00000154 ***
CAN0IDMR0:          equ    $00000154                                ;*** CAN0IDMR0 - MSCAN 0 Identifier Mask Register 0; 0x00000154 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDMR0_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN0IDMR0_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN0IDMR0_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN0IDMR0_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN0IDMR0_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN0IDMR0_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN0IDMR0_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN0IDMR0_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN0IDMR0_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN0IDMR0_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN0IDMR0_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN0IDMR0_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN0IDMR0_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN0IDMR0_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN0IDMR0_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN0IDMR0_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN0IDMR1 - MSCAN 0 Identifier Mask Register 1; 0x00000155 ***
CAN0IDMR1:          equ    $00000155                                ;*** CAN0IDMR1 - MSCAN 0 Identifier Mask Register 1; 0x00000155 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDMR1_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN0IDMR1_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN0IDMR1_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN0IDMR1_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN0IDMR1_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN0IDMR1_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN0IDMR1_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN0IDMR1_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN0IDMR1_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN0IDMR1_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN0IDMR1_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN0IDMR1_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN0IDMR1_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN0IDMR1_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN0IDMR1_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN0IDMR1_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN0IDMR2 - MSCAN 0 Identifier Mask Register 2; 0x00000156 ***
CAN0IDMR2:          equ    $00000156                                ;*** CAN0IDMR2 - MSCAN 0 Identifier Mask Register 2; 0x00000156 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDMR2_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN0IDMR2_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN0IDMR2_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN0IDMR2_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN0IDMR2_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN0IDMR2_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN0IDMR2_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN0IDMR2_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN0IDMR2_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN0IDMR2_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN0IDMR2_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN0IDMR2_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN0IDMR2_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN0IDMR2_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN0IDMR2_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN0IDMR2_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN0IDMR3 - MSCAN 0 Identifier Mask Register 3; 0x00000157 ***
CAN0IDMR3:          equ    $00000157                                ;*** CAN0IDMR3 - MSCAN 0 Identifier Mask Register 3; 0x00000157 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDMR3_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN0IDMR3_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN0IDMR3_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN0IDMR3_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN0IDMR3_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN0IDMR3_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN0IDMR3_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN0IDMR3_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN0IDMR3_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN0IDMR3_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN0IDMR3_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN0IDMR3_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN0IDMR3_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN0IDMR3_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN0IDMR3_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN0IDMR3_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN0IDAR4 - MSCAN 0 Identifier Acceptance Register 4; 0x00000158 ***
CAN0IDAR4:          equ    $00000158                                ;*** CAN0IDAR4 - MSCAN 0 Identifier Acceptance Register 4; 0x00000158 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDAR4_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN0IDAR4_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN0IDAR4_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN0IDAR4_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN0IDAR4_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN0IDAR4_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN0IDAR4_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN0IDAR4_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN0IDAR4_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN0IDAR4_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN0IDAR4_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN0IDAR4_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN0IDAR4_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN0IDAR4_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN0IDAR4_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN0IDAR4_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN0IDAR5 - MSCAN 0 Identifier Acceptance Register 5; 0x00000159 ***
CAN0IDAR5:          equ    $00000159                                ;*** CAN0IDAR5 - MSCAN 0 Identifier Acceptance Register 5; 0x00000159 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDAR5_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN0IDAR5_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN0IDAR5_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN0IDAR5_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN0IDAR5_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN0IDAR5_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN0IDAR5_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN0IDAR5_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN0IDAR5_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN0IDAR5_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN0IDAR5_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN0IDAR5_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN0IDAR5_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN0IDAR5_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN0IDAR5_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN0IDAR5_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN0IDAR6 - MSCAN 0 Identifier Acceptance Register 6; 0x0000015A ***
CAN0IDAR6:          equ    $0000015A                                ;*** CAN0IDAR6 - MSCAN 0 Identifier Acceptance Register 6; 0x0000015A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDAR6_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN0IDAR6_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN0IDAR6_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN0IDAR6_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN0IDAR6_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN0IDAR6_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN0IDAR6_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN0IDAR6_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN0IDAR6_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN0IDAR6_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN0IDAR6_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN0IDAR6_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN0IDAR6_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN0IDAR6_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN0IDAR6_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN0IDAR6_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN0IDAR7 - MSCAN 0 Identifier Acceptance Register 7; 0x0000015B ***
CAN0IDAR7:          equ    $0000015B                                ;*** CAN0IDAR7 - MSCAN 0 Identifier Acceptance Register 7; 0x0000015B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDAR7_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN0IDAR7_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN0IDAR7_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN0IDAR7_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN0IDAR7_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN0IDAR7_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN0IDAR7_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN0IDAR7_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN0IDAR7_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN0IDAR7_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN0IDAR7_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN0IDAR7_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN0IDAR7_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN0IDAR7_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN0IDAR7_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN0IDAR7_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN0IDMR4 - MSCAN 0 Identifier Mask Register 4; 0x0000015C ***
CAN0IDMR4:          equ    $0000015C                                ;*** CAN0IDMR4 - MSCAN 0 Identifier Mask Register 4; 0x0000015C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDMR4_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN0IDMR4_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN0IDMR4_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN0IDMR4_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN0IDMR4_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN0IDMR4_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN0IDMR4_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN0IDMR4_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN0IDMR4_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN0IDMR4_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN0IDMR4_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN0IDMR4_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN0IDMR4_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN0IDMR4_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN0IDMR4_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN0IDMR4_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN0IDMR5 - MSCAN 0 Identifier Mask Register 5; 0x0000015D ***
CAN0IDMR5:          equ    $0000015D                                ;*** CAN0IDMR5 - MSCAN 0 Identifier Mask Register 5; 0x0000015D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDMR5_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN0IDMR5_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN0IDMR5_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN0IDMR5_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN0IDMR5_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN0IDMR5_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN0IDMR5_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN0IDMR5_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN0IDMR5_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN0IDMR5_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN0IDMR5_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN0IDMR5_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN0IDMR5_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN0IDMR5_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN0IDMR5_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN0IDMR5_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN0IDMR6 - MSCAN 0 Identifier Mask Register 6; 0x0000015E ***
CAN0IDMR6:          equ    $0000015E                                ;*** CAN0IDMR6 - MSCAN 0 Identifier Mask Register 6; 0x0000015E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDMR6_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN0IDMR6_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN0IDMR6_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN0IDMR6_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN0IDMR6_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN0IDMR6_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN0IDMR6_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN0IDMR6_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN0IDMR6_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN0IDMR6_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN0IDMR6_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN0IDMR6_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN0IDMR6_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN0IDMR6_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN0IDMR6_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN0IDMR6_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN0IDMR7 - MSCAN 0 Identifier Mask Register 7; 0x0000015F ***
CAN0IDMR7:          equ    $0000015F                                ;*** CAN0IDMR7 - MSCAN 0 Identifier Mask Register 7; 0x0000015F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0IDMR7_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN0IDMR7_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN0IDMR7_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN0IDMR7_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN0IDMR7_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN0IDMR7_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN0IDMR7_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN0IDMR7_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN0IDMR7_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN0IDMR7_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN0IDMR7_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN0IDMR7_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN0IDMR7_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN0IDMR7_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN0IDMR7_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN0IDMR7_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN0RXIDR0 - MSCAN 0 Receive Identifier Register 0; 0x00000160 ***
CAN0RXIDR0:         equ    $00000160                                ;*** CAN0RXIDR0 - MSCAN 0 Receive Identifier Register 0; 0x00000160 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
CAN0RXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
CAN0RXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
CAN0RXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
CAN0RXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
CAN0RXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
CAN0RXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
CAN0RXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
; bit position masks
mCAN0RXIDR0_ID21:   equ    %00000001                                ; Extended format identifier Bit 21
mCAN0RXIDR0_ID22:   equ    %00000010                                ; Extended format identifier Bit 22
mCAN0RXIDR0_ID23:   equ    %00000100                                ; Extended format identifier Bit 23
mCAN0RXIDR0_ID24:   equ    %00001000                                ; Extended format identifier Bit 24
mCAN0RXIDR0_ID25:   equ    %00010000                                ; Extended format identifier Bit 25
mCAN0RXIDR0_ID26:   equ    %00100000                                ; Extended format identifier Bit 26
mCAN0RXIDR0_ID27:   equ    %01000000                                ; Extended format identifier Bit 27
mCAN0RXIDR0_ID28:   equ    %10000000                                ; Extended format identifier Bit 28


;*** CAN0RXIDR1 - MSCAN 0 Receive Identifier Register 1; 0x00000161 ***
CAN0RXIDR1:         equ    $00000161                                ;*** CAN0RXIDR1 - MSCAN 0 Receive Identifier Register 1; 0x00000161 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
CAN0RXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
CAN0RXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
CAN0RXIDR1_IDE:     equ    3                                         ; ID Extended
CAN0RXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
CAN0RXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
CAN0RXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
CAN0RXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
; bit position masks
mCAN0RXIDR1_ID15:   equ    %00000001                                ; Extended format identifier Bit 15
mCAN0RXIDR1_ID16:   equ    %00000010                                ; Extended format identifier Bit 16
mCAN0RXIDR1_ID17:   equ    %00000100                                ; Extended format identifier Bit 17
mCAN0RXIDR1_IDE:    equ    %00001000                                ; ID Extended
mCAN0RXIDR1_SRR:    equ    %00010000                                ; Substitute Remote Request
mCAN0RXIDR1_ID18:   equ    %00100000                                ; Extended format identifier Bit 18
mCAN0RXIDR1_ID19:   equ    %01000000                                ; Extended format identifier Bit 19
mCAN0RXIDR1_ID20:   equ    %10000000                                ; Extended format identifier Bit 20


;*** CAN0RXIDR2 - MSCAN 0 Receive Identifier Register 2; 0x00000162 ***
CAN0RXIDR2:         equ    $00000162                                ;*** CAN0RXIDR2 - MSCAN 0 Receive Identifier Register 2; 0x00000162 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
CAN0RXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
CAN0RXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
CAN0RXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
CAN0RXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
CAN0RXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
CAN0RXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
CAN0RXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
; bit position masks
mCAN0RXIDR2_ID7:    equ    %00000001                                ; Extended format identifier Bit 7
mCAN0RXIDR2_ID8:    equ    %00000010                                ; Extended format identifier Bit 8
mCAN0RXIDR2_ID9:    equ    %00000100                                ; Extended format identifier Bit 9
mCAN0RXIDR2_ID10:   equ    %00001000                                ; Extended format identifier Bit 10
mCAN0RXIDR2_ID11:   equ    %00010000                                ; Extended format identifier Bit 11
mCAN0RXIDR2_ID12:   equ    %00100000                                ; Extended format identifier Bit 12
mCAN0RXIDR2_ID13:   equ    %01000000                                ; Extended format identifier Bit 13
mCAN0RXIDR2_ID14:   equ    %10000000                                ; Extended format identifier Bit 14


;*** CAN0RXIDR3 - MSCAN 0 Receive Identifier Register 3; 0x00000163 ***
CAN0RXIDR3:         equ    $00000163                                ;*** CAN0RXIDR3 - MSCAN 0 Receive Identifier Register 3; 0x00000163 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
CAN0RXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
CAN0RXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
CAN0RXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
CAN0RXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
CAN0RXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
CAN0RXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
CAN0RXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
; bit position masks
mCAN0RXIDR3_RTR:    equ    %00000001                                ; Remote Transmission Request
mCAN0RXIDR3_ID0:    equ    %00000010                                ; Extended format identifier Bit 0
mCAN0RXIDR3_ID1:    equ    %00000100                                ; Extended format identifier Bit 1
mCAN0RXIDR3_ID2:    equ    %00001000                                ; Extended format identifier Bit 2
mCAN0RXIDR3_ID3:    equ    %00010000                                ; Extended format identifier Bit 3
mCAN0RXIDR3_ID4:    equ    %00100000                                ; Extended format identifier Bit 4
mCAN0RXIDR3_ID5:    equ    %01000000                                ; Extended format identifier Bit 5
mCAN0RXIDR3_ID6:    equ    %10000000                                ; Extended format identifier Bit 6


;*** CAN0RXDSR0 - MSCAN 0 Receive Data Segment Register 0; 0x00000164 ***
CAN0RXDSR0:         equ    $00000164                                ;*** CAN0RXDSR0 - MSCAN 0 Receive Data Segment Register 0; 0x00000164 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXDSR0_DB0:     equ    0                                         ; Data Bit 0
CAN0RXDSR0_DB1:     equ    1                                         ; Data Bit 1
CAN0RXDSR0_DB2:     equ    2                                         ; Data Bit 2
CAN0RXDSR0_DB3:     equ    3                                         ; Data Bit 3
CAN0RXDSR0_DB4:     equ    4                                         ; Data Bit 4
CAN0RXDSR0_DB5:     equ    5                                         ; Data Bit 5
CAN0RXDSR0_DB6:     equ    6                                         ; Data Bit 6
CAN0RXDSR0_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0RXDSR0_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0RXDSR0_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0RXDSR0_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0RXDSR0_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0RXDSR0_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0RXDSR0_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0RXDSR0_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0RXDSR0_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0RXDSR1 - MSCAN 0 Receive Data Segment Register 1; 0x00000165 ***
CAN0RXDSR1:         equ    $00000165                                ;*** CAN0RXDSR1 - MSCAN 0 Receive Data Segment Register 1; 0x00000165 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXDSR1_DB0:     equ    0                                         ; Data Bit 0
CAN0RXDSR1_DB1:     equ    1                                         ; Data Bit 1
CAN0RXDSR1_DB2:     equ    2                                         ; Data Bit 2
CAN0RXDSR1_DB3:     equ    3                                         ; Data Bit 3
CAN0RXDSR1_DB4:     equ    4                                         ; Data Bit 4
CAN0RXDSR1_DB5:     equ    5                                         ; Data Bit 5
CAN0RXDSR1_DB6:     equ    6                                         ; Data Bit 6
CAN0RXDSR1_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0RXDSR1_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0RXDSR1_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0RXDSR1_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0RXDSR1_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0RXDSR1_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0RXDSR1_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0RXDSR1_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0RXDSR1_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0RXDSR2 - MSCAN 0 Receive Data Segment Register 2; 0x00000166 ***
CAN0RXDSR2:         equ    $00000166                                ;*** CAN0RXDSR2 - MSCAN 0 Receive Data Segment Register 2; 0x00000166 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXDSR2_DB0:     equ    0                                         ; Data Bit 0
CAN0RXDSR2_DB1:     equ    1                                         ; Data Bit 1
CAN0RXDSR2_DB2:     equ    2                                         ; Data Bit 2
CAN0RXDSR2_DB3:     equ    3                                         ; Data Bit 3
CAN0RXDSR2_DB4:     equ    4                                         ; Data Bit 4
CAN0RXDSR2_DB5:     equ    5                                         ; Data Bit 5
CAN0RXDSR2_DB6:     equ    6                                         ; Data Bit 6
CAN0RXDSR2_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0RXDSR2_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0RXDSR2_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0RXDSR2_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0RXDSR2_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0RXDSR2_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0RXDSR2_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0RXDSR2_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0RXDSR2_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0RXDSR3 - MSCAN 0 Receive Data Segment Register 3; 0x00000167 ***
CAN0RXDSR3:         equ    $00000167                                ;*** CAN0RXDSR3 - MSCAN 0 Receive Data Segment Register 3; 0x00000167 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXDSR3_DB0:     equ    0                                         ; Data Bit 0
CAN0RXDSR3_DB1:     equ    1                                         ; Data Bit 1
CAN0RXDSR3_DB2:     equ    2                                         ; Data Bit 2
CAN0RXDSR3_DB3:     equ    3                                         ; Data Bit 3
CAN0RXDSR3_DB4:     equ    4                                         ; Data Bit 4
CAN0RXDSR3_DB5:     equ    5                                         ; Data Bit 5
CAN0RXDSR3_DB6:     equ    6                                         ; Data Bit 6
CAN0RXDSR3_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0RXDSR3_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0RXDSR3_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0RXDSR3_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0RXDSR3_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0RXDSR3_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0RXDSR3_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0RXDSR3_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0RXDSR3_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0RXDSR4 - MSCAN 0 Receive Data Segment Register 4; 0x00000168 ***
CAN0RXDSR4:         equ    $00000168                                ;*** CAN0RXDSR4 - MSCAN 0 Receive Data Segment Register 4; 0x00000168 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXDSR4_DB0:     equ    0                                         ; Data Bit 0
CAN0RXDSR4_DB1:     equ    1                                         ; Data Bit 1
CAN0RXDSR4_DB2:     equ    2                                         ; Data Bit 2
CAN0RXDSR4_DB3:     equ    3                                         ; Data Bit 3
CAN0RXDSR4_DB4:     equ    4                                         ; Data Bit 4
CAN0RXDSR4_DB5:     equ    5                                         ; Data Bit 5
CAN0RXDSR4_DB6:     equ    6                                         ; Data Bit 6
CAN0RXDSR4_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0RXDSR4_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0RXDSR4_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0RXDSR4_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0RXDSR4_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0RXDSR4_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0RXDSR4_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0RXDSR4_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0RXDSR4_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0RXDSR5 - MSCAN 0 Receive Data Segment Register 5; 0x00000169 ***
CAN0RXDSR5:         equ    $00000169                                ;*** CAN0RXDSR5 - MSCAN 0 Receive Data Segment Register 5; 0x00000169 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXDSR5_DB0:     equ    0                                         ; Data Bit 0
CAN0RXDSR5_DB1:     equ    1                                         ; Data Bit 1
CAN0RXDSR5_DB2:     equ    2                                         ; Data Bit 2
CAN0RXDSR5_DB3:     equ    3                                         ; Data Bit 3
CAN0RXDSR5_DB4:     equ    4                                         ; Data Bit 4
CAN0RXDSR5_DB5:     equ    5                                         ; Data Bit 5
CAN0RXDSR5_DB6:     equ    6                                         ; Data Bit 6
CAN0RXDSR5_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0RXDSR5_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0RXDSR5_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0RXDSR5_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0RXDSR5_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0RXDSR5_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0RXDSR5_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0RXDSR5_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0RXDSR5_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0RXDSR6 - MSCAN 0 Receive Data Segment Register 6; 0x0000016A ***
CAN0RXDSR6:         equ    $0000016A                                ;*** CAN0RXDSR6 - MSCAN 0 Receive Data Segment Register 6; 0x0000016A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXDSR6_DB0:     equ    0                                         ; Data Bit 0
CAN0RXDSR6_DB1:     equ    1                                         ; Data Bit 1
CAN0RXDSR6_DB2:     equ    2                                         ; Data Bit 2
CAN0RXDSR6_DB3:     equ    3                                         ; Data Bit 3
CAN0RXDSR6_DB4:     equ    4                                         ; Data Bit 4
CAN0RXDSR6_DB5:     equ    5                                         ; Data Bit 5
CAN0RXDSR6_DB6:     equ    6                                         ; Data Bit 6
CAN0RXDSR6_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0RXDSR6_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0RXDSR6_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0RXDSR6_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0RXDSR6_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0RXDSR6_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0RXDSR6_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0RXDSR6_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0RXDSR6_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0RXDSR7 - MSCAN 0 Receive Data Segment Register 7; 0x0000016B ***
CAN0RXDSR7:         equ    $0000016B                                ;*** CAN0RXDSR7 - MSCAN 0 Receive Data Segment Register 7; 0x0000016B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXDSR7_DB0:     equ    0                                         ; Data Bit 0
CAN0RXDSR7_DB1:     equ    1                                         ; Data Bit 1
CAN0RXDSR7_DB2:     equ    2                                         ; Data Bit 2
CAN0RXDSR7_DB3:     equ    3                                         ; Data Bit 3
CAN0RXDSR7_DB4:     equ    4                                         ; Data Bit 4
CAN0RXDSR7_DB5:     equ    5                                         ; Data Bit 5
CAN0RXDSR7_DB6:     equ    6                                         ; Data Bit 6
CAN0RXDSR7_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0RXDSR7_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0RXDSR7_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0RXDSR7_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0RXDSR7_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0RXDSR7_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0RXDSR7_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0RXDSR7_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0RXDSR7_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0RXDLR - MSCAN 0 Receive Data Length Register; 0x0000016C ***
CAN0RXDLR:          equ    $0000016C                                ;*** CAN0RXDLR - MSCAN 0 Receive Data Length Register; 0x0000016C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0RXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
CAN0RXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
CAN0RXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
CAN0RXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
; bit position masks
mCAN0RXDLR_DLC0:    equ    %00000001                                ; Data Length Code Bit 0
mCAN0RXDLR_DLC1:    equ    %00000010                                ; Data Length Code Bit 1
mCAN0RXDLR_DLC2:    equ    %00000100                                ; Data Length Code Bit 2
mCAN0RXDLR_DLC3:    equ    %00001000                                ; Data Length Code Bit 3


;*** CAN0TXIDR0 - MSCAN 0 Transmit Identifier Register 0; 0x00000170 ***
CAN0TXIDR0:         equ    $00000170                                ;*** CAN0TXIDR0 - MSCAN 0 Transmit Identifier Register 0; 0x00000170 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
CAN0TXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
CAN0TXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
CAN0TXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
CAN0TXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
CAN0TXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
CAN0TXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
CAN0TXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
; bit position masks
mCAN0TXIDR0_ID21:   equ    %00000001                                ; Extended format identifier Bit 21
mCAN0TXIDR0_ID22:   equ    %00000010                                ; Extended format identifier Bit 22
mCAN0TXIDR0_ID23:   equ    %00000100                                ; Extended format identifier Bit 23
mCAN0TXIDR0_ID24:   equ    %00001000                                ; Extended format identifier Bit 24
mCAN0TXIDR0_ID25:   equ    %00010000                                ; Extended format identifier Bit 25
mCAN0TXIDR0_ID26:   equ    %00100000                                ; Extended format identifier Bit 26
mCAN0TXIDR0_ID27:   equ    %01000000                                ; Extended format identifier Bit 27
mCAN0TXIDR0_ID28:   equ    %10000000                                ; Extended format identifier Bit 28


;*** CAN0TXIDR1 - MSCAN 0 Transmit Identifier Register 1; 0x00000171 ***
CAN0TXIDR1:         equ    $00000171                                ;*** CAN0TXIDR1 - MSCAN 0 Transmit Identifier Register 1; 0x00000171 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
CAN0TXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
CAN0TXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
CAN0TXIDR1_IDE:     equ    3                                         ; ID Extended
CAN0TXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
CAN0TXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
CAN0TXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
CAN0TXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
; bit position masks
mCAN0TXIDR1_ID15:   equ    %00000001                                ; Extended format identifier Bit 15
mCAN0TXIDR1_ID16:   equ    %00000010                                ; Extended format identifier Bit 16
mCAN0TXIDR1_ID17:   equ    %00000100                                ; Extended format identifier Bit 17
mCAN0TXIDR1_IDE:    equ    %00001000                                ; ID Extended
mCAN0TXIDR1_SRR:    equ    %00010000                                ; Substitute Remote Request
mCAN0TXIDR1_ID18:   equ    %00100000                                ; Extended format identifier Bit 18
mCAN0TXIDR1_ID19:   equ    %01000000                                ; Extended format identifier Bit 19
mCAN0TXIDR1_ID20:   equ    %10000000                                ; Extended format identifier Bit 20


;*** CAN0TXIDR2 - MSCAN 0 Transmit Identifier Register 2; 0x00000172 ***
CAN0TXIDR2:         equ    $00000172                                ;*** CAN0TXIDR2 - MSCAN 0 Transmit Identifier Register 2; 0x00000172 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
CAN0TXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
CAN0TXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
CAN0TXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
CAN0TXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
CAN0TXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
CAN0TXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
CAN0TXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
; bit position masks
mCAN0TXIDR2_ID7:    equ    %00000001                                ; Extended format identifier Bit 7
mCAN0TXIDR2_ID8:    equ    %00000010                                ; Extended format identifier Bit 8
mCAN0TXIDR2_ID9:    equ    %00000100                                ; Extended format identifier Bit 9
mCAN0TXIDR2_ID10:   equ    %00001000                                ; Extended format identifier Bit 10
mCAN0TXIDR2_ID11:   equ    %00010000                                ; Extended format identifier Bit 11
mCAN0TXIDR2_ID12:   equ    %00100000                                ; Extended format identifier Bit 12
mCAN0TXIDR2_ID13:   equ    %01000000                                ; Extended format identifier Bit 13
mCAN0TXIDR2_ID14:   equ    %10000000                                ; Extended format identifier Bit 14


;*** CAN0TXIDR3 - MSCAN 0 Transmit Identifier Register 3; 0x00000173 ***
CAN0TXIDR3:         equ    $00000173                                ;*** CAN0TXIDR3 - MSCAN 0 Transmit Identifier Register 3; 0x00000173 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
CAN0TXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
CAN0TXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
CAN0TXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
CAN0TXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
CAN0TXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
CAN0TXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
CAN0TXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
; bit position masks
mCAN0TXIDR3_RTR:    equ    %00000001                                ; Remote Transmission Request
mCAN0TXIDR3_ID0:    equ    %00000010                                ; Extended format identifier Bit 0
mCAN0TXIDR3_ID1:    equ    %00000100                                ; Extended format identifier Bit 1
mCAN0TXIDR3_ID2:    equ    %00001000                                ; Extended format identifier Bit 2
mCAN0TXIDR3_ID3:    equ    %00010000                                ; Extended format identifier Bit 3
mCAN0TXIDR3_ID4:    equ    %00100000                                ; Extended format identifier Bit 4
mCAN0TXIDR3_ID5:    equ    %01000000                                ; Extended format identifier Bit 5
mCAN0TXIDR3_ID6:    equ    %10000000                                ; Extended format identifier Bit 6


;*** CAN0TXDSR0 - MSCAN 0 Transmit Data Segment Register 0; 0x00000174 ***
CAN0TXDSR0:         equ    $00000174                                ;*** CAN0TXDSR0 - MSCAN 0 Transmit Data Segment Register 0; 0x00000174 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXDSR0_DB0:     equ    0                                         ; Data Bit 0
CAN0TXDSR0_DB1:     equ    1                                         ; Data Bit 1
CAN0TXDSR0_DB2:     equ    2                                         ; Data Bit 2
CAN0TXDSR0_DB3:     equ    3                                         ; Data Bit 3
CAN0TXDSR0_DB4:     equ    4                                         ; Data Bit 4
CAN0TXDSR0_DB5:     equ    5                                         ; Data Bit 5
CAN0TXDSR0_DB6:     equ    6                                         ; Data Bit 6
CAN0TXDSR0_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0TXDSR0_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0TXDSR0_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0TXDSR0_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0TXDSR0_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0TXDSR0_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0TXDSR0_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0TXDSR0_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0TXDSR0_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0TXDSR1 - MSCAN 0 Transmit Data Segment Register 1; 0x00000175 ***
CAN0TXDSR1:         equ    $00000175                                ;*** CAN0TXDSR1 - MSCAN 0 Transmit Data Segment Register 1; 0x00000175 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXDSR1_DB0:     equ    0                                         ; Data Bit 0
CAN0TXDSR1_DB1:     equ    1                                         ; Data Bit 1
CAN0TXDSR1_DB2:     equ    2                                         ; Data Bit 2
CAN0TXDSR1_DB3:     equ    3                                         ; Data Bit 3
CAN0TXDSR1_DB4:     equ    4                                         ; Data Bit 4
CAN0TXDSR1_DB5:     equ    5                                         ; Data Bit 5
CAN0TXDSR1_DB6:     equ    6                                         ; Data Bit 6
CAN0TXDSR1_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0TXDSR1_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0TXDSR1_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0TXDSR1_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0TXDSR1_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0TXDSR1_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0TXDSR1_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0TXDSR1_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0TXDSR1_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0TXDSR2 - MSCAN 0 Transmit Data Segment Register 2; 0x00000176 ***
CAN0TXDSR2:         equ    $00000176                                ;*** CAN0TXDSR2 - MSCAN 0 Transmit Data Segment Register 2; 0x00000176 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXDSR2_DB0:     equ    0                                         ; Data Bit 0
CAN0TXDSR2_DB1:     equ    1                                         ; Data Bit 1
CAN0TXDSR2_DB2:     equ    2                                         ; Data Bit 2
CAN0TXDSR2_DB3:     equ    3                                         ; Data Bit 3
CAN0TXDSR2_DB4:     equ    4                                         ; Data Bit 4
CAN0TXDSR2_DB5:     equ    5                                         ; Data Bit 5
CAN0TXDSR2_DB6:     equ    6                                         ; Data Bit 6
CAN0TXDSR2_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0TXDSR2_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0TXDSR2_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0TXDSR2_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0TXDSR2_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0TXDSR2_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0TXDSR2_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0TXDSR2_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0TXDSR2_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0TXDSR3 - MSCAN 0 Transmit Data Segment Register 3; 0x00000177 ***
CAN0TXDSR3:         equ    $00000177                                ;*** CAN0TXDSR3 - MSCAN 0 Transmit Data Segment Register 3; 0x00000177 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXDSR3_DB0:     equ    0                                         ; Data Bit 0
CAN0TXDSR3_DB1:     equ    1                                         ; Data Bit 1
CAN0TXDSR3_DB2:     equ    2                                         ; Data Bit 2
CAN0TXDSR3_DB3:     equ    3                                         ; Data Bit 3
CAN0TXDSR3_DB4:     equ    4                                         ; Data Bit 4
CAN0TXDSR3_DB5:     equ    5                                         ; Data Bit 5
CAN0TXDSR3_DB6:     equ    6                                         ; Data Bit 6
CAN0TXDSR3_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0TXDSR3_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0TXDSR3_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0TXDSR3_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0TXDSR3_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0TXDSR3_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0TXDSR3_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0TXDSR3_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0TXDSR3_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0TXDSR4 - MSCAN 0 Transmit Data Segment Register 4; 0x00000178 ***
CAN0TXDSR4:         equ    $00000178                                ;*** CAN0TXDSR4 - MSCAN 0 Transmit Data Segment Register 4; 0x00000178 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXDSR4_DB0:     equ    0                                         ; Data Bit 0
CAN0TXDSR4_DB1:     equ    1                                         ; Data Bit 1
CAN0TXDSR4_DB2:     equ    2                                         ; Data Bit 2
CAN0TXDSR4_DB3:     equ    3                                         ; Data Bit 3
CAN0TXDSR4_DB4:     equ    4                                         ; Data Bit 4
CAN0TXDSR4_DB5:     equ    5                                         ; Data Bit 5
CAN0TXDSR4_DB6:     equ    6                                         ; Data Bit 6
CAN0TXDSR4_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0TXDSR4_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0TXDSR4_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0TXDSR4_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0TXDSR4_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0TXDSR4_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0TXDSR4_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0TXDSR4_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0TXDSR4_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0TXDSR5 - MSCAN 0 Transmit Data Segment Register 5; 0x00000179 ***
CAN0TXDSR5:         equ    $00000179                                ;*** CAN0TXDSR5 - MSCAN 0 Transmit Data Segment Register 5; 0x00000179 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXDSR5_DB0:     equ    0                                         ; Data Bit 0
CAN0TXDSR5_DB1:     equ    1                                         ; Data Bit 1
CAN0TXDSR5_DB2:     equ    2                                         ; Data Bit 2
CAN0TXDSR5_DB3:     equ    3                                         ; Data Bit 3
CAN0TXDSR5_DB4:     equ    4                                         ; Data Bit 4
CAN0TXDSR5_DB5:     equ    5                                         ; Data Bit 5
CAN0TXDSR5_DB6:     equ    6                                         ; Data Bit 6
CAN0TXDSR5_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0TXDSR5_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0TXDSR5_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0TXDSR5_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0TXDSR5_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0TXDSR5_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0TXDSR5_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0TXDSR5_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0TXDSR5_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0TXDSR6 - MSCAN 0 Transmit Data Segment Register 6; 0x0000017A ***
CAN0TXDSR6:         equ    $0000017A                                ;*** CAN0TXDSR6 - MSCAN 0 Transmit Data Segment Register 6; 0x0000017A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXDSR6_DB0:     equ    0                                         ; Data Bit 0
CAN0TXDSR6_DB1:     equ    1                                         ; Data Bit 1
CAN0TXDSR6_DB2:     equ    2                                         ; Data Bit 2
CAN0TXDSR6_DB3:     equ    3                                         ; Data Bit 3
CAN0TXDSR6_DB4:     equ    4                                         ; Data Bit 4
CAN0TXDSR6_DB5:     equ    5                                         ; Data Bit 5
CAN0TXDSR6_DB6:     equ    6                                         ; Data Bit 6
CAN0TXDSR6_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0TXDSR6_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0TXDSR6_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0TXDSR6_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0TXDSR6_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0TXDSR6_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0TXDSR6_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0TXDSR6_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0TXDSR6_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0TXDSR7 - MSCAN 0 Transmit Data Segment Register 7; 0x0000017B ***
CAN0TXDSR7:         equ    $0000017B                                ;*** CAN0TXDSR7 - MSCAN 0 Transmit Data Segment Register 7; 0x0000017B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXDSR7_DB0:     equ    0                                         ; Data Bit 0
CAN0TXDSR7_DB1:     equ    1                                         ; Data Bit 1
CAN0TXDSR7_DB2:     equ    2                                         ; Data Bit 2
CAN0TXDSR7_DB3:     equ    3                                         ; Data Bit 3
CAN0TXDSR7_DB4:     equ    4                                         ; Data Bit 4
CAN0TXDSR7_DB5:     equ    5                                         ; Data Bit 5
CAN0TXDSR7_DB6:     equ    6                                         ; Data Bit 6
CAN0TXDSR7_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN0TXDSR7_DB0:    equ    %00000001                                ; Data Bit 0
mCAN0TXDSR7_DB1:    equ    %00000010                                ; Data Bit 1
mCAN0TXDSR7_DB2:    equ    %00000100                                ; Data Bit 2
mCAN0TXDSR7_DB3:    equ    %00001000                                ; Data Bit 3
mCAN0TXDSR7_DB4:    equ    %00010000                                ; Data Bit 4
mCAN0TXDSR7_DB5:    equ    %00100000                                ; Data Bit 5
mCAN0TXDSR7_DB6:    equ    %01000000                                ; Data Bit 6
mCAN0TXDSR7_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN0TXDLR - MSCAN 0 Transmit Data Length Register; 0x0000017C ***
CAN0TXDLR:          equ    $0000017C                                ;*** CAN0TXDLR - MSCAN 0 Transmit Data Length Register; 0x0000017C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
CAN0TXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
CAN0TXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
CAN0TXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
; bit position masks
mCAN0TXDLR_DLC0:    equ    %00000001                                ; Data Length Code Bit 0
mCAN0TXDLR_DLC1:    equ    %00000010                                ; Data Length Code Bit 1
mCAN0TXDLR_DLC2:    equ    %00000100                                ; Data Length Code Bit 2
mCAN0TXDLR_DLC3:    equ    %00001000                                ; Data Length Code Bit 3


;*** CAN0TXTBPR - MSCAN 0 Transmit Buffer Priority; 0x0000017F ***
CAN0TXTBPR:         equ    $0000017F                                ;*** CAN0TXTBPR - MSCAN 0 Transmit Buffer Priority; 0x0000017F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN0TXTBPR_PRIO0:   equ    0                                         ; Transmit Buffer Priority Bit 0
CAN0TXTBPR_PRIO1:   equ    1                                         ; Transmit Buffer Priority Bit 1
CAN0TXTBPR_PRIO2:   equ    2                                         ; Transmit Buffer Priority Bit 2
CAN0TXTBPR_PRIO3:   equ    3                                         ; Transmit Buffer Priority Bit 3
CAN0TXTBPR_PRIO4:   equ    4                                         ; Transmit Buffer Priority Bit 4
CAN0TXTBPR_PRIO5:   equ    5                                         ; Transmit Buffer Priority Bit 5
CAN0TXTBPR_PRIO6:   equ    6                                         ; Transmit Buffer Priority Bit 6
CAN0TXTBPR_PRIO7:   equ    7                                         ; Transmit Buffer Priority Bit 7
; bit position masks
mCAN0TXTBPR_PRIO0:  equ    %00000001                                ; Transmit Buffer Priority Bit 0
mCAN0TXTBPR_PRIO1:  equ    %00000010                                ; Transmit Buffer Priority Bit 1
mCAN0TXTBPR_PRIO2:  equ    %00000100                                ; Transmit Buffer Priority Bit 2
mCAN0TXTBPR_PRIO3:  equ    %00001000                                ; Transmit Buffer Priority Bit 3
mCAN0TXTBPR_PRIO4:  equ    %00010000                                ; Transmit Buffer Priority Bit 4
mCAN0TXTBPR_PRIO5:  equ    %00100000                                ; Transmit Buffer Priority Bit 5
mCAN0TXTBPR_PRIO6:  equ    %01000000                                ; Transmit Buffer Priority Bit 6
mCAN0TXTBPR_PRIO7:  equ    %10000000                                ; Transmit Buffer Priority Bit 7


;*** CAN1CTL0 - MSCAN 1 Control 0 Register; 0x00000180 ***
CAN1CTL0:           equ    $00000180                                ;*** CAN1CTL0 - MSCAN 1 Control 0 Register; 0x00000180 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1CTL0_INITRQ:    equ    0                                         ; Initialization Mode Request
CAN1CTL0_SLPRQ:     equ    1                                         ; Sleep Mode Request
CAN1CTL0_WUPE:      equ    2                                         ; Wake-Up Enable
CAN1CTL0_TIME:      equ    3                                         ; Timer Enable
CAN1CTL0_SYNCH:     equ    4                                         ; Synchronized Status
CAN1CTL0_CSWAI:     equ    5                                         ; CAN Stops in Wait Mode
CAN1CTL0_RXACT:     equ    6                                         ; Receiver Active Status
CAN1CTL0_RXFRM:     equ    7                                         ; Received Frame Flag
; bit position masks
mCAN1CTL0_INITRQ:   equ    %00000001                                ; Initialization Mode Request
mCAN1CTL0_SLPRQ:    equ    %00000010                                ; Sleep Mode Request
mCAN1CTL0_WUPE:     equ    %00000100                                ; Wake-Up Enable
mCAN1CTL0_TIME:     equ    %00001000                                ; Timer Enable
mCAN1CTL0_SYNCH:    equ    %00010000                                ; Synchronized Status
mCAN1CTL0_CSWAI:    equ    %00100000                                ; CAN Stops in Wait Mode
mCAN1CTL0_RXACT:    equ    %01000000                                ; Receiver Active Status
mCAN1CTL0_RXFRM:    equ    %10000000                                ; Received Frame Flag


;*** CAN1CTL1 - MSCAN 1 Control 1 Register; 0x00000181 ***
CAN1CTL1:           equ    $00000181                                ;*** CAN1CTL1 - MSCAN 1 Control 1 Register; 0x00000181 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1CTL1_INITAK:    equ    0                                         ; Initialization Mode Acknowledge
CAN1CTL1_SLPAK:     equ    1                                         ; Sleep Mode Acknowledge
CAN1CTL1_WUPM:      equ    2                                         ; Wake-Up Mode
CAN1CTL1_LISTEN:    equ    4                                         ; Listen Only Mode
CAN1CTL1_LOOPB:     equ    5                                         ; Loop Back Self Test Mode
CAN1CTL1_CLKSRC:    equ    6                                         ; MSCAN 1 Clock Source
CAN1CTL1_CANE:      equ    7                                         ; MSCAN 1 Enable
; bit position masks
mCAN1CTL1_INITAK:   equ    %00000001                                ; Initialization Mode Acknowledge
mCAN1CTL1_SLPAK:    equ    %00000010                                ; Sleep Mode Acknowledge
mCAN1CTL1_WUPM:     equ    %00000100                                ; Wake-Up Mode
mCAN1CTL1_LISTEN:   equ    %00010000                                ; Listen Only Mode
mCAN1CTL1_LOOPB:    equ    %00100000                                ; Loop Back Self Test Mode
mCAN1CTL1_CLKSRC:   equ    %01000000                                ; MSCAN 1 Clock Source
mCAN1CTL1_CANE:     equ    %10000000                                ; MSCAN 1 Enable


;*** CAN1BTR0 - MSCAN 1 Bus Timing Register 0; 0x00000182 ***
CAN1BTR0:           equ    $00000182                                ;*** CAN1BTR0 - MSCAN 1 Bus Timing Register 0; 0x00000182 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1BTR0_BRP0:      equ    0                                         ; Baud Rate Prescaler 0
CAN1BTR0_BRP1:      equ    1                                         ; Baud Rate Prescaler 1
CAN1BTR0_BRP2:      equ    2                                         ; Baud Rate Prescaler 2
CAN1BTR0_BRP3:      equ    3                                         ; Baud Rate Prescaler 3
CAN1BTR0_BRP4:      equ    4                                         ; Baud Rate Prescaler 4
CAN1BTR0_BRP5:      equ    5                                         ; Baud Rate Prescaler 5
CAN1BTR0_SJW0:      equ    6                                         ; Synchronization Jump Width 0
CAN1BTR0_SJW1:      equ    7                                         ; Synchronization Jump Width 1
; bit position masks
mCAN1BTR0_BRP0:     equ    %00000001                                ; Baud Rate Prescaler 0
mCAN1BTR0_BRP1:     equ    %00000010                                ; Baud Rate Prescaler 1
mCAN1BTR0_BRP2:     equ    %00000100                                ; Baud Rate Prescaler 2
mCAN1BTR0_BRP3:     equ    %00001000                                ; Baud Rate Prescaler 3
mCAN1BTR0_BRP4:     equ    %00010000                                ; Baud Rate Prescaler 4
mCAN1BTR0_BRP5:     equ    %00100000                                ; Baud Rate Prescaler 5
mCAN1BTR0_SJW0:     equ    %01000000                                ; Synchronization Jump Width 0
mCAN1BTR0_SJW1:     equ    %10000000                                ; Synchronization Jump Width 1


;*** CAN1BTR1 - MSCAN 1 Bus Timing Register 1; 0x00000183 ***
CAN1BTR1:           equ    $00000183                                ;*** CAN1BTR1 - MSCAN 1 Bus Timing Register 1; 0x00000183 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1BTR1_TSEG10:    equ    0                                         ; Time Segment 1
CAN1BTR1_TSEG11:    equ    1                                         ; Time Segment 1
CAN1BTR1_TSEG12:    equ    2                                         ; Time Segment 1
CAN1BTR1_TSEG13:    equ    3                                         ; Time Segment 1
CAN1BTR1_TSEG20:    equ    4                                         ; Time Segment 2
CAN1BTR1_TSEG21:    equ    5                                         ; Time Segment 2
CAN1BTR1_TSEG22:    equ    6                                         ; Time Segment 2
CAN1BTR1_SAMP:      equ    7                                         ; Sampling
; bit position masks
mCAN1BTR1_TSEG10:   equ    %00000001                                ; Time Segment 1
mCAN1BTR1_TSEG11:   equ    %00000010                                ; Time Segment 1
mCAN1BTR1_TSEG12:   equ    %00000100                                ; Time Segment 1
mCAN1BTR1_TSEG13:   equ    %00001000                                ; Time Segment 1
mCAN1BTR1_TSEG20:   equ    %00010000                                ; Time Segment 2
mCAN1BTR1_TSEG21:   equ    %00100000                                ; Time Segment 2
mCAN1BTR1_TSEG22:   equ    %01000000                                ; Time Segment 2
mCAN1BTR1_SAMP:     equ    %10000000                                ; Sampling


;*** CAN1RFLG - MSCAN 1 Receiver Flag Register; 0x00000184 ***
CAN1RFLG:           equ    $00000184                                ;*** CAN1RFLG - MSCAN 1 Receiver Flag Register; 0x00000184 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RFLG_RXF:       equ    0                                         ; Receive Buffer Full
CAN1RFLG_OVRIF:     equ    1                                         ; Overrun Interrupt Flag
CAN1RFLG_TSTAT0:    equ    2                                         ; Transmitter Status Bit 0
CAN1RFLG_TSTAT1:    equ    3                                         ; Transmitter Status Bit 1
CAN1RFLG_RSTAT0:    equ    4                                         ; Receiver Status Bit 0
CAN1RFLG_RSTAT1:    equ    5                                         ; Receiver Status Bit 1
CAN1RFLG_CSCIF:     equ    6                                         ; CAN Status Change Interrupt Flag
CAN1RFLG_WUPIF:     equ    7                                         ; Wake-up Interrupt Flag
; bit position masks
mCAN1RFLG_RXF:      equ    %00000001                                ; Receive Buffer Full
mCAN1RFLG_OVRIF:    equ    %00000010                                ; Overrun Interrupt Flag
mCAN1RFLG_TSTAT0:   equ    %00000100                                ; Transmitter Status Bit 0
mCAN1RFLG_TSTAT1:   equ    %00001000                                ; Transmitter Status Bit 1
mCAN1RFLG_RSTAT0:   equ    %00010000                                ; Receiver Status Bit 0
mCAN1RFLG_RSTAT1:   equ    %00100000                                ; Receiver Status Bit 1
mCAN1RFLG_CSCIF:    equ    %01000000                                ; CAN Status Change Interrupt Flag
mCAN1RFLG_WUPIF:    equ    %10000000                                ; Wake-up Interrupt Flag


;*** CAN1RIER - MSCAN 1 Receiver Interrupt Enable Register; 0x00000185 ***
CAN1RIER:           equ    $00000185                                ;*** CAN1RIER - MSCAN 1 Receiver Interrupt Enable Register; 0x00000185 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RIER_RXFIE:     equ    0                                         ; Receiver Full Interrupt Enable
CAN1RIER_OVRIE:     equ    1                                         ; Overrun Interrupt Enable
CAN1RIER_TSTATE0:   equ    2                                         ; Transmitter Status Change Enable 0
CAN1RIER_TSTATE1:   equ    3                                         ; Transmitter Status Change Enable 1
CAN1RIER_RSTATE0:   equ    4                                         ; Receiver Status Change Enable 0
CAN1RIER_RSTATE1:   equ    5                                         ; Receiver Status Change Enable 1
CAN1RIER_CSCIE:     equ    6                                         ; CAN Status Change Interrupt Enable
CAN1RIER_WUPIE:     equ    7                                         ; Wake-up Interrupt Enable
; bit position masks
mCAN1RIER_RXFIE:    equ    %00000001                                ; Receiver Full Interrupt Enable
mCAN1RIER_OVRIE:    equ    %00000010                                ; Overrun Interrupt Enable
mCAN1RIER_TSTATE0:  equ    %00000100                                ; Transmitter Status Change Enable 0
mCAN1RIER_TSTATE1:  equ    %00001000                                ; Transmitter Status Change Enable 1
mCAN1RIER_RSTATE0:  equ    %00010000                                ; Receiver Status Change Enable 0
mCAN1RIER_RSTATE1:  equ    %00100000                                ; Receiver Status Change Enable 1
mCAN1RIER_CSCIE:    equ    %01000000                                ; CAN Status Change Interrupt Enable
mCAN1RIER_WUPIE:    equ    %10000000                                ; Wake-up Interrupt Enable


;*** CAN1TFLG - MSCAN 1 Transmitter Flag Register; 0x00000186 ***
CAN1TFLG:           equ    $00000186                                ;*** CAN1TFLG - MSCAN 1 Transmitter Flag Register; 0x00000186 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TFLG_TXE0:      equ    0                                         ; Transmitter Buffer Empty 0
CAN1TFLG_TXE1:      equ    1                                         ; Transmitter Buffer Empty 1
CAN1TFLG_TXE2:      equ    2                                         ; Transmitter Buffer Empty 2
; bit position masks
mCAN1TFLG_TXE0:     equ    %00000001                                ; Transmitter Buffer Empty 0
mCAN1TFLG_TXE1:     equ    %00000010                                ; Transmitter Buffer Empty 1
mCAN1TFLG_TXE2:     equ    %00000100                                ; Transmitter Buffer Empty 2


;*** CAN1TIER - MSCAN 1 Transmitter Interrupt Enable Register; 0x00000187 ***
CAN1TIER:           equ    $00000187                                ;*** CAN1TIER - MSCAN 1 Transmitter Interrupt Enable Register; 0x00000187 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TIER_TXEIE0:    equ    0                                         ; Transmitter Empty Interrupt Enable 0
CAN1TIER_TXEIE1:    equ    1                                         ; Transmitter Empty Interrupt Enable 1
CAN1TIER_TXEIE2:    equ    2                                         ; Transmitter Empty Interrupt Enable 2
; bit position masks
mCAN1TIER_TXEIE0:   equ    %00000001                                ; Transmitter Empty Interrupt Enable 0
mCAN1TIER_TXEIE1:   equ    %00000010                                ; Transmitter Empty Interrupt Enable 1
mCAN1TIER_TXEIE2:   equ    %00000100                                ; Transmitter Empty Interrupt Enable 2


;*** CAN1TARQ - MSCAN 1 Transmitter Message Abort Request; 0x00000188 ***
CAN1TARQ:           equ    $00000188                                ;*** CAN1TARQ - MSCAN 1 Transmitter Message Abort Request; 0x00000188 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TARQ_ABTRQ0:    equ    0                                         ; Abort Request 0
CAN1TARQ_ABTRQ1:    equ    1                                         ; Abort Request 1
CAN1TARQ_ABTRQ2:    equ    2                                         ; Abort Request 2
; bit position masks
mCAN1TARQ_ABTRQ0:   equ    %00000001                                ; Abort Request 0
mCAN1TARQ_ABTRQ1:   equ    %00000010                                ; Abort Request 1
mCAN1TARQ_ABTRQ2:   equ    %00000100                                ; Abort Request 2


;*** CAN1TAAK - MSCAN 1 Transmitter Message Abort Control; 0x00000189 ***
CAN1TAAK:           equ    $00000189                                ;*** CAN1TAAK - MSCAN 1 Transmitter Message Abort Control; 0x00000189 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TAAK_ABTAK0:    equ    0                                         ; Abort Acknowledge 0
CAN1TAAK_ABTAK1:    equ    1                                         ; Abort Acknowledge 1
CAN1TAAK_ABTAK2:    equ    2                                         ; Abort Acknowledge 2
; bit position masks
mCAN1TAAK_ABTAK0:   equ    %00000001                                ; Abort Acknowledge 0
mCAN1TAAK_ABTAK1:   equ    %00000010                                ; Abort Acknowledge 1
mCAN1TAAK_ABTAK2:   equ    %00000100                                ; Abort Acknowledge 2


;*** CAN1TBSEL - MSCAN 1 Transmit Buffer Selection; 0x0000018A ***
CAN1TBSEL:          equ    $0000018A                                ;*** CAN1TBSEL - MSCAN 1 Transmit Buffer Selection; 0x0000018A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TBSEL_TX0:      equ    0                                         ; Transmit Buffer Select 0
CAN1TBSEL_TX1:      equ    1                                         ; Transmit Buffer Select 1
CAN1TBSEL_TX2:      equ    2                                         ; Transmit Buffer Select 2
; bit position masks
mCAN1TBSEL_TX0:     equ    %00000001                                ; Transmit Buffer Select 0
mCAN1TBSEL_TX1:     equ    %00000010                                ; Transmit Buffer Select 1
mCAN1TBSEL_TX2:     equ    %00000100                                ; Transmit Buffer Select 2


;*** CAN1IDAC - MSCAN 1 Identifier Acceptance Control Register; 0x0000018B ***
CAN1IDAC:           equ    $0000018B                                ;*** CAN1IDAC - MSCAN 1 Identifier Acceptance Control Register; 0x0000018B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDAC_IDHIT0:    equ    0                                         ; Identifier Acceptance Hit Indicator 0
CAN1IDAC_IDHIT1:    equ    1                                         ; Identifier Acceptance Hit Indicator 1
CAN1IDAC_IDHIT2:    equ    2                                         ; Identifier Acceptance Hit Indicator 2
CAN1IDAC_IDAM0:     equ    4                                         ; Identifier Acceptance Mode 0
CAN1IDAC_IDAM1:     equ    5                                         ; Identifier Acceptance Mode 1
; bit position masks
mCAN1IDAC_IDHIT0:   equ    %00000001                                ; Identifier Acceptance Hit Indicator 0
mCAN1IDAC_IDHIT1:   equ    %00000010                                ; Identifier Acceptance Hit Indicator 1
mCAN1IDAC_IDHIT2:   equ    %00000100                                ; Identifier Acceptance Hit Indicator 2
mCAN1IDAC_IDAM0:    equ    %00010000                                ; Identifier Acceptance Mode 0
mCAN1IDAC_IDAM1:    equ    %00100000                                ; Identifier Acceptance Mode 1


;*** CAN1RXERR - MSCAN 1 Receive Error Counter Register; 0x0000018E ***
CAN1RXERR:          equ    $0000018E                                ;*** CAN1RXERR - MSCAN 1 Receive Error Counter Register; 0x0000018E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXERR_RXERR0:   equ    0                                         ; Bit 0
CAN1RXERR_RXERR1:   equ    1                                         ; Bit 1
CAN1RXERR_RXERR2:   equ    2                                         ; Bit 2
CAN1RXERR_RXERR3:   equ    3                                         ; Bit 3
CAN1RXERR_RXERR4:   equ    4                                         ; Bit 4
CAN1RXERR_RXERR5:   equ    5                                         ; Bit 5
CAN1RXERR_RXERR6:   equ    6                                         ; Bit 6
CAN1RXERR_RXERR7:   equ    7                                         ; Bit 7
; bit position masks
mCAN1RXERR_RXERR0:  equ    %00000001                                ; Bit 0
mCAN1RXERR_RXERR1:  equ    %00000010                                ; Bit 1
mCAN1RXERR_RXERR2:  equ    %00000100                                ; Bit 2
mCAN1RXERR_RXERR3:  equ    %00001000                                ; Bit 3
mCAN1RXERR_RXERR4:  equ    %00010000                                ; Bit 4
mCAN1RXERR_RXERR5:  equ    %00100000                                ; Bit 5
mCAN1RXERR_RXERR6:  equ    %01000000                                ; Bit 6
mCAN1RXERR_RXERR7:  equ    %10000000                                ; Bit 7


;*** CAN1TXERR - MSCAN 1 Transmit Error Counter Register; 0x0000018F ***
CAN1TXERR:          equ    $0000018F                                ;*** CAN1TXERR - MSCAN 1 Transmit Error Counter Register; 0x0000018F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXERR_TXERR0:   equ    0                                         ; Bit 0
CAN1TXERR_TXERR1:   equ    1                                         ; Bit 1
CAN1TXERR_TXERR2:   equ    2                                         ; Bit 2
CAN1TXERR_TXERR3:   equ    3                                         ; Bit 3
CAN1TXERR_TXERR4:   equ    4                                         ; Bit 4
CAN1TXERR_TXERR5:   equ    5                                         ; Bit 5
CAN1TXERR_TXERR6:   equ    6                                         ; Bit 6
CAN1TXERR_TXERR7:   equ    7                                         ; Bit 7
; bit position masks
mCAN1TXERR_TXERR0:  equ    %00000001                                ; Bit 0
mCAN1TXERR_TXERR1:  equ    %00000010                                ; Bit 1
mCAN1TXERR_TXERR2:  equ    %00000100                                ; Bit 2
mCAN1TXERR_TXERR3:  equ    %00001000                                ; Bit 3
mCAN1TXERR_TXERR4:  equ    %00010000                                ; Bit 4
mCAN1TXERR_TXERR5:  equ    %00100000                                ; Bit 5
mCAN1TXERR_TXERR6:  equ    %01000000                                ; Bit 6
mCAN1TXERR_TXERR7:  equ    %10000000                                ; Bit 7


;*** CAN1IDAR0 - MSCAN 1 Identifier Acceptance Register 0; 0x00000190 ***
CAN1IDAR0:          equ    $00000190                                ;*** CAN1IDAR0 - MSCAN 1 Identifier Acceptance Register 0; 0x00000190 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDAR0_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN1IDAR0_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN1IDAR0_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN1IDAR0_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN1IDAR0_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN1IDAR0_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN1IDAR0_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN1IDAR0_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN1IDAR0_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN1IDAR0_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN1IDAR0_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN1IDAR0_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN1IDAR0_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN1IDAR0_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN1IDAR0_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN1IDAR0_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN1IDAR1 - MSCAN 1 Identifier Acceptance Register 1; 0x00000191 ***
CAN1IDAR1:          equ    $00000191                                ;*** CAN1IDAR1 - MSCAN 1 Identifier Acceptance Register 1; 0x00000191 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDAR1_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN1IDAR1_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN1IDAR1_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN1IDAR1_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN1IDAR1_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN1IDAR1_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN1IDAR1_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN1IDAR1_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN1IDAR1_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN1IDAR1_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN1IDAR1_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN1IDAR1_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN1IDAR1_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN1IDAR1_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN1IDAR1_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN1IDAR1_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN1IDAR2 - MSCAN 1 Identifier Acceptance Register 2; 0x00000192 ***
CAN1IDAR2:          equ    $00000192                                ;*** CAN1IDAR2 - MSCAN 1 Identifier Acceptance Register 2; 0x00000192 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDAR2_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN1IDAR2_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN1IDAR2_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN1IDAR2_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN1IDAR2_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN1IDAR2_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN1IDAR2_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN1IDAR2_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN1IDAR2_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN1IDAR2_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN1IDAR2_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN1IDAR2_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN1IDAR2_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN1IDAR2_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN1IDAR2_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN1IDAR2_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN1IDAR3 - MSCAN 1 Identifier Acceptance Register 3; 0x00000193 ***
CAN1IDAR3:          equ    $00000193                                ;*** CAN1IDAR3 - MSCAN 1 Identifier Acceptance Register 3; 0x00000193 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDAR3_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN1IDAR3_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN1IDAR3_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN1IDAR3_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN1IDAR3_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN1IDAR3_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN1IDAR3_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN1IDAR3_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN1IDAR3_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN1IDAR3_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN1IDAR3_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN1IDAR3_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN1IDAR3_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN1IDAR3_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN1IDAR3_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN1IDAR3_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN1IDMR0 - MSCAN 1 Identifier Mask Register 0; 0x00000194 ***
CAN1IDMR0:          equ    $00000194                                ;*** CAN1IDMR0 - MSCAN 1 Identifier Mask Register 0; 0x00000194 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDMR0_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN1IDMR0_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN1IDMR0_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN1IDMR0_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN1IDMR0_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN1IDMR0_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN1IDMR0_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN1IDMR0_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN1IDMR0_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN1IDMR0_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN1IDMR0_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN1IDMR0_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN1IDMR0_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN1IDMR0_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN1IDMR0_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN1IDMR0_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN1IDMR1 - MSCAN 1 Identifier Mask Register 1; 0x00000195 ***
CAN1IDMR1:          equ    $00000195                                ;*** CAN1IDMR1 - MSCAN 1 Identifier Mask Register 1; 0x00000195 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDMR1_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN1IDMR1_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN1IDMR1_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN1IDMR1_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN1IDMR1_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN1IDMR1_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN1IDMR1_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN1IDMR1_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN1IDMR1_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN1IDMR1_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN1IDMR1_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN1IDMR1_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN1IDMR1_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN1IDMR1_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN1IDMR1_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN1IDMR1_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN1IDMR2 - MSCAN 1 Identifier Mask Register 2; 0x00000196 ***
CAN1IDMR2:          equ    $00000196                                ;*** CAN1IDMR2 - MSCAN 1 Identifier Mask Register 2; 0x00000196 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDMR2_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN1IDMR2_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN1IDMR2_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN1IDMR2_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN1IDMR2_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN1IDMR2_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN1IDMR2_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN1IDMR2_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN1IDMR2_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN1IDMR2_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN1IDMR2_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN1IDMR2_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN1IDMR2_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN1IDMR2_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN1IDMR2_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN1IDMR2_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN1IDMR3 - MSCAN 1 Identifier Mask Register 3; 0x00000197 ***
CAN1IDMR3:          equ    $00000197                                ;*** CAN1IDMR3 - MSCAN 1 Identifier Mask Register 3; 0x00000197 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDMR3_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN1IDMR3_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN1IDMR3_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN1IDMR3_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN1IDMR3_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN1IDMR3_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN1IDMR3_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN1IDMR3_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN1IDMR3_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN1IDMR3_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN1IDMR3_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN1IDMR3_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN1IDMR3_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN1IDMR3_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN1IDMR3_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN1IDMR3_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN1IDAR4 - MSCAN 1 Identifier Acceptance Register 4; 0x00000198 ***
CAN1IDAR4:          equ    $00000198                                ;*** CAN1IDAR4 - MSCAN 1 Identifier Acceptance Register 4; 0x00000198 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDAR4_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN1IDAR4_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN1IDAR4_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN1IDAR4_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN1IDAR4_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN1IDAR4_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN1IDAR4_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN1IDAR4_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN1IDAR4_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN1IDAR4_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN1IDAR4_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN1IDAR4_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN1IDAR4_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN1IDAR4_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN1IDAR4_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN1IDAR4_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN1IDAR5 - MSCAN 1 Identifier Acceptance Register 5; 0x00000199 ***
CAN1IDAR5:          equ    $00000199                                ;*** CAN1IDAR5 - MSCAN 1 Identifier Acceptance Register 5; 0x00000199 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDAR5_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN1IDAR5_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN1IDAR5_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN1IDAR5_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN1IDAR5_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN1IDAR5_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN1IDAR5_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN1IDAR5_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN1IDAR5_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN1IDAR5_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN1IDAR5_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN1IDAR5_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN1IDAR5_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN1IDAR5_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN1IDAR5_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN1IDAR5_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN1IDAR6 - MSCAN 1 Identifier Acceptance Register 6; 0x0000019A ***
CAN1IDAR6:          equ    $0000019A                                ;*** CAN1IDAR6 - MSCAN 1 Identifier Acceptance Register 6; 0x0000019A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDAR6_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN1IDAR6_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN1IDAR6_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN1IDAR6_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN1IDAR6_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN1IDAR6_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN1IDAR6_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN1IDAR6_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN1IDAR6_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN1IDAR6_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN1IDAR6_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN1IDAR6_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN1IDAR6_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN1IDAR6_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN1IDAR6_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN1IDAR6_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN1IDAR7 - MSCAN 1 Identifier Acceptance Register 7; 0x0000019B ***
CAN1IDAR7:          equ    $0000019B                                ;*** CAN1IDAR7 - MSCAN 1 Identifier Acceptance Register 7; 0x0000019B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDAR7_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN1IDAR7_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN1IDAR7_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN1IDAR7_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN1IDAR7_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN1IDAR7_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN1IDAR7_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN1IDAR7_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN1IDAR7_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN1IDAR7_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN1IDAR7_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN1IDAR7_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN1IDAR7_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN1IDAR7_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN1IDAR7_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN1IDAR7_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN1IDMR4 - MSCAN 1 Identifier Mask Register 4; 0x0000019C ***
CAN1IDMR4:          equ    $0000019C                                ;*** CAN1IDMR4 - MSCAN 1 Identifier Mask Register 4; 0x0000019C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDMR4_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN1IDMR4_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN1IDMR4_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN1IDMR4_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN1IDMR4_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN1IDMR4_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN1IDMR4_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN1IDMR4_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN1IDMR4_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN1IDMR4_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN1IDMR4_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN1IDMR4_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN1IDMR4_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN1IDMR4_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN1IDMR4_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN1IDMR4_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN1IDMR5 - MSCAN 1 Identifier Mask Register 5; 0x0000019D ***
CAN1IDMR5:          equ    $0000019D                                ;*** CAN1IDMR5 - MSCAN 1 Identifier Mask Register 5; 0x0000019D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDMR5_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN1IDMR5_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN1IDMR5_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN1IDMR5_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN1IDMR5_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN1IDMR5_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN1IDMR5_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN1IDMR5_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN1IDMR5_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN1IDMR5_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN1IDMR5_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN1IDMR5_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN1IDMR5_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN1IDMR5_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN1IDMR5_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN1IDMR5_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN1IDMR6 - MSCAN 1 Identifier Mask Register 6; 0x0000019E ***
CAN1IDMR6:          equ    $0000019E                                ;*** CAN1IDMR6 - MSCAN 1 Identifier Mask Register 6; 0x0000019E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDMR6_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN1IDMR6_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN1IDMR6_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN1IDMR6_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN1IDMR6_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN1IDMR6_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN1IDMR6_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN1IDMR6_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN1IDMR6_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN1IDMR6_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN1IDMR6_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN1IDMR6_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN1IDMR6_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN1IDMR6_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN1IDMR6_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN1IDMR6_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN1IDMR7 - MSCAN 1 Identifier Mask Register 7; 0x0000019F ***
CAN1IDMR7:          equ    $0000019F                                ;*** CAN1IDMR7 - MSCAN 1 Identifier Mask Register 7; 0x0000019F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1IDMR7_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN1IDMR7_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN1IDMR7_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN1IDMR7_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN1IDMR7_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN1IDMR7_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN1IDMR7_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN1IDMR7_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN1IDMR7_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN1IDMR7_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN1IDMR7_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN1IDMR7_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN1IDMR7_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN1IDMR7_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN1IDMR7_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN1IDMR7_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN1RXIDR0 - MSCAN 1 Receive Identifier Register 0; 0x000001A0 ***
CAN1RXIDR0:         equ    $000001A0                                ;*** CAN1RXIDR0 - MSCAN 1 Receive Identifier Register 0; 0x000001A0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
CAN1RXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
CAN1RXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
CAN1RXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
CAN1RXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
CAN1RXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
CAN1RXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
CAN1RXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
; bit position masks
mCAN1RXIDR0_ID21:   equ    %00000001                                ; Extended format identifier Bit 21
mCAN1RXIDR0_ID22:   equ    %00000010                                ; Extended format identifier Bit 22
mCAN1RXIDR0_ID23:   equ    %00000100                                ; Extended format identifier Bit 23
mCAN1RXIDR0_ID24:   equ    %00001000                                ; Extended format identifier Bit 24
mCAN1RXIDR0_ID25:   equ    %00010000                                ; Extended format identifier Bit 25
mCAN1RXIDR0_ID26:   equ    %00100000                                ; Extended format identifier Bit 26
mCAN1RXIDR0_ID27:   equ    %01000000                                ; Extended format identifier Bit 27
mCAN1RXIDR0_ID28:   equ    %10000000                                ; Extended format identifier Bit 28


;*** CAN1RXIDR1 - MSCAN 1 Receive Identifier Register 1; 0x000001A1 ***
CAN1RXIDR1:         equ    $000001A1                                ;*** CAN1RXIDR1 - MSCAN 1 Receive Identifier Register 1; 0x000001A1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
CAN1RXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
CAN1RXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
CAN1RXIDR1_IDE:     equ    3                                         ; ID Extended
CAN1RXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
CAN1RXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
CAN1RXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
CAN1RXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
; bit position masks
mCAN1RXIDR1_ID15:   equ    %00000001                                ; Extended format identifier Bit 15
mCAN1RXIDR1_ID16:   equ    %00000010                                ; Extended format identifier Bit 16
mCAN1RXIDR1_ID17:   equ    %00000100                                ; Extended format identifier Bit 17
mCAN1RXIDR1_IDE:    equ    %00001000                                ; ID Extended
mCAN1RXIDR1_SRR:    equ    %00010000                                ; Substitute Remote Request
mCAN1RXIDR1_ID18:   equ    %00100000                                ; Extended format identifier Bit 18
mCAN1RXIDR1_ID19:   equ    %01000000                                ; Extended format identifier Bit 19
mCAN1RXIDR1_ID20:   equ    %10000000                                ; Extended format identifier Bit 20


;*** CAN1RXIDR2 - MSCAN 1 Receive Identifier Register 2; 0x000001A2 ***
CAN1RXIDR2:         equ    $000001A2                                ;*** CAN1RXIDR2 - MSCAN 1 Receive Identifier Register 2; 0x000001A2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
CAN1RXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
CAN1RXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
CAN1RXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
CAN1RXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
CAN1RXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
CAN1RXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
CAN1RXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
; bit position masks
mCAN1RXIDR2_ID7:    equ    %00000001                                ; Extended format identifier Bit 7
mCAN1RXIDR2_ID8:    equ    %00000010                                ; Extended format identifier Bit 8
mCAN1RXIDR2_ID9:    equ    %00000100                                ; Extended format identifier Bit 9
mCAN1RXIDR2_ID10:   equ    %00001000                                ; Extended format identifier Bit 10
mCAN1RXIDR2_ID11:   equ    %00010000                                ; Extended format identifier Bit 11
mCAN1RXIDR2_ID12:   equ    %00100000                                ; Extended format identifier Bit 12
mCAN1RXIDR2_ID13:   equ    %01000000                                ; Extended format identifier Bit 13
mCAN1RXIDR2_ID14:   equ    %10000000                                ; Extended format identifier Bit 14


;*** CAN1RXIDR3 - MSCAN 1 Receive Identifier Register 3; 0x000001A3 ***
CAN1RXIDR3:         equ    $000001A3                                ;*** CAN1RXIDR3 - MSCAN 1 Receive Identifier Register 3; 0x000001A3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
CAN1RXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
CAN1RXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
CAN1RXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
CAN1RXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
CAN1RXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
CAN1RXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
CAN1RXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
; bit position masks
mCAN1RXIDR3_RTR:    equ    %00000001                                ; Remote Transmission Request
mCAN1RXIDR3_ID0:    equ    %00000010                                ; Extended format identifier Bit 0
mCAN1RXIDR3_ID1:    equ    %00000100                                ; Extended format identifier Bit 1
mCAN1RXIDR3_ID2:    equ    %00001000                                ; Extended format identifier Bit 2
mCAN1RXIDR3_ID3:    equ    %00010000                                ; Extended format identifier Bit 3
mCAN1RXIDR3_ID4:    equ    %00100000                                ; Extended format identifier Bit 4
mCAN1RXIDR3_ID5:    equ    %01000000                                ; Extended format identifier Bit 5
mCAN1RXIDR3_ID6:    equ    %10000000                                ; Extended format identifier Bit 6


;*** CAN1RXDSR0 - MSCAN 1 Receive Data Segment Register 0; 0x000001A4 ***
CAN1RXDSR0:         equ    $000001A4                                ;*** CAN1RXDSR0 - MSCAN 1 Receive Data Segment Register 0; 0x000001A4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXDSR0_DB0:     equ    0                                         ; Data Bit 0
CAN1RXDSR0_DB1:     equ    1                                         ; Data Bit 1
CAN1RXDSR0_DB2:     equ    2                                         ; Data Bit 2
CAN1RXDSR0_DB3:     equ    3                                         ; Data Bit 3
CAN1RXDSR0_DB4:     equ    4                                         ; Data Bit 4
CAN1RXDSR0_DB5:     equ    5                                         ; Data Bit 5
CAN1RXDSR0_DB6:     equ    6                                         ; Data Bit 6
CAN1RXDSR0_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1RXDSR0_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1RXDSR0_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1RXDSR0_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1RXDSR0_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1RXDSR0_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1RXDSR0_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1RXDSR0_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1RXDSR0_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1RXDSR1 - MSCAN 1 Receive Data Segment Register 1; 0x000001A5 ***
CAN1RXDSR1:         equ    $000001A5                                ;*** CAN1RXDSR1 - MSCAN 1 Receive Data Segment Register 1; 0x000001A5 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXDSR1_DB0:     equ    0                                         ; Data Bit 0
CAN1RXDSR1_DB1:     equ    1                                         ; Data Bit 1
CAN1RXDSR1_DB2:     equ    2                                         ; Data Bit 2
CAN1RXDSR1_DB3:     equ    3                                         ; Data Bit 3
CAN1RXDSR1_DB4:     equ    4                                         ; Data Bit 4
CAN1RXDSR1_DB5:     equ    5                                         ; Data Bit 5
CAN1RXDSR1_DB6:     equ    6                                         ; Data Bit 6
CAN1RXDSR1_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1RXDSR1_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1RXDSR1_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1RXDSR1_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1RXDSR1_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1RXDSR1_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1RXDSR1_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1RXDSR1_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1RXDSR1_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1RXDSR2 - MSCAN 1 Receive Data Segment Register 2; 0x000001A6 ***
CAN1RXDSR2:         equ    $000001A6                                ;*** CAN1RXDSR2 - MSCAN 1 Receive Data Segment Register 2; 0x000001A6 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXDSR2_DB0:     equ    0                                         ; Data Bit 0
CAN1RXDSR2_DB1:     equ    1                                         ; Data Bit 1
CAN1RXDSR2_DB2:     equ    2                                         ; Data Bit 2
CAN1RXDSR2_DB3:     equ    3                                         ; Data Bit 3
CAN1RXDSR2_DB4:     equ    4                                         ; Data Bit 4
CAN1RXDSR2_DB5:     equ    5                                         ; Data Bit 5
CAN1RXDSR2_DB6:     equ    6                                         ; Data Bit 6
CAN1RXDSR2_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1RXDSR2_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1RXDSR2_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1RXDSR2_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1RXDSR2_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1RXDSR2_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1RXDSR2_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1RXDSR2_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1RXDSR2_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1RXDSR3 - MSCAN 1 Receive Data Segment Register 3; 0x000001A7 ***
CAN1RXDSR3:         equ    $000001A7                                ;*** CAN1RXDSR3 - MSCAN 1 Receive Data Segment Register 3; 0x000001A7 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXDSR3_DB0:     equ    0                                         ; Data Bit 0
CAN1RXDSR3_DB1:     equ    1                                         ; Data Bit 1
CAN1RXDSR3_DB2:     equ    2                                         ; Data Bit 2
CAN1RXDSR3_DB3:     equ    3                                         ; Data Bit 3
CAN1RXDSR3_DB4:     equ    4                                         ; Data Bit 4
CAN1RXDSR3_DB5:     equ    5                                         ; Data Bit 5
CAN1RXDSR3_DB6:     equ    6                                         ; Data Bit 6
CAN1RXDSR3_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1RXDSR3_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1RXDSR3_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1RXDSR3_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1RXDSR3_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1RXDSR3_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1RXDSR3_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1RXDSR3_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1RXDSR3_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1RXDSR4 - MSCAN 1 Receive Data Segment Register 4; 0x000001A8 ***
CAN1RXDSR4:         equ    $000001A8                                ;*** CAN1RXDSR4 - MSCAN 1 Receive Data Segment Register 4; 0x000001A8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXDSR4_DB0:     equ    0                                         ; Data Bit 0
CAN1RXDSR4_DB1:     equ    1                                         ; Data Bit 1
CAN1RXDSR4_DB2:     equ    2                                         ; Data Bit 2
CAN1RXDSR4_DB3:     equ    3                                         ; Data Bit 3
CAN1RXDSR4_DB4:     equ    4                                         ; Data Bit 4
CAN1RXDSR4_DB5:     equ    5                                         ; Data Bit 5
CAN1RXDSR4_DB6:     equ    6                                         ; Data Bit 6
CAN1RXDSR4_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1RXDSR4_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1RXDSR4_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1RXDSR4_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1RXDSR4_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1RXDSR4_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1RXDSR4_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1RXDSR4_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1RXDSR4_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1RXDSR5 - MSCAN 1 Receive Data Segment Register 5; 0x000001A9 ***
CAN1RXDSR5:         equ    $000001A9                                ;*** CAN1RXDSR5 - MSCAN 1 Receive Data Segment Register 5; 0x000001A9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXDSR5_DB0:     equ    0                                         ; Data Bit 0
CAN1RXDSR5_DB1:     equ    1                                         ; Data Bit 1
CAN1RXDSR5_DB2:     equ    2                                         ; Data Bit 2
CAN1RXDSR5_DB3:     equ    3                                         ; Data Bit 3
CAN1RXDSR5_DB4:     equ    4                                         ; Data Bit 4
CAN1RXDSR5_DB5:     equ    5                                         ; Data Bit 5
CAN1RXDSR5_DB6:     equ    6                                         ; Data Bit 6
CAN1RXDSR5_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1RXDSR5_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1RXDSR5_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1RXDSR5_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1RXDSR5_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1RXDSR5_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1RXDSR5_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1RXDSR5_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1RXDSR5_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1RXDSR6 - MSCAN 1 Receive Data Segment Register 6; 0x000001AA ***
CAN1RXDSR6:         equ    $000001AA                                ;*** CAN1RXDSR6 - MSCAN 1 Receive Data Segment Register 6; 0x000001AA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXDSR6_DB0:     equ    0                                         ; Data Bit 0
CAN1RXDSR6_DB1:     equ    1                                         ; Data Bit 1
CAN1RXDSR6_DB2:     equ    2                                         ; Data Bit 2
CAN1RXDSR6_DB3:     equ    3                                         ; Data Bit 3
CAN1RXDSR6_DB4:     equ    4                                         ; Data Bit 4
CAN1RXDSR6_DB5:     equ    5                                         ; Data Bit 5
CAN1RXDSR6_DB6:     equ    6                                         ; Data Bit 6
CAN1RXDSR6_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1RXDSR6_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1RXDSR6_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1RXDSR6_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1RXDSR6_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1RXDSR6_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1RXDSR6_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1RXDSR6_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1RXDSR6_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1RXDSR7 - MSCAN 1 Receive Data Segment Register 7; 0x000001AB ***
CAN1RXDSR7:         equ    $000001AB                                ;*** CAN1RXDSR7 - MSCAN 1 Receive Data Segment Register 7; 0x000001AB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXDSR7_DB0:     equ    0                                         ; Data Bit 0
CAN1RXDSR7_DB1:     equ    1                                         ; Data Bit 1
CAN1RXDSR7_DB2:     equ    2                                         ; Data Bit 2
CAN1RXDSR7_DB3:     equ    3                                         ; Data Bit 3
CAN1RXDSR7_DB4:     equ    4                                         ; Data Bit 4
CAN1RXDSR7_DB5:     equ    5                                         ; Data Bit 5
CAN1RXDSR7_DB6:     equ    6                                         ; Data Bit 6
CAN1RXDSR7_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1RXDSR7_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1RXDSR7_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1RXDSR7_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1RXDSR7_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1RXDSR7_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1RXDSR7_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1RXDSR7_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1RXDSR7_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1RXDLR - MSCAN 1 Receive Data Length Register; 0x000001AC ***
CAN1RXDLR:          equ    $000001AC                                ;*** CAN1RXDLR - MSCAN 1 Receive Data Length Register; 0x000001AC ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1RXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
CAN1RXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
CAN1RXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
CAN1RXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
; bit position masks
mCAN1RXDLR_DLC0:    equ    %00000001                                ; Data Length Code Bit 0
mCAN1RXDLR_DLC1:    equ    %00000010                                ; Data Length Code Bit 1
mCAN1RXDLR_DLC2:    equ    %00000100                                ; Data Length Code Bit 2
mCAN1RXDLR_DLC3:    equ    %00001000                                ; Data Length Code Bit 3


;*** CAN1TXIDR0 - MSCAN 1 Transmit Identifier Register 0; 0x000001B0 ***
CAN1TXIDR0:         equ    $000001B0                                ;*** CAN1TXIDR0 - MSCAN 1 Transmit Identifier Register 0; 0x000001B0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
CAN1TXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
CAN1TXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
CAN1TXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
CAN1TXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
CAN1TXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
CAN1TXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
CAN1TXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
; bit position masks
mCAN1TXIDR0_ID21:   equ    %00000001                                ; Extended format identifier Bit 21
mCAN1TXIDR0_ID22:   equ    %00000010                                ; Extended format identifier Bit 22
mCAN1TXIDR0_ID23:   equ    %00000100                                ; Extended format identifier Bit 23
mCAN1TXIDR0_ID24:   equ    %00001000                                ; Extended format identifier Bit 24
mCAN1TXIDR0_ID25:   equ    %00010000                                ; Extended format identifier Bit 25
mCAN1TXIDR0_ID26:   equ    %00100000                                ; Extended format identifier Bit 26
mCAN1TXIDR0_ID27:   equ    %01000000                                ; Extended format identifier Bit 27
mCAN1TXIDR0_ID28:   equ    %10000000                                ; Extended format identifier Bit 28


;*** CAN1TXIDR1 - MSCAN 1 Transmit Identifier Register 1; 0x000001B1 ***
CAN1TXIDR1:         equ    $000001B1                                ;*** CAN1TXIDR1 - MSCAN 1 Transmit Identifier Register 1; 0x000001B1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
CAN1TXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
CAN1TXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
CAN1TXIDR1_IDE:     equ    3                                         ; ID Extended
CAN1TXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
CAN1TXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
CAN1TXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
CAN1TXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
; bit position masks
mCAN1TXIDR1_ID15:   equ    %00000001                                ; Extended format identifier Bit 15
mCAN1TXIDR1_ID16:   equ    %00000010                                ; Extended format identifier Bit 16
mCAN1TXIDR1_ID17:   equ    %00000100                                ; Extended format identifier Bit 17
mCAN1TXIDR1_IDE:    equ    %00001000                                ; ID Extended
mCAN1TXIDR1_SRR:    equ    %00010000                                ; Substitute Remote Request
mCAN1TXIDR1_ID18:   equ    %00100000                                ; Extended format identifier Bit 18
mCAN1TXIDR1_ID19:   equ    %01000000                                ; Extended format identifier Bit 19
mCAN1TXIDR1_ID20:   equ    %10000000                                ; Extended format identifier Bit 20


;*** CAN1TXIDR2 - MSCAN 1 Transmit Identifier Register 2; 0x000001B2 ***
CAN1TXIDR2:         equ    $000001B2                                ;*** CAN1TXIDR2 - MSCAN 1 Transmit Identifier Register 2; 0x000001B2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
CAN1TXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
CAN1TXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
CAN1TXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
CAN1TXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
CAN1TXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
CAN1TXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
CAN1TXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
; bit position masks
mCAN1TXIDR2_ID7:    equ    %00000001                                ; Extended format identifier Bit 7
mCAN1TXIDR2_ID8:    equ    %00000010                                ; Extended format identifier Bit 8
mCAN1TXIDR2_ID9:    equ    %00000100                                ; Extended format identifier Bit 9
mCAN1TXIDR2_ID10:   equ    %00001000                                ; Extended format identifier Bit 10
mCAN1TXIDR2_ID11:   equ    %00010000                                ; Extended format identifier Bit 11
mCAN1TXIDR2_ID12:   equ    %00100000                                ; Extended format identifier Bit 12
mCAN1TXIDR2_ID13:   equ    %01000000                                ; Extended format identifier Bit 13
mCAN1TXIDR2_ID14:   equ    %10000000                                ; Extended format identifier Bit 14


;*** CAN1TXIDR3 - MSCAN 1 Transmit Identifier Register 3; 0x000001B3 ***
CAN1TXIDR3:         equ    $000001B3                                ;*** CAN1TXIDR3 - MSCAN 1 Transmit Identifier Register 3; 0x000001B3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
CAN1TXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
CAN1TXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
CAN1TXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
CAN1TXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
CAN1TXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
CAN1TXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
CAN1TXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
; bit position masks
mCAN1TXIDR3_RTR:    equ    %00000001                                ; Remote Transmission Request
mCAN1TXIDR3_ID0:    equ    %00000010                                ; Extended format identifier Bit 0
mCAN1TXIDR3_ID1:    equ    %00000100                                ; Extended format identifier Bit 1
mCAN1TXIDR3_ID2:    equ    %00001000                                ; Extended format identifier Bit 2
mCAN1TXIDR3_ID3:    equ    %00010000                                ; Extended format identifier Bit 3
mCAN1TXIDR3_ID4:    equ    %00100000                                ; Extended format identifier Bit 4
mCAN1TXIDR3_ID5:    equ    %01000000                                ; Extended format identifier Bit 5
mCAN1TXIDR3_ID6:    equ    %10000000                                ; Extended format identifier Bit 6


;*** CAN1TXDSR0 - MSCAN 1 Transmit Data Segment Register 0; 0x000001B4 ***
CAN1TXDSR0:         equ    $000001B4                                ;*** CAN1TXDSR0 - MSCAN 1 Transmit Data Segment Register 0; 0x000001B4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXDSR0_DB0:     equ    0                                         ; Data Bit 0
CAN1TXDSR0_DB1:     equ    1                                         ; Data Bit 1
CAN1TXDSR0_DB2:     equ    2                                         ; Data Bit 2
CAN1TXDSR0_DB3:     equ    3                                         ; Data Bit 3
CAN1TXDSR0_DB4:     equ    4                                         ; Data Bit 4
CAN1TXDSR0_DB5:     equ    5                                         ; Data Bit 5
CAN1TXDSR0_DB6:     equ    6                                         ; Data Bit 6
CAN1TXDSR0_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1TXDSR0_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1TXDSR0_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1TXDSR0_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1TXDSR0_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1TXDSR0_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1TXDSR0_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1TXDSR0_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1TXDSR0_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1TXDSR1 - MSCAN 1 Transmit Data Segment Register 1; 0x000001B5 ***
CAN1TXDSR1:         equ    $000001B5                                ;*** CAN1TXDSR1 - MSCAN 1 Transmit Data Segment Register 1; 0x000001B5 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXDSR1_DB0:     equ    0                                         ; Data Bit 0
CAN1TXDSR1_DB1:     equ    1                                         ; Data Bit 1
CAN1TXDSR1_DB2:     equ    2                                         ; Data Bit 2
CAN1TXDSR1_DB3:     equ    3                                         ; Data Bit 3
CAN1TXDSR1_DB4:     equ    4                                         ; Data Bit 4
CAN1TXDSR1_DB5:     equ    5                                         ; Data Bit 5
CAN1TXDSR1_DB6:     equ    6                                         ; Data Bit 6
CAN1TXDSR1_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1TXDSR1_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1TXDSR1_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1TXDSR1_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1TXDSR1_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1TXDSR1_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1TXDSR1_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1TXDSR1_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1TXDSR1_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1TXDSR2 - MSCAN 1 Transmit Data Segment Register 2; 0x000001B6 ***
CAN1TXDSR2:         equ    $000001B6                                ;*** CAN1TXDSR2 - MSCAN 1 Transmit Data Segment Register 2; 0x000001B6 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXDSR2_DB0:     equ    0                                         ; Data Bit 0
CAN1TXDSR2_DB1:     equ    1                                         ; Data Bit 1
CAN1TXDSR2_DB2:     equ    2                                         ; Data Bit 2
CAN1TXDSR2_DB3:     equ    3                                         ; Data Bit 3
CAN1TXDSR2_DB4:     equ    4                                         ; Data Bit 4
CAN1TXDSR2_DB5:     equ    5                                         ; Data Bit 5
CAN1TXDSR2_DB6:     equ    6                                         ; Data Bit 6
CAN1TXDSR2_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1TXDSR2_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1TXDSR2_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1TXDSR2_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1TXDSR2_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1TXDSR2_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1TXDSR2_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1TXDSR2_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1TXDSR2_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1TXDSR3 - MSCAN 1 Transmit Data Segment Register 3; 0x000001B7 ***
CAN1TXDSR3:         equ    $000001B7                                ;*** CAN1TXDSR3 - MSCAN 1 Transmit Data Segment Register 3; 0x000001B7 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXDSR3_DB0:     equ    0                                         ; Data Bit 0
CAN1TXDSR3_DB1:     equ    1                                         ; Data Bit 1
CAN1TXDSR3_DB2:     equ    2                                         ; Data Bit 2
CAN1TXDSR3_DB3:     equ    3                                         ; Data Bit 3
CAN1TXDSR3_DB4:     equ    4                                         ; Data Bit 4
CAN1TXDSR3_DB5:     equ    5                                         ; Data Bit 5
CAN1TXDSR3_DB6:     equ    6                                         ; Data Bit 6
CAN1TXDSR3_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1TXDSR3_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1TXDSR3_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1TXDSR3_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1TXDSR3_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1TXDSR3_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1TXDSR3_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1TXDSR3_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1TXDSR3_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1TXDSR4 - MSCAN 1 Transmit Data Segment Register 4; 0x000001B8 ***
CAN1TXDSR4:         equ    $000001B8                                ;*** CAN1TXDSR4 - MSCAN 1 Transmit Data Segment Register 4; 0x000001B8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXDSR4_DB0:     equ    0                                         ; Data Bit 0
CAN1TXDSR4_DB1:     equ    1                                         ; Data Bit 1
CAN1TXDSR4_DB2:     equ    2                                         ; Data Bit 2
CAN1TXDSR4_DB3:     equ    3                                         ; Data Bit 3
CAN1TXDSR4_DB4:     equ    4                                         ; Data Bit 4
CAN1TXDSR4_DB5:     equ    5                                         ; Data Bit 5
CAN1TXDSR4_DB6:     equ    6                                         ; Data Bit 6
CAN1TXDSR4_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1TXDSR4_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1TXDSR4_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1TXDSR4_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1TXDSR4_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1TXDSR4_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1TXDSR4_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1TXDSR4_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1TXDSR4_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1TXDSR5 - MSCAN 1 Transmit Data Segment Register 5; 0x000001B9 ***
CAN1TXDSR5:         equ    $000001B9                                ;*** CAN1TXDSR5 - MSCAN 1 Transmit Data Segment Register 5; 0x000001B9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXDSR5_DB0:     equ    0                                         ; Data Bit 0
CAN1TXDSR5_DB1:     equ    1                                         ; Data Bit 1
CAN1TXDSR5_DB2:     equ    2                                         ; Data Bit 2
CAN1TXDSR5_DB3:     equ    3                                         ; Data Bit 3
CAN1TXDSR5_DB4:     equ    4                                         ; Data Bit 4
CAN1TXDSR5_DB5:     equ    5                                         ; Data Bit 5
CAN1TXDSR5_DB6:     equ    6                                         ; Data Bit 6
CAN1TXDSR5_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1TXDSR5_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1TXDSR5_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1TXDSR5_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1TXDSR5_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1TXDSR5_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1TXDSR5_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1TXDSR5_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1TXDSR5_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1TXDSR6 - MSCAN 1 Transmit Data Segment Register 6; 0x000001BA ***
CAN1TXDSR6:         equ    $000001BA                                ;*** CAN1TXDSR6 - MSCAN 1 Transmit Data Segment Register 6; 0x000001BA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXDSR6_DB0:     equ    0                                         ; Data Bit 0
CAN1TXDSR6_DB1:     equ    1                                         ; Data Bit 1
CAN1TXDSR6_DB2:     equ    2                                         ; Data Bit 2
CAN1TXDSR6_DB3:     equ    3                                         ; Data Bit 3
CAN1TXDSR6_DB4:     equ    4                                         ; Data Bit 4
CAN1TXDSR6_DB5:     equ    5                                         ; Data Bit 5
CAN1TXDSR6_DB6:     equ    6                                         ; Data Bit 6
CAN1TXDSR6_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1TXDSR6_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1TXDSR6_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1TXDSR6_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1TXDSR6_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1TXDSR6_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1TXDSR6_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1TXDSR6_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1TXDSR6_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1TXDSR7 - MSCAN 1 Transmit Data Segment Register 7; 0x000001BB ***
CAN1TXDSR7:         equ    $000001BB                                ;*** CAN1TXDSR7 - MSCAN 1 Transmit Data Segment Register 7; 0x000001BB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXDSR7_DB0:     equ    0                                         ; Data Bit 0
CAN1TXDSR7_DB1:     equ    1                                         ; Data Bit 1
CAN1TXDSR7_DB2:     equ    2                                         ; Data Bit 2
CAN1TXDSR7_DB3:     equ    3                                         ; Data Bit 3
CAN1TXDSR7_DB4:     equ    4                                         ; Data Bit 4
CAN1TXDSR7_DB5:     equ    5                                         ; Data Bit 5
CAN1TXDSR7_DB6:     equ    6                                         ; Data Bit 6
CAN1TXDSR7_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN1TXDSR7_DB0:    equ    %00000001                                ; Data Bit 0
mCAN1TXDSR7_DB1:    equ    %00000010                                ; Data Bit 1
mCAN1TXDSR7_DB2:    equ    %00000100                                ; Data Bit 2
mCAN1TXDSR7_DB3:    equ    %00001000                                ; Data Bit 3
mCAN1TXDSR7_DB4:    equ    %00010000                                ; Data Bit 4
mCAN1TXDSR7_DB5:    equ    %00100000                                ; Data Bit 5
mCAN1TXDSR7_DB6:    equ    %01000000                                ; Data Bit 6
mCAN1TXDSR7_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN1TXDLR - MSCAN 1 Transmit Data Length Register; 0x000001BC ***
CAN1TXDLR:          equ    $000001BC                                ;*** CAN1TXDLR - MSCAN 1 Transmit Data Length Register; 0x000001BC ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
CAN1TXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
CAN1TXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
CAN1TXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
; bit position masks
mCAN1TXDLR_DLC0:    equ    %00000001                                ; Data Length Code Bit 0
mCAN1TXDLR_DLC1:    equ    %00000010                                ; Data Length Code Bit 1
mCAN1TXDLR_DLC2:    equ    %00000100                                ; Data Length Code Bit 2
mCAN1TXDLR_DLC3:    equ    %00001000                                ; Data Length Code Bit 3


;*** CAN1TXTBPR - MSCAN 1 Transmit Buffer Priority; 0x000001BF ***
CAN1TXTBPR:         equ    $000001BF                                ;*** CAN1TXTBPR - MSCAN 1 Transmit Buffer Priority; 0x000001BF ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN1TXTBPR_PRIO0:   equ    0                                         ; Transmit Buffer Priority Bit 0
CAN1TXTBPR_PRIO1:   equ    1                                         ; Transmit Buffer Priority Bit 1
CAN1TXTBPR_PRIO2:   equ    2                                         ; Transmit Buffer Priority Bit 2
CAN1TXTBPR_PRIO3:   equ    3                                         ; Transmit Buffer Priority Bit 3
CAN1TXTBPR_PRIO4:   equ    4                                         ; Transmit Buffer Priority Bit 4
CAN1TXTBPR_PRIO5:   equ    5                                         ; Transmit Buffer Priority Bit 5
CAN1TXTBPR_PRIO6:   equ    6                                         ; Transmit Buffer Priority Bit 6
CAN1TXTBPR_PRIO7:   equ    7                                         ; Transmit Buffer Priority Bit 7
; bit position masks
mCAN1TXTBPR_PRIO0:  equ    %00000001                                ; Transmit Buffer Priority Bit 0
mCAN1TXTBPR_PRIO1:  equ    %00000010                                ; Transmit Buffer Priority Bit 1
mCAN1TXTBPR_PRIO2:  equ    %00000100                                ; Transmit Buffer Priority Bit 2
mCAN1TXTBPR_PRIO3:  equ    %00001000                                ; Transmit Buffer Priority Bit 3
mCAN1TXTBPR_PRIO4:  equ    %00010000                                ; Transmit Buffer Priority Bit 4
mCAN1TXTBPR_PRIO5:  equ    %00100000                                ; Transmit Buffer Priority Bit 5
mCAN1TXTBPR_PRIO6:  equ    %01000000                                ; Transmit Buffer Priority Bit 6
mCAN1TXTBPR_PRIO7:  equ    %10000000                                ; Transmit Buffer Priority Bit 7


;*** CAN2CTL0 - MSCAN 2 Control 0 Register; 0x000001C0 ***
CAN2CTL0:           equ    $000001C0                                ;*** CAN2CTL0 - MSCAN 2 Control 0 Register; 0x000001C0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2CTL0_INITRQ:    equ    0                                         ; Initialization Mode Request
CAN2CTL0_SLPRQ:     equ    1                                         ; Sleep Mode Request
CAN2CTL0_WUPE:      equ    2                                         ; Wake-Up Enable
CAN2CTL0_TIME:      equ    3                                         ; Timer Enable
CAN2CTL0_SYNCH:     equ    4                                         ; Synchronized Status
CAN2CTL0_CSWAI:     equ    5                                         ; CAN Stops in Wait Mode
CAN2CTL0_RXACT:     equ    6                                         ; Receiver Active Status
CAN2CTL0_RXFRM:     equ    7                                         ; Received Frame Flag
; bit position masks
mCAN2CTL0_INITRQ:   equ    %00000001                                ; Initialization Mode Request
mCAN2CTL0_SLPRQ:    equ    %00000010                                ; Sleep Mode Request
mCAN2CTL0_WUPE:     equ    %00000100                                ; Wake-Up Enable
mCAN2CTL0_TIME:     equ    %00001000                                ; Timer Enable
mCAN2CTL0_SYNCH:    equ    %00010000                                ; Synchronized Status
mCAN2CTL0_CSWAI:    equ    %00100000                                ; CAN Stops in Wait Mode
mCAN2CTL0_RXACT:    equ    %01000000                                ; Receiver Active Status
mCAN2CTL0_RXFRM:    equ    %10000000                                ; Received Frame Flag


;*** CAN2CTL1 - MSCAN 2 Control 1 Register; 0x000001C1 ***
CAN2CTL1:           equ    $000001C1                                ;*** CAN2CTL1 - MSCAN 2 Control 1 Register; 0x000001C1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2CTL1_INITAK:    equ    0                                         ; Initialization Mode Acknowledge
CAN2CTL1_SLPAK:     equ    1                                         ; Sleep Mode Acknowledge
CAN2CTL1_WUPM:      equ    2                                         ; Wake-Up Mode
CAN2CTL1_LISTEN:    equ    4                                         ; Listen Only Mode
CAN2CTL1_LOOPB:     equ    5                                         ; Loop Back Self Test Mode
CAN2CTL1_CLKSRC:    equ    6                                         ; MSCAN 2 Clock Source
CAN2CTL1_CANE:      equ    7                                         ; MSCAN 2 Enable
; bit position masks
mCAN2CTL1_INITAK:   equ    %00000001                                ; Initialization Mode Acknowledge
mCAN2CTL1_SLPAK:    equ    %00000010                                ; Sleep Mode Acknowledge
mCAN2CTL1_WUPM:     equ    %00000100                                ; Wake-Up Mode
mCAN2CTL1_LISTEN:   equ    %00010000                                ; Listen Only Mode
mCAN2CTL1_LOOPB:    equ    %00100000                                ; Loop Back Self Test Mode
mCAN2CTL1_CLKSRC:   equ    %01000000                                ; MSCAN 2 Clock Source
mCAN2CTL1_CANE:     equ    %10000000                                ; MSCAN 2 Enable


;*** CAN2BTR0 - MSCAN 2 Bus Timing Register 0; 0x000001C2 ***
CAN2BTR0:           equ    $000001C2                                ;*** CAN2BTR0 - MSCAN 2 Bus Timing Register 0; 0x000001C2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2BTR0_BRP0:      equ    0                                         ; Baud Rate Prescaler 0
CAN2BTR0_BRP1:      equ    1                                         ; Baud Rate Prescaler 1
CAN2BTR0_BRP2:      equ    2                                         ; Baud Rate Prescaler 2
CAN2BTR0_BRP3:      equ    3                                         ; Baud Rate Prescaler 3
CAN2BTR0_BRP4:      equ    4                                         ; Baud Rate Prescaler 4
CAN2BTR0_BRP5:      equ    5                                         ; Baud Rate Prescaler 5
CAN2BTR0_SJW0:      equ    6                                         ; Synchronization Jump Width 0
CAN2BTR0_SJW1:      equ    7                                         ; Synchronization Jump Width 1
; bit position masks
mCAN2BTR0_BRP0:     equ    %00000001                                ; Baud Rate Prescaler 0
mCAN2BTR0_BRP1:     equ    %00000010                                ; Baud Rate Prescaler 1
mCAN2BTR0_BRP2:     equ    %00000100                                ; Baud Rate Prescaler 2
mCAN2BTR0_BRP3:     equ    %00001000                                ; Baud Rate Prescaler 3
mCAN2BTR0_BRP4:     equ    %00010000                                ; Baud Rate Prescaler 4
mCAN2BTR0_BRP5:     equ    %00100000                                ; Baud Rate Prescaler 5
mCAN2BTR0_SJW0:     equ    %01000000                                ; Synchronization Jump Width 0
mCAN2BTR0_SJW1:     equ    %10000000                                ; Synchronization Jump Width 1


;*** CAN2BTR1 - MSCAN 2 Bus Timing Register 1; 0x000001C3 ***
CAN2BTR1:           equ    $000001C3                                ;*** CAN2BTR1 - MSCAN 2 Bus Timing Register 1; 0x000001C3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2BTR1_TSEG10:    equ    0                                         ; Time Segment 1
CAN2BTR1_TSEG11:    equ    1                                         ; Time Segment 1
CAN2BTR1_TSEG12:    equ    2                                         ; Time Segment 1
CAN2BTR1_TSEG13:    equ    3                                         ; Time Segment 1
CAN2BTR1_TSEG20:    equ    4                                         ; Time Segment 2
CAN2BTR1_TSEG21:    equ    5                                         ; Time Segment 2
CAN2BTR1_TSEG22:    equ    6                                         ; Time Segment 2
CAN2BTR1_SAMP:      equ    7                                         ; Sampling
; bit position masks
mCAN2BTR1_TSEG10:   equ    %00000001                                ; Time Segment 1
mCAN2BTR1_TSEG11:   equ    %00000010                                ; Time Segment 1
mCAN2BTR1_TSEG12:   equ    %00000100                                ; Time Segment 1
mCAN2BTR1_TSEG13:   equ    %00001000                                ; Time Segment 1
mCAN2BTR1_TSEG20:   equ    %00010000                                ; Time Segment 2
mCAN2BTR1_TSEG21:   equ    %00100000                                ; Time Segment 2
mCAN2BTR1_TSEG22:   equ    %01000000                                ; Time Segment 2
mCAN2BTR1_SAMP:     equ    %10000000                                ; Sampling


;*** CAN2RFLG - MSCAN 2 Receiver Flag Register; 0x000001C4 ***
CAN2RFLG:           equ    $000001C4                                ;*** CAN2RFLG - MSCAN 2 Receiver Flag Register; 0x000001C4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RFLG_RXF:       equ    0                                         ; Receive Buffer Full
CAN2RFLG_OVRIF:     equ    1                                         ; Overrun Interrupt Flag
CAN2RFLG_TSTAT0:    equ    2                                         ; Transmitter Status Bit 0
CAN2RFLG_TSTAT1:    equ    3                                         ; Transmitter Status Bit 1
CAN2RFLG_RSTAT0:    equ    4                                         ; Receiver Status Bit 0
CAN2RFLG_RSTAT1:    equ    5                                         ; Receiver Status Bit 1
CAN2RFLG_CSCIF:     equ    6                                         ; CAN Status Change Interrupt Flag
CAN2RFLG_WUPIF:     equ    7                                         ; Wake-up Interrupt Flag
; bit position masks
mCAN2RFLG_RXF:      equ    %00000001                                ; Receive Buffer Full
mCAN2RFLG_OVRIF:    equ    %00000010                                ; Overrun Interrupt Flag
mCAN2RFLG_TSTAT0:   equ    %00000100                                ; Transmitter Status Bit 0
mCAN2RFLG_TSTAT1:   equ    %00001000                                ; Transmitter Status Bit 1
mCAN2RFLG_RSTAT0:   equ    %00010000                                ; Receiver Status Bit 0
mCAN2RFLG_RSTAT1:   equ    %00100000                                ; Receiver Status Bit 1
mCAN2RFLG_CSCIF:    equ    %01000000                                ; CAN Status Change Interrupt Flag
mCAN2RFLG_WUPIF:    equ    %10000000                                ; Wake-up Interrupt Flag


;*** CAN2RIER - MSCAN 2 Receiver Interrupt Enable Register; 0x000001C5 ***
CAN2RIER:           equ    $000001C5                                ;*** CAN2RIER - MSCAN 2 Receiver Interrupt Enable Register; 0x000001C5 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RIER_RXFIE:     equ    0                                         ; Receiver Full Interrupt Enable
CAN2RIER_OVRIE:     equ    1                                         ; Overrun Interrupt Enable
CAN2RIER_TSTATE0:   equ    2                                         ; Transmitter Status Change Enable 0
CAN2RIER_TSTATE1:   equ    3                                         ; Transmitter Status Change Enable 1
CAN2RIER_RSTATE0:   equ    4                                         ; Receiver Status Change Enable 0
CAN2RIER_RSTATE1:   equ    5                                         ; Receiver Status Change Enable 1
CAN2RIER_CSCIE:     equ    6                                         ; CAN Status Change Interrupt Enable
CAN2RIER_WUPIE:     equ    7                                         ; Wake-up Interrupt Enable
; bit position masks
mCAN2RIER_RXFIE:    equ    %00000001                                ; Receiver Full Interrupt Enable
mCAN2RIER_OVRIE:    equ    %00000010                                ; Overrun Interrupt Enable
mCAN2RIER_TSTATE0:  equ    %00000100                                ; Transmitter Status Change Enable 0
mCAN2RIER_TSTATE1:  equ    %00001000                                ; Transmitter Status Change Enable 1
mCAN2RIER_RSTATE0:  equ    %00010000                                ; Receiver Status Change Enable 0
mCAN2RIER_RSTATE1:  equ    %00100000                                ; Receiver Status Change Enable 1
mCAN2RIER_CSCIE:    equ    %01000000                                ; CAN Status Change Interrupt Enable
mCAN2RIER_WUPIE:    equ    %10000000                                ; Wake-up Interrupt Enable


;*** CAN2TFLG - MSCAN 2 Transmitter Flag Register; 0x000001C6 ***
CAN2TFLG:           equ    $000001C6                                ;*** CAN2TFLG - MSCAN 2 Transmitter Flag Register; 0x000001C6 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TFLG_TXE0:      equ    0                                         ; Transmitter Buffer Empty 0
CAN2TFLG_TXE1:      equ    1                                         ; Transmitter Buffer Empty 1
CAN2TFLG_TXE2:      equ    2                                         ; Transmitter Buffer Empty 2
; bit position masks
mCAN2TFLG_TXE0:     equ    %00000001                                ; Transmitter Buffer Empty 0
mCAN2TFLG_TXE1:     equ    %00000010                                ; Transmitter Buffer Empty 1
mCAN2TFLG_TXE2:     equ    %00000100                                ; Transmitter Buffer Empty 2


;*** CAN2TIER - MSCAN 2 Transmitter Interrupt Enable Register; 0x000001C7 ***
CAN2TIER:           equ    $000001C7                                ;*** CAN2TIER - MSCAN 2 Transmitter Interrupt Enable Register; 0x000001C7 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TIER_TXEIE0:    equ    0                                         ; Transmitter Empty Interrupt Enable 0
CAN2TIER_TXEIE1:    equ    1                                         ; Transmitter Empty Interrupt Enable 1
CAN2TIER_TXEIE2:    equ    2                                         ; Transmitter Empty Interrupt Enable 2
; bit position masks
mCAN2TIER_TXEIE0:   equ    %00000001                                ; Transmitter Empty Interrupt Enable 0
mCAN2TIER_TXEIE1:   equ    %00000010                                ; Transmitter Empty Interrupt Enable 1
mCAN2TIER_TXEIE2:   equ    %00000100                                ; Transmitter Empty Interrupt Enable 2


;*** CAN2TARQ - MSCAN 2 Transmitter Message Abort Request; 0x000001C8 ***
CAN2TARQ:           equ    $000001C8                                ;*** CAN2TARQ - MSCAN 2 Transmitter Message Abort Request; 0x000001C8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TARQ_ABTRQ0:    equ    0                                         ; Abort Request 0
CAN2TARQ_ABTRQ1:    equ    1                                         ; Abort Request 1
CAN2TARQ_ABTRQ2:    equ    2                                         ; Abort Request 2
; bit position masks
mCAN2TARQ_ABTRQ0:   equ    %00000001                                ; Abort Request 0
mCAN2TARQ_ABTRQ1:   equ    %00000010                                ; Abort Request 1
mCAN2TARQ_ABTRQ2:   equ    %00000100                                ; Abort Request 2


;*** CAN2TAAK - MSCAN 2 Transmitter Message Abort Control; 0x000001C9 ***
CAN2TAAK:           equ    $000001C9                                ;*** CAN2TAAK - MSCAN 2 Transmitter Message Abort Control; 0x000001C9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TAAK_ABTAK0:    equ    0                                         ; Abort Acknowledge 0
CAN2TAAK_ABTAK1:    equ    1                                         ; Abort Acknowledge 1
CAN2TAAK_ABTAK2:    equ    2                                         ; Abort Acknowledge 2
; bit position masks
mCAN2TAAK_ABTAK0:   equ    %00000001                                ; Abort Acknowledge 0
mCAN2TAAK_ABTAK1:   equ    %00000010                                ; Abort Acknowledge 1
mCAN2TAAK_ABTAK2:   equ    %00000100                                ; Abort Acknowledge 2


;*** CAN2TBSEL - MSCAN 2 Transmit Buffer Selection; 0x000001CA ***
CAN2TBSEL:          equ    $000001CA                                ;*** CAN2TBSEL - MSCAN 2 Transmit Buffer Selection; 0x000001CA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TBSEL_TX0:      equ    0                                         ; Transmit Buffer Select 0
CAN2TBSEL_TX1:      equ    1                                         ; Transmit Buffer Select 1
CAN2TBSEL_TX2:      equ    2                                         ; Transmit Buffer Select 2
; bit position masks
mCAN2TBSEL_TX0:     equ    %00000001                                ; Transmit Buffer Select 0
mCAN2TBSEL_TX1:     equ    %00000010                                ; Transmit Buffer Select 1
mCAN2TBSEL_TX2:     equ    %00000100                                ; Transmit Buffer Select 2


;*** CAN2IDAC - MSCAN 2 Identifier Acceptance Control Register; 0x000001CB ***
CAN2IDAC:           equ    $000001CB                                ;*** CAN2IDAC - MSCAN 2 Identifier Acceptance Control Register; 0x000001CB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDAC_IDHIT0:    equ    0                                         ; Identifier Acceptance Hit Indicator 0
CAN2IDAC_IDHIT1:    equ    1                                         ; Identifier Acceptance Hit Indicator 1
CAN2IDAC_IDHIT2:    equ    2                                         ; Identifier Acceptance Hit Indicator 2
CAN2IDAC_IDAM0:     equ    4                                         ; Identifier Acceptance Mode 0
CAN2IDAC_IDAM1:     equ    5                                         ; Identifier Acceptance Mode 1
; bit position masks
mCAN2IDAC_IDHIT0:   equ    %00000001                                ; Identifier Acceptance Hit Indicator 0
mCAN2IDAC_IDHIT1:   equ    %00000010                                ; Identifier Acceptance Hit Indicator 1
mCAN2IDAC_IDHIT2:   equ    %00000100                                ; Identifier Acceptance Hit Indicator 2
mCAN2IDAC_IDAM0:    equ    %00010000                                ; Identifier Acceptance Mode 0
mCAN2IDAC_IDAM1:    equ    %00100000                                ; Identifier Acceptance Mode 1


;*** CAN2RXERR - MSCAN 2 Receive Error Counter Register; 0x000001CE ***
CAN2RXERR:          equ    $000001CE                                ;*** CAN2RXERR - MSCAN 2 Receive Error Counter Register; 0x000001CE ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXERR_RXERR0:   equ    0                                         ; Bit 0
CAN2RXERR_RXERR1:   equ    1                                         ; Bit 1
CAN2RXERR_RXERR2:   equ    2                                         ; Bit 2
CAN2RXERR_RXERR3:   equ    3                                         ; Bit 3
CAN2RXERR_RXERR4:   equ    4                                         ; Bit 4
CAN2RXERR_RXERR5:   equ    5                                         ; Bit 5
CAN2RXERR_RXERR6:   equ    6                                         ; Bit 6
CAN2RXERR_RXERR7:   equ    7                                         ; Bit 7
; bit position masks
mCAN2RXERR_RXERR0:  equ    %00000001                                ; Bit 0
mCAN2RXERR_RXERR1:  equ    %00000010                                ; Bit 1
mCAN2RXERR_RXERR2:  equ    %00000100                                ; Bit 2
mCAN2RXERR_RXERR3:  equ    %00001000                                ; Bit 3
mCAN2RXERR_RXERR4:  equ    %00010000                                ; Bit 4
mCAN2RXERR_RXERR5:  equ    %00100000                                ; Bit 5
mCAN2RXERR_RXERR6:  equ    %01000000                                ; Bit 6
mCAN2RXERR_RXERR7:  equ    %10000000                                ; Bit 7


;*** CAN2TXERR - MSCAN 2 Transmit Error Counter Register; 0x000001CF ***
CAN2TXERR:          equ    $000001CF                                ;*** CAN2TXERR - MSCAN 2 Transmit Error Counter Register; 0x000001CF ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXERR_TXERR0:   equ    0                                         ; Bit 0
CAN2TXERR_TXERR1:   equ    1                                         ; Bit 1
CAN2TXERR_TXERR2:   equ    2                                         ; Bit 2
CAN2TXERR_TXERR3:   equ    3                                         ; Bit 3
CAN2TXERR_TXERR4:   equ    4                                         ; Bit 4
CAN2TXERR_TXERR5:   equ    5                                         ; Bit 5
CAN2TXERR_TXERR6:   equ    6                                         ; Bit 6
CAN2TXERR_TXERR7:   equ    7                                         ; Bit 7
; bit position masks
mCAN2TXERR_TXERR0:  equ    %00000001                                ; Bit 0
mCAN2TXERR_TXERR1:  equ    %00000010                                ; Bit 1
mCAN2TXERR_TXERR2:  equ    %00000100                                ; Bit 2
mCAN2TXERR_TXERR3:  equ    %00001000                                ; Bit 3
mCAN2TXERR_TXERR4:  equ    %00010000                                ; Bit 4
mCAN2TXERR_TXERR5:  equ    %00100000                                ; Bit 5
mCAN2TXERR_TXERR6:  equ    %01000000                                ; Bit 6
mCAN2TXERR_TXERR7:  equ    %10000000                                ; Bit 7


;*** CAN2IDAR0 - MSCAN 2 Identifier Acceptance Register 0; 0x000001D0 ***
CAN2IDAR0:          equ    $000001D0                                ;*** CAN2IDAR0 - MSCAN 2 Identifier Acceptance Register 0; 0x000001D0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDAR0_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN2IDAR0_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN2IDAR0_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN2IDAR0_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN2IDAR0_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN2IDAR0_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN2IDAR0_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN2IDAR0_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN2IDAR0_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN2IDAR0_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN2IDAR0_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN2IDAR0_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN2IDAR0_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN2IDAR0_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN2IDAR0_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN2IDAR0_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN2IDAR1 - MSCAN 2 Identifier Acceptance Register 1; 0x000001D1 ***
CAN2IDAR1:          equ    $000001D1                                ;*** CAN2IDAR1 - MSCAN 2 Identifier Acceptance Register 1; 0x000001D1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDAR1_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN2IDAR1_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN2IDAR1_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN2IDAR1_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN2IDAR1_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN2IDAR1_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN2IDAR1_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN2IDAR1_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN2IDAR1_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN2IDAR1_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN2IDAR1_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN2IDAR1_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN2IDAR1_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN2IDAR1_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN2IDAR1_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN2IDAR1_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN2IDAR2 - MSCAN 2 Identifier Acceptance Register 2; 0x000001D2 ***
CAN2IDAR2:          equ    $000001D2                                ;*** CAN2IDAR2 - MSCAN 2 Identifier Acceptance Register 2; 0x000001D2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDAR2_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN2IDAR2_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN2IDAR2_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN2IDAR2_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN2IDAR2_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN2IDAR2_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN2IDAR2_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN2IDAR2_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN2IDAR2_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN2IDAR2_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN2IDAR2_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN2IDAR2_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN2IDAR2_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN2IDAR2_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN2IDAR2_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN2IDAR2_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN2IDAR3 - MSCAN 2 Identifier Acceptance Register 3; 0x000001D3 ***
CAN2IDAR3:          equ    $000001D3                                ;*** CAN2IDAR3 - MSCAN 2 Identifier Acceptance Register 3; 0x000001D3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDAR3_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN2IDAR3_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN2IDAR3_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN2IDAR3_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN2IDAR3_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN2IDAR3_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN2IDAR3_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN2IDAR3_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN2IDAR3_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN2IDAR3_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN2IDAR3_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN2IDAR3_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN2IDAR3_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN2IDAR3_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN2IDAR3_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN2IDAR3_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN2IDMR0 - MSCAN 2 Identifier Mask Register 0; 0x000001D4 ***
CAN2IDMR0:          equ    $000001D4                                ;*** CAN2IDMR0 - MSCAN 2 Identifier Mask Register 0; 0x000001D4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDMR0_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN2IDMR0_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN2IDMR0_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN2IDMR0_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN2IDMR0_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN2IDMR0_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN2IDMR0_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN2IDMR0_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN2IDMR0_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN2IDMR0_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN2IDMR0_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN2IDMR0_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN2IDMR0_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN2IDMR0_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN2IDMR0_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN2IDMR0_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN2IDMR1 - MSCAN 2 Identifier Mask Register 1; 0x000001D5 ***
CAN2IDMR1:          equ    $000001D5                                ;*** CAN2IDMR1 - MSCAN 2 Identifier Mask Register 1; 0x000001D5 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDMR1_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN2IDMR1_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN2IDMR1_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN2IDMR1_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN2IDMR1_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN2IDMR1_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN2IDMR1_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN2IDMR1_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN2IDMR1_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN2IDMR1_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN2IDMR1_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN2IDMR1_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN2IDMR1_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN2IDMR1_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN2IDMR1_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN2IDMR1_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN2IDMR2 - MSCAN 2 Identifier Mask Register 2; 0x000001D6 ***
CAN2IDMR2:          equ    $000001D6                                ;*** CAN2IDMR2 - MSCAN 2 Identifier Mask Register 2; 0x000001D6 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDMR2_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN2IDMR2_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN2IDMR2_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN2IDMR2_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN2IDMR2_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN2IDMR2_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN2IDMR2_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN2IDMR2_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN2IDMR2_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN2IDMR2_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN2IDMR2_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN2IDMR2_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN2IDMR2_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN2IDMR2_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN2IDMR2_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN2IDMR2_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN2IDMR3 - MSCAN 2 Identifier Mask Register 3; 0x000001D7 ***
CAN2IDMR3:          equ    $000001D7                                ;*** CAN2IDMR3 - MSCAN 2 Identifier Mask Register 3; 0x000001D7 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDMR3_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN2IDMR3_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN2IDMR3_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN2IDMR3_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN2IDMR3_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN2IDMR3_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN2IDMR3_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN2IDMR3_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN2IDMR3_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN2IDMR3_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN2IDMR3_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN2IDMR3_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN2IDMR3_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN2IDMR3_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN2IDMR3_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN2IDMR3_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN2IDAR4 - MSCAN 2 Identifier Acceptance Register 4; 0x000001D8 ***
CAN2IDAR4:          equ    $000001D8                                ;*** CAN2IDAR4 - MSCAN 2 Identifier Acceptance Register 4; 0x000001D8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDAR4_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN2IDAR4_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN2IDAR4_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN2IDAR4_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN2IDAR4_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN2IDAR4_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN2IDAR4_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN2IDAR4_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN2IDAR4_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN2IDAR4_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN2IDAR4_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN2IDAR4_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN2IDAR4_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN2IDAR4_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN2IDAR4_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN2IDAR4_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN2IDAR5 - MSCAN 2 Identifier Acceptance Register 5; 0x000001D9 ***
CAN2IDAR5:          equ    $000001D9                                ;*** CAN2IDAR5 - MSCAN 2 Identifier Acceptance Register 5; 0x000001D9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDAR5_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN2IDAR5_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN2IDAR5_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN2IDAR5_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN2IDAR5_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN2IDAR5_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN2IDAR5_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN2IDAR5_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN2IDAR5_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN2IDAR5_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN2IDAR5_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN2IDAR5_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN2IDAR5_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN2IDAR5_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN2IDAR5_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN2IDAR5_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN2IDAR6 - MSCAN 2 Identifier Acceptance Register 6; 0x000001DA ***
CAN2IDAR6:          equ    $000001DA                                ;*** CAN2IDAR6 - MSCAN 2 Identifier Acceptance Register 6; 0x000001DA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDAR6_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN2IDAR6_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN2IDAR6_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN2IDAR6_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN2IDAR6_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN2IDAR6_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN2IDAR6_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN2IDAR6_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN2IDAR6_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN2IDAR6_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN2IDAR6_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN2IDAR6_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN2IDAR6_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN2IDAR6_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN2IDAR6_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN2IDAR6_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN2IDAR7 - MSCAN 2 Identifier Acceptance Register 7; 0x000001DB ***
CAN2IDAR7:          equ    $000001DB                                ;*** CAN2IDAR7 - MSCAN 2 Identifier Acceptance Register 7; 0x000001DB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDAR7_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN2IDAR7_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN2IDAR7_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN2IDAR7_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN2IDAR7_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN2IDAR7_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN2IDAR7_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN2IDAR7_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN2IDAR7_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN2IDAR7_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN2IDAR7_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN2IDAR7_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN2IDAR7_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN2IDAR7_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN2IDAR7_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN2IDAR7_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN2IDMR4 - MSCAN 2 Identifier Mask Register 4; 0x000001DC ***
CAN2IDMR4:          equ    $000001DC                                ;*** CAN2IDMR4 - MSCAN 2 Identifier Mask Register 4; 0x000001DC ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDMR4_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN2IDMR4_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN2IDMR4_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN2IDMR4_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN2IDMR4_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN2IDMR4_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN2IDMR4_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN2IDMR4_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN2IDMR4_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN2IDMR4_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN2IDMR4_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN2IDMR4_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN2IDMR4_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN2IDMR4_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN2IDMR4_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN2IDMR4_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN2IDMR5 - MSCAN 2 Identifier Mask Register 5; 0x000001DD ***
CAN2IDMR5:          equ    $000001DD                                ;*** CAN2IDMR5 - MSCAN 2 Identifier Mask Register 5; 0x000001DD ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDMR5_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN2IDMR5_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN2IDMR5_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN2IDMR5_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN2IDMR5_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN2IDMR5_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN2IDMR5_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN2IDMR5_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN2IDMR5_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN2IDMR5_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN2IDMR5_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN2IDMR5_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN2IDMR5_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN2IDMR5_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN2IDMR5_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN2IDMR5_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN2IDMR6 - MSCAN 2 Identifier Mask Register 6; 0x000001DE ***
CAN2IDMR6:          equ    $000001DE                                ;*** CAN2IDMR6 - MSCAN 2 Identifier Mask Register 6; 0x000001DE ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDMR6_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN2IDMR6_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN2IDMR6_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN2IDMR6_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN2IDMR6_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN2IDMR6_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN2IDMR6_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN2IDMR6_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN2IDMR6_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN2IDMR6_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN2IDMR6_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN2IDMR6_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN2IDMR6_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN2IDMR6_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN2IDMR6_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN2IDMR6_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN2IDMR7 - MSCAN 2 Identifier Mask Register 7; 0x000001DF ***
CAN2IDMR7:          equ    $000001DF                                ;*** CAN2IDMR7 - MSCAN 2 Identifier Mask Register 7; 0x000001DF ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2IDMR7_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN2IDMR7_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN2IDMR7_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN2IDMR7_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN2IDMR7_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN2IDMR7_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN2IDMR7_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN2IDMR7_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN2IDMR7_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN2IDMR7_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN2IDMR7_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN2IDMR7_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN2IDMR7_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN2IDMR7_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN2IDMR7_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN2IDMR7_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN2RXIDR0 - MSCAN 2 Receive Identifier Register 0; 0x000001E0 ***
CAN2RXIDR0:         equ    $000001E0                                ;*** CAN2RXIDR0 - MSCAN 2 Receive Identifier Register 0; 0x000001E0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
CAN2RXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
CAN2RXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
CAN2RXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
CAN2RXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
CAN2RXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
CAN2RXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
CAN2RXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
; bit position masks
mCAN2RXIDR0_ID21:   equ    %00000001                                ; Extended format identifier Bit 21
mCAN2RXIDR0_ID22:   equ    %00000010                                ; Extended format identifier Bit 22
mCAN2RXIDR0_ID23:   equ    %00000100                                ; Extended format identifier Bit 23
mCAN2RXIDR0_ID24:   equ    %00001000                                ; Extended format identifier Bit 24
mCAN2RXIDR0_ID25:   equ    %00010000                                ; Extended format identifier Bit 25
mCAN2RXIDR0_ID26:   equ    %00100000                                ; Extended format identifier Bit 26
mCAN2RXIDR0_ID27:   equ    %01000000                                ; Extended format identifier Bit 27
mCAN2RXIDR0_ID28:   equ    %10000000                                ; Extended format identifier Bit 28


;*** CAN2RXIDR1 - MSCAN 2 Receive Identifier Register 1; 0x000001E1 ***
CAN2RXIDR1:         equ    $000001E1                                ;*** CAN2RXIDR1 - MSCAN 2 Receive Identifier Register 1; 0x000001E1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
CAN2RXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
CAN2RXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
CAN2RXIDR1_IDE:     equ    3                                         ; ID Extended
CAN2RXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
CAN2RXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
CAN2RXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
CAN2RXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
; bit position masks
mCAN2RXIDR1_ID15:   equ    %00000001                                ; Extended format identifier Bit 15
mCAN2RXIDR1_ID16:   equ    %00000010                                ; Extended format identifier Bit 16
mCAN2RXIDR1_ID17:   equ    %00000100                                ; Extended format identifier Bit 17
mCAN2RXIDR1_IDE:    equ    %00001000                                ; ID Extended
mCAN2RXIDR1_SRR:    equ    %00010000                                ; Substitute Remote Request
mCAN2RXIDR1_ID18:   equ    %00100000                                ; Extended format identifier Bit 18
mCAN2RXIDR1_ID19:   equ    %01000000                                ; Extended format identifier Bit 19
mCAN2RXIDR1_ID20:   equ    %10000000                                ; Extended format identifier Bit 20


;*** CAN2RXIDR2 - MSCAN 2 Receive Identifier Register 2; 0x000001E2 ***
CAN2RXIDR2:         equ    $000001E2                                ;*** CAN2RXIDR2 - MSCAN 2 Receive Identifier Register 2; 0x000001E2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
CAN2RXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
CAN2RXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
CAN2RXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
CAN2RXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
CAN2RXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
CAN2RXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
CAN2RXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
; bit position masks
mCAN2RXIDR2_ID7:    equ    %00000001                                ; Extended format identifier Bit 7
mCAN2RXIDR2_ID8:    equ    %00000010                                ; Extended format identifier Bit 8
mCAN2RXIDR2_ID9:    equ    %00000100                                ; Extended format identifier Bit 9
mCAN2RXIDR2_ID10:   equ    %00001000                                ; Extended format identifier Bit 10
mCAN2RXIDR2_ID11:   equ    %00010000                                ; Extended format identifier Bit 11
mCAN2RXIDR2_ID12:   equ    %00100000                                ; Extended format identifier Bit 12
mCAN2RXIDR2_ID13:   equ    %01000000                                ; Extended format identifier Bit 13
mCAN2RXIDR2_ID14:   equ    %10000000                                ; Extended format identifier Bit 14


;*** CAN2RXIDR3 - MSCAN 2 Receive Identifier Register 3; 0x000001E3 ***
CAN2RXIDR3:         equ    $000001E3                                ;*** CAN2RXIDR3 - MSCAN 2 Receive Identifier Register 3; 0x000001E3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
CAN2RXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
CAN2RXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
CAN2RXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
CAN2RXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
CAN2RXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
CAN2RXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
CAN2RXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
; bit position masks
mCAN2RXIDR3_RTR:    equ    %00000001                                ; Remote Transmission Request
mCAN2RXIDR3_ID0:    equ    %00000010                                ; Extended format identifier Bit 0
mCAN2RXIDR3_ID1:    equ    %00000100                                ; Extended format identifier Bit 1
mCAN2RXIDR3_ID2:    equ    %00001000                                ; Extended format identifier Bit 2
mCAN2RXIDR3_ID3:    equ    %00010000                                ; Extended format identifier Bit 3
mCAN2RXIDR3_ID4:    equ    %00100000                                ; Extended format identifier Bit 4
mCAN2RXIDR3_ID5:    equ    %01000000                                ; Extended format identifier Bit 5
mCAN2RXIDR3_ID6:    equ    %10000000                                ; Extended format identifier Bit 6


;*** CAN2RXDSR0 - MSCAN 2 Receive Data Segment Register 0; 0x000001E4 ***
CAN2RXDSR0:         equ    $000001E4                                ;*** CAN2RXDSR0 - MSCAN 2 Receive Data Segment Register 0; 0x000001E4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXDSR0_DB0:     equ    0                                         ; Data Bit 0
CAN2RXDSR0_DB1:     equ    1                                         ; Data Bit 1
CAN2RXDSR0_DB2:     equ    2                                         ; Data Bit 2
CAN2RXDSR0_DB3:     equ    3                                         ; Data Bit 3
CAN2RXDSR0_DB4:     equ    4                                         ; Data Bit 4
CAN2RXDSR0_DB5:     equ    5                                         ; Data Bit 5
CAN2RXDSR0_DB6:     equ    6                                         ; Data Bit 6
CAN2RXDSR0_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2RXDSR0_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2RXDSR0_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2RXDSR0_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2RXDSR0_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2RXDSR0_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2RXDSR0_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2RXDSR0_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2RXDSR0_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2RXDSR1 - MSCAN 2 Receive Data Segment Register 1; 0x000001E5 ***
CAN2RXDSR1:         equ    $000001E5                                ;*** CAN2RXDSR1 - MSCAN 2 Receive Data Segment Register 1; 0x000001E5 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXDSR1_DB0:     equ    0                                         ; Data Bit 0
CAN2RXDSR1_DB1:     equ    1                                         ; Data Bit 1
CAN2RXDSR1_DB2:     equ    2                                         ; Data Bit 2
CAN2RXDSR1_DB3:     equ    3                                         ; Data Bit 3
CAN2RXDSR1_DB4:     equ    4                                         ; Data Bit 4
CAN2RXDSR1_DB5:     equ    5                                         ; Data Bit 5
CAN2RXDSR1_DB6:     equ    6                                         ; Data Bit 6
CAN2RXDSR1_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2RXDSR1_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2RXDSR1_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2RXDSR1_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2RXDSR1_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2RXDSR1_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2RXDSR1_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2RXDSR1_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2RXDSR1_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2RXDSR2 - MSCAN 2 Receive Data Segment Register 2; 0x000001E6 ***
CAN2RXDSR2:         equ    $000001E6                                ;*** CAN2RXDSR2 - MSCAN 2 Receive Data Segment Register 2; 0x000001E6 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXDSR2_DB0:     equ    0                                         ; Data Bit 0
CAN2RXDSR2_DB1:     equ    1                                         ; Data Bit 1
CAN2RXDSR2_DB2:     equ    2                                         ; Data Bit 2
CAN2RXDSR2_DB3:     equ    3                                         ; Data Bit 3
CAN2RXDSR2_DB4:     equ    4                                         ; Data Bit 4
CAN2RXDSR2_DB5:     equ    5                                         ; Data Bit 5
CAN2RXDSR2_DB6:     equ    6                                         ; Data Bit 6
CAN2RXDSR2_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2RXDSR2_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2RXDSR2_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2RXDSR2_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2RXDSR2_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2RXDSR2_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2RXDSR2_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2RXDSR2_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2RXDSR2_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2RXDSR3 - MSCAN 2 Receive Data Segment Register 3; 0x000001E7 ***
CAN2RXDSR3:         equ    $000001E7                                ;*** CAN2RXDSR3 - MSCAN 2 Receive Data Segment Register 3; 0x000001E7 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXDSR3_DB0:     equ    0                                         ; Data Bit 0
CAN2RXDSR3_DB1:     equ    1                                         ; Data Bit 1
CAN2RXDSR3_DB2:     equ    2                                         ; Data Bit 2
CAN2RXDSR3_DB3:     equ    3                                         ; Data Bit 3
CAN2RXDSR3_DB4:     equ    4                                         ; Data Bit 4
CAN2RXDSR3_DB5:     equ    5                                         ; Data Bit 5
CAN2RXDSR3_DB6:     equ    6                                         ; Data Bit 6
CAN2RXDSR3_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2RXDSR3_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2RXDSR3_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2RXDSR3_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2RXDSR3_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2RXDSR3_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2RXDSR3_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2RXDSR3_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2RXDSR3_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2RXDSR4 - MSCAN 2 Receive Data Segment Register 4; 0x000001E8 ***
CAN2RXDSR4:         equ    $000001E8                                ;*** CAN2RXDSR4 - MSCAN 2 Receive Data Segment Register 4; 0x000001E8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXDSR4_DB0:     equ    0                                         ; Data Bit 0
CAN2RXDSR4_DB1:     equ    1                                         ; Data Bit 1
CAN2RXDSR4_DB2:     equ    2                                         ; Data Bit 2
CAN2RXDSR4_DB3:     equ    3                                         ; Data Bit 3
CAN2RXDSR4_DB4:     equ    4                                         ; Data Bit 4
CAN2RXDSR4_DB5:     equ    5                                         ; Data Bit 5
CAN2RXDSR4_DB6:     equ    6                                         ; Data Bit 6
CAN2RXDSR4_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2RXDSR4_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2RXDSR4_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2RXDSR4_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2RXDSR4_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2RXDSR4_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2RXDSR4_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2RXDSR4_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2RXDSR4_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2RXDSR5 - MSCAN 2 Receive Data Segment Register 5; 0x000001E9 ***
CAN2RXDSR5:         equ    $000001E9                                ;*** CAN2RXDSR5 - MSCAN 2 Receive Data Segment Register 5; 0x000001E9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXDSR5_DB0:     equ    0                                         ; Data Bit 0
CAN2RXDSR5_DB1:     equ    1                                         ; Data Bit 1
CAN2RXDSR5_DB2:     equ    2                                         ; Data Bit 2
CAN2RXDSR5_DB3:     equ    3                                         ; Data Bit 3
CAN2RXDSR5_DB4:     equ    4                                         ; Data Bit 4
CAN2RXDSR5_DB5:     equ    5                                         ; Data Bit 5
CAN2RXDSR5_DB6:     equ    6                                         ; Data Bit 6
CAN2RXDSR5_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2RXDSR5_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2RXDSR5_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2RXDSR5_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2RXDSR5_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2RXDSR5_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2RXDSR5_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2RXDSR5_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2RXDSR5_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2RXDSR6 - MSCAN 2 Receive Data Segment Register 6; 0x000001EA ***
CAN2RXDSR6:         equ    $000001EA                                ;*** CAN2RXDSR6 - MSCAN 2 Receive Data Segment Register 6; 0x000001EA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXDSR6_DB0:     equ    0                                         ; Data Bit 0
CAN2RXDSR6_DB1:     equ    1                                         ; Data Bit 1
CAN2RXDSR6_DB2:     equ    2                                         ; Data Bit 2
CAN2RXDSR6_DB3:     equ    3                                         ; Data Bit 3
CAN2RXDSR6_DB4:     equ    4                                         ; Data Bit 4
CAN2RXDSR6_DB5:     equ    5                                         ; Data Bit 5
CAN2RXDSR6_DB6:     equ    6                                         ; Data Bit 6
CAN2RXDSR6_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2RXDSR6_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2RXDSR6_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2RXDSR6_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2RXDSR6_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2RXDSR6_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2RXDSR6_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2RXDSR6_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2RXDSR6_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2RXDSR7 - MSCAN 2 Receive Data Segment Register 7; 0x000001EB ***
CAN2RXDSR7:         equ    $000001EB                                ;*** CAN2RXDSR7 - MSCAN 2 Receive Data Segment Register 7; 0x000001EB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXDSR7_DB0:     equ    0                                         ; Data Bit 0
CAN2RXDSR7_DB1:     equ    1                                         ; Data Bit 1
CAN2RXDSR7_DB2:     equ    2                                         ; Data Bit 2
CAN2RXDSR7_DB3:     equ    3                                         ; Data Bit 3
CAN2RXDSR7_DB4:     equ    4                                         ; Data Bit 4
CAN2RXDSR7_DB5:     equ    5                                         ; Data Bit 5
CAN2RXDSR7_DB6:     equ    6                                         ; Data Bit 6
CAN2RXDSR7_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2RXDSR7_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2RXDSR7_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2RXDSR7_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2RXDSR7_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2RXDSR7_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2RXDSR7_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2RXDSR7_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2RXDSR7_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2RXDLR - MSCAN 2 Receive Data Length Register; 0x000001EC ***
CAN2RXDLR:          equ    $000001EC                                ;*** CAN2RXDLR - MSCAN 2 Receive Data Length Register; 0x000001EC ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2RXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
CAN2RXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
CAN2RXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
CAN2RXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
; bit position masks
mCAN2RXDLR_DLC0:    equ    %00000001                                ; Data Length Code Bit 0
mCAN2RXDLR_DLC1:    equ    %00000010                                ; Data Length Code Bit 1
mCAN2RXDLR_DLC2:    equ    %00000100                                ; Data Length Code Bit 2
mCAN2RXDLR_DLC3:    equ    %00001000                                ; Data Length Code Bit 3


;*** CAN2TXIDR0 - MSCAN 2 Transmit Identifier Register 0; 0x000001F0 ***
CAN2TXIDR0:         equ    $000001F0                                ;*** CAN2TXIDR0 - MSCAN 2 Transmit Identifier Register 0; 0x000001F0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
CAN2TXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
CAN2TXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
CAN2TXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
CAN2TXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
CAN2TXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
CAN2TXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
CAN2TXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
; bit position masks
mCAN2TXIDR0_ID21:   equ    %00000001                                ; Extended format identifier Bit 21
mCAN2TXIDR0_ID22:   equ    %00000010                                ; Extended format identifier Bit 22
mCAN2TXIDR0_ID23:   equ    %00000100                                ; Extended format identifier Bit 23
mCAN2TXIDR0_ID24:   equ    %00001000                                ; Extended format identifier Bit 24
mCAN2TXIDR0_ID25:   equ    %00010000                                ; Extended format identifier Bit 25
mCAN2TXIDR0_ID26:   equ    %00100000                                ; Extended format identifier Bit 26
mCAN2TXIDR0_ID27:   equ    %01000000                                ; Extended format identifier Bit 27
mCAN2TXIDR0_ID28:   equ    %10000000                                ; Extended format identifier Bit 28


;*** CAN2TXIDR1 - MSCAN 2 Transmit Identifier Register 1; 0x000001F1 ***
CAN2TXIDR1:         equ    $000001F1                                ;*** CAN2TXIDR1 - MSCAN 2 Transmit Identifier Register 1; 0x000001F1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
CAN2TXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
CAN2TXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
CAN2TXIDR1_IDE:     equ    3                                         ; ID Extended
CAN2TXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
CAN2TXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
CAN2TXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
CAN2TXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
; bit position masks
mCAN2TXIDR1_ID15:   equ    %00000001                                ; Extended format identifier Bit 15
mCAN2TXIDR1_ID16:   equ    %00000010                                ; Extended format identifier Bit 16
mCAN2TXIDR1_ID17:   equ    %00000100                                ; Extended format identifier Bit 17
mCAN2TXIDR1_IDE:    equ    %00001000                                ; ID Extended
mCAN2TXIDR1_SRR:    equ    %00010000                                ; Substitute Remote Request
mCAN2TXIDR1_ID18:   equ    %00100000                                ; Extended format identifier Bit 18
mCAN2TXIDR1_ID19:   equ    %01000000                                ; Extended format identifier Bit 19
mCAN2TXIDR1_ID20:   equ    %10000000                                ; Extended format identifier Bit 20


;*** CAN2TXIDR2 - MSCAN 2 Transmit Identifier Register 2; 0x000001F2 ***
CAN2TXIDR2:         equ    $000001F2                                ;*** CAN2TXIDR2 - MSCAN 2 Transmit Identifier Register 2; 0x000001F2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
CAN2TXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
CAN2TXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
CAN2TXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
CAN2TXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
CAN2TXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
CAN2TXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
CAN2TXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
; bit position masks
mCAN2TXIDR2_ID7:    equ    %00000001                                ; Extended format identifier Bit 7
mCAN2TXIDR2_ID8:    equ    %00000010                                ; Extended format identifier Bit 8
mCAN2TXIDR2_ID9:    equ    %00000100                                ; Extended format identifier Bit 9
mCAN2TXIDR2_ID10:   equ    %00001000                                ; Extended format identifier Bit 10
mCAN2TXIDR2_ID11:   equ    %00010000                                ; Extended format identifier Bit 11
mCAN2TXIDR2_ID12:   equ    %00100000                                ; Extended format identifier Bit 12
mCAN2TXIDR2_ID13:   equ    %01000000                                ; Extended format identifier Bit 13
mCAN2TXIDR2_ID14:   equ    %10000000                                ; Extended format identifier Bit 14


;*** CAN2TXIDR3 - MSCAN 2 Transmit Identifier Register 3; 0x000001F3 ***
CAN2TXIDR3:         equ    $000001F3                                ;*** CAN2TXIDR3 - MSCAN 2 Transmit Identifier Register 3; 0x000001F3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
CAN2TXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
CAN2TXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
CAN2TXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
CAN2TXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
CAN2TXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
CAN2TXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
CAN2TXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
; bit position masks
mCAN2TXIDR3_RTR:    equ    %00000001                                ; Remote Transmission Request
mCAN2TXIDR3_ID0:    equ    %00000010                                ; Extended format identifier Bit 0
mCAN2TXIDR3_ID1:    equ    %00000100                                ; Extended format identifier Bit 1
mCAN2TXIDR3_ID2:    equ    %00001000                                ; Extended format identifier Bit 2
mCAN2TXIDR3_ID3:    equ    %00010000                                ; Extended format identifier Bit 3
mCAN2TXIDR3_ID4:    equ    %00100000                                ; Extended format identifier Bit 4
mCAN2TXIDR3_ID5:    equ    %01000000                                ; Extended format identifier Bit 5
mCAN2TXIDR3_ID6:    equ    %10000000                                ; Extended format identifier Bit 6


;*** CAN2TXDSR0 - MSCAN 2 Transmit Data Segment Register 0; 0x000001F4 ***
CAN2TXDSR0:         equ    $000001F4                                ;*** CAN2TXDSR0 - MSCAN 2 Transmit Data Segment Register 0; 0x000001F4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXDSR0_DB0:     equ    0                                         ; Data Bit 0
CAN2TXDSR0_DB1:     equ    1                                         ; Data Bit 1
CAN2TXDSR0_DB2:     equ    2                                         ; Data Bit 2
CAN2TXDSR0_DB3:     equ    3                                         ; Data Bit 3
CAN2TXDSR0_DB4:     equ    4                                         ; Data Bit 4
CAN2TXDSR0_DB5:     equ    5                                         ; Data Bit 5
CAN2TXDSR0_DB6:     equ    6                                         ; Data Bit 6
CAN2TXDSR0_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2TXDSR0_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2TXDSR0_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2TXDSR0_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2TXDSR0_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2TXDSR0_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2TXDSR0_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2TXDSR0_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2TXDSR0_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2TXDSR1 - MSCAN 2 Transmit Data Segment Register 1; 0x000001F5 ***
CAN2TXDSR1:         equ    $000001F5                                ;*** CAN2TXDSR1 - MSCAN 2 Transmit Data Segment Register 1; 0x000001F5 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXDSR1_DB0:     equ    0                                         ; Data Bit 0
CAN2TXDSR1_DB1:     equ    1                                         ; Data Bit 1
CAN2TXDSR1_DB2:     equ    2                                         ; Data Bit 2
CAN2TXDSR1_DB3:     equ    3                                         ; Data Bit 3
CAN2TXDSR1_DB4:     equ    4                                         ; Data Bit 4
CAN2TXDSR1_DB5:     equ    5                                         ; Data Bit 5
CAN2TXDSR1_DB6:     equ    6                                         ; Data Bit 6
CAN2TXDSR1_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2TXDSR1_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2TXDSR1_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2TXDSR1_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2TXDSR1_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2TXDSR1_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2TXDSR1_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2TXDSR1_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2TXDSR1_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2TXDSR2 - MSCAN 2 Transmit Data Segment Register 2; 0x000001F6 ***
CAN2TXDSR2:         equ    $000001F6                                ;*** CAN2TXDSR2 - MSCAN 2 Transmit Data Segment Register 2; 0x000001F6 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXDSR2_DB0:     equ    0                                         ; Data Bit 0
CAN2TXDSR2_DB1:     equ    1                                         ; Data Bit 1
CAN2TXDSR2_DB2:     equ    2                                         ; Data Bit 2
CAN2TXDSR2_DB3:     equ    3                                         ; Data Bit 3
CAN2TXDSR2_DB4:     equ    4                                         ; Data Bit 4
CAN2TXDSR2_DB5:     equ    5                                         ; Data Bit 5
CAN2TXDSR2_DB6:     equ    6                                         ; Data Bit 6
CAN2TXDSR2_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2TXDSR2_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2TXDSR2_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2TXDSR2_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2TXDSR2_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2TXDSR2_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2TXDSR2_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2TXDSR2_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2TXDSR2_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2TXDSR3 - MSCAN 2 Transmit Data Segment Register 3; 0x000001F7 ***
CAN2TXDSR3:         equ    $000001F7                                ;*** CAN2TXDSR3 - MSCAN 2 Transmit Data Segment Register 3; 0x000001F7 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXDSR3_DB0:     equ    0                                         ; Data Bit 0
CAN2TXDSR3_DB1:     equ    1                                         ; Data Bit 1
CAN2TXDSR3_DB2:     equ    2                                         ; Data Bit 2
CAN2TXDSR3_DB3:     equ    3                                         ; Data Bit 3
CAN2TXDSR3_DB4:     equ    4                                         ; Data Bit 4
CAN2TXDSR3_DB5:     equ    5                                         ; Data Bit 5
CAN2TXDSR3_DB6:     equ    6                                         ; Data Bit 6
CAN2TXDSR3_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2TXDSR3_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2TXDSR3_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2TXDSR3_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2TXDSR3_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2TXDSR3_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2TXDSR3_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2TXDSR3_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2TXDSR3_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2TXDSR4 - MSCAN 2 Transmit Data Segment Register 4; 0x000001F8 ***
CAN2TXDSR4:         equ    $000001F8                                ;*** CAN2TXDSR4 - MSCAN 2 Transmit Data Segment Register 4; 0x000001F8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXDSR4_DB0:     equ    0                                         ; Data Bit 0
CAN2TXDSR4_DB1:     equ    1                                         ; Data Bit 1
CAN2TXDSR4_DB2:     equ    2                                         ; Data Bit 2
CAN2TXDSR4_DB3:     equ    3                                         ; Data Bit 3
CAN2TXDSR4_DB4:     equ    4                                         ; Data Bit 4
CAN2TXDSR4_DB5:     equ    5                                         ; Data Bit 5
CAN2TXDSR4_DB6:     equ    6                                         ; Data Bit 6
CAN2TXDSR4_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2TXDSR4_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2TXDSR4_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2TXDSR4_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2TXDSR4_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2TXDSR4_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2TXDSR4_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2TXDSR4_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2TXDSR4_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2TXDSR5 - MSCAN 2 Transmit Data Segment Register 5; 0x000001F9 ***
CAN2TXDSR5:         equ    $000001F9                                ;*** CAN2TXDSR5 - MSCAN 2 Transmit Data Segment Register 5; 0x000001F9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXDSR5_DB0:     equ    0                                         ; Data Bit 0
CAN2TXDSR5_DB1:     equ    1                                         ; Data Bit 1
CAN2TXDSR5_DB2:     equ    2                                         ; Data Bit 2
CAN2TXDSR5_DB3:     equ    3                                         ; Data Bit 3
CAN2TXDSR5_DB4:     equ    4                                         ; Data Bit 4
CAN2TXDSR5_DB5:     equ    5                                         ; Data Bit 5
CAN2TXDSR5_DB6:     equ    6                                         ; Data Bit 6
CAN2TXDSR5_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2TXDSR5_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2TXDSR5_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2TXDSR5_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2TXDSR5_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2TXDSR5_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2TXDSR5_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2TXDSR5_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2TXDSR5_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2TXDSR6 - MSCAN 2 Transmit Data Segment Register 6; 0x000001FA ***
CAN2TXDSR6:         equ    $000001FA                                ;*** CAN2TXDSR6 - MSCAN 2 Transmit Data Segment Register 6; 0x000001FA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXDSR6_DB0:     equ    0                                         ; Data Bit 0
CAN2TXDSR6_DB1:     equ    1                                         ; Data Bit 1
CAN2TXDSR6_DB2:     equ    2                                         ; Data Bit 2
CAN2TXDSR6_DB3:     equ    3                                         ; Data Bit 3
CAN2TXDSR6_DB4:     equ    4                                         ; Data Bit 4
CAN2TXDSR6_DB5:     equ    5                                         ; Data Bit 5
CAN2TXDSR6_DB6:     equ    6                                         ; Data Bit 6
CAN2TXDSR6_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2TXDSR6_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2TXDSR6_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2TXDSR6_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2TXDSR6_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2TXDSR6_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2TXDSR6_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2TXDSR6_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2TXDSR6_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2TXDSR7 - MSCAN 2 Transmit Data Segment Register 7; 0x000001FB ***
CAN2TXDSR7:         equ    $000001FB                                ;*** CAN2TXDSR7 - MSCAN 2 Transmit Data Segment Register 7; 0x000001FB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXDSR7_DB0:     equ    0                                         ; Data Bit 0
CAN2TXDSR7_DB1:     equ    1                                         ; Data Bit 1
CAN2TXDSR7_DB2:     equ    2                                         ; Data Bit 2
CAN2TXDSR7_DB3:     equ    3                                         ; Data Bit 3
CAN2TXDSR7_DB4:     equ    4                                         ; Data Bit 4
CAN2TXDSR7_DB5:     equ    5                                         ; Data Bit 5
CAN2TXDSR7_DB6:     equ    6                                         ; Data Bit 6
CAN2TXDSR7_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN2TXDSR7_DB0:    equ    %00000001                                ; Data Bit 0
mCAN2TXDSR7_DB1:    equ    %00000010                                ; Data Bit 1
mCAN2TXDSR7_DB2:    equ    %00000100                                ; Data Bit 2
mCAN2TXDSR7_DB3:    equ    %00001000                                ; Data Bit 3
mCAN2TXDSR7_DB4:    equ    %00010000                                ; Data Bit 4
mCAN2TXDSR7_DB5:    equ    %00100000                                ; Data Bit 5
mCAN2TXDSR7_DB6:    equ    %01000000                                ; Data Bit 6
mCAN2TXDSR7_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN2TXDLR - MSCAN 2 Transmit Data Length Register; 0x000001FC ***
CAN2TXDLR:          equ    $000001FC                                ;*** CAN2TXDLR - MSCAN 2 Transmit Data Length Register; 0x000001FC ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
CAN2TXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
CAN2TXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
CAN2TXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
; bit position masks
mCAN2TXDLR_DLC0:    equ    %00000001                                ; Data Length Code Bit 0
mCAN2TXDLR_DLC1:    equ    %00000010                                ; Data Length Code Bit 1
mCAN2TXDLR_DLC2:    equ    %00000100                                ; Data Length Code Bit 2
mCAN2TXDLR_DLC3:    equ    %00001000                                ; Data Length Code Bit 3


;*** CAN2TXTBPR - MSCAN 2 Transmit Buffer Priority; 0x000001FF ***
CAN2TXTBPR:         equ    $000001FF                                ;*** CAN2TXTBPR - MSCAN 2 Transmit Buffer Priority; 0x000001FF ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN2TXTBPR_PRIO0:   equ    0                                         ; Transmit Buffer Priority Bit 0
CAN2TXTBPR_PRIO1:   equ    1                                         ; Transmit Buffer Priority Bit 1
CAN2TXTBPR_PRIO2:   equ    2                                         ; Transmit Buffer Priority Bit 2
CAN2TXTBPR_PRIO3:   equ    3                                         ; Transmit Buffer Priority Bit 3
CAN2TXTBPR_PRIO4:   equ    4                                         ; Transmit Buffer Priority Bit 4
CAN2TXTBPR_PRIO5:   equ    5                                         ; Transmit Buffer Priority Bit 5
CAN2TXTBPR_PRIO6:   equ    6                                         ; Transmit Buffer Priority Bit 6
CAN2TXTBPR_PRIO7:   equ    7                                         ; Transmit Buffer Priority Bit 7
; bit position masks
mCAN2TXTBPR_PRIO0:  equ    %00000001                                ; Transmit Buffer Priority Bit 0
mCAN2TXTBPR_PRIO1:  equ    %00000010                                ; Transmit Buffer Priority Bit 1
mCAN2TXTBPR_PRIO2:  equ    %00000100                                ; Transmit Buffer Priority Bit 2
mCAN2TXTBPR_PRIO3:  equ    %00001000                                ; Transmit Buffer Priority Bit 3
mCAN2TXTBPR_PRIO4:  equ    %00010000                                ; Transmit Buffer Priority Bit 4
mCAN2TXTBPR_PRIO5:  equ    %00100000                                ; Transmit Buffer Priority Bit 5
mCAN2TXTBPR_PRIO6:  equ    %01000000                                ; Transmit Buffer Priority Bit 6
mCAN2TXTBPR_PRIO7:  equ    %10000000                                ; Transmit Buffer Priority Bit 7


;*** CAN3CTL0 - MSCAN 3 Control 0 Register; 0x00000200 ***
CAN3CTL0:           equ    $00000200                                ;*** CAN3CTL0 - MSCAN 3 Control 0 Register; 0x00000200 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3CTL0_INITRQ:    equ    0                                         ; Initialization Mode Request
CAN3CTL0_SLPRQ:     equ    1                                         ; Sleep Mode Request
CAN3CTL0_WUPE:      equ    2                                         ; Wake-Up Enable
CAN3CTL0_TIME:      equ    3                                         ; Timer Enable
CAN3CTL0_SYNCH:     equ    4                                         ; Synchronized Status
CAN3CTL0_CSWAI:     equ    5                                         ; CAN Stops in Wait Mode
CAN3CTL0_RXACT:     equ    6                                         ; Receiver Active Status
CAN3CTL0_RXFRM:     equ    7                                         ; Received Frame Flag
; bit position masks
mCAN3CTL0_INITRQ:   equ    %00000001                                ; Initialization Mode Request
mCAN3CTL0_SLPRQ:    equ    %00000010                                ; Sleep Mode Request
mCAN3CTL0_WUPE:     equ    %00000100                                ; Wake-Up Enable
mCAN3CTL0_TIME:     equ    %00001000                                ; Timer Enable
mCAN3CTL0_SYNCH:    equ    %00010000                                ; Synchronized Status
mCAN3CTL0_CSWAI:    equ    %00100000                                ; CAN Stops in Wait Mode
mCAN3CTL0_RXACT:    equ    %01000000                                ; Receiver Active Status
mCAN3CTL0_RXFRM:    equ    %10000000                                ; Received Frame Flag


;*** CAN3CTL1 - MSCAN 3 Control 1 Register; 0x00000201 ***
CAN3CTL1:           equ    $00000201                                ;*** CAN3CTL1 - MSCAN 3 Control 1 Register; 0x00000201 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3CTL1_INITAK:    equ    0                                         ; Initialization Mode Acknowledge
CAN3CTL1_SLPAK:     equ    1                                         ; Sleep Mode Acknowledge
CAN3CTL1_WUPM:      equ    2                                         ; Wake-Up Mode
CAN3CTL1_LISTEN:    equ    4                                         ; Listen Only Mode
CAN3CTL1_LOOPB:     equ    5                                         ; Loop Back Self Test Mode
CAN3CTL1_CLKSRC:    equ    6                                         ; MSCAN 3 Clock Source
CAN3CTL1_CANE:      equ    7                                         ; MSCAN 3 Enable
; bit position masks
mCAN3CTL1_INITAK:   equ    %00000001                                ; Initialization Mode Acknowledge
mCAN3CTL1_SLPAK:    equ    %00000010                                ; Sleep Mode Acknowledge
mCAN3CTL1_WUPM:     equ    %00000100                                ; Wake-Up Mode
mCAN3CTL1_LISTEN:   equ    %00010000                                ; Listen Only Mode
mCAN3CTL1_LOOPB:    equ    %00100000                                ; Loop Back Self Test Mode
mCAN3CTL1_CLKSRC:   equ    %01000000                                ; MSCAN 3 Clock Source
mCAN3CTL1_CANE:     equ    %10000000                                ; MSCAN 3 Enable


;*** CAN3BTR0 - MSCAN 3 Bus Timing Register 0; 0x00000202 ***
CAN3BTR0:           equ    $00000202                                ;*** CAN3BTR0 - MSCAN 3 Bus Timing Register 0; 0x00000202 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3BTR0_BRP0:      equ    0                                         ; Baud Rate Prescaler 0
CAN3BTR0_BRP1:      equ    1                                         ; Baud Rate Prescaler 1
CAN3BTR0_BRP2:      equ    2                                         ; Baud Rate Prescaler 2
CAN3BTR0_BRP3:      equ    3                                         ; Baud Rate Prescaler 3
CAN3BTR0_BRP4:      equ    4                                         ; Baud Rate Prescaler 4
CAN3BTR0_BRP5:      equ    5                                         ; Baud Rate Prescaler 5
CAN3BTR0_SJW0:      equ    6                                         ; Synchronization Jump Width 0
CAN3BTR0_SJW1:      equ    7                                         ; Synchronization Jump Width 1
; bit position masks
mCAN3BTR0_BRP0:     equ    %00000001                                ; Baud Rate Prescaler 0
mCAN3BTR0_BRP1:     equ    %00000010                                ; Baud Rate Prescaler 1
mCAN3BTR0_BRP2:     equ    %00000100                                ; Baud Rate Prescaler 2
mCAN3BTR0_BRP3:     equ    %00001000                                ; Baud Rate Prescaler 3
mCAN3BTR0_BRP4:     equ    %00010000                                ; Baud Rate Prescaler 4
mCAN3BTR0_BRP5:     equ    %00100000                                ; Baud Rate Prescaler 5
mCAN3BTR0_SJW0:     equ    %01000000                                ; Synchronization Jump Width 0
mCAN3BTR0_SJW1:     equ    %10000000                                ; Synchronization Jump Width 1


;*** CAN3BTR1 - MSCAN 3 Bus Timing Register 1; 0x00000203 ***
CAN3BTR1:           equ    $00000203                                ;*** CAN3BTR1 - MSCAN 3 Bus Timing Register 1; 0x00000203 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3BTR1_TSEG10:    equ    0                                         ; Time Segment 1
CAN3BTR1_TSEG11:    equ    1                                         ; Time Segment 1
CAN3BTR1_TSEG12:    equ    2                                         ; Time Segment 1
CAN3BTR1_TSEG13:    equ    3                                         ; Time Segment 1
CAN3BTR1_TSEG20:    equ    4                                         ; Time Segment 2
CAN3BTR1_TSEG21:    equ    5                                         ; Time Segment 2
CAN3BTR1_TSEG22:    equ    6                                         ; Time Segment 2
CAN3BTR1_SAMP:      equ    7                                         ; Sampling
; bit position masks
mCAN3BTR1_TSEG10:   equ    %00000001                                ; Time Segment 1
mCAN3BTR1_TSEG11:   equ    %00000010                                ; Time Segment 1
mCAN3BTR1_TSEG12:   equ    %00000100                                ; Time Segment 1
mCAN3BTR1_TSEG13:   equ    %00001000                                ; Time Segment 1
mCAN3BTR1_TSEG20:   equ    %00010000                                ; Time Segment 2
mCAN3BTR1_TSEG21:   equ    %00100000                                ; Time Segment 2
mCAN3BTR1_TSEG22:   equ    %01000000                                ; Time Segment 2
mCAN3BTR1_SAMP:     equ    %10000000                                ; Sampling


;*** CAN3RFLG - MSCAN 3 Receiver Flag Register; 0x00000204 ***
CAN3RFLG:           equ    $00000204                                ;*** CAN3RFLG - MSCAN 3 Receiver Flag Register; 0x00000204 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RFLG_RXF:       equ    0                                         ; Receive Buffer Full
CAN3RFLG_OVRIF:     equ    1                                         ; Overrun Interrupt Flag
CAN3RFLG_TSTAT0:    equ    2                                         ; Transmitter Status Bit 0
CAN3RFLG_TSTAT1:    equ    3                                         ; Transmitter Status Bit 1
CAN3RFLG_RSTAT0:    equ    4                                         ; Receiver Status Bit 0
CAN3RFLG_RSTAT1:    equ    5                                         ; Receiver Status Bit 1
CAN3RFLG_CSCIF:     equ    6                                         ; CAN Status Change Interrupt Flag
CAN3RFLG_WUPIF:     equ    7                                         ; Wake-up Interrupt Flag
; bit position masks
mCAN3RFLG_RXF:      equ    %00000001                                ; Receive Buffer Full
mCAN3RFLG_OVRIF:    equ    %00000010                                ; Overrun Interrupt Flag
mCAN3RFLG_TSTAT0:   equ    %00000100                                ; Transmitter Status Bit 0
mCAN3RFLG_TSTAT1:   equ    %00001000                                ; Transmitter Status Bit 1
mCAN3RFLG_RSTAT0:   equ    %00010000                                ; Receiver Status Bit 0
mCAN3RFLG_RSTAT1:   equ    %00100000                                ; Receiver Status Bit 1
mCAN3RFLG_CSCIF:    equ    %01000000                                ; CAN Status Change Interrupt Flag
mCAN3RFLG_WUPIF:    equ    %10000000                                ; Wake-up Interrupt Flag


;*** CAN3RIER - MSCAN 3 Receiver Interrupt Enable Register; 0x00000205 ***
CAN3RIER:           equ    $00000205                                ;*** CAN3RIER - MSCAN 3 Receiver Interrupt Enable Register; 0x00000205 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RIER_RXFIE:     equ    0                                         ; Receiver Full Interrupt Enable
CAN3RIER_OVRIE:     equ    1                                         ; Overrun Interrupt Enable
CAN3RIER_TSTATE0:   equ    2                                         ; Transmitter Status Change Enable 0
CAN3RIER_TSTATE1:   equ    3                                         ; Transmitter Status Change Enable 1
CAN3RIER_RSTATE0:   equ    4                                         ; Receiver Status Change Enable 0
CAN3RIER_RSTATE1:   equ    5                                         ; Receiver Status Change Enable 1
CAN3RIER_CSCIE:     equ    6                                         ; CAN Status Change Interrupt Enable
CAN3RIER_WUPIE:     equ    7                                         ; Wake-up Interrupt Enable
; bit position masks
mCAN3RIER_RXFIE:    equ    %00000001                                ; Receiver Full Interrupt Enable
mCAN3RIER_OVRIE:    equ    %00000010                                ; Overrun Interrupt Enable
mCAN3RIER_TSTATE0:  equ    %00000100                                ; Transmitter Status Change Enable 0
mCAN3RIER_TSTATE1:  equ    %00001000                                ; Transmitter Status Change Enable 1
mCAN3RIER_RSTATE0:  equ    %00010000                                ; Receiver Status Change Enable 0
mCAN3RIER_RSTATE1:  equ    %00100000                                ; Receiver Status Change Enable 1
mCAN3RIER_CSCIE:    equ    %01000000                                ; CAN Status Change Interrupt Enable
mCAN3RIER_WUPIE:    equ    %10000000                                ; Wake-up Interrupt Enable


;*** CAN3TFLG - MSCAN 3 Transmitter Flag Register; 0x00000206 ***
CAN3TFLG:           equ    $00000206                                ;*** CAN3TFLG - MSCAN 3 Transmitter Flag Register; 0x00000206 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TFLG_TXE0:      equ    0                                         ; Transmitter Buffer Empty 0
CAN3TFLG_TXE1:      equ    1                                         ; Transmitter Buffer Empty 1
CAN3TFLG_TXE2:      equ    2                                         ; Transmitter Buffer Empty 2
; bit position masks
mCAN3TFLG_TXE0:     equ    %00000001                                ; Transmitter Buffer Empty 0
mCAN3TFLG_TXE1:     equ    %00000010                                ; Transmitter Buffer Empty 1
mCAN3TFLG_TXE2:     equ    %00000100                                ; Transmitter Buffer Empty 2


;*** CAN3TIER - MSCAN 3 Transmitter Interrupt Enable Register; 0x00000207 ***
CAN3TIER:           equ    $00000207                                ;*** CAN3TIER - MSCAN 3 Transmitter Interrupt Enable Register; 0x00000207 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TIER_TXEIE0:    equ    0                                         ; Transmitter Empty Interrupt Enable 0
CAN3TIER_TXEIE1:    equ    1                                         ; Transmitter Empty Interrupt Enable 1
CAN3TIER_TXEIE2:    equ    2                                         ; Transmitter Empty Interrupt Enable 2
; bit position masks
mCAN3TIER_TXEIE0:   equ    %00000001                                ; Transmitter Empty Interrupt Enable 0
mCAN3TIER_TXEIE1:   equ    %00000010                                ; Transmitter Empty Interrupt Enable 1
mCAN3TIER_TXEIE2:   equ    %00000100                                ; Transmitter Empty Interrupt Enable 2


;*** CAN3TARQ - MSCAN 3 Transmitter Message Abort Request; 0x00000208 ***
CAN3TARQ:           equ    $00000208                                ;*** CAN3TARQ - MSCAN 3 Transmitter Message Abort Request; 0x00000208 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TARQ_ABTRQ0:    equ    0                                         ; Abort Request 0
CAN3TARQ_ABTRQ1:    equ    1                                         ; Abort Request 1
CAN3TARQ_ABTRQ2:    equ    2                                         ; Abort Request 2
; bit position masks
mCAN3TARQ_ABTRQ0:   equ    %00000001                                ; Abort Request 0
mCAN3TARQ_ABTRQ1:   equ    %00000010                                ; Abort Request 1
mCAN3TARQ_ABTRQ2:   equ    %00000100                                ; Abort Request 2


;*** CAN3TAAK - MSCAN 3 Transmitter Message Abort Control; 0x00000209 ***
CAN3TAAK:           equ    $00000209                                ;*** CAN3TAAK - MSCAN 3 Transmitter Message Abort Control; 0x00000209 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TAAK_ABTAK0:    equ    0                                         ; Abort Acknowledge 0
CAN3TAAK_ABTAK1:    equ    1                                         ; Abort Acknowledge 1
CAN3TAAK_ABTAK2:    equ    2                                         ; Abort Acknowledge 2
; bit position masks
mCAN3TAAK_ABTAK0:   equ    %00000001                                ; Abort Acknowledge 0
mCAN3TAAK_ABTAK1:   equ    %00000010                                ; Abort Acknowledge 1
mCAN3TAAK_ABTAK2:   equ    %00000100                                ; Abort Acknowledge 2


;*** CAN3TBSEL - MSCAN 3 Transmit Buffer Selection; 0x0000020A ***
CAN3TBSEL:          equ    $0000020A                                ;*** CAN3TBSEL - MSCAN 3 Transmit Buffer Selection; 0x0000020A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TBSEL_TX0:      equ    0                                         ; Transmit Buffer Select 0
CAN3TBSEL_TX1:      equ    1                                         ; Transmit Buffer Select 1
CAN3TBSEL_TX2:      equ    2                                         ; Transmit Buffer Select 2
; bit position masks
mCAN3TBSEL_TX0:     equ    %00000001                                ; Transmit Buffer Select 0
mCAN3TBSEL_TX1:     equ    %00000010                                ; Transmit Buffer Select 1
mCAN3TBSEL_TX2:     equ    %00000100                                ; Transmit Buffer Select 2


;*** CAN3IDAC - MSCAN 3 Identifier Acceptance Control Register; 0x0000020B ***
CAN3IDAC:           equ    $0000020B                                ;*** CAN3IDAC - MSCAN 3 Identifier Acceptance Control Register; 0x0000020B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDAC_IDHIT0:    equ    0                                         ; Identifier Acceptance Hit Indicator 0
CAN3IDAC_IDHIT1:    equ    1                                         ; Identifier Acceptance Hit Indicator 1
CAN3IDAC_IDHIT2:    equ    2                                         ; Identifier Acceptance Hit Indicator 2
CAN3IDAC_IDAM0:     equ    4                                         ; Identifier Acceptance Mode 0
CAN3IDAC_IDAM1:     equ    5                                         ; Identifier Acceptance Mode 1
; bit position masks
mCAN3IDAC_IDHIT0:   equ    %00000001                                ; Identifier Acceptance Hit Indicator 0
mCAN3IDAC_IDHIT1:   equ    %00000010                                ; Identifier Acceptance Hit Indicator 1
mCAN3IDAC_IDHIT2:   equ    %00000100                                ; Identifier Acceptance Hit Indicator 2
mCAN3IDAC_IDAM0:    equ    %00010000                                ; Identifier Acceptance Mode 0
mCAN3IDAC_IDAM1:    equ    %00100000                                ; Identifier Acceptance Mode 1


;*** CAN3RXERR - MSCAN 3 Receive Error Counter Register; 0x0000020E ***
CAN3RXERR:          equ    $0000020E                                ;*** CAN3RXERR - MSCAN 3 Receive Error Counter Register; 0x0000020E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXERR_RXERR0:   equ    0                                         ; Bit 0
CAN3RXERR_RXERR1:   equ    1                                         ; Bit 1
CAN3RXERR_RXERR2:   equ    2                                         ; Bit 2
CAN3RXERR_RXERR3:   equ    3                                         ; Bit 3
CAN3RXERR_RXERR4:   equ    4                                         ; Bit 4
CAN3RXERR_RXERR5:   equ    5                                         ; Bit 5
CAN3RXERR_RXERR6:   equ    6                                         ; Bit 6
CAN3RXERR_RXERR7:   equ    7                                         ; Bit 7
; bit position masks
mCAN3RXERR_RXERR0:  equ    %00000001                                ; Bit 0
mCAN3RXERR_RXERR1:  equ    %00000010                                ; Bit 1
mCAN3RXERR_RXERR2:  equ    %00000100                                ; Bit 2
mCAN3RXERR_RXERR3:  equ    %00001000                                ; Bit 3
mCAN3RXERR_RXERR4:  equ    %00010000                                ; Bit 4
mCAN3RXERR_RXERR5:  equ    %00100000                                ; Bit 5
mCAN3RXERR_RXERR6:  equ    %01000000                                ; Bit 6
mCAN3RXERR_RXERR7:  equ    %10000000                                ; Bit 7


;*** CAN3TXERR - MSCAN 3 Transmit Error Counter Register; 0x0000020F ***
CAN3TXERR:          equ    $0000020F                                ;*** CAN3TXERR - MSCAN 3 Transmit Error Counter Register; 0x0000020F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXERR_TXERR0:   equ    0                                         ; Bit 0
CAN3TXERR_TXERR1:   equ    1                                         ; Bit 1
CAN3TXERR_TXERR2:   equ    2                                         ; Bit 2
CAN3TXERR_TXERR3:   equ    3                                         ; Bit 3
CAN3TXERR_TXERR4:   equ    4                                         ; Bit 4
CAN3TXERR_TXERR5:   equ    5                                         ; Bit 5
CAN3TXERR_TXERR6:   equ    6                                         ; Bit 6
CAN3TXERR_TXERR7:   equ    7                                         ; Bit 7
; bit position masks
mCAN3TXERR_TXERR0:  equ    %00000001                                ; Bit 0
mCAN3TXERR_TXERR1:  equ    %00000010                                ; Bit 1
mCAN3TXERR_TXERR2:  equ    %00000100                                ; Bit 2
mCAN3TXERR_TXERR3:  equ    %00001000                                ; Bit 3
mCAN3TXERR_TXERR4:  equ    %00010000                                ; Bit 4
mCAN3TXERR_TXERR5:  equ    %00100000                                ; Bit 5
mCAN3TXERR_TXERR6:  equ    %01000000                                ; Bit 6
mCAN3TXERR_TXERR7:  equ    %10000000                                ; Bit 7


;*** CAN3IDAR0 - MSCAN 3 Identifier Acceptance Register 0; 0x00000210 ***
CAN3IDAR0:          equ    $00000210                                ;*** CAN3IDAR0 - MSCAN 3 Identifier Acceptance Register 0; 0x00000210 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDAR0_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN3IDAR0_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN3IDAR0_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN3IDAR0_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN3IDAR0_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN3IDAR0_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN3IDAR0_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN3IDAR0_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN3IDAR0_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN3IDAR0_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN3IDAR0_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN3IDAR0_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN3IDAR0_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN3IDAR0_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN3IDAR0_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN3IDAR0_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN3IDAR1 - MSCAN 3 Identifier Acceptance Register 1; 0x00000211 ***
CAN3IDAR1:          equ    $00000211                                ;*** CAN3IDAR1 - MSCAN 3 Identifier Acceptance Register 1; 0x00000211 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDAR1_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN3IDAR1_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN3IDAR1_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN3IDAR1_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN3IDAR1_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN3IDAR1_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN3IDAR1_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN3IDAR1_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN3IDAR1_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN3IDAR1_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN3IDAR1_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN3IDAR1_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN3IDAR1_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN3IDAR1_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN3IDAR1_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN3IDAR1_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN3IDAR2 - MSCAN 3 Identifier Acceptance Register 2; 0x00000212 ***
CAN3IDAR2:          equ    $00000212                                ;*** CAN3IDAR2 - MSCAN 3 Identifier Acceptance Register 2; 0x00000212 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDAR2_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN3IDAR2_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN3IDAR2_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN3IDAR2_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN3IDAR2_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN3IDAR2_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN3IDAR2_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN3IDAR2_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN3IDAR2_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN3IDAR2_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN3IDAR2_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN3IDAR2_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN3IDAR2_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN3IDAR2_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN3IDAR2_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN3IDAR2_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN3IDAR3 - MSCAN 3 Identifier Acceptance Register 3; 0x00000213 ***
CAN3IDAR3:          equ    $00000213                                ;*** CAN3IDAR3 - MSCAN 3 Identifier Acceptance Register 3; 0x00000213 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDAR3_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN3IDAR3_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN3IDAR3_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN3IDAR3_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN3IDAR3_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN3IDAR3_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN3IDAR3_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN3IDAR3_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN3IDAR3_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN3IDAR3_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN3IDAR3_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN3IDAR3_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN3IDAR3_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN3IDAR3_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN3IDAR3_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN3IDAR3_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN3IDMR0 - MSCAN 3 Identifier Mask Register 0; 0x00000214 ***
CAN3IDMR0:          equ    $00000214                                ;*** CAN3IDMR0 - MSCAN 3 Identifier Mask Register 0; 0x00000214 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDMR0_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN3IDMR0_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN3IDMR0_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN3IDMR0_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN3IDMR0_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN3IDMR0_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN3IDMR0_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN3IDMR0_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN3IDMR0_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN3IDMR0_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN3IDMR0_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN3IDMR0_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN3IDMR0_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN3IDMR0_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN3IDMR0_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN3IDMR0_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN3IDMR1 - MSCAN 3 Identifier Mask Register 1; 0x00000215 ***
CAN3IDMR1:          equ    $00000215                                ;*** CAN3IDMR1 - MSCAN 3 Identifier Mask Register 1; 0x00000215 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDMR1_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN3IDMR1_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN3IDMR1_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN3IDMR1_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN3IDMR1_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN3IDMR1_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN3IDMR1_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN3IDMR1_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN3IDMR1_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN3IDMR1_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN3IDMR1_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN3IDMR1_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN3IDMR1_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN3IDMR1_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN3IDMR1_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN3IDMR1_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN3IDMR2 - MSCAN 3 Identifier Mask Register 2; 0x00000216 ***
CAN3IDMR2:          equ    $00000216                                ;*** CAN3IDMR2 - MSCAN 3 Identifier Mask Register 2; 0x00000216 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDMR2_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN3IDMR2_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN3IDMR2_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN3IDMR2_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN3IDMR2_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN3IDMR2_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN3IDMR2_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN3IDMR2_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN3IDMR2_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN3IDMR2_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN3IDMR2_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN3IDMR2_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN3IDMR2_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN3IDMR2_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN3IDMR2_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN3IDMR2_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN3IDMR3 - MSCAN 3 Identifier Mask Register 3; 0x00000217 ***
CAN3IDMR3:          equ    $00000217                                ;*** CAN3IDMR3 - MSCAN 3 Identifier Mask Register 3; 0x00000217 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDMR3_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN3IDMR3_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN3IDMR3_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN3IDMR3_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN3IDMR3_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN3IDMR3_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN3IDMR3_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN3IDMR3_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN3IDMR3_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN3IDMR3_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN3IDMR3_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN3IDMR3_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN3IDMR3_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN3IDMR3_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN3IDMR3_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN3IDMR3_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN3IDAR4 - MSCAN 3 Identifier Acceptance Register 4; 0x00000218 ***
CAN3IDAR4:          equ    $00000218                                ;*** CAN3IDAR4 - MSCAN 3 Identifier Acceptance Register 4; 0x00000218 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDAR4_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN3IDAR4_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN3IDAR4_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN3IDAR4_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN3IDAR4_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN3IDAR4_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN3IDAR4_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN3IDAR4_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN3IDAR4_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN3IDAR4_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN3IDAR4_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN3IDAR4_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN3IDAR4_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN3IDAR4_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN3IDAR4_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN3IDAR4_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN3IDAR5 - MSCAN 3 Identifier Acceptance Register 5; 0x00000219 ***
CAN3IDAR5:          equ    $00000219                                ;*** CAN3IDAR5 - MSCAN 3 Identifier Acceptance Register 5; 0x00000219 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDAR5_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN3IDAR5_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN3IDAR5_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN3IDAR5_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN3IDAR5_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN3IDAR5_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN3IDAR5_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN3IDAR5_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN3IDAR5_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN3IDAR5_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN3IDAR5_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN3IDAR5_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN3IDAR5_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN3IDAR5_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN3IDAR5_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN3IDAR5_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN3IDAR6 - MSCAN 3 Identifier Acceptance Register 6; 0x0000021A ***
CAN3IDAR6:          equ    $0000021A                                ;*** CAN3IDAR6 - MSCAN 3 Identifier Acceptance Register 6; 0x0000021A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDAR6_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN3IDAR6_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN3IDAR6_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN3IDAR6_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN3IDAR6_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN3IDAR6_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN3IDAR6_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN3IDAR6_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN3IDAR6_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN3IDAR6_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN3IDAR6_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN3IDAR6_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN3IDAR6_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN3IDAR6_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN3IDAR6_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN3IDAR6_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN3IDAR7 - MSCAN 3 Identifier Acceptance Register 7; 0x0000021B ***
CAN3IDAR7:          equ    $0000021B                                ;*** CAN3IDAR7 - MSCAN 3 Identifier Acceptance Register 7; 0x0000021B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDAR7_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN3IDAR7_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN3IDAR7_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN3IDAR7_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN3IDAR7_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN3IDAR7_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN3IDAR7_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN3IDAR7_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN3IDAR7_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN3IDAR7_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN3IDAR7_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN3IDAR7_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN3IDAR7_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN3IDAR7_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN3IDAR7_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN3IDAR7_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN3IDMR4 - MSCAN 3 Identifier Mask Register 4; 0x0000021C ***
CAN3IDMR4:          equ    $0000021C                                ;*** CAN3IDMR4 - MSCAN 3 Identifier Mask Register 4; 0x0000021C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDMR4_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN3IDMR4_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN3IDMR4_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN3IDMR4_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN3IDMR4_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN3IDMR4_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN3IDMR4_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN3IDMR4_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN3IDMR4_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN3IDMR4_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN3IDMR4_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN3IDMR4_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN3IDMR4_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN3IDMR4_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN3IDMR4_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN3IDMR4_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN3IDMR5 - MSCAN 3 Identifier Mask Register 5; 0x0000021D ***
CAN3IDMR5:          equ    $0000021D                                ;*** CAN3IDMR5 - MSCAN 3 Identifier Mask Register 5; 0x0000021D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDMR5_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN3IDMR5_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN3IDMR5_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN3IDMR5_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN3IDMR5_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN3IDMR5_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN3IDMR5_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN3IDMR5_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN3IDMR5_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN3IDMR5_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN3IDMR5_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN3IDMR5_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN3IDMR5_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN3IDMR5_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN3IDMR5_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN3IDMR5_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN3IDMR6 - MSCAN 3 Identifier Mask Register 6; 0x0000021E ***
CAN3IDMR6:          equ    $0000021E                                ;*** CAN3IDMR6 - MSCAN 3 Identifier Mask Register 6; 0x0000021E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDMR6_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN3IDMR6_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN3IDMR6_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN3IDMR6_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN3IDMR6_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN3IDMR6_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN3IDMR6_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN3IDMR6_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN3IDMR6_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN3IDMR6_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN3IDMR6_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN3IDMR6_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN3IDMR6_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN3IDMR6_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN3IDMR6_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN3IDMR6_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN3IDMR7 - MSCAN 3 Identifier Mask Register 7; 0x0000021F ***
CAN3IDMR7:          equ    $0000021F                                ;*** CAN3IDMR7 - MSCAN 3 Identifier Mask Register 7; 0x0000021F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3IDMR7_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN3IDMR7_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN3IDMR7_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN3IDMR7_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN3IDMR7_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN3IDMR7_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN3IDMR7_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN3IDMR7_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN3IDMR7_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN3IDMR7_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN3IDMR7_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN3IDMR7_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN3IDMR7_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN3IDMR7_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN3IDMR7_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN3IDMR7_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN3RXIDR0 - MSCAN 3 Receive Identifier Register 0; 0x00000220 ***
CAN3RXIDR0:         equ    $00000220                                ;*** CAN3RXIDR0 - MSCAN 3 Receive Identifier Register 0; 0x00000220 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
CAN3RXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
CAN3RXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
CAN3RXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
CAN3RXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
CAN3RXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
CAN3RXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
CAN3RXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
; bit position masks
mCAN3RXIDR0_ID21:   equ    %00000001                                ; Extended format identifier Bit 21
mCAN3RXIDR0_ID22:   equ    %00000010                                ; Extended format identifier Bit 22
mCAN3RXIDR0_ID23:   equ    %00000100                                ; Extended format identifier Bit 23
mCAN3RXIDR0_ID24:   equ    %00001000                                ; Extended format identifier Bit 24
mCAN3RXIDR0_ID25:   equ    %00010000                                ; Extended format identifier Bit 25
mCAN3RXIDR0_ID26:   equ    %00100000                                ; Extended format identifier Bit 26
mCAN3RXIDR0_ID27:   equ    %01000000                                ; Extended format identifier Bit 27
mCAN3RXIDR0_ID28:   equ    %10000000                                ; Extended format identifier Bit 28


;*** CAN3RXIDR1 - MSCAN 3 Receive Identifier Register 1; 0x00000221 ***
CAN3RXIDR1:         equ    $00000221                                ;*** CAN3RXIDR1 - MSCAN 3 Receive Identifier Register 1; 0x00000221 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
CAN3RXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
CAN3RXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
CAN3RXIDR1_IDE:     equ    3                                         ; ID Extended
CAN3RXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
CAN3RXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
CAN3RXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
CAN3RXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
; bit position masks
mCAN3RXIDR1_ID15:   equ    %00000001                                ; Extended format identifier Bit 15
mCAN3RXIDR1_ID16:   equ    %00000010                                ; Extended format identifier Bit 16
mCAN3RXIDR1_ID17:   equ    %00000100                                ; Extended format identifier Bit 17
mCAN3RXIDR1_IDE:    equ    %00001000                                ; ID Extended
mCAN3RXIDR1_SRR:    equ    %00010000                                ; Substitute Remote Request
mCAN3RXIDR1_ID18:   equ    %00100000                                ; Extended format identifier Bit 18
mCAN3RXIDR1_ID19:   equ    %01000000                                ; Extended format identifier Bit 19
mCAN3RXIDR1_ID20:   equ    %10000000                                ; Extended format identifier Bit 20


;*** CAN3RXIDR2 - MSCAN 3 Receive Identifier Register 2; 0x00000222 ***
CAN3RXIDR2:         equ    $00000222                                ;*** CAN3RXIDR2 - MSCAN 3 Receive Identifier Register 2; 0x00000222 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
CAN3RXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
CAN3RXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
CAN3RXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
CAN3RXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
CAN3RXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
CAN3RXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
CAN3RXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
; bit position masks
mCAN3RXIDR2_ID7:    equ    %00000001                                ; Extended format identifier Bit 7
mCAN3RXIDR2_ID8:    equ    %00000010                                ; Extended format identifier Bit 8
mCAN3RXIDR2_ID9:    equ    %00000100                                ; Extended format identifier Bit 9
mCAN3RXIDR2_ID10:   equ    %00001000                                ; Extended format identifier Bit 10
mCAN3RXIDR2_ID11:   equ    %00010000                                ; Extended format identifier Bit 11
mCAN3RXIDR2_ID12:   equ    %00100000                                ; Extended format identifier Bit 12
mCAN3RXIDR2_ID13:   equ    %01000000                                ; Extended format identifier Bit 13
mCAN3RXIDR2_ID14:   equ    %10000000                                ; Extended format identifier Bit 14


;*** CAN3RXIDR3 - MSCAN 3 Receive Identifier Register 3; 0x00000223 ***
CAN3RXIDR3:         equ    $00000223                                ;*** CAN3RXIDR3 - MSCAN 3 Receive Identifier Register 3; 0x00000223 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
CAN3RXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
CAN3RXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
CAN3RXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
CAN3RXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
CAN3RXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
CAN3RXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
CAN3RXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
; bit position masks
mCAN3RXIDR3_RTR:    equ    %00000001                                ; Remote Transmission Request
mCAN3RXIDR3_ID0:    equ    %00000010                                ; Extended format identifier Bit 0
mCAN3RXIDR3_ID1:    equ    %00000100                                ; Extended format identifier Bit 1
mCAN3RXIDR3_ID2:    equ    %00001000                                ; Extended format identifier Bit 2
mCAN3RXIDR3_ID3:    equ    %00010000                                ; Extended format identifier Bit 3
mCAN3RXIDR3_ID4:    equ    %00100000                                ; Extended format identifier Bit 4
mCAN3RXIDR3_ID5:    equ    %01000000                                ; Extended format identifier Bit 5
mCAN3RXIDR3_ID6:    equ    %10000000                                ; Extended format identifier Bit 6


;*** CAN3RXDSR0 - MSCAN 3 Receive Data Segment Register 0; 0x00000224 ***
CAN3RXDSR0:         equ    $00000224                                ;*** CAN3RXDSR0 - MSCAN 3 Receive Data Segment Register 0; 0x00000224 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXDSR0_DB0:     equ    0                                         ; Data Bit 0
CAN3RXDSR0_DB1:     equ    1                                         ; Data Bit 1
CAN3RXDSR0_DB2:     equ    2                                         ; Data Bit 2
CAN3RXDSR0_DB3:     equ    3                                         ; Data Bit 3
CAN3RXDSR0_DB4:     equ    4                                         ; Data Bit 4
CAN3RXDSR0_DB5:     equ    5                                         ; Data Bit 5
CAN3RXDSR0_DB6:     equ    6                                         ; Data Bit 6
CAN3RXDSR0_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3RXDSR0_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3RXDSR0_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3RXDSR0_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3RXDSR0_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3RXDSR0_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3RXDSR0_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3RXDSR0_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3RXDSR0_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3RXDSR1 - MSCAN 3 Receive Data Segment Register 1; 0x00000225 ***
CAN3RXDSR1:         equ    $00000225                                ;*** CAN3RXDSR1 - MSCAN 3 Receive Data Segment Register 1; 0x00000225 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXDSR1_DB0:     equ    0                                         ; Data Bit 0
CAN3RXDSR1_DB1:     equ    1                                         ; Data Bit 1
CAN3RXDSR1_DB2:     equ    2                                         ; Data Bit 2
CAN3RXDSR1_DB3:     equ    3                                         ; Data Bit 3
CAN3RXDSR1_DB4:     equ    4                                         ; Data Bit 4
CAN3RXDSR1_DB5:     equ    5                                         ; Data Bit 5
CAN3RXDSR1_DB6:     equ    6                                         ; Data Bit 6
CAN3RXDSR1_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3RXDSR1_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3RXDSR1_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3RXDSR1_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3RXDSR1_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3RXDSR1_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3RXDSR1_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3RXDSR1_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3RXDSR1_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3RXDSR2 - MSCAN 3 Receive Data Segment Register 2; 0x00000226 ***
CAN3RXDSR2:         equ    $00000226                                ;*** CAN3RXDSR2 - MSCAN 3 Receive Data Segment Register 2; 0x00000226 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXDSR2_DB0:     equ    0                                         ; Data Bit 0
CAN3RXDSR2_DB1:     equ    1                                         ; Data Bit 1
CAN3RXDSR2_DB2:     equ    2                                         ; Data Bit 2
CAN3RXDSR2_DB3:     equ    3                                         ; Data Bit 3
CAN3RXDSR2_DB4:     equ    4                                         ; Data Bit 4
CAN3RXDSR2_DB5:     equ    5                                         ; Data Bit 5
CAN3RXDSR2_DB6:     equ    6                                         ; Data Bit 6
CAN3RXDSR2_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3RXDSR2_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3RXDSR2_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3RXDSR2_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3RXDSR2_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3RXDSR2_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3RXDSR2_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3RXDSR2_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3RXDSR2_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3RXDSR3 - MSCAN 3 Receive Data Segment Register 3; 0x00000227 ***
CAN3RXDSR3:         equ    $00000227                                ;*** CAN3RXDSR3 - MSCAN 3 Receive Data Segment Register 3; 0x00000227 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXDSR3_DB0:     equ    0                                         ; Data Bit 0
CAN3RXDSR3_DB1:     equ    1                                         ; Data Bit 1
CAN3RXDSR3_DB2:     equ    2                                         ; Data Bit 2
CAN3RXDSR3_DB3:     equ    3                                         ; Data Bit 3
CAN3RXDSR3_DB4:     equ    4                                         ; Data Bit 4
CAN3RXDSR3_DB5:     equ    5                                         ; Data Bit 5
CAN3RXDSR3_DB6:     equ    6                                         ; Data Bit 6
CAN3RXDSR3_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3RXDSR3_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3RXDSR3_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3RXDSR3_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3RXDSR3_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3RXDSR3_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3RXDSR3_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3RXDSR3_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3RXDSR3_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3RXDSR4 - MSCAN 3 Receive Data Segment Register 4; 0x00000228 ***
CAN3RXDSR4:         equ    $00000228                                ;*** CAN3RXDSR4 - MSCAN 3 Receive Data Segment Register 4; 0x00000228 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXDSR4_DB0:     equ    0                                         ; Data Bit 0
CAN3RXDSR4_DB1:     equ    1                                         ; Data Bit 1
CAN3RXDSR4_DB2:     equ    2                                         ; Data Bit 2
CAN3RXDSR4_DB3:     equ    3                                         ; Data Bit 3
CAN3RXDSR4_DB4:     equ    4                                         ; Data Bit 4
CAN3RXDSR4_DB5:     equ    5                                         ; Data Bit 5
CAN3RXDSR4_DB6:     equ    6                                         ; Data Bit 6
CAN3RXDSR4_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3RXDSR4_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3RXDSR4_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3RXDSR4_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3RXDSR4_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3RXDSR4_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3RXDSR4_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3RXDSR4_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3RXDSR4_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3RXDSR5 - MSCAN 3 Receive Data Segment Register 5; 0x00000229 ***
CAN3RXDSR5:         equ    $00000229                                ;*** CAN3RXDSR5 - MSCAN 3 Receive Data Segment Register 5; 0x00000229 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXDSR5_DB0:     equ    0                                         ; Data Bit 0
CAN3RXDSR5_DB1:     equ    1                                         ; Data Bit 1
CAN3RXDSR5_DB2:     equ    2                                         ; Data Bit 2
CAN3RXDSR5_DB3:     equ    3                                         ; Data Bit 3
CAN3RXDSR5_DB4:     equ    4                                         ; Data Bit 4
CAN3RXDSR5_DB5:     equ    5                                         ; Data Bit 5
CAN3RXDSR5_DB6:     equ    6                                         ; Data Bit 6
CAN3RXDSR5_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3RXDSR5_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3RXDSR5_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3RXDSR5_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3RXDSR5_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3RXDSR5_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3RXDSR5_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3RXDSR5_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3RXDSR5_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3RXDSR6 - MSCAN 3 Receive Data Segment Register 6; 0x0000022A ***
CAN3RXDSR6:         equ    $0000022A                                ;*** CAN3RXDSR6 - MSCAN 3 Receive Data Segment Register 6; 0x0000022A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXDSR6_DB0:     equ    0                                         ; Data Bit 0
CAN3RXDSR6_DB1:     equ    1                                         ; Data Bit 1
CAN3RXDSR6_DB2:     equ    2                                         ; Data Bit 2
CAN3RXDSR6_DB3:     equ    3                                         ; Data Bit 3
CAN3RXDSR6_DB4:     equ    4                                         ; Data Bit 4
CAN3RXDSR6_DB5:     equ    5                                         ; Data Bit 5
CAN3RXDSR6_DB6:     equ    6                                         ; Data Bit 6
CAN3RXDSR6_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3RXDSR6_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3RXDSR6_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3RXDSR6_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3RXDSR6_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3RXDSR6_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3RXDSR6_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3RXDSR6_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3RXDSR6_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3RXDSR7 - MSCAN 3 Receive Data Segment Register 7; 0x0000022B ***
CAN3RXDSR7:         equ    $0000022B                                ;*** CAN3RXDSR7 - MSCAN 3 Receive Data Segment Register 7; 0x0000022B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXDSR7_DB0:     equ    0                                         ; Data Bit 0
CAN3RXDSR7_DB1:     equ    1                                         ; Data Bit 1
CAN3RXDSR7_DB2:     equ    2                                         ; Data Bit 2
CAN3RXDSR7_DB3:     equ    3                                         ; Data Bit 3
CAN3RXDSR7_DB4:     equ    4                                         ; Data Bit 4
CAN3RXDSR7_DB5:     equ    5                                         ; Data Bit 5
CAN3RXDSR7_DB6:     equ    6                                         ; Data Bit 6
CAN3RXDSR7_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3RXDSR7_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3RXDSR7_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3RXDSR7_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3RXDSR7_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3RXDSR7_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3RXDSR7_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3RXDSR7_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3RXDSR7_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3RXDLR - MSCAN 3 Receive Data Length Register; 0x0000022C ***
CAN3RXDLR:          equ    $0000022C                                ;*** CAN3RXDLR - MSCAN 3 Receive Data Length Register; 0x0000022C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3RXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
CAN3RXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
CAN3RXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
CAN3RXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
; bit position masks
mCAN3RXDLR_DLC0:    equ    %00000001                                ; Data Length Code Bit 0
mCAN3RXDLR_DLC1:    equ    %00000010                                ; Data Length Code Bit 1
mCAN3RXDLR_DLC2:    equ    %00000100                                ; Data Length Code Bit 2
mCAN3RXDLR_DLC3:    equ    %00001000                                ; Data Length Code Bit 3


;*** CAN3TXIDR0 - MSCAN 3 Transmit Identifier Register 0; 0x00000230 ***
CAN3TXIDR0:         equ    $00000230                                ;*** CAN3TXIDR0 - MSCAN 3 Transmit Identifier Register 0; 0x00000230 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
CAN3TXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
CAN3TXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
CAN3TXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
CAN3TXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
CAN3TXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
CAN3TXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
CAN3TXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
; bit position masks
mCAN3TXIDR0_ID21:   equ    %00000001                                ; Extended format identifier Bit 21
mCAN3TXIDR0_ID22:   equ    %00000010                                ; Extended format identifier Bit 22
mCAN3TXIDR0_ID23:   equ    %00000100                                ; Extended format identifier Bit 23
mCAN3TXIDR0_ID24:   equ    %00001000                                ; Extended format identifier Bit 24
mCAN3TXIDR0_ID25:   equ    %00010000                                ; Extended format identifier Bit 25
mCAN3TXIDR0_ID26:   equ    %00100000                                ; Extended format identifier Bit 26
mCAN3TXIDR0_ID27:   equ    %01000000                                ; Extended format identifier Bit 27
mCAN3TXIDR0_ID28:   equ    %10000000                                ; Extended format identifier Bit 28


;*** CAN3TXIDR1 - MSCAN 3 Transmit Identifier Register 1; 0x00000231 ***
CAN3TXIDR1:         equ    $00000231                                ;*** CAN3TXIDR1 - MSCAN 3 Transmit Identifier Register 1; 0x00000231 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
CAN3TXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
CAN3TXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
CAN3TXIDR1_IDE:     equ    3                                         ; ID Extended
CAN3TXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
CAN3TXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
CAN3TXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
CAN3TXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
; bit position masks
mCAN3TXIDR1_ID15:   equ    %00000001                                ; Extended format identifier Bit 15
mCAN3TXIDR1_ID16:   equ    %00000010                                ; Extended format identifier Bit 16
mCAN3TXIDR1_ID17:   equ    %00000100                                ; Extended format identifier Bit 17
mCAN3TXIDR1_IDE:    equ    %00001000                                ; ID Extended
mCAN3TXIDR1_SRR:    equ    %00010000                                ; Substitute Remote Request
mCAN3TXIDR1_ID18:   equ    %00100000                                ; Extended format identifier Bit 18
mCAN3TXIDR1_ID19:   equ    %01000000                                ; Extended format identifier Bit 19
mCAN3TXIDR1_ID20:   equ    %10000000                                ; Extended format identifier Bit 20


;*** CAN3TXIDR2 - MSCAN 3 Transmit Identifier Register 2; 0x00000232 ***
CAN3TXIDR2:         equ    $00000232                                ;*** CAN3TXIDR2 - MSCAN 3 Transmit Identifier Register 2; 0x00000232 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
CAN3TXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
CAN3TXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
CAN3TXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
CAN3TXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
CAN3TXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
CAN3TXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
CAN3TXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
; bit position masks
mCAN3TXIDR2_ID7:    equ    %00000001                                ; Extended format identifier Bit 7
mCAN3TXIDR2_ID8:    equ    %00000010                                ; Extended format identifier Bit 8
mCAN3TXIDR2_ID9:    equ    %00000100                                ; Extended format identifier Bit 9
mCAN3TXIDR2_ID10:   equ    %00001000                                ; Extended format identifier Bit 10
mCAN3TXIDR2_ID11:   equ    %00010000                                ; Extended format identifier Bit 11
mCAN3TXIDR2_ID12:   equ    %00100000                                ; Extended format identifier Bit 12
mCAN3TXIDR2_ID13:   equ    %01000000                                ; Extended format identifier Bit 13
mCAN3TXIDR2_ID14:   equ    %10000000                                ; Extended format identifier Bit 14


;*** CAN3TXIDR3 - MSCAN 3 Transmit Identifier Register 3; 0x00000233 ***
CAN3TXIDR3:         equ    $00000233                                ;*** CAN3TXIDR3 - MSCAN 3 Transmit Identifier Register 3; 0x00000233 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
CAN3TXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
CAN3TXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
CAN3TXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
CAN3TXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
CAN3TXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
CAN3TXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
CAN3TXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
; bit position masks
mCAN3TXIDR3_RTR:    equ    %00000001                                ; Remote Transmission Request
mCAN3TXIDR3_ID0:    equ    %00000010                                ; Extended format identifier Bit 0
mCAN3TXIDR3_ID1:    equ    %00000100                                ; Extended format identifier Bit 1
mCAN3TXIDR3_ID2:    equ    %00001000                                ; Extended format identifier Bit 2
mCAN3TXIDR3_ID3:    equ    %00010000                                ; Extended format identifier Bit 3
mCAN3TXIDR3_ID4:    equ    %00100000                                ; Extended format identifier Bit 4
mCAN3TXIDR3_ID5:    equ    %01000000                                ; Extended format identifier Bit 5
mCAN3TXIDR3_ID6:    equ    %10000000                                ; Extended format identifier Bit 6


;*** CAN3TXDSR0 - MSCAN 3 Transmit Data Segment Register 0; 0x00000234 ***
CAN3TXDSR0:         equ    $00000234                                ;*** CAN3TXDSR0 - MSCAN 3 Transmit Data Segment Register 0; 0x00000234 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXDSR0_DB0:     equ    0                                         ; Data Bit 0
CAN3TXDSR0_DB1:     equ    1                                         ; Data Bit 1
CAN3TXDSR0_DB2:     equ    2                                         ; Data Bit 2
CAN3TXDSR0_DB3:     equ    3                                         ; Data Bit 3
CAN3TXDSR0_DB4:     equ    4                                         ; Data Bit 4
CAN3TXDSR0_DB5:     equ    5                                         ; Data Bit 5
CAN3TXDSR0_DB6:     equ    6                                         ; Data Bit 6
CAN3TXDSR0_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3TXDSR0_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3TXDSR0_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3TXDSR0_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3TXDSR0_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3TXDSR0_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3TXDSR0_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3TXDSR0_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3TXDSR0_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3TXDSR1 - MSCAN 3 Transmit Data Segment Register 1; 0x00000235 ***
CAN3TXDSR1:         equ    $00000235                                ;*** CAN3TXDSR1 - MSCAN 3 Transmit Data Segment Register 1; 0x00000235 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXDSR1_DB0:     equ    0                                         ; Data Bit 0
CAN3TXDSR1_DB1:     equ    1                                         ; Data Bit 1
CAN3TXDSR1_DB2:     equ    2                                         ; Data Bit 2
CAN3TXDSR1_DB3:     equ    3                                         ; Data Bit 3
CAN3TXDSR1_DB4:     equ    4                                         ; Data Bit 4
CAN3TXDSR1_DB5:     equ    5                                         ; Data Bit 5
CAN3TXDSR1_DB6:     equ    6                                         ; Data Bit 6
CAN3TXDSR1_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3TXDSR1_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3TXDSR1_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3TXDSR1_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3TXDSR1_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3TXDSR1_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3TXDSR1_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3TXDSR1_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3TXDSR1_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3TXDSR2 - MSCAN 3 Transmit Data Segment Register 2; 0x00000236 ***
CAN3TXDSR2:         equ    $00000236                                ;*** CAN3TXDSR2 - MSCAN 3 Transmit Data Segment Register 2; 0x00000236 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXDSR2_DB0:     equ    0                                         ; Data Bit 0
CAN3TXDSR2_DB1:     equ    1                                         ; Data Bit 1
CAN3TXDSR2_DB2:     equ    2                                         ; Data Bit 2
CAN3TXDSR2_DB3:     equ    3                                         ; Data Bit 3
CAN3TXDSR2_DB4:     equ    4                                         ; Data Bit 4
CAN3TXDSR2_DB5:     equ    5                                         ; Data Bit 5
CAN3TXDSR2_DB6:     equ    6                                         ; Data Bit 6
CAN3TXDSR2_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3TXDSR2_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3TXDSR2_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3TXDSR2_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3TXDSR2_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3TXDSR2_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3TXDSR2_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3TXDSR2_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3TXDSR2_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3TXDSR3 - MSCAN 3 Transmit Data Segment Register 3; 0x00000237 ***
CAN3TXDSR3:         equ    $00000237                                ;*** CAN3TXDSR3 - MSCAN 3 Transmit Data Segment Register 3; 0x00000237 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXDSR3_DB0:     equ    0                                         ; Data Bit 0
CAN3TXDSR3_DB1:     equ    1                                         ; Data Bit 1
CAN3TXDSR3_DB2:     equ    2                                         ; Data Bit 2
CAN3TXDSR3_DB3:     equ    3                                         ; Data Bit 3
CAN3TXDSR3_DB4:     equ    4                                         ; Data Bit 4
CAN3TXDSR3_DB5:     equ    5                                         ; Data Bit 5
CAN3TXDSR3_DB6:     equ    6                                         ; Data Bit 6
CAN3TXDSR3_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3TXDSR3_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3TXDSR3_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3TXDSR3_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3TXDSR3_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3TXDSR3_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3TXDSR3_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3TXDSR3_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3TXDSR3_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3TXDSR4 - MSCAN 3 Transmit Data Segment Register 4; 0x00000238 ***
CAN3TXDSR4:         equ    $00000238                                ;*** CAN3TXDSR4 - MSCAN 3 Transmit Data Segment Register 4; 0x00000238 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXDSR4_DB0:     equ    0                                         ; Data Bit 0
CAN3TXDSR4_DB1:     equ    1                                         ; Data Bit 1
CAN3TXDSR4_DB2:     equ    2                                         ; Data Bit 2
CAN3TXDSR4_DB3:     equ    3                                         ; Data Bit 3
CAN3TXDSR4_DB4:     equ    4                                         ; Data Bit 4
CAN3TXDSR4_DB5:     equ    5                                         ; Data Bit 5
CAN3TXDSR4_DB6:     equ    6                                         ; Data Bit 6
CAN3TXDSR4_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3TXDSR4_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3TXDSR4_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3TXDSR4_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3TXDSR4_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3TXDSR4_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3TXDSR4_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3TXDSR4_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3TXDSR4_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3TXDSR5 - MSCAN 3 Transmit Data Segment Register 5; 0x00000239 ***
CAN3TXDSR5:         equ    $00000239                                ;*** CAN3TXDSR5 - MSCAN 3 Transmit Data Segment Register 5; 0x00000239 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXDSR5_DB0:     equ    0                                         ; Data Bit 0
CAN3TXDSR5_DB1:     equ    1                                         ; Data Bit 1
CAN3TXDSR5_DB2:     equ    2                                         ; Data Bit 2
CAN3TXDSR5_DB3:     equ    3                                         ; Data Bit 3
CAN3TXDSR5_DB4:     equ    4                                         ; Data Bit 4
CAN3TXDSR5_DB5:     equ    5                                         ; Data Bit 5
CAN3TXDSR5_DB6:     equ    6                                         ; Data Bit 6
CAN3TXDSR5_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3TXDSR5_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3TXDSR5_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3TXDSR5_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3TXDSR5_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3TXDSR5_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3TXDSR5_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3TXDSR5_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3TXDSR5_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3TXDSR6 - MSCAN 3 Transmit Data Segment Register 6; 0x0000023A ***
CAN3TXDSR6:         equ    $0000023A                                ;*** CAN3TXDSR6 - MSCAN 3 Transmit Data Segment Register 6; 0x0000023A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXDSR6_DB0:     equ    0                                         ; Data Bit 0
CAN3TXDSR6_DB1:     equ    1                                         ; Data Bit 1
CAN3TXDSR6_DB2:     equ    2                                         ; Data Bit 2
CAN3TXDSR6_DB3:     equ    3                                         ; Data Bit 3
CAN3TXDSR6_DB4:     equ    4                                         ; Data Bit 4
CAN3TXDSR6_DB5:     equ    5                                         ; Data Bit 5
CAN3TXDSR6_DB6:     equ    6                                         ; Data Bit 6
CAN3TXDSR6_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3TXDSR6_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3TXDSR6_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3TXDSR6_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3TXDSR6_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3TXDSR6_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3TXDSR6_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3TXDSR6_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3TXDSR6_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3TXDSR7 - MSCAN 3 Transmit Data Segment Register 7; 0x0000023B ***
CAN3TXDSR7:         equ    $0000023B                                ;*** CAN3TXDSR7 - MSCAN 3 Transmit Data Segment Register 7; 0x0000023B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXDSR7_DB0:     equ    0                                         ; Data Bit 0
CAN3TXDSR7_DB1:     equ    1                                         ; Data Bit 1
CAN3TXDSR7_DB2:     equ    2                                         ; Data Bit 2
CAN3TXDSR7_DB3:     equ    3                                         ; Data Bit 3
CAN3TXDSR7_DB4:     equ    4                                         ; Data Bit 4
CAN3TXDSR7_DB5:     equ    5                                         ; Data Bit 5
CAN3TXDSR7_DB6:     equ    6                                         ; Data Bit 6
CAN3TXDSR7_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN3TXDSR7_DB0:    equ    %00000001                                ; Data Bit 0
mCAN3TXDSR7_DB1:    equ    %00000010                                ; Data Bit 1
mCAN3TXDSR7_DB2:    equ    %00000100                                ; Data Bit 2
mCAN3TXDSR7_DB3:    equ    %00001000                                ; Data Bit 3
mCAN3TXDSR7_DB4:    equ    %00010000                                ; Data Bit 4
mCAN3TXDSR7_DB5:    equ    %00100000                                ; Data Bit 5
mCAN3TXDSR7_DB6:    equ    %01000000                                ; Data Bit 6
mCAN3TXDSR7_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN3TXDLR - MSCAN 3 Transmit Data Length Register; 0x0000023C ***
CAN3TXDLR:          equ    $0000023C                                ;*** CAN3TXDLR - MSCAN 3 Transmit Data Length Register; 0x0000023C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
CAN3TXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
CAN3TXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
CAN3TXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
; bit position masks
mCAN3TXDLR_DLC0:    equ    %00000001                                ; Data Length Code Bit 0
mCAN3TXDLR_DLC1:    equ    %00000010                                ; Data Length Code Bit 1
mCAN3TXDLR_DLC2:    equ    %00000100                                ; Data Length Code Bit 2
mCAN3TXDLR_DLC3:    equ    %00001000                                ; Data Length Code Bit 3


;*** CAN3TXTBPR - MSCAN 3 Transmit Buffer Priority; 0x0000023F ***
CAN3TXTBPR:         equ    $0000023F                                ;*** CAN3TXTBPR - MSCAN 3 Transmit Buffer Priority; 0x0000023F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN3TXTBPR_PRIO0:   equ    0                                         ; Transmit Buffer Priority Bit 0
CAN3TXTBPR_PRIO1:   equ    1                                         ; Transmit Buffer Priority Bit 1
CAN3TXTBPR_PRIO2:   equ    2                                         ; Transmit Buffer Priority Bit 2
CAN3TXTBPR_PRIO3:   equ    3                                         ; Transmit Buffer Priority Bit 3
CAN3TXTBPR_PRIO4:   equ    4                                         ; Transmit Buffer Priority Bit 4
CAN3TXTBPR_PRIO5:   equ    5                                         ; Transmit Buffer Priority Bit 5
CAN3TXTBPR_PRIO6:   equ    6                                         ; Transmit Buffer Priority Bit 6
CAN3TXTBPR_PRIO7:   equ    7                                         ; Transmit Buffer Priority Bit 7
; bit position masks
mCAN3TXTBPR_PRIO0:  equ    %00000001                                ; Transmit Buffer Priority Bit 0
mCAN3TXTBPR_PRIO1:  equ    %00000010                                ; Transmit Buffer Priority Bit 1
mCAN3TXTBPR_PRIO2:  equ    %00000100                                ; Transmit Buffer Priority Bit 2
mCAN3TXTBPR_PRIO3:  equ    %00001000                                ; Transmit Buffer Priority Bit 3
mCAN3TXTBPR_PRIO4:  equ    %00010000                                ; Transmit Buffer Priority Bit 4
mCAN3TXTBPR_PRIO5:  equ    %00100000                                ; Transmit Buffer Priority Bit 5
mCAN3TXTBPR_PRIO6:  equ    %01000000                                ; Transmit Buffer Priority Bit 6
mCAN3TXTBPR_PRIO7:  equ    %10000000                                ; Transmit Buffer Priority Bit 7


;*** PTT - Port T I/O Register; 0x00000240 ***
PTT:                equ    $00000240                                ;*** PTT - Port T I/O Register; 0x00000240 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTT_PTT0:           equ    0                                         ; Port T Bit 0
PTT_PTT1:           equ    1                                         ; Port T Bit 1
PTT_PTT2:           equ    2                                         ; Port T Bit 2
PTT_PTT3:           equ    3                                         ; Port T Bit 3
PTT_PTT4:           equ    4                                         ; Port T Bit 4
PTT_PTT5:           equ    5                                         ; Port T Bit 5
PTT_PTT6:           equ    6                                         ; Port T Bit 6
PTT_PTT7:           equ    7                                         ; Port T Bit 7
; bit position masks
mPTT_PTT0:          equ    %00000001                                ; Port T Bit 0
mPTT_PTT1:          equ    %00000010                                ; Port T Bit 1
mPTT_PTT2:          equ    %00000100                                ; Port T Bit 2
mPTT_PTT3:          equ    %00001000                                ; Port T Bit 3
mPTT_PTT4:          equ    %00010000                                ; Port T Bit 4
mPTT_PTT5:          equ    %00100000                                ; Port T Bit 5
mPTT_PTT6:          equ    %01000000                                ; Port T Bit 6
mPTT_PTT7:          equ    %10000000                                ; Port T Bit 7


;*** PTIT - Port T Input; 0x00000241 ***
PTIT:               equ    $00000241                                ;*** PTIT - Port T Input; 0x00000241 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTIT_PTIT0:         equ    0                                         ; Port T Bit 0
PTIT_PTIT1:         equ    1                                         ; Port T Bit 1
PTIT_PTIT2:         equ    2                                         ; Port T Bit 2
PTIT_PTIT3:         equ    3                                         ; Port T Bit 3
PTIT_PTIT4:         equ    4                                         ; Port T Bit 4
PTIT_PTIT5:         equ    5                                         ; Port T Bit 5
PTIT_PTIT6:         equ    6                                         ; Port T Bit 6
PTIT_PTIT7:         equ    7                                         ; Port T Bit 7
; bit position masks
mPTIT_PTIT0:        equ    %00000001                                ; Port T Bit 0
mPTIT_PTIT1:        equ    %00000010                                ; Port T Bit 1
mPTIT_PTIT2:        equ    %00000100                                ; Port T Bit 2
mPTIT_PTIT3:        equ    %00001000                                ; Port T Bit 3
mPTIT_PTIT4:        equ    %00010000                                ; Port T Bit 4
mPTIT_PTIT5:        equ    %00100000                                ; Port T Bit 5
mPTIT_PTIT6:        equ    %01000000                                ; Port T Bit 6
mPTIT_PTIT7:        equ    %10000000                                ; Port T Bit 7


;*** DDRT - Port T Data Direction Register; 0x00000242 ***
DDRT:               equ    $00000242                                ;*** DDRT - Port T Data Direction Register; 0x00000242 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DDRT_DDRT0:         equ    0                                         ; Data Direction Port T Bit 0
DDRT_DDRT1:         equ    1                                         ; Data Direction Port T Bit 1
DDRT_DDRT2:         equ    2                                         ; Data Direction Port T Bit 2
DDRT_DDRT3:         equ    3                                         ; Data Direction Port T Bit 3
DDRT_DDRT4:         equ    4                                         ; Data Direction Port T Bit 4
DDRT_DDRT5:         equ    5                                         ; Data Direction Port T Bit 5
DDRT_DDRT6:         equ    6                                         ; Data Direction Port T Bit 6
DDRT_DDRT7:         equ    7                                         ; Data Direction Port T Bit 7
; bit position masks
mDDRT_DDRT0:        equ    %00000001                                ; Data Direction Port T Bit 0
mDDRT_DDRT1:        equ    %00000010                                ; Data Direction Port T Bit 1
mDDRT_DDRT2:        equ    %00000100                                ; Data Direction Port T Bit 2
mDDRT_DDRT3:        equ    %00001000                                ; Data Direction Port T Bit 3
mDDRT_DDRT4:        equ    %00010000                                ; Data Direction Port T Bit 4
mDDRT_DDRT5:        equ    %00100000                                ; Data Direction Port T Bit 5
mDDRT_DDRT6:        equ    %01000000                                ; Data Direction Port T Bit 6
mDDRT_DDRT7:        equ    %10000000                                ; Data Direction Port T Bit 7


;*** RDRT - Port T Reduced Drive Register; 0x00000243 ***
RDRT:               equ    $00000243                                ;*** RDRT - Port T Reduced Drive Register; 0x00000243 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
RDRT_RDRT0:         equ    0                                         ; Reduced Drive Port T Bit 0
RDRT_RDRT1:         equ    1                                         ; Reduced Drive Port T Bit 1
RDRT_RDRT2:         equ    2                                         ; Reduced Drive Port T Bit 2
RDRT_RDRT3:         equ    3                                         ; Reduced Drive Port T Bit 3
RDRT_RDRT4:         equ    4                                         ; Reduced Drive Port T Bit 4
RDRT_RDRT5:         equ    5                                         ; Reduced Drive Port T Bit 5
RDRT_RDRT6:         equ    6                                         ; Reduced Drive Port T Bit 6
RDRT_RDRT7:         equ    7                                         ; Reduced Drive Port T Bit 7
; bit position masks
mRDRT_RDRT0:        equ    %00000001                                ; Reduced Drive Port T Bit 0
mRDRT_RDRT1:        equ    %00000010                                ; Reduced Drive Port T Bit 1
mRDRT_RDRT2:        equ    %00000100                                ; Reduced Drive Port T Bit 2
mRDRT_RDRT3:        equ    %00001000                                ; Reduced Drive Port T Bit 3
mRDRT_RDRT4:        equ    %00010000                                ; Reduced Drive Port T Bit 4
mRDRT_RDRT5:        equ    %00100000                                ; Reduced Drive Port T Bit 5
mRDRT_RDRT6:        equ    %01000000                                ; Reduced Drive Port T Bit 6
mRDRT_RDRT7:        equ    %10000000                                ; Reduced Drive Port T Bit 7


;*** PERT - Port T Pull Device Enable Register; 0x00000244 ***
PERT:               equ    $00000244                                ;*** PERT - Port T Pull Device Enable Register; 0x00000244 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PERT_PERT0:         equ    0                                         ; Pull Device Enable Port T Bit 0
PERT_PERT1:         equ    1                                         ; Pull Device Enable Port T Bit 1
PERT_PERT2:         equ    2                                         ; Pull Device Enable Port T Bit 2
PERT_PERT3:         equ    3                                         ; Pull Device Enable Port T Bit 3
PERT_PERT4:         equ    4                                         ; Pull Device Enable Port T Bit 4
PERT_PERT5:         equ    5                                         ; Pull Device Enable Port T Bit 5
PERT_PERT6:         equ    6                                         ; Pull Device Enable Port T Bit 6
PERT_PERT7:         equ    7                                         ; Pull Device Enable Port T Bit 7
; bit position masks
mPERT_PERT0:        equ    %00000001                                ; Pull Device Enable Port T Bit 0
mPERT_PERT1:        equ    %00000010                                ; Pull Device Enable Port T Bit 1
mPERT_PERT2:        equ    %00000100                                ; Pull Device Enable Port T Bit 2
mPERT_PERT3:        equ    %00001000                                ; Pull Device Enable Port T Bit 3
mPERT_PERT4:        equ    %00010000                                ; Pull Device Enable Port T Bit 4
mPERT_PERT5:        equ    %00100000                                ; Pull Device Enable Port T Bit 5
mPERT_PERT6:        equ    %01000000                                ; Pull Device Enable Port T Bit 6
mPERT_PERT7:        equ    %10000000                                ; Pull Device Enable Port T Bit 7


;*** PPST - Port T Polarity Select Register; 0x00000245 ***
PPST:               equ    $00000245                                ;*** PPST - Port T Polarity Select Register; 0x00000245 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PPST_PPST0:         equ    0                                         ; Pull Select Port T Bit 0
PPST_PPST1:         equ    1                                         ; Pull Select Port T Bit 1
PPST_PPST2:         equ    2                                         ; Pull Select Port T Bit 2
PPST_PPST3:         equ    3                                         ; Pull Select Port T Bit 3
PPST_PPST4:         equ    4                                         ; Pull Select Port T Bit 4
PPST_PPST5:         equ    5                                         ; Pull Select Port T Bit 5
PPST_PPST6:         equ    6                                         ; Pull Select Port T Bit 6
PPST_PPST7:         equ    7                                         ; Pull Select Port T Bit 7
; bit position masks
mPPST_PPST0:        equ    %00000001                                ; Pull Select Port T Bit 0
mPPST_PPST1:        equ    %00000010                                ; Pull Select Port T Bit 1
mPPST_PPST2:        equ    %00000100                                ; Pull Select Port T Bit 2
mPPST_PPST3:        equ    %00001000                                ; Pull Select Port T Bit 3
mPPST_PPST4:        equ    %00010000                                ; Pull Select Port T Bit 4
mPPST_PPST5:        equ    %00100000                                ; Pull Select Port T Bit 5
mPPST_PPST6:        equ    %01000000                                ; Pull Select Port T Bit 6
mPPST_PPST7:        equ    %10000000                                ; Pull Select Port T Bit 7


;*** PTS - Port S I/O Register; 0x00000248 ***
PTS:                equ    $00000248                                ;*** PTS - Port S I/O Register; 0x00000248 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTS_PTS0:           equ    0                                         ; Port S Bit 0
PTS_PTS1:           equ    1                                         ; Port S Bit 1
PTS_PTS2:           equ    2                                         ; Port S Bit 2
PTS_PTS3:           equ    3                                         ; Port S Bit 3
PTS_PTS4:           equ    4                                         ; Port S Bit 4
PTS_PTS5:           equ    5                                         ; Port S Bit 5
PTS_PTS6:           equ    6                                         ; Port S Bit 6
PTS_PTS7:           equ    7                                         ; Port S Bit 7
; bit position masks
mPTS_PTS0:          equ    %00000001                                ; Port S Bit 0
mPTS_PTS1:          equ    %00000010                                ; Port S Bit 1
mPTS_PTS2:          equ    %00000100                                ; Port S Bit 2
mPTS_PTS3:          equ    %00001000                                ; Port S Bit 3
mPTS_PTS4:          equ    %00010000                                ; Port S Bit 4
mPTS_PTS5:          equ    %00100000                                ; Port S Bit 5
mPTS_PTS6:          equ    %01000000                                ; Port S Bit 6
mPTS_PTS7:          equ    %10000000                                ; Port S Bit 7


;*** PTIS - Port S Input; 0x00000249 ***
PTIS:               equ    $00000249                                ;*** PTIS - Port S Input; 0x00000249 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTIS_PTIS0:         equ    0                                         ; Port S Bit 0
PTIS_PTIS1:         equ    1                                         ; Port S Bit 1
PTIS_PTIS2:         equ    2                                         ; Port S Bit 2
PTIS_PTIS3:         equ    3                                         ; Port S Bit 3
PTIS_PTIS4:         equ    4                                         ; Port S Bit 4
PTIS_PTIS5:         equ    5                                         ; Port S Bit 5
PTIS_PTIS6:         equ    6                                         ; Port S Bit 6
PTIS_PTIS7:         equ    7                                         ; Port S Bit 7
; bit position masks
mPTIS_PTIS0:        equ    %00000001                                ; Port S Bit 0
mPTIS_PTIS1:        equ    %00000010                                ; Port S Bit 1
mPTIS_PTIS2:        equ    %00000100                                ; Port S Bit 2
mPTIS_PTIS3:        equ    %00001000                                ; Port S Bit 3
mPTIS_PTIS4:        equ    %00010000                                ; Port S Bit 4
mPTIS_PTIS5:        equ    %00100000                                ; Port S Bit 5
mPTIS_PTIS6:        equ    %01000000                                ; Port S Bit 6
mPTIS_PTIS7:        equ    %10000000                                ; Port S Bit 7


;*** DDRS - Port S Data Direction Register; 0x0000024A ***
DDRS:               equ    $0000024A                                ;*** DDRS - Port S Data Direction Register; 0x0000024A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DDRS_DDRS0:         equ    0                                         ; Data Direction Port S Bit 0
DDRS_DDRS1:         equ    1                                         ; Data Direction Port S Bit 1
DDRS_DDRS2:         equ    2                                         ; Data Direction Port S Bit  2
DDRS_DDRS3:         equ    3                                         ; Data Direction Port S Bit 3
DDRS_DDRS4:         equ    4                                         ; Data Direction Port S Bit 4
DDRS_DDRS5:         equ    5                                         ; Data Direction Port S Bit 5
DDRS_DDRS6:         equ    6                                         ; Data Direction Port S Bit 6
DDRS_DDRS7:         equ    7                                         ; Data Direction Port S Bit 7
; bit position masks
mDDRS_DDRS0:        equ    %00000001                                ; Data Direction Port S Bit 0
mDDRS_DDRS1:        equ    %00000010                                ; Data Direction Port S Bit 1
mDDRS_DDRS2:        equ    %00000100                                ; Data Direction Port S Bit  2
mDDRS_DDRS3:        equ    %00001000                                ; Data Direction Port S Bit 3
mDDRS_DDRS4:        equ    %00010000                                ; Data Direction Port S Bit 4
mDDRS_DDRS5:        equ    %00100000                                ; Data Direction Port S Bit 5
mDDRS_DDRS6:        equ    %01000000                                ; Data Direction Port S Bit 6
mDDRS_DDRS7:        equ    %10000000                                ; Data Direction Port S Bit 7


;*** RDRS - Port S Reduced Drive Register; 0x0000024B ***
RDRS:               equ    $0000024B                                ;*** RDRS - Port S Reduced Drive Register; 0x0000024B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
RDRS_RDRS0:         equ    0                                         ; Reduced Drive Port S Bit 0
RDRS_RDRS1:         equ    1                                         ; Reduced Drive Port S Bit 1
RDRS_RDRS2:         equ    2                                         ; Reduced Drive Port S Bit 2
RDRS_RDRS3:         equ    3                                         ; Reduced Drive Port S Bit 3
RDRS_RDRS4:         equ    4                                         ; Reduced Drive Port S Bit 4
RDRS_RDRS5:         equ    5                                         ; Reduced Drive Port S Bit 5
RDRS_RDRS6:         equ    6                                         ; Reduced Drive Port S Bit 6
RDRS_RDRS7:         equ    7                                         ; Reduced Drive Port S Bit 7
; bit position masks
mRDRS_RDRS0:        equ    %00000001                                ; Reduced Drive Port S Bit 0
mRDRS_RDRS1:        equ    %00000010                                ; Reduced Drive Port S Bit 1
mRDRS_RDRS2:        equ    %00000100                                ; Reduced Drive Port S Bit 2
mRDRS_RDRS3:        equ    %00001000                                ; Reduced Drive Port S Bit 3
mRDRS_RDRS4:        equ    %00010000                                ; Reduced Drive Port S Bit 4
mRDRS_RDRS5:        equ    %00100000                                ; Reduced Drive Port S Bit 5
mRDRS_RDRS6:        equ    %01000000                                ; Reduced Drive Port S Bit 6
mRDRS_RDRS7:        equ    %10000000                                ; Reduced Drive Port S Bit 7


;*** PERS - Port S Pull Device Enable Register; 0x0000024C ***
PERS:               equ    $0000024C                                ;*** PERS - Port S Pull Device Enable Register; 0x0000024C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PERS_PERS0:         equ    0                                         ; Pull Device Enable Port S Bit 0
PERS_PERS1:         equ    1                                         ; Pull Device Enable Port S Bit 1
PERS_PERS2:         equ    2                                         ; Pull Device Enable Port S Bit 2
PERS_PERS3:         equ    3                                         ; Pull Device Enable Port S Bit 3
PERS_PERS4:         equ    4                                         ; Pull Device Enable Port S Bit 4
PERS_PERS5:         equ    5                                         ; Pull Device Enable Port S Bit 5
PERS_PERS6:         equ    6                                         ; Pull Device Enable Port S Bit 6
PERS_PERS7:         equ    7                                         ; Pull Device Enable Port S Bit 7
; bit position masks
mPERS_PERS0:        equ    %00000001                                ; Pull Device Enable Port S Bit 0
mPERS_PERS1:        equ    %00000010                                ; Pull Device Enable Port S Bit 1
mPERS_PERS2:        equ    %00000100                                ; Pull Device Enable Port S Bit 2
mPERS_PERS3:        equ    %00001000                                ; Pull Device Enable Port S Bit 3
mPERS_PERS4:        equ    %00010000                                ; Pull Device Enable Port S Bit 4
mPERS_PERS5:        equ    %00100000                                ; Pull Device Enable Port S Bit 5
mPERS_PERS6:        equ    %01000000                                ; Pull Device Enable Port S Bit 6
mPERS_PERS7:        equ    %10000000                                ; Pull Device Enable Port S Bit 7


;*** PPSS - Port S Polarity Select Register; 0x0000024D ***
PPSS:               equ    $0000024D                                ;*** PPSS - Port S Polarity Select Register; 0x0000024D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PPSS_PPSS0:         equ    0                                         ; Pull Select Port S Bit 0
PPSS_PPSS1:         equ    1                                         ; Pull Select Port S Bit 1
PPSS_PPSS2:         equ    2                                         ; Pull Select Port S Bit 2
PPSS_PPSS3:         equ    3                                         ; Pull Select Port S Bit 3
PPSS_PPSS4:         equ    4                                         ; Pull Select Port S Bit 4
PPSS_PPSS5:         equ    5                                         ; Pull Select Port S Bit 5
PPSS_PPSS6:         equ    6                                         ; Pull Select Port S Bit 6
PPSS_PPSS7:         equ    7                                         ; Pull Select Port S Bit 7
; bit position masks
mPPSS_PPSS0:        equ    %00000001                                ; Pull Select Port S Bit 0
mPPSS_PPSS1:        equ    %00000010                                ; Pull Select Port S Bit 1
mPPSS_PPSS2:        equ    %00000100                                ; Pull Select Port S Bit 2
mPPSS_PPSS3:        equ    %00001000                                ; Pull Select Port S Bit 3
mPPSS_PPSS4:        equ    %00010000                                ; Pull Select Port S Bit 4
mPPSS_PPSS5:        equ    %00100000                                ; Pull Select Port S Bit 5
mPPSS_PPSS6:        equ    %01000000                                ; Pull Select Port S Bit 6
mPPSS_PPSS7:        equ    %10000000                                ; Pull Select Port S Bit 7


;*** WOMS - Port S Wired-Or Mode Register; 0x0000024E ***
WOMS:               equ    $0000024E                                ;*** WOMS - Port S Wired-Or Mode Register; 0x0000024E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
WOMS_WOMS0:         equ    0                                         ; Wired-Or Mode Port S Bit 0
WOMS_WOMS1:         equ    1                                         ; Wired-Or Mode Port S Bit 1
WOMS_WOMS2:         equ    2                                         ; Wired-Or Mode Port S Bit 2
WOMS_WOMS3:         equ    3                                         ; Wired-Or Mode Port S Bit 3
WOMS_WOMS4:         equ    4                                         ; Wired-Or Mode Port S Bit 4
WOMS_WOMS5:         equ    5                                         ; Wired-Or Mode Port S Bit 5
WOMS_WOMS6:         equ    6                                         ; Wired-Or Mode Port S Bit 6
WOMS_WOMS7:         equ    7                                         ; Wired-Or Mode Port S Bit 7
; bit position masks
mWOMS_WOMS0:        equ    %00000001                                ; Wired-Or Mode Port S Bit 0
mWOMS_WOMS1:        equ    %00000010                                ; Wired-Or Mode Port S Bit 1
mWOMS_WOMS2:        equ    %00000100                                ; Wired-Or Mode Port S Bit 2
mWOMS_WOMS3:        equ    %00001000                                ; Wired-Or Mode Port S Bit 3
mWOMS_WOMS4:        equ    %00010000                                ; Wired-Or Mode Port S Bit 4
mWOMS_WOMS5:        equ    %00100000                                ; Wired-Or Mode Port S Bit 5
mWOMS_WOMS6:        equ    %01000000                                ; Wired-Or Mode Port S Bit 6
mWOMS_WOMS7:        equ    %10000000                                ; Wired-Or Mode Port S Bit 7


;*** PTM - Port M I/O Register; 0x00000250 ***
PTM:                equ    $00000250                                ;*** PTM - Port M I/O Register; 0x00000250 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTM_PTM0:           equ    0                                         ; Port T Bit 0
PTM_PTM1:           equ    1                                         ; Port T Bit 1
PTM_PTM2:           equ    2                                         ; Port T Bit 2
PTM_PTM3:           equ    3                                         ; Port T Bit 3
PTM_PTM4:           equ    4                                         ; Port T Bit 4
PTM_PTM5:           equ    5                                         ; Port T Bit 5
PTM_PTM6:           equ    6                                         ; Port T Bit 6
PTM_PTM7:           equ    7                                         ; Port T Bit 7
; bit position masks
mPTM_PTM0:          equ    %00000001                                ; Port T Bit 0
mPTM_PTM1:          equ    %00000010                                ; Port T Bit 1
mPTM_PTM2:          equ    %00000100                                ; Port T Bit 2
mPTM_PTM3:          equ    %00001000                                ; Port T Bit 3
mPTM_PTM4:          equ    %00010000                                ; Port T Bit 4
mPTM_PTM5:          equ    %00100000                                ; Port T Bit 5
mPTM_PTM6:          equ    %01000000                                ; Port T Bit 6
mPTM_PTM7:          equ    %10000000                                ; Port T Bit 7


;*** PTIM - Port M Input; 0x00000251 ***
PTIM:               equ    $00000251                                ;*** PTIM - Port M Input; 0x00000251 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTIM_PTIM0:         equ    0                                         ; Port M Bit 0
PTIM_PTIM1:         equ    1                                         ; Port M Bit 1
PTIM_PTIM2:         equ    2                                         ; Port M Bit 2
PTIM_PTIM3:         equ    3                                         ; Port M Bit 3
PTIM_PTIM4:         equ    4                                         ; Port M Bit 4
PTIM_PTIM5:         equ    5                                         ; Port M Bit 5
PTIM_PTIM6:         equ    6                                         ; Port M Bit 6
PTIM_PTIM7:         equ    7                                         ; Port M Bit 7
; bit position masks
mPTIM_PTIM0:        equ    %00000001                                ; Port M Bit 0
mPTIM_PTIM1:        equ    %00000010                                ; Port M Bit 1
mPTIM_PTIM2:        equ    %00000100                                ; Port M Bit 2
mPTIM_PTIM3:        equ    %00001000                                ; Port M Bit 3
mPTIM_PTIM4:        equ    %00010000                                ; Port M Bit 4
mPTIM_PTIM5:        equ    %00100000                                ; Port M Bit 5
mPTIM_PTIM6:        equ    %01000000                                ; Port M Bit 6
mPTIM_PTIM7:        equ    %10000000                                ; Port M Bit 7


;*** DDRM - Port M Data Direction Register; 0x00000252 ***
DDRM:               equ    $00000252                                ;*** DDRM - Port M Data Direction Register; 0x00000252 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DDRM_DDRM0:         equ    0                                         ; Data Direction Port M Bit 0
DDRM_DDRM1:         equ    1                                         ; Data Direction Port M Bit 1
DDRM_DDRM2:         equ    2                                         ; Data Direction Port M Bit 2
DDRM_DDRM3:         equ    3                                         ; Data Direction Port M Bit 3
DDRM_DDRM4:         equ    4                                         ; Data Direction Port M Bit 4
DDRM_DDRM5:         equ    5                                         ; Data Direction Port M Bit 5
DDRM_DDRM6:         equ    6                                         ; Data Direction Port M Bit 6
DDRM_DDRM7:         equ    7                                         ; Data Direction Port M Bit 7
; bit position masks
mDDRM_DDRM0:        equ    %00000001                                ; Data Direction Port M Bit 0
mDDRM_DDRM1:        equ    %00000010                                ; Data Direction Port M Bit 1
mDDRM_DDRM2:        equ    %00000100                                ; Data Direction Port M Bit 2
mDDRM_DDRM3:        equ    %00001000                                ; Data Direction Port M Bit 3
mDDRM_DDRM4:        equ    %00010000                                ; Data Direction Port M Bit 4
mDDRM_DDRM5:        equ    %00100000                                ; Data Direction Port M Bit 5
mDDRM_DDRM6:        equ    %01000000                                ; Data Direction Port M Bit 6
mDDRM_DDRM7:        equ    %10000000                                ; Data Direction Port M Bit 7


;*** RDRM - Port M Reduced Drive Register; 0x00000253 ***
RDRM:               equ    $00000253                                ;*** RDRM - Port M Reduced Drive Register; 0x00000253 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
RDRM_RDRM0:         equ    0                                         ; Reduced Drive Port M Bit 0
RDRM_RDRM1:         equ    1                                         ; Reduced Drive Port M Bit 1
RDRM_RDRM2:         equ    2                                         ; Reduced Drive Port M Bit 2
RDRM_RDRM3:         equ    3                                         ; Reduced Drive Port M Bit 3
RDRM_RDRM4:         equ    4                                         ; Reduced Drive Port M Bit 4
RDRM_RDRM5:         equ    5                                         ; Reduced Drive Port M Bit 5
RDRM_RDRM6:         equ    6                                         ; Reduced Drive Port M Bit 6
RDRM_RDRM7:         equ    7                                         ; Reduced Drive Port M Bit 7
; bit position masks
mRDRM_RDRM0:        equ    %00000001                                ; Reduced Drive Port M Bit 0
mRDRM_RDRM1:        equ    %00000010                                ; Reduced Drive Port M Bit 1
mRDRM_RDRM2:        equ    %00000100                                ; Reduced Drive Port M Bit 2
mRDRM_RDRM3:        equ    %00001000                                ; Reduced Drive Port M Bit 3
mRDRM_RDRM4:        equ    %00010000                                ; Reduced Drive Port M Bit 4
mRDRM_RDRM5:        equ    %00100000                                ; Reduced Drive Port M Bit 5
mRDRM_RDRM6:        equ    %01000000                                ; Reduced Drive Port M Bit 6
mRDRM_RDRM7:        equ    %10000000                                ; Reduced Drive Port M Bit 7


;*** PERM - Port M Pull Device Enable Register; 0x00000254 ***
PERM:               equ    $00000254                                ;*** PERM - Port M Pull Device Enable Register; 0x00000254 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PERM_PERM0:         equ    0                                         ; Pull Device Enable Port M Bit 0
PERM_PERM1:         equ    1                                         ; Pull Device Enable Port M Bit 1
PERM_PERM2:         equ    2                                         ; Pull Device Enable Port M Bit 2
PERM_PERM3:         equ    3                                         ; Pull Device Enable Port M Bit 3
PERM_PERM4:         equ    4                                         ; Pull Device Enable Port M Bit 4
PERM_PERM5:         equ    5                                         ; Pull Device Enable Port M Bit 5
PERM_PERM6:         equ    6                                         ; Pull Device Enable Port M Bit 6
PERM_PERM7:         equ    7                                         ; Pull Device Enable Port M Bit 7
; bit position masks
mPERM_PERM0:        equ    %00000001                                ; Pull Device Enable Port M Bit 0
mPERM_PERM1:        equ    %00000010                                ; Pull Device Enable Port M Bit 1
mPERM_PERM2:        equ    %00000100                                ; Pull Device Enable Port M Bit 2
mPERM_PERM3:        equ    %00001000                                ; Pull Device Enable Port M Bit 3
mPERM_PERM4:        equ    %00010000                                ; Pull Device Enable Port M Bit 4
mPERM_PERM5:        equ    %00100000                                ; Pull Device Enable Port M Bit 5
mPERM_PERM6:        equ    %01000000                                ; Pull Device Enable Port M Bit 6
mPERM_PERM7:        equ    %10000000                                ; Pull Device Enable Port M Bit 7


;*** PPSM - Port M Polarity Select Register; 0x00000255 ***
PPSM:               equ    $00000255                                ;*** PPSM - Port M Polarity Select Register; 0x00000255 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PPSM_PPSM0:         equ    0                                         ; Pull Select Port M Bit 0
PPSM_PPSM1:         equ    1                                         ; Pull Select Port M Bit 1
PPSM_PPSM2:         equ    2                                         ; Pull Select Port M Bit 2
PPSM_PPSM3:         equ    3                                         ; Pull Select Port M Bit 3
PPSM_PPSM4:         equ    4                                         ; Pull Select Port M Bit 4
PPSM_PPSM5:         equ    5                                         ; Pull Select Port M Bit 5
PPSM_PPSM6:         equ    6                                         ; Pull Select Port M Bit 6
PPSM_PPSM7:         equ    7                                         ; Pull Select Port M Bit 7
; bit position masks
mPPSM_PPSM0:        equ    %00000001                                ; Pull Select Port M Bit 0
mPPSM_PPSM1:        equ    %00000010                                ; Pull Select Port M Bit 1
mPPSM_PPSM2:        equ    %00000100                                ; Pull Select Port M Bit 2
mPPSM_PPSM3:        equ    %00001000                                ; Pull Select Port M Bit 3
mPPSM_PPSM4:        equ    %00010000                                ; Pull Select Port M Bit 4
mPPSM_PPSM5:        equ    %00100000                                ; Pull Select Port M Bit 5
mPPSM_PPSM6:        equ    %01000000                                ; Pull Select Port M Bit 6
mPPSM_PPSM7:        equ    %10000000                                ; Pull Select Port M Bit 7


;*** WOMM - Port M Wired-Or Mode Register; 0x00000256 ***
WOMM:               equ    $00000256                                ;*** WOMM - Port M Wired-Or Mode Register; 0x00000256 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
WOMM_WOMM0:         equ    0                                         ; Wired-Or Mode Port M Bit 0
WOMM_WOMM1:         equ    1                                         ; Wired-Or Mode Port M Bit 1
WOMM_WOMM2:         equ    2                                         ; Wired-Or Mode Port M Bit 2
WOMM_WOMM3:         equ    3                                         ; Wired-Or Mode Port M Bit 3
WOMM_WOMM4:         equ    4                                         ; Wired-Or Mode Port M Bit 4
WOMM_WOMM5:         equ    5                                         ; Wired-Or Mode Port M Bit 5
WOMM_WOMM6:         equ    6                                         ; Wired-Or Mode Port M Bit 6
WOMM_WOMM7:         equ    7                                         ; Wired-Or Mode Port M Bit 7
; bit position masks
mWOMM_WOMM0:        equ    %00000001                                ; Wired-Or Mode Port M Bit 0
mWOMM_WOMM1:        equ    %00000010                                ; Wired-Or Mode Port M Bit 1
mWOMM_WOMM2:        equ    %00000100                                ; Wired-Or Mode Port M Bit 2
mWOMM_WOMM3:        equ    %00001000                                ; Wired-Or Mode Port M Bit 3
mWOMM_WOMM4:        equ    %00010000                                ; Wired-Or Mode Port M Bit 4
mWOMM_WOMM5:        equ    %00100000                                ; Wired-Or Mode Port M Bit 5
mWOMM_WOMM6:        equ    %01000000                                ; Wired-Or Mode Port M Bit 6
mWOMM_WOMM7:        equ    %10000000                                ; Wired-Or Mode Port M Bit 7


;*** MODRR - Module Routing Register; 0x00000257 ***
MODRR:              equ    $00000257                                ;*** MODRR - Module Routing Register; 0x00000257 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
MODRR_MODRR0:       equ    0                                         ; CAN0 Routing
MODRR_MODRR1:       equ    1                                         ; CAN0 Routing
MODRR_MODRR2:       equ    2                                         ; CAN4 Routing
MODRR_MODRR3:       equ    3                                         ; CAN4 Routing
MODRR_MODRR4:       equ    4                                         ; SPI0 Routing
MODRR_MODRR5:       equ    5                                         ; SPI1 Routing
MODRR_MODRR6:       equ    6                                         ; SPI2 Routing
; bit position masks
mMODRR_MODRR0:      equ    %00000001                                ; CAN0 Routing
mMODRR_MODRR1:      equ    %00000010                                ; CAN0 Routing
mMODRR_MODRR2:      equ    %00000100                                ; CAN4 Routing
mMODRR_MODRR3:      equ    %00001000                                ; CAN4 Routing
mMODRR_MODRR4:      equ    %00010000                                ; SPI0 Routing
mMODRR_MODRR5:      equ    %00100000                                ; SPI1 Routing
mMODRR_MODRR6:      equ    %01000000                                ; SPI2 Routing


;*** PTP - Port P I/O Register; 0x00000258 ***
PTP:                equ    $00000258                                ;*** PTP - Port P I/O Register; 0x00000258 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTP_PTP0:           equ    0                                         ; Port P Bit 0
PTP_PTP1:           equ    1                                         ; Port P Bit 1
PTP_PTP2:           equ    2                                         ; Port P Bit 2
PTP_PTP3:           equ    3                                         ; Port P Bit 3
PTP_PTP4:           equ    4                                         ; Port P Bit 4
PTP_PTP5:           equ    5                                         ; Port P Bit 5
PTP_PTP6:           equ    6                                         ; Port P Bit 6
PTP_PTP7:           equ    7                                         ; Port P Bit 7
; bit position masks
mPTP_PTP0:          equ    %00000001                                ; Port P Bit 0
mPTP_PTP1:          equ    %00000010                                ; Port P Bit 1
mPTP_PTP2:          equ    %00000100                                ; Port P Bit 2
mPTP_PTP3:          equ    %00001000                                ; Port P Bit 3
mPTP_PTP4:          equ    %00010000                                ; Port P Bit 4
mPTP_PTP5:          equ    %00100000                                ; Port P Bit 5
mPTP_PTP6:          equ    %01000000                                ; Port P Bit 6
mPTP_PTP7:          equ    %10000000                                ; Port P Bit 7


;*** PTIP - Port P Input; 0x00000259 ***
PTIP:               equ    $00000259                                ;*** PTIP - Port P Input; 0x00000259 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTIP_PTIP0:         equ    0                                         ; Port P Bit 0
PTIP_PTIP1:         equ    1                                         ; Port P Bit 1
PTIP_PTIP2:         equ    2                                         ; Port P Bit 2
PTIP_PTIP3:         equ    3                                         ; Port P Bit 3
PTIP_PTIP4:         equ    4                                         ; Port P Bit 4
PTIP_PTIP5:         equ    5                                         ; Port P Bit 5
PTIP_PTIP6:         equ    6                                         ; Port P Bit 6
PTIP_PTIP7:         equ    7                                         ; Port P Bit 7
; bit position masks
mPTIP_PTIP0:        equ    %00000001                                ; Port P Bit 0
mPTIP_PTIP1:        equ    %00000010                                ; Port P Bit 1
mPTIP_PTIP2:        equ    %00000100                                ; Port P Bit 2
mPTIP_PTIP3:        equ    %00001000                                ; Port P Bit 3
mPTIP_PTIP4:        equ    %00010000                                ; Port P Bit 4
mPTIP_PTIP5:        equ    %00100000                                ; Port P Bit 5
mPTIP_PTIP6:        equ    %01000000                                ; Port P Bit 6
mPTIP_PTIP7:        equ    %10000000                                ; Port P Bit 7


;*** DDRP - Port P Data Direction Register; 0x0000025A ***
DDRP:               equ    $0000025A                                ;*** DDRP - Port P Data Direction Register; 0x0000025A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DDRP_DDRP0:         equ    0                                         ; Data Direction Port P Bit 0
DDRP_DDRP1:         equ    1                                         ; Data Direction Port P Bit 1
DDRP_DDRP2:         equ    2                                         ; Data Direction Port P Bit 2
DDRP_DDRP3:         equ    3                                         ; Data Direction Port P Bit 3
DDRP_DDRP4:         equ    4                                         ; Data Direction Port P Bit 4
DDRP_DDRP5:         equ    5                                         ; Data Direction Port P Bit 5
DDRP_DDRP6:         equ    6                                         ; Data Direction Port P Bit 6
DDRP_DDRP7:         equ    7                                         ; Data Direction Port P Bit 7
; bit position masks
mDDRP_DDRP0:        equ    %00000001                                ; Data Direction Port P Bit 0
mDDRP_DDRP1:        equ    %00000010                                ; Data Direction Port P Bit 1
mDDRP_DDRP2:        equ    %00000100                                ; Data Direction Port P Bit 2
mDDRP_DDRP3:        equ    %00001000                                ; Data Direction Port P Bit 3
mDDRP_DDRP4:        equ    %00010000                                ; Data Direction Port P Bit 4
mDDRP_DDRP5:        equ    %00100000                                ; Data Direction Port P Bit 5
mDDRP_DDRP6:        equ    %01000000                                ; Data Direction Port P Bit 6
mDDRP_DDRP7:        equ    %10000000                                ; Data Direction Port P Bit 7


;*** RDRP - Port P Reduced Drive Register; 0x0000025B ***
RDRP:               equ    $0000025B                                ;*** RDRP - Port P Reduced Drive Register; 0x0000025B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
RDRP_RDRP0:         equ    0                                         ; Reduced Drive Port P Bit 0
RDRP_RDRP1:         equ    1                                         ; Reduced Drive Port P Bit 1
RDRP_RDRP2:         equ    2                                         ; Reduced Drive Port P Bit 2
RDRP_RDRP3:         equ    3                                         ; Reduced Drive Port P Bit 3
RDRP_RDRP4:         equ    4                                         ; Reduced Drive Port P Bit 4
RDRP_RDRP5:         equ    5                                         ; Reduced Drive Port P Bit 5
RDRP_RDRP6:         equ    6                                         ; Reduced Drive Port P Bit 6
RDRP_RDRP7:         equ    7                                         ; Reduced Drive Port P Bit 7
; bit position masks
mRDRP_RDRP0:        equ    %00000001                                ; Reduced Drive Port P Bit 0
mRDRP_RDRP1:        equ    %00000010                                ; Reduced Drive Port P Bit 1
mRDRP_RDRP2:        equ    %00000100                                ; Reduced Drive Port P Bit 2
mRDRP_RDRP3:        equ    %00001000                                ; Reduced Drive Port P Bit 3
mRDRP_RDRP4:        equ    %00010000                                ; Reduced Drive Port P Bit 4
mRDRP_RDRP5:        equ    %00100000                                ; Reduced Drive Port P Bit 5
mRDRP_RDRP6:        equ    %01000000                                ; Reduced Drive Port P Bit 6
mRDRP_RDRP7:        equ    %10000000                                ; Reduced Drive Port P Bit 7


;*** PERP - Port P Pull Device Enable Register; 0x0000025C ***
PERP:               equ    $0000025C                                ;*** PERP - Port P Pull Device Enable Register; 0x0000025C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PERP_PERP0:         equ    0                                         ; Pull Device Enable Port P Bit 0
PERP_PERP1:         equ    1                                         ; Pull Device Enable Port P Bit 1
PERP_PERP2:         equ    2                                         ; Pull Device Enable Port P Bit 2
PERP_PERP3:         equ    3                                         ; Pull Device Enable Port P Bit 3
PERP_PERP4:         equ    4                                         ; Pull Device Enable Port P Bit 4
PERP_PERP5:         equ    5                                         ; Pull Device Enable Port P Bit 5
PERP_PERP6:         equ    6                                         ; Pull Device Enable Port P Bit 6
PERP_PERP7:         equ    7                                         ; Pull Device Enable Port P Bit 7
; bit position masks
mPERP_PERP0:        equ    %00000001                                ; Pull Device Enable Port P Bit 0
mPERP_PERP1:        equ    %00000010                                ; Pull Device Enable Port P Bit 1
mPERP_PERP2:        equ    %00000100                                ; Pull Device Enable Port P Bit 2
mPERP_PERP3:        equ    %00001000                                ; Pull Device Enable Port P Bit 3
mPERP_PERP4:        equ    %00010000                                ; Pull Device Enable Port P Bit 4
mPERP_PERP5:        equ    %00100000                                ; Pull Device Enable Port P Bit 5
mPERP_PERP6:        equ    %01000000                                ; Pull Device Enable Port P Bit 6
mPERP_PERP7:        equ    %10000000                                ; Pull Device Enable Port P Bit 7


;*** PPSP - Port P Polarity Select Register; 0x0000025D ***
PPSP:               equ    $0000025D                                ;*** PPSP - Port P Polarity Select Register; 0x0000025D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PPSP_PPSP0:         equ    0                                         ; Pull Select Port P Bit 0
PPSP_PPSP1:         equ    1                                         ; Pull Select Port P Bit 1
PPSP_PPSP2:         equ    2                                         ; Pull Select Port P Bit 2
PPSP_PPSP3:         equ    3                                         ; Pull Select Port P Bit 3
PPSP_PPSP4:         equ    4                                         ; Pull Select Port P Bit 4
PPSP_PPSP5:         equ    5                                         ; Pull Select Port P Bit 5
PPSP_PPSP6:         equ    6                                         ; Pull Select Port P Bit 6
PPSP_PPSP7:         equ    7                                         ; Pull Select Port P Bit 7
; bit position masks
mPPSP_PPSP0:        equ    %00000001                                ; Pull Select Port P Bit 0
mPPSP_PPSP1:        equ    %00000010                                ; Pull Select Port P Bit 1
mPPSP_PPSP2:        equ    %00000100                                ; Pull Select Port P Bit 2
mPPSP_PPSP3:        equ    %00001000                                ; Pull Select Port P Bit 3
mPPSP_PPSP4:        equ    %00010000                                ; Pull Select Port P Bit 4
mPPSP_PPSP5:        equ    %00100000                                ; Pull Select Port P Bit 5
mPPSP_PPSP6:        equ    %01000000                                ; Pull Select Port P Bit 6
mPPSP_PPSP7:        equ    %10000000                                ; Pull Select Port P Bit 7


;*** PIEP - Port P Interrupt Enable Register; 0x0000025E ***
PIEP:               equ    $0000025E                                ;*** PIEP - Port P Interrupt Enable Register; 0x0000025E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PIEP_PIEP0:         equ    0                                         ; Interrupt Enable Port P Bit 0
PIEP_PIEP1:         equ    1                                         ; Interrupt Enable Port P Bit 1
PIEP_PIEP2:         equ    2                                         ; Interrupt Enable Port P Bit 2
PIEP_PIEP3:         equ    3                                         ; Interrupt Enable Port P Bit 3
PIEP_PIEP4:         equ    4                                         ; Interrupt Enable Port P Bit 4
PIEP_PIEP5:         equ    5                                         ; Interrupt Enable Port P Bit 5
PIEP_PIEP6:         equ    6                                         ; Interrupt Enable Port P Bit 6
PIEP_PIEP7:         equ    7                                         ; Interrupt Enable Port P Bit 7
; bit position masks
mPIEP_PIEP0:        equ    %00000001                                ; Interrupt Enable Port P Bit 0
mPIEP_PIEP1:        equ    %00000010                                ; Interrupt Enable Port P Bit 1
mPIEP_PIEP2:        equ    %00000100                                ; Interrupt Enable Port P Bit 2
mPIEP_PIEP3:        equ    %00001000                                ; Interrupt Enable Port P Bit 3
mPIEP_PIEP4:        equ    %00010000                                ; Interrupt Enable Port P Bit 4
mPIEP_PIEP5:        equ    %00100000                                ; Interrupt Enable Port P Bit 5
mPIEP_PIEP6:        equ    %01000000                                ; Interrupt Enable Port P Bit 6
mPIEP_PIEP7:        equ    %10000000                                ; Interrupt Enable Port P Bit 7


;*** PIFP - Port P Interrupt Flag Register; 0x0000025F ***
PIFP:               equ    $0000025F                                ;*** PIFP - Port P Interrupt Flag Register; 0x0000025F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PIFP_PIFP0:         equ    0                                         ; Interrupt Flags Port P Bit 0
PIFP_PIFP1:         equ    1                                         ; Interrupt Flags Port P Bit 1
PIFP_PIFP2:         equ    2                                         ; Interrupt Flags Port P Bit 2
PIFP_PIFP3:         equ    3                                         ; Interrupt Flags Port P Bit 3
PIFP_PIFP4:         equ    4                                         ; Interrupt Flags Port P Bit 4
PIFP_PIFP5:         equ    5                                         ; Interrupt Flags Port P Bit 5
PIFP_PIFP6:         equ    6                                         ; Interrupt Flags Port P Bit 6
PIFP_PIFP7:         equ    7                                         ; Interrupt Flags Port P Bit 7
; bit position masks
mPIFP_PIFP0:        equ    %00000001                                ; Interrupt Flags Port P Bit 0
mPIFP_PIFP1:        equ    %00000010                                ; Interrupt Flags Port P Bit 1
mPIFP_PIFP2:        equ    %00000100                                ; Interrupt Flags Port P Bit 2
mPIFP_PIFP3:        equ    %00001000                                ; Interrupt Flags Port P Bit 3
mPIFP_PIFP4:        equ    %00010000                                ; Interrupt Flags Port P Bit 4
mPIFP_PIFP5:        equ    %00100000                                ; Interrupt Flags Port P Bit 5
mPIFP_PIFP6:        equ    %01000000                                ; Interrupt Flags Port P Bit 6
mPIFP_PIFP7:        equ    %10000000                                ; Interrupt Flags Port P Bit 7


;*** PTH - Port H I/O Register; 0x00000260 ***
PTH:                equ    $00000260                                ;*** PTH - Port H I/O Register; 0x00000260 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTH_PTH0:           equ    0                                         ; Port H Bit 0
PTH_PTH1:           equ    1                                         ; Port H Bit 1
PTH_PTH2:           equ    2                                         ; Port H Bit 2
PTH_PTH3:           equ    3                                         ; Port H Bit 3
PTH_PTH4:           equ    4                                         ; Port H Bit 4
PTH_PTH5:           equ    5                                         ; Port H Bit 5
PTH_PTH6:           equ    6                                         ; Port H Bit 6
PTH_PTH7:           equ    7                                         ; Port H Bit 7
; bit position masks
mPTH_PTH0:          equ    %00000001                                ; Port H Bit 0
mPTH_PTH1:          equ    %00000010                                ; Port H Bit 1
mPTH_PTH2:          equ    %00000100                                ; Port H Bit 2
mPTH_PTH3:          equ    %00001000                                ; Port H Bit 3
mPTH_PTH4:          equ    %00010000                                ; Port H Bit 4
mPTH_PTH5:          equ    %00100000                                ; Port H Bit 5
mPTH_PTH6:          equ    %01000000                                ; Port H Bit 6
mPTH_PTH7:          equ    %10000000                                ; Port H Bit 7


;*** PTIH - Port H Input Register; 0x00000261 ***
PTIH:               equ    $00000261                                ;*** PTIH - Port H Input Register; 0x00000261 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTIH_PTIH0:         equ    0                                         ; Port H Bit 0
PTIH_PTIH1:         equ    1                                         ; Port H Bit 1
PTIH_PTIH2:         equ    2                                         ; Port H Bit 2
PTIH_PTIH3:         equ    3                                         ; Port H Bit 3
PTIH_PTIH4:         equ    4                                         ; Port H Bit 4
PTIH_PTIH5:         equ    5                                         ; Port H Bit 5
PTIH_PTIH6:         equ    6                                         ; Port H Bit 6
PTIH_PTIH7:         equ    7                                         ; Port H Bit 7
; bit position masks
mPTIH_PTIH0:        equ    %00000001                                ; Port H Bit 0
mPTIH_PTIH1:        equ    %00000010                                ; Port H Bit 1
mPTIH_PTIH2:        equ    %00000100                                ; Port H Bit 2
mPTIH_PTIH3:        equ    %00001000                                ; Port H Bit 3
mPTIH_PTIH4:        equ    %00010000                                ; Port H Bit 4
mPTIH_PTIH5:        equ    %00100000                                ; Port H Bit 5
mPTIH_PTIH6:        equ    %01000000                                ; Port H Bit 6
mPTIH_PTIH7:        equ    %10000000                                ; Port H Bit 7


;*** DDRH - Port H Data Direction Register; 0x00000262 ***
DDRH:               equ    $00000262                                ;*** DDRH - Port H Data Direction Register; 0x00000262 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DDRH_DDRH0:         equ    0                                         ; Data Direction Port H Bit 0
DDRH_DDRH1:         equ    1                                         ; Data Direction Port H Bit 1
DDRH_DDRH2:         equ    2                                         ; Data Direction Port H Bit 2
DDRH_DDRH3:         equ    3                                         ; Data Direction Port H Bit 3
DDRH_DDRH4:         equ    4                                         ; Data Direction Port H Bit 4
DDRH_DDRH5:         equ    5                                         ; Data Direction Port H Bit 5
DDRH_DDRH6:         equ    6                                         ; Data Direction Port H Bit 6
DDRH_DDRH7:         equ    7                                         ; Data Direction Port H Bit 7
; bit position masks
mDDRH_DDRH0:        equ    %00000001                                ; Data Direction Port H Bit 0
mDDRH_DDRH1:        equ    %00000010                                ; Data Direction Port H Bit 1
mDDRH_DDRH2:        equ    %00000100                                ; Data Direction Port H Bit 2
mDDRH_DDRH3:        equ    %00001000                                ; Data Direction Port H Bit 3
mDDRH_DDRH4:        equ    %00010000                                ; Data Direction Port H Bit 4
mDDRH_DDRH5:        equ    %00100000                                ; Data Direction Port H Bit 5
mDDRH_DDRH6:        equ    %01000000                                ; Data Direction Port H Bit 6
mDDRH_DDRH7:        equ    %10000000                                ; Data Direction Port H Bit 7


;*** RDRH - Port H Reduced Drive Register; 0x00000263 ***
RDRH:               equ    $00000263                                ;*** RDRH - Port H Reduced Drive Register; 0x00000263 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
RDRH_RDRH0:         equ    0                                         ; Reduced Drive Port H Bit 0
RDRH_RDRH1:         equ    1                                         ; Reduced Drive Port H Bit 1
RDRH_RDRH2:         equ    2                                         ; Reduced Drive Port H Bit 2
RDRH_RDRH3:         equ    3                                         ; Reduced Drive Port H Bit 3
RDRH_RDRH4:         equ    4                                         ; Reduced Drive Port H Bit 4
RDRH_RDRH5:         equ    5                                         ; Reduced Drive Port H Bit 5
RDRH_RDRH6:         equ    6                                         ; Reduced Drive Port H Bit 6
RDRH_RDRH7:         equ    7                                         ; Reduced Drive Port H Bit 7
; bit position masks
mRDRH_RDRH0:        equ    %00000001                                ; Reduced Drive Port H Bit 0
mRDRH_RDRH1:        equ    %00000010                                ; Reduced Drive Port H Bit 1
mRDRH_RDRH2:        equ    %00000100                                ; Reduced Drive Port H Bit 2
mRDRH_RDRH3:        equ    %00001000                                ; Reduced Drive Port H Bit 3
mRDRH_RDRH4:        equ    %00010000                                ; Reduced Drive Port H Bit 4
mRDRH_RDRH5:        equ    %00100000                                ; Reduced Drive Port H Bit 5
mRDRH_RDRH6:        equ    %01000000                                ; Reduced Drive Port H Bit 6
mRDRH_RDRH7:        equ    %10000000                                ; Reduced Drive Port H Bit 7


;*** PERH - Port H Pull Device Enable Register; 0x00000264 ***
PERH:               equ    $00000264                                ;*** PERH - Port H Pull Device Enable Register; 0x00000264 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PERH_PERH0:         equ    0                                         ; Pull Device Enable Port H Bit 0
PERH_PERH1:         equ    1                                         ; Pull Device Enable Port H Bit 1
PERH_PERH2:         equ    2                                         ; Pull Device Enable Port H Bit 2
PERH_PERH3:         equ    3                                         ; Pull Device Enable Port H Bit 3
PERH_PERH4:         equ    4                                         ; Pull Device Enable Port H Bit 4
PERH_PERH5:         equ    5                                         ; Pull Device Enable Port H Bit 5
PERH_PERH6:         equ    6                                         ; Pull Device Enable Port H Bit 6
PERH_PERH7:         equ    7                                         ; Pull Device Enable Port H Bit 7
; bit position masks
mPERH_PERH0:        equ    %00000001                                ; Pull Device Enable Port H Bit 0
mPERH_PERH1:        equ    %00000010                                ; Pull Device Enable Port H Bit 1
mPERH_PERH2:        equ    %00000100                                ; Pull Device Enable Port H Bit 2
mPERH_PERH3:        equ    %00001000                                ; Pull Device Enable Port H Bit 3
mPERH_PERH4:        equ    %00010000                                ; Pull Device Enable Port H Bit 4
mPERH_PERH5:        equ    %00100000                                ; Pull Device Enable Port H Bit 5
mPERH_PERH6:        equ    %01000000                                ; Pull Device Enable Port H Bit 6
mPERH_PERH7:        equ    %10000000                                ; Pull Device Enable Port H Bit 7


;*** PPSH - Port H Polarity Select Register; 0x00000265 ***
PPSH:               equ    $00000265                                ;*** PPSH - Port H Polarity Select Register; 0x00000265 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PPSH_PPSH0:         equ    0                                         ; Pull Select Port H Bit 0
PPSH_PPSH1:         equ    1                                         ; Pull Select Port H Bit 1
PPSH_PPSH2:         equ    2                                         ; Pull Select Port H Bit 2
PPSH_PPSH3:         equ    3                                         ; Pull Select Port H Bit 3
PPSH_PPSH4:         equ    4                                         ; Pull Select Port H Bit 4
PPSH_PPSH5:         equ    5                                         ; Pull Select Port H Bit 5
PPSH_PPSH6:         equ    6                                         ; Pull Select Port H Bit 6
PPSH_PPSH7:         equ    7                                         ; Pull Select Port H Bit 7
; bit position masks
mPPSH_PPSH0:        equ    %00000001                                ; Pull Select Port H Bit 0
mPPSH_PPSH1:        equ    %00000010                                ; Pull Select Port H Bit 1
mPPSH_PPSH2:        equ    %00000100                                ; Pull Select Port H Bit 2
mPPSH_PPSH3:        equ    %00001000                                ; Pull Select Port H Bit 3
mPPSH_PPSH4:        equ    %00010000                                ; Pull Select Port H Bit 4
mPPSH_PPSH5:        equ    %00100000                                ; Pull Select Port H Bit 5
mPPSH_PPSH6:        equ    %01000000                                ; Pull Select Port H Bit 6
mPPSH_PPSH7:        equ    %10000000                                ; Pull Select Port H Bit 7


;*** PIEH - Port H Interrupt Enable Register; 0x00000266 ***
PIEH:               equ    $00000266                                ;*** PIEH - Port H Interrupt Enable Register; 0x00000266 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PIEH_PIEH0:         equ    0                                         ; Interrupt Enable Port H Bit 0
PIEH_PIEH1:         equ    1                                         ; Interrupt Enable Port H Bit 1
PIEH_PIEH2:         equ    2                                         ; Interrupt Enable Port H Bit 2
PIEH_PIEH3:         equ    3                                         ; Interrupt Enable Port H Bit 3
PIEH_PIEH4:         equ    4                                         ; Interrupt Enable Port H Bit 4
PIEH_PIEH5:         equ    5                                         ; Interrupt Enable Port H Bit 5
PIEH_PIEH6:         equ    6                                         ; Interrupt Enable Port H Bit 6
PIEH_PIEH7:         equ    7                                         ; Interrupt Enable Port H Bit 7
; bit position masks
mPIEH_PIEH0:        equ    %00000001                                ; Interrupt Enable Port H Bit 0
mPIEH_PIEH1:        equ    %00000010                                ; Interrupt Enable Port H Bit 1
mPIEH_PIEH2:        equ    %00000100                                ; Interrupt Enable Port H Bit 2
mPIEH_PIEH3:        equ    %00001000                                ; Interrupt Enable Port H Bit 3
mPIEH_PIEH4:        equ    %00010000                                ; Interrupt Enable Port H Bit 4
mPIEH_PIEH5:        equ    %00100000                                ; Interrupt Enable Port H Bit 5
mPIEH_PIEH6:        equ    %01000000                                ; Interrupt Enable Port H Bit 6
mPIEH_PIEH7:        equ    %10000000                                ; Interrupt Enable Port H Bit 7


;*** PIFH - Port H Interrupt Flag Register; 0x00000267 ***
PIFH:               equ    $00000267                                ;*** PIFH - Port H Interrupt Flag Register; 0x00000267 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PIFH_PIFH0:         equ    0                                         ; Interrupt Flags Port H Bit 0
PIFH_PIFH1:         equ    1                                         ; Interrupt Flags Port H Bit 1
PIFH_PIFH2:         equ    2                                         ; Interrupt Flags Port H Bit 2
PIFH_PIFH3:         equ    3                                         ; Interrupt Flags Port H Bit 3
PIFH_PIFH4:         equ    4                                         ; Interrupt Flags Port H Bit 4
PIFH_PIFH5:         equ    5                                         ; Interrupt Flags Port H Bit 5
PIFH_PIFH6:         equ    6                                         ; Interrupt Flags Port H Bit 6
PIFH_PIFH7:         equ    7                                         ; Interrupt Flags Port H Bit 7
; bit position masks
mPIFH_PIFH0:        equ    %00000001                                ; Interrupt Flags Port H Bit 0
mPIFH_PIFH1:        equ    %00000010                                ; Interrupt Flags Port H Bit 1
mPIFH_PIFH2:        equ    %00000100                                ; Interrupt Flags Port H Bit 2
mPIFH_PIFH3:        equ    %00001000                                ; Interrupt Flags Port H Bit 3
mPIFH_PIFH4:        equ    %00010000                                ; Interrupt Flags Port H Bit 4
mPIFH_PIFH5:        equ    %00100000                                ; Interrupt Flags Port H Bit 5
mPIFH_PIFH6:        equ    %01000000                                ; Interrupt Flags Port H Bit 6
mPIFH_PIFH7:        equ    %10000000                                ; Interrupt Flags Port H Bit 7


;*** PTJ - Port J I/O Register; 0x00000268 ***
PTJ:                equ    $00000268                                ;*** PTJ - Port J I/O Register; 0x00000268 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTJ_PTJ0:           equ    0                                         ; Port J Bit 0
PTJ_PTJ1:           equ    1                                         ; Port J Bit 1
PTJ_PTJ6:           equ    6                                         ; Port J Bit 6
PTJ_PTJ7:           equ    7                                         ; Port J Bit 7
; bit position masks
mPTJ_PTJ0:          equ    %00000001                                ; Port J Bit 0
mPTJ_PTJ1:          equ    %00000010                                ; Port J Bit 1
mPTJ_PTJ6:          equ    %01000000                                ; Port J Bit 6
mPTJ_PTJ7:          equ    %10000000                                ; Port J Bit 7


;*** PTIJ - Port J Input Register; 0x00000269 ***
PTIJ:               equ    $00000269                                ;*** PTIJ - Port J Input Register; 0x00000269 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PTIJ_PTIJ0:         equ    0                                         ; Port J Bit 0
PTIJ_PTIJ1:         equ    1                                         ; Port J Bit 1
PTIJ_PTIJ6:         equ    6                                         ; Port J Bit 6
PTIJ_PTIJ7:         equ    7                                         ; Port J Bit 7
; bit position masks
mPTIJ_PTIJ0:        equ    %00000001                                ; Port J Bit 0
mPTIJ_PTIJ1:        equ    %00000010                                ; Port J Bit 1
mPTIJ_PTIJ6:        equ    %01000000                                ; Port J Bit 6
mPTIJ_PTIJ7:        equ    %10000000                                ; Port J Bit 7


;*** DDRJ - Port J Data Direction Register; 0x0000026A ***
DDRJ:               equ    $0000026A                                ;*** DDRJ - Port J Data Direction Register; 0x0000026A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
DDRJ_DDRJ0:         equ    0                                         ; Data Direction Port J Bit 0
DDRJ_DDRJ1:         equ    1                                         ; Data Direction Port J Bit 1
DDRJ_DDRJ6:         equ    6                                         ; Data Direction Port J Bit 6
DDRJ_DDRJ7:         equ    7                                         ; Data Direction Port J Bit 7
; bit position masks
mDDRJ_DDRJ0:        equ    %00000001                                ; Data Direction Port J Bit 0
mDDRJ_DDRJ1:        equ    %00000010                                ; Data Direction Port J Bit 1
mDDRJ_DDRJ6:        equ    %01000000                                ; Data Direction Port J Bit 6
mDDRJ_DDRJ7:        equ    %10000000                                ; Data Direction Port J Bit 7


;*** RDRJ - Port J Reduced Drive Register; 0x0000026B ***
RDRJ:               equ    $0000026B                                ;*** RDRJ - Port J Reduced Drive Register; 0x0000026B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
RDRJ_RDRJ0:         equ    0                                         ; Reduced Drive Port J Bit 0
RDRJ_RDRJ1:         equ    1                                         ; Reduced Drive Port J Bit 1
RDRJ_RDRJ6:         equ    6                                         ; Reduced Drive Port J Bit 6
RDRJ_RDRJ7:         equ    7                                         ; Reduced Drive Port J Bit 7
; bit position masks
mRDRJ_RDRJ0:        equ    %00000001                                ; Reduced Drive Port J Bit 0
mRDRJ_RDRJ1:        equ    %00000010                                ; Reduced Drive Port J Bit 1
mRDRJ_RDRJ6:        equ    %01000000                                ; Reduced Drive Port J Bit 6
mRDRJ_RDRJ7:        equ    %10000000                                ; Reduced Drive Port J Bit 7


;*** PERJ - Port J Pull Device Enable Register; 0x0000026C ***
PERJ:               equ    $0000026C                                ;*** PERJ - Port J Pull Device Enable Register; 0x0000026C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PERJ_PERJ0:         equ    0                                         ; Pull Device Enable Port J Bit 0
PERJ_PERJ1:         equ    1                                         ; Pull Device Enable Port J Bit 1
PERJ_PERJ6:         equ    6                                         ; Pull Device Enable Port J Bit 6
PERJ_PERJ7:         equ    7                                         ; Pull Device Enable Port J Bit 7
; bit position masks
mPERJ_PERJ0:        equ    %00000001                                ; Pull Device Enable Port J Bit 0
mPERJ_PERJ1:        equ    %00000010                                ; Pull Device Enable Port J Bit 1
mPERJ_PERJ6:        equ    %01000000                                ; Pull Device Enable Port J Bit 6
mPERJ_PERJ7:        equ    %10000000                                ; Pull Device Enable Port J Bit 7


;*** PPSJ - PortJP Polarity Select Register; 0x0000026D ***
PPSJ:               equ    $0000026D                                ;*** PPSJ - PortJP Polarity Select Register; 0x0000026D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PPSJ_PPSJ0:         equ    0                                         ; Pull Select Port J Bit 0
PPSJ_PPSJ1:         equ    1                                         ; Pull Select Port J Bit 1
PPSJ_PPSJ6:         equ    6                                         ; Pull Select Port J Bit 6
PPSJ_PPSJ7:         equ    7                                         ; Pull Select Port J Bit 7
; bit position masks
mPPSJ_PPSJ0:        equ    %00000001                                ; Pull Select Port J Bit 0
mPPSJ_PPSJ1:        equ    %00000010                                ; Pull Select Port J Bit 1
mPPSJ_PPSJ6:        equ    %01000000                                ; Pull Select Port J Bit 6
mPPSJ_PPSJ7:        equ    %10000000                                ; Pull Select Port J Bit 7


;*** PIEJ - Port J Interrupt Enable Register; 0x0000026E ***
PIEJ:               equ    $0000026E                                ;*** PIEJ - Port J Interrupt Enable Register; 0x0000026E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PIEJ_PIEJ0:         equ    0                                         ; Interrupt Enable Port J Bit 0
PIEJ_PIEJ1:         equ    1                                         ; Interrupt Enable Port J Bit 1
PIEJ_PIEJ6:         equ    6                                         ; Interrupt Enable Port J Bit 6
PIEJ_PIEJ7:         equ    7                                         ; Interrupt Enable Port J Bit 7
; bit position masks
mPIEJ_PIEJ0:        equ    %00000001                                ; Interrupt Enable Port J Bit 0
mPIEJ_PIEJ1:        equ    %00000010                                ; Interrupt Enable Port J Bit 1
mPIEJ_PIEJ6:        equ    %01000000                                ; Interrupt Enable Port J Bit 6
mPIEJ_PIEJ7:        equ    %10000000                                ; Interrupt Enable Port J Bit 7


;*** PIFJ - Port J Interrupt Flag Register; 0x0000026F ***
PIFJ:               equ    $0000026F                                ;*** PIFJ - Port J Interrupt Flag Register; 0x0000026F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
PIFJ_PIFJ0:         equ    0                                         ; Interrupt Flags Port J Bit 0
PIFJ_PIFJ1:         equ    1                                         ; Interrupt Flags Port J Bit 1
PIFJ_PIFJ6:         equ    6                                         ; Interrupt Flags Port J Bit 6
PIFJ_PIFJ7:         equ    7                                         ; Interrupt Flags Port J Bit 7
; bit position masks
mPIFJ_PIFJ0:        equ    %00000001                                ; Interrupt Flags Port J Bit 0
mPIFJ_PIFJ1:        equ    %00000010                                ; Interrupt Flags Port J Bit 1
mPIFJ_PIFJ6:        equ    %01000000                                ; Interrupt Flags Port J Bit 6
mPIFJ_PIFJ7:        equ    %10000000                                ; Interrupt Flags Port J Bit 7


;*** CAN4CTL0 - MSCAN4 Control 0 Register; 0x00000280 ***
CAN4CTL0:           equ    $00000280                                ;*** CAN4CTL0 - MSCAN4 Control 0 Register; 0x00000280 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4CTL0_INITRQ:    equ    0                                         ; Initialization Mode Request
CAN4CTL0_SLPRQ:     equ    1                                         ; Sleep Mode Request
CAN4CTL0_WUPE:      equ    2                                         ; Wake-Up Enable
CAN4CTL0_TIME:      equ    3                                         ; Timer Enable
CAN4CTL0_SYNCH:     equ    4                                         ; Synchronized Status
CAN4CTL0_CSWAI:     equ    5                                         ; CAN Stops in Wait Mode
CAN4CTL0_RXACT:     equ    6                                         ; Receiver Active Status
CAN4CTL0_RXFRM:     equ    7                                         ; Received Frame Flag
; bit position masks
mCAN4CTL0_INITRQ:   equ    %00000001                                ; Initialization Mode Request
mCAN4CTL0_SLPRQ:    equ    %00000010                                ; Sleep Mode Request
mCAN4CTL0_WUPE:     equ    %00000100                                ; Wake-Up Enable
mCAN4CTL0_TIME:     equ    %00001000                                ; Timer Enable
mCAN4CTL0_SYNCH:    equ    %00010000                                ; Synchronized Status
mCAN4CTL0_CSWAI:    equ    %00100000                                ; CAN Stops in Wait Mode
mCAN4CTL0_RXACT:    equ    %01000000                                ; Receiver Active Status
mCAN4CTL0_RXFRM:    equ    %10000000                                ; Received Frame Flag


;*** CAN4CTL1 - MSCAN4 Control 1 Register; 0x00000281 ***
CAN4CTL1:           equ    $00000281                                ;*** CAN4CTL1 - MSCAN4 Control 1 Register; 0x00000281 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4CTL1_INITAK:    equ    0                                         ; Initialization Mode Acknowledge
CAN4CTL1_SLPAK:     equ    1                                         ; Sleep Mode Acknowledge
CAN4CTL1_WUPM:      equ    2                                         ; Wake-Up Mode
CAN4CTL1_LISTEN:    equ    4                                         ; Listen Only Mode
CAN4CTL1_LOOPB:     equ    5                                         ; Loop Back Self Test Mode
CAN4CTL1_CLKSRC:    equ    6                                         ; MSCAN4 Clock Source
CAN4CTL1_CANE:      equ    7                                         ; MSCAN4 Enable
; bit position masks
mCAN4CTL1_INITAK:   equ    %00000001                                ; Initialization Mode Acknowledge
mCAN4CTL1_SLPAK:    equ    %00000010                                ; Sleep Mode Acknowledge
mCAN4CTL1_WUPM:     equ    %00000100                                ; Wake-Up Mode
mCAN4CTL1_LISTEN:   equ    %00010000                                ; Listen Only Mode
mCAN4CTL1_LOOPB:    equ    %00100000                                ; Loop Back Self Test Mode
mCAN4CTL1_CLKSRC:   equ    %01000000                                ; MSCAN4 Clock Source
mCAN4CTL1_CANE:     equ    %10000000                                ; MSCAN4 Enable


;*** CAN4BTR0 - MSCAN4 Bus Timing Register 0; 0x00000282 ***
CAN4BTR0:           equ    $00000282                                ;*** CAN4BTR0 - MSCAN4 Bus Timing Register 0; 0x00000282 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4BTR0_BRP0:      equ    0                                         ; Baud Rate Prescaler 0
CAN4BTR0_BRP1:      equ    1                                         ; Baud Rate Prescaler 1
CAN4BTR0_BRP2:      equ    2                                         ; Baud Rate Prescaler 2
CAN4BTR0_BRP3:      equ    3                                         ; Baud Rate Prescaler 3
CAN4BTR0_BRP4:      equ    4                                         ; Baud Rate Prescaler 4
CAN4BTR0_BRP5:      equ    5                                         ; Baud Rate Prescaler 5
CAN4BTR0_SJW0:      equ    6                                         ; Synchronization Jump Width 0
CAN4BTR0_SJW1:      equ    7                                         ; Synchronization Jump Width 1
; bit position masks
mCAN4BTR0_BRP0:     equ    %00000001                                ; Baud Rate Prescaler 0
mCAN4BTR0_BRP1:     equ    %00000010                                ; Baud Rate Prescaler 1
mCAN4BTR0_BRP2:     equ    %00000100                                ; Baud Rate Prescaler 2
mCAN4BTR0_BRP3:     equ    %00001000                                ; Baud Rate Prescaler 3
mCAN4BTR0_BRP4:     equ    %00010000                                ; Baud Rate Prescaler 4
mCAN4BTR0_BRP5:     equ    %00100000                                ; Baud Rate Prescaler 5
mCAN4BTR0_SJW0:     equ    %01000000                                ; Synchronization Jump Width 0
mCAN4BTR0_SJW1:     equ    %10000000                                ; Synchronization Jump Width 1


;*** CAN4BTR1 - MSCAN4 Bus Timing Register 1; 0x00000283 ***
CAN4BTR1:           equ    $00000283                                ;*** CAN4BTR1 - MSCAN4 Bus Timing Register 1; 0x00000283 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4BTR1_TSEG10:    equ    0                                         ; Time Segment 1
CAN4BTR1_TSEG11:    equ    1                                         ; Time Segment 1
CAN4BTR1_TSEG12:    equ    2                                         ; Time Segment 1
CAN4BTR1_TSEG13:    equ    3                                         ; Time Segment 1
CAN4BTR1_TSEG20:    equ    4                                         ; Time Segment 2
CAN4BTR1_TSEG21:    equ    5                                         ; Time Segment 2
CAN4BTR1_TSEG22:    equ    6                                         ; Time Segment 2
CAN4BTR1_SAMP:      equ    7                                         ; Sampling
; bit position masks
mCAN4BTR1_TSEG10:   equ    %00000001                                ; Time Segment 1
mCAN4BTR1_TSEG11:   equ    %00000010                                ; Time Segment 1
mCAN4BTR1_TSEG12:   equ    %00000100                                ; Time Segment 1
mCAN4BTR1_TSEG13:   equ    %00001000                                ; Time Segment 1
mCAN4BTR1_TSEG20:   equ    %00010000                                ; Time Segment 2
mCAN4BTR1_TSEG21:   equ    %00100000                                ; Time Segment 2
mCAN4BTR1_TSEG22:   equ    %01000000                                ; Time Segment 2
mCAN4BTR1_SAMP:     equ    %10000000                                ; Sampling


;*** CAN4RFLG - MSCAN4 Receiver Flag Register; 0x00000284 ***
CAN4RFLG:           equ    $00000284                                ;*** CAN4RFLG - MSCAN4 Receiver Flag Register; 0x00000284 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RFLG_RXF:       equ    0                                         ; Receive Buffer Full
CAN4RFLG_OVRIF:     equ    1                                         ; Overrun Interrupt Flag
CAN4RFLG_TSTAT0:    equ    2                                         ; Transmitter Status Bit 0
CAN4RFLG_TSTAT1:    equ    3                                         ; Transmitter Status Bit 1
CAN4RFLG_RSTAT0:    equ    4                                         ; Receiver Status Bit 0
CAN4RFLG_RSTAT1:    equ    5                                         ; Receiver Status Bit 1
CAN4RFLG_CSCIF:     equ    6                                         ; CAN Status Change Interrupt Flag
CAN4RFLG_WUPIF:     equ    7                                         ; Wake-up Interrupt Flag
; bit position masks
mCAN4RFLG_RXF:      equ    %00000001                                ; Receive Buffer Full
mCAN4RFLG_OVRIF:    equ    %00000010                                ; Overrun Interrupt Flag
mCAN4RFLG_TSTAT0:   equ    %00000100                                ; Transmitter Status Bit 0
mCAN4RFLG_TSTAT1:   equ    %00001000                                ; Transmitter Status Bit 1
mCAN4RFLG_RSTAT0:   equ    %00010000                                ; Receiver Status Bit 0
mCAN4RFLG_RSTAT1:   equ    %00100000                                ; Receiver Status Bit 1
mCAN4RFLG_CSCIF:    equ    %01000000                                ; CAN Status Change Interrupt Flag
mCAN4RFLG_WUPIF:    equ    %10000000                                ; Wake-up Interrupt Flag


;*** CAN4RIER - MSCAN4 Receiver Interrupt Enable Register; 0x00000285 ***
CAN4RIER:           equ    $00000285                                ;*** CAN4RIER - MSCAN4 Receiver Interrupt Enable Register; 0x00000285 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RIER_RXFIE:     equ    0                                         ; Receiver Full Interrupt Enable
CAN4RIER_OVRIE:     equ    1                                         ; Overrun Interrupt Enable
CAN4RIER_TSTATE0:   equ    2                                         ; Transmitter Status Change Enable 0
CAN4RIER_TSTATE1:   equ    3                                         ; Transmitter Status Change Enable 1
CAN4RIER_RSTATE0:   equ    4                                         ; Receiver Status Change Enable 0
CAN4RIER_RSTATE1:   equ    5                                         ; Receiver Status Change Enable 1
CAN4RIER_CSCIE:     equ    6                                         ; CAN Status Change Interrupt Enable
CAN4RIER_WUPIE:     equ    7                                         ; Wake-up Interrupt Enable
; bit position masks
mCAN4RIER_RXFIE:    equ    %00000001                                ; Receiver Full Interrupt Enable
mCAN4RIER_OVRIE:    equ    %00000010                                ; Overrun Interrupt Enable
mCAN4RIER_TSTATE0:  equ    %00000100                                ; Transmitter Status Change Enable 0
mCAN4RIER_TSTATE1:  equ    %00001000                                ; Transmitter Status Change Enable 1
mCAN4RIER_RSTATE0:  equ    %00010000                                ; Receiver Status Change Enable 0
mCAN4RIER_RSTATE1:  equ    %00100000                                ; Receiver Status Change Enable 1
mCAN4RIER_CSCIE:    equ    %01000000                                ; CAN Status Change Interrupt Enable
mCAN4RIER_WUPIE:    equ    %10000000                                ; Wake-up Interrupt Enable


;*** CAN4TFLG - MSCAN4 Transmitter Flag Register; 0x00000286 ***
CAN4TFLG:           equ    $00000286                                ;*** CAN4TFLG - MSCAN4 Transmitter Flag Register; 0x00000286 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TFLG_TXE0:      equ    0                                         ; Transmitter Buffer Empty 0
CAN4TFLG_TXE1:      equ    1                                         ; Transmitter Buffer Empty 1
CAN4TFLG_TXE2:      equ    2                                         ; Transmitter Buffer Empty 2
; bit position masks
mCAN4TFLG_TXE0:     equ    %00000001                                ; Transmitter Buffer Empty 0
mCAN4TFLG_TXE1:     equ    %00000010                                ; Transmitter Buffer Empty 1
mCAN4TFLG_TXE2:     equ    %00000100                                ; Transmitter Buffer Empty 2


;*** CAN4TIER - MSCAN4 Transmitter Interrupt Enable Register; 0x00000287 ***
CAN4TIER:           equ    $00000287                                ;*** CAN4TIER - MSCAN4 Transmitter Interrupt Enable Register; 0x00000287 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TIER_TXEIE0:    equ    0                                         ; Transmitter Empty Interrupt Enable 0
CAN4TIER_TXEIE1:    equ    1                                         ; Transmitter Empty Interrupt Enable 1
CAN4TIER_TXEIE2:    equ    2                                         ; Transmitter Empty Interrupt Enable 2
; bit position masks
mCAN4TIER_TXEIE0:   equ    %00000001                                ; Transmitter Empty Interrupt Enable 0
mCAN4TIER_TXEIE1:   equ    %00000010                                ; Transmitter Empty Interrupt Enable 1
mCAN4TIER_TXEIE2:   equ    %00000100                                ; Transmitter Empty Interrupt Enable 2


;*** CAN4TARQ - MSCAN 4 Transmitter Message Abort Request; 0x00000288 ***
CAN4TARQ:           equ    $00000288                                ;*** CAN4TARQ - MSCAN 4 Transmitter Message Abort Request; 0x00000288 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TARQ_ABTRQ0:    equ    0                                         ; Abort Request 0
CAN4TARQ_ABTRQ1:    equ    1                                         ; Abort Request 1
CAN4TARQ_ABTRQ2:    equ    2                                         ; Abort Request 2
; bit position masks
mCAN4TARQ_ABTRQ0:   equ    %00000001                                ; Abort Request 0
mCAN4TARQ_ABTRQ1:   equ    %00000010                                ; Abort Request 1
mCAN4TARQ_ABTRQ2:   equ    %00000100                                ; Abort Request 2


;*** CAN4TAAK - MSCAN4 Transmitter Message Abort Control; 0x00000289 ***
CAN4TAAK:           equ    $00000289                                ;*** CAN4TAAK - MSCAN4 Transmitter Message Abort Control; 0x00000289 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TAAK_ABTAK0:    equ    0                                         ; Abort Acknowledge 0
CAN4TAAK_ABTAK1:    equ    1                                         ; Abort Acknowledge 1
CAN4TAAK_ABTAK2:    equ    2                                         ; Abort Acknowledge 2
; bit position masks
mCAN4TAAK_ABTAK0:   equ    %00000001                                ; Abort Acknowledge 0
mCAN4TAAK_ABTAK1:   equ    %00000010                                ; Abort Acknowledge 1
mCAN4TAAK_ABTAK2:   equ    %00000100                                ; Abort Acknowledge 2


;*** CAN4TBSEL - MSCAN4 Transmit Buffer Selection; 0x0000028A ***
CAN4TBSEL:          equ    $0000028A                                ;*** CAN4TBSEL - MSCAN4 Transmit Buffer Selection; 0x0000028A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TBSEL_TX0:      equ    0                                         ; Transmit Buffer Select 0
CAN4TBSEL_TX1:      equ    1                                         ; Transmit Buffer Select 1
CAN4TBSEL_TX2:      equ    2                                         ; Transmit Buffer Select 2
; bit position masks
mCAN4TBSEL_TX0:     equ    %00000001                                ; Transmit Buffer Select 0
mCAN4TBSEL_TX1:     equ    %00000010                                ; Transmit Buffer Select 1
mCAN4TBSEL_TX2:     equ    %00000100                                ; Transmit Buffer Select 2


;*** CAN4IDAC - MSCAN4 Identifier Acceptance Control Register; 0x0000028B ***
CAN4IDAC:           equ    $0000028B                                ;*** CAN4IDAC - MSCAN4 Identifier Acceptance Control Register; 0x0000028B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDAC_IDHIT0:    equ    0                                         ; Identifier Acceptance Hit Indicator 0
CAN4IDAC_IDHIT1:    equ    1                                         ; Identifier Acceptance Hit Indicator 1
CAN4IDAC_IDHIT2:    equ    2                                         ; Identifier Acceptance Hit Indicator 2
CAN4IDAC_IDAM0:     equ    4                                         ; Identifier Acceptance Mode 0
CAN4IDAC_IDAM1:     equ    5                                         ; Identifier Acceptance Mode 1
; bit position masks
mCAN4IDAC_IDHIT0:   equ    %00000001                                ; Identifier Acceptance Hit Indicator 0
mCAN4IDAC_IDHIT1:   equ    %00000010                                ; Identifier Acceptance Hit Indicator 1
mCAN4IDAC_IDHIT2:   equ    %00000100                                ; Identifier Acceptance Hit Indicator 2
mCAN4IDAC_IDAM0:    equ    %00010000                                ; Identifier Acceptance Mode 0
mCAN4IDAC_IDAM1:    equ    %00100000                                ; Identifier Acceptance Mode 1


;*** CAN4RXERR - MSCAN4 Receive Error Counter Register; 0x0000028E ***
CAN4RXERR:          equ    $0000028E                                ;*** CAN4RXERR - MSCAN4 Receive Error Counter Register; 0x0000028E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXERR_RXERR0:   equ    0                                         ; Bit 0
CAN4RXERR_RXERR1:   equ    1                                         ; Bit 1
CAN4RXERR_RXERR2:   equ    2                                         ; Bit 2
CAN4RXERR_RXERR3:   equ    3                                         ; Bit 3
CAN4RXERR_RXERR4:   equ    4                                         ; Bit 4
CAN4RXERR_RXERR5:   equ    5                                         ; Bit 5
CAN4RXERR_RXERR6:   equ    6                                         ; Bit 6
CAN4RXERR_RXERR7:   equ    7                                         ; Bit 7
; bit position masks
mCAN4RXERR_RXERR0:  equ    %00000001                                ; Bit 0
mCAN4RXERR_RXERR1:  equ    %00000010                                ; Bit 1
mCAN4RXERR_RXERR2:  equ    %00000100                                ; Bit 2
mCAN4RXERR_RXERR3:  equ    %00001000                                ; Bit 3
mCAN4RXERR_RXERR4:  equ    %00010000                                ; Bit 4
mCAN4RXERR_RXERR5:  equ    %00100000                                ; Bit 5
mCAN4RXERR_RXERR6:  equ    %01000000                                ; Bit 6
mCAN4RXERR_RXERR7:  equ    %10000000                                ; Bit 7


;*** CAN4TXERR - MSCAN4 Transmit Error Counter Register; 0x0000028F ***
CAN4TXERR:          equ    $0000028F                                ;*** CAN4TXERR - MSCAN4 Transmit Error Counter Register; 0x0000028F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXERR_TXERR0:   equ    0                                         ; Bit 0
CAN4TXERR_TXERR1:   equ    1                                         ; Bit 1
CAN4TXERR_TXERR2:   equ    2                                         ; Bit 2
CAN4TXERR_TXERR3:   equ    3                                         ; Bit 3
CAN4TXERR_TXERR4:   equ    4                                         ; Bit 4
CAN4TXERR_TXERR5:   equ    5                                         ; Bit 5
CAN4TXERR_TXERR6:   equ    6                                         ; Bit 6
CAN4TXERR_TXERR7:   equ    7                                         ; Bit 7
; bit position masks
mCAN4TXERR_TXERR0:  equ    %00000001                                ; Bit 0
mCAN4TXERR_TXERR1:  equ    %00000010                                ; Bit 1
mCAN4TXERR_TXERR2:  equ    %00000100                                ; Bit 2
mCAN4TXERR_TXERR3:  equ    %00001000                                ; Bit 3
mCAN4TXERR_TXERR4:  equ    %00010000                                ; Bit 4
mCAN4TXERR_TXERR5:  equ    %00100000                                ; Bit 5
mCAN4TXERR_TXERR6:  equ    %01000000                                ; Bit 6
mCAN4TXERR_TXERR7:  equ    %10000000                                ; Bit 7


;*** CAN4IDAR0 - MSCAN4 Identifier Acceptance Register 0; 0x00000290 ***
CAN4IDAR0:          equ    $00000290                                ;*** CAN4IDAR0 - MSCAN4 Identifier Acceptance Register 0; 0x00000290 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDAR0_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN4IDAR0_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN4IDAR0_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN4IDAR0_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN4IDAR0_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN4IDAR0_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN4IDAR0_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN4IDAR0_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN4IDAR0_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN4IDAR0_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN4IDAR0_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN4IDAR0_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN4IDAR0_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN4IDAR0_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN4IDAR0_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN4IDAR0_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN4IDAR1 - MSCAN4 Identifier Acceptance Register 1; 0x00000291 ***
CAN4IDAR1:          equ    $00000291                                ;*** CAN4IDAR1 - MSCAN4 Identifier Acceptance Register 1; 0x00000291 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDAR1_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN4IDAR1_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN4IDAR1_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN4IDAR1_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN4IDAR1_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN4IDAR1_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN4IDAR1_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN4IDAR1_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN4IDAR1_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN4IDAR1_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN4IDAR1_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN4IDAR1_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN4IDAR1_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN4IDAR1_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN4IDAR1_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN4IDAR1_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN4IDAR2 - MSCAN4 Identifier Acceptance Register 2; 0x00000292 ***
CAN4IDAR2:          equ    $00000292                                ;*** CAN4IDAR2 - MSCAN4 Identifier Acceptance Register 2; 0x00000292 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDAR2_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN4IDAR2_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN4IDAR2_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN4IDAR2_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN4IDAR2_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN4IDAR2_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN4IDAR2_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN4IDAR2_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN4IDAR2_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN4IDAR2_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN4IDAR2_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN4IDAR2_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN4IDAR2_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN4IDAR2_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN4IDAR2_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN4IDAR2_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN4IDAR3 - MSCAN4 Identifier Acceptance Register 3; 0x00000293 ***
CAN4IDAR3:          equ    $00000293                                ;*** CAN4IDAR3 - MSCAN4 Identifier Acceptance Register 3; 0x00000293 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDAR3_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN4IDAR3_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN4IDAR3_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN4IDAR3_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN4IDAR3_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN4IDAR3_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN4IDAR3_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN4IDAR3_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN4IDAR3_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN4IDAR3_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN4IDAR3_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN4IDAR3_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN4IDAR3_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN4IDAR3_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN4IDAR3_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN4IDAR3_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN4IDMR0 - MSCAN4 Identifier Mask Register 0; 0x00000294 ***
CAN4IDMR0:          equ    $00000294                                ;*** CAN4IDMR0 - MSCAN4 Identifier Mask Register 0; 0x00000294 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDMR0_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN4IDMR0_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN4IDMR0_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN4IDMR0_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN4IDMR0_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN4IDMR0_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN4IDMR0_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN4IDMR0_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN4IDMR0_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN4IDMR0_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN4IDMR0_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN4IDMR0_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN4IDMR0_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN4IDMR0_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN4IDMR0_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN4IDMR0_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN4IDMR1 - MSCAN4 Identifier Mask Register 1; 0x00000295 ***
CAN4IDMR1:          equ    $00000295                                ;*** CAN4IDMR1 - MSCAN4 Identifier Mask Register 1; 0x00000295 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDMR1_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN4IDMR1_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN4IDMR1_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN4IDMR1_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN4IDMR1_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN4IDMR1_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN4IDMR1_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN4IDMR1_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN4IDMR1_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN4IDMR1_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN4IDMR1_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN4IDMR1_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN4IDMR1_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN4IDMR1_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN4IDMR1_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN4IDMR1_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN4IDMR2 - MSCAN4 Identifier Mask Register 2; 0x00000296 ***
CAN4IDMR2:          equ    $00000296                                ;*** CAN4IDMR2 - MSCAN4 Identifier Mask Register 2; 0x00000296 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDMR2_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN4IDMR2_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN4IDMR2_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN4IDMR2_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN4IDMR2_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN4IDMR2_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN4IDMR2_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN4IDMR2_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN4IDMR2_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN4IDMR2_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN4IDMR2_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN4IDMR2_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN4IDMR2_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN4IDMR2_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN4IDMR2_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN4IDMR2_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN4IDMR3 - MSCAN4 Identifier Mask Register 3; 0x00000297 ***
CAN4IDMR3:          equ    $00000297                                ;*** CAN4IDMR3 - MSCAN4 Identifier Mask Register 3; 0x00000297 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDMR3_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN4IDMR3_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN4IDMR3_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN4IDMR3_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN4IDMR3_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN4IDMR3_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN4IDMR3_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN4IDMR3_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN4IDMR3_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN4IDMR3_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN4IDMR3_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN4IDMR3_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN4IDMR3_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN4IDMR3_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN4IDMR3_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN4IDMR3_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN4IDAR4 - MSCAN4 Identifier Acceptance Register 4; 0x00000298 ***
CAN4IDAR4:          equ    $00000298                                ;*** CAN4IDAR4 - MSCAN4 Identifier Acceptance Register 4; 0x00000298 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDAR4_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN4IDAR4_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN4IDAR4_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN4IDAR4_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN4IDAR4_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN4IDAR4_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN4IDAR4_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN4IDAR4_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN4IDAR4_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN4IDAR4_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN4IDAR4_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN4IDAR4_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN4IDAR4_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN4IDAR4_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN4IDAR4_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN4IDAR4_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN4IDAR5 - MSCAN4 Identifier Acceptance Register 5; 0x00000299 ***
CAN4IDAR5:          equ    $00000299                                ;*** CAN4IDAR5 - MSCAN4 Identifier Acceptance Register 5; 0x00000299 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDAR5_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN4IDAR5_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN4IDAR5_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN4IDAR5_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN4IDAR5_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN4IDAR5_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN4IDAR5_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN4IDAR5_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN4IDAR5_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN4IDAR5_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN4IDAR5_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN4IDAR5_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN4IDAR5_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN4IDAR5_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN4IDAR5_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN4IDAR5_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN4IDAR6 - MSCAN4 Identifier Acceptance Register 6; 0x0000029A ***
CAN4IDAR6:          equ    $0000029A                                ;*** CAN4IDAR6 - MSCAN4 Identifier Acceptance Register 6; 0x0000029A ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDAR6_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN4IDAR6_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN4IDAR6_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN4IDAR6_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN4IDAR6_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN4IDAR6_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN4IDAR6_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN4IDAR6_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN4IDAR6_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN4IDAR6_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN4IDAR6_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN4IDAR6_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN4IDAR6_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN4IDAR6_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN4IDAR6_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN4IDAR6_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN4IDAR7 - MSCAN4 Identifier Acceptance Register 7; 0x0000029B ***
CAN4IDAR7:          equ    $0000029B                                ;*** CAN4IDAR7 - MSCAN4 Identifier Acceptance Register 7; 0x0000029B ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDAR7_AC0:      equ    0                                         ; Acceptance Code Bit 0
CAN4IDAR7_AC1:      equ    1                                         ; Acceptance Code Bit 1
CAN4IDAR7_AC2:      equ    2                                         ; Acceptance Code Bit 2
CAN4IDAR7_AC3:      equ    3                                         ; Acceptance Code Bit 3
CAN4IDAR7_AC4:      equ    4                                         ; Acceptance Code Bit 4
CAN4IDAR7_AC5:      equ    5                                         ; Acceptance Code Bit 5
CAN4IDAR7_AC6:      equ    6                                         ; Acceptance Code Bit 6
CAN4IDAR7_AC7:      equ    7                                         ; Acceptance Code Bit 7
; bit position masks
mCAN4IDAR7_AC0:     equ    %00000001                                ; Acceptance Code Bit 0
mCAN4IDAR7_AC1:     equ    %00000010                                ; Acceptance Code Bit 1
mCAN4IDAR7_AC2:     equ    %00000100                                ; Acceptance Code Bit 2
mCAN4IDAR7_AC3:     equ    %00001000                                ; Acceptance Code Bit 3
mCAN4IDAR7_AC4:     equ    %00010000                                ; Acceptance Code Bit 4
mCAN4IDAR7_AC5:     equ    %00100000                                ; Acceptance Code Bit 5
mCAN4IDAR7_AC6:     equ    %01000000                                ; Acceptance Code Bit 6
mCAN4IDAR7_AC7:     equ    %10000000                                ; Acceptance Code Bit 7


;*** CAN4IDMR4 - MSCAN4 Identifier Mask Register 4; 0x0000029C ***
CAN4IDMR4:          equ    $0000029C                                ;*** CAN4IDMR4 - MSCAN4 Identifier Mask Register 4; 0x0000029C ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDMR4_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN4IDMR4_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN4IDMR4_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN4IDMR4_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN4IDMR4_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN4IDMR4_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN4IDMR4_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN4IDMR4_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN4IDMR4_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN4IDMR4_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN4IDMR4_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN4IDMR4_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN4IDMR4_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN4IDMR4_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN4IDMR4_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN4IDMR4_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN4IDMR5 - MSCAN4 Identifier Mask Register 5; 0x0000029D ***
CAN4IDMR5:          equ    $0000029D                                ;*** CAN4IDMR5 - MSCAN4 Identifier Mask Register 5; 0x0000029D ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDMR5_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN4IDMR5_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN4IDMR5_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN4IDMR5_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN4IDMR5_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN4IDMR5_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN4IDMR5_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN4IDMR5_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN4IDMR5_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN4IDMR5_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN4IDMR5_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN4IDMR5_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN4IDMR5_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN4IDMR5_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN4IDMR5_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN4IDMR5_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN4IDMR6 - MSCAN4 Identifier Mask Register 6; 0x0000029E ***
CAN4IDMR6:          equ    $0000029E                                ;*** CAN4IDMR6 - MSCAN4 Identifier Mask Register 6; 0x0000029E ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDMR6_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN4IDMR6_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN4IDMR6_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN4IDMR6_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN4IDMR6_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN4IDMR6_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN4IDMR6_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN4IDMR6_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN4IDMR6_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN4IDMR6_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN4IDMR6_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN4IDMR6_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN4IDMR6_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN4IDMR6_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN4IDMR6_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN4IDMR6_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN4IDMR7 - MSCAN4 Identifier Mask Register 7; 0x0000029F ***
CAN4IDMR7:          equ    $0000029F                                ;*** CAN4IDMR7 - MSCAN4 Identifier Mask Register 7; 0x0000029F ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4IDMR7_AM0:      equ    0                                         ; Acceptance Mask Bit 0
CAN4IDMR7_AM1:      equ    1                                         ; Acceptance Mask Bit 1
CAN4IDMR7_AM2:      equ    2                                         ; Acceptance Mask Bit 2
CAN4IDMR7_AM3:      equ    3                                         ; Acceptance Mask Bit 3
CAN4IDMR7_AM4:      equ    4                                         ; Acceptance Mask Bit 4
CAN4IDMR7_AM5:      equ    5                                         ; Acceptance Mask Bit 5
CAN4IDMR7_AM6:      equ    6                                         ; Acceptance Mask Bit 6
CAN4IDMR7_AM7:      equ    7                                         ; Acceptance Mask Bit 7
; bit position masks
mCAN4IDMR7_AM0:     equ    %00000001                                ; Acceptance Mask Bit 0
mCAN4IDMR7_AM1:     equ    %00000010                                ; Acceptance Mask Bit 1
mCAN4IDMR7_AM2:     equ    %00000100                                ; Acceptance Mask Bit 2
mCAN4IDMR7_AM3:     equ    %00001000                                ; Acceptance Mask Bit 3
mCAN4IDMR7_AM4:     equ    %00010000                                ; Acceptance Mask Bit 4
mCAN4IDMR7_AM5:     equ    %00100000                                ; Acceptance Mask Bit 5
mCAN4IDMR7_AM6:     equ    %01000000                                ; Acceptance Mask Bit 6
mCAN4IDMR7_AM7:     equ    %10000000                                ; Acceptance Mask Bit 7


;*** CAN4RXIDR0 - MSCAN4 Receive Identifier Register 0; 0x000002A0 ***
CAN4RXIDR0:         equ    $000002A0                                ;*** CAN4RXIDR0 - MSCAN4 Receive Identifier Register 0; 0x000002A0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
CAN4RXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
CAN4RXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
CAN4RXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
CAN4RXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
CAN4RXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
CAN4RXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
CAN4RXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
; bit position masks
mCAN4RXIDR0_ID21:   equ    %00000001                                ; Extended format identifier Bit 21
mCAN4RXIDR0_ID22:   equ    %00000010                                ; Extended format identifier Bit 22
mCAN4RXIDR0_ID23:   equ    %00000100                                ; Extended format identifier Bit 23
mCAN4RXIDR0_ID24:   equ    %00001000                                ; Extended format identifier Bit 24
mCAN4RXIDR0_ID25:   equ    %00010000                                ; Extended format identifier Bit 25
mCAN4RXIDR0_ID26:   equ    %00100000                                ; Extended format identifier Bit 26
mCAN4RXIDR0_ID27:   equ    %01000000                                ; Extended format identifier Bit 27
mCAN4RXIDR0_ID28:   equ    %10000000                                ; Extended format identifier Bit 28


;*** CAN4RXIDR1 - MSCAN4 Receive Identifier Register 1; 0x000002A1 ***
CAN4RXIDR1:         equ    $000002A1                                ;*** CAN4RXIDR1 - MSCAN4 Receive Identifier Register 1; 0x000002A1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
CAN4RXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
CAN4RXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
CAN4RXIDR1_IDE:     equ    3                                         ; ID Extended
CAN4RXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
CAN4RXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
CAN4RXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
CAN4RXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
; bit position masks
mCAN4RXIDR1_ID15:   equ    %00000001                                ; Extended format identifier Bit 15
mCAN4RXIDR1_ID16:   equ    %00000010                                ; Extended format identifier Bit 16
mCAN4RXIDR1_ID17:   equ    %00000100                                ; Extended format identifier Bit 17
mCAN4RXIDR1_IDE:    equ    %00001000                                ; ID Extended
mCAN4RXIDR1_SRR:    equ    %00010000                                ; Substitute Remote Request
mCAN4RXIDR1_ID18:   equ    %00100000                                ; Extended format identifier Bit 18
mCAN4RXIDR1_ID19:   equ    %01000000                                ; Extended format identifier Bit 19
mCAN4RXIDR1_ID20:   equ    %10000000                                ; Extended format identifier Bit 20


;*** CAN4RXIDR2 - MSCAN4 Receive Identifier Register 2; 0x000002A2 ***
CAN4RXIDR2:         equ    $000002A2                                ;*** CAN4RXIDR2 - MSCAN4 Receive Identifier Register 2; 0x000002A2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
CAN4RXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
CAN4RXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
CAN4RXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
CAN4RXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
CAN4RXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
CAN4RXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
CAN4RXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
; bit position masks
mCAN4RXIDR2_ID7:    equ    %00000001                                ; Extended format identifier Bit 7
mCAN4RXIDR2_ID8:    equ    %00000010                                ; Extended format identifier Bit 8
mCAN4RXIDR2_ID9:    equ    %00000100                                ; Extended format identifier Bit 9
mCAN4RXIDR2_ID10:   equ    %00001000                                ; Extended format identifier Bit 10
mCAN4RXIDR2_ID11:   equ    %00010000                                ; Extended format identifier Bit 11
mCAN4RXIDR2_ID12:   equ    %00100000                                ; Extended format identifier Bit 12
mCAN4RXIDR2_ID13:   equ    %01000000                                ; Extended format identifier Bit 13
mCAN4RXIDR2_ID14:   equ    %10000000                                ; Extended format identifier Bit 14


;*** CAN4RXIDR3 - MSCAN4 Receive Identifier Register 3; 0x000002A3 ***
CAN4RXIDR3:         equ    $000002A3                                ;*** CAN4RXIDR3 - MSCAN4 Receive Identifier Register 3; 0x000002A3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
CAN4RXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
CAN4RXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
CAN4RXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
CAN4RXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
CAN4RXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
CAN4RXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
CAN4RXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
; bit position masks
mCAN4RXIDR3_RTR:    equ    %00000001                                ; Remote Transmission Request
mCAN4RXIDR3_ID0:    equ    %00000010                                ; Extended format identifier Bit 0
mCAN4RXIDR3_ID1:    equ    %00000100                                ; Extended format identifier Bit 1
mCAN4RXIDR3_ID2:    equ    %00001000                                ; Extended format identifier Bit 2
mCAN4RXIDR3_ID3:    equ    %00010000                                ; Extended format identifier Bit 3
mCAN4RXIDR3_ID4:    equ    %00100000                                ; Extended format identifier Bit 4
mCAN4RXIDR3_ID5:    equ    %01000000                                ; Extended format identifier Bit 5
mCAN4RXIDR3_ID6:    equ    %10000000                                ; Extended format identifier Bit 6


;*** CAN4RXDSR0 - MSCAN4 Receive Data Segment Register 0; 0x000002A4 ***
CAN4RXDSR0:         equ    $000002A4                                ;*** CAN4RXDSR0 - MSCAN4 Receive Data Segment Register 0; 0x000002A4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXDSR0_DB0:     equ    0                                         ; Data Bit 0
CAN4RXDSR0_DB1:     equ    1                                         ; Data Bit 1
CAN4RXDSR0_DB2:     equ    2                                         ; Data Bit 2
CAN4RXDSR0_DB3:     equ    3                                         ; Data Bit 3
CAN4RXDSR0_DB4:     equ    4                                         ; Data Bit 4
CAN4RXDSR0_DB5:     equ    5                                         ; Data Bit 5
CAN4RXDSR0_DB6:     equ    6                                         ; Data Bit 6
CAN4RXDSR0_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4RXDSR0_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4RXDSR0_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4RXDSR0_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4RXDSR0_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4RXDSR0_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4RXDSR0_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4RXDSR0_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4RXDSR0_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4RXDSR1 - MSCAN4 Receive Data Segment Register 1; 0x000002A5 ***
CAN4RXDSR1:         equ    $000002A5                                ;*** CAN4RXDSR1 - MSCAN4 Receive Data Segment Register 1; 0x000002A5 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXDSR1_DB0:     equ    0                                         ; Data Bit 0
CAN4RXDSR1_DB1:     equ    1                                         ; Data Bit 1
CAN4RXDSR1_DB2:     equ    2                                         ; Data Bit 2
CAN4RXDSR1_DB3:     equ    3                                         ; Data Bit 3
CAN4RXDSR1_DB4:     equ    4                                         ; Data Bit 4
CAN4RXDSR1_DB5:     equ    5                                         ; Data Bit 5
CAN4RXDSR1_DB6:     equ    6                                         ; Data Bit 6
CAN4RXDSR1_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4RXDSR1_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4RXDSR1_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4RXDSR1_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4RXDSR1_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4RXDSR1_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4RXDSR1_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4RXDSR1_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4RXDSR1_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4RXDSR2 - MSCAN4 Receive Data Segment Register 2; 0x000002A6 ***
CAN4RXDSR2:         equ    $000002A6                                ;*** CAN4RXDSR2 - MSCAN4 Receive Data Segment Register 2; 0x000002A6 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXDSR2_DB0:     equ    0                                         ; Data Bit 0
CAN4RXDSR2_DB1:     equ    1                                         ; Data Bit 1
CAN4RXDSR2_DB2:     equ    2                                         ; Data Bit 2
CAN4RXDSR2_DB3:     equ    3                                         ; Data Bit 3
CAN4RXDSR2_DB4:     equ    4                                         ; Data Bit 4
CAN4RXDSR2_DB5:     equ    5                                         ; Data Bit 5
CAN4RXDSR2_DB6:     equ    6                                         ; Data Bit 6
CAN4RXDSR2_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4RXDSR2_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4RXDSR2_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4RXDSR2_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4RXDSR2_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4RXDSR2_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4RXDSR2_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4RXDSR2_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4RXDSR2_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4RXDSR3 - MSCAN4 Receive Data Segment Register 3; 0x000002A7 ***
CAN4RXDSR3:         equ    $000002A7                                ;*** CAN4RXDSR3 - MSCAN4 Receive Data Segment Register 3; 0x000002A7 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXDSR3_DB0:     equ    0                                         ; Data Bit 0
CAN4RXDSR3_DB1:     equ    1                                         ; Data Bit 1
CAN4RXDSR3_DB2:     equ    2                                         ; Data Bit 2
CAN4RXDSR3_DB3:     equ    3                                         ; Data Bit 3
CAN4RXDSR3_DB4:     equ    4                                         ; Data Bit 4
CAN4RXDSR3_DB5:     equ    5                                         ; Data Bit 5
CAN4RXDSR3_DB6:     equ    6                                         ; Data Bit 6
CAN4RXDSR3_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4RXDSR3_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4RXDSR3_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4RXDSR3_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4RXDSR3_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4RXDSR3_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4RXDSR3_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4RXDSR3_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4RXDSR3_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4RXDSR4 - MSCAN4 Receive Data Segment Register 4; 0x000002A8 ***
CAN4RXDSR4:         equ    $000002A8                                ;*** CAN4RXDSR4 - MSCAN4 Receive Data Segment Register 4; 0x000002A8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXDSR4_DB0:     equ    0                                         ; Data Bit 0
CAN4RXDSR4_DB1:     equ    1                                         ; Data Bit 1
CAN4RXDSR4_DB2:     equ    2                                         ; Data Bit 2
CAN4RXDSR4_DB3:     equ    3                                         ; Data Bit 3
CAN4RXDSR4_DB4:     equ    4                                         ; Data Bit 4
CAN4RXDSR4_DB5:     equ    5                                         ; Data Bit 5
CAN4RXDSR4_DB6:     equ    6                                         ; Data Bit 6
CAN4RXDSR4_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4RXDSR4_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4RXDSR4_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4RXDSR4_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4RXDSR4_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4RXDSR4_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4RXDSR4_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4RXDSR4_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4RXDSR4_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4RXDSR5 - MSCAN4 Receive Data Segment Register 5; 0x000002A9 ***
CAN4RXDSR5:         equ    $000002A9                                ;*** CAN4RXDSR5 - MSCAN4 Receive Data Segment Register 5; 0x000002A9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXDSR5_DB0:     equ    0                                         ; Data Bit 0
CAN4RXDSR5_DB1:     equ    1                                         ; Data Bit 1
CAN4RXDSR5_DB2:     equ    2                                         ; Data Bit 2
CAN4RXDSR5_DB3:     equ    3                                         ; Data Bit 3
CAN4RXDSR5_DB4:     equ    4                                         ; Data Bit 4
CAN4RXDSR5_DB5:     equ    5                                         ; Data Bit 5
CAN4RXDSR5_DB6:     equ    6                                         ; Data Bit 6
CAN4RXDSR5_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4RXDSR5_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4RXDSR5_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4RXDSR5_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4RXDSR5_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4RXDSR5_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4RXDSR5_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4RXDSR5_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4RXDSR5_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4RXDSR6 - MSCAN4 Receive Data Segment Register 6; 0x000002AA ***
CAN4RXDSR6:         equ    $000002AA                                ;*** CAN4RXDSR6 - MSCAN4 Receive Data Segment Register 6; 0x000002AA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXDSR6_DB0:     equ    0                                         ; Data Bit 0
CAN4RXDSR6_DB1:     equ    1                                         ; Data Bit 1
CAN4RXDSR6_DB2:     equ    2                                         ; Data Bit 2
CAN4RXDSR6_DB3:     equ    3                                         ; Data Bit 3
CAN4RXDSR6_DB4:     equ    4                                         ; Data Bit 4
CAN4RXDSR6_DB5:     equ    5                                         ; Data Bit 5
CAN4RXDSR6_DB6:     equ    6                                         ; Data Bit 6
CAN4RXDSR6_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4RXDSR6_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4RXDSR6_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4RXDSR6_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4RXDSR6_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4RXDSR6_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4RXDSR6_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4RXDSR6_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4RXDSR6_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4RXDSR7 - MSCAN4 Receive Data Segment Register 7; 0x000002AB ***
CAN4RXDSR7:         equ    $000002AB                                ;*** CAN4RXDSR7 - MSCAN4 Receive Data Segment Register 7; 0x000002AB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXDSR7_DB0:     equ    0                                         ; Data Bit 0
CAN4RXDSR7_DB1:     equ    1                                         ; Data Bit 1
CAN4RXDSR7_DB2:     equ    2                                         ; Data Bit 2
CAN4RXDSR7_DB3:     equ    3                                         ; Data Bit 3
CAN4RXDSR7_DB4:     equ    4                                         ; Data Bit 4
CAN4RXDSR7_DB5:     equ    5                                         ; Data Bit 5
CAN4RXDSR7_DB6:     equ    6                                         ; Data Bit 6
CAN4RXDSR7_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4RXDSR7_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4RXDSR7_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4RXDSR7_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4RXDSR7_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4RXDSR7_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4RXDSR7_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4RXDSR7_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4RXDSR7_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4RXDLR - MSCAN4 Receive Data Length Register; 0x000002AC ***
CAN4RXDLR:          equ    $000002AC                                ;*** CAN4RXDLR - MSCAN4 Receive Data Length Register; 0x000002AC ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4RXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
CAN4RXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
CAN4RXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
CAN4RXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
; bit position masks
mCAN4RXDLR_DLC0:    equ    %00000001                                ; Data Length Code Bit 0
mCAN4RXDLR_DLC1:    equ    %00000010                                ; Data Length Code Bit 1
mCAN4RXDLR_DLC2:    equ    %00000100                                ; Data Length Code Bit 2
mCAN4RXDLR_DLC3:    equ    %00001000                                ; Data Length Code Bit 3


;*** CAN4TXIDR0 - MSCAN4 Transmit Identifier Register 0; 0x000002B0 ***
CAN4TXIDR0:         equ    $000002B0                                ;*** CAN4TXIDR0 - MSCAN4 Transmit Identifier Register 0; 0x000002B0 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXIDR0_ID21:    equ    0                                         ; Extended format identifier Bit 21
CAN4TXIDR0_ID22:    equ    1                                         ; Extended format identifier Bit 22
CAN4TXIDR0_ID23:    equ    2                                         ; Extended format identifier Bit 23
CAN4TXIDR0_ID24:    equ    3                                         ; Extended format identifier Bit 24
CAN4TXIDR0_ID25:    equ    4                                         ; Extended format identifier Bit 25
CAN4TXIDR0_ID26:    equ    5                                         ; Extended format identifier Bit 26
CAN4TXIDR0_ID27:    equ    6                                         ; Extended format identifier Bit 27
CAN4TXIDR0_ID28:    equ    7                                         ; Extended format identifier Bit 28
; bit position masks
mCAN4TXIDR0_ID21:   equ    %00000001                                ; Extended format identifier Bit 21
mCAN4TXIDR0_ID22:   equ    %00000010                                ; Extended format identifier Bit 22
mCAN4TXIDR0_ID23:   equ    %00000100                                ; Extended format identifier Bit 23
mCAN4TXIDR0_ID24:   equ    %00001000                                ; Extended format identifier Bit 24
mCAN4TXIDR0_ID25:   equ    %00010000                                ; Extended format identifier Bit 25
mCAN4TXIDR0_ID26:   equ    %00100000                                ; Extended format identifier Bit 26
mCAN4TXIDR0_ID27:   equ    %01000000                                ; Extended format identifier Bit 27
mCAN4TXIDR0_ID28:   equ    %10000000                                ; Extended format identifier Bit 28


;*** CAN4TXIDR1 - MSCAN4 Transmit Identifier Register 1; 0x000002B1 ***
CAN4TXIDR1:         equ    $000002B1                                ;*** CAN4TXIDR1 - MSCAN4 Transmit Identifier Register 1; 0x000002B1 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXIDR1_ID15:    equ    0                                         ; Extended format identifier Bit 15
CAN4TXIDR1_ID16:    equ    1                                         ; Extended format identifier Bit 16
CAN4TXIDR1_ID17:    equ    2                                         ; Extended format identifier Bit 17
CAN4TXIDR1_IDE:     equ    3                                         ; ID Extended
CAN4TXIDR1_SRR:     equ    4                                         ; Substitute Remote Request
CAN4TXIDR1_ID18:    equ    5                                         ; Extended format identifier Bit 18
CAN4TXIDR1_ID19:    equ    6                                         ; Extended format identifier Bit 19
CAN4TXIDR1_ID20:    equ    7                                         ; Extended format identifier Bit 20
; bit position masks
mCAN4TXIDR1_ID15:   equ    %00000001                                ; Extended format identifier Bit 15
mCAN4TXIDR1_ID16:   equ    %00000010                                ; Extended format identifier Bit 16
mCAN4TXIDR1_ID17:   equ    %00000100                                ; Extended format identifier Bit 17
mCAN4TXIDR1_IDE:    equ    %00001000                                ; ID Extended
mCAN4TXIDR1_SRR:    equ    %00010000                                ; Substitute Remote Request
mCAN4TXIDR1_ID18:   equ    %00100000                                ; Extended format identifier Bit 18
mCAN4TXIDR1_ID19:   equ    %01000000                                ; Extended format identifier Bit 19
mCAN4TXIDR1_ID20:   equ    %10000000                                ; Extended format identifier Bit 20


;*** CAN4TXIDR2 - MSCAN4 Transmit Identifier Register 2; 0x000002B2 ***
CAN4TXIDR2:         equ    $000002B2                                ;*** CAN4TXIDR2 - MSCAN4 Transmit Identifier Register 2; 0x000002B2 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXIDR2_ID7:     equ    0                                         ; Extended format identifier Bit 7
CAN4TXIDR2_ID8:     equ    1                                         ; Extended format identifier Bit 8
CAN4TXIDR2_ID9:     equ    2                                         ; Extended format identifier Bit 9
CAN4TXIDR2_ID10:    equ    3                                         ; Extended format identifier Bit 10
CAN4TXIDR2_ID11:    equ    4                                         ; Extended format identifier Bit 11
CAN4TXIDR2_ID12:    equ    5                                         ; Extended format identifier Bit 12
CAN4TXIDR2_ID13:    equ    6                                         ; Extended format identifier Bit 13
CAN4TXIDR2_ID14:    equ    7                                         ; Extended format identifier Bit 14
; bit position masks
mCAN4TXIDR2_ID7:    equ    %00000001                                ; Extended format identifier Bit 7
mCAN4TXIDR2_ID8:    equ    %00000010                                ; Extended format identifier Bit 8
mCAN4TXIDR2_ID9:    equ    %00000100                                ; Extended format identifier Bit 9
mCAN4TXIDR2_ID10:   equ    %00001000                                ; Extended format identifier Bit 10
mCAN4TXIDR2_ID11:   equ    %00010000                                ; Extended format identifier Bit 11
mCAN4TXIDR2_ID12:   equ    %00100000                                ; Extended format identifier Bit 12
mCAN4TXIDR2_ID13:   equ    %01000000                                ; Extended format identifier Bit 13
mCAN4TXIDR2_ID14:   equ    %10000000                                ; Extended format identifier Bit 14


;*** CAN4TXIDR3 - MSCAN4 Transmit Identifier Register 3; 0x000002B3 ***
CAN4TXIDR3:         equ    $000002B3                                ;*** CAN4TXIDR3 - MSCAN4 Transmit Identifier Register 3; 0x000002B3 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXIDR3_RTR:     equ    0                                         ; Remote Transmission Request
CAN4TXIDR3_ID0:     equ    1                                         ; Extended format identifier Bit 0
CAN4TXIDR3_ID1:     equ    2                                         ; Extended format identifier Bit 1
CAN4TXIDR3_ID2:     equ    3                                         ; Extended format identifier Bit 2
CAN4TXIDR3_ID3:     equ    4                                         ; Extended format identifier Bit 3
CAN4TXIDR3_ID4:     equ    5                                         ; Extended format identifier Bit 4
CAN4TXIDR3_ID5:     equ    6                                         ; Extended format identifier Bit 5
CAN4TXIDR3_ID6:     equ    7                                         ; Extended format identifier Bit 6
; bit position masks
mCAN4TXIDR3_RTR:    equ    %00000001                                ; Remote Transmission Request
mCAN4TXIDR3_ID0:    equ    %00000010                                ; Extended format identifier Bit 0
mCAN4TXIDR3_ID1:    equ    %00000100                                ; Extended format identifier Bit 1
mCAN4TXIDR3_ID2:    equ    %00001000                                ; Extended format identifier Bit 2
mCAN4TXIDR3_ID3:    equ    %00010000                                ; Extended format identifier Bit 3
mCAN4TXIDR3_ID4:    equ    %00100000                                ; Extended format identifier Bit 4
mCAN4TXIDR3_ID5:    equ    %01000000                                ; Extended format identifier Bit 5
mCAN4TXIDR3_ID6:    equ    %10000000                                ; Extended format identifier Bit 6


;*** CAN4TXDSR0 - MSCAN4 Transmit Data Segment Register 0; 0x000002B4 ***
CAN4TXDSR0:         equ    $000002B4                                ;*** CAN4TXDSR0 - MSCAN4 Transmit Data Segment Register 0; 0x000002B4 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXDSR0_DB0:     equ    0                                         ; Data Bit 0
CAN4TXDSR0_DB1:     equ    1                                         ; Data Bit 1
CAN4TXDSR0_DB2:     equ    2                                         ; Data Bit 2
CAN4TXDSR0_DB3:     equ    3                                         ; Data Bit 3
CAN4TXDSR0_DB4:     equ    4                                         ; Data Bit 4
CAN4TXDSR0_DB5:     equ    5                                         ; Data Bit 5
CAN4TXDSR0_DB6:     equ    6                                         ; Data Bit 6
CAN4TXDSR0_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4TXDSR0_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4TXDSR0_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4TXDSR0_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4TXDSR0_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4TXDSR0_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4TXDSR0_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4TXDSR0_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4TXDSR0_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4TXDSR1 - MSCAN4 Transmit Data Segment Register 1; 0x000002B5 ***
CAN4TXDSR1:         equ    $000002B5                                ;*** CAN4TXDSR1 - MSCAN4 Transmit Data Segment Register 1; 0x000002B5 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXDSR1_DB0:     equ    0                                         ; Data Bit 0
CAN4TXDSR1_DB1:     equ    1                                         ; Data Bit 1
CAN4TXDSR1_DB2:     equ    2                                         ; Data Bit 2
CAN4TXDSR1_DB3:     equ    3                                         ; Data Bit 3
CAN4TXDSR1_DB4:     equ    4                                         ; Data Bit 4
CAN4TXDSR1_DB5:     equ    5                                         ; Data Bit 5
CAN4TXDSR1_DB6:     equ    6                                         ; Data Bit 6
CAN4TXDSR1_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4TXDSR1_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4TXDSR1_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4TXDSR1_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4TXDSR1_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4TXDSR1_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4TXDSR1_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4TXDSR1_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4TXDSR1_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4TXDSR2 - MSCAN4 Transmit Data Segment Register 2; 0x000002B6 ***
CAN4TXDSR2:         equ    $000002B6                                ;*** CAN4TXDSR2 - MSCAN4 Transmit Data Segment Register 2; 0x000002B6 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXDSR2_DB0:     equ    0                                         ; Data Bit 0
CAN4TXDSR2_DB1:     equ    1                                         ; Data Bit 1
CAN4TXDSR2_DB2:     equ    2                                         ; Data Bit 2
CAN4TXDSR2_DB3:     equ    3                                         ; Data Bit 3
CAN4TXDSR2_DB4:     equ    4                                         ; Data Bit 4
CAN4TXDSR2_DB5:     equ    5                                         ; Data Bit 5
CAN4TXDSR2_DB6:     equ    6                                         ; Data Bit 6
CAN4TXDSR2_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4TXDSR2_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4TXDSR2_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4TXDSR2_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4TXDSR2_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4TXDSR2_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4TXDSR2_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4TXDSR2_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4TXDSR2_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4TXDSR3 - MSCAN4 Transmit Data Segment Register 3; 0x000002B7 ***
CAN4TXDSR3:         equ    $000002B7                                ;*** CAN4TXDSR3 - MSCAN4 Transmit Data Segment Register 3; 0x000002B7 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXDSR3_DB0:     equ    0                                         ; Data Bit 0
CAN4TXDSR3_DB1:     equ    1                                         ; Data Bit 1
CAN4TXDSR3_DB2:     equ    2                                         ; Data Bit 2
CAN4TXDSR3_DB3:     equ    3                                         ; Data Bit 3
CAN4TXDSR3_DB4:     equ    4                                         ; Data Bit 4
CAN4TXDSR3_DB5:     equ    5                                         ; Data Bit 5
CAN4TXDSR3_DB6:     equ    6                                         ; Data Bit 6
CAN4TXDSR3_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4TXDSR3_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4TXDSR3_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4TXDSR3_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4TXDSR3_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4TXDSR3_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4TXDSR3_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4TXDSR3_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4TXDSR3_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4TXDSR4 - MSCAN4 Transmit Data Segment Register 4; 0x000002B8 ***
CAN4TXDSR4:         equ    $000002B8                                ;*** CAN4TXDSR4 - MSCAN4 Transmit Data Segment Register 4; 0x000002B8 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXDSR4_DB0:     equ    0                                         ; Data Bit 0
CAN4TXDSR4_DB1:     equ    1                                         ; Data Bit 1
CAN4TXDSR4_DB2:     equ    2                                         ; Data Bit 2
CAN4TXDSR4_DB3:     equ    3                                         ; Data Bit 3
CAN4TXDSR4_DB4:     equ    4                                         ; Data Bit 4
CAN4TXDSR4_DB5:     equ    5                                         ; Data Bit 5
CAN4TXDSR4_DB6:     equ    6                                         ; Data Bit 6
CAN4TXDSR4_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4TXDSR4_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4TXDSR4_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4TXDSR4_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4TXDSR4_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4TXDSR4_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4TXDSR4_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4TXDSR4_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4TXDSR4_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4TXDSR5 - MSCAN4 Transmit Data Segment Register 5; 0x000002B9 ***
CAN4TXDSR5:         equ    $000002B9                                ;*** CAN4TXDSR5 - MSCAN4 Transmit Data Segment Register 5; 0x000002B9 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXDSR5_DB0:     equ    0                                         ; Data Bit 0
CAN4TXDSR5_DB1:     equ    1                                         ; Data Bit 1
CAN4TXDSR5_DB2:     equ    2                                         ; Data Bit 2
CAN4TXDSR5_DB3:     equ    3                                         ; Data Bit 3
CAN4TXDSR5_DB4:     equ    4                                         ; Data Bit 4
CAN4TXDSR5_DB5:     equ    5                                         ; Data Bit 5
CAN4TXDSR5_DB6:     equ    6                                         ; Data Bit 6
CAN4TXDSR5_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4TXDSR5_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4TXDSR5_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4TXDSR5_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4TXDSR5_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4TXDSR5_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4TXDSR5_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4TXDSR5_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4TXDSR5_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4TXDSR6 - MSCAN4 Transmit Data Segment Register 6; 0x000002BA ***
CAN4TXDSR6:         equ    $000002BA                                ;*** CAN4TXDSR6 - MSCAN4 Transmit Data Segment Register 6; 0x000002BA ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXDSR6_DB0:     equ    0                                         ; Data Bit 0
CAN4TXDSR6_DB1:     equ    1                                         ; Data Bit 1
CAN4TXDSR6_DB2:     equ    2                                         ; Data Bit 2
CAN4TXDSR6_DB3:     equ    3                                         ; Data Bit 3
CAN4TXDSR6_DB4:     equ    4                                         ; Data Bit 4
CAN4TXDSR6_DB5:     equ    5                                         ; Data Bit 5
CAN4TXDSR6_DB6:     equ    6                                         ; Data Bit 6
CAN4TXDSR6_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4TXDSR6_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4TXDSR6_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4TXDSR6_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4TXDSR6_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4TXDSR6_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4TXDSR6_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4TXDSR6_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4TXDSR6_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4TXDSR7 - MSCAN4 Transmit Data Segment Register 7; 0x000002BB ***
CAN4TXDSR7:         equ    $000002BB                                ;*** CAN4TXDSR7 - MSCAN4 Transmit Data Segment Register 7; 0x000002BB ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXDSR7_DB0:     equ    0                                         ; Data Bit 0
CAN4TXDSR7_DB1:     equ    1                                         ; Data Bit 1
CAN4TXDSR7_DB2:     equ    2                                         ; Data Bit 2
CAN4TXDSR7_DB3:     equ    3                                         ; Data Bit 3
CAN4TXDSR7_DB4:     equ    4                                         ; Data Bit 4
CAN4TXDSR7_DB5:     equ    5                                         ; Data Bit 5
CAN4TXDSR7_DB6:     equ    6                                         ; Data Bit 6
CAN4TXDSR7_DB7:     equ    7                                         ; Data Bit 7
; bit position masks
mCAN4TXDSR7_DB0:    equ    %00000001                                ; Data Bit 0
mCAN4TXDSR7_DB1:    equ    %00000010                                ; Data Bit 1
mCAN4TXDSR7_DB2:    equ    %00000100                                ; Data Bit 2
mCAN4TXDSR7_DB3:    equ    %00001000                                ; Data Bit 3
mCAN4TXDSR7_DB4:    equ    %00010000                                ; Data Bit 4
mCAN4TXDSR7_DB5:    equ    %00100000                                ; Data Bit 5
mCAN4TXDSR7_DB6:    equ    %01000000                                ; Data Bit 6
mCAN4TXDSR7_DB7:    equ    %10000000                                ; Data Bit 7


;*** CAN4TXDLR - MSCAN4 Transmit Data Length Register; 0x000002BC ***
CAN4TXDLR:          equ    $000002BC                                ;*** CAN4TXDLR - MSCAN4 Transmit Data Length Register; 0x000002BC ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXDLR_DLC0:     equ    0                                         ; Data Length Code Bit 0
CAN4TXDLR_DLC1:     equ    1                                         ; Data Length Code Bit 1
CAN4TXDLR_DLC2:     equ    2                                         ; Data Length Code Bit 2
CAN4TXDLR_DLC3:     equ    3                                         ; Data Length Code Bit 3
; bit position masks
mCAN4TXDLR_DLC0:    equ    %00000001                                ; Data Length Code Bit 0
mCAN4TXDLR_DLC1:    equ    %00000010                                ; Data Length Code Bit 1
mCAN4TXDLR_DLC2:    equ    %00000100                                ; Data Length Code Bit 2
mCAN4TXDLR_DLC3:    equ    %00001000                                ; Data Length Code Bit 3


;*** CAN4TXTBPR - MSCAN4 Transmit Transmit Buffer Priority; 0x000002BF ***
CAN4TXTBPR:         equ    $000002BF                                ;*** CAN4TXTBPR - MSCAN4 Transmit Transmit Buffer Priority; 0x000002BF ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
CAN4TXTBPR_PRIO0:   equ    0                                         ; Transmit Buffer Priority Bit 0
CAN4TXTBPR_PRIO1:   equ    1                                         ; Transmit Buffer Priority Bit 1
CAN4TXTBPR_PRIO2:   equ    2                                         ; Transmit Buffer Priority Bit 2
CAN4TXTBPR_PRIO3:   equ    3                                         ; Transmit Buffer Priority Bit 3
CAN4TXTBPR_PRIO4:   equ    4                                         ; Transmit Buffer Priority Bit 4
CAN4TXTBPR_PRIO5:   equ    5                                         ; Transmit Buffer Priority Bit 5
CAN4TXTBPR_PRIO6:   equ    6                                         ; Transmit Buffer Priority Bit 6
CAN4TXTBPR_PRIO7:   equ    7                                         ; Transmit Buffer Priority Bit 7
; bit position masks
mCAN4TXTBPR_PRIO0:  equ    %00000001                                ; Transmit Buffer Priority Bit 0
mCAN4TXTBPR_PRIO1:  equ    %00000010                                ; Transmit Buffer Priority Bit 1
mCAN4TXTBPR_PRIO2:  equ    %00000100                                ; Transmit Buffer Priority Bit 2
mCAN4TXTBPR_PRIO3:  equ    %00001000                                ; Transmit Buffer Priority Bit 3
mCAN4TXTBPR_PRIO4:  equ    %00010000                                ; Transmit Buffer Priority Bit 4
mCAN4TXTBPR_PRIO5:  equ    %00100000                                ; Transmit Buffer Priority Bit 5
mCAN4TXTBPR_PRIO6:  equ    %01000000                                ; Transmit Buffer Priority Bit 6
mCAN4TXTBPR_PRIO7:  equ    %10000000                                ; Transmit Buffer Priority Bit 7


;*** BDMSTS - BDM Status Register; 0x0000FF01 ***
BDMSTS:             equ    $0000FF01                                ;*** BDMSTS - BDM Status Register; 0x0000FF01 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
BDMSTS_UNSEC:       equ    1                                         ; Unsecure
BDMSTS_CLKSW:       equ    2                                         ; Clock switch
BDMSTS_TRACE:       equ    3                                         ; TRACE1 BDM firmware command is being executed
BDMSTS_SDV:         equ    4                                         ; Shift data valid
BDMSTS_ENTAG:       equ    5                                         ; Tagging enable
BDMSTS_BDMACT:      equ    6                                         ; BDM active status
BDMSTS_ENBDM:       equ    7                                         ; Enable BDM
; bit position masks
mBDMSTS_UNSEC:      equ    %00000010                                ; Unsecure
mBDMSTS_CLKSW:      equ    %00000100                                ; Clock switch
mBDMSTS_TRACE:      equ    %00001000                                ; TRACE1 BDM firmware command is being executed
mBDMSTS_SDV:        equ    %00010000                                ; Shift data valid
mBDMSTS_ENTAG:      equ    %00100000                                ; Tagging enable
mBDMSTS_BDMACT:     equ    %01000000                                ; BDM active status
mBDMSTS_ENBDM:      equ    %10000000                                ; Enable BDM


;*** BDMCCR - BDM CCR Holding Register; 0x0000FF06 ***
BDMCCR:             equ    $0000FF06                                ;*** BDMCCR - BDM CCR Holding Register; 0x0000FF06 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
BDMCCR_CCR0:        equ    0                                         ; BDM CCR Holding Bit 0
BDMCCR_CCR1:        equ    1                                         ; BDM CCR Holding Bit 1
BDMCCR_CCR2:        equ    2                                         ; BDM CCR Holding Bit 2
BDMCCR_CCR3:        equ    3                                         ; BDM CCR Holding Bit 3
BDMCCR_CCR4:        equ    4                                         ; BDM CCR Holding Bit 4
BDMCCR_CCR5:        equ    5                                         ; BDM CCR Holding Bit 5
BDMCCR_CCR6:        equ    6                                         ; BDM CCR Holding Bit 6
BDMCCR_CCR7:        equ    7                                         ; BDM CCR Holding Bit 7
; bit position masks
mBDMCCR_CCR0:       equ    %00000001                                ; BDM CCR Holding Bit 0
mBDMCCR_CCR1:       equ    %00000010                                ; BDM CCR Holding Bit 1
mBDMCCR_CCR2:       equ    %00000100                                ; BDM CCR Holding Bit 2
mBDMCCR_CCR3:       equ    %00001000                                ; BDM CCR Holding Bit 3
mBDMCCR_CCR4:       equ    %00010000                                ; BDM CCR Holding Bit 4
mBDMCCR_CCR5:       equ    %00100000                                ; BDM CCR Holding Bit 5
mBDMCCR_CCR6:       equ    %01000000                                ; BDM CCR Holding Bit 6
mBDMCCR_CCR7:       equ    %10000000                                ; BDM CCR Holding Bit 7


;*** BDMINR - BDM Internal Register Position Register; 0x0000FF07 ***
BDMINR:             equ    $0000FF07                                ;*** BDMINR - BDM Internal Register Position Register; 0x0000FF07 ***
; bit numbers for user in BCLR, BSET, BRCLR and BRSET
BDMINR_REG11:       equ    3                                         ; Internal register map position
BDMINR_REG12:       equ    4                                         ; Internal register map position
BDMINR_REG13:       equ    5                                         ; Internal register map position
BDMINR_REG14:       equ    6                                         ; Internal register map position
BDMINR_REG15:       equ    7                                         ; Internal register map position
; bit position masks
mBDMINR_REG11:      equ    %00001000                                ; Internal register map position
mBDMINR_REG12:      equ    %00010000                                ; Internal register map position
mBDMINR_REG13:      equ    %00100000                                ; Internal register map position
mBDMINR_REG14:      equ    %01000000                                ; Internal register map position
mBDMINR_REG15:      equ    %10000000                                ; Internal register map position




; wir schieben das Programm ins RAM, da wir genuegend Platz haben
; und das FLASH schonen wollen
PRSTART  EQU $2000

; -----------------------------------------------------------------------
; hier beginnt der Bereich fr Variable und Konstanten
         ORG RAMStart  ; im Include definiert
			
zaehler: DS  2         ; Platz fuer einen Zaehler


; -----------------------------------------------------------------------
; hier beginnt das Hauptprogramm

       ORG PRSTART
main:									   ; Symbol ist auch in Monitor_linker.prm als
                         ; Reset-Vektor definiert
       LDS  #RAMEnd			 ; initialisiere Stack, Symbol ist in Include definiert
       MOVW #0, zaehler

       LDAA #$ff
       STAA DDRB         ; Data Direction Register B auf Ausgabe stellen
       STAA DDRP         ; Data Direction Register P auf Ausgabe stellen
       MOVB #$0f, PTP    ; alle LEDs ausschalten
       
       BSET DDRJ, #2
       BCLR PTJ, #2
       
       LDAA #1
       STAA PORTB

       MOVB #$7f, RTICTL ; setze RTI-Rate, wir haben einen 4 MHz-Oszillator
       BSET CRGINT, #$80 ; gib RTI frei
       CLI               ; Interrupt-Maskierung abschalten
       
mainLoop:
       NOP
       BRA  mainLoop

; ----------------------------------------------------------------------
; hier beginnt die Interrupt-Serviceroutine 
      
rtiISR:              
       BSET CRGFLG, #$80 ; setze das RTI Interrupt Flag zurueck
       NOP               ; kleiner Bug bei manchen HCS12 ?
       CLI               ; gib fuer andere Interrupts wieder frei
       LDAA PORTB        ; lade Port B
       EORA #1           ; negiere Bit 0  von Port B
       STAA PORTB				 ; schreibe zurueck
       
       ADDD #1           ; nur so zum Spass ein Zaehler
       STD  zaehler
       
       RTI               ; das war es auch schon
       

  
