
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000124  00800200  00004ba0  00004c34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00004ba0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000025a  00800324  00800324  00004d58  2**0
                  ALLOC
  3 .debug_aranges 000002a0  00000000  00000000  00004d58  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00001263  00000000  00000000  00004ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000038a6  00000000  00000000  0000625b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001575  00000000  00000000  00009b01  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003ee8  00000000  00000000  0000b076  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000830  00000000  00000000  0000ef60  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001119  00000000  00000000  0000f790  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c7a  00000000  00000000  000108a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00011523  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 b3 05 	jmp	0xb66	; 0xb66 <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 e7 05 	jmp	0xbce	; 0xbce <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 d2 1c 	jmp	0x39a4	; 0x39a4 <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 7d 1c 	jmp	0x38fa	; 0x38fa <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 53 10 	jmp	0x20a6	; 0x20a6 <__vector_32>
      84:	0c 94 69 10 	jmp	0x20d2	; 0x20d2 <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 d0 0f 	jmp	0x1fa0	; 0x1fa0 <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 a4 0f 	jmp	0x1f48	; 0x1f48 <__vector_42>
      ac:	0c 94 ba 0f 	jmp	0x1f74	; 0x1f74 <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 17 0f 	jmp	0x1e2e	; 0x1e2e <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	0a 08       	sbc	r0, r10
      e6:	d8 07       	cpc	r29, r24
      e8:	20 07       	cpc	r18, r16
      ea:	c8 07       	cpc	r28, r24
      ec:	ae 07       	cpc	r26, r30
      ee:	17 07       	cpc	r17, r23
      f0:	8d 07       	cpc	r24, r29
      f2:	f6 07       	cpc	r31, r22
      f4:	4e 07       	cpc	r20, r30
      f6:	e8 07       	cpc	r30, r24
      f8:	76 08       	sbc	r7, r6
      fa:	76 08       	sbc	r7, r6
      fc:	76 08       	sbc	r7, r6
      fe:	76 08       	sbc	r7, r6
     100:	76 08       	sbc	r7, r6
     102:	76 08       	sbc	r7, r6
     104:	4d 08       	sbc	r4, r13
     106:	51 08       	sbc	r5, r1
     108:	76 08       	sbc	r7, r6
     10a:	76 08       	sbc	r7, r6
     10c:	76 08       	sbc	r7, r6
     10e:	76 08       	sbc	r7, r6
     110:	76 08       	sbc	r7, r6
     112:	76 08       	sbc	r7, r6
     114:	76 08       	sbc	r7, r6
     116:	76 08       	sbc	r7, r6
     118:	76 08       	sbc	r7, r6
     11a:	76 08       	sbc	r7, r6
     11c:	76 08       	sbc	r7, r6
     11e:	76 08       	sbc	r7, r6
     120:	4e 07       	cpc	r20, r30
     122:	20 07       	cpc	r18, r16
     124:	6f 08       	sbc	r6, r15
     126:	67 08       	sbc	r6, r7
     128:	76 08       	sbc	r7, r6
     12a:	76 08       	sbc	r7, r6
     12c:	76 08       	sbc	r7, r6
     12e:	76 08       	sbc	r7, r6
     130:	76 08       	sbc	r7, r6
     132:	76 08       	sbc	r7, r6
     134:	76 08       	sbc	r7, r6
     136:	76 08       	sbc	r7, r6
     138:	76 08       	sbc	r7, r6
     13a:	76 08       	sbc	r7, r6
     13c:	76 08       	sbc	r7, r6
     13e:	76 08       	sbc	r7, r6
     140:	ae 07       	cpc	r26, r30
     142:	8d 07       	cpc	r24, r29
     144:	76 08       	sbc	r7, r6
     146:	76 08       	sbc	r7, r6
     148:	0a 08       	sbc	r0, r10
     14a:	17 07       	cpc	r17, r23
     14c:	54 08       	sbc	r5, r4
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	e0 ea       	ldi	r30, 0xA0	; 160
     194:	fb e4       	ldi	r31, 0x4B	; 75
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 32       	cpi	r26, 0x24	; 36
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e2       	ldi	r26, 0x24	; 36
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	ae 37       	cpi	r26, 0x7E	; 126
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 ce 25 	jmp	0x4b9c	; 0x4b9c <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:
#include "sensors.h"

/*-----header files for ECE6970 Project ------*/ 
#include "movement.h"

int main(void) {
     1c2:	cf 93       	push	r28
     1c4:	df 93       	push	r29
//	initAdc();
	initPeripherals();
     1c6:	0e 94 e9 1c 	call	0x39d2	; 0x39d2 <initPeripherals>
	calibrateSensors();
     1ca:	0e 94 48 16 	call	0x2c90	; 0x2c90 <calibrateSensors>

	initBehaviors();
     1ce:	0e 94 90 05 	call	0xb20	; 0xb20 <initBehaviors>

	startTime = getTime100MicroSec();

	disableObstacleAvoidance();
	disableCliffAvoidance();
*/	GREEN_LED0_OFF;
     1d2:	80 91 0b 01 	lds	r24, 0x010B
     1d6:	81 60       	ori	r24, 0x01	; 1
     1d8:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED1_OFF;
     1dc:	80 91 0b 01 	lds	r24, 0x010B
     1e0:	82 60       	ori	r24, 0x02	; 2
     1e2:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED2_OFF;
     1e6:	80 91 0b 01 	lds	r24, 0x010B
     1ea:	84 60       	ori	r24, 0x04	; 4
     1ec:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED3_OFF;
     1f0:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
     1f2:	80 91 0b 01 	lds	r24, 0x010B
     1f6:	80 61       	ori	r24, 0x10	; 16
     1f8:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED5_OFF;
     1fc:	80 91 0b 01 	lds	r24, 0x010B
     200:	80 62       	ori	r24, 0x20	; 32
     202:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED6_OFF;
     206:	80 91 0b 01 	lds	r24, 0x010B
     20a:	80 64       	ori	r24, 0x40	; 64
     20c:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED7_OFF; 
     210:	80 91 0b 01 	lds	r24, 0x010B
     214:	80 68       	ori	r24, 0x80	; 128
     216:	80 93 0b 01 	sts	0x010B, r24
	//enableObstacleAvoidance();

	while(1) {


		turnLeft();
     21a:	0e 94 f3 1e 	call	0x3de6	; 0x3de6 <turnLeft>
		moveForward(1);
     21e:	81 e0       	ldi	r24, 0x01	; 1
     220:	90 e0       	ldi	r25, 0x00	; 0
     222:	0e 94 6e 1e 	call	0x3cdc	; 0x3cdc <moveForward>
		turnRight();
     226:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <turnRight>
		moveForward(1);
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	0e 94 6e 1e 	call	0x3cdc	; 0x3cdc <moveForward>
		turn180(); 
     232:	0e 94 8f 1e 	call	0x3d1e	; 0x3d1e <turn180>
		moveForward(1);
     236:	81 e0       	ldi	r24, 0x01	; 1
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	0e 94 6e 1e 	call	0x3cdc	; 0x3cdc <moveForward>
		turn180();
     23e:	0e 94 8f 1e 	call	0x3d1e	; 0x3d1e <turn180>
     242:	c0 e0       	ldi	r28, 0x00	; 0
     244:	d0 e0       	ldi	r29, 0x00	; 0
		for(int temp = 0 ; temp<1000; temp++){
		stopWait(1);
     246:	81 e0       	ldi	r24, 0x01	; 1
     248:	0e 94 84 1e 	call	0x3d08	; 0x3d08 <stopWait>
		turnRight();
		moveForward(1);
		turn180(); 
		moveForward(1);
		turn180();
		for(int temp = 0 ; temp<1000; temp++){
     24c:	21 96       	adiw	r28, 0x01	; 1
     24e:	83 e0       	ldi	r24, 0x03	; 3
     250:	c8 3e       	cpi	r28, 0xE8	; 232
     252:	d8 07       	cpc	r29, r24
     254:	c1 f7       	brne	.-16     	; 0x246 <main+0x84>
		stopWait(1);
		}
		moveForward(3);
     256:	83 e0       	ldi	r24, 0x03	; 3
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	0e 94 6e 1e 	call	0x3cdc	; 0x3cdc <moveForward>
//		int temp1 = gridEdgeDetected(); 
//		int temp = temp1 + 0x30;	;
//		 usart0Transmit(temp,1);	
//		moveForwardOne();
		while(1){
		stopWait(1);
     25e:	81 e0       	ldi	r24, 0x01	; 1
     260:	0e 94 84 1e 	call	0x3d08	; 0x3d08 <stopWait>
     264:	fc cf       	rjmp	.-8      	; 0x25e <main+0x9c>

00000266 <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     266:	ea e7       	ldi	r30, 0x7A	; 122
     268:	f0 e0       	ldi	r31, 0x00	; 0
     26a:	10 82       	st	Z, r1
	ADCSRB = 0;
     26c:	2b e7       	ldi	r18, 0x7B	; 123
     26e:	30 e0       	ldi	r19, 0x00	; 0
     270:	d9 01       	movw	r26, r18
     272:	1c 92       	st	X, r1
	ADMUX = 0;
     274:	ac e7       	ldi	r26, 0x7C	; 124
     276:	b0 e0       	ldi	r27, 0x00	; 0
     278:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     27a:	80 81       	ld	r24, Z
     27c:	86 60       	ori	r24, 0x06	; 6
     27e:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     280:	8c 91       	ld	r24, X
     282:	80 64       	ori	r24, 0x40	; 64
     284:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     286:	80 81       	ld	r24, Z
     288:	80 62       	ori	r24, 0x20	; 32
     28a:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     28c:	d9 01       	movw	r26, r18
     28e:	8c 91       	ld	r24, X
     290:	88 7f       	andi	r24, 0xF8	; 248
     292:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     294:	80 81       	ld	r24, Z
     296:	88 60       	ori	r24, 0x08	; 8
     298:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     29a:	80 81       	ld	r24, Z
     29c:	80 68       	ori	r24, 0x80	; 128
     29e:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     2a0:	80 81       	ld	r24, Z
     2a2:	80 64       	ori	r24, 0x40	; 64
     2a4:	80 83       	st	Z, r24

}
     2a6:	08 95       	ret

000002a8 <__vector_29>:

ISR(ADC_vect) {
     2a8:	1f 92       	push	r1
     2aa:	0f 92       	push	r0
     2ac:	0f b6       	in	r0, 0x3f	; 63
     2ae:	0f 92       	push	r0
     2b0:	0b b6       	in	r0, 0x3b	; 59
     2b2:	0f 92       	push	r0
     2b4:	11 24       	eor	r1, r1
     2b6:	1f 93       	push	r17
     2b8:	2f 93       	push	r18
     2ba:	3f 93       	push	r19
     2bc:	4f 93       	push	r20
     2be:	5f 93       	push	r21
     2c0:	6f 93       	push	r22
     2c2:	7f 93       	push	r23
     2c4:	8f 93       	push	r24
     2c6:	9f 93       	push	r25
     2c8:	af 93       	push	r26
     2ca:	bf 93       	push	r27
     2cc:	ef 93       	push	r30
     2ce:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     2d0:	80 91 36 05 	lds	r24, 0x0536
     2d4:	90 91 37 05 	lds	r25, 0x0537
     2d8:	a0 91 38 05 	lds	r26, 0x0538
     2dc:	b0 91 39 05 	lds	r27, 0x0539
     2e0:	01 96       	adiw	r24, 0x01	; 1
     2e2:	a1 1d       	adc	r26, r1
     2e4:	b1 1d       	adc	r27, r1
     2e6:	80 93 36 05 	sts	0x0536, r24
     2ea:	90 93 37 05 	sts	0x0537, r25
     2ee:	a0 93 38 05 	sts	0x0538, r26
     2f2:	b0 93 39 05 	sts	0x0539, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     2f6:	80 91 78 00 	lds	r24, 0x0078
     2fa:	48 2f       	mov	r20, r24
     2fc:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     2fe:	20 91 79 00 	lds	r18, 0x0079
     302:	92 2f       	mov	r25, r18
     304:	80 e0       	ldi	r24, 0x00	; 0
     306:	48 2b       	or	r20, r24
     308:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     30a:	80 91 bf 03 	lds	r24, 0x03BF
     30e:	82 30       	cpi	r24, 0x02	; 2
     310:	09 f4       	brne	.+2      	; 0x314 <__vector_29+0x6c>
     312:	f4 c0       	rjmp	.+488    	; 0x4fc <__vector_29+0x254>
     314:	83 30       	cpi	r24, 0x03	; 3
     316:	30 f4       	brcc	.+12     	; 0x324 <__vector_29+0x7c>
     318:	88 23       	and	r24, r24
     31a:	59 f0       	breq	.+22     	; 0x332 <__vector_29+0x8a>
     31c:	81 30       	cpi	r24, 0x01	; 1
     31e:	09 f0       	breq	.+2      	; 0x322 <__vector_29+0x7a>
     320:	3f c1       	rjmp	.+638    	; 0x5a0 <__vector_29+0x2f8>
     322:	df c0       	rjmp	.+446    	; 0x4e2 <__vector_29+0x23a>
     324:	83 30       	cpi	r24, 0x03	; 3
     326:	09 f4       	brne	.+2      	; 0x32a <__vector_29+0x82>
     328:	0b c1       	rjmp	.+534    	; 0x540 <__vector_29+0x298>
     32a:	84 30       	cpi	r24, 0x04	; 4
     32c:	09 f0       	breq	.+2      	; 0x330 <__vector_29+0x88>
     32e:	38 c1       	rjmp	.+624    	; 0x5a0 <__vector_29+0x2f8>
     330:	14 c1       	rjmp	.+552    	; 0x55a <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     332:	10 91 2a 03 	lds	r17, 0x032A
     336:	1e 30       	cpi	r17, 0x0E	; 14
     338:	61 f4       	brne	.+24     	; 0x352 <__vector_29+0xaa>
     33a:	80 91 c5 03 	lds	r24, 0x03C5
     33e:	82 30       	cpi	r24, 0x02	; 2
     340:	41 f4       	brne	.+16     	; 0x352 <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     342:	50 93 c4 03 	sts	0x03C4, r21
     346:	40 93 c3 03 	sts	0x03C3, r20
				measBattery = 0;
     34a:	10 92 c5 03 	sts	0x03C5, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     34e:	46 98       	cbi	0x08, 6	; 8
     350:	08 c0       	rjmp	.+16     	; 0x362 <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     352:	e1 2f       	mov	r30, r17
     354:	f0 e0       	ldi	r31, 0x00	; 0
     356:	ee 0f       	add	r30, r30
     358:	ff 1f       	adc	r31, r31
     35a:	e1 5d       	subi	r30, 0xD1	; 209
     35c:	fc 4f       	sbci	r31, 0xFC	; 252
     35e:	51 83       	std	Z+1, r21	; 0x01
     360:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     362:	a1 2f       	mov	r26, r17
     364:	b0 e0       	ldi	r27, 0x00	; 0
     366:	10 ff       	sbrs	r17, 0
     368:	af c0       	rjmp	.+350    	; 0x4c8 <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     36a:	aa 0f       	add	r26, r26
     36c:	bb 1f       	adc	r27, r27
     36e:	fd 01       	movw	r30, r26
     370:	e3 5d       	subi	r30, 0xD3	; 211
     372:	fc 4f       	sbci	r31, 0xFC	; 252
     374:	20 81       	ld	r18, Z
     376:	31 81       	ldd	r19, Z+1	; 0x01
     378:	a1 5d       	subi	r26, 0xD1	; 209
     37a:	bc 4f       	sbci	r27, 0xFC	; 252
     37c:	4d 91       	ld	r20, X+
     37e:	5c 91       	ld	r21, X
     380:	81 2f       	mov	r24, r17
     382:	86 95       	lsr	r24
     384:	68 2f       	mov	r22, r24
     386:	70 e0       	ldi	r23, 0x00	; 0
     388:	24 1b       	sub	r18, r20
     38a:	35 0b       	sbc	r19, r21
     38c:	ab 01       	movw	r20, r22
     38e:	44 0f       	add	r20, r20
     390:	55 1f       	adc	r21, r21
     392:	fa 01       	movw	r30, r20
     394:	e9 58       	subi	r30, 0x89	; 137
     396:	fc 4f       	sbci	r31, 0xFC	; 252
     398:	80 81       	ld	r24, Z
     39a:	91 81       	ldd	r25, Z+1	; 0x01
     39c:	28 1b       	sub	r18, r24
     39e:	39 0b       	sbc	r19, r25
     3a0:	fa 01       	movw	r30, r20
     3a2:	e1 5a       	subi	r30, 0xA1	; 161
     3a4:	fc 4f       	sbci	r31, 0xFC	; 252
     3a6:	31 83       	std	Z+1, r19	; 0x01
     3a8:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     3aa:	37 ff       	sbrs	r19, 7
     3ac:	02 c0       	rjmp	.+4      	; 0x3b2 <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     3ae:	11 82       	std	Z+1, r1	; 0x01
     3b0:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     3b2:	fb 01       	movw	r30, r22
     3b4:	ee 0f       	add	r30, r30
     3b6:	ff 1f       	adc	r31, r31
     3b8:	e1 5a       	subi	r30, 0xA1	; 161
     3ba:	fc 4f       	sbci	r31, 0xFC	; 252
     3bc:	80 81       	ld	r24, Z
     3be:	91 81       	ldd	r25, Z+1	; 0x01
     3c0:	81 50       	subi	r24, 0x01	; 1
     3c2:	94 40       	sbci	r25, 0x04	; 4
     3c4:	24 f0       	brlt	.+8      	; 0x3ce <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     3c6:	80 e0       	ldi	r24, 0x00	; 0
     3c8:	94 e0       	ldi	r25, 0x04	; 4
     3ca:	91 83       	std	Z+1, r25	; 0x01
     3cc:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     3ce:	10 31       	cpi	r17, 0x10	; 16
     3d0:	e8 f5       	brcc	.+122    	; 0x44c <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     3d2:	db 01       	movw	r26, r22
     3d4:	aa 0f       	add	r26, r26
     3d6:	bb 1f       	adc	r27, r27
     3d8:	fd 01       	movw	r30, r26
     3da:	e1 5a       	subi	r30, 0xA1	; 161
     3dc:	fc 4f       	sbci	r31, 0xFC	; 252
     3de:	01 90       	ld	r0, Z+
     3e0:	f0 81       	ld	r31, Z
     3e2:	e0 2d       	mov	r30, r0
     3e4:	ec 33       	cpi	r30, 0x3C	; 60
     3e6:	f1 05       	cpc	r31, r1
     3e8:	1c f4       	brge	.+6      	; 0x3f0 <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     3ea:	a9 53       	subi	r26, 0x39	; 57
     3ec:	bc 4f       	sbci	r27, 0xFC	; 252
     3ee:	2c c0       	rjmp	.+88     	; 0x448 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     3f0:	cf 01       	movw	r24, r30
     3f2:	cc 96       	adiw	r24, 0x3c	; 60
     3f4:	95 95       	asr	r25
     3f6:	87 95       	ror	r24
     3f8:	88 37       	cpi	r24, 0x78	; 120
     3fa:	91 05       	cpc	r25, r1
     3fc:	3c f4       	brge	.+14     	; 0x40c <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     3fe:	a9 53       	subi	r26, 0x39	; 57
     400:	bc 4f       	sbci	r27, 0xFC	; 252
     402:	fc 97       	sbiw	r30, 0x3c	; 60
     404:	f5 95       	asr	r31
     406:	e7 95       	ror	r30
     408:	fc 96       	adiw	r30, 0x3c	; 60
     40a:	1e c0       	rjmp	.+60     	; 0x448 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     40c:	cf 01       	movw	r24, r30
     40e:	84 5d       	subi	r24, 0xD4	; 212
     410:	9e 4f       	sbci	r25, 0xFE	; 254
     412:	95 95       	asr	r25
     414:	87 95       	ror	r24
     416:	95 95       	asr	r25
     418:	87 95       	ror	r24
     41a:	a9 53       	subi	r26, 0x39	; 57
     41c:	bc 4f       	sbci	r27, 0xFC	; 252
     41e:	84 3b       	cpi	r24, 0xB4	; 180
     420:	91 05       	cpc	r25, r1
     422:	4c f4       	brge	.+18     	; 0x436 <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     424:	e4 5b       	subi	r30, 0xB4	; 180
     426:	f0 40       	sbci	r31, 0x00	; 0
     428:	f5 95       	asr	r31
     42a:	e7 95       	ror	r30
     42c:	f5 95       	asr	r31
     42e:	e7 95       	ror	r30
     430:	e8 58       	subi	r30, 0x88	; 136
     432:	ff 4f       	sbci	r31, 0xFF	; 255
     434:	09 c0       	rjmp	.+18     	; 0x448 <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     436:	e4 5a       	subi	r30, 0xA4	; 164
     438:	f1 40       	sbci	r31, 0x01	; 1
     43a:	43 e0       	ldi	r20, 0x03	; 3
     43c:	f5 95       	asr	r31
     43e:	e7 95       	ror	r30
     440:	4a 95       	dec	r20
     442:	e1 f7       	brne	.-8      	; 0x43c <__vector_29+0x194>
     444:	ec 54       	subi	r30, 0x4C	; 76
     446:	ff 4f       	sbci	r31, 0xFF	; 255
     448:	ed 93       	st	X+, r30
     44a:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     44c:	80 91 3f 05 	lds	r24, 0x053F
     450:	88 23       	and	r24, r24
     452:	c1 f1       	breq	.+112    	; 0x4c4 <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     454:	80 91 6f 03 	lds	r24, 0x036F
     458:	90 91 70 03 	lds	r25, 0x0370
     45c:	84 5a       	subi	r24, 0xA4	; 164
     45e:	91 40       	sbci	r25, 0x01	; 1
     460:	ac f0       	brlt	.+42     	; 0x48c <__vector_29+0x1e4>
     462:	80 91 71 03 	lds	r24, 0x0371
     466:	90 91 72 03 	lds	r25, 0x0372
     46a:	84 5a       	subi	r24, 0xA4	; 164
     46c:	91 40       	sbci	r25, 0x01	; 1
     46e:	74 f0       	brlt	.+28     	; 0x48c <__vector_29+0x1e4>
     470:	80 91 73 03 	lds	r24, 0x0373
     474:	90 91 74 03 	lds	r25, 0x0374
     478:	84 5a       	subi	r24, 0xA4	; 164
     47a:	91 40       	sbci	r25, 0x01	; 1
     47c:	3c f0       	brlt	.+14     	; 0x48c <__vector_29+0x1e4>
     47e:	80 91 75 03 	lds	r24, 0x0375
     482:	90 91 76 03 	lds	r25, 0x0376
     486:	84 5a       	subi	r24, 0xA4	; 164
     488:	91 40       	sbci	r25, 0x01	; 1
     48a:	e4 f4       	brge	.+56     	; 0x4c4 <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     48c:	81 e0       	ldi	r24, 0x01	; 1
     48e:	80 93 40 05 	sts	0x0540, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     492:	10 92 f6 03 	sts	0x03F6, r1
     496:	10 92 f5 03 	sts	0x03F5, r1
						OCR4A = 0;
     49a:	10 92 a9 00 	sts	0x00A9, r1
     49e:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     4a2:	10 92 ab 00 	sts	0x00AB, r1
     4a6:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     4aa:	10 92 f4 03 	sts	0x03F4, r1
     4ae:	10 92 f3 03 	sts	0x03F3, r1
						OCR3A = 0;
     4b2:	10 92 99 00 	sts	0x0099, r1
     4b6:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     4ba:	10 92 9b 00 	sts	0x009B, r1
     4be:	10 92 9a 00 	sts	0x009A, r1
     4c2:	02 c0       	rjmp	.+4      	; 0x4c8 <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     4c4:	10 92 40 05 	sts	0x0540, r1
				}

			}

			currentProx++;
     4c8:	81 2f       	mov	r24, r17
     4ca:	8f 5f       	subi	r24, 0xFF	; 255
     4cc:	80 93 2a 03 	sts	0x032A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     4d0:	88 31       	cpi	r24, 0x18	; 24
     4d2:	08 f4       	brcc	.+2      	; 0x4d6 <__vector_29+0x22e>
     4d4:	65 c0       	rjmp	.+202    	; 0x5a0 <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     4d6:	10 92 2a 03 	sts	0x032A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     4da:	81 e0       	ldi	r24, 0x01	; 1
     4dc:	80 93 c6 03 	sts	0x03C6, r24
     4e0:	5f c0       	rjmp	.+190    	; 0x5a0 <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     4e2:	80 91 e1 03 	lds	r24, 0x03E1
     4e6:	90 91 e2 03 	lds	r25, 0x03E2
     4ea:	48 0f       	add	r20, r24
     4ec:	59 1f       	adc	r21, r25
     4ee:	56 95       	lsr	r21
     4f0:	47 95       	ror	r20
     4f2:	50 93 e2 03 	sts	0x03E2, r21
     4f6:	40 93 e1 03 	sts	0x03E1, r20
     4fa:	52 c0       	rjmp	.+164    	; 0x5a0 <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     4fc:	80 91 09 02 	lds	r24, 0x0209
     500:	88 23       	and	r24, r24
     502:	09 f4       	brne	.+2      	; 0x506 <__vector_29+0x25e>
     504:	4d c0       	rjmp	.+154    	; 0x5a0 <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     506:	63 99       	sbic	0x0c, 3	; 12
     508:	4b c0       	rjmp	.+150    	; 0x5a0 <__vector_29+0x2f8>
     50a:	64 99       	sbic	0x0c, 4	; 12
     50c:	49 c0       	rjmp	.+146    	; 0x5a0 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     50e:	28 2f       	mov	r18, r24
     510:	2f 5f       	subi	r18, 0xFF	; 255
     512:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     516:	25 30       	cpi	r18, 0x05	; 5
     518:	08 f4       	brcc	.+2      	; 0x51c <__vector_29+0x274>
     51a:	42 c0       	rjmp	.+132    	; 0x5a0 <__vector_29+0x2f8>
					right_vel_sum += value;
     51c:	80 91 ed 03 	lds	r24, 0x03ED
     520:	90 91 ee 03 	lds	r25, 0x03EE
     524:	84 0f       	add	r24, r20
     526:	95 1f       	adc	r25, r21
     528:	90 93 ee 03 	sts	0x03EE, r25
     52c:	80 93 ed 03 	sts	0x03ED, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     530:	28 30       	cpi	r18, 0x08	; 8
     532:	b1 f5       	brne	.+108    	; 0x5a0 <__vector_29+0x2f8>
						firstSampleRight = 0;
     534:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     538:	81 e0       	ldi	r24, 0x01	; 1
     53a:	80 93 08 02 	sts	0x0208, r24
     53e:	30 c0       	rjmp	.+96     	; 0x5a0 <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     540:	80 91 df 03 	lds	r24, 0x03DF
     544:	90 91 e0 03 	lds	r25, 0x03E0
     548:	48 0f       	add	r20, r24
     54a:	59 1f       	adc	r21, r25
     54c:	56 95       	lsr	r21
     54e:	47 95       	ror	r20
     550:	50 93 e0 03 	sts	0x03E0, r21
     554:	40 93 df 03 	sts	0x03DF, r20
     558:	23 c0       	rjmp	.+70     	; 0x5a0 <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     55a:	90 91 0a 02 	lds	r25, 0x020A
     55e:	99 23       	and	r25, r25
     560:	f9 f0       	breq	.+62     	; 0x5a0 <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     562:	80 91 00 01 	lds	r24, 0x0100
     566:	83 fd       	sbrc	r24, 3
     568:	1b c0       	rjmp	.+54     	; 0x5a0 <__vector_29+0x2f8>
     56a:	80 91 00 01 	lds	r24, 0x0100
     56e:	84 fd       	sbrc	r24, 4
     570:	17 c0       	rjmp	.+46     	; 0x5a0 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     572:	29 2f       	mov	r18, r25
     574:	2f 5f       	subi	r18, 0xFF	; 255
     576:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     57a:	25 30       	cpi	r18, 0x05	; 5
     57c:	88 f0       	brcs	.+34     	; 0x5a0 <__vector_29+0x2f8>
					left_vel_sum += value;
     57e:	80 91 eb 03 	lds	r24, 0x03EB
     582:	90 91 ec 03 	lds	r25, 0x03EC
     586:	84 0f       	add	r24, r20
     588:	95 1f       	adc	r25, r21
     58a:	90 93 ec 03 	sts	0x03EC, r25
     58e:	80 93 eb 03 	sts	0x03EB, r24
					if(firstSampleLeft==8) {
     592:	28 30       	cpi	r18, 0x08	; 8
     594:	29 f4       	brne	.+10     	; 0x5a0 <__vector_29+0x2f8>
						firstSampleLeft = 0;
     596:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     59a:	81 e0       	ldi	r24, 0x01	; 1
     59c:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     5a0:	90 91 c0 03 	lds	r25, 0x03C0
     5a4:	92 30       	cpi	r25, 0x02	; 2
     5a6:	81 f1       	breq	.+96     	; 0x608 <__vector_29+0x360>
     5a8:	93 30       	cpi	r25, 0x03	; 3
     5aa:	30 f4       	brcc	.+12     	; 0x5b8 <__vector_29+0x310>
     5ac:	99 23       	and	r25, r25
     5ae:	51 f0       	breq	.+20     	; 0x5c4 <__vector_29+0x31c>
     5b0:	91 30       	cpi	r25, 0x01	; 1
     5b2:	09 f0       	breq	.+2      	; 0x5b6 <__vector_29+0x30e>
     5b4:	b0 c0       	rjmp	.+352    	; 0x716 <__vector_29+0x46e>
     5b6:	1a c0       	rjmp	.+52     	; 0x5ec <__vector_29+0x344>
     5b8:	93 30       	cpi	r25, 0x03	; 3
     5ba:	e9 f1       	breq	.+122    	; 0x636 <__vector_29+0x38e>
     5bc:	94 30       	cpi	r25, 0x04	; 4
     5be:	09 f0       	breq	.+2      	; 0x5c2 <__vector_29+0x31a>
     5c0:	aa c0       	rjmp	.+340    	; 0x716 <__vector_29+0x46e>
     5c2:	50 c0       	rjmp	.+160    	; 0x664 <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     5c4:	80 91 2a 03 	lds	r24, 0x032A
     5c8:	86 95       	lsr	r24
     5ca:	80 93 29 03 	sts	0x0329, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     5ce:	80 91 c1 03 	lds	r24, 0x03C1
     5d2:	88 23       	and	r24, r24
     5d4:	11 f4       	brne	.+4      	; 0x5da <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     5d6:	81 e0       	ldi	r24, 0x01	; 1
     5d8:	05 c0       	rjmp	.+10     	; 0x5e4 <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     5da:	81 30       	cpi	r24, 0x01	; 1
     5dc:	11 f4       	brne	.+4      	; 0x5e2 <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     5de:	82 e0       	ldi	r24, 0x02	; 2
     5e0:	01 c0       	rjmp	.+2      	; 0x5e4 <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5e2:	85 e0       	ldi	r24, 0x05	; 5
     5e4:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 1;
     5e8:	81 e0       	ldi	r24, 0x01	; 1
     5ea:	0b c0       	rjmp	.+22     	; 0x602 <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5ec:	80 91 2b 03 	lds	r24, 0x032B
     5f0:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     5f4:	80 91 2e 03 	lds	r24, 0x032E
     5f8:	80 93 c2 03 	sts	0x03C2, r24
			adcSaveDataTo = SAVE_TO_PROX;
     5fc:	10 92 bf 03 	sts	0x03BF, r1
			adcSamplingState = 2;
     600:	82 e0       	ldi	r24, 0x02	; 2
     602:	80 93 c0 03 	sts	0x03C0, r24
     606:	87 c0       	rjmp	.+270    	; 0x716 <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     608:	80 91 2c 03 	lds	r24, 0x032C
     60c:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     610:	80 91 2d 03 	lds	r24, 0x032D
     614:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     618:	80 91 c2 03 	lds	r24, 0x03C2
     61c:	88 23       	and	r24, r24
     61e:	11 f4       	brne	.+4      	; 0x624 <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     620:	83 e0       	ldi	r24, 0x03	; 3
     622:	05 c0       	rjmp	.+10     	; 0x62e <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     624:	81 30       	cpi	r24, 0x01	; 1
     626:	11 f4       	brne	.+4      	; 0x62c <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     628:	84 e0       	ldi	r24, 0x04	; 4
     62a:	01 c0       	rjmp	.+2      	; 0x62e <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     62c:	85 e0       	ldi	r24, 0x05	; 5
     62e:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 3;
     632:	83 e0       	ldi	r24, 0x03	; 3
     634:	e6 cf       	rjmp	.-52     	; 0x602 <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     636:	80 91 2b 03 	lds	r24, 0x032B
     63a:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     63e:	80 91 2e 03 	lds	r24, 0x032E
     642:	80 93 c2 03 	sts	0x03C2, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     646:	80 91 c1 03 	lds	r24, 0x03C1
     64a:	88 23       	and	r24, r24
     64c:	11 f4       	brne	.+4      	; 0x652 <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	05 c0       	rjmp	.+10     	; 0x65c <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     652:	81 30       	cpi	r24, 0x01	; 1
     654:	11 f4       	brne	.+4      	; 0x65a <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     656:	82 e0       	ldi	r24, 0x02	; 2
     658:	01 c0       	rjmp	.+2      	; 0x65c <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     65a:	85 e0       	ldi	r24, 0x05	; 5
     65c:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 4;
     660:	84 e0       	ldi	r24, 0x04	; 4
     662:	cf cf       	rjmp	.-98     	; 0x602 <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     664:	80 91 2c 03 	lds	r24, 0x032C
     668:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     66c:	80 91 2d 03 	lds	r24, 0x032D
     670:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     674:	80 91 c2 03 	lds	r24, 0x03C2
     678:	88 23       	and	r24, r24
     67a:	11 f4       	brne	.+4      	; 0x680 <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     67c:	83 e0       	ldi	r24, 0x03	; 3
     67e:	06 c0       	rjmp	.+12     	; 0x68c <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     680:	81 30       	cpi	r24, 0x01	; 1
     682:	19 f4       	brne	.+6      	; 0x68a <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     684:	90 93 bf 03 	sts	0x03BF, r25
     688:	03 c0       	rjmp	.+6      	; 0x690 <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     68a:	85 e0       	ldi	r24, 0x05	; 5
     68c:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 0;
     690:	10 92 c0 03 	sts	0x03C0, r1

			if(currentProx==14 && measBattery==1) {
     694:	20 91 2a 03 	lds	r18, 0x032A
     698:	2e 30       	cpi	r18, 0x0E	; 14
     69a:	41 f4       	brne	.+16     	; 0x6ac <__vector_29+0x404>
     69c:	80 91 c5 03 	lds	r24, 0x03C5
     6a0:	81 30       	cpi	r24, 0x01	; 1
     6a2:	21 f4       	brne	.+8      	; 0x6ac <__vector_29+0x404>
				measBattery=2;
     6a4:	82 e0       	ldi	r24, 0x02	; 2
     6a6:	80 93 c5 03 	sts	0x03C5, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     6aa:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     6ac:	42 2f       	mov	r20, r18
     6ae:	50 e0       	ldi	r21, 0x00	; 0
     6b0:	20 ff       	sbrs	r18, 0
     6b2:	31 c0       	rjmp	.+98     	; 0x716 <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     6b4:	20 31       	cpi	r18, 0x10	; 16
     6b6:	50 f4       	brcc	.+20     	; 0x6cc <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     6b8:	26 95       	lsr	r18
     6ba:	81 e0       	ldi	r24, 0x01	; 1
     6bc:	90 e0       	ldi	r25, 0x00	; 0
     6be:	02 c0       	rjmp	.+4      	; 0x6c4 <__vector_29+0x41c>
     6c0:	88 0f       	add	r24, r24
     6c2:	99 1f       	adc	r25, r25
     6c4:	2a 95       	dec	r18
     6c6:	e2 f7       	brpl	.-8      	; 0x6c0 <__vector_29+0x418>
     6c8:	82 b9       	out	0x02, r24	; 2
     6ca:	25 c0       	rjmp	.+74     	; 0x716 <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     6cc:	80 91 3d 05 	lds	r24, 0x053D
     6d0:	88 23       	and	r24, r24
     6d2:	61 f4       	brne	.+24     	; 0x6ec <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     6d4:	40 51       	subi	r20, 0x10	; 16
     6d6:	50 40       	sbci	r21, 0x00	; 0
     6d8:	55 95       	asr	r21
     6da:	47 95       	ror	r20
     6dc:	81 e0       	ldi	r24, 0x01	; 1
     6de:	90 e0       	ldi	r25, 0x00	; 0
     6e0:	02 c0       	rjmp	.+4      	; 0x6e6 <__vector_29+0x43e>
     6e2:	88 0f       	add	r24, r24
     6e4:	99 1f       	adc	r25, r25
     6e6:	4a 95       	dec	r20
     6e8:	e2 f7       	brpl	.-8      	; 0x6e2 <__vector_29+0x43a>
     6ea:	13 c0       	rjmp	.+38     	; 0x712 <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     6ec:	81 30       	cpi	r24, 0x01	; 1
     6ee:	11 f0       	breq	.+4      	; 0x6f4 <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     6f0:	82 30       	cpi	r24, 0x02	; 2
     6f2:	89 f4       	brne	.+34     	; 0x716 <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     6f4:	20 91 05 01 	lds	r18, 0x0105
     6f8:	40 51       	subi	r20, 0x10	; 16
     6fa:	50 40       	sbci	r21, 0x00	; 0
     6fc:	55 95       	asr	r21
     6fe:	47 95       	ror	r20
     700:	81 e0       	ldi	r24, 0x01	; 1
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	02 c0       	rjmp	.+4      	; 0x70a <__vector_29+0x462>
     706:	88 0f       	add	r24, r24
     708:	99 1f       	adc	r25, r25
     70a:	4a 95       	dec	r20
     70c:	e2 f7       	brpl	.-8      	; 0x706 <__vector_29+0x45e>
     70e:	80 95       	com	r24
     710:	82 23       	and	r24, r18
     712:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     716:	80 91 29 03 	lds	r24, 0x0329
     71a:	88 30       	cpi	r24, 0x08	; 8
     71c:	48 f4       	brcc	.+18     	; 0x730 <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     71e:	80 91 7b 00 	lds	r24, 0x007B
     722:	87 7f       	andi	r24, 0xF7	; 247
     724:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     728:	80 91 29 03 	lds	r24, 0x0329
     72c:	80 5c       	subi	r24, 0xC0	; 192
     72e:	08 c0       	rjmp	.+16     	; 0x740 <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     730:	80 91 7b 00 	lds	r24, 0x007B
     734:	88 60       	ori	r24, 0x08	; 8
     736:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     73a:	80 91 29 03 	lds	r24, 0x0329
     73e:	88 5c       	subi	r24, 0xC8	; 200
     740:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     744:	80 91 c0 03 	lds	r24, 0x03C0
     748:	82 30       	cpi	r24, 0x02	; 2
     74a:	81 f4       	brne	.+32     	; 0x76c <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     74c:	80 91 3d 05 	lds	r24, 0x053D
     750:	88 23       	and	r24, r24
     752:	21 f4       	brne	.+8      	; 0x75c <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     754:	80 91 05 01 	lds	r24, 0x0105
     758:	80 7f       	andi	r24, 0xF0	; 240
     75a:	05 c0       	rjmp	.+10     	; 0x766 <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     75c:	81 30       	cpi	r24, 0x01	; 1
     75e:	11 f0       	breq	.+4      	; 0x764 <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     760:	82 30       	cpi	r24, 0x02	; 2
     762:	21 f4       	brne	.+8      	; 0x76c <__vector_29+0x4c4>
			PORTJ = 0xFF;
     764:	8f ef       	ldi	r24, 0xFF	; 255
     766:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     76a:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     76c:	ff 91       	pop	r31
     76e:	ef 91       	pop	r30
     770:	bf 91       	pop	r27
     772:	af 91       	pop	r26
     774:	9f 91       	pop	r25
     776:	8f 91       	pop	r24
     778:	7f 91       	pop	r23
     77a:	6f 91       	pop	r22
     77c:	5f 91       	pop	r21
     77e:	4f 91       	pop	r20
     780:	3f 91       	pop	r19
     782:	2f 91       	pop	r18
     784:	1f 91       	pop	r17
     786:	0f 90       	pop	r0
     788:	0b be       	out	0x3b, r0	; 59
     78a:	0f 90       	pop	r0
     78c:	0f be       	out	0x3f, r0	; 63
     78e:	0f 90       	pop	r0
     790:	1f 90       	pop	r1
     792:	18 95       	reti

00000794 <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     794:	80 91 6f 03 	lds	r24, 0x036F
     798:	90 91 70 03 	lds	r25, 0x0370
     79c:	84 5a       	subi	r24, 0xA4	; 164
     79e:	91 40       	sbci	r25, 0x01	; 1
     7a0:	b4 f0       	brlt	.+44     	; 0x7ce <cliffDetected+0x3a>
     7a2:	80 91 71 03 	lds	r24, 0x0371
     7a6:	90 91 72 03 	lds	r25, 0x0372
     7aa:	84 5a       	subi	r24, 0xA4	; 164
     7ac:	91 40       	sbci	r25, 0x01	; 1
     7ae:	7c f0       	brlt	.+30     	; 0x7ce <cliffDetected+0x3a>
     7b0:	80 91 73 03 	lds	r24, 0x0373
     7b4:	90 91 74 03 	lds	r25, 0x0374
     7b8:	84 5a       	subi	r24, 0xA4	; 164
     7ba:	91 40       	sbci	r25, 0x01	; 1
     7bc:	44 f0       	brlt	.+16     	; 0x7ce <cliffDetected+0x3a>
     7be:	20 e0       	ldi	r18, 0x00	; 0
     7c0:	80 91 75 03 	lds	r24, 0x0375
     7c4:	90 91 76 03 	lds	r25, 0x0376
     7c8:	84 5a       	subi	r24, 0xA4	; 164
     7ca:	91 40       	sbci	r25, 0x01	; 1
     7cc:	0c f4       	brge	.+2      	; 0x7d0 <cliffDetected+0x3c>
     7ce:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     7d0:	82 2f       	mov	r24, r18
     7d2:	08 95       	ret

000007d4 <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     7d4:	81 e0       	ldi	r24, 0x01	; 1
     7d6:	80 93 3e 05 	sts	0x053E, r24
}
     7da:	08 95       	ret

000007dc <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     7dc:	10 92 3e 05 	sts	0x053E, r1
}
     7e0:	08 95       	ret

000007e2 <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     7e2:	81 e0       	ldi	r24, 0x01	; 1
     7e4:	80 93 3f 05 	sts	0x053F, r24
}
     7e8:	08 95       	ret

000007ea <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     7ea:	10 92 3f 05 	sts	0x053F, r1
}
     7ee:	08 95       	ret

000007f0 <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     7f0:	2f 92       	push	r2
     7f2:	3f 92       	push	r3
     7f4:	4f 92       	push	r4
     7f6:	5f 92       	push	r5
     7f8:	6f 92       	push	r6
     7fa:	7f 92       	push	r7
     7fc:	8f 92       	push	r8
     7fe:	9f 92       	push	r9
     800:	af 92       	push	r10
     802:	bf 92       	push	r11
     804:	cf 92       	push	r12
     806:	df 92       	push	r13
     808:	ef 92       	push	r14
     80a:	ff 92       	push	r15
     80c:	0f 93       	push	r16
     80e:	1f 93       	push	r17
     810:	df 93       	push	r29
     812:	cf 93       	push	r28
     814:	cd b7       	in	r28, 0x3d	; 61
     816:	de b7       	in	r29, 0x3e	; 62
     818:	2a 97       	sbiw	r28, 0x0a	; 10
     81a:	0f b6       	in	r0, 0x3f	; 63
     81c:	f8 94       	cli
     81e:	de bf       	out	0x3e, r29	; 62
     820:	0f be       	out	0x3f, r0	; 63
     822:	cd bf       	out	0x3d, r28	; 61
     824:	98 87       	std	Y+8, r25	; 0x08
     826:	8f 83       	std	Y+7, r24	; 0x07
     828:	7a 87       	std	Y+10, r23	; 0x0a
     82a:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     82c:	dc 01       	movw	r26, r24
     82e:	0d 90       	ld	r0, X+
     830:	bc 91       	ld	r27, X
     832:	a0 2d       	mov	r26, r0
     834:	bc 83       	std	Y+4, r27	; 0x04
     836:	ab 83       	std	Y+3, r26	; 0x03
     838:	fb 01       	movw	r30, r22
     83a:	01 90       	ld	r0, Z+
     83c:	f0 81       	ld	r31, Z
     83e:	e0 2d       	mov	r30, r0
     840:	fa 83       	std	Y+2, r31	; 0x02
     842:	e9 83       	std	Y+1, r30	; 0x01
     844:	e7 ec       	ldi	r30, 0xC7	; 199
     846:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     848:	80 81       	ld	r24, Z
     84a:	91 81       	ldd	r25, Z+1	; 0x01
     84c:	05 97       	sbiw	r24, 0x05	; 5
     84e:	14 f4       	brge	.+4      	; 0x854 <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     850:	11 82       	std	Z+1, r1	; 0x01
     852:	10 82       	st	Z, r1
     854:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     856:	23 e0       	ldi	r18, 0x03	; 3
     858:	e7 3d       	cpi	r30, 0xD7	; 215
     85a:	f2 07       	cpc	r31, r18
     85c:	a9 f7       	brne	.-22     	; 0x848 <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     85e:	a0 90 c7 03 	lds	r10, 0x03C7
     862:	b0 90 c8 03 	lds	r11, 0x03C8
     866:	b0 94       	com	r11
     868:	a1 94       	neg	r10
     86a:	b1 08       	sbc	r11, r1
     86c:	b3 94       	inc	r11
     86e:	52 ef       	ldi	r21, 0xF2	; 242
     870:	65 2e       	mov	r6, r21
     872:	5f ef       	ldi	r21, 0xFF	; 255
     874:	75 2e       	mov	r7, r21
     876:	6e 0e       	add	r6, r30
     878:	7f 1e       	adc	r7, r31
     87a:	d3 01       	movw	r26, r6
     87c:	8d 90       	ld	r8, X+
     87e:	9c 90       	ld	r9, X
     880:	95 94       	asr	r9
     882:	87 94       	ror	r8
     884:	ad ec       	ldi	r26, 0xCD	; 205
     886:	b3 e0       	ldi	r27, 0x03	; 3
     888:	cd 90       	ld	r12, X+
     88a:	dc 90       	ld	r13, X
     88c:	d5 94       	asr	r13
     88e:	c7 94       	ror	r12
     890:	20 91 cf 03 	lds	r18, 0x03CF
     894:	30 91 d0 03 	lds	r19, 0x03D0
     898:	3e 83       	std	Y+6, r19	; 0x06
     89a:	2d 83       	std	Y+5, r18	; 0x05
     89c:	2a ef       	ldi	r18, 0xFA	; 250
     89e:	22 2e       	mov	r2, r18
     8a0:	2f ef       	ldi	r18, 0xFF	; 255
     8a2:	32 2e       	mov	r3, r18
     8a4:	2e 0e       	add	r2, r30
     8a6:	3f 1e       	adc	r3, r31
     8a8:	d1 01       	movw	r26, r2
     8aa:	ed 90       	ld	r14, X+
     8ac:	fc 90       	ld	r15, X
     8ae:	f5 94       	asr	r15
     8b0:	e7 94       	ror	r14
     8b2:	12 91       	ld	r17, -Z
     8b4:	02 91       	ld	r16, -Z
     8b6:	2f 01       	movw	r4, r30
     8b8:	15 95       	asr	r17
     8ba:	07 95       	ror	r16
     8bc:	0e 94 45 23 	call	0x468a	; 0x468a <rand>
     8c0:	2d 81       	ldd	r18, Y+5	; 0x05
     8c2:	3e 81       	ldd	r19, Y+6	; 0x06
     8c4:	2e 51       	subi	r18, 0x1E	; 30
     8c6:	30 40       	sbci	r19, 0x00	; 0
     8c8:	2a 0d       	add	r18, r10
     8ca:	3b 1d       	adc	r19, r11
     8cc:	2c 0d       	add	r18, r12
     8ce:	3d 1d       	adc	r19, r13
     8d0:	2e 0d       	add	r18, r14
     8d2:	3f 1d       	adc	r19, r15
     8d4:	20 1b       	sub	r18, r16
     8d6:	31 0b       	sbc	r19, r17
     8d8:	28 19       	sub	r18, r8
     8da:	39 09       	sbc	r19, r9
     8dc:	6c e3       	ldi	r22, 0x3C	; 60
     8de:	70 e0       	ldi	r23, 0x00	; 0
     8e0:	0e 94 a0 22 	call	0x4540	; 0x4540 <__divmodhi4>
     8e4:	28 0f       	add	r18, r24
     8e6:	39 1f       	adc	r19, r25
     8e8:	3e 83       	std	Y+6, r19	; 0x06
     8ea:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     8ec:	d3 01       	movw	r26, r6
     8ee:	6d 90       	ld	r6, X+
     8f0:	7c 90       	ld	r7, X
     8f2:	75 94       	asr	r7
     8f4:	67 94       	ror	r6
     8f6:	c0 90 cb 03 	lds	r12, 0x03CB
     8fa:	d0 90 cc 03 	lds	r13, 0x03CC
     8fe:	d5 94       	asr	r13
     900:	c7 94       	ror	r12
     902:	d5 94       	asr	r13
     904:	c7 94       	ror	r12
     906:	ed ec       	ldi	r30, 0xCD	; 205
     908:	f3 e0       	ldi	r31, 0x03	; 3
     90a:	a0 80       	ld	r10, Z
     90c:	b1 80       	ldd	r11, Z+1	; 0x01
     90e:	b5 94       	asr	r11
     910:	a7 94       	ror	r10
     912:	d1 01       	movw	r26, r2
     914:	8d 90       	ld	r8, X+
     916:	9c 90       	ld	r9, X
     918:	95 94       	asr	r9
     91a:	87 94       	ror	r8
     91c:	00 91 d3 03 	lds	r16, 0x03D3
     920:	10 91 d4 03 	lds	r17, 0x03D4
     924:	15 95       	asr	r17
     926:	07 95       	ror	r16
     928:	15 95       	asr	r17
     92a:	07 95       	ror	r16
     92c:	f2 01       	movw	r30, r4
     92e:	e0 80       	ld	r14, Z
     930:	f1 80       	ldd	r15, Z+1	; 0x01
     932:	f5 94       	asr	r15
     934:	e7 94       	ror	r14
     936:	0e 94 45 23 	call	0x468a	; 0x468a <rand>
     93a:	c6 0c       	add	r12, r6
     93c:	d7 1c       	adc	r13, r7
     93e:	22 ee       	ldi	r18, 0xE2	; 226
     940:	3f ef       	ldi	r19, 0xFF	; 255
     942:	c2 0e       	add	r12, r18
     944:	d3 1e       	adc	r13, r19
     946:	ca 0c       	add	r12, r10
     948:	db 1c       	adc	r13, r11
     94a:	c0 1a       	sub	r12, r16
     94c:	d1 0a       	sbc	r13, r17
     94e:	c8 18       	sub	r12, r8
     950:	d9 08       	sbc	r13, r9
     952:	ce 18       	sub	r12, r14
     954:	df 08       	sbc	r13, r15
     956:	6c e3       	ldi	r22, 0x3C	; 60
     958:	70 e0       	ldi	r23, 0x00	; 0
     95a:	0e 94 a0 22 	call	0x4540	; 0x4540 <__divmodhi4>
     95e:	c8 0e       	add	r12, r24
     960:	d9 1e       	adc	r13, r25
     962:	8d 81       	ldd	r24, Y+5	; 0x05
     964:	9e 81       	ldd	r25, Y+6	; 0x06
     966:	9c 01       	movw	r18, r24
     968:	44 27       	eor	r20, r20
     96a:	37 fd       	sbrc	r19, 7
     96c:	40 95       	com	r20
     96e:	54 2f       	mov	r21, r20
     970:	b6 01       	movw	r22, r12
     972:	88 27       	eor	r24, r24
     974:	77 fd       	sbrc	r23, 7
     976:	80 95       	com	r24
     978:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     97a:	ab 81       	ldd	r26, Y+3	; 0x03
     97c:	bc 81       	ldd	r27, Y+4	; 0x04
     97e:	b7 fd       	sbrc	r27, 7
     980:	1b c0       	rjmp	.+54     	; 0x9b8 <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     982:	7d 01       	movw	r14, r26
     984:	00 27       	eor	r16, r16
     986:	f7 fc       	sbrc	r15, 7
     988:	00 95       	com	r16
     98a:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     98c:	26 1b       	sub	r18, r22
     98e:	37 0b       	sbc	r19, r23
     990:	48 0b       	sbc	r20, r24
     992:	59 0b       	sbc	r21, r25
     994:	ca 01       	movw	r24, r20
     996:	b9 01       	movw	r22, r18
     998:	a8 01       	movw	r20, r16
     99a:	97 01       	movw	r18, r14
     99c:	0e 94 6d 22 	call	0x44da	; 0x44da <__mulsi3>
     9a0:	57 e0       	ldi	r21, 0x07	; 7
     9a2:	95 95       	asr	r25
     9a4:	87 95       	ror	r24
     9a6:	77 95       	ror	r23
     9a8:	67 95       	ror	r22
     9aa:	5a 95       	dec	r21
     9ac:	d1 f7       	brne	.-12     	; 0x9a2 <obstacleAvoidance+0x1b2>
     9ae:	e6 0e       	add	r14, r22
     9b0:	f7 1e       	adc	r15, r23
     9b2:	08 1f       	adc	r16, r24
     9b4:	19 1f       	adc	r17, r25
     9b6:	1a c0       	rjmp	.+52     	; 0x9ec <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     9b8:	a9 81       	ldd	r26, Y+1	; 0x01
     9ba:	ba 81       	ldd	r27, Y+2	; 0x02
     9bc:	7d 01       	movw	r14, r26
     9be:	00 27       	eor	r16, r16
     9c0:	f7 fc       	sbrc	r15, 7
     9c2:	00 95       	com	r16
     9c4:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     9c6:	62 0f       	add	r22, r18
     9c8:	73 1f       	adc	r23, r19
     9ca:	84 1f       	adc	r24, r20
     9cc:	95 1f       	adc	r25, r21
     9ce:	a8 01       	movw	r20, r16
     9d0:	97 01       	movw	r18, r14
     9d2:	0e 94 6d 22 	call	0x44da	; 0x44da <__mulsi3>
     9d6:	47 e0       	ldi	r20, 0x07	; 7
     9d8:	95 95       	asr	r25
     9da:	87 95       	ror	r24
     9dc:	77 95       	ror	r23
     9de:	67 95       	ror	r22
     9e0:	4a 95       	dec	r20
     9e2:	d1 f7       	brne	.-12     	; 0x9d8 <obstacleAvoidance+0x1e8>
     9e4:	e6 1a       	sub	r14, r22
     9e6:	f7 0a       	sbc	r15, r23
     9e8:	08 0b       	sbc	r16, r24
     9ea:	19 0b       	sbc	r17, r25
     9ec:	ef 81       	ldd	r30, Y+7	; 0x07
     9ee:	f8 85       	ldd	r31, Y+8	; 0x08
     9f0:	f1 82       	std	Z+1, r15	; 0x01
     9f2:	e0 82       	st	Z, r14
     9f4:	8d 81       	ldd	r24, Y+5	; 0x05
     9f6:	9e 81       	ldd	r25, Y+6	; 0x06
     9f8:	9c 01       	movw	r18, r24
     9fa:	44 27       	eor	r20, r20
     9fc:	37 fd       	sbrc	r19, 7
     9fe:	40 95       	com	r20
     a00:	54 2f       	mov	r21, r20
     a02:	b6 01       	movw	r22, r12
     a04:	88 27       	eor	r24, r24
     a06:	77 fd       	sbrc	r23, 7
     a08:	80 95       	com	r24
     a0a:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     a0c:	a9 81       	ldd	r26, Y+1	; 0x01
     a0e:	ba 81       	ldd	r27, Y+2	; 0x02
     a10:	b7 fd       	sbrc	r27, 7
     a12:	19 c0       	rjmp	.+50     	; 0xa46 <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     a14:	7d 01       	movw	r14, r26
     a16:	00 27       	eor	r16, r16
     a18:	f7 fc       	sbrc	r15, 7
     a1a:	00 95       	com	r16
     a1c:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     a1e:	62 0f       	add	r22, r18
     a20:	73 1f       	adc	r23, r19
     a22:	84 1f       	adc	r24, r20
     a24:	95 1f       	adc	r25, r21
     a26:	a8 01       	movw	r20, r16
     a28:	97 01       	movw	r18, r14
     a2a:	0e 94 6d 22 	call	0x44da	; 0x44da <__mulsi3>
     a2e:	37 e0       	ldi	r19, 0x07	; 7
     a30:	95 95       	asr	r25
     a32:	87 95       	ror	r24
     a34:	77 95       	ror	r23
     a36:	67 95       	ror	r22
     a38:	3a 95       	dec	r19
     a3a:	d1 f7       	brne	.-12     	; 0xa30 <obstacleAvoidance+0x240>
     a3c:	e6 0e       	add	r14, r22
     a3e:	f7 1e       	adc	r15, r23
     a40:	08 1f       	adc	r16, r24
     a42:	19 1f       	adc	r17, r25
     a44:	1c c0       	rjmp	.+56     	; 0xa7e <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     a46:	ab 81       	ldd	r26, Y+3	; 0x03
     a48:	bc 81       	ldd	r27, Y+4	; 0x04
     a4a:	7d 01       	movw	r14, r26
     a4c:	00 27       	eor	r16, r16
     a4e:	f7 fc       	sbrc	r15, 7
     a50:	00 95       	com	r16
     a52:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     a54:	26 1b       	sub	r18, r22
     a56:	37 0b       	sbc	r19, r23
     a58:	48 0b       	sbc	r20, r24
     a5a:	59 0b       	sbc	r21, r25
     a5c:	ca 01       	movw	r24, r20
     a5e:	b9 01       	movw	r22, r18
     a60:	a8 01       	movw	r20, r16
     a62:	97 01       	movw	r18, r14
     a64:	0e 94 6d 22 	call	0x44da	; 0x44da <__mulsi3>
     a68:	27 e0       	ldi	r18, 0x07	; 7
     a6a:	95 95       	asr	r25
     a6c:	87 95       	ror	r24
     a6e:	77 95       	ror	r23
     a70:	67 95       	ror	r22
     a72:	2a 95       	dec	r18
     a74:	d1 f7       	brne	.-12     	; 0xa6a <obstacleAvoidance+0x27a>
     a76:	e6 1a       	sub	r14, r22
     a78:	f7 0a       	sbc	r15, r23
     a7a:	08 0b       	sbc	r16, r24
     a7c:	19 0b       	sbc	r17, r25
     a7e:	e9 85       	ldd	r30, Y+9	; 0x09
     a80:	fa 85       	ldd	r31, Y+10	; 0x0a
     a82:	f1 82       	std	Z+1, r15	; 0x01
     a84:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     a86:	a9 85       	ldd	r26, Y+9	; 0x09
     a88:	ba 85       	ldd	r27, Y+10	; 0x0a
     a8a:	8d 91       	ld	r24, X+
     a8c:	9c 91       	ld	r25, X
     a8e:	81 50       	subi	r24, 0x01	; 1
     a90:	92 40       	sbci	r25, 0x02	; 2
     a92:	34 f0       	brlt	.+12     	; 0xaa0 <obstacleAvoidance+0x2b0>
     a94:	80 e0       	ldi	r24, 0x00	; 0
     a96:	92 e0       	ldi	r25, 0x02	; 2
     a98:	e9 85       	ldd	r30, Y+9	; 0x09
     a9a:	fa 85       	ldd	r31, Y+10	; 0x0a
     a9c:	91 83       	std	Z+1, r25	; 0x01
     a9e:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     aa0:	af 81       	ldd	r26, Y+7	; 0x07
     aa2:	b8 85       	ldd	r27, Y+8	; 0x08
     aa4:	8d 91       	ld	r24, X+
     aa6:	9c 91       	ld	r25, X
     aa8:	81 50       	subi	r24, 0x01	; 1
     aaa:	92 40       	sbci	r25, 0x02	; 2
     aac:	34 f0       	brlt	.+12     	; 0xaba <obstacleAvoidance+0x2ca>
     aae:	80 e0       	ldi	r24, 0x00	; 0
     ab0:	92 e0       	ldi	r25, 0x02	; 2
     ab2:	ef 81       	ldd	r30, Y+7	; 0x07
     ab4:	f8 85       	ldd	r31, Y+8	; 0x08
     ab6:	91 83       	std	Z+1, r25	; 0x01
     ab8:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     aba:	a9 85       	ldd	r26, Y+9	; 0x09
     abc:	ba 85       	ldd	r27, Y+10	; 0x0a
     abe:	8d 91       	ld	r24, X+
     ac0:	9c 91       	ld	r25, X
     ac2:	80 50       	subi	r24, 0x00	; 0
     ac4:	9e 4f       	sbci	r25, 0xFE	; 254
     ac6:	34 f4       	brge	.+12     	; 0xad4 <obstacleAvoidance+0x2e4>
     ac8:	80 e0       	ldi	r24, 0x00	; 0
     aca:	9e ef       	ldi	r25, 0xFE	; 254
     acc:	e9 85       	ldd	r30, Y+9	; 0x09
     ace:	fa 85       	ldd	r31, Y+10	; 0x0a
     ad0:	91 83       	std	Z+1, r25	; 0x01
     ad2:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     ad4:	af 81       	ldd	r26, Y+7	; 0x07
     ad6:	b8 85       	ldd	r27, Y+8	; 0x08
     ad8:	8d 91       	ld	r24, X+
     ada:	9c 91       	ld	r25, X
     adc:	80 50       	subi	r24, 0x00	; 0
     ade:	9e 4f       	sbci	r25, 0xFE	; 254
     ae0:	34 f4       	brge	.+12     	; 0xaee <obstacleAvoidance+0x2fe>
     ae2:	80 e0       	ldi	r24, 0x00	; 0
     ae4:	9e ef       	ldi	r25, 0xFE	; 254
     ae6:	ef 81       	ldd	r30, Y+7	; 0x07
     ae8:	f8 85       	ldd	r31, Y+8	; 0x08
     aea:	91 83       	std	Z+1, r25	; 0x01
     aec:	80 83       	st	Z, r24

}
     aee:	2a 96       	adiw	r28, 0x0a	; 10
     af0:	0f b6       	in	r0, 0x3f	; 63
     af2:	f8 94       	cli
     af4:	de bf       	out	0x3e, r29	; 62
     af6:	0f be       	out	0x3f, r0	; 63
     af8:	cd bf       	out	0x3d, r28	; 61
     afa:	cf 91       	pop	r28
     afc:	df 91       	pop	r29
     afe:	1f 91       	pop	r17
     b00:	0f 91       	pop	r16
     b02:	ff 90       	pop	r15
     b04:	ef 90       	pop	r14
     b06:	df 90       	pop	r13
     b08:	cf 90       	pop	r12
     b0a:	bf 90       	pop	r11
     b0c:	af 90       	pop	r10
     b0e:	9f 90       	pop	r9
     b10:	8f 90       	pop	r8
     b12:	7f 90       	pop	r7
     b14:	6f 90       	pop	r6
     b16:	5f 90       	pop	r5
     b18:	4f 90       	pop	r4
     b1a:	3f 90       	pop	r3
     b1c:	2f 90       	pop	r2
     b1e:	08 95       	ret

00000b20 <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     b20:	80 91 94 00 	lds	r24, 0x0094
     b24:	90 91 95 00 	lds	r25, 0x0095
     b28:	0e 94 4a 23 	call	0x4694	; 0x4694 <srand>

}
     b2c:	08 95       	ret

00000b2e <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     b2e:	cf 93       	push	r28
     b30:	df 93       	push	r29

	PCICR = 0;
     b32:	e8 e6       	ldi	r30, 0x68	; 104
     b34:	f0 e0       	ldi	r31, 0x00	; 0
     b36:	10 82       	st	Z, r1
	PCMSK1 = 0;
     b38:	ac e6       	ldi	r26, 0x6C	; 108
     b3a:	b0 e0       	ldi	r27, 0x00	; 0
     b3c:	1c 92       	st	X, r1
	TCCR2A = 0;
     b3e:	20 eb       	ldi	r18, 0xB0	; 176
     b40:	30 e0       	ldi	r19, 0x00	; 0
     b42:	e9 01       	movw	r28, r18
     b44:	18 82       	st	Y, r1
	TCCR2B = 0;
     b46:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     b4a:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     b4e:	80 81       	ld	r24, Z
     b50:	82 60       	ori	r24, 0x02	; 2
     b52:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     b54:	8c 91       	ld	r24, X
     b56:	80 68       	ori	r24, 0x80	; 128
     b58:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     b5a:	88 81       	ld	r24, Y
     b5c:	82 60       	ori	r24, 0x02	; 2
     b5e:	88 83       	st	Y, r24

}
     b60:	df 91       	pop	r29
     b62:	cf 91       	pop	r28
     b64:	08 95       	ret

00000b66 <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     b66:	1f 92       	push	r1
     b68:	0f 92       	push	r0
     b6a:	0f b6       	in	r0, 0x3f	; 63
     b6c:	0f 92       	push	r0
     b6e:	11 24       	eor	r1, r1
     b70:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     b72:	80 91 11 02 	lds	r24, 0x0211
     b76:	88 23       	and	r24, r24
     b78:	21 f1       	breq	.+72     	; 0xbc2 <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     b7a:	80 91 03 01 	lds	r24, 0x0103
     b7e:	86 fd       	sbrc	r24, 6
     b80:	20 c0       	rjmp	.+64     	; 0xbc2 <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     b82:	80 91 68 00 	lds	r24, 0x0068
     b86:	8d 7f       	andi	r24, 0xFD	; 253
     b88:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     b8c:	80 91 6c 00 	lds	r24, 0x006C
     b90:	8f 77       	andi	r24, 0x7F	; 127
     b92:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     b96:	81 e0       	ldi	r24, 0x01	; 1
     b98:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     b9c:	8d e0       	ldi	r24, 0x0D	; 13
     b9e:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     ba2:	80 91 b1 00 	lds	r24, 0x00B1
     ba6:	86 60       	ori	r24, 0x06	; 6
     ba8:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     bac:	80 91 70 00 	lds	r24, 0x0070
     bb0:	82 60       	ori	r24, 0x02	; 2
     bb2:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     bb6:	10 92 26 03 	sts	0x0326, r1
     bba:	10 92 27 03 	sts	0x0327, r1
     bbe:	10 92 28 03 	sts	0x0328, r1

		}

	}
	
}
     bc2:	8f 91       	pop	r24
     bc4:	0f 90       	pop	r0
     bc6:	0f be       	out	0x3f, r0	; 63
     bc8:	0f 90       	pop	r0
     bca:	1f 90       	pop	r1
     bcc:	18 95       	reti

00000bce <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     bce:	1f 92       	push	r1
     bd0:	0f 92       	push	r0
     bd2:	0f b6       	in	r0, 0x3f	; 63
     bd4:	0f 92       	push	r0
     bd6:	11 24       	eor	r1, r1
     bd8:	2f 93       	push	r18
     bda:	3f 93       	push	r19
     bdc:	4f 93       	push	r20
     bde:	5f 93       	push	r21
     be0:	8f 93       	push	r24
     be2:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     be4:	80 91 b1 00 	lds	r24, 0x00B1
     be8:	88 7f       	andi	r24, 0xF8	; 248
     bea:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     bee:	80 91 12 02 	lds	r24, 0x0212
     bf2:	88 23       	and	r24, r24
     bf4:	c9 f0       	breq	.+50     	; 0xc28 <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     bf6:	80 91 03 01 	lds	r24, 0x0103
     bfa:	86 ff       	sbrs	r24, 6
     bfc:	11 c0       	rjmp	.+34     	; 0xc20 <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bfe:	80 91 68 00 	lds	r24, 0x0068
     c02:	82 60       	ori	r24, 0x02	; 2
     c04:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     c08:	80 91 6c 00 	lds	r24, 0x006C
     c0c:	80 68       	ori	r24, 0x80	; 128
     c0e:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     c12:	8f ef       	ldi	r24, 0xFF	; 255
     c14:	9f ef       	ldi	r25, 0xFF	; 255
     c16:	90 93 02 02 	sts	0x0202, r25
     c1a:	80 93 01 02 	sts	0x0201, r24
     c1e:	c8 c0       	rjmp	.+400    	; 0xdb0 <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     c20:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     c24:	83 e3       	ldi	r24, 0x33	; 51
     c26:	3f c0       	rjmp	.+126    	; 0xca6 <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     c28:	40 91 01 02 	lds	r20, 0x0201
     c2c:	50 91 02 02 	lds	r21, 0x0202
     c30:	2f ef       	ldi	r18, 0xFF	; 255
     c32:	4f 3f       	cpi	r20, 0xFF	; 255
     c34:	52 07       	cpc	r21, r18
     c36:	39 f5       	brne	.+78     	; 0xc86 <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     c38:	80 91 03 01 	lds	r24, 0x0103
     c3c:	86 ff       	sbrs	r24, 6
     c3e:	0b c0       	rjmp	.+22     	; 0xc56 <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     c40:	80 91 68 00 	lds	r24, 0x0068
     c44:	82 60       	ori	r24, 0x02	; 2
     c46:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     c4a:	80 91 6c 00 	lds	r24, 0x006C
     c4e:	80 68       	ori	r24, 0x80	; 128
     c50:	80 93 6c 00 	sts	0x006C, r24
     c54:	ad c0       	rjmp	.+346    	; 0xdb0 <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     c56:	8c e1       	ldi	r24, 0x1C	; 28
     c58:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c5c:	80 91 b1 00 	lds	r24, 0x00B1
     c60:	86 60       	ori	r24, 0x06	; 6
     c62:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     c66:	80 91 70 00 	lds	r24, 0x0070
     c6a:	82 60       	ori	r24, 0x02	; 2
     c6c:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     c70:	10 92 26 03 	sts	0x0326, r1
     c74:	10 92 27 03 	sts	0x0327, r1
     c78:	10 92 28 03 	sts	0x0328, r1
					i=0;
     c7c:	10 92 02 02 	sts	0x0202, r1
     c80:	10 92 01 02 	sts	0x0201, r1
     c84:	95 c0       	rjmp	.+298    	; 0xdb0 <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     c86:	41 30       	cpi	r20, 0x01	; 1
     c88:	51 05       	cpc	r21, r1
     c8a:	d1 f4       	brne	.+52     	; 0xcc0 <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     c8c:	80 91 03 01 	lds	r24, 0x0103
     c90:	90 e0       	ldi	r25, 0x00	; 0
     c92:	80 74       	andi	r24, 0x40	; 64
     c94:	90 70       	andi	r25, 0x00	; 0
     c96:	26 e0       	ldi	r18, 0x06	; 6
     c98:	95 95       	asr	r25
     c9a:	87 95       	ror	r24
     c9c:	2a 95       	dec	r18
     c9e:	e1 f7       	brne	.-8      	; 0xc98 <__vector_13+0xca>
     ca0:	80 93 28 03 	sts	0x0328, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     ca4:	86 e3       	ldi	r24, 0x36	; 54
     ca6:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     caa:	80 91 b1 00 	lds	r24, 0x00B1
     cae:	86 60       	ori	r24, 0x06	; 6
     cb0:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     cb4:	80 91 70 00 	lds	r24, 0x0070
     cb8:	82 60       	ori	r24, 0x02	; 2
     cba:	80 93 70 00 	sts	0x0070, r24
     cbe:	78 c0       	rjmp	.+240    	; 0xdb0 <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     cc0:	ca 01       	movw	r24, r20
     cc2:	02 97       	sbiw	r24, 0x02	; 2
     cc4:	05 97       	sbiw	r24, 0x05	; 5
     cc6:	30 f5       	brcc	.+76     	; 0xd14 <__vector_13+0x146>
		
				OCR2A = 54;
     cc8:	86 e3       	ldi	r24, 0x36	; 54
     cca:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     cce:	80 91 b1 00 	lds	r24, 0x00B1
     cd2:	86 60       	ori	r24, 0x06	; 6
     cd4:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     cd8:	80 91 70 00 	lds	r24, 0x0070
     cdc:	82 60       	ori	r24, 0x02	; 2
     cde:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     ce2:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     ce6:	30 e0       	ldi	r19, 0x00	; 0
     ce8:	20 74       	andi	r18, 0x40	; 64
     cea:	30 70       	andi	r19, 0x00	; 0
     cec:	96 e0       	ldi	r25, 0x06	; 6
     cee:	36 95       	lsr	r19
     cf0:	27 95       	ror	r18
     cf2:	9a 95       	dec	r25
     cf4:	e1 f7       	brne	.-8      	; 0xcee <__vector_13+0x120>
     cf6:	86 e0       	ldi	r24, 0x06	; 6
     cf8:	90 e0       	ldi	r25, 0x00	; 0
     cfa:	84 1b       	sub	r24, r20
     cfc:	95 0b       	sbc	r25, r21
     cfe:	02 c0       	rjmp	.+4      	; 0xd04 <__vector_13+0x136>
     d00:	22 0f       	add	r18, r18
     d02:	33 1f       	adc	r19, r19
     d04:	8a 95       	dec	r24
     d06:	e2 f7       	brpl	.-8      	; 0xd00 <__vector_13+0x132>
				address_temp += temp;
     d08:	80 91 27 03 	lds	r24, 0x0327
     d0c:	82 0f       	add	r24, r18
     d0e:	80 93 27 03 	sts	0x0327, r24
     d12:	4e c0       	rjmp	.+156    	; 0xdb0 <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     d14:	ca 01       	movw	r24, r20
     d16:	07 97       	sbiw	r24, 0x07	; 7
     d18:	06 97       	sbiw	r24, 0x06	; 6
     d1a:	30 f5       	brcc	.+76     	; 0xd68 <__vector_13+0x19a>

				OCR2A = 54;
     d1c:	86 e3       	ldi	r24, 0x36	; 54
     d1e:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     d22:	80 91 b1 00 	lds	r24, 0x00B1
     d26:	86 60       	ori	r24, 0x06	; 6
     d28:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     d2c:	80 91 70 00 	lds	r24, 0x0070
     d30:	82 60       	ori	r24, 0x02	; 2
     d32:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     d36:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     d3a:	30 e0       	ldi	r19, 0x00	; 0
     d3c:	20 74       	andi	r18, 0x40	; 64
     d3e:	30 70       	andi	r19, 0x00	; 0
     d40:	86 e0       	ldi	r24, 0x06	; 6
     d42:	36 95       	lsr	r19
     d44:	27 95       	ror	r18
     d46:	8a 95       	dec	r24
     d48:	e1 f7       	brne	.-8      	; 0xd42 <__vector_13+0x174>
     d4a:	8c e0       	ldi	r24, 0x0C	; 12
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	84 1b       	sub	r24, r20
     d50:	95 0b       	sbc	r25, r21
     d52:	02 c0       	rjmp	.+4      	; 0xd58 <__vector_13+0x18a>
     d54:	22 0f       	add	r18, r18
     d56:	33 1f       	adc	r19, r19
     d58:	8a 95       	dec	r24
     d5a:	e2 f7       	brpl	.-8      	; 0xd54 <__vector_13+0x186>
				data_temp += temp;
     d5c:	80 91 26 03 	lds	r24, 0x0326
     d60:	82 0f       	add	r24, r18
     d62:	80 93 26 03 	sts	0x0326, r24
     d66:	24 c0       	rjmp	.+72     	; 0xdb0 <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     d68:	4d 30       	cpi	r20, 0x0D	; 13
     d6a:	51 05       	cpc	r21, r1
     d6c:	09 f5       	brne	.+66     	; 0xdb0 <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     d6e:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     d72:	80 91 68 00 	lds	r24, 0x0068
     d76:	82 60       	ori	r24, 0x02	; 2
     d78:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     d7c:	80 91 6c 00 	lds	r24, 0x006C
     d80:	80 68       	ori	r24, 0x80	; 128
     d82:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     d86:	8f ef       	ldi	r24, 0xFF	; 255
     d88:	9f ef       	ldi	r25, 0xFF	; 255
     d8a:	90 93 02 02 	sts	0x0202, r25
     d8e:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     d92:	80 91 28 03 	lds	r24, 0x0328
     d96:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     d9a:	80 91 27 03 	lds	r24, 0x0327
     d9e:	80 93 24 03 	sts	0x0324, r24
				data_ir = data_temp;
     da2:	80 91 26 03 	lds	r24, 0x0326
     da6:	80 93 25 03 	sts	0x0325, r24
				command_received=1;
     daa:	81 e0       	ldi	r24, 0x01	; 1
     dac:	80 93 17 05 	sts	0x0517, r24

			} 

		}
	
		if(i!=-1) {
     db0:	80 91 01 02 	lds	r24, 0x0201
     db4:	90 91 02 02 	lds	r25, 0x0202
     db8:	2f ef       	ldi	r18, 0xFF	; 255
     dba:	8f 3f       	cpi	r24, 0xFF	; 255
     dbc:	92 07       	cpc	r25, r18
     dbe:	29 f0       	breq	.+10     	; 0xdca <__vector_13+0x1fc>

			i++;
     dc0:	01 96       	adiw	r24, 0x01	; 1
     dc2:	90 93 02 02 	sts	0x0202, r25
     dc6:	80 93 01 02 	sts	0x0201, r24

		}

}
     dca:	9f 91       	pop	r25
     dcc:	8f 91       	pop	r24
     dce:	5f 91       	pop	r21
     dd0:	4f 91       	pop	r20
     dd2:	3f 91       	pop	r19
     dd4:	2f 91       	pop	r18
     dd6:	0f 90       	pop	r0
     dd8:	0f be       	out	0x3f, r0	; 63
     dda:	0f 90       	pop	r0
     ddc:	1f 90       	pop	r1
     dde:	18 95       	reti

00000de0 <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     de0:	80 91 00 02 	lds	r24, 0x0200
     de4:	08 95       	ret

00000de6 <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     de6:	80 91 24 03 	lds	r24, 0x0324
     dea:	08 95       	ret

00000dec <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     dec:	80 91 25 03 	lds	r24, 0x0325
     df0:	08 95       	ret

00000df2 <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     df2:	80 91 11 02 	lds	r24, 0x0211
     df6:	88 23       	and	r24, r24
     df8:	09 f4       	brne	.+2      	; 0xdfc <handleIRRemoteCommands+0xa>
     dfa:	ae c1       	rjmp	.+860    	; 0x1158 <handleIRRemoteCommands+0x366>

		if(command_received) {
     dfc:	80 91 17 05 	lds	r24, 0x0517
     e00:	88 23       	and	r24, r24
     e02:	09 f4       	brne	.+2      	; 0xe06 <handleIRRemoteCommands+0x14>
     e04:	a9 c1       	rjmp	.+850    	; 0x1158 <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     e06:	80 91 25 03 	lds	r24, 0x0325

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     e0a:	80 93 16 05 	sts	0x0516, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     e0e:	10 92 17 05 	sts	0x0517, r1

			switch(irCommand) {
     e12:	e8 2f       	mov	r30, r24
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	e5 33       	cpi	r30, 0x35	; 53
     e18:	f1 05       	cpc	r31, r1
     e1a:	08 f0       	brcs	.+2      	; 0xe1e <handleIRRemoteCommands+0x2c>
     e1c:	67 c1       	rjmp	.+718    	; 0x10ec <handleIRRemoteCommands+0x2fa>
     e1e:	ee 58       	subi	r30, 0x8E	; 142
     e20:	ff 4f       	sbci	r31, 0xFF	; 255
     e22:	ee 0f       	add	r30, r30
     e24:	ff 1f       	adc	r31, r31
     e26:	05 90       	lpm	r0, Z+
     e28:	f4 91       	lpm	r31, Z+
     e2a:	e0 2d       	mov	r30, r0
     e2c:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     e2e:	10 92 f8 03 	sts	0x03F8, r1
     e32:	10 92 f7 03 	sts	0x03F7, r1
					pwm_left_desired = 0;
     e36:	10 92 fa 03 	sts	0x03FA, r1
     e3a:	10 92 f9 03 	sts	0x03F9, r1
     e3e:	56 c1       	rjmp	.+684    	; 0x10ec <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     e40:	20 91 f7 03 	lds	r18, 0x03F7
     e44:	30 91 f8 03 	lds	r19, 0x03F8
     e48:	80 91 f9 03 	lds	r24, 0x03F9
     e4c:	90 91 fa 03 	lds	r25, 0x03FA
     e50:	82 17       	cp	r24, r18
     e52:	93 07       	cpc	r25, r19
     e54:	2c f4       	brge	.+10     	; 0xe60 <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     e56:	30 93 fa 03 	sts	0x03FA, r19
     e5a:	20 93 f9 03 	sts	0x03F9, r18
     e5e:	04 c0       	rjmp	.+8      	; 0xe68 <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     e60:	90 93 f8 03 	sts	0x03F8, r25
     e64:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired += STEP_MOTORS;
     e68:	80 91 f7 03 	lds	r24, 0x03F7
     e6c:	90 91 f8 03 	lds	r25, 0x03F8
     e70:	4e 96       	adiw	r24, 0x1e	; 30
     e72:	90 93 f8 03 	sts	0x03F8, r25
     e76:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     e7a:	20 91 f9 03 	lds	r18, 0x03F9
     e7e:	30 91 fa 03 	lds	r19, 0x03FA
     e82:	22 5e       	subi	r18, 0xE2	; 226
     e84:	3f 4f       	sbci	r19, 0xFF	; 255
     e86:	30 93 fa 03 	sts	0x03FA, r19
     e8a:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     e8e:	81 50       	subi	r24, 0x01	; 1
     e90:	92 40       	sbci	r25, 0x02	; 2
     e92:	0c f4       	brge	.+2      	; 0xe96 <handleIRRemoteCommands+0xa4>
     e94:	5e c0       	rjmp	.+188    	; 0xf52 <handleIRRemoteCommands+0x160>
     e96:	80 e0       	ldi	r24, 0x00	; 0
     e98:	92 e0       	ldi	r25, 0x02	; 2
     e9a:	57 c0       	rjmp	.+174    	; 0xf4a <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     e9c:	20 91 f7 03 	lds	r18, 0x03F7
     ea0:	30 91 f8 03 	lds	r19, 0x03F8
     ea4:	80 91 f5 03 	lds	r24, 0x03F5
     ea8:	90 91 f6 03 	lds	r25, 0x03F6
     eac:	28 17       	cp	r18, r24
     eae:	39 07       	cpc	r19, r25
     eb0:	2c f4       	brge	.+10     	; 0xebc <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     eb2:	30 93 fa 03 	sts	0x03FA, r19
     eb6:	20 93 f9 03 	sts	0x03F9, r18
     eba:	08 c0       	rjmp	.+16     	; 0xecc <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     ebc:	80 91 f9 03 	lds	r24, 0x03F9
     ec0:	90 91 fa 03 	lds	r25, 0x03FA
     ec4:	90 93 f8 03 	sts	0x03F8, r25
     ec8:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     ecc:	80 91 f7 03 	lds	r24, 0x03F7
     ed0:	90 91 f8 03 	lds	r25, 0x03F8
     ed4:	4e 97       	sbiw	r24, 0x1e	; 30
     ed6:	90 93 f8 03 	sts	0x03F8, r25
     eda:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     ede:	20 91 f9 03 	lds	r18, 0x03F9
     ee2:	30 91 fa 03 	lds	r19, 0x03FA
     ee6:	2e 51       	subi	r18, 0x1E	; 30
     ee8:	30 40       	sbci	r19, 0x00	; 0
     eea:	30 93 fa 03 	sts	0x03FA, r19
     eee:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     ef2:	80 50       	subi	r24, 0x00	; 0
     ef4:	9e 4f       	sbci	r25, 0xFE	; 254
     ef6:	34 f4       	brge	.+12     	; 0xf04 <handleIRRemoteCommands+0x112>
     ef8:	80 e0       	ldi	r24, 0x00	; 0
     efa:	9e ef       	ldi	r25, 0xFE	; 254
     efc:	90 93 f8 03 	sts	0x03F8, r25
     f00:	80 93 f7 03 	sts	0x03F7, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     f04:	20 50       	subi	r18, 0x00	; 0
     f06:	3e 4f       	sbci	r19, 0xFE	; 254
     f08:	0c f0       	brlt	.+2      	; 0xf0c <handleIRRemoteCommands+0x11a>
     f0a:	f0 c0       	rjmp	.+480    	; 0x10ec <handleIRRemoteCommands+0x2fa>
     f0c:	80 e0       	ldi	r24, 0x00	; 0
     f0e:	9e ef       	ldi	r25, 0xFE	; 254
     f10:	90 93 fa 03 	sts	0x03FA, r25
     f14:	80 93 f9 03 	sts	0x03F9, r24
     f18:	e9 c0       	rjmp	.+466    	; 0x10ec <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     f1a:	80 91 f7 03 	lds	r24, 0x03F7
     f1e:	90 91 f8 03 	lds	r25, 0x03F8
     f22:	4e 97       	sbiw	r24, 0x1e	; 30
     f24:	90 93 f8 03 	sts	0x03F8, r25
     f28:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     f2c:	20 91 f9 03 	lds	r18, 0x03F9
     f30:	30 91 fa 03 	lds	r19, 0x03FA
     f34:	22 5e       	subi	r18, 0xE2	; 226
     f36:	3f 4f       	sbci	r19, 0xFF	; 255
     f38:	30 93 fa 03 	sts	0x03FA, r19
     f3c:	20 93 f9 03 	sts	0x03F9, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     f40:	80 50       	subi	r24, 0x00	; 0
     f42:	9e 4f       	sbci	r25, 0xFE	; 254
     f44:	34 f4       	brge	.+12     	; 0xf52 <handleIRRemoteCommands+0x160>
     f46:	80 e0       	ldi	r24, 0x00	; 0
     f48:	9e ef       	ldi	r25, 0xFE	; 254
     f4a:	90 93 f8 03 	sts	0x03F8, r25
     f4e:	80 93 f7 03 	sts	0x03F7, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f52:	21 50       	subi	r18, 0x01	; 1
     f54:	32 40       	sbci	r19, 0x02	; 2
     f56:	0c f4       	brge	.+2      	; 0xf5a <handleIRRemoteCommands+0x168>
     f58:	c9 c0       	rjmp	.+402    	; 0x10ec <handleIRRemoteCommands+0x2fa>
     f5a:	27 c0       	rjmp	.+78     	; 0xfaa <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     f5c:	80 91 f7 03 	lds	r24, 0x03F7
     f60:	90 91 f8 03 	lds	r25, 0x03F8
     f64:	4e 96       	adiw	r24, 0x1e	; 30
     f66:	90 93 f8 03 	sts	0x03F8, r25
     f6a:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     f6e:	20 91 f9 03 	lds	r18, 0x03F9
     f72:	30 91 fa 03 	lds	r19, 0x03FA
     f76:	2e 51       	subi	r18, 0x1E	; 30
     f78:	30 40       	sbci	r19, 0x00	; 0
     f7a:	30 93 fa 03 	sts	0x03FA, r19
     f7e:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f82:	81 50       	subi	r24, 0x01	; 1
     f84:	92 40       	sbci	r25, 0x02	; 2
     f86:	0c f4       	brge	.+2      	; 0xf8a <handleIRRemoteCommands+0x198>
     f88:	bd cf       	rjmp	.-134    	; 0xf04 <handleIRRemoteCommands+0x112>
     f8a:	80 e0       	ldi	r24, 0x00	; 0
     f8c:	92 e0       	ldi	r25, 0x02	; 2
     f8e:	b6 cf       	rjmp	.-148    	; 0xefc <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     f90:	80 91 f9 03 	lds	r24, 0x03F9
     f94:	90 91 fa 03 	lds	r25, 0x03FA
     f98:	4e 96       	adiw	r24, 0x1e	; 30
     f9a:	90 93 fa 03 	sts	0x03FA, r25
     f9e:	80 93 f9 03 	sts	0x03F9, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     fa2:	81 50       	subi	r24, 0x01	; 1
     fa4:	92 40       	sbci	r25, 0x02	; 2
     fa6:	0c f4       	brge	.+2      	; 0xfaa <handleIRRemoteCommands+0x1b8>
     fa8:	a1 c0       	rjmp	.+322    	; 0x10ec <handleIRRemoteCommands+0x2fa>
     faa:	80 e0       	ldi	r24, 0x00	; 0
     fac:	92 e0       	ldi	r25, 0x02	; 2
     fae:	b0 cf       	rjmp	.-160    	; 0xf10 <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
     fb0:	80 91 f7 03 	lds	r24, 0x03F7
     fb4:	90 91 f8 03 	lds	r25, 0x03F8
     fb8:	4e 96       	adiw	r24, 0x1e	; 30
     fba:	90 93 f8 03 	sts	0x03F8, r25
     fbe:	80 93 f7 03 	sts	0x03F7, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     fc2:	81 50       	subi	r24, 0x01	; 1
     fc4:	92 40       	sbci	r25, 0x02	; 2
     fc6:	0c f4       	brge	.+2      	; 0xfca <handleIRRemoteCommands+0x1d8>
     fc8:	91 c0       	rjmp	.+290    	; 0x10ec <handleIRRemoteCommands+0x2fa>
     fca:	80 e0       	ldi	r24, 0x00	; 0
     fcc:	92 e0       	ldi	r25, 0x02	; 2
     fce:	1d c0       	rjmp	.+58     	; 0x100a <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
     fd0:	80 91 f9 03 	lds	r24, 0x03F9
     fd4:	90 91 fa 03 	lds	r25, 0x03FA
     fd8:	4e 97       	sbiw	r24, 0x1e	; 30
     fda:	90 93 fa 03 	sts	0x03FA, r25
     fde:	80 93 f9 03 	sts	0x03F9, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
     fe2:	80 50       	subi	r24, 0x00	; 0
     fe4:	9e 4f       	sbci	r25, 0xFE	; 254
     fe6:	0c f0       	brlt	.+2      	; 0xfea <handleIRRemoteCommands+0x1f8>
     fe8:	81 c0       	rjmp	.+258    	; 0x10ec <handleIRRemoteCommands+0x2fa>
     fea:	90 cf       	rjmp	.-224    	; 0xf0c <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
     fec:	80 91 f7 03 	lds	r24, 0x03F7
     ff0:	90 91 f8 03 	lds	r25, 0x03F8
     ff4:	4e 97       	sbiw	r24, 0x1e	; 30
     ff6:	90 93 f8 03 	sts	0x03F8, r25
     ffa:	80 93 f7 03 	sts	0x03F7, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     ffe:	80 50       	subi	r24, 0x00	; 0
    1000:	9e 4f       	sbci	r25, 0xFE	; 254
    1002:	0c f0       	brlt	.+2      	; 0x1006 <handleIRRemoteCommands+0x214>
    1004:	73 c0       	rjmp	.+230    	; 0x10ec <handleIRRemoteCommands+0x2fa>
    1006:	80 e0       	ldi	r24, 0x00	; 0
    1008:	9e ef       	ldi	r25, 0xFE	; 254
    100a:	90 93 f8 03 	sts	0x03F8, r25
    100e:	80 93 f7 03 	sts	0x03F7, r24
    1012:	6c c0       	rjmp	.+216    	; 0x10ec <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
    1014:	80 91 18 05 	lds	r24, 0x0518
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	01 96       	adiw	r24, 0x01	; 1
    101c:	65 e0       	ldi	r22, 0x05	; 5
    101e:	70 e0       	ldi	r23, 0x00	; 0
    1020:	0e 94 a0 22 	call	0x4540	; 0x4540 <__divmodhi4>
    1024:	80 93 18 05 	sts	0x0518, r24

					if(colorState==0) {			// turn on blue and off all IRs
    1028:	88 23       	and	r24, r24
    102a:	31 f4       	brne	.+12     	; 0x1038 <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
    102c:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
    102e:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
    1030:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
    1034:	8f ef       	ldi	r24, 0xFF	; 255
    1036:	20 c0       	rjmp	.+64     	; 0x1078 <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
    1038:	81 30       	cpi	r24, 0x01	; 1
    103a:	31 f4       	brne	.+12     	; 0x1048 <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
    103c:	8f ef       	ldi	r24, 0xFF	; 255
    103e:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
    1042:	10 92 0d 02 	sts	0x020D, r1
    1046:	1a c0       	rjmp	.+52     	; 0x107c <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
    1048:	82 30       	cpi	r24, 0x02	; 2
    104a:	41 f4       	brne	.+16     	; 0x105c <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
    104c:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
    104e:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
    1050:	8f ef       	ldi	r24, 0xFF	; 255
    1052:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1056:	80 93 0d 02 	sts	0x020D, r24
    105a:	06 c0       	rjmp	.+12     	; 0x1068 <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    105c:	83 30       	cpi	r24, 0x03	; 3
    105e:	39 f4       	brne	.+14     	; 0x106e <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
    1060:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
    1064:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
    1068:	10 92 0c 02 	sts	0x020C, r1
    106c:	09 c0       	rjmp	.+18     	; 0x1080 <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
    106e:	84 30       	cpi	r24, 0x04	; 4
    1070:	39 f4       	brne	.+14     	; 0x1080 <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
    1072:	8f ef       	ldi	r24, 0xFF	; 255
    1074:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1078:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
    107c:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
    1080:	80 91 0c 02 	lds	r24, 0x020C
    1084:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <updateRedLed>
					updateGreenLed(pwm_green);
    1088:	80 91 0d 02 	lds	r24, 0x020D
    108c:	0e 94 00 09 	call	0x1200	; 0x1200 <updateGreenLed>
					updateBlueLed(pwm_blue);
    1090:	80 91 0e 02 	lds	r24, 0x020E
    1094:	0e 94 16 09 	call	0x122c	; 0x122c <updateBlueLed>
    1098:	29 c0       	rjmp	.+82     	; 0x10ec <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    109a:	81 e0       	ldi	r24, 0x01	; 1
    109c:	80 93 3e 05 	sts	0x053E, r24
    10a0:	25 c0       	rjmp	.+74     	; 0x10ec <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    10a2:	10 92 3e 05 	sts	0x053E, r1
    10a6:	22 c0       	rjmp	.+68     	; 0x10ec <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    10a8:	80 91 19 05 	lds	r24, 0x0519
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	01 96       	adiw	r24, 0x01	; 1
    10b0:	83 70       	andi	r24, 0x03	; 3
    10b2:	90 70       	andi	r25, 0x00	; 0
    10b4:	80 93 19 05 	sts	0x0519, r24
					switch(behaviorState) {
    10b8:	81 30       	cpi	r24, 0x01	; 1
    10ba:	61 f0       	breq	.+24     	; 0x10d4 <handleIRRemoteCommands+0x2e2>
    10bc:	81 30       	cpi	r24, 0x01	; 1
    10be:	28 f0       	brcs	.+10     	; 0x10ca <handleIRRemoteCommands+0x2d8>
    10c0:	82 30       	cpi	r24, 0x02	; 2
    10c2:	59 f0       	breq	.+22     	; 0x10da <handleIRRemoteCommands+0x2e8>
    10c4:	83 30       	cpi	r24, 0x03	; 3
    10c6:	91 f4       	brne	.+36     	; 0x10ec <handleIRRemoteCommands+0x2fa>
    10c8:	0c c0       	rjmp	.+24     	; 0x10e2 <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    10ca:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 0;
    10ce:	10 92 3f 05 	sts	0x053F, r1
    10d2:	0c c0       	rjmp	.+24     	; 0x10ec <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    10d4:	80 93 3e 05 	sts	0x053E, r24
    10d8:	fa cf       	rjmp	.-12     	; 0x10ce <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    10da:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 1;
    10de:	81 e0       	ldi	r24, 0x01	; 1
    10e0:	03 c0       	rjmp	.+6      	; 0x10e8 <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	80 93 3e 05 	sts	0x053E, r24
							cliffAvoidanceEnabled = 1;
    10e8:	80 93 3f 05 	sts	0x053F, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    10ec:	20 91 f7 03 	lds	r18, 0x03F7
    10f0:	30 91 f8 03 	lds	r19, 0x03F8
    10f4:	37 fd       	sbrc	r19, 7
    10f6:	09 c0       	rjmp	.+18     	; 0x110a <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    10f8:	35 95       	asr	r19
    10fa:	27 95       	ror	r18
    10fc:	35 95       	asr	r19
    10fe:	27 95       	ror	r18
    1100:	30 93 0a 04 	sts	0x040A, r19
    1104:	20 93 09 04 	sts	0x0409, r18
    1108:	0c c0       	rjmp	.+24     	; 0x1122 <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    110a:	88 27       	eor	r24, r24
    110c:	99 27       	eor	r25, r25
    110e:	82 1b       	sub	r24, r18
    1110:	93 0b       	sbc	r25, r19
    1112:	95 95       	asr	r25
    1114:	87 95       	ror	r24
    1116:	95 95       	asr	r25
    1118:	87 95       	ror	r24
    111a:	90 93 0a 04 	sts	0x040A, r25
    111e:	80 93 09 04 	sts	0x0409, r24
			}
			if(pwm_left_desired >= 0) {
    1122:	20 91 f9 03 	lds	r18, 0x03F9
    1126:	30 91 fa 03 	lds	r19, 0x03FA
    112a:	37 fd       	sbrc	r19, 7
    112c:	09 c0       	rjmp	.+18     	; 0x1140 <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    112e:	35 95       	asr	r19
    1130:	27 95       	ror	r18
    1132:	35 95       	asr	r19
    1134:	27 95       	ror	r18
    1136:	30 93 08 04 	sts	0x0408, r19
    113a:	20 93 07 04 	sts	0x0407, r18
    113e:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    1140:	88 27       	eor	r24, r24
    1142:	99 27       	eor	r25, r25
    1144:	82 1b       	sub	r24, r18
    1146:	93 0b       	sbc	r25, r19
    1148:	95 95       	asr	r25
    114a:	87 95       	ror	r24
    114c:	95 95       	asr	r25
    114e:	87 95       	ror	r24
    1150:	90 93 08 04 	sts	0x0408, r25
    1154:	80 93 07 04 	sts	0x0407, r24
    1158:	08 95       	ret

0000115a <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    115a:	e0 e8       	ldi	r30, 0x80	; 128
    115c:	f0 e0       	ldi	r31, 0x00	; 0
    115e:	10 82       	st	Z, r1
	TCCR1B = 0;
    1160:	a1 e8       	ldi	r26, 0x81	; 129
    1162:	b0 e0       	ldi	r27, 0x00	; 0
    1164:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    1166:	80 81       	ld	r24, Z
    1168:	89 6a       	ori	r24, 0xA9	; 169
    116a:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    116c:	8c 91       	ld	r24, X
    116e:	89 60       	ori	r24, 0x09	; 9
    1170:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    1172:	80 91 0c 02 	lds	r24, 0x020C
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	90 93 89 00 	sts	0x0089, r25
    117c:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    1180:	80 91 0d 02 	lds	r24, 0x020D
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	90 93 8b 00 	sts	0x008B, r25
    118a:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    118e:	80 91 0e 02 	lds	r24, 0x020E
    1192:	90 e0       	ldi	r25, 0x00	; 0
    1194:	90 93 8d 00 	sts	0x008D, r25
    1198:	80 93 8c 00 	sts	0x008C, r24

}
    119c:	08 95       	ret

0000119e <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    119e:	81 e0       	ldi	r24, 0x01	; 1
    11a0:	90 91 0f 04 	lds	r25, 0x040F
    11a4:	89 1b       	sub	r24, r25
    11a6:	80 93 0f 04 	sts	0x040F, r24

	if(blinkState) {
    11aa:	88 23       	and	r24, r24
    11ac:	61 f0       	breq	.+24     	; 0x11c6 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    11ae:	80 91 80 00 	lds	r24, 0x0080
    11b2:	88 60       	ori	r24, 0x08	; 8
    11b4:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    11b8:	8f ef       	ldi	r24, 0xFF	; 255
    11ba:	90 e0       	ldi	r25, 0x00	; 0
    11bc:	90 93 8d 00 	sts	0x008D, r25
    11c0:	80 93 8c 00 	sts	0x008C, r24
    11c4:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    11c6:	80 91 80 00 	lds	r24, 0x0080
    11ca:	87 7f       	andi	r24, 0xF7	; 247
    11cc:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    11d0:	2f 98       	cbi	0x05, 7	; 5
    11d2:	08 95       	ret

000011d4 <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    11d4:	98 2f       	mov	r25, r24

	if(value == 0) {
    11d6:	88 23       	and	r24, r24
    11d8:	39 f4       	brne	.+14     	; 0x11e8 <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    11da:	80 91 80 00 	lds	r24, 0x0080
    11de:	8f 77       	andi	r24, 0x7F	; 127
    11e0:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    11e4:	2d 98       	cbi	0x05, 5	; 5
    11e6:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    11e8:	80 91 80 00 	lds	r24, 0x0080
    11ec:	80 68       	ori	r24, 0x80	; 128
    11ee:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    11f2:	89 2f       	mov	r24, r25
    11f4:	90 e0       	ldi	r25, 0x00	; 0
    11f6:	90 93 89 00 	sts	0x0089, r25
    11fa:	80 93 88 00 	sts	0x0088, r24
    11fe:	08 95       	ret

00001200 <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    1200:	98 2f       	mov	r25, r24

	if(value == 0) {
    1202:	88 23       	and	r24, r24
    1204:	39 f4       	brne	.+14     	; 0x1214 <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    1206:	80 91 80 00 	lds	r24, 0x0080
    120a:	8f 7d       	andi	r24, 0xDF	; 223
    120c:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    1210:	2e 98       	cbi	0x05, 6	; 5
    1212:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    1214:	80 91 80 00 	lds	r24, 0x0080
    1218:	80 62       	ori	r24, 0x20	; 32
    121a:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    121e:	89 2f       	mov	r24, r25
    1220:	90 e0       	ldi	r25, 0x00	; 0
    1222:	90 93 8b 00 	sts	0x008B, r25
    1226:	80 93 8a 00 	sts	0x008A, r24
    122a:	08 95       	ret

0000122c <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    122c:	98 2f       	mov	r25, r24

	if(value == 0) {
    122e:	88 23       	and	r24, r24
    1230:	39 f4       	brne	.+14     	; 0x1240 <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    1232:	80 91 80 00 	lds	r24, 0x0080
    1236:	87 7f       	andi	r24, 0xF7	; 247
    1238:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    123c:	2f 98       	cbi	0x05, 7	; 5
    123e:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    1240:	80 91 80 00 	lds	r24, 0x0080
    1244:	88 60       	ori	r24, 0x08	; 8
    1246:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    124a:	89 2f       	mov	r24, r25
    124c:	90 e0       	ldi	r25, 0x00	; 0
    124e:	90 93 8d 00 	sts	0x008D, r25
    1252:	80 93 8c 00 	sts	0x008C, r24
    1256:	08 95       	ret

00001258 <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    1258:	83 30       	cpi	r24, 0x03	; 3
    125a:	79 f1       	breq	.+94     	; 0x12ba <setGreenLed+0x62>
    125c:	84 30       	cpi	r24, 0x04	; 4
    125e:	28 f4       	brcc	.+10     	; 0x126a <setGreenLed+0x12>
    1260:	81 30       	cpi	r24, 0x01	; 1
    1262:	b9 f0       	breq	.+46     	; 0x1292 <setGreenLed+0x3a>
    1264:	82 30       	cpi	r24, 0x02	; 2
    1266:	f8 f4       	brcc	.+62     	; 0x12a6 <setGreenLed+0x4e>
    1268:	0a c0       	rjmp	.+20     	; 0x127e <setGreenLed+0x26>
    126a:	85 30       	cpi	r24, 0x05	; 5
    126c:	b9 f1       	breq	.+110    	; 0x12dc <setGreenLed+0x84>
    126e:	85 30       	cpi	r24, 0x05	; 5
    1270:	58 f1       	brcs	.+86     	; 0x12c8 <setGreenLed+0x70>
    1272:	86 30       	cpi	r24, 0x06	; 6
    1274:	e9 f1       	breq	.+122    	; 0x12f0 <setGreenLed+0x98>
    1276:	87 30       	cpi	r24, 0x07	; 7
    1278:	09 f0       	breq	.+2      	; 0x127c <setGreenLed+0x24>
    127a:	55 c0       	rjmp	.+170    	; 0x1326 <setGreenLed+0xce>
    127c:	43 c0       	rjmp	.+134    	; 0x1304 <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    127e:	66 23       	and	r22, r22
    1280:	21 f0       	breq	.+8      	; 0x128a <setGreenLed+0x32>
    1282:	80 91 0b 01 	lds	r24, 0x010B
    1286:	8e 7f       	andi	r24, 0xFE	; 254
    1288:	42 c0       	rjmp	.+132    	; 0x130e <setGreenLed+0xb6>
    128a:	80 91 0b 01 	lds	r24, 0x010B
    128e:	81 60       	ori	r24, 0x01	; 1
    1290:	3e c0       	rjmp	.+124    	; 0x130e <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    1292:	66 23       	and	r22, r22
    1294:	21 f0       	breq	.+8      	; 0x129e <setGreenLed+0x46>
    1296:	80 91 0b 01 	lds	r24, 0x010B
    129a:	8d 7f       	andi	r24, 0xFD	; 253
    129c:	38 c0       	rjmp	.+112    	; 0x130e <setGreenLed+0xb6>
    129e:	80 91 0b 01 	lds	r24, 0x010B
    12a2:	82 60       	ori	r24, 0x02	; 2
    12a4:	34 c0       	rjmp	.+104    	; 0x130e <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    12a6:	66 23       	and	r22, r22
    12a8:	21 f0       	breq	.+8      	; 0x12b2 <setGreenLed+0x5a>
    12aa:	80 91 0b 01 	lds	r24, 0x010B
    12ae:	8b 7f       	andi	r24, 0xFB	; 251
    12b0:	2e c0       	rjmp	.+92     	; 0x130e <setGreenLed+0xb6>
    12b2:	80 91 0b 01 	lds	r24, 0x010B
    12b6:	84 60       	ori	r24, 0x04	; 4
    12b8:	2a c0       	rjmp	.+84     	; 0x130e <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    12ba:	66 23       	and	r22, r22
    12bc:	11 f0       	breq	.+4      	; 0x12c2 <setGreenLed+0x6a>
    12be:	a3 98       	cbi	0x14, 3	; 20
    12c0:	01 c0       	rjmp	.+2      	; 0x12c4 <setGreenLed+0x6c>
    12c2:	a3 9a       	sbi	0x14, 3	; 20
    12c4:	84 b3       	in	r24, 0x14	; 20
    12c6:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    12c8:	66 23       	and	r22, r22
    12ca:	21 f0       	breq	.+8      	; 0x12d4 <setGreenLed+0x7c>
    12cc:	80 91 0b 01 	lds	r24, 0x010B
    12d0:	8f 7e       	andi	r24, 0xEF	; 239
    12d2:	1d c0       	rjmp	.+58     	; 0x130e <setGreenLed+0xb6>
    12d4:	80 91 0b 01 	lds	r24, 0x010B
    12d8:	80 61       	ori	r24, 0x10	; 16
    12da:	19 c0       	rjmp	.+50     	; 0x130e <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    12dc:	66 23       	and	r22, r22
    12de:	21 f0       	breq	.+8      	; 0x12e8 <setGreenLed+0x90>
    12e0:	80 91 0b 01 	lds	r24, 0x010B
    12e4:	8f 7d       	andi	r24, 0xDF	; 223
    12e6:	13 c0       	rjmp	.+38     	; 0x130e <setGreenLed+0xb6>
    12e8:	80 91 0b 01 	lds	r24, 0x010B
    12ec:	80 62       	ori	r24, 0x20	; 32
    12ee:	0f c0       	rjmp	.+30     	; 0x130e <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    12f0:	66 23       	and	r22, r22
    12f2:	21 f0       	breq	.+8      	; 0x12fc <setGreenLed+0xa4>
    12f4:	80 91 0b 01 	lds	r24, 0x010B
    12f8:	8f 7b       	andi	r24, 0xBF	; 191
    12fa:	09 c0       	rjmp	.+18     	; 0x130e <setGreenLed+0xb6>
    12fc:	80 91 0b 01 	lds	r24, 0x010B
    1300:	80 64       	ori	r24, 0x40	; 64
    1302:	05 c0       	rjmp	.+10     	; 0x130e <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    1304:	66 23       	and	r22, r22
    1306:	41 f0       	breq	.+16     	; 0x1318 <setGreenLed+0xc0>
    1308:	80 91 0b 01 	lds	r24, 0x010B
    130c:	8f 77       	andi	r24, 0x7F	; 127
    130e:	80 93 0b 01 	sts	0x010B, r24
    1312:	80 91 0b 01 	lds	r24, 0x010B
    1316:	08 95       	ret
    1318:	80 91 0b 01 	lds	r24, 0x010B
    131c:	80 68       	ori	r24, 0x80	; 128
    131e:	80 93 0b 01 	sts	0x010B, r24
    1322:	80 91 0b 01 	lds	r24, 0x010B
    1326:	08 95       	ret

00001328 <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    1328:	eb e0       	ldi	r30, 0x0B	; 11
    132a:	f1 e0       	ldi	r31, 0x01	; 1
    132c:	80 81       	ld	r24, Z
    132e:	81 60       	ori	r24, 0x01	; 1
    1330:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    1332:	80 81       	ld	r24, Z
    1334:	82 60       	ori	r24, 0x02	; 2
    1336:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    1338:	80 81       	ld	r24, Z
    133a:	84 60       	ori	r24, 0x04	; 4
    133c:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    133e:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    1340:	80 81       	ld	r24, Z
    1342:	80 61       	ori	r24, 0x10	; 16
    1344:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    1346:	80 81       	ld	r24, Z
    1348:	80 62       	ori	r24, 0x20	; 32
    134a:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    134c:	80 81       	ld	r24, Z
    134e:	80 64       	ori	r24, 0x40	; 64
    1350:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    1352:	80 81       	ld	r24, Z
    1354:	80 68       	ori	r24, 0x80	; 128
    1356:	80 83       	st	Z, r24

}
    1358:	08 95       	ret

0000135a <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    135a:	eb e0       	ldi	r30, 0x0B	; 11
    135c:	f1 e0       	ldi	r31, 0x01	; 1
    135e:	80 81       	ld	r24, Z
    1360:	8e 7f       	andi	r24, 0xFE	; 254
    1362:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    1364:	80 81       	ld	r24, Z
    1366:	8d 7f       	andi	r24, 0xFD	; 253
    1368:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    136a:	80 81       	ld	r24, Z
    136c:	8b 7f       	andi	r24, 0xFB	; 251
    136e:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    1370:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    1372:	80 81       	ld	r24, Z
    1374:	8f 7e       	andi	r24, 0xEF	; 239
    1376:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    1378:	80 81       	ld	r24, Z
    137a:	8f 7d       	andi	r24, 0xDF	; 223
    137c:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    137e:	80 81       	ld	r24, Z
    1380:	8f 7b       	andi	r24, 0xBF	; 191
    1382:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    1384:	80 81       	ld	r24, Z
    1386:	8f 77       	andi	r24, 0x7F	; 127
    1388:	80 83       	st	Z, r24

}
    138a:	08 95       	ret

0000138c <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    138c:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    138e:	81 ee       	ldi	r24, 0xE1	; 225
    1390:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    mirf_CSN_hi;
    1394:	28 9a       	sbi	0x05, 0	; 5

}
    1396:	08 95       	ret

00001398 <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    1398:	ff 92       	push	r15
    139a:	0f 93       	push	r16
    139c:	1f 93       	push	r17
    139e:	cf 93       	push	r28
    13a0:	df 93       	push	r29
    13a2:	18 2f       	mov	r17, r24
    13a4:	09 2f       	mov	r16, r25
    13a6:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    13a8:	0e 94 c6 09 	call	0x138c	; 0x138c <flushTxFifo>

    mirf_CSN_lo;
    13ac:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    13ae:	88 ea       	ldi	r24, 0xA8	; 168
    13b0:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    13b4:	21 2f       	mov	r18, r17
    13b6:	30 2f       	mov	r19, r16
    13b8:	c9 01       	movw	r24, r18
    13ba:	ec 01       	movw	r28, r24
    13bc:	10 e0       	ldi	r17, 0x00	; 0
    13be:	04 c0       	rjmp	.+8      	; 0x13c8 <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    13c0:	89 91       	ld	r24, Y+
    13c2:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    13c6:	1f 5f       	subi	r17, 0xFF	; 255
    13c8:	1f 15       	cp	r17, r15
    13ca:	d0 f3       	brcs	.-12     	; 0x13c0 <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    13cc:	28 9a       	sbi	0x05, 0	; 5


}
    13ce:	df 91       	pop	r29
    13d0:	cf 91       	pop	r28
    13d2:	1f 91       	pop	r17
    13d4:	0f 91       	pop	r16
    13d6:	ff 90       	pop	r15
    13d8:	08 95       	ret

000013da <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    13da:	1f 93       	push	r17
    13dc:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    13de:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    13e0:	8f 71       	andi	r24, 0x1F	; 31
    13e2:	80 62       	ori	r24, 0x20	; 32
    13e4:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    13e8:	81 2f       	mov	r24, r17
    13ea:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    mirf_CSN_hi;
    13ee:	28 9a       	sbi	0x05, 0	; 5
}
    13f0:	1f 91       	pop	r17
    13f2:	08 95       	ret

000013f4 <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    13f4:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    13f6:	82 ee       	ldi	r24, 0xE2	; 226
    13f8:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    mirf_CSN_hi;
    13fc:	28 9a       	sbi	0x05, 0	; 5

}
    13fe:	08 95       	ret

00001400 <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    1400:	80 91 4f 05 	lds	r24, 0x054F
    1404:	88 23       	and	r24, r24
    1406:	11 f0       	breq	.+4      	; 0x140c <mirf_data_ready+0xc>
    1408:	80 e0       	ldi	r24, 0x00	; 0
    140a:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    140c:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    140e:	8f ef       	ldi	r24, 0xFF	; 255
    1410:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    1414:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    1416:	80 74       	andi	r24, 0x40	; 64

}
    1418:	08 95       	ret

0000141a <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    141a:	1f 93       	push	r17
    141c:	cf 93       	push	r28
    141e:	df 93       	push	r29
    1420:	ec 01       	movw	r28, r24
    1422:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    1424:	80 91 4f 05 	lds	r24, 0x054F
    1428:	88 23       	and	r24, r24
    142a:	e1 f7       	brne	.-8      	; 0x1424 <mirf_send+0xa>

    mirf_CE_lo;
    142c:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    142e:	81 e0       	ldi	r24, 0x01	; 1
    1430:	80 93 4f 05 	sts	0x054F, r24
    TX_POWERUP;                     // Power up
    1434:	80 e0       	ldi	r24, 0x00	; 0
    1436:	6a e4       	ldi	r22, 0x4A	; 74
    1438:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    143c:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    143e:	81 ee       	ldi	r24, 0xE1	; 225
    1440:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    1444:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    1446:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    1448:	80 ea       	ldi	r24, 0xA0	; 160
    144a:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    144e:	ce 01       	movw	r24, r28
    1450:	61 2f       	mov	r22, r17
    1452:	0e 94 6b 1b 	call	0x36d6	; 0x36d6 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    1456:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    1458:	2c 9a       	sbi	0x05, 4	; 5
}
    145a:	df 91       	pop	r29
    145c:	cf 91       	pop	r28
    145e:	1f 91       	pop	r17
    1460:	08 95       	ret

00001462 <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    1462:	ff 92       	push	r15
    1464:	0f 93       	push	r16
    1466:	1f 93       	push	r17
    1468:	8b 01       	movw	r16, r22
    146a:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    146c:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    146e:	8f 71       	andi	r24, 0x1F	; 31
    1470:	80 62       	ori	r24, 0x20	; 32
    1472:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    1476:	c8 01       	movw	r24, r16
    1478:	6f 2d       	mov	r22, r15
    147a:	0e 94 6b 1b 	call	0x36d6	; 0x36d6 <SPI_Write_Block>
    mirf_CSN_hi;
    147e:	28 9a       	sbi	0x05, 0	; 5
}
    1480:	1f 91       	pop	r17
    1482:	0f 91       	pop	r16
    1484:	ff 90       	pop	r15
    1486:	08 95       	ret

00001488 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    1488:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    148a:	80 e1       	ldi	r24, 0x10	; 16
    148c:	45 e0       	ldi	r20, 0x05	; 5
    148e:	0e 94 31 0a 	call	0x1462	; 0x1462 <mirf_write_register>
}
    1492:	08 95       	ret

00001494 <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    1494:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    1496:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    1498:	8a e0       	ldi	r24, 0x0A	; 10
    149a:	45 e0       	ldi	r20, 0x05	; 5
    149c:	0e 94 31 0a 	call	0x1462	; 0x1462 <mirf_write_register>
    mirf_CE_hi;
    14a0:	2c 9a       	sbi	0x05, 4	; 5
}
    14a2:	08 95       	ret

000014a4 <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    14a4:	0f 93       	push	r16
    14a6:	1f 93       	push	r17
    14a8:	df 93       	push	r29
    14aa:	cf 93       	push	r28
    14ac:	00 d0       	rcall	.+0      	; 0x14ae <mirf_config+0xa>
    14ae:	cd b7       	in	r28, 0x3d	; 61
    14b0:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    14b2:	80 e0       	ldi	r24, 0x00	; 0
    14b4:	6d e0       	ldi	r22, 0x0D	; 13
    14b6:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    14ba:	83 e0       	ldi	r24, 0x03	; 3
    14bc:	61 e0       	ldi	r22, 0x01	; 1
    14be:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    14c2:	80 91 0b 04 	lds	r24, 0x040B
    14c6:	90 91 0c 04 	lds	r25, 0x040C
    14ca:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    14cc:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    14ce:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    14d0:	80 e1       	ldi	r24, 0x10	; 16
    14d2:	8e 01       	movw	r16, r28
    14d4:	0f 5f       	subi	r16, 0xFF	; 255
    14d6:	1f 4f       	sbci	r17, 0xFF	; 255
    14d8:	b8 01       	movw	r22, r16
    14da:	43 e0       	ldi	r20, 0x03	; 3
    14dc:	0e 94 31 0a 	call	0x1462	; 0x1462 <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    14e0:	8a e0       	ldi	r24, 0x0A	; 10
    14e2:	b8 01       	movw	r22, r16
    14e4:	43 e0       	ldi	r20, 0x03	; 3
    14e6:	0e 94 31 0a 	call	0x1462	; 0x1462 <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    14ea:	81 e0       	ldi	r24, 0x01	; 1
    14ec:	61 e0       	ldi	r22, 0x01	; 1
    14ee:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    14f2:	82 e0       	ldi	r24, 0x02	; 2
    14f4:	61 e0       	ldi	r22, 0x01	; 1
    14f6:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    14fa:	84 e0       	ldi	r24, 0x04	; 4
    14fc:	62 e1       	ldi	r22, 0x12	; 18
    14fe:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    1502:	85 e0       	ldi	r24, 0x05	; 5
    1504:	68 e2       	ldi	r22, 0x28	; 40
    1506:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    150a:	81 e1       	ldi	r24, 0x11	; 17
    150c:	6d e0       	ldi	r22, 0x0D	; 13
    150e:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    1512:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    1514:	80 e5       	ldi	r24, 0x50	; 80
    1516:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    151a:	83 e7       	ldi	r24, 0x73	; 115
    151c:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    mirf_CSN_hi;
    1520:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    1522:	8c e1       	ldi	r24, 0x1C	; 28
    1524:	61 e0       	ldi	r22, 0x01	; 1
    1526:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    152a:	8d e1       	ldi	r24, 0x1D	; 29
    152c:	66 e0       	ldi	r22, 0x06	; 6
    152e:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    1532:	80 e0       	ldi	r24, 0x00	; 0
    1534:	6f e0       	ldi	r22, 0x0F	; 15
    1536:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    153a:	0f 90       	pop	r0
    153c:	0f 90       	pop	r0
    153e:	0f 90       	pop	r0
    1540:	cf 91       	pop	r28
    1542:	df 91       	pop	r29
    1544:	1f 91       	pop	r17
    1546:	0f 91       	pop	r16
    1548:	08 95       	ret

0000154a <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    154a:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    154c:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    154e:	0e 94 52 0a 	call	0x14a4	; 0x14a4 <mirf_config>
}
    1552:	08 95       	ret

00001554 <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    1554:	ff 92       	push	r15
    1556:	0f 93       	push	r16
    1558:	1f 93       	push	r17
    155a:	8b 01       	movw	r16, r22
    155c:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    155e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    1560:	8f 71       	andi	r24, 0x1F	; 31
    1562:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    1566:	c8 01       	movw	r24, r16
    1568:	b8 01       	movw	r22, r16
    156a:	4f 2d       	mov	r20, r15
    156c:	0e 94 44 1b 	call	0x3688	; 0x3688 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    1570:	28 9a       	sbi	0x05, 0	; 5
}
    1572:	1f 91       	pop	r17
    1574:	0f 91       	pop	r16
    1576:	ff 90       	pop	r15
    1578:	08 95       	ret

0000157a <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    157a:	df 93       	push	r29
    157c:	cf 93       	push	r28
    157e:	0f 92       	push	r0
    1580:	cd b7       	in	r28, 0x3d	; 61
    1582:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    1584:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    1586:	87 e1       	ldi	r24, 0x17	; 23
    1588:	be 01       	movw	r22, r28
    158a:	6f 5f       	subi	r22, 0xFF	; 255
    158c:	7f 4f       	sbci	r23, 0xFF	; 255
    158e:	41 e0       	ldi	r20, 0x01	; 1
    1590:	0e 94 aa 0a 	call	0x1554	; 0x1554 <mirf_read_register>
    1594:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    1596:	81 70       	andi	r24, 0x01	; 1
    1598:	0f 90       	pop	r0
    159a:	cf 91       	pop	r28
    159c:	df 91       	pop	r29
    159e:	08 95       	ret

000015a0 <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    15a0:	0f 93       	push	r16
    15a2:	1f 93       	push	r17
    15a4:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    15a6:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    15a8:	81 e6       	ldi	r24, 0x61	; 97
    15aa:	0e 94 83 1b 	call	0x3706	; 0x3706 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    15ae:	c8 01       	movw	r24, r16
    15b0:	b8 01       	movw	r22, r16
    15b2:	4d e0       	ldi	r20, 0x0D	; 13
    15b4:	0e 94 44 1b 	call	0x3688	; 0x3688 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    15b8:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    15ba:	87 e0       	ldi	r24, 0x07	; 7
    15bc:	60 e4       	ldi	r22, 0x40	; 64
    15be:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>
}
    15c2:	1f 91       	pop	r17
    15c4:	0f 91       	pop	r16
    15c6:	08 95       	ret

000015c8 <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    15c8:	0f 93       	push	r16
    15ca:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    15cc:	0e 94 00 0a 	call	0x1400	; 0x1400 <mirf_data_ready>
    15d0:	88 23       	and	r24, r24
    15d2:	09 f4       	brne	.+2      	; 0x15d6 <handleRFCommands+0xe>
    15d4:	53 c3       	rjmp	.+1702   	; 0x1c7c <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    15d6:	80 91 0d 04 	lds	r24, 0x040D
    15da:	82 60       	ori	r24, 0x02	; 2
    15dc:	80 93 0d 04 	sts	0x040D, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    15e0:	87 e0       	ldi	r24, 0x07	; 7
    15e2:	60 e7       	ldi	r22, 0x70	; 112
    15e4:	0e 94 ed 09 	call	0x13da	; 0x13da <mirf_config_register>

		mirf_get_data(rfData);
    15e8:	8d e6       	ldi	r24, 0x6D	; 109
    15ea:	95 e0       	ldi	r25, 0x05	; 5
    15ec:	0e 94 d0 0a 	call	0x15a0	; 0x15a0 <mirf_get_data>
		flush_rx_fifo();
    15f0:	0e 94 fa 09 	call	0x13f4	; 0x13f4 <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    15f4:	80 91 6d 05 	lds	r24, 0x056D
    15f8:	88 23       	and	r24, r24
    15fa:	b9 f4       	brne	.+46     	; 0x162a <handleRFCommands+0x62>
    15fc:	80 91 6e 05 	lds	r24, 0x056E
    1600:	88 23       	and	r24, r24
    1602:	99 f4       	brne	.+38     	; 0x162a <handleRFCommands+0x62>
    1604:	80 91 6f 05 	lds	r24, 0x056F
    1608:	88 23       	and	r24, r24
    160a:	79 f4       	brne	.+30     	; 0x162a <handleRFCommands+0x62>
    160c:	80 91 70 05 	lds	r24, 0x0570
    1610:	88 30       	cpi	r24, 0x08	; 8
    1612:	59 f4       	brne	.+22     	; 0x162a <handleRFCommands+0x62>
    1614:	80 91 71 05 	lds	r24, 0x0571
    1618:	88 23       	and	r24, r24
    161a:	39 f4       	brne	.+14     	; 0x162a <handleRFCommands+0x62>
    161c:	80 91 72 05 	lds	r24, 0x0572
    1620:	88 23       	and	r24, r24
    1622:	19 f4       	brne	.+6      	; 0x162a <handleRFCommands+0x62>

			sleep(60);
    1624:	8c e3       	ldi	r24, 0x3C	; 60
    1626:	0e 94 43 1d 	call	0x3a86	; 0x3a86 <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    162a:	20 91 71 05 	lds	r18, 0x0571
    162e:	82 2f       	mov	r24, r18
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	8f 77       	andi	r24, 0x7F	; 127
    1634:	90 70       	andi	r25, 0x00	; 0
    1636:	90 93 0a 04 	sts	0x040A, r25
    163a:	80 93 09 04 	sts	0x0409, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    163e:	e0 91 72 05 	lds	r30, 0x0572
    1642:	4e 2f       	mov	r20, r30
    1644:	50 e0       	ldi	r21, 0x00	; 0
    1646:	4f 77       	andi	r20, 0x7F	; 127
    1648:	50 70       	andi	r21, 0x00	; 0
    164a:	50 93 08 04 	sts	0x0408, r21
    164e:	40 93 07 04 	sts	0x0407, r20
    1652:	bc 01       	movw	r22, r24
    1654:	66 0f       	add	r22, r22
    1656:	77 1f       	adc	r23, r23
    1658:	66 0f       	add	r22, r22
    165a:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    165c:	27 ff       	sbrs	r18, 7
    165e:	05 c0       	rjmp	.+10     	; 0x166a <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    1660:	70 93 f8 03 	sts	0x03F8, r23
    1664:	60 93 f7 03 	sts	0x03F7, r22
    1668:	08 c0       	rjmp	.+16     	; 0x167a <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    166a:	88 27       	eor	r24, r24
    166c:	99 27       	eor	r25, r25
    166e:	86 1b       	sub	r24, r22
    1670:	97 0b       	sbc	r25, r23
    1672:	90 93 f8 03 	sts	0x03F8, r25
    1676:	80 93 f7 03 	sts	0x03F7, r24
    167a:	9a 01       	movw	r18, r20
    167c:	22 0f       	add	r18, r18
    167e:	33 1f       	adc	r19, r19
    1680:	22 0f       	add	r18, r18
    1682:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    1684:	e7 ff       	sbrs	r30, 7
    1686:	05 c0       	rjmp	.+10     	; 0x1692 <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    1688:	30 93 fa 03 	sts	0x03FA, r19
    168c:	20 93 f9 03 	sts	0x03F9, r18
    1690:	08 c0       	rjmp	.+16     	; 0x16a2 <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    1692:	88 27       	eor	r24, r24
    1694:	99 27       	eor	r25, r25
    1696:	82 1b       	sub	r24, r18
    1698:	93 0b       	sbc	r25, r19
    169a:	90 93 fa 03 	sts	0x03FA, r25
    169e:	80 93 f9 03 	sts	0x03F9, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    16a2:	80 91 f7 03 	lds	r24, 0x03F7
    16a6:	90 91 f8 03 	lds	r25, 0x03F8
    16aa:	81 50       	subi	r24, 0x01	; 1
    16ac:	92 40       	sbci	r25, 0x02	; 2
    16ae:	34 f0       	brlt	.+12     	; 0x16bc <handleRFCommands+0xf4>
    16b0:	80 e0       	ldi	r24, 0x00	; 0
    16b2:	92 e0       	ldi	r25, 0x02	; 2
    16b4:	90 93 f8 03 	sts	0x03F8, r25
    16b8:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    16bc:	80 91 f9 03 	lds	r24, 0x03F9
    16c0:	90 91 fa 03 	lds	r25, 0x03FA
    16c4:	81 50       	subi	r24, 0x01	; 1
    16c6:	92 40       	sbci	r25, 0x02	; 2
    16c8:	34 f0       	brlt	.+12     	; 0x16d6 <handleRFCommands+0x10e>
    16ca:	80 e0       	ldi	r24, 0x00	; 0
    16cc:	92 e0       	ldi	r25, 0x02	; 2
    16ce:	90 93 fa 03 	sts	0x03FA, r25
    16d2:	80 93 f9 03 	sts	0x03F9, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    16d6:	80 91 f7 03 	lds	r24, 0x03F7
    16da:	90 91 f8 03 	lds	r25, 0x03F8
    16de:	80 50       	subi	r24, 0x00	; 0
    16e0:	9e 4f       	sbci	r25, 0xFE	; 254
    16e2:	34 f4       	brge	.+12     	; 0x16f0 <handleRFCommands+0x128>
    16e4:	80 e0       	ldi	r24, 0x00	; 0
    16e6:	9e ef       	ldi	r25, 0xFE	; 254
    16e8:	90 93 f8 03 	sts	0x03F8, r25
    16ec:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    16f0:	80 91 f9 03 	lds	r24, 0x03F9
    16f4:	90 91 fa 03 	lds	r25, 0x03FA
    16f8:	80 50       	subi	r24, 0x00	; 0
    16fa:	9e 4f       	sbci	r25, 0xFE	; 254
    16fc:	34 f4       	brge	.+12     	; 0x170a <handleRFCommands+0x142>
    16fe:	80 e0       	ldi	r24, 0x00	; 0
    1700:	9e ef       	ldi	r25, 0xFE	; 254
    1702:	90 93 fa 03 	sts	0x03FA, r25
    1706:	80 93 f9 03 	sts	0x03F9, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    170a:	80 91 6d 05 	lds	r24, 0x056D
    170e:	90 e0       	ldi	r25, 0x00	; 0
    1710:	90 93 66 05 	sts	0x0566, r25
    1714:	80 93 65 05 	sts	0x0565, r24
    1718:	20 91 6e 05 	lds	r18, 0x056E
    171c:	30 e0       	ldi	r19, 0x00	; 0
    171e:	30 93 68 05 	sts	0x0568, r19
    1722:	20 93 67 05 	sts	0x0567, r18
    1726:	e0 91 6f 05 	lds	r30, 0x056F
    172a:	f0 e0       	ldi	r31, 0x00	; 0
    172c:	f0 93 6a 05 	sts	0x056A, r31
    1730:	e0 93 69 05 	sts	0x0569, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    1734:	0f ef       	ldi	r16, 0xFF	; 255
    1736:	10 e0       	ldi	r17, 0x00	; 0
    1738:	ac 01       	movw	r20, r24
    173a:	40 9f       	mul	r20, r16
    173c:	c0 01       	movw	r24, r0
    173e:	41 9f       	mul	r20, r17
    1740:	90 0d       	add	r25, r0
    1742:	50 9f       	mul	r21, r16
    1744:	90 0d       	add	r25, r0
    1746:	11 24       	eor	r1, r1
    1748:	64 e6       	ldi	r22, 0x64	; 100
    174a:	70 e0       	ldi	r23, 0x00	; 0
    174c:	0e 94 8c 22 	call	0x4518	; 0x4518 <__udivmodhi4>
    1750:	46 2f       	mov	r20, r22
    1752:	40 95       	com	r20
    1754:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    1758:	20 9f       	mul	r18, r16
    175a:	c0 01       	movw	r24, r0
    175c:	21 9f       	mul	r18, r17
    175e:	90 0d       	add	r25, r0
    1760:	30 9f       	mul	r19, r16
    1762:	90 0d       	add	r25, r0
    1764:	11 24       	eor	r1, r1
    1766:	64 e6       	ldi	r22, 0x64	; 100
    1768:	70 e0       	ldi	r23, 0x00	; 0
    176a:	0e 94 8c 22 	call	0x4518	; 0x4518 <__udivmodhi4>
    176e:	60 95       	com	r22
    1770:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    1774:	e0 9f       	mul	r30, r16
    1776:	c0 01       	movw	r24, r0
    1778:	e1 9f       	mul	r30, r17
    177a:	90 0d       	add	r25, r0
    177c:	f0 9f       	mul	r31, r16
    177e:	90 0d       	add	r25, r0
    1780:	11 24       	eor	r1, r1
    1782:	64 e6       	ldi	r22, 0x64	; 100
    1784:	70 e0       	ldi	r23, 0x00	; 0
    1786:	0e 94 8c 22 	call	0x4518	; 0x4518 <__udivmodhi4>
    178a:	60 95       	com	r22
    178c:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    1790:	84 2f       	mov	r24, r20
    1792:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <updateRedLed>
		updateGreenLed(pwm_green);
    1796:	80 91 0d 02 	lds	r24, 0x020D
    179a:	0e 94 00 09 	call	0x1200	; 0x1200 <updateGreenLed>
		updateBlueLed(pwm_blue);
    179e:	80 91 0e 02 	lds	r24, 0x020E
    17a2:	0e 94 16 09 	call	0x122c	; 0x122c <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    17a6:	80 91 70 05 	lds	r24, 0x0570
    17aa:	98 2f       	mov	r25, r24
    17ac:	80 ff       	sbrs	r24, 0
    17ae:	02 c0       	rjmp	.+4      	; 0x17b4 <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    17b0:	44 98       	cbi	0x08, 4	; 8
    17b2:	01 c0       	rjmp	.+2      	; 0x17b6 <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    17b4:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    17b6:	91 ff       	sbrs	r25, 1
    17b8:	02 c0       	rjmp	.+4      	; 0x17be <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    17ba:	45 98       	cbi	0x08, 5	; 8
    17bc:	01 c0       	rjmp	.+2      	; 0x17c0 <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    17be:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    17c0:	92 ff       	sbrs	r25, 2
    17c2:	04 c0       	rjmp	.+8      	; 0x17cc <handleRFCommands+0x204>
			irEnabled = 1;
    17c4:	81 e0       	ldi	r24, 0x01	; 1
    17c6:	80 93 11 02 	sts	0x0211, r24
    17ca:	02 c0       	rjmp	.+4      	; 0x17d0 <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    17cc:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    17d0:	94 ff       	sbrs	r25, 4
    17d2:	02 c0       	rjmp	.+4      	; 0x17d8 <handleRFCommands+0x210>
			calibrateSensors();
    17d4:	0e 94 48 16 	call	0x2c90	; 0x2c90 <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    17d8:	90 91 70 05 	lds	r25, 0x0570
    17dc:	96 ff       	sbrs	r25, 6
    17de:	04 c0       	rjmp	.+8      	; 0x17e8 <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    17e0:	81 e0       	ldi	r24, 0x01	; 1
    17e2:	80 93 3e 05 	sts	0x053E, r24
    17e6:	02 c0       	rjmp	.+4      	; 0x17ec <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    17e8:	10 92 3e 05 	sts	0x053E, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    17ec:	97 ff       	sbrs	r25, 7
    17ee:	04 c0       	rjmp	.+8      	; 0x17f8 <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    17f0:	81 e0       	ldi	r24, 0x01	; 1
    17f2:	80 93 3f 05 	sts	0x053F, r24
    17f6:	02 c0       	rjmp	.+4      	; 0x17fc <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    17f8:	10 92 3f 05 	sts	0x053F, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    17fc:	80 91 73 05 	lds	r24, 0x0573
    1800:	80 ff       	sbrs	r24, 0
    1802:	04 c0       	rjmp	.+8      	; 0x180c <handleRFCommands+0x244>
				GREEN_LED0_ON;
    1804:	80 91 0b 01 	lds	r24, 0x010B
    1808:	8e 7f       	andi	r24, 0xFE	; 254
    180a:	03 c0       	rjmp	.+6      	; 0x1812 <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    180c:	80 91 0b 01 	lds	r24, 0x010B
    1810:	81 60       	ori	r24, 0x01	; 1
    1812:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    1816:	80 91 73 05 	lds	r24, 0x0573
    181a:	81 ff       	sbrs	r24, 1
    181c:	04 c0       	rjmp	.+8      	; 0x1826 <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    181e:	80 91 0b 01 	lds	r24, 0x010B
    1822:	8d 7f       	andi	r24, 0xFD	; 253
    1824:	03 c0       	rjmp	.+6      	; 0x182c <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    1826:	80 91 0b 01 	lds	r24, 0x010B
    182a:	82 60       	ori	r24, 0x02	; 2
    182c:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    1830:	80 91 73 05 	lds	r24, 0x0573
    1834:	82 ff       	sbrs	r24, 2
    1836:	04 c0       	rjmp	.+8      	; 0x1840 <handleRFCommands+0x278>
				GREEN_LED2_ON;
    1838:	80 91 0b 01 	lds	r24, 0x010B
    183c:	8b 7f       	andi	r24, 0xFB	; 251
    183e:	03 c0       	rjmp	.+6      	; 0x1846 <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    1840:	80 91 0b 01 	lds	r24, 0x010B
    1844:	84 60       	ori	r24, 0x04	; 4
    1846:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    184a:	80 91 73 05 	lds	r24, 0x0573
    184e:	83 ff       	sbrs	r24, 3
    1850:	02 c0       	rjmp	.+4      	; 0x1856 <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    1852:	a3 98       	cbi	0x14, 3	; 20
    1854:	01 c0       	rjmp	.+2      	; 0x1858 <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    1856:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    1858:	80 91 73 05 	lds	r24, 0x0573
    185c:	84 ff       	sbrs	r24, 4
    185e:	04 c0       	rjmp	.+8      	; 0x1868 <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    1860:	80 91 0b 01 	lds	r24, 0x010B
    1864:	8f 7e       	andi	r24, 0xEF	; 239
    1866:	03 c0       	rjmp	.+6      	; 0x186e <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    1868:	80 91 0b 01 	lds	r24, 0x010B
    186c:	80 61       	ori	r24, 0x10	; 16
    186e:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    1872:	80 91 73 05 	lds	r24, 0x0573
    1876:	85 ff       	sbrs	r24, 5
    1878:	04 c0       	rjmp	.+8      	; 0x1882 <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    187a:	80 91 0b 01 	lds	r24, 0x010B
    187e:	8f 7d       	andi	r24, 0xDF	; 223
    1880:	03 c0       	rjmp	.+6      	; 0x1888 <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    1882:	80 91 0b 01 	lds	r24, 0x010B
    1886:	80 62       	ori	r24, 0x20	; 32
    1888:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    188c:	80 91 73 05 	lds	r24, 0x0573
    1890:	86 ff       	sbrs	r24, 6
    1892:	04 c0       	rjmp	.+8      	; 0x189c <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    1894:	80 91 0b 01 	lds	r24, 0x010B
    1898:	8f 7b       	andi	r24, 0xBF	; 191
    189a:	03 c0       	rjmp	.+6      	; 0x18a2 <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    189c:	80 91 0b 01 	lds	r24, 0x010B
    18a0:	80 64       	ori	r24, 0x40	; 64
    18a2:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    18a6:	80 91 73 05 	lds	r24, 0x0573
    18aa:	87 ff       	sbrs	r24, 7
    18ac:	04 c0       	rjmp	.+8      	; 0x18b6 <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    18ae:	80 91 0b 01 	lds	r24, 0x010B
    18b2:	8f 77       	andi	r24, 0x7F	; 127
    18b4:	03 c0       	rjmp	.+6      	; 0x18bc <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    18b6:	80 91 0b 01 	lds	r24, 0x010B
    18ba:	80 68       	ori	r24, 0x80	; 128
    18bc:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    18c0:	80 91 0b 02 	lds	r24, 0x020B
    18c4:	80 93 55 05 	sts	0x0555, r24

		switch(packetId) {
    18c8:	85 30       	cpi	r24, 0x05	; 5
    18ca:	09 f4       	brne	.+2      	; 0x18ce <handleRFCommands+0x306>
    18cc:	d2 c0       	rjmp	.+420    	; 0x1a72 <handleRFCommands+0x4aa>
    18ce:	86 30       	cpi	r24, 0x06	; 6
    18d0:	30 f4       	brcc	.+12     	; 0x18de <handleRFCommands+0x316>
    18d2:	83 30       	cpi	r24, 0x03	; 3
    18d4:	59 f0       	breq	.+22     	; 0x18ec <handleRFCommands+0x324>
    18d6:	84 30       	cpi	r24, 0x04	; 4
    18d8:	09 f0       	breq	.+2      	; 0x18dc <handleRFCommands+0x314>
    18da:	cb c1       	rjmp	.+918    	; 0x1c72 <handleRFCommands+0x6aa>
    18dc:	77 c0       	rjmp	.+238    	; 0x19cc <handleRFCommands+0x404>
    18de:	86 30       	cpi	r24, 0x06	; 6
    18e0:	09 f4       	brne	.+2      	; 0x18e4 <handleRFCommands+0x31c>
    18e2:	21 c1       	rjmp	.+578    	; 0x1b26 <handleRFCommands+0x55e>
    18e4:	87 30       	cpi	r24, 0x07	; 7
    18e6:	09 f0       	breq	.+2      	; 0x18ea <handleRFCommands+0x322>
    18e8:	c4 c1       	rjmp	.+904    	; 0x1c72 <handleRFCommands+0x6aa>
    18ea:	70 c1       	rjmp	.+736    	; 0x1bcc <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    18ec:	80 91 5f 03 	lds	r24, 0x035F
    18f0:	90 91 60 03 	lds	r25, 0x0360
    18f4:	80 93 56 05 	sts	0x0556, r24
				ackPayload[2] = proximityResult[0]>>8;
    18f8:	89 2f       	mov	r24, r25
    18fa:	99 0f       	add	r25, r25
    18fc:	99 0b       	sbc	r25, r25
    18fe:	80 93 57 05 	sts	0x0557, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    1902:	80 91 61 03 	lds	r24, 0x0361
    1906:	90 91 62 03 	lds	r25, 0x0362
    190a:	80 93 58 05 	sts	0x0558, r24
				ackPayload[4] = proximityResult[1]>>8;
    190e:	89 2f       	mov	r24, r25
    1910:	99 0f       	add	r25, r25
    1912:	99 0b       	sbc	r25, r25
    1914:	80 93 59 05 	sts	0x0559, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    1918:	80 91 63 03 	lds	r24, 0x0363
    191c:	90 91 64 03 	lds	r25, 0x0364
    1920:	80 93 5a 05 	sts	0x055A, r24
				ackPayload[6] = proximityResult[2]>>8;
    1924:	89 2f       	mov	r24, r25
    1926:	99 0f       	add	r25, r25
    1928:	99 0b       	sbc	r25, r25
    192a:	80 93 5b 05 	sts	0x055B, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    192e:	80 91 65 03 	lds	r24, 0x0365
    1932:	90 91 66 03 	lds	r25, 0x0366
    1936:	80 93 5c 05 	sts	0x055C, r24
				ackPayload[8] = proximityResult[3]>>8;
    193a:	89 2f       	mov	r24, r25
    193c:	99 0f       	add	r25, r25
    193e:	99 0b       	sbc	r25, r25
    1940:	80 93 5d 05 	sts	0x055D, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    1944:	80 91 69 03 	lds	r24, 0x0369
    1948:	90 91 6a 03 	lds	r25, 0x036A
    194c:	80 93 5e 05 	sts	0x055E, r24
				ackPayload[10] = proximityResult[5]>>8;
    1950:	89 2f       	mov	r24, r25
    1952:	99 0f       	add	r25, r25
    1954:	99 0b       	sbc	r25, r25
    1956:	80 93 5f 05 	sts	0x055F, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    195a:	80 91 6b 03 	lds	r24, 0x036B
    195e:	90 91 6c 03 	lds	r25, 0x036C
    1962:	80 93 60 05 	sts	0x0560, r24
				ackPayload[12] = proximityResult[6]>>8;
    1966:	89 2f       	mov	r24, r25
    1968:	99 0f       	add	r25, r25
    196a:	99 0b       	sbc	r25, r25
    196c:	80 93 61 05 	sts	0x0561, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    1970:	80 91 6d 03 	lds	r24, 0x036D
    1974:	90 91 6e 03 	lds	r25, 0x036E
    1978:	80 93 62 05 	sts	0x0562, r24
				ackPayload[14] = proximityResult[7]>>8;
    197c:	89 2f       	mov	r24, r25
    197e:	99 0f       	add	r25, r25
    1980:	99 0b       	sbc	r25, r25
    1982:	80 93 63 05 	sts	0x0563, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    1986:	20 91 03 01 	lds	r18, 0x0103
    198a:	80 91 03 01 	lds	r24, 0x0103
    198e:	40 91 03 01 	lds	r20, 0x0103
    1992:	90 e0       	ldi	r25, 0x00	; 0
    1994:	80 72       	andi	r24, 0x20	; 32
    1996:	90 70       	andi	r25, 0x00	; 0
    1998:	75 e0       	ldi	r23, 0x05	; 5
    199a:	95 95       	asr	r25
    199c:	87 95       	ror	r24
    199e:	7a 95       	dec	r23
    19a0:	e1 f7       	brne	.-8      	; 0x199a <handleRFCommands+0x3d2>
    19a2:	88 0f       	add	r24, r24
    19a4:	99 1f       	adc	r25, r25
    19a6:	44 1f       	adc	r20, r20
    19a8:	44 27       	eor	r20, r20
    19aa:	44 1f       	adc	r20, r20
    19ac:	44 0f       	add	r20, r20
    19ae:	44 0f       	add	r20, r20
    19b0:	48 2b       	or	r20, r24
    19b2:	30 e0       	ldi	r19, 0x00	; 0
    19b4:	20 71       	andi	r18, 0x10	; 16
    19b6:	30 70       	andi	r19, 0x00	; 0
    19b8:	54 e0       	ldi	r21, 0x04	; 4
    19ba:	35 95       	asr	r19
    19bc:	27 95       	ror	r18
    19be:	5a 95       	dec	r21
    19c0:	e1 f7       	brne	.-8      	; 0x19ba <handleRFCommands+0x3f2>
    19c2:	42 2b       	or	r20, r18
    19c4:	40 93 64 05 	sts	0x0564, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    19c8:	84 e0       	ldi	r24, 0x04	; 4
    19ca:	51 c1       	rjmp	.+674    	; 0x1c6e <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    19cc:	80 91 67 03 	lds	r24, 0x0367
    19d0:	90 91 68 03 	lds	r25, 0x0368
    19d4:	80 93 56 05 	sts	0x0556, r24
				ackPayload[2] = proximityResult[4]>>8;
    19d8:	89 2f       	mov	r24, r25
    19da:	99 0f       	add	r25, r25
    19dc:	99 0b       	sbc	r25, r25
    19de:	80 93 57 05 	sts	0x0557, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    19e2:	80 91 6f 03 	lds	r24, 0x036F
    19e6:	90 91 70 03 	lds	r25, 0x0370
    19ea:	80 93 58 05 	sts	0x0558, r24
				ackPayload[4] = proximityResult[8]>>8;
    19ee:	89 2f       	mov	r24, r25
    19f0:	99 0f       	add	r25, r25
    19f2:	99 0b       	sbc	r25, r25
    19f4:	80 93 59 05 	sts	0x0559, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    19f8:	80 91 71 03 	lds	r24, 0x0371
    19fc:	90 91 72 03 	lds	r25, 0x0372
    1a00:	80 93 5a 05 	sts	0x055A, r24
				ackPayload[6] = proximityResult[9]>>8;
    1a04:	89 2f       	mov	r24, r25
    1a06:	99 0f       	add	r25, r25
    1a08:	99 0b       	sbc	r25, r25
    1a0a:	80 93 5b 05 	sts	0x055B, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    1a0e:	80 91 73 03 	lds	r24, 0x0373
    1a12:	90 91 74 03 	lds	r25, 0x0374
    1a16:	80 93 5c 05 	sts	0x055C, r24
				ackPayload[8] = proximityResult[10]>>8;
    1a1a:	89 2f       	mov	r24, r25
    1a1c:	99 0f       	add	r25, r25
    1a1e:	99 0b       	sbc	r25, r25
    1a20:	80 93 5d 05 	sts	0x055D, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    1a24:	80 91 75 03 	lds	r24, 0x0375
    1a28:	90 91 76 03 	lds	r25, 0x0376
    1a2c:	80 93 5e 05 	sts	0x055E, r24
				ackPayload[10] = proximityResult[11]>>8;
    1a30:	89 2f       	mov	r24, r25
    1a32:	99 0f       	add	r25, r25
    1a34:	99 0b       	sbc	r25, r25
    1a36:	80 93 5f 05 	sts	0x055F, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    1a3a:	80 91 1b 05 	lds	r24, 0x051B
    1a3e:	90 91 1c 05 	lds	r25, 0x051C
    1a42:	80 93 60 05 	sts	0x0560, r24
				ackPayload[12] = accX>>8;
    1a46:	89 2f       	mov	r24, r25
    1a48:	99 0f       	add	r25, r25
    1a4a:	99 0b       	sbc	r25, r25
    1a4c:	80 93 61 05 	sts	0x0561, r24
				ackPayload[13] = accY&0xFF;
    1a50:	80 91 1d 05 	lds	r24, 0x051D
    1a54:	90 91 1e 05 	lds	r25, 0x051E
    1a58:	80 93 62 05 	sts	0x0562, r24
				ackPayload[14] = accY>>8;
    1a5c:	89 2f       	mov	r24, r25
    1a5e:	99 0f       	add	r25, r25
    1a60:	99 0b       	sbc	r25, r25
    1a62:	80 93 63 05 	sts	0x0563, r24
				ackPayload[15] = irCommand;
    1a66:	80 91 16 05 	lds	r24, 0x0516
    1a6a:	80 93 64 05 	sts	0x0564, r24
				packetId = 5;
    1a6e:	85 e0       	ldi	r24, 0x05	; 5
    1a70:	fe c0       	rjmp	.+508    	; 0x1c6e <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    1a72:	80 91 2f 03 	lds	r24, 0x032F
    1a76:	90 91 30 03 	lds	r25, 0x0330
    1a7a:	80 93 56 05 	sts	0x0556, r24
				ackPayload[2] = proximityValue[0]>>8;
    1a7e:	80 91 2f 03 	lds	r24, 0x032F
    1a82:	90 91 30 03 	lds	r25, 0x0330
    1a86:	90 93 57 05 	sts	0x0557, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    1a8a:	80 91 33 03 	lds	r24, 0x0333
    1a8e:	90 91 34 03 	lds	r25, 0x0334
    1a92:	80 93 58 05 	sts	0x0558, r24
				ackPayload[4] = proximityValue[2]>>8;
    1a96:	80 91 33 03 	lds	r24, 0x0333
    1a9a:	90 91 34 03 	lds	r25, 0x0334
    1a9e:	90 93 59 05 	sts	0x0559, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1aa2:	80 91 37 03 	lds	r24, 0x0337
    1aa6:	90 91 38 03 	lds	r25, 0x0338
    1aaa:	80 93 5a 05 	sts	0x055A, r24
				ackPayload[6] = proximityValue[4]>>8;
    1aae:	80 91 37 03 	lds	r24, 0x0337
    1ab2:	90 91 38 03 	lds	r25, 0x0338
    1ab6:	90 93 5b 05 	sts	0x055B, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1aba:	80 91 3b 03 	lds	r24, 0x033B
    1abe:	90 91 3c 03 	lds	r25, 0x033C
    1ac2:	80 93 5c 05 	sts	0x055C, r24
				ackPayload[8] = proximityValue[6]>>8;
    1ac6:	80 91 3b 03 	lds	r24, 0x033B
    1aca:	90 91 3c 03 	lds	r25, 0x033C
    1ace:	90 93 5d 05 	sts	0x055D, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1ad2:	80 91 43 03 	lds	r24, 0x0343
    1ad6:	90 91 44 03 	lds	r25, 0x0344
    1ada:	80 93 5e 05 	sts	0x055E, r24
				ackPayload[10] = proximityValue[10]>>8;
    1ade:	80 91 43 03 	lds	r24, 0x0343
    1ae2:	90 91 44 03 	lds	r25, 0x0344
    1ae6:	90 93 5f 05 	sts	0x055F, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1aea:	80 91 47 03 	lds	r24, 0x0347
    1aee:	90 91 48 03 	lds	r25, 0x0348
    1af2:	80 93 60 05 	sts	0x0560, r24
				ackPayload[12] = proximityValue[12]>>8;
    1af6:	80 91 47 03 	lds	r24, 0x0347
    1afa:	90 91 48 03 	lds	r25, 0x0348
    1afe:	90 93 61 05 	sts	0x0561, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1b02:	80 91 4b 03 	lds	r24, 0x034B
    1b06:	90 91 4c 03 	lds	r25, 0x034C
    1b0a:	80 93 62 05 	sts	0x0562, r24
				ackPayload[14] = proximityValue[14]>>8;
    1b0e:	80 91 4b 03 	lds	r24, 0x034B
    1b12:	90 91 4c 03 	lds	r25, 0x034C
    1b16:	90 93 63 05 	sts	0x0563, r25
				ackPayload[15] = currentSelector;
    1b1a:	80 91 3a 05 	lds	r24, 0x053A
    1b1e:	80 93 64 05 	sts	0x0564, r24
				packetId = 6;
    1b22:	86 e0       	ldi	r24, 0x06	; 6
    1b24:	a4 c0       	rjmp	.+328    	; 0x1c6e <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1b26:	80 91 3f 03 	lds	r24, 0x033F
    1b2a:	90 91 40 03 	lds	r25, 0x0340
    1b2e:	80 93 56 05 	sts	0x0556, r24
				ackPayload[2] = proximityValue[8]>>8;
    1b32:	80 91 3f 03 	lds	r24, 0x033F
    1b36:	90 91 40 03 	lds	r25, 0x0340
    1b3a:	90 93 57 05 	sts	0x0557, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1b3e:	80 91 4f 03 	lds	r24, 0x034F
    1b42:	90 91 50 03 	lds	r25, 0x0350
    1b46:	80 93 58 05 	sts	0x0558, r24
				ackPayload[4] = proximityValue[16]>>8;
    1b4a:	80 91 4f 03 	lds	r24, 0x034F
    1b4e:	90 91 50 03 	lds	r25, 0x0350
    1b52:	90 93 59 05 	sts	0x0559, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1b56:	80 91 53 03 	lds	r24, 0x0353
    1b5a:	90 91 54 03 	lds	r25, 0x0354
    1b5e:	80 93 5a 05 	sts	0x055A, r24
				ackPayload[6] = proximityValue[18]>>8;
    1b62:	80 91 53 03 	lds	r24, 0x0353
    1b66:	90 91 54 03 	lds	r25, 0x0354
    1b6a:	90 93 5b 05 	sts	0x055B, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1b6e:	80 91 57 03 	lds	r24, 0x0357
    1b72:	90 91 58 03 	lds	r25, 0x0358
    1b76:	80 93 5c 05 	sts	0x055C, r24
				ackPayload[8] = proximityValue[20]>>8;
    1b7a:	80 91 57 03 	lds	r24, 0x0357
    1b7e:	90 91 58 03 	lds	r25, 0x0358
    1b82:	90 93 5d 05 	sts	0x055D, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1b86:	80 91 5b 03 	lds	r24, 0x035B
    1b8a:	90 91 5c 03 	lds	r25, 0x035C
    1b8e:	80 93 5e 05 	sts	0x055E, r24
				ackPayload[10] = proximityValue[22]>>8;
    1b92:	80 91 5b 03 	lds	r24, 0x035B
    1b96:	90 91 5c 03 	lds	r25, 0x035C
    1b9a:	90 93 5f 05 	sts	0x055F, r25
				ackPayload[11] = accZ&0xFF;
    1b9e:	80 91 1f 05 	lds	r24, 0x051F
    1ba2:	90 91 20 05 	lds	r25, 0x0520
    1ba6:	80 93 60 05 	sts	0x0560, r24
				ackPayload[12] = accZ>>8;
    1baa:	89 2f       	mov	r24, r25
    1bac:	99 0f       	add	r25, r25
    1bae:	99 0b       	sbc	r25, r25
    1bb0:	80 93 61 05 	sts	0x0561, r24
				ackPayload[13] = batteryLevel&0xFF;
    1bb4:	80 91 c3 03 	lds	r24, 0x03C3
    1bb8:	90 91 c4 03 	lds	r25, 0x03C4
    1bbc:	80 93 62 05 	sts	0x0562, r24
				ackPayload[14] = batteryLevel>>8;
    1bc0:	90 93 63 05 	sts	0x0563, r25
				ackPayload[15] = 0;
    1bc4:	10 92 64 05 	sts	0x0564, r1
				packetId = 7;
    1bc8:	87 e0       	ldi	r24, 0x07	; 7
    1bca:	51 c0       	rjmp	.+162    	; 0x1c6e <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1bcc:	80 91 db 03 	lds	r24, 0x03DB
    1bd0:	90 91 dc 03 	lds	r25, 0x03DC
    1bd4:	a0 91 dd 03 	lds	r26, 0x03DD
    1bd8:	b0 91 de 03 	lds	r27, 0x03DE
    1bdc:	80 93 56 05 	sts	0x0556, r24
				ackPayload[2] = leftMotSteps>>8;
    1be0:	29 2f       	mov	r18, r25
    1be2:	3a 2f       	mov	r19, r26
    1be4:	4b 2f       	mov	r20, r27
    1be6:	55 27       	eor	r21, r21
    1be8:	47 fd       	sbrc	r20, 7
    1bea:	5a 95       	dec	r21
    1bec:	20 93 57 05 	sts	0x0557, r18
				ackPayload[3] = leftMotSteps>>16;
    1bf0:	9d 01       	movw	r18, r26
    1bf2:	55 27       	eor	r21, r21
    1bf4:	37 fd       	sbrc	r19, 7
    1bf6:	50 95       	com	r21
    1bf8:	45 2f       	mov	r20, r21
    1bfa:	20 93 58 05 	sts	0x0558, r18
				ackPayload[4] = leftMotSteps>>24;
    1bfe:	8b 2f       	mov	r24, r27
    1c00:	bb 27       	eor	r27, r27
    1c02:	87 fd       	sbrc	r24, 7
    1c04:	b0 95       	com	r27
    1c06:	9b 2f       	mov	r25, r27
    1c08:	ab 2f       	mov	r26, r27
    1c0a:	80 93 59 05 	sts	0x0559, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1c0e:	80 91 d7 03 	lds	r24, 0x03D7
    1c12:	90 91 d8 03 	lds	r25, 0x03D8
    1c16:	a0 91 d9 03 	lds	r26, 0x03D9
    1c1a:	b0 91 da 03 	lds	r27, 0x03DA
    1c1e:	80 93 5a 05 	sts	0x055A, r24
				ackPayload[6] = rightMotSteps>>8;
    1c22:	29 2f       	mov	r18, r25
    1c24:	3a 2f       	mov	r19, r26
    1c26:	4b 2f       	mov	r20, r27
    1c28:	55 27       	eor	r21, r21
    1c2a:	47 fd       	sbrc	r20, 7
    1c2c:	5a 95       	dec	r21
    1c2e:	20 93 5b 05 	sts	0x055B, r18
				ackPayload[7] = rightMotSteps>>16;
    1c32:	9d 01       	movw	r18, r26
    1c34:	55 27       	eor	r21, r21
    1c36:	37 fd       	sbrc	r19, 7
    1c38:	50 95       	com	r21
    1c3a:	45 2f       	mov	r20, r21
    1c3c:	20 93 5c 05 	sts	0x055C, r18
				ackPayload[8] = rightMotSteps>>24;
    1c40:	8b 2f       	mov	r24, r27
    1c42:	bb 27       	eor	r27, r27
    1c44:	87 fd       	sbrc	r24, 7
    1c46:	b0 95       	com	r27
    1c48:	9b 2f       	mov	r25, r27
    1c4a:	ab 2f       	mov	r26, r27
    1c4c:	80 93 5d 05 	sts	0x055D, r24
				ackPayload[9] = 0;
    1c50:	10 92 5e 05 	sts	0x055E, r1
				ackPayload[10] = 0;
    1c54:	10 92 5f 05 	sts	0x055F, r1
				ackPayload[11] = 0;
    1c58:	10 92 60 05 	sts	0x0560, r1
				ackPayload[12] = 0;
    1c5c:	10 92 61 05 	sts	0x0561, r1
				ackPayload[13] = 0;
    1c60:	10 92 62 05 	sts	0x0562, r1
				ackPayload[14] = 0;
    1c64:	10 92 63 05 	sts	0x0563, r1
				ackPayload[15] = 0;
    1c68:	10 92 64 05 	sts	0x0564, r1
				packetId = 3;
    1c6c:	83 e0       	ldi	r24, 0x03	; 3
    1c6e:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1c72:	85 e5       	ldi	r24, 0x55	; 85
    1c74:	95 e0       	ldi	r25, 0x05	; 5
    1c76:	60 e1       	ldi	r22, 0x10	; 16
    1c78:	0e 94 cc 09 	call	0x1398	; 0x1398 <writeAckPayload>

	}

}
    1c7c:	1f 91       	pop	r17
    1c7e:	0f 91       	pop	r16
    1c80:	08 95       	ret

00001c82 <initMotors>:

#include "motors.h"

void initMotors() {
    1c82:	0f 93       	push	r16
    1c84:	1f 93       	push	r17
    1c86:	cf 93       	push	r28
    1c88:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1c8a:	e0 e9       	ldi	r30, 0x90	; 144
    1c8c:	f0 e0       	ldi	r31, 0x00	; 0
    1c8e:	10 82       	st	Z, r1
	TCCR3B = 0;
    1c90:	a1 e9       	ldi	r26, 0x91	; 145
    1c92:	b0 e0       	ldi	r27, 0x00	; 0
    1c94:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1c96:	21 e7       	ldi	r18, 0x71	; 113
    1c98:	30 e0       	ldi	r19, 0x00	; 0
    1c9a:	e9 01       	movw	r28, r18
    1c9c:	18 82       	st	Y, r1
	TCCR4A = 0;
    1c9e:	40 ea       	ldi	r20, 0xA0	; 160
    1ca0:	50 e0       	ldi	r21, 0x00	; 0
    1ca2:	ea 01       	movw	r28, r20
    1ca4:	18 82       	st	Y, r1
	TCCR4B = 0;
    1ca6:	61 ea       	ldi	r22, 0xA1	; 161
    1ca8:	70 e0       	ldi	r23, 0x00	; 0
    1caa:	eb 01       	movw	r28, r22
    1cac:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1cae:	02 e7       	ldi	r16, 0x72	; 114
    1cb0:	10 e0       	ldi	r17, 0x00	; 0
    1cb2:	e8 01       	movw	r28, r16
    1cb4:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1cb6:	80 81       	ld	r24, Z
    1cb8:	83 68       	ori	r24, 0x83	; 131
    1cba:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1cbc:	80 81       	ld	r24, Z
    1cbe:	83 60       	ori	r24, 0x03	; 3
    1cc0:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1cc2:	8c 91       	ld	r24, X
    1cc4:	8b 60       	ori	r24, 0x0B	; 11
    1cc6:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1cc8:	80 91 f3 03 	lds	r24, 0x03F3
    1ccc:	90 91 f4 03 	lds	r25, 0x03F4
    1cd0:	90 93 99 00 	sts	0x0099, r25
    1cd4:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1cd8:	10 92 9b 00 	sts	0x009B, r1
    1cdc:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1ce0:	d9 01       	movw	r26, r18
    1ce2:	8c 91       	ld	r24, X
    1ce4:	81 60       	ori	r24, 0x01	; 1
    1ce6:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1ce8:	80 81       	ld	r24, Z
    1cea:	8f 75       	andi	r24, 0x5F	; 95
    1cec:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1cee:	8e b1       	in	r24, 0x0e	; 14
    1cf0:	87 7e       	andi	r24, 0xE7	; 231
    1cf2:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1cf4:	ea 01       	movw	r28, r20
    1cf6:	88 81       	ld	r24, Y
    1cf8:	83 68       	ori	r24, 0x83	; 131
    1cfa:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1cfc:	fb 01       	movw	r30, r22
    1cfe:	80 81       	ld	r24, Z
    1d00:	8b 60       	ori	r24, 0x0B	; 11
    1d02:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1d04:	80 91 f5 03 	lds	r24, 0x03F5
    1d08:	90 91 f6 03 	lds	r25, 0x03F6
    1d0c:	90 93 a9 00 	sts	0x00A9, r25
    1d10:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1d14:	10 92 ab 00 	sts	0x00AB, r1
    1d18:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1d1c:	d8 01       	movw	r26, r16
    1d1e:	8c 91       	ld	r24, X
    1d20:	81 60       	ori	r24, 0x01	; 1
    1d22:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1d24:	88 81       	ld	r24, Y
    1d26:	8f 75       	andi	r24, 0x5F	; 95
    1d28:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1d2a:	e2 e0       	ldi	r30, 0x02	; 2
    1d2c:	f1 e0       	ldi	r31, 0x01	; 1
    1d2e:	80 81       	ld	r24, Z
    1d30:	87 7e       	andi	r24, 0xE7	; 231
    1d32:	80 83       	st	Z, r24


}
    1d34:	df 91       	pop	r29
    1d36:	cf 91       	pop	r28
    1d38:	1f 91       	pop	r17
    1d3a:	0f 91       	pop	r16
    1d3c:	08 95       	ret

00001d3e <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1d3e:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1d40:	99 27       	eor	r25, r25
    1d42:	87 fd       	sbrc	r24, 7
    1d44:	90 95       	com	r25
    1d46:	97 ff       	sbrs	r25, 7
    1d48:	03 c0       	rjmp	.+6      	; 0x1d50 <setLeftSpeed+0x12>
    1d4a:	90 95       	com	r25
    1d4c:	81 95       	neg	r24
    1d4e:	9f 4f       	sbci	r25, 0xFF	; 255
    1d50:	90 93 08 04 	sts	0x0408, r25
    1d54:	80 93 07 04 	sts	0x0407, r24
    1d58:	9c 01       	movw	r18, r24
    1d5a:	22 0f       	add	r18, r18
    1d5c:	33 1f       	adc	r19, r19
    1d5e:	22 0f       	add	r18, r18
    1d60:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d62:	47 fd       	sbrc	r20, 7
    1d64:	05 c0       	rjmp	.+10     	; 0x1d70 <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1d66:	30 93 fa 03 	sts	0x03FA, r19
    1d6a:	20 93 f9 03 	sts	0x03F9, r18
    1d6e:	08 c0       	rjmp	.+16     	; 0x1d80 <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1d70:	88 27       	eor	r24, r24
    1d72:	99 27       	eor	r25, r25
    1d74:	82 1b       	sub	r24, r18
    1d76:	93 0b       	sbc	r25, r19
    1d78:	90 93 fa 03 	sts	0x03FA, r25
    1d7c:	80 93 f9 03 	sts	0x03F9, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1d80:	80 91 f9 03 	lds	r24, 0x03F9
    1d84:	90 91 fa 03 	lds	r25, 0x03FA
    1d88:	81 50       	subi	r24, 0x01	; 1
    1d8a:	92 40       	sbci	r25, 0x02	; 2
    1d8c:	34 f0       	brlt	.+12     	; 0x1d9a <setLeftSpeed+0x5c>
    1d8e:	80 e0       	ldi	r24, 0x00	; 0
    1d90:	92 e0       	ldi	r25, 0x02	; 2
    1d92:	90 93 fa 03 	sts	0x03FA, r25
    1d96:	80 93 f9 03 	sts	0x03F9, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1d9a:	80 91 f9 03 	lds	r24, 0x03F9
    1d9e:	90 91 fa 03 	lds	r25, 0x03FA
    1da2:	80 50       	subi	r24, 0x00	; 0
    1da4:	9e 4f       	sbci	r25, 0xFE	; 254
    1da6:	34 f4       	brge	.+12     	; 0x1db4 <setLeftSpeed+0x76>
    1da8:	80 e0       	ldi	r24, 0x00	; 0
    1daa:	9e ef       	ldi	r25, 0xFE	; 254
    1dac:	90 93 fa 03 	sts	0x03FA, r25
    1db0:	80 93 f9 03 	sts	0x03F9, r24
    1db4:	08 95       	ret

00001db6 <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1db6:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1db8:	99 27       	eor	r25, r25
    1dba:	87 fd       	sbrc	r24, 7
    1dbc:	90 95       	com	r25
    1dbe:	97 ff       	sbrs	r25, 7
    1dc0:	03 c0       	rjmp	.+6      	; 0x1dc8 <setRightSpeed+0x12>
    1dc2:	90 95       	com	r25
    1dc4:	81 95       	neg	r24
    1dc6:	9f 4f       	sbci	r25, 0xFF	; 255
    1dc8:	90 93 0a 04 	sts	0x040A, r25
    1dcc:	80 93 09 04 	sts	0x0409, r24
    1dd0:	9c 01       	movw	r18, r24
    1dd2:	22 0f       	add	r18, r18
    1dd4:	33 1f       	adc	r19, r19
    1dd6:	22 0f       	add	r18, r18
    1dd8:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1dda:	47 fd       	sbrc	r20, 7
    1ddc:	05 c0       	rjmp	.+10     	; 0x1de8 <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1dde:	30 93 f8 03 	sts	0x03F8, r19
    1de2:	20 93 f7 03 	sts	0x03F7, r18
    1de6:	08 c0       	rjmp	.+16     	; 0x1df8 <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1de8:	88 27       	eor	r24, r24
    1dea:	99 27       	eor	r25, r25
    1dec:	82 1b       	sub	r24, r18
    1dee:	93 0b       	sbc	r25, r19
    1df0:	90 93 f8 03 	sts	0x03F8, r25
    1df4:	80 93 f7 03 	sts	0x03F7, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1df8:	80 91 f7 03 	lds	r24, 0x03F7
    1dfc:	90 91 f8 03 	lds	r25, 0x03F8
    1e00:	81 50       	subi	r24, 0x01	; 1
    1e02:	92 40       	sbci	r25, 0x02	; 2
    1e04:	34 f0       	brlt	.+12     	; 0x1e12 <setRightSpeed+0x5c>
    1e06:	80 e0       	ldi	r24, 0x00	; 0
    1e08:	92 e0       	ldi	r25, 0x02	; 2
    1e0a:	90 93 f8 03 	sts	0x03F8, r25
    1e0e:	80 93 f7 03 	sts	0x03F7, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1e12:	80 91 f7 03 	lds	r24, 0x03F7
    1e16:	90 91 f8 03 	lds	r25, 0x03F8
    1e1a:	80 50       	subi	r24, 0x00	; 0
    1e1c:	9e 4f       	sbci	r25, 0xFE	; 254
    1e1e:	34 f4       	brge	.+12     	; 0x1e2c <setRightSpeed+0x76>
    1e20:	80 e0       	ldi	r24, 0x00	; 0
    1e22:	9e ef       	ldi	r25, 0xFE	; 254
    1e24:	90 93 f8 03 	sts	0x03F8, r25
    1e28:	80 93 f7 03 	sts	0x03F7, r24
    1e2c:	08 95       	ret

00001e2e <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1e2e:	1f 92       	push	r1
    1e30:	0f 92       	push	r0
    1e32:	0f b6       	in	r0, 0x3f	; 63
    1e34:	0f 92       	push	r0
    1e36:	11 24       	eor	r1, r1
    1e38:	8f 93       	push	r24
    1e3a:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1e3c:	80 91 40 05 	lds	r24, 0x0540
    1e40:	88 23       	and	r24, r24
    1e42:	61 f0       	breq	.+24     	; 0x1e5c <__vector_45+0x2e>
		pwm_left = 0;
    1e44:	10 92 f6 03 	sts	0x03F6, r1
    1e48:	10 92 f5 03 	sts	0x03F5, r1
		OCR4A = 0;
    1e4c:	10 92 a9 00 	sts	0x00A9, r1
    1e50:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1e54:	10 92 ab 00 	sts	0x00AB, r1
    1e58:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1e5c:	10 92 e0 03 	sts	0x03E0, r1
    1e60:	10 92 df 03 	sts	0x03DF, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1e64:	80 91 f5 03 	lds	r24, 0x03F5
    1e68:	90 91 f6 03 	lds	r25, 0x03F6
    1e6c:	00 97       	sbiw	r24, 0x00	; 0
    1e6e:	39 f5       	brne	.+78     	; 0x1ebe <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1e70:	80 91 e9 03 	lds	r24, 0x03E9
    1e74:	90 91 ea 03 	lds	r25, 0x03EA
    1e78:	97 fd       	sbrc	r25, 7
    1e7a:	05 c0       	rjmp	.+10     	; 0x1e86 <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1e7c:	81 e0       	ldi	r24, 0x01	; 1
    1e7e:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 14;
    1e82:	8e e0       	ldi	r24, 0x0E	; 14
    1e84:	04 c0       	rjmp	.+8      	; 0x1e8e <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1e86:	81 e0       	ldi	r24, 0x01	; 1
    1e88:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 15;
    1e8c:	8f e0       	ldi	r24, 0x0F	; 15
    1e8e:	80 93 2b 03 	sts	0x032B, r24
		}
		firstSampleLeft = 1;
    1e92:	81 e0       	ldi	r24, 0x01	; 1
    1e94:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1e98:	80 91 a0 00 	lds	r24, 0x00A0
    1e9c:	8f 75       	andi	r24, 0x5F	; 95
    1e9e:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1ea2:	80 91 02 01 	lds	r24, 0x0102
    1ea6:	87 7e       	andi	r24, 0xE7	; 231
    1ea8:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1eac:	80 91 72 00 	lds	r24, 0x0072
    1eb0:	89 7f       	andi	r24, 0xF9	; 249
    1eb2:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1eb6:	89 b3       	in	r24, 0x19	; 25
    1eb8:	86 60       	ori	r24, 0x06	; 6
    1eba:	89 bb       	out	0x19, r24	; 25
    1ebc:	3e c0       	rjmp	.+124    	; 0x1f3a <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1ebe:	18 16       	cp	r1, r24
    1ec0:	19 06       	cpc	r1, r25
    1ec2:	ec f4       	brge	.+58     	; 0x1efe <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1ec4:	10 92 2e 03 	sts	0x032E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1ec8:	8f e0       	ldi	r24, 0x0F	; 15
    1eca:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1ece:	80 91 a0 00 	lds	r24, 0x00A0
    1ed2:	8f 7d       	andi	r24, 0xDF	; 223
    1ed4:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1ed8:	80 91 72 00 	lds	r24, 0x0072
    1edc:	8b 7f       	andi	r24, 0xFB	; 251
    1ede:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1ee2:	80 91 02 01 	lds	r24, 0x0102
    1ee6:	8f 7e       	andi	r24, 0xEF	; 239
    1ee8:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1eec:	80 91 a0 00 	lds	r24, 0x00A0
    1ef0:	80 68       	ori	r24, 0x80	; 128
    1ef2:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1ef6:	80 91 72 00 	lds	r24, 0x0072
    1efa:	82 60       	ori	r24, 0x02	; 2
    1efc:	1c c0       	rjmp	.+56     	; 0x1f36 <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1efe:	10 92 2e 03 	sts	0x032E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1f02:	8e e0       	ldi	r24, 0x0E	; 14
    1f04:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1f08:	80 91 a0 00 	lds	r24, 0x00A0
    1f0c:	8f 77       	andi	r24, 0x7F	; 127
    1f0e:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1f12:	80 91 72 00 	lds	r24, 0x0072
    1f16:	8d 7f       	andi	r24, 0xFD	; 253
    1f18:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1f1c:	80 91 02 01 	lds	r24, 0x0102
    1f20:	87 7f       	andi	r24, 0xF7	; 247
    1f22:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1f26:	80 91 a0 00 	lds	r24, 0x00A0
    1f2a:	80 62       	ori	r24, 0x20	; 32
    1f2c:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1f30:	80 91 72 00 	lds	r24, 0x0072
    1f34:	84 60       	ori	r24, 0x04	; 4
    1f36:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1f3a:	9f 91       	pop	r25
    1f3c:	8f 91       	pop	r24
    1f3e:	0f 90       	pop	r0
    1f40:	0f be       	out	0x3f, r0	; 63
    1f42:	0f 90       	pop	r0
    1f44:	1f 90       	pop	r1
    1f46:	18 95       	reti

00001f48 <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1f48:	1f 92       	push	r1
    1f4a:	0f 92       	push	r0
    1f4c:	0f b6       	in	r0, 0x3f	; 63
    1f4e:	0f 92       	push	r0
    1f50:	11 24       	eor	r1, r1
    1f52:	8f 93       	push	r24
    1f54:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f56:	91 e0       	ldi	r25, 0x01	; 1
    1f58:	90 93 2e 03 	sts	0x032E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1f5c:	8e e0       	ldi	r24, 0x0E	; 14
    1f5e:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f62:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f66:	9f 91       	pop	r25
    1f68:	8f 91       	pop	r24
    1f6a:	0f 90       	pop	r0
    1f6c:	0f be       	out	0x3f, r0	; 63
    1f6e:	0f 90       	pop	r0
    1f70:	1f 90       	pop	r1
    1f72:	18 95       	reti

00001f74 <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1f74:	1f 92       	push	r1
    1f76:	0f 92       	push	r0
    1f78:	0f b6       	in	r0, 0x3f	; 63
    1f7a:	0f 92       	push	r0
    1f7c:	11 24       	eor	r1, r1
    1f7e:	8f 93       	push	r24
    1f80:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f82:	91 e0       	ldi	r25, 0x01	; 1
    1f84:	90 93 2e 03 	sts	0x032E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1f88:	8f e0       	ldi	r24, 0x0F	; 15
    1f8a:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f8e:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f92:	9f 91       	pop	r25
    1f94:	8f 91       	pop	r24
    1f96:	0f 90       	pop	r0
    1f98:	0f be       	out	0x3f, r0	; 63
    1f9a:	0f 90       	pop	r0
    1f9c:	1f 90       	pop	r1
    1f9e:	18 95       	reti

00001fa0 <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1fa0:	1f 92       	push	r1
    1fa2:	0f 92       	push	r0
    1fa4:	0f b6       	in	r0, 0x3f	; 63
    1fa6:	0f 92       	push	r0
    1fa8:	11 24       	eor	r1, r1
    1faa:	8f 93       	push	r24
    1fac:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1fae:	80 91 40 05 	lds	r24, 0x0540
    1fb2:	88 23       	and	r24, r24
    1fb4:	61 f0       	breq	.+24     	; 0x1fce <__vector_35+0x2e>
		pwm_right = 0;
    1fb6:	10 92 f4 03 	sts	0x03F4, r1
    1fba:	10 92 f3 03 	sts	0x03F3, r1
		OCR3A = 0;
    1fbe:	10 92 99 00 	sts	0x0099, r1
    1fc2:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    1fc6:	10 92 9b 00 	sts	0x009B, r1
    1fca:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1fce:	10 92 e2 03 	sts	0x03E2, r1
    1fd2:	10 92 e1 03 	sts	0x03E1, r1


	if(pwm_right == 0) {
    1fd6:	80 91 f3 03 	lds	r24, 0x03F3
    1fda:	90 91 f4 03 	lds	r25, 0x03F4
    1fde:	00 97       	sbiw	r24, 0x00	; 0
    1fe0:	29 f5       	brne	.+74     	; 0x202c <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    1fe2:	80 91 e7 03 	lds	r24, 0x03E7
    1fe6:	90 91 e8 03 	lds	r25, 0x03E8
    1fea:	97 fd       	sbrc	r25, 7
    1fec:	05 c0       	rjmp	.+10     	; 0x1ff8 <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    1fee:	81 e0       	ldi	r24, 0x01	; 1
    1ff0:	80 93 2d 03 	sts	0x032D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    1ff4:	8c e0       	ldi	r24, 0x0C	; 12
    1ff6:	04 c0       	rjmp	.+8      	; 0x2000 <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    1ff8:	81 e0       	ldi	r24, 0x01	; 1
    1ffa:	80 93 2d 03 	sts	0x032D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    1ffe:	8d e0       	ldi	r24, 0x0D	; 13
    2000:	80 93 2c 03 	sts	0x032C, r24
		}
		firstSampleRight = 1;
    2004:	81 e0       	ldi	r24, 0x01	; 1
    2006:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    200a:	80 91 90 00 	lds	r24, 0x0090
    200e:	8f 75       	andi	r24, 0x5F	; 95
    2010:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    2014:	8e b1       	in	r24, 0x0e	; 14
    2016:	87 7e       	andi	r24, 0xE7	; 231
    2018:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    201a:	80 91 71 00 	lds	r24, 0x0071
    201e:	89 7f       	andi	r24, 0xF9	; 249
    2020:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    2024:	88 b3       	in	r24, 0x18	; 24
    2026:	86 60       	ori	r24, 0x06	; 6
    2028:	88 bb       	out	0x18, r24	; 24
    202a:	36 c0       	rjmp	.+108    	; 0x2098 <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    202c:	18 16       	cp	r1, r24
    202e:	19 06       	cpc	r1, r25
    2030:	cc f4       	brge	.+50     	; 0x2064 <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    2032:	10 92 2d 03 	sts	0x032D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    2036:	8d e0       	ldi	r24, 0x0D	; 13
    2038:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    203c:	80 91 90 00 	lds	r24, 0x0090
    2040:	8f 7d       	andi	r24, 0xDF	; 223
    2042:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    2046:	80 91 71 00 	lds	r24, 0x0071
    204a:	8b 7f       	andi	r24, 0xFB	; 251
    204c:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    2050:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    2052:	80 91 90 00 	lds	r24, 0x0090
    2056:	80 68       	ori	r24, 0x80	; 128
    2058:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    205c:	80 91 71 00 	lds	r24, 0x0071
    2060:	82 60       	ori	r24, 0x02	; 2
    2062:	18 c0       	rjmp	.+48     	; 0x2094 <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    2064:	10 92 2d 03 	sts	0x032D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    2068:	8c e0       	ldi	r24, 0x0C	; 12
    206a:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    206e:	80 91 90 00 	lds	r24, 0x0090
    2072:	8f 77       	andi	r24, 0x7F	; 127
    2074:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    2078:	80 91 71 00 	lds	r24, 0x0071
    207c:	8d 7f       	andi	r24, 0xFD	; 253
    207e:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    2082:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    2084:	80 91 90 00 	lds	r24, 0x0090
    2088:	80 62       	ori	r24, 0x20	; 32
    208a:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    208e:	80 91 71 00 	lds	r24, 0x0071
    2092:	84 60       	ori	r24, 0x04	; 4
    2094:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    2098:	9f 91       	pop	r25
    209a:	8f 91       	pop	r24
    209c:	0f 90       	pop	r0
    209e:	0f be       	out	0x3f, r0	; 63
    20a0:	0f 90       	pop	r0
    20a2:	1f 90       	pop	r1
    20a4:	18 95       	reti

000020a6 <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    20a6:	1f 92       	push	r1
    20a8:	0f 92       	push	r0
    20aa:	0f b6       	in	r0, 0x3f	; 63
    20ac:	0f 92       	push	r0
    20ae:	11 24       	eor	r1, r1
    20b0:	8f 93       	push	r24
    20b2:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    20b4:	91 e0       	ldi	r25, 0x01	; 1
    20b6:	90 93 2d 03 	sts	0x032D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    20ba:	8c e0       	ldi	r24, 0x0C	; 12
    20bc:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    20c0:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    20c4:	9f 91       	pop	r25
    20c6:	8f 91       	pop	r24
    20c8:	0f 90       	pop	r0
    20ca:	0f be       	out	0x3f, r0	; 63
    20cc:	0f 90       	pop	r0
    20ce:	1f 90       	pop	r1
    20d0:	18 95       	reti

000020d2 <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    20d2:	1f 92       	push	r1
    20d4:	0f 92       	push	r0
    20d6:	0f b6       	in	r0, 0x3f	; 63
    20d8:	0f 92       	push	r0
    20da:	11 24       	eor	r1, r1
    20dc:	8f 93       	push	r24
    20de:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    20e0:	91 e0       	ldi	r25, 0x01	; 1
    20e2:	90 93 2d 03 	sts	0x032D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    20e6:	8d e0       	ldi	r24, 0x0D	; 13
    20e8:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    20ec:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    20f0:	9f 91       	pop	r25
    20f2:	8f 91       	pop	r24
    20f4:	0f 90       	pop	r0
    20f6:	0f be       	out	0x3f, r0	; 63
    20f8:	0f 90       	pop	r0
    20fa:	1f 90       	pop	r1
    20fc:	18 95       	reti

000020fe <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    20fe:	80 91 07 02 	lds	r24, 0x0207
    2102:	88 23       	and	r24, r24
    2104:	09 f4       	brne	.+2      	; 0x2108 <handleMotorsWithNoController+0xa>
    2106:	41 c0       	rjmp	.+130    	; 0x218a <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    2108:	80 91 eb 03 	lds	r24, 0x03EB
    210c:	90 91 ec 03 	lds	r25, 0x03EC
    2110:	96 95       	lsr	r25
    2112:	87 95       	ror	r24
    2114:	96 95       	lsr	r25
    2116:	87 95       	ror	r24
    2118:	90 93 f0 03 	sts	0x03F0, r25
    211c:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    2120:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2124:	10 92 ec 03 	sts	0x03EC, r1
    2128:	10 92 eb 03 	sts	0x03EB, r1

		if(pwm_left_desired >= 0) {
    212c:	20 91 f9 03 	lds	r18, 0x03F9
    2130:	30 91 fa 03 	lds	r19, 0x03FA
    2134:	fc 01       	movw	r30, r24
    2136:	63 e0       	ldi	r22, 0x03	; 3
    2138:	f5 95       	asr	r31
    213a:	e7 95       	ror	r30
    213c:	6a 95       	dec	r22
    213e:	e1 f7       	brne	.-8      	; 0x2138 <handleMotorsWithNoController+0x3a>
    2140:	40 91 db 03 	lds	r20, 0x03DB
    2144:	50 91 dc 03 	lds	r21, 0x03DC
    2148:	60 91 dd 03 	lds	r22, 0x03DD
    214c:	70 91 de 03 	lds	r23, 0x03DE
    2150:	37 fd       	sbrc	r19, 7
    2152:	0a c0       	rjmp	.+20     	; 0x2168 <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    2154:	cf 01       	movw	r24, r30
    2156:	aa 27       	eor	r26, r26
    2158:	97 fd       	sbrc	r25, 7
    215a:	a0 95       	com	r26
    215c:	ba 2f       	mov	r27, r26
    215e:	48 0f       	add	r20, r24
    2160:	59 1f       	adc	r21, r25
    2162:	6a 1f       	adc	r22, r26
    2164:	7b 1f       	adc	r23, r27
    2166:	09 c0       	rjmp	.+18     	; 0x217a <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2168:	cf 01       	movw	r24, r30
    216a:	aa 27       	eor	r26, r26
    216c:	97 fd       	sbrc	r25, 7
    216e:	a0 95       	com	r26
    2170:	ba 2f       	mov	r27, r26
    2172:	48 1b       	sub	r20, r24
    2174:	59 0b       	sbc	r21, r25
    2176:	6a 0b       	sbc	r22, r26
    2178:	7b 0b       	sbc	r23, r27
    217a:	40 93 db 03 	sts	0x03DB, r20
    217e:	50 93 dc 03 	sts	0x03DC, r21
    2182:	60 93 dd 03 	sts	0x03DD, r22
    2186:	70 93 de 03 	sts	0x03DE, r23
		}
	}

	if(compute_right_vel) {
    218a:	80 91 08 02 	lds	r24, 0x0208
    218e:	88 23       	and	r24, r24
    2190:	09 f4       	brne	.+2      	; 0x2194 <handleMotorsWithNoController+0x96>
    2192:	41 c0       	rjmp	.+130    	; 0x2216 <__stack+0x17>
		last_right_vel = right_vel_sum>>2;
    2194:	80 91 ed 03 	lds	r24, 0x03ED
    2198:	90 91 ee 03 	lds	r25, 0x03EE
    219c:	96 95       	lsr	r25
    219e:	87 95       	ror	r24
    21a0:	96 95       	lsr	r25
    21a2:	87 95       	ror	r24
    21a4:	90 93 f2 03 	sts	0x03F2, r25
    21a8:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    21ac:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    21b0:	10 92 ee 03 	sts	0x03EE, r1
    21b4:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired >= 0) {
    21b8:	20 91 f7 03 	lds	r18, 0x03F7
    21bc:	30 91 f8 03 	lds	r19, 0x03F8
    21c0:	fc 01       	movw	r30, r24
    21c2:	43 e0       	ldi	r20, 0x03	; 3
    21c4:	f5 95       	asr	r31
    21c6:	e7 95       	ror	r30
    21c8:	4a 95       	dec	r20
    21ca:	e1 f7       	brne	.-8      	; 0x21c4 <handleMotorsWithNoController+0xc6>
    21cc:	40 91 d7 03 	lds	r20, 0x03D7
    21d0:	50 91 d8 03 	lds	r21, 0x03D8
    21d4:	60 91 d9 03 	lds	r22, 0x03D9
    21d8:	70 91 da 03 	lds	r23, 0x03DA
    21dc:	37 fd       	sbrc	r19, 7
    21de:	0a c0       	rjmp	.+20     	; 0x21f4 <handleMotorsWithNoController+0xf6>
			rightMotSteps += (last_right_vel>>3);
    21e0:	cf 01       	movw	r24, r30
    21e2:	aa 27       	eor	r26, r26
    21e4:	97 fd       	sbrc	r25, 7
    21e6:	a0 95       	com	r26
    21e8:	ba 2f       	mov	r27, r26
    21ea:	48 0f       	add	r20, r24
    21ec:	59 1f       	adc	r21, r25
    21ee:	6a 1f       	adc	r22, r26
    21f0:	7b 1f       	adc	r23, r27
    21f2:	09 c0       	rjmp	.+18     	; 0x2206 <__stack+0x7>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    21f4:	cf 01       	movw	r24, r30
    21f6:	aa 27       	eor	r26, r26
    21f8:	97 fd       	sbrc	r25, 7
    21fa:	a0 95       	com	r26
    21fc:	ba 2f       	mov	r27, r26
    21fe:	48 1b       	sub	r20, r24
    2200:	59 0b       	sbc	r21, r25
    2202:	6a 0b       	sbc	r22, r26
    2204:	7b 0b       	sbc	r23, r27
    2206:	40 93 d7 03 	sts	0x03D7, r20
    220a:	50 93 d8 03 	sts	0x03D8, r21
    220e:	60 93 d9 03 	sts	0x03D9, r22
    2212:	70 93 da 03 	sts	0x03DA, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    2216:	80 91 f7 03 	lds	r24, 0x03F7
    221a:	90 91 f8 03 	lds	r25, 0x03F8
    221e:	90 93 04 04 	sts	0x0404, r25
    2222:	80 93 03 04 	sts	0x0403, r24
	pwm_left_working = pwm_left_desired;
    2226:	80 91 f9 03 	lds	r24, 0x03F9
    222a:	90 91 fa 03 	lds	r25, 0x03FA
    222e:	90 93 06 04 	sts	0x0406, r25
    2232:	80 93 05 04 	sts	0x0405, r24
	if(obstacleAvoidanceEnabled) {
    2236:	80 91 3e 05 	lds	r24, 0x053E
    223a:	88 23       	and	r24, r24
    223c:	31 f0       	breq	.+12     	; 0x224a <__stack+0x4b>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    223e:	85 e0       	ldi	r24, 0x05	; 5
    2240:	94 e0       	ldi	r25, 0x04	; 4
    2242:	63 e0       	ldi	r22, 0x03	; 3
    2244:	74 e0       	ldi	r23, 0x04	; 4
    2246:	0e 94 f8 03 	call	0x7f0	; 0x7f0 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    224a:	40 91 05 04 	lds	r20, 0x0405
    224e:	50 91 06 04 	lds	r21, 0x0406
    2252:	50 93 ea 03 	sts	0x03EA, r21
    2256:	40 93 e9 03 	sts	0x03E9, r20
	pwm_right_desired_to_control = pwm_right_working;
    225a:	20 91 03 04 	lds	r18, 0x0403
    225e:	30 91 04 04 	lds	r19, 0x0404
    2262:	30 93 e8 03 	sts	0x03E8, r19
    2266:	20 93 e7 03 	sts	0x03E7, r18

	pwm_left = pwm_left_working;
    226a:	50 93 f6 03 	sts	0x03F6, r21
    226e:	40 93 f5 03 	sts	0x03F5, r20
	pwm_right = pwm_right_working;
    2272:	30 93 f4 03 	sts	0x03F4, r19
    2276:	20 93 f3 03 	sts	0x03F3, r18

	if(pwm_right > 0) {
    227a:	12 16       	cp	r1, r18
    227c:	13 06       	cpc	r1, r19
    227e:	2c f4       	brge	.+10     	; 0x228a <__stack+0x8b>
		OCR3A = (unsigned int)pwm_right;
    2280:	30 93 99 00 	sts	0x0099, r19
    2284:	20 93 98 00 	sts	0x0098, r18
    2288:	14 c0       	rjmp	.+40     	; 0x22b2 <__stack+0xb3>
	} else if(pwm_right < 0) {
    228a:	21 15       	cp	r18, r1
    228c:	31 05       	cpc	r19, r1
    228e:	49 f0       	breq	.+18     	; 0x22a2 <__stack+0xa3>
		OCR3B = (unsigned int)(-pwm_right);
    2290:	88 27       	eor	r24, r24
    2292:	99 27       	eor	r25, r25
    2294:	82 1b       	sub	r24, r18
    2296:	93 0b       	sbc	r25, r19
    2298:	90 93 9b 00 	sts	0x009B, r25
    229c:	80 93 9a 00 	sts	0x009A, r24
    22a0:	08 c0       	rjmp	.+16     	; 0x22b2 <__stack+0xb3>
	} else {
		OCR3A = 0;
    22a2:	10 92 99 00 	sts	0x0099, r1
    22a6:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    22aa:	10 92 9b 00 	sts	0x009B, r1
    22ae:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    22b2:	14 16       	cp	r1, r20
    22b4:	15 06       	cpc	r1, r21
    22b6:	2c f4       	brge	.+10     	; 0x22c2 <__stack+0xc3>
		OCR4A = (unsigned int)pwm_left;
    22b8:	50 93 a9 00 	sts	0x00A9, r21
    22bc:	40 93 a8 00 	sts	0x00A8, r20
    22c0:	08 95       	ret
	} else if(pwm_left < 0) {
    22c2:	41 15       	cp	r20, r1
    22c4:	51 05       	cpc	r21, r1
    22c6:	49 f0       	breq	.+18     	; 0x22da <__stack+0xdb>
		OCR4B =(unsigned int)( -pwm_left);
    22c8:	88 27       	eor	r24, r24
    22ca:	99 27       	eor	r25, r25
    22cc:	84 1b       	sub	r24, r20
    22ce:	95 0b       	sbc	r25, r21
    22d0:	90 93 ab 00 	sts	0x00AB, r25
    22d4:	80 93 aa 00 	sts	0x00AA, r24
    22d8:	08 95       	ret
	} else {
		OCR4A = 0;
    22da:	10 92 a9 00 	sts	0x00A9, r1
    22de:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    22e2:	10 92 ab 00 	sts	0x00AB, r1
    22e6:	10 92 aa 00 	sts	0x00AA, r1
    22ea:	08 95       	ret

000022ec <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    22ec:	80 91 f9 03 	lds	r24, 0x03F9
    22f0:	90 91 fa 03 	lds	r25, 0x03FA
    22f4:	90 93 06 04 	sts	0x0406, r25
    22f8:	80 93 05 04 	sts	0x0405, r24
	pwm_right_working = pwm_right_desired;
    22fc:	80 91 f7 03 	lds	r24, 0x03F7
    2300:	90 91 f8 03 	lds	r25, 0x03F8
    2304:	90 93 04 04 	sts	0x0404, r25
    2308:	80 93 03 04 	sts	0x0403, r24
	if(obstacleAvoidanceEnabled) {
    230c:	80 91 3e 05 	lds	r24, 0x053E
    2310:	88 23       	and	r24, r24
    2312:	31 f0       	breq	.+12     	; 0x2320 <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    2314:	85 e0       	ldi	r24, 0x05	; 5
    2316:	94 e0       	ldi	r25, 0x04	; 4
    2318:	63 e0       	ldi	r22, 0x03	; 3
    231a:	74 e0       	ldi	r23, 0x04	; 4
    231c:	0e 94 f8 03 	call	0x7f0	; 0x7f0 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    2320:	e0 91 05 04 	lds	r30, 0x0405
    2324:	f0 91 06 04 	lds	r31, 0x0406
    2328:	f0 93 ea 03 	sts	0x03EA, r31
    232c:	e0 93 e9 03 	sts	0x03E9, r30
	pwm_right_desired_to_control = pwm_right_working;
    2330:	80 91 03 04 	lds	r24, 0x0403
    2334:	90 91 04 04 	lds	r25, 0x0404
    2338:	90 93 e8 03 	sts	0x03E8, r25
    233c:	80 93 e7 03 	sts	0x03E7, r24

	if(compute_left_vel) {
    2340:	80 91 07 02 	lds	r24, 0x0207
    2344:	88 23       	and	r24, r24
    2346:	09 f4       	brne	.+2      	; 0x234a <handleMotorsWithSpeedController+0x5e>
    2348:	6e c0       	rjmp	.+220    	; 0x2426 <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    234a:	80 91 eb 03 	lds	r24, 0x03EB
    234e:	90 91 ec 03 	lds	r25, 0x03EC
    2352:	96 95       	lsr	r25
    2354:	87 95       	ror	r24
    2356:	96 95       	lsr	r25
    2358:	87 95       	ror	r24
    235a:	90 93 f0 03 	sts	0x03F0, r25
    235e:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    2362:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2366:	10 92 ec 03 	sts	0x03EC, r1
    236a:	10 92 eb 03 	sts	0x03EB, r1
    236e:	bc 01       	movw	r22, r24
    2370:	83 e0       	ldi	r24, 0x03	; 3
    2372:	75 95       	asr	r23
    2374:	67 95       	ror	r22
    2376:	8a 95       	dec	r24
    2378:	e1 f7       	brne	.-8      	; 0x2372 <handleMotorsWithSpeedController+0x86>
    237a:	20 91 db 03 	lds	r18, 0x03DB
    237e:	30 91 dc 03 	lds	r19, 0x03DC
    2382:	40 91 dd 03 	lds	r20, 0x03DD
    2386:	50 91 de 03 	lds	r21, 0x03DE

		if(pwm_left_desired_to_control >= 0) {
    238a:	f7 fd       	sbrc	r31, 7
    238c:	0a c0       	rjmp	.+20     	; 0x23a2 <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    238e:	cb 01       	movw	r24, r22
    2390:	aa 27       	eor	r26, r26
    2392:	97 fd       	sbrc	r25, 7
    2394:	a0 95       	com	r26
    2396:	ba 2f       	mov	r27, r26
    2398:	28 0f       	add	r18, r24
    239a:	39 1f       	adc	r19, r25
    239c:	4a 1f       	adc	r20, r26
    239e:	5b 1f       	adc	r21, r27
    23a0:	09 c0       	rjmp	.+18     	; 0x23b4 <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    23a2:	cb 01       	movw	r24, r22
    23a4:	aa 27       	eor	r26, r26
    23a6:	97 fd       	sbrc	r25, 7
    23a8:	a0 95       	com	r26
    23aa:	ba 2f       	mov	r27, r26
    23ac:	28 1b       	sub	r18, r24
    23ae:	39 0b       	sbc	r19, r25
    23b0:	4a 0b       	sbc	r20, r26
    23b2:	5b 0b       	sbc	r21, r27
    23b4:	20 93 db 03 	sts	0x03DB, r18
    23b8:	30 93 dc 03 	sts	0x03DC, r19
    23bc:	40 93 dd 03 	sts	0x03DD, r20
    23c0:	50 93 de 03 	sts	0x03DE, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    23c4:	80 91 16 02 	lds	r24, 0x0216
    23c8:	81 30       	cpi	r24, 0x01	; 1
    23ca:	29 f4       	brne	.+10     	; 0x23d6 <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    23cc:	85 e0       	ldi	r24, 0x05	; 5
    23ce:	94 e0       	ldi	r25, 0x04	; 4
    23d0:	0e 94 53 1a 	call	0x34a6	; 0x34a6 <start_horizontal_speed_control_left>
    23d4:	04 c0       	rjmp	.+8      	; 0x23de <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    23d6:	85 e0       	ldi	r24, 0x05	; 5
    23d8:	94 e0       	ldi	r25, 0x04	; 4
    23da:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    23de:	20 91 05 04 	lds	r18, 0x0405
    23e2:	30 91 06 04 	lds	r19, 0x0406
    23e6:	30 93 f6 03 	sts	0x03F6, r19
    23ea:	20 93 f5 03 	sts	0x03F5, r18

		if(pwm_left > 0) {
    23ee:	12 16       	cp	r1, r18
    23f0:	13 06       	cpc	r1, r19
    23f2:	2c f4       	brge	.+10     	; 0x23fe <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    23f4:	30 93 a9 00 	sts	0x00A9, r19
    23f8:	20 93 a8 00 	sts	0x00A8, r18
    23fc:	14 c0       	rjmp	.+40     	; 0x2426 <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    23fe:	21 15       	cp	r18, r1
    2400:	31 05       	cpc	r19, r1
    2402:	49 f0       	breq	.+18     	; 0x2416 <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    2404:	88 27       	eor	r24, r24
    2406:	99 27       	eor	r25, r25
    2408:	82 1b       	sub	r24, r18
    240a:	93 0b       	sbc	r25, r19
    240c:	90 93 ab 00 	sts	0x00AB, r25
    2410:	80 93 aa 00 	sts	0x00AA, r24
    2414:	08 c0       	rjmp	.+16     	; 0x2426 <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    2416:	10 92 a9 00 	sts	0x00A9, r1
    241a:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    241e:	10 92 ab 00 	sts	0x00AB, r1
    2422:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    2426:	80 91 08 02 	lds	r24, 0x0208
    242a:	88 23       	and	r24, r24
    242c:	09 f4       	brne	.+2      	; 0x2430 <handleMotorsWithSpeedController+0x144>
    242e:	72 c0       	rjmp	.+228    	; 0x2514 <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    2430:	80 91 ed 03 	lds	r24, 0x03ED
    2434:	90 91 ee 03 	lds	r25, 0x03EE
    2438:	96 95       	lsr	r25
    243a:	87 95       	ror	r24
    243c:	96 95       	lsr	r25
    243e:	87 95       	ror	r24
    2440:	90 93 f2 03 	sts	0x03F2, r25
    2444:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    2448:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    244c:	10 92 ee 03 	sts	0x03EE, r1
    2450:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired_to_control >= 0) {
    2454:	20 91 e7 03 	lds	r18, 0x03E7
    2458:	30 91 e8 03 	lds	r19, 0x03E8
    245c:	fc 01       	movw	r30, r24
    245e:	a3 e0       	ldi	r26, 0x03	; 3
    2460:	f5 95       	asr	r31
    2462:	e7 95       	ror	r30
    2464:	aa 95       	dec	r26
    2466:	e1 f7       	brne	.-8      	; 0x2460 <handleMotorsWithSpeedController+0x174>
    2468:	40 91 d7 03 	lds	r20, 0x03D7
    246c:	50 91 d8 03 	lds	r21, 0x03D8
    2470:	60 91 d9 03 	lds	r22, 0x03D9
    2474:	70 91 da 03 	lds	r23, 0x03DA
    2478:	37 fd       	sbrc	r19, 7
    247a:	0a c0       	rjmp	.+20     	; 0x2490 <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    247c:	cf 01       	movw	r24, r30
    247e:	aa 27       	eor	r26, r26
    2480:	97 fd       	sbrc	r25, 7
    2482:	a0 95       	com	r26
    2484:	ba 2f       	mov	r27, r26
    2486:	48 0f       	add	r20, r24
    2488:	59 1f       	adc	r21, r25
    248a:	6a 1f       	adc	r22, r26
    248c:	7b 1f       	adc	r23, r27
    248e:	09 c0       	rjmp	.+18     	; 0x24a2 <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    2490:	cf 01       	movw	r24, r30
    2492:	aa 27       	eor	r26, r26
    2494:	97 fd       	sbrc	r25, 7
    2496:	a0 95       	com	r26
    2498:	ba 2f       	mov	r27, r26
    249a:	48 1b       	sub	r20, r24
    249c:	59 0b       	sbc	r21, r25
    249e:	6a 0b       	sbc	r22, r26
    24a0:	7b 0b       	sbc	r23, r27
    24a2:	40 93 d7 03 	sts	0x03D7, r20
    24a6:	50 93 d8 03 	sts	0x03D8, r21
    24aa:	60 93 d9 03 	sts	0x03D9, r22
    24ae:	70 93 da 03 	sts	0x03DA, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    24b2:	80 91 16 02 	lds	r24, 0x0216
    24b6:	81 30       	cpi	r24, 0x01	; 1
    24b8:	29 f4       	brne	.+10     	; 0x24c4 <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    24ba:	83 e0       	ldi	r24, 0x03	; 3
    24bc:	94 e0       	ldi	r25, 0x04	; 4
    24be:	0e 94 81 19 	call	0x3302	; 0x3302 <start_horizontal_speed_control_right>
    24c2:	04 c0       	rjmp	.+8      	; 0x24cc <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    24c4:	83 e0       	ldi	r24, 0x03	; 3
    24c6:	94 e0       	ldi	r25, 0x04	; 4
    24c8:	0e 94 66 18 	call	0x30cc	; 0x30cc <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    24cc:	20 91 03 04 	lds	r18, 0x0403
    24d0:	30 91 04 04 	lds	r19, 0x0404
    24d4:	30 93 f4 03 	sts	0x03F4, r19
    24d8:	20 93 f3 03 	sts	0x03F3, r18

		if(pwm_right > 0) {
    24dc:	12 16       	cp	r1, r18
    24de:	13 06       	cpc	r1, r19
    24e0:	2c f4       	brge	.+10     	; 0x24ec <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    24e2:	30 93 99 00 	sts	0x0099, r19
    24e6:	20 93 98 00 	sts	0x0098, r18
    24ea:	08 95       	ret
		} else if(pwm_right < 0) {
    24ec:	21 15       	cp	r18, r1
    24ee:	31 05       	cpc	r19, r1
    24f0:	49 f0       	breq	.+18     	; 0x2504 <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    24f2:	88 27       	eor	r24, r24
    24f4:	99 27       	eor	r25, r25
    24f6:	82 1b       	sub	r24, r18
    24f8:	93 0b       	sbc	r25, r19
    24fa:	90 93 9b 00 	sts	0x009B, r25
    24fe:	80 93 9a 00 	sts	0x009A, r24
    2502:	08 95       	ret
		} else {
			OCR3A = 0;
    2504:	10 92 99 00 	sts	0x0099, r1
    2508:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    250c:	10 92 9b 00 	sts	0x009B, r1
    2510:	10 92 9a 00 	sts	0x009A, r1
    2514:	08 95       	ret

00002516 <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    2516:	85 b7       	in	r24, 0x35	; 53
    2518:	80 61       	ori	r24, 0x10	; 16
    251a:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    251c:	9f ef       	ldi	r25, 0xFF	; 255
    251e:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    2520:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    2522:	87 ef       	ldi	r24, 0xF7	; 247
    2524:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    2526:	80 ee       	ldi	r24, 0xE0	; 224
    2528:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    252a:	80 ef       	ldi	r24, 0xF0	; 240
    252c:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    252e:	80 eb       	ldi	r24, 0xB0	; 176
    2530:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    2532:	8c ef       	ldi	r24, 0xFC	; 252
    2534:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    2536:	83 e0       	ldi	r24, 0x03	; 3
    2538:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    253a:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    253c:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    253e:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    2540:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    2542:	90 91 3d 05 	lds	r25, 0x053D
    2546:	99 23       	and	r25, r25
    2548:	11 f0       	breq	.+4      	; 0x254e <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    254a:	91 30       	cpi	r25, 0x01	; 1
    254c:	11 f4       	brne	.+4      	; 0x2552 <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    254e:	14 ba       	out	0x14, r1	; 20
    2550:	04 c0       	rjmp	.+8      	; 0x255a <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    2552:	92 30       	cpi	r25, 0x02	; 2
    2554:	11 f4       	brne	.+4      	; 0x255a <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    2556:	88 e0       	ldi	r24, 0x08	; 8
    2558:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    255a:	8f ef       	ldi	r24, 0xFF	; 255
    255c:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    2560:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    2564:	8f e0       	ldi	r24, 0x0F	; 15
    2566:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    256a:	99 23       	and	r25, r25
    256c:	29 f4       	brne	.+10     	; 0x2578 <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    256e:	80 91 05 01 	lds	r24, 0x0105
    2572:	10 92 05 01 	sts	0x0105, r1
    2576:	06 c0       	rjmp	.+12     	; 0x2584 <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2578:	91 30       	cpi	r25, 0x01	; 1
    257a:	11 f0       	breq	.+4      	; 0x2580 <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    257c:	92 30       	cpi	r25, 0x02	; 2
    257e:	11 f4       	brne	.+4      	; 0x2584 <initPortsIO+0x6e>
		PORTJ = 0x0F;
    2580:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    2584:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    2588:	8f ef       	ldi	r24, 0xFF	; 255
    258a:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    258e:	99 23       	and	r25, r25
    2590:	11 f0       	breq	.+4      	; 0x2596 <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    2592:	91 30       	cpi	r25, 0x01	; 1
    2594:	19 f4       	brne	.+6      	; 0x259c <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    2596:	10 92 0b 01 	sts	0x010B, r1
    259a:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    259c:	92 30       	cpi	r25, 0x02	; 2
    259e:	19 f4       	brne	.+6      	; 0x25a6 <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    25a0:	87 ef       	ldi	r24, 0xF7	; 247
    25a2:	80 93 0b 01 	sts	0x010B, r24
    25a6:	08 95       	ret

000025a8 <computeAngle>:

	}

}

void computeAngle() {
    25a8:	ef 92       	push	r14
    25aa:	ff 92       	push	r15
    25ac:	0f 93       	push	r16
    25ae:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    25b0:	80 91 1f 05 	lds	r24, 0x051F
    25b4:	90 91 20 05 	lds	r25, 0x0520
    25b8:	97 ff       	sbrs	r25, 7
    25ba:	03 c0       	rjmp	.+6      	; 0x25c2 <computeAngle+0x1a>
    25bc:	90 95       	com	r25
    25be:	81 95       	neg	r24
    25c0:	9f 4f       	sbci	r25, 0xFF	; 255
    25c2:	40 97       	sbiw	r24, 0x10	; 16
    25c4:	20 f4       	brcc	.+8      	; 0x25ce <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    25c6:	81 e0       	ldi	r24, 0x01	; 1
    25c8:	80 93 15 02 	sts	0x0215, r24
    25cc:	02 c0       	rjmp	.+4      	; 0x25d2 <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    25ce:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    25d2:	80 91 14 02 	lds	r24, 0x0214
    25d6:	90 91 15 02 	lds	r25, 0x0215
    25da:	89 17       	cp	r24, r25
    25dc:	61 f4       	brne	.+24     	; 0x25f6 <computeAngle+0x4e>
		timesInSamePos++;
    25de:	80 91 2f 05 	lds	r24, 0x052F
    25e2:	8f 5f       	subi	r24, 0xFF	; 255
    25e4:	80 93 2f 05 	sts	0x052F, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    25e8:	85 30       	cpi	r24, 0x05	; 5
    25ea:	38 f0       	brcs	.+14     	; 0x25fa <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    25ec:	10 92 2f 05 	sts	0x052F, r1
			robotPosition = currPosition;
    25f0:	90 93 16 02 	sts	0x0216, r25
    25f4:	02 c0       	rjmp	.+4      	; 0x25fa <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    25f6:	10 92 2f 05 	sts	0x052F, r1
	}
	prevPosition = currPosition;
    25fa:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    25fe:	60 91 1b 05 	lds	r22, 0x051B
    2602:	70 91 1c 05 	lds	r23, 0x051C
    2606:	88 27       	eor	r24, r24
    2608:	77 fd       	sbrc	r23, 7
    260a:	80 95       	com	r24
    260c:	98 2f       	mov	r25, r24
    260e:	0e 94 1f 20 	call	0x403e	; 0x403e <__floatsisf>
    2612:	7b 01       	movw	r14, r22
    2614:	8c 01       	movw	r16, r24
    2616:	60 91 1d 05 	lds	r22, 0x051D
    261a:	70 91 1e 05 	lds	r23, 0x051E
    261e:	88 27       	eor	r24, r24
    2620:	77 fd       	sbrc	r23, 7
    2622:	80 95       	com	r24
    2624:	98 2f       	mov	r25, r24
    2626:	0e 94 1f 20 	call	0x403e	; 0x403e <__floatsisf>
    262a:	9b 01       	movw	r18, r22
    262c:	ac 01       	movw	r20, r24
    262e:	c8 01       	movw	r24, r16
    2630:	b7 01       	movw	r22, r14
    2632:	0e 94 64 23 	call	0x46c8	; 0x46c8 <atan2>
    2636:	21 ee       	ldi	r18, 0xE1	; 225
    2638:	3e e2       	ldi	r19, 0x2E	; 46
    263a:	45 e6       	ldi	r20, 0x65	; 101
    263c:	52 e4       	ldi	r21, 0x42	; 66
    263e:	0e 94 25 1f 	call	0x3e4a	; 0x3e4a <__mulsf3>
    2642:	0e 94 7d 20 	call	0x40fa	; 0x40fa <__fixsfsi>
    2646:	cb 01       	movw	r24, r22
    2648:	70 93 2e 05 	sts	0x052E, r23
    264c:	60 93 2d 05 	sts	0x052D, r22

	if(currentAngle < 0) {
    2650:	77 ff       	sbrs	r23, 7
    2652:	06 c0       	rjmp	.+12     	; 0x2660 <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    2654:	88 59       	subi	r24, 0x98	; 152
    2656:	9e 4f       	sbci	r25, 0xFE	; 254
    2658:	90 93 2e 05 	sts	0x052E, r25
    265c:	80 93 2d 05 	sts	0x052D, r24
	}

}
    2660:	1f 91       	pop	r17
    2662:	0f 91       	pop	r16
    2664:	ff 90       	pop	r15
    2666:	ef 90       	pop	r14
    2668:	08 95       	ret

0000266a <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    266a:	80 91 1a 05 	lds	r24, 0x051A
    266e:	88 23       	and	r24, r24
    2670:	09 f0       	breq	.+2      	; 0x2674 <readAccelXYZ_2+0xa>
    2672:	70 c0       	rjmp	.+224    	; 0x2754 <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2674:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    2678:	80 93 32 05 	sts	0x0532, r24
    267c:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    2680:	80 93 33 05 	sts	0x0533, r24
    2684:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    2688:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    268c:	0e 94 0a 1c 	call	0x3814	; 0x3814 <i2c_readNak>
    2690:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    2694:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2698:	80 91 7c 05 	lds	r24, 0x057C
    269c:	40 91 33 05 	lds	r20, 0x0533
    26a0:	70 91 32 05 	lds	r23, 0x0532
    26a4:	50 91 35 05 	lds	r21, 0x0535
    26a8:	60 91 34 05 	lds	r22, 0x0534
    26ac:	88 23       	and	r24, r24
    26ae:	19 f1       	breq	.+70     	; 0x26f6 <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    26b0:	80 91 31 05 	lds	r24, 0x0531
    26b4:	99 27       	eor	r25, r25
    26b6:	87 fd       	sbrc	r24, 7
    26b8:	90 95       	com	r25
    26ba:	98 2f       	mov	r25, r24
    26bc:	88 27       	eor	r24, r24
    26be:	20 91 30 05 	lds	r18, 0x0530
    26c2:	33 27       	eor	r19, r19
    26c4:	27 fd       	sbrc	r18, 7
    26c6:	30 95       	com	r19
    26c8:	82 2b       	or	r24, r18
    26ca:	93 2b       	or	r25, r19
    26cc:	90 93 1c 05 	sts	0x051C, r25
    26d0:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    26d4:	84 2f       	mov	r24, r20
    26d6:	99 27       	eor	r25, r25
    26d8:	87 fd       	sbrc	r24, 7
    26da:	90 95       	com	r25
    26dc:	98 2f       	mov	r25, r24
    26de:	88 27       	eor	r24, r24
    26e0:	27 2f       	mov	r18, r23
    26e2:	33 27       	eor	r19, r19
    26e4:	27 fd       	sbrc	r18, 7
    26e6:	30 95       	com	r19
    26e8:	82 2b       	or	r24, r18
    26ea:	93 2b       	or	r25, r19
    26ec:	90 93 1e 05 	sts	0x051E, r25
    26f0:	80 93 1d 05 	sts	0x051D, r24
    26f4:	6d c0       	rjmp	.+218    	; 0x27d0 <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    26f6:	20 91 31 05 	lds	r18, 0x0531
    26fa:	33 27       	eor	r19, r19
    26fc:	27 fd       	sbrc	r18, 7
    26fe:	30 95       	com	r19
    2700:	32 2f       	mov	r19, r18
    2702:	22 27       	eor	r18, r18
    2704:	80 91 30 05 	lds	r24, 0x0530
    2708:	99 27       	eor	r25, r25
    270a:	87 fd       	sbrc	r24, 7
    270c:	90 95       	com	r25
    270e:	28 2b       	or	r18, r24
    2710:	39 2b       	or	r19, r25
    2712:	80 91 21 05 	lds	r24, 0x0521
    2716:	90 91 22 05 	lds	r25, 0x0522
    271a:	28 1b       	sub	r18, r24
    271c:	39 0b       	sbc	r19, r25
    271e:	30 93 1c 05 	sts	0x051C, r19
    2722:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2726:	84 2f       	mov	r24, r20
    2728:	99 27       	eor	r25, r25
    272a:	87 fd       	sbrc	r24, 7
    272c:	90 95       	com	r25
    272e:	98 2f       	mov	r25, r24
    2730:	88 27       	eor	r24, r24
    2732:	27 2f       	mov	r18, r23
    2734:	33 27       	eor	r19, r19
    2736:	27 fd       	sbrc	r18, 7
    2738:	30 95       	com	r19
    273a:	82 2b       	or	r24, r18
    273c:	93 2b       	or	r25, r19
    273e:	20 91 23 05 	lds	r18, 0x0523
    2742:	30 91 24 05 	lds	r19, 0x0524
    2746:	82 1b       	sub	r24, r18
    2748:	93 0b       	sbc	r25, r19
    274a:	90 93 1e 05 	sts	0x051E, r25
    274e:	80 93 1d 05 	sts	0x051D, r24
    2752:	7a c0       	rjmp	.+244    	; 0x2848 <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2754:	81 30       	cpi	r24, 0x01	; 1
    2756:	09 f0       	breq	.+2      	; 0x275a <readAccelXYZ_2+0xf0>
    2758:	8e c0       	rjmp	.+284    	; 0x2876 <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    275a:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    275e:	80 93 33 05 	sts	0x0533, r24
    2762:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    2766:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    276a:	0e 94 0a 1c 	call	0x3814	; 0x3814 <i2c_readNak>
    276e:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    2772:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2776:	80 91 7c 05 	lds	r24, 0x057C
    277a:	40 91 33 05 	lds	r20, 0x0533
    277e:	50 91 35 05 	lds	r21, 0x0535
    2782:	60 91 34 05 	lds	r22, 0x0534
    2786:	88 23       	and	r24, r24
    2788:	81 f1       	breq	.+96     	; 0x27ea <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    278a:	80 91 31 05 	lds	r24, 0x0531
    278e:	99 27       	eor	r25, r25
    2790:	87 fd       	sbrc	r24, 7
    2792:	90 95       	com	r25
    2794:	98 2f       	mov	r25, r24
    2796:	88 27       	eor	r24, r24
    2798:	20 91 30 05 	lds	r18, 0x0530
    279c:	33 27       	eor	r19, r19
    279e:	27 fd       	sbrc	r18, 7
    27a0:	30 95       	com	r19
    27a2:	82 2b       	or	r24, r18
    27a4:	93 2b       	or	r25, r19
    27a6:	90 93 1c 05 	sts	0x051C, r25
    27aa:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    27ae:	24 2f       	mov	r18, r20
    27b0:	33 27       	eor	r19, r19
    27b2:	27 fd       	sbrc	r18, 7
    27b4:	30 95       	com	r19
    27b6:	32 2f       	mov	r19, r18
    27b8:	22 27       	eor	r18, r18
    27ba:	80 91 32 05 	lds	r24, 0x0532
    27be:	99 27       	eor	r25, r25
    27c0:	87 fd       	sbrc	r24, 7
    27c2:	90 95       	com	r25
    27c4:	28 2b       	or	r18, r24
    27c6:	39 2b       	or	r19, r25
    27c8:	30 93 1e 05 	sts	0x051E, r19
    27cc:	20 93 1d 05 	sts	0x051D, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    27d0:	85 2f       	mov	r24, r21
    27d2:	99 27       	eor	r25, r25
    27d4:	87 fd       	sbrc	r24, 7
    27d6:	90 95       	com	r25
    27d8:	98 2f       	mov	r25, r24
    27da:	88 27       	eor	r24, r24
    27dc:	26 2f       	mov	r18, r22
    27de:	33 27       	eor	r19, r19
    27e0:	27 fd       	sbrc	r18, 7
    27e2:	30 95       	com	r19
    27e4:	82 2b       	or	r24, r18
    27e6:	93 2b       	or	r25, r19
    27e8:	41 c0       	rjmp	.+130    	; 0x286c <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    27ea:	20 91 31 05 	lds	r18, 0x0531
    27ee:	33 27       	eor	r19, r19
    27f0:	27 fd       	sbrc	r18, 7
    27f2:	30 95       	com	r19
    27f4:	32 2f       	mov	r19, r18
    27f6:	22 27       	eor	r18, r18
    27f8:	80 91 30 05 	lds	r24, 0x0530
    27fc:	99 27       	eor	r25, r25
    27fe:	87 fd       	sbrc	r24, 7
    2800:	90 95       	com	r25
    2802:	28 2b       	or	r18, r24
    2804:	39 2b       	or	r19, r25
    2806:	80 91 21 05 	lds	r24, 0x0521
    280a:	90 91 22 05 	lds	r25, 0x0522
    280e:	28 1b       	sub	r18, r24
    2810:	39 0b       	sbc	r19, r25
    2812:	30 93 1c 05 	sts	0x051C, r19
    2816:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    281a:	24 2f       	mov	r18, r20
    281c:	33 27       	eor	r19, r19
    281e:	27 fd       	sbrc	r18, 7
    2820:	30 95       	com	r19
    2822:	32 2f       	mov	r19, r18
    2824:	22 27       	eor	r18, r18
    2826:	80 91 32 05 	lds	r24, 0x0532
    282a:	99 27       	eor	r25, r25
    282c:	87 fd       	sbrc	r24, 7
    282e:	90 95       	com	r25
    2830:	28 2b       	or	r18, r24
    2832:	39 2b       	or	r19, r25
    2834:	80 91 23 05 	lds	r24, 0x0523
    2838:	90 91 24 05 	lds	r25, 0x0524
    283c:	28 1b       	sub	r18, r24
    283e:	39 0b       	sbc	r19, r25
    2840:	30 93 1e 05 	sts	0x051E, r19
    2844:	20 93 1d 05 	sts	0x051D, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    2848:	85 2f       	mov	r24, r21
    284a:	99 27       	eor	r25, r25
    284c:	87 fd       	sbrc	r24, 7
    284e:	90 95       	com	r25
    2850:	98 2f       	mov	r25, r24
    2852:	88 27       	eor	r24, r24
    2854:	26 2f       	mov	r18, r22
    2856:	33 27       	eor	r19, r19
    2858:	27 fd       	sbrc	r18, 7
    285a:	30 95       	com	r19
    285c:	82 2b       	or	r24, r18
    285e:	93 2b       	or	r25, r19
    2860:	20 91 25 05 	lds	r18, 0x0525
    2864:	30 91 26 05 	lds	r19, 0x0526
    2868:	82 1b       	sub	r24, r18
    286a:	93 0b       	sbc	r25, r19
    286c:	90 93 20 05 	sts	0x0520, r25
    2870:	80 93 1f 05 	sts	0x051F, r24
    2874:	08 95       	ret
		}

	} else {

		accX = 0;
    2876:	10 92 1c 05 	sts	0x051C, r1
    287a:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    287e:	10 92 1e 05 	sts	0x051E, r1
    2882:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2886:	10 92 20 05 	sts	0x0520, r1
    288a:	10 92 1f 05 	sts	0x051F, r1
    288e:	08 95       	ret

00002890 <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2890:	80 91 13 02 	lds	r24, 0x0213
    2894:	0e 94 95 1b 	call	0x372a	; 0x372a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2898:	88 23       	and	r24, r24
    289a:	e1 f4       	brne	.+56     	; 0x28d4 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    289c:	8d e2       	ldi	r24, 0x2D	; 45
    289e:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
        i2c_write(0x08);	// measurement mode
    28a2:	88 e0       	ldi	r24, 0x08	; 8
    28a4:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28a8:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28ac:	80 91 13 02 	lds	r24, 0x0213
    28b0:	0e 94 95 1b 	call	0x372a	; 0x372a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28b4:	88 23       	and	r24, r24
    28b6:	71 f4       	brne	.+28     	; 0x28d4 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    28b8:	81 e3       	ldi	r24, 0x31	; 49
    28ba:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    28be:	80 e0       	ldi	r24, 0x00	; 0
    28c0:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28c4:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28c8:	80 91 13 02 	lds	r24, 0x0213
    28cc:	0e 94 95 1b 	call	0x372a	; 0x372a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28d0:	88 23       	and	r24, r24
    28d2:	21 f0       	breq	.+8      	; 0x28dc <initADXL345+0x4c>
        i2c_stop();
    28d4:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <i2c_stop>
    28d8:	81 e0       	ldi	r24, 0x01	; 1
    28da:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    28dc:	8c e2       	ldi	r24, 0x2C	; 44
    28de:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    28e2:	89 e0       	ldi	r24, 0x09	; 9
    28e4:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28e8:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <i2c_stop>
    28ec:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    28ee:	08 95       	ret

000028f0 <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28f0:	80 91 13 02 	lds	r24, 0x0213
    28f4:	0e 94 95 1b 	call	0x372a	; 0x372a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28f8:	88 23       	and	r24, r24
    28fa:	21 f0       	breq	.+8      	; 0x2904 <initMMA7455L+0x14>
        i2c_stop();
    28fc:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <i2c_stop>
    2900:	81 e0       	ldi	r24, 0x01	; 1
    2902:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    2904:	86 e1       	ldi	r24, 0x16	; 22
    2906:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    290a:	85 e4       	ldi	r24, 0x45	; 69
    290c:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2910:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <i2c_stop>
    2914:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    2916:	08 95       	ret

00002918 <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    2918:	80 91 1a 05 	lds	r24, 0x051A
    291c:	88 23       	and	r24, r24
    291e:	a9 f4       	brne	.+42     	; 0x294a <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2920:	80 91 13 02 	lds	r24, 0x0213
    2924:	0e 94 95 1b 	call	0x372a	; 0x372a <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2928:	80 e0       	ldi	r24, 0x00	; 0
    292a:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    292e:	80 91 13 02 	lds	r24, 0x0213
    2932:	8f 5f       	subi	r24, 0xFF	; 255
    2934:	0e 94 e3 1b 	call	0x37c6	; 0x37c6 <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2938:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    293c:	80 93 30 05 	sts	0x0530, r24
    2940:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    2944:	80 93 31 05 	sts	0x0531, r24
    2948:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    294a:	81 30       	cpi	r24, 0x01	; 1
    294c:	c9 f4       	brne	.+50     	; 0x2980 <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    294e:	80 91 13 02 	lds	r24, 0x0213
    2952:	0e 94 95 1b 	call	0x372a	; 0x372a <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2956:	82 e3       	ldi	r24, 0x32	; 50
    2958:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    295c:	80 91 13 02 	lds	r24, 0x0213
    2960:	8f 5f       	subi	r24, 0xFF	; 255
    2962:	0e 94 e3 1b 	call	0x37c6	; 0x37c6 <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2966:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    296a:	80 93 30 05 	sts	0x0530, r24
    296e:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    2972:	80 93 31 05 	sts	0x0531, r24
    2976:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    297a:	80 93 32 05 	sts	0x0532, r24
    297e:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    2980:	10 92 1c 05 	sts	0x051C, r1
    2984:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2988:	10 92 1e 05 	sts	0x051E, r1
    298c:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2990:	10 92 20 05 	sts	0x0520, r1
    2994:	10 92 1f 05 	sts	0x051F, r1
    2998:	08 95       	ret

0000299a <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    299a:	ef 92       	push	r14
    299c:	ff 92       	push	r15
    299e:	0f 93       	push	r16
    29a0:	1f 93       	push	r17
    29a2:	df 93       	push	r29
    29a4:	cf 93       	push	r28
    29a6:	00 d0       	rcall	.+0      	; 0x29a8 <readAccelXYZ+0xe>
    29a8:	00 d0       	rcall	.+0      	; 0x29aa <readAccelXYZ+0x10>
    29aa:	cd b7       	in	r28, 0x3d	; 61
    29ac:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    29ae:	80 91 1a 05 	lds	r24, 0x051A
    29b2:	88 23       	and	r24, r24
    29b4:	71 f5       	brne	.+92     	; 0x2a12 <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    29b6:	80 91 13 02 	lds	r24, 0x0213
    29ba:	0e 94 95 1b 	call	0x372a	; 0x372a <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    29be:	80 e0       	ldi	r24, 0x00	; 0
    29c0:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    29c4:	80 91 13 02 	lds	r24, 0x0213
    29c8:	8f 5f       	subi	r24, 0xFF	; 255
    29ca:	0e 94 e3 1b 	call	0x37c6	; 0x37c6 <i2c_rep_start>
    29ce:	8e 01       	movw	r16, r28
    29d0:	0f 5f       	subi	r16, 0xFF	; 255
    29d2:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    29d4:	96 e0       	ldi	r25, 0x06	; 6
    29d6:	e9 2e       	mov	r14, r25
    29d8:	f1 2c       	mov	r15, r1
    29da:	ec 0e       	add	r14, r28
    29dc:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    29de:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    29e2:	f8 01       	movw	r30, r16
    29e4:	81 93       	st	Z+, r24
    29e6:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    29e8:	ee 15       	cp	r30, r14
    29ea:	ff 05       	cpc	r31, r15
    29ec:	c1 f7       	brne	.-16     	; 0x29de <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    29ee:	0e 94 0a 1c 	call	0x3814	; 0x3814 <i2c_readNak>
    29f2:	18 2f       	mov	r17, r24
    29f4:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    29f6:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    29fa:	80 91 7c 05 	lds	r24, 0x057C
    29fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2a00:	29 81       	ldd	r18, Y+1	; 0x01
    2a02:	4c 81       	ldd	r20, Y+4	; 0x04
    2a04:	5b 81       	ldd	r21, Y+3	; 0x03
    2a06:	61 2f       	mov	r22, r17
    2a08:	77 27       	eor	r23, r23
    2a0a:	67 fd       	sbrc	r22, 7
    2a0c:	70 95       	com	r23
    2a0e:	ed 81       	ldd	r30, Y+5	; 0x05
    2a10:	30 c0       	rjmp	.+96     	; 0x2a72 <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2a12:	81 30       	cpi	r24, 0x01	; 1
    2a14:	09 f0       	breq	.+2      	; 0x2a18 <readAccelXYZ+0x7e>
    2a16:	95 c0       	rjmp	.+298    	; 0x2b42 <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2a18:	80 91 13 02 	lds	r24, 0x0213
    2a1c:	0e 94 95 1b 	call	0x372a	; 0x372a <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2a20:	82 e3       	ldi	r24, 0x32	; 50
    2a22:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2a26:	80 91 13 02 	lds	r24, 0x0213
    2a2a:	8f 5f       	subi	r24, 0xFF	; 255
    2a2c:	0e 94 e3 1b 	call	0x37c6	; 0x37c6 <i2c_rep_start>
    2a30:	8e 01       	movw	r16, r28
    2a32:	0f 5f       	subi	r16, 0xFF	; 255
    2a34:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2a36:	86 e0       	ldi	r24, 0x06	; 6
    2a38:	e8 2e       	mov	r14, r24
    2a3a:	f1 2c       	mov	r15, r1
    2a3c:	ec 0e       	add	r14, r28
    2a3e:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2a40:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    2a44:	f8 01       	movw	r30, r16
    2a46:	81 93       	st	Z+, r24
    2a48:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2a4a:	ee 15       	cp	r30, r14
    2a4c:	ff 05       	cpc	r31, r15
    2a4e:	c1 f7       	brne	.-16     	; 0x2a40 <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2a50:	0e 94 0a 1c 	call	0x3814	; 0x3814 <i2c_readNak>
    2a54:	18 2f       	mov	r17, r24
    2a56:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2a58:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2a5c:	80 91 7c 05 	lds	r24, 0x057C
    2a60:	9a 81       	ldd	r25, Y+2	; 0x02
    2a62:	29 81       	ldd	r18, Y+1	; 0x01
    2a64:	4c 81       	ldd	r20, Y+4	; 0x04
    2a66:	5b 81       	ldd	r21, Y+3	; 0x03
    2a68:	ed 81       	ldd	r30, Y+5	; 0x05
    2a6a:	61 2f       	mov	r22, r17
    2a6c:	77 27       	eor	r23, r23
    2a6e:	67 fd       	sbrc	r22, 7
    2a70:	70 95       	com	r23
    2a72:	88 23       	and	r24, r24
    2a74:	41 f1       	breq	.+80     	; 0x2ac6 <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2a76:	89 2f       	mov	r24, r25
    2a78:	99 27       	eor	r25, r25
    2a7a:	87 fd       	sbrc	r24, 7
    2a7c:	90 95       	com	r25
    2a7e:	98 2f       	mov	r25, r24
    2a80:	88 27       	eor	r24, r24
    2a82:	33 27       	eor	r19, r19
    2a84:	27 fd       	sbrc	r18, 7
    2a86:	30 95       	com	r19
    2a88:	82 2b       	or	r24, r18
    2a8a:	93 2b       	or	r25, r19
    2a8c:	90 93 1c 05 	sts	0x051C, r25
    2a90:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2a94:	84 2f       	mov	r24, r20
    2a96:	99 27       	eor	r25, r25
    2a98:	87 fd       	sbrc	r24, 7
    2a9a:	90 95       	com	r25
    2a9c:	98 2f       	mov	r25, r24
    2a9e:	88 27       	eor	r24, r24
    2aa0:	25 2f       	mov	r18, r21
    2aa2:	33 27       	eor	r19, r19
    2aa4:	27 fd       	sbrc	r18, 7
    2aa6:	30 95       	com	r19
    2aa8:	82 2b       	or	r24, r18
    2aaa:	93 2b       	or	r25, r19
    2aac:	90 93 1e 05 	sts	0x051E, r25
    2ab0:	80 93 1d 05 	sts	0x051D, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2ab4:	96 2f       	mov	r25, r22
    2ab6:	88 27       	eor	r24, r24
    2ab8:	2e 2f       	mov	r18, r30
    2aba:	33 27       	eor	r19, r19
    2abc:	27 fd       	sbrc	r18, 7
    2abe:	30 95       	com	r19
    2ac0:	82 2b       	or	r24, r18
    2ac2:	93 2b       	or	r25, r19
    2ac4:	39 c0       	rjmp	.+114    	; 0x2b38 <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2ac6:	89 2f       	mov	r24, r25
    2ac8:	99 27       	eor	r25, r25
    2aca:	87 fd       	sbrc	r24, 7
    2acc:	90 95       	com	r25
    2ace:	98 2f       	mov	r25, r24
    2ad0:	88 27       	eor	r24, r24
    2ad2:	33 27       	eor	r19, r19
    2ad4:	27 fd       	sbrc	r18, 7
    2ad6:	30 95       	com	r19
    2ad8:	82 2b       	or	r24, r18
    2ada:	93 2b       	or	r25, r19
    2adc:	20 91 21 05 	lds	r18, 0x0521
    2ae0:	30 91 22 05 	lds	r19, 0x0522
    2ae4:	82 1b       	sub	r24, r18
    2ae6:	93 0b       	sbc	r25, r19
    2ae8:	90 93 1c 05 	sts	0x051C, r25
    2aec:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2af0:	84 2f       	mov	r24, r20
    2af2:	99 27       	eor	r25, r25
    2af4:	87 fd       	sbrc	r24, 7
    2af6:	90 95       	com	r25
    2af8:	98 2f       	mov	r25, r24
    2afa:	88 27       	eor	r24, r24
    2afc:	25 2f       	mov	r18, r21
    2afe:	33 27       	eor	r19, r19
    2b00:	27 fd       	sbrc	r18, 7
    2b02:	30 95       	com	r19
    2b04:	82 2b       	or	r24, r18
    2b06:	93 2b       	or	r25, r19
    2b08:	20 91 23 05 	lds	r18, 0x0523
    2b0c:	30 91 24 05 	lds	r19, 0x0524
    2b10:	82 1b       	sub	r24, r18
    2b12:	93 0b       	sbc	r25, r19
    2b14:	90 93 1e 05 	sts	0x051E, r25
    2b18:	80 93 1d 05 	sts	0x051D, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2b1c:	96 2f       	mov	r25, r22
    2b1e:	88 27       	eor	r24, r24
    2b20:	2e 2f       	mov	r18, r30
    2b22:	33 27       	eor	r19, r19
    2b24:	27 fd       	sbrc	r18, 7
    2b26:	30 95       	com	r19
    2b28:	82 2b       	or	r24, r18
    2b2a:	93 2b       	or	r25, r19
    2b2c:	20 91 25 05 	lds	r18, 0x0525
    2b30:	30 91 26 05 	lds	r19, 0x0526
    2b34:	82 1b       	sub	r24, r18
    2b36:	93 0b       	sbc	r25, r19
    2b38:	90 93 20 05 	sts	0x0520, r25
    2b3c:	80 93 1f 05 	sts	0x051F, r24
    2b40:	0c c0       	rjmp	.+24     	; 0x2b5a <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2b42:	10 92 1c 05 	sts	0x051C, r1
    2b46:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2b4a:	10 92 1e 05 	sts	0x051E, r1
    2b4e:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2b52:	10 92 20 05 	sts	0x0520, r1
    2b56:	10 92 1f 05 	sts	0x051F, r1

	}

}
    2b5a:	26 96       	adiw	r28, 0x06	; 6
    2b5c:	0f b6       	in	r0, 0x3f	; 63
    2b5e:	f8 94       	cli
    2b60:	de bf       	out	0x3e, r29	; 62
    2b62:	0f be       	out	0x3f, r0	; 63
    2b64:	cd bf       	out	0x3d, r28	; 61
    2b66:	cf 91       	pop	r28
    2b68:	df 91       	pop	r29
    2b6a:	1f 91       	pop	r17
    2b6c:	0f 91       	pop	r16
    2b6e:	ff 90       	pop	r15
    2b70:	ef 90       	pop	r14
    2b72:	08 95       	ret

00002b74 <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2b74:	ef 92       	push	r14
    2b76:	ff 92       	push	r15
    2b78:	0f 93       	push	r16
    2b7a:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2b7c:	80 91 1a 05 	lds	r24, 0x051A
    2b80:	88 23       	and	r24, r24
    2b82:	31 f4       	brne	.+12     	; 0x2b90 <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b84:	80 91 13 02 	lds	r24, 0x0213
    2b88:	0e 94 95 1b 	call	0x372a	; 0x372a <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2b8c:	80 e0       	ldi	r24, 0x00	; 0
    2b8e:	08 c0       	rjmp	.+16     	; 0x2ba0 <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2b90:	81 30       	cpi	r24, 0x01	; 1
    2b92:	09 f0       	breq	.+2      	; 0x2b96 <readAccelXY+0x22>
    2b94:	58 c0       	rjmp	.+176    	; 0x2c46 <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b96:	80 91 13 02 	lds	r24, 0x0213
    2b9a:	0e 94 95 1b 	call	0x372a	; 0x372a <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2b9e:	82 e3       	ldi	r24, 0x32	; 50
    2ba0:	0e 94 ee 1b 	call	0x37dc	; 0x37dc <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2ba4:	80 91 13 02 	lds	r24, 0x0213
    2ba8:	8f 5f       	subi	r24, 0xFF	; 255
    2baa:	0e 94 e3 1b 	call	0x37c6	; 0x37c6 <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2bae:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    2bb2:	e8 2e       	mov	r14, r24
    2bb4:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    2bb8:	08 2f       	mov	r16, r24
    2bba:	0e 94 00 1c 	call	0x3800	; 0x3800 <i2c_readAck>
    2bbe:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2bc0:	0e 94 0a 1c 	call	0x3814	; 0x3814 <i2c_readNak>
    2bc4:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2bc6:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2bca:	80 91 7c 05 	lds	r24, 0x057C
    2bce:	20 2f       	mov	r18, r16
    2bd0:	33 27       	eor	r19, r19
    2bd2:	27 fd       	sbrc	r18, 7
    2bd4:	30 95       	com	r19
    2bd6:	4e 2d       	mov	r20, r14
    2bd8:	55 27       	eor	r21, r21
    2bda:	47 fd       	sbrc	r20, 7
    2bdc:	50 95       	com	r21
    2bde:	61 2f       	mov	r22, r17
    2be0:	77 27       	eor	r23, r23
    2be2:	67 fd       	sbrc	r22, 7
    2be4:	70 95       	com	r23
    2be6:	ef 2d       	mov	r30, r15
    2be8:	ff 27       	eor	r31, r31
    2bea:	e7 fd       	sbrc	r30, 7
    2bec:	f0 95       	com	r31
    2bee:	88 23       	and	r24, r24
    2bf0:	69 f0       	breq	.+26     	; 0x2c0c <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2bf2:	92 2f       	mov	r25, r18
    2bf4:	88 27       	eor	r24, r24
    2bf6:	84 2b       	or	r24, r20
    2bf8:	95 2b       	or	r25, r21
    2bfa:	90 93 1c 05 	sts	0x051C, r25
    2bfe:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2c02:	96 2f       	mov	r25, r22
    2c04:	88 27       	eor	r24, r24
    2c06:	8e 2b       	or	r24, r30
    2c08:	9f 2b       	or	r25, r31
    2c0a:	18 c0       	rjmp	.+48     	; 0x2c3c <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2c0c:	92 2f       	mov	r25, r18
    2c0e:	88 27       	eor	r24, r24
    2c10:	84 2b       	or	r24, r20
    2c12:	95 2b       	or	r25, r21
    2c14:	20 91 21 05 	lds	r18, 0x0521
    2c18:	30 91 22 05 	lds	r19, 0x0522
    2c1c:	82 1b       	sub	r24, r18
    2c1e:	93 0b       	sbc	r25, r19
    2c20:	90 93 1c 05 	sts	0x051C, r25
    2c24:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2c28:	96 2f       	mov	r25, r22
    2c2a:	88 27       	eor	r24, r24
    2c2c:	8e 2b       	or	r24, r30
    2c2e:	9f 2b       	or	r25, r31
    2c30:	20 91 23 05 	lds	r18, 0x0523
    2c34:	30 91 24 05 	lds	r19, 0x0524
    2c38:	82 1b       	sub	r24, r18
    2c3a:	93 0b       	sbc	r25, r19
    2c3c:	90 93 1e 05 	sts	0x051E, r25
    2c40:	80 93 1d 05 	sts	0x051D, r24
    2c44:	08 c0       	rjmp	.+16     	; 0x2c56 <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2c46:	10 92 1c 05 	sts	0x051C, r1
    2c4a:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2c4e:	10 92 1e 05 	sts	0x051E, r1
    2c52:	10 92 1d 05 	sts	0x051D, r1

	}

}
    2c56:	1f 91       	pop	r17
    2c58:	0f 91       	pop	r16
    2c5a:	ff 90       	pop	r15
    2c5c:	ef 90       	pop	r14
    2c5e:	08 95       	ret

00002c60 <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2c60:	0e 94 8d 1b 	call	0x371a	; 0x371a <i2c_init>

	ret = initMMA7455L();
    2c64:	0e 94 78 14 	call	0x28f0	; 0x28f0 <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2c68:	88 23       	and	r24, r24
    2c6a:	89 f0       	breq	.+34     	; 0x2c8e <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2c6c:	86 ea       	ldi	r24, 0xA6	; 166
    2c6e:	90 e0       	ldi	r25, 0x00	; 0
    2c70:	90 93 14 02 	sts	0x0214, r25
    2c74:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2c78:	0e 94 48 14 	call	0x2890	; 0x2890 <initADXL345>
		if(ret) {	// accelerometer not available
    2c7c:	88 23       	and	r24, r24
    2c7e:	21 f0       	breq	.+8      	; 0x2c88 <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2c80:	82 e0       	ldi	r24, 0x02	; 2
    2c82:	80 93 1a 05 	sts	0x051A, r24
    2c86:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2c88:	81 e0       	ldi	r24, 0x01	; 1
    2c8a:	80 93 1a 05 	sts	0x051A, r24
    2c8e:	08 95       	ret

00002c90 <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2c90:	0f 93       	push	r16
    2c92:	1f 93       	push	r17
    2c94:	cf 93       	push	r28
    2c96:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2c98:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2c9c:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2ca0:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2ca4:	80 e0       	ldi	r24, 0x00	; 0
    2ca6:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <updateRedLed>
	updateGreenLed(pwm_green);
    2caa:	80 91 0d 02 	lds	r24, 0x020D
    2cae:	0e 94 00 09 	call	0x1200	; 0x1200 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2cb2:	80 91 0e 02 	lds	r24, 0x020E
    2cb6:	0e 94 16 09 	call	0x122c	; 0x122c <updateBlueLed>

	calibrationCycle = 0;
    2cba:	10 92 3c 05 	sts	0x053C, r1
    2cbe:	10 92 3b 05 	sts	0x053B, r1
	startCalibration = 1;
    2cc2:	81 e0       	ldi	r24, 0x01	; 1
    2cc4:	80 93 7c 05 	sts	0x057C, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2cc8:	01 e0       	ldi	r16, 0x01	; 1
    2cca:	10 e0       	ldi	r17, 0x00	; 0
    2ccc:	c8 c0       	rjmp	.+400    	; 0x2e5e <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2cce:	0e 94 cd 14 	call	0x299a	; 0x299a <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2cd2:	60 91 3b 05 	lds	r22, 0x053B
    2cd6:	70 91 3c 05 	lds	r23, 0x053C
    2cda:	61 31       	cpi	r22, 0x11	; 17
    2cdc:	71 05       	cpc	r23, r1
    2cde:	0c f0       	brlt	.+2      	; 0x2ce2 <calibrateSensors+0x52>
    2ce0:	74 c0       	rjmp	.+232    	; 0x2dca <calibrateSensors+0x13a>

			if(proxUpdated) {
    2ce2:	80 91 c6 03 	lds	r24, 0x03C6
    2ce6:	88 23       	and	r24, r24
    2ce8:	09 f4       	brne	.+2      	; 0x2cec <calibrateSensors+0x5c>
    2cea:	b9 c0       	rjmp	.+370    	; 0x2e5e <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2cec:	10 92 c6 03 	sts	0x03C6, r1

				if(calibrationCycle==0) {		// reset all variables
    2cf0:	61 15       	cp	r22, r1
    2cf2:	71 05       	cpc	r23, r1
    2cf4:	f9 f4       	brne	.+62     	; 0x2d34 <calibrateSensors+0xa4>
    2cf6:	ef e8       	ldi	r30, 0x8F	; 143
    2cf8:	f3 e0       	ldi	r31, 0x03	; 3
    2cfa:	a7 e7       	ldi	r26, 0x77	; 119
    2cfc:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2cfe:	11 92       	st	Z+, r1
    2d00:	11 92       	st	Z+, r1
    2d02:	11 92       	st	Z+, r1
    2d04:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2d06:	1d 92       	st	X+, r1
    2d08:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2d0a:	83 e0       	ldi	r24, 0x03	; 3
    2d0c:	ef 3b       	cpi	r30, 0xBF	; 191
    2d0e:	f8 07       	cpc	r31, r24
    2d10:	b1 f7       	brne	.-20     	; 0x2cfe <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2d12:	10 92 28 05 	sts	0x0528, r1
    2d16:	10 92 27 05 	sts	0x0527, r1
					accOffsetYSum = 0;
    2d1a:	10 92 2a 05 	sts	0x052A, r1
    2d1e:	10 92 29 05 	sts	0x0529, r1
					accOffsetZSum = 0;
    2d22:	10 92 2c 05 	sts	0x052C, r1
    2d26:	10 92 2b 05 	sts	0x052B, r1

					calibrationCycle++;
    2d2a:	10 93 3c 05 	sts	0x053C, r17
    2d2e:	00 93 3b 05 	sts	0x053B, r16
    2d32:	95 c0       	rjmp	.+298    	; 0x2e5e <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2d34:	ef e8       	ldi	r30, 0x8F	; 143
    2d36:	f3 e0       	ldi	r31, 0x03	; 3
    2d38:	cf e5       	ldi	r28, 0x5F	; 95
    2d3a:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2d3c:	29 91       	ld	r18, Y+
    2d3e:	39 91       	ld	r19, Y+
    2d40:	44 27       	eor	r20, r20
    2d42:	37 fd       	sbrc	r19, 7
    2d44:	40 95       	com	r20
    2d46:	54 2f       	mov	r21, r20
    2d48:	80 81       	ld	r24, Z
    2d4a:	91 81       	ldd	r25, Z+1	; 0x01
    2d4c:	a2 81       	ldd	r26, Z+2	; 0x02
    2d4e:	b3 81       	ldd	r27, Z+3	; 0x03
    2d50:	82 0f       	add	r24, r18
    2d52:	93 1f       	adc	r25, r19
    2d54:	a4 1f       	adc	r26, r20
    2d56:	b5 1f       	adc	r27, r21
    2d58:	81 93       	st	Z+, r24
    2d5a:	91 93       	st	Z+, r25
    2d5c:	a1 93       	st	Z+, r26
    2d5e:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2d60:	83 e0       	ldi	r24, 0x03	; 3
    2d62:	ef 3b       	cpi	r30, 0xBF	; 191
    2d64:	f8 07       	cpc	r31, r24
    2d66:	51 f7       	brne	.-44     	; 0x2d3c <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2d68:	80 91 27 05 	lds	r24, 0x0527
    2d6c:	90 91 28 05 	lds	r25, 0x0528
    2d70:	20 91 1b 05 	lds	r18, 0x051B
    2d74:	30 91 1c 05 	lds	r19, 0x051C
    2d78:	82 0f       	add	r24, r18
    2d7a:	93 1f       	adc	r25, r19
    2d7c:	90 93 28 05 	sts	0x0528, r25
    2d80:	80 93 27 05 	sts	0x0527, r24
				accOffsetYSum += accY;
    2d84:	80 91 29 05 	lds	r24, 0x0529
    2d88:	90 91 2a 05 	lds	r25, 0x052A
    2d8c:	20 91 1d 05 	lds	r18, 0x051D
    2d90:	30 91 1e 05 	lds	r19, 0x051E
    2d94:	82 0f       	add	r24, r18
    2d96:	93 1f       	adc	r25, r19
    2d98:	90 93 2a 05 	sts	0x052A, r25
    2d9c:	80 93 29 05 	sts	0x0529, r24
				accOffsetZSum += accZ;
    2da0:	80 91 2b 05 	lds	r24, 0x052B
    2da4:	90 91 2c 05 	lds	r25, 0x052C
    2da8:	20 91 1f 05 	lds	r18, 0x051F
    2dac:	30 91 20 05 	lds	r19, 0x0520
    2db0:	82 0f       	add	r24, r18
    2db2:	93 1f       	adc	r25, r19
    2db4:	90 93 2c 05 	sts	0x052C, r25
    2db8:	80 93 2b 05 	sts	0x052B, r24

				calibrationCycle++;
    2dbc:	6f 5f       	subi	r22, 0xFF	; 255
    2dbe:	7f 4f       	sbci	r23, 0xFF	; 255
    2dc0:	70 93 3c 05 	sts	0x053C, r23
    2dc4:	60 93 3b 05 	sts	0x053B, r22
    2dc8:	4a c0       	rjmp	.+148    	; 0x2e5e <calibrateSensors+0x1ce>
    2dca:	ef e8       	ldi	r30, 0x8F	; 143
    2dcc:	f3 e0       	ldi	r31, 0x03	; 3
    2dce:	c7 e7       	ldi	r28, 0x77	; 119
    2dd0:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2dd2:	81 91       	ld	r24, Z+
    2dd4:	91 91       	ld	r25, Z+
    2dd6:	a1 91       	ld	r26, Z+
    2dd8:	b1 91       	ld	r27, Z+
    2dda:	54 e0       	ldi	r21, 0x04	; 4
    2ddc:	b6 95       	lsr	r27
    2dde:	a7 95       	ror	r26
    2de0:	97 95       	ror	r25
    2de2:	87 95       	ror	r24
    2de4:	5a 95       	dec	r21
    2de6:	d1 f7       	brne	.-12     	; 0x2ddc <calibrateSensors+0x14c>
    2de8:	89 93       	st	Y+, r24
    2dea:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2dec:	83 e0       	ldi	r24, 0x03	; 3
    2dee:	ef 3b       	cpi	r30, 0xBF	; 191
    2df0:	f8 07       	cpc	r31, r24
    2df2:	79 f7       	brne	.-34     	; 0x2dd2 <calibrateSensors+0x142>
    2df4:	e7 e8       	ldi	r30, 0x87	; 135
    2df6:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2df8:	80 81       	ld	r24, Z
    2dfa:	91 81       	ldd	r25, Z+1	; 0x01
    2dfc:	80 50       	subi	r24, 0x00	; 0
    2dfe:	92 40       	sbci	r25, 0x02	; 2
    2e00:	81 93       	st	Z+, r24
    2e02:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2e04:	83 e0       	ldi	r24, 0x03	; 3
    2e06:	ef 38       	cpi	r30, 0x8F	; 143
    2e08:	f8 07       	cpc	r31, r24
    2e0a:	b1 f7       	brne	.-20     	; 0x2df8 <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2e0c:	80 91 27 05 	lds	r24, 0x0527
    2e10:	90 91 28 05 	lds	r25, 0x0528
    2e14:	44 e0       	ldi	r20, 0x04	; 4
    2e16:	95 95       	asr	r25
    2e18:	87 95       	ror	r24
    2e1a:	4a 95       	dec	r20
    2e1c:	e1 f7       	brne	.-8      	; 0x2e16 <calibrateSensors+0x186>
    2e1e:	90 93 22 05 	sts	0x0522, r25
    2e22:	80 93 21 05 	sts	0x0521, r24
			accOffsetY = accOffsetYSum>>4;
    2e26:	80 91 29 05 	lds	r24, 0x0529
    2e2a:	90 91 2a 05 	lds	r25, 0x052A
    2e2e:	34 e0       	ldi	r19, 0x04	; 4
    2e30:	95 95       	asr	r25
    2e32:	87 95       	ror	r24
    2e34:	3a 95       	dec	r19
    2e36:	e1 f7       	brne	.-8      	; 0x2e30 <calibrateSensors+0x1a0>
    2e38:	90 93 24 05 	sts	0x0524, r25
    2e3c:	80 93 23 05 	sts	0x0523, r24
			accOffsetZ = accOffsetZSum>>4;
    2e40:	80 91 2b 05 	lds	r24, 0x052B
    2e44:	90 91 2c 05 	lds	r25, 0x052C
    2e48:	24 e0       	ldi	r18, 0x04	; 4
    2e4a:	95 95       	asr	r25
    2e4c:	87 95       	ror	r24
    2e4e:	2a 95       	dec	r18
    2e50:	e1 f7       	brne	.-8      	; 0x2e4a <calibrateSensors+0x1ba>
    2e52:	90 93 26 05 	sts	0x0526, r25
    2e56:	80 93 25 05 	sts	0x0525, r24

			startCalibration = 0;
    2e5a:	10 92 7c 05 	sts	0x057C, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2e5e:	80 91 7c 05 	lds	r24, 0x057C
    2e62:	88 23       	and	r24, r24
    2e64:	09 f0       	breq	.+2      	; 0x2e68 <calibrateSensors+0x1d8>
    2e66:	33 cf       	rjmp	.-410    	; 0x2cce <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2e68:	8f ef       	ldi	r24, 0xFF	; 255
    2e6a:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2e6e:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2e72:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2e76:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <updateRedLed>
	updateGreenLed(pwm_green);
    2e7a:	80 91 0d 02 	lds	r24, 0x020D
    2e7e:	0e 94 00 09 	call	0x1200	; 0x1200 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2e82:	80 91 0e 02 	lds	r24, 0x020E
    2e86:	0e 94 16 09 	call	0x122c	; 0x122c <updateBlueLed>

}
    2e8a:	df 91       	pop	r29
    2e8c:	cf 91       	pop	r28
    2e8e:	1f 91       	pop	r17
    2e90:	0f 91       	pop	r16
    2e92:	08 95       	ret

00002e94 <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2e94:	08 95       	ret

00002e96 <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2e96:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2e98:	8d 91       	ld	r24, X+
    2e9a:	9c 91       	ld	r25, X
    2e9c:	11 97       	sbiw	r26, 0x01	; 1
    2e9e:	00 97       	sbiw	r24, 0x00	; 0
    2ea0:	69 f4       	brne	.+26     	; 0x2ebc <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2ea2:	10 92 00 04 	sts	0x0400, r1
    2ea6:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    2eaa:	10 92 52 05 	sts	0x0552, r1
    2eae:	10 92 51 05 	sts	0x0551, r1
		delta_left_speed_prev = 0;
    2eb2:	10 92 6c 05 	sts	0x056C, r1
    2eb6:	10 92 6b 05 	sts	0x056B, r1
    2eba:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2ebc:	40 91 2d 05 	lds	r20, 0x052D
    2ec0:	50 91 2e 05 	lds	r21, 0x052E
    2ec4:	21 e0       	ldi	r18, 0x01	; 1
    2ec6:	4e 30       	cpi	r20, 0x0E	; 14
    2ec8:	52 07       	cpc	r21, r18
    2eca:	4c f0       	brlt	.+18     	; 0x2ede <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2ecc:	18 16       	cp	r1, r24
    2ece:	19 06       	cpc	r1, r25
    2ed0:	1c f4       	brge	.+6      	; 0x2ed8 <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2ed2:	28 e6       	ldi	r18, 0x68	; 104
    2ed4:	31 e0       	ldi	r19, 0x01	; 1
    2ed6:	18 c0       	rjmp	.+48     	; 0x2f08 <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2ed8:	88 e6       	ldi	r24, 0x68	; 104
    2eda:	91 e0       	ldi	r25, 0x01	; 1
    2edc:	0b c0       	rjmp	.+22     	; 0x2ef4 <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2ede:	44 3b       	cpi	r20, 0xB4	; 180
    2ee0:	51 05       	cpc	r21, r1
    2ee2:	1c f4       	brge	.+6      	; 0x2eea <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2ee4:	4a 35       	cpi	r20, 0x5A	; 90
    2ee6:	51 05       	cpc	r21, r1
    2ee8:	b4 f0       	brlt	.+44     	; 0x2f16 <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2eea:	18 16       	cp	r1, r24
    2eec:	19 06       	cpc	r1, r25
    2eee:	54 f4       	brge	.+20     	; 0x2f04 <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2ef0:	84 eb       	ldi	r24, 0xB4	; 180
    2ef2:	90 e0       	ldi	r25, 0x00	; 0
    2ef4:	84 1b       	sub	r24, r20
    2ef6:	95 0b       	sbc	r25, r21
    2ef8:	95 95       	asr	r25
    2efa:	87 95       	ror	r24
    2efc:	95 95       	asr	r25
    2efe:	87 95       	ror	r24
    2f00:	49 96       	adiw	r24, 0x19	; 25
    2f02:	1c c0       	rjmp	.+56     	; 0x2f3c <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2f04:	24 eb       	ldi	r18, 0xB4	; 180
    2f06:	30 e0       	ldi	r19, 0x00	; 0
    2f08:	24 1b       	sub	r18, r20
    2f0a:	35 0b       	sbc	r19, r21
    2f0c:	35 95       	asr	r19
    2f0e:	27 95       	ror	r18
    2f10:	35 95       	asr	r19
    2f12:	27 95       	ror	r18
    2f14:	0f c0       	rjmp	.+30     	; 0x2f34 <start_vertical_speed_control_left+0x9e>
    2f16:	9a 01       	movw	r18, r20
    2f18:	35 95       	asr	r19
    2f1a:	27 95       	ror	r18
    2f1c:	35 95       	asr	r19
    2f1e:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2f20:	18 16       	cp	r1, r24
    2f22:	19 06       	cpc	r1, r25
    2f24:	3c f4       	brge	.+14     	; 0x2f34 <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2f26:	27 5e       	subi	r18, 0xE7	; 231
    2f28:	3f 4f       	sbci	r19, 0xFF	; 255
    2f2a:	30 93 04 02 	sts	0x0204, r19
    2f2e:	20 93 03 02 	sts	0x0203, r18
    2f32:	08 c0       	rjmp	.+16     	; 0x2f44 <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2f34:	89 e1       	ldi	r24, 0x19	; 25
    2f36:	90 e0       	ldi	r25, 0x00	; 0
    2f38:	82 1b       	sub	r24, r18
    2f3a:	93 0b       	sbc	r25, r19
    2f3c:	90 93 04 02 	sts	0x0204, r25
    2f40:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2f44:	e0 91 51 05 	lds	r30, 0x0551
    2f48:	f0 91 52 05 	lds	r31, 0x0552
    2f4c:	f0 93 6c 05 	sts	0x056C, r31
    2f50:	e0 93 6b 05 	sts	0x056B, r30
	if(*pwm_left >= 0) {
    2f54:	8d 91       	ld	r24, X+
    2f56:	9c 91       	ld	r25, X
    2f58:	11 97       	sbiw	r26, 0x01	; 1
    2f5a:	20 91 ef 03 	lds	r18, 0x03EF
    2f5e:	30 91 f0 03 	lds	r19, 0x03F0
    2f62:	97 fd       	sbrc	r25, 7
    2f64:	03 c0       	rjmp	.+6      	; 0x2f6c <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2f66:	82 1b       	sub	r24, r18
    2f68:	93 0b       	sbc	r25, r19
    2f6a:	02 c0       	rjmp	.+4      	; 0x2f70 <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2f6c:	82 0f       	add	r24, r18
    2f6e:	93 1f       	adc	r25, r19
    2f70:	90 93 52 05 	sts	0x0552, r25
    2f74:	80 93 51 05 	sts	0x0551, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2f78:	60 91 51 05 	lds	r22, 0x0551
    2f7c:	70 91 52 05 	lds	r23, 0x0552
    2f80:	80 91 ff 03 	lds	r24, 0x03FF
    2f84:	90 91 00 04 	lds	r25, 0x0400
    2f88:	86 0f       	add	r24, r22
    2f8a:	97 1f       	adc	r25, r23
    2f8c:	90 93 00 04 	sts	0x0400, r25
    2f90:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2f94:	26 e0       	ldi	r18, 0x06	; 6
    2f96:	81 34       	cpi	r24, 0x41	; 65
    2f98:	92 07       	cpc	r25, r18
    2f9a:	1c f0       	brlt	.+6      	; 0x2fa2 <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2f9c:	80 e4       	ldi	r24, 0x40	; 64
    2f9e:	96 e0       	ldi	r25, 0x06	; 6
    2fa0:	05 c0       	rjmp	.+10     	; 0x2fac <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    2fa2:	80 5c       	subi	r24, 0xC0	; 192
    2fa4:	99 4f       	sbci	r25, 0xF9	; 249
    2fa6:	34 f4       	brge	.+12     	; 0x2fb4 <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    2fa8:	80 ec       	ldi	r24, 0xC0	; 192
    2faa:	99 ef       	ldi	r25, 0xF9	; 249
    2fac:	90 93 00 04 	sts	0x0400, r25
    2fb0:	80 93 ff 03 	sts	0x03FF, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    2fb4:	80 91 ff 03 	lds	r24, 0x03FF
    2fb8:	90 91 00 04 	lds	r25, 0x0400
    2fbc:	ac 01       	movw	r20, r24
    2fbe:	44 0f       	add	r20, r20
    2fc0:	55 1f       	adc	r21, r21
    2fc2:	48 0f       	add	r20, r24
    2fc4:	59 1f       	adc	r21, r25
    2fc6:	cb 01       	movw	r24, r22
    2fc8:	88 0f       	add	r24, r24
    2fca:	99 1f       	adc	r25, r25
    2fcc:	9b 01       	movw	r18, r22
    2fce:	22 0f       	add	r18, r18
    2fd0:	33 1f       	adc	r19, r19
    2fd2:	22 0f       	add	r18, r18
    2fd4:	33 1f       	adc	r19, r19
    2fd6:	22 0f       	add	r18, r18
    2fd8:	33 1f       	adc	r19, r19
    2fda:	82 0f       	add	r24, r18
    2fdc:	93 1f       	adc	r25, r19
    2fde:	48 0f       	add	r20, r24
    2fe0:	59 1f       	adc	r21, r25
    2fe2:	e6 1b       	sub	r30, r22
    2fe4:	f7 0b       	sbc	r31, r23
    2fe6:	ee 0f       	add	r30, r30
    2fe8:	ff 1f       	adc	r31, r31
    2fea:	4e 0f       	add	r20, r30
    2fec:	5f 1f       	adc	r21, r31
    2fee:	2d 91       	ld	r18, X+
    2ff0:	3c 91       	ld	r19, X
    2ff2:	11 97       	sbiw	r26, 0x01	; 1
    2ff4:	80 91 03 02 	lds	r24, 0x0203
    2ff8:	90 91 04 02 	lds	r25, 0x0204
    2ffc:	bc 01       	movw	r22, r24
    2ffe:	26 9f       	mul	r18, r22
    3000:	c0 01       	movw	r24, r0
    3002:	27 9f       	mul	r18, r23
    3004:	90 0d       	add	r25, r0
    3006:	36 9f       	mul	r19, r22
    3008:	90 0d       	add	r25, r0
    300a:	11 24       	eor	r1, r1
    300c:	48 0f       	add	r20, r24
    300e:	59 1f       	adc	r21, r25
    3010:	50 93 fe 03 	sts	0x03FE, r21
    3014:	40 93 fd 03 	sts	0x03FD, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    3018:	57 ff       	sbrs	r21, 7
    301a:	0f c0       	rjmp	.+30     	; 0x303a <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    301c:	11 96       	adiw	r26, 0x01	; 1
    301e:	8c 91       	ld	r24, X
    3020:	11 97       	sbiw	r26, 0x01	; 1
    3022:	99 27       	eor	r25, r25
    3024:	87 fd       	sbrc	r24, 7
    3026:	90 95       	com	r25
    3028:	99 0f       	add	r25, r25
    302a:	88 0b       	sbc	r24, r24
    302c:	98 2f       	mov	r25, r24
    302e:	84 23       	and	r24, r20
    3030:	95 23       	and	r25, r21
    3032:	90 93 fe 03 	sts	0x03FE, r25
    3036:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    303a:	80 91 fd 03 	lds	r24, 0x03FD
    303e:	90 91 fe 03 	lds	r25, 0x03FE
    3042:	18 16       	cp	r1, r24
    3044:	19 06       	cpc	r1, r25
    3046:	4c f4       	brge	.+18     	; 0x305a <start_vertical_speed_control_left+0x1c4>
    3048:	8d 91       	ld	r24, X+
    304a:	9c 91       	ld	r25, X
    304c:	11 97       	sbiw	r26, 0x01	; 1
    304e:	97 ff       	sbrs	r25, 7
    3050:	04 c0       	rjmp	.+8      	; 0x305a <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    3052:	10 92 fe 03 	sts	0x03FE, r1
    3056:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    305a:	80 91 fd 03 	lds	r24, 0x03FD
    305e:	90 91 fe 03 	lds	r25, 0x03FE
    3062:	81 5c       	subi	r24, 0xC1	; 193
    3064:	9d 45       	sbci	r25, 0x5D	; 93
    3066:	34 f0       	brlt	.+12     	; 0x3074 <start_vertical_speed_control_left+0x1de>
    3068:	80 ec       	ldi	r24, 0xC0	; 192
    306a:	9d e5       	ldi	r25, 0x5D	; 93
    306c:	90 93 fe 03 	sts	0x03FE, r25
    3070:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    3074:	80 91 fd 03 	lds	r24, 0x03FD
    3078:	90 91 fe 03 	lds	r25, 0x03FE
    307c:	80 54       	subi	r24, 0x40	; 64
    307e:	92 4a       	sbci	r25, 0xA2	; 162
    3080:	34 f4       	brge	.+12     	; 0x308e <start_vertical_speed_control_left+0x1f8>
    3082:	80 e4       	ldi	r24, 0x40	; 64
    3084:	92 ea       	ldi	r25, 0xA2	; 162
    3086:	90 93 fe 03 	sts	0x03FE, r25
    308a:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    308e:	80 91 fd 03 	lds	r24, 0x03FD
    3092:	90 91 fe 03 	lds	r25, 0x03FE
    3096:	24 e0       	ldi	r18, 0x04	; 4
    3098:	95 95       	asr	r25
    309a:	87 95       	ror	r24
    309c:	2a 95       	dec	r18
    309e:	e1 f7       	brne	.-8      	; 0x3098 <start_vertical_speed_control_left+0x202>
    30a0:	11 96       	adiw	r26, 0x01	; 1
    30a2:	9c 93       	st	X, r25
    30a4:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    30a6:	81 50       	subi	r24, 0x01	; 1
    30a8:	92 40       	sbci	r25, 0x02	; 2
    30aa:	2c f0       	brlt	.+10     	; 0x30b6 <start_vertical_speed_control_left+0x220>
    30ac:	80 e0       	ldi	r24, 0x00	; 0
    30ae:	92 e0       	ldi	r25, 0x02	; 2
    30b0:	11 96       	adiw	r26, 0x01	; 1
    30b2:	9c 93       	st	X, r25
    30b4:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    30b6:	8d 91       	ld	r24, X+
    30b8:	9c 91       	ld	r25, X
    30ba:	11 97       	sbiw	r26, 0x01	; 1
    30bc:	80 50       	subi	r24, 0x00	; 0
    30be:	9e 4f       	sbci	r25, 0xFE	; 254
    30c0:	24 f4       	brge	.+8      	; 0x30ca <start_vertical_speed_control_left+0x234>
    30c2:	80 e0       	ldi	r24, 0x00	; 0
    30c4:	9e ef       	ldi	r25, 0xFE	; 254
    30c6:	8d 93       	st	X+, r24
    30c8:	9c 93       	st	X, r25
    30ca:	08 95       	ret

000030cc <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    30cc:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    30ce:	8d 91       	ld	r24, X+
    30d0:	9c 91       	ld	r25, X
    30d2:	11 97       	sbiw	r26, 0x01	; 1
    30d4:	00 97       	sbiw	r24, 0x00	; 0
    30d6:	69 f4       	brne	.+26     	; 0x30f2 <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    30d8:	10 92 02 04 	sts	0x0402, r1
    30dc:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    30e0:	10 92 7b 05 	sts	0x057B, r1
    30e4:	10 92 7a 05 	sts	0x057A, r1
		delta_right_speed_prev = 0;
    30e8:	10 92 54 05 	sts	0x0554, r1
    30ec:	10 92 53 05 	sts	0x0553, r1
    30f0:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    30f2:	40 91 2d 05 	lds	r20, 0x052D
    30f6:	50 91 2e 05 	lds	r21, 0x052E
    30fa:	21 e0       	ldi	r18, 0x01	; 1
    30fc:	4e 30       	cpi	r20, 0x0E	; 14
    30fe:	52 07       	cpc	r21, r18
    3100:	4c f0       	brlt	.+18     	; 0x3114 <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    3102:	18 16       	cp	r1, r24
    3104:	19 06       	cpc	r1, r25
    3106:	1c f4       	brge	.+6      	; 0x310e <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    3108:	28 e6       	ldi	r18, 0x68	; 104
    310a:	31 e0       	ldi	r19, 0x01	; 1
    310c:	18 c0       	rjmp	.+48     	; 0x313e <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    310e:	88 e6       	ldi	r24, 0x68	; 104
    3110:	91 e0       	ldi	r25, 0x01	; 1
    3112:	0b c0       	rjmp	.+22     	; 0x312a <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    3114:	44 3b       	cpi	r20, 0xB4	; 180
    3116:	51 05       	cpc	r21, r1
    3118:	1c f4       	brge	.+6      	; 0x3120 <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    311a:	4a 35       	cpi	r20, 0x5A	; 90
    311c:	51 05       	cpc	r21, r1
    311e:	b4 f0       	brlt	.+44     	; 0x314c <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    3120:	18 16       	cp	r1, r24
    3122:	19 06       	cpc	r1, r25
    3124:	54 f4       	brge	.+20     	; 0x313a <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    3126:	84 eb       	ldi	r24, 0xB4	; 180
    3128:	90 e0       	ldi	r25, 0x00	; 0
    312a:	84 1b       	sub	r24, r20
    312c:	95 0b       	sbc	r25, r21
    312e:	95 95       	asr	r25
    3130:	87 95       	ror	r24
    3132:	95 95       	asr	r25
    3134:	87 95       	ror	r24
    3136:	49 96       	adiw	r24, 0x19	; 25
    3138:	1c c0       	rjmp	.+56     	; 0x3172 <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    313a:	24 eb       	ldi	r18, 0xB4	; 180
    313c:	30 e0       	ldi	r19, 0x00	; 0
    313e:	24 1b       	sub	r18, r20
    3140:	35 0b       	sbc	r19, r21
    3142:	35 95       	asr	r19
    3144:	27 95       	ror	r18
    3146:	35 95       	asr	r19
    3148:	27 95       	ror	r18
    314a:	0f c0       	rjmp	.+30     	; 0x316a <start_vertical_speed_control_right+0x9e>
    314c:	9a 01       	movw	r18, r20
    314e:	35 95       	asr	r19
    3150:	27 95       	ror	r18
    3152:	35 95       	asr	r19
    3154:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    3156:	18 16       	cp	r1, r24
    3158:	19 06       	cpc	r1, r25
    315a:	3c f4       	brge	.+14     	; 0x316a <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    315c:	27 5e       	subi	r18, 0xE7	; 231
    315e:	3f 4f       	sbci	r19, 0xFF	; 255
    3160:	30 93 06 02 	sts	0x0206, r19
    3164:	20 93 05 02 	sts	0x0205, r18
    3168:	08 c0       	rjmp	.+16     	; 0x317a <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    316a:	89 e1       	ldi	r24, 0x19	; 25
    316c:	90 e0       	ldi	r25, 0x00	; 0
    316e:	82 1b       	sub	r24, r18
    3170:	93 0b       	sbc	r25, r19
    3172:	90 93 06 02 	sts	0x0206, r25
    3176:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    317a:	e0 91 7a 05 	lds	r30, 0x057A
    317e:	f0 91 7b 05 	lds	r31, 0x057B
    3182:	f0 93 54 05 	sts	0x0554, r31
    3186:	e0 93 53 05 	sts	0x0553, r30
	if(*pwm_right >= 0) {
    318a:	8d 91       	ld	r24, X+
    318c:	9c 91       	ld	r25, X
    318e:	11 97       	sbiw	r26, 0x01	; 1
    3190:	20 91 f1 03 	lds	r18, 0x03F1
    3194:	30 91 f2 03 	lds	r19, 0x03F2
    3198:	97 fd       	sbrc	r25, 7
    319a:	03 c0       	rjmp	.+6      	; 0x31a2 <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    319c:	82 1b       	sub	r24, r18
    319e:	93 0b       	sbc	r25, r19
    31a0:	02 c0       	rjmp	.+4      	; 0x31a6 <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    31a2:	82 0f       	add	r24, r18
    31a4:	93 1f       	adc	r25, r19
    31a6:	90 93 7b 05 	sts	0x057B, r25
    31aa:	80 93 7a 05 	sts	0x057A, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    31ae:	60 91 7a 05 	lds	r22, 0x057A
    31b2:	70 91 7b 05 	lds	r23, 0x057B
    31b6:	80 91 01 04 	lds	r24, 0x0401
    31ba:	90 91 02 04 	lds	r25, 0x0402
    31be:	86 0f       	add	r24, r22
    31c0:	97 1f       	adc	r25, r23
    31c2:	90 93 02 04 	sts	0x0402, r25
    31c6:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    31ca:	26 e0       	ldi	r18, 0x06	; 6
    31cc:	81 34       	cpi	r24, 0x41	; 65
    31ce:	92 07       	cpc	r25, r18
    31d0:	1c f0       	brlt	.+6      	; 0x31d8 <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    31d2:	80 e4       	ldi	r24, 0x40	; 64
    31d4:	96 e0       	ldi	r25, 0x06	; 6
    31d6:	05 c0       	rjmp	.+10     	; 0x31e2 <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    31d8:	80 5c       	subi	r24, 0xC0	; 192
    31da:	99 4f       	sbci	r25, 0xF9	; 249
    31dc:	34 f4       	brge	.+12     	; 0x31ea <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    31de:	80 ec       	ldi	r24, 0xC0	; 192
    31e0:	99 ef       	ldi	r25, 0xF9	; 249
    31e2:	90 93 02 04 	sts	0x0402, r25
    31e6:	80 93 01 04 	sts	0x0401, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    31ea:	80 91 01 04 	lds	r24, 0x0401
    31ee:	90 91 02 04 	lds	r25, 0x0402
    31f2:	ac 01       	movw	r20, r24
    31f4:	44 0f       	add	r20, r20
    31f6:	55 1f       	adc	r21, r21
    31f8:	48 0f       	add	r20, r24
    31fa:	59 1f       	adc	r21, r25
    31fc:	cb 01       	movw	r24, r22
    31fe:	88 0f       	add	r24, r24
    3200:	99 1f       	adc	r25, r25
    3202:	9b 01       	movw	r18, r22
    3204:	22 0f       	add	r18, r18
    3206:	33 1f       	adc	r19, r19
    3208:	22 0f       	add	r18, r18
    320a:	33 1f       	adc	r19, r19
    320c:	22 0f       	add	r18, r18
    320e:	33 1f       	adc	r19, r19
    3210:	82 0f       	add	r24, r18
    3212:	93 1f       	adc	r25, r19
    3214:	48 0f       	add	r20, r24
    3216:	59 1f       	adc	r21, r25
    3218:	e6 1b       	sub	r30, r22
    321a:	f7 0b       	sbc	r31, r23
    321c:	ee 0f       	add	r30, r30
    321e:	ff 1f       	adc	r31, r31
    3220:	4e 0f       	add	r20, r30
    3222:	5f 1f       	adc	r21, r31
    3224:	2d 91       	ld	r18, X+
    3226:	3c 91       	ld	r19, X
    3228:	11 97       	sbiw	r26, 0x01	; 1
    322a:	80 91 05 02 	lds	r24, 0x0205
    322e:	90 91 06 02 	lds	r25, 0x0206
    3232:	bc 01       	movw	r22, r24
    3234:	26 9f       	mul	r18, r22
    3236:	c0 01       	movw	r24, r0
    3238:	27 9f       	mul	r18, r23
    323a:	90 0d       	add	r25, r0
    323c:	36 9f       	mul	r19, r22
    323e:	90 0d       	add	r25, r0
    3240:	11 24       	eor	r1, r1
    3242:	48 0f       	add	r20, r24
    3244:	59 1f       	adc	r21, r25
    3246:	50 93 fc 03 	sts	0x03FC, r21
    324a:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    324e:	57 ff       	sbrs	r21, 7
    3250:	0f c0       	rjmp	.+30     	; 0x3270 <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    3252:	11 96       	adiw	r26, 0x01	; 1
    3254:	8c 91       	ld	r24, X
    3256:	11 97       	sbiw	r26, 0x01	; 1
    3258:	99 27       	eor	r25, r25
    325a:	87 fd       	sbrc	r24, 7
    325c:	90 95       	com	r25
    325e:	99 0f       	add	r25, r25
    3260:	88 0b       	sbc	r24, r24
    3262:	98 2f       	mov	r25, r24
    3264:	84 23       	and	r24, r20
    3266:	95 23       	and	r25, r21
    3268:	90 93 fc 03 	sts	0x03FC, r25
    326c:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    3270:	80 91 fb 03 	lds	r24, 0x03FB
    3274:	90 91 fc 03 	lds	r25, 0x03FC
    3278:	18 16       	cp	r1, r24
    327a:	19 06       	cpc	r1, r25
    327c:	4c f4       	brge	.+18     	; 0x3290 <start_vertical_speed_control_right+0x1c4>
    327e:	8d 91       	ld	r24, X+
    3280:	9c 91       	ld	r25, X
    3282:	11 97       	sbiw	r26, 0x01	; 1
    3284:	97 ff       	sbrs	r25, 7
    3286:	04 c0       	rjmp	.+8      	; 0x3290 <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    3288:	10 92 fc 03 	sts	0x03FC, r1
    328c:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    3290:	80 91 fb 03 	lds	r24, 0x03FB
    3294:	90 91 fc 03 	lds	r25, 0x03FC
    3298:	81 5c       	subi	r24, 0xC1	; 193
    329a:	9d 45       	sbci	r25, 0x5D	; 93
    329c:	34 f0       	brlt	.+12     	; 0x32aa <start_vertical_speed_control_right+0x1de>
    329e:	80 ec       	ldi	r24, 0xC0	; 192
    32a0:	9d e5       	ldi	r25, 0x5D	; 93
    32a2:	90 93 fc 03 	sts	0x03FC, r25
    32a6:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    32aa:	80 91 fb 03 	lds	r24, 0x03FB
    32ae:	90 91 fc 03 	lds	r25, 0x03FC
    32b2:	80 54       	subi	r24, 0x40	; 64
    32b4:	92 4a       	sbci	r25, 0xA2	; 162
    32b6:	34 f4       	brge	.+12     	; 0x32c4 <start_vertical_speed_control_right+0x1f8>
    32b8:	80 e4       	ldi	r24, 0x40	; 64
    32ba:	92 ea       	ldi	r25, 0xA2	; 162
    32bc:	90 93 fc 03 	sts	0x03FC, r25
    32c0:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    32c4:	80 91 fb 03 	lds	r24, 0x03FB
    32c8:	90 91 fc 03 	lds	r25, 0x03FC
    32cc:	74 e0       	ldi	r23, 0x04	; 4
    32ce:	95 95       	asr	r25
    32d0:	87 95       	ror	r24
    32d2:	7a 95       	dec	r23
    32d4:	e1 f7       	brne	.-8      	; 0x32ce <start_vertical_speed_control_right+0x202>
    32d6:	11 96       	adiw	r26, 0x01	; 1
    32d8:	9c 93       	st	X, r25
    32da:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    32dc:	81 50       	subi	r24, 0x01	; 1
    32de:	92 40       	sbci	r25, 0x02	; 2
    32e0:	2c f0       	brlt	.+10     	; 0x32ec <start_vertical_speed_control_right+0x220>
    32e2:	80 e0       	ldi	r24, 0x00	; 0
    32e4:	92 e0       	ldi	r25, 0x02	; 2
    32e6:	11 96       	adiw	r26, 0x01	; 1
    32e8:	9c 93       	st	X, r25
    32ea:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    32ec:	8d 91       	ld	r24, X+
    32ee:	9c 91       	ld	r25, X
    32f0:	11 97       	sbiw	r26, 0x01	; 1
    32f2:	80 50       	subi	r24, 0x00	; 0
    32f4:	9e 4f       	sbci	r25, 0xFE	; 254
    32f6:	24 f4       	brge	.+8      	; 0x3300 <start_vertical_speed_control_right+0x234>
    32f8:	80 e0       	ldi	r24, 0x00	; 0
    32fa:	9e ef       	ldi	r25, 0xFE	; 254
    32fc:	8d 93       	st	X+, r24
    32fe:	9c 93       	st	X, r25
    3300:	08 95       	ret

00003302 <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    3302:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    3304:	80 81       	ld	r24, Z
    3306:	91 81       	ldd	r25, Z+1	; 0x01
    3308:	89 2b       	or	r24, r25
    330a:	69 f4       	brne	.+26     	; 0x3326 <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    330c:	10 92 02 04 	sts	0x0402, r1
    3310:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    3314:	10 92 7b 05 	sts	0x057B, r1
    3318:	10 92 7a 05 	sts	0x057A, r1
		delta_right_speed_prev = 0;
    331c:	10 92 54 05 	sts	0x0554, r1
    3320:	10 92 53 05 	sts	0x0553, r1
    3324:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    3326:	60 91 7a 05 	lds	r22, 0x057A
    332a:	70 91 7b 05 	lds	r23, 0x057B
    332e:	70 93 54 05 	sts	0x0554, r23
    3332:	60 93 53 05 	sts	0x0553, r22
	if(*pwm_right >= 0) {
    3336:	80 81       	ld	r24, Z
    3338:	91 81       	ldd	r25, Z+1	; 0x01
    333a:	40 91 f1 03 	lds	r20, 0x03F1
    333e:	50 91 f2 03 	lds	r21, 0x03F2
    3342:	97 fd       	sbrc	r25, 7
    3344:	03 c0       	rjmp	.+6      	; 0x334c <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3346:	84 1b       	sub	r24, r20
    3348:	95 0b       	sbc	r25, r21
    334a:	02 c0       	rjmp	.+4      	; 0x3350 <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    334c:	84 0f       	add	r24, r20
    334e:	95 1f       	adc	r25, r21
    3350:	90 93 7b 05 	sts	0x057B, r25
    3354:	80 93 7a 05 	sts	0x057A, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3358:	20 91 7a 05 	lds	r18, 0x057A
    335c:	30 91 7b 05 	lds	r19, 0x057B
    3360:	80 91 01 04 	lds	r24, 0x0401
    3364:	90 91 02 04 	lds	r25, 0x0402
    3368:	82 0f       	add	r24, r18
    336a:	93 1f       	adc	r25, r19
    336c:	90 93 02 04 	sts	0x0402, r25
    3370:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    3374:	46 e0       	ldi	r20, 0x06	; 6
    3376:	81 34       	cpi	r24, 0x41	; 65
    3378:	94 07       	cpc	r25, r20
    337a:	1c f0       	brlt	.+6      	; 0x3382 <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    337c:	80 e4       	ldi	r24, 0x40	; 64
    337e:	96 e0       	ldi	r25, 0x06	; 6
    3380:	05 c0       	rjmp	.+10     	; 0x338c <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    3382:	80 5c       	subi	r24, 0xC0	; 192
    3384:	99 4f       	sbci	r25, 0xF9	; 249
    3386:	34 f4       	brge	.+12     	; 0x3394 <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    3388:	80 ec       	ldi	r24, 0xC0	; 192
    338a:	99 ef       	ldi	r25, 0xF9	; 249
    338c:	90 93 02 04 	sts	0x0402, r25
    3390:	80 93 01 04 	sts	0x0401, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    3394:	40 91 01 04 	lds	r20, 0x0401
    3398:	50 91 02 04 	lds	r21, 0x0402
    339c:	44 0f       	add	r20, r20
    339e:	55 1f       	adc	r21, r21
    33a0:	89 e1       	ldi	r24, 0x19	; 25
    33a2:	90 e0       	ldi	r25, 0x00	; 0
    33a4:	dc 01       	movw	r26, r24
    33a6:	2a 9f       	mul	r18, r26
    33a8:	c0 01       	movw	r24, r0
    33aa:	2b 9f       	mul	r18, r27
    33ac:	90 0d       	add	r25, r0
    33ae:	3a 9f       	mul	r19, r26
    33b0:	90 0d       	add	r25, r0
    33b2:	11 24       	eor	r1, r1
    33b4:	48 0f       	add	r20, r24
    33b6:	59 1f       	adc	r21, r25
    33b8:	cb 01       	movw	r24, r22
    33ba:	82 1b       	sub	r24, r18
    33bc:	93 0b       	sbc	r25, r19
    33be:	9c 01       	movw	r18, r24
    33c0:	88 0f       	add	r24, r24
    33c2:	99 1f       	adc	r25, r25
    33c4:	82 0f       	add	r24, r18
    33c6:	93 1f       	adc	r25, r19
    33c8:	48 0f       	add	r20, r24
    33ca:	59 1f       	adc	r21, r25
    33cc:	80 81       	ld	r24, Z
    33ce:	91 81       	ldd	r25, Z+1	; 0x01
    33d0:	b3 e0       	ldi	r27, 0x03	; 3
    33d2:	88 0f       	add	r24, r24
    33d4:	99 1f       	adc	r25, r25
    33d6:	ba 95       	dec	r27
    33d8:	e1 f7       	brne	.-8      	; 0x33d2 <start_horizontal_speed_control_right+0xd0>
    33da:	48 0f       	add	r20, r24
    33dc:	59 1f       	adc	r21, r25
    33de:	50 93 fc 03 	sts	0x03FC, r21
    33e2:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    33e6:	57 ff       	sbrs	r21, 7
    33e8:	0d c0       	rjmp	.+26     	; 0x3404 <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    33ea:	81 81       	ldd	r24, Z+1	; 0x01
    33ec:	99 27       	eor	r25, r25
    33ee:	87 fd       	sbrc	r24, 7
    33f0:	90 95       	com	r25
    33f2:	99 0f       	add	r25, r25
    33f4:	88 0b       	sbc	r24, r24
    33f6:	98 2f       	mov	r25, r24
    33f8:	84 23       	and	r24, r20
    33fa:	95 23       	and	r25, r21
    33fc:	90 93 fc 03 	sts	0x03FC, r25
    3400:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    3404:	80 91 fb 03 	lds	r24, 0x03FB
    3408:	90 91 fc 03 	lds	r25, 0x03FC
    340c:	18 16       	cp	r1, r24
    340e:	19 06       	cpc	r1, r25
    3410:	44 f4       	brge	.+16     	; 0x3422 <start_horizontal_speed_control_right+0x120>
    3412:	80 81       	ld	r24, Z
    3414:	91 81       	ldd	r25, Z+1	; 0x01
    3416:	97 ff       	sbrs	r25, 7
    3418:	04 c0       	rjmp	.+8      	; 0x3422 <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    341a:	10 92 fc 03 	sts	0x03FC, r1
    341e:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    3422:	80 91 fb 03 	lds	r24, 0x03FB
    3426:	90 91 fc 03 	lds	r25, 0x03FC
    342a:	81 5c       	subi	r24, 0xC1	; 193
    342c:	9d 45       	sbci	r25, 0x5D	; 93
    342e:	34 f0       	brlt	.+12     	; 0x343c <start_horizontal_speed_control_right+0x13a>
    3430:	80 ec       	ldi	r24, 0xC0	; 192
    3432:	9d e5       	ldi	r25, 0x5D	; 93
    3434:	90 93 fc 03 	sts	0x03FC, r25
    3438:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    343c:	80 91 fb 03 	lds	r24, 0x03FB
    3440:	90 91 fc 03 	lds	r25, 0x03FC
    3444:	80 54       	subi	r24, 0x40	; 64
    3446:	92 4a       	sbci	r25, 0xA2	; 162
    3448:	34 f4       	brge	.+12     	; 0x3456 <start_horizontal_speed_control_right+0x154>
    344a:	80 e4       	ldi	r24, 0x40	; 64
    344c:	92 ea       	ldi	r25, 0xA2	; 162
    344e:	90 93 fc 03 	sts	0x03FC, r25
    3452:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3456:	80 91 fb 03 	lds	r24, 0x03FB
    345a:	90 91 fc 03 	lds	r25, 0x03FC
    345e:	74 e0       	ldi	r23, 0x04	; 4
    3460:	95 95       	asr	r25
    3462:	87 95       	ror	r24
    3464:	7a 95       	dec	r23
    3466:	e1 f7       	brne	.-8      	; 0x3460 <start_horizontal_speed_control_right+0x15e>
    3468:	91 83       	std	Z+1, r25	; 0x01
    346a:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    346c:	18 16       	cp	r1, r24
    346e:	19 06       	cpc	r1, r25
    3470:	14 f4       	brge	.+4      	; 0x3476 <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    3472:	4e 96       	adiw	r24, 0x1e	; 30
    3474:	03 c0       	rjmp	.+6      	; 0x347c <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    3476:	00 97       	sbiw	r24, 0x00	; 0
    3478:	19 f0       	breq	.+6      	; 0x3480 <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    347a:	4e 97       	sbiw	r24, 0x1e	; 30
    347c:	91 83       	std	Z+1, r25	; 0x01
    347e:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    3480:	80 81       	ld	r24, Z
    3482:	91 81       	ldd	r25, Z+1	; 0x01
    3484:	81 50       	subi	r24, 0x01	; 1
    3486:	92 40       	sbci	r25, 0x02	; 2
    3488:	24 f0       	brlt	.+8      	; 0x3492 <start_horizontal_speed_control_right+0x190>
    348a:	80 e0       	ldi	r24, 0x00	; 0
    348c:	92 e0       	ldi	r25, 0x02	; 2
    348e:	91 83       	std	Z+1, r25	; 0x01
    3490:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    3492:	80 81       	ld	r24, Z
    3494:	91 81       	ldd	r25, Z+1	; 0x01
    3496:	80 50       	subi	r24, 0x00	; 0
    3498:	9e 4f       	sbci	r25, 0xFE	; 254
    349a:	24 f4       	brge	.+8      	; 0x34a4 <start_horizontal_speed_control_right+0x1a2>
    349c:	80 e0       	ldi	r24, 0x00	; 0
    349e:	9e ef       	ldi	r25, 0xFE	; 254
    34a0:	91 83       	std	Z+1, r25	; 0x01
    34a2:	80 83       	st	Z, r24
    34a4:	08 95       	ret

000034a6 <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    34a6:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    34a8:	80 81       	ld	r24, Z
    34aa:	91 81       	ldd	r25, Z+1	; 0x01
    34ac:	89 2b       	or	r24, r25
    34ae:	69 f4       	brne	.+26     	; 0x34ca <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    34b0:	10 92 00 04 	sts	0x0400, r1
    34b4:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    34b8:	10 92 52 05 	sts	0x0552, r1
    34bc:	10 92 51 05 	sts	0x0551, r1
		delta_left_speed_prev = 0;
    34c0:	10 92 6c 05 	sts	0x056C, r1
    34c4:	10 92 6b 05 	sts	0x056B, r1
    34c8:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    34ca:	60 91 51 05 	lds	r22, 0x0551
    34ce:	70 91 52 05 	lds	r23, 0x0552
    34d2:	70 93 6c 05 	sts	0x056C, r23
    34d6:	60 93 6b 05 	sts	0x056B, r22
	if(*pwm_left >= 0) {
    34da:	80 81       	ld	r24, Z
    34dc:	91 81       	ldd	r25, Z+1	; 0x01
    34de:	40 91 ef 03 	lds	r20, 0x03EF
    34e2:	50 91 f0 03 	lds	r21, 0x03F0
    34e6:	97 fd       	sbrc	r25, 7
    34e8:	03 c0       	rjmp	.+6      	; 0x34f0 <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    34ea:	84 1b       	sub	r24, r20
    34ec:	95 0b       	sbc	r25, r21
    34ee:	02 c0       	rjmp	.+4      	; 0x34f4 <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    34f0:	84 0f       	add	r24, r20
    34f2:	95 1f       	adc	r25, r21
    34f4:	90 93 52 05 	sts	0x0552, r25
    34f8:	80 93 51 05 	sts	0x0551, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    34fc:	20 91 51 05 	lds	r18, 0x0551
    3500:	30 91 52 05 	lds	r19, 0x0552
    3504:	80 91 ff 03 	lds	r24, 0x03FF
    3508:	90 91 00 04 	lds	r25, 0x0400
    350c:	82 0f       	add	r24, r18
    350e:	93 1f       	adc	r25, r19
    3510:	90 93 00 04 	sts	0x0400, r25
    3514:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    3518:	46 e0       	ldi	r20, 0x06	; 6
    351a:	81 34       	cpi	r24, 0x41	; 65
    351c:	94 07       	cpc	r25, r20
    351e:	1c f0       	brlt	.+6      	; 0x3526 <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    3520:	80 e4       	ldi	r24, 0x40	; 64
    3522:	96 e0       	ldi	r25, 0x06	; 6
    3524:	05 c0       	rjmp	.+10     	; 0x3530 <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    3526:	80 5c       	subi	r24, 0xC0	; 192
    3528:	99 4f       	sbci	r25, 0xF9	; 249
    352a:	34 f4       	brge	.+12     	; 0x3538 <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    352c:	80 ec       	ldi	r24, 0xC0	; 192
    352e:	99 ef       	ldi	r25, 0xF9	; 249
    3530:	90 93 00 04 	sts	0x0400, r25
    3534:	80 93 ff 03 	sts	0x03FF, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    3538:	40 91 ff 03 	lds	r20, 0x03FF
    353c:	50 91 00 04 	lds	r21, 0x0400
    3540:	44 0f       	add	r20, r20
    3542:	55 1f       	adc	r21, r21
    3544:	89 e1       	ldi	r24, 0x19	; 25
    3546:	90 e0       	ldi	r25, 0x00	; 0
    3548:	dc 01       	movw	r26, r24
    354a:	2a 9f       	mul	r18, r26
    354c:	c0 01       	movw	r24, r0
    354e:	2b 9f       	mul	r18, r27
    3550:	90 0d       	add	r25, r0
    3552:	3a 9f       	mul	r19, r26
    3554:	90 0d       	add	r25, r0
    3556:	11 24       	eor	r1, r1
    3558:	48 0f       	add	r20, r24
    355a:	59 1f       	adc	r21, r25
    355c:	cb 01       	movw	r24, r22
    355e:	82 1b       	sub	r24, r18
    3560:	93 0b       	sbc	r25, r19
    3562:	9c 01       	movw	r18, r24
    3564:	88 0f       	add	r24, r24
    3566:	99 1f       	adc	r25, r25
    3568:	82 0f       	add	r24, r18
    356a:	93 1f       	adc	r25, r19
    356c:	48 0f       	add	r20, r24
    356e:	59 1f       	adc	r21, r25
    3570:	80 81       	ld	r24, Z
    3572:	91 81       	ldd	r25, Z+1	; 0x01
    3574:	33 e0       	ldi	r19, 0x03	; 3
    3576:	88 0f       	add	r24, r24
    3578:	99 1f       	adc	r25, r25
    357a:	3a 95       	dec	r19
    357c:	e1 f7       	brne	.-8      	; 0x3576 <start_horizontal_speed_control_left+0xd0>
    357e:	48 0f       	add	r20, r24
    3580:	59 1f       	adc	r21, r25
    3582:	50 93 fe 03 	sts	0x03FE, r21
    3586:	40 93 fd 03 	sts	0x03FD, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    358a:	57 ff       	sbrs	r21, 7
    358c:	0d c0       	rjmp	.+26     	; 0x35a8 <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    358e:	81 81       	ldd	r24, Z+1	; 0x01
    3590:	99 27       	eor	r25, r25
    3592:	87 fd       	sbrc	r24, 7
    3594:	90 95       	com	r25
    3596:	99 0f       	add	r25, r25
    3598:	88 0b       	sbc	r24, r24
    359a:	98 2f       	mov	r25, r24
    359c:	84 23       	and	r24, r20
    359e:	95 23       	and	r25, r21
    35a0:	90 93 fe 03 	sts	0x03FE, r25
    35a4:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    35a8:	80 91 fd 03 	lds	r24, 0x03FD
    35ac:	90 91 fe 03 	lds	r25, 0x03FE
    35b0:	18 16       	cp	r1, r24
    35b2:	19 06       	cpc	r1, r25
    35b4:	44 f4       	brge	.+16     	; 0x35c6 <start_horizontal_speed_control_left+0x120>
    35b6:	80 81       	ld	r24, Z
    35b8:	91 81       	ldd	r25, Z+1	; 0x01
    35ba:	97 ff       	sbrs	r25, 7
    35bc:	04 c0       	rjmp	.+8      	; 0x35c6 <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    35be:	10 92 fe 03 	sts	0x03FE, r1
    35c2:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    35c6:	80 91 fd 03 	lds	r24, 0x03FD
    35ca:	90 91 fe 03 	lds	r25, 0x03FE
    35ce:	81 5c       	subi	r24, 0xC1	; 193
    35d0:	9d 45       	sbci	r25, 0x5D	; 93
    35d2:	34 f0       	brlt	.+12     	; 0x35e0 <start_horizontal_speed_control_left+0x13a>
    35d4:	80 ec       	ldi	r24, 0xC0	; 192
    35d6:	9d e5       	ldi	r25, 0x5D	; 93
    35d8:	90 93 fe 03 	sts	0x03FE, r25
    35dc:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    35e0:	80 91 fd 03 	lds	r24, 0x03FD
    35e4:	90 91 fe 03 	lds	r25, 0x03FE
    35e8:	80 54       	subi	r24, 0x40	; 64
    35ea:	92 4a       	sbci	r25, 0xA2	; 162
    35ec:	34 f4       	brge	.+12     	; 0x35fa <start_horizontal_speed_control_left+0x154>
    35ee:	80 e4       	ldi	r24, 0x40	; 64
    35f0:	92 ea       	ldi	r25, 0xA2	; 162
    35f2:	90 93 fe 03 	sts	0x03FE, r25
    35f6:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    35fa:	80 91 fd 03 	lds	r24, 0x03FD
    35fe:	90 91 fe 03 	lds	r25, 0x03FE
    3602:	b4 e0       	ldi	r27, 0x04	; 4
    3604:	95 95       	asr	r25
    3606:	87 95       	ror	r24
    3608:	ba 95       	dec	r27
    360a:	e1 f7       	brne	.-8      	; 0x3604 <start_horizontal_speed_control_left+0x15e>
    360c:	91 83       	std	Z+1, r25	; 0x01
    360e:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    3610:	18 16       	cp	r1, r24
    3612:	19 06       	cpc	r1, r25
    3614:	14 f4       	brge	.+4      	; 0x361a <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    3616:	4e 96       	adiw	r24, 0x1e	; 30
    3618:	03 c0       	rjmp	.+6      	; 0x3620 <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    361a:	00 97       	sbiw	r24, 0x00	; 0
    361c:	19 f0       	breq	.+6      	; 0x3624 <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    361e:	4e 97       	sbiw	r24, 0x1e	; 30
    3620:	91 83       	std	Z+1, r25	; 0x01
    3622:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3624:	80 81       	ld	r24, Z
    3626:	91 81       	ldd	r25, Z+1	; 0x01
    3628:	81 50       	subi	r24, 0x01	; 1
    362a:	92 40       	sbci	r25, 0x02	; 2
    362c:	24 f0       	brlt	.+8      	; 0x3636 <start_horizontal_speed_control_left+0x190>
    362e:	80 e0       	ldi	r24, 0x00	; 0
    3630:	92 e0       	ldi	r25, 0x02	; 2
    3632:	91 83       	std	Z+1, r25	; 0x01
    3634:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3636:	80 81       	ld	r24, Z
    3638:	91 81       	ldd	r25, Z+1	; 0x01
    363a:	80 50       	subi	r24, 0x00	; 0
    363c:	9e 4f       	sbci	r25, 0xFE	; 254
    363e:	24 f4       	brge	.+8      	; 0x3648 <start_horizontal_speed_control_left+0x1a2>
    3640:	80 e0       	ldi	r24, 0x00	; 0
    3642:	9e ef       	ldi	r25, 0xFE	; 254
    3644:	91 83       	std	Z+1, r25	; 0x01
    3646:	80 83       	st	Z, r24
    3648:	08 95       	ret

0000364a <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    364a:	20 91 0e 04 	lds	r18, 0x040E
    364e:	80 e0       	ldi	r24, 0x00	; 0
    3650:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    3652:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    3654:	37 e2       	ldi	r19, 0x27	; 39
    3656:	80 31       	cpi	r24, 0x10	; 16
    3658:	93 07       	cpc	r25, r19
    365a:	08 f0       	brcs	.+2      	; 0x365e <SPI_WAIT+0x14>
    365c:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    365e:	0d b4       	in	r0, 0x2d	; 45
    3660:	07 fe       	sbrs	r0, 7
    3662:	f7 cf       	rjmp	.-18     	; 0x3652 <SPI_WAIT+0x8>
    3664:	20 93 0e 04 	sts	0x040E, r18
			return;
		}
	}
}
    3668:	08 95       	ret

0000366a <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    366a:	84 b1       	in	r24, 0x04	; 4
    366c:	80 7f       	andi	r24, 0xF0	; 240
    366e:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    3670:	84 b1       	in	r24, 0x04	; 4
    3672:	87 60       	ori	r24, 0x07	; 7
    3674:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    3676:	80 e5       	ldi	r24, 0x50	; 80
    3678:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    367a:	8d b5       	in	r24, 0x2d	; 45
    367c:	81 60       	ori	r24, 0x01	; 1
    367e:	8d bd       	out	0x2d, r24	; 45

}
    3680:	08 95       	ret

00003682 <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    3682:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    3684:	1d bc       	out	0x2d, r1	; 45
}
    3686:	08 95       	ret

00003688 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    3688:	df 92       	push	r13
    368a:	ef 92       	push	r14
    368c:	ff 92       	push	r15
    368e:	0f 93       	push	r16
    3690:	1f 93       	push	r17
    3692:	cf 93       	push	r28
    3694:	df 93       	push	r29
    3696:	7c 01       	movw	r14, r24
    3698:	d4 2e       	mov	r13, r20
    369a:	8b 01       	movw	r16, r22
    369c:	c0 e0       	ldi	r28, 0x00	; 0
    369e:	d0 e0       	ldi	r29, 0x00	; 0
    36a0:	10 c0       	rjmp	.+32     	; 0x36c2 <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    36a2:	f7 01       	movw	r30, r14
    36a4:	ec 0f       	add	r30, r28
    36a6:	fd 1f       	adc	r31, r29
    36a8:	80 81       	ld	r24, Z
    36aa:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    36ac:	0e 94 25 1b 	call	0x364a	; 0x364a <SPI_WAIT>
		  if(spiCommError) {
    36b0:	80 91 0e 04 	lds	r24, 0x040E
    36b4:	88 23       	and	r24, r24
    36b6:	39 f4       	brne	.+14     	; 0x36c6 <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    36b8:	8e b5       	in	r24, 0x2e	; 46
    36ba:	f8 01       	movw	r30, r16
    36bc:	81 93       	st	Z+, r24
    36be:	8f 01       	movw	r16, r30
    36c0:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    36c2:	cd 15       	cp	r28, r13
    36c4:	70 f3       	brcs	.-36     	; 0x36a2 <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    36c6:	df 91       	pop	r29
    36c8:	cf 91       	pop	r28
    36ca:	1f 91       	pop	r17
    36cc:	0f 91       	pop	r16
    36ce:	ff 90       	pop	r15
    36d0:	ef 90       	pop	r14
    36d2:	df 90       	pop	r13
    36d4:	08 95       	ret

000036d6 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    36d6:	0f 93       	push	r16
    36d8:	1f 93       	push	r17
    36da:	cf 93       	push	r28
    36dc:	df 93       	push	r29
    36de:	06 2f       	mov	r16, r22
    36e0:	ec 01       	movw	r28, r24
    36e2:	10 e0       	ldi	r17, 0x00	; 0
    36e4:	09 c0       	rjmp	.+18     	; 0x36f8 <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    36e6:	89 91       	ld	r24, Y+
    36e8:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    36ea:	0e 94 25 1b 	call	0x364a	; 0x364a <SPI_WAIT>
		  if(spiCommError) {
    36ee:	80 91 0e 04 	lds	r24, 0x040E
    36f2:	88 23       	and	r24, r24
    36f4:	19 f4       	brne	.+6      	; 0x36fc <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    36f6:	1f 5f       	subi	r17, 0xFF	; 255
    36f8:	10 17       	cp	r17, r16
    36fa:	a8 f3       	brcs	.-22     	; 0x36e6 <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    36fc:	df 91       	pop	r29
    36fe:	cf 91       	pop	r28
    3700:	1f 91       	pop	r17
    3702:	0f 91       	pop	r16
    3704:	08 95       	ret

00003706 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    3706:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    3708:	0e 94 25 1b 	call	0x364a	; 0x364a <SPI_WAIT>
    return SPDR;
    370c:	8e b5       	in	r24, 0x2e	; 46
}
    370e:	08 95       	ret

00003710 <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    3710:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    3714:	10 92 bc 00 	sts	0x00BC, r1
}
    3718:	08 95       	ret

0000371a <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    371a:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    371c:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    371e:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    3722:	81 e0       	ldi	r24, 0x01	; 1
    3724:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    3728:	08 95       	ret

0000372a <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    372a:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    372c:	84 ea       	ldi	r24, 0xA4	; 164
    372e:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    3732:	80 91 bc 00 	lds	r24, 0x00BC
    3736:	87 ff       	sbrs	r24, 7
    3738:	fc cf       	rjmp	.-8      	; 0x3732 <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    373a:	80 91 b9 00 	lds	r24, 0x00B9
    373e:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    3740:	88 30       	cpi	r24, 0x08	; 8
    3742:	21 f0       	breq	.+8      	; 0x374c <i2c_start+0x22>
    3744:	80 31       	cpi	r24, 0x10	; 16
    3746:	11 f0       	breq	.+4      	; 0x374c <i2c_start+0x22>
    3748:	81 e0       	ldi	r24, 0x01	; 1
    374a:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    374c:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    3750:	84 e8       	ldi	r24, 0x84	; 132
    3752:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    3756:	80 91 bc 00 	lds	r24, 0x00BC
    375a:	87 ff       	sbrs	r24, 7
    375c:	fc cf       	rjmp	.-8      	; 0x3756 <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    375e:	90 91 b9 00 	lds	r25, 0x00B9
    3762:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    3764:	98 31       	cpi	r25, 0x18	; 24
    3766:	11 f4       	brne	.+4      	; 0x376c <i2c_start+0x42>
    3768:	80 e0       	ldi	r24, 0x00	; 0
    376a:	08 95       	ret
    376c:	80 e0       	ldi	r24, 0x00	; 0
    376e:	90 34       	cpi	r25, 0x40	; 64
    3770:	09 f0       	breq	.+2      	; 0x3774 <i2c_start+0x4a>
    3772:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    3774:	08 95       	ret

00003776 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    3776:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3778:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    377a:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    377c:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    377e:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    3782:	80 91 bc 00 	lds	r24, 0x00BC
    3786:	87 ff       	sbrs	r24, 7
    3788:	fc cf       	rjmp	.-8      	; 0x3782 <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    378a:	80 91 b9 00 	lds	r24, 0x00B9
    378e:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    3790:	88 30       	cpi	r24, 0x08	; 8
    3792:	11 f0       	breq	.+4      	; 0x3798 <i2c_start_wait+0x22>
    3794:	80 31       	cpi	r24, 0x10	; 16
    3796:	99 f7       	brne	.-26     	; 0x377e <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    3798:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    379c:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    37a0:	80 91 bc 00 	lds	r24, 0x00BC
    37a4:	87 ff       	sbrs	r24, 7
    37a6:	fc cf       	rjmp	.-8      	; 0x37a0 <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    37a8:	80 91 b9 00 	lds	r24, 0x00B9
    37ac:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    37ae:	80 32       	cpi	r24, 0x20	; 32
    37b0:	11 f0       	breq	.+4      	; 0x37b6 <i2c_start_wait+0x40>
    37b2:	88 35       	cpi	r24, 0x58	; 88
    37b4:	39 f4       	brne	.+14     	; 0x37c4 <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    37b6:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    37ba:	80 91 bc 00 	lds	r24, 0x00BC
    37be:	84 fd       	sbrc	r24, 4
    37c0:	fc cf       	rjmp	.-8      	; 0x37ba <i2c_start_wait+0x44>
    37c2:	dd cf       	rjmp	.-70     	; 0x377e <i2c_start_wait+0x8>
    37c4:	08 95       	ret

000037c6 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    37c6:	0e 94 95 1b 	call	0x372a	; 0x372a <i2c_start>

}/* i2c_rep_start */
    37ca:	08 95       	ret

000037cc <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    37cc:	84 e9       	ldi	r24, 0x94	; 148
    37ce:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    37d2:	80 91 bc 00 	lds	r24, 0x00BC
    37d6:	84 fd       	sbrc	r24, 4
    37d8:	fc cf       	rjmp	.-8      	; 0x37d2 <i2c_stop+0x6>

}/* i2c_stop */
    37da:	08 95       	ret

000037dc <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    37dc:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    37e0:	84 e8       	ldi	r24, 0x84	; 132
    37e2:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    37e6:	80 91 bc 00 	lds	r24, 0x00BC
    37ea:	87 ff       	sbrs	r24, 7
    37ec:	fc cf       	rjmp	.-8      	; 0x37e6 <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    37ee:	80 91 b9 00 	lds	r24, 0x00B9
    37f2:	90 e0       	ldi	r25, 0x00	; 0
    37f4:	88 7f       	andi	r24, 0xF8	; 248
    37f6:	88 32       	cpi	r24, 0x28	; 40
    37f8:	09 f0       	breq	.+2      	; 0x37fc <i2c_write+0x20>
    37fa:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    37fc:	89 2f       	mov	r24, r25
    37fe:	08 95       	ret

00003800 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    3800:	84 ec       	ldi	r24, 0xC4	; 196
    3802:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    3806:	80 91 bc 00 	lds	r24, 0x00BC
    380a:	87 ff       	sbrs	r24, 7
    380c:	fc cf       	rjmp	.-8      	; 0x3806 <i2c_readAck+0x6>

    return TWDR;
    380e:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    3812:	08 95       	ret

00003814 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    3814:	84 e8       	ldi	r24, 0x84	; 132
    3816:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    381a:	80 91 bc 00 	lds	r24, 0x00BC
    381e:	87 ff       	sbrs	r24, 7
    3820:	fc cf       	rjmp	.-8      	; 0x381a <i2c_readNak+0x6>
	
    return TWDR;
    3822:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    3826:	08 95       	ret

00003828 <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    3828:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    382c:	80 e1       	ldi	r24, 0x10	; 16
    382e:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    3832:	e0 ec       	ldi	r30, 0xC0	; 192
    3834:	f0 e0       	ldi	r31, 0x00	; 0
    3836:	80 81       	ld	r24, Z
    3838:	82 60       	ori	r24, 0x02	; 2
    383a:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    383c:	e1 ec       	ldi	r30, 0xC1	; 193
    383e:	f0 e0       	ldi	r31, 0x00	; 0
    3840:	80 81       	ld	r24, Z
    3842:	88 69       	ori	r24, 0x98	; 152
    3844:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    3846:	e2 ec       	ldi	r30, 0xC2	; 194
    3848:	f0 e0       	ldi	r31, 0x00	; 0
    384a:	80 81       	ld	r24, Z
    384c:	86 60       	ori	r24, 0x06	; 6
    384e:	80 83       	st	Z, r24



}
    3850:	08 95       	ret

00003852 <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    3852:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    3856:	80 e1       	ldi	r24, 0x10	; 16
    3858:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    385c:	e8 ec       	ldi	r30, 0xC8	; 200
    385e:	f0 e0       	ldi	r31, 0x00	; 0
    3860:	80 81       	ld	r24, Z
    3862:	82 60       	ori	r24, 0x02	; 2
    3864:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    3866:	e9 ec       	ldi	r30, 0xC9	; 201
    3868:	f0 e0       	ldi	r31, 0x00	; 0
    386a:	80 81       	ld	r24, Z
    386c:	88 61       	ori	r24, 0x18	; 24
    386e:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    3870:	ea ec       	ldi	r30, 0xCA	; 202
    3872:	f0 e0       	ldi	r31, 0x00	; 0
    3874:	80 81       	ld	r24, Z
    3876:	86 60       	ori	r24, 0x06	; 6
    3878:	80 83       	st	Z, r24

}
    387a:	08 95       	ret

0000387c <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    387c:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    3880:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    3884:	10 92 c2 00 	sts	0x00C2, r1

}
    3888:	08 95       	ret

0000388a <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    388a:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    388c:	80 91 c0 00 	lds	r24, 0x00C0
    3890:	85 ff       	sbrs	r24, 5
    3892:	fc cf       	rjmp	.-8      	; 0x388c <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    3894:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    3898:	66 23       	and	r22, r22
    389a:	21 f0       	breq	.+8      	; 0x38a4 <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    389c:	80 91 c0 00 	lds	r24, 0x00C0
    38a0:	86 ff       	sbrs	r24, 6
    38a2:	fc cf       	rjmp	.-8      	; 0x389c <usart0Transmit+0x12>
    38a4:	08 95       	ret

000038a6 <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    38a6:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    38a8:	80 91 c8 00 	lds	r24, 0x00C8
    38ac:	85 ff       	sbrs	r24, 5
    38ae:	fc cf       	rjmp	.-8      	; 0x38a8 <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    38b0:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    38b4:	66 23       	and	r22, r22
    38b6:	21 f0       	breq	.+8      	; 0x38c0 <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    38b8:	80 91 c8 00 	lds	r24, 0x00C8
    38bc:	86 ff       	sbrs	r24, 6
    38be:	fc cf       	rjmp	.-8      	; 0x38b8 <usart1Transmit+0x12>
    38c0:	08 95       	ret

000038c2 <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    38c2:	80 91 c0 00 	lds	r24, 0x00C0
    38c6:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    38c8:	88 1f       	adc	r24, r24
    38ca:	88 27       	eor	r24, r24
    38cc:	88 1f       	adc	r24, r24
    38ce:	08 95       	ret

000038d0 <usart0Receive>:

unsigned char usart0Receive() {
    38d0:	20 e0       	ldi	r18, 0x00	; 0
    38d2:	30 e0       	ldi	r19, 0x00	; 0
    38d4:	05 c0       	rjmp	.+10     	; 0x38e0 <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    38d6:	81 e0       	ldi	r24, 0x01	; 1
    38d8:	80 93 11 04 	sts	0x0411, r24
    38dc:	80 e0       	ldi	r24, 0x00	; 0
    38de:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    38e0:	80 91 c0 00 	lds	r24, 0x00C0
    38e4:	87 ff       	sbrs	r24, 7
    38e6:	03 c0       	rjmp	.+6      	; 0x38ee <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    38e8:	80 91 c6 00 	lds	r24, 0x00C6

}
    38ec:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    38ee:	2f 5f       	subi	r18, 0xFF	; 255
    38f0:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    38f2:	27 39       	cpi	r18, 0x97	; 151
    38f4:	31 05       	cpc	r19, r1
    38f6:	a1 f7       	brne	.-24     	; 0x38e0 <usart0Receive+0x10>
    38f8:	ee cf       	rjmp	.-36     	; 0x38d6 <usart0Receive+0x6>

000038fa <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    38fa:	1f 92       	push	r1
    38fc:	0f 92       	push	r0
    38fe:	0f b6       	in	r0, 0x3f	; 63
    3900:	0f 92       	push	r0
    3902:	0b b6       	in	r0, 0x3b	; 59
    3904:	0f 92       	push	r0
    3906:	11 24       	eor	r1, r1
    3908:	2f 93       	push	r18
    390a:	8f 93       	push	r24
    390c:	9f 93       	push	r25
    390e:	ef 93       	push	r30
    3910:	ff 93       	push	r31
	byteCount++;
    3912:	80 91 12 04 	lds	r24, 0x0412
    3916:	90 91 13 04 	lds	r25, 0x0413
    391a:	01 96       	adiw	r24, 0x01	; 1
    391c:	90 93 13 04 	sts	0x0413, r25
    3920:	80 93 12 04 	sts	0x0412, r24
	if(byteCount <= UART_BUFF_SIZE) {
    3924:	81 50       	subi	r24, 0x01	; 1
    3926:	91 40       	sbci	r25, 0x01	; 1
    3928:	60 f4       	brcc	.+24     	; 0x3942 <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    392a:	80 91 14 05 	lds	r24, 0x0514
    392e:	90 91 c6 00 	lds	r25, 0x00C6
    3932:	e8 2f       	mov	r30, r24
    3934:	f0 e0       	ldi	r31, 0x00	; 0
    3936:	ec 5e       	subi	r30, 0xEC	; 236
    3938:	fb 4f       	sbci	r31, 0xFB	; 251
    393a:	90 83       	st	Z, r25
		nextByteIndex++;
    393c:	8f 5f       	subi	r24, 0xFF	; 255
    393e:	80 93 14 05 	sts	0x0514, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    3942:	ff 91       	pop	r31
    3944:	ef 91       	pop	r30
    3946:	9f 91       	pop	r25
    3948:	8f 91       	pop	r24
    394a:	2f 91       	pop	r18
    394c:	0f 90       	pop	r0
    394e:	0b be       	out	0x3b, r0	; 59
    3950:	0f 90       	pop	r0
    3952:	0f be       	out	0x3f, r0	; 63
    3954:	0f 90       	pop	r0
    3956:	1f 90       	pop	r1
    3958:	18 95       	reti

0000395a <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    395a:	86 b1       	in	r24, 0x06	; 6
    395c:	46 b1       	in	r20, 0x06	; 6
    395e:	26 b1       	in	r18, 0x06	; 6
    3960:	66 b1       	in	r22, 0x06	; 6
    3962:	30 e0       	ldi	r19, 0x00	; 0
    3964:	28 70       	andi	r18, 0x08	; 8
    3966:	30 70       	andi	r19, 0x00	; 0
    3968:	f3 e0       	ldi	r31, 0x03	; 3
    396a:	35 95       	asr	r19
    396c:	27 95       	ror	r18
    396e:	fa 95       	dec	r31
    3970:	e1 f7       	brne	.-8      	; 0x396a <getSelector+0x10>
    3972:	22 0f       	add	r18, r18
    3974:	33 1f       	adc	r19, r19
    3976:	50 e0       	ldi	r21, 0x00	; 0
    3978:	44 70       	andi	r20, 0x04	; 4
    397a:	50 70       	andi	r21, 0x00	; 0
    397c:	55 95       	asr	r21
    397e:	47 95       	ror	r20
    3980:	55 95       	asr	r21
    3982:	47 95       	ror	r20
    3984:	24 0f       	add	r18, r20
    3986:	35 1f       	adc	r19, r21
    3988:	22 0f       	add	r18, r18
    398a:	33 1f       	adc	r19, r19
    398c:	70 e0       	ldi	r23, 0x00	; 0
    398e:	62 70       	andi	r22, 0x02	; 2
    3990:	70 70       	andi	r23, 0x00	; 0
    3992:	75 95       	asr	r23
    3994:	67 95       	ror	r22
    3996:	26 0f       	add	r18, r22
    3998:	37 1f       	adc	r19, r23
    399a:	22 0f       	add	r18, r18
    399c:	33 1f       	adc	r19, r19
    399e:	81 70       	andi	r24, 0x01	; 1
}
    39a0:	82 0f       	add	r24, r18
    39a2:	08 95       	ret

000039a4 <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    39a4:	1f 92       	push	r1
    39a6:	0f 92       	push	r0
    39a8:	0f b6       	in	r0, 0x3f	; 63
    39aa:	0f 92       	push	r0
    39ac:	11 24       	eor	r1, r1

}
    39ae:	0f 90       	pop	r0
    39b0:	0f be       	out	0x3f, r0	; 63
    39b2:	0f 90       	pop	r0
    39b4:	1f 90       	pop	r1
    39b6:	18 95       	reti

000039b8 <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    39b8:	60 91 36 05 	lds	r22, 0x0536
    39bc:	70 91 37 05 	lds	r23, 0x0537
	return clockTick;
}
    39c0:	80 91 38 05 	lds	r24, 0x0538
    39c4:	90 91 39 05 	lds	r25, 0x0539
    39c8:	08 95       	ret

000039ca <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    39ca:	81 e0       	ldi	r24, 0x01	; 1
    39cc:	80 93 c5 03 	sts	0x03C5, r24
}
    39d0:	08 95       	ret

000039d2 <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    39d2:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    39d4:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    39d6:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    39d8:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    39dc:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    39e0:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    39e4:	8e ef       	ldi	r24, 0xFE	; 254
    39e6:	9f e0       	ldi	r25, 0x0F	; 15
    39e8:	0e 94 06 25 	call	0x4a0c	; 0x4a0c <__eerd_word_m2560>
    39ec:	90 93 0c 04 	sts	0x040C, r25
    39f0:	80 93 0b 04 	sts	0x040B, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    39f4:	8d ef       	ldi	r24, 0xFD	; 253
    39f6:	9f e0       	ldi	r25, 0x0F	; 15
    39f8:	0e 94 fe 24 	call	0x49fc	; 0x49fc <__eerd_byte_m2560>
    39fc:	98 2f       	mov	r25, r24
    39fe:	80 93 50 05 	sts	0x0550, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    3a02:	81 50       	subi	r24, 0x01	; 1
    3a04:	8e 3f       	cpi	r24, 0xFE	; 254
    3a06:	18 f4       	brcc	.+6      	; 0x3a0e <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    3a08:	90 93 66 00 	sts	0x0066, r25
    3a0c:	08 c0       	rjmp	.+16     	; 0x3a1e <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    3a0e:	60 91 66 00 	lds	r22, 0x0066
    3a12:	60 93 50 05 	sts	0x0550, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    3a16:	8d ef       	ldi	r24, 0xFD	; 253
    3a18:	9f e0       	ldi	r25, 0x0F	; 15
    3a1a:	0e 94 0c 25 	call	0x4a18	; 0x4a18 <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    3a1e:	20 91 0b 04 	lds	r18, 0x040B
    3a22:	30 91 0c 04 	lds	r19, 0x040C
    3a26:	c9 01       	movw	r24, r18
    3a28:	81 58       	subi	r24, 0x81	; 129
    3a2a:	9c 40       	sbci	r25, 0x0C	; 12
    3a2c:	03 97       	sbiw	r24, 0x03	; 3
    3a2e:	10 f4       	brcc	.+4      	; 0x3a34 <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    3a30:	10 92 3d 05 	sts	0x053D, r1
	}

	if(rfAddress == 3200) {
    3a34:	8c e0       	ldi	r24, 0x0C	; 12
    3a36:	20 38       	cpi	r18, 0x80	; 128
    3a38:	38 07       	cpc	r19, r24
    3a3a:	11 f4       	brne	.+4      	; 0x3a40 <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    3a3c:	81 e0       	ldi	r24, 0x01	; 1
    3a3e:	04 c0       	rjmp	.+8      	; 0x3a48 <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    3a40:	24 58       	subi	r18, 0x84	; 132
    3a42:	3c 40       	sbci	r19, 0x0C	; 12
    3a44:	18 f0       	brcs	.+6      	; 0x3a4c <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    3a46:	82 e0       	ldi	r24, 0x02	; 2
    3a48:	80 93 3d 05 	sts	0x053D, r24
	}

	initPortsIO();
    3a4c:	0e 94 8b 12 	call	0x2516	; 0x2516 <initPortsIO>
	initAdc();
    3a50:	0e 94 33 01 	call	0x266	; 0x266 <initAdc>
	initMotors();
    3a54:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <initMotors>
	initRGBleds();
    3a58:	0e 94 ad 08 	call	0x115a	; 0x115a <initRGBleds>
	initSPI();
    3a5c:	0e 94 35 1b 	call	0x366a	; 0x366a <initSPI>
	mirf_init();
    3a60:	0e 94 a5 0a 	call	0x154a	; 0x154a <mirf_init>
	if(spiCommError==0) {
    3a64:	80 91 0e 04 	lds	r24, 0x040E
    3a68:	88 23       	and	r24, r24
    3a6a:	29 f4       	brne	.+10     	; 0x3a76 <initPeripherals+0xa4>
		rfFlags |= 1;
    3a6c:	80 91 0d 04 	lds	r24, 0x040D
    3a70:	81 60       	ori	r24, 0x01	; 1
    3a72:	80 93 0d 04 	sts	0x040D, r24
	}
	initUsart0();
    3a76:	0e 94 14 1c 	call	0x3828	; 0x3828 <initUsart0>
	initAccelerometer();
    3a7a:	0e 94 30 16 	call	0x2c60	; 0x2c60 <initAccelerometer>
	init_ir_remote_control();
    3a7e:	0e 94 97 05 	call	0xb2e	; 0xb2e <init_ir_remote_control>

	sei();			// enable global interrupts
    3a82:	78 94       	sei

	
}
    3a84:	08 95       	ret

00003a86 <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    3a86:	cf 93       	push	r28
    3a88:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    3a8a:	9e e1       	ldi	r25, 0x1E	; 30
    3a8c:	89 9f       	mul	r24, r25
    3a8e:	e0 01       	movw	r28, r0
    3a90:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3a92:	80 91 68 00 	lds	r24, 0x0068
    3a96:	8d 7f       	andi	r24, 0xFD	; 253
    3a98:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3a9c:	80 91 6c 00 	lds	r24, 0x006C
    3aa0:	8f 77       	andi	r24, 0x7F	; 127
    3aa2:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3aa6:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3aa8:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3aac:	80 91 7a 00 	lds	r24, 0x007A
    3ab0:	80 61       	ori	r24, 0x10	; 16
    3ab2:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3ab6:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3aba:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3abe:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3ac2:	88 b3       	in	r24, 0x18	; 24
    3ac4:	87 60       	ori	r24, 0x07	; 7
    3ac6:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3ac8:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3acc:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3ad0:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3ad4:	89 b3       	in	r24, 0x19	; 25
    3ad6:	87 60       	ori	r24, 0x07	; 7
    3ad8:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3ada:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3ade:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3ae2:	0e 94 3e 1c 	call	0x387c	; 0x387c <closeUsart>
	closeSPI();
    3ae6:	0e 94 41 1b 	call	0x3682	; 0x3682 <closeSPI>
	i2c_close();
    3aea:	0e 94 88 1b 	call	0x3710	; 0x3710 <i2c_close>

	// set port pins
	initPortsIO();
    3aee:	0e 94 8b 12 	call	0x2516	; 0x2516 <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3af2:	83 b7       	in	r24, 0x33	; 51
    3af4:	8f 60       	ori	r24, 0x0F	; 15
    3af6:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3af8:	81 e0       	ldi	r24, 0x01	; 1
    3afa:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3afe:	80 91 b0 00 	lds	r24, 0x00B0
    3b02:	8d 7f       	andi	r24, 0xFD	; 253
    3b04:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3b08:	80 91 b1 00 	lds	r24, 0x00B1
    3b0c:	87 60       	ori	r24, 0x07	; 7
    3b0e:	80 93 b1 00 	sts	0x00B1, r24
    3b12:	02 c0       	rjmp	.+4      	; 0x3b18 <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3b14:	88 95       	sleep
		pause--;
    3b16:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3b18:	20 97       	sbiw	r28, 0x00	; 0
    3b1a:	e1 f7       	brne	.-8      	; 0x3b14 <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3b1c:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3b1e:	80 91 b1 00 	lds	r24, 0x00B1
    3b22:	88 7f       	andi	r24, 0xF8	; 248
    3b24:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3b28:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3b2c:	80 91 b0 00 	lds	r24, 0x00B0
    3b30:	82 60       	ori	r24, 0x02	; 2
    3b32:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3b36:	8f ef       	ldi	r24, 0xFF	; 255
    3b38:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3b3c:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3b40:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3b44:	10 92 f4 03 	sts	0x03F4, r1
    3b48:	10 92 f3 03 	sts	0x03F3, r1
	pwm_left = 0;
    3b4c:	10 92 f6 03 	sts	0x03F6, r1
    3b50:	10 92 f5 03 	sts	0x03F5, r1
	initPeripherals();
    3b54:	0e 94 e9 1c 	call	0x39d2	; 0x39d2 <initPeripherals>

}
    3b58:	df 91       	pop	r29
    3b5a:	cf 91       	pop	r28
    3b5c:	08 95       	ret

00003b5e <blackToWhiteEdgeDetect>:

}

unsigned char blackToWhiteEdgeDetect() {

	switch(groundColor){//0 is black and 1 is white
    3b5e:	80 91 4d 05 	lds	r24, 0x054D
    3b62:	90 91 4e 05 	lds	r25, 0x054E
    3b66:	00 97       	sbiw	r24, 0x00	; 0
    3b68:	19 f0       	breq	.+6      	; 0x3b70 <blackToWhiteEdgeDetect+0x12>
    3b6a:	01 97       	sbiw	r24, 0x01	; 1
    3b6c:	a1 f5       	brne	.+104    	; 0x3bd6 <blackToWhiteEdgeDetect+0x78>
    3b6e:	18 c0       	rjmp	.+48     	; 0x3ba0 <blackToWhiteEdgeDetect+0x42>
		
		case 0: //groundColor is black
			if (proximityResult[9] > gridEdgeThresh && proximityResult[10] > gridEdgeThresh) {//if current values are white
    3b70:	80 91 71 03 	lds	r24, 0x0371
    3b74:	90 91 72 03 	lds	r25, 0x0372
    3b78:	8d 51       	subi	r24, 0x1D	; 29
    3b7a:	92 40       	sbci	r25, 0x02	; 2
    3b7c:	f8 f0       	brcs	.+62     	; 0x3bbc <blackToWhiteEdgeDetect+0x5e>
    3b7e:	80 91 73 03 	lds	r24, 0x0373
    3b82:	90 91 74 03 	lds	r25, 0x0374
    3b86:	8d 51       	subi	r24, 0x1D	; 29
    3b88:	92 40       	sbci	r25, 0x02	; 2
    3b8a:	c0 f0       	brcs	.+48     	; 0x3bbc <blackToWhiteEdgeDetect+0x5e>
				groundColor = 1;
    3b8c:	81 e0       	ldi	r24, 0x01	; 1
    3b8e:	90 e0       	ldi	r25, 0x00	; 0
    3b90:	90 93 4e 05 	sts	0x054E, r25
    3b94:	80 93 4d 05 	sts	0x054D, r24
				colorEdge = 1; 
    3b98:	81 e0       	ldi	r24, 0x01	; 1
    3b9a:	80 93 4c 05 	sts	0x054C, r24
    3b9e:	1b c0       	rjmp	.+54     	; 0x3bd6 <blackToWhiteEdgeDetect+0x78>
				colorEdge = 0; 
			}
			break;

		case 1: //groundColor is white
			if (proximityResult[9] < gridEdgeThresh && proximityResult[10] < gridEdgeThresh) {//if current values are black
    3ba0:	80 91 71 03 	lds	r24, 0x0371
    3ba4:	90 91 72 03 	lds	r25, 0x0372
    3ba8:	8c 51       	subi	r24, 0x1C	; 28
    3baa:	92 40       	sbci	r25, 0x02	; 2
    3bac:	60 f4       	brcc	.+24     	; 0x3bc6 <blackToWhiteEdgeDetect+0x68>
    3bae:	80 91 73 03 	lds	r24, 0x0373
    3bb2:	90 91 74 03 	lds	r25, 0x0374
    3bb6:	8c 51       	subi	r24, 0x1C	; 28
    3bb8:	92 40       	sbci	r25, 0x02	; 2
    3bba:	28 f4       	brcc	.+10     	; 0x3bc6 <blackToWhiteEdgeDetect+0x68>
				groundColor = 0;
    3bbc:	10 92 4e 05 	sts	0x054E, r1
    3bc0:	10 92 4d 05 	sts	0x054D, r1
    3bc4:	06 c0       	rjmp	.+12     	; 0x3bd2 <blackToWhiteEdgeDetect+0x74>
				colorEdge = 0; 
			}
			else {
				groundColor = 1;
    3bc6:	81 e0       	ldi	r24, 0x01	; 1
    3bc8:	90 e0       	ldi	r25, 0x00	; 0
    3bca:	90 93 4e 05 	sts	0x054E, r25
    3bce:	80 93 4d 05 	sts	0x054D, r24
				colorEdge = 0; 
    3bd2:	10 92 4c 05 	sts	0x054C, r1
			}
			break;
			
	}

	return colorEdge; 
    3bd6:	80 91 4c 05 	lds	r24, 0x054C

}
    3bda:	08 95       	ret

00003bdc <gridEdgeCount>:

/* Counts the number of edges the robot passes over. This is used to know when the Robot 
moves fully into the next grid square. The Robot needs to cross 2 edges.
*/
int gridEdgeCount() {
	blackToWhiteEdge = blackToWhiteEdgeDetect();
    3bdc:	0e 94 af 1d 	call	0x3b5e	; 0x3b5e <blackToWhiteEdgeDetect>
    3be0:	80 93 4a 05 	sts	0x054A, r24
	
	switch(edgeCount) {
    3be4:	20 91 46 05 	lds	r18, 0x0546
    3be8:	30 91 47 05 	lds	r19, 0x0547
    3bec:	21 30       	cpi	r18, 0x01	; 1
    3bee:	31 05       	cpc	r19, r1
    3bf0:	61 f0       	breq	.+24     	; 0x3c0a <gridEdgeCount+0x2e>
    3bf2:	22 30       	cpi	r18, 0x02	; 2
    3bf4:	31 05       	cpc	r19, r1
    3bf6:	91 f0       	breq	.+36     	; 0x3c1c <gridEdgeCount+0x40>
    3bf8:	23 2b       	or	r18, r19
    3bfa:	a9 f5       	brne	.+106    	; 0x3c66 <gridEdgeCount+0x8a>
		
		case 0: 
			if(blackToWhiteEdge) {
    3bfc:	80 91 4a 05 	lds	r24, 0x054A
    3c00:	88 23       	and	r24, r24
    3c02:	31 f1       	breq	.+76     	; 0x3c50 <gridEdgeCount+0x74>
				edgeCount = 1;
    3c04:	81 e0       	ldi	r24, 0x01	; 1
    3c06:	90 e0       	ldi	r25, 0x00	; 0
    3c08:	2a c0       	rjmp	.+84     	; 0x3c5e <gridEdgeCount+0x82>
				edgeCount = 0;
			}
			break;

		case 1: 
			if(blackToWhiteEdge) {
    3c0a:	80 91 4a 05 	lds	r24, 0x054A
    3c0e:	88 23       	and	r24, r24
    3c10:	21 f5       	brne	.+72     	; 0x3c5a <gridEdgeCount+0x7e>
				edgeCount = 2;
			}
			else{
				edgeCount = 1;
    3c12:	30 93 47 05 	sts	0x0547, r19
    3c16:	20 93 46 05 	sts	0x0546, r18
    3c1a:	25 c0       	rjmp	.+74     	; 0x3c66 <gridEdgeCount+0x8a>
			}
			break;

		case 2:
			whiteToBlackEdge = (proximityResult[9] < gridEdgeThresh && proximityResult[10] < gridEdgeThresh);
    3c1c:	80 91 71 03 	lds	r24, 0x0371
    3c20:	90 91 72 03 	lds	r25, 0x0372
    3c24:	8c 51       	subi	r24, 0x1C	; 28
    3c26:	92 40       	sbci	r25, 0x02	; 2
    3c28:	18 f0       	brcs	.+6      	; 0x3c30 <gridEdgeCount+0x54>
    3c2a:	80 e0       	ldi	r24, 0x00	; 0
    3c2c:	90 e0       	ldi	r25, 0x00	; 0
    3c2e:	0c c0       	rjmp	.+24     	; 0x3c48 <gridEdgeCount+0x6c>
    3c30:	20 e0       	ldi	r18, 0x00	; 0
    3c32:	80 91 73 03 	lds	r24, 0x0373
    3c36:	90 91 74 03 	lds	r25, 0x0374
    3c3a:	8c 51       	subi	r24, 0x1C	; 28
    3c3c:	92 40       	sbci	r25, 0x02	; 2
    3c3e:	08 f0       	brcs	.+2      	; 0x3c42 <gridEdgeCount+0x66>
    3c40:	21 e0       	ldi	r18, 0x01	; 1
    3c42:	81 e0       	ldi	r24, 0x01	; 1
    3c44:	28 27       	eor	r18, r24
    3c46:	82 2f       	mov	r24, r18
    3c48:	80 93 4b 05 	sts	0x054B, r24
			if(whiteToBlackEdge) {
    3c4c:	88 23       	and	r24, r24
    3c4e:	29 f0       	breq	.+10     	; 0x3c5a <gridEdgeCount+0x7e>
				edgeCount = 0;
    3c50:	10 92 47 05 	sts	0x0547, r1
    3c54:	10 92 46 05 	sts	0x0546, r1
    3c58:	06 c0       	rjmp	.+12     	; 0x3c66 <gridEdgeCount+0x8a>
			}
			else{
				edgeCount = 2;
    3c5a:	82 e0       	ldi	r24, 0x02	; 2
    3c5c:	90 e0       	ldi	r25, 0x00	; 0
    3c5e:	90 93 47 05 	sts	0x0547, r25
    3c62:	80 93 46 05 	sts	0x0546, r24
			}
			break;
		
	}

	return edgeCount;
    3c66:	20 91 46 05 	lds	r18, 0x0546
    3c6a:	30 91 47 05 	lds	r19, 0x0547


}
    3c6e:	c9 01       	movw	r24, r18
    3c70:	08 95       	ret

00003c72 <gridEdgeDetected>:
/* tell if the front ground sensors detect the edge of the grid. 
Returns 1 if and edge is detected and returns 0 if no edge detected.
*/

char gridEdgeDetected() {
	numEdge = gridEdgeCount(); 
    3c72:	0e 94 ee 1d 	call	0x3bdc	; 0x3bdc <gridEdgeCount>
    3c76:	90 93 49 05 	sts	0x0549, r25
    3c7a:	80 93 48 05 	sts	0x0548, r24
	// tell whether a gridEdge is detected or not
	if(numEdge==2) {
    3c7e:	80 91 48 05 	lds	r24, 0x0548
    3c82:	90 91 49 05 	lds	r25, 0x0549
    3c86:	20 e0       	ldi	r18, 0x00	; 0
    3c88:	02 97       	sbiw	r24, 0x02	; 2
    3c8a:	09 f4       	brne	.+2      	; 0x3c8e <gridEdgeDetected+0x1c>
    3c8c:	21 e0       	ldi	r18, 0x01	; 1
		return 1; //it sees the white line
	} else {
		return 0;
	}
}
    3c8e:	82 2f       	mov	r24, r18
    3c90:	08 95       	ret

00003c92 <moveForwardOne>:


/*move forwared 1 grid step
*/
void moveForwardOne(){
	reachedNextGrid = 0;
    3c92:	10 92 7d 05 	sts	0x057D, r1
    3c96:	0c c0       	rjmp	.+24     	; 0x3cb0 <moveForwardOne+0x1e>
	while(reachedNextGrid==0) {
	//for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
			setLeftSpeed(15);
    3c98:	8f e0       	ldi	r24, 0x0F	; 15
    3c9a:	0e 94 9f 0e 	call	0x1d3e	; 0x1d3e <setLeftSpeed>
			setRightSpeed(15);
    3c9e:	8f e0       	ldi	r24, 0x0F	; 15
    3ca0:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <setRightSpeed>
			handleMotorsWithSpeedController();
    3ca4:	0e 94 76 11 	call	0x22ec	; 0x22ec <handleMotorsWithSpeedController>
			reachedNextGrid = gridEdgeDetected();
    3ca8:	0e 94 39 1e 	call	0x3c72	; 0x3c72 <gridEdgeDetected>
    3cac:	80 93 7d 05 	sts	0x057D, r24

/*move forwared 1 grid step
*/
void moveForwardOne(){
	reachedNextGrid = 0;
	while(reachedNextGrid==0) {
    3cb0:	80 91 7d 05 	lds	r24, 0x057D
    3cb4:	88 23       	and	r24, r24
    3cb6:	81 f3       	breq	.-32     	; 0x3c98 <moveForwardOne+0x6>
    3cb8:	0c c0       	rjmp	.+24     	; 0x3cd2 <moveForwardOne+0x40>
	}

	//backup into the grid itself so the Robot doesn't stop on the line
	while(reachedNextGrid == 1) {
//	while(proximityResult[9] > gridEdgeThresh && proximityResult[10] > gridEdgeThresh && reachedNextGrid == 1) { //backup until prox sensors see Black
			setLeftSpeed(-15);
    3cba:	81 ef       	ldi	r24, 0xF1	; 241
    3cbc:	0e 94 9f 0e 	call	0x1d3e	; 0x1d3e <setLeftSpeed>
			setRightSpeed(-15);
    3cc0:	81 ef       	ldi	r24, 0xF1	; 241
    3cc2:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <setRightSpeed>
			handleMotorsWithSpeedController();
    3cc6:	0e 94 76 11 	call	0x22ec	; 0x22ec <handleMotorsWithSpeedController>
			reachedNextGrid = gridEdgeDetected();
    3cca:	0e 94 39 1e 	call	0x3c72	; 0x3c72 <gridEdgeDetected>
    3cce:	80 93 7d 05 	sts	0x057D, r24
			handleMotorsWithSpeedController();
			reachedNextGrid = gridEdgeDetected();
	}

	//backup into the grid itself so the Robot doesn't stop on the line
	while(reachedNextGrid == 1) {
    3cd2:	80 91 7d 05 	lds	r24, 0x057D
    3cd6:	81 30       	cpi	r24, 0x01	; 1
    3cd8:	81 f3       	breq	.-32     	; 0x3cba <moveForwardOne+0x28>
			handleMotorsWithSpeedController();
			reachedNextGrid = gridEdgeDetected();

	}

}
    3cda:	08 95       	ret

00003cdc <moveForward>:
}


/*move forward x amount grid step
*/
void moveForward(int gridSteps) {
    3cdc:	cf 93       	push	r28
    3cde:	df 93       	push	r29
    3ce0:	ec 01       	movw	r28, r24
	for (gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter++) {
    3ce2:	10 92 45 05 	sts	0x0545, r1
    3ce6:	07 c0       	rjmp	.+14     	; 0x3cf6 <moveForward+0x1a>
		moveForwardOne();
    3ce8:	0e 94 49 1e 	call	0x3c92	; 0x3c92 <moveForwardOne>


/*move forward x amount grid step
*/
void moveForward(int gridSteps) {
	for (gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter++) {
    3cec:	80 91 45 05 	lds	r24, 0x0545
    3cf0:	8f 5f       	subi	r24, 0xFF	; 255
    3cf2:	80 93 45 05 	sts	0x0545, r24
    3cf6:	80 91 45 05 	lds	r24, 0x0545
    3cfa:	90 e0       	ldi	r25, 0x00	; 0
    3cfc:	8c 17       	cp	r24, r28
    3cfe:	9d 07       	cpc	r25, r29
    3d00:	9c f3       	brlt	.-26     	; 0x3ce8 <moveForward+0xc>
		moveForwardOne();
	}
}
    3d02:	df 91       	pop	r29
    3d04:	cf 91       	pop	r28
    3d06:	08 95       	ret

00003d08 <stopWait>:


/*stop where robot is and set motor speed to 0, wait if stop = 1
*/
void stopWait(char stop) {
	if(stop) {
    3d08:	88 23       	and	r24, r24
    3d0a:	41 f0       	breq	.+16     	; 0x3d1c <stopWait+0x14>
			setLeftSpeed(0);
    3d0c:	80 e0       	ldi	r24, 0x00	; 0
    3d0e:	0e 94 9f 0e 	call	0x1d3e	; 0x1d3e <setLeftSpeed>
			setRightSpeed(0);
    3d12:	80 e0       	ldi	r24, 0x00	; 0
    3d14:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <setRightSpeed>
			handleMotorsWithSpeedController();
    3d18:	0e 94 76 11 	call	0x22ec	; 0x22ec <handleMotorsWithSpeedController>
    3d1c:	08 95       	ret

00003d1e <turn180>:
turn 180 degrees and face the direction it came from
*/
void turn180() {
		
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count*2; 	turnCounter++) {
    3d1e:	10 92 41 05 	sts	0x0541, r1
    3d22:	10 92 42 05 	sts	0x0542, r1
    3d26:	10 92 43 05 	sts	0x0543, r1
    3d2a:	10 92 44 05 	sts	0x0544, r1
    3d2e:	1b c0       	rjmp	.+54     	; 0x3d66 <turn180+0x48>
			setLeftSpeed(10);
    3d30:	8a e0       	ldi	r24, 0x0A	; 10
    3d32:	0e 94 9f 0e 	call	0x1d3e	; 0x1d3e <setLeftSpeed>
			setRightSpeed(-10);
    3d36:	86 ef       	ldi	r24, 0xF6	; 246
    3d38:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3d3c:	0e 94 76 11 	call	0x22ec	; 0x22ec <handleMotorsWithSpeedController>
turn 180 degrees and face the direction it came from
*/
void turn180() {
		
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count*2; 	turnCounter++) {
    3d40:	80 91 41 05 	lds	r24, 0x0541
    3d44:	90 91 42 05 	lds	r25, 0x0542
    3d48:	a0 91 43 05 	lds	r26, 0x0543
    3d4c:	b0 91 44 05 	lds	r27, 0x0544
    3d50:	01 96       	adiw	r24, 0x01	; 1
    3d52:	a1 1d       	adc	r26, r1
    3d54:	b1 1d       	adc	r27, r1
    3d56:	80 93 41 05 	sts	0x0541, r24
    3d5a:	90 93 42 05 	sts	0x0542, r25
    3d5e:	a0 93 43 05 	sts	0x0543, r26
    3d62:	b0 93 44 05 	sts	0x0544, r27
    3d66:	80 91 41 05 	lds	r24, 0x0541
    3d6a:	90 91 42 05 	lds	r25, 0x0542
    3d6e:	a0 91 43 05 	lds	r26, 0x0543
    3d72:	b0 91 44 05 	lds	r27, 0x0544
    3d76:	88 50       	subi	r24, 0x08	; 8
    3d78:	9f 4c       	sbci	r25, 0xCF	; 207
    3d7a:	a0 40       	sbci	r26, 0x00	; 0
    3d7c:	b0 40       	sbci	r27, 0x00	; 0
    3d7e:	c0 f2       	brcs	.-80     	; 0x3d30 <turn180+0x12>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}		

}
    3d80:	08 95       	ret

00003d82 <turnRight>:
/*turns 90 degrees to the right
*/
void turnRight() {

		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3d82:	10 92 41 05 	sts	0x0541, r1
    3d86:	10 92 42 05 	sts	0x0542, r1
    3d8a:	10 92 43 05 	sts	0x0543, r1
    3d8e:	10 92 44 05 	sts	0x0544, r1
    3d92:	1b c0       	rjmp	.+54     	; 0x3dca <turnRight+0x48>
			setLeftSpeed(10);
    3d94:	8a e0       	ldi	r24, 0x0A	; 10
    3d96:	0e 94 9f 0e 	call	0x1d3e	; 0x1d3e <setLeftSpeed>
			setRightSpeed(-10);
    3d9a:	86 ef       	ldi	r24, 0xF6	; 246
    3d9c:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3da0:	0e 94 76 11 	call	0x22ec	; 0x22ec <handleMotorsWithSpeedController>
/*turns 90 degrees to the right
*/
void turnRight() {

		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3da4:	80 91 41 05 	lds	r24, 0x0541
    3da8:	90 91 42 05 	lds	r25, 0x0542
    3dac:	a0 91 43 05 	lds	r26, 0x0543
    3db0:	b0 91 44 05 	lds	r27, 0x0544
    3db4:	01 96       	adiw	r24, 0x01	; 1
    3db6:	a1 1d       	adc	r26, r1
    3db8:	b1 1d       	adc	r27, r1
    3dba:	80 93 41 05 	sts	0x0541, r24
    3dbe:	90 93 42 05 	sts	0x0542, r25
    3dc2:	a0 93 43 05 	sts	0x0543, r26
    3dc6:	b0 93 44 05 	sts	0x0544, r27
    3dca:	80 91 41 05 	lds	r24, 0x0541
    3dce:	90 91 42 05 	lds	r25, 0x0542
    3dd2:	a0 91 43 05 	lds	r26, 0x0543
    3dd6:	b0 91 44 05 	lds	r27, 0x0544
    3dda:	84 58       	subi	r24, 0x84	; 132
    3ddc:	97 46       	sbci	r25, 0x67	; 103
    3dde:	a0 40       	sbci	r26, 0x00	; 0
    3de0:	b0 40       	sbci	r27, 0x00	; 0
    3de2:	c0 f2       	brcs	.-80     	; 0x3d94 <turnRight+0x12>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}

}
    3de4:	08 95       	ret

00003de6 <turnLeft>:
/*turns 90 degrees to the left
*/
void turnLeft() {
		
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3de6:	10 92 41 05 	sts	0x0541, r1
    3dea:	10 92 42 05 	sts	0x0542, r1
    3dee:	10 92 43 05 	sts	0x0543, r1
    3df2:	10 92 44 05 	sts	0x0544, r1
    3df6:	1b c0       	rjmp	.+54     	; 0x3e2e <turnLeft+0x48>
			setLeftSpeed(-10);
    3df8:	86 ef       	ldi	r24, 0xF6	; 246
    3dfa:	0e 94 9f 0e 	call	0x1d3e	; 0x1d3e <setLeftSpeed>
			setRightSpeed(10);
    3dfe:	8a e0       	ldi	r24, 0x0A	; 10
    3e00:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3e04:	0e 94 76 11 	call	0x22ec	; 0x22ec <handleMotorsWithSpeedController>
/*turns 90 degrees to the left
*/
void turnLeft() {
		
		//spin for 90 degrees
		for (turnCounter = 0; turnCounter<turn90count; 	turnCounter++) {
    3e08:	80 91 41 05 	lds	r24, 0x0541
    3e0c:	90 91 42 05 	lds	r25, 0x0542
    3e10:	a0 91 43 05 	lds	r26, 0x0543
    3e14:	b0 91 44 05 	lds	r27, 0x0544
    3e18:	01 96       	adiw	r24, 0x01	; 1
    3e1a:	a1 1d       	adc	r26, r1
    3e1c:	b1 1d       	adc	r27, r1
    3e1e:	80 93 41 05 	sts	0x0541, r24
    3e22:	90 93 42 05 	sts	0x0542, r25
    3e26:	a0 93 43 05 	sts	0x0543, r26
    3e2a:	b0 93 44 05 	sts	0x0544, r27
    3e2e:	80 91 41 05 	lds	r24, 0x0541
    3e32:	90 91 42 05 	lds	r25, 0x0542
    3e36:	a0 91 43 05 	lds	r26, 0x0543
    3e3a:	b0 91 44 05 	lds	r27, 0x0544
    3e3e:	84 58       	subi	r24, 0x84	; 132
    3e40:	97 46       	sbci	r25, 0x67	; 103
    3e42:	a0 40       	sbci	r26, 0x00	; 0
    3e44:	b0 40       	sbci	r27, 0x00	; 0
    3e46:	c0 f2       	brcs	.-80     	; 0x3df8 <turnLeft+0x12>
			setLeftSpeed(-10);
			setRightSpeed(10);
			handleMotorsWithSpeedController();  
		}

}
    3e48:	08 95       	ret

00003e4a <__mulsf3>:
    3e4a:	a0 e2       	ldi	r26, 0x20	; 32
    3e4c:	b0 e0       	ldi	r27, 0x00	; 0
    3e4e:	eb e2       	ldi	r30, 0x2B	; 43
    3e50:	ff e1       	ldi	r31, 0x1F	; 31
    3e52:	0c 94 b3 22 	jmp	0x4566	; 0x4566 <__prologue_saves__>
    3e56:	69 83       	std	Y+1, r22	; 0x01
    3e58:	7a 83       	std	Y+2, r23	; 0x02
    3e5a:	8b 83       	std	Y+3, r24	; 0x03
    3e5c:	9c 83       	std	Y+4, r25	; 0x04
    3e5e:	2d 83       	std	Y+5, r18	; 0x05
    3e60:	3e 83       	std	Y+6, r19	; 0x06
    3e62:	4f 83       	std	Y+7, r20	; 0x07
    3e64:	58 87       	std	Y+8, r21	; 0x08
    3e66:	ce 01       	movw	r24, r28
    3e68:	01 96       	adiw	r24, 0x01	; 1
    3e6a:	be 01       	movw	r22, r28
    3e6c:	67 5f       	subi	r22, 0xF7	; 247
    3e6e:	7f 4f       	sbci	r23, 0xFF	; 255
    3e70:	0e 94 f5 21 	call	0x43ea	; 0x43ea <__unpack_f>
    3e74:	ce 01       	movw	r24, r28
    3e76:	05 96       	adiw	r24, 0x05	; 5
    3e78:	be 01       	movw	r22, r28
    3e7a:	6f 5e       	subi	r22, 0xEF	; 239
    3e7c:	7f 4f       	sbci	r23, 0xFF	; 255
    3e7e:	0e 94 f5 21 	call	0x43ea	; 0x43ea <__unpack_f>
    3e82:	99 85       	ldd	r25, Y+9	; 0x09
    3e84:	92 30       	cpi	r25, 0x02	; 2
    3e86:	88 f0       	brcs	.+34     	; 0x3eaa <__mulsf3+0x60>
    3e88:	89 89       	ldd	r24, Y+17	; 0x11
    3e8a:	82 30       	cpi	r24, 0x02	; 2
    3e8c:	c8 f0       	brcs	.+50     	; 0x3ec0 <__mulsf3+0x76>
    3e8e:	94 30       	cpi	r25, 0x04	; 4
    3e90:	19 f4       	brne	.+6      	; 0x3e98 <__mulsf3+0x4e>
    3e92:	82 30       	cpi	r24, 0x02	; 2
    3e94:	51 f4       	brne	.+20     	; 0x3eaa <__mulsf3+0x60>
    3e96:	04 c0       	rjmp	.+8      	; 0x3ea0 <__mulsf3+0x56>
    3e98:	84 30       	cpi	r24, 0x04	; 4
    3e9a:	29 f4       	brne	.+10     	; 0x3ea6 <__mulsf3+0x5c>
    3e9c:	92 30       	cpi	r25, 0x02	; 2
    3e9e:	81 f4       	brne	.+32     	; 0x3ec0 <__mulsf3+0x76>
    3ea0:	87 e1       	ldi	r24, 0x17	; 23
    3ea2:	92 e0       	ldi	r25, 0x02	; 2
    3ea4:	c6 c0       	rjmp	.+396    	; 0x4032 <__mulsf3+0x1e8>
    3ea6:	92 30       	cpi	r25, 0x02	; 2
    3ea8:	49 f4       	brne	.+18     	; 0x3ebc <__mulsf3+0x72>
    3eaa:	20 e0       	ldi	r18, 0x00	; 0
    3eac:	9a 85       	ldd	r25, Y+10	; 0x0a
    3eae:	8a 89       	ldd	r24, Y+18	; 0x12
    3eb0:	98 13       	cpse	r25, r24
    3eb2:	21 e0       	ldi	r18, 0x01	; 1
    3eb4:	2a 87       	std	Y+10, r18	; 0x0a
    3eb6:	ce 01       	movw	r24, r28
    3eb8:	09 96       	adiw	r24, 0x09	; 9
    3eba:	bb c0       	rjmp	.+374    	; 0x4032 <__mulsf3+0x1e8>
    3ebc:	82 30       	cpi	r24, 0x02	; 2
    3ebe:	49 f4       	brne	.+18     	; 0x3ed2 <__mulsf3+0x88>
    3ec0:	20 e0       	ldi	r18, 0x00	; 0
    3ec2:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ec4:	8a 89       	ldd	r24, Y+18	; 0x12
    3ec6:	98 13       	cpse	r25, r24
    3ec8:	21 e0       	ldi	r18, 0x01	; 1
    3eca:	2a 8b       	std	Y+18, r18	; 0x12
    3ecc:	ce 01       	movw	r24, r28
    3ece:	41 96       	adiw	r24, 0x11	; 17
    3ed0:	b0 c0       	rjmp	.+352    	; 0x4032 <__mulsf3+0x1e8>
    3ed2:	2d 84       	ldd	r2, Y+13	; 0x0d
    3ed4:	3e 84       	ldd	r3, Y+14	; 0x0e
    3ed6:	4f 84       	ldd	r4, Y+15	; 0x0f
    3ed8:	58 88       	ldd	r5, Y+16	; 0x10
    3eda:	6d 88       	ldd	r6, Y+21	; 0x15
    3edc:	7e 88       	ldd	r7, Y+22	; 0x16
    3ede:	8f 88       	ldd	r8, Y+23	; 0x17
    3ee0:	98 8c       	ldd	r9, Y+24	; 0x18
    3ee2:	ee 24       	eor	r14, r14
    3ee4:	ff 24       	eor	r15, r15
    3ee6:	87 01       	movw	r16, r14
    3ee8:	aa 24       	eor	r10, r10
    3eea:	bb 24       	eor	r11, r11
    3eec:	65 01       	movw	r12, r10
    3eee:	40 e0       	ldi	r20, 0x00	; 0
    3ef0:	50 e0       	ldi	r21, 0x00	; 0
    3ef2:	60 e0       	ldi	r22, 0x00	; 0
    3ef4:	70 e0       	ldi	r23, 0x00	; 0
    3ef6:	e0 e0       	ldi	r30, 0x00	; 0
    3ef8:	f0 e0       	ldi	r31, 0x00	; 0
    3efa:	c1 01       	movw	r24, r2
    3efc:	81 70       	andi	r24, 0x01	; 1
    3efe:	90 70       	andi	r25, 0x00	; 0
    3f00:	89 2b       	or	r24, r25
    3f02:	e9 f0       	breq	.+58     	; 0x3f3e <__mulsf3+0xf4>
    3f04:	e6 0c       	add	r14, r6
    3f06:	f7 1c       	adc	r15, r7
    3f08:	08 1d       	adc	r16, r8
    3f0a:	19 1d       	adc	r17, r9
    3f0c:	9a 01       	movw	r18, r20
    3f0e:	ab 01       	movw	r20, r22
    3f10:	2a 0d       	add	r18, r10
    3f12:	3b 1d       	adc	r19, r11
    3f14:	4c 1d       	adc	r20, r12
    3f16:	5d 1d       	adc	r21, r13
    3f18:	80 e0       	ldi	r24, 0x00	; 0
    3f1a:	90 e0       	ldi	r25, 0x00	; 0
    3f1c:	a0 e0       	ldi	r26, 0x00	; 0
    3f1e:	b0 e0       	ldi	r27, 0x00	; 0
    3f20:	e6 14       	cp	r14, r6
    3f22:	f7 04       	cpc	r15, r7
    3f24:	08 05       	cpc	r16, r8
    3f26:	19 05       	cpc	r17, r9
    3f28:	20 f4       	brcc	.+8      	; 0x3f32 <__mulsf3+0xe8>
    3f2a:	81 e0       	ldi	r24, 0x01	; 1
    3f2c:	90 e0       	ldi	r25, 0x00	; 0
    3f2e:	a0 e0       	ldi	r26, 0x00	; 0
    3f30:	b0 e0       	ldi	r27, 0x00	; 0
    3f32:	ba 01       	movw	r22, r20
    3f34:	a9 01       	movw	r20, r18
    3f36:	48 0f       	add	r20, r24
    3f38:	59 1f       	adc	r21, r25
    3f3a:	6a 1f       	adc	r22, r26
    3f3c:	7b 1f       	adc	r23, r27
    3f3e:	aa 0c       	add	r10, r10
    3f40:	bb 1c       	adc	r11, r11
    3f42:	cc 1c       	adc	r12, r12
    3f44:	dd 1c       	adc	r13, r13
    3f46:	97 fe       	sbrs	r9, 7
    3f48:	08 c0       	rjmp	.+16     	; 0x3f5a <__mulsf3+0x110>
    3f4a:	81 e0       	ldi	r24, 0x01	; 1
    3f4c:	90 e0       	ldi	r25, 0x00	; 0
    3f4e:	a0 e0       	ldi	r26, 0x00	; 0
    3f50:	b0 e0       	ldi	r27, 0x00	; 0
    3f52:	a8 2a       	or	r10, r24
    3f54:	b9 2a       	or	r11, r25
    3f56:	ca 2a       	or	r12, r26
    3f58:	db 2a       	or	r13, r27
    3f5a:	31 96       	adiw	r30, 0x01	; 1
    3f5c:	e0 32       	cpi	r30, 0x20	; 32
    3f5e:	f1 05       	cpc	r31, r1
    3f60:	49 f0       	breq	.+18     	; 0x3f74 <__mulsf3+0x12a>
    3f62:	66 0c       	add	r6, r6
    3f64:	77 1c       	adc	r7, r7
    3f66:	88 1c       	adc	r8, r8
    3f68:	99 1c       	adc	r9, r9
    3f6a:	56 94       	lsr	r5
    3f6c:	47 94       	ror	r4
    3f6e:	37 94       	ror	r3
    3f70:	27 94       	ror	r2
    3f72:	c3 cf       	rjmp	.-122    	; 0x3efa <__mulsf3+0xb0>
    3f74:	fa 85       	ldd	r31, Y+10	; 0x0a
    3f76:	ea 89       	ldd	r30, Y+18	; 0x12
    3f78:	2b 89       	ldd	r18, Y+19	; 0x13
    3f7a:	3c 89       	ldd	r19, Y+20	; 0x14
    3f7c:	8b 85       	ldd	r24, Y+11	; 0x0b
    3f7e:	9c 85       	ldd	r25, Y+12	; 0x0c
    3f80:	28 0f       	add	r18, r24
    3f82:	39 1f       	adc	r19, r25
    3f84:	2e 5f       	subi	r18, 0xFE	; 254
    3f86:	3f 4f       	sbci	r19, 0xFF	; 255
    3f88:	17 c0       	rjmp	.+46     	; 0x3fb8 <__mulsf3+0x16e>
    3f8a:	ca 01       	movw	r24, r20
    3f8c:	81 70       	andi	r24, 0x01	; 1
    3f8e:	90 70       	andi	r25, 0x00	; 0
    3f90:	89 2b       	or	r24, r25
    3f92:	61 f0       	breq	.+24     	; 0x3fac <__mulsf3+0x162>
    3f94:	16 95       	lsr	r17
    3f96:	07 95       	ror	r16
    3f98:	f7 94       	ror	r15
    3f9a:	e7 94       	ror	r14
    3f9c:	80 e0       	ldi	r24, 0x00	; 0
    3f9e:	90 e0       	ldi	r25, 0x00	; 0
    3fa0:	a0 e0       	ldi	r26, 0x00	; 0
    3fa2:	b0 e8       	ldi	r27, 0x80	; 128
    3fa4:	e8 2a       	or	r14, r24
    3fa6:	f9 2a       	or	r15, r25
    3fa8:	0a 2b       	or	r16, r26
    3faa:	1b 2b       	or	r17, r27
    3fac:	76 95       	lsr	r23
    3fae:	67 95       	ror	r22
    3fb0:	57 95       	ror	r21
    3fb2:	47 95       	ror	r20
    3fb4:	2f 5f       	subi	r18, 0xFF	; 255
    3fb6:	3f 4f       	sbci	r19, 0xFF	; 255
    3fb8:	77 fd       	sbrc	r23, 7
    3fba:	e7 cf       	rjmp	.-50     	; 0x3f8a <__mulsf3+0x140>
    3fbc:	0c c0       	rjmp	.+24     	; 0x3fd6 <__mulsf3+0x18c>
    3fbe:	44 0f       	add	r20, r20
    3fc0:	55 1f       	adc	r21, r21
    3fc2:	66 1f       	adc	r22, r22
    3fc4:	77 1f       	adc	r23, r23
    3fc6:	17 fd       	sbrc	r17, 7
    3fc8:	41 60       	ori	r20, 0x01	; 1
    3fca:	ee 0c       	add	r14, r14
    3fcc:	ff 1c       	adc	r15, r15
    3fce:	00 1f       	adc	r16, r16
    3fd0:	11 1f       	adc	r17, r17
    3fd2:	21 50       	subi	r18, 0x01	; 1
    3fd4:	30 40       	sbci	r19, 0x00	; 0
    3fd6:	40 30       	cpi	r20, 0x00	; 0
    3fd8:	90 e0       	ldi	r25, 0x00	; 0
    3fda:	59 07       	cpc	r21, r25
    3fdc:	90 e0       	ldi	r25, 0x00	; 0
    3fde:	69 07       	cpc	r22, r25
    3fe0:	90 e4       	ldi	r25, 0x40	; 64
    3fe2:	79 07       	cpc	r23, r25
    3fe4:	60 f3       	brcs	.-40     	; 0x3fbe <__mulsf3+0x174>
    3fe6:	2b 8f       	std	Y+27, r18	; 0x1b
    3fe8:	3c 8f       	std	Y+28, r19	; 0x1c
    3fea:	db 01       	movw	r26, r22
    3fec:	ca 01       	movw	r24, r20
    3fee:	8f 77       	andi	r24, 0x7F	; 127
    3ff0:	90 70       	andi	r25, 0x00	; 0
    3ff2:	a0 70       	andi	r26, 0x00	; 0
    3ff4:	b0 70       	andi	r27, 0x00	; 0
    3ff6:	80 34       	cpi	r24, 0x40	; 64
    3ff8:	91 05       	cpc	r25, r1
    3ffa:	a1 05       	cpc	r26, r1
    3ffc:	b1 05       	cpc	r27, r1
    3ffe:	61 f4       	brne	.+24     	; 0x4018 <__mulsf3+0x1ce>
    4000:	47 fd       	sbrc	r20, 7
    4002:	0a c0       	rjmp	.+20     	; 0x4018 <__mulsf3+0x1ce>
    4004:	e1 14       	cp	r14, r1
    4006:	f1 04       	cpc	r15, r1
    4008:	01 05       	cpc	r16, r1
    400a:	11 05       	cpc	r17, r1
    400c:	29 f0       	breq	.+10     	; 0x4018 <__mulsf3+0x1ce>
    400e:	40 5c       	subi	r20, 0xC0	; 192
    4010:	5f 4f       	sbci	r21, 0xFF	; 255
    4012:	6f 4f       	sbci	r22, 0xFF	; 255
    4014:	7f 4f       	sbci	r23, 0xFF	; 255
    4016:	40 78       	andi	r20, 0x80	; 128
    4018:	1a 8e       	std	Y+26, r1	; 0x1a
    401a:	fe 17       	cp	r31, r30
    401c:	11 f0       	breq	.+4      	; 0x4022 <__mulsf3+0x1d8>
    401e:	81 e0       	ldi	r24, 0x01	; 1
    4020:	8a 8f       	std	Y+26, r24	; 0x1a
    4022:	4d 8f       	std	Y+29, r20	; 0x1d
    4024:	5e 8f       	std	Y+30, r21	; 0x1e
    4026:	6f 8f       	std	Y+31, r22	; 0x1f
    4028:	78 a3       	std	Y+32, r23	; 0x20
    402a:	83 e0       	ldi	r24, 0x03	; 3
    402c:	89 8f       	std	Y+25, r24	; 0x19
    402e:	ce 01       	movw	r24, r28
    4030:	49 96       	adiw	r24, 0x19	; 25
    4032:	0e 94 20 21 	call	0x4240	; 0x4240 <__pack_f>
    4036:	a0 96       	adiw	r28, 0x20	; 32
    4038:	e2 e1       	ldi	r30, 0x12	; 18
    403a:	0c 94 cf 22 	jmp	0x459e	; 0x459e <__epilogue_restores__>

0000403e <__floatsisf>:
    403e:	a8 e0       	ldi	r26, 0x08	; 8
    4040:	b0 e0       	ldi	r27, 0x00	; 0
    4042:	e5 e2       	ldi	r30, 0x25	; 37
    4044:	f0 e2       	ldi	r31, 0x20	; 32
    4046:	0c 94 bc 22 	jmp	0x4578	; 0x4578 <__prologue_saves__+0x12>
    404a:	9b 01       	movw	r18, r22
    404c:	ac 01       	movw	r20, r24
    404e:	83 e0       	ldi	r24, 0x03	; 3
    4050:	89 83       	std	Y+1, r24	; 0x01
    4052:	da 01       	movw	r26, r20
    4054:	c9 01       	movw	r24, r18
    4056:	88 27       	eor	r24, r24
    4058:	b7 fd       	sbrc	r27, 7
    405a:	83 95       	inc	r24
    405c:	99 27       	eor	r25, r25
    405e:	aa 27       	eor	r26, r26
    4060:	bb 27       	eor	r27, r27
    4062:	b8 2e       	mov	r11, r24
    4064:	21 15       	cp	r18, r1
    4066:	31 05       	cpc	r19, r1
    4068:	41 05       	cpc	r20, r1
    406a:	51 05       	cpc	r21, r1
    406c:	19 f4       	brne	.+6      	; 0x4074 <__floatsisf+0x36>
    406e:	82 e0       	ldi	r24, 0x02	; 2
    4070:	89 83       	std	Y+1, r24	; 0x01
    4072:	3a c0       	rjmp	.+116    	; 0x40e8 <__floatsisf+0xaa>
    4074:	88 23       	and	r24, r24
    4076:	a9 f0       	breq	.+42     	; 0x40a2 <__floatsisf+0x64>
    4078:	20 30       	cpi	r18, 0x00	; 0
    407a:	80 e0       	ldi	r24, 0x00	; 0
    407c:	38 07       	cpc	r19, r24
    407e:	80 e0       	ldi	r24, 0x00	; 0
    4080:	48 07       	cpc	r20, r24
    4082:	80 e8       	ldi	r24, 0x80	; 128
    4084:	58 07       	cpc	r21, r24
    4086:	29 f4       	brne	.+10     	; 0x4092 <__floatsisf+0x54>
    4088:	60 e0       	ldi	r22, 0x00	; 0
    408a:	70 e0       	ldi	r23, 0x00	; 0
    408c:	80 e0       	ldi	r24, 0x00	; 0
    408e:	9f ec       	ldi	r25, 0xCF	; 207
    4090:	30 c0       	rjmp	.+96     	; 0x40f2 <__floatsisf+0xb4>
    4092:	ee 24       	eor	r14, r14
    4094:	ff 24       	eor	r15, r15
    4096:	87 01       	movw	r16, r14
    4098:	e2 1a       	sub	r14, r18
    409a:	f3 0a       	sbc	r15, r19
    409c:	04 0b       	sbc	r16, r20
    409e:	15 0b       	sbc	r17, r21
    40a0:	02 c0       	rjmp	.+4      	; 0x40a6 <__floatsisf+0x68>
    40a2:	79 01       	movw	r14, r18
    40a4:	8a 01       	movw	r16, r20
    40a6:	8e e1       	ldi	r24, 0x1E	; 30
    40a8:	c8 2e       	mov	r12, r24
    40aa:	d1 2c       	mov	r13, r1
    40ac:	dc 82       	std	Y+4, r13	; 0x04
    40ae:	cb 82       	std	Y+3, r12	; 0x03
    40b0:	ed 82       	std	Y+5, r14	; 0x05
    40b2:	fe 82       	std	Y+6, r15	; 0x06
    40b4:	0f 83       	std	Y+7, r16	; 0x07
    40b6:	18 87       	std	Y+8, r17	; 0x08
    40b8:	c8 01       	movw	r24, r16
    40ba:	b7 01       	movw	r22, r14
    40bc:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <__clzsi2>
    40c0:	01 97       	sbiw	r24, 0x01	; 1
    40c2:	18 16       	cp	r1, r24
    40c4:	19 06       	cpc	r1, r25
    40c6:	84 f4       	brge	.+32     	; 0x40e8 <__floatsisf+0xaa>
    40c8:	08 2e       	mov	r0, r24
    40ca:	04 c0       	rjmp	.+8      	; 0x40d4 <__floatsisf+0x96>
    40cc:	ee 0c       	add	r14, r14
    40ce:	ff 1c       	adc	r15, r15
    40d0:	00 1f       	adc	r16, r16
    40d2:	11 1f       	adc	r17, r17
    40d4:	0a 94       	dec	r0
    40d6:	d2 f7       	brpl	.-12     	; 0x40cc <__floatsisf+0x8e>
    40d8:	ed 82       	std	Y+5, r14	; 0x05
    40da:	fe 82       	std	Y+6, r15	; 0x06
    40dc:	0f 83       	std	Y+7, r16	; 0x07
    40de:	18 87       	std	Y+8, r17	; 0x08
    40e0:	c8 1a       	sub	r12, r24
    40e2:	d9 0a       	sbc	r13, r25
    40e4:	dc 82       	std	Y+4, r13	; 0x04
    40e6:	cb 82       	std	Y+3, r12	; 0x03
    40e8:	ba 82       	std	Y+2, r11	; 0x02
    40ea:	ce 01       	movw	r24, r28
    40ec:	01 96       	adiw	r24, 0x01	; 1
    40ee:	0e 94 20 21 	call	0x4240	; 0x4240 <__pack_f>
    40f2:	28 96       	adiw	r28, 0x08	; 8
    40f4:	e9 e0       	ldi	r30, 0x09	; 9
    40f6:	0c 94 d8 22 	jmp	0x45b0	; 0x45b0 <__epilogue_restores__+0x12>

000040fa <__fixsfsi>:
    40fa:	ac e0       	ldi	r26, 0x0C	; 12
    40fc:	b0 e0       	ldi	r27, 0x00	; 0
    40fe:	e3 e8       	ldi	r30, 0x83	; 131
    4100:	f0 e2       	ldi	r31, 0x20	; 32
    4102:	0c 94 c3 22 	jmp	0x4586	; 0x4586 <__prologue_saves__+0x20>
    4106:	69 83       	std	Y+1, r22	; 0x01
    4108:	7a 83       	std	Y+2, r23	; 0x02
    410a:	8b 83       	std	Y+3, r24	; 0x03
    410c:	9c 83       	std	Y+4, r25	; 0x04
    410e:	ce 01       	movw	r24, r28
    4110:	01 96       	adiw	r24, 0x01	; 1
    4112:	be 01       	movw	r22, r28
    4114:	6b 5f       	subi	r22, 0xFB	; 251
    4116:	7f 4f       	sbci	r23, 0xFF	; 255
    4118:	0e 94 f5 21 	call	0x43ea	; 0x43ea <__unpack_f>
    411c:	8d 81       	ldd	r24, Y+5	; 0x05
    411e:	82 30       	cpi	r24, 0x02	; 2
    4120:	61 f1       	breq	.+88     	; 0x417a <__fixsfsi+0x80>
    4122:	82 30       	cpi	r24, 0x02	; 2
    4124:	50 f1       	brcs	.+84     	; 0x417a <__fixsfsi+0x80>
    4126:	84 30       	cpi	r24, 0x04	; 4
    4128:	21 f4       	brne	.+8      	; 0x4132 <__fixsfsi+0x38>
    412a:	8e 81       	ldd	r24, Y+6	; 0x06
    412c:	88 23       	and	r24, r24
    412e:	51 f1       	breq	.+84     	; 0x4184 <__fixsfsi+0x8a>
    4130:	2e c0       	rjmp	.+92     	; 0x418e <__fixsfsi+0x94>
    4132:	2f 81       	ldd	r18, Y+7	; 0x07
    4134:	38 85       	ldd	r19, Y+8	; 0x08
    4136:	37 fd       	sbrc	r19, 7
    4138:	20 c0       	rjmp	.+64     	; 0x417a <__fixsfsi+0x80>
    413a:	6e 81       	ldd	r22, Y+6	; 0x06
    413c:	2f 31       	cpi	r18, 0x1F	; 31
    413e:	31 05       	cpc	r19, r1
    4140:	1c f0       	brlt	.+6      	; 0x4148 <__fixsfsi+0x4e>
    4142:	66 23       	and	r22, r22
    4144:	f9 f0       	breq	.+62     	; 0x4184 <__fixsfsi+0x8a>
    4146:	23 c0       	rjmp	.+70     	; 0x418e <__fixsfsi+0x94>
    4148:	8e e1       	ldi	r24, 0x1E	; 30
    414a:	90 e0       	ldi	r25, 0x00	; 0
    414c:	82 1b       	sub	r24, r18
    414e:	93 0b       	sbc	r25, r19
    4150:	29 85       	ldd	r18, Y+9	; 0x09
    4152:	3a 85       	ldd	r19, Y+10	; 0x0a
    4154:	4b 85       	ldd	r20, Y+11	; 0x0b
    4156:	5c 85       	ldd	r21, Y+12	; 0x0c
    4158:	04 c0       	rjmp	.+8      	; 0x4162 <__fixsfsi+0x68>
    415a:	56 95       	lsr	r21
    415c:	47 95       	ror	r20
    415e:	37 95       	ror	r19
    4160:	27 95       	ror	r18
    4162:	8a 95       	dec	r24
    4164:	d2 f7       	brpl	.-12     	; 0x415a <__fixsfsi+0x60>
    4166:	66 23       	and	r22, r22
    4168:	b1 f0       	breq	.+44     	; 0x4196 <__fixsfsi+0x9c>
    416a:	50 95       	com	r21
    416c:	40 95       	com	r20
    416e:	30 95       	com	r19
    4170:	21 95       	neg	r18
    4172:	3f 4f       	sbci	r19, 0xFF	; 255
    4174:	4f 4f       	sbci	r20, 0xFF	; 255
    4176:	5f 4f       	sbci	r21, 0xFF	; 255
    4178:	0e c0       	rjmp	.+28     	; 0x4196 <__fixsfsi+0x9c>
    417a:	20 e0       	ldi	r18, 0x00	; 0
    417c:	30 e0       	ldi	r19, 0x00	; 0
    417e:	40 e0       	ldi	r20, 0x00	; 0
    4180:	50 e0       	ldi	r21, 0x00	; 0
    4182:	09 c0       	rjmp	.+18     	; 0x4196 <__fixsfsi+0x9c>
    4184:	2f ef       	ldi	r18, 0xFF	; 255
    4186:	3f ef       	ldi	r19, 0xFF	; 255
    4188:	4f ef       	ldi	r20, 0xFF	; 255
    418a:	5f e7       	ldi	r21, 0x7F	; 127
    418c:	04 c0       	rjmp	.+8      	; 0x4196 <__fixsfsi+0x9c>
    418e:	20 e0       	ldi	r18, 0x00	; 0
    4190:	30 e0       	ldi	r19, 0x00	; 0
    4192:	40 e0       	ldi	r20, 0x00	; 0
    4194:	50 e8       	ldi	r21, 0x80	; 128
    4196:	b9 01       	movw	r22, r18
    4198:	ca 01       	movw	r24, r20
    419a:	2c 96       	adiw	r28, 0x0c	; 12
    419c:	e2 e0       	ldi	r30, 0x02	; 2
    419e:	0c 94 df 22 	jmp	0x45be	; 0x45be <__epilogue_restores__+0x20>

000041a2 <__clzsi2>:
    41a2:	ef 92       	push	r14
    41a4:	ff 92       	push	r15
    41a6:	0f 93       	push	r16
    41a8:	1f 93       	push	r17
    41aa:	7b 01       	movw	r14, r22
    41ac:	8c 01       	movw	r16, r24
    41ae:	80 e0       	ldi	r24, 0x00	; 0
    41b0:	e8 16       	cp	r14, r24
    41b2:	80 e0       	ldi	r24, 0x00	; 0
    41b4:	f8 06       	cpc	r15, r24
    41b6:	81 e0       	ldi	r24, 0x01	; 1
    41b8:	08 07       	cpc	r16, r24
    41ba:	80 e0       	ldi	r24, 0x00	; 0
    41bc:	18 07       	cpc	r17, r24
    41be:	88 f4       	brcc	.+34     	; 0x41e2 <__clzsi2+0x40>
    41c0:	8f ef       	ldi	r24, 0xFF	; 255
    41c2:	e8 16       	cp	r14, r24
    41c4:	f1 04       	cpc	r15, r1
    41c6:	01 05       	cpc	r16, r1
    41c8:	11 05       	cpc	r17, r1
    41ca:	31 f0       	breq	.+12     	; 0x41d8 <__clzsi2+0x36>
    41cc:	28 f0       	brcs	.+10     	; 0x41d8 <__clzsi2+0x36>
    41ce:	88 e0       	ldi	r24, 0x08	; 8
    41d0:	90 e0       	ldi	r25, 0x00	; 0
    41d2:	a0 e0       	ldi	r26, 0x00	; 0
    41d4:	b0 e0       	ldi	r27, 0x00	; 0
    41d6:	17 c0       	rjmp	.+46     	; 0x4206 <__clzsi2+0x64>
    41d8:	80 e0       	ldi	r24, 0x00	; 0
    41da:	90 e0       	ldi	r25, 0x00	; 0
    41dc:	a0 e0       	ldi	r26, 0x00	; 0
    41de:	b0 e0       	ldi	r27, 0x00	; 0
    41e0:	12 c0       	rjmp	.+36     	; 0x4206 <__clzsi2+0x64>
    41e2:	80 e0       	ldi	r24, 0x00	; 0
    41e4:	e8 16       	cp	r14, r24
    41e6:	80 e0       	ldi	r24, 0x00	; 0
    41e8:	f8 06       	cpc	r15, r24
    41ea:	80 e0       	ldi	r24, 0x00	; 0
    41ec:	08 07       	cpc	r16, r24
    41ee:	81 e0       	ldi	r24, 0x01	; 1
    41f0:	18 07       	cpc	r17, r24
    41f2:	28 f0       	brcs	.+10     	; 0x41fe <__clzsi2+0x5c>
    41f4:	88 e1       	ldi	r24, 0x18	; 24
    41f6:	90 e0       	ldi	r25, 0x00	; 0
    41f8:	a0 e0       	ldi	r26, 0x00	; 0
    41fa:	b0 e0       	ldi	r27, 0x00	; 0
    41fc:	04 c0       	rjmp	.+8      	; 0x4206 <__clzsi2+0x64>
    41fe:	80 e1       	ldi	r24, 0x10	; 16
    4200:	90 e0       	ldi	r25, 0x00	; 0
    4202:	a0 e0       	ldi	r26, 0x00	; 0
    4204:	b0 e0       	ldi	r27, 0x00	; 0
    4206:	20 e2       	ldi	r18, 0x20	; 32
    4208:	30 e0       	ldi	r19, 0x00	; 0
    420a:	40 e0       	ldi	r20, 0x00	; 0
    420c:	50 e0       	ldi	r21, 0x00	; 0
    420e:	28 1b       	sub	r18, r24
    4210:	39 0b       	sbc	r19, r25
    4212:	4a 0b       	sbc	r20, r26
    4214:	5b 0b       	sbc	r21, r27
    4216:	04 c0       	rjmp	.+8      	; 0x4220 <__clzsi2+0x7e>
    4218:	16 95       	lsr	r17
    421a:	07 95       	ror	r16
    421c:	f7 94       	ror	r15
    421e:	e7 94       	ror	r14
    4220:	8a 95       	dec	r24
    4222:	d2 f7       	brpl	.-12     	; 0x4218 <__clzsi2+0x76>
    4224:	f7 01       	movw	r30, r14
    4226:	e1 5e       	subi	r30, 0xE1	; 225
    4228:	fd 4f       	sbci	r31, 0xFD	; 253
    422a:	80 81       	ld	r24, Z
    422c:	28 1b       	sub	r18, r24
    422e:	31 09       	sbc	r19, r1
    4230:	41 09       	sbc	r20, r1
    4232:	51 09       	sbc	r21, r1
    4234:	c9 01       	movw	r24, r18
    4236:	1f 91       	pop	r17
    4238:	0f 91       	pop	r16
    423a:	ff 90       	pop	r15
    423c:	ef 90       	pop	r14
    423e:	08 95       	ret

00004240 <__pack_f>:
    4240:	df 92       	push	r13
    4242:	ef 92       	push	r14
    4244:	ff 92       	push	r15
    4246:	0f 93       	push	r16
    4248:	1f 93       	push	r17
    424a:	fc 01       	movw	r30, r24
    424c:	e4 80       	ldd	r14, Z+4	; 0x04
    424e:	f5 80       	ldd	r15, Z+5	; 0x05
    4250:	06 81       	ldd	r16, Z+6	; 0x06
    4252:	17 81       	ldd	r17, Z+7	; 0x07
    4254:	d1 80       	ldd	r13, Z+1	; 0x01
    4256:	80 81       	ld	r24, Z
    4258:	82 30       	cpi	r24, 0x02	; 2
    425a:	48 f4       	brcc	.+18     	; 0x426e <__pack_f+0x2e>
    425c:	80 e0       	ldi	r24, 0x00	; 0
    425e:	90 e0       	ldi	r25, 0x00	; 0
    4260:	a0 e1       	ldi	r26, 0x10	; 16
    4262:	b0 e0       	ldi	r27, 0x00	; 0
    4264:	e8 2a       	or	r14, r24
    4266:	f9 2a       	or	r15, r25
    4268:	0a 2b       	or	r16, r26
    426a:	1b 2b       	or	r17, r27
    426c:	a5 c0       	rjmp	.+330    	; 0x43b8 <__pack_f+0x178>
    426e:	84 30       	cpi	r24, 0x04	; 4
    4270:	09 f4       	brne	.+2      	; 0x4274 <__pack_f+0x34>
    4272:	9f c0       	rjmp	.+318    	; 0x43b2 <__pack_f+0x172>
    4274:	82 30       	cpi	r24, 0x02	; 2
    4276:	21 f4       	brne	.+8      	; 0x4280 <__pack_f+0x40>
    4278:	ee 24       	eor	r14, r14
    427a:	ff 24       	eor	r15, r15
    427c:	87 01       	movw	r16, r14
    427e:	05 c0       	rjmp	.+10     	; 0x428a <__pack_f+0x4a>
    4280:	e1 14       	cp	r14, r1
    4282:	f1 04       	cpc	r15, r1
    4284:	01 05       	cpc	r16, r1
    4286:	11 05       	cpc	r17, r1
    4288:	19 f4       	brne	.+6      	; 0x4290 <__pack_f+0x50>
    428a:	e0 e0       	ldi	r30, 0x00	; 0
    428c:	f0 e0       	ldi	r31, 0x00	; 0
    428e:	96 c0       	rjmp	.+300    	; 0x43bc <__pack_f+0x17c>
    4290:	62 81       	ldd	r22, Z+2	; 0x02
    4292:	73 81       	ldd	r23, Z+3	; 0x03
    4294:	9f ef       	ldi	r25, 0xFF	; 255
    4296:	62 38       	cpi	r22, 0x82	; 130
    4298:	79 07       	cpc	r23, r25
    429a:	0c f0       	brlt	.+2      	; 0x429e <__pack_f+0x5e>
    429c:	5b c0       	rjmp	.+182    	; 0x4354 <__pack_f+0x114>
    429e:	22 e8       	ldi	r18, 0x82	; 130
    42a0:	3f ef       	ldi	r19, 0xFF	; 255
    42a2:	26 1b       	sub	r18, r22
    42a4:	37 0b       	sbc	r19, r23
    42a6:	2a 31       	cpi	r18, 0x1A	; 26
    42a8:	31 05       	cpc	r19, r1
    42aa:	2c f0       	brlt	.+10     	; 0x42b6 <__pack_f+0x76>
    42ac:	20 e0       	ldi	r18, 0x00	; 0
    42ae:	30 e0       	ldi	r19, 0x00	; 0
    42b0:	40 e0       	ldi	r20, 0x00	; 0
    42b2:	50 e0       	ldi	r21, 0x00	; 0
    42b4:	2a c0       	rjmp	.+84     	; 0x430a <__pack_f+0xca>
    42b6:	b8 01       	movw	r22, r16
    42b8:	a7 01       	movw	r20, r14
    42ba:	02 2e       	mov	r0, r18
    42bc:	04 c0       	rjmp	.+8      	; 0x42c6 <__pack_f+0x86>
    42be:	76 95       	lsr	r23
    42c0:	67 95       	ror	r22
    42c2:	57 95       	ror	r21
    42c4:	47 95       	ror	r20
    42c6:	0a 94       	dec	r0
    42c8:	d2 f7       	brpl	.-12     	; 0x42be <__pack_f+0x7e>
    42ca:	81 e0       	ldi	r24, 0x01	; 1
    42cc:	90 e0       	ldi	r25, 0x00	; 0
    42ce:	a0 e0       	ldi	r26, 0x00	; 0
    42d0:	b0 e0       	ldi	r27, 0x00	; 0
    42d2:	04 c0       	rjmp	.+8      	; 0x42dc <__pack_f+0x9c>
    42d4:	88 0f       	add	r24, r24
    42d6:	99 1f       	adc	r25, r25
    42d8:	aa 1f       	adc	r26, r26
    42da:	bb 1f       	adc	r27, r27
    42dc:	2a 95       	dec	r18
    42de:	d2 f7       	brpl	.-12     	; 0x42d4 <__pack_f+0x94>
    42e0:	01 97       	sbiw	r24, 0x01	; 1
    42e2:	a1 09       	sbc	r26, r1
    42e4:	b1 09       	sbc	r27, r1
    42e6:	8e 21       	and	r24, r14
    42e8:	9f 21       	and	r25, r15
    42ea:	a0 23       	and	r26, r16
    42ec:	b1 23       	and	r27, r17
    42ee:	00 97       	sbiw	r24, 0x00	; 0
    42f0:	a1 05       	cpc	r26, r1
    42f2:	b1 05       	cpc	r27, r1
    42f4:	21 f0       	breq	.+8      	; 0x42fe <__pack_f+0xbe>
    42f6:	81 e0       	ldi	r24, 0x01	; 1
    42f8:	90 e0       	ldi	r25, 0x00	; 0
    42fa:	a0 e0       	ldi	r26, 0x00	; 0
    42fc:	b0 e0       	ldi	r27, 0x00	; 0
    42fe:	9a 01       	movw	r18, r20
    4300:	ab 01       	movw	r20, r22
    4302:	28 2b       	or	r18, r24
    4304:	39 2b       	or	r19, r25
    4306:	4a 2b       	or	r20, r26
    4308:	5b 2b       	or	r21, r27
    430a:	da 01       	movw	r26, r20
    430c:	c9 01       	movw	r24, r18
    430e:	8f 77       	andi	r24, 0x7F	; 127
    4310:	90 70       	andi	r25, 0x00	; 0
    4312:	a0 70       	andi	r26, 0x00	; 0
    4314:	b0 70       	andi	r27, 0x00	; 0
    4316:	80 34       	cpi	r24, 0x40	; 64
    4318:	91 05       	cpc	r25, r1
    431a:	a1 05       	cpc	r26, r1
    431c:	b1 05       	cpc	r27, r1
    431e:	39 f4       	brne	.+14     	; 0x432e <__pack_f+0xee>
    4320:	27 ff       	sbrs	r18, 7
    4322:	09 c0       	rjmp	.+18     	; 0x4336 <__pack_f+0xf6>
    4324:	20 5c       	subi	r18, 0xC0	; 192
    4326:	3f 4f       	sbci	r19, 0xFF	; 255
    4328:	4f 4f       	sbci	r20, 0xFF	; 255
    432a:	5f 4f       	sbci	r21, 0xFF	; 255
    432c:	04 c0       	rjmp	.+8      	; 0x4336 <__pack_f+0xf6>
    432e:	21 5c       	subi	r18, 0xC1	; 193
    4330:	3f 4f       	sbci	r19, 0xFF	; 255
    4332:	4f 4f       	sbci	r20, 0xFF	; 255
    4334:	5f 4f       	sbci	r21, 0xFF	; 255
    4336:	e0 e0       	ldi	r30, 0x00	; 0
    4338:	f0 e0       	ldi	r31, 0x00	; 0
    433a:	20 30       	cpi	r18, 0x00	; 0
    433c:	a0 e0       	ldi	r26, 0x00	; 0
    433e:	3a 07       	cpc	r19, r26
    4340:	a0 e0       	ldi	r26, 0x00	; 0
    4342:	4a 07       	cpc	r20, r26
    4344:	a0 e4       	ldi	r26, 0x40	; 64
    4346:	5a 07       	cpc	r21, r26
    4348:	10 f0       	brcs	.+4      	; 0x434e <__pack_f+0x10e>
    434a:	e1 e0       	ldi	r30, 0x01	; 1
    434c:	f0 e0       	ldi	r31, 0x00	; 0
    434e:	79 01       	movw	r14, r18
    4350:	8a 01       	movw	r16, r20
    4352:	27 c0       	rjmp	.+78     	; 0x43a2 <__pack_f+0x162>
    4354:	60 38       	cpi	r22, 0x80	; 128
    4356:	71 05       	cpc	r23, r1
    4358:	64 f5       	brge	.+88     	; 0x43b2 <__pack_f+0x172>
    435a:	fb 01       	movw	r30, r22
    435c:	e1 58       	subi	r30, 0x81	; 129
    435e:	ff 4f       	sbci	r31, 0xFF	; 255
    4360:	d8 01       	movw	r26, r16
    4362:	c7 01       	movw	r24, r14
    4364:	8f 77       	andi	r24, 0x7F	; 127
    4366:	90 70       	andi	r25, 0x00	; 0
    4368:	a0 70       	andi	r26, 0x00	; 0
    436a:	b0 70       	andi	r27, 0x00	; 0
    436c:	80 34       	cpi	r24, 0x40	; 64
    436e:	91 05       	cpc	r25, r1
    4370:	a1 05       	cpc	r26, r1
    4372:	b1 05       	cpc	r27, r1
    4374:	39 f4       	brne	.+14     	; 0x4384 <__pack_f+0x144>
    4376:	e7 fe       	sbrs	r14, 7
    4378:	0d c0       	rjmp	.+26     	; 0x4394 <__pack_f+0x154>
    437a:	80 e4       	ldi	r24, 0x40	; 64
    437c:	90 e0       	ldi	r25, 0x00	; 0
    437e:	a0 e0       	ldi	r26, 0x00	; 0
    4380:	b0 e0       	ldi	r27, 0x00	; 0
    4382:	04 c0       	rjmp	.+8      	; 0x438c <__pack_f+0x14c>
    4384:	8f e3       	ldi	r24, 0x3F	; 63
    4386:	90 e0       	ldi	r25, 0x00	; 0
    4388:	a0 e0       	ldi	r26, 0x00	; 0
    438a:	b0 e0       	ldi	r27, 0x00	; 0
    438c:	e8 0e       	add	r14, r24
    438e:	f9 1e       	adc	r15, r25
    4390:	0a 1f       	adc	r16, r26
    4392:	1b 1f       	adc	r17, r27
    4394:	17 ff       	sbrs	r17, 7
    4396:	05 c0       	rjmp	.+10     	; 0x43a2 <__pack_f+0x162>
    4398:	16 95       	lsr	r17
    439a:	07 95       	ror	r16
    439c:	f7 94       	ror	r15
    439e:	e7 94       	ror	r14
    43a0:	31 96       	adiw	r30, 0x01	; 1
    43a2:	87 e0       	ldi	r24, 0x07	; 7
    43a4:	16 95       	lsr	r17
    43a6:	07 95       	ror	r16
    43a8:	f7 94       	ror	r15
    43aa:	e7 94       	ror	r14
    43ac:	8a 95       	dec	r24
    43ae:	d1 f7       	brne	.-12     	; 0x43a4 <__pack_f+0x164>
    43b0:	05 c0       	rjmp	.+10     	; 0x43bc <__pack_f+0x17c>
    43b2:	ee 24       	eor	r14, r14
    43b4:	ff 24       	eor	r15, r15
    43b6:	87 01       	movw	r16, r14
    43b8:	ef ef       	ldi	r30, 0xFF	; 255
    43ba:	f0 e0       	ldi	r31, 0x00	; 0
    43bc:	6e 2f       	mov	r22, r30
    43be:	67 95       	ror	r22
    43c0:	66 27       	eor	r22, r22
    43c2:	67 95       	ror	r22
    43c4:	90 2f       	mov	r25, r16
    43c6:	9f 77       	andi	r25, 0x7F	; 127
    43c8:	d7 94       	ror	r13
    43ca:	dd 24       	eor	r13, r13
    43cc:	d7 94       	ror	r13
    43ce:	8e 2f       	mov	r24, r30
    43d0:	86 95       	lsr	r24
    43d2:	49 2f       	mov	r20, r25
    43d4:	46 2b       	or	r20, r22
    43d6:	58 2f       	mov	r21, r24
    43d8:	5d 29       	or	r21, r13
    43da:	b7 01       	movw	r22, r14
    43dc:	ca 01       	movw	r24, r20
    43de:	1f 91       	pop	r17
    43e0:	0f 91       	pop	r16
    43e2:	ff 90       	pop	r15
    43e4:	ef 90       	pop	r14
    43e6:	df 90       	pop	r13
    43e8:	08 95       	ret

000043ea <__unpack_f>:
    43ea:	fc 01       	movw	r30, r24
    43ec:	db 01       	movw	r26, r22
    43ee:	40 81       	ld	r20, Z
    43f0:	51 81       	ldd	r21, Z+1	; 0x01
    43f2:	22 81       	ldd	r18, Z+2	; 0x02
    43f4:	62 2f       	mov	r22, r18
    43f6:	6f 77       	andi	r22, 0x7F	; 127
    43f8:	70 e0       	ldi	r23, 0x00	; 0
    43fa:	22 1f       	adc	r18, r18
    43fc:	22 27       	eor	r18, r18
    43fe:	22 1f       	adc	r18, r18
    4400:	93 81       	ldd	r25, Z+3	; 0x03
    4402:	89 2f       	mov	r24, r25
    4404:	88 0f       	add	r24, r24
    4406:	82 2b       	or	r24, r18
    4408:	28 2f       	mov	r18, r24
    440a:	30 e0       	ldi	r19, 0x00	; 0
    440c:	99 1f       	adc	r25, r25
    440e:	99 27       	eor	r25, r25
    4410:	99 1f       	adc	r25, r25
    4412:	11 96       	adiw	r26, 0x01	; 1
    4414:	9c 93       	st	X, r25
    4416:	11 97       	sbiw	r26, 0x01	; 1
    4418:	21 15       	cp	r18, r1
    441a:	31 05       	cpc	r19, r1
    441c:	a9 f5       	brne	.+106    	; 0x4488 <__unpack_f+0x9e>
    441e:	41 15       	cp	r20, r1
    4420:	51 05       	cpc	r21, r1
    4422:	61 05       	cpc	r22, r1
    4424:	71 05       	cpc	r23, r1
    4426:	11 f4       	brne	.+4      	; 0x442c <__unpack_f+0x42>
    4428:	82 e0       	ldi	r24, 0x02	; 2
    442a:	37 c0       	rjmp	.+110    	; 0x449a <__unpack_f+0xb0>
    442c:	82 e8       	ldi	r24, 0x82	; 130
    442e:	9f ef       	ldi	r25, 0xFF	; 255
    4430:	13 96       	adiw	r26, 0x03	; 3
    4432:	9c 93       	st	X, r25
    4434:	8e 93       	st	-X, r24
    4436:	12 97       	sbiw	r26, 0x02	; 2
    4438:	9a 01       	movw	r18, r20
    443a:	ab 01       	movw	r20, r22
    443c:	67 e0       	ldi	r22, 0x07	; 7
    443e:	22 0f       	add	r18, r18
    4440:	33 1f       	adc	r19, r19
    4442:	44 1f       	adc	r20, r20
    4444:	55 1f       	adc	r21, r21
    4446:	6a 95       	dec	r22
    4448:	d1 f7       	brne	.-12     	; 0x443e <__unpack_f+0x54>
    444a:	83 e0       	ldi	r24, 0x03	; 3
    444c:	8c 93       	st	X, r24
    444e:	0d c0       	rjmp	.+26     	; 0x446a <__unpack_f+0x80>
    4450:	22 0f       	add	r18, r18
    4452:	33 1f       	adc	r19, r19
    4454:	44 1f       	adc	r20, r20
    4456:	55 1f       	adc	r21, r21
    4458:	12 96       	adiw	r26, 0x02	; 2
    445a:	8d 91       	ld	r24, X+
    445c:	9c 91       	ld	r25, X
    445e:	13 97       	sbiw	r26, 0x03	; 3
    4460:	01 97       	sbiw	r24, 0x01	; 1
    4462:	13 96       	adiw	r26, 0x03	; 3
    4464:	9c 93       	st	X, r25
    4466:	8e 93       	st	-X, r24
    4468:	12 97       	sbiw	r26, 0x02	; 2
    446a:	20 30       	cpi	r18, 0x00	; 0
    446c:	80 e0       	ldi	r24, 0x00	; 0
    446e:	38 07       	cpc	r19, r24
    4470:	80 e0       	ldi	r24, 0x00	; 0
    4472:	48 07       	cpc	r20, r24
    4474:	80 e4       	ldi	r24, 0x40	; 64
    4476:	58 07       	cpc	r21, r24
    4478:	58 f3       	brcs	.-42     	; 0x4450 <__unpack_f+0x66>
    447a:	14 96       	adiw	r26, 0x04	; 4
    447c:	2d 93       	st	X+, r18
    447e:	3d 93       	st	X+, r19
    4480:	4d 93       	st	X+, r20
    4482:	5c 93       	st	X, r21
    4484:	17 97       	sbiw	r26, 0x07	; 7
    4486:	08 95       	ret
    4488:	2f 3f       	cpi	r18, 0xFF	; 255
    448a:	31 05       	cpc	r19, r1
    448c:	79 f4       	brne	.+30     	; 0x44ac <__unpack_f+0xc2>
    448e:	41 15       	cp	r20, r1
    4490:	51 05       	cpc	r21, r1
    4492:	61 05       	cpc	r22, r1
    4494:	71 05       	cpc	r23, r1
    4496:	19 f4       	brne	.+6      	; 0x449e <__unpack_f+0xb4>
    4498:	84 e0       	ldi	r24, 0x04	; 4
    449a:	8c 93       	st	X, r24
    449c:	08 95       	ret
    449e:	64 ff       	sbrs	r22, 4
    44a0:	03 c0       	rjmp	.+6      	; 0x44a8 <__unpack_f+0xbe>
    44a2:	81 e0       	ldi	r24, 0x01	; 1
    44a4:	8c 93       	st	X, r24
    44a6:	12 c0       	rjmp	.+36     	; 0x44cc <__unpack_f+0xe2>
    44a8:	1c 92       	st	X, r1
    44aa:	10 c0       	rjmp	.+32     	; 0x44cc <__unpack_f+0xe2>
    44ac:	2f 57       	subi	r18, 0x7F	; 127
    44ae:	30 40       	sbci	r19, 0x00	; 0
    44b0:	13 96       	adiw	r26, 0x03	; 3
    44b2:	3c 93       	st	X, r19
    44b4:	2e 93       	st	-X, r18
    44b6:	12 97       	sbiw	r26, 0x02	; 2
    44b8:	83 e0       	ldi	r24, 0x03	; 3
    44ba:	8c 93       	st	X, r24
    44bc:	87 e0       	ldi	r24, 0x07	; 7
    44be:	44 0f       	add	r20, r20
    44c0:	55 1f       	adc	r21, r21
    44c2:	66 1f       	adc	r22, r22
    44c4:	77 1f       	adc	r23, r23
    44c6:	8a 95       	dec	r24
    44c8:	d1 f7       	brne	.-12     	; 0x44be <__unpack_f+0xd4>
    44ca:	70 64       	ori	r23, 0x40	; 64
    44cc:	14 96       	adiw	r26, 0x04	; 4
    44ce:	4d 93       	st	X+, r20
    44d0:	5d 93       	st	X+, r21
    44d2:	6d 93       	st	X+, r22
    44d4:	7c 93       	st	X, r23
    44d6:	17 97       	sbiw	r26, 0x07	; 7
    44d8:	08 95       	ret

000044da <__mulsi3>:
    44da:	62 9f       	mul	r22, r18
    44dc:	d0 01       	movw	r26, r0
    44de:	73 9f       	mul	r23, r19
    44e0:	f0 01       	movw	r30, r0
    44e2:	82 9f       	mul	r24, r18
    44e4:	e0 0d       	add	r30, r0
    44e6:	f1 1d       	adc	r31, r1
    44e8:	64 9f       	mul	r22, r20
    44ea:	e0 0d       	add	r30, r0
    44ec:	f1 1d       	adc	r31, r1
    44ee:	92 9f       	mul	r25, r18
    44f0:	f0 0d       	add	r31, r0
    44f2:	83 9f       	mul	r24, r19
    44f4:	f0 0d       	add	r31, r0
    44f6:	74 9f       	mul	r23, r20
    44f8:	f0 0d       	add	r31, r0
    44fa:	65 9f       	mul	r22, r21
    44fc:	f0 0d       	add	r31, r0
    44fe:	99 27       	eor	r25, r25
    4500:	72 9f       	mul	r23, r18
    4502:	b0 0d       	add	r27, r0
    4504:	e1 1d       	adc	r30, r1
    4506:	f9 1f       	adc	r31, r25
    4508:	63 9f       	mul	r22, r19
    450a:	b0 0d       	add	r27, r0
    450c:	e1 1d       	adc	r30, r1
    450e:	f9 1f       	adc	r31, r25
    4510:	bd 01       	movw	r22, r26
    4512:	cf 01       	movw	r24, r30
    4514:	11 24       	eor	r1, r1
    4516:	08 95       	ret

00004518 <__udivmodhi4>:
    4518:	aa 1b       	sub	r26, r26
    451a:	bb 1b       	sub	r27, r27
    451c:	51 e1       	ldi	r21, 0x11	; 17
    451e:	07 c0       	rjmp	.+14     	; 0x452e <__udivmodhi4_ep>

00004520 <__udivmodhi4_loop>:
    4520:	aa 1f       	adc	r26, r26
    4522:	bb 1f       	adc	r27, r27
    4524:	a6 17       	cp	r26, r22
    4526:	b7 07       	cpc	r27, r23
    4528:	10 f0       	brcs	.+4      	; 0x452e <__udivmodhi4_ep>
    452a:	a6 1b       	sub	r26, r22
    452c:	b7 0b       	sbc	r27, r23

0000452e <__udivmodhi4_ep>:
    452e:	88 1f       	adc	r24, r24
    4530:	99 1f       	adc	r25, r25
    4532:	5a 95       	dec	r21
    4534:	a9 f7       	brne	.-22     	; 0x4520 <__udivmodhi4_loop>
    4536:	80 95       	com	r24
    4538:	90 95       	com	r25
    453a:	bc 01       	movw	r22, r24
    453c:	cd 01       	movw	r24, r26
    453e:	08 95       	ret

00004540 <__divmodhi4>:
    4540:	97 fb       	bst	r25, 7
    4542:	09 2e       	mov	r0, r25
    4544:	07 26       	eor	r0, r23
    4546:	0a d0       	rcall	.+20     	; 0x455c <__divmodhi4_neg1>
    4548:	77 fd       	sbrc	r23, 7
    454a:	04 d0       	rcall	.+8      	; 0x4554 <__divmodhi4_neg2>
    454c:	e5 df       	rcall	.-54     	; 0x4518 <__udivmodhi4>
    454e:	06 d0       	rcall	.+12     	; 0x455c <__divmodhi4_neg1>
    4550:	00 20       	and	r0, r0
    4552:	1a f4       	brpl	.+6      	; 0x455a <__divmodhi4_exit>

00004554 <__divmodhi4_neg2>:
    4554:	70 95       	com	r23
    4556:	61 95       	neg	r22
    4558:	7f 4f       	sbci	r23, 0xFF	; 255

0000455a <__divmodhi4_exit>:
    455a:	08 95       	ret

0000455c <__divmodhi4_neg1>:
    455c:	f6 f7       	brtc	.-4      	; 0x455a <__divmodhi4_exit>
    455e:	90 95       	com	r25
    4560:	81 95       	neg	r24
    4562:	9f 4f       	sbci	r25, 0xFF	; 255
    4564:	08 95       	ret

00004566 <__prologue_saves__>:
    4566:	2f 92       	push	r2
    4568:	3f 92       	push	r3
    456a:	4f 92       	push	r4
    456c:	5f 92       	push	r5
    456e:	6f 92       	push	r6
    4570:	7f 92       	push	r7
    4572:	8f 92       	push	r8
    4574:	9f 92       	push	r9
    4576:	af 92       	push	r10
    4578:	bf 92       	push	r11
    457a:	cf 92       	push	r12
    457c:	df 92       	push	r13
    457e:	ef 92       	push	r14
    4580:	ff 92       	push	r15
    4582:	0f 93       	push	r16
    4584:	1f 93       	push	r17
    4586:	cf 93       	push	r28
    4588:	df 93       	push	r29
    458a:	cd b7       	in	r28, 0x3d	; 61
    458c:	de b7       	in	r29, 0x3e	; 62
    458e:	ca 1b       	sub	r28, r26
    4590:	db 0b       	sbc	r29, r27
    4592:	0f b6       	in	r0, 0x3f	; 63
    4594:	f8 94       	cli
    4596:	de bf       	out	0x3e, r29	; 62
    4598:	0f be       	out	0x3f, r0	; 63
    459a:	cd bf       	out	0x3d, r28	; 61
    459c:	19 94       	eijmp

0000459e <__epilogue_restores__>:
    459e:	2a 88       	ldd	r2, Y+18	; 0x12
    45a0:	39 88       	ldd	r3, Y+17	; 0x11
    45a2:	48 88       	ldd	r4, Y+16	; 0x10
    45a4:	5f 84       	ldd	r5, Y+15	; 0x0f
    45a6:	6e 84       	ldd	r6, Y+14	; 0x0e
    45a8:	7d 84       	ldd	r7, Y+13	; 0x0d
    45aa:	8c 84       	ldd	r8, Y+12	; 0x0c
    45ac:	9b 84       	ldd	r9, Y+11	; 0x0b
    45ae:	aa 84       	ldd	r10, Y+10	; 0x0a
    45b0:	b9 84       	ldd	r11, Y+9	; 0x09
    45b2:	c8 84       	ldd	r12, Y+8	; 0x08
    45b4:	df 80       	ldd	r13, Y+7	; 0x07
    45b6:	ee 80       	ldd	r14, Y+6	; 0x06
    45b8:	fd 80       	ldd	r15, Y+5	; 0x05
    45ba:	0c 81       	ldd	r16, Y+4	; 0x04
    45bc:	1b 81       	ldd	r17, Y+3	; 0x03
    45be:	aa 81       	ldd	r26, Y+2	; 0x02
    45c0:	b9 81       	ldd	r27, Y+1	; 0x01
    45c2:	ce 0f       	add	r28, r30
    45c4:	d1 1d       	adc	r29, r1
    45c6:	0f b6       	in	r0, 0x3f	; 63
    45c8:	f8 94       	cli
    45ca:	de bf       	out	0x3e, r29	; 62
    45cc:	0f be       	out	0x3f, r0	; 63
    45ce:	cd bf       	out	0x3d, r28	; 61
    45d0:	ed 01       	movw	r28, r26
    45d2:	08 95       	ret

000045d4 <do_rand>:
    45d4:	af 92       	push	r10
    45d6:	bf 92       	push	r11
    45d8:	cf 92       	push	r12
    45da:	df 92       	push	r13
    45dc:	ef 92       	push	r14
    45de:	ff 92       	push	r15
    45e0:	0f 93       	push	r16
    45e2:	1f 93       	push	r17
    45e4:	cf 93       	push	r28
    45e6:	df 93       	push	r29
    45e8:	ec 01       	movw	r28, r24
    45ea:	a8 80       	ld	r10, Y
    45ec:	b9 80       	ldd	r11, Y+1	; 0x01
    45ee:	ca 80       	ldd	r12, Y+2	; 0x02
    45f0:	db 80       	ldd	r13, Y+3	; 0x03
    45f2:	a1 14       	cp	r10, r1
    45f4:	b1 04       	cpc	r11, r1
    45f6:	c1 04       	cpc	r12, r1
    45f8:	d1 04       	cpc	r13, r1
    45fa:	41 f4       	brne	.+16     	; 0x460c <do_rand+0x38>
    45fc:	84 e2       	ldi	r24, 0x24	; 36
    45fe:	a8 2e       	mov	r10, r24
    4600:	89 ed       	ldi	r24, 0xD9	; 217
    4602:	b8 2e       	mov	r11, r24
    4604:	8b e5       	ldi	r24, 0x5B	; 91
    4606:	c8 2e       	mov	r12, r24
    4608:	87 e0       	ldi	r24, 0x07	; 7
    460a:	d8 2e       	mov	r13, r24
    460c:	c6 01       	movw	r24, r12
    460e:	b5 01       	movw	r22, r10
    4610:	2d e1       	ldi	r18, 0x1D	; 29
    4612:	33 ef       	ldi	r19, 0xF3	; 243
    4614:	41 e0       	ldi	r20, 0x01	; 1
    4616:	50 e0       	ldi	r21, 0x00	; 0
    4618:	0e 94 91 25 	call	0x4b22	; 0x4b22 <__divmodsi4>
    461c:	27 ea       	ldi	r18, 0xA7	; 167
    461e:	31 e4       	ldi	r19, 0x41	; 65
    4620:	40 e0       	ldi	r20, 0x00	; 0
    4622:	50 e0       	ldi	r21, 0x00	; 0
    4624:	0e 94 6d 22 	call	0x44da	; 0x44da <__mulsi3>
    4628:	7b 01       	movw	r14, r22
    462a:	8c 01       	movw	r16, r24
    462c:	c6 01       	movw	r24, r12
    462e:	b5 01       	movw	r22, r10
    4630:	2d e1       	ldi	r18, 0x1D	; 29
    4632:	33 ef       	ldi	r19, 0xF3	; 243
    4634:	41 e0       	ldi	r20, 0x01	; 1
    4636:	50 e0       	ldi	r21, 0x00	; 0
    4638:	0e 94 91 25 	call	0x4b22	; 0x4b22 <__divmodsi4>
    463c:	ca 01       	movw	r24, r20
    463e:	b9 01       	movw	r22, r18
    4640:	2c ee       	ldi	r18, 0xEC	; 236
    4642:	34 ef       	ldi	r19, 0xF4	; 244
    4644:	4f ef       	ldi	r20, 0xFF	; 255
    4646:	5f ef       	ldi	r21, 0xFF	; 255
    4648:	0e 94 6d 22 	call	0x44da	; 0x44da <__mulsi3>
    464c:	6e 0d       	add	r22, r14
    464e:	7f 1d       	adc	r23, r15
    4650:	80 1f       	adc	r24, r16
    4652:	91 1f       	adc	r25, r17
    4654:	97 ff       	sbrs	r25, 7
    4656:	04 c0       	rjmp	.+8      	; 0x4660 <do_rand+0x8c>
    4658:	61 50       	subi	r22, 0x01	; 1
    465a:	70 40       	sbci	r23, 0x00	; 0
    465c:	80 40       	sbci	r24, 0x00	; 0
    465e:	90 48       	sbci	r25, 0x80	; 128
    4660:	68 83       	st	Y, r22
    4662:	79 83       	std	Y+1, r23	; 0x01
    4664:	8a 83       	std	Y+2, r24	; 0x02
    4666:	9b 83       	std	Y+3, r25	; 0x03
    4668:	9b 01       	movw	r18, r22
    466a:	3f 77       	andi	r19, 0x7F	; 127
    466c:	c9 01       	movw	r24, r18
    466e:	df 91       	pop	r29
    4670:	cf 91       	pop	r28
    4672:	1f 91       	pop	r17
    4674:	0f 91       	pop	r16
    4676:	ff 90       	pop	r15
    4678:	ef 90       	pop	r14
    467a:	df 90       	pop	r13
    467c:	cf 90       	pop	r12
    467e:	bf 90       	pop	r11
    4680:	af 90       	pop	r10
    4682:	08 95       	ret

00004684 <rand_r>:
    4684:	0e 94 ea 22 	call	0x45d4	; 0x45d4 <do_rand>
    4688:	08 95       	ret

0000468a <rand>:
    468a:	8f e1       	ldi	r24, 0x1F	; 31
    468c:	93 e0       	ldi	r25, 0x03	; 3
    468e:	0e 94 ea 22 	call	0x45d4	; 0x45d4 <do_rand>
    4692:	08 95       	ret

00004694 <srand>:
    4694:	a0 e0       	ldi	r26, 0x00	; 0
    4696:	b0 e0       	ldi	r27, 0x00	; 0
    4698:	80 93 1f 03 	sts	0x031F, r24
    469c:	90 93 20 03 	sts	0x0320, r25
    46a0:	a0 93 21 03 	sts	0x0321, r26
    46a4:	b0 93 22 03 	sts	0x0322, r27
    46a8:	08 95       	ret
    46aa:	f5 d0       	rcall	.+490    	; 0x4896 <__fp_pscA>
    46ac:	58 f0       	brcs	.+22     	; 0x46c4 <srand+0x30>
    46ae:	80 e8       	ldi	r24, 0x80	; 128
    46b0:	91 e0       	ldi	r25, 0x01	; 1
    46b2:	09 f4       	brne	.+2      	; 0x46b6 <srand+0x22>
    46b4:	9e ef       	ldi	r25, 0xFE	; 254
    46b6:	f6 d0       	rcall	.+492    	; 0x48a4 <__fp_pscB>
    46b8:	28 f0       	brcs	.+10     	; 0x46c4 <srand+0x30>
    46ba:	40 e8       	ldi	r20, 0x80	; 128
    46bc:	51 e0       	ldi	r21, 0x01	; 1
    46be:	59 f4       	brne	.+22     	; 0x46d6 <atan2+0xe>
    46c0:	5e ef       	ldi	r21, 0xFE	; 254
    46c2:	09 c0       	rjmp	.+18     	; 0x46d6 <atan2+0xe>
    46c4:	c0 c0       	rjmp	.+384    	; 0x4846 <__fp_nan>
    46c6:	28 c1       	rjmp	.+592    	; 0x4918 <__fp_zero>

000046c8 <atan2>:
    46c8:	e9 2f       	mov	r30, r25
    46ca:	e0 78       	andi	r30, 0x80	; 128
    46cc:	03 d1       	rcall	.+518    	; 0x48d4 <__fp_split3>
    46ce:	68 f3       	brcs	.-38     	; 0x46aa <srand+0x16>
    46d0:	09 2e       	mov	r0, r25
    46d2:	05 2a       	or	r0, r21
    46d4:	c1 f3       	breq	.-16     	; 0x46c6 <srand+0x32>
    46d6:	26 17       	cp	r18, r22
    46d8:	37 07       	cpc	r19, r23
    46da:	48 07       	cpc	r20, r24
    46dc:	59 07       	cpc	r21, r25
    46de:	38 f0       	brcs	.+14     	; 0x46ee <atan2+0x26>
    46e0:	0e 2e       	mov	r0, r30
    46e2:	07 f8       	bld	r0, 7
    46e4:	e0 25       	eor	r30, r0
    46e6:	69 f0       	breq	.+26     	; 0x4702 <atan2+0x3a>
    46e8:	e0 25       	eor	r30, r0
    46ea:	e0 64       	ori	r30, 0x40	; 64
    46ec:	0a c0       	rjmp	.+20     	; 0x4702 <atan2+0x3a>
    46ee:	ef 63       	ori	r30, 0x3F	; 63
    46f0:	07 f8       	bld	r0, 7
    46f2:	00 94       	com	r0
    46f4:	07 fa       	bst	r0, 7
    46f6:	db 01       	movw	r26, r22
    46f8:	b9 01       	movw	r22, r18
    46fa:	9d 01       	movw	r18, r26
    46fc:	dc 01       	movw	r26, r24
    46fe:	ca 01       	movw	r24, r20
    4700:	ad 01       	movw	r20, r26
    4702:	ef 93       	push	r30
    4704:	41 d0       	rcall	.+130    	; 0x4788 <__divsf3_pse>
    4706:	d5 d0       	rcall	.+426    	; 0x48b2 <__fp_round>
    4708:	0a d0       	rcall	.+20     	; 0x471e <atan>
    470a:	5f 91       	pop	r21
    470c:	55 23       	and	r21, r21
    470e:	31 f0       	breq	.+12     	; 0x471c <atan2+0x54>
    4710:	2b ed       	ldi	r18, 0xDB	; 219
    4712:	3f e0       	ldi	r19, 0x0F	; 15
    4714:	49 e4       	ldi	r20, 0x49	; 73
    4716:	50 fd       	sbrc	r21, 0
    4718:	49 ec       	ldi	r20, 0xC9	; 201
    471a:	8d c1       	rjmp	.+794    	; 0x4a36 <__addsf3>
    471c:	08 95       	ret

0000471e <atan>:
    471e:	df 93       	push	r29
    4720:	dd 27       	eor	r29, r29
    4722:	b9 2f       	mov	r27, r25
    4724:	bf 77       	andi	r27, 0x7F	; 127
    4726:	40 e8       	ldi	r20, 0x80	; 128
    4728:	5f e3       	ldi	r21, 0x3F	; 63
    472a:	16 16       	cp	r1, r22
    472c:	17 06       	cpc	r1, r23
    472e:	48 07       	cpc	r20, r24
    4730:	5b 07       	cpc	r21, r27
    4732:	10 f4       	brcc	.+4      	; 0x4738 <atan+0x1a>
    4734:	d9 2f       	mov	r29, r25
    4736:	f7 d0       	rcall	.+494    	; 0x4926 <inverse>
    4738:	9f 93       	push	r25
    473a:	8f 93       	push	r24
    473c:	7f 93       	push	r23
    473e:	6f 93       	push	r22
    4740:	5a d1       	rcall	.+692    	; 0x49f6 <square>
    4742:	ee e4       	ldi	r30, 0x4E	; 78
    4744:	f1 e0       	ldi	r31, 0x01	; 1
    4746:	82 d0       	rcall	.+260    	; 0x484c <__fp_powser>
    4748:	b4 d0       	rcall	.+360    	; 0x48b2 <__fp_round>
    474a:	2f 91       	pop	r18
    474c:	3f 91       	pop	r19
    474e:	4f 91       	pop	r20
    4750:	5f 91       	pop	r21
    4752:	fa d0       	rcall	.+500    	; 0x4948 <__mulsf3x>
    4754:	dd 23       	and	r29, r29
    4756:	49 f0       	breq	.+18     	; 0x476a <atan+0x4c>
    4758:	90 58       	subi	r25, 0x80	; 128
    475a:	a2 ea       	ldi	r26, 0xA2	; 162
    475c:	2a ed       	ldi	r18, 0xDA	; 218
    475e:	3f e0       	ldi	r19, 0x0F	; 15
    4760:	49 ec       	ldi	r20, 0xC9	; 201
    4762:	5f e3       	ldi	r21, 0x3F	; 63
    4764:	d0 78       	andi	r29, 0x80	; 128
    4766:	5d 27       	eor	r21, r29
    4768:	77 d1       	rcall	.+750    	; 0x4a58 <__addsf3x>
    476a:	df 91       	pop	r29
    476c:	a2 c0       	rjmp	.+324    	; 0x48b2 <__fp_round>
    476e:	9a d0       	rcall	.+308    	; 0x48a4 <__fp_pscB>
    4770:	40 f0       	brcs	.+16     	; 0x4782 <atan+0x64>
    4772:	91 d0       	rcall	.+290    	; 0x4896 <__fp_pscA>
    4774:	30 f0       	brcs	.+12     	; 0x4782 <atan+0x64>
    4776:	21 f4       	brne	.+8      	; 0x4780 <atan+0x62>
    4778:	5f 3f       	cpi	r21, 0xFF	; 255
    477a:	19 f0       	breq	.+6      	; 0x4782 <atan+0x64>
    477c:	5e c0       	rjmp	.+188    	; 0x483a <__fp_inf>
    477e:	51 11       	cpse	r21, r1
    4780:	cc c0       	rjmp	.+408    	; 0x491a <__fp_szero>
    4782:	61 c0       	rjmp	.+194    	; 0x4846 <__fp_nan>

00004784 <__divsf3x>:
    4784:	a7 d0       	rcall	.+334    	; 0x48d4 <__fp_split3>
    4786:	98 f3       	brcs	.-26     	; 0x476e <atan+0x50>

00004788 <__divsf3_pse>:
    4788:	99 23       	and	r25, r25
    478a:	c9 f3       	breq	.-14     	; 0x477e <atan+0x60>
    478c:	55 23       	and	r21, r21
    478e:	b1 f3       	breq	.-20     	; 0x477c <atan+0x5e>
    4790:	95 1b       	sub	r25, r21
    4792:	55 0b       	sbc	r21, r21
    4794:	bb 27       	eor	r27, r27
    4796:	aa 27       	eor	r26, r26
    4798:	62 17       	cp	r22, r18
    479a:	73 07       	cpc	r23, r19
    479c:	84 07       	cpc	r24, r20
    479e:	38 f0       	brcs	.+14     	; 0x47ae <__divsf3_pse+0x26>
    47a0:	9f 5f       	subi	r25, 0xFF	; 255
    47a2:	5f 4f       	sbci	r21, 0xFF	; 255
    47a4:	22 0f       	add	r18, r18
    47a6:	33 1f       	adc	r19, r19
    47a8:	44 1f       	adc	r20, r20
    47aa:	aa 1f       	adc	r26, r26
    47ac:	a9 f3       	breq	.-22     	; 0x4798 <__divsf3_pse+0x10>
    47ae:	33 d0       	rcall	.+102    	; 0x4816 <__divsf3_pse+0x8e>
    47b0:	0e 2e       	mov	r0, r30
    47b2:	3a f0       	brmi	.+14     	; 0x47c2 <__divsf3_pse+0x3a>
    47b4:	e0 e8       	ldi	r30, 0x80	; 128
    47b6:	30 d0       	rcall	.+96     	; 0x4818 <__divsf3_pse+0x90>
    47b8:	91 50       	subi	r25, 0x01	; 1
    47ba:	50 40       	sbci	r21, 0x00	; 0
    47bc:	e6 95       	lsr	r30
    47be:	00 1c       	adc	r0, r0
    47c0:	ca f7       	brpl	.-14     	; 0x47b4 <__divsf3_pse+0x2c>
    47c2:	29 d0       	rcall	.+82     	; 0x4816 <__divsf3_pse+0x8e>
    47c4:	fe 2f       	mov	r31, r30
    47c6:	27 d0       	rcall	.+78     	; 0x4816 <__divsf3_pse+0x8e>
    47c8:	66 0f       	add	r22, r22
    47ca:	77 1f       	adc	r23, r23
    47cc:	88 1f       	adc	r24, r24
    47ce:	bb 1f       	adc	r27, r27
    47d0:	26 17       	cp	r18, r22
    47d2:	37 07       	cpc	r19, r23
    47d4:	48 07       	cpc	r20, r24
    47d6:	ab 07       	cpc	r26, r27
    47d8:	b0 e8       	ldi	r27, 0x80	; 128
    47da:	09 f0       	breq	.+2      	; 0x47de <__divsf3_pse+0x56>
    47dc:	bb 0b       	sbc	r27, r27
    47de:	80 2d       	mov	r24, r0
    47e0:	bf 01       	movw	r22, r30
    47e2:	ff 27       	eor	r31, r31
    47e4:	93 58       	subi	r25, 0x83	; 131
    47e6:	5f 4f       	sbci	r21, 0xFF	; 255
    47e8:	2a f0       	brmi	.+10     	; 0x47f4 <__divsf3_pse+0x6c>
    47ea:	9e 3f       	cpi	r25, 0xFE	; 254
    47ec:	51 05       	cpc	r21, r1
    47ee:	68 f0       	brcs	.+26     	; 0x480a <__divsf3_pse+0x82>
    47f0:	24 c0       	rjmp	.+72     	; 0x483a <__fp_inf>
    47f2:	93 c0       	rjmp	.+294    	; 0x491a <__fp_szero>
    47f4:	5f 3f       	cpi	r21, 0xFF	; 255
    47f6:	ec f3       	brlt	.-6      	; 0x47f2 <__divsf3_pse+0x6a>
    47f8:	98 3e       	cpi	r25, 0xE8	; 232
    47fa:	dc f3       	brlt	.-10     	; 0x47f2 <__divsf3_pse+0x6a>
    47fc:	86 95       	lsr	r24
    47fe:	77 95       	ror	r23
    4800:	67 95       	ror	r22
    4802:	b7 95       	ror	r27
    4804:	f7 95       	ror	r31
    4806:	9f 5f       	subi	r25, 0xFF	; 255
    4808:	c9 f7       	brne	.-14     	; 0x47fc <__divsf3_pse+0x74>
    480a:	88 0f       	add	r24, r24
    480c:	91 1d       	adc	r25, r1
    480e:	96 95       	lsr	r25
    4810:	87 95       	ror	r24
    4812:	97 f9       	bld	r25, 7
    4814:	08 95       	ret
    4816:	e1 e0       	ldi	r30, 0x01	; 1
    4818:	66 0f       	add	r22, r22
    481a:	77 1f       	adc	r23, r23
    481c:	88 1f       	adc	r24, r24
    481e:	bb 1f       	adc	r27, r27
    4820:	62 17       	cp	r22, r18
    4822:	73 07       	cpc	r23, r19
    4824:	84 07       	cpc	r24, r20
    4826:	ba 07       	cpc	r27, r26
    4828:	20 f0       	brcs	.+8      	; 0x4832 <__divsf3_pse+0xaa>
    482a:	62 1b       	sub	r22, r18
    482c:	73 0b       	sbc	r23, r19
    482e:	84 0b       	sbc	r24, r20
    4830:	ba 0b       	sbc	r27, r26
    4832:	ee 1f       	adc	r30, r30
    4834:	88 f7       	brcc	.-30     	; 0x4818 <__divsf3_pse+0x90>
    4836:	e0 95       	com	r30
    4838:	08 95       	ret

0000483a <__fp_inf>:
    483a:	97 f9       	bld	r25, 7
    483c:	9f 67       	ori	r25, 0x7F	; 127
    483e:	80 e8       	ldi	r24, 0x80	; 128
    4840:	70 e0       	ldi	r23, 0x00	; 0
    4842:	60 e0       	ldi	r22, 0x00	; 0
    4844:	08 95       	ret

00004846 <__fp_nan>:
    4846:	9f ef       	ldi	r25, 0xFF	; 255
    4848:	80 ec       	ldi	r24, 0xC0	; 192
    484a:	08 95       	ret

0000484c <__fp_powser>:
    484c:	df 93       	push	r29
    484e:	cf 93       	push	r28
    4850:	1f 93       	push	r17
    4852:	0f 93       	push	r16
    4854:	ff 92       	push	r15
    4856:	ef 92       	push	r14
    4858:	df 92       	push	r13
    485a:	7b 01       	movw	r14, r22
    485c:	8c 01       	movw	r16, r24
    485e:	68 94       	set
    4860:	05 c0       	rjmp	.+10     	; 0x486c <__fp_powser+0x20>
    4862:	da 2e       	mov	r13, r26
    4864:	ef 01       	movw	r28, r30
    4866:	70 d0       	rcall	.+224    	; 0x4948 <__mulsf3x>
    4868:	fe 01       	movw	r30, r28
    486a:	e8 94       	clt
    486c:	a5 91       	lpm	r26, Z+
    486e:	25 91       	lpm	r18, Z+
    4870:	35 91       	lpm	r19, Z+
    4872:	45 91       	lpm	r20, Z+
    4874:	55 91       	lpm	r21, Z+
    4876:	ae f3       	brts	.-22     	; 0x4862 <__fp_powser+0x16>
    4878:	ef 01       	movw	r28, r30
    487a:	ee d0       	rcall	.+476    	; 0x4a58 <__addsf3x>
    487c:	fe 01       	movw	r30, r28
    487e:	97 01       	movw	r18, r14
    4880:	a8 01       	movw	r20, r16
    4882:	da 94       	dec	r13
    4884:	79 f7       	brne	.-34     	; 0x4864 <__fp_powser+0x18>
    4886:	df 90       	pop	r13
    4888:	ef 90       	pop	r14
    488a:	ff 90       	pop	r15
    488c:	0f 91       	pop	r16
    488e:	1f 91       	pop	r17
    4890:	cf 91       	pop	r28
    4892:	df 91       	pop	r29
    4894:	08 95       	ret

00004896 <__fp_pscA>:
    4896:	00 24       	eor	r0, r0
    4898:	0a 94       	dec	r0
    489a:	16 16       	cp	r1, r22
    489c:	17 06       	cpc	r1, r23
    489e:	18 06       	cpc	r1, r24
    48a0:	09 06       	cpc	r0, r25
    48a2:	08 95       	ret

000048a4 <__fp_pscB>:
    48a4:	00 24       	eor	r0, r0
    48a6:	0a 94       	dec	r0
    48a8:	12 16       	cp	r1, r18
    48aa:	13 06       	cpc	r1, r19
    48ac:	14 06       	cpc	r1, r20
    48ae:	05 06       	cpc	r0, r21
    48b0:	08 95       	ret

000048b2 <__fp_round>:
    48b2:	09 2e       	mov	r0, r25
    48b4:	03 94       	inc	r0
    48b6:	00 0c       	add	r0, r0
    48b8:	11 f4       	brne	.+4      	; 0x48be <__fp_round+0xc>
    48ba:	88 23       	and	r24, r24
    48bc:	52 f0       	brmi	.+20     	; 0x48d2 <__fp_round+0x20>
    48be:	bb 0f       	add	r27, r27
    48c0:	40 f4       	brcc	.+16     	; 0x48d2 <__fp_round+0x20>
    48c2:	bf 2b       	or	r27, r31
    48c4:	11 f4       	brne	.+4      	; 0x48ca <__fp_round+0x18>
    48c6:	60 ff       	sbrs	r22, 0
    48c8:	04 c0       	rjmp	.+8      	; 0x48d2 <__fp_round+0x20>
    48ca:	6f 5f       	subi	r22, 0xFF	; 255
    48cc:	7f 4f       	sbci	r23, 0xFF	; 255
    48ce:	8f 4f       	sbci	r24, 0xFF	; 255
    48d0:	9f 4f       	sbci	r25, 0xFF	; 255
    48d2:	08 95       	ret

000048d4 <__fp_split3>:
    48d4:	57 fd       	sbrc	r21, 7
    48d6:	90 58       	subi	r25, 0x80	; 128
    48d8:	44 0f       	add	r20, r20
    48da:	55 1f       	adc	r21, r21
    48dc:	59 f0       	breq	.+22     	; 0x48f4 <__fp_splitA+0x10>
    48de:	5f 3f       	cpi	r21, 0xFF	; 255
    48e0:	71 f0       	breq	.+28     	; 0x48fe <__fp_splitA+0x1a>
    48e2:	47 95       	ror	r20

000048e4 <__fp_splitA>:
    48e4:	88 0f       	add	r24, r24
    48e6:	97 fb       	bst	r25, 7
    48e8:	99 1f       	adc	r25, r25
    48ea:	61 f0       	breq	.+24     	; 0x4904 <__fp_splitA+0x20>
    48ec:	9f 3f       	cpi	r25, 0xFF	; 255
    48ee:	79 f0       	breq	.+30     	; 0x490e <__fp_splitA+0x2a>
    48f0:	87 95       	ror	r24
    48f2:	08 95       	ret
    48f4:	12 16       	cp	r1, r18
    48f6:	13 06       	cpc	r1, r19
    48f8:	14 06       	cpc	r1, r20
    48fa:	55 1f       	adc	r21, r21
    48fc:	f2 cf       	rjmp	.-28     	; 0x48e2 <__fp_split3+0xe>
    48fe:	46 95       	lsr	r20
    4900:	f1 df       	rcall	.-30     	; 0x48e4 <__fp_splitA>
    4902:	08 c0       	rjmp	.+16     	; 0x4914 <__fp_splitA+0x30>
    4904:	16 16       	cp	r1, r22
    4906:	17 06       	cpc	r1, r23
    4908:	18 06       	cpc	r1, r24
    490a:	99 1f       	adc	r25, r25
    490c:	f1 cf       	rjmp	.-30     	; 0x48f0 <__fp_splitA+0xc>
    490e:	86 95       	lsr	r24
    4910:	71 05       	cpc	r23, r1
    4912:	61 05       	cpc	r22, r1
    4914:	08 94       	sec
    4916:	08 95       	ret

00004918 <__fp_zero>:
    4918:	e8 94       	clt

0000491a <__fp_szero>:
    491a:	bb 27       	eor	r27, r27
    491c:	66 27       	eor	r22, r22
    491e:	77 27       	eor	r23, r23
    4920:	cb 01       	movw	r24, r22
    4922:	97 f9       	bld	r25, 7
    4924:	08 95       	ret

00004926 <inverse>:
    4926:	9b 01       	movw	r18, r22
    4928:	ac 01       	movw	r20, r24
    492a:	60 e0       	ldi	r22, 0x00	; 0
    492c:	70 e0       	ldi	r23, 0x00	; 0
    492e:	80 e8       	ldi	r24, 0x80	; 128
    4930:	9f e3       	ldi	r25, 0x3F	; 63
    4932:	e5 c0       	rjmp	.+458    	; 0x4afe <__divsf3>
    4934:	b0 df       	rcall	.-160    	; 0x4896 <__fp_pscA>
    4936:	28 f0       	brcs	.+10     	; 0x4942 <inverse+0x1c>
    4938:	b5 df       	rcall	.-150    	; 0x48a4 <__fp_pscB>
    493a:	18 f0       	brcs	.+6      	; 0x4942 <inverse+0x1c>
    493c:	95 23       	and	r25, r21
    493e:	09 f0       	breq	.+2      	; 0x4942 <inverse+0x1c>
    4940:	7c cf       	rjmp	.-264    	; 0x483a <__fp_inf>
    4942:	81 cf       	rjmp	.-254    	; 0x4846 <__fp_nan>
    4944:	11 24       	eor	r1, r1
    4946:	e9 cf       	rjmp	.-46     	; 0x491a <__fp_szero>

00004948 <__mulsf3x>:
    4948:	c5 df       	rcall	.-118    	; 0x48d4 <__fp_split3>
    494a:	a0 f3       	brcs	.-24     	; 0x4934 <inverse+0xe>

0000494c <__mulsf3_pse>:
    494c:	95 9f       	mul	r25, r21
    494e:	d1 f3       	breq	.-12     	; 0x4944 <inverse+0x1e>
    4950:	95 0f       	add	r25, r21
    4952:	50 e0       	ldi	r21, 0x00	; 0
    4954:	55 1f       	adc	r21, r21
    4956:	62 9f       	mul	r22, r18
    4958:	f0 01       	movw	r30, r0
    495a:	72 9f       	mul	r23, r18
    495c:	bb 27       	eor	r27, r27
    495e:	f0 0d       	add	r31, r0
    4960:	b1 1d       	adc	r27, r1
    4962:	63 9f       	mul	r22, r19
    4964:	aa 27       	eor	r26, r26
    4966:	f0 0d       	add	r31, r0
    4968:	b1 1d       	adc	r27, r1
    496a:	aa 1f       	adc	r26, r26
    496c:	64 9f       	mul	r22, r20
    496e:	66 27       	eor	r22, r22
    4970:	b0 0d       	add	r27, r0
    4972:	a1 1d       	adc	r26, r1
    4974:	66 1f       	adc	r22, r22
    4976:	82 9f       	mul	r24, r18
    4978:	22 27       	eor	r18, r18
    497a:	b0 0d       	add	r27, r0
    497c:	a1 1d       	adc	r26, r1
    497e:	62 1f       	adc	r22, r18
    4980:	73 9f       	mul	r23, r19
    4982:	b0 0d       	add	r27, r0
    4984:	a1 1d       	adc	r26, r1
    4986:	62 1f       	adc	r22, r18
    4988:	83 9f       	mul	r24, r19
    498a:	a0 0d       	add	r26, r0
    498c:	61 1d       	adc	r22, r1
    498e:	22 1f       	adc	r18, r18
    4990:	74 9f       	mul	r23, r20
    4992:	33 27       	eor	r19, r19
    4994:	a0 0d       	add	r26, r0
    4996:	61 1d       	adc	r22, r1
    4998:	23 1f       	adc	r18, r19
    499a:	84 9f       	mul	r24, r20
    499c:	60 0d       	add	r22, r0
    499e:	21 1d       	adc	r18, r1
    49a0:	82 2f       	mov	r24, r18
    49a2:	76 2f       	mov	r23, r22
    49a4:	6a 2f       	mov	r22, r26
    49a6:	11 24       	eor	r1, r1
    49a8:	9f 57       	subi	r25, 0x7F	; 127
    49aa:	50 40       	sbci	r21, 0x00	; 0
    49ac:	8a f0       	brmi	.+34     	; 0x49d0 <__mulsf3_pse+0x84>
    49ae:	e1 f0       	breq	.+56     	; 0x49e8 <__mulsf3_pse+0x9c>
    49b0:	88 23       	and	r24, r24
    49b2:	4a f0       	brmi	.+18     	; 0x49c6 <__mulsf3_pse+0x7a>
    49b4:	ee 0f       	add	r30, r30
    49b6:	ff 1f       	adc	r31, r31
    49b8:	bb 1f       	adc	r27, r27
    49ba:	66 1f       	adc	r22, r22
    49bc:	77 1f       	adc	r23, r23
    49be:	88 1f       	adc	r24, r24
    49c0:	91 50       	subi	r25, 0x01	; 1
    49c2:	50 40       	sbci	r21, 0x00	; 0
    49c4:	a9 f7       	brne	.-22     	; 0x49b0 <__mulsf3_pse+0x64>
    49c6:	9e 3f       	cpi	r25, 0xFE	; 254
    49c8:	51 05       	cpc	r21, r1
    49ca:	70 f0       	brcs	.+28     	; 0x49e8 <__mulsf3_pse+0x9c>
    49cc:	36 cf       	rjmp	.-404    	; 0x483a <__fp_inf>
    49ce:	a5 cf       	rjmp	.-182    	; 0x491a <__fp_szero>
    49d0:	5f 3f       	cpi	r21, 0xFF	; 255
    49d2:	ec f3       	brlt	.-6      	; 0x49ce <__mulsf3_pse+0x82>
    49d4:	98 3e       	cpi	r25, 0xE8	; 232
    49d6:	dc f3       	brlt	.-10     	; 0x49ce <__mulsf3_pse+0x82>
    49d8:	86 95       	lsr	r24
    49da:	77 95       	ror	r23
    49dc:	67 95       	ror	r22
    49de:	b7 95       	ror	r27
    49e0:	f7 95       	ror	r31
    49e2:	e7 95       	ror	r30
    49e4:	9f 5f       	subi	r25, 0xFF	; 255
    49e6:	c1 f7       	brne	.-16     	; 0x49d8 <__mulsf3_pse+0x8c>
    49e8:	fe 2b       	or	r31, r30
    49ea:	88 0f       	add	r24, r24
    49ec:	91 1d       	adc	r25, r1
    49ee:	96 95       	lsr	r25
    49f0:	87 95       	ror	r24
    49f2:	97 f9       	bld	r25, 7
    49f4:	08 95       	ret

000049f6 <square>:
    49f6:	9b 01       	movw	r18, r22
    49f8:	ac 01       	movw	r20, r24
    49fa:	27 ca       	rjmp	.-2994   	; 0x3e4a <__mulsf3>

000049fc <__eerd_byte_m2560>:
    49fc:	f9 99       	sbic	0x1f, 1	; 31
    49fe:	fe cf       	rjmp	.-4      	; 0x49fc <__eerd_byte_m2560>
    4a00:	92 bd       	out	0x22, r25	; 34
    4a02:	81 bd       	out	0x21, r24	; 33
    4a04:	f8 9a       	sbi	0x1f, 0	; 31
    4a06:	99 27       	eor	r25, r25
    4a08:	80 b5       	in	r24, 0x20	; 32
    4a0a:	08 95       	ret

00004a0c <__eerd_word_m2560>:
    4a0c:	a8 e1       	ldi	r26, 0x18	; 24
    4a0e:	b0 e0       	ldi	r27, 0x00	; 0
    4a10:	42 e0       	ldi	r20, 0x02	; 2
    4a12:	50 e0       	ldi	r21, 0x00	; 0
    4a14:	0c 94 83 25 	jmp	0x4b06	; 0x4b06 <__eerd_blraw_m2560>

00004a18 <__eewr_byte_m2560>:
    4a18:	26 2f       	mov	r18, r22

00004a1a <__eewr_r18_m2560>:
    4a1a:	f9 99       	sbic	0x1f, 1	; 31
    4a1c:	fe cf       	rjmp	.-4      	; 0x4a1a <__eewr_r18_m2560>
    4a1e:	1f ba       	out	0x1f, r1	; 31
    4a20:	92 bd       	out	0x22, r25	; 34
    4a22:	81 bd       	out	0x21, r24	; 33
    4a24:	20 bd       	out	0x20, r18	; 32
    4a26:	0f b6       	in	r0, 0x3f	; 63
    4a28:	f8 94       	cli
    4a2a:	fa 9a       	sbi	0x1f, 2	; 31
    4a2c:	f9 9a       	sbi	0x1f, 1	; 31
    4a2e:	0f be       	out	0x3f, r0	; 63
    4a30:	01 96       	adiw	r24, 0x01	; 1
    4a32:	08 95       	ret

00004a34 <__subsf3>:
    4a34:	50 58       	subi	r21, 0x80	; 128

00004a36 <__addsf3>:
    4a36:	bb 27       	eor	r27, r27
    4a38:	aa 27       	eor	r26, r26
    4a3a:	0e d0       	rcall	.+28     	; 0x4a58 <__addsf3x>
    4a3c:	3a cf       	rjmp	.-396    	; 0x48b2 <__fp_round>
    4a3e:	2b df       	rcall	.-426    	; 0x4896 <__fp_pscA>
    4a40:	30 f0       	brcs	.+12     	; 0x4a4e <__addsf3+0x18>
    4a42:	30 df       	rcall	.-416    	; 0x48a4 <__fp_pscB>
    4a44:	20 f0       	brcs	.+8      	; 0x4a4e <__addsf3+0x18>
    4a46:	31 f4       	brne	.+12     	; 0x4a54 <__addsf3+0x1e>
    4a48:	9f 3f       	cpi	r25, 0xFF	; 255
    4a4a:	11 f4       	brne	.+4      	; 0x4a50 <__addsf3+0x1a>
    4a4c:	1e f4       	brtc	.+6      	; 0x4a54 <__addsf3+0x1e>
    4a4e:	fb ce       	rjmp	.-522    	; 0x4846 <__fp_nan>
    4a50:	0e f4       	brtc	.+2      	; 0x4a54 <__addsf3+0x1e>
    4a52:	e0 95       	com	r30
    4a54:	e7 fb       	bst	r30, 7
    4a56:	f1 ce       	rjmp	.-542    	; 0x483a <__fp_inf>

00004a58 <__addsf3x>:
    4a58:	e9 2f       	mov	r30, r25
    4a5a:	3c df       	rcall	.-392    	; 0x48d4 <__fp_split3>
    4a5c:	80 f3       	brcs	.-32     	; 0x4a3e <__addsf3+0x8>
    4a5e:	ba 17       	cp	r27, r26
    4a60:	62 07       	cpc	r22, r18
    4a62:	73 07       	cpc	r23, r19
    4a64:	84 07       	cpc	r24, r20
    4a66:	95 07       	cpc	r25, r21
    4a68:	18 f0       	brcs	.+6      	; 0x4a70 <__addsf3x+0x18>
    4a6a:	71 f4       	brne	.+28     	; 0x4a88 <__addsf3x+0x30>
    4a6c:	9e f5       	brtc	.+102    	; 0x4ad4 <__addsf3x+0x7c>
    4a6e:	54 cf       	rjmp	.-344    	; 0x4918 <__fp_zero>
    4a70:	0e f4       	brtc	.+2      	; 0x4a74 <__addsf3x+0x1c>
    4a72:	e0 95       	com	r30
    4a74:	0b 2e       	mov	r0, r27
    4a76:	ba 2f       	mov	r27, r26
    4a78:	a0 2d       	mov	r26, r0
    4a7a:	0b 01       	movw	r0, r22
    4a7c:	b9 01       	movw	r22, r18
    4a7e:	90 01       	movw	r18, r0
    4a80:	0c 01       	movw	r0, r24
    4a82:	ca 01       	movw	r24, r20
    4a84:	a0 01       	movw	r20, r0
    4a86:	11 24       	eor	r1, r1
    4a88:	ff 27       	eor	r31, r31
    4a8a:	59 1b       	sub	r21, r25
    4a8c:	99 f0       	breq	.+38     	; 0x4ab4 <__addsf3x+0x5c>
    4a8e:	59 3f       	cpi	r21, 0xF9	; 249
    4a90:	50 f4       	brcc	.+20     	; 0x4aa6 <__addsf3x+0x4e>
    4a92:	50 3e       	cpi	r21, 0xE0	; 224
    4a94:	68 f1       	brcs	.+90     	; 0x4af0 <__addsf3x+0x98>
    4a96:	1a 16       	cp	r1, r26
    4a98:	f0 40       	sbci	r31, 0x00	; 0
    4a9a:	a2 2f       	mov	r26, r18
    4a9c:	23 2f       	mov	r18, r19
    4a9e:	34 2f       	mov	r19, r20
    4aa0:	44 27       	eor	r20, r20
    4aa2:	58 5f       	subi	r21, 0xF8	; 248
    4aa4:	f3 cf       	rjmp	.-26     	; 0x4a8c <__addsf3x+0x34>
    4aa6:	46 95       	lsr	r20
    4aa8:	37 95       	ror	r19
    4aaa:	27 95       	ror	r18
    4aac:	a7 95       	ror	r26
    4aae:	f0 40       	sbci	r31, 0x00	; 0
    4ab0:	53 95       	inc	r21
    4ab2:	c9 f7       	brne	.-14     	; 0x4aa6 <__addsf3x+0x4e>
    4ab4:	7e f4       	brtc	.+30     	; 0x4ad4 <__addsf3x+0x7c>
    4ab6:	1f 16       	cp	r1, r31
    4ab8:	ba 0b       	sbc	r27, r26
    4aba:	62 0b       	sbc	r22, r18
    4abc:	73 0b       	sbc	r23, r19
    4abe:	84 0b       	sbc	r24, r20
    4ac0:	ba f0       	brmi	.+46     	; 0x4af0 <__addsf3x+0x98>
    4ac2:	91 50       	subi	r25, 0x01	; 1
    4ac4:	a1 f0       	breq	.+40     	; 0x4aee <__addsf3x+0x96>
    4ac6:	ff 0f       	add	r31, r31
    4ac8:	bb 1f       	adc	r27, r27
    4aca:	66 1f       	adc	r22, r22
    4acc:	77 1f       	adc	r23, r23
    4ace:	88 1f       	adc	r24, r24
    4ad0:	c2 f7       	brpl	.-16     	; 0x4ac2 <__addsf3x+0x6a>
    4ad2:	0e c0       	rjmp	.+28     	; 0x4af0 <__addsf3x+0x98>
    4ad4:	ba 0f       	add	r27, r26
    4ad6:	62 1f       	adc	r22, r18
    4ad8:	73 1f       	adc	r23, r19
    4ada:	84 1f       	adc	r24, r20
    4adc:	48 f4       	brcc	.+18     	; 0x4af0 <__addsf3x+0x98>
    4ade:	87 95       	ror	r24
    4ae0:	77 95       	ror	r23
    4ae2:	67 95       	ror	r22
    4ae4:	b7 95       	ror	r27
    4ae6:	f7 95       	ror	r31
    4ae8:	9e 3f       	cpi	r25, 0xFE	; 254
    4aea:	08 f0       	brcs	.+2      	; 0x4aee <__addsf3x+0x96>
    4aec:	b3 cf       	rjmp	.-154    	; 0x4a54 <__addsf3+0x1e>
    4aee:	93 95       	inc	r25
    4af0:	88 0f       	add	r24, r24
    4af2:	08 f0       	brcs	.+2      	; 0x4af6 <__addsf3x+0x9e>
    4af4:	99 27       	eor	r25, r25
    4af6:	ee 0f       	add	r30, r30
    4af8:	97 95       	ror	r25
    4afa:	87 95       	ror	r24
    4afc:	08 95       	ret

00004afe <__divsf3>:
    4afe:	42 de       	rcall	.-892    	; 0x4784 <__divsf3x>
    4b00:	d8 ce       	rjmp	.-592    	; 0x48b2 <__fp_round>

00004b02 <__eerd_block_m2560>:
    4b02:	dc 01       	movw	r26, r24
    4b04:	cb 01       	movw	r24, r22

00004b06 <__eerd_blraw_m2560>:
    4b06:	fc 01       	movw	r30, r24
    4b08:	f9 99       	sbic	0x1f, 1	; 31
    4b0a:	fe cf       	rjmp	.-4      	; 0x4b08 <__eerd_blraw_m2560+0x2>
    4b0c:	06 c0       	rjmp	.+12     	; 0x4b1a <__eerd_blraw_m2560+0x14>
    4b0e:	f2 bd       	out	0x22, r31	; 34
    4b10:	e1 bd       	out	0x21, r30	; 33
    4b12:	f8 9a       	sbi	0x1f, 0	; 31
    4b14:	31 96       	adiw	r30, 0x01	; 1
    4b16:	00 b4       	in	r0, 0x20	; 32
    4b18:	0d 92       	st	X+, r0
    4b1a:	41 50       	subi	r20, 0x01	; 1
    4b1c:	50 40       	sbci	r21, 0x00	; 0
    4b1e:	b8 f7       	brcc	.-18     	; 0x4b0e <__eerd_blraw_m2560+0x8>
    4b20:	08 95       	ret

00004b22 <__divmodsi4>:
    4b22:	97 fb       	bst	r25, 7
    4b24:	09 2e       	mov	r0, r25
    4b26:	05 26       	eor	r0, r21
    4b28:	0e d0       	rcall	.+28     	; 0x4b46 <__divmodsi4_neg1>
    4b2a:	57 fd       	sbrc	r21, 7
    4b2c:	04 d0       	rcall	.+8      	; 0x4b36 <__divmodsi4_neg2>
    4b2e:	14 d0       	rcall	.+40     	; 0x4b58 <__udivmodsi4>
    4b30:	0a d0       	rcall	.+20     	; 0x4b46 <__divmodsi4_neg1>
    4b32:	00 1c       	adc	r0, r0
    4b34:	38 f4       	brcc	.+14     	; 0x4b44 <__divmodsi4_exit>

00004b36 <__divmodsi4_neg2>:
    4b36:	50 95       	com	r21
    4b38:	40 95       	com	r20
    4b3a:	30 95       	com	r19
    4b3c:	21 95       	neg	r18
    4b3e:	3f 4f       	sbci	r19, 0xFF	; 255
    4b40:	4f 4f       	sbci	r20, 0xFF	; 255
    4b42:	5f 4f       	sbci	r21, 0xFF	; 255

00004b44 <__divmodsi4_exit>:
    4b44:	08 95       	ret

00004b46 <__divmodsi4_neg1>:
    4b46:	f6 f7       	brtc	.-4      	; 0x4b44 <__divmodsi4_exit>
    4b48:	90 95       	com	r25
    4b4a:	80 95       	com	r24
    4b4c:	70 95       	com	r23
    4b4e:	61 95       	neg	r22
    4b50:	7f 4f       	sbci	r23, 0xFF	; 255
    4b52:	8f 4f       	sbci	r24, 0xFF	; 255
    4b54:	9f 4f       	sbci	r25, 0xFF	; 255
    4b56:	08 95       	ret

00004b58 <__udivmodsi4>:
    4b58:	a1 e2       	ldi	r26, 0x21	; 33
    4b5a:	1a 2e       	mov	r1, r26
    4b5c:	aa 1b       	sub	r26, r26
    4b5e:	bb 1b       	sub	r27, r27
    4b60:	fd 01       	movw	r30, r26
    4b62:	0d c0       	rjmp	.+26     	; 0x4b7e <__udivmodsi4_ep>

00004b64 <__udivmodsi4_loop>:
    4b64:	aa 1f       	adc	r26, r26
    4b66:	bb 1f       	adc	r27, r27
    4b68:	ee 1f       	adc	r30, r30
    4b6a:	ff 1f       	adc	r31, r31
    4b6c:	a2 17       	cp	r26, r18
    4b6e:	b3 07       	cpc	r27, r19
    4b70:	e4 07       	cpc	r30, r20
    4b72:	f5 07       	cpc	r31, r21
    4b74:	20 f0       	brcs	.+8      	; 0x4b7e <__udivmodsi4_ep>
    4b76:	a2 1b       	sub	r26, r18
    4b78:	b3 0b       	sbc	r27, r19
    4b7a:	e4 0b       	sbc	r30, r20
    4b7c:	f5 0b       	sbc	r31, r21

00004b7e <__udivmodsi4_ep>:
    4b7e:	66 1f       	adc	r22, r22
    4b80:	77 1f       	adc	r23, r23
    4b82:	88 1f       	adc	r24, r24
    4b84:	99 1f       	adc	r25, r25
    4b86:	1a 94       	dec	r1
    4b88:	69 f7       	brne	.-38     	; 0x4b64 <__udivmodsi4_loop>
    4b8a:	60 95       	com	r22
    4b8c:	70 95       	com	r23
    4b8e:	80 95       	com	r24
    4b90:	90 95       	com	r25
    4b92:	9b 01       	movw	r18, r22
    4b94:	ac 01       	movw	r20, r24
    4b96:	bd 01       	movw	r22, r26
    4b98:	cf 01       	movw	r24, r30
    4b9a:	08 95       	ret

00004b9c <_exit>:
    4b9c:	f8 94       	cli

00004b9e <__stop_program>:
    4b9e:	ff cf       	rjmp	.-2      	; 0x4b9e <__stop_program>
