============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:33:58 pm
  Module:                 carry_select_adder_66668_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (53 ps) Path Delay Check
     Startpoint: (F) B[6]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    4500         -  
      Drv Adjust:+       0         0  
         Arrival:=    4500            
                                      
   Required Time:=    4500            
       Data Path:-    4447            
           Slack:=      53            

Exceptions/Constraints:
  max_delay             4500            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags     Arc     Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------
  B[6]                                                      -       -         F     (arrival)                      2  7.7  1000     0       0    (-,-) 
  CSA_BLOCKS[1].RCA_C0/F1A/g31/Y                            -       A->Y      R     sky130_fd_sc_hd__clkinv_1      2  8.9   220   275     275    (-,-) 
  CSA_BLOCKS[1].RCA_C0/F1A/g29__2398/Y                      -       A->Y      F     sky130_fd_sc_hd__nor2_1        1  7.9    77   107     382    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[1].FA/g65__6260/COUT -       A->COUT   F     sky130_fd_sc_hd__fa_1          1  5.8    96   443     825    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[2].FA/g57__4319/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    1222    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[3].FA/g57__8428/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    1618    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[4].FA/g57__5526/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    2014    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[5].FA/g57__6783/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.4    94   393    2407    (-,-) 
  g600__4733/Y                                              -       A0->Y     R     sky130_fd_sc_hd__mux2i_2       7 32.0   491   419    2826    (-,-) 
  g593__5122/Y                                              -       S->Y      R     sky130_fd_sc_hd__mux2i_2       7 32.0   491   524    3350    (-,-) 
  g582__2398/Y                                              -       S->Y      R     sky130_fd_sc_hd__mux2i_2       9 36.7   550   567    3917    (-,-) 
  g577__2346/X                                              -       S->X      F     sky130_fd_sc_hd__mux2_2        1 51.3   158   529    4446    (-,-) 
  Cout                                                      -       -         F     (port)                         -    -     -     0    4447    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------

