{
  "module_name": "regs-hdmi.h",
  "hash_id": "97bddee2733cec1ffad5d401da6b4437c100339731e595910171e4bd41af8ea0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/exynos/regs-hdmi.h",
  "human_readable_source": " \n \n\n#ifndef SAMSUNG_REGS_HDMI_H\n#define SAMSUNG_REGS_HDMI_H\n\n \n\n \n#define HDMI_CTRL_BASE(x)\t\t((x) + 0x00000000)\n#define HDMI_CORE_BASE(x)\t\t((x) + 0x00010000)\n#define HDMI_I2S_BASE(x)\t\t((x) + 0x00040000)\n#define HDMI_TG_BASE(x)\t\t\t((x) + 0x00050000)\n\n \n#define HDMI_INTC_CON\t\t\tHDMI_CTRL_BASE(0x0000)\n#define HDMI_INTC_FLAG\t\t\tHDMI_CTRL_BASE(0x0004)\n#define HDMI_HPD_STATUS\t\t\tHDMI_CTRL_BASE(0x000C)\n#define HDMI_V13_PHY_RSTOUT\t\tHDMI_CTRL_BASE(0x0014)\n#define HDMI_V13_PHY_VPLL\t\tHDMI_CTRL_BASE(0x0018)\n#define HDMI_V13_PHY_CMU\t\tHDMI_CTRL_BASE(0x001C)\n#define HDMI_V13_CORE_RSTOUT\t\tHDMI_CTRL_BASE(0x0020)\n\n \n#define HDMI_CON_0\t\t\tHDMI_CORE_BASE(0x0000)\n#define HDMI_CON_1\t\t\tHDMI_CORE_BASE(0x0004)\n#define HDMI_CON_2\t\t\tHDMI_CORE_BASE(0x0008)\n#define HDMI_SYS_STATUS\t\t\tHDMI_CORE_BASE(0x0010)\n#define HDMI_V13_PHY_STATUS\t\tHDMI_CORE_BASE(0x0014)\n#define HDMI_STATUS_EN\t\t\tHDMI_CORE_BASE(0x0020)\n#define HDMI_HPD\t\t\tHDMI_CORE_BASE(0x0030)\n#define HDMI_MODE_SEL\t\t\tHDMI_CORE_BASE(0x0040)\n#define HDMI_ENC_EN\t\t\tHDMI_CORE_BASE(0x0044)\n#define HDMI_V13_BLUE_SCREEN_0\t\tHDMI_CORE_BASE(0x0050)\n#define HDMI_V13_BLUE_SCREEN_1\t\tHDMI_CORE_BASE(0x0054)\n#define HDMI_V13_BLUE_SCREEN_2\t\tHDMI_CORE_BASE(0x0058)\n#define HDMI_H_BLANK_0\t\t\tHDMI_CORE_BASE(0x00A0)\n#define HDMI_H_BLANK_1\t\t\tHDMI_CORE_BASE(0x00A4)\n#define HDMI_V13_V_BLANK_0\t\tHDMI_CORE_BASE(0x00B0)\n#define HDMI_V13_V_BLANK_1\t\tHDMI_CORE_BASE(0x00B4)\n#define HDMI_V13_V_BLANK_2\t\tHDMI_CORE_BASE(0x00B8)\n#define HDMI_V13_H_V_LINE_0\t\tHDMI_CORE_BASE(0x00C0)\n#define HDMI_V13_H_V_LINE_1\t\tHDMI_CORE_BASE(0x00C4)\n#define HDMI_V13_H_V_LINE_2\t\tHDMI_CORE_BASE(0x00C8)\n#define HDMI_VSYNC_POL\t\t\tHDMI_CORE_BASE(0x00E4)\n#define HDMI_INT_PRO_MODE\t\tHDMI_CORE_BASE(0x00E8)\n#define HDMI_V13_V_BLANK_F_0\t\tHDMI_CORE_BASE(0x0110)\n#define HDMI_V13_V_BLANK_F_1\t\tHDMI_CORE_BASE(0x0114)\n#define HDMI_V13_V_BLANK_F_2\t\tHDMI_CORE_BASE(0x0118)\n#define HDMI_V13_H_SYNC_GEN_0\t\tHDMI_CORE_BASE(0x0120)\n#define HDMI_V13_H_SYNC_GEN_1\t\tHDMI_CORE_BASE(0x0124)\n#define HDMI_V13_H_SYNC_GEN_2\t\tHDMI_CORE_BASE(0x0128)\n#define HDMI_V13_V_SYNC_GEN_1_0\t\tHDMI_CORE_BASE(0x0130)\n#define HDMI_V13_V_SYNC_GEN_1_1\t\tHDMI_CORE_BASE(0x0134)\n#define HDMI_V13_V_SYNC_GEN_1_2\t\tHDMI_CORE_BASE(0x0138)\n#define HDMI_V13_V_SYNC_GEN_2_0\t\tHDMI_CORE_BASE(0x0140)\n#define HDMI_V13_V_SYNC_GEN_2_1\t\tHDMI_CORE_BASE(0x0144)\n#define HDMI_V13_V_SYNC_GEN_2_2\t\tHDMI_CORE_BASE(0x0148)\n#define HDMI_V13_V_SYNC_GEN_3_0\t\tHDMI_CORE_BASE(0x0150)\n#define HDMI_V13_V_SYNC_GEN_3_1\t\tHDMI_CORE_BASE(0x0154)\n#define HDMI_V13_V_SYNC_GEN_3_2\t\tHDMI_CORE_BASE(0x0158)\n#define HDMI_V13_AVI_CON\t\tHDMI_CORE_BASE(0x0300)\n#define HDMI_V13_AVI_BYTE(n)\t\tHDMI_CORE_BASE(0x0320 + 4 * (n))\n#define HDMI_V13_DC_CONTROL\t\tHDMI_CORE_BASE(0x05C0)\n#define HDMI_V13_VIDEO_PATTERN_GEN\tHDMI_CORE_BASE(0x05C4)\n#define HDMI_V13_HPD_GEN\t\tHDMI_CORE_BASE(0x05C8)\n#define HDMI_V13_AUI_CON\t\tHDMI_CORE_BASE(0x0360)\n#define HDMI_V13_SPD_CON\t\tHDMI_CORE_BASE(0x0400)\n\n \n#define HDMI_TG_CMD\t\t\tHDMI_TG_BASE(0x0000)\n#define HDMI_TG_H_FSZ_L\t\t\tHDMI_TG_BASE(0x0018)\n#define HDMI_TG_H_FSZ_H\t\t\tHDMI_TG_BASE(0x001C)\n#define HDMI_TG_HACT_ST_L\t\tHDMI_TG_BASE(0x0020)\n#define HDMI_TG_HACT_ST_H\t\tHDMI_TG_BASE(0x0024)\n#define HDMI_TG_HACT_SZ_L\t\tHDMI_TG_BASE(0x0028)\n#define HDMI_TG_HACT_SZ_H\t\tHDMI_TG_BASE(0x002C)\n#define HDMI_TG_V_FSZ_L\t\t\tHDMI_TG_BASE(0x0030)\n#define HDMI_TG_V_FSZ_H\t\t\tHDMI_TG_BASE(0x0034)\n#define HDMI_TG_VSYNC_L\t\t\tHDMI_TG_BASE(0x0038)\n#define HDMI_TG_VSYNC_H\t\t\tHDMI_TG_BASE(0x003C)\n#define HDMI_TG_VSYNC2_L\t\tHDMI_TG_BASE(0x0040)\n#define HDMI_TG_VSYNC2_H\t\tHDMI_TG_BASE(0x0044)\n#define HDMI_TG_VACT_ST_L\t\tHDMI_TG_BASE(0x0048)\n#define HDMI_TG_VACT_ST_H\t\tHDMI_TG_BASE(0x004C)\n#define HDMI_TG_VACT_SZ_L\t\tHDMI_TG_BASE(0x0050)\n#define HDMI_TG_VACT_SZ_H\t\tHDMI_TG_BASE(0x0054)\n#define HDMI_TG_FIELD_CHG_L\t\tHDMI_TG_BASE(0x0058)\n#define HDMI_TG_FIELD_CHG_H\t\tHDMI_TG_BASE(0x005C)\n#define HDMI_TG_VACT_ST2_L\t\tHDMI_TG_BASE(0x0060)\n#define HDMI_TG_VACT_ST2_H\t\tHDMI_TG_BASE(0x0064)\n#define HDMI_TG_VSYNC_TOP_HDMI_L\tHDMI_TG_BASE(0x0078)\n#define HDMI_TG_VSYNC_TOP_HDMI_H\tHDMI_TG_BASE(0x007C)\n#define HDMI_TG_VSYNC_BOT_HDMI_L\tHDMI_TG_BASE(0x0080)\n#define HDMI_TG_VSYNC_BOT_HDMI_H\tHDMI_TG_BASE(0x0084)\n#define HDMI_TG_FIELD_TOP_HDMI_L\tHDMI_TG_BASE(0x0088)\n#define HDMI_TG_FIELD_TOP_HDMI_H\tHDMI_TG_BASE(0x008C)\n#define HDMI_TG_FIELD_BOT_HDMI_L\tHDMI_TG_BASE(0x0090)\n#define HDMI_TG_FIELD_BOT_HDMI_H\tHDMI_TG_BASE(0x0094)\n\n \n\n \n#define HDMI_INTC_EN_GLOBAL\t\t(1 << 6)\n#define HDMI_INTC_EN_HPD_PLUG\t\t(1 << 3)\n#define HDMI_INTC_EN_HPD_UNPLUG\t\t(1 << 2)\n\n \n#define HDMI_INTC_FLAG_HPD_PLUG\t\t(1 << 3)\n#define HDMI_INTC_FLAG_HPD_UNPLUG\t(1 << 2)\n\n \n#define HDMI_PHY_SW_RSTOUT\t\t(1 << 0)\n\n \n#define HDMI_CORE_SW_RSTOUT\t\t(1 << 0)\n\n \n#define HDMI_BLUE_SCR_EN\t\t(1 << 5)\n#define HDMI_ASP_EN\t\t\t(1 << 2)\n#define HDMI_ASP_DIS\t\t\t(0 << 2)\n#define HDMI_ASP_MASK\t\t\t(1 << 2)\n#define HDMI_EN\t\t\t\t(1 << 0)\n\n \n#define HDMI_VID_PREAMBLE_DIS\t\t(1 << 5)\n#define HDMI_GUARD_BAND_DIS\t\t(1 << 1)\n\n \n#define HDMI_PHY_STATUS_READY\t\t(1 << 0)\n\n \n#define HDMI_MODE_HDMI_EN\t\t(1 << 1)\n#define HDMI_MODE_DVI_EN\t\t(1 << 0)\n#define HDMI_MODE_MASK\t\t\t(3 << 0)\n\n \n#define HDMI_TG_EN\t\t\t(1 << 0)\n#define HDMI_FIELD_EN\t\t\t(1 << 1)\n\n\n \n \n \n \n#define HDMI_HDCP_KEY_LOAD\t\tHDMI_CTRL_BASE(0x0008)\n \n#define HDMI_INTC_CON_1\t\t\tHDMI_CTRL_BASE(0x0010)\n#define HDMI_INTC_FLAG_1\t\tHDMI_CTRL_BASE(0x0014)\n#define HDMI_PHY_STATUS_0\t\tHDMI_CTRL_BASE(0x0020)\n#define HDMI_PHY_STATUS_CMU\t\tHDMI_CTRL_BASE(0x0024)\n#define HDMI_PHY_STATUS_PLL\t\tHDMI_CTRL_BASE(0x0028)\n#define HDMI_PHY_CON_0\t\t\tHDMI_CTRL_BASE(0x0030)\n#define HDMI_HPD_CTRL\t\t\tHDMI_CTRL_BASE(0x0040)\n#define HDMI_HPD_ST\t\t\tHDMI_CTRL_BASE(0x0044)\n#define HDMI_HPD_TH_X\t\t\tHDMI_CTRL_BASE(0x0050)\n#define HDMI_AUDIO_CLKSEL\t\tHDMI_CTRL_BASE(0x0070)\n#define HDMI_V14_PHY_RSTOUT\t\tHDMI_CTRL_BASE(0x0074)\n#define HDMI_PHY_VPLL\t\t\tHDMI_CTRL_BASE(0x0078)\n#define HDMI_PHY_CMU\t\t\tHDMI_CTRL_BASE(0x007C)\n#define HDMI_CORE_RSTOUT\t\tHDMI_CTRL_BASE(0x0080)\n\n \n\n \n#define HDMI_PHY_POWER_OFF_EN\t\t(1 << 0)\n\n \n#define HDMI_YMAX\t\t\tHDMI_CORE_BASE(0x0060)\n#define HDMI_YMIN\t\t\tHDMI_CORE_BASE(0x0064)\n#define HDMI_CMAX\t\t\tHDMI_CORE_BASE(0x0068)\n#define HDMI_CMIN\t\t\tHDMI_CORE_BASE(0x006C)\n\n#define HDMI_V2_BLANK_0\t\t\tHDMI_CORE_BASE(0x00B0)\n#define HDMI_V2_BLANK_1\t\t\tHDMI_CORE_BASE(0x00B4)\n#define HDMI_V1_BLANK_0\t\t\tHDMI_CORE_BASE(0x00B8)\n#define HDMI_V1_BLANK_1\t\t\tHDMI_CORE_BASE(0x00BC)\n\n#define HDMI_V_LINE_0\t\t\tHDMI_CORE_BASE(0x00C0)\n#define HDMI_V_LINE_1\t\t\tHDMI_CORE_BASE(0x00C4)\n#define HDMI_H_LINE_0\t\t\tHDMI_CORE_BASE(0x00C8)\n#define HDMI_H_LINE_1\t\t\tHDMI_CORE_BASE(0x00CC)\n\n#define HDMI_HSYNC_POL\t\t\tHDMI_CORE_BASE(0x00E0)\n\n#define HDMI_V_BLANK_F0_0\t\tHDMI_CORE_BASE(0x0110)\n#define HDMI_V_BLANK_F0_1\t\tHDMI_CORE_BASE(0x0114)\n#define HDMI_V_BLANK_F1_0\t\tHDMI_CORE_BASE(0x0118)\n#define HDMI_V_BLANK_F1_1\t\tHDMI_CORE_BASE(0x011C)\n\n#define HDMI_H_SYNC_START_0\t\tHDMI_CORE_BASE(0x0120)\n#define HDMI_H_SYNC_START_1\t\tHDMI_CORE_BASE(0x0124)\n#define HDMI_H_SYNC_END_0\t\tHDMI_CORE_BASE(0x0128)\n#define HDMI_H_SYNC_END_1\t\tHDMI_CORE_BASE(0x012C)\n\n#define HDMI_V_SYNC_LINE_BEF_2_0\tHDMI_CORE_BASE(0x0130)\n#define HDMI_V_SYNC_LINE_BEF_2_1\tHDMI_CORE_BASE(0x0134)\n#define HDMI_V_SYNC_LINE_BEF_1_0\tHDMI_CORE_BASE(0x0138)\n#define HDMI_V_SYNC_LINE_BEF_1_1\tHDMI_CORE_BASE(0x013C)\n\n#define HDMI_V_SYNC_LINE_AFT_2_0\tHDMI_CORE_BASE(0x0140)\n#define HDMI_V_SYNC_LINE_AFT_2_1\tHDMI_CORE_BASE(0x0144)\n#define HDMI_V_SYNC_LINE_AFT_1_0\tHDMI_CORE_BASE(0x0148)\n#define HDMI_V_SYNC_LINE_AFT_1_1\tHDMI_CORE_BASE(0x014C)\n\n#define HDMI_V_SYNC_LINE_AFT_PXL_2_0\tHDMI_CORE_BASE(0x0150)\n#define HDMI_V_SYNC_LINE_AFT_PXL_2_1\tHDMI_CORE_BASE(0x0154)\n#define HDMI_V_SYNC_LINE_AFT_PXL_1_0\tHDMI_CORE_BASE(0x0158)\n#define HDMI_V_SYNC_LINE_AFT_PXL_1_1\tHDMI_CORE_BASE(0x015C)\n\n#define HDMI_V_BLANK_F2_0\t\tHDMI_CORE_BASE(0x0160)\n#define HDMI_V_BLANK_F2_1\t\tHDMI_CORE_BASE(0x0164)\n#define HDMI_V_BLANK_F3_0\t\tHDMI_CORE_BASE(0x0168)\n#define HDMI_V_BLANK_F3_1\t\tHDMI_CORE_BASE(0x016C)\n#define HDMI_V_BLANK_F4_0\t\tHDMI_CORE_BASE(0x0170)\n#define HDMI_V_BLANK_F4_1\t\tHDMI_CORE_BASE(0x0174)\n#define HDMI_V_BLANK_F5_0\t\tHDMI_CORE_BASE(0x0178)\n#define HDMI_V_BLANK_F5_1\t\tHDMI_CORE_BASE(0x017C)\n\n#define HDMI_V_SYNC_LINE_AFT_3_0\tHDMI_CORE_BASE(0x0180)\n#define HDMI_V_SYNC_LINE_AFT_3_1\tHDMI_CORE_BASE(0x0184)\n#define HDMI_V_SYNC_LINE_AFT_4_0\tHDMI_CORE_BASE(0x0188)\n#define HDMI_V_SYNC_LINE_AFT_4_1\tHDMI_CORE_BASE(0x018C)\n#define HDMI_V_SYNC_LINE_AFT_5_0\tHDMI_CORE_BASE(0x0190)\n#define HDMI_V_SYNC_LINE_AFT_5_1\tHDMI_CORE_BASE(0x0194)\n#define HDMI_V_SYNC_LINE_AFT_6_0\tHDMI_CORE_BASE(0x0198)\n#define HDMI_V_SYNC_LINE_AFT_6_1\tHDMI_CORE_BASE(0x019C)\n\n#define HDMI_V_SYNC_LINE_AFT_PXL_3_0\tHDMI_CORE_BASE(0x01A0)\n#define HDMI_V_SYNC_LINE_AFT_PXL_3_1\tHDMI_CORE_BASE(0x01A4)\n#define HDMI_V_SYNC_LINE_AFT_PXL_4_0\tHDMI_CORE_BASE(0x01A8)\n#define HDMI_V_SYNC_LINE_AFT_PXL_4_1\tHDMI_CORE_BASE(0x01AC)\n#define HDMI_V_SYNC_LINE_AFT_PXL_5_0\tHDMI_CORE_BASE(0x01B0)\n#define HDMI_V_SYNC_LINE_AFT_PXL_5_1\tHDMI_CORE_BASE(0x01B4)\n#define HDMI_V_SYNC_LINE_AFT_PXL_6_0\tHDMI_CORE_BASE(0x01B8)\n#define HDMI_V_SYNC_LINE_AFT_PXL_6_1\tHDMI_CORE_BASE(0x01BC)\n\n#define HDMI_VACT_SPACE_1_0\t\tHDMI_CORE_BASE(0x01C0)\n#define HDMI_VACT_SPACE_1_1\t\tHDMI_CORE_BASE(0x01C4)\n#define HDMI_VACT_SPACE_2_0\t\tHDMI_CORE_BASE(0x01C8)\n#define HDMI_VACT_SPACE_2_1\t\tHDMI_CORE_BASE(0x01CC)\n#define HDMI_VACT_SPACE_3_0\t\tHDMI_CORE_BASE(0x01D0)\n#define HDMI_VACT_SPACE_3_1\t\tHDMI_CORE_BASE(0x01D4)\n#define HDMI_VACT_SPACE_4_0\t\tHDMI_CORE_BASE(0x01D8)\n#define HDMI_VACT_SPACE_4_1\t\tHDMI_CORE_BASE(0x01DC)\n#define HDMI_VACT_SPACE_5_0\t\tHDMI_CORE_BASE(0x01E0)\n#define HDMI_VACT_SPACE_5_1\t\tHDMI_CORE_BASE(0x01E4)\n#define HDMI_VACT_SPACE_6_0\t\tHDMI_CORE_BASE(0x01E8)\n#define HDMI_VACT_SPACE_6_1\t\tHDMI_CORE_BASE(0x01EC)\n\n#define HDMI_GCP_CON\t\t\tHDMI_CORE_BASE(0x0200)\n#define HDMI_GCP_BYTE1\t\t\tHDMI_CORE_BASE(0x0210)\n#define HDMI_GCP_BYTE2\t\t\tHDMI_CORE_BASE(0x0214)\n#define HDMI_GCP_BYTE3\t\t\tHDMI_CORE_BASE(0x0218)\n\n \n#define HDMI_ASP_CON\t\t\tHDMI_CORE_BASE(0x0300)\n#define HDMI_ASP_SP_FLAT\t\tHDMI_CORE_BASE(0x0304)\n#define HDMI_ASP_CHCFG0\t\t\tHDMI_CORE_BASE(0x0310)\n#define HDMI_ASP_CHCFG1\t\t\tHDMI_CORE_BASE(0x0314)\n#define HDMI_ASP_CHCFG2\t\t\tHDMI_CORE_BASE(0x0318)\n#define HDMI_ASP_CHCFG3\t\t\tHDMI_CORE_BASE(0x031C)\n\n#define HDMI_V13_ACR_CON\t\tHDMI_CORE_BASE(0x0180)\n#define HDMI_V13_ACR_MCTS0\t\tHDMI_CORE_BASE(0x0184)\n#define HDMI_V13_ACR_MCTS1\t\tHDMI_CORE_BASE(0x0188)\n#define HDMI_V13_ACR_MCTS2\t\tHDMI_CORE_BASE(0x018C)\n#define HDMI_V13_ACR_CTS0\t\tHDMI_CORE_BASE(0x0190)\n#define HDMI_V13_ACR_CTS1\t\tHDMI_CORE_BASE(0x0194)\n#define HDMI_V13_ACR_CTS2\t\tHDMI_CORE_BASE(0x0198)\n#define HDMI_V13_ACR_N0\t\t\tHDMI_CORE_BASE(0x01A0)\n#define HDMI_V13_ACR_N1\t\t\tHDMI_CORE_BASE(0x01A4)\n#define HDMI_V13_ACR_N2\t\t\tHDMI_CORE_BASE(0x01A8)\n#define HDMI_V14_ACR_CON\t\tHDMI_CORE_BASE(0x0400)\n#define HDMI_V14_ACR_MCTS0\t\tHDMI_CORE_BASE(0x0410)\n#define HDMI_V14_ACR_MCTS1\t\tHDMI_CORE_BASE(0x0414)\n#define HDMI_V14_ACR_MCTS2\t\tHDMI_CORE_BASE(0x0418)\n#define HDMI_V14_ACR_CTS0\t\tHDMI_CORE_BASE(0x0420)\n#define HDMI_V14_ACR_CTS1\t\tHDMI_CORE_BASE(0x0424)\n#define HDMI_V14_ACR_CTS2\t\tHDMI_CORE_BASE(0x0428)\n#define HDMI_V14_ACR_N0\t\t\tHDMI_CORE_BASE(0x0430)\n#define HDMI_V14_ACR_N1\t\t\tHDMI_CORE_BASE(0x0434)\n#define HDMI_V14_ACR_N2\t\t\tHDMI_CORE_BASE(0x0438)\n\n \n#define HDMI_ACP_CON\t\t\tHDMI_CORE_BASE(0x0500)\n#define HDMI_ACP_TYPE\t\t\tHDMI_CORE_BASE(0x0514)\n#define HDMI_ACP_DATA(n)\t\tHDMI_CORE_BASE(0x0520 + 4 * (n))\n\n#define HDMI_ISRC_CON\t\t\tHDMI_CORE_BASE(0x0600)\n#define HDMI_ISRC1_HEADER1\t\tHDMI_CORE_BASE(0x0614)\n#define HDMI_ISRC1_DATA(n)\t\tHDMI_CORE_BASE(0x0620 + 4 * (n))\n#define HDMI_ISRC2_DATA(n)\t\tHDMI_CORE_BASE(0x06A0 + 4 * (n))\n\n#define HDMI_AVI_CON\t\t\tHDMI_CORE_BASE(0x0700)\n#define HDMI_AVI_HEADER0\t\tHDMI_CORE_BASE(0x0710)\n#define HDMI_AVI_HEADER1\t\tHDMI_CORE_BASE(0x0714)\n#define HDMI_AVI_HEADER2\t\tHDMI_CORE_BASE(0x0718)\n#define HDMI_AVI_CHECK_SUM\t\tHDMI_CORE_BASE(0x071C)\n#define HDMI_AVI_BYTE(n)\t\tHDMI_CORE_BASE(0x0720 + 4 * (n-1))\n\n#define HDMI_AUI_CON\t\t\tHDMI_CORE_BASE(0x0800)\n#define HDMI_AUI_HEADER0\t\tHDMI_CORE_BASE(0x0810)\n#define HDMI_AUI_HEADER1\t\tHDMI_CORE_BASE(0x0814)\n#define HDMI_AUI_HEADER2\t\tHDMI_CORE_BASE(0x0818)\n#define HDMI_AUI_CHECK_SUM\t\tHDMI_CORE_BASE(0x081C)\n#define HDMI_AUI_BYTE(n)\t\tHDMI_CORE_BASE(0x0820 + 4 * (n-1))\n\n#define HDMI_MPG_CON\t\t\tHDMI_CORE_BASE(0x0900)\n#define HDMI_MPG_CHECK_SUM\t\tHDMI_CORE_BASE(0x091C)\n#define HDMI_MPG_DATA(n)\t\tHDMI_CORE_BASE(0x0920 + 4 * (n))\n\n#define HDMI_SPD_CON\t\t\tHDMI_CORE_BASE(0x0A00)\n#define HDMI_SPD_HEADER0\t\tHDMI_CORE_BASE(0x0A10)\n#define HDMI_SPD_HEADER1\t\tHDMI_CORE_BASE(0x0A14)\n#define HDMI_SPD_HEADER2\t\tHDMI_CORE_BASE(0x0A18)\n#define HDMI_SPD_DATA(n)\t\tHDMI_CORE_BASE(0x0A20 + 4 * (n))\n\n#define HDMI_GAMUT_CON\t\t\tHDMI_CORE_BASE(0x0B00)\n#define HDMI_GAMUT_HEADER0\t\tHDMI_CORE_BASE(0x0B10)\n#define HDMI_GAMUT_HEADER1\t\tHDMI_CORE_BASE(0x0B14)\n#define HDMI_GAMUT_HEADER2\t\tHDMI_CORE_BASE(0x0B18)\n#define HDMI_GAMUT_METADATA(n)\t\tHDMI_CORE_BASE(0x0B20 + 4 * (n))\n\n#define HDMI_VSI_CON\t\t\tHDMI_CORE_BASE(0x0C00)\n#define HDMI_VSI_HEADER0\t\tHDMI_CORE_BASE(0x0C10)\n#define HDMI_VSI_HEADER1\t\tHDMI_CORE_BASE(0x0C14)\n#define HDMI_VSI_HEADER2\t\tHDMI_CORE_BASE(0x0C18)\n#define HDMI_VSI_DATA(n)\t\tHDMI_CORE_BASE(0x0C20 + 4 * (n))\n\n#define HDMI_DC_CONTROL\t\t\tHDMI_CORE_BASE(0x0D00)\n#define HDMI_VIDEO_PATTERN_GEN\t\tHDMI_CORE_BASE(0x0D04)\n\n#define HDMI_AN_SEED_SEL\t\tHDMI_CORE_BASE(0x0E48)\n#define HDMI_AN_SEED_0\t\t\tHDMI_CORE_BASE(0x0E58)\n#define HDMI_AN_SEED_1\t\t\tHDMI_CORE_BASE(0x0E5C)\n#define HDMI_AN_SEED_2\t\t\tHDMI_CORE_BASE(0x0E60)\n#define HDMI_AN_SEED_3\t\t\tHDMI_CORE_BASE(0x0E64)\n\n \n#define HDMI_AVI_CON_DO_NOT_TRANSMIT\t(0 << 1)\n#define HDMI_AVI_CON_EVERY_VSYNC\t(1 << 1)\n\n#define AVI_ACTIVE_FORMAT_VALID\t(1 << 4)\n#define AVI_UNDERSCANNED_DISPLAY_VALID\t(1 << 1)\n\n \n#define HDMI_AUI_CON_NO_TRAN\t\t(0 << 0)\n#define HDMI_AUI_CON_EVERY_VSYNC\t(1 << 1)\n\n \n#define HDMI_VSI_CON_DO_NOT_TRANSMIT\t(0 << 0)\n#define HDMI_VSI_CON_EVERY_VSYNC\t(1 << 1)\n\n \n#define HDMI_HDCP_SHA1(n)\t\tHDMI_CORE_BASE(0x7000 + 4 * (n))\n#define HDMI_HDCP_KSV_LIST(n)\t\tHDMI_CORE_BASE(0x7050 + 4 * (n))\n\n#define HDMI_HDCP_KSV_LIST_CON\t\tHDMI_CORE_BASE(0x7064)\n#define HDMI_HDCP_SHA_RESULT\t\tHDMI_CORE_BASE(0x7070)\n#define HDMI_HDCP_CTRL1\t\t\tHDMI_CORE_BASE(0x7080)\n#define HDMI_HDCP_CTRL2\t\t\tHDMI_CORE_BASE(0x7084)\n#define HDMI_HDCP_CHECK_RESULT\t\tHDMI_CORE_BASE(0x7090)\n#define HDMI_HDCP_BKSV(n)\t\tHDMI_CORE_BASE(0x70A0 + 4 * (n))\n#define HDMI_HDCP_AKSV(n)\t\tHDMI_CORE_BASE(0x70C0 + 4 * (n))\n#define HDMI_HDCP_AN(n)\t\t\tHDMI_CORE_BASE(0x70E0 + 4 * (n))\n\n#define HDMI_HDCP_BCAPS\t\t\tHDMI_CORE_BASE(0x7100)\n#define HDMI_HDCP_BSTATUS_0\t\tHDMI_CORE_BASE(0x7110)\n#define HDMI_HDCP_BSTATUS_1\t\tHDMI_CORE_BASE(0x7114)\n#define HDMI_HDCP_RI_0\t\t\tHDMI_CORE_BASE(0x7140)\n#define HDMI_HDCP_RI_1\t\t\tHDMI_CORE_BASE(0x7144)\n#define HDMI_HDCP_I2C_INT\t\tHDMI_CORE_BASE(0x7180)\n#define HDMI_HDCP_AN_INT\t\tHDMI_CORE_BASE(0x7190)\n#define HDMI_HDCP_WDT_INT\t\tHDMI_CORE_BASE(0x71A0)\n#define HDMI_HDCP_RI_INT\t\tHDMI_CORE_BASE(0x71B0)\n#define HDMI_HDCP_RI_COMPARE_0\t\tHDMI_CORE_BASE(0x71D0)\n#define HDMI_HDCP_RI_COMPARE_1\t\tHDMI_CORE_BASE(0x71D4)\n#define HDMI_HDCP_FRAME_COUNT\t\tHDMI_CORE_BASE(0x71E0)\n\n#define HDMI_RGB_ROUND_EN\t\tHDMI_CORE_BASE(0xD500)\n#define HDMI_VACT_SPACE_R_0\t\tHDMI_CORE_BASE(0xD504)\n#define HDMI_VACT_SPACE_R_1\t\tHDMI_CORE_BASE(0xD508)\n#define HDMI_VACT_SPACE_G_0\t\tHDMI_CORE_BASE(0xD50C)\n#define HDMI_VACT_SPACE_G_1\t\tHDMI_CORE_BASE(0xD510)\n#define HDMI_VACT_SPACE_B_0\t\tHDMI_CORE_BASE(0xD514)\n#define HDMI_VACT_SPACE_B_1\t\tHDMI_CORE_BASE(0xD518)\n\n#define HDMI_BLUE_SCREEN_B_0\t\tHDMI_CORE_BASE(0xD520)\n#define HDMI_BLUE_SCREEN_B_1\t\tHDMI_CORE_BASE(0xD524)\n#define HDMI_BLUE_SCREEN_G_0\t\tHDMI_CORE_BASE(0xD528)\n#define HDMI_BLUE_SCREEN_G_1\t\tHDMI_CORE_BASE(0xD52C)\n#define HDMI_BLUE_SCREEN_R_0\t\tHDMI_CORE_BASE(0xD530)\n#define HDMI_BLUE_SCREEN_R_1\t\tHDMI_CORE_BASE(0xD534)\n\n \n#define HDMI_I2S_CLK_CON\t\tHDMI_I2S_BASE(0x000)\n#define HDMI_I2S_CON_1\t\t\tHDMI_I2S_BASE(0x004)\n#define HDMI_I2S_CON_2\t\t\tHDMI_I2S_BASE(0x008)\n#define HDMI_I2S_PIN_SEL_0\t\tHDMI_I2S_BASE(0x00c)\n#define HDMI_I2S_PIN_SEL_1\t\tHDMI_I2S_BASE(0x010)\n#define HDMI_I2S_PIN_SEL_2\t\tHDMI_I2S_BASE(0x014)\n#define HDMI_I2S_PIN_SEL_3\t\tHDMI_I2S_BASE(0x018)\n#define HDMI_I2S_DSD_CON\t\tHDMI_I2S_BASE(0x01c)\n#define HDMI_I2S_MUX_CON\t\tHDMI_I2S_BASE(0x020)\n#define HDMI_I2S_CH_ST_CON\t\tHDMI_I2S_BASE(0x024)\n \n#define HDMI_I2S_CH_ST_MAXNUM\t\t5\n#define HDMI_I2S_CH_ST(n)\t\tHDMI_I2S_BASE(0x028 + 4 * (n))\n#define HDMI_I2S_CH_ST_SH_0\t\tHDMI_I2S_BASE(0x03c)\n#define HDMI_I2S_CH_ST_SH_1\t\tHDMI_I2S_BASE(0x040)\n#define HDMI_I2S_CH_ST_SH_2\t\tHDMI_I2S_BASE(0x044)\n#define HDMI_I2S_CH_ST_SH_3\t\tHDMI_I2S_BASE(0x048)\n#define HDMI_I2S_CH_ST_SH_4\t\tHDMI_I2S_BASE(0x04c)\n#define HDMI_I2S_MUX_CH\t\t\tHDMI_I2S_BASE(0x054)\n#define HDMI_I2S_MUX_CUV\t\tHDMI_I2S_BASE(0x058)\n\n \n\n \n#define HDMI_I2S_CLK_DIS\t\t(0)\n#define HDMI_I2S_CLK_EN\t\t\t(1)\n\n \n#define HDMI_I2S_SCLK_FALLING_EDGE\t(0 << 1)\n#define HDMI_I2S_SCLK_RISING_EDGE\t(1 << 1)\n#define HDMI_I2S_L_CH_LOW_POL\t\t(0)\n#define HDMI_I2S_L_CH_HIGH_POL\t\t(1)\n\n \n#define HDMI_I2S_MSB_FIRST_MODE\t\t(0 << 6)\n#define HDMI_I2S_LSB_FIRST_MODE\t\t(1 << 6)\n#define HDMI_I2S_BIT_CH_32FS\t\t(0 << 4)\n#define HDMI_I2S_BIT_CH_48FS\t\t(1 << 4)\n#define HDMI_I2S_BIT_CH_RESERVED\t(2 << 4)\n#define HDMI_I2S_SDATA_16BIT\t\t(1 << 2)\n#define HDMI_I2S_SDATA_20BIT\t\t(2 << 2)\n#define HDMI_I2S_SDATA_24BIT\t\t(3 << 2)\n#define HDMI_I2S_BASIC_FORMAT\t\t(0)\n#define HDMI_I2S_L_JUST_FORMAT\t\t(2)\n#define HDMI_I2S_R_JUST_FORMAT\t\t(3)\n#define HDMI_I2S_CON_2_CLR\t\t(~(0xFF))\n#define HDMI_I2S_SET_BIT_CH(x)\t\t(((x) & 0x7) << 4)\n#define HDMI_I2S_SET_SDATA_BIT(x)\t(((x) & 0x7) << 2)\n\n \n#define HDMI_I2S_SEL_SCLK(x)\t\t(((x) & 0x7) << 4)\n#define HDMI_I2S_SEL_LRCK(x)\t\t((x) & 0x7)\n\n \n#define HDMI_I2S_SEL_SDATA1(x)\t\t(((x) & 0x7) << 4)\n#define HDMI_I2S_SEL_SDATA0(x)\t\t((x) & 0x7)\n\n \n#define HDMI_I2S_SEL_SDATA3(x)\t\t(((x) & 0x7) << 4)\n#define HDMI_I2S_SEL_SDATA2(x)\t\t((x) & 0x7)\n\n \n#define HDMI_I2S_SEL_DSD(x)\t\t((x) & 0x7)\n\n \n#define HDMI_I2S_DSD_CLK_RI_EDGE\t(1 << 1)\n#define HDMI_I2S_DSD_CLK_FA_EDGE\t(0 << 1)\n#define HDMI_I2S_DSD_ENABLE\t\t(1)\n#define HDMI_I2S_DSD_DISABLE\t\t(0)\n\n \n#define HDMI_I2S_NOISE_FILTER_ZERO\t(0 << 5)\n#define HDMI_I2S_NOISE_FILTER_2_STAGE\t(1 << 5)\n#define HDMI_I2S_NOISE_FILTER_3_STAGE\t(2 << 5)\n#define HDMI_I2S_NOISE_FILTER_4_STAGE\t(3 << 5)\n#define HDMI_I2S_NOISE_FILTER_5_STAGE\t(4 << 5)\n#define HDMI_I2S_IN_DISABLE\t\t(1 << 4)\n#define HDMI_I2S_IN_ENABLE\t\t(0 << 4)\n#define HDMI_I2S_AUD_SPDIF\t\t(0 << 2)\n#define HDMI_I2S_AUD_I2S\t\t(1 << 2)\n#define HDMI_I2S_AUD_DSD\t\t(2 << 2)\n#define HDMI_I2S_CUV_SPDIF_ENABLE\t(0 << 1)\n#define HDMI_I2S_CUV_I2S_ENABLE\t\t(1 << 1)\n#define HDMI_I2S_MUX_DISABLE\t\t(0)\n#define HDMI_I2S_MUX_ENABLE\t\t(1)\n#define HDMI_I2S_MUX_CON_CLR\t\t(~(0xFF))\n\n \n#define HDMI_I2S_CH_STATUS_RELOAD\t(1)\n#define HDMI_I2S_CH_ST_CON_CLR\t\t(~(1))\n\n \n#define HDMI_I2S_CH_STATUS_MODE_0\t(0 << 6)\n#define HDMI_I2S_2AUD_CH_WITHOUT_PREEMPH\t(0 << 3)\n#define HDMI_I2S_2AUD_CH_WITH_PREEMPH\t(1 << 3)\n#define HDMI_I2S_DEFAULT_EMPHASIS\t(0 << 3)\n#define HDMI_I2S_COPYRIGHT\t\t(0 << 2)\n#define HDMI_I2S_NO_COPYRIGHT\t\t(1 << 2)\n#define HDMI_I2S_LINEAR_PCM\t\t(0 << 1)\n#define HDMI_I2S_NO_LINEAR_PCM\t\t(1 << 1)\n#define HDMI_I2S_CONSUMER_FORMAT\t(0)\n#define HDMI_I2S_PROF_FORMAT\t\t(1)\n#define HDMI_I2S_CH_ST_0_CLR\t\t(~(0xFF))\n\n \n#define HDMI_I2S_CD_PLAYER\t\t(0x00)\n#define HDMI_I2S_DAT_PLAYER\t\t(0x03)\n#define HDMI_I2S_DCC_PLAYER\t\t(0x43)\n#define HDMI_I2S_MINI_DISC_PLAYER\t(0x49)\n\n \n#define HDMI_I2S_CHANNEL_NUM_MASK\t(0xF << 4)\n#define HDMI_I2S_SOURCE_NUM_MASK\t(0xF)\n#define HDMI_I2S_SET_CHANNEL_NUM(x)\t(((x) & (0xF)) << 4)\n#define HDMI_I2S_SET_SOURCE_NUM(x)\t((x) & (0xF))\n\n \n#define HDMI_I2S_CLK_ACCUR_LEVEL_1\t(1 << 4)\n#define HDMI_I2S_CLK_ACCUR_LEVEL_2\t(0 << 4)\n#define HDMI_I2S_CLK_ACCUR_LEVEL_3\t(2 << 4)\n#define HDMI_I2S_SMP_FREQ_44_1\t\t(0x0)\n#define HDMI_I2S_SMP_FREQ_48\t\t(0x2)\n#define HDMI_I2S_SMP_FREQ_32\t\t(0x3)\n#define HDMI_I2S_SMP_FREQ_96\t\t(0xA)\n#define HDMI_I2S_SET_SMP_FREQ(x)\t((x) & (0xF))\n\n \n#define HDMI_I2S_ORG_SMP_FREQ_44_1\t(0xF << 4)\n#define HDMI_I2S_ORG_SMP_FREQ_88_2\t(0x7 << 4)\n#define HDMI_I2S_ORG_SMP_FREQ_22_05\t(0xB << 4)\n#define HDMI_I2S_ORG_SMP_FREQ_176_4\t(0x3 << 4)\n#define HDMI_I2S_WORD_LEN_NOT_DEFINE\t(0x0 << 1)\n#define HDMI_I2S_WORD_LEN_MAX24_20BITS\t(0x1 << 1)\n#define HDMI_I2S_WORD_LEN_MAX24_22BITS\t(0x2 << 1)\n#define HDMI_I2S_WORD_LEN_MAX24_23BITS\t(0x4 << 1)\n#define HDMI_I2S_WORD_LEN_MAX24_24BITS\t(0x5 << 1)\n#define HDMI_I2S_WORD_LEN_MAX24_21BITS\t(0x6 << 1)\n#define HDMI_I2S_WORD_LEN_MAX20_16BITS\t(0x1 << 1)\n#define HDMI_I2S_WORD_LEN_MAX20_18BITS\t(0x2 << 1)\n#define HDMI_I2S_WORD_LEN_MAX20_19BITS\t(0x4 << 1)\n#define HDMI_I2S_WORD_LEN_MAX20_20BITS\t(0x5 << 1)\n#define HDMI_I2S_WORD_LEN_MAX20_17BITS\t(0x6 << 1)\n#define HDMI_I2S_WORD_LEN_MAX_24BITS\t(1)\n#define HDMI_I2S_WORD_LEN_MAX_20BITS\t(0)\n\n \n#define HDMI_I2S_CH3_R_EN\t\t(1 << 7)\n#define HDMI_I2S_CH3_L_EN\t\t(1 << 6)\n#define HDMI_I2S_CH3_EN\t\t\t(3 << 6)\n#define HDMI_I2S_CH2_R_EN\t\t(1 << 5)\n#define HDMI_I2S_CH2_L_EN\t\t(1 << 4)\n#define HDMI_I2S_CH2_EN\t\t\t(3 << 4)\n#define HDMI_I2S_CH1_R_EN\t\t(1 << 3)\n#define HDMI_I2S_CH1_L_EN\t\t(1 << 2)\n#define HDMI_I2S_CH1_EN\t\t\t(3 << 2)\n#define HDMI_I2S_CH0_R_EN\t\t(1 << 1)\n#define HDMI_I2S_CH0_L_EN\t\t(1)\n#define HDMI_I2S_CH0_EN\t\t\t(3)\n#define HDMI_I2S_CH_ALL_EN\t\t(0xFF)\n#define HDMI_I2S_MUX_CH_CLR\t\t(~HDMI_I2S_CH_ALL_EN)\n\n \n#define HDMI_I2S_CUV_R_EN\t\t(1 << 1)\n#define HDMI_I2S_CUV_L_EN\t\t(1)\n#define HDMI_I2S_CUV_RL_EN\t\t(0x03)\n\n \n#define HDMI_I2S_CUV_R_DATA_MASK\t(0x7 << 4)\n#define HDMI_I2S_CUV_L_DATA_MASK\t(0x7)\n\n \n \n#define HDMI_TG_VACT_ST3_L\t\tHDMI_TG_BASE(0x0068)\n#define HDMI_TG_VACT_ST3_H\t\tHDMI_TG_BASE(0x006c)\n#define HDMI_TG_VACT_ST4_L\t\tHDMI_TG_BASE(0x0070)\n#define HDMI_TG_VACT_ST4_H\t\tHDMI_TG_BASE(0x0074)\n#define HDMI_TG_3D\t\t\tHDMI_TG_BASE(0x00F0)\n#define HDMI_TG_DECON_EN\t\tHDMI_TG_BASE(0x01e0)\n\n \n#define HDMIPHY_POWER\t\t\t0x74\n#define HDMIPHY_MODE_SET_DONE\t\t0x7c\n#define HDMIPHY5433_MODE_SET_DONE\t0x84\n\n \n#define HDMI_PHY_POWER_ON              0x80\n#define HDMI_PHY_POWER_OFF             0xff\n\n \n#define HDMI_PHY_DISABLE_MODE_SET\t0x80\n#define HDMI_PHY_ENABLE_MODE_SET\t0x00\n\n \n#define PMU_HDMI_PHY_CONTROL\t\t0x700\n#define PMU_HDMI_PHY_ENABLE_BIT\t\tBIT(0)\n\n#define EXYNOS5433_SYSREG_DISP_HDMI_PHY\t0x1008\n#define SYSREG_HDMI_REFCLK_INT_CLK\t1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}