head	1.1;
branch	1.1.1;
access;
symbols
	OPENBSD_6_2:1.1.1.1.0.22
	OPENBSD_6_2_BASE:1.1.1.1
	OPENBSD_6_1:1.1.1.1.0.20
	OPENBSD_6_1_BASE:1.1.1.1
	OPENBSD_6_0:1.1.1.1.0.18
	OPENBSD_6_0_BASE:1.1.1.1
	OPENBSD_5_9:1.1.1.1.0.14
	OPENBSD_5_9_BASE:1.1.1.1
	OPENBSD_5_8:1.1.1.1.0.16
	OPENBSD_5_8_BASE:1.1.1.1
	OPENBSD_5_7:1.1.1.1.0.12
	OPENBSD_5_7_BASE:1.1.1.1
	OPENBSD_5_6:1.1.1.1.0.10
	OPENBSD_5_6_BASE:1.1.1.1
	OPENBSD_5_5:1.1.1.1.0.8
	OPENBSD_5_5_BASE:1.1.1.1
	OPENBSD_5_4:1.1.1.1.0.6
	OPENBSD_5_4_BASE:1.1.1.1
	OPENBSD_5_3:1.1.1.1.0.4
	OPENBSD_5_3_BASE:1.1.1.1
	OPENBSD_5_2:1.1.1.1.0.2
	OPENBSD_5_2_BASE:1.1.1.1
	jasper_20122604:1.1.1.1
	jasper:1.1.1;
locks; strict;
comment	@# @;


1.1
date	2012.04.26.17.19.51;	author jasper;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2012.04.26.17.19.51;	author jasper;	state Exp;
branches;
next	;


desc
@@



1.1
log
@Initial revision
@
text
@@@comment $OpenBSD$
@


1.1.1.1
log
@import a meta-port for the gEDA suite

The gEDA project has produced and continues working on a full GPL'd
suite and toolkit of Electronic Design Automation tools. These tools are
used for electrical circuit design, schematic capture, simulation,
prototyping, and production. Currently, the gEDA project offers a mature
suite of free software applications for electronics design, including
schematic capture, attribute management, bill of materials (BOM)
generation, netlisting into over 20 netlist formats, analog and digital
simulation, and printed circuit board (PCB) layout.

ok edd@@
@
text
@@
