// Seed: 2820039079
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    output tri   id_0,
    output tri1  id_1,
    output logic id_2
);
  reg id_4;
  assign id_1 = 1 & id_4;
  initial begin
    assign id_1 = 1;
    if (1)
      if (1) id_2 <= #id_4 1;
      else id_4 <= 1;
  end
  module_0();
endmodule
module module_2 (
    input  wand  id_0,
    output tri   id_1,
    input  tri   id_2,
    input  wire  id_3,
    output tri1  id_4,
    output tri0  id_5,
    input  wire  id_6,
    output tri   id_7,
    input  wire  id_8,
    input  uwire id_9,
    input  wor   id_10
);
  assign id_5 = 1;
  module_0();
  assign id_7 = id_9;
endmodule
