# RISC-V-processor-Verilog-HDL-edaplayground-
A custom 32-bit RISC-Vâ€“inspired pipelined processor implemented in SystemVerilog, featuring a simplified 5-stage datapath and selective RV32I instruction support, verified using Cadence Xcelium.
