INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/arm_pb/arm_pb.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/arm_pb/arm_pb.srcs/sources_1/new/Rom_Program.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom_program
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/arm_pb/arm_pb.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kcpsm6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/arm_pb/arm_pb.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
