PROJECT:
  dt: 0.1e-6
  board_name: ZC702
  plugins: ['msdsl']
  emu_clk_freq: 10e6
FPGA_TARGET:
    fpga:
        fpga_sim_ctrl: 'UART_ZYNQ'