;redcode
;assert 1
	SPL -9, @-103
	ADD #0, -5
	SUB #12, @100
	SUB 421, 1
	SUB #0, -10
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-420
	SPL <121, <-103
	SPL <121, <-103
	SUB #12, @100
	SUB #12, @100
	SPL <121, -103
	SPL <121, -103
	SUB -12, @10
	SUB -12, @10
	SLT 1, <0
	SUB 0, -109
	SUB 0, -109
	JMZ -274, @61
	SUB #121, -100
	SUB #121, -100
	SUB #12, @100
	SUB @-0, 0
	SUB -901, <-10
	SUB #12, @100
	SUB #129, 109
	SUB @93, <-4
	JMZ 281, @60
	CMP 181, 68
	SUB -9, <200
	CMP 181, 68
	SUB #12, @100
	SUB -12, @10
	SLT @24, @104
	SUB -901, <-10
	SUB @93, <-4
	JMZ 281, @60
	JMZ 281, @60
	SUB -901, <-10
	SUB -12, @10
	SUB -274, <61
	SUB #129, 109
	DJN -1, @-420
	SUB #121, -100
	SPL 0, <-54
	SUB -0, 200
	ADD #0, -5
	SUB 222, -8
	SPL 0, <-54
