 
****************************************
Report : qor
Design : rca_fresh
Version: T-2022.03-SP5
Date   : Tue Sep  5 22:32:39 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:        128.98
  Critical Path Slack:           0.08
  Critical Path Clk Period:    147.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -3.57
  Total Hold Violation:        -28.54
  No. of Hold Violations:        8.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 40
  Buf/Inv Cell Count:               6
  Buf Cell Count:                   1
  Inv Cell Count:                   5
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        27
  Sequential Cell Count:           13
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       38.257920
  Noncombinational Area:    78.848639
  Buf/Inv Area:              4.432320
  Total Buffer Area:             0.93
  Total Inverter Area:           3.50
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               117.106559
  Design Area:             117.106559


  Design Rules
  -----------------------------------
  Total Number of Nets:            50
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.24
  Mapping Optimization:                1.34
  -----------------------------------------
  Overall Compile Time:                7.67
  Overall Compile Wall Clock Time:     7.99

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 3.57  TNS: 28.54  Number of Violating Paths: 8

  --------------------------------------------------------------------


1
