// Seed: 2983490251
module module_0 (
    input  tri  id_0,
    output wor  id_1,
    input  wire id_2,
    input  wor  id_3,
    output wor  id_4
);
  logic id_6, id_7;
  wire id_8;
  ;
  final $signed(41);
  ;
  assign id_1 = -1 != -1;
endmodule
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    output wire id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    output wire id_8,
    input wand id_9,
    input supply1 module_1,
    input wand id_11,
    input tri id_12
    , id_19,
    output uwire id_13,
    output supply1 id_14,
    output uwire id_15,
    output wand id_16,
    input tri1 id_17
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_7,
      id_16,
      id_11,
      id_2,
      id_14
  );
  assign modCall_1.id_1 = 0;
endmodule
