

================================================================
== Vitis HLS Report for 'decode_regular'
================================================================
* Date:           Sun May  7 10:30:19 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.613 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196  |decode_regular_Pipeline_VITIS_LOOP_53_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    130|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     157|    320|    -|
|Memory           |        1|    -|      14|     28|    -|
|Multiplexer      |        -|    -|       -|    126|    -|
|Register         |        -|    -|     140|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     311|    604|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196  |decode_regular_Pipeline_VITIS_LOOP_53_1  |        0|   0|  157|  320|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|   0|  157|  320|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lpsTable_U  |decode_regular_lpsTable_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |transLPS_U  |decode_regular_transLPS_ROM_AUTO_1R  |        0|  7|  14|    0|   128|    7|     1|          896|
    |transMPS_U  |decode_regular_transMPS_ROM_AUTO_1R  |        0|  7|  14|    0|   128|    7|     1|          896|
    +------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                     |        1| 14|  28|    0|   512|   22|     3|         3840|
    +------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |sub_ln229_1_fu_295_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln229_fu_262_p2    |         -|   0|  0|  39|          32|          32|
    |icmp_ln1076_fu_273_p2  |      icmp|   0|  0|  18|          32|          32|
    |select_ln65_fu_320_p3  |    select|   0|  0|  32|           1|          32|
    |xor_ln40_fu_290_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 130|          98|         130|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  42|          8|    1|          8|
    |baeState_0_constprop_o         |  20|          4|   32|        128|
    |baeState_0_constprop_o_ap_vld  |  14|          3|    1|          3|
    |binVal_0_reg_177               |   9|          2|    1|          2|
    |ctxTables_address0             |  14|          3|    9|         27|
    |empty_54_reg_167               |   9|          2|   32|         64|
    |empty_reg_157                  |   9|          2|   32|         64|
    |storemerge_reg_187             |   9|          2|    7|         14|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 126|         26|  115|        310|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   7|   0|    7|          0|
    |binVal_0_reg_177                                                 |   1|   0|    1|          0|
    |ctxState_reg_392                                                 |   8|   0|    8|          0|
    |empty_54_reg_167                                                 |  32|   0|   32|          0|
    |empty_reg_157                                                    |  32|   0|   32|          0|
    |grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1076_reg_449                                              |   1|   0|    1|          0|
    |ivlLpsRange_reg_411                                              |   8|   0|    8|          0|
    |storemerge_reg_187                                               |   7|   0|    7|          0|
    |sub_ln229_reg_443                                                |  32|   0|   32|          0|
    |valMps_reg_397                                                   |   1|   0|    1|          0|
    |write_flag2_0_reg_145                                            |   1|   0|    1|          0|
    |write_flag2_1_loc_fu_56                                          |   1|   0|    1|          0|
    |zext_ln34_1_reg_438                                              |   8|   0|   32|         24|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 140|   0|  164|         24|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|        decode_regular|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|        decode_regular|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|        decode_regular|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|        decode_regular|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|        decode_regular|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|        decode_regular|  return value|
|ap_return_0                    |  out|   32|  ap_ctrl_hs|        decode_regular|  return value|
|ap_return_1                    |  out|    8|  ap_ctrl_hs|        decode_regular|  return value|
|ap_return_2                    |  out|    8|  ap_ctrl_hs|        decode_regular|  return value|
|ap_return_3                    |  out|    1|  ap_ctrl_hs|        decode_regular|  return value|
|ap_return_4                    |  out|   32|  ap_ctrl_hs|        decode_regular|  return value|
|p_read                         |   in|   32|     ap_none|                p_read|        scalar|
|p_read1                        |   in|   32|     ap_none|               p_read1|        scalar|
|p_read4                        |   in|    8|     ap_none|               p_read4|        scalar|
|p_read5                        |   in|    8|     ap_none|               p_read5|        scalar|
|bStream_address0               |  out|    3|   ap_memory|               bStream|         array|
|bStream_ce0                    |  out|    1|   ap_memory|               bStream|         array|
|bStream_q0                     |   in|    8|   ap_memory|               bStream|         array|
|ctxTables_address0             |  out|    9|   ap_memory|             ctxTables|         array|
|ctxTables_ce0                  |  out|    1|   ap_memory|             ctxTables|         array|
|ctxTables_we0                  |  out|    1|   ap_memory|             ctxTables|         array|
|ctxTables_d0                   |  out|    8|   ap_memory|             ctxTables|         array|
|ctxTables_q0                   |   in|    8|   ap_memory|             ctxTables|         array|
|baeState_0_constprop_i         |   in|   32|     ap_ovld|  baeState_0_constprop|       pointer|
|baeState_0_constprop_o         |  out|   32|     ap_ovld|  baeState_0_constprop|       pointer|
|baeState_0_constprop_o_ap_vld  |  out|    1|     ap_ovld|  baeState_0_constprop|       pointer|
+-------------------------------+-----+-----+------------+----------------------+--------------+

