================================================================================ 
Commit: 8bc831aa574d565619c2601fbd6c60f053b56559 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:59:23 2020 -0800 
-------------------------------------------------------------------------------- 
AutoGen file sync

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/Fsp.bsf
TigerLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 4706c336e37cf873a2f6b2b5d23095175813aeaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:50 2020 -0800 
-------------------------------------------------------------------------------- 
Modify BIOS ID to 2527.17

Hsd-es-id: NA
Original commit date: Wed Feb 26 17:14:06 2020 -0800
Change-Id: I83943310f83bd962728b2f29dc1154be637255bb
Original commit hash: 953dd69981d892180f6cf671131fcc1d4926f0a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 60c77156630038ce153f22d9d14e6ebe4de0f30f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:46 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][CPU]SUT not entering to S4/Hybrid Shutdown with VMD & RTD3 enabled on Neptune Harbor
Solution:
Fix to remove _PXP, _ON and _OFF methods of regular flow if they are mapped under VMD to avoid regular flow _OFF method of these RPs getting invoked by OS during entry to S4.

Original commit date: Wed Feb 26 13:45:36 2020 -0800
Change-Id: I32ba221f0628e10e847ef9d52ed613786b4abcd4
Original commit hash: 0c0a0ef3af97937b5beb21d106ef0b9c3e8f8980

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

================================================================================ 
Commit: 4477e6bf624f35088c27065d57c6aa708f816e0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Numbering scheme in CPU.asl should match MADT table generated by MinPlatform.

Make AcpiProcessorIds 0-based.

Original commit date: Fri Jan 10 16:50:10 2020 +0800
Change-Id: If551a79ec9b45eb12916e87b782d7d5cadbd5086
Original commit hash: a85a10a23ac1c3fec7e3a64b0659a48b59d70b67

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl

================================================================================ 
Commit: 36ee07546a5edb7a49f6ab98498fbf6d0d4d749c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:37 2020 -0800 
-------------------------------------------------------------------------------- 
TBT BIOS: Disable PCIE tunneling for USB4 host routers for FW CM

1. Add ITbtPcieTunnelingForUsb4 to ITBT ConfigBlock and deprecated ITbtSecurityLevel.
2. Add SETUP item to control the PCIe tunneling for USB4
3. Based on policy to program security level register.

Original commit date: Wed Nov 20 11:58:53 2019 +0800
Change-Id: Ic0bbac9e8fc64a28d9f8d813548b47858017c364
Original commit hash: 76c0f2e60f3baf59621e49fd749b0ba238b6855b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
TigerLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: f02f19c9eab3bab2b8b0fa354a1bb336672149fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:33 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] SUT hangs at PC 9C7F on giving power interrupt while performing Standalone Bios Capsule Update

Fix monolithic or other capsules (other than BIOS components) update interruption.

Hsd-es-id: 1607847757
Original commit date: Thu Feb 27 14:08:33 2020 +0800
Change-Id: I0945ac9031cb9ce60a0841599d19943f47cc0c32
Original commit hash: 8be386694d8d6400ec983f664a61625d5b701a3c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c

================================================================================ 
Commit: 1b4850eb988777b6b872800084f873387871ae66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:31 2020 -0800 
-------------------------------------------------------------------------------- 
TGL Platform VR 

 1:BIOS does not retain overridden IMON slope/offset values.
 2:In order to pass non-zero value to VR Strap Read, the response buffer must be defined.
 3:Currently the VrTopology.Fields only define 32bit [Lower DWORD].

Original commit date: Thu Feb 27 11:34:13 2020 +0800
Change-Id: Ie3c379a248c88424f931b0b6bc46aa7a4b4b4c2f
Original commit hash: 0faf71e5b401ae2da3babb2e448aaa86190e4e14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c

================================================================================ 
Commit: 35eae6155a63a457bc951920aeeae8823352f22b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:29 2020 -0800 
-------------------------------------------------------------------------------- 
TGL Platform VR
- Updates for 28W to cTDP 15W, 12W and 10W

Original commit date: Wed Feb 26 16:19:29 2020 +0530
Change-Id: I8a0338415f2385fabc9b9ba2845fa2fa9ebf524b
Original commit hash: d410b4369c79bb5032bf9c1de28aba7844c7c7ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: ed51ca5fc46dc980af1df04b973b86ae0a8b5654 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:23 2020 -0800 
-------------------------------------------------------------------------------- 
Modify BIOS ID to 2527.16

Original commit date: Sun Feb 23 16:43:58 2020 -0800
Change-Id: I6bd0a322d5a120a89c2f412797c2ee7371de13bd
Original commit hash: c0339b8f25616f35834e8783e524fc7a29cdf008

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 100bf34760f84a3b2c6ddbd17790e662e9377e6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:19 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]Unhide P2SB config space for the time of verifying registers

For HSTI driver to be able to properly read EPMASK Lock registers, P2SB needs to be unhidden

Original commit date: Wed Feb 5 14:25:35 2020 +0100
Change-Id: I2b115e5c2124e3eebe03bc2c59b35704e4926ebf
Original commit hash: 93aaefeceab15c07ec3e8017847deef660847801

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c

================================================================================ 
Commit: 1bbf4c7a180e0915b5d417cf0450b936c24e237b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:17 2020 -0800 
-------------------------------------------------------------------------------- 
TGL: Increase max configurable delay _ON methods to support Power Valid to PERST# input inactive timing

Increased tunability of delay for PERST# deassertion after power on/en up to 200ms in BIOS setup menu since optane drive was getting dropped. Optane drives needs 150ms.

Hsd-es-id: 14010955001
Original commit date: Fri Feb 21 12:37:45 2020 -0800
Change-Id: I9fa1e906eb448d5a64593b2f7d18746288d62ae9
Original commit hash: 133ab975472a8112fb52280b84fb2363850f4950

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: c2c2b3d19a19c7500a0bc5fffbeadb188376b335 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:15 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL UP3][CONS][A6] System is not achieving SLP_S0 with TG device under VMD in the system

Even though both devices in TG share same power and clkreq, TG is pulling the circuit to drive clkreq asserted on both ports.
As per current implementation in BIOS RPn of TG CLKREQ# is only masked in FIA during RTD3 entry flow due to which Gen2 PLL is still active.
Mask/Unmask the clkreq on BOTH ports (RPn and RPn+2) for TG during D3Cold cycles to shutdown Gen2 PLL.

Hsd-es-id: 14010953615
Original commit date: Fri Feb 21 11:12:15 2020 -0800
Change-Id: Ifc1f8cf1134a062a8c887fb13ef1f09a736674b0
Original commit hash: 4c172711cc1485f65790473913884aa9c02f4445

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 4c6d9649162a805a39d9b9f6ba7e834c3e6a0fd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:10 2020 -0800 
-------------------------------------------------------------------------------- 
Modify BIOS ID to 2527.15

Hsd-es-id: TBD
Original commit date: Fri Feb 21 14:55:22 2020 -0800
Change-Id: I6b675c2281103ee8332afe6d01207cabcdb2968c
Original commit hash: 6a0d71ecb50359f0beeb9a2913705667373c364b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1e65e1dad35477fe4e7e609e3bf89f6fdc624304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:47:03 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Remove SGx feature

Original commit date: Mon Nov 25 17:28:13 2019 -0800
Change-Id: I67bf9c0c592cbb32a853186ad0a16c82fbcb53d8
Original commit hash: bb4dfa8b526f53f970d4b8a04addd1d34e773704

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SoftwareGuardSetupData.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 92fbf37fe902e92c2fe8c8ae900c76aaae7eb33b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:56 2020 -0800 
-------------------------------------------------------------------------------- 
Non-MRC KW fixes

Hsd-es-id: TBD
Original commit date: Wed Feb 19 14:45:01 2020 -0800
Change-Id: I05d339a3f1c861c4b24afc7eb65695bbb05bec41
Original commit hash: 0b97e5cbd16cf8b45eee77b1bf5b5b9943541a81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: e864b5675d3ca7e3c1bf85f0e934783695bf9e5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:54 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][CPU]Revert "[TGL UP3][CONS][A6] System is not achieving SLP_S0 with TG device under VMD in the system"

This reverts commit 473ccaa0368e77dbf661151dd45f1af6cbabb545.

Separating this code review into 2 code review.
1. code review for TG SLP_S0 WA
2. code review for revert the default back to 100 ms but keep tunability up to 200ms

Hsd-es-id: N/A
Original commit date: Fri Feb 21 10:18:58 2020 -0800
Change-Id: I57901bd2301ed83c67a751a5ca3d68774a2b7925
Original commit hash: 0af0b4209b121f515bc8b15ebdd0c557d46913ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: a0800966a40528861fe07408fff0414372f2e75a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:52 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]Unhide P2SB config space for the time of verifying registers

For HSTI driver to be able to properly read EPMASK related registers, P2SB needs to be unhidden

Original commit date: Thu Dec 5 14:56:00 2019 +0100
Change-Id: I9497b45a55b8506631146c378bbe09b7bcc9bbac
Original commit hash: cecfc9743e41bf58ac65537cf3f9622de1df0591

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c

================================================================================ 
Commit: 68be7eb5dc72edfbb9dbe21eca724a49d80dc5ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:50 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to 2527.14

Hsd-es-id: NA
Original commit date: Tue Feb 18 10:02:13 2020 -0800
Change-Id: I01dad2a88aac0df2bfa99e7a7a7397056e19185b
Original commit hash: bafccf97412bd6097c997bc620db62fa663e72aa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6e10bbad6faf5de8a096e6676ef7deafedc1a1af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:46 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][CPU][TGL UP3][CONS][A6] System is not achieving SLP_S0 with TG device under VMD in the system

1. Even though both devices in TG share same power and clkreq, TG is pulling the circuit to drive clkreq asserted on both ports.
As per current implementation in BIOS RPn of TG CLKREQ# is only masked in FIA during RTD3 entry flow due to which Gen2 PLL is still active.
Mask/Unmask the clkreq on BOTH ports (RPn and RPn+2) for TG during D3Cold cycles to shutdown Gen2 PLL.

2. Increased min Delay for PERST# deassertion after power on/en to 150ms since optane drive was getting dropped.


Original commit date: Wed Feb 19 20:58:08 2020 -0800
Change-Id: I370ba62b63b84df77fcd3a8086a6dbec775bf4fd
Original commit hash: 473ccaa0368e77dbf661151dd45f1af6cbabb545

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 752e884808b71bd0ea33e3aa625704598b1bdfa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:44 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to 2527.13

Hsd-es-id: NA
Original commit date: Fri Feb 14 11:40:59 2020 -0800
Change-Id: Ib40ffca48c7d24132de51265dee43ec62cf2143e
Original commit hash: 0057cb980d9bfc1f5d0a9efedcc19f0d09ac1397

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f79aa85331386c09a97c1b4e4079e0bb79b05096 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:42 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]ClientOneSiliconPkg\IpBlock\Thc\LibraryPrivate\PeiThcInitLib: [BIOS]Missing programming THC_CFG_UR_STS_CTL.FD  when THC is Function disabled.

Once system is put into S0ix, after few minutes it stays in PC10 but stops entering s0ix. Blocking reason is that THC is not power-gated.
To solve this problem FD bit in THC Pci Config Space offset 0x40 must be set to 1.

Original commit date: Thu Feb 13 12:53:48 2020 -0800
Change-Id: Ic137e5cd0a10942fb0b2a4a72fcd1b3348fda851
Original commit hash: b19770b720dddf66b82ef5b4bccf7ad38825b886

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 7a6ca564d38a47df89671671a89a4d47d8b0c58d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:38 2020 -0800 
-------------------------------------------------------------------------------- 
Integrate TGL uCode patch 0x5E

Impacted Platforms: ADL, RKL and TGL
Hsd-es-id: 22010294326

Original commit date: Thu Feb 13 20:55:26 2020 -0800
Change-Id: I35290f3ab241bcfccbbd6d2a05b99624b51ef2ca
Original commit hash: dbd6b26e7e06a2bd7474a863f9c57a91d04cb309

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt

================================================================================ 
Commit: 29b3496554e4bfc288ad0f570133692b7ab7dd72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-GCS]Camera voltage rail BIOS default setting needs to be 3 Voltage Rail

Change default Camera BIOS settings - Camera2 Link options -> Voltage Rail -> <3 Voltage Rail>

Hsd-es-id: 22010293792
Original commit date: Fri Feb 14 10:52:47 2020 +0800
Change-Id: Ib708c8d15e4674891943301bda4fb2be9f59813a
Original commit hash: ab47381bfd1c810d47c99112fcbf2dd551de2ded

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: f9258d25e3aa4697bca6ca1a9f0bbebad94723d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:32 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Vmd: Adding Support for UEFI Variable to Allow OS to instruct BIOS which devices to put under VMD

Hsd-es-id: 22010232677

Impact Platforms: TGL, RKL, ADL

Original commit date: Thu Feb 13 13:28:10 2020 -0800
Change-Id: I8736e6213d0efe39ae6b3e3fecea0d5391b5fef8
Original commit hash: 121f82cc57e7f4bca0c186030a958e0402ff2a55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/Include/VmdInfoHob.h
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 3a1ac83eb72fe570fd55ddcca4fd515d333d283f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:26 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to 2527.12

Hsd-es-id: NA
Original commit date: Thu Feb 13 09:24:03 2020 -0800
Change-Id: I632fdcccf36999641c048ef1fb08b478d0f0f919
Original commit hash: 7e1f580b614207294ad4f50918961d246f13574f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e71282edfbd4bcf68c01b32d3028e8ae67b0ea7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:24 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]Revert "[TGL-UP4] SSD not detected at boot up with asserted HDA_SDO"


This reverts commit 7b2b0314a58dd5e678308a7e6e69ffea44539f19.

Original commit date: Fri Feb 14 10:04:39 2020 -0800
Change-Id: Iad4b2f5eab160c69991e4e0d827a23f32409a12d
Original commit hash: 1529ec099008f5856146764f183650ca45321fb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.c
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.h
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheckDxe.inf
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf

================================================================================ 
Commit: 13b03c4189817c18ca1686934aacf2dd539d1055 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-GCS]additional Required default BIOS settings for GCS

Hsd-es-id: 14010868922
Original commit date: Tue Feb 11 16:02:11 2020 +0800
Change-Id: Ifdc57c75520b6feb87b70e663b874c7cb26dd3b6
Original commit hash: 19f6f47fda020501539e50744a84cfb98b455c03

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: de9e01d0646c8a5518a36ef36e8b99cbbf675d15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U A3 GT- 19H1][CONS]UP3][GCS]Require default BIOS settings for GCS

BIOS settings for TGL GCS defaults

Hsd-es-id: 16010151667
Original commit date: Thu Feb 13 11:26:35 2020 -0800
Change-Id: I16f2175f16a9528ffefd5ca228aea9fdb6e0f213
Original commit hash: af798ac0da7fb95aee60a819c90747311b0f5196

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 5acd47d6670055d08e4527642648a33aca823bef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:18 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to 2527.11

Hsd-es-id: NA
Original commit date: Wed Feb 12 12:40:52 2020 -0800
Change-Id: I67c8162fdfc113133ed38a3cc821fbacb5aedb5a
Original commit hash: ac14629497e2880247ee3b56f3d34ac060b0d512

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2318b7c6ab9f5da307657c776e8d18ad7721c449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:16 2020 -0800 
-------------------------------------------------------------------------------- 
TGL: Add 200ms delay between _OFF & _ON methods to support SSD drive power-off requirements for ACPI D3 cold flows

Added 200ms delay between PIN_OFF and PIN_ON to give enough time for 3.3V rail to power off during D3cold flows.

Hsd-es-id: 22010246396
Original commit date: Mon Feb 10 11:29:33 2020 -0800
Change-Id: If043ea083c7db24f6d9558f2eec59d3cf1887b06
Original commit hash: 52c3c456056b5a8d9a0919de28c6f6c7dbdeccca

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

================================================================================ 
Commit: 392f02c49e36d275474f495681c7e44d439f64a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-UP4] SSD not detected at boot up with asserted HDA_SDO

Issue: GetImrSize command is blocked by MeMode check.
Resolution: 1. GetImrSize is supported when ME is in SECOVR_JMPR mode.
            2. When ME is in SECOVR_JMPR mode, ME mode can be read from ME firmware status HOB.
Impacted: All TGL projects.

Original commit date: Wed Jan 8 17:40:05 2020 +0800
Change-Id: Iec3b3f64472ab32b7901132d76cf610495e218f8
Original commit hash: 7b2b0314a58dd5e678308a7e6e69ffea44539f19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.c
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.h
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheckDxe.inf
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf

================================================================================ 
Commit: e7bdb4df5d7e37eab15721e894563b551208201e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 4 10:46:08 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][CPU][TGL-Y] Fix hybrid drive power blocking on TGL Y platforms

BIOS used to remove entire D3Cold description for
root ports with hybrid drives. This caused the POFF and
PON methods to be removed as well and as a result TG could
not achieve D3Cold when remapped under VMD on TGL -Y platform


Original commit date: Tue Feb 11 09:52:11 2020 -0800
Change-Id: I47525b7e299443e6d4f66092bffbe1c4eabc756f
Original commit hash: a199d8afe166c68d1e89bc1e6cd0b3ecc008c92f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
